##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for ADC_SAR_Seq_1_IntClock
		4.2::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. ADC_SAR_Seq_1_IntClock:R)
		5.3::Critical Path Report for (ADC_SAR_Seq_1_IntClock:R vs. CyBUS_CLK:R)
		5.4::Critical Path Report for (ADC_SAR_Seq_1_IntClock:R vs. ADC_SAR_Seq_1_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 10
Clock: ADC_SAR_Seq_1_IntClock          | Frequency: 32.78 MHz  | Target: 1.60 MHz   | 
Clock: ADC_SAR_Seq_1_IntClock(routed)  | N/A                   | Target: 1.60 MHz   | 
Clock: Clock_PWM                       | N/A                   | Target: 1.00 MHz   | 
Clock: Clock_PWM(fixed-function)       | N/A                   | Target: 1.00 MHz   | 
Clock: CyBUS_CLK                       | Frequency: 88.15 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)       | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                           | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                           | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                    | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                       | N/A                   | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock            Capture Clock           Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------------  ----------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
ADC_SAR_Seq_1_IntClock  ADC_SAR_Seq_1_IntClock  625000           594494      N/A              N/A         N/A              N/A         N/A              N/A         
ADC_SAR_Seq_1_IntClock  CyBUS_CLK               41666.7          32504       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK               ADC_SAR_Seq_1_IntClock  41666.7          34622       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK               CyBUS_CLK               41666.7          30322       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name      Clock to Out  Clock Name:Phase             
-------------  ------------  ---------------------------  
M1_IN1(0)_PAD  25394         Clock_PWM(fixed-function):R  
M2_IN1(0)_PAD  26939         Clock_PWM(fixed-function):R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for ADC_SAR_Seq_1_IntClock
****************************************************
Clock: ADC_SAR_Seq_1_IntClock
Frequency: 32.78 MHz | Target: 1.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 594494p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26996
-------------------------------------   ----- 
End-of-path arrival time (ps)           26996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7282   8532  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11882  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2911  14792  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18142  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/main_0       macrocell29   8853  26996  594494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/clock_0        macrocell29         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 88.15 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:Sync:genblk1[0]:INST\/out
Path End       : \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 30322p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7835
-------------------------------------   ---- 
End-of-path arrival time (ps)           7835
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:Sync:genblk1[0]:INST\/clock                  synccell            0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:Sync:genblk1[0]:INST\/out         synccell      1020   1020  30322  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell76   6815   7835  30322  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0            macrocell76         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:Sync:genblk1[0]:INST\/out
Path End       : \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 30322p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7835
-------------------------------------   ---- 
End-of-path arrival time (ps)           7835
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:Sync:genblk1[0]:INST\/clock                  synccell            0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:Sync:genblk1[0]:INST\/out         synccell      1020   1020  30322  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell76   6815   7835  30322  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0            macrocell76         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. ADC_SAR_Seq_1_IntClock:R)
************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_9/main_0
Capture Clock  : Net_9/clock_0
Path slack     : 34622p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#15 vs. ADC_SAR_Seq_1_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0            macrocell76         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell76   1250   1250  34622  RISE       1
Net_9/main_0                                macrocell75   2284   3534  34622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_9/clock_0                                              macrocell75         0      0  RISE       1


5.3::Critical Path Report for (ADC_SAR_Seq_1_IntClock:R vs. CyBUS_CLK:R)
************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_9/q
Path End       : \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 32504p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5653
-------------------------------------   ---- 
End-of-path arrival time (ps)           5653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_9/clock_0                                              macrocell75         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_9/q                                          macrocell75   1250   1250  32504  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell76   4403   5653  32504  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0            macrocell76         0      0  RISE       1


5.4::Critical Path Report for (ADC_SAR_Seq_1_IntClock:R vs. ADC_SAR_Seq_1_IntClock:R)
*************************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 594494p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26996
-------------------------------------   ----- 
End-of-path arrival time (ps)           26996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7282   8532  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11882  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2911  14792  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18142  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/main_0       macrocell29   8853  26996  594494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/clock_0        macrocell29         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:Sync:genblk1[0]:INST\/out
Path End       : \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 30322p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7835
-------------------------------------   ---- 
End-of-path arrival time (ps)           7835
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:Sync:genblk1[0]:INST\/clock                  synccell            0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:Sync:genblk1[0]:INST\/out         synccell      1020   1020  30322  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell76   6815   7835  30322  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0            macrocell76         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_9/q
Path End       : \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 32504p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5653
-------------------------------------   ---- 
End-of-path arrival time (ps)           5653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_9/clock_0                                              macrocell75         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_9/q                                          macrocell75   1250   1250  32504  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell76   4403   5653  32504  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0            macrocell76         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34614p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           3542
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0            macrocell76         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell76   1250   1250  34614  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell76   2292   3542  34614  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0            macrocell76         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_9/main_0
Capture Clock  : Net_9/clock_0
Path slack     : 34622p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#15 vs. ADC_SAR_Seq_1_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0            macrocell76         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell76   1250   1250  34622  RISE       1
Net_9/main_0                                macrocell75   2284   3534  34622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_9/clock_0                                              macrocell75         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 34622p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#15 vs. ADC_SAR_Seq_1_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0            macrocell76         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell76   1250   1250  34622  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\/main_0     macrocell77   2284   3534  34622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\/clock_0                   macrocell77         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 594494p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26996
-------------------------------------   ----- 
End-of-path arrival time (ps)           26996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7282   8532  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11882  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2911  14792  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18142  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/main_0       macrocell29   8853  26996  594494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/clock_0        macrocell29         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 594494p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26996
-------------------------------------   ----- 
End-of-path arrival time (ps)           26996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7282   8532  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11882  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2911  14792  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18142  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/main_0       macrocell35   8853  26996  594494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/clock_0        macrocell35         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 594494p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26996
-------------------------------------   ----- 
End-of-path arrival time (ps)           26996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7282   8532  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11882  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2911  14792  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18142  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/main_0       macrocell41   8853  26996  594494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/clock_0        macrocell41         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 594494p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26996
-------------------------------------   ----- 
End-of-path arrival time (ps)           26996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7282   8532  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11882  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2911  14792  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18142  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/main_0       macrocell52   8853  26996  594494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/clock_0        macrocell52         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 594537p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26953
-------------------------------------   ----- 
End-of-path arrival time (ps)           26953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7282   8532  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11882  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2911  14792  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18142  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell12   8811  26953  594537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/clock_0         macrocell12         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 594537p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26953
-------------------------------------   ----- 
End-of-path arrival time (ps)           26953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7282   8532  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11882  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2911  14792  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18142  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/main_0       macrocell33   8811  26953  594537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/clock_0        macrocell33         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 594537p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26953
-------------------------------------   ----- 
End-of-path arrival time (ps)           26953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7282   8532  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11882  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2911  14792  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18142  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/main_0       macrocell48   8811  26953  594537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/clock_0        macrocell48         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 594537p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26953
-------------------------------------   ----- 
End-of-path arrival time (ps)           26953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7282   8532  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11882  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2911  14792  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18142  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/main_0       macrocell62   8811  26953  594537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/clock_0        macrocell62         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 595053p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26437
-------------------------------------   ----- 
End-of-path arrival time (ps)           26437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7282   8532  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11882  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2911  14792  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18142  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/main_0        macrocell14   8295  26437  595053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/clock_0         macrocell14         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 595053p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26437
-------------------------------------   ----- 
End-of-path arrival time (ps)           26437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7282   8532  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11882  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2911  14792  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18142  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/main_0       macrocell22   8295  26437  595053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/clock_0        macrocell22         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 595053p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26437
-------------------------------------   ----- 
End-of-path arrival time (ps)           26437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7282   8532  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11882  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2911  14792  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18142  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/main_0       macrocell37   8295  26437  595053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/clock_0        macrocell37         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 595053p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26437
-------------------------------------   ----- 
End-of-path arrival time (ps)           26437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7282   8532  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11882  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2911  14792  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18142  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/main_0       macrocell73   8295  26437  595053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/clock_0        macrocell73         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 595087p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26403
-------------------------------------   ----- 
End-of-path arrival time (ps)           26403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7282   8532  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11882  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2911  14792  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18142  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/main_0       macrocell31   8261  26403  595087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/clock_0        macrocell31         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 595087p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26403
-------------------------------------   ----- 
End-of-path arrival time (ps)           26403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7282   8532  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11882  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2911  14792  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18142  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/main_0       macrocell34   8261  26403  595087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/clock_0        macrocell34         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 595087p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26403
-------------------------------------   ----- 
End-of-path arrival time (ps)           26403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7282   8532  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11882  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2911  14792  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18142  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/main_0       macrocell55   8261  26403  595087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/clock_0        macrocell55         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 595550p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25940
-------------------------------------   ----- 
End-of-path arrival time (ps)           25940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7282   8532  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11882  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2911  14792  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18142  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell13   7798  25940  595550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/clock_0         macrocell13         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 595550p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25940
-------------------------------------   ----- 
End-of-path arrival time (ps)           25940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7282   8532  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11882  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2911  14792  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18142  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/main_0        macrocell15   7798  25940  595550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/clock_0         macrocell15         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 595550p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25940
-------------------------------------   ----- 
End-of-path arrival time (ps)           25940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7282   8532  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11882  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2911  14792  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18142  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/main_0       macrocell23   7798  25940  595550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/clock_0        macrocell23         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 595550p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25940
-------------------------------------   ----- 
End-of-path arrival time (ps)           25940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7282   8532  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11882  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2911  14792  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18142  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/main_0       macrocell56   7798  25940  595550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/clock_0        macrocell56         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 595559p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25931
-------------------------------------   ----- 
End-of-path arrival time (ps)           25931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7282   8532  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11882  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2911  14792  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18142  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/main_0       macrocell27   7789  25931  595559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/clock_0        macrocell27         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 595559p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25931
-------------------------------------   ----- 
End-of-path arrival time (ps)           25931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7282   8532  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11882  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2911  14792  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18142  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/main_0       macrocell53   7789  25931  595559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/clock_0        macrocell53         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 595559p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25931
-------------------------------------   ----- 
End-of-path arrival time (ps)           25931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7282   8532  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11882  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2911  14792  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18142  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/main_0       macrocell59   7789  25931  595559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/clock_0        macrocell59         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 595559p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25931
-------------------------------------   ----- 
End-of-path arrival time (ps)           25931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7282   8532  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11882  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2911  14792  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18142  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/main_0       macrocell74   7789  25931  595559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/clock_0        macrocell74         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 596099p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25391
-------------------------------------   ----- 
End-of-path arrival time (ps)           25391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7282   8532  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11882  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2911  14792  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18142  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/main_0       macrocell49   7249  25391  596099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/clock_0        macrocell49         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 596099p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25391
-------------------------------------   ----- 
End-of-path arrival time (ps)           25391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7282   8532  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11882  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2911  14792  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18142  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/main_0       macrocell61   7249  25391  596099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/clock_0        macrocell61         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 596563p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24927
-------------------------------------   ----- 
End-of-path arrival time (ps)           24927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7282   8532  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11882  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2911  14792  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18142  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/main_0       macrocell39   6784  24927  596563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/clock_0        macrocell39         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 596563p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24927
-------------------------------------   ----- 
End-of-path arrival time (ps)           24927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7282   8532  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11882  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2911  14792  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18142  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/main_0       macrocell40   6784  24927  596563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/clock_0        macrocell40         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 596563p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24927
-------------------------------------   ----- 
End-of-path arrival time (ps)           24927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7282   8532  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11882  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2911  14792  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18142  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/main_0       macrocell63   6784  24927  596563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/clock_0        macrocell63         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 596563p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24927
-------------------------------------   ----- 
End-of-path arrival time (ps)           24927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7282   8532  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11882  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2911  14792  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18142  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/main_0       macrocell65   6784  24927  596563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/clock_0        macrocell65         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 596605p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24885
-------------------------------------   ----- 
End-of-path arrival time (ps)           24885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7282   8532  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11882  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2911  14792  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18142  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/main_0       macrocell21   6742  24885  596605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/clock_0        macrocell21         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 596605p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24885
-------------------------------------   ----- 
End-of-path arrival time (ps)           24885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7282   8532  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11882  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2911  14792  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18142  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/main_0       macrocell43   6742  24885  596605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/clock_0        macrocell43         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 596605p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24885
-------------------------------------   ----- 
End-of-path arrival time (ps)           24885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7282   8532  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11882  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2911  14792  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18142  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/main_0       macrocell58   6742  24885  596605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/clock_0        macrocell58         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 596605p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24885
-------------------------------------   ----- 
End-of-path arrival time (ps)           24885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7282   8532  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11882  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2911  14792  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18142  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/main_0       macrocell64   6742  24885  596605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/clock_0        macrocell64         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 596844p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24646
-------------------------------------   ----- 
End-of-path arrival time (ps)           24646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7282   8532  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11882  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2911  14792  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18142  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/main_0        macrocell17   6503  24646  596844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/clock_0         macrocell17         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 596844p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24646
-------------------------------------   ----- 
End-of-path arrival time (ps)           24646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7282   8532  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11882  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2911  14792  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18142  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/main_0        macrocell20   6503  24646  596844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/clock_0         macrocell20         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 596844p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24646
-------------------------------------   ----- 
End-of-path arrival time (ps)           24646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7282   8532  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11882  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2911  14792  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18142  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/main_0       macrocell32   6503  24646  596844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/clock_0        macrocell32         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 597122p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24368
-------------------------------------   ----- 
End-of-path arrival time (ps)           24368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7282   8532  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11882  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2911  14792  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18142  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell11   6226  24368  597122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/clock_0         macrocell11         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 597122p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24368
-------------------------------------   ----- 
End-of-path arrival time (ps)           24368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7282   8532  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11882  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2911  14792  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18142  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/main_0       macrocell38   6226  24368  597122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/clock_0        macrocell38         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 597122p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24368
-------------------------------------   ----- 
End-of-path arrival time (ps)           24368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7282   8532  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11882  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2911  14792  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18142  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/main_0       macrocell46   6226  24368  597122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/clock_0        macrocell46         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 597155p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24335
-------------------------------------   ----- 
End-of-path arrival time (ps)           24335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7282   8532  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11882  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2911  14792  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18142  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/main_0       macrocell30   6192  24335  597155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/clock_0        macrocell30         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 597155p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24335
-------------------------------------   ----- 
End-of-path arrival time (ps)           24335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7282   8532  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11882  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2911  14792  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18142  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/main_0       macrocell57   6192  24335  597155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/clock_0        macrocell57         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 597155p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24335
-------------------------------------   ----- 
End-of-path arrival time (ps)           24335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7282   8532  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11882  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2911  14792  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18142  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/main_0       macrocell67   6192  24335  597155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/clock_0        macrocell67         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 598320p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23170
-------------------------------------   ----- 
End-of-path arrival time (ps)           23170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7282   8532  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11882  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2911  14792  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18142  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/main_0       macrocell25   5027  23170  598320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/clock_0        macrocell25         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 598320p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23170
-------------------------------------   ----- 
End-of-path arrival time (ps)           23170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7282   8532  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11882  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2911  14792  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18142  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/main_0       macrocell54   5027  23170  598320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/clock_0        macrocell54         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 598320p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23170
-------------------------------------   ----- 
End-of-path arrival time (ps)           23170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7282   8532  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11882  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2911  14792  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18142  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/main_0       macrocell68   5027  23170  598320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/clock_0        macrocell68         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 598320p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23170
-------------------------------------   ----- 
End-of-path arrival time (ps)           23170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7282   8532  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11882  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2911  14792  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18142  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/main_0       macrocell72   5027  23170  598320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/clock_0        macrocell72         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 598331p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23159
-------------------------------------   ----- 
End-of-path arrival time (ps)           23159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7282   8532  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11882  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2911  14792  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18142  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell16   5017  23159  598331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/clock_0         macrocell16         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 598331p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23159
-------------------------------------   ----- 
End-of-path arrival time (ps)           23159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7282   8532  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11882  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2911  14792  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18142  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/main_0       macrocell69   5017  23159  598331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/clock_0        macrocell69         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 598334p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23156
-------------------------------------   ----- 
End-of-path arrival time (ps)           23156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7282   8532  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11882  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2911  14792  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18142  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/main_0       macrocell36   5014  23156  598334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/clock_0        macrocell36         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 598334p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23156
-------------------------------------   ----- 
End-of-path arrival time (ps)           23156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7282   8532  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11882  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2911  14792  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18142  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/main_0       macrocell44   5014  23156  598334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/clock_0        macrocell44         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 598334p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23156
-------------------------------------   ----- 
End-of-path arrival time (ps)           23156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7282   8532  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11882  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2911  14792  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18142  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/main_0       macrocell60   5014  23156  598334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/clock_0        macrocell60         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 598334p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23156
-------------------------------------   ----- 
End-of-path arrival time (ps)           23156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7282   8532  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11882  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2911  14792  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18142  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/main_0       macrocell66   5014  23156  598334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/clock_0        macrocell66         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 599579p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21911
-------------------------------------   ----- 
End-of-path arrival time (ps)           21911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7282   8532  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11882  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2911  14792  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18142  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/main_0        macrocell18   3769  21911  599579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/clock_0         macrocell18         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 599579p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21911
-------------------------------------   ----- 
End-of-path arrival time (ps)           21911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7282   8532  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11882  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2911  14792  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18142  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/main_0        macrocell19   3769  21911  599579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/clock_0         macrocell19         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 599579p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21911
-------------------------------------   ----- 
End-of-path arrival time (ps)           21911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7282   8532  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11882  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2911  14792  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18142  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/main_0       macrocell28   3769  21911  599579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/clock_0        macrocell28         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 599579p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21911
-------------------------------------   ----- 
End-of-path arrival time (ps)           21911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7282   8532  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11882  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2911  14792  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18142  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/main_0       macrocell42   3769  21911  599579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/clock_0        macrocell42         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 599594p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21896
-------------------------------------   ----- 
End-of-path arrival time (ps)           21896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7282   8532  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11882  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2911  14792  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18142  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/main_0       macrocell24   3753  21896  599594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/clock_0        macrocell24         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 599594p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21896
-------------------------------------   ----- 
End-of-path arrival time (ps)           21896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7282   8532  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11882  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2911  14792  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18142  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/main_0       macrocell47   3753  21896  599594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/clock_0        macrocell47         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 599594p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21896
-------------------------------------   ----- 
End-of-path arrival time (ps)           21896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7282   8532  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11882  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2911  14792  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18142  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/main_0       macrocell50   3753  21896  599594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/clock_0        macrocell50         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 599596p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21894
-------------------------------------   ----- 
End-of-path arrival time (ps)           21894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7282   8532  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11882  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2911  14792  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18142  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/main_0       macrocell26   3752  21894  599596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/clock_0        macrocell26         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 599596p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21894
-------------------------------------   ----- 
End-of-path arrival time (ps)           21894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7282   8532  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11882  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2911  14792  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18142  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/main_0       macrocell51   3752  21894  599596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/clock_0        macrocell51         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 599596p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21894
-------------------------------------   ----- 
End-of-path arrival time (ps)           21894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7282   8532  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11882  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2911  14792  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18142  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/main_0       macrocell70   3752  21894  599596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/clock_0        macrocell70         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 599596p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21894
-------------------------------------   ----- 
End-of-path arrival time (ps)           21894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7282   8532  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11882  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2911  14792  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18142  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/main_0       macrocell71   3752  21894  599596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/clock_0        macrocell71         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 599616p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21874
-------------------------------------   ----- 
End-of-path arrival time (ps)           21874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7282   8532  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11882  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2911  14792  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18142  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/main_0       macrocell45   3731  21874  599616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/clock_0        macrocell45         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 606316p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -4060
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               620940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14624
-------------------------------------   ----- 
End-of-path arrival time (ps)           14624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\/control_1      controlcell1   1210   1210  606316  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:cnt_enable\/main_1      macrocell3     3859   5069  606316  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:cnt_enable\/q           macrocell3     3350   8419  606316  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/enable  count7cell     6205  14624  606316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/clock              count7cell          0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 609662p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11828
-------------------------------------   ----- 
End-of-path arrival time (ps)           11828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  598197  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell31  10578  11828  609662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/clock_0        macrocell31         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 609662p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11828
-------------------------------------   ----- 
End-of-path arrival time (ps)           11828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  598197  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell34  10578  11828  609662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/clock_0        macrocell34         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 609662p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11828
-------------------------------------   ----- 
End-of-path arrival time (ps)           11828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  598197  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell55  10578  11828  609662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/clock_0        macrocell55         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 609662p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11828
-------------------------------------   ----- 
End-of-path arrival time (ps)           11828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q        macrocell10   1250   1250  598197  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell14  10578  11828  609662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/clock_0         macrocell14         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 609662p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11828
-------------------------------------   ----- 
End-of-path arrival time (ps)           11828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  598197  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell22  10578  11828  609662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/clock_0        macrocell22         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 609662p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11828
-------------------------------------   ----- 
End-of-path arrival time (ps)           11828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  598197  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell37  10578  11828  609662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/clock_0        macrocell37         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 609662p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11828
-------------------------------------   ----- 
End-of-path arrival time (ps)           11828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  598197  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell73  10578  11828  609662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/clock_0        macrocell73         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 609794p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11696
-------------------------------------   ----- 
End-of-path arrival time (ps)           11696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  598864  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell21  10446  11696  609794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/clock_0        macrocell21         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 609794p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11696
-------------------------------------   ----- 
End-of-path arrival time (ps)           11696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  598864  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell43  10446  11696  609794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/clock_0        macrocell43         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 609794p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11696
-------------------------------------   ----- 
End-of-path arrival time (ps)           11696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  598864  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell58  10446  11696  609794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/clock_0        macrocell58         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 609794p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11696
-------------------------------------   ----- 
End-of-path arrival time (ps)           11696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  598864  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell64  10446  11696  609794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/clock_0        macrocell64         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 609812p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11678
-------------------------------------   ----- 
End-of-path arrival time (ps)           11678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell9          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q        macrocell9    1250   1250  598864  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell11  10428  11678  609812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/clock_0         macrocell11         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 609812p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11678
-------------------------------------   ----- 
End-of-path arrival time (ps)           11678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  598864  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell38  10428  11678  609812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/clock_0        macrocell38         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 609812p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11678
-------------------------------------   ----- 
End-of-path arrival time (ps)           11678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  598864  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell46  10428  11678  609812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/clock_0        macrocell46         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 609950p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11540
-------------------------------------   ----- 
End-of-path arrival time (ps)           11540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q        macrocell8    1250   1250  594794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell17  10290  11540  609950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/clock_0         macrocell17         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 609950p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11540
-------------------------------------   ----- 
End-of-path arrival time (ps)           11540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q        macrocell8    1250   1250  594794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell20  10290  11540  609950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/clock_0         macrocell20         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 609950p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11540
-------------------------------------   ----- 
End-of-path arrival time (ps)           11540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell8          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  594794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell32  10290  11540  609950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/clock_0        macrocell32         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 609954p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11536
-------------------------------------   ----- 
End-of-path arrival time (ps)           11536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell8          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  594794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell49  10286  11536  609954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/clock_0        macrocell49         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 609954p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11536
-------------------------------------   ----- 
End-of-path arrival time (ps)           11536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell8          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  594794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell61  10286  11536  609954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/clock_0        macrocell61         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 610218p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11272
-------------------------------------   ----- 
End-of-path arrival time (ps)           11272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  598197  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell29  10022  11272  610218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/clock_0        macrocell29         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 610218p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11272
-------------------------------------   ----- 
End-of-path arrival time (ps)           11272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  598197  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell35  10022  11272  610218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/clock_0        macrocell35         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 610218p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11272
-------------------------------------   ----- 
End-of-path arrival time (ps)           11272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  598197  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell41  10022  11272  610218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/clock_0        macrocell41         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 610218p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11272
-------------------------------------   ----- 
End-of-path arrival time (ps)           11272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  598197  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell52  10022  11272  610218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/clock_0        macrocell52         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 610362p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11128
-------------------------------------   ----- 
End-of-path arrival time (ps)           11128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q        macrocell8    1250   1250  594794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell14   9878  11128  610362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/clock_0         macrocell14         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 610362p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11128
-------------------------------------   ----- 
End-of-path arrival time (ps)           11128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell8          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  594794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell22   9878  11128  610362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/clock_0        macrocell22         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 610362p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11128
-------------------------------------   ----- 
End-of-path arrival time (ps)           11128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell8          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  594794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell37   9878  11128  610362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/clock_0        macrocell37         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 610362p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11128
-------------------------------------   ----- 
End-of-path arrival time (ps)           11128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell8          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  594794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell73   9878  11128  610362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/clock_0        macrocell73         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 610617p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10873
-------------------------------------   ----- 
End-of-path arrival time (ps)           10873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q        macrocell8    1250   1250  594794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell13   9623  10873  610617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/clock_0         macrocell13         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 610617p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10873
-------------------------------------   ----- 
End-of-path arrival time (ps)           10873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q        macrocell8    1250   1250  594794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell15   9623  10873  610617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/clock_0         macrocell15         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 610617p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10873
-------------------------------------   ----- 
End-of-path arrival time (ps)           10873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell8          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  594794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell23   9623  10873  610617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/clock_0        macrocell23         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 610617p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10873
-------------------------------------   ----- 
End-of-path arrival time (ps)           10873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell8          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  594794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell56   9623  10873  610617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/clock_0        macrocell56         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 610715p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10775
-------------------------------------   ----- 
End-of-path arrival time (ps)           10775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell9          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q        macrocell9    1250   1250  598864  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell14   9525  10775  610715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/clock_0         macrocell14         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 610715p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10775
-------------------------------------   ----- 
End-of-path arrival time (ps)           10775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  598864  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell22   9525  10775  610715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/clock_0        macrocell22         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 610715p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10775
-------------------------------------   ----- 
End-of-path arrival time (ps)           10775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  598864  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell37   9525  10775  610715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/clock_0        macrocell37         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 610715p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10775
-------------------------------------   ----- 
End-of-path arrival time (ps)           10775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  598864  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell73   9525  10775  610715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/clock_0        macrocell73         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 610722p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10768
-------------------------------------   ----- 
End-of-path arrival time (ps)           10768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell9          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q        macrocell9    1250   1250  598864  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell12   9518  10768  610722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/clock_0         macrocell12         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 610722p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10768
-------------------------------------   ----- 
End-of-path arrival time (ps)           10768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  598864  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell33   9518  10768  610722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/clock_0        macrocell33         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 610722p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10768
-------------------------------------   ----- 
End-of-path arrival time (ps)           10768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  598864  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell48   9518  10768  610722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/clock_0        macrocell48         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 610722p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10768
-------------------------------------   ----- 
End-of-path arrival time (ps)           10768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  598864  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell62   9518  10768  610722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/clock_0        macrocell62         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 610827p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10663
-------------------------------------   ----- 
End-of-path arrival time (ps)           10663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell27   9413  10663  610827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/clock_0        macrocell27         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 610827p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10663
-------------------------------------   ----- 
End-of-path arrival time (ps)           10663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell53   9413  10663  610827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/clock_0        macrocell53         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 610827p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10663
-------------------------------------   ----- 
End-of-path arrival time (ps)           10663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell59   9413  10663  610827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/clock_0        macrocell59         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 610827p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10663
-------------------------------------   ----- 
End-of-path arrival time (ps)           10663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell74   9413  10663  610827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/clock_0        macrocell74         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 610834p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10656
-------------------------------------   ----- 
End-of-path arrival time (ps)           10656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q        macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell17   9406  10656  610834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/clock_0         macrocell17         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 610834p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10656
-------------------------------------   ----- 
End-of-path arrival time (ps)           10656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q        macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell20   9406  10656  610834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/clock_0         macrocell20         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 610834p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10656
-------------------------------------   ----- 
End-of-path arrival time (ps)           10656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell32   9406  10656  610834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/clock_0        macrocell32         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 610843p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10647
-------------------------------------   ----- 
End-of-path arrival time (ps)           10647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell49   9397  10647  610843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/clock_0        macrocell49         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 610843p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10647
-------------------------------------   ----- 
End-of-path arrival time (ps)           10647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell61   9397  10647  610843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/clock_0        macrocell61         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 610847p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10643
-------------------------------------   ----- 
End-of-path arrival time (ps)           10643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q        macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell13   9393  10643  610847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/clock_0         macrocell13         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 610847p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10643
-------------------------------------   ----- 
End-of-path arrival time (ps)           10643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q        macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell15   9393  10643  610847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/clock_0         macrocell15         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 610847p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10643
-------------------------------------   ----- 
End-of-path arrival time (ps)           10643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell23   9393  10643  610847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/clock_0        macrocell23         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 610847p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10643
-------------------------------------   ----- 
End-of-path arrival time (ps)           10643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell56   9393  10643  610847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/clock_0        macrocell56         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 610924p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10566
-------------------------------------   ----- 
End-of-path arrival time (ps)           10566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell8          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  594794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell29   9316  10566  610924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/clock_0        macrocell29         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 610924p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10566
-------------------------------------   ----- 
End-of-path arrival time (ps)           10566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell8          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  594794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell35   9316  10566  610924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/clock_0        macrocell35         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 610924p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10566
-------------------------------------   ----- 
End-of-path arrival time (ps)           10566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell8          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  594794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell41   9316  10566  610924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/clock_0        macrocell41         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 610924p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10566
-------------------------------------   ----- 
End-of-path arrival time (ps)           10566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell8          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  594794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell52   9316  10566  610924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/clock_0        macrocell52         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 611081p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10409
-------------------------------------   ----- 
End-of-path arrival time (ps)           10409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q        macrocell10   1250   1250  598197  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell12   9159  10409  611081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/clock_0         macrocell12         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 611081p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10409
-------------------------------------   ----- 
End-of-path arrival time (ps)           10409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  598197  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell33   9159  10409  611081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/clock_0        macrocell33         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 611081p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10409
-------------------------------------   ----- 
End-of-path arrival time (ps)           10409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  598197  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell48   9159  10409  611081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/clock_0        macrocell48         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 611081p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10409
-------------------------------------   ----- 
End-of-path arrival time (ps)           10409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  598197  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell62   9159  10409  611081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/clock_0        macrocell62         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 611139p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10351
-------------------------------------   ----- 
End-of-path arrival time (ps)           10351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell8          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  594794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell27   9101  10351  611139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/clock_0        macrocell27         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 611139p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10351
-------------------------------------   ----- 
End-of-path arrival time (ps)           10351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell8          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  594794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell53   9101  10351  611139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/clock_0        macrocell53         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 611139p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10351
-------------------------------------   ----- 
End-of-path arrival time (ps)           10351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell8          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  594794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell59   9101  10351  611139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/clock_0        macrocell59         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 611139p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10351
-------------------------------------   ----- 
End-of-path arrival time (ps)           10351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell8          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  594794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell74   9101  10351  611139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/clock_0        macrocell74         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 611294p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10196
-------------------------------------   ----- 
End-of-path arrival time (ps)           10196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  598864  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell31   8946  10196  611294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/clock_0        macrocell31         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 611294p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10196
-------------------------------------   ----- 
End-of-path arrival time (ps)           10196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  598864  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell34   8946  10196  611294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/clock_0        macrocell34         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 611294p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10196
-------------------------------------   ----- 
End-of-path arrival time (ps)           10196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  598864  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell55   8946  10196  611294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/clock_0        macrocell55         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 611362p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10128
-------------------------------------   ----- 
End-of-path arrival time (ps)           10128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell8          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  594794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell31   8878  10128  611362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/clock_0        macrocell31         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 611362p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10128
-------------------------------------   ----- 
End-of-path arrival time (ps)           10128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell8          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  594794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell34   8878  10128  611362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/clock_0        macrocell34         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 611362p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10128
-------------------------------------   ----- 
End-of-path arrival time (ps)           10128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell8          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  594794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell55   8878  10128  611362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/clock_0        macrocell55         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 611362p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10128
-------------------------------------   ----- 
End-of-path arrival time (ps)           10128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q        macrocell8    1250   1250  594794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell12   8878  10128  611362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/clock_0         macrocell12         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 611362p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10128
-------------------------------------   ----- 
End-of-path arrival time (ps)           10128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell8          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  594794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell33   8878  10128  611362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/clock_0        macrocell33         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 611362p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10128
-------------------------------------   ----- 
End-of-path arrival time (ps)           10128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell8          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  594794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell48   8878  10128  611362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/clock_0        macrocell48         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 611362p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10128
-------------------------------------   ----- 
End-of-path arrival time (ps)           10128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell8          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  594794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell62   8878  10128  611362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/clock_0        macrocell62         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 611772p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -5360
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               619640

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7868
-------------------------------------   ---- 
End-of-path arrival time (ps)           7868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\/control_1    controlcell1   1210   1210  606316  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/load  count7cell     6658   7868  611772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/clock              count7cell          0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 611983p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9507
-------------------------------------   ---- 
End-of-path arrival time (ps)           9507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell5          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  595997  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell29   8257   9507  611983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/clock_0        macrocell29         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 611983p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9507
-------------------------------------   ---- 
End-of-path arrival time (ps)           9507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell5          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  595997  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell35   8257   9507  611983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/clock_0        macrocell35         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 611983p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9507
-------------------------------------   ---- 
End-of-path arrival time (ps)           9507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell5          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  595997  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell41   8257   9507  611983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/clock_0        macrocell41         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 611983p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9507
-------------------------------------   ---- 
End-of-path arrival time (ps)           9507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell5          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  595997  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell52   8257   9507  611983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/clock_0        macrocell52         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 611985p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9505
-------------------------------------   ---- 
End-of-path arrival time (ps)           9505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell5          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q        macrocell5    1250   1250  595997  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell14   8255   9505  611985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/clock_0         macrocell14         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 611985p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9505
-------------------------------------   ---- 
End-of-path arrival time (ps)           9505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell5          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  595997  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell22   8255   9505  611985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/clock_0        macrocell22         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 611985p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9505
-------------------------------------   ---- 
End-of-path arrival time (ps)           9505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell5          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  595997  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell37   8255   9505  611985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/clock_0        macrocell37         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 611985p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9505
-------------------------------------   ---- 
End-of-path arrival time (ps)           9505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell5          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  595997  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell73   8255   9505  611985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/clock_0        macrocell73         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 612002p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9488
-------------------------------------   ---- 
End-of-path arrival time (ps)           9488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell5          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  595997  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell31   8238   9488  612002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/clock_0        macrocell31         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 612002p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9488
-------------------------------------   ---- 
End-of-path arrival time (ps)           9488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell5          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  595997  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell34   8238   9488  612002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/clock_0        macrocell34         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 612002p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9488
-------------------------------------   ---- 
End-of-path arrival time (ps)           9488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell5          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  595997  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell55   8238   9488  612002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/clock_0        macrocell55         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 612003p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9487
-------------------------------------   ---- 
End-of-path arrival time (ps)           9487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell5          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q        macrocell5    1250   1250  595997  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell12   8237   9487  612003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/clock_0         macrocell12         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 612003p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9487
-------------------------------------   ---- 
End-of-path arrival time (ps)           9487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell5          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  595997  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell33   8237   9487  612003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/clock_0        macrocell33         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 612003p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9487
-------------------------------------   ---- 
End-of-path arrival time (ps)           9487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell5          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  595997  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell48   8237   9487  612003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/clock_0        macrocell48         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 612003p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9487
-------------------------------------   ---- 
End-of-path arrival time (ps)           9487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell5          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  595997  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell62   8237   9487  612003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/clock_0        macrocell62         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 612091p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9399
-------------------------------------   ---- 
End-of-path arrival time (ps)           9399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  598864  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell29   8149   9399  612091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/clock_0        macrocell29         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 612091p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9399
-------------------------------------   ---- 
End-of-path arrival time (ps)           9399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  598864  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell35   8149   9399  612091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/clock_0        macrocell35         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 612091p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9399
-------------------------------------   ---- 
End-of-path arrival time (ps)           9399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  598864  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell41   8149   9399  612091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/clock_0        macrocell41         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 612091p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9399
-------------------------------------   ---- 
End-of-path arrival time (ps)           9399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  598864  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell52   8149   9399  612091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/clock_0        macrocell52         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 612175p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9315
-------------------------------------   ---- 
End-of-path arrival time (ps)           9315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  598197  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell30   8065   9315  612175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/clock_0        macrocell30         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 612175p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9315
-------------------------------------   ---- 
End-of-path arrival time (ps)           9315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  598197  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell57   8065   9315  612175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/clock_0        macrocell57         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 612175p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9315
-------------------------------------   ---- 
End-of-path arrival time (ps)           9315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  598197  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell67   8065   9315  612175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/clock_0        macrocell67         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 612177p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9313
-------------------------------------   ---- 
End-of-path arrival time (ps)           9313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell5          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  595997  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell27   8063   9313  612177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/clock_0        macrocell27         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 612177p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9313
-------------------------------------   ---- 
End-of-path arrival time (ps)           9313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell5          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  595997  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell53   8063   9313  612177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/clock_0        macrocell53         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 612177p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9313
-------------------------------------   ---- 
End-of-path arrival time (ps)           9313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell5          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  595997  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell59   8063   9313  612177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/clock_0        macrocell59         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 612177p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9313
-------------------------------------   ---- 
End-of-path arrival time (ps)           9313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell5          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  595997  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell74   8063   9313  612177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/clock_0        macrocell74         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 612181p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9309
-------------------------------------   ---- 
End-of-path arrival time (ps)           9309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell5          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q        macrocell5    1250   1250  595997  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell17   8059   9309  612181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/clock_0         macrocell17         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 612181p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9309
-------------------------------------   ---- 
End-of-path arrival time (ps)           9309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell5          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q        macrocell5    1250   1250  595997  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell20   8059   9309  612181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/clock_0         macrocell20         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 612181p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9309
-------------------------------------   ---- 
End-of-path arrival time (ps)           9309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell5          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  595997  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell32   8059   9309  612181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/clock_0        macrocell32         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 612195p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9295
-------------------------------------   ---- 
End-of-path arrival time (ps)           9295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell5          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  595997  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell49   8045   9295  612195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/clock_0        macrocell49         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 612195p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9295
-------------------------------------   ---- 
End-of-path arrival time (ps)           9295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell5          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  595997  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell61   8045   9295  612195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/clock_0        macrocell61         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 612200p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9290
-------------------------------------   ---- 
End-of-path arrival time (ps)           9290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell5          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q        macrocell5    1250   1250  595997  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell13   8040   9290  612200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/clock_0         macrocell13         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 612200p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9290
-------------------------------------   ---- 
End-of-path arrival time (ps)           9290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell5          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q        macrocell5    1250   1250  595997  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell15   8040   9290  612200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/clock_0         macrocell15         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 612200p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9290
-------------------------------------   ---- 
End-of-path arrival time (ps)           9290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell5          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  595997  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell23   8040   9290  612200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/clock_0        macrocell23         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 612200p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9290
-------------------------------------   ---- 
End-of-path arrival time (ps)           9290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell5          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  595997  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell56   8040   9290  612200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/clock_0        macrocell56         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 612220p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9270
-------------------------------------   ---- 
End-of-path arrival time (ps)           9270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q        macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell16   8020   9270  612220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/clock_0         macrocell16         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 612220p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9270
-------------------------------------   ---- 
End-of-path arrival time (ps)           9270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell69   8020   9270  612220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/clock_0        macrocell69         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 612235p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9255
-------------------------------------   ---- 
End-of-path arrival time (ps)           9255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell25   8005   9255  612235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/clock_0        macrocell25         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 612235p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9255
-------------------------------------   ---- 
End-of-path arrival time (ps)           9255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell54   8005   9255  612235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/clock_0        macrocell54         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 612235p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9255
-------------------------------------   ---- 
End-of-path arrival time (ps)           9255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell68   8005   9255  612235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/clock_0        macrocell68         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 612235p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9255
-------------------------------------   ---- 
End-of-path arrival time (ps)           9255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell72   8005   9255  612235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/clock_0        macrocell72         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 612425p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9065
-------------------------------------   ---- 
End-of-path arrival time (ps)           9065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell5          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q        macrocell5    1250   1250  595997  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell11   7815   9065  612425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/clock_0         macrocell11         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 612425p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9065
-------------------------------------   ---- 
End-of-path arrival time (ps)           9065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell5          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  595997  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell38   7815   9065  612425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/clock_0        macrocell38         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 612425p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9065
-------------------------------------   ---- 
End-of-path arrival time (ps)           9065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell5          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  595997  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell46   7815   9065  612425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/clock_0        macrocell46         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 612697p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8793
-------------------------------------   ---- 
End-of-path arrival time (ps)           8793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q        macrocell8    1250   1250  594794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell16   7543   8793  612697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/clock_0         macrocell16         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 612697p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8793
-------------------------------------   ---- 
End-of-path arrival time (ps)           8793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell8          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  594794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell69   7543   8793  612697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/clock_0        macrocell69         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 612730p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8760
-------------------------------------   ---- 
End-of-path arrival time (ps)           8760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  598197  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell39   7510   8760  612730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/clock_0        macrocell39         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 612730p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8760
-------------------------------------   ---- 
End-of-path arrival time (ps)           8760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  598197  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell40   7510   8760  612730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/clock_0        macrocell40         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 612730p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8760
-------------------------------------   ---- 
End-of-path arrival time (ps)           8760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  598197  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell63   7510   8760  612730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/clock_0        macrocell63         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 612730p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8760
-------------------------------------   ---- 
End-of-path arrival time (ps)           8760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  598197  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell65   7510   8760  612730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/clock_0        macrocell65         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 612982p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8508
-------------------------------------   ---- 
End-of-path arrival time (ps)           8508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell5          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  595997  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell30   7258   8508  612982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/clock_0        macrocell30         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 612982p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8508
-------------------------------------   ---- 
End-of-path arrival time (ps)           8508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell5          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  595997  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell57   7258   8508  612982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/clock_0        macrocell57         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 612982p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8508
-------------------------------------   ---- 
End-of-path arrival time (ps)           8508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell5          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  595997  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell67   7258   8508  612982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/clock_0        macrocell67         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 613066p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8424
-------------------------------------   ---- 
End-of-path arrival time (ps)           8424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell8          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  594794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell25   7174   8424  613066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/clock_0        macrocell25         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 613066p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8424
-------------------------------------   ---- 
End-of-path arrival time (ps)           8424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell8          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  594794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell54   7174   8424  613066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/clock_0        macrocell54         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 613066p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8424
-------------------------------------   ---- 
End-of-path arrival time (ps)           8424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell8          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  594794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell68   7174   8424  613066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/clock_0        macrocell68         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 613066p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8424
-------------------------------------   ---- 
End-of-path arrival time (ps)           8424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell8          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  594794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell72   7174   8424  613066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/clock_0        macrocell72         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 613075p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8415
-------------------------------------   ---- 
End-of-path arrival time (ps)           8415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell8          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  594794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell36   7165   8415  613075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/clock_0        macrocell36         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 613075p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8415
-------------------------------------   ---- 
End-of-path arrival time (ps)           8415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell8          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  594794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell44   7165   8415  613075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/clock_0        macrocell44         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 613075p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8415
-------------------------------------   ---- 
End-of-path arrival time (ps)           8415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell8          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  594794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell60   7165   8415  613075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/clock_0        macrocell60         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 613075p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8415
-------------------------------------   ---- 
End-of-path arrival time (ps)           8415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell8          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  594794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell66   7165   8415  613075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/clock_0        macrocell66         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 613077p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8413
-------------------------------------   ---- 
End-of-path arrival time (ps)           8413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell8          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  594794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell39   7163   8413  613077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/clock_0        macrocell39         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 613077p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8413
-------------------------------------   ---- 
End-of-path arrival time (ps)           8413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell8          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  594794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell40   7163   8413  613077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/clock_0        macrocell40         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 613077p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8413
-------------------------------------   ---- 
End-of-path arrival time (ps)           8413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell8          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  594794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell63   7163   8413  613077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/clock_0        macrocell63         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 613077p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8413
-------------------------------------   ---- 
End-of-path arrival time (ps)           8413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell8          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  594794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell65   7163   8413  613077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/clock_0        macrocell65         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 613091p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8399
-------------------------------------   ---- 
End-of-path arrival time (ps)           8399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell8          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  594794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell30   7149   8399  613091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/clock_0        macrocell30         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 613091p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8399
-------------------------------------   ---- 
End-of-path arrival time (ps)           8399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell8          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  594794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell57   7149   8399  613091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/clock_0        macrocell57         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 613091p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8399
-------------------------------------   ---- 
End-of-path arrival time (ps)           8399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell8          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  594794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell67   7149   8399  613091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/clock_0        macrocell67         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 613139p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8351
-------------------------------------   ---- 
End-of-path arrival time (ps)           8351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q        macrocell10   1250   1250  598197  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell11   7101   8351  613139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/clock_0         macrocell11         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 613139p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8351
-------------------------------------   ---- 
End-of-path arrival time (ps)           8351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  598197  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell38   7101   8351  613139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/clock_0        macrocell38         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 613139p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8351
-------------------------------------   ---- 
End-of-path arrival time (ps)           8351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  598197  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell46   7101   8351  613139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/clock_0        macrocell46         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 613157p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8333
-------------------------------------   ---- 
End-of-path arrival time (ps)           8333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell6          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  596108  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell27   7083   8333  613157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/clock_0        macrocell27         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 613157p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8333
-------------------------------------   ---- 
End-of-path arrival time (ps)           8333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell6          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  596108  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell53   7083   8333  613157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/clock_0        macrocell53         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 613157p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8333
-------------------------------------   ---- 
End-of-path arrival time (ps)           8333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell6          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  596108  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell59   7083   8333  613157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/clock_0        macrocell59         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 613157p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8333
-------------------------------------   ---- 
End-of-path arrival time (ps)           8333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell6          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  596108  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell74   7083   8333  613157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/clock_0        macrocell74         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 613161p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8329
-------------------------------------   ---- 
End-of-path arrival time (ps)           8329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q        macrocell6    1250   1250  596108  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell17   7079   8329  613161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/clock_0         macrocell17         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 613161p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8329
-------------------------------------   ---- 
End-of-path arrival time (ps)           8329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q        macrocell6    1250   1250  596108  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell20   7079   8329  613161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/clock_0         macrocell20         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 613161p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8329
-------------------------------------   ---- 
End-of-path arrival time (ps)           8329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell6          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  596108  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell32   7079   8329  613161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/clock_0        macrocell32         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 613173p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8317
-------------------------------------   ---- 
End-of-path arrival time (ps)           8317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  598197  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell21   7067   8317  613173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/clock_0        macrocell21         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 613173p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8317
-------------------------------------   ---- 
End-of-path arrival time (ps)           8317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  598197  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell43   7067   8317  613173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/clock_0        macrocell43         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 613173p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8317
-------------------------------------   ---- 
End-of-path arrival time (ps)           8317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  598197  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell58   7067   8317  613173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/clock_0        macrocell58         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 613173p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8317
-------------------------------------   ---- 
End-of-path arrival time (ps)           8317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  598197  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell64   7067   8317  613173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/clock_0        macrocell64         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 613176p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8314
-------------------------------------   ---- 
End-of-path arrival time (ps)           8314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell6          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  596108  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell49   7064   8314  613176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/clock_0        macrocell49         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 613176p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8314
-------------------------------------   ---- 
End-of-path arrival time (ps)           8314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell6          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  596108  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell61   7064   8314  613176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/clock_0        macrocell61         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 613181p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8309
-------------------------------------   ---- 
End-of-path arrival time (ps)           8309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q        macrocell6    1250   1250  596108  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell13   7059   8309  613181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/clock_0         macrocell13         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 613181p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8309
-------------------------------------   ---- 
End-of-path arrival time (ps)           8309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q        macrocell6    1250   1250  596108  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell15   7059   8309  613181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/clock_0         macrocell15         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 613181p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8309
-------------------------------------   ---- 
End-of-path arrival time (ps)           8309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell6          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  596108  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell23   7059   8309  613181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/clock_0        macrocell23         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 613181p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8309
-------------------------------------   ---- 
End-of-path arrival time (ps)           8309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell6          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  596108  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell56   7059   8309  613181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/clock_0        macrocell56         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 613391p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8099
-------------------------------------   ---- 
End-of-path arrival time (ps)           8099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell5          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  595997  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell39   6849   8099  613391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/clock_0        macrocell39         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 613391p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8099
-------------------------------------   ---- 
End-of-path arrival time (ps)           8099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell5          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  595997  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell40   6849   8099  613391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/clock_0        macrocell40         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 613391p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8099
-------------------------------------   ---- 
End-of-path arrival time (ps)           8099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell5          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  595997  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell63   6849   8099  613391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/clock_0        macrocell63         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 613391p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8099
-------------------------------------   ---- 
End-of-path arrival time (ps)           8099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell5          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  595997  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell65   6849   8099  613391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/clock_0        macrocell65         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 613406p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8084
-------------------------------------   ---- 
End-of-path arrival time (ps)           8084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell5          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  595997  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell21   6834   8084  613406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/clock_0        macrocell21         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 613406p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8084
-------------------------------------   ---- 
End-of-path arrival time (ps)           8084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell5          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  595997  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell43   6834   8084  613406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/clock_0        macrocell43         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 613406p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8084
-------------------------------------   ---- 
End-of-path arrival time (ps)           8084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell5          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  595997  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell58   6834   8084  613406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/clock_0        macrocell58         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 613406p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8084
-------------------------------------   ---- 
End-of-path arrival time (ps)           8084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell5          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  595997  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell64   6834   8084  613406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/clock_0        macrocell64         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 613554p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7936
-------------------------------------   ---- 
End-of-path arrival time (ps)           7936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell36   6686   7936  613554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/clock_0        macrocell36         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 613554p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7936
-------------------------------------   ---- 
End-of-path arrival time (ps)           7936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell44   6686   7936  613554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/clock_0        macrocell44         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 613554p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7936
-------------------------------------   ---- 
End-of-path arrival time (ps)           7936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell60   6686   7936  613554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/clock_0        macrocell60         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 613554p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7936
-------------------------------------   ---- 
End-of-path arrival time (ps)           7936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell66   6686   7936  613554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/clock_0        macrocell66         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 613569p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7921
-------------------------------------   ---- 
End-of-path arrival time (ps)           7921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell5          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q        macrocell5    1250   1250  595997  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell16   6671   7921  613569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/clock_0         macrocell16         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 613569p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7921
-------------------------------------   ---- 
End-of-path arrival time (ps)           7921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell5          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  595997  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell69   6671   7921  613569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/clock_0        macrocell69         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 613572p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7918
-------------------------------------   ---- 
End-of-path arrival time (ps)           7918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell5          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  595997  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell36   6668   7918  613572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/clock_0        macrocell36         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 613572p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7918
-------------------------------------   ---- 
End-of-path arrival time (ps)           7918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell5          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  595997  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell44   6668   7918  613572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/clock_0        macrocell44         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 613572p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7918
-------------------------------------   ---- 
End-of-path arrival time (ps)           7918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell5          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  595997  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell60   6668   7918  613572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/clock_0        macrocell60         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 613572p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7918
-------------------------------------   ---- 
End-of-path arrival time (ps)           7918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell5          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  595997  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell66   6668   7918  613572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/clock_0        macrocell66         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 613588p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7902
-------------------------------------   ---- 
End-of-path arrival time (ps)           7902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q        macrocell6    1250   1250  596108  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell14   6652   7902  613588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/clock_0         macrocell14         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 613588p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7902
-------------------------------------   ---- 
End-of-path arrival time (ps)           7902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell6          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  596108  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell22   6652   7902  613588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/clock_0        macrocell22         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 613588p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7902
-------------------------------------   ---- 
End-of-path arrival time (ps)           7902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell6          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  596108  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell37   6652   7902  613588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/clock_0        macrocell37         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 613588p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7902
-------------------------------------   ---- 
End-of-path arrival time (ps)           7902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell6          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  596108  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell73   6652   7902  613588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/clock_0        macrocell73         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 613591p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7899
-------------------------------------   ---- 
End-of-path arrival time (ps)           7899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell6          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  596108  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell29   6649   7899  613591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/clock_0        macrocell29         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 613591p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7899
-------------------------------------   ---- 
End-of-path arrival time (ps)           7899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell6          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  596108  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell35   6649   7899  613591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/clock_0        macrocell35         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 613591p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7899
-------------------------------------   ---- 
End-of-path arrival time (ps)           7899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell6          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  596108  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell41   6649   7899  613591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/clock_0        macrocell41         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 613591p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7899
-------------------------------------   ---- 
End-of-path arrival time (ps)           7899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell6          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  596108  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell52   6649   7899  613591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/clock_0        macrocell52         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 613601p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7889
-------------------------------------   ---- 
End-of-path arrival time (ps)           7889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell5          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  595997  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell25   6639   7889  613601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/clock_0        macrocell25         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 613601p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7889
-------------------------------------   ---- 
End-of-path arrival time (ps)           7889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell5          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  595997  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell54   6639   7889  613601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/clock_0        macrocell54         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 613601p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7889
-------------------------------------   ---- 
End-of-path arrival time (ps)           7889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell5          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  595997  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell68   6639   7889  613601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/clock_0        macrocell68         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 613601p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7889
-------------------------------------   ---- 
End-of-path arrival time (ps)           7889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell5          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  595997  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell72   6639   7889  613601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/clock_0        macrocell72         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 613604p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7886
-------------------------------------   ---- 
End-of-path arrival time (ps)           7886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q        macrocell6    1250   1250  596108  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell16   6636   7886  613604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/clock_0         macrocell16         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 613604p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7886
-------------------------------------   ---- 
End-of-path arrival time (ps)           7886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell6          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  596108  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell69   6636   7886  613604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/clock_0        macrocell69         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 613607p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7883
-------------------------------------   ---- 
End-of-path arrival time (ps)           7883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q        macrocell6    1250   1250  596108  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell12   6633   7883  613607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/clock_0         macrocell12         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 613607p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7883
-------------------------------------   ---- 
End-of-path arrival time (ps)           7883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell6          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  596108  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell33   6633   7883  613607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/clock_0        macrocell33         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 613607p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7883
-------------------------------------   ---- 
End-of-path arrival time (ps)           7883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell6          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  596108  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell48   6633   7883  613607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/clock_0        macrocell48         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 613607p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7883
-------------------------------------   ---- 
End-of-path arrival time (ps)           7883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell6          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  596108  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell62   6633   7883  613607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/clock_0        macrocell62         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 613621p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7869
-------------------------------------   ---- 
End-of-path arrival time (ps)           7869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell6          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  596108  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell31   6619   7869  613621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/clock_0        macrocell31         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 613621p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7869
-------------------------------------   ---- 
End-of-path arrival time (ps)           7869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell6          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  596108  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell34   6619   7869  613621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/clock_0        macrocell34         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 613621p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7869
-------------------------------------   ---- 
End-of-path arrival time (ps)           7869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell6          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  596108  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell55   6619   7869  613621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/clock_0        macrocell55         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 613643p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7847
-------------------------------------   ---- 
End-of-path arrival time (ps)           7847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  598197  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell26   6597   7847  613643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/clock_0        macrocell26         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 613643p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7847
-------------------------------------   ---- 
End-of-path arrival time (ps)           7847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  598197  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell51   6597   7847  613643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/clock_0        macrocell51         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 613643p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7847
-------------------------------------   ---- 
End-of-path arrival time (ps)           7847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  598197  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell70   6597   7847  613643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/clock_0        macrocell70         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 613643p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7847
-------------------------------------   ---- 
End-of-path arrival time (ps)           7847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  598197  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell71   6597   7847  613643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/clock_0        macrocell71         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 613652p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7838
-------------------------------------   ---- 
End-of-path arrival time (ps)           7838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  598197  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell45   6588   7838  613652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/clock_0        macrocell45         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 613739p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7751
-------------------------------------   ---- 
End-of-path arrival time (ps)           7751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell9          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q        macrocell9    1250   1250  598864  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell16   6501   7751  613739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/clock_0         macrocell16         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 613739p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7751
-------------------------------------   ---- 
End-of-path arrival time (ps)           7751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  598864  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell69   6501   7751  613739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/clock_0        macrocell69         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 613814p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7676
-------------------------------------   ---- 
End-of-path arrival time (ps)           7676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  598864  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell24   6426   7676  613814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/clock_0        macrocell24         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 613814p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7676
-------------------------------------   ---- 
End-of-path arrival time (ps)           7676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  598864  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell47   6426   7676  613814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/clock_0        macrocell47         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 613814p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7676
-------------------------------------   ---- 
End-of-path arrival time (ps)           7676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  598864  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell50   6426   7676  613814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/clock_0        macrocell50         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 613830p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7660
-------------------------------------   ---- 
End-of-path arrival time (ps)           7660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  598864  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell45   6410   7660  613830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/clock_0        macrocell45         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 614059p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7431
-------------------------------------   ---- 
End-of-path arrival time (ps)           7431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell45   6181   7431  614059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/clock_0        macrocell45         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 614076p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7414
-------------------------------------   ---- 
End-of-path arrival time (ps)           7414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell26   6164   7414  614076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/clock_0        macrocell26         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 614076p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7414
-------------------------------------   ---- 
End-of-path arrival time (ps)           7414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell51   6164   7414  614076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/clock_0        macrocell51         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 614076p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7414
-------------------------------------   ---- 
End-of-path arrival time (ps)           7414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell70   6164   7414  614076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/clock_0        macrocell70         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 614076p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7414
-------------------------------------   ---- 
End-of-path arrival time (ps)           7414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell71   6164   7414  614076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/clock_0        macrocell71         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 614146p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7344
-------------------------------------   ---- 
End-of-path arrival time (ps)           7344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  598864  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell39   6094   7344  614146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/clock_0        macrocell39         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 614146p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7344
-------------------------------------   ---- 
End-of-path arrival time (ps)           7344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  598864  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell40   6094   7344  614146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/clock_0        macrocell40         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 614146p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7344
-------------------------------------   ---- 
End-of-path arrival time (ps)           7344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  598864  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell63   6094   7344  614146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/clock_0        macrocell63         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 614146p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7344
-------------------------------------   ---- 
End-of-path arrival time (ps)           7344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  598864  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell65   6094   7344  614146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/clock_0        macrocell65         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 614153p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7337
-------------------------------------   ---- 
End-of-path arrival time (ps)           7337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q        macrocell8    1250   1250  594794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell18   6087   7337  614153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/clock_0         macrocell18         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 614153p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7337
-------------------------------------   ---- 
End-of-path arrival time (ps)           7337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q        macrocell8    1250   1250  594794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell19   6087   7337  614153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/clock_0         macrocell19         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 614153p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7337
-------------------------------------   ---- 
End-of-path arrival time (ps)           7337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell8          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  594794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell28   6087   7337  614153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/clock_0        macrocell28         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 614153p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7337
-------------------------------------   ---- 
End-of-path arrival time (ps)           7337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell8          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  594794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell42   6087   7337  614153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/clock_0        macrocell42         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 614161p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7329
-------------------------------------   ---- 
End-of-path arrival time (ps)           7329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  598864  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell30   6079   7329  614161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/clock_0        macrocell30         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 614161p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7329
-------------------------------------   ---- 
End-of-path arrival time (ps)           7329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  598864  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell57   6079   7329  614161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/clock_0        macrocell57         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 614161p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7329
-------------------------------------   ---- 
End-of-path arrival time (ps)           7329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  598864  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell67   6079   7329  614161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/clock_0        macrocell67         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 614167p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7323
-------------------------------------   ---- 
End-of-path arrival time (ps)           7323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell8          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  594794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell26   6073   7323  614167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/clock_0        macrocell26         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 614167p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7323
-------------------------------------   ---- 
End-of-path arrival time (ps)           7323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell8          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  594794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell51   6073   7323  614167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/clock_0        macrocell51         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 614167p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7323
-------------------------------------   ---- 
End-of-path arrival time (ps)           7323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell8          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  594794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell70   6073   7323  614167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/clock_0        macrocell70         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 614167p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7323
-------------------------------------   ---- 
End-of-path arrival time (ps)           7323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell8          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  594794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell71   6073   7323  614167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/clock_0        macrocell71         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 614167p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7323
-------------------------------------   ---- 
End-of-path arrival time (ps)           7323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell6          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  596108  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell25   6073   7323  614167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/clock_0        macrocell25         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 614167p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7323
-------------------------------------   ---- 
End-of-path arrival time (ps)           7323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell6          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  596108  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell54   6073   7323  614167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/clock_0        macrocell54         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 614167p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7323
-------------------------------------   ---- 
End-of-path arrival time (ps)           7323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell6          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  596108  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell68   6073   7323  614167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/clock_0        macrocell68         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 614167p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7323
-------------------------------------   ---- 
End-of-path arrival time (ps)           7323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell6          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  596108  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell72   6073   7323  614167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/clock_0        macrocell72         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 614269p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7221
-------------------------------------   ---- 
End-of-path arrival time (ps)           7221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell8          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  594794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell45   5971   7221  614269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/clock_0        macrocell45         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 614355p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7135
-------------------------------------   ---- 
End-of-path arrival time (ps)           7135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q        macrocell10   1250   1250  598197  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell18   5885   7135  614355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/clock_0         macrocell18         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 614355p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7135
-------------------------------------   ---- 
End-of-path arrival time (ps)           7135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q        macrocell10   1250   1250  598197  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell19   5885   7135  614355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/clock_0         macrocell19         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 614355p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7135
-------------------------------------   ---- 
End-of-path arrival time (ps)           7135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  598197  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell28   5885   7135  614355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/clock_0        macrocell28         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 614355p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7135
-------------------------------------   ---- 
End-of-path arrival time (ps)           7135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  598197  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell42   5885   7135  614355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/clock_0        macrocell42         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 614408p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7082
-------------------------------------   ---- 
End-of-path arrival time (ps)           7082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell9          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q        macrocell9    1250   1250  598864  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell18   5832   7082  614408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/clock_0         macrocell18         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 614408p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7082
-------------------------------------   ---- 
End-of-path arrival time (ps)           7082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell9          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q        macrocell9    1250   1250  598864  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell19   5832   7082  614408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/clock_0         macrocell19         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 614408p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7082
-------------------------------------   ---- 
End-of-path arrival time (ps)           7082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  598864  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell28   5832   7082  614408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/clock_0        macrocell28         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 614408p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7082
-------------------------------------   ---- 
End-of-path arrival time (ps)           7082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  598864  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell42   5832   7082  614408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/clock_0        macrocell42         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 614428p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7062
-------------------------------------   ---- 
End-of-path arrival time (ps)           7062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1940   1940  598767  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell7    5122   7062  614428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 614622p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6868
-------------------------------------   ---- 
End-of-path arrival time (ps)           6868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell6          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  596108  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell36   5618   6868  614622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/clock_0        macrocell36         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 614622p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6868
-------------------------------------   ---- 
End-of-path arrival time (ps)           6868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell6          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  596108  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell44   5618   6868  614622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/clock_0        macrocell44         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 614622p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6868
-------------------------------------   ---- 
End-of-path arrival time (ps)           6868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell6          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  596108  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell60   5618   6868  614622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/clock_0        macrocell60         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 614622p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6868
-------------------------------------   ---- 
End-of-path arrival time (ps)           6868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell6          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  596108  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell66   5618   6868  614622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/clock_0        macrocell66         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 614653p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6837
-------------------------------------   ---- 
End-of-path arrival time (ps)           6837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  598864  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell49   5587   6837  614653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/clock_0        macrocell49         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 614653p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6837
-------------------------------------   ---- 
End-of-path arrival time (ps)           6837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  598864  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell61   5587   6837  614653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/clock_0        macrocell61         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 614753p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6737
-------------------------------------   ---- 
End-of-path arrival time (ps)           6737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q        macrocell8    1250   1250  594794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell11   5487   6737  614753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/clock_0         macrocell11         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 614753p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6737
-------------------------------------   ---- 
End-of-path arrival time (ps)           6737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell8          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  594794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell38   5487   6737  614753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/clock_0        macrocell38         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 614753p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6737
-------------------------------------   ---- 
End-of-path arrival time (ps)           6737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell8          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  594794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell46   5487   6737  614753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/clock_0        macrocell46         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 614770p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6720
-------------------------------------   ---- 
End-of-path arrival time (ps)           6720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell8          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  594794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell21   5470   6720  614770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/clock_0        macrocell21         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 614770p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6720
-------------------------------------   ---- 
End-of-path arrival time (ps)           6720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell8          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  594794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell43   5470   6720  614770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/clock_0        macrocell43         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 614770p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6720
-------------------------------------   ---- 
End-of-path arrival time (ps)           6720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell8          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  594794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell58   5470   6720  614770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/clock_0        macrocell58         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 614770p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6720
-------------------------------------   ---- 
End-of-path arrival time (ps)           6720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell8          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  594794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell64   5470   6720  614770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/clock_0        macrocell64         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 614789p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6701
-------------------------------------   ---- 
End-of-path arrival time (ps)           6701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell24   5451   6701  614789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/clock_0        macrocell24         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 614789p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6701
-------------------------------------   ---- 
End-of-path arrival time (ps)           6701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell47   5451   6701  614789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/clock_0        macrocell47         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 614789p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6701
-------------------------------------   ---- 
End-of-path arrival time (ps)           6701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell50   5451   6701  614789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/clock_0        macrocell50         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 614830p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6660
-------------------------------------   ---- 
End-of-path arrival time (ps)           6660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell8          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  594794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell24   5410   6660  614830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/clock_0        macrocell24         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 614830p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6660
-------------------------------------   ---- 
End-of-path arrival time (ps)           6660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell8          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  594794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell47   5410   6660  614830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/clock_0        macrocell47         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 614830p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6660
-------------------------------------   ---- 
End-of-path arrival time (ps)           6660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell8          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  594794  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell50   5410   6660  614830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/clock_0        macrocell50         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 614881p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -2100
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8019
-------------------------------------   ---- 
End-of-path arrival time (ps)           8019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\/control_0      controlcell1   1210   1210  614881  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     6809   8019  614881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/clock              count7cell          0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 614889p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6601
-------------------------------------   ---- 
End-of-path arrival time (ps)           6601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1940   1940  598758  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell6    4661   6601  614889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell6          0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 614893p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6597
-------------------------------------   ---- 
End-of-path arrival time (ps)           6597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1940   1940  598754  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell5    4657   6597  614893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell5          0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 614903p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6587
-------------------------------------   ---- 
End-of-path arrival time (ps)           6587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1940   1940  598767  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell8    4647   6587  614903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell8          0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 614934p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6556
-------------------------------------   ---- 
End-of-path arrival time (ps)           6556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  598197  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell24   5306   6556  614934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/clock_0        macrocell24         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 614934p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6556
-------------------------------------   ---- 
End-of-path arrival time (ps)           6556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  598197  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell47   5306   6556  614934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/clock_0        macrocell47         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 614934p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6556
-------------------------------------   ---- 
End-of-path arrival time (ps)           6556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  598197  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell50   5306   6556  614934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/clock_0        macrocell50         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 614999p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6491
-------------------------------------   ---- 
End-of-path arrival time (ps)           6491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q        macrocell6    1250   1250  596108  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell11   5241   6491  614999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/clock_0         macrocell11         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 614999p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6491
-------------------------------------   ---- 
End-of-path arrival time (ps)           6491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell6          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  596108  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell38   5241   6491  614999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/clock_0        macrocell38         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 614999p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6491
-------------------------------------   ---- 
End-of-path arrival time (ps)           6491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell6          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  596108  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell46   5241   6491  614999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/clock_0        macrocell46         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 615003p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6487
-------------------------------------   ---- 
End-of-path arrival time (ps)           6487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell6          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  596108  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell39   5237   6487  615003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/clock_0        macrocell39         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 615003p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6487
-------------------------------------   ---- 
End-of-path arrival time (ps)           6487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell6          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  596108  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell40   5237   6487  615003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/clock_0        macrocell40         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 615003p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6487
-------------------------------------   ---- 
End-of-path arrival time (ps)           6487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell6          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  596108  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell63   5237   6487  615003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/clock_0        macrocell63         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 615003p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6487
-------------------------------------   ---- 
End-of-path arrival time (ps)           6487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell6          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  596108  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell65   5237   6487  615003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/clock_0        macrocell65         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 615027p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6463
-------------------------------------   ---- 
End-of-path arrival time (ps)           6463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell6          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  596108  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell21   5213   6463  615027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/clock_0        macrocell21         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 615027p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6463
-------------------------------------   ---- 
End-of-path arrival time (ps)           6463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell6          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  596108  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell43   5213   6463  615027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/clock_0        macrocell43         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 615027p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6463
-------------------------------------   ---- 
End-of-path arrival time (ps)           6463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell6          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  596108  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell58   5213   6463  615027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/clock_0        macrocell58         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 615027p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6463
-------------------------------------   ---- 
End-of-path arrival time (ps)           6463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell6          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  596108  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell64   5213   6463  615027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/clock_0        macrocell64         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 615030p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6460
-------------------------------------   ---- 
End-of-path arrival time (ps)           6460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell6          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  596108  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell30   5210   6460  615030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/clock_0        macrocell30         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 615030p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6460
-------------------------------------   ---- 
End-of-path arrival time (ps)           6460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell6          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  596108  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell57   5210   6460  615030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/clock_0        macrocell57         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 615030p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6460
-------------------------------------   ---- 
End-of-path arrival time (ps)           6460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell6          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  596108  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell67   5210   6460  615030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/clock_0        macrocell67         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 615131p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6359
-------------------------------------   ---- 
End-of-path arrival time (ps)           6359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell5          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  595997  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell26   5109   6359  615131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/clock_0        macrocell26         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 615131p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6359
-------------------------------------   ---- 
End-of-path arrival time (ps)           6359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell5          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  595997  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell51   5109   6359  615131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/clock_0        macrocell51         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 615131p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6359
-------------------------------------   ---- 
End-of-path arrival time (ps)           6359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell5          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  595997  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell70   5109   6359  615131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/clock_0        macrocell70         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 615131p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6359
-------------------------------------   ---- 
End-of-path arrival time (ps)           6359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell5          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  595997  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell71   5109   6359  615131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/clock_0        macrocell71         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 615195p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6295
-------------------------------------   ---- 
End-of-path arrival time (ps)           6295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell9          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q        macrocell9    1250   1250  598864  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell17   5045   6295  615195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/clock_0         macrocell17         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 615195p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6295
-------------------------------------   ---- 
End-of-path arrival time (ps)           6295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell9          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q        macrocell9    1250   1250  598864  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell20   5045   6295  615195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/clock_0         macrocell20         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 615195p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6295
-------------------------------------   ---- 
End-of-path arrival time (ps)           6295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  598864  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell32   5045   6295  615195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/clock_0        macrocell32         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 615293p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6197
-------------------------------------   ---- 
End-of-path arrival time (ps)           6197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  598864  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell26   4947   6197  615293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/clock_0        macrocell26         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 615293p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6197
-------------------------------------   ---- 
End-of-path arrival time (ps)           6197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  598864  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell51   4947   6197  615293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/clock_0        macrocell51         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 615293p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6197
-------------------------------------   ---- 
End-of-path arrival time (ps)           6197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  598864  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell70   4947   6197  615293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/clock_0        macrocell70         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 615293p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6197
-------------------------------------   ---- 
End-of-path arrival time (ps)           6197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  598864  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell71   4947   6197  615293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/clock_0        macrocell71         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 615384p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6106
-------------------------------------   ---- 
End-of-path arrival time (ps)           6106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q        macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell18   4856   6106  615384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/clock_0         macrocell18         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 615384p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6106
-------------------------------------   ---- 
End-of-path arrival time (ps)           6106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q        macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell19   4856   6106  615384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/clock_0         macrocell19         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 615384p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6106
-------------------------------------   ---- 
End-of-path arrival time (ps)           6106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell28   4856   6106  615384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/clock_0        macrocell28         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 615384p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6106
-------------------------------------   ---- 
End-of-path arrival time (ps)           6106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell42   4856   6106  615384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/clock_0        macrocell42         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 615416p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6074
-------------------------------------   ---- 
End-of-path arrival time (ps)           6074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell6          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  596108  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell45   4824   6074  615416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/clock_0        macrocell45         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 615473p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6017
-------------------------------------   ---- 
End-of-path arrival time (ps)           6017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell29   4767   6017  615473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/clock_0        macrocell29         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 615473p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6017
-------------------------------------   ---- 
End-of-path arrival time (ps)           6017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell35   4767   6017  615473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/clock_0        macrocell35         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 615473p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6017
-------------------------------------   ---- 
End-of-path arrival time (ps)           6017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell41   4767   6017  615473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/clock_0        macrocell41         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 615473p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6017
-------------------------------------   ---- 
End-of-path arrival time (ps)           6017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell52   4767   6017  615473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/clock_0        macrocell52         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 615477p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6013
-------------------------------------   ---- 
End-of-path arrival time (ps)           6013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q        macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell14   4763   6013  615477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/clock_0         macrocell14         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 615477p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6013
-------------------------------------   ---- 
End-of-path arrival time (ps)           6013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell22   4763   6013  615477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/clock_0        macrocell22         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 615477p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6013
-------------------------------------   ---- 
End-of-path arrival time (ps)           6013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell37   4763   6013  615477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/clock_0        macrocell37         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 615477p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6013
-------------------------------------   ---- 
End-of-path arrival time (ps)           6013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell73   4763   6013  615477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/clock_0        macrocell73         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 615506p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5984
-------------------------------------   ---- 
End-of-path arrival time (ps)           5984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell31   4734   5984  615506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/clock_0        macrocell31         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 615506p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5984
-------------------------------------   ---- 
End-of-path arrival time (ps)           5984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell34   4734   5984  615506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/clock_0        macrocell34         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 615506p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5984
-------------------------------------   ---- 
End-of-path arrival time (ps)           5984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell55   4734   5984  615506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/clock_0        macrocell55         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 615511p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5979
-------------------------------------   ---- 
End-of-path arrival time (ps)           5979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q        macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell12   4729   5979  615511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/clock_0         macrocell12         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 615511p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5979
-------------------------------------   ---- 
End-of-path arrival time (ps)           5979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell33   4729   5979  615511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/clock_0        macrocell33         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 615511p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5979
-------------------------------------   ---- 
End-of-path arrival time (ps)           5979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell48   4729   5979  615511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/clock_0        macrocell48         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 615511p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5979
-------------------------------------   ---- 
End-of-path arrival time (ps)           5979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell62   4729   5979  615511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/clock_0        macrocell62         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 615515p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5975
-------------------------------------   ---- 
End-of-path arrival time (ps)           5975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  598197  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell27   4725   5975  615515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/clock_0        macrocell27         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 615515p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5975
-------------------------------------   ---- 
End-of-path arrival time (ps)           5975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  598197  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell53   4725   5975  615515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/clock_0        macrocell53         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 615515p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5975
-------------------------------------   ---- 
End-of-path arrival time (ps)           5975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  598197  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell59   4725   5975  615515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/clock_0        macrocell59         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 615515p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5975
-------------------------------------   ---- 
End-of-path arrival time (ps)           5975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  598197  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell74   4725   5975  615515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/clock_0        macrocell74         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 615517p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5973
-------------------------------------   ---- 
End-of-path arrival time (ps)           5973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q        macrocell10   1250   1250  598197  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell17   4723   5973  615517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/clock_0         macrocell17         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 615517p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5973
-------------------------------------   ---- 
End-of-path arrival time (ps)           5973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q        macrocell10   1250   1250  598197  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell20   4723   5973  615517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/clock_0         macrocell20         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 615517p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5973
-------------------------------------   ---- 
End-of-path arrival time (ps)           5973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  598197  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell32   4723   5973  615517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/clock_0        macrocell32         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 615531p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5959
-------------------------------------   ---- 
End-of-path arrival time (ps)           5959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  598197  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell49   4709   5959  615531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/clock_0        macrocell49         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 615531p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5959
-------------------------------------   ---- 
End-of-path arrival time (ps)           5959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  598197  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell61   4709   5959  615531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/clock_0        macrocell61         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 615535p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5955
-------------------------------------   ---- 
End-of-path arrival time (ps)           5955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q        macrocell10   1250   1250  598197  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell13   4705   5955  615535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/clock_0         macrocell13         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 615535p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5955
-------------------------------------   ---- 
End-of-path arrival time (ps)           5955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q        macrocell10   1250   1250  598197  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell15   4705   5955  615535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/clock_0         macrocell15         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 615535p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5955
-------------------------------------   ---- 
End-of-path arrival time (ps)           5955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  598197  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell23   4705   5955  615535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/clock_0        macrocell23         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 615535p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5955
-------------------------------------   ---- 
End-of-path arrival time (ps)           5955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  598197  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell56   4705   5955  615535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/clock_0        macrocell56         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 615579p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5911
-------------------------------------   ---- 
End-of-path arrival time (ps)           5911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  598864  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell27   4661   5911  615579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/clock_0        macrocell27         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 615579p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5911
-------------------------------------   ---- 
End-of-path arrival time (ps)           5911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  598864  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell53   4661   5911  615579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/clock_0        macrocell53         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 615579p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5911
-------------------------------------   ---- 
End-of-path arrival time (ps)           5911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  598864  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell59   4661   5911  615579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/clock_0        macrocell59         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 615579p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5911
-------------------------------------   ---- 
End-of-path arrival time (ps)           5911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  598864  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell74   4661   5911  615579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/clock_0        macrocell74         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 615617p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5873
-------------------------------------   ---- 
End-of-path arrival time (ps)           5873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell9          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q        macrocell9    1250   1250  598864  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell13   4623   5873  615617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/clock_0         macrocell13         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 615617p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5873
-------------------------------------   ---- 
End-of-path arrival time (ps)           5873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell9          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q        macrocell9    1250   1250  598864  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell15   4623   5873  615617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/clock_0         macrocell15         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 615617p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5873
-------------------------------------   ---- 
End-of-path arrival time (ps)           5873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  598864  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell23   4623   5873  615617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/clock_0        macrocell23         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 615617p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5873
-------------------------------------   ---- 
End-of-path arrival time (ps)           5873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  598864  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell56   4623   5873  615617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/clock_0        macrocell56         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 615678p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5812
-------------------------------------   ---- 
End-of-path arrival time (ps)           5812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell5          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  595997  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell24   4562   5812  615678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/clock_0        macrocell24         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 615678p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5812
-------------------------------------   ---- 
End-of-path arrival time (ps)           5812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell5          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  595997  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell47   4562   5812  615678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/clock_0        macrocell47         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 615678p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5812
-------------------------------------   ---- 
End-of-path arrival time (ps)           5812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell5          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  595997  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell50   4562   5812  615678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/clock_0        macrocell50         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 615967p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5523
-------------------------------------   ---- 
End-of-path arrival time (ps)           5523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell6          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  596108  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell24   4273   5523  615967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/clock_0        macrocell24         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 615967p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5523
-------------------------------------   ---- 
End-of-path arrival time (ps)           5523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell6          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  596108  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell47   4273   5523  615967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/clock_0        macrocell47         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 615967p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5523
-------------------------------------   ---- 
End-of-path arrival time (ps)           5523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell6          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  596108  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell50   4273   5523  615967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/clock_0        macrocell50         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 616103p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5387
-------------------------------------   ---- 
End-of-path arrival time (ps)           5387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell5          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  595997  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell45   4137   5387  616103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/clock_0        macrocell45         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 616105p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5385
-------------------------------------   ---- 
End-of-path arrival time (ps)           5385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell5          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q        macrocell5    1250   1250  595997  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell18   4135   5385  616105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/clock_0         macrocell18         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 616105p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5385
-------------------------------------   ---- 
End-of-path arrival time (ps)           5385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell5          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q        macrocell5    1250   1250  595997  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell19   4135   5385  616105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/clock_0         macrocell19         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 616105p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5385
-------------------------------------   ---- 
End-of-path arrival time (ps)           5385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell5          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  595997  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell28   4135   5385  616105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/clock_0        macrocell28         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 616105p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5385
-------------------------------------   ---- 
End-of-path arrival time (ps)           5385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell5          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell5    1250   1250  595997  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell42   4135   5385  616105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/clock_0        macrocell42         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 616401p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5089
-------------------------------------   ---- 
End-of-path arrival time (ps)           5089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell6          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  596108  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell26   3839   5089  616401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/clock_0        macrocell26         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 616401p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5089
-------------------------------------   ---- 
End-of-path arrival time (ps)           5089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell6          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  596108  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell51   3839   5089  616401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/clock_0        macrocell51         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 616401p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5089
-------------------------------------   ---- 
End-of-path arrival time (ps)           5089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell6          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  596108  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell70   3839   5089  616401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/clock_0        macrocell70         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 616401p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5089
-------------------------------------   ---- 
End-of-path arrival time (ps)           5089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell6          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  596108  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell71   3839   5089  616401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/clock_0        macrocell71         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 616412p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5078
-------------------------------------   ---- 
End-of-path arrival time (ps)           5078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q        macrocell6    1250   1250  596108  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell18   3828   5078  616412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/clock_0         macrocell18         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 616412p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5078
-------------------------------------   ---- 
End-of-path arrival time (ps)           5078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q        macrocell6    1250   1250  596108  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell19   3828   5078  616412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/clock_0         macrocell19         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 616412p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5078
-------------------------------------   ---- 
End-of-path arrival time (ps)           5078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell6          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  596108  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell28   3828   5078  616412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/clock_0        macrocell28         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 616412p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5078
-------------------------------------   ---- 
End-of-path arrival time (ps)           5078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell6          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell6    1250   1250  596108  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell42   3828   5078  616412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/clock_0        macrocell42         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 616659p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4831
-------------------------------------   ---- 
End-of-path arrival time (ps)           4831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  598197  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell36   3581   4831  616659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/clock_0        macrocell36         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 616659p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4831
-------------------------------------   ---- 
End-of-path arrival time (ps)           4831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  598197  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell44   3581   4831  616659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/clock_0        macrocell44         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 616659p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4831
-------------------------------------   ---- 
End-of-path arrival time (ps)           4831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  598197  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell60   3581   4831  616659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/clock_0        macrocell60         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 616659p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4831
-------------------------------------   ---- 
End-of-path arrival time (ps)           4831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  598197  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell66   3581   4831  616659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/clock_0        macrocell66         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 616673p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4817
-------------------------------------   ---- 
End-of-path arrival time (ps)           4817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q        macrocell10   1250   1250  598197  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell16   3567   4817  616673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/clock_0         macrocell16         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 616673p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4817
-------------------------------------   ---- 
End-of-path arrival time (ps)           4817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  598197  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell69   3567   4817  616673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/clock_0        macrocell69         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 616676p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4814
-------------------------------------   ---- 
End-of-path arrival time (ps)           4814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  598197  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell25   3564   4814  616676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/clock_0        macrocell25         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 616676p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4814
-------------------------------------   ---- 
End-of-path arrival time (ps)           4814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  598197  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell54   3564   4814  616676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/clock_0        macrocell54         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 616676p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4814
-------------------------------------   ---- 
End-of-path arrival time (ps)           4814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  598197  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell68   3564   4814  616676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/clock_0        macrocell68         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 616676p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4814
-------------------------------------   ---- 
End-of-path arrival time (ps)           4814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell10   1250   1250  598197  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell72   3564   4814  616676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/clock_0        macrocell72         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 616879p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4611
-------------------------------------   ---- 
End-of-path arrival time (ps)           4611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell30   3361   4611  616879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/clock_0        macrocell30         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 616879p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4611
-------------------------------------   ---- 
End-of-path arrival time (ps)           4611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell57   3361   4611  616879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/clock_0        macrocell57         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 616879p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4611
-------------------------------------   ---- 
End-of-path arrival time (ps)           4611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell67   3361   4611  616879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/clock_0        macrocell67         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 616882p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4608
-------------------------------------   ---- 
End-of-path arrival time (ps)           4608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell21   3358   4608  616882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/clock_0        macrocell21         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 616882p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4608
-------------------------------------   ---- 
End-of-path arrival time (ps)           4608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell43   3358   4608  616882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/clock_0        macrocell43         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 616882p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4608
-------------------------------------   ---- 
End-of-path arrival time (ps)           4608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell58   3358   4608  616882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/clock_0        macrocell58         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 616882p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4608
-------------------------------------   ---- 
End-of-path arrival time (ps)           4608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell64   3358   4608  616882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/clock_0        macrocell64         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 616886p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4604
-------------------------------------   ---- 
End-of-path arrival time (ps)           4604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q        macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell11   3354   4604  616886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/clock_0         macrocell11         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 616886p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4604
-------------------------------------   ---- 
End-of-path arrival time (ps)           4604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell38   3354   4604  616886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/clock_0        macrocell38         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 616886p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4604
-------------------------------------   ---- 
End-of-path arrival time (ps)           4604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell46   3354   4604  616886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/clock_0        macrocell46         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 616936p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4554
-------------------------------------   ---- 
End-of-path arrival time (ps)           4554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1940   1940  598458  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell9    2614   4554  616936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell9          0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 616950p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4540
-------------------------------------   ---- 
End-of-path arrival time (ps)           4540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1940   1940  598477  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell10   2600   4540  616950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell10         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 617151p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4339
-------------------------------------   ---- 
End-of-path arrival time (ps)           4339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell39   3089   4339  617151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/clock_0        macrocell39         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 617151p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4339
-------------------------------------   ---- 
End-of-path arrival time (ps)           4339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell40   3089   4339  617151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/clock_0        macrocell40         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 617151p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4339
-------------------------------------   ---- 
End-of-path arrival time (ps)           4339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell63   3089   4339  617151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/clock_0        macrocell63         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 617151p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4339
-------------------------------------   ---- 
End-of-path arrival time (ps)           4339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  594494  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell65   3089   4339  617151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/clock_0        macrocell65         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 617328p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4162
-------------------------------------   ---- 
End-of-path arrival time (ps)           4162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  598864  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell36   2912   4162  617328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/clock_0        macrocell36         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 617328p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4162
-------------------------------------   ---- 
End-of-path arrival time (ps)           4162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  598864  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell44   2912   4162  617328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/clock_0        macrocell44         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 617328p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4162
-------------------------------------   ---- 
End-of-path arrival time (ps)           4162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  598864  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell60   2912   4162  617328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/clock_0        macrocell60         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 617328p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4162
-------------------------------------   ---- 
End-of-path arrival time (ps)           4162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  598864  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell66   2912   4162  617328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/clock_0        macrocell66         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 617328p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4162
-------------------------------------   ---- 
End-of-path arrival time (ps)           4162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  598864  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell25   2912   4162  617328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/clock_0        macrocell25         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 617328p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4162
-------------------------------------   ---- 
End-of-path arrival time (ps)           4162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  598864  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell54   2912   4162  617328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/clock_0        macrocell54         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 617328p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4162
-------------------------------------   ---- 
End-of-path arrival time (ps)           4162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  598864  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell68   2912   4162  617328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/clock_0        macrocell68         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 617328p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4162
-------------------------------------   ---- 
End-of-path arrival time (ps)           4162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell9    1250   1250  598864  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell72   2912   4162  617328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/clock_0        macrocell72         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_9/q
Path End       : \ADC_SAR_Seq_1:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \ADC_SAR_Seq_1:bSAR_SEQ:EOCSts\/clock
Path slack     : 617417p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                   -500
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               624500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7083
-------------------------------------   ---- 
End-of-path arrival time (ps)           7083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_9/clock_0                                              macrocell75         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_9/q                                   macrocell75   1250   1250  617417  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:EOCSts\/status_0  statuscell1   5833   7083  617417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:EOCSts\/clock                      statuscell1         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_9/clk_en
Capture Clock  : Net_9/clock_0
Path slack     : 617587p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -2100
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5313
-------------------------------------   ---- 
End-of-path arrival time (ps)           5313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  614881  RISE       1
Net_9/clk_en                                macrocell75    4103   5313  617587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_9/clock_0                                              macrocell75         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 617587p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -2100
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5313
-------------------------------------   ---- 
End-of-path arrival time (ps)           5313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  614881  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\/clk_en     macrocell77    4103   5313  617587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\/clock_0                   macrocell77         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_SAR_Seq_1:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \ADC_SAR_Seq_1:bSAR_SEQ:EOCSts\/clock
Path slack     : 617588p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -2100
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5312
-------------------------------------   ---- 
End-of-path arrival time (ps)           5312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  614881  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:EOCSts\/clk_en      statuscell1    4102   5312  617588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:EOCSts\/clock                      statuscell1         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\/q
Path End       : Net_9/main_1
Capture Clock  : Net_9/clock_0
Path slack     : 617953p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   625000
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\/clock_0                   macrocell77         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\/q  macrocell77   1250   1250  617953  RISE       1
Net_9/main_1                        macrocell75   2287   3537  617953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_9/clock_0                                              macrocell75         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

