13:17:28 INFO  : Registering command handlers for SDK TCF services
13:17:29 INFO  : Launching XSCT server: xsct.bat -interactive S:\Courses\EE365\FE\final_exam.sdk\temp_xsdb_launch_script.tcl
13:17:32 INFO  : XSCT server has started successfully.
13:17:32 INFO  : Successfully done setting XSCT server connection channel  
13:17:33 INFO  : Successfully done setting SDK workspace  
13:17:33 INFO  : Processing command line option -hwspec S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper.hdf.
13:19:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:19:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:20:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:20:23 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370AFD0F1A' is selected.
13:20:23 INFO  : 'jtag frequency' command is executed.
13:20:23 INFO  : Sourcing of 'S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:20:23 INFO  : Context for 'APU' is selected.
13:20:23 INFO  : System reset is completed.
13:20:26 INFO  : 'after 3000' command is executed.
13:20:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A" && level==0} -index 1' command is executed.
13:20:27 INFO  : FPGA configured successfully with bitstream "S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:20:27 INFO  : Context for 'APU' is selected.
13:20:27 INFO  : Hardware design information is loaded from 'S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:20:27 INFO  : 'configparams force-mem-access 1' command is executed.
13:20:27 INFO  : Context for 'APU' is selected.
13:20:28 INFO  : 'ps7_init' command is executed.
13:20:28 INFO  : 'ps7_post_config' command is executed.
13:20:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:20:28 INFO  : The application 'S:/Courses/EE365/FE/final_exam.sdk/PWM_AXI_tutorial/Debug/PWM_AXI_tutorial.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:20:28 INFO  : 'configparams force-mem-access 0' command is executed.
13:20:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A" && level==0} -index 1
fpga -file S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
loadhw -hw S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
dow S:/Courses/EE365/FE/final_exam.sdk/PWM_AXI_tutorial/Debug/PWM_AXI_tutorial.elf
configparams force-mem-access 0
----------------End of Script----------------

13:20:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:20:28 INFO  : 'con' command is executed.
13:20:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370AFD0F1A"} -index 0
con
----------------End of Script----------------

13:20:28 INFO  : Disconnected from the channel tcfchan#1.
