--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml glib_top.twx glib_top.ncd -o glib_top.twr glib_top.pcf -ucf
user_fabric_clk.ucf

Design file:              glib_top.ncd
Physical constraint file: glib_top.pcf
Device,package,speed:     xc6vlx130t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X66Y4.A4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.632ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.597ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y5.AQ       Tcklo                 0.355   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X62Y4.A3       net (fanout=1)        0.468   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X62Y4.A        Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X67Y3.B2       net (fanout=2)        0.863   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X67Y3.B        Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X67Y3.A6       net (fanout=1)        0.110   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O15
    SLICE_X67Y3.A        Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X66Y4.A4       net (fanout=1)        0.524   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X66Y4.CLK      Tas                   0.073   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.597ns (0.632ns logic, 1.965ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X63Y4.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.095ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.060ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y5.AQ       Tcklo                 0.355   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X62Y4.A3       net (fanout=1)        0.468   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X62Y4.A        Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X63Y4.AX       net (fanout=2)        0.135   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X63Y4.CLK      Tdick                 0.034   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.060ns (0.457ns logic, 0.603ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X62Y4.A3), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     0.931ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      0.896ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y5.AQ       Tcklo                 0.355   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X62Y4.A3       net (fanout=1)        0.468   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X62Y4.CLK      Tas                   0.073   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      0.896ns (0.428ns logic, 0.468ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X62Y4.A3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.175ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      0.210ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y5.AQ       Tcklo                 0.095   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X62Y4.A3       net (fanout=1)        0.170   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X62Y4.CLK      Tah         (-Th)     0.055   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      0.210ns (0.040ns logic, 0.170ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X63Y4.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.244ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      0.279ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y5.AQ       Tcklo                 0.095   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X62Y4.A3       net (fanout=1)        0.170   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X62Y4.A        Tilo                  0.034   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X63Y4.AX       net (fanout=2)        0.056   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X63Y4.CLK      Tckdi       (-Th)     0.076   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      0.279ns (0.053ns logic, 0.226ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X66Y4.A4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.906ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      0.941ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y5.AQ       Tcklo                 0.095   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X62Y4.A3       net (fanout=1)        0.170   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X62Y4.A        Tilo                  0.034   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X67Y3.B2       net (fanout=2)        0.397   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X67Y3.B        Tilo                  0.034   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X67Y3.A6       net (fanout=1)        0.038   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O15
    SLICE_X67Y3.A        Tilo                  0.034   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X66Y4.A4       net (fanout=1)        0.194   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X66Y4.CLK      Tah         (-Th)     0.055   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      0.941ns (0.142ns logic, 0.799ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;

 12 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X62Y5.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     9.805ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.581ns (Levels of Logic = 0)
  Clock Path Skew:      -7.859ns (1.866 - 9.725)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    icon_control0<13> falling
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y1.AQ       Tcko                  0.337   U_ila_pro_0/U0/I_YES_D.U_ILA/iARM
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X62Y5.SR       net (fanout=9)        0.947   U_ila_pro_0/U0/I_YES_D.U_ILA/iARM
    SLICE_X62Y5.CLK      Trck                  0.297   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.581ns (0.634ns logic, 0.947ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X62Y5.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.295ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.295ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y19.BQ      Tcko                  0.381   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X68Y17.D2      net (fanout=2)        0.617   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X68Y17.DMUX    Tilo                  0.196   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X65Y7.B1       net (fanout=9)        1.436   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X65Y7.B        Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X62Y5.CLK      net (fanout=4)        0.597   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.295ns (0.645ns logic, 2.650ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.149ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.149ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y19.CQ      Tcko                  0.381   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X68Y17.D3      net (fanout=3)        0.477   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X68Y17.DMUX    Tilo                  0.190   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X65Y7.B1       net (fanout=9)        1.436   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X65Y7.B        Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X62Y5.CLK      net (fanout=4)        0.597   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.149ns (0.639ns logic, 2.510ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.079ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.079ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y19.CQ      Tcko                  0.337   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X67Y8.A3       net (fanout=8)        1.543   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X67Y8.A        Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/iCAP_WR_EN
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X65Y7.B3       net (fanout=1)        0.466   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X65Y7.B        Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X62Y5.CLK      net (fanout=4)        0.597   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.079ns (0.473ns logic, 2.606ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X62Y5.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      4.478ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      0.658ns (Levels of Logic = 0)
  Clock Path Skew:      -4.185ns (1.589 - 5.774)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    icon_control0<13> falling
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y1.AQ       Tcko                  0.098   U_ila_pro_0/U0/I_YES_D.U_ILA/iARM
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X62Y5.SR       net (fanout=9)        0.485   U_ila_pro_0/U0/I_YES_D.U_ILA/iARM
    SLICE_X62Y5.CLK      Tremck      (-Th)    -0.075   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.658ns (0.173ns logic, 0.485ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4108 paths analyzed, 1088 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.734ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_TDO_reg (SLICE_X67Y20.A3), 426 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      9.699ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X5Y3.DOADO7   Trcko_DO              2.073   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36
    SLICE_X43Y43.D1      net (fanout=1)        3.384   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<160>
    SLICE_X43Y43.BMUX    Topdb                 0.408   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_10_f81
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_141
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_12_f7_0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_10_f8_0
    SLICE_X67Y22.B4      net (fanout=1)        1.980   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_10_f81
    SLICE_X67Y22.BMUX    Topbb                 0.389   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_51
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_3_f7
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_2_f8
    SLICE_X67Y20.C1      net (fanout=1)        0.745   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA_DOUT
    SLICE_X67Y20.CMUX    Tilo                  0.191   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_DOUT
    SLICE_X67Y20.A3      net (fanout=1)        0.456   icon_control0<3>
    SLICE_X67Y20.CLK     Tas                   0.073   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      9.699ns (3.134ns logic, 6.565ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.405ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      9.560ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y0.DOADO4   Trcko_DO              2.073   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36
    SLICE_X43Y40.D2      net (fanout=1)        3.380   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<49>
    SLICE_X43Y40.BMUX    Topdb                 0.408   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_12_f8
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_16
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_14_f7
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_12_f8
    SLICE_X67Y22.D6      net (fanout=1)        1.826   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_12_f8
    SLICE_X67Y22.BMUX    Topdb                 0.408   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_61
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_4_f7
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_2_f8
    SLICE_X67Y20.C1      net (fanout=1)        0.745   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA_DOUT
    SLICE_X67Y20.CMUX    Tilo                  0.191   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_DOUT
    SLICE_X67Y20.A3      net (fanout=1)        0.456   icon_control0<3>
    SLICE_X67Y20.CLK     Tas                   0.073   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      9.560ns (3.153ns logic, 6.407ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      9.476ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X5Y4.DOADO0   Trcko_DO              2.073   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36
    SLICE_X43Y43.B3      net (fanout=1)        3.180   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<171>
    SLICE_X43Y43.BMUX    Topbb                 0.389   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_10_f81
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_135
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_11_f7_3
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_10_f8_0
    SLICE_X67Y22.B4      net (fanout=1)        1.980   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_10_f81
    SLICE_X67Y22.BMUX    Topbb                 0.389   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_51
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_3_f7
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_2_f8
    SLICE_X67Y20.C1      net (fanout=1)        0.745   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA_DOUT
    SLICE_X67Y20.CMUX    Tilo                  0.191   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_DOUT
    SLICE_X67Y20.A3      net (fanout=1)        0.456   icon_control0<3>
    SLICE_X67Y20.CLK     Tas                   0.073   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      9.476ns (3.115ns logic, 6.361ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36 (RAMB36_X0Y9.ENARDENL), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      7.649ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X67Y30.AQ        Tcko                  0.337   U_icon_pro/U0/U_ICON/iSYNC
                                                         U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X66Y30.D4        net (fanout=1)        0.391   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X66Y30.D         Tilo                  0.068   usr/link_tracking_2_inst/ipb_vi2c_inst/crc_byte<3>
                                                         U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X68Y17.C4        net (fanout=9)        1.197   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X68Y17.C         Tilo                  0.068   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<1>
                                                         U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X0Y9.ENARDENL   net (fanout=57)       5.187   icon_control0<6>
    RAMB36_X0Y9.CLKARDCLKL Trcck_RDEN            0.401   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36
                                                         U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        7.649ns (0.874ns logic, 6.775ns route)
                                                         (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.415ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      7.550ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X68Y20.CQ        Tcko                  0.381   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                         U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X69Y20.D2        net (fanout=4)        0.863   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X69Y20.D         Tilo                  0.068   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                         U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X68Y17.C6        net (fanout=9)        0.582   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X68Y17.C         Tilo                  0.068   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<1>
                                                         U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X0Y9.ENARDENL   net (fanout=57)       5.187   icon_control0<6>
    RAMB36_X0Y9.CLKARDCLKL Trcck_RDEN            0.401   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36
                                                         U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        7.550ns (0.918ns logic, 6.632ns route)
                                                         (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      7.451ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X68Y19.BQ        Tcko                  0.381   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                         U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X68Y17.D2        net (fanout=2)        0.617   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X68Y17.DMUX      Tilo                  0.196   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<1>
                                                         U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X68Y17.C2        net (fanout=9)        0.601   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X68Y17.C         Tilo                  0.068   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<1>
                                                         U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X0Y9.ENARDENL   net (fanout=57)       5.187   icon_control0<6>
    RAMB36_X0Y9.CLKARDCLKL Trcck_RDEN            0.401   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36
                                                         U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        7.451ns (1.046ns logic, 6.405ns route)
                                                         (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36 (RAMB36_X0Y9.ENARDENU), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      7.649ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X67Y30.AQ        Tcko                  0.337   U_icon_pro/U0/U_ICON/iSYNC
                                                         U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X66Y30.D4        net (fanout=1)        0.391   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X66Y30.D         Tilo                  0.068   usr/link_tracking_2_inst/ipb_vi2c_inst/crc_byte<3>
                                                         U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X68Y17.C4        net (fanout=9)        1.197   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X68Y17.C         Tilo                  0.068   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<1>
                                                         U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X0Y9.ENARDENU   net (fanout=57)       5.187   icon_control0<6>
    RAMB36_X0Y9.CLKARDCLKU Trcck_RDEN            0.401   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36
                                                         U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        7.649ns (0.874ns logic, 6.775ns route)
                                                         (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.415ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      7.550ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X68Y20.CQ        Tcko                  0.381   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                         U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X69Y20.D2        net (fanout=4)        0.863   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X69Y20.D         Tilo                  0.068   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                         U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X68Y17.C6        net (fanout=9)        0.582   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X68Y17.C         Tilo                  0.068   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<1>
                                                         U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X0Y9.ENARDENU   net (fanout=57)       5.187   icon_control0<6>
    RAMB36_X0Y9.CLKARDCLKU Trcck_RDEN            0.401   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36
                                                         U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        7.550ns (0.918ns logic, 6.632ns route)
                                                         (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      7.451ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X68Y19.BQ        Tcko                  0.381   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                         U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X68Y17.D2        net (fanout=2)        0.617   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X68Y17.DMUX      Tilo                  0.196   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<1>
                                                         U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X68Y17.C2        net (fanout=9)        0.601   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X68Y17.C         Tilo                  0.068   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<1>
                                                         U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X0Y9.ENARDENU   net (fanout=57)       5.187   icon_control0<6>
    RAMB36_X0Y9.CLKARDCLKU Trcck_RDEN            0.401   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36
                                                         U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        7.451ns (1.046ns logic, 6.405ns route)
                                                         (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_STAT/U_TDO (SLICE_X62Y8.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[1].U_FDRE (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_STAT/U_TDO (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.091ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[1].U_FDRE to U_icon_pro/U0/U_ICON/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y8.BQ       Tcko                  0.098   U_icon_pro/U0/U_ICON/U_STAT/iSTAT_CNT<3>
                                                       U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[1].U_FDRE
    SLICE_X62Y8.D6       net (fanout=2)        0.050   U_icon_pro/U0/U_ICON/U_STAT/iSTAT_CNT<1>
    SLICE_X62Y8.CLK      Tah         (-Th)     0.057   U_icon_pro/U0/U_ICON/iTDO_VEC<15>
                                                       U_icon_pro/U0/U_ICON/U_STAT/U_TDO_next
                                                       U_icon_pro/U0/U_ICON/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      0.091ns (0.041ns logic, 0.050ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (SLICE_X68Y19.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.113ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.113ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y19.AQ      Tcko                  0.098   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X68Y19.CX      net (fanout=8)        0.104   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X68Y19.CLK     Tckdi       (-Th)     0.089   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      0.113ns (0.009ns logic, 0.104ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X62Y4.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.118ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.118ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y4.AQ       Tcko                  0.098   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    SLICE_X62Y4.A5       net (fanout=1)        0.075   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
    SLICE_X62Y4.CLK      Tah         (-Th)     0.055   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (0.043ns logic, 0.075ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKARDCLKL
  Logical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKARDCLKL
  Location pin: RAMB36_X5Y6.CLKARDCLKL
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36/CLKARDCLKL
  Logical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36/CLKARDCLKL
  Location pin: RAMB36_X3Y11.CLKARDCLKL
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/CLKARDCLKL
  Logical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/CLKARDCLKL
  Location pin: RAMB36_X5Y1.CLKARDCLKL
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.009ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (SLICE_X69Y19.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    10.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.974ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y69.DQ      Tcko                  0.337   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X63Y46.C2      net (fanout=3)        1.493   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X63Y46.C       Tilo                  0.068   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X69Y19.CE      net (fanout=3)        1.758   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X69Y19.CLK     Tceck                 0.318   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.974ns (0.723ns logic, 3.251ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (SLICE_X69Y19.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    10.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.974ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y69.DQ      Tcko                  0.337   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X63Y46.C2      net (fanout=3)        1.493   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X63Y46.C       Tilo                  0.068   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X69Y19.CE      net (fanout=3)        1.758   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X69Y19.CLK     Tceck                 0.318   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.974ns (0.723ns logic, 3.251ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (SLICE_X69Y19.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    10.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.974ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y69.DQ      Tcko                  0.337   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X63Y46.C2      net (fanout=3)        1.493   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X63Y46.C       Tilo                  0.068   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X69Y19.CE      net (fanout=3)        1.758   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X69Y19.CLK     Tceck                 0.318   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.974ns (0.723ns logic, 3.251ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (SLICE_X67Y30.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.311ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.346ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y69.DQ      Tcko                  0.098   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X63Y46.A4      net (fanout=3)        0.534   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X63Y46.A       Tilo                  0.034   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X67Y30.SR      net (fanout=3)        0.610   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X67Y30.CLK     Tcksr       (-Th)    -0.070   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    -------------------------------------------------  ---------------------------
    Total                                      1.346ns (0.202ns logic, 1.144ns route)
                                                       (15.0% logic, 85.0% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X70Y29.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.429ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.464ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y69.DQ      Tcko                  0.098   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X63Y46.A4      net (fanout=3)        0.534   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X63Y46.A       Tilo                  0.034   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X70Y29.SR      net (fanout=3)        0.749   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X70Y29.CLK     Tcksr       (-Th)    -0.049   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.464ns (0.181ns logic, 1.283ns route)
                                                       (12.4% logic, 87.6% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X70Y29.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.429ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.464ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y69.DQ      Tcko                  0.098   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X63Y46.A4      net (fanout=3)        0.534   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X63Y46.A       Tilo                  0.034   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X70Y29.SR      net (fanout=3)        0.749   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X70Y29.CLK     Tcksr       (-Th)    -0.049   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.464ns (0.181ns logic, 1.283ns route)
                                                       (12.4% logic, 87.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.718ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X63Y69.D4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      0.683ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y69.DQ      Tcko                  0.337   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X63Y69.D4      net (fanout=3)        0.276   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X63Y69.CLK     Tas                   0.070   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.683ns (0.407ns logic, 0.276ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X63Y69.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.137ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.137ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y69.DQ      Tcko                  0.098   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X63Y69.D4      net (fanout=3)        0.096   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X63Y69.CLK     Tah         (-Th)     0.057   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.137ns (0.041ns logic, 0.096ns route)
                                                       (29.9% logic, 70.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 281 paths analyzed, 98 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2 (SLICE_X81Y14.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.568ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      4.533ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    ila0_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y20.CQ      Tcko                  0.381   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X69Y20.D2      net (fanout=4)        0.863   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X69Y20.D       Tilo                  0.068   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X68Y6.B4       net (fanout=9)        1.497   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X68Y6.B        Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_HCE
    SLICE_X81Y14.SR      net (fanout=3)        1.235   icon_control0<21>
    SLICE_X81Y14.CLK     Trck                  0.421   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<0>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      4.533ns (0.938ns logic, 3.595ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.510ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      4.475ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    ila0_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y30.AQ      Tcko                  0.337   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X66Y30.D4      net (fanout=1)        0.391   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X66Y30.D       Tilo                  0.068   usr/link_tracking_2_inst/ipb_vi2c_inst/crc_byte<3>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X68Y6.B1       net (fanout=9)        1.955   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X68Y6.B        Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_HCE
    SLICE_X81Y14.SR      net (fanout=3)        1.235   icon_control0<21>
    SLICE_X81Y14.CLK     Trck                  0.421   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<0>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      4.475ns (0.894ns logic, 3.581ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.309ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      4.274ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    ila0_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y20.DQ      Tcko                  0.381   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X69Y20.D1      net (fanout=4)        0.604   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X69Y20.D       Tilo                  0.068   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X68Y6.B4       net (fanout=9)        1.497   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X68Y6.B        Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_HCE
    SLICE_X81Y14.SR      net (fanout=3)        1.235   icon_control0<21>
    SLICE_X81Y14.CLK     Trck                  0.421   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<0>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      4.274ns (0.938ns logic, 3.336ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_RFDRE (SLICE_X71Y5.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.419ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_RFDRE (FF)
  Data Path Delay:      4.384ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    ila0_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y20.CQ      Tcko                  0.381   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X69Y20.D2      net (fanout=4)        0.863   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X69Y20.D       Tilo                  0.068   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X68Y6.B4       net (fanout=9)        1.497   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X68Y6.BMUX     Tilo                  0.229   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X68Y6.A1       net (fanout=3)        0.629   icon_control0<5>
    SLICE_X68Y6.A        Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X71Y5.SR       net (fanout=3)        0.354   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X71Y5.CLK      Trck                  0.295   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly<0>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      4.384ns (1.041ns logic, 3.343ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.365ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_RFDRE (FF)
  Data Path Delay:      4.330ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    ila0_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y30.AQ      Tcko                  0.337   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X66Y30.D4      net (fanout=1)        0.391   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X66Y30.D       Tilo                  0.068   usr/link_tracking_2_inst/ipb_vi2c_inst/crc_byte<3>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X68Y6.B1       net (fanout=9)        1.955   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X68Y6.BMUX     Tilo                  0.233   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X68Y6.A1       net (fanout=3)        0.629   icon_control0<5>
    SLICE_X68Y6.A        Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X71Y5.SR       net (fanout=3)        0.354   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X71Y5.CLK      Trck                  0.295   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly<0>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      4.330ns (1.001ns logic, 3.329ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.160ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_RFDRE (FF)
  Data Path Delay:      4.125ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    ila0_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y20.DQ      Tcko                  0.381   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X69Y20.D1      net (fanout=4)        0.604   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X69Y20.D       Tilo                  0.068   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X68Y6.B4       net (fanout=9)        1.497   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X68Y6.BMUX     Tilo                  0.229   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X68Y6.A1       net (fanout=3)        0.629   icon_control0<5>
    SLICE_X68Y6.A        Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X71Y5.SR       net (fanout=3)        0.354   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X71Y5.CLK      Trck                  0.295   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly<0>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      4.125ns (1.041ns logic, 3.084ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (SLICE_X68Y5.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.390ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (FF)
  Data Path Delay:      4.355ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    ila0_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y20.CQ      Tcko                  0.381   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X69Y20.D2      net (fanout=4)        0.863   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X69Y20.D       Tilo                  0.068   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X68Y6.B4       net (fanout=9)        1.497   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X68Y6.BMUX     Tilo                  0.229   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X68Y6.A1       net (fanout=3)        0.629   icon_control0<5>
    SLICE_X68Y6.A        Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X68Y5.SR       net (fanout=3)        0.372   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X68Y5.CLK      Trck                  0.248   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      4.355ns (0.994ns logic, 3.361ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.336ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (FF)
  Data Path Delay:      4.301ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    ila0_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y30.AQ      Tcko                  0.337   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X66Y30.D4      net (fanout=1)        0.391   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X66Y30.D       Tilo                  0.068   usr/link_tracking_2_inst/ipb_vi2c_inst/crc_byte<3>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X68Y6.B1       net (fanout=9)        1.955   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X68Y6.BMUX     Tilo                  0.233   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X68Y6.A1       net (fanout=3)        0.629   icon_control0<5>
    SLICE_X68Y6.A        Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X68Y5.SR       net (fanout=3)        0.372   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X68Y5.CLK      Trck                  0.248   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      4.301ns (0.954ns logic, 3.347ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.131ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (FF)
  Data Path Delay:      4.096ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    ila0_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y20.DQ      Tcko                  0.381   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X69Y20.D1      net (fanout=4)        0.604   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X69Y20.D       Tilo                  0.068   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X68Y6.B4       net (fanout=9)        1.497   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X68Y6.BMUX     Tilo                  0.229   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X68Y6.A1       net (fanout=3)        0.629   icon_control0<5>
    SLICE_X68Y6.A        Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X68Y5.SR       net (fanout=3)        0.372   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X68Y5.CLK      Trck                  0.248   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      4.096ns (0.994ns logic, 3.102ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (SLICE_X64Y6.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.066ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (FF)
  Data Path Delay:      0.101ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    ila0_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE to U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y7.BQ       Tcko                  0.098   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE
    SLICE_X64Y6.BX       net (fanout=1)        0.092   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
    SLICE_X64Y6.CLK      Tckdi       (-Th)     0.089   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.101ns (0.009ns logic, 0.092ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_iCAP_ADDR (SLICE_X65Y3.C5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.119ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_iCAP_ADDR (FF)
  Data Path Delay:      0.154ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    ila0_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL to U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y3.CQ       Tcko                  0.098   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL
    SLICE_X65Y3.C5       net (fanout=2)        0.112   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<11>
    SLICE_X65Y3.CLK      Tah         (-Th)     0.056   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<11>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_CAP_ADDR_MUX
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.154ns (0.042ns logic, 0.112ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR (SLICE_X68Y2.C5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.101ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR (FF)
  Data Path Delay:      0.136ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    ila0_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL to U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y3.CQ       Tcko                  0.098   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL
    SLICE_X68Y2.C5       net (fanout=2)        0.114   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<3>
    SLICE_X68Y2.CLK      Tah         (-Th)     0.076   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR_MUX
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.136ns (0.022ns logic, 0.114ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 239 paths analyzed, 206 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X90Y44.A2), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.761ns (data path)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      3.761ns (Levels of Logic = 1)
  Source Clock:         ila0_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y17.AQ      Tcko                  0.337   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/trigCondIn<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X89Y34.A4      net (fanout=25)       2.218   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/trigCondIn<0>
    SLICE_X89Y34.AMUX    Tilo                  0.186   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel<11>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].U_MUS.U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O11
    SLICE_X90Y44.A2      net (fanout=1)        1.020   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<11>
    -------------------------------------------------  ---------------------------
    Total                                      3.761ns (0.523ns logic, 3.238ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.539ns (data path)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      3.539ns (Levels of Logic = 1)
  Source Clock:         ila0_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y17.BQ      Tcko                  0.337   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/trigCondIn<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X89Y34.A5      net (fanout=9)        1.989   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/trigCondIn<1>
    SLICE_X89Y34.AMUX    Tilo                  0.193   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel<11>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].U_MUS.U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O11
    SLICE_X90Y44.A2      net (fanout=1)        1.020   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<11>
    -------------------------------------------------  ---------------------------
    Total                                      3.539ns (0.530ns logic, 3.009ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X88Y44.A2), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.653ns (data path)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      3.653ns (Levels of Logic = 1)
  Source Clock:         ila0_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y17.AQ      Tcko                  0.337   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/trigCondIn<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X89Y34.A4      net (fanout=25)       2.218   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/trigCondIn<0>
    SLICE_X89Y34.A       Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel<11>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].U_MUS.U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O11
    SLICE_X88Y44.A2      net (fanout=1)        1.030   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<10>
    -------------------------------------------------  ---------------------------
    Total                                      3.653ns (0.405ns logic, 3.248ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.424ns (data path)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      3.424ns (Levels of Logic = 1)
  Source Clock:         ila0_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y17.BQ      Tcko                  0.337   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/trigCondIn<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X89Y34.A5      net (fanout=9)        1.989   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/trigCondIn<1>
    SLICE_X89Y34.A       Tilo                  0.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel<11>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].U_MUS.U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O11
    SLICE_X88Y44.A2      net (fanout=1)        1.030   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<10>
    -------------------------------------------------  ---------------------------
    Total                                      3.424ns (0.405ns logic, 3.019ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X86Y44.A2), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.487ns (data path)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      3.487ns (Levels of Logic = 1)
  Source Clock:         ila0_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y17.AQ      Tcko                  0.337   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/trigCondIn<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X87Y34.D4      net (fanout=25)       2.062   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/trigCondIn<0>
    SLICE_X87Y34.DMUX    Tilo                  0.186   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<8>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].U_MUS.U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O11
    SLICE_X86Y44.A2      net (fanout=1)        0.902   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<9>
    -------------------------------------------------  ---------------------------
    Total                                      3.487ns (0.523ns logic, 2.964ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.296ns (data path)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      3.296ns (Levels of Logic = 1)
  Source Clock:         ila0_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y17.BQ      Tcko                  0.337   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/trigCondIn<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X87Y34.D5      net (fanout=9)        1.866   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/trigCondIn<1>
    SLICE_X87Y34.DMUX    Tilo                  0.191   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<8>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].U_MUS.U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O11
    SLICE_X86Y44.A2      net (fanout=1)        0.902   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<9>
    -------------------------------------------------  ---------------------------
    Total                                      3.296ns (0.528ns logic, 2.768ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: usr/daq/daq_clocks/mmcm_adv_inst/CLKIN1
  Logical resource: usr/daq/daq_clocks/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y1.CLKIN1
  Clock network: usr/daq/daq_clocks/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p 
PHASE 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: usr/daq/daq_clocks/mmcm_adv_inst/CLKIN1
  Logical resource: usr/daq/daq_clocks/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y1.CLKIN1
  Clock network: usr/daq/daq_clocks/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP         
"system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 59895 paths analyzed, 14564 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.313ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_8 (SLICE_X67Y65.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.687ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.165ns (Levels of Logic = 1)
  Clock Path Skew:      -0.113ns (0.861 - 0.974)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y118.AMUX   Tshcko                0.465   system/mac_rx_last<2>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X90Y131.C5     net (fanout=230)      0.977   system/mac_rx_valid<2>
    SLICE_X90Y131.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/status_request.pkt_data<6>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X67Y65.SR      net (fanout=676)      5.142   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X67Y65.CLK     Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask<11>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_8
    -------------------------------------------------  ---------------------------
    Total                                      7.165ns (1.046ns logic, 6.119ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.114ns (Levels of Logic = 1)
  Clock Path Skew:      -0.152ns (0.861 - 1.013)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig to system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y120.BQ     Tcko                  0.381   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
    SLICE_X90Y131.C4     net (fanout=1)        1.010   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
    SLICE_X90Y131.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/status_request.pkt_data<6>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X67Y65.SR      net (fanout=676)      5.142   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X67Y65.CLK     Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask<11>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_8
    -------------------------------------------------  ---------------------------
    Total                                      7.114ns (0.962ns logic, 6.152ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_9 (SLICE_X67Y65.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.687ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.165ns (Levels of Logic = 1)
  Clock Path Skew:      -0.113ns (0.861 - 0.974)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y118.AMUX   Tshcko                0.465   system/mac_rx_last<2>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X90Y131.C5     net (fanout=230)      0.977   system/mac_rx_valid<2>
    SLICE_X90Y131.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/status_request.pkt_data<6>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X67Y65.SR      net (fanout=676)      5.142   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X67Y65.CLK     Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask<11>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_9
    -------------------------------------------------  ---------------------------
    Total                                      7.165ns (1.046ns logic, 6.119ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.114ns (Levels of Logic = 1)
  Clock Path Skew:      -0.152ns (0.861 - 1.013)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig to system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y120.BQ     Tcko                  0.381   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
    SLICE_X90Y131.C4     net (fanout=1)        1.010   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
    SLICE_X90Y131.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/status_request.pkt_data<6>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X67Y65.SR      net (fanout=676)      5.142   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X67Y65.CLK     Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask<11>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_9
    -------------------------------------------------  ---------------------------
    Total                                      7.114ns (0.962ns logic, 6.152ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_10 (SLICE_X67Y65.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.687ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.165ns (Levels of Logic = 1)
  Clock Path Skew:      -0.113ns (0.861 - 0.974)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y118.AMUX   Tshcko                0.465   system/mac_rx_last<2>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X90Y131.C5     net (fanout=230)      0.977   system/mac_rx_valid<2>
    SLICE_X90Y131.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/status_request.pkt_data<6>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X67Y65.SR      net (fanout=676)      5.142   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X67Y65.CLK     Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask<11>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_10
    -------------------------------------------------  ---------------------------
    Total                                      7.165ns (1.046ns logic, 6.119ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.114ns (Levels of Logic = 1)
  Clock Path Skew:      -0.152ns (0.861 - 1.013)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig to system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y120.BQ     Tcko                  0.381   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
    SLICE_X90Y131.C4     net (fanout=1)        1.010   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
    SLICE_X90Y131.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/status_request.pkt_data<6>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X67Y65.SR      net (fanout=676)      5.142   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X67Y65.CLK     Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask<11>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_10
    -------------------------------------------------  ---------------------------
    Total                                      7.114ns (0.962ns logic, 6.152ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y1.PHYEMACRXDISPERR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/rxdisperr_r (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.057ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.355 - 0.319)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_eth/sgmii/rxdisperr_r to system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X96Y97.AMUX           Tshcko                0.146   system/phy_en.phy_eth/sgmii/rxnotintable_r
                                                              system/phy_en.phy_eth/sgmii/rxdisperr_r
    TEMAC_X0Y1.PHYEMACRXDISPERR net (fanout=1)        0.233   system/phy_en.phy_eth/sgmii/rxdisperr_r
    TEMAC_X0Y1.PHYEMACGTXCLK    Tmacckd_ERROR(-Th)     0.322   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
                                                              system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
    --------------------------------------------------------  ---------------------------
    Total                                             0.057ns (-0.176ns logic, 0.233ns route)
                                                              (-308.8% logic, 408.8% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAMB36_X4Y28.DIADI6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_6 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.166ns (Levels of Logic = 0)
  Clock Path Skew:      0.142ns (0.443 - 0.301)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_6 to system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X76Y142.CQ        Tcko                  0.115   system/phy_en.phy_ipb_ctrl/udp_if/dia<7>
                                                          system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_6
    RAMB36_X4Y28.DIADI6     net (fanout=1)        0.249   system/phy_en.phy_ipb_ctrl/udp_if/dia<6>
    RAMB36_X4Y28.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
                                                          system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.166ns (-0.083ns logic, 0.249ns route)
                                                          (-50.0% logic, 150.0% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_vld (SLICE_X74Y120.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.038ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_rarp_sig (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_vld (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.141ns (Levels of Logic = 1)
  Clock Path Skew:      0.103ns (0.480 - 0.377)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_rarp_sig to system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_vld
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y119.BQ     Tcko                  0.115   system/phy_en.phy_ipb_ctrl/udp_if/pkt_drop_rarp
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_rarp_sig
    SLICE_X74Y120.D6     net (fanout=42)       0.103   system/phy_en.phy_ipb_ctrl/udp_if/pkt_drop_rarp
    SLICE_X74Y120.CLK    Tah         (-Th)     0.077   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_vld
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/mac_rx_last_mac_rx_error_AND_195_o1
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_vld
    -------------------------------------------------  ---------------------------
    Total                                      0.141ns (0.038ns logic, 0.103ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/clkbuf/I
  Logical resource: system/phy_en.phy_eth/clkbuf/I
  Location pin: BUFR_X2Y5.I
  Clock network: system/phy_en.phy_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y10.RXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y10.TXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP   
      "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 59896 paths analyzed, 14586 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.809ns.
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_97 (SLICE_X97Y47.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_97 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.730ns (Levels of Logic = 3)
  Clock Path Skew:      -0.044ns (0.725 - 0.769)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_97
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y72.AMUX    Tshcko                0.465   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X76Y57.A3      net (fanout=228)      1.567   system/mac_rx_valid<0>
    SLICE_X76Y57.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/bigendian.reliable_data<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X84Y68.A3      net (fanout=673)      1.427   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X84Y68.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/pkt_rcvd
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X84Y68.B3      net (fanout=10)       0.366   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X84Y68.BMUX    Tilo                  0.198   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/pkt_rcvd
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X97Y47.SR      net (fanout=27)       2.058   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X97Y47.CLK     Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<100>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_97
    -------------------------------------------------  ---------------------------
    Total                                      6.730ns (1.312ns logic, 5.418ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_97 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.222ns (Levels of Logic = 3)
  Clock Path Skew:      -0.045ns (0.725 - 0.770)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_97
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y74.BQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
    SLICE_X76Y57.A6      net (fanout=1)        1.143   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
    SLICE_X76Y57.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/bigendian.reliable_data<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X84Y68.A3      net (fanout=673)      1.427   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X84Y68.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/pkt_rcvd
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X84Y68.B3      net (fanout=10)       0.366   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X84Y68.BMUX    Tilo                  0.198   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/pkt_rcvd
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X97Y47.SR      net (fanout=27)       2.058   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X97Y47.CLK     Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<100>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_97
    -------------------------------------------------  ---------------------------
    Total                                      6.222ns (1.228ns logic, 4.994ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_97 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.875ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.944 - 0.970)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_97
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y92.AQ      Tcko                  0.337   system/rst_macclk<0>
                                                       system/rst/rst_125_0
    SLICE_X85Y68.C4      net (fanout=672)      2.015   system/rst_macclk<0>
    SLICE_X85Y68.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X84Y68.A6      net (fanout=1)        0.252   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X84Y68.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/pkt_rcvd
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X84Y68.B3      net (fanout=10)       0.366   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X84Y68.BMUX    Tilo                  0.198   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/pkt_rcvd
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X97Y47.SR      net (fanout=27)       2.058   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X97Y47.CLK     Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<100>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_97
    -------------------------------------------------  ---------------------------
    Total                                      5.875ns (1.184ns logic, 4.691ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_98 (SLICE_X97Y47.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_98 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.730ns (Levels of Logic = 3)
  Clock Path Skew:      -0.044ns (0.725 - 0.769)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_98
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y72.AMUX    Tshcko                0.465   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X76Y57.A3      net (fanout=228)      1.567   system/mac_rx_valid<0>
    SLICE_X76Y57.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/bigendian.reliable_data<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X84Y68.A3      net (fanout=673)      1.427   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X84Y68.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/pkt_rcvd
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X84Y68.B3      net (fanout=10)       0.366   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X84Y68.BMUX    Tilo                  0.198   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/pkt_rcvd
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X97Y47.SR      net (fanout=27)       2.058   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X97Y47.CLK     Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<100>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_98
    -------------------------------------------------  ---------------------------
    Total                                      6.730ns (1.312ns logic, 5.418ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_98 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.222ns (Levels of Logic = 3)
  Clock Path Skew:      -0.045ns (0.725 - 0.770)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_98
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y74.BQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
    SLICE_X76Y57.A6      net (fanout=1)        1.143   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
    SLICE_X76Y57.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/bigendian.reliable_data<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X84Y68.A3      net (fanout=673)      1.427   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X84Y68.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/pkt_rcvd
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X84Y68.B3      net (fanout=10)       0.366   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X84Y68.BMUX    Tilo                  0.198   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/pkt_rcvd
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X97Y47.SR      net (fanout=27)       2.058   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X97Y47.CLK     Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<100>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_98
    -------------------------------------------------  ---------------------------
    Total                                      6.222ns (1.228ns logic, 4.994ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_98 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.875ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.944 - 0.970)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_98
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y92.AQ      Tcko                  0.337   system/rst_macclk<0>
                                                       system/rst/rst_125_0
    SLICE_X85Y68.C4      net (fanout=672)      2.015   system/rst_macclk<0>
    SLICE_X85Y68.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X84Y68.A6      net (fanout=1)        0.252   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X84Y68.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/pkt_rcvd
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X84Y68.B3      net (fanout=10)       0.366   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X84Y68.BMUX    Tilo                  0.198   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/pkt_rcvd
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X97Y47.SR      net (fanout=27)       2.058   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X97Y47.CLK     Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<100>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_98
    -------------------------------------------------  ---------------------------
    Total                                      5.875ns (1.184ns logic, 4.691ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_99 (SLICE_X97Y47.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_99 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.730ns (Levels of Logic = 3)
  Clock Path Skew:      -0.044ns (0.725 - 0.769)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_99
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y72.AMUX    Tshcko                0.465   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X76Y57.A3      net (fanout=228)      1.567   system/mac_rx_valid<0>
    SLICE_X76Y57.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/bigendian.reliable_data<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X84Y68.A3      net (fanout=673)      1.427   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X84Y68.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/pkt_rcvd
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X84Y68.B3      net (fanout=10)       0.366   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X84Y68.BMUX    Tilo                  0.198   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/pkt_rcvd
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X97Y47.SR      net (fanout=27)       2.058   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X97Y47.CLK     Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<100>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_99
    -------------------------------------------------  ---------------------------
    Total                                      6.730ns (1.312ns logic, 5.418ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_99 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.222ns (Levels of Logic = 3)
  Clock Path Skew:      -0.045ns (0.725 - 0.770)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_99
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y74.BQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
    SLICE_X76Y57.A6      net (fanout=1)        1.143   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
    SLICE_X76Y57.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/bigendian.reliable_data<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X84Y68.A3      net (fanout=673)      1.427   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X84Y68.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/pkt_rcvd
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X84Y68.B3      net (fanout=10)       0.366   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X84Y68.BMUX    Tilo                  0.198   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/pkt_rcvd
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X97Y47.SR      net (fanout=27)       2.058   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X97Y47.CLK     Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<100>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_99
    -------------------------------------------------  ---------------------------
    Total                                      6.222ns (1.228ns logic, 4.994ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_99 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.875ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.944 - 0.970)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_99
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y92.AQ      Tcko                  0.337   system/rst_macclk<0>
                                                       system/rst/rst_125_0
    SLICE_X85Y68.C4      net (fanout=672)      2.015   system/rst_macclk<0>
    SLICE_X85Y68.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X84Y68.A6      net (fanout=1)        0.252   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X84Y68.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/pkt_rcvd
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X84Y68.B3      net (fanout=10)       0.366   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X84Y68.BMUX    Tilo                  0.198   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/pkt_rcvd
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X97Y47.SR      net (fanout=27)       2.058   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X97Y47.CLK     Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<100>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_99
    -------------------------------------------------  ---------------------------
    Total                                      5.875ns (1.184ns logic, 4.691ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAMB36_X5Y19.ADDRBWRADDRU10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/addr_sig_10 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.166ns (Levels of Logic = 0)
  Clock Path Skew:      0.148ns (0.465 - 0.317)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/addr_sig_10 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X91Y96.CQ             Tcko                  0.098   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/addrb<10>
                                                              system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/addr_sig_10
    RAMB36_X5Y19.ADDRBWRADDRU10 net (fanout=20)       0.165   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/addrb<10>
    RAMB36_X5Y19.CLKBWRCLKU     Trckc_ADDRB (-Th)     0.097   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
                                                              system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    --------------------------------------------------------  ---------------------------
    Total                                             0.166ns (0.001ns logic, 0.165ns route)
                                                              (0.6% logic, 99.4% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAMB36_X5Y19.ADDRBWRADDRL10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.020ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/addr_sig_10 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.168ns (Levels of Logic = 0)
  Clock Path Skew:      0.148ns (0.465 - 0.317)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/addr_sig_10 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X91Y96.CQ             Tcko                  0.098   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/addrb<10>
                                                              system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/addr_sig_10
    RAMB36_X5Y19.ADDRBWRADDRL10 net (fanout=20)       0.167   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/addrb<10>
    RAMB36_X5Y19.CLKBWRCLKL     Trckc_ADDRB (-Th)     0.097   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
                                                              system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    --------------------------------------------------------  ---------------------------
    Total                                             0.168ns (0.001ns logic, 0.167ns route)
                                                              (0.6% logic, 99.4% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i (GTXE1_X0Y9.TXCHARDISPVAL0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.032ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/txchardispval_r (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i (HSIO)
  Requirement:          0.000ns
  Data Path Delay:      0.460ns (Levels of Logic = 0)
  Clock Path Skew:      0.428ns (1.151 - 0.723)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/txchardispval_r to system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X100Y91.BQ          Tcko                  0.270   system/amc_p0_en.amc_p0_eth/basex/txchardispval_r
                                                            system/amc_p0_en.amc_p0_eth/basex/txchardispval_r
    GTXE1_X0Y9.TXCHARDISPVAL0 net (fanout=1)        1.055   system/amc_p0_en.amc_p0_eth/basex/txchardispval_r
    GTXE1_X0Y9.TXUSRCLK2      Tgtxckc_CHARDISPV(-Th)     0.865   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i
                                                            system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i
    ------------------------------------------------------  ---------------------------
    Total                                           0.460ns (-0.595ns logic, 1.055ns route)
                                                            (-129.3% logic, 229.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Logical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Location pin: BUFR_X2Y4.I
  Clock network: system/amc_p0_en.amc_p0_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y9.RXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y9.TXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" 
TS_xpoint1_clk1_p PHASE         12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 721 paths analyzed, 111 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      6.700ns (Levels of Logic = 1)
  Clock Path Skew:      0.135ns (1.603 - 1.468)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y124.DMUX    Tshcko                0.422   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X29Y64.D2      net (fanout=23)       4.300   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X29Y64.D       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.592   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      6.700ns (0.808ns logic, 5.892ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      6.276ns (Levels of Logic = 1)
  Clock Path Skew:      0.135ns (1.603 - 1.468)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y124.DQ      Tcko                  0.337   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X29Y64.D1      net (fanout=22)       3.961   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X29Y64.D       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.592   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      6.276ns (0.723ns logic, 5.553ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.837ns (Levels of Logic = 0)
  Clock Path Skew:      0.135ns (1.603 - 1.468)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y124.DMUX    Tshcko                0.422   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.AX      net (fanout=23)       5.381   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.CLK     Tdick                 0.034   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      5.837ns (0.456ns logic, 5.381ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_pwrdown (SLICE_X29Y64.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.370ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (1.480 - 1.468)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y124.DMUX    Tshcko                0.422   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X29Y64.D2      net (fanout=23)       4.300   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X29Y64.D       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X29Y64.CE      net (fanout=2)        0.262   system/cdce_synch/_n0067_inv
    SLICE_X29Y64.CLK     Tceck                 0.318   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      5.370ns (0.808ns logic, 4.562ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.946ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (1.480 - 1.468)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y124.DQ      Tcko                  0.337   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X29Y64.D1      net (fanout=22)       3.961   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X29Y64.D       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X29Y64.CE      net (fanout=2)        0.262   system/cdce_synch/_n0067_inv
    SLICE_X29Y64.CLK     Tceck                 0.318   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      4.946ns (0.723ns logic, 4.223ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_2 (SLICE_X5Y121.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_2 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_2 to system/cdce_synch/cdce_control.timer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y121.CQ      Tcko                  0.098   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/cdce_control.timer_2
    SLICE_X5Y121.C5      net (fanout=3)        0.066   system/cdce_synch/cdce_control.timer_2
    SLICE_X5Y121.CLK     Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT131
                                                       system/cdce_synch/cdce_control.timer_2
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_10 (SLICE_X5Y123.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_10 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_10 to system/cdce_synch/cdce_control.timer_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y123.CQ      Tcko                  0.098   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/cdce_control.timer_10
    SLICE_X5Y123.C5      net (fanout=3)        0.066   system/cdce_synch/cdce_control.timer_10
    SLICE_X5Y123.CLK     Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT21
                                                       system/cdce_synch/cdce_control.timer_10
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_14 (SLICE_X5Y124.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_14 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_14 to system/cdce_synch/cdce_control.timer_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y124.CQ      Tcko                  0.098   system/cdce_synch/cdce_control.timer_15
                                                       system/cdce_synch/cdce_control.timer_14
    SLICE_X5Y124.C5      net (fanout=3)        0.066   system/cdce_synch/cdce_control.timer_14
    SLICE_X5Y124.CLK     Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_15
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT61
                                                       system/cdce_synch/cdce_control.timer_14
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 6.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y2.SOUTHREFCLKRX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKTX0
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKTX0
  Location pin: GTXE1_X0Y2.SOUTHREFCLKTX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y1.SOUTHREFCLKRX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtx0_tx_out_clk = PERIOD TIMEGRP "gtx0_tx_out_clk" 6.25 
ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx0_tx_out_clk = PERIOD TIMEGRP "gtx0_tx_out_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y2.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y2.TXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y1.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 41116 paths analyzed, 18966 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.230ns.
--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_0_inst/gtx_rx_mux_inst/data_171 (SLICE_X63Y58.D5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_0_inst/gtx_rx_mux_inst/data_171 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.638ns (Levels of Logic = 1)
  Clock Path Skew:      -0.557ns (1.410 - 1.967)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i to usr/link_tracking_0_inst/gtx_rx_mux_inst/data_171
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y0.RXDATA11  Tgtxcko_RXDATA        0.541   usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i
    SLICE_X63Y58.D5      net (fanout=15)       5.027   usr/rx_data<11>
    SLICE_X63Y58.CLK     Tas                   0.070   usr/link_tracking_0_inst/gtx_rx_mux_inst/data<171>
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/Mmux_data[171]_rx_data_i[11]_MUX_2624_o11
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/data_171
    -------------------------------------------------  ---------------------------
    Total                                      5.638ns (0.611ns logic, 5.027ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_0_inst/gtx_rx_mux_inst/data_208 (SLICE_X45Y44.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_0_inst/gtx_rx_mux_inst/data_208 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.634ns (Levels of Logic = 1)
  Clock Path Skew:      -0.543ns (1.424 - 1.967)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i to usr/link_tracking_0_inst/gtx_rx_mux_inst/data_208
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y0.RXCHARISK0Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i
    SLICE_X70Y36.D3      net (fanout=4)        2.692   usr/rx_kchar<0>
    SLICE_X70Y36.D       Tilo                  0.068   usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0454_inv
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0454_inv1
    SLICE_X45Y44.CE      net (fanout=65)       2.015   usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0454_inv
    SLICE_X45Y44.CLK     Tceck                 0.318   usr/link_tracking_0_inst/gtx_rx_mux_inst/data<211>
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/data_208
    -------------------------------------------------  ---------------------------
    Total                                      5.634ns (0.927ns logic, 4.707ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_0_inst/gtx_rx_mux_inst/data_208 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.632ns (Levels of Logic = 1)
  Clock Path Skew:      -0.543ns (1.424 - 1.967)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i to usr/link_tracking_0_inst/gtx_rx_mux_inst/data_208
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y0.RXCHARISK1Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i
    SLICE_X70Y36.D5      net (fanout=4)        2.690   usr/rx_kchar<1>
    SLICE_X70Y36.D       Tilo                  0.068   usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0454_inv
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0454_inv1
    SLICE_X45Y44.CE      net (fanout=65)       2.015   usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0454_inv
    SLICE_X45Y44.CLK     Tceck                 0.318   usr/link_tracking_0_inst/gtx_rx_mux_inst/data<211>
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/data_208
    -------------------------------------------------  ---------------------------
    Total                                      5.632ns (0.927ns logic, 4.705ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_0_inst/gtx_rx_mux_inst/state_FSM_FFd1 (FF)
  Destination:          usr/link_tracking_0_inst/gtx_rx_mux_inst/data_208 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.132ns (Levels of Logic = 1)
  Clock Path Skew:      -0.133ns (1.424 - 1.557)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_0_inst/gtx_rx_mux_inst/state_FSM_FFd1 to usr/link_tracking_0_inst/gtx_rx_mux_inst/data_208
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y18.AQ      Tcko                  0.337   usr/link_tracking_0_inst/gtx_rx_mux_inst/state_FSM_FFd2
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/state_FSM_FFd1
    SLICE_X70Y36.D1      net (fanout=8)        2.394   usr/link_tracking_0_inst/gtx_rx_mux_inst/state_FSM_FFd1
    SLICE_X70Y36.D       Tilo                  0.068   usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0454_inv
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0454_inv1
    SLICE_X45Y44.CE      net (fanout=65)       2.015   usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0454_inv
    SLICE_X45Y44.CLK     Tceck                 0.318   usr/link_tracking_0_inst/gtx_rx_mux_inst/data<211>
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/data_208
    -------------------------------------------------  ---------------------------
    Total                                      5.132ns (0.723ns logic, 4.409ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_0_inst/gtx_rx_mux_inst/data_209 (SLICE_X45Y44.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_0_inst/gtx_rx_mux_inst/data_209 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.634ns (Levels of Logic = 1)
  Clock Path Skew:      -0.543ns (1.424 - 1.967)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i to usr/link_tracking_0_inst/gtx_rx_mux_inst/data_209
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y0.RXCHARISK0Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i
    SLICE_X70Y36.D3      net (fanout=4)        2.692   usr/rx_kchar<0>
    SLICE_X70Y36.D       Tilo                  0.068   usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0454_inv
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0454_inv1
    SLICE_X45Y44.CE      net (fanout=65)       2.015   usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0454_inv
    SLICE_X45Y44.CLK     Tceck                 0.318   usr/link_tracking_0_inst/gtx_rx_mux_inst/data<211>
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/data_209
    -------------------------------------------------  ---------------------------
    Total                                      5.634ns (0.927ns logic, 4.707ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_0_inst/gtx_rx_mux_inst/data_209 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.632ns (Levels of Logic = 1)
  Clock Path Skew:      -0.543ns (1.424 - 1.967)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i to usr/link_tracking_0_inst/gtx_rx_mux_inst/data_209
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y0.RXCHARISK1Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i
    SLICE_X70Y36.D5      net (fanout=4)        2.690   usr/rx_kchar<1>
    SLICE_X70Y36.D       Tilo                  0.068   usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0454_inv
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0454_inv1
    SLICE_X45Y44.CE      net (fanout=65)       2.015   usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0454_inv
    SLICE_X45Y44.CLK     Tceck                 0.318   usr/link_tracking_0_inst/gtx_rx_mux_inst/data<211>
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/data_209
    -------------------------------------------------  ---------------------------
    Total                                      5.632ns (0.927ns logic, 4.705ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_0_inst/gtx_rx_mux_inst/state_FSM_FFd1 (FF)
  Destination:          usr/link_tracking_0_inst/gtx_rx_mux_inst/data_209 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.132ns (Levels of Logic = 1)
  Clock Path Skew:      -0.133ns (1.424 - 1.557)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_0_inst/gtx_rx_mux_inst/state_FSM_FFd1 to usr/link_tracking_0_inst/gtx_rx_mux_inst/data_209
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y18.AQ      Tcko                  0.337   usr/link_tracking_0_inst/gtx_rx_mux_inst/state_FSM_FFd2
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/state_FSM_FFd1
    SLICE_X70Y36.D1      net (fanout=8)        2.394   usr/link_tracking_0_inst/gtx_rx_mux_inst/state_FSM_FFd1
    SLICE_X70Y36.D       Tilo                  0.068   usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0454_inv
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0454_inv1
    SLICE_X45Y44.CE      net (fanout=65)       2.015   usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0454_inv
    SLICE_X45Y44.CLK     Tceck                 0.318   usr/link_tracking_0_inst/gtx_rx_mux_inst/data<211>
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/data_209
    -------------------------------------------------  ---------------------------
    Total                                      5.132ns (0.723ns logic, 4.409ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X2Y0.DIPADIP0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_89 (FF)
  Destination:          usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.165ns (Levels of Logic = 0)
  Clock Path Skew:      0.142ns (0.566 - 0.424)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_89 to usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X34Y5.BQ         Tcko                  0.098   usr/link_tracking_1_inst/track_rx_data_o<91>
                                                         usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_89
    RAMB36_X2Y0.DIPADIP0   net (fanout=2)        0.265   usr/link_tracking_1_inst/track_rx_data_o<89>
    RAMB36_X2Y0.CLKARDCLKL Trckd_DIPA  (-Th)     0.198   usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                         usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.165ns (-0.100ns logic, 0.265ns route)
                                                         (-60.6% logic, 160.6% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X2Y0.DIPADIP1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_89 (FF)
  Destination:          usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.165ns (Levels of Logic = 0)
  Clock Path Skew:      0.142ns (0.566 - 0.424)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_89 to usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X34Y5.BQ         Tcko                  0.098   usr/link_tracking_1_inst/track_rx_data_o<91>
                                                         usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_89
    RAMB36_X2Y0.DIPADIP1   net (fanout=2)        0.265   usr/link_tracking_1_inst/track_rx_data_o<89>
    RAMB36_X2Y0.CLKARDCLKL Trckd_DIPA  (-Th)     0.198   usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                         usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.165ns (-0.100ns logic, 0.265ns route)
                                                         (-60.6% logic, 160.6% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_0_inst/gtx_rx_mux_inst/regs_data_o_9 (SLICE_X58Y38.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_0_inst/gtx_rx_mux_inst/data_9 (FF)
  Destination:          usr/link_tracking_0_inst/gtx_rx_mux_inst/regs_data_o_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.128ns (Levels of Logic = 0)
  Clock Path Skew:      0.105ns (0.742 - 0.637)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_0_inst/gtx_rx_mux_inst/data_9 to usr/link_tracking_0_inst/gtx_rx_mux_inst/regs_data_o_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y40.BQ      Tcko                  0.098   usr/link_tracking_0_inst/gtx_rx_mux_inst/data<11>
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/data_9
    SLICE_X58Y38.BX      net (fanout=4)        0.106   usr/link_tracking_0_inst/gtx_rx_mux_inst/data<9>
    SLICE_X58Y38.CLK     Tckdi       (-Th)     0.076   usr/link_tracking_0_inst/regs_rx_data<11>
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/regs_data_o_9
    -------------------------------------------------  ---------------------------
    Total                                      0.128ns (0.022ns logic, 0.106ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y2.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y2.TXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y1.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_user_clk125_2 = PERIOD TIMEGRP "user_clk125_2" 8 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4073 paths analyzed, 542 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Paths for end point usr/countdown_28 (SLICE_X4Y78.CE), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.703ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/countdown_4 (FF)
  Destination:          usr/countdown_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.242ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.094 - 0.114)
  Source Clock:         user_clk125_2_bufg rising at 0.000ns
  Destination Clock:    user_clk125_2_bufg rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/countdown_4 to usr/countdown_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y72.AQ       Tcko                  0.381   usr/countdown<7>
                                                       usr/countdown_4
    SLICE_X5Y74.A1       net (fanout=2)        0.723   usr/countdown<4>
    SLICE_X5Y74.COUT     Topcya                0.409   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_lut<0>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X5Y75.CIN      net (fanout=1)        0.000   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X5Y75.CMUX     Tcinc                 0.257   usr/ttc_decoder_i/double_err
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X5Y71.A6       net (fanout=1)        0.362   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X5Y71.A        Tilo                  0.068   usr/ttc_reset_pwrup
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>_inv1_INV_0
    SLICE_X4Y78.CE       net (fanout=8)        0.758   usr/countdown[31]_GND_508_o_LessThan_3_o
    SLICE_X4Y78.CLK      Tceck                 0.284   usr/countdown<31>
                                                       usr/countdown_28
    -------------------------------------------------  ---------------------------
    Total                                      3.242ns (1.399ns logic, 1.843ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/countdown_1 (FF)
  Destination:          usr/countdown_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.235ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.094 - 0.113)
  Source Clock:         user_clk125_2_bufg rising at 0.000ns
  Destination Clock:    user_clk125_2_bufg rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/countdown_1 to usr/countdown_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y71.BQ       Tcko                  0.381   usr/countdown<3>
                                                       usr/countdown_1
    SLICE_X5Y74.A2       net (fanout=2)        0.716   usr/countdown<1>
    SLICE_X5Y74.COUT     Topcya                0.409   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_lut<0>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X5Y75.CIN      net (fanout=1)        0.000   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X5Y75.CMUX     Tcinc                 0.257   usr/ttc_decoder_i/double_err
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X5Y71.A6       net (fanout=1)        0.362   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X5Y71.A        Tilo                  0.068   usr/ttc_reset_pwrup
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>_inv1_INV_0
    SLICE_X4Y78.CE       net (fanout=8)        0.758   usr/countdown[31]_GND_508_o_LessThan_3_o
    SLICE_X4Y78.CLK      Tceck                 0.284   usr/countdown<31>
                                                       usr/countdown_28
    -------------------------------------------------  ---------------------------
    Total                                      3.235ns (1.399ns logic, 1.836ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.781ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/countdown_13 (FF)
  Destination:          usr/countdown_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.163ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.094 - 0.115)
  Source Clock:         user_clk125_2_bufg rising at 0.000ns
  Destination Clock:    user_clk125_2_bufg rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/countdown_13 to usr/countdown_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y74.BQ       Tcko                  0.381   usr/countdown<15>
                                                       usr/countdown_13
    SLICE_X5Y74.C2       net (fanout=2)        0.715   usr/countdown<13>
    SLICE_X5Y74.COUT     Topcyc                0.338   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_lut<2>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X5Y75.CIN      net (fanout=1)        0.000   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X5Y75.CMUX     Tcinc                 0.257   usr/ttc_decoder_i/double_err
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X5Y71.A6       net (fanout=1)        0.362   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X5Y71.A        Tilo                  0.068   usr/ttc_reset_pwrup
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>_inv1_INV_0
    SLICE_X4Y78.CE       net (fanout=8)        0.758   usr/countdown[31]_GND_508_o_LessThan_3_o
    SLICE_X4Y78.CLK      Tceck                 0.284   usr/countdown<31>
                                                       usr/countdown_28
    -------------------------------------------------  ---------------------------
    Total                                      3.163ns (1.328ns logic, 1.835ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------

Paths for end point usr/countdown_29 (SLICE_X4Y78.CE), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.703ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/countdown_4 (FF)
  Destination:          usr/countdown_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.242ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.094 - 0.114)
  Source Clock:         user_clk125_2_bufg rising at 0.000ns
  Destination Clock:    user_clk125_2_bufg rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/countdown_4 to usr/countdown_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y72.AQ       Tcko                  0.381   usr/countdown<7>
                                                       usr/countdown_4
    SLICE_X5Y74.A1       net (fanout=2)        0.723   usr/countdown<4>
    SLICE_X5Y74.COUT     Topcya                0.409   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_lut<0>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X5Y75.CIN      net (fanout=1)        0.000   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X5Y75.CMUX     Tcinc                 0.257   usr/ttc_decoder_i/double_err
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X5Y71.A6       net (fanout=1)        0.362   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X5Y71.A        Tilo                  0.068   usr/ttc_reset_pwrup
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>_inv1_INV_0
    SLICE_X4Y78.CE       net (fanout=8)        0.758   usr/countdown[31]_GND_508_o_LessThan_3_o
    SLICE_X4Y78.CLK      Tceck                 0.284   usr/countdown<31>
                                                       usr/countdown_29
    -------------------------------------------------  ---------------------------
    Total                                      3.242ns (1.399ns logic, 1.843ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/countdown_1 (FF)
  Destination:          usr/countdown_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.235ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.094 - 0.113)
  Source Clock:         user_clk125_2_bufg rising at 0.000ns
  Destination Clock:    user_clk125_2_bufg rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/countdown_1 to usr/countdown_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y71.BQ       Tcko                  0.381   usr/countdown<3>
                                                       usr/countdown_1
    SLICE_X5Y74.A2       net (fanout=2)        0.716   usr/countdown<1>
    SLICE_X5Y74.COUT     Topcya                0.409   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_lut<0>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X5Y75.CIN      net (fanout=1)        0.000   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X5Y75.CMUX     Tcinc                 0.257   usr/ttc_decoder_i/double_err
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X5Y71.A6       net (fanout=1)        0.362   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X5Y71.A        Tilo                  0.068   usr/ttc_reset_pwrup
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>_inv1_INV_0
    SLICE_X4Y78.CE       net (fanout=8)        0.758   usr/countdown[31]_GND_508_o_LessThan_3_o
    SLICE_X4Y78.CLK      Tceck                 0.284   usr/countdown<31>
                                                       usr/countdown_29
    -------------------------------------------------  ---------------------------
    Total                                      3.235ns (1.399ns logic, 1.836ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.781ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/countdown_13 (FF)
  Destination:          usr/countdown_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.163ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.094 - 0.115)
  Source Clock:         user_clk125_2_bufg rising at 0.000ns
  Destination Clock:    user_clk125_2_bufg rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/countdown_13 to usr/countdown_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y74.BQ       Tcko                  0.381   usr/countdown<15>
                                                       usr/countdown_13
    SLICE_X5Y74.C2       net (fanout=2)        0.715   usr/countdown<13>
    SLICE_X5Y74.COUT     Topcyc                0.338   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_lut<2>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X5Y75.CIN      net (fanout=1)        0.000   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X5Y75.CMUX     Tcinc                 0.257   usr/ttc_decoder_i/double_err
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X5Y71.A6       net (fanout=1)        0.362   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X5Y71.A        Tilo                  0.068   usr/ttc_reset_pwrup
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>_inv1_INV_0
    SLICE_X4Y78.CE       net (fanout=8)        0.758   usr/countdown[31]_GND_508_o_LessThan_3_o
    SLICE_X4Y78.CLK      Tceck                 0.284   usr/countdown<31>
                                                       usr/countdown_29
    -------------------------------------------------  ---------------------------
    Total                                      3.163ns (1.328ns logic, 1.835ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------

Paths for end point usr/countdown_30 (SLICE_X4Y78.CE), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.703ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/countdown_4 (FF)
  Destination:          usr/countdown_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.242ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.094 - 0.114)
  Source Clock:         user_clk125_2_bufg rising at 0.000ns
  Destination Clock:    user_clk125_2_bufg rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/countdown_4 to usr/countdown_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y72.AQ       Tcko                  0.381   usr/countdown<7>
                                                       usr/countdown_4
    SLICE_X5Y74.A1       net (fanout=2)        0.723   usr/countdown<4>
    SLICE_X5Y74.COUT     Topcya                0.409   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_lut<0>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X5Y75.CIN      net (fanout=1)        0.000   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X5Y75.CMUX     Tcinc                 0.257   usr/ttc_decoder_i/double_err
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X5Y71.A6       net (fanout=1)        0.362   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X5Y71.A        Tilo                  0.068   usr/ttc_reset_pwrup
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>_inv1_INV_0
    SLICE_X4Y78.CE       net (fanout=8)        0.758   usr/countdown[31]_GND_508_o_LessThan_3_o
    SLICE_X4Y78.CLK      Tceck                 0.284   usr/countdown<31>
                                                       usr/countdown_30
    -------------------------------------------------  ---------------------------
    Total                                      3.242ns (1.399ns logic, 1.843ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/countdown_1 (FF)
  Destination:          usr/countdown_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.235ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.094 - 0.113)
  Source Clock:         user_clk125_2_bufg rising at 0.000ns
  Destination Clock:    user_clk125_2_bufg rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/countdown_1 to usr/countdown_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y71.BQ       Tcko                  0.381   usr/countdown<3>
                                                       usr/countdown_1
    SLICE_X5Y74.A2       net (fanout=2)        0.716   usr/countdown<1>
    SLICE_X5Y74.COUT     Topcya                0.409   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_lut<0>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X5Y75.CIN      net (fanout=1)        0.000   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X5Y75.CMUX     Tcinc                 0.257   usr/ttc_decoder_i/double_err
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X5Y71.A6       net (fanout=1)        0.362   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X5Y71.A        Tilo                  0.068   usr/ttc_reset_pwrup
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>_inv1_INV_0
    SLICE_X4Y78.CE       net (fanout=8)        0.758   usr/countdown[31]_GND_508_o_LessThan_3_o
    SLICE_X4Y78.CLK      Tceck                 0.284   usr/countdown<31>
                                                       usr/countdown_30
    -------------------------------------------------  ---------------------------
    Total                                      3.235ns (1.399ns logic, 1.836ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.781ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/countdown_13 (FF)
  Destination:          usr/countdown_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.163ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.094 - 0.115)
  Source Clock:         user_clk125_2_bufg rising at 0.000ns
  Destination Clock:    user_clk125_2_bufg rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/countdown_13 to usr/countdown_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y74.BQ       Tcko                  0.381   usr/countdown<15>
                                                       usr/countdown_13
    SLICE_X5Y74.C2       net (fanout=2)        0.715   usr/countdown<13>
    SLICE_X5Y74.COUT     Topcyc                0.338   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_lut<2>
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X5Y75.CIN      net (fanout=1)        0.000   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<3>
    SLICE_X5Y75.CMUX     Tcinc                 0.257   usr/ttc_decoder_i/double_err
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X5Y71.A6       net (fanout=1)        0.362   usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>
    SLICE_X5Y71.A        Tilo                  0.068   usr/ttc_reset_pwrup
                                                       usr/Mcompar_countdown[31]_GND_508_o_LessThan_3_o_cy<6>_inv1_INV_0
    SLICE_X4Y78.CE       net (fanout=8)        0.758   usr/countdown[31]_GND_508_o_LessThan_3_o
    SLICE_X4Y78.CLK      Tceck                 0.284   usr/countdown<31>
                                                       usr/countdown_30
    -------------------------------------------------  ---------------------------
    Total                                      3.163ns (1.328ns logic, 1.835ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_user_clk125_2 = PERIOD TIMEGRP "user_clk125_2" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/d25 (SLICE_X10Y144.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.103ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/clkdiv/cnt_24 (FF)
  Destination:          system/rst/clkdiv/d25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.056 - 0.047)
  Source Clock:         user_clk125_2_bufg rising at 8.000ns
  Destination Clock:    user_clk125_2_bufg rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/clkdiv/cnt_24 to system/rst/clkdiv/d25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y144.AQ     Tcko                  0.098   system/rst/clkdiv/cnt<24>
                                                       system/rst/clkdiv/cnt_24
    SLICE_X10Y144.AX     net (fanout=2)        0.103   system/rst/clkdiv/cnt<24>
    SLICE_X10Y144.CLK    Tckdi       (-Th)     0.089   system/rst/d25
                                                       system/rst/clkdiv/d25
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.009ns logic, 0.103ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (SLICE_X92Y103.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 8.000ns
  Destination Clock:    system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done to system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y103.AQ     Tcko                  0.115   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    SLICE_X92Y103.A5     net (fanout=2)        0.073   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
    SLICE_X92Y103.CLK    Tah         (-Th)     0.076   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done_rstpot1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.039ns logic, 0.073ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_0 (SLICE_X11Y138.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.143ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/clkdiv/cnt_0 (FF)
  Destination:          system/rst/clkdiv/cnt_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.143ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 8.000ns
  Destination Clock:    user_clk125_2_bufg rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/clkdiv/cnt_0 to system/rst/clkdiv/cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y138.AQ     Tcko                  0.098   system/rst/clkdiv/cnt<3>
                                                       system/rst/clkdiv/cnt_0
    SLICE_X11Y138.A5     net (fanout=1)        0.062   system/rst/clkdiv/cnt<0>
    SLICE_X11Y138.CLK    Tah         (-Th)     0.017   system/rst/clkdiv/cnt<3>
                                                       system/rst/clkdiv/Mcount_cnt_lut<0>_INV_0
                                                       system/rst/clkdiv/Mcount_cnt_cy<3>
                                                       system/rst/clkdiv/cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      0.143ns (0.081ns logic, 0.062ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_user_clk125_2 = PERIOD TIMEGRP "user_clk125_2" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: usr/daq/daq_clocks/mmcm_adv_inst/CLKIN1
  Logical resource: usr/daq/daq_clocks/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y1.CLKIN1
  Clock network: usr/daq/daq_clocks/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtx_tx_clk_out = PERIOD TIMEGRP "gtx_tx_clk_out" 4 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx_tx_clk_out = PERIOD TIMEGRP "gtx_tx_clk_out" 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/daq/daq_link/daqlink_gtx_i/gtxe1_i/RXUSRCLK2
  Logical resource: usr/daq/daq_link/daqlink_gtx_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y8.RXUSRCLK2
  Clock network: usr/daq/daq_gtx_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/daq/daq_link/daqlink_gtx_i/gtxe1_i/TXUSRCLK2
  Logical resource: usr/daq/daq_link/daqlink_gtx_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y8.TXUSRCLK2
  Clock network: usr/daq/daq_gtx_clk
--------------------------------------------------------------------------------
Slack: 1.778ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2/CLKARDCLKL
  Logical resource: usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2/CLKARDCLKL
  Location pin: RAMB36_X2Y27.CLKARDCLKL
  Clock network: usr/daq/daq_gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_daq_gtx_clk = PERIOD TIMEGRP "daq_gtx_clk" 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 15042 paths analyzed, 6594 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Paths for end point usr/daq/daq_link/DAQ_Link_V6_i/TXCHARISK_1 (SLICE_X85Y118.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq/daq_link/DAQ_Link_V6_i/TxFIFO_empty (FF)
  Destination:          usr/daq/daq_link/DAQ_Link_V6_i/TXCHARISK_1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.845ns (Levels of Logic = 1)
  Clock Path Skew:      -0.114ns (1.367 - 1.481)
  Source Clock:         usr/daq/daq_gtx_clk rising at 0.000ns
  Destination Clock:    usr/daq/daq_gtx_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/daq/daq_link/DAQ_Link_V6_i/TxFIFO_empty to usr/daq/daq_link/DAQ_Link_V6_i/TXCHARISK_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y145.AQ     Tcko                  0.381   usr/daq/daq_link/DAQ_Link_V6_i/TxFIFO_empty
                                                       usr/daq/daq_link/DAQ_Link_V6_i/TxFIFO_empty
    SLICE_X83Y119.A2     net (fanout=16)       2.538   usr/daq/daq_link/DAQ_Link_V6_i/TxFIFO_empty
    SLICE_X83Y119.A      Tilo                  0.068   usr/daq/daq_link/DAQ_Link_V6_i/R_word_sent
                                                       usr/daq/daq_link/DAQ_Link_V6_i/_n16571
    SLICE_X85Y118.SR     net (fanout=1)        0.345   usr/daq/daq_link/DAQ_Link_V6_i/R_word_sent_rstpot
    SLICE_X85Y118.CLK    Tsrck                 0.513   usr/daq/daq_link/gtx0_txcharisk_i<1>
                                                       usr/daq/daq_link/DAQ_Link_V6_i/TXCHARISK_1
    -------------------------------------------------  ---------------------------
    Total                                      3.845ns (0.962ns logic, 2.883ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq/daq_link/DAQ_Link_V6_i/R_word_cnt_11 (FF)
  Destination:          usr/daq/daq_link/DAQ_Link_V6_i/TXCHARISK_1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.165ns (Levels of Logic = 1)
  Clock Path Skew:      -0.096ns (1.367 - 1.463)
  Source Clock:         usr/daq/daq_gtx_clk rising at 0.000ns
  Destination Clock:    usr/daq/daq_gtx_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/daq/daq_link/DAQ_Link_V6_i/R_word_cnt_11 to usr/daq/daq_link/DAQ_Link_V6_i/TXCHARISK_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y125.DQ     Tcko                  0.337   usr/daq/daq_link/DAQ_Link_V6_i/R_word_cnt<11>
                                                       usr/daq/daq_link/DAQ_Link_V6_i/R_word_cnt_11
    SLICE_X83Y119.A3     net (fanout=17)       0.902   usr/daq/daq_link/DAQ_Link_V6_i/R_word_cnt<11>
    SLICE_X83Y119.A      Tilo                  0.068   usr/daq/daq_link/DAQ_Link_V6_i/R_word_sent
                                                       usr/daq/daq_link/DAQ_Link_V6_i/_n16571
    SLICE_X85Y118.SR     net (fanout=1)        0.345   usr/daq/daq_link/DAQ_Link_V6_i/R_word_sent_rstpot
    SLICE_X85Y118.CLK    Tsrck                 0.513   usr/daq/daq_link/gtx0_txcharisk_i<1>
                                                       usr/daq/daq_link/DAQ_Link_V6_i/TXCHARISK_1
    -------------------------------------------------  ---------------------------
    Total                                      2.165ns (0.918ns logic, 1.247ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq/daq_link/DAQ_Link_V6_i/i_TTS_TRIG_if/SendTTS (FF)
  Destination:          usr/daq/daq_link/DAQ_Link_V6_i/TXCHARISK_1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.926ns (Levels of Logic = 1)
  Clock Path Skew:      -0.068ns (0.854 - 0.922)
  Source Clock:         usr/daq/daq_gtx_clk rising at 0.000ns
  Destination Clock:    usr/daq/daq_gtx_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/daq/daq_link/DAQ_Link_V6_i/i_TTS_TRIG_if/SendTTS to usr/daq/daq_link/DAQ_Link_V6_i/TXCHARISK_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y118.DQ     Tcko                  0.381   usr/daq/daq_link/DAQ_Link_V6_i/sel_TTS_TRIG
                                                       usr/daq/daq_link/DAQ_Link_V6_i/i_TTS_TRIG_if/SendTTS
    SLICE_X83Y119.A4     net (fanout=28)       0.619   usr/daq/daq_link/DAQ_Link_V6_i/sel_TTS_TRIG
    SLICE_X83Y119.A      Tilo                  0.068   usr/daq/daq_link/DAQ_Link_V6_i/R_word_sent
                                                       usr/daq/daq_link/DAQ_Link_V6_i/_n16571
    SLICE_X85Y118.SR     net (fanout=1)        0.345   usr/daq/daq_link/DAQ_Link_V6_i/R_word_sent_rstpot
    SLICE_X85Y118.CLK    Tsrck                 0.513   usr/daq/daq_link/gtx0_txcharisk_i<1>
                                                       usr/daq/daq_link/DAQ_Link_V6_i/TXCHARISK_1
    -------------------------------------------------  ---------------------------
    Total                                      1.926ns (0.962ns logic, 0.964ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------

Paths for end point usr/daq/daq_link/DAQ_Link_V6_i/TXCHARISK_0 (SLICE_X85Y118.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq/daq_link/DAQ_Link_V6_i/TxFIFO_empty (FF)
  Destination:          usr/daq/daq_link/DAQ_Link_V6_i/TXCHARISK_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.840ns (Levels of Logic = 1)
  Clock Path Skew:      -0.114ns (1.367 - 1.481)
  Source Clock:         usr/daq/daq_gtx_clk rising at 0.000ns
  Destination Clock:    usr/daq/daq_gtx_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/daq/daq_link/DAQ_Link_V6_i/TxFIFO_empty to usr/daq/daq_link/DAQ_Link_V6_i/TXCHARISK_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y145.AQ     Tcko                  0.381   usr/daq/daq_link/DAQ_Link_V6_i/TxFIFO_empty
                                                       usr/daq/daq_link/DAQ_Link_V6_i/TxFIFO_empty
    SLICE_X83Y119.A2     net (fanout=16)       2.538   usr/daq/daq_link/DAQ_Link_V6_i/TxFIFO_empty
    SLICE_X83Y119.A      Tilo                  0.068   usr/daq/daq_link/DAQ_Link_V6_i/R_word_sent
                                                       usr/daq/daq_link/DAQ_Link_V6_i/_n16571
    SLICE_X85Y118.SR     net (fanout=1)        0.345   usr/daq/daq_link/DAQ_Link_V6_i/R_word_sent_rstpot
    SLICE_X85Y118.CLK    Tsrck                 0.508   usr/daq/daq_link/gtx0_txcharisk_i<1>
                                                       usr/daq/daq_link/DAQ_Link_V6_i/TXCHARISK_0
    -------------------------------------------------  ---------------------------
    Total                                      3.840ns (0.957ns logic, 2.883ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.709ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq/daq_link/DAQ_Link_V6_i/R_word_cnt_11 (FF)
  Destination:          usr/daq/daq_link/DAQ_Link_V6_i/TXCHARISK_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.160ns (Levels of Logic = 1)
  Clock Path Skew:      -0.096ns (1.367 - 1.463)
  Source Clock:         usr/daq/daq_gtx_clk rising at 0.000ns
  Destination Clock:    usr/daq/daq_gtx_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/daq/daq_link/DAQ_Link_V6_i/R_word_cnt_11 to usr/daq/daq_link/DAQ_Link_V6_i/TXCHARISK_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y125.DQ     Tcko                  0.337   usr/daq/daq_link/DAQ_Link_V6_i/R_word_cnt<11>
                                                       usr/daq/daq_link/DAQ_Link_V6_i/R_word_cnt_11
    SLICE_X83Y119.A3     net (fanout=17)       0.902   usr/daq/daq_link/DAQ_Link_V6_i/R_word_cnt<11>
    SLICE_X83Y119.A      Tilo                  0.068   usr/daq/daq_link/DAQ_Link_V6_i/R_word_sent
                                                       usr/daq/daq_link/DAQ_Link_V6_i/_n16571
    SLICE_X85Y118.SR     net (fanout=1)        0.345   usr/daq/daq_link/DAQ_Link_V6_i/R_word_sent_rstpot
    SLICE_X85Y118.CLK    Tsrck                 0.508   usr/daq/daq_link/gtx0_txcharisk_i<1>
                                                       usr/daq/daq_link/DAQ_Link_V6_i/TXCHARISK_0
    -------------------------------------------------  ---------------------------
    Total                                      2.160ns (0.913ns logic, 1.247ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.976ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq/daq_link/DAQ_Link_V6_i/i_TTS_TRIG_if/SendTTS (FF)
  Destination:          usr/daq/daq_link/DAQ_Link_V6_i/TXCHARISK_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.921ns (Levels of Logic = 1)
  Clock Path Skew:      -0.068ns (0.854 - 0.922)
  Source Clock:         usr/daq/daq_gtx_clk rising at 0.000ns
  Destination Clock:    usr/daq/daq_gtx_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/daq/daq_link/DAQ_Link_V6_i/i_TTS_TRIG_if/SendTTS to usr/daq/daq_link/DAQ_Link_V6_i/TXCHARISK_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y118.DQ     Tcko                  0.381   usr/daq/daq_link/DAQ_Link_V6_i/sel_TTS_TRIG
                                                       usr/daq/daq_link/DAQ_Link_V6_i/i_TTS_TRIG_if/SendTTS
    SLICE_X83Y119.A4     net (fanout=28)       0.619   usr/daq/daq_link/DAQ_Link_V6_i/sel_TTS_TRIG
    SLICE_X83Y119.A      Tilo                  0.068   usr/daq/daq_link/DAQ_Link_V6_i/R_word_sent
                                                       usr/daq/daq_link/DAQ_Link_V6_i/_n16571
    SLICE_X85Y118.SR     net (fanout=1)        0.345   usr/daq/daq_link/DAQ_Link_V6_i/R_word_sent_rstpot
    SLICE_X85Y118.CLK    Tsrck                 0.508   usr/daq/daq_link/gtx0_txcharisk_i<1>
                                                       usr/daq/daq_link/DAQ_Link_V6_i/TXCHARISK_0
    -------------------------------------------------  ---------------------------
    Total                                      1.921ns (0.957ns logic, 0.964ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------

Paths for end point usr/daq/daq_link/DAQ_Link_V6_i/g_DataBufPipe[6].i_DataBuf/sdp_bl.ramb36_dp_bl.ram36_bl (RAMB36_X3Y39.ADDRBWRADDRL9), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq/daq_link/DAQ_Link_V6_i/DataBuf_wa_9 (FF)
  Destination:          usr/daq/daq_link/DAQ_Link_V6_i/g_DataBufPipe[6].i_DataBuf/sdp_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.960ns (Levels of Logic = 0)
  Clock Path Skew:      0.054ns (1.522 - 1.468)
  Source Clock:         usr/daq/daq_gtx_clk rising at 0.000ns
  Destination Clock:    usr/daq/daq_gtx_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/daq/daq_link/DAQ_Link_V6_i/DataBuf_wa_9 to usr/daq/daq_link/DAQ_Link_V6_i/g_DataBufPipe[6].i_DataBuf/sdp_bl.ramb36_dp_bl.ram36_bl
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X33Y180.BQ           Tcko                  0.337   usr/daq/daq_link/DAQ_Link_V6_i/DataBuf_wa<11>
                                                             usr/daq/daq_link/DAQ_Link_V6_i/DataBuf_wa_9
    RAMB36_X3Y39.ADDRBWRADDRL9 net (fanout=40)       3.143   usr/daq/daq_link/DAQ_Link_V6_i/DataBuf_wa<9>
    RAMB36_X3Y39.CLKBWRCLKL    Trcck_ADDRB           0.480   usr/daq/daq_link/DAQ_Link_V6_i/g_DataBufPipe[6].i_DataBuf/sdp_bl.ramb36_dp_bl.ram36_bl
                                                             usr/daq/daq_link/DAQ_Link_V6_i/g_DataBufPipe[6].i_DataBuf/sdp_bl.ramb36_dp_bl.ram36_bl
    -------------------------------------------------------  ---------------------------
    Total                                            3.960ns (0.817ns logic, 3.143ns route)
                                                             (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_daq_gtx_clk = PERIOD TIMEGRP "daq_gtx_clk" 4 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/daq/daq_link/DAQ_Link_V6_i/g_DataBufPipe[12].i_DataBuf/sdp_bl.ramb36_dp_bl.ram36_bl (RAMB36_X2Y33.DIBDI0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/daq/daq_link/DAQ_Link_V6_i/DataBuf_Din_12 (FF)
  Destination:          usr/daq/daq_link/DAQ_Link_V6_i/g_DataBufPipe[12].i_DataBuf/sdp_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.222ns (0.833 - 0.611)
  Source Clock:         usr/daq/daq_gtx_clk rising at 4.000ns
  Destination Clock:    usr/daq/daq_gtx_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/daq/daq_link/DAQ_Link_V6_i/DataBuf_Din_12 to usr/daq/daq_link/DAQ_Link_V6_i/g_DataBufPipe[12].i_DataBuf/sdp_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X29Y156.AQ        Tcko                  0.098   usr/daq/daq_link/DAQ_Link_V6_i/DataBuf_Din<13>
                                                          usr/daq/daq_link/DAQ_Link_V6_i/DataBuf_Din_12
    RAMB36_X2Y33.DIBDI0     net (fanout=3)        0.332   usr/daq/daq_link/DAQ_Link_V6_i/DataBuf_Din<12>
    RAMB36_X2Y33.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/daq/daq_link/DAQ_Link_V6_i/g_DataBufPipe[12].i_DataBuf/sdp_bl.ramb36_dp_bl.ram36_bl
                                                          usr/daq/daq_link/DAQ_Link_V6_i/g_DataBufPipe[12].i_DataBuf/sdp_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.232ns (-0.100ns logic, 0.332ns route)
                                                          (-43.1% logic, 143.1% route)

--------------------------------------------------------------------------------

Paths for end point usr/daq/daq_link/DAQ_Link_V6_i/g_DataBufPipe[12].i_DataBuf/sdp_bl.ramb36_dp_bl.ram36_bl (RAMB36_X2Y33.DIBDI1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/daq/daq_link/DAQ_Link_V6_i/DataBuf_Din_12 (FF)
  Destination:          usr/daq/daq_link/DAQ_Link_V6_i/g_DataBufPipe[12].i_DataBuf/sdp_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.222ns (0.833 - 0.611)
  Source Clock:         usr/daq/daq_gtx_clk rising at 4.000ns
  Destination Clock:    usr/daq/daq_gtx_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/daq/daq_link/DAQ_Link_V6_i/DataBuf_Din_12 to usr/daq/daq_link/DAQ_Link_V6_i/g_DataBufPipe[12].i_DataBuf/sdp_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X29Y156.AQ        Tcko                  0.098   usr/daq/daq_link/DAQ_Link_V6_i/DataBuf_Din<13>
                                                          usr/daq/daq_link/DAQ_Link_V6_i/DataBuf_Din_12
    RAMB36_X2Y33.DIBDI1     net (fanout=3)        0.332   usr/daq/daq_link/DAQ_Link_V6_i/DataBuf_Din<12>
    RAMB36_X2Y33.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/daq/daq_link/DAQ_Link_V6_i/g_DataBufPipe[12].i_DataBuf/sdp_bl.ramb36_dp_bl.ram36_bl
                                                          usr/daq/daq_link/DAQ_Link_V6_i/g_DataBufPipe[12].i_DataBuf/sdp_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.232ns (-0.100ns logic, 0.332ns route)
                                                          (-43.1% logic, 143.1% route)

--------------------------------------------------------------------------------

Paths for end point usr/daq/daq_link/DAQ_Link_V6_i/i_L1Ainfo/sdp_bl.ramb18_dp_bl.ram18_bl (RAMB18_X2Y60.DIBDI2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.022ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/daq/daq_link/DAQ_Link_V6_i/L1Ainfo_Di_2 (FF)
  Destination:          usr/daq/daq_link/DAQ_Link_V6_i/i_L1Ainfo/sdp_bl.ramb18_dp_bl.ram18_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.164ns (Levels of Logic = 0)
  Clock Path Skew:      0.142ns (0.563 - 0.421)
  Source Clock:         usr/daq/daq_gtx_clk rising at 4.000ns
  Destination Clock:    usr/daq/daq_gtx_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/daq/daq_link/DAQ_Link_V6_i/L1Ainfo_Di_2 to usr/daq/daq_link/DAQ_Link_V6_i/i_L1Ainfo/sdp_bl.ramb18_dp_bl.ram18_bl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y150.CQ     Tcko                  0.098   usr/daq/daq_link/DAQ_Link_V6_i/L1Ainfo_Di<3>
                                                       usr/daq/daq_link/DAQ_Link_V6_i/L1Ainfo_Di_2
    RAMB18_X2Y60.DIBDI2  net (fanout=1)        0.264   usr/daq/daq_link/DAQ_Link_V6_i/L1Ainfo_Di<2>
    RAMB18_X2Y60.WRCLK   Trckd_DIB   (-Th)     0.198   usr/daq/daq_link/DAQ_Link_V6_i/i_L1Ainfo/sdp_bl.ramb18_dp_bl.ram18_bl
                                                       usr/daq/daq_link/DAQ_Link_V6_i/i_L1Ainfo/sdp_bl.ramb18_dp_bl.ram18_bl
    -------------------------------------------------  ---------------------------
    Total                                      0.164ns (-0.100ns logic, 0.264ns route)
                                                       (-61.0% logic, 161.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_daq_gtx_clk = PERIOD TIMEGRP "daq_gtx_clk" 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/daq/daq_link/daqlink_gtx_i/gtxe1_i/RXUSRCLK2
  Logical resource: usr/daq/daq_link/daqlink_gtx_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y8.RXUSRCLK2
  Clock network: usr/daq/daq_gtx_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/daq/daq_link/daqlink_gtx_i/gtxe1_i/TXUSRCLK2
  Logical resource: usr/daq/daq_link/daqlink_gtx_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y8.TXUSRCLK2
  Clock network: usr/daq/daq_gtx_clk
--------------------------------------------------------------------------------
Slack: 1.778ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2/CLKARDCLKL
  Logical resource: usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2/CLKARDCLKL
  Location pin: RAMB36_X2Y27.CLKARDCLKL
  Clock network: usr/daq/daq_gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk3_p = PERIOD TIMEGRP "xpoint1_clk3_p" 24.95 ns 
HIGH 50%         INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk3_p = PERIOD TIMEGRP "xpoint1_clk3_p" 24.95 ns HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 2.136ns (period - min period limit)
  Period: 3.564ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: usr/ttc_decoder_i/i_MMCM_TTC_clk/CLKOUT0
  Logical resource: usr/ttc_decoder_i/i_MMCM_TTC_clk/CLKOUT0
  Location pin: MMCM_ADV_X0Y0.CLKOUT0
  Clock network: usr/ttc_decoder_i/TTC_CLK7x_dcm
--------------------------------------------------------------------------------
Slack: 14.950ns (period - (min low pulse limit / (low pulse / period)))
  Period: 24.950ns
  Low pulse: 12.475ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/ttc_decoder_i/i_MMCM_TTC_clk/CLKIN1
  Logical resource: usr/ttc_decoder_i/i_MMCM_TTC_clk/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/ttc_decoder_i/TTC_CLK_in
--------------------------------------------------------------------------------
Slack: 14.950ns (period - (min high pulse limit / (high pulse / period)))
  Period: 24.950ns
  High pulse: 12.475ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/ttc_decoder_i/i_MMCM_TTC_clk/CLKIN1
  Logical resource: usr/ttc_decoder_i/i_MMCM_TTC_clk/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/ttc_decoder_i/TTC_CLK_in
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk3_n = PERIOD TIMEGRP "xpoint1_clk3_n" 
TS_xpoint1_clk3_p PHASE         12.475 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk3_n = PERIOD TIMEGRP "xpoint1_clk3_n" TS_xpoint1_clk3_p PHASE
        12.475 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.136ns (period - min period limit)
  Period: 3.564ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: usr/ttc_decoder_i/i_MMCM_TTC_clk/CLKOUT0
  Logical resource: usr/ttc_decoder_i/i_MMCM_TTC_clk/CLKOUT0
  Location pin: MMCM_ADV_X0Y0.CLKOUT0
  Clock network: usr/ttc_decoder_i/TTC_CLK7x_dcm
--------------------------------------------------------------------------------
Slack: 14.950ns (period - (min low pulse limit / (low pulse / period)))
  Period: 24.950ns
  Low pulse: 12.475ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/ttc_decoder_i/i_MMCM_TTC_clk/CLKIN1
  Logical resource: usr/ttc_decoder_i/i_MMCM_TTC_clk/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/ttc_decoder_i/TTC_CLK_in
--------------------------------------------------------------------------------
Slack: 14.950ns (period - (min high pulse limit / (high pulse / period)))
  Period: 24.950ns
  High pulse: 12.475ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/ttc_decoder_i/i_MMCM_TTC_clk/CLKIN1
  Logical resource: usr/ttc_decoder_i/i_MMCM_TTC_clk/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/ttc_decoder_i/TTC_CLK_in
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_daq_daq_clocks_clkout0 = PERIOD TIMEGRP 
"usr_daq_daq_clocks_clkout0"         TS_clk125_2_p / 0.2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_daq_daq_clocks_clkout0 = PERIOD TIMEGRP "usr_daq_daq_clocks_clkout0"
        TS_clk125_2_p / 0.2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.778ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2/CLKBWRCLKL
  Logical resource: usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2/CLKBWRCLKL
  Location pin: RAMB36_X2Y27.CLKBWRCLKL
  Clock network: ila0_data0<12>
--------------------------------------------------------------------------------
Slack: 37.778ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Logical resource: usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X2Y45.CLKBWRCLK
  Clock network: ila0_data0<12>
--------------------------------------------------------------------------------
Slack: 37.778ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X1Y25.CLKBWRCLKL
  Clock network: ila0_data0<12>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y26.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X4Y104.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X5Y6.CLKBWRCLKL
  Clock network: ila0_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y27.CLKBWRCLKL
  Clock network: ila0_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y13.CLKBWRCLKL
  Clock network: ila0_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.400ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: system/sram_w[1]_addr<10>/SR
  Logical resource: system/sram1_if/sramInterface/ADDR_O_10/SR
  Location pin: OLOGIC_X1Y52.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------
Slack: 29.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: system/sram_w[1]_addr<11>/SR
  Logical resource: system/sram1_if/sramInterface/ADDR_O_11/SR
  Location pin: OLOGIC_X1Y43.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------
Slack: 29.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: system/sram_w[1]_addr<12>/SR
  Logical resource: system/sram1_if/sramInterface/ADDR_O_12/SR
  Location pin: OLOGIC_X1Y53.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_daq_daq_clocks_clkout0_0 = PERIOD TIMEGRP         
"usr_daq_daq_clocks_clkout0_0" TS_clk125_2_n / 0.2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_daq_daq_clocks_clkout0_0 = PERIOD TIMEGRP
        "usr_daq_daq_clocks_clkout0_0" TS_clk125_2_n / 0.2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.778ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2/CLKBWRCLKL
  Logical resource: usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2/CLKBWRCLKL
  Location pin: RAMB36_X2Y27.CLKBWRCLKL
  Clock network: ila0_data0<12>
--------------------------------------------------------------------------------
Slack: 37.778ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Logical resource: usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X2Y45.CLKBWRCLK
  Clock network: ila0_data0<12>
--------------------------------------------------------------------------------
Slack: 37.778ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X1Y25.CLKBWRCLKL
  Clock network: ila0_data0<12>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y26.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X4Y104.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X5Y6.CLKBWRCLKL
  Clock network: ila0_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y27.CLKBWRCLKL
  Clock network: ila0_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y13.CLKBWRCLKL
  Clock network: ila0_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.400ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: system/sram_w[1]_addr<10>/SR
  Logical resource: system/sram1_if/sramInterface/ADDR_O_10/SR
  Location pin: OLOGIC_X1Y52.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------
Slack: 29.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: system/sram_w[1]_addr<11>/SR
  Logical resource: system/sram1_if/sramInterface/ADDR_O_11/SR
  Location pin: OLOGIC_X1Y43.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------
Slack: 29.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: system/sram_w[1]_addr<12>/SR
  Logical resource: system/sram1_if/sramInterface/ADDR_O_12/SR
  Location pin: OLOGIC_X1Y53.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0" 
TS_xpoint1_clk1_p / 6         PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0" TS_xpoint1_clk1_p / 6
        PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y86.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y86.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1/CLK
  Location pin: SLICE_X56Y86.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" 
TS_xpoint1_clk1_n /         6 PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1922 paths analyzed, 334 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.360ns.
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_4 (SLICE_X76Y82.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/xor_ffd (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_4 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.186ns (Levels of Logic = 1)
  Clock Path Skew:      -0.091ns (0.861 - 0.952)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/xor_ffd to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y100.AQ     Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/debug_test_xor_mclk_o
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/xor_ffd
    SLICE_X81Y85.C6      net (fanout=1)        1.835   system/gbt_phase_monitoring/fmc1_cdce_pm/debug_test_xor_mclk_o
    SLICE_X81Y85.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X76Y82.CE      net (fanout=4)        0.662   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X76Y82.CLK     Tceck                 0.284   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_4
    -------------------------------------------------  ---------------------------
    Total                                      3.186ns (0.689ns logic, 2.497ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_9 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_4 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.769ns (Levels of Logic = 2)
  Clock Path Skew:      -0.046ns (0.861 - 0.907)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_9 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y87.BQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_9
    SLICE_X82Y87.D1      net (fanout=2)        0.612   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<9>
    SLICE_X82Y87.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>1
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>2
    SLICE_X81Y85.C4      net (fanout=2)        0.694   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X81Y85.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X76Y82.CE      net (fanout=4)        0.662   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X76Y82.CLK     Tceck                 0.284   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_4
    -------------------------------------------------  ---------------------------
    Total                                      2.769ns (0.801ns logic, 1.968ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_11 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_4 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.768ns (Levels of Logic = 2)
  Clock Path Skew:      -0.046ns (0.861 - 0.907)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_11 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y87.DQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_11
    SLICE_X82Y87.D2      net (fanout=2)        0.611   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<11>
    SLICE_X82Y87.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>1
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>2
    SLICE_X81Y85.C4      net (fanout=2)        0.694   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X81Y85.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X76Y82.CE      net (fanout=4)        0.662   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X76Y82.CLK     Tceck                 0.284   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_4
    -------------------------------------------------  ---------------------------
    Total                                      2.768ns (0.801ns logic, 1.967ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_5 (SLICE_X76Y82.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/xor_ffd (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_5 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.186ns (Levels of Logic = 1)
  Clock Path Skew:      -0.091ns (0.861 - 0.952)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/xor_ffd to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y100.AQ     Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/debug_test_xor_mclk_o
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/xor_ffd
    SLICE_X81Y85.C6      net (fanout=1)        1.835   system/gbt_phase_monitoring/fmc1_cdce_pm/debug_test_xor_mclk_o
    SLICE_X81Y85.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X76Y82.CE      net (fanout=4)        0.662   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X76Y82.CLK     Tceck                 0.284   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_5
    -------------------------------------------------  ---------------------------
    Total                                      3.186ns (0.689ns logic, 2.497ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_9 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_5 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.769ns (Levels of Logic = 2)
  Clock Path Skew:      -0.046ns (0.861 - 0.907)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_9 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y87.BQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_9
    SLICE_X82Y87.D1      net (fanout=2)        0.612   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<9>
    SLICE_X82Y87.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>1
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>2
    SLICE_X81Y85.C4      net (fanout=2)        0.694   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X81Y85.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X76Y82.CE      net (fanout=4)        0.662   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X76Y82.CLK     Tceck                 0.284   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_5
    -------------------------------------------------  ---------------------------
    Total                                      2.769ns (0.801ns logic, 1.968ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_11 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_5 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.768ns (Levels of Logic = 2)
  Clock Path Skew:      -0.046ns (0.861 - 0.907)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_11 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y87.DQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_11
    SLICE_X82Y87.D2      net (fanout=2)        0.611   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<11>
    SLICE_X82Y87.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>1
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>2
    SLICE_X81Y85.C4      net (fanout=2)        0.694   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X81Y85.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X76Y82.CE      net (fanout=4)        0.662   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X76Y82.CLK     Tceck                 0.284   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_5
    -------------------------------------------------  ---------------------------
    Total                                      2.768ns (0.801ns logic, 1.967ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_6 (SLICE_X76Y82.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/xor_ffd (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_6 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.186ns (Levels of Logic = 1)
  Clock Path Skew:      -0.091ns (0.861 - 0.952)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/xor_ffd to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y100.AQ     Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/debug_test_xor_mclk_o
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/xor_ffd
    SLICE_X81Y85.C6      net (fanout=1)        1.835   system/gbt_phase_monitoring/fmc1_cdce_pm/debug_test_xor_mclk_o
    SLICE_X81Y85.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X76Y82.CE      net (fanout=4)        0.662   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X76Y82.CLK     Tceck                 0.284   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_6
    -------------------------------------------------  ---------------------------
    Total                                      3.186ns (0.689ns logic, 2.497ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_9 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_6 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.769ns (Levels of Logic = 2)
  Clock Path Skew:      -0.046ns (0.861 - 0.907)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_9 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y87.BQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_9
    SLICE_X82Y87.D1      net (fanout=2)        0.612   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<9>
    SLICE_X82Y87.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>1
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>2
    SLICE_X81Y85.C4      net (fanout=2)        0.694   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X81Y85.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X76Y82.CE      net (fanout=4)        0.662   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X76Y82.CLK     Tceck                 0.284   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_6
    -------------------------------------------------  ---------------------------
    Total                                      2.769ns (0.801ns logic, 1.968ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_11 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_6 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.768ns (Levels of Logic = 2)
  Clock Path Skew:      -0.046ns (0.861 - 0.907)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_11 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y87.DQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_11
    SLICE_X82Y87.D2      net (fanout=2)        0.611   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<11>
    SLICE_X82Y87.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>1
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>2
    SLICE_X81Y85.C4      net (fanout=2)        0.694   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X81Y85.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X76Y82.CE      net (fanout=4)        0.662   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X76Y82.CLK     Tceck                 0.284   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_6
    -------------------------------------------------  ---------------------------
    Total                                      2.768ns (0.801ns logic, 1.967ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 (SLICE_X56Y82.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.148ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.148ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y82.AQ      Tcko                  0.115   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    SLICE_X56Y82.A5      net (fanout=2)        0.072   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<0>
    SLICE_X56Y82.CLK     Tah         (-Th)     0.039   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mcount_monitoring_stats_lut<0>_INV_0
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mcount_monitoring_stats_cy<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      0.148ns (0.076ns logic, 0.072ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_4 (SLICE_X56Y83.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.148ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_4 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.148ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_4 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y83.AQ      Tcko                  0.115   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_4
    SLICE_X56Y83.A5      net (fanout=2)        0.072   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<4>
    SLICE_X56Y83.CLK     Tah         (-Th)     0.039   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<4>_rt
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mcount_monitoring_stats_cy<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_4
    -------------------------------------------------  ---------------------------
    Total                                      0.148ns (0.076ns logic, 0.072ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (SLICE_X76Y81.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.148ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.148ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y81.AQ      Tcko                  0.115   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    SLICE_X76Y81.A5      net (fanout=2)        0.072   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<0>
    SLICE_X76Y81.CLK     Tah         (-Th)     0.039   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mcount_monitoring_stats_lut<0>_INV_0
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mcount_monitoring_stats_cy<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      0.148ns (0.076ns logic, 0.072ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y86.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y86.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1/CLK
  Location pin: SLICE_X56Y86.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_daq_daq_clocks_clkout0_1 = PERIOD TIMEGRP         
"usr_daq_daq_clocks_clkout0_1" TS_user_clk125_2 / 0.2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7105 paths analyzed, 2913 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  34.290ns.
--------------------------------------------------------------------------------

Paths for end point usr/daq/daq_state_FSM_FFd3 (SLICE_X29Y116.A3), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq_config_read_reg/rbus_o_0 (FF)
  Destination:          usr/daq/daq_state_FSM_FFd3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.459ns (Levels of Logic = 2)
  Clock Path Skew:      -2.842ns (1.755 - 4.597)
  Source Clock:         ila0_clk rising at 32.000ns
  Destination Clock:    ila0_data0<12> rising at 40.000ns
  Clock Uncertainty:    0.557ns

  Clock Uncertainty:          0.557ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.315ns
    Phase Error (PE):           0.395ns

  Maximum Data Path at Slow Process Corner: usr/daq_config_read_reg/rbus_o_0 to usr/daq/daq_state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y83.AQ      Tcko                  0.337   usr/request_read<5><3>
                                                       usr/daq_config_read_reg/rbus_o_0
    SLICE_X36Y101.B3     net (fanout=4)        1.409   usr/request_read<5><0>
    SLICE_X36Y101.B      Tilo                  0.068   usr/daq/daq_reset
                                                       usr/daq/daq_state_FSM_FFd1-In11
    SLICE_X29Y116.A3     net (fanout=6)        1.572   usr/daq/daq_state_FSM_FFd1-In1
    SLICE_X29Y116.CLK    Tas                   0.073   usr/daq/daq_state_FSM_FFd3
                                                       usr/daq/daq_state_FSM_FFd3-In
                                                       usr/daq/daq_state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.459ns (0.478ns logic, 2.981ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.492ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull (FF)
  Destination:          usr/daq/daq_state_FSM_FFd3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.295ns (Levels of Logic = 2)
  Clock Path Skew:      -0.125ns (1.378 - 1.503)
  Source Clock:         ila0_data0<12> rising at 0.000ns
  Destination Clock:    ila0_data0<12> rising at 40.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.161ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull to usr/daq/daq_state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y122.BQ     Tcko                  0.337   ila0_data0<10>
                                                       usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull
    SLICE_X36Y101.B4     net (fanout=7)        1.245   ila0_data0<10>
    SLICE_X36Y101.B      Tilo                  0.068   usr/daq/daq_reset
                                                       usr/daq/daq_state_FSM_FFd1-In11
    SLICE_X29Y116.A3     net (fanout=6)        1.572   usr/daq/daq_state_FSM_FFd1-In1
    SLICE_X29Y116.CLK    Tas                   0.073   usr/daq/daq_state_FSM_FFd3
                                                       usr/daq/daq_state_FSM_FFd3-In
                                                       usr/daq/daq_state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.295ns (0.478ns logic, 2.817ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq/daq_event_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i (FF)
  Destination:          usr/daq/daq_state_FSM_FFd3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.653ns (Levels of Logic = 2)
  Clock Path Skew:      -0.081ns (0.896 - 0.977)
  Source Clock:         ila0_data0<12> rising at 0.000ns
  Destination Clock:    ila0_data0<12> rising at 40.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.161ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/daq/daq_event_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i to usr/daq/daq_state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y101.AQ     Tcko                  0.337   usr/request_read<6><10>
                                                       usr/daq/daq_event_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
    SLICE_X36Y101.B1     net (fanout=5)        0.603   usr/request_read<6><10>
    SLICE_X36Y101.B      Tilo                  0.068   usr/daq/daq_reset
                                                       usr/daq/daq_state_FSM_FFd1-In11
    SLICE_X29Y116.A3     net (fanout=6)        1.572   usr/daq/daq_state_FSM_FFd1-In1
    SLICE_X29Y116.CLK    Tas                   0.073   usr/daq/daq_state_FSM_FFd3
                                                       usr/daq/daq_state_FSM_FFd3-In
                                                       usr/daq/daq_state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      2.653ns (0.478ns logic, 2.175ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------

Paths for end point usr/daq/evtfifo_rd_en (SLICE_X35Y112.AX), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq_config_read_reg/rbus_o_0 (FF)
  Destination:          usr/daq/evtfifo_rd_en (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.412ns (Levels of Logic = 2)
  Clock Path Skew:      -2.825ns (1.772 - 4.597)
  Source Clock:         ila0_clk rising at 32.000ns
  Destination Clock:    ila0_data0<12> rising at 40.000ns
  Clock Uncertainty:    0.557ns

  Clock Uncertainty:          0.557ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.315ns
    Phase Error (PE):           0.395ns

  Maximum Data Path at Slow Process Corner: usr/daq_config_read_reg/rbus_o_0 to usr/daq/evtfifo_rd_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y83.AQ      Tcko                  0.337   usr/request_read<5><3>
                                                       usr/daq_config_read_reg/rbus_o_0
    SLICE_X36Y101.B3     net (fanout=4)        1.409   usr/request_read<5><0>
    SLICE_X36Y101.B      Tilo                  0.068   usr/daq/daq_reset
                                                       usr/daq/daq_state_FSM_FFd1-In11
    SLICE_X35Y111.A4     net (fanout=6)        1.121   usr/daq/daq_state_FSM_FFd1-In1
    SLICE_X35Y111.AMUX   Tilo                  0.186   usr/daq/daq_state_FSM_FFd2
                                                       usr/daq/evtfifo_rd_en_rstpot
    SLICE_X35Y112.AX     net (fanout=1)        0.257   usr/daq/evtfifo_rd_en_rstpot
    SLICE_X35Y112.CLK    Tdick                 0.034   usr/daq/evtfifo_rd_en
                                                       usr/daq/evtfifo_rd_en
    -------------------------------------------------  ---------------------------
    Total                                      3.412ns (0.625ns logic, 2.787ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull (FF)
  Destination:          usr/daq/evtfifo_rd_en (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.248ns (Levels of Logic = 2)
  Clock Path Skew:      -0.108ns (1.395 - 1.503)
  Source Clock:         ila0_data0<12> rising at 0.000ns
  Destination Clock:    ila0_data0<12> rising at 40.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.161ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull to usr/daq/evtfifo_rd_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y122.BQ     Tcko                  0.337   ila0_data0<10>
                                                       usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull
    SLICE_X36Y101.B4     net (fanout=7)        1.245   ila0_data0<10>
    SLICE_X36Y101.B      Tilo                  0.068   usr/daq/daq_reset
                                                       usr/daq/daq_state_FSM_FFd1-In11
    SLICE_X35Y111.A4     net (fanout=6)        1.121   usr/daq/daq_state_FSM_FFd1-In1
    SLICE_X35Y111.AMUX   Tilo                  0.186   usr/daq/daq_state_FSM_FFd2
                                                       usr/daq/evtfifo_rd_en_rstpot
    SLICE_X35Y112.AX     net (fanout=1)        0.257   usr/daq/evtfifo_rd_en_rstpot
    SLICE_X35Y112.CLK    Tdick                 0.034   usr/daq/evtfifo_rd_en
                                                       usr/daq/evtfifo_rd_en
    -------------------------------------------------  ---------------------------
    Total                                      3.248ns (0.625ns logic, 2.623ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq/daq_event_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i (FF)
  Destination:          usr/daq/evtfifo_rd_en (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.606ns (Levels of Logic = 2)
  Clock Path Skew:      -0.064ns (0.913 - 0.977)
  Source Clock:         ila0_data0<12> rising at 0.000ns
  Destination Clock:    ila0_data0<12> rising at 40.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.161ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/daq/daq_event_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i to usr/daq/evtfifo_rd_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y101.AQ     Tcko                  0.337   usr/request_read<6><10>
                                                       usr/daq/daq_event_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
    SLICE_X36Y101.B1     net (fanout=5)        0.603   usr/request_read<6><10>
    SLICE_X36Y101.B      Tilo                  0.068   usr/daq/daq_reset
                                                       usr/daq/daq_state_FSM_FFd1-In11
    SLICE_X35Y111.A4     net (fanout=6)        1.121   usr/daq/daq_state_FSM_FFd1-In1
    SLICE_X35Y111.AMUX   Tilo                  0.186   usr/daq/daq_state_FSM_FFd2
                                                       usr/daq/evtfifo_rd_en_rstpot
    SLICE_X35Y112.AX     net (fanout=1)        0.257   usr/daq/evtfifo_rd_en_rstpot
    SLICE_X35Y112.CLK    Tdick                 0.034   usr/daq/evtfifo_rd_en
                                                       usr/daq/evtfifo_rd_en
    -------------------------------------------------  ---------------------------
    Total                                      2.606ns (0.625ns logic, 1.981ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------

Paths for end point usr/daq/daq_state_FSM_FFd1 (SLICE_X35Y111.A4), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.609ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq_config_read_reg/rbus_o_0 (FF)
  Destination:          usr/daq/daq_state_FSM_FFd1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.008ns (Levels of Logic = 2)
  Clock Path Skew:      -2.826ns (1.771 - 4.597)
  Source Clock:         ila0_clk rising at 32.000ns
  Destination Clock:    ila0_data0<12> rising at 40.000ns
  Clock Uncertainty:    0.557ns

  Clock Uncertainty:          0.557ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.315ns
    Phase Error (PE):           0.395ns

  Maximum Data Path at Slow Process Corner: usr/daq_config_read_reg/rbus_o_0 to usr/daq/daq_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y83.AQ      Tcko                  0.337   usr/request_read<5><3>
                                                       usr/daq_config_read_reg/rbus_o_0
    SLICE_X36Y101.B3     net (fanout=4)        1.409   usr/request_read<5><0>
    SLICE_X36Y101.B      Tilo                  0.068   usr/daq/daq_reset
                                                       usr/daq/daq_state_FSM_FFd1-In11
    SLICE_X35Y111.A4     net (fanout=6)        1.121   usr/daq/daq_state_FSM_FFd1-In1
    SLICE_X35Y111.CLK    Tas                   0.073   usr/daq/daq_state_FSM_FFd2
                                                       usr/daq/daq_state_FSM_FFd1-In1
                                                       usr/daq/daq_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.008ns (0.478ns logic, 2.530ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.959ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull (FF)
  Destination:          usr/daq/daq_state_FSM_FFd1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.844ns (Levels of Logic = 2)
  Clock Path Skew:      -0.109ns (1.394 - 1.503)
  Source Clock:         ila0_data0<12> rising at 0.000ns
  Destination Clock:    ila0_data0<12> rising at 40.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.161ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull to usr/daq/daq_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y122.BQ     Tcko                  0.337   ila0_data0<10>
                                                       usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/almostfull
    SLICE_X36Y101.B4     net (fanout=7)        1.245   ila0_data0<10>
    SLICE_X36Y101.B      Tilo                  0.068   usr/daq/daq_reset
                                                       usr/daq/daq_state_FSM_FFd1-In11
    SLICE_X35Y111.A4     net (fanout=6)        1.121   usr/daq/daq_state_FSM_FFd1-In1
    SLICE_X35Y111.CLK    Tas                   0.073   usr/daq/daq_state_FSM_FFd2
                                                       usr/daq/daq_state_FSM_FFd1-In1
                                                       usr/daq/daq_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      2.844ns (0.478ns logic, 2.366ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq/daq_event_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i (FF)
  Destination:          usr/daq/daq_state_FSM_FFd1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.202ns (Levels of Logic = 2)
  Clock Path Skew:      -0.065ns (0.912 - 0.977)
  Source Clock:         ila0_data0<12> rising at 0.000ns
  Destination Clock:    ila0_data0<12> rising at 40.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.161ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/daq/daq_event_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i to usr/daq/daq_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y101.AQ     Tcko                  0.337   usr/request_read<6><10>
                                                       usr/daq/daq_event_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
    SLICE_X36Y101.B1     net (fanout=5)        0.603   usr/request_read<6><10>
    SLICE_X36Y101.B      Tilo                  0.068   usr/daq/daq_reset
                                                       usr/daq/daq_state_FSM_FFd1-In11
    SLICE_X35Y111.A4     net (fanout=6)        1.121   usr/daq/daq_state_FSM_FFd1-In1
    SLICE_X35Y111.CLK    Tas                   0.073   usr/daq/daq_state_FSM_FFd2
                                                       usr/daq/daq_state_FSM_FFd1-In1
                                                       usr/daq/daq_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      2.202ns (0.478ns logic, 1.724ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_daq_daq_clocks_clkout0_1 = PERIOD TIMEGRP
        "usr_daq_daq_clocks_clkout0_1" TS_user_clk125_2 / 0.2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X1Y25.ADDRBWRADDRL6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3 (FF)
  Destination:          usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.169ns (Levels of Logic = 0)
  Clock Path Skew:      0.151ns (0.548 - 0.397)
  Source Clock:         ila0_data0<12> rising at 40.000ns
  Destination Clock:    ila0_data0<12> rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3 to usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X23Y128.BQ           Tcko                  0.098   usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2<5>
                                                             usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3
    RAMB36_X1Y25.ADDRBWRADDRL6 net (fanout=45)       0.168   usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2<3>
    RAMB36_X1Y25.CLKBWRCLKL    Trckc_ADDRB (-Th)     0.097   usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                             usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.169ns (0.001ns logic, 0.168ns route)
                                                             (0.6% logic, 99.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X1Y25.ADDRBWRADDRL7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4 (FF)
  Destination:          usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.169ns (Levels of Logic = 0)
  Clock Path Skew:      0.151ns (0.548 - 0.397)
  Source Clock:         ila0_data0<12> rising at 40.000ns
  Destination Clock:    ila0_data0<12> rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4 to usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X23Y128.CQ           Tcko                  0.098   usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2<5>
                                                             usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4
    RAMB36_X1Y25.ADDRBWRADDRL7 net (fanout=46)       0.168   usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2<4>
    RAMB36_X1Y25.CLKBWRCLKL    Trckc_ADDRB (-Th)     0.097   usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                             usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.169ns (0.001ns logic, 0.168ns route)
                                                             (0.6% logic, 99.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X1Y25.ADDRBWRADDRU7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4 (FF)
  Destination:          usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.169ns (Levels of Logic = 0)
  Clock Path Skew:      0.151ns (0.548 - 0.397)
  Source Clock:         ila0_data0<12> rising at 40.000ns
  Destination Clock:    ila0_data0<12> rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4 to usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X23Y128.CQ           Tcko                  0.098   usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2<5>
                                                             usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4
    RAMB36_X1Y25.ADDRBWRADDRU7 net (fanout=46)       0.168   usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2<4>
    RAMB36_X1Y25.CLKBWRCLKU    Trckc_ADDRB (-Th)     0.097   usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                             usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.169ns (0.001ns logic, 0.168ns route)
                                                             (0.6% logic, 99.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_daq_daq_clocks_clkout0_1 = PERIOD TIMEGRP
        "usr_daq_daq_clocks_clkout0_1" TS_user_clk125_2 / 0.2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.778ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2/CLKBWRCLKL
  Logical resource: usr/daq/daq_link/DAQ_Link_V6_i/i_DataFIFO/i_BRAM_SDP_MACRO/sdp_bl.ramb36_sdp_bl_2.ram36sd_bl_2/CLKBWRCLKL
  Location pin: RAMB36_X2Y27.CLKBWRCLKL
  Clock network: ila0_data0<12>
--------------------------------------------------------------------------------
Slack: 37.778ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Logical resource: usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X2Y45.CLKBWRCLK
  Clock network: ila0_data0<12>
--------------------------------------------------------------------------------
Slack: 37.778ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X1Y25.CLKBWRCLKL
  Clock network: ila0_data0<12>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c_1 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c_1" TS_user_clk125_2 / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 140563 paths analyzed, 1739 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.942ns.
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O (SLICE_X64Y160.SR), 508 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O (FF)
  Requirement:          32.000ns
  Data Path Delay:      17.471ns (Levels of Logic = 7)
  Clock Path Skew:      -1.266ns (1.557 - 2.823)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y89.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X62Y27.B4      net (fanout=69)       4.257   system/ipb_arb/src<0>
    SLICE_X62Y27.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000074<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X50Y73.A3      net (fanout=852)      3.790   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X50Y73.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X51Y73.B5      net (fanout=1)        0.308   system/ipb_fabric/N01
    SLICE_X51Y73.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y78.B1      net (fanout=39)       1.164   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y78.BMUX    Tilo                  0.197   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X54Y78.C6      net (fanout=1)        0.470   system/ipb_fabric/N36
    SLICE_X54Y78.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X54Y78.D3      net (fanout=33)       0.362   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X54Y78.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X64Y160.A1     net (fanout=4)        5.331   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X64Y160.A      Tilo                  0.068   system/ipb_from_slaves[2]_ipb_ack
                                                       system/sram2_if/sramInterfaceIoControl/_n00741
    SLICE_X64Y160.SR     net (fanout=1)        0.348   system/sram2_if/sramInterfaceIoControl/_n0074
    SLICE_X64Y160.CLK    Tsrck                 0.455   system/ipb_from_slaves[2]_ipb_ack
                                                       system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    -------------------------------------------------  ---------------------------
    Total                                     17.471ns (1.441ns logic, 16.030ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O (FF)
  Requirement:          32.000ns
  Data Path Delay:      17.137ns (Levels of Logic = 6)
  Clock Path Skew:      -1.266ns (1.557 - 2.823)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y89.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X77Y27.B1      net (fanout=69)       4.518   system/ipb_arb/src<0>
    SLICE_X77Y27.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr281
    SLICE_X51Y73.B3      net (fanout=208)      3.571   user_ipb_mosi[0]_ipb_addr<5>
    SLICE_X51Y73.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y78.B1      net (fanout=39)       1.164   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y78.BMUX    Tilo                  0.197   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X54Y78.C6      net (fanout=1)        0.470   system/ipb_fabric/N36
    SLICE_X54Y78.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X54Y78.D3      net (fanout=33)       0.362   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X54Y78.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X64Y160.A1     net (fanout=4)        5.331   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X64Y160.A      Tilo                  0.068   system/ipb_from_slaves[2]_ipb_ack
                                                       system/sram2_if/sramInterfaceIoControl/_n00741
    SLICE_X64Y160.SR     net (fanout=1)        0.348   system/sram2_if/sramInterfaceIoControl/_n0074
    SLICE_X64Y160.CLK    Tsrck                 0.455   system/ipb_from_slaves[2]_ipb_ack
                                                       system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    -------------------------------------------------  ---------------------------
    Total                                     17.137ns (1.373ns logic, 15.764ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.961ns (Levels of Logic = 6)
  Clock Path Skew:      -1.266ns (1.557 - 2.823)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y89.DQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X77Y27.B2      net (fanout=68)       4.342   system/ipb_arb/src<1>
    SLICE_X77Y27.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr281
    SLICE_X51Y73.B3      net (fanout=208)      3.571   user_ipb_mosi[0]_ipb_addr<5>
    SLICE_X51Y73.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y78.B1      net (fanout=39)       1.164   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y78.BMUX    Tilo                  0.197   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X54Y78.C6      net (fanout=1)        0.470   system/ipb_fabric/N36
    SLICE_X54Y78.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X54Y78.D3      net (fanout=33)       0.362   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X54Y78.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X64Y160.A1     net (fanout=4)        5.331   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X64Y160.A      Tilo                  0.068   system/ipb_from_slaves[2]_ipb_ack
                                                       system/sram2_if/sramInterfaceIoControl/_n00741
    SLICE_X64Y160.SR     net (fanout=1)        0.348   system/sram2_if/sramInterfaceIoControl/_n0074
    SLICE_X64Y160.CLK    Tsrck                 0.455   system/ipb_from_slaves[2]_ipb_ack
                                                       system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    -------------------------------------------------  ---------------------------
    Total                                     16.961ns (1.373ns logic, 15.588ns route)
                                                       (8.1% logic, 91.9% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3 (SLICE_X64Y161.BX), 511 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3 (FF)
  Requirement:          32.000ns
  Data Path Delay:      17.054ns (Levels of Logic = 7)
  Clock Path Skew:      -1.266ns (1.557 - 2.823)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y89.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X62Y27.B4      net (fanout=69)       4.257   system/ipb_arb/src<0>
    SLICE_X62Y27.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000074<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X50Y73.A3      net (fanout=852)      3.790   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X50Y73.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X51Y73.B5      net (fanout=1)        0.308   system/ipb_fabric/N01
    SLICE_X51Y73.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y78.B1      net (fanout=39)       1.164   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y78.BMUX    Tilo                  0.197   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X54Y78.C6      net (fanout=1)        0.470   system/ipb_fabric/N36
    SLICE_X54Y78.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X54Y78.D3      net (fanout=33)       0.362   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X54Y78.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X64Y160.D2     net (fanout=4)        5.328   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X64Y160.DMUX   Tilo                  0.196   system/ipb_from_slaves[2]_ipb_ack
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3-In1
    SLICE_X64Y161.BX     net (fanout=1)        0.246   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3-In
    SLICE_X64Y161.CLK    Tdick                 0.015   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     17.054ns (1.129ns logic, 15.925ns route)
                                                       (6.6% logic, 93.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.720ns (Levels of Logic = 6)
  Clock Path Skew:      -1.266ns (1.557 - 2.823)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y89.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X77Y27.B1      net (fanout=69)       4.518   system/ipb_arb/src<0>
    SLICE_X77Y27.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr281
    SLICE_X51Y73.B3      net (fanout=208)      3.571   user_ipb_mosi[0]_ipb_addr<5>
    SLICE_X51Y73.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y78.B1      net (fanout=39)       1.164   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y78.BMUX    Tilo                  0.197   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X54Y78.C6      net (fanout=1)        0.470   system/ipb_fabric/N36
    SLICE_X54Y78.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X54Y78.D3      net (fanout=33)       0.362   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X54Y78.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X64Y160.D2     net (fanout=4)        5.328   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X64Y160.DMUX   Tilo                  0.196   system/ipb_from_slaves[2]_ipb_ack
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3-In1
    SLICE_X64Y161.BX     net (fanout=1)        0.246   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3-In
    SLICE_X64Y161.CLK    Tdick                 0.015   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     16.720ns (1.061ns logic, 15.659ns route)
                                                       (6.3% logic, 93.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.985ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.544ns (Levels of Logic = 6)
  Clock Path Skew:      -1.266ns (1.557 - 2.823)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y89.DQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X77Y27.B2      net (fanout=68)       4.342   system/ipb_arb/src<1>
    SLICE_X77Y27.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr281
    SLICE_X51Y73.B3      net (fanout=208)      3.571   user_ipb_mosi[0]_ipb_addr<5>
    SLICE_X51Y73.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y78.B1      net (fanout=39)       1.164   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y78.BMUX    Tilo                  0.197   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X54Y78.C6      net (fanout=1)        0.470   system/ipb_fabric/N36
    SLICE_X54Y78.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X54Y78.D3      net (fanout=33)       0.362   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X54Y78.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X64Y160.D2     net (fanout=4)        5.328   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X64Y160.DMUX   Tilo                  0.196   system/ipb_from_slaves[2]_ipb_ack
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3-In1
    SLICE_X64Y161.BX     net (fanout=1)        0.246   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3-In
    SLICE_X64Y161.CLK    Tdick                 0.015   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     16.544ns (1.061ns logic, 15.483ns route)
                                                       (6.4% logic, 93.6% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1 (SLICE_X64Y161.A5), 496 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.446ns (Levels of Logic = 7)
  Clock Path Skew:      -1.266ns (1.557 - 2.823)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y89.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X62Y27.B4      net (fanout=69)       4.257   system/ipb_arb/src<0>
    SLICE_X62Y27.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000074<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X50Y73.A3      net (fanout=852)      3.790   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X50Y73.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X51Y73.B5      net (fanout=1)        0.308   system/ipb_fabric/N01
    SLICE_X51Y73.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y78.B1      net (fanout=39)       1.164   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y78.BMUX    Tilo                  0.197   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X54Y78.C6      net (fanout=1)        0.470   system/ipb_fabric/N36
    SLICE_X54Y78.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X54Y78.D3      net (fanout=33)       0.362   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X54Y78.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X64Y161.A5     net (fanout=4)        5.147   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X64Y161.CLK    Tas                   0.030   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1-In1
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     16.446ns (0.948ns logic, 15.498ns route)
                                                       (5.8% logic, 94.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.112ns (Levels of Logic = 6)
  Clock Path Skew:      -1.266ns (1.557 - 2.823)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y89.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X77Y27.B1      net (fanout=69)       4.518   system/ipb_arb/src<0>
    SLICE_X77Y27.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr281
    SLICE_X51Y73.B3      net (fanout=208)      3.571   user_ipb_mosi[0]_ipb_addr<5>
    SLICE_X51Y73.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y78.B1      net (fanout=39)       1.164   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y78.BMUX    Tilo                  0.197   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X54Y78.C6      net (fanout=1)        0.470   system/ipb_fabric/N36
    SLICE_X54Y78.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X54Y78.D3      net (fanout=33)       0.362   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X54Y78.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X64Y161.A5     net (fanout=4)        5.147   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X64Y161.CLK    Tas                   0.030   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1-In1
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     16.112ns (0.880ns logic, 15.232ns route)
                                                       (5.5% logic, 94.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.936ns (Levels of Logic = 6)
  Clock Path Skew:      -1.266ns (1.557 - 2.823)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y89.DQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X77Y27.B2      net (fanout=68)       4.342   system/ipb_arb/src<1>
    SLICE_X77Y27.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr281
    SLICE_X51Y73.B3      net (fanout=208)      3.571   user_ipb_mosi[0]_ipb_addr<5>
    SLICE_X51Y73.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y78.B1      net (fanout=39)       1.164   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y78.BMUX    Tilo                  0.197   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X54Y78.C6      net (fanout=1)        0.470   system/ipb_fabric/N36
    SLICE_X54Y78.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X54Y78.D3      net (fanout=33)       0.362   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X54Y78.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X64Y161.A5     net (fanout=4)        5.147   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X64Y161.CLK    Tas                   0.030   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1-In1
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     15.936ns (0.880ns logic, 15.056ns route)
                                                       (5.5% logic, 94.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_c_1 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_1" TS_user_clk125_2 / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_25 (SLICE_X33Y80.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.029ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_20 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.316ns (Levels of Logic = 1)
  Clock Path Skew:      0.082ns (1.267 - 1.185)
  Source Clock:         ila0_clk rising at 32.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_20 to system/sram2_if/sramInterface/DATA_O_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y81.AQ      Tcko                  0.098   system/regs_from_ipbus<8><20>
                                                       system/ipb_sys_regs/regs_8_20
    SLICE_X33Y80.C5      net (fanout=58)       0.116   system/regs_from_ipbus<8><20>
    SLICE_X33Y80.C       Tilo                  0.034   system/sram2_if/bistData_from_sramInterfaceIoControl<24>
                                                       system/buffers/Mmux_SRAM2_O_data181
    SLICE_X33Y80.AX      net (fanout=1)        0.144   system/sram_r[2]_data<25>
    SLICE_X33Y80.CLK     Tckdi       (-Th)     0.076   system/sram2_if/bistData_from_sramInterfaceIoControl<24>
                                                       system/sram2_if/sramInterface/DATA_O_25
    -------------------------------------------------  ---------------------------
    Total                                      0.316ns (0.056ns logic, 0.260ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/data_i_rr_2 (SLICE_X22Y89.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.081ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/sramInterface/data_i_r_2 (FF)
  Destination:          system/sram2_if/sramInterface/data_i_rr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.116ns (Levels of Logic = 1)
  Clock Path Skew:      0.035ns (0.430 - 0.395)
  Source Clock:         system/sram_w[2]_clk rising at 32.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/sramInterface/data_i_r_2 to system/sram2_if/sramInterface/data_i_rr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y89.CQ      Tcko                  0.098   system/sram2_if/sramInterface/data_i_r<3>
                                                       system/sram2_if/sramInterface/data_i_r_2
    SLICE_X22Y89.D5      net (fanout=1)        0.118   system/sram2_if/sramInterface/data_i_r<2>
    SLICE_X22Y89.CLK     Tah         (-Th)     0.100   system/sram2_if/sramInterface/data_i_rr<30>
                                                       system/sram2_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT1321
                                                       system/sram2_if/sramInterface/data_i_rr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.116ns (-0.002ns logic, 0.118ns route)
                                                       (-1.7% logic, 101.7% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_24 (SLICE_X33Y80.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.083ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_20 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.370ns (Levels of Logic = 1)
  Clock Path Skew:      0.082ns (1.267 - 1.185)
  Source Clock:         ila0_clk rising at 32.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_20 to system/sram2_if/sramInterface/DATA_O_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y81.AQ      Tcko                  0.098   system/regs_from_ipbus<8><20>
                                                       system/ipb_sys_regs/regs_8_20
    SLICE_X33Y80.C5      net (fanout=58)       0.116   system/regs_from_ipbus<8><20>
    SLICE_X33Y80.CMUX    Tilo                  0.077   system/sram2_if/bistData_from_sramInterfaceIoControl<24>
                                                       system/buffers/Mmux_SRAM2_O_data171
    SLICE_X33Y80.BX      net (fanout=1)        0.155   system/sram_r[2]_data<24>
    SLICE_X33Y80.CLK     Tckdi       (-Th)     0.076   system/sram2_if/bistData_from_sramInterfaceIoControl<24>
                                                       system/sram2_if/sramInterface/DATA_O_24
    -------------------------------------------------  ---------------------------
    Total                                      0.370ns (0.099ns logic, 0.271ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c_1 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_1" TS_user_clk125_2 / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y26.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X4Y104.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a_1 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a_1" TS_user_clk125_2 / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 31986260 paths analyzed, 22862 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  30.452ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 (RAMB36_X4Y25.DIADI3), 15363 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq/input_fifo_underflow (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      9.483ns (Levels of Logic = 8)
  Clock Path Skew:      2.427ns (4.443 - 2.016)
  Source Clock:         ila0_data0<12> rising at 120.000ns
  Destination Clock:    ila0_clk rising at 128.000ns
  Clock Uncertainty:    0.557ns

  Clock Uncertainty:          0.557ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.315ns
    Phase Error (PE):           0.395ns

  Maximum Data Path at Slow Process Corner: usr/daq/input_fifo_underflow to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X51Y63.BQ         Tcko                  0.337   usr/request_read<6><4>
                                                          usr/daq/input_fifo_underflow
    SLICE_X51Y63.B4         net (fanout=4)        0.279   usr/request_read<6><4>
    SLICE_X51Y63.B          Tilo                  0.068   usr/request_read<6><4>
                                                          usr/daq/daq_critical_error1
    SLICE_X56Y63.C6         net (fanout=8)        0.560   usr/request_read<6><26>
    SLICE_X56Y63.BMUX       Topcb                 0.417   usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f898
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_12367
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_11_f7_242
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f8_97
    SLICE_X57Y63.B3         net (fanout=1)        0.453   usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f898
    SLICE_X57Y63.BMUX       Topbb                 0.389   user_ipb_miso[9]_ipb_rdata<31>
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_5481
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_3_f7_23
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_2_f8_23
    SLICE_X60Y63.D4         net (fanout=1)        0.544   user_ipb_miso[9]_ipb_rdata<31>
    SLICE_X60Y63.CMUX       Topdc                 0.355   system/ipb_usr_fabric/mux_rdata<0><31>4
                                                          system/ipb_usr_fabric/mux_rdata<0><31>4_F
                                                          system/ipb_usr_fabric/mux_rdata<0><31>4
    SLICE_X59Y77.D2         net (fanout=1)        1.168   system/ipb_usr_fabric/mux_rdata<0><31>4
    SLICE_X59Y77.D          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<31>
                                                          system/ipb_usr_fabric/mux_rdata<0><31>5
    SLICE_X59Y77.C2         net (fanout=1)        0.463   system/ipb_from_slaves[5]_ipb_rdata<31>
    SLICE_X59Y77.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<31>
                                                          system/ipb_fabric/mux_rdata<0><31>
    SLICE_X66Y102.D3        net (fanout=3)        1.765   system/ipb_from_fabric_ipb_rdata<31>
    SLICE_X66Y102.D         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/rxf<7>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux101141
    SLICE_X66Y102.C6        net (fanout=1)        0.121   system/phy_en.phy_ipb_ctrl/trans/tx_data<31>
    SLICE_X66Y102.C         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/rxf<7>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata1101
    RAMB36_X4Y25.DIADI3     net (fanout=1)        1.585   system/phy_en.phy_ipb_ctrl/trans_out_wdata<31>
    RAMB36_X4Y25.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    ----------------------------------------------------  ---------------------------
    Total                                         9.483ns (2.545ns logic, 6.938ns route)
                                                          (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq/sent_event_cnt_11 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      9.271ns (Levels of Logic = 7)
  Clock Path Skew:      2.425ns (4.443 - 2.018)
  Source Clock:         ila0_data0<12> rising at 120.000ns
  Destination Clock:    ila0_clk rising at 128.000ns
  Clock Uncertainty:    0.557ns

  Clock Uncertainty:          0.557ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.315ns
    Phase Error (PE):           0.395ns

  Maximum Data Path at Slow Process Corner: usr/daq/sent_event_cnt_11 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X57Y53.DQ         Tcko                  0.337   usr/request_read<4><31>
                                                          usr/daq/sent_event_cnt_11
    SLICE_X51Y63.C6         net (fanout=4)        0.813   usr/request_read<4><31>
    SLICE_X51Y63.BMUX       Topcb                 0.412   usr/request_read<6><4>
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_12367
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_11_f7_242
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f8_97
    SLICE_X61Y63.B6         net (fanout=1)        0.485   usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f898
    SLICE_X61Y63.BMUX       Topbb                 0.389   user_ipb_miso[11]_ipb_rdata<31>
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_5481
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_3_f7_23
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_2_f8_23
    SLICE_X60Y63.C4         net (fanout=1)        0.396   user_ipb_miso[11]_ipb_rdata<31>
    SLICE_X60Y63.CMUX       Tilo                  0.358   system/ipb_usr_fabric/mux_rdata<0><31>4
                                                          system/ipb_usr_fabric/mux_rdata<0><31>4_G
                                                          system/ipb_usr_fabric/mux_rdata<0><31>4
    SLICE_X59Y77.D2         net (fanout=1)        1.168   system/ipb_usr_fabric/mux_rdata<0><31>4
    SLICE_X59Y77.D          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<31>
                                                          system/ipb_usr_fabric/mux_rdata<0><31>5
    SLICE_X59Y77.C2         net (fanout=1)        0.463   system/ipb_from_slaves[5]_ipb_rdata<31>
    SLICE_X59Y77.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<31>
                                                          system/ipb_fabric/mux_rdata<0><31>
    SLICE_X66Y102.D3        net (fanout=3)        1.765   system/ipb_from_fabric_ipb_rdata<31>
    SLICE_X66Y102.D         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/rxf<7>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux101141
    SLICE_X66Y102.C6        net (fanout=1)        0.121   system/phy_en.phy_ipb_ctrl/trans/tx_data<31>
    SLICE_X66Y102.C         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/rxf<7>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata1101
    RAMB36_X4Y25.DIADI3     net (fanout=1)        1.585   system/phy_en.phy_ipb_ctrl/trans_out_wdata<31>
    RAMB36_X4Y25.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    ----------------------------------------------------  ---------------------------
    Total                                         9.271ns (2.475ns logic, 6.796ns route)
                                                          (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq/sent_event_cnt_11 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      9.235ns (Levels of Logic = 7)
  Clock Path Skew:      2.425ns (4.443 - 2.018)
  Source Clock:         ila0_data0<12> rising at 120.000ns
  Destination Clock:    ila0_clk rising at 128.000ns
  Clock Uncertainty:    0.557ns

  Clock Uncertainty:          0.557ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.315ns
    Phase Error (PE):           0.395ns

  Maximum Data Path at Slow Process Corner: usr/daq/sent_event_cnt_11 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X57Y53.DQ         Tcko                  0.337   usr/request_read<4><31>
                                                          usr/daq/sent_event_cnt_11
    SLICE_X56Y63.C5         net (fanout=4)        0.659   usr/request_read<4><31>
    SLICE_X56Y63.BMUX       Topcb                 0.417   usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f898
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_12367
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_11_f7_242
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f8_97
    SLICE_X57Y63.B3         net (fanout=1)        0.453   usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f898
    SLICE_X57Y63.BMUX       Topbb                 0.389   user_ipb_miso[9]_ipb_rdata<31>
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_5481
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_3_f7_23
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_2_f8_23
    SLICE_X60Y63.D4         net (fanout=1)        0.544   user_ipb_miso[9]_ipb_rdata<31>
    SLICE_X60Y63.CMUX       Topdc                 0.355   system/ipb_usr_fabric/mux_rdata<0><31>4
                                                          system/ipb_usr_fabric/mux_rdata<0><31>4_F
                                                          system/ipb_usr_fabric/mux_rdata<0><31>4
    SLICE_X59Y77.D2         net (fanout=1)        1.168   system/ipb_usr_fabric/mux_rdata<0><31>4
    SLICE_X59Y77.D          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<31>
                                                          system/ipb_usr_fabric/mux_rdata<0><31>5
    SLICE_X59Y77.C2         net (fanout=1)        0.463   system/ipb_from_slaves[5]_ipb_rdata<31>
    SLICE_X59Y77.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<31>
                                                          system/ipb_fabric/mux_rdata<0><31>
    SLICE_X66Y102.D3        net (fanout=3)        1.765   system/ipb_from_fabric_ipb_rdata<31>
    SLICE_X66Y102.D         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/rxf<7>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux101141
    SLICE_X66Y102.C6        net (fanout=1)        0.121   system/phy_en.phy_ipb_ctrl/trans/tx_data<31>
    SLICE_X66Y102.C         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/rxf<7>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata1101
    RAMB36_X4Y25.DIADI3     net (fanout=1)        1.585   system/phy_en.phy_ipb_ctrl/trans_out_wdata<31>
    RAMB36_X4Y25.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    ----------------------------------------------------  ---------------------------
    Total                                         9.235ns (2.477ns logic, 6.758ns route)
                                                          (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAMB36_X4Y26.DIADI3), 23117 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      9.348ns (Levels of Logic = 7)
  Clock Path Skew:      2.542ns (4.439 - 1.897)
  Source Clock:         ila0_data0<12> rising at 120.000ns
  Destination Clock:    ila0_clk rising at 128.000ns
  Clock Uncertainty:    0.557ns

  Clock Uncertainty:          0.557ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.315ns
    Phase Error (PE):           0.395ns

  Maximum Data Path at Slow Process Corner: usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X37Y110.CQ        Tcko                  0.337   usr/request_read<6><11>
                                                          usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
    SLICE_X40Y79.C6         net (fanout=3)        1.586   usr/request_read<6><11>
    SLICE_X40Y79.BMUX       Topcb                 0.417   usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f810
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_1237
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_11_f7_22
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f8_9
    SLICE_X41Y78.B6         net (fanout=1)        0.231   usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f810
    SLICE_X41Y78.BMUX       Topbb                 0.389   user_ipb_miso[9]_ipb_rdata<11>
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_541
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_3_f7_1
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_2_f8_1
    SLICE_X54Y75.B6         net (fanout=1)        0.694   user_ipb_miso[9]_ipb_rdata<11>
    SLICE_X54Y75.B          Tilo                  0.068   system/ipb_usr_fabric/N16
                                                          system/ipb_usr_fabric/mux_rdata<0><11>6_SW0
    SLICE_X55Y74.D6         net (fanout=1)        0.233   system/ipb_usr_fabric/N16
    SLICE_X55Y74.D          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<13>
                                                          system/ipb_usr_fabric/mux_rdata<0><11>6
    SLICE_X55Y74.C5         net (fanout=1)        0.306   system/ipb_usr_fabric/mux_rdata<0><11>6
    SLICE_X55Y74.C          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<13>
                                                          system/ipb_fabric/mux_rdata<0><11>3
    SLICE_X71Y99.D6         net (fanout=3)        2.163   system/ipb_from_fabric_ipb_rdata<11>
    SLICE_X71Y99.D          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<11>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux1011
    SLICE_X71Y99.C6         net (fanout=1)        0.110   system/phy_en.phy_ipb_ctrl/trans/tx_data<11>
    SLICE_X71Y99.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<11>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata2111
    RAMB36_X4Y26.DIADI3     net (fanout=1)        1.835   system/phy_en.phy_ipb_ctrl/trans_out_wdata<11>
    RAMB36_X4Y26.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    ----------------------------------------------------  ---------------------------
    Total                                         9.348ns (2.190ns logic, 7.158ns route)
                                                          (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      9.258ns (Levels of Logic = 6)
  Clock Path Skew:      2.542ns (4.439 - 1.897)
  Source Clock:         ila0_data0<12> rising at 120.000ns
  Destination Clock:    ila0_clk rising at 128.000ns
  Clock Uncertainty:    0.557ns

  Clock Uncertainty:          0.557ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.315ns
    Phase Error (PE):           0.395ns

  Maximum Data Path at Slow Process Corner: usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X37Y110.CQ        Tcko                  0.337   usr/request_read<6><11>
                                                          usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
    SLICE_X41Y79.C5         net (fanout=3)        1.638   usr/request_read<6><11>
    SLICE_X41Y79.BMUX       Topcb                 0.412   usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f810
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_1237
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_11_f7_22
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f8_9
    SLICE_X40Y72.B6         net (fanout=1)        0.516   usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f810
    SLICE_X40Y72.BMUX       Topbb                 0.392   user_ipb_miso[10]_ipb_rdata<11>
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_541
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_3_f7_1
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_2_f8_1
    SLICE_X49Y72.C6         net (fanout=1)        0.382   user_ipb_miso[10]_ipb_rdata<11>
    SLICE_X49Y72.C          Tilo                  0.068   system/ipb_usr_fabric/mux_rdata<0><11>2
                                                          system/ipb_usr_fabric/mux_rdata<0><11>3
    SLICE_X55Y74.C6         net (fanout=1)        0.494   system/ipb_usr_fabric/mux_rdata<0><11>3
    SLICE_X55Y74.C          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<13>
                                                          system/ipb_fabric/mux_rdata<0><11>3
    SLICE_X71Y99.D6         net (fanout=3)        2.163   system/ipb_from_fabric_ipb_rdata<11>
    SLICE_X71Y99.D          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<11>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux1011
    SLICE_X71Y99.C6         net (fanout=1)        0.110   system/phy_en.phy_ipb_ctrl/trans/tx_data<11>
    SLICE_X71Y99.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<11>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata2111
    RAMB36_X4Y26.DIADI3     net (fanout=1)        1.835   system/phy_en.phy_ipb_ctrl/trans_out_wdata<11>
    RAMB36_X4Y26.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    ----------------------------------------------------  ---------------------------
    Total                                         9.258ns (2.120ns logic, 7.138ns route)
                                                          (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      9.181ns (Levels of Logic = 6)
  Clock Path Skew:      2.542ns (4.439 - 1.897)
  Source Clock:         ila0_data0<12> rising at 120.000ns
  Destination Clock:    ila0_clk rising at 128.000ns
  Clock Uncertainty:    0.557ns

  Clock Uncertainty:          0.557ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.315ns
    Phase Error (PE):           0.395ns

  Maximum Data Path at Slow Process Corner: usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X37Y110.CQ        Tcko                  0.337   usr/request_read<6><11>
                                                          usr/daq/daq_input_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
    SLICE_X40Y78.C5         net (fanout=3)        1.662   usr/request_read<6><11>
    SLICE_X40Y78.BMUX       Topcb                 0.417   usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f810
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_1237
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_11_f7_22
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f8_9
    SLICE_X54Y74.B6         net (fanout=1)        0.707   usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f810
    SLICE_X54Y74.BMUX       Topbb                 0.389   user_ipb_miso[11]_ipb_rdata<11>
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_541
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_3_f7_1
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_2_f8_1
    SLICE_X55Y74.D4         net (fanout=1)        0.276   user_ipb_miso[11]_ipb_rdata<11>
    SLICE_X55Y74.D          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<13>
                                                          system/ipb_usr_fabric/mux_rdata<0><11>6
    SLICE_X55Y74.C5         net (fanout=1)        0.306   system/ipb_usr_fabric/mux_rdata<0><11>6
    SLICE_X55Y74.C          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<13>
                                                          system/ipb_fabric/mux_rdata<0><11>3
    SLICE_X71Y99.D6         net (fanout=3)        2.163   system/ipb_from_fabric_ipb_rdata<11>
    SLICE_X71Y99.D          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<11>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux1011
    SLICE_X71Y99.C6         net (fanout=1)        0.110   system/phy_en.phy_ipb_ctrl/trans/tx_data<11>
    SLICE_X71Y99.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<11>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata2111
    RAMB36_X4Y26.DIADI3     net (fanout=1)        1.835   system/phy_en.phy_ipb_ctrl/trans_out_wdata<11>
    RAMB36_X4Y26.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    ----------------------------------------------------  ---------------------------
    Total                                         9.181ns (2.122ns logic, 7.059ns route)
                                                          (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAMB36_X4Y26.DIADI2), 23117 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq/daq_event_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      9.235ns (Levels of Logic = 6)
  Clock Path Skew:      2.553ns (4.439 - 1.886)
  Source Clock:         ila0_data0<12> rising at 120.000ns
  Destination Clock:    ila0_clk rising at 128.000ns
  Clock Uncertainty:    0.557ns

  Clock Uncertainty:          0.557ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.315ns
    Phase Error (PE):           0.395ns

  Maximum Data Path at Slow Process Corner: usr/daq/daq_event_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X39Y101.AQ        Tcko                  0.337   usr/request_read<6><10>
                                                          usr/daq/daq_event_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
    SLICE_X45Y74.C6         net (fanout=5)        1.343   usr/request_read<6><10>
    SLICE_X45Y74.BMUX       Topcb                 0.412   usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f86
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_1222
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_11_f7_12
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f8_5
    SLICE_X45Y65.B6         net (fanout=1)        0.530   usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f86
    SLICE_X45Y65.BMUX       Topbb                 0.389   user_ipb_miso[10]_ipb_rdata<10>
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_521
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_3_f7_0
                                                          usr/link_tracking_1_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_2_f8_0
    SLICE_X50Y62.A6         net (fanout=1)        0.547   user_ipb_miso[10]_ipb_rdata<10>
    SLICE_X50Y62.A          Tilo                  0.068   system/ipb_usr_fabric/mux_rdata<0><10>2
                                                          system/ipb_usr_fabric/mux_rdata<0><10>3
    SLICE_X55Y74.A5         net (fanout=1)        0.760   system/ipb_usr_fabric/mux_rdata<0><10>3
    SLICE_X55Y74.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<13>
                                                          system/ipb_fabric/mux_rdata<0><10>3
    SLICE_X70Y99.D5         net (fanout=3)        2.158   system/ipb_from_fabric_ipb_rdata<10>
    SLICE_X70Y99.D          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<10>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux1101
    SLICE_X70Y99.C6         net (fanout=1)        0.123   system/phy_en.phy_ipb_ctrl/trans/tx_data<10>
    SLICE_X70Y99.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<10>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata2211
    RAMB36_X4Y26.DIADI2     net (fanout=1)        1.657   system/phy_en.phy_ipb_ctrl/trans_out_wdata<10>
    RAMB36_X4Y26.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    ----------------------------------------------------  ---------------------------
    Total                                         9.235ns (2.117ns logic, 7.118ns route)
                                                          (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq/daq_event_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      8.991ns (Levels of Logic = 7)
  Clock Path Skew:      2.553ns (4.439 - 1.886)
  Source Clock:         ila0_data0<12> rising at 120.000ns
  Destination Clock:    ila0_clk rising at 128.000ns
  Clock Uncertainty:    0.557ns

  Clock Uncertainty:          0.557ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.315ns
    Phase Error (PE):           0.395ns

  Maximum Data Path at Slow Process Corner: usr/daq/daq_event_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X39Y101.AQ        Tcko                  0.337   usr/request_read<6><10>
                                                          usr/daq/daq_event_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
    SLICE_X44Y73.C6         net (fanout=5)        1.468   usr/request_read<6><10>
    SLICE_X44Y73.BMUX       Topcb                 0.412   system/sfp_phase_mon_phase_ok
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_1222
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_11_f7_12
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f8_5
    SLICE_X45Y73.B4         net (fanout=1)        0.408   usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f86
    SLICE_X45Y73.BMUX       Topbb                 0.389   user_ipb_miso[9]_ipb_rdata<10>
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_521
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_3_f7_0
                                                          usr/link_tracking_0_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_2_f8_0
    SLICE_X55Y73.A6         net (fanout=1)        0.537   user_ipb_miso[9]_ipb_rdata<10>
    SLICE_X55Y73.A          Tilo                  0.068   system/ipb_usr_fabric/N18
                                                          system/ipb_usr_fabric/mux_rdata<0><10>6_SW0
    SLICE_X55Y74.B6         net (fanout=1)        0.345   system/ipb_usr_fabric/N18
    SLICE_X55Y74.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<13>
                                                          system/ipb_usr_fabric/mux_rdata<0><10>6
    SLICE_X55Y74.A6         net (fanout=1)        0.110   system/ipb_usr_fabric/mux_rdata<0><10>6
    SLICE_X55Y74.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<13>
                                                          system/ipb_fabric/mux_rdata<0><10>3
    SLICE_X70Y99.D5         net (fanout=3)        2.158   system/ipb_from_fabric_ipb_rdata<10>
    SLICE_X70Y99.D          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<10>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux1101
    SLICE_X70Y99.C6         net (fanout=1)        0.123   system/phy_en.phy_ipb_ctrl/trans/tx_data<10>
    SLICE_X70Y99.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<10>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata2211
    RAMB36_X4Y26.DIADI2     net (fanout=1)        1.657   system/phy_en.phy_ipb_ctrl/trans_out_wdata<10>
    RAMB36_X4Y26.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    ----------------------------------------------------  ---------------------------
    Total                                         8.991ns (2.185ns logic, 6.806ns route)
                                                          (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/daq/daq_event_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      8.955ns (Levels of Logic = 6)
  Clock Path Skew:      2.553ns (4.439 - 1.886)
  Source Clock:         ila0_data0<12> rising at 120.000ns
  Destination Clock:    ila0_clk rising at 128.000ns
  Clock Uncertainty:    0.557ns

  Clock Uncertainty:          0.557ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.315ns
    Phase Error (PE):           0.395ns

  Maximum Data Path at Slow Process Corner: usr/daq/daq_event_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X39Y101.AQ        Tcko                  0.337   usr/request_read<6><10>
                                                          usr/daq/daq_event_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
    SLICE_X44Y74.C2         net (fanout=5)        1.701   usr/request_read<6><10>
    SLICE_X44Y74.BMUX       Topcb                 0.412   usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f86
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_1222
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_11_f7_12
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f8_5
    SLICE_X53Y74.B6         net (fanout=1)        0.390   usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_9_f86
    SLICE_X53Y74.BMUX       Topbb                 0.389   user_ipb_miso[11]_ipb_rdata<10>
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_521
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_3_f7_0
                                                          usr/link_tracking_2_inst/ipb_info_inst/Mmux_ipb_miso_o_ipb_rdata_2_f8_0
    SLICE_X55Y74.B1         net (fanout=1)        0.699   user_ipb_miso[11]_ipb_rdata<10>
    SLICE_X55Y74.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<13>
                                                          system/ipb_usr_fabric/mux_rdata<0><10>6
    SLICE_X55Y74.A6         net (fanout=1)        0.110   system/ipb_usr_fabric/mux_rdata<0><10>6
    SLICE_X55Y74.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<13>
                                                          system/ipb_fabric/mux_rdata<0><10>3
    SLICE_X70Y99.D5         net (fanout=3)        2.158   system/ipb_from_fabric_ipb_rdata<10>
    SLICE_X70Y99.D          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<10>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux1101
    SLICE_X70Y99.C6         net (fanout=1)        0.123   system/phy_en.phy_ipb_ctrl/trans/tx_data<10>
    SLICE_X70Y99.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<10>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata2211
    RAMB36_X4Y26.DIADI2     net (fanout=1)        1.657   system/phy_en.phy_ipb_ctrl/trans_out_wdata<10>
    RAMB36_X4Y26.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    ----------------------------------------------------  ---------------------------
    Total                                         8.955ns (2.117ns logic, 6.838ns route)
                                                          (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_a_1 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_1" TS_user_clk125_2 / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 (RAMB36_X2Y7.DIBDI4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.014ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[21].I_SRLT_NE_0.FF (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.241ns (Levels of Logic = 0)
  Clock Path Skew:      0.227ns (0.834 - 0.607)
  Source Clock:         ila0_clk rising at 32.000ns
  Destination Clock:    ila0_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[21].I_SRLT_NE_0.FF to U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X26Y42.DQ        Tcko                  0.115   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<21>
                                                         U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[21].I_SRLT_NE_0.FF
    RAMB36_X2Y7.DIBDI4     net (fanout=1)        0.324   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<21>
    RAMB36_X2Y7.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
                                                         U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        0.241ns (-0.083ns logic, 0.324ns route)
                                                         (-34.4% logic, 134.4% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 (RAMB36_X2Y7.DIBDI1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[18].I_SRLT_NE_0.FF (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.243ns (Levels of Logic = 0)
  Clock Path Skew:      0.227ns (0.834 - 0.607)
  Source Clock:         ila0_clk rising at 32.000ns
  Destination Clock:    ila0_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[18].I_SRLT_NE_0.FF to U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X26Y42.CMUX      Tshcko                0.147   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<21>
                                                         U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[18].I_SRLT_NE_0.FF
    RAMB36_X2Y7.DIBDI1     net (fanout=1)        0.294   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<18>
    RAMB36_X2Y7.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
                                                         U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        0.243ns (-0.051ns logic, 0.294ns route)
                                                         (-21.0% logic, 121.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 (RAMB36_X2Y7.DIBDI6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.FF (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.243ns (Levels of Logic = 0)
  Clock Path Skew:      0.227ns (0.834 - 0.607)
  Source Clock:         ila0_clk rising at 32.000ns
  Destination Clock:    ila0_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.FF to U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X26Y42.BQ        Tcko                  0.115   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<21>
                                                         U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.FF
    RAMB36_X2Y7.DIBDI6     net (fanout=1)        0.326   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<23>
    RAMB36_X2Y7.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
                                                         U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        0.243ns (-0.083ns logic, 0.326ns route)
                                                         (-34.2% logic, 134.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a_1 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_1" TS_user_clk125_2 / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X5Y6.CLKBWRCLKL
  Clock network: ila0_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y27.CLKBWRCLKL
  Clock network: ila0_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y13.CLKBWRCLKL
  Clock network: ila0_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b_1 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b_1" TS_user_clk125_2 / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 100103 paths analyzed, 1594 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.638ns.
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/SRAM_DATA_O_19 (OLOGIC_X2Y14.D1), 291 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.362ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/SRAM_DATA_O_19 (FF)
  Requirement:          32.000ns
  Data Path Delay:      19.555ns (Levels of Logic = 9)
  Clock Path Skew:      0.122ns (2.945 - 2.823)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/SRAM_DATA_O_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y89.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X62Y27.B4      net (fanout=69)       4.257   system/ipb_arb/src<0>
    SLICE_X62Y27.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000074<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X50Y73.A3      net (fanout=852)      3.790   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X50Y73.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X51Y73.B5      net (fanout=1)        0.308   system/ipb_fabric/N01
    SLICE_X51Y73.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y77.A2      net (fanout=39)       0.870   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y77.A       Tilo                  0.068   usr/track_rx_data0<27>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X42Y85.A2      net (fanout=33)       1.361   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X42Y85.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X42Y85.B4      net (fanout=4)        0.415   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X42Y85.BMUX    Tilo                  0.191   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X45Y46.A6      net (fanout=7)        2.019   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X45Y46.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X44Y50.A1      net (fanout=5)        0.734   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X44Y50.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.dataToSram
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X46Y62.D2      net (fanout=70)       1.582   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X46Y62.DMUX    Tilo                  0.191   system/sram1_if/data_from_bist<19>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT1561
    OLOGIC_X2Y14.D1      net (fanout=1)        2.444   system/sram1_if/sramInterface/GND_371_o_data_i_rr[35]_mux_15_OUT<19>
    OLOGIC_X2Y14.CLK     Todck                 0.536   system/sram_w[1]_data<19>
                                                       system/sram1_if/sramInterface/SRAM_DATA_O_19
    -------------------------------------------------  ---------------------------
    Total                                     19.555ns (1.775ns logic, 17.780ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.421ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_4 (FF)
  Destination:          system/sram1_if/sramInterface/SRAM_DATA_O_19 (FF)
  Requirement:          32.000ns
  Data Path Delay:      19.381ns (Levels of Logic = 6)
  Clock Path Skew:      0.007ns (2.945 - 2.938)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_4 to system/sram1_if/sramInterface/SRAM_DATA_O_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y71.CQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_4
    SLICE_X71Y85.A3      net (fanout=6)        1.510   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<4>
    SLICE_X71Y85.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/buf_to_load<19>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X64Y160.C2     net (fanout=2)        2.946   system/ipb_from_masters[0]_ipb_write
    SLICE_X64Y160.C      Tilo                  0.068   system/ipb_from_slaves[2]_ipb_ack
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X45Y46.B2      net (fanout=53)       8.247   usr/link_tracking_2_inst/ipb_vi2c_inst/ipb_mosi_i_ipb_write_INV_1804_o
    SLICE_X45Y46.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X45Y46.A2      net (fanout=2)        0.470   system/sram1_if/write_from_sramInterfaceIoControl
    SLICE_X45Y46.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X44Y50.A1      net (fanout=5)        0.734   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X44Y50.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.dataToSram
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X46Y62.D2      net (fanout=70)       1.582   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X46Y62.DMUX    Tilo                  0.191   system/sram1_if/data_from_bist<19>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT1561
    OLOGIC_X2Y14.D1      net (fanout=1)        2.444   system/sram1_if/sramInterface/GND_371_o_data_i_rr[35]_mux_15_OUT<19>
    OLOGIC_X2Y14.CLK     Todck                 0.536   system/sram_w[1]_data<19>
                                                       system/sram1_if/sramInterface/SRAM_DATA_O_19
    -------------------------------------------------  ---------------------------
    Total                                     19.381ns (1.448ns logic, 17.933ns route)
                                                       (7.5% logic, 92.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5 (FF)
  Destination:          system/sram1_if/sramInterface/SRAM_DATA_O_19 (FF)
  Requirement:          32.000ns
  Data Path Delay:      19.128ns (Levels of Logic = 6)
  Clock Path Skew:      0.007ns (2.945 - 2.938)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5 to system/sram1_if/sramInterface/SRAM_DATA_O_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y71.AQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5
    SLICE_X71Y85.A5      net (fanout=43)       1.257   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<5>
    SLICE_X71Y85.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/buf_to_load<19>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X64Y160.C2     net (fanout=2)        2.946   system/ipb_from_masters[0]_ipb_write
    SLICE_X64Y160.C      Tilo                  0.068   system/ipb_from_slaves[2]_ipb_ack
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X45Y46.B2      net (fanout=53)       8.247   usr/link_tracking_2_inst/ipb_vi2c_inst/ipb_mosi_i_ipb_write_INV_1804_o
    SLICE_X45Y46.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X45Y46.A2      net (fanout=2)        0.470   system/sram1_if/write_from_sramInterfaceIoControl
    SLICE_X45Y46.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X44Y50.A1      net (fanout=5)        0.734   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X44Y50.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.dataToSram
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X46Y62.D2      net (fanout=70)       1.582   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X46Y62.DMUX    Tilo                  0.191   system/sram1_if/data_from_bist<19>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT1561
    OLOGIC_X2Y14.D1      net (fanout=1)        2.444   system/sram1_if/sramInterface/GND_371_o_data_i_rr[35]_mux_15_OUT<19>
    OLOGIC_X2Y14.CLK     Todck                 0.536   system/sram_w[1]_data<19>
                                                       system/sram1_if/sramInterface/SRAM_DATA_O_19
    -------------------------------------------------  ---------------------------
    Total                                     19.128ns (1.448ns logic, 17.680ns route)
                                                       (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/SRAM_DATA_O_35 (OLOGIC_X2Y34.D1), 291 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/SRAM_DATA_O_35 (FF)
  Requirement:          32.000ns
  Data Path Delay:      18.939ns (Levels of Logic = 9)
  Clock Path Skew:      0.131ns (2.954 - 2.823)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/SRAM_DATA_O_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y89.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X62Y27.B4      net (fanout=69)       4.257   system/ipb_arb/src<0>
    SLICE_X62Y27.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000074<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X50Y73.A3      net (fanout=852)      3.790   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X50Y73.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X51Y73.B5      net (fanout=1)        0.308   system/ipb_fabric/N01
    SLICE_X51Y73.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y77.A2      net (fanout=39)       0.870   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y77.A       Tilo                  0.068   usr/track_rx_data0<27>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X42Y85.A2      net (fanout=33)       1.361   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X42Y85.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X42Y85.B4      net (fanout=4)        0.415   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X42Y85.BMUX    Tilo                  0.191   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X45Y46.A6      net (fanout=7)        2.019   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X45Y46.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X44Y50.A1      net (fanout=5)        0.734   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X44Y50.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.dataToSram
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X48Y63.A2      net (fanout=70)       1.451   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X48Y63.AMUX    Tilo                  0.194   system/sram1_if/sramInterface/GND_371_o_data_i_rr[35]_mux_15_OUT<3>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT1741
    OLOGIC_X2Y34.D1      net (fanout=1)        1.956   system/sram1_if/sramInterface/GND_371_o_data_i_rr[35]_mux_15_OUT<35>
    OLOGIC_X2Y34.CLK     Todck                 0.536   system/sram_w[1]_data<35>
                                                       system/sram1_if/sramInterface/SRAM_DATA_O_35
    -------------------------------------------------  ---------------------------
    Total                                     18.939ns (1.778ns logic, 17.161ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_4 (FF)
  Destination:          system/sram1_if/sramInterface/SRAM_DATA_O_35 (FF)
  Requirement:          32.000ns
  Data Path Delay:      18.765ns (Levels of Logic = 6)
  Clock Path Skew:      0.016ns (2.954 - 2.938)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_4 to system/sram1_if/sramInterface/SRAM_DATA_O_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y71.CQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_4
    SLICE_X71Y85.A3      net (fanout=6)        1.510   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<4>
    SLICE_X71Y85.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/buf_to_load<19>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X64Y160.C2     net (fanout=2)        2.946   system/ipb_from_masters[0]_ipb_write
    SLICE_X64Y160.C      Tilo                  0.068   system/ipb_from_slaves[2]_ipb_ack
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X45Y46.B2      net (fanout=53)       8.247   usr/link_tracking_2_inst/ipb_vi2c_inst/ipb_mosi_i_ipb_write_INV_1804_o
    SLICE_X45Y46.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X45Y46.A2      net (fanout=2)        0.470   system/sram1_if/write_from_sramInterfaceIoControl
    SLICE_X45Y46.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X44Y50.A1      net (fanout=5)        0.734   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X44Y50.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.dataToSram
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X48Y63.A2      net (fanout=70)       1.451   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X48Y63.AMUX    Tilo                  0.194   system/sram1_if/sramInterface/GND_371_o_data_i_rr[35]_mux_15_OUT<3>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT1741
    OLOGIC_X2Y34.D1      net (fanout=1)        1.956   system/sram1_if/sramInterface/GND_371_o_data_i_rr[35]_mux_15_OUT<35>
    OLOGIC_X2Y34.CLK     Todck                 0.536   system/sram_w[1]_data<35>
                                                       system/sram1_if/sramInterface/SRAM_DATA_O_35
    -------------------------------------------------  ---------------------------
    Total                                     18.765ns (1.451ns logic, 17.314ns route)
                                                       (7.7% logic, 92.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5 (FF)
  Destination:          system/sram1_if/sramInterface/SRAM_DATA_O_35 (FF)
  Requirement:          32.000ns
  Data Path Delay:      18.512ns (Levels of Logic = 6)
  Clock Path Skew:      0.016ns (2.954 - 2.938)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5 to system/sram1_if/sramInterface/SRAM_DATA_O_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y71.AQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5
    SLICE_X71Y85.A5      net (fanout=43)       1.257   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<5>
    SLICE_X71Y85.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/buf_to_load<19>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X64Y160.C2     net (fanout=2)        2.946   system/ipb_from_masters[0]_ipb_write
    SLICE_X64Y160.C      Tilo                  0.068   system/ipb_from_slaves[2]_ipb_ack
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X45Y46.B2      net (fanout=53)       8.247   usr/link_tracking_2_inst/ipb_vi2c_inst/ipb_mosi_i_ipb_write_INV_1804_o
    SLICE_X45Y46.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X45Y46.A2      net (fanout=2)        0.470   system/sram1_if/write_from_sramInterfaceIoControl
    SLICE_X45Y46.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X44Y50.A1      net (fanout=5)        0.734   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X44Y50.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.dataToSram
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X48Y63.A2      net (fanout=70)       1.451   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X48Y63.AMUX    Tilo                  0.194   system/sram1_if/sramInterface/GND_371_o_data_i_rr[35]_mux_15_OUT<3>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT1741
    OLOGIC_X2Y34.D1      net (fanout=1)        1.956   system/sram1_if/sramInterface/GND_371_o_data_i_rr[35]_mux_15_OUT<35>
    OLOGIC_X2Y34.CLK     Todck                 0.536   system/sram_w[1]_data<35>
                                                       system/sram1_if/sramInterface/SRAM_DATA_O_35
    -------------------------------------------------  ---------------------------
    Total                                     18.512ns (1.451ns logic, 17.061ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/SRAM_DATA_O_30 (OLOGIC_X2Y12.D1), 291 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/SRAM_DATA_O_30 (FF)
  Requirement:          32.000ns
  Data Path Delay:      18.722ns (Levels of Logic = 9)
  Clock Path Skew:      0.131ns (2.954 - 2.823)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/SRAM_DATA_O_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y89.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X62Y27.B4      net (fanout=69)       4.257   system/ipb_arb/src<0>
    SLICE_X62Y27.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000074<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X50Y73.A3      net (fanout=852)      3.790   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X50Y73.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X51Y73.B5      net (fanout=1)        0.308   system/ipb_fabric/N01
    SLICE_X51Y73.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y77.A2      net (fanout=39)       0.870   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y77.A       Tilo                  0.068   usr/track_rx_data0<27>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X42Y85.A2      net (fanout=33)       1.361   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X42Y85.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X42Y85.B4      net (fanout=4)        0.415   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X42Y85.BMUX    Tilo                  0.191   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X45Y46.A6      net (fanout=7)        2.019   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X45Y46.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X44Y50.A1      net (fanout=5)        0.734   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X44Y50.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.dataToSram
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X51Y59.D2      net (fanout=70)       1.268   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X51Y59.D       Tilo                  0.068   system/sram1_if/sramInterface/GND_371_o_data_i_rr[35]_mux_15_OUT<30>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT1691
    OLOGIC_X2Y12.D1      net (fanout=1)        2.048   system/sram1_if/sramInterface/GND_371_o_data_i_rr[35]_mux_15_OUT<30>
    OLOGIC_X2Y12.CLK     Todck                 0.536   system/sram_w[1]_data<30>
                                                       system/sram1_if/sramInterface/SRAM_DATA_O_30
    -------------------------------------------------  ---------------------------
    Total                                     18.722ns (1.652ns logic, 17.070ns route)
                                                       (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_4 (FF)
  Destination:          system/sram1_if/sramInterface/SRAM_DATA_O_30 (FF)
  Requirement:          32.000ns
  Data Path Delay:      18.548ns (Levels of Logic = 6)
  Clock Path Skew:      0.016ns (2.954 - 2.938)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_4 to system/sram1_if/sramInterface/SRAM_DATA_O_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y71.CQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_4
    SLICE_X71Y85.A3      net (fanout=6)        1.510   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<4>
    SLICE_X71Y85.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/buf_to_load<19>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X64Y160.C2     net (fanout=2)        2.946   system/ipb_from_masters[0]_ipb_write
    SLICE_X64Y160.C      Tilo                  0.068   system/ipb_from_slaves[2]_ipb_ack
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X45Y46.B2      net (fanout=53)       8.247   usr/link_tracking_2_inst/ipb_vi2c_inst/ipb_mosi_i_ipb_write_INV_1804_o
    SLICE_X45Y46.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X45Y46.A2      net (fanout=2)        0.470   system/sram1_if/write_from_sramInterfaceIoControl
    SLICE_X45Y46.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X44Y50.A1      net (fanout=5)        0.734   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X44Y50.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.dataToSram
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X51Y59.D2      net (fanout=70)       1.268   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X51Y59.D       Tilo                  0.068   system/sram1_if/sramInterface/GND_371_o_data_i_rr[35]_mux_15_OUT<30>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT1691
    OLOGIC_X2Y12.D1      net (fanout=1)        2.048   system/sram1_if/sramInterface/GND_371_o_data_i_rr[35]_mux_15_OUT<30>
    OLOGIC_X2Y12.CLK     Todck                 0.536   system/sram_w[1]_data<30>
                                                       system/sram1_if/sramInterface/SRAM_DATA_O_30
    -------------------------------------------------  ---------------------------
    Total                                     18.548ns (1.325ns logic, 17.223ns route)
                                                       (7.1% logic, 92.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.516ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5 (FF)
  Destination:          system/sram1_if/sramInterface/SRAM_DATA_O_30 (FF)
  Requirement:          32.000ns
  Data Path Delay:      18.295ns (Levels of Logic = 6)
  Clock Path Skew:      0.016ns (2.954 - 2.938)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 32.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5 to system/sram1_if/sramInterface/SRAM_DATA_O_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y71.AQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5
    SLICE_X71Y85.A5      net (fanout=43)       1.257   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<5>
    SLICE_X71Y85.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/buf_to_load<19>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X64Y160.C2     net (fanout=2)        2.946   system/ipb_from_masters[0]_ipb_write
    SLICE_X64Y160.C      Tilo                  0.068   system/ipb_from_slaves[2]_ipb_ack
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X45Y46.B2      net (fanout=53)       8.247   usr/link_tracking_2_inst/ipb_vi2c_inst/ipb_mosi_i_ipb_write_INV_1804_o
    SLICE_X45Y46.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X45Y46.A2      net (fanout=2)        0.470   system/sram1_if/write_from_sramInterfaceIoControl
    SLICE_X45Y46.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X44Y50.A1      net (fanout=5)        0.734   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X44Y50.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.dataToSram
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X51Y59.D2      net (fanout=70)       1.268   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X51Y59.D       Tilo                  0.068   system/sram1_if/sramInterface/GND_371_o_data_i_rr[35]_mux_15_OUT<30>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT1691
    OLOGIC_X2Y12.D1      net (fanout=1)        2.048   system/sram1_if/sramInterface/GND_371_o_data_i_rr[35]_mux_15_OUT<30>
    OLOGIC_X2Y12.CLK     Todck                 0.536   system/sram_w[1]_data<30>
                                                       system/sram1_if/sramInterface/SRAM_DATA_O_30
    -------------------------------------------------  ---------------------------
    Total                                     18.295ns (1.325ns logic, 16.970ns route)
                                                       (7.2% logic, 92.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_b_1 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_1" TS_user_clk125_2 / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/bist/prbsPatterGenerator/pdata_17 (SLICE_X46Y62.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.085ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_17 (FF)
  Destination:          system/sram1_if/bist/prbsPatterGenerator/pdata_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.118ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.463 - 0.430)
  Source Clock:         system/sram_w[1]_clk rising at 32.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_17 to system/sram1_if/bist/prbsPatterGenerator/pdata_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y62.CQ      Tcko                  0.098   system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg<21>
                                                       system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_17
    SLICE_X46Y62.BX      net (fanout=1)        0.096   system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg<17>
    SLICE_X46Y62.CLK     Tckdi       (-Th)     0.076   system/sram1_if/data_from_bist<19>
                                                       system/sram1_if/bist/prbsPatterGenerator/pdata_17
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (0.022ns logic, 0.096ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/bist/addr_rr_7 (SLICE_X30Y33.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.086ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/bist/addr_rrr_7 (FF)
  Destination:          system/sram1_if/bist/addr_rr_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.450 - 0.413)
  Source Clock:         system/sram_w[1]_clk rising at 32.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/bist/addr_rrr_7 to system/sram1_if/bist/addr_rr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y33.CQ      Tcko                  0.115   system/sram1_if/bist/addr_rrr<10>
                                                       system/sram1_if/bist/addr_rrr_7
    SLICE_X30Y33.DX      net (fanout=1)        0.097   system/sram1_if/bist/addr_rrr<7>
    SLICE_X30Y33.CLK     Tckdi       (-Th)     0.089   system/sram1_if/bist/addr_rr<7>
                                                       system/sram1_if/bist/addr_rr_7
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (0.026ns logic, 0.097ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/bist/prbsPatterGenerator/pdata_29 (SLICE_X44Y61.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.089ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_29 (FF)
  Destination:          system/sram1_if/bist/prbsPatterGenerator/pdata_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.120ns (Levels of Logic = 0)
  Clock Path Skew:      0.031ns (0.461 - 0.430)
  Source Clock:         system/sram_w[1]_clk rising at 32.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_29 to system/sram1_if/bist/prbsPatterGenerator/pdata_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y61.CQ      Tcko                  0.098   system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg<29>
                                                       system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_29
    SLICE_X44Y61.BX      net (fanout=1)        0.098   system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg<29>
    SLICE_X44Y61.CLK     Tckdi       (-Th)     0.076   system/sram1_if/data_from_bist<31>
                                                       system/sram1_if/bist/prbsPatterGenerator/pdata_29
    -------------------------------------------------  ---------------------------
    Total                                      0.120ns (0.022ns logic, 0.098ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b_1 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_1" TS_user_clk125_2 / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: system/sram_w[1]_addr<10>/SR
  Logical resource: system/sram1_if/sramInterface/ADDR_O_10/SR
  Location pin: OLOGIC_X1Y52.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------
Slack: 29.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: system/sram_w[1]_addr<11>/SR
  Logical resource: system/sram1_if/sramInterface/ADDR_O_11/SR
  Location pin: OLOGIC_X1Y43.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------
Slack: 29.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: system/sram_w[1]_addr<12>/SR
  Logical resource: system/sram1_if/sramInterface/ADDR_O_12/SR
  Location pin: OLOGIC_X1Y53.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_ttc_decoder_i_TTC_CLK_dcm = PERIOD TIMEGRP         
"usr_ttc_decoder_i_TTC_CLK_dcm" TS_xpoint1_clk3_p HIGH 50%         INPUT_JITTER 
0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_ttc_decoder_i_TTC_CLK_dcm = PERIOD TIMEGRP
        "usr_ttc_decoder_i_TTC_CLK_dcm" TS_xpoint1_clk3_p HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 22.728ns (period - min period limit)
  Period: 24.950ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1/CLKARDCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1/CLKARDCLKL
  Location pin: RAMB36_X3Y19.CLKARDCLKL
  Clock network: ila0_clk
--------------------------------------------------------------------------------
Slack: 22.728ns (period - min period limit)
  Period: 24.950ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1/CLKBWRCLKL
  Location pin: RAMB36_X3Y19.CLKBWRCLKL
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------
Slack: 22.728ns (period - min period limit)
  Period: 24.950ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1/CLKARDCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1/CLKARDCLKL
  Location pin: RAMB36_X5Y22.CLKARDCLKL
  Clock network: ila0_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_ttc_decoder_i_TTC_CLK7x_dcm = PERIOD TIMEGRP         
"usr_ttc_decoder_i_TTC_CLK7x_dcm" TS_xpoint1_clk3_p / 7 HIGH 50%         
INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.700ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_ttc_decoder_i_TTC_CLK7x_dcm = PERIOD TIMEGRP
        "usr_ttc_decoder_i_TTC_CLK7x_dcm" TS_xpoint1_clk3_p / 7 HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 1.864ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.564ns
  Low pulse: 1.782ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/ttc_decoder_i/TTC_data_nSyncRegs<3>/CLK
  Logical resource: usr/ttc_decoder_i/Mshreg_TTC_data_nSyncRegs_2/CLK
  Location pin: SLICE_X20Y46.CLK
  Clock network: usr/ttc_decoder_i/TTC_CLK7x
--------------------------------------------------------------------------------
Slack: 1.864ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.564ns
  High pulse: 1.782ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/ttc_decoder_i/TTC_data_nSyncRegs<3>/CLK
  Logical resource: usr/ttc_decoder_i/Mshreg_TTC_data_nSyncRegs_2/CLK
  Location pin: SLICE_X20Y46.CLK
  Clock network: usr/ttc_decoder_i/TTC_CLK7x
--------------------------------------------------------------------------------
Slack: 1.864ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.564ns
  Low pulse: 1.782ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/ttc_decoder_i/TTC_data_pSyncRegs<3>/CLK
  Logical resource: usr/ttc_decoder_i/Mshreg_TTC_data_pSyncRegs_2/CLK
  Location pin: SLICE_X20Y47.CLK
  Clock network: usr/ttc_decoder_i/TTC_CLK7x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_ttc_decoder_i_TTC_CLK_dcm_0 = PERIOD TIMEGRP         
"usr_ttc_decoder_i_TTC_CLK_dcm_0" TS_xpoint1_clk3_n HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4890 paths analyzed, 1065 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  21.428ns.
--------------------------------------------------------------------------------

Paths for end point usr/ttc_decoder_i/strng_length_0 (SLICE_X0Y53.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.503ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_decoder_i/TTC_data_0 (FF)
  Destination:          usr/ttc_decoder_i/strng_length_0 (FF)
  Requirement:          3.564ns
  Data Path Delay:      2.632ns (Levels of Logic = 1)
  Clock Path Skew:      -0.191ns (3.037 - 3.228)
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 8.911ns
  Destination Clock:    fpga_clkout_OBUF rising at 12.475ns
  Clock Uncertainty:    0.238ns

  Clock Uncertainty:          0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.225ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/ttc_decoder_i/TTC_data_0 to usr/ttc_decoder_i/strng_length_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y50.DMUX     Tshcko                0.422   usr/ttc_decoder_i/TTC_data<1>
                                                       usr/ttc_decoder_i/TTC_data_0
    SLICE_X4Y53.A5       net (fanout=1)        1.191   usr/ttc_decoder_i/TTC_data<0>
    SLICE_X4Y53.AMUX     Tilo                  0.196   usr/ttc_decoder_i/L1A
                                                       usr/ttc_decoder_i/n0148_inv1
    SLICE_X0Y53.SR       net (fanout=1)        0.368   usr/ttc_decoder_i/n0148_inv
    SLICE_X0Y53.CLK      Tsrck                 0.455   usr/ttc_decoder_i/strng_length<3>
                                                       usr/ttc_decoder_i/strng_length_0
    -------------------------------------------------  ---------------------------
    Total                                      2.632ns (1.073ns logic, 1.559ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_decoder_i/TTC_data_1 (FF)
  Destination:          usr/ttc_decoder_i/strng_length_0 (FF)
  Requirement:          3.564ns
  Data Path Delay:      1.903ns (Levels of Logic = 1)
  Clock Path Skew:      -0.191ns (3.037 - 3.228)
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 8.911ns
  Destination Clock:    fpga_clkout_OBUF rising at 12.475ns
  Clock Uncertainty:    0.238ns

  Clock Uncertainty:          0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.225ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/ttc_decoder_i/TTC_data_1 to usr/ttc_decoder_i/strng_length_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y50.DQ       Tcko                  0.337   usr/ttc_decoder_i/TTC_data<1>
                                                       usr/ttc_decoder_i/TTC_data_1
    SLICE_X4Y53.A4       net (fanout=4)        0.553   usr/ttc_decoder_i/TTC_data<1>
    SLICE_X4Y53.AMUX     Tilo                  0.190   usr/ttc_decoder_i/L1A
                                                       usr/ttc_decoder_i/n0148_inv1
    SLICE_X0Y53.SR       net (fanout=1)        0.368   usr/ttc_decoder_i/n0148_inv
    SLICE_X0Y53.CLK      Tsrck                 0.455   usr/ttc_decoder_i/strng_length<3>
                                                       usr/ttc_decoder_i/strng_length_0
    -------------------------------------------------  ---------------------------
    Total                                      1.903ns (0.982ns logic, 0.921ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/ttc_decoder_i/strng_length_1 (SLICE_X0Y53.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.503ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_decoder_i/TTC_data_0 (FF)
  Destination:          usr/ttc_decoder_i/strng_length_1 (FF)
  Requirement:          3.564ns
  Data Path Delay:      2.632ns (Levels of Logic = 1)
  Clock Path Skew:      -0.191ns (3.037 - 3.228)
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 8.911ns
  Destination Clock:    fpga_clkout_OBUF rising at 12.475ns
  Clock Uncertainty:    0.238ns

  Clock Uncertainty:          0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.225ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/ttc_decoder_i/TTC_data_0 to usr/ttc_decoder_i/strng_length_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y50.DMUX     Tshcko                0.422   usr/ttc_decoder_i/TTC_data<1>
                                                       usr/ttc_decoder_i/TTC_data_0
    SLICE_X4Y53.A5       net (fanout=1)        1.191   usr/ttc_decoder_i/TTC_data<0>
    SLICE_X4Y53.AMUX     Tilo                  0.196   usr/ttc_decoder_i/L1A
                                                       usr/ttc_decoder_i/n0148_inv1
    SLICE_X0Y53.SR       net (fanout=1)        0.368   usr/ttc_decoder_i/n0148_inv
    SLICE_X0Y53.CLK      Tsrck                 0.455   usr/ttc_decoder_i/strng_length<3>
                                                       usr/ttc_decoder_i/strng_length_1
    -------------------------------------------------  ---------------------------
    Total                                      2.632ns (1.073ns logic, 1.559ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_decoder_i/TTC_data_1 (FF)
  Destination:          usr/ttc_decoder_i/strng_length_1 (FF)
  Requirement:          3.564ns
  Data Path Delay:      1.903ns (Levels of Logic = 1)
  Clock Path Skew:      -0.191ns (3.037 - 3.228)
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 8.911ns
  Destination Clock:    fpga_clkout_OBUF rising at 12.475ns
  Clock Uncertainty:    0.238ns

  Clock Uncertainty:          0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.225ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/ttc_decoder_i/TTC_data_1 to usr/ttc_decoder_i/strng_length_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y50.DQ       Tcko                  0.337   usr/ttc_decoder_i/TTC_data<1>
                                                       usr/ttc_decoder_i/TTC_data_1
    SLICE_X4Y53.A4       net (fanout=4)        0.553   usr/ttc_decoder_i/TTC_data<1>
    SLICE_X4Y53.AMUX     Tilo                  0.190   usr/ttc_decoder_i/L1A
                                                       usr/ttc_decoder_i/n0148_inv1
    SLICE_X0Y53.SR       net (fanout=1)        0.368   usr/ttc_decoder_i/n0148_inv
    SLICE_X0Y53.CLK      Tsrck                 0.455   usr/ttc_decoder_i/strng_length<3>
                                                       usr/ttc_decoder_i/strng_length_1
    -------------------------------------------------  ---------------------------
    Total                                      1.903ns (0.982ns logic, 0.921ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/ttc_decoder_i/strng_length_3 (SLICE_X0Y53.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.503ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_decoder_i/TTC_data_0 (FF)
  Destination:          usr/ttc_decoder_i/strng_length_3 (FF)
  Requirement:          3.564ns
  Data Path Delay:      2.632ns (Levels of Logic = 1)
  Clock Path Skew:      -0.191ns (3.037 - 3.228)
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 8.911ns
  Destination Clock:    fpga_clkout_OBUF rising at 12.475ns
  Clock Uncertainty:    0.238ns

  Clock Uncertainty:          0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.225ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/ttc_decoder_i/TTC_data_0 to usr/ttc_decoder_i/strng_length_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y50.DMUX     Tshcko                0.422   usr/ttc_decoder_i/TTC_data<1>
                                                       usr/ttc_decoder_i/TTC_data_0
    SLICE_X4Y53.A5       net (fanout=1)        1.191   usr/ttc_decoder_i/TTC_data<0>
    SLICE_X4Y53.AMUX     Tilo                  0.196   usr/ttc_decoder_i/L1A
                                                       usr/ttc_decoder_i/n0148_inv1
    SLICE_X0Y53.SR       net (fanout=1)        0.368   usr/ttc_decoder_i/n0148_inv
    SLICE_X0Y53.CLK      Tsrck                 0.455   usr/ttc_decoder_i/strng_length<3>
                                                       usr/ttc_decoder_i/strng_length_3
    -------------------------------------------------  ---------------------------
    Total                                      2.632ns (1.073ns logic, 1.559ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_decoder_i/TTC_data_1 (FF)
  Destination:          usr/ttc_decoder_i/strng_length_3 (FF)
  Requirement:          3.564ns
  Data Path Delay:      1.903ns (Levels of Logic = 1)
  Clock Path Skew:      -0.191ns (3.037 - 3.228)
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 8.911ns
  Destination Clock:    fpga_clkout_OBUF rising at 12.475ns
  Clock Uncertainty:    0.238ns

  Clock Uncertainty:          0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.225ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/ttc_decoder_i/TTC_data_1 to usr/ttc_decoder_i/strng_length_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y50.DQ       Tcko                  0.337   usr/ttc_decoder_i/TTC_data<1>
                                                       usr/ttc_decoder_i/TTC_data_1
    SLICE_X4Y53.A4       net (fanout=4)        0.553   usr/ttc_decoder_i/TTC_data<1>
    SLICE_X4Y53.AMUX     Tilo                  0.190   usr/ttc_decoder_i/L1A
                                                       usr/ttc_decoder_i/n0148_inv1
    SLICE_X0Y53.SR       net (fanout=1)        0.368   usr/ttc_decoder_i/n0148_inv
    SLICE_X0Y53.CLK      Tsrck                 0.455   usr/ttc_decoder_i/strng_length<3>
                                                       usr/ttc_decoder_i/strng_length_3
    -------------------------------------------------  ---------------------------
    Total                                      1.903ns (0.982ns logic, 0.921ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_ttc_decoder_i_TTC_CLK_dcm_0 = PERIOD TIMEGRP
        "usr_ttc_decoder_i_TTC_CLK_dcm_0" TS_xpoint1_clk3_n HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/ttc_decoder_i/distance_3 (SLICE_X15Y25.A6), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/ttc_decoder_i/location_0_1 (FF)
  Destination:          usr/ttc_decoder_i/distance_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.327ns (Levels of Logic = 2)
  Clock Path Skew:      0.089ns (1.504 - 1.415)
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 12.475ns
  Destination Clock:    fpga_clkout_OBUF rising at 12.475ns
  Clock Uncertainty:    0.238ns

  Clock Uncertainty:          0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.225ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: usr/ttc_decoder_i/location_0_1 to usr/ttc_decoder_i/distance_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.BQ      Tcko                  0.098   usr/ttc_decoder_i/location_0<3>
                                                       usr/ttc_decoder_i/location_0_1
    SLICE_X15Y25.B6      net (fanout=8)        0.212   usr/ttc_decoder_i/location_0<1>
    SLICE_X15Y25.B       Tilo                  0.034   usr/ttc_decoder_i/distance<3>
                                                       usr/ttc_decoder_i/Msub_GND_8766_o_GND_8766_o_sub_10_OUT<3:0>_cy<2>11
    SLICE_X15Y25.A6      net (fanout=1)        0.038   usr/ttc_decoder_i/Msub_GND_8766_o_GND_8766_o_sub_10_OUT<3:0>_cy<2>
    SLICE_X15Y25.CLK     Tah         (-Th)     0.055   usr/ttc_decoder_i/distance<3>
                                                       usr/ttc_decoder_i/Msub_GND_8766_o_GND_8766_o_sub_10_OUT<3:0>_xor<3>11
                                                       usr/ttc_decoder_i/distance_3
    -------------------------------------------------  ---------------------------
    Total                                      0.327ns (0.077ns logic, 0.250ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.007ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/ttc_decoder_i/location_1_2 (FF)
  Destination:          usr/ttc_decoder_i/distance_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.335ns (Levels of Logic = 2)
  Clock Path Skew:      0.090ns (1.504 - 1.414)
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 12.475ns
  Destination Clock:    fpga_clkout_OBUF rising at 12.475ns
  Clock Uncertainty:    0.238ns

  Clock Uncertainty:          0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.225ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: usr/ttc_decoder_i/location_1_2 to usr/ttc_decoder_i/distance_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.CQ      Tcko                  0.115   usr/ttc_decoder_i/location_1<3>
                                                       usr/ttc_decoder_i/location_1_2
    SLICE_X15Y25.B5      net (fanout=11)       0.203   usr/ttc_decoder_i/location_1<2>
    SLICE_X15Y25.B       Tilo                  0.034   usr/ttc_decoder_i/distance<3>
                                                       usr/ttc_decoder_i/Msub_GND_8766_o_GND_8766_o_sub_10_OUT<3:0>_cy<2>11
    SLICE_X15Y25.A6      net (fanout=1)        0.038   usr/ttc_decoder_i/Msub_GND_8766_o_GND_8766_o_sub_10_OUT<3:0>_cy<2>
    SLICE_X15Y25.CLK     Tah         (-Th)     0.055   usr/ttc_decoder_i/distance<3>
                                                       usr/ttc_decoder_i/Msub_GND_8766_o_GND_8766_o_sub_10_OUT<3:0>_xor<3>11
                                                       usr/ttc_decoder_i/distance_3
    -------------------------------------------------  ---------------------------
    Total                                      0.335ns (0.094ns logic, 0.241ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.058ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/ttc_decoder_i/location_0_0 (FF)
  Destination:          usr/ttc_decoder_i/distance_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 2)
  Clock Path Skew:      0.089ns (1.504 - 1.415)
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 12.475ns
  Destination Clock:    fpga_clkout_OBUF rising at 12.475ns
  Clock Uncertainty:    0.238ns

  Clock Uncertainty:          0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.225ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: usr/ttc_decoder_i/location_0_0 to usr/ttc_decoder_i/distance_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.AQ      Tcko                  0.098   usr/ttc_decoder_i/location_0<3>
                                                       usr/ttc_decoder_i/location_0_0
    SLICE_X15Y25.B4      net (fanout=8)        0.270   usr/ttc_decoder_i/location_0<0>
    SLICE_X15Y25.B       Tilo                  0.034   usr/ttc_decoder_i/distance<3>
                                                       usr/ttc_decoder_i/Msub_GND_8766_o_GND_8766_o_sub_10_OUT<3:0>_cy<2>11
    SLICE_X15Y25.A6      net (fanout=1)        0.038   usr/ttc_decoder_i/Msub_GND_8766_o_GND_8766_o_sub_10_OUT<3:0>_cy<2>
    SLICE_X15Y25.CLK     Tah         (-Th)     0.055   usr/ttc_decoder_i/distance<3>
                                                       usr/ttc_decoder_i/Msub_GND_8766_o_GND_8766_o_sub_10_OUT<3:0>_xor<3>11
                                                       usr/ttc_decoder_i/distance_3
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.077ns logic, 0.308ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------

Paths for end point usr/ttc_decoder_i/location_sum_3 (SLICE_X17Y25.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/ttc_decoder_i/location_1_3 (FF)
  Destination:          usr/ttc_decoder_i/location_sum_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.326ns (Levels of Logic = 1)
  Clock Path Skew:      0.088ns (1.502 - 1.414)
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 12.475ns
  Destination Clock:    fpga_clkout_OBUF rising at 12.475ns
  Clock Uncertainty:    0.238ns

  Clock Uncertainty:          0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.225ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: usr/ttc_decoder_i/location_1_3 to usr/ttc_decoder_i/location_sum_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.DQ      Tcko                  0.115   usr/ttc_decoder_i/location_1<3>
                                                       usr/ttc_decoder_i/location_1_3
    SLICE_X17Y25.D3      net (fanout=10)       0.294   usr/ttc_decoder_i/location_1<3>
    SLICE_X17Y25.CLK     Tah         (-Th)     0.083   usr/ttc_decoder_i/location_sum<4>
                                                       usr/ttc_decoder_i/Madd_GND_8766_o_GND_8766_o_add_7_OUT_xor<3>11
                                                       usr/ttc_decoder_i/location_sum_3
    -------------------------------------------------  ---------------------------
    Total                                      0.326ns (0.032ns logic, 0.294ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------

Paths for end point usr/ttc_decoder_i/location_sum_1 (SLICE_X17Y25.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.008ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/ttc_decoder_i/location_1_1 (FF)
  Destination:          usr/ttc_decoder_i/location_sum_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.334ns (Levels of Logic = 1)
  Clock Path Skew:      0.088ns (1.502 - 1.414)
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 12.475ns
  Destination Clock:    fpga_clkout_OBUF rising at 12.475ns
  Clock Uncertainty:    0.238ns

  Clock Uncertainty:          0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.225ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: usr/ttc_decoder_i/location_1_1 to usr/ttc_decoder_i/location_sum_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.BQ      Tcko                  0.115   usr/ttc_decoder_i/location_1<3>
                                                       usr/ttc_decoder_i/location_1_1
    SLICE_X17Y25.A3      net (fanout=11)       0.300   usr/ttc_decoder_i/location_1<1>
    SLICE_X17Y25.CLK     Tah         (-Th)     0.081   usr/ttc_decoder_i/location_sum<4>
                                                       usr/ttc_decoder_i/Madd_GND_8766_o_GND_8766_o_add_7_OUT_xor<1>11
                                                       usr/ttc_decoder_i/location_sum_1
    -------------------------------------------------  ---------------------------
    Total                                      0.334ns (0.034ns logic, 0.300ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_ttc_decoder_i_TTC_CLK_dcm_0 = PERIOD TIMEGRP
        "usr_ttc_decoder_i_TTC_CLK_dcm_0" TS_xpoint1_clk3_n HIGH 50%;
--------------------------------------------------------------------------------
Slack: 22.728ns (period - min period limit)
  Period: 24.950ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1/CLKARDCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1/CLKARDCLKL
  Location pin: RAMB36_X3Y19.CLKARDCLKL
  Clock network: ila0_clk
--------------------------------------------------------------------------------
Slack: 22.728ns (period - min period limit)
  Period: 24.950ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1/CLKBWRCLKL
  Location pin: RAMB36_X3Y19.CLKBWRCLKL
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------
Slack: 22.728ns (period - min period limit)
  Period: 24.950ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1/CLKARDCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1/CLKARDCLKL
  Location pin: RAMB36_X5Y22.CLKARDCLKL
  Clock network: ila0_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_ttc_decoder_i_TTC_CLK7x_dcm_0 = PERIOD TIMEGRP        
 "usr_ttc_decoder_i_TTC_CLK7x_dcm_0" TS_xpoint1_clk3_n / 7 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 494 paths analyzed, 193 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.465ns.
--------------------------------------------------------------------------------

Paths for end point usr/ttc_decoder_i/Mshreg_TTC_data_pSyncRegs_2 (SLICE_X20Y47.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_decoder_i/i_TTC_data (FF)
  Destination:          usr/ttc_decoder_i/Mshreg_TTC_data_pSyncRegs_2 (FF)
  Requirement:          3.564ns
  Data Path Delay:      3.173ns (Levels of Logic = 0)
  Clock Path Skew:      -0.205ns (1.347 - 1.552)
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 1.783ns
  Destination Clock:    usr/ttc_decoder_i/TTC_CLK7x rising at 5.347ns
  Clock Uncertainty:    0.087ns

  Clock Uncertainty:          0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.159ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ttc_decoder_i/i_TTC_data to usr/ttc_decoder_i/Mshreg_TTC_data_pSyncRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y57.Q1      Tickq                 0.678   usr/ttc_decoder_i/iddr_q<0>
                                                       usr/ttc_decoder_i/i_TTC_data
    SLICE_X20Y47.AX      net (fanout=1)        2.125   usr/ttc_decoder_i/iddr_q<0>
    SLICE_X20Y47.CLK     Tds                   0.370   usr/ttc_decoder_i/TTC_data_pSyncRegs<3>
                                                       usr/ttc_decoder_i/Mshreg_TTC_data_pSyncRegs_2
    -------------------------------------------------  ---------------------------
    Total                                      3.173ns (1.048ns logic, 2.125ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------

Paths for end point usr/ttc_decoder_i/Mshreg_TTC_data_nSyncRegs_2 (SLICE_X20Y46.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_decoder_i/i_TTC_data (FF)
  Destination:          usr/ttc_decoder_i/Mshreg_TTC_data_nSyncRegs_2 (FF)
  Requirement:          3.564ns
  Data Path Delay:      3.041ns (Levels of Logic = 0)
  Clock Path Skew:      -0.205ns (1.347 - 1.552)
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 1.783ns
  Destination Clock:    usr/ttc_decoder_i/TTC_CLK7x rising at 5.347ns
  Clock Uncertainty:    0.087ns

  Clock Uncertainty:          0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.159ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ttc_decoder_i/i_TTC_data to usr/ttc_decoder_i/Mshreg_TTC_data_nSyncRegs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y57.Q2      Tickq                 0.596   usr/ttc_decoder_i/iddr_q<0>
                                                       usr/ttc_decoder_i/i_TTC_data
    SLICE_X20Y46.AX      net (fanout=1)        2.075   usr/ttc_decoder_i/iddr_q<1>
    SLICE_X20Y46.CLK     Tds                   0.370   usr/ttc_decoder_i/TTC_data_nSyncRegs<3>
                                                       usr/ttc_decoder_i/Mshreg_TTC_data_nSyncRegs_2
    -------------------------------------------------  ---------------------------
    Total                                      3.041ns (0.966ns logic, 2.075ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------

Paths for end point usr/ttc_decoder_i/phase_1 (SLICE_X12Y31.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_decoder_i/TTC_CLK_toggle (FF)
  Destination:          usr/ttc_decoder_i/phase_1 (FF)
  Requirement:          3.565ns
  Data Path Delay:      2.680ns (Levels of Logic = 1)
  Clock Path Skew:      -0.203ns (3.133 - 3.336)
  Source Clock:         fpga_clkout_OBUF rising at 12.475ns
  Destination Clock:    usr/ttc_decoder_i/TTC_CLK7x rising at 16.040ns
  Clock Uncertainty:    0.238ns

  Clock Uncertainty:          0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.225ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/ttc_decoder_i/TTC_CLK_toggle to usr/ttc_decoder_i/phase_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.AQ       Tcko                  0.381   usr/ttc_decoder_i/TTC_CLK_toggle
                                                       usr/ttc_decoder_i/TTC_CLK_toggle
    SLICE_X10Y31.A5      net (fanout=3)        1.416   usr/ttc_decoder_i/TTC_CLK_toggle
    SLICE_X10Y31.A       Tilo                  0.068   usr/ttc_decoder_i/phase<0>
                                                       usr/ttc_decoder_i/Mcount_phase_val1
    SLICE_X12Y31.SR      net (fanout=1)        0.360   usr/ttc_decoder_i/Mcount_phase_val
    SLICE_X12Y31.CLK     Tsrck                 0.455   usr/ttc_decoder_i/phase<2>
                                                       usr/ttc_decoder_i/phase_1
    -------------------------------------------------  ---------------------------
    Total                                      2.680ns (0.904ns logic, 1.776ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.507ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_decoder_i/phase_0 (FF)
  Destination:          usr/ttc_decoder_i/phase_1 (FF)
  Requirement:          3.564ns
  Data Path Delay:      1.903ns (Levels of Logic = 1)
  Clock Path Skew:      -0.067ns (0.880 - 0.947)
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 1.783ns
  Destination Clock:    usr/ttc_decoder_i/TTC_CLK7x rising at 5.347ns
  Clock Uncertainty:    0.087ns

  Clock Uncertainty:          0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.159ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ttc_decoder_i/phase_0 to usr/ttc_decoder_i/phase_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y31.AQ      Tcko                  0.381   usr/ttc_decoder_i/phase<0>
                                                       usr/ttc_decoder_i/phase_0
    SLICE_X10Y31.A2      net (fanout=16)       0.639   usr/ttc_decoder_i/phase<0>
    SLICE_X10Y31.A       Tilo                  0.068   usr/ttc_decoder_i/phase<0>
                                                       usr/ttc_decoder_i/Mcount_phase_val1
    SLICE_X12Y31.SR      net (fanout=1)        0.360   usr/ttc_decoder_i/Mcount_phase_val
    SLICE_X12Y31.CLK     Tsrck                 0.455   usr/ttc_decoder_i/phase<2>
                                                       usr/ttc_decoder_i/phase_1
    -------------------------------------------------  ---------------------------
    Total                                      1.903ns (0.904ns logic, 0.999ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_decoder_i/phase_2 (FF)
  Destination:          usr/ttc_decoder_i/phase_1 (FF)
  Requirement:          3.564ns
  Data Path Delay:      1.936ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 1.783ns
  Destination Clock:    usr/ttc_decoder_i/TTC_CLK7x rising at 5.347ns
  Clock Uncertainty:    0.087ns

  Clock Uncertainty:          0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.159ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ttc_decoder_i/phase_2 to usr/ttc_decoder_i/phase_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y31.CQ      Tcko                  0.381   usr/ttc_decoder_i/phase<2>
                                                       usr/ttc_decoder_i/phase_2
    SLICE_X10Y31.A1      net (fanout=18)       0.672   usr/ttc_decoder_i/phase<2>
    SLICE_X10Y31.A       Tilo                  0.068   usr/ttc_decoder_i/phase<0>
                                                       usr/ttc_decoder_i/Mcount_phase_val1
    SLICE_X12Y31.SR      net (fanout=1)        0.360   usr/ttc_decoder_i/Mcount_phase_val
    SLICE_X12Y31.CLK     Tsrck                 0.455   usr/ttc_decoder_i/phase<2>
                                                       usr/ttc_decoder_i/phase_1
    -------------------------------------------------  ---------------------------
    Total                                      1.936ns (0.904ns logic, 1.032ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_ttc_decoder_i_TTC_CLK7x_dcm_0 = PERIOD TIMEGRP
        "usr_ttc_decoder_i_TTC_CLK7x_dcm_0" TS_xpoint1_clk3_n / 7 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/ttc_decoder_i/sampled_data_0 (SLICE_X10Y37.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.095ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/ttc_decoder_i/last_data (FF)
  Destination:          usr/ttc_decoder_i/sampled_data_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.107ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 5.347ns
  Destination Clock:    usr/ttc_decoder_i/TTC_CLK7x rising at 5.347ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/ttc_decoder_i/last_data to usr/ttc_decoder_i/sampled_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y36.AQ      Tcko                  0.098   usr/ttc_decoder_i/last_data
                                                       usr/ttc_decoder_i/last_data
    SLICE_X10Y37.AX      net (fanout=2)        0.098   usr/ttc_decoder_i/last_data
    SLICE_X10Y37.CLK     Tckdi       (-Th)     0.089   usr/ttc_decoder_i/sampled_data<1>
                                                       usr/ttc_decoder_i/sampled_data_0
    -------------------------------------------------  ---------------------------
    Total                                      0.107ns (0.009ns logic, 0.098ns route)
                                                       (8.4% logic, 91.6% route)

--------------------------------------------------------------------------------

Paths for end point usr/ttc_decoder_i/location_1_0 (SLICE_X12Y30.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.095ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/ttc_decoder_i/new_location_0 (FF)
  Destination:          usr/ttc_decoder_i/location_1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.129ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.438 - 0.404)
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 5.347ns
  Destination Clock:    usr/ttc_decoder_i/TTC_CLK7x rising at 5.347ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/ttc_decoder_i/new_location_0 to usr/ttc_decoder_i/location_1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y31.AQ      Tcko                  0.115   usr/ttc_decoder_i/new_location<3>
                                                       usr/ttc_decoder_i/new_location_0
    SLICE_X12Y30.AX      net (fanout=2)        0.103   usr/ttc_decoder_i/new_location<0>
    SLICE_X12Y30.CLK     Tckdi       (-Th)     0.089   usr/ttc_decoder_i/location_1<3>
                                                       usr/ttc_decoder_i/location_1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.129ns (0.026ns logic, 0.103ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------

Paths for end point usr/ttc_decoder_i/location_1_1 (SLICE_X12Y30.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.097ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/ttc_decoder_i/new_location_1 (FF)
  Destination:          usr/ttc_decoder_i/location_1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.131ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.438 - 0.404)
  Source Clock:         usr/ttc_decoder_i/TTC_CLK7x rising at 5.347ns
  Destination Clock:    usr/ttc_decoder_i/TTC_CLK7x rising at 5.347ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/ttc_decoder_i/new_location_1 to usr/ttc_decoder_i/location_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y31.BQ      Tcko                  0.115   usr/ttc_decoder_i/new_location<3>
                                                       usr/ttc_decoder_i/new_location_1
    SLICE_X12Y30.BX      net (fanout=2)        0.105   usr/ttc_decoder_i/new_location<1>
    SLICE_X12Y30.CLK     Tckdi       (-Th)     0.089   usr/ttc_decoder_i/location_1<3>
                                                       usr/ttc_decoder_i/location_1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.131ns (0.026ns logic, 0.105ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_ttc_decoder_i_TTC_CLK7x_dcm_0 = PERIOD TIMEGRP
        "usr_ttc_decoder_i_TTC_CLK7x_dcm_0" TS_xpoint1_clk3_n / 7 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.864ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.564ns
  Low pulse: 1.782ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/ttc_decoder_i/TTC_data_nSyncRegs<3>/CLK
  Logical resource: usr/ttc_decoder_i/Mshreg_TTC_data_nSyncRegs_2/CLK
  Location pin: SLICE_X20Y46.CLK
  Clock network: usr/ttc_decoder_i/TTC_CLK7x
--------------------------------------------------------------------------------
Slack: 1.864ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.564ns
  High pulse: 1.782ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/ttc_decoder_i/TTC_data_nSyncRegs<3>/CLK
  Logical resource: usr/ttc_decoder_i/Mshreg_TTC_data_nSyncRegs_2/CLK
  Location pin: SLICE_X20Y46.CLK
  Clock network: usr/ttc_decoder_i/TTC_CLK7x
--------------------------------------------------------------------------------
Slack: 1.864ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.564ns
  Low pulse: 1.782ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/ttc_decoder_i/TTC_data_pSyncRegs<3>/CLK
  Logical resource: usr/ttc_decoder_i/Mshreg_TTC_data_pSyncRegs_2/CLK
  Location pin: SLICE_X20Y47.CLK
  Clock network: usr/ttc_decoder_i/TTC_CLK7x
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk125_2_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk125_2_p                  |      8.000ns|      4.000ns|      4.000ns|            0|            0|            0|            0|
| TS_clk125_2_n                 |      8.000ns|      4.000ns|      0.600ns|            0|            0|            0|            0|
|  TS_usr_daq_daq_clocks_clkout0|     40.000ns|      2.222ns|          N/A|            0|            0|            0|            0|
|  _0                           |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
|  25_c_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|      2.222ns|          N/A|            0|            0|            0|            0|
|  25_a_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|      2.400ns|          N/A|            0|            0|            0|            0|
|  25_b_0                       |             |             |             |             |             |             |             |
| TS_usr_daq_daq_clocks_clkout0 |     40.000ns|      2.222ns|          N/A|            0|            0|            0|            0|
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_c                           |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      2.222ns|          N/A|            0|            0|            0|            0|
| 5_a                           |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      2.400ns|          N/A|            0|            0|            0|            0|
| 5_b                           |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_xpoint1_clk1_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_xpoint1_clk1_p              |     25.000ns|     10.000ns|     20.160ns|            0|            0|            0|         2643|
| TS_xpoint1_clk1_n             |     25.000ns|     10.000ns|     20.160ns|            0|            0|          721|         1922|
|  TS_system_gbt_phase_monitorin|      4.167ns|      3.360ns|          N/A|            0|            0|         1922|            0|
|  g_ttclk_pll_clkout0_0        |             |             |             |             |             |             |             |
| TS_system_gbt_phase_monitoring|      4.167ns|      2.000ns|          N/A|            0|            0|            0|            0|
| _ttclk_pll_clkout0            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_user_clk125_2
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_user_clk125_2               |      8.000ns|      4.000ns|      7.613ns|            0|            0|         4073|     32234031|
| TS_usr_daq_daq_clocks_clkout0_|     40.000ns|     34.290ns|          N/A|            0|            0|         7105|            0|
| 1                             |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|     18.942ns|          N/A|            0|            0|       140563|            0|
| 5_c_1                         |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|     30.452ns|          N/A|            0|            0|     31986260|            0|
| 5_a_1                         |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|     19.638ns|          N/A|            0|            0|       100103|            0|
| 5_b_1                         |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_xpoint1_clk3_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_xpoint1_clk3_p              |     24.950ns|     10.000ns|     24.255ns|            0|            0|            0|         5384|
| TS_xpoint1_clk3_n             |     24.950ns|     10.000ns|     24.255ns|            0|            0|            0|         5384|
|  TS_usr_ttc_decoder_i_TTC_CLK_|     24.950ns|     21.428ns|          N/A|            0|            0|         4890|            0|
|  dcm_0                        |             |             |             |             |             |             |             |
|  TS_usr_ttc_decoder_i_TTC_CLK7|      3.564ns|      3.465ns|          N/A|            0|            0|          494|            0|
|  x_dcm_0                      |             |             |             |             |             |             |             |
| TS_usr_ttc_decoder_i_TTC_CLK_d|     24.950ns|      2.222ns|          N/A|            0|            0|            0|            0|
| cm                            |             |             |             |             |             |             |             |
| TS_usr_ttc_decoder_i_TTC_CLK7x|      3.564ns|      1.700ns|          N/A|            0|            0|            0|            0|
| _dcm                          |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk125_2_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   24.860|         |         |         |
clk125_2_p     |   24.860|         |         |         |
xpoint1_clk3_n |   11.574|         |         |         |
xpoint1_clk3_p |   11.574|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk125_2_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   24.860|         |         |         |
clk125_2_p     |   24.860|         |         |         |
xpoint1_clk3_n |   11.574|         |         |         |
xpoint1_clk3_p |   11.574|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    6.600|         |         |         |
xpoint1_clk1_p |    6.600|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    6.600|         |         |         |
xpoint1_clk1_p |    6.600|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk3_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk3_n |    8.710|         |         |         |
xpoint1_clk3_p |    8.710|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk3_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk3_n |    8.710|         |         |         |
xpoint1_clk3_p |    8.710|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 32426742 paths, 0 nets, and 98113 connections

Design statistics:
   Minimum period:  34.290ns{1}   (Maximum frequency:  29.163MHz)
   Maximum path delay from/to any node:   4.009ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Oct 13 15:32:15 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1146 MB



