/**
  * Copyright (c) 2019 Fuzhou Rockchip Electronics Co., Ltd
  *
  * SPDX-License-Identifier: Apache-2.0
  ******************************************************************************
  * @file    ss_panel_cfg.h
  * @version V0.1
  * @brief   display panel config for ss panel
  *
  * Change Logs:
  * Date           Author          Notes
  * 2019-02-20     Huang Jiachai   first implementation
  *
  ******************************************************************************
  */

#ifndef __SS_PANEL_CFG_H__
#define __SS_PANEL_CFG_H__

#define RT_HW_LCD_XRES                1080     /* LCD PIXEL WIDTH             */
#define RT_HW_LCD_YRES                2340     /* LCD PIXEL HEIGHT            */
#define RT_HW_LCD_PIXEL_CLOCK         156500   /* Pixel clock Khz             */
#define RT_HW_LCD_LANE_MBPS           1180     /* DSI per lane Mbps           */
#define RT_HW_LCD_LEFT_MARGIN         4        /* Horizontal back porch       */
#define RT_HW_LCD_RIGHT_MARGIN        4        /* Horizontal front porch      */
#define RT_HW_LCD_UPPER_MARGIN        10       /* Vertical back porch         */
#define RT_HW_LCD_LOWER_MARGIN        20       /* Vertical front porch        */
#define RT_HW_LCD_HSYNC_LEN           4        /* Horizontal synchronization  */
#define RT_HW_LCD_VSYNC_LEN           8        /* Vertical synchronization    */

#define RT_HW_LCD_CONN_TYPE           RK_DISPLAY_CONNECTOR_DSI
#define RT_HW_LCD_BUS_FORMAT          MEDIA_BUS_FMT_RGB888_1X24
#define RT_HW_LCD_DSI_LANES           4
#define RT_HW_LCD_VMODE_FLAG          DSI_CLOCK_NON_CONTINUOUS
#define RT_HW_LCD_INIT_CMD_TYPE       CMD_TYPE_DEFAULT
#define RT_HW_LCD_DISPLAY_MODE        DISPLAY_CMD_MODE //DISPLAY_VIDEO_MODE  // DISPLAY_CMD_MODE
#define RT_HW_LCD_AREA_DISPLAY        ENABLE_AREA_DISPLAY

#define RT_HW_LCD_XACT_ALIGN          1080
#define RT_HW_LCD_YACT_ALIGN          1
#define RT_HW_LCD_XPOS_ALIGN          1
#define RT_HW_LCD_YPOS_ALIGN          2

const static struct rockchip_cmd cmd_on[] =
{
    /* Sleep Out */
    {0x05, 0x05, 0x01, {0x11}},
    /* FD Setting */
    {0x29, 0x00, 0x03, {0xf0, 0x5a, 0x5a}},
    {0x23, 0x00, 0x02, {0xb0, 0x01}},
    {0x23, 0x00, 0x02, {0xcd, 0x01}},
    {0x29, 0x14, 0x03, {0xf0, 0xa5, 0xa5}},
    /* 4. Common Setting */
    /* 4.1 TE(Vync) ON/OFF */
    {0x29, 0x00, 0x03, {0x9f, 0xa5, 0xa5}},
    {0x15, 0x00, 0x02, {0x35, 0x00}},
    {0x29, 0x00, 0x03, {0x9f, 0x5a, 0x5a}},
    /* 4.2 MIC Setting */
    {0x29, 0x00, 0x03, {0xf0, 0x5a, 0x5a}},
    {0x29, 0x00, 0x08, {0xeb, 0x17, 0x41, 0x92, 0x0e, 0x10, 0x82, 0x5a}},
    {0x29, 0x00, 0x03, {0xf0, 0xa5, 0xa5}},
    /* 4.3 CASET/PASET Setting */
    {0x39, 0x00, 0x05, {0x2a, 0x00, 0x00, 0x04, 0x37}},
    {0x39, 0x00, 0x05, {0x2b, 0x00, 0x00, 0x09, 0x23}},
    /* 4.4 TSP H_sync Setting */
    {0x29, 0x00, 0x03, {0xf0, 0x5a, 0x5a}},
    {0x23, 0x00, 0x02, {0xb0, 0x09}},
    {0x29, 0x00, 0x03, {0xe8, 0x10, 0x30}},
    {0x29, 0x00, 0x03, {0xf0, 0xa5, 0xa5}},
    /* 4.5 ESD improvement Setting */
    {0x29, 0x00, 0x03, {0xfc, 0x5a, 0x5a}},
    {0x23, 0x00, 0x02, {0xb0, 0x01}},
    {0x23, 0x00, 0x02, {0xe3, 0x88}},
    {0x23, 0x00, 0x02, {0xb0, 0x07}},
    {0x23, 0x00, 0x02, {0xed, 0x67}},
    {0x29, 0x00, 0x03, {0xfc, 0xa5, 0xa5}},
    /* 4.6 FFC Setting (MIPI CLK 529MHz) */
    {0x29, 0x00, 0x03, {0xf0, 0x5a, 0x5a}},
    {
        0x29, 0x00, 0x16, {
            0xdf, 0x09, 0x30, 0x95, 0x45, 0x18, 0x05, 0x00,
            0x28, 0x00, 0x2e, 0x4f, 0x7a, 0x77, 0x10, 0x3d,
            0x73, 0x00, 0xff, 0x01, 0x8b, 0x08
        }
    },
    {0x23, 0x00, 0x02, {0xb0, 0x19}},
    {0x29, 0x00, 0x06, {0xdf, 0x0b, 0x0a, 0x00, 0x01, 0x40}},
    {0x29, 0x3c, 0x03, {0xf0, 0xa5, 0xa5}},
    /* Memory access & Image Data Write(2Ch/3Ch) */
    /* 5. Brightness Control */
    /* 5.1 Dimming Setting */
    {0x29, 0x00, 0x03, {0xf0, 0x5a, 0x5a}},
    {0x23, 0x00, 0x02, {0xb0, 0x07}},
    {0x23, 0x00, 0x02, {0xb7, 0x01}},
    {0x29, 0x00, 0x03, {0xf0, 0xa5, 0xa5}},
    {0x15, 0x00, 0x02, {0x53, 0x28}},
    {0x39, 0x00, 0x03, {0x51, 0x03, 0xff}},
    /* 5.2 ACL Mode */
    {0x15, 0x00, 0x02, {0x55, 0x00}},
    {0x29, 0x00, 0x03, {0xf0, 0x5a, 0x5a}},
    {0x23, 0x00, 0x02, {0xb0, 0xde}},
    {0x23, 0x00, 0x02, {0xb9, 0x00}},
    {0x29, 0x00, 0x03, {0xf0, 0xa5, 0xa5}},
    /* 9. SEED Control */
    /* 9.2 SEED CRC ON */
    {0x15, 0x00, 0x02, {0x81, 0x90}},
    {0x29, 0x00, 0x03, {0xf0, 0x5a, 0x5a}},
    {0x23, 0x00, 0x02, {0xb0, 0x02}},
    {
        0x29, 0x00, 0x16, {
            0xb1, 0xb4, 0x02, 0x04, 0x05, 0xff, 0x02, 0x00,
            0x00, 0xff, 0x00, 0xff, 0xff, 0xf0, 0x00, 0xf0,
            0xe0, 0xe1, 0x18, 0xff, 0xf3, 0xf8
        }
    },
    {0x29, 0x00, 0x03, {0xb1, 0x00, 0x00}},
    {0x29, 0x00, 0x03, {0xf0, 0xa5, 0xa5}},
    /* 9.4 SEED TCS ON */
    {0x29, 0x00, 0x03, {0xf0, 0x5a, 0x5a}},
    {0x23, 0x00, 0x02, {0xb0, 0x23}},
    {0x23, 0x00, 0x02, {0xb3, 0x91}},
    {0x23, 0x00, 0x02, {0x83, 0x80}},
    {0x23, 0x00, 0x03, {0xb3, 0x00, 0xc0}},
    {0x29, 0x00, 0x03, {0xf0, 0xa5, 0xa5}},
    /* Display On */
    {0x29, 0x00, 0x03, {0x9f, 0xa5, 0xa5}},
    {0x05, 0x00, 0x01, {0x29}},
    {0x29, 0x00, 0x03, {0x9f, 0x5a, 0x5a}},
};

const static struct rockchip_cmd cmd_off[] =
{
    /* Display Off */
    {0x05, 0x14, 0x01, {28}},
    /* Sleep In */
    {0x05, 0x00, 0x01, {10}},
    /* VCI stabilization setting */
    {0x39, 0x00, 0x03, {0xf0, 0x5a, 0x5a}},
    {0x15, 0x00, 0x02, {0xb0, 0x05}},
    {0x15, 0x00, 0x02, {0xf4, 0x01}},
    {0x39, 0xa0, 0x03, {0xf0, 0xa5, 0xa5}},
};

#endif /* __SS_PANEL_CFG_H__ */
