

================================================================
== Vitis HLS Report for 'Block_entry3947_proc'
================================================================
* Date:           Sun Nov 13 22:40:38 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CORDIC_original
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.35 ns|  3.903 ns|     1.44 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       17|       17|  90.950 ns|  90.950 ns|   17|   17|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|     152|   1318|    -|
|FIFO             |        -|    -|     198|    136|    -|
|Instance         |        -|    -|     560|    484|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    120|    -|
|Register         |        -|    -|    1151|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|    2061|   2058|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------------+---------+----+-----+-----+-----+
    |          Instance         |         Module        | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------+-----------------------+---------+----+-----+-----+-----+
    |lshr_64ns_32ns_64_2_1_U35  |lshr_64ns_32ns_64_2_1  |        0|   0|  140|  121|    0|
    |lshr_64ns_32ns_64_2_1_U37  |lshr_64ns_32ns_64_2_1  |        0|   0|  140|  121|    0|
    |shl_64ns_32ns_64_2_1_U36   |shl_64ns_32ns_64_2_1   |        0|   0|  140|  121|    0|
    |shl_64ns_32ns_64_2_1_U38   |shl_64ns_32ns_64_2_1   |        0|   0|  140|  121|    0|
    +---------------------------+-----------------------+---------+----+-----+-----+-----+
    |Total                      |                       |        0|   0|  560|  484|    0|
    +---------------------------+-----------------------+---------+----+-----+-----+-----+

    * DSP: 
    +-----------------------------+-------------------------+-----------+
    |           Instance          |          Module         | Expression|
    +-----------------------------+-------------------------+-----------+
    |mul_mul_16s_10ns_26_4_1_U39  |mul_mul_16s_10ns_26_4_1  |    i0 * i1|
    +-----------------------------+-------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    +------------------------+---------+----+----+-----+------+-----+---------+
    |          Name          | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +------------------------+---------+----+----+-----+------+-----+---------+
    |outStream_r_fifo_U      |        0|  99|   0|    -|     1|   16|       16|
    |outStream_theta_fifo_U  |        0|  99|   0|    -|     1|   16|       16|
    +------------------------+---------+----+----+-----+------+-----+---------+
    |Total                   |        0| 198|   0|    0|     2|   32|       32|
    +------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +---------------------------+----------+----+----+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+----+----+------------+------------+
    |add_ln1150_1_fu_687_p2     |         +|   0|   0|  23|          16|           6|
    |add_ln1150_fu_585_p2       |         +|   0|   0|  23|          16|           6|
    |add_ln1159_1_fu_531_p2     |         +|   0|   0|  39|          32|           6|
    |add_ln1159_fu_501_p2       |         +|   0|   0|  39|          32|           6|
    |add_ln1170_1_fu_867_p2     |         +|   0|   0|   8|           8|           8|
    |add_ln1170_fu_831_p2       |         +|   0|   0|   8|           8|           8|
    |add_ln423_fu_333_p2        |         +|   0|   0|  23|          16|          16|
    |add_ln859_13_fu_250_p2     |         +|   0|   0|  23|          16|          16|
    |add_ln859_14_fu_274_p2     |         +|   0|   0|  16|          16|          16|
    |add_ln859_15_fu_278_p2     |         +|   0|   0|  16|          16|          16|
    |add_ln859_fu_238_p2        |         +|   0|   0|  23|          16|          16|
    |lsb_index_1_fu_511_p2      |         +|   0|   0|  39|          32|           6|
    |lsb_index_fu_481_p2        |         +|   0|   0|  39|          32|           6|
    |m_3_fu_753_p2              |         +|   0|   0|  71|          64|          64|
    |m_8_fu_785_p2              |         +|   0|   0|  71|          64|          64|
    |sub_ln1145_1_fu_463_p2     |         -|   0|   0|  39|           5|          32|
    |sub_ln1145_fu_405_p2       |         -|   0|   0|  39|           5|          32|
    |sub_ln1148_1_fu_526_p2     |         -|   0|   0|  13|           4|           5|
    |sub_ln1148_fu_496_p2       |         -|   0|   0|  13|           4|           5|
    |sub_ln1160_1_fu_536_p2     |         -|   0|   0|  39|           5|          32|
    |sub_ln1160_fu_506_p2       |         -|   0|   0|  39|           5|          32|
    |sub_ln1165_1_fu_862_p2     |         -|   0|   0|   8|           2|           8|
    |sub_ln1165_fu_826_p2       |         -|   0|   0|   8|           2|           8|
    |sub_ln859_7_fu_255_p2      |         -|   0|   0|  23|          16|          16|
    |sub_ln859_fu_233_p2        |         -|   0|   0|  23|          16|          16|
    |tmp_V_4_fu_360_p2          |         -|   0|   0|  23|           1|          16|
    |tmp_V_fu_355_p2            |         -|   0|   0|  23|           1|          16|
    |a_1_fu_668_p2              |       and|   0|   0|   2|           1|           1|
    |a_fu_566_p2                |       and|   0|   0|   2|           1|           1|
    |and_ln1150_1_fu_699_p2     |       and|   0|   0|   2|           1|           1|
    |and_ln1150_fu_597_p2       |       and|   0|   0|   2|           1|           1|
    |and_ln420_fu_323_p2        |       and|   0|   0|   2|           1|           1|
    |p_Result_17_fu_555_p2      |       and|   0|   0|  16|          16|          16|
    |p_Result_24_fu_657_p2      |       and|   0|   0|  16|          16|          16|
    |icmp_ln1136_1_fu_423_p2    |      icmp|   0|   0|  13|          16|           1|
    |icmp_ln1136_fu_365_p2      |      icmp|   0|   0|  13|          16|           1|
    |icmp_ln1147_1_fu_643_p2    |      icmp|   0|   0|  17|          31|           1|
    |icmp_ln1147_fu_541_p2      |      icmp|   0|   0|  17|          31|           1|
    |icmp_ln1148_1_fu_662_p2    |      icmp|   0|   0|  13|          16|           1|
    |icmp_ln1148_fu_560_p2      |      icmp|   0|   0|  13|          16|           1|
    |icmp_ln1159_1_fu_722_p2    |      icmp|   0|   0|  18|          32|           1|
    |icmp_ln1159_fu_620_p2      |      icmp|   0|   0|  18|          32|           1|
    |r_5_fu_312_p2              |      icmp|   0|   0|  11|           9|           1|
    |lshr_ln1148_1_fu_651_p2    |      lshr|   0|  76|  49|           2|          16|
    |lshr_ln1148_fu_549_p2      |      lshr|   0|  76|  49|           2|          16|
    |ap_block_state1            |        or|   0|   0|   2|           1|           1|
    |ap_block_state8            |        or|   0|   0|   2|           1|           1|
    |ap_block_state9            |        or|   0|   0|   2|           1|           1|
    |or_ln1150_1_fu_705_p2      |        or|   0|   0|   2|           1|           1|
    |or_ln1150_fu_603_p2        |        or|   0|   0|   2|           1|           1|
    |or_ln420_fu_317_p2         |        or|   0|   0|   2|           1|           1|
    |m_2_fu_745_p3              |    select|   0|   0|  64|           1|          64|
    |m_7_fu_777_p3              |    select|   0|   0|  64|           1|          64|
    |r_V_fu_243_p3              |    select|   0|   0|  16|           1|          16|
    |select_ln1136_1_fu_902_p3  |    select|   0|   0|  32|           1|           1|
    |select_ln1136_fu_895_p3    |    select|   0|   0|  32|           1|           1|
    |select_ln1144_1_fu_816_p3  |    select|   0|   0|   7|           1|           7|
    |select_ln1144_fu_809_p3    |    select|   0|   0|   7|           1|           7|
    |select_ln859_13_fu_260_p3  |    select|   0|   0|  16|           1|          16|
    |select_ln859_14_fu_267_p3  |    select|   0|   0|   8|           1|           8|
    |tmp_V_7_fu_370_p3          |    select|   0|   0|  16|           1|          16|
    |tmp_V_9_fu_428_p3          |    select|   0|   0|  16|           1|          16|
    |xor_ln1150_1_fu_681_p2     |       xor|   0|   0|   2|           1|           2|
    |xor_ln1150_fu_579_p2       |       xor|   0|   0|   2|           1|           2|
    +---------------------------+----------+----+----+----+------------+------------+
    |Total                      |          |   0| 152|1318|         709|         782|
    +---------------------------+----------+----+----+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  93|         19|    1|         19|
    |ap_done    |   9|          2|    1|          2|
    |r          |   9|          2|   32|         64|
    |theta      |   9|          2|   32|         64|
    +-----------+----+-----------+-----+-----------+
    |Total      | 120|         25|   66|        149|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln1159_1_reg_1149     |  32|   0|   32|          0|
    |add_ln1159_reg_1123       |  32|   0|   32|          0|
    |add_ln423_reg_998         |  16|   0|   16|          0|
    |add_ln859_15_reg_976      |  16|   0|   16|          0|
    |ap_CS_fsm                 |  18|   0|   18|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |icmp_ln1136_1_reg_1073    |   1|   0|    1|          0|
    |icmp_ln1136_reg_1039      |   1|   0|    1|          0|
    |icmp_ln1159_1_reg_1196    |   1|   0|    1|          0|
    |icmp_ln1159_reg_1170      |   1|   0|    1|          0|
    |lsb_index_1_reg_1133      |  32|   0|   32|          0|
    |lsb_index_reg_1107        |  32|   0|   32|          0|
    |lshr_ln1159_1_reg_1221    |  64|   0|   64|          0|
    |lshr_ln1159_reg_1211      |  64|   0|   64|          0|
    |m_10_reg_1241             |  63|   0|   63|          0|
    |m_9_reg_1231              |  63|   0|   63|          0|
    |or_ln1150_1_i_reg_1185    |   1|   0|    2|          1|
    |or_ln_i_reg_1159          |   1|   0|    2|          1|
    |p_Repl2_s_reg_928         |   1|   0|    1|          0|
    |p_Result_19_reg_1236      |   1|   0|    1|          0|
    |p_Result_26_reg_1246      |   1|   0|    1|          0|
    |p_Result_29_reg_1010      |   1|   0|    1|          0|
    |p_Result_32_reg_1023      |   1|   0|    1|          0|
    |r_V_3_reg_946             |   9|   0|    9|          0|
    |r_V_4_reg_986             |  26|   0|   26|          0|
    |r_V_reg_961               |  16|   0|   16|          0|
    |r_preg                    |  32|   0|   32|          0|
    |select_ln1144_1_reg_1256  |   1|   0|    8|          7|
    |select_ln1144_reg_1251    |   1|   0|    8|          7|
    |select_ln859_13_reg_966   |  16|   0|   16|          0|
    |select_ln859_14_reg_971   |   9|   0|   16|          7|
    |shl_ln1160_1_reg_1226     |  64|   0|   64|          0|
    |shl_ln1160_reg_1216       |  64|   0|   64|          0|
    |sub_ln1145_1_reg_1085     |  32|   0|   32|          0|
    |sub_ln1145_reg_1051       |  32|   0|   32|          0|
    |sub_ln1148_1_reg_1144     |   5|   0|    5|          0|
    |sub_ln1148_reg_1118       |   5|   0|    5|          0|
    |sub_ln1160_1_reg_1154     |  32|   0|   32|          0|
    |sub_ln1160_reg_1128       |  32|   0|   32|          0|
    |theta_preg                |  32|   0|   32|          0|
    |tmp_23_reg_951            |   1|   0|    1|          0|
    |tmp_27_reg_1113           |  31|   0|   31|          0|
    |tmp_31_reg_1139           |  31|   0|   31|          0|
    |tmp_V_4_reg_1034          |  16|   0|   16|          0|
    |tmp_V_6_reg_1003          |  16|   0|   16|          0|
    |tmp_V_7_reg_1044          |  16|   0|   16|          0|
    |tmp_V_8_reg_1016          |  16|   0|   16|          0|
    |tmp_V_9_reg_1078          |  16|   0|   16|          0|
    |tmp_V_reg_1029            |  16|   0|   16|          0|
    |tmp_reg_941               |   9|   0|    9|          0|
    |trunc_ln1144_1_reg_1102   |   8|   0|    8|          0|
    |trunc_ln1144_reg_1068     |   8|   0|    8|          0|
    |trunc_ln1145_1_reg_1092   |  16|   0|   16|          0|
    |trunc_ln1145_reg_1058     |  16|   0|   16|          0|
    |trunc_ln1148_1_reg_1097   |   5|   0|    5|          0|
    |trunc_ln1148_reg_1063     |   5|   0|    5|          0|
    |trunc_ln809_1_reg_1266    |  32|   0|   32|          0|
    |trunc_ln809_reg_1261      |  32|   0|   32|          0|
    |trunc_ln874_reg_993       |   9|   0|    9|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |1151|   0| 1174|         23|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+--------------+-----+-----+------------+----------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  Block_entry3947_proc|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  Block_entry3947_proc|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  Block_entry3947_proc|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  Block_entry3947_proc|  return value|
|ap_continue   |   in|    1|  ap_ctrl_hs|  Block_entry3947_proc|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  Block_entry3947_proc|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  Block_entry3947_proc|  return value|
|p_read        |   in|   16|     ap_none|                p_read|        scalar|
|p_read1       |   in|   16|     ap_none|               p_read1|        scalar|
|p_read2       |   in|   16|     ap_none|               p_read2|        scalar|
|r             |  out|   32|      ap_vld|                     r|       pointer|
|r_ap_vld      |  out|    1|      ap_vld|                     r|       pointer|
|theta         |  out|   32|      ap_vld|                 theta|       pointer|
|theta_ap_vld  |  out|    1|      ap_vld|                 theta|       pointer|
+--------------+-----+-----+------------+----------------------+--------------+

