{
    "args": [
        "-o",
        "data_in_fifo",
        "--base_path",
        "D:\\FPGA_Competition\\FPGAprojects\\data_in_uart_control\\Bilinear_interpolation_prj\\ip",
        "--vlnv",
        {
            "vendor": "efinixinc.com",
            "library": "memory",
            "name": "efx_fifo_top",
            "version": "5.1"
        }
    ],
    "conf": {
        "SYNC_CLK": "0",
        "SYNC_STAGE": "2",
        "DEPTH_2": "12",
        "DATA_WIDTH": "24",
        "MODE": "\"FWFT\"",
        "OUTPUT_REG": "0",
        "PROG_FULL_ASSERT": "11",
        "PROGRAMMABLE_FULL": "\"STATIC_SINGLE\"",
        "PFN_INTERNAL": "10",
        "PEA_INTERNAL": "2",
        "PEN_INTERNAL": "3",
        "PROGRAMMABLE_EMPTY": "\"NONE\"",
        "OPTIONAL_FLAGS": "1",
        "PIPELINE_REG": "1",
        "FAMILY": "\"TITANIUM\"",
        "ASYM_WIDTH_RATIO": "4",
        "BYPASS_RESET_SYNC": "0",
        "ENDIANESS": "0"
    },
    "output": {
        "external_source_source": [
            "D:\\FPGA_Competition\\FPGAprojects\\data_in_uart_control\\Bilinear_interpolation_prj\\ip\\data_in_fifo\\data_in_fifo.v",
            "D:\\FPGA_Competition\\FPGAprojects\\data_in_uart_control\\Bilinear_interpolation_prj\\ip\\data_in_fifo\\data_in_fifo_tmpl.v",
            "D:\\FPGA_Competition\\FPGAprojects\\data_in_uart_control\\Bilinear_interpolation_prj\\ip\\data_in_fifo\\data_in_fifo_define.vh",
            "D:\\FPGA_Competition\\FPGAprojects\\data_in_uart_control\\Bilinear_interpolation_prj\\ip\\data_in_fifo\\data_in_fifo_tmpl.vhd"
        ],
        "external_example_example": [
            "D:\\FPGA_Competition\\FPGAprojects\\data_in_uart_control\\Bilinear_interpolation_prj\\ip\\data_in_fifo\\T20F256_devkit\\fifo_demo_top.v",
            "D:\\FPGA_Competition\\FPGAprojects\\data_in_uart_control\\Bilinear_interpolation_prj\\ip\\data_in_fifo\\T20F256_devkit\\fifo_demo_T20.sdc",
            "D:\\FPGA_Competition\\FPGAprojects\\data_in_uart_control\\Bilinear_interpolation_prj\\ip\\data_in_fifo\\T20F256_devkit\\efx_symmetric_width_fifo_top.v",
            "D:\\FPGA_Competition\\FPGAprojects\\data_in_uart_control\\Bilinear_interpolation_prj\\ip\\data_in_fifo\\T20F256_devkit\\data_in_fifo.v",
            "D:\\FPGA_Competition\\FPGAprojects\\data_in_uart_control\\Bilinear_interpolation_prj\\ip\\data_in_fifo\\T20F256_devkit\\data_in_fifo_define.vh",
            "D:\\FPGA_Competition\\FPGAprojects\\data_in_uart_control\\Bilinear_interpolation_prj\\ip\\data_in_fifo\\T20F256_devkit\\fifo_demo.peri.xml",
            "D:\\FPGA_Competition\\FPGAprojects\\data_in_uart_control\\Bilinear_interpolation_prj\\ip\\data_in_fifo\\T20F256_devkit\\fifo_demo.xml"
        ],
        "external_example_2": [
            "D:\\FPGA_Competition\\FPGAprojects\\data_in_uart_control\\Bilinear_interpolation_prj\\ip\\data_in_fifo\\Ti60F225_devkit\\fifo_demo_top.v",
            "D:\\FPGA_Competition\\FPGAprojects\\data_in_uart_control\\Bilinear_interpolation_prj\\ip\\data_in_fifo\\Ti60F225_devkit\\fifo_demo_Ti60.sdc",
            "D:\\FPGA_Competition\\FPGAprojects\\data_in_uart_control\\Bilinear_interpolation_prj\\ip\\data_in_fifo\\Ti60F225_devkit\\efx_symmetric_width_fifo_top.v",
            "D:\\FPGA_Competition\\FPGAprojects\\data_in_uart_control\\Bilinear_interpolation_prj\\ip\\data_in_fifo\\Ti60F225_devkit\\data_in_fifo.v",
            "D:\\FPGA_Competition\\FPGAprojects\\data_in_uart_control\\Bilinear_interpolation_prj\\ip\\data_in_fifo\\Ti60F225_devkit\\data_in_fifo_define.vh",
            "D:\\FPGA_Competition\\FPGAprojects\\data_in_uart_control\\Bilinear_interpolation_prj\\ip\\data_in_fifo\\Ti60F225_devkit\\fifo_demo.peri.xml",
            "D:\\FPGA_Competition\\FPGAprojects\\data_in_uart_control\\Bilinear_interpolation_prj\\ip\\data_in_fifo\\Ti60F225_devkit\\fifo_demo.xml"
        ],
        "external_testbench_testbench": [
            "D:\\FPGA_Competition\\FPGAprojects\\data_in_uart_control\\Bilinear_interpolation_prj\\ip\\data_in_fifo\\Testbench\\fifo_tb.sv",
            "D:\\FPGA_Competition\\FPGAprojects\\data_in_uart_control\\Bilinear_interpolation_prj\\ip\\data_in_fifo\\Testbench\\xrun.sh",
            "D:\\FPGA_Competition\\FPGAprojects\\data_in_uart_control\\Bilinear_interpolation_prj\\ip\\data_in_fifo\\Testbench\\msim.sh",
            "D:\\FPGA_Competition\\FPGAprojects\\data_in_uart_control\\Bilinear_interpolation_prj\\ip\\data_in_fifo\\Testbench\\flist",
            "D:\\FPGA_Competition\\FPGAprojects\\data_in_uart_control\\Bilinear_interpolation_prj\\ip\\data_in_fifo\\Testbench\\modelsim.do",
            "D:\\FPGA_Competition\\FPGAprojects\\data_in_uart_control\\Bilinear_interpolation_prj\\ip\\data_in_fifo\\Testbench\\data_in_fifo.v",
            "D:\\FPGA_Competition\\FPGAprojects\\data_in_uart_control\\Bilinear_interpolation_prj\\ip\\data_in_fifo\\Testbench\\data_in_fifo_define.vh"
        ]
    },
    "sw_version": "2023.2.307",
    "generated_date": "2024-10-05T12:58:27.076762"
}