<stg><name>bloom_arb_forwarder_Pipeline_INIT_LOOP</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i3 0, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc:0 %i_1 = load i3 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc:2 %icmp_ln398 = icmp_eq  i3 %i_1, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln398"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc:4 %add_ln398 = add i3 %i_1, i3 1

]]></Node>
<StgValue><ssdm name="add_ln398"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:5 %br_ln398 = br i1 %icmp_ln398, void %for.inc.split, void %while.cond.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln398"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:0 %specloopname_ln398 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln398"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
for.inc.split:1 %switch_ln400 = switch i3 %i_1, void %arrayidx160.case.4, i3 0, void %valid61.case.0, i3 1, void %valid61.case.1, i3 2, void %valid61.case.2, i3 3, void %valid61.case.3

]]></Node>
<StgValue><ssdm name="switch_ln400"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
<literal name="i_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
valid61.case.3:0 %store_ln400 = store i24 0, i24 %bloom_arb_forwarder_int_int_istream_ap_uint_32_5_ostream_PACKED_HASH_DTYPE_40_reads_per_input_3

]]></Node>
<StgValue><ssdm name="store_ln400"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
<literal name="i_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
valid61.case.3:1 %store_ln402 = store i1 0, i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_5_ostream_PACKED_HASH_DTYPE_40_xbar_7

]]></Node>
<StgValue><ssdm name="store_ln402"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
<literal name="i_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
valid61.case.3:2 %br_ln402 = br void %valid61.exit

]]></Node>
<StgValue><ssdm name="br_ln402"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
<literal name="i_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
valid61.case.2:0 %store_ln400 = store i24 0, i24 %bloom_arb_forwarder_int_int_istream_ap_uint_32_5_ostream_PACKED_HASH_DTYPE_40_reads_per_input_2

]]></Node>
<StgValue><ssdm name="store_ln400"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
<literal name="i_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
valid61.case.2:1 %store_ln402 = store i1 0, i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_5_ostream_PACKED_HASH_DTYPE_40_xbar_6

]]></Node>
<StgValue><ssdm name="store_ln402"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
<literal name="i_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
valid61.case.2:2 %br_ln402 = br void %valid61.exit

]]></Node>
<StgValue><ssdm name="br_ln402"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
<literal name="i_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
valid61.case.1:0 %store_ln400 = store i24 0, i24 %bloom_arb_forwarder_int_int_istream_ap_uint_32_5_ostream_PACKED_HASH_DTYPE_40_reads_per_input_1

]]></Node>
<StgValue><ssdm name="store_ln400"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
<literal name="i_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
valid61.case.1:1 %store_ln402 = store i1 0, i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_5_ostream_PACKED_HASH_DTYPE_40_xbar_5

]]></Node>
<StgValue><ssdm name="store_ln402"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
<literal name="i_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
valid61.case.1:2 %br_ln402 = br void %valid61.exit

]]></Node>
<StgValue><ssdm name="br_ln402"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
<literal name="i_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
valid61.case.0:0 %store_ln400 = store i24 0, i24 %bloom_arb_forwarder_int_int_istream_ap_uint_32_5_ostream_PACKED_HASH_DTYPE_40_reads_per_input

]]></Node>
<StgValue><ssdm name="store_ln400"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
<literal name="i_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
valid61.case.0:1 %store_ln402 = store i1 0, i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_5_ostream_PACKED_HASH_DTYPE_40_xbar

]]></Node>
<StgValue><ssdm name="store_ln402"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
<literal name="i_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
valid61.case.0:2 %br_ln402 = br void %valid61.exit

]]></Node>
<StgValue><ssdm name="br_ln402"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
<literal name="i_1" val="!0"/>
<literal name="i_1" val="!1"/>
<literal name="i_1" val="!2"/>
<literal name="i_1" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx160.case.4:0 %store_ln400 = store i24 0, i24 %bloom_arb_forwarder_int_int_istream_ap_uint_32_5_ostream_PACKED_HASH_DTYPE_40_reads_per_input_4

]]></Node>
<StgValue><ssdm name="store_ln400"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
<literal name="i_1" val="!0"/>
<literal name="i_1" val="!1"/>
<literal name="i_1" val="!2"/>
<literal name="i_1" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx160.case.4:1 %store_ln402 = store i1 0, i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_5_ostream_PACKED_HASH_DTYPE_40_xbar_8

]]></Node>
<StgValue><ssdm name="store_ln402"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
<literal name="i_1" val="!0"/>
<literal name="i_1" val="!1"/>
<literal name="i_1" val="!2"/>
<literal name="i_1" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
arrayidx160.case.4:2 %br_ln402 = br void %valid61.exit

]]></Node>
<StgValue><ssdm name="br_ln402"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
valid61.exit:0 %store_ln398 = store i3 %add_ln398, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln398"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
valid61.exit:1 %br_ln398 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln398"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0">
<![CDATA[
while.cond.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
