--------------------------------------------------------------------------------
Release 14.4 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml papilio_pro_top.twx papilio_pro_top.ncd -o
papilio_pro_top.twr papilio_pro_top.pcf

Design file:              papilio_pro_top.ncd
Physical constraint file: papilio_pro_top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clkgen_inst/clkin_i" PERIOD = 31.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clkgen_inst/clkin_i" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 21.250ns (period - (min low pulse limit / (low pulse / period)))
  Period: 31.250ns
  Low pulse: 15.625ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clkgen_inst/pll_base_inst/CLKIN1
  Logical resource: clkgen_inst/pll_base_inst/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: clkgen_inst/pll_base_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 21.250ns (period - (min high pulse limit / (high pulse / period)))
  Period: 31.250ns
  High pulse: 15.625ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clkgen_inst/pll_base_inst/CLKIN1
  Logical resource: clkgen_inst/pll_base_inst/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: clkgen_inst/pll_base_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 21.380ns (max period limit - period)
  Period: 31.250ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKIN)
  Physical resource: clkgen_inst/pll_base_inst/CLKIN1
  Logical resource: clkgen_inst/pll_base_inst/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: clkgen_inst/pll_base_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clkgen_inst/clk0" derived from  NET 
"clkgen_inst/clkin_i" PERIOD = 31.25 ns HIGH 50%;  divided by 3.00 to 10.417 nS 
  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 129325 paths analyzed, 9316 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.848ns.
--------------------------------------------------------------------------------

Paths for end point zpuino/core/exr_tos_6 (SLICE_X5Y11.A5), 112 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               zpuino/core/prefr_tosSource_3 (FF)
  Destination:          zpuino/core/exr_tos_6 (FF)
  Requirement:          10.416ns
  Data Path Delay:      9.815ns (Levels of Logic = 5)
  Clock Path Skew:      0.076ns (0.696 - 0.620)
  Source Clock:         sysclk rising at 0.000ns
  Destination Clock:    sysclk rising at 10.416ns
  Clock Uncertainty:    0.109ns

  Clock Uncertainty:          0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.205ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: zpuino/core/prefr_tosSource_3 to zpuino/core/exr_tos_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y20.DQ      Tcko                  0.525   zpuino/core/prefr_tosSource<3>
                                                       zpuino/core/prefr_tosSource_3
    SLICE_X7Y24.B2       net (fanout=118)      1.975   zpuino/core/prefr_tosSource<3>
    SLICE_X7Y24.B        Tilo                  0.259   zpuino/core/Mmux_w_tos1051
                                                       zpuino/core/Mmux_w_tos13521
    SLICE_X7Y24.A6       net (fanout=1)        0.414   zpuino/core/Mmux_w_tos1352
    SLICE_X7Y24.A        Tilo                  0.259   zpuino/core/Mmux_w_tos1051
                                                       zpuino/core/Mmux_w_tos103111
    SLICE_X3Y41.C3       net (fanout=30)       2.638   zpuino/core/Mmux_w_tos10311
    SLICE_X3Y41.C        Tilo                  0.259   sram_inst/wb_dat_o<7>
                                                       zpuino/core/Mmux_w_tos1294
    SLICE_X5Y11.B6       net (fanout=1)        2.624   zpuino/core/Mmux_w_tos1294
    SLICE_X5Y11.B        Tilo                  0.259   zpuino/core/exr_tos<7>
                                                       zpuino/core/Mmux_w_tos12912
    SLICE_X5Y11.A5       net (fanout=1)        0.230   zpuino/core/Mmux_w_tos12912
    SLICE_X5Y11.CLK      Tas                   0.373   zpuino/core/exr_tos<7>
                                                       zpuino/core/Mmux_w_tos12913
                                                       zpuino/core/exr_tos_6
    -------------------------------------------------  ---------------------------
    Total                                      9.815ns (1.934ns logic, 7.881ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.720ns (requirement - (data path - clock path skew + uncertainty))
  Source:               zpuino/core/prefr_tosSource_4 (FF)
  Destination:          zpuino/core/exr_tos_6 (FF)
  Requirement:          10.416ns
  Data Path Delay:      9.661ns (Levels of Logic = 4)
  Clock Path Skew:      0.074ns (0.696 - 0.622)
  Source Clock:         sysclk rising at 0.000ns
  Destination Clock:    sysclk rising at 10.416ns
  Clock Uncertainty:    0.109ns

  Clock Uncertainty:          0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.205ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: zpuino/core/prefr_tosSource_4 to zpuino/core/exr_tos_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y20.AQ      Tcko                  0.525   zpuino/core/decr_tosSource<4>
                                                       zpuino/core/prefr_tosSource_4
    SLICE_X7Y24.A1       net (fanout=41)       2.494   zpuino/core/prefr_tosSource<4>
    SLICE_X7Y24.A        Tilo                  0.259   zpuino/core/Mmux_w_tos1051
                                                       zpuino/core/Mmux_w_tos103111
    SLICE_X3Y41.C3       net (fanout=30)       2.638   zpuino/core/Mmux_w_tos10311
    SLICE_X3Y41.C        Tilo                  0.259   sram_inst/wb_dat_o<7>
                                                       zpuino/core/Mmux_w_tos1294
    SLICE_X5Y11.B6       net (fanout=1)        2.624   zpuino/core/Mmux_w_tos1294
    SLICE_X5Y11.B        Tilo                  0.259   zpuino/core/exr_tos<7>
                                                       zpuino/core/Mmux_w_tos12912
    SLICE_X5Y11.A5       net (fanout=1)        0.230   zpuino/core/Mmux_w_tos12912
    SLICE_X5Y11.CLK      Tas                   0.373   zpuino/core/exr_tos<7>
                                                       zpuino/core/Mmux_w_tos12913
                                                       zpuino/core/exr_tos_6
    -------------------------------------------------  ---------------------------
    Total                                      9.661ns (1.675ns logic, 7.986ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               zpuino/core/exr_state_FSM_FFd4 (FF)
  Destination:          zpuino/core/exr_tos_6 (FF)
  Requirement:          10.416ns
  Data Path Delay:      9.590ns (Levels of Logic = 4)
  Clock Path Skew:      0.017ns (0.696 - 0.679)
  Source Clock:         sysclk rising at 0.000ns
  Destination Clock:    sysclk rising at 10.416ns
  Clock Uncertainty:    0.109ns

  Clock Uncertainty:          0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.205ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: zpuino/core/exr_state_FSM_FFd4 to zpuino/core/exr_tos_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y10.CQ      Tcko                  0.525   zpuino/core/exr_state_FSM_FFd4
                                                       zpuino/core/exr_state_FSM_FFd4
    SLICE_X7Y24.A2       net (fanout=51)       2.423   zpuino/core/exr_state_FSM_FFd4
    SLICE_X7Y24.A        Tilo                  0.259   zpuino/core/Mmux_w_tos1051
                                                       zpuino/core/Mmux_w_tos103111
    SLICE_X3Y41.C3       net (fanout=30)       2.638   zpuino/core/Mmux_w_tos10311
    SLICE_X3Y41.C        Tilo                  0.259   sram_inst/wb_dat_o<7>
                                                       zpuino/core/Mmux_w_tos1294
    SLICE_X5Y11.B6       net (fanout=1)        2.624   zpuino/core/Mmux_w_tos1294
    SLICE_X5Y11.B        Tilo                  0.259   zpuino/core/exr_tos<7>
                                                       zpuino/core/Mmux_w_tos12912
    SLICE_X5Y11.A5       net (fanout=1)        0.230   zpuino/core/Mmux_w_tos12912
    SLICE_X5Y11.CLK      Tas                   0.373   zpuino/core/exr_tos<7>
                                                       zpuino/core/Mmux_w_tos12913
                                                       zpuino/core/exr_tos_6
    -------------------------------------------------  ---------------------------
    Total                                      9.590ns (1.675ns logic, 7.915ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------

Paths for end point sram_inst/wb_dat_o_1 (SLICE_X3Y32.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sram_inst/ctrl/captured_1 (FF)
  Destination:          sram_inst/wb_dat_o_1 (FF)
  Requirement:          5.208ns
  Data Path Delay:      3.820ns (Levels of Logic = 0)
  Clock Path Skew:      -0.665ns (0.647 - 1.312)
  Source Clock:         sysclk falling at 5.208ns
  Destination Clock:    sysclk rising at 10.416ns
  Clock Uncertainty:    0.109ns

  Clock Uncertainty:          0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.205ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sram_inst/ctrl/captured_1 to sram_inst/wb_dat_o_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y47.Q4      Tickq                 1.778   sram_inst/ctrl/captured<1>
                                                       sram_inst/ctrl/captured_1
    SLICE_X3Y32.BX       net (fanout=2)        1.928   sram_inst/ctrl/captured<1>
    SLICE_X3Y32.CLK      Tdick                 0.114   sram_inst/wb_dat_o<3>
                                                       sram_inst/wb_dat_o_1
    -------------------------------------------------  ---------------------------
    Total                                      3.820ns (1.892ns logic, 1.928ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------

Paths for end point sram_inst/ctrl/r_address_4 (OLOGIC_X3Y3.OCE), 47 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sram_inst/ctrl/r_req_addr_q_18 (FF)
  Destination:          sram_inst/ctrl/r_address_4 (FF)
  Requirement:          10.416ns
  Data Path Delay:      10.200ns (Levels of Logic = 4)
  Clock Path Skew:      0.516ns (1.188 - 0.672)
  Source Clock:         sysclk rising at 0.000ns
  Destination Clock:    sysclk rising at 10.416ns
  Clock Uncertainty:    0.109ns

  Clock Uncertainty:          0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.205ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sram_inst/ctrl/r_req_addr_q_18 to sram_inst/ctrl/r_address_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y30.AMUX     Tshcko                0.518   sram_inst/ctrl/r_req_addr_q<21>
                                                       sram_inst/ctrl/r_req_addr_q_18
    SLICE_X3Y31.C4       net (fanout=3)        1.198   sram_inst/ctrl/r_req_addr_q<18>
    SLICE_X3Y31.C        Tilo                  0.259   sram_inst/ctrl/r_act_row<6>
                                                       sram_inst/ctrl/r_act_row[11]_addr_row[11]_equal_74_o124
    SLICE_X0Y34.A3       net (fanout=6)        1.452   sram_inst/ctrl/r_act_row[11]_addr_row[11]_equal_74_o123
    SLICE_X0Y34.A        Tilo                  0.254   sram_inst/ctrl/_n0611_inv1
                                                       sram_inst/ctrl/r_rd_pending_r_act_ba[1]_AND_1659_o1
    SLICE_X0Y34.D3       net (fanout=3)        0.376   sram_inst/ctrl/r_rd_pending_r_act_ba[1]_AND_1659_o
    SLICE_X0Y34.D        Tilo                  0.254   sram_inst/ctrl/_n0611_inv1
                                                       sram_inst/ctrl/_n0611_inv1
    SLICE_X0Y34.C5       net (fanout=1)        0.418   sram_inst/ctrl/_n0611_inv1
    SLICE_X0Y34.C        Tilo                  0.255   sram_inst/ctrl/_n0611_inv1
                                                       sram_inst/ctrl/_n0611_inv3
    OLOGIC_X3Y3.OCE      net (fanout=22)       4.207   sram_inst/ctrl/_n0611_inv
    OLOGIC_X3Y3.CLK0     Tooceck               1.009   sram_inst/ctrl/r_address<4>
                                                       sram_inst/ctrl/r_address_4
    -------------------------------------------------  ---------------------------
    Total                                     10.200ns (2.549ns logic, 7.651ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sram_inst/ctrl/r_act_row_7 (FF)
  Destination:          sram_inst/ctrl/r_address_4 (FF)
  Requirement:          10.416ns
  Data Path Delay:      9.840ns (Levels of Logic = 4)
  Clock Path Skew:      0.515ns (1.188 - 0.673)
  Source Clock:         sysclk rising at 0.000ns
  Destination Clock:    sysclk rising at 10.416ns
  Clock Uncertainty:    0.109ns

  Clock Uncertainty:          0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.205ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sram_inst/ctrl/r_act_row_7 to sram_inst/ctrl/r_address_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y31.DQ       Tcko                  0.476   sram_inst/ctrl/r_act_row<7>
                                                       sram_inst/ctrl/r_act_row_7
    SLICE_X0Y30.A1       net (fanout=1)        1.162   sram_inst/ctrl/r_act_row<7>
    SLICE_X0Y30.A        Tilo                  0.254   sram_inst/ctrl/r_rd_pending
                                                       sram_inst/ctrl/r_act_row[11]_addr_row[11]_equal_74_o123
    SLICE_X0Y34.A1       net (fanout=6)        1.175   sram_inst/ctrl/r_act_row[11]_addr_row[11]_equal_74_o122
    SLICE_X0Y34.A        Tilo                  0.254   sram_inst/ctrl/_n0611_inv1
                                                       sram_inst/ctrl/r_rd_pending_r_act_ba[1]_AND_1659_o1
    SLICE_X0Y34.D3       net (fanout=3)        0.376   sram_inst/ctrl/r_rd_pending_r_act_ba[1]_AND_1659_o
    SLICE_X0Y34.D        Tilo                  0.254   sram_inst/ctrl/_n0611_inv1
                                                       sram_inst/ctrl/_n0611_inv1
    SLICE_X0Y34.C5       net (fanout=1)        0.418   sram_inst/ctrl/_n0611_inv1
    SLICE_X0Y34.C        Tilo                  0.255   sram_inst/ctrl/_n0611_inv1
                                                       sram_inst/ctrl/_n0611_inv3
    OLOGIC_X3Y3.OCE      net (fanout=22)       4.207   sram_inst/ctrl/_n0611_inv
    OLOGIC_X3Y3.CLK0     Tooceck               1.009   sram_inst/ctrl/r_address<4>
                                                       sram_inst/ctrl/r_address_4
    -------------------------------------------------  ---------------------------
    Total                                      9.840ns (2.502ns logic, 7.338ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sram_inst/ctrl/r_act_row_1 (FF)
  Destination:          sram_inst/ctrl/r_address_4 (FF)
  Requirement:          10.416ns
  Data Path Delay:      9.699ns (Levels of Logic = 4)
  Clock Path Skew:      0.515ns (1.188 - 0.673)
  Source Clock:         sysclk rising at 0.000ns
  Destination Clock:    sysclk rising at 10.416ns
  Clock Uncertainty:    0.109ns

  Clock Uncertainty:          0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.205ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sram_inst/ctrl/r_act_row_1 to sram_inst/ctrl/r_address_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y31.CQ       Tcko                  0.476   sram_inst/ctrl/r_act_row<7>
                                                       sram_inst/ctrl/r_act_row_1
    SLICE_X3Y31.C2       net (fanout=1)        0.739   sram_inst/ctrl/r_act_row<1>
    SLICE_X3Y31.C        Tilo                  0.259   sram_inst/ctrl/r_act_row<6>
                                                       sram_inst/ctrl/r_act_row[11]_addr_row[11]_equal_74_o124
    SLICE_X0Y34.A3       net (fanout=6)        1.452   sram_inst/ctrl/r_act_row[11]_addr_row[11]_equal_74_o123
    SLICE_X0Y34.A        Tilo                  0.254   sram_inst/ctrl/_n0611_inv1
                                                       sram_inst/ctrl/r_rd_pending_r_act_ba[1]_AND_1659_o1
    SLICE_X0Y34.D3       net (fanout=3)        0.376   sram_inst/ctrl/r_rd_pending_r_act_ba[1]_AND_1659_o
    SLICE_X0Y34.D        Tilo                  0.254   sram_inst/ctrl/_n0611_inv1
                                                       sram_inst/ctrl/_n0611_inv1
    SLICE_X0Y34.C5       net (fanout=1)        0.418   sram_inst/ctrl/_n0611_inv1
    SLICE_X0Y34.C        Tilo                  0.255   sram_inst/ctrl/_n0611_inv1
                                                       sram_inst/ctrl/_n0611_inv3
    OLOGIC_X3Y3.OCE      net (fanout=22)       4.207   sram_inst/ctrl/_n0611_inv
    OLOGIC_X3Y3.CLK0     Tooceck               1.009   sram_inst/ctrl/r_address<4>
                                                       sram_inst/ctrl/r_address_4
    -------------------------------------------------  ---------------------------
    Total                                      9.699ns (2.507ns logic, 7.192ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "clkgen_inst/clk0" derived from
 NET "clkgen_inst/clkin_i" PERIOD = 31.25 ns HIGH 50%;
 divided by 3.00 to 10.417 nS  

--------------------------------------------------------------------------------

Paths for end point zpuino/core/cache/tagmem/Mram_RAM (RAMB8_X1Y8.DIBDI8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.315ns (requirement - (clock path skew + uncertainty - data path))
  Source:               zpuino/core/cache/save_addr_21 (FF)
  Destination:          zpuino/core/cache/tagmem/Mram_RAM (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.317ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.077 - 0.075)
  Source Clock:         sysclk rising at 0.000ns
  Destination Clock:    sysclk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: zpuino/core/cache/save_addr_21 to zpuino/core/cache/tagmem/Mram_RAM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y17.DQ      Tcko                  0.198   zpuino/core/cache/save_addr<21>
                                                       zpuino/core/cache/save_addr_21
    RAMB8_X1Y8.DIBDI8    net (fanout=3)        0.141   zpuino/core/cache/save_addr<21>
    RAMB8_X1Y8.CLKBRDCLK Trckd_DIB   (-Th)     0.022   zpuino/core/cache/tagmem/Mram_RAM
                                                       zpuino/core/cache/tagmem/Mram_RAM
    -------------------------------------------------  ---------------------------
    Total                                      0.317ns (0.176ns logic, 0.141ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------

Paths for end point uart_inst/fifo_instance/Mram_memory (RAMB16_X0Y26.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.342ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_inst/rx_inst/datao_0 (FF)
  Destination:          uart_inst/fifo_instance/Mram_memory (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.342ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sysclk rising at 0.000ns
  Destination Clock:    sysclk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uart_inst/rx_inst/datao_0 to uart_inst/fifo_instance/Mram_memory
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y52.AQ       Tcko                  0.198   uart_inst/rx_inst/datao<3>
                                                       uart_inst/rx_inst/datao_0
    RAMB16_X0Y26.DIA0    net (fanout=1)        0.197   uart_inst/rx_inst/datao<0>
    RAMB16_X0Y26.CLKA    Trckd_DIA   (-Th)     0.053   uart_inst/fifo_instance/Mram_memory
                                                       uart_inst/fifo_instance/Mram_memory
    -------------------------------------------------  ---------------------------
    Total                                      0.342ns (0.145ns logic, 0.197ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------

Paths for end point slot1/zspiclk/pr/ck8_q (SLICE_X23Y55.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.362ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slot1/zspiclk/prescale_reset (FF)
  Destination:          slot1/zspiclk/pr/ck8_q (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.356ns (Levels of Logic = 0)
  Clock Path Skew:      -0.006ns (0.032 - 0.038)
  Source Clock:         sysclk rising at 0.000ns
  Destination Clock:    sysclk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slot1/zspiclk/prescale_reset to slot1/zspiclk/pr/ck8_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y52.AMUX    Tshcko                0.244   slot1/zspiclk/clk_i
                                                       slot1/zspiclk/prescale_reset
    SLICE_X23Y55.SR      net (fanout=6)        0.250   slot1/zspiclk/prescale_reset
    SLICE_X23Y55.CLK     Tcksr       (-Th)     0.138   slot1/zspiclk/pr/ck1024_q
                                                       slot1/zspiclk/pr/ck8_q
    -------------------------------------------------  ---------------------------
    Total                                      0.356ns (0.106ns logic, 0.250ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "clkgen_inst/clk0" derived from
 NET "clkgen_inst/clkin_i" PERIOD = 31.25 ns HIGH 50%;
 divided by 3.00 to 10.417 nS  

--------------------------------------------------------------------------------
Slack: 6.846ns (period - min period limit)
  Period: 10.416ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: zpuino/stack/stackram[0].stackmem/CLKA
  Logical resource: zpuino/stack/stackram[0].stackmem/CLKA
  Location pin: RAMB16_X0Y8.CLKA
  Clock network: sysclk
--------------------------------------------------------------------------------
Slack: 6.846ns (period - min period limit)
  Period: 10.416ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: zpuino/stack/stackram[0].stackmem/CLKB
  Logical resource: zpuino/stack/stackram[0].stackmem/CLKB
  Location pin: RAMB16_X0Y8.CLKB
  Clock network: sysclk
--------------------------------------------------------------------------------
Slack: 6.846ns (period - min period limit)
  Period: 10.416ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: prom/rom/Mram_RAM1/CLKA
  Logical resource: prom/rom/Mram_RAM1/CLKA
  Location pin: RAMB16_X0Y18.CLKA
  Clock network: sysclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clkgen_inst/clk1" derived from  NET 
"clkgen_inst/clkin_i" PERIOD = 31.25 ns HIGH 50%;  divided by 3.00 to 10.417 nS 
  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "clkgen_inst/clk1" derived from
 NET "clkgen_inst/clkin_i" PERIOD = 31.25 ns HIGH 50%;
 divided by 3.00 to 10.417 nS  

--------------------------------------------------------------------------------
Slack: 7.750ns (period - min period limit)
  Period: 10.416ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clkgen_inst/clk1_inst/I0
  Logical resource: clkgen_inst/clk1_inst/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: clkgen_inst/clk1
--------------------------------------------------------------------------------
Slack: 8.167ns (period - min period limit)
  Period: 10.416ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: DRAM_CLK_OBUF/CLK0
  Logical resource: sram_inst/ctrl/clock/CK0
  Location pin: OLOGIC_X0Y6.CLK0
  Clock network: sysclk_sram_we
--------------------------------------------------------------------------------
Slack: 8.376ns (period - min period limit)
  Period: 10.416ns
  Min period limit: 2.040ns (490.196MHz) (Tockper)
  Physical resource: DRAM_CLK_OBUF/CLK1
  Logical resource: sram_inst/ctrl/clock/CK1
  Location pin: OLOGIC_X0Y6.CLK1
  Clock network: sysclk_sram_we
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for clkgen_inst/clkin_i
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clkgen_inst/clkin_i            |     31.250ns|     10.000ns|     29.544ns|            0|            0|            0|       129325|
| clkgen_inst/clk0              |     10.417ns|      9.848ns|          N/A|            0|            0|       129325|            0|
| clkgen_inst/clk1              |     10.417ns|      2.666ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    9.848|    4.594|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 129325 paths, 0 nets, and 15019 connections

Design statistics:
   Minimum period:  10.000ns{1}   (Maximum frequency: 100.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun May  5 11:56:29 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 442 MB



