
*** Running vivado
    with args -log Processor.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Processor.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source Processor.tcl -notrace
Command: synth_design -top Processor -part xc7k480tffv1156-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k480t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k480t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13696
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1302.820 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Processor' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/Processor.vhd:15]
INFO: [Synth 8-3491] module 'chars_to_ascii_array' declared at 'E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/chars_to_ascii_array.vhd:7' bound to instance 'chars_to_asciis' of component 'chars_to_ascii_array' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/Processor.vhd:169]
INFO: [Synth 8-638] synthesizing module 'chars_to_ascii_array' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/chars_to_ascii_array.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'chars_to_ascii_array' (1#1) [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/chars_to_ascii_array.vhd:17]
INFO: [Synth 8-3491] module 'generate_A' declared at 'E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_A.vhd:7' bound to instance 'generate_Matrix_A' of component 'generate_A' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/Processor.vhd:180]
INFO: [Synth 8-638] synthesizing module 'generate_A' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_A.vhd:17]
	Parameter data_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'random_generator' declared at 'E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/random_generator.vhd:5' bound to instance 'random_number' of component 'random_generator' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_A.vhd:30]
INFO: [Synth 8-638] synthesizing module 'random_generator' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/random_generator.vhd:15]
	Parameter data_width bound to: 8 - type: integer 
WARNING: [Synth 8-614] signal 'run' is read in the process but is not in the sensitivity list [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/random_generator.vhd:22]
WARNING: [Synth 8-614] signal 'seed' is read in the process but is not in the sensitivity list [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/random_generator.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'random_generator' (2#1) [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/random_generator.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'generate_A' (3#1) [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_A.vhd:17]
INFO: [Synth 8-3491] module 'generate_s' declared at 'E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_s.vhd:7' bound to instance 'generate_Matrix_S' of component 'generate_s' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/Processor.vhd:217]
INFO: [Synth 8-638] synthesizing module 'generate_s' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_s.vhd:16]
	Parameter data_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'random_generator' declared at 'E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/random_generator.vhd:5' bound to instance 'random_number' of component 'random_generator' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_s.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'generate_s' (4#1) [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_s.vhd:16]
INFO: [Synth 8-3491] module 'generate_e' declared at 'E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_e.vhd:7' bound to instance 'generate_Matrix_E' of component 'generate_e' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/Processor.vhd:235]
INFO: [Synth 8-638] synthesizing module 'generate_e' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_e.vhd:16]
	Parameter data_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'random_generator' declared at 'E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/random_generator.vhd:5' bound to instance 'random_number' of component 'random_generator' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_e.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'generate_e' (5#1) [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_e.vhd:16]
INFO: [Synth 8-3491] module 'generate_B' declared at 'E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_B.vhd:7' bound to instance 'generate_Matrix_B' of component 'generate_B' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/Processor.vhd:253]
INFO: [Synth 8-638] synthesizing module 'generate_B' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_B.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'generate_B' (6#1) [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_B.vhd:28]
INFO: [Synth 8-3491] module 'generate_UV' declared at 'E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_UV.vhd:7' bound to instance 'generate_Cells_UV' of component 'generate_UV' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/Processor.vhd:369]
INFO: [Synth 8-638] synthesizing module 'generate_UV' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_UV.vhd:29]
	Parameter data_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'random_generator' declared at 'E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/random_generator.vhd:5' bound to instance 'random_number' of component 'random_generator' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_UV.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'generate_UV' (7#1) [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_UV.vhd:29]
INFO: [Synth 8-3491] module 'ascii_array_to_chars' declared at 'E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/ascii_array_to_chars.vhd:6' bound to instance 'ascii_to_chars' of component 'ascii_array_to_chars' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/Processor.vhd:438]
INFO: [Synth 8-638] synthesizing module 'ascii_array_to_chars' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/ascii_array_to_chars.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'ascii_array_to_chars' (8#1) [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/ascii_array_to_chars.vhd:17]
