<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml myVGA.twx myVGA.ncd -o myVGA.twr myVGA.pcf -ucf
constraints.ucf

</twCmdLine><twDesign>myVGA.ncd</twDesign><twDesignPath>myVGA.ncd</twDesignPath><twPCF>myVGA.pcf</twPCF><twPcfPath>myVGA.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="tqg144"><twDevName>xc6slx9</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_1 = PERIOD &quot;clk&quot; 16.666 ns HIGH 50 %;" ScopeName="">TS_1 = PERIOD TIMEGRP &quot;clk&quot; 16.666 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_1 = PERIOD TIMEGRP &quot;clk&quot; 16.666 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="8.666" period="16.666" constraintValue="8.333" deviceLimit="4.000" physResource="clockManager/dcm_sp_inst/CLKIN" logResource="clockManager/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="clockManager/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="8" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="8.666" period="16.666" constraintValue="8.333" deviceLimit="4.000" physResource="clockManager/dcm_sp_inst/CLKIN" logResource="clockManager/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="clockManager/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tdcmper_CLKIN" slack="13.096" period="16.666" constraintValue="16.666" deviceLimit="3.570" freqLimit="280.112" physResource="clockManager/dcm_sp_inst/CLKIN" logResource="clockManager/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="clockManager/dcm_sp_inst_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_2 = PERIOD &quot;vgaClk&quot; 40 ns HIGH 50 %;" ScopeName="">TS_2 = PERIOD TIMEGRP &quot;vgaClk&quot; 40 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>0.405</twMinPer></twConstHead><twPinLimitRpt anchorID="11"><twPinLimitBanner>Component Switching Limit Checks: TS_2 = PERIOD TIMEGRP &quot;vgaClk&quot; 40 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="12" type="MINPERIOD" name="Tcp" slack="39.595" period="40.000" constraintValue="40.000" deviceLimit="0.405" freqLimit="2469.136" physResource="hCount&lt;3&gt;/CLK" logResource="hCount_0/CK" locationPin="SLICE_X0Y34.CLK" clockNet="vgaClk"/><twPinLimit anchorID="13" type="MINPERIOD" name="Tcp" slack="39.595" period="40.000" constraintValue="40.000" deviceLimit="0.405" freqLimit="2469.136" physResource="hCount&lt;3&gt;/CLK" logResource="hCount_1/CK" locationPin="SLICE_X0Y34.CLK" clockNet="vgaClk"/><twPinLimit anchorID="14" type="MINPERIOD" name="Tcp" slack="39.595" period="40.000" constraintValue="40.000" deviceLimit="0.405" freqLimit="2469.136" physResource="hCount&lt;3&gt;/CLK" logResource="hCount_2/CK" locationPin="SLICE_X0Y34.CLK" clockNet="vgaClk"/></twPinLimitRpt></twConst><twConst anchorID="15" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_1 = PERIOD &quot;clk&quot; 16.666 ns HIGH 50 %;" ScopeName="">TS_clockManager_clk0 = PERIOD TIMEGRP &quot;clockManager_clk0&quot; TS_1 HIGH 50%;</twConstName><twItemCnt>23</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>23</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.373</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dInternal_6 (ILOGIC_X1Y60.CE0), 1 path
</twPathRptBanner><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.293</twSlack><twSrc BELType="FF">state_FSM_FFd6</twSrc><twDest BELType="FF">dInternal_6</twDest><twTotPathDel>4.740</twTotPathDel><twClkSkew dest = "1.043" src = "0.541">-0.502</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>state_FSM_FFd6</twSrc><twDest BELType='FF'>dInternal_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X23Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dcmClk</twSrcClk><twPathDel><twSite>SLICE_X23Y33.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>state_FSM_FFd8</twComp><twBEL>state_FSM_FFd6</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y60.CE0</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">3.798</twDelInfo><twComp>state_FSM_FFd6</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y60.CLK0</twSite><twDelType>Tice0ck</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>dInternal&lt;6&gt;</twComp><twBEL>dInternal_6</twBEL></twPathDel><twLogDel>0.942</twLogDel><twRouteDel>3.798</twRouteDel><twTotDel>4.740</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">dcmClk</twDestClk><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dInternal_7 (ILOGIC_X1Y61.CE0), 1 path
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.293</twSlack><twSrc BELType="FF">state_FSM_FFd6</twSrc><twDest BELType="FF">dInternal_7</twDest><twTotPathDel>4.740</twTotPathDel><twClkSkew dest = "1.043" src = "0.541">-0.502</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>state_FSM_FFd6</twSrc><twDest BELType='FF'>dInternal_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X23Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dcmClk</twSrcClk><twPathDel><twSite>SLICE_X23Y33.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>state_FSM_FFd8</twComp><twBEL>state_FSM_FFd6</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y61.CE0</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">3.798</twDelInfo><twComp>state_FSM_FFd6</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y61.CLK0</twSite><twDelType>Tice0ck</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>dInternal&lt;7&gt;</twComp><twBEL>dInternal_7</twBEL></twPathDel><twLogDel>0.942</twLogDel><twRouteDel>3.798</twRouteDel><twTotDel>4.740</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">dcmClk</twDestClk><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dInternal_4 (ILOGIC_X2Y60.CE0), 1 path
</twPathRptBanner><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.385</twSlack><twSrc BELType="FF">state_FSM_FFd6</twSrc><twDest BELType="FF">dInternal_4</twDest><twTotPathDel>4.648</twTotPathDel><twClkSkew dest = "1.043" src = "0.541">-0.502</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>state_FSM_FFd6</twSrc><twDest BELType='FF'>dInternal_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X23Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dcmClk</twSrcClk><twPathDel><twSite>SLICE_X23Y33.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>state_FSM_FFd8</twComp><twBEL>state_FSM_FFd6</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X2Y60.CE0</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">3.706</twDelInfo><twComp>state_FSM_FFd6</twComp></twPathDel><twPathDel><twSite>ILOGIC_X2Y60.CLK0</twSite><twDelType>Tice0ck</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>dInternal&lt;4&gt;</twComp><twBEL>dInternal_4</twBEL></twPathDel><twLogDel>0.942</twLogDel><twRouteDel>3.706</twRouteDel><twTotDel>4.648</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">dcmClk</twDestClk><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clockManager_clk0 = PERIOD TIMEGRP &quot;clockManager_clk0&quot; TS_1 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point state_FSM_FFd8 (SLICE_X23Y33.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.438</twSlack><twSrc BELType="FF">state_FSM_FFd8</twSrc><twDest BELType="FF">state_FSM_FFd8</twDest><twTotPathDel>0.438</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>state_FSM_FFd8</twSrc><twDest BELType='FF'>state_FSM_FFd8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.666">dcmClk</twSrcClk><twPathDel><twSite>SLICE_X23Y33.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>state_FSM_FFd8</twComp><twBEL>state_FSM_FFd8</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y33.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.025</twDelInfo><twComp>state_FSM_FFd8</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y33.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>state_FSM_FFd8</twComp><twBEL>state_FSM_FFd8-In1</twBEL><twBEL>state_FSM_FFd8</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.025</twRouteDel><twTotDel>0.438</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">dcmClk</twDestClk><twPctLog>94.3</twPctLog><twPctRoute>5.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point state_FSM_FFd3 (SLICE_X21Y32.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.443</twSlack><twSrc BELType="FF">state_FSM_FFd4</twSrc><twDest BELType="FF">state_FSM_FFd3</twDest><twTotPathDel>0.446</twTotPathDel><twClkSkew dest = "0.044" src = "0.041">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>state_FSM_FFd4</twSrc><twDest BELType='FF'>state_FSM_FFd3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X21Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.666">dcmClk</twSrcClk><twPathDel><twSite>SLICE_X21Y33.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>state_FSM_FFd3-In</twComp><twBEL>state_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y32.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.189</twDelInfo><twComp>state_FSM_FFd3-In</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y32.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>state_FSM_FFd2-In</twComp><twBEL>state_FSM_FFd3</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.189</twRouteDel><twTotDel>0.446</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">dcmClk</twDestClk><twPctLog>57.6</twPctLog><twPctRoute>42.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point state_FSM_FFd8 (SLICE_X23Y33.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.511</twSlack><twSrc BELType="FF">state_FSM_FFd9</twSrc><twDest BELType="FF">state_FSM_FFd8</twDest><twTotPathDel>0.511</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>state_FSM_FFd9</twSrc><twDest BELType='FF'>state_FSM_FFd8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.666">dcmClk</twSrcClk><twPathDel><twSite>SLICE_X23Y33.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>state_FSM_FFd8</twComp><twBEL>state_FSM_FFd9</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y33.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.052</twDelInfo><twComp>state_FSM_FFd9</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y33.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>state_FSM_FFd8</twComp><twBEL>state_FSM_FFd8-In1</twBEL><twBEL>state_FSM_FFd8</twBEL></twPathDel><twLogDel>0.459</twLogDel><twRouteDel>0.052</twRouteDel><twTotDel>0.511</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">dcmClk</twDestClk><twPctLog>89.8</twPctLog><twPctRoute>10.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="28"><twPinLimitBanner>Component Switching Limit Checks: TS_clockManager_clk0 = PERIOD TIMEGRP &quot;clockManager_clk0&quot; TS_1 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="29" type="MINPERIOD" name="Tbcper_I" slack="14.936" period="16.666" constraintValue="16.666" deviceLimit="1.730" freqLimit="578.035" physResource="clockManager/clkout1_buf/I0" logResource="clockManager/clkout1_buf/I0" locationPin="BUFGMUX_X2Y3.I0" clockNet="clockManager/clk0"/><twPinLimit anchorID="30" type="MINPERIOD" name="Tickper" slack="15.607" period="16.666" constraintValue="16.666" deviceLimit="1.059" freqLimit="944.287" physResource="dInternal&lt;0&gt;/CLK0" logResource="dInternal_0/CLK0" locationPin="ILOGIC_X10Y60.CLK0" clockNet="dcmClk"/><twPinLimit anchorID="31" type="MINPERIOD" name="Tickper" slack="15.607" period="16.666" constraintValue="16.666" deviceLimit="1.059" freqLimit="944.287" physResource="dInternal&lt;1&gt;/CLK0" logResource="dInternal_1/CLK0" locationPin="ILOGIC_X10Y61.CLK0" clockNet="dcmClk"/></twPinLimitRpt></twConst><twConst anchorID="32" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_1 = PERIOD &quot;clk&quot; 16.666 ns HIGH 50 %;" ScopeName="">TS_clockManager_clkfx = PERIOD TIMEGRP &quot;clockManager_clkfx&quot; TS_1 / 0.416666667         HIGH 50%;</twConstName><twItemCnt>831</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>108</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.154</twMinPer></twConstHead><twPathRptBanner iPaths="32" iCriticalPaths="0" sType="EndPoint">Paths for end point b_0 (SLICE_X0Y52.CE), 32 paths
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.844</twSlack><twSrc BELType="FF">vCount_2</twSrc><twDest BELType="FF">b_0</twDest><twTotPathDel>5.664</twTotPathDel><twClkSkew dest = "0.706" src = "0.661">-0.045</twClkSkew><twDelConst>39.998</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.999" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vCount_2</twSrc><twDest BELType='FF'>b_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X3Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vgaClk</twSrcClk><twPathDel><twSite>SLICE_X3Y23.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>vCount&lt;2&gt;</twComp><twBEL>vCount_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y13.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.242</twDelInfo><twComp>vCount&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>vs_OBUF</twComp><twBEL>GND_5_o_vCount[9]_LessThan_7_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y23.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>GND_5_o_vCount[9]_LessThan_7_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>videoON3</twComp><twBEL>videoON3</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y23.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>videoON3</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>videoON3</twComp><twBEL>videoON4</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y52.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.015</twDelInfo><twComp>videoON</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y52.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>b_2</twComp><twBEL>b_0</twBEL></twPathDel><twLogDel>1.444</twLogDel><twRouteDel>4.220</twRouteDel><twTotDel>5.664</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.998">vgaClk</twDestClk><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.896</twSlack><twSrc BELType="FF">vCount_3</twSrc><twDest BELType="FF">b_0</twDest><twTotPathDel>5.612</twTotPathDel><twClkSkew dest = "0.706" src = "0.661">-0.045</twClkSkew><twDelConst>39.998</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.999" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vCount_3</twSrc><twDest BELType='FF'>b_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X3Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vgaClk</twSrcClk><twPathDel><twSite>SLICE_X3Y24.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>vCount&lt;6&gt;</twComp><twBEL>vCount_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y13.C3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.190</twDelInfo><twComp>vCount&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>vs_OBUF</twComp><twBEL>GND_5_o_vCount[9]_LessThan_7_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y23.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>GND_5_o_vCount[9]_LessThan_7_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>videoON3</twComp><twBEL>videoON3</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y23.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>videoON3</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>videoON3</twComp><twBEL>videoON4</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y52.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.015</twDelInfo><twComp>videoON</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y52.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>b_2</twComp><twBEL>b_0</twBEL></twPathDel><twLogDel>1.444</twLogDel><twRouteDel>4.168</twRouteDel><twTotDel>5.612</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.998">vgaClk</twDestClk><twPctLog>25.7</twPctLog><twPctRoute>74.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.940</twSlack><twSrc BELType="FF">vCount_4</twSrc><twDest BELType="FF">b_0</twDest><twTotPathDel>5.568</twTotPathDel><twClkSkew dest = "0.706" src = "0.661">-0.045</twClkSkew><twDelConst>39.998</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.999" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vCount_4</twSrc><twDest BELType='FF'>b_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X3Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vgaClk</twSrcClk><twPathDel><twSite>SLICE_X3Y24.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>vCount&lt;6&gt;</twComp><twBEL>vCount_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y13.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.146</twDelInfo><twComp>vCount&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>vs_OBUF</twComp><twBEL>GND_5_o_vCount[9]_LessThan_7_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y23.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>GND_5_o_vCount[9]_LessThan_7_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>videoON3</twComp><twBEL>videoON3</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y23.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>videoON3</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>videoON3</twComp><twBEL>videoON4</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y52.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.015</twDelInfo><twComp>videoON</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y52.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>b_2</twComp><twBEL>b_0</twBEL></twPathDel><twLogDel>1.444</twLogDel><twRouteDel>4.124</twRouteDel><twTotDel>5.568</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.998">vgaClk</twDestClk><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="32" iCriticalPaths="0" sType="EndPoint">Paths for end point b_2 (SLICE_X0Y52.CE), 32 paths
</twPathRptBanner><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.880</twSlack><twSrc BELType="FF">vCount_2</twSrc><twDest BELType="FF">b_2</twDest><twTotPathDel>5.628</twTotPathDel><twClkSkew dest = "0.706" src = "0.661">-0.045</twClkSkew><twDelConst>39.998</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.999" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vCount_2</twSrc><twDest BELType='FF'>b_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X3Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vgaClk</twSrcClk><twPathDel><twSite>SLICE_X3Y23.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>vCount&lt;2&gt;</twComp><twBEL>vCount_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y13.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.242</twDelInfo><twComp>vCount&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>vs_OBUF</twComp><twBEL>GND_5_o_vCount[9]_LessThan_7_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y23.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>GND_5_o_vCount[9]_LessThan_7_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>videoON3</twComp><twBEL>videoON3</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y23.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>videoON3</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>videoON3</twComp><twBEL>videoON4</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y52.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.015</twDelInfo><twComp>videoON</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y52.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>b_2</twComp><twBEL>b_2</twBEL></twPathDel><twLogDel>1.408</twLogDel><twRouteDel>4.220</twRouteDel><twTotDel>5.628</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.998">vgaClk</twDestClk><twPctLog>25.0</twPctLog><twPctRoute>75.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.932</twSlack><twSrc BELType="FF">vCount_3</twSrc><twDest BELType="FF">b_2</twDest><twTotPathDel>5.576</twTotPathDel><twClkSkew dest = "0.706" src = "0.661">-0.045</twClkSkew><twDelConst>39.998</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.999" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vCount_3</twSrc><twDest BELType='FF'>b_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X3Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vgaClk</twSrcClk><twPathDel><twSite>SLICE_X3Y24.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>vCount&lt;6&gt;</twComp><twBEL>vCount_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y13.C3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.190</twDelInfo><twComp>vCount&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>vs_OBUF</twComp><twBEL>GND_5_o_vCount[9]_LessThan_7_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y23.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>GND_5_o_vCount[9]_LessThan_7_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>videoON3</twComp><twBEL>videoON3</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y23.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>videoON3</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>videoON3</twComp><twBEL>videoON4</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y52.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.015</twDelInfo><twComp>videoON</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y52.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>b_2</twComp><twBEL>b_2</twBEL></twPathDel><twLogDel>1.408</twLogDel><twRouteDel>4.168</twRouteDel><twTotDel>5.576</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.998">vgaClk</twDestClk><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.976</twSlack><twSrc BELType="FF">vCount_4</twSrc><twDest BELType="FF">b_2</twDest><twTotPathDel>5.532</twTotPathDel><twClkSkew dest = "0.706" src = "0.661">-0.045</twClkSkew><twDelConst>39.998</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.999" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vCount_4</twSrc><twDest BELType='FF'>b_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X3Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vgaClk</twSrcClk><twPathDel><twSite>SLICE_X3Y24.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>vCount&lt;6&gt;</twComp><twBEL>vCount_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y13.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.146</twDelInfo><twComp>vCount&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>vs_OBUF</twComp><twBEL>GND_5_o_vCount[9]_LessThan_7_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y23.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>GND_5_o_vCount[9]_LessThan_7_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>videoON3</twComp><twBEL>videoON3</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y23.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>videoON3</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>videoON3</twComp><twBEL>videoON4</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y52.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.015</twDelInfo><twComp>videoON</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y52.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>b_2</twComp><twBEL>b_2</twBEL></twPathDel><twLogDel>1.408</twLogDel><twRouteDel>4.124</twRouteDel><twTotDel>5.532</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.998">vgaClk</twDestClk><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="32" iCriticalPaths="0" sType="EndPoint">Paths for end point b_1 (SLICE_X0Y52.CE), 32 paths
</twPathRptBanner><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.899</twSlack><twSrc BELType="FF">vCount_2</twSrc><twDest BELType="FF">b_1</twDest><twTotPathDel>5.609</twTotPathDel><twClkSkew dest = "0.706" src = "0.661">-0.045</twClkSkew><twDelConst>39.998</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.999" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vCount_2</twSrc><twDest BELType='FF'>b_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X3Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vgaClk</twSrcClk><twPathDel><twSite>SLICE_X3Y23.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>vCount&lt;2&gt;</twComp><twBEL>vCount_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y13.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.242</twDelInfo><twComp>vCount&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>vs_OBUF</twComp><twBEL>GND_5_o_vCount[9]_LessThan_7_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y23.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>GND_5_o_vCount[9]_LessThan_7_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>videoON3</twComp><twBEL>videoON3</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y23.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>videoON3</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>videoON3</twComp><twBEL>videoON4</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y52.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.015</twDelInfo><twComp>videoON</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y52.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>b_2</twComp><twBEL>b_1</twBEL></twPathDel><twLogDel>1.389</twLogDel><twRouteDel>4.220</twRouteDel><twTotDel>5.609</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.998">vgaClk</twDestClk><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.951</twSlack><twSrc BELType="FF">vCount_3</twSrc><twDest BELType="FF">b_1</twDest><twTotPathDel>5.557</twTotPathDel><twClkSkew dest = "0.706" src = "0.661">-0.045</twClkSkew><twDelConst>39.998</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.999" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vCount_3</twSrc><twDest BELType='FF'>b_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X3Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vgaClk</twSrcClk><twPathDel><twSite>SLICE_X3Y24.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>vCount&lt;6&gt;</twComp><twBEL>vCount_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y13.C3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.190</twDelInfo><twComp>vCount&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>vs_OBUF</twComp><twBEL>GND_5_o_vCount[9]_LessThan_7_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y23.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>GND_5_o_vCount[9]_LessThan_7_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>videoON3</twComp><twBEL>videoON3</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y23.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>videoON3</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>videoON3</twComp><twBEL>videoON4</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y52.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.015</twDelInfo><twComp>videoON</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y52.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>b_2</twComp><twBEL>b_1</twBEL></twPathDel><twLogDel>1.389</twLogDel><twRouteDel>4.168</twRouteDel><twTotDel>5.557</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.998">vgaClk</twDestClk><twPctLog>25.0</twPctLog><twPctRoute>75.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.995</twSlack><twSrc BELType="FF">vCount_4</twSrc><twDest BELType="FF">b_1</twDest><twTotPathDel>5.513</twTotPathDel><twClkSkew dest = "0.706" src = "0.661">-0.045</twClkSkew><twDelConst>39.998</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.999" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vCount_4</twSrc><twDest BELType='FF'>b_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X3Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vgaClk</twSrcClk><twPathDel><twSite>SLICE_X3Y24.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>vCount&lt;6&gt;</twComp><twBEL>vCount_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y13.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.146</twDelInfo><twComp>vCount&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>vs_OBUF</twComp><twBEL>GND_5_o_vCount[9]_LessThan_7_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y23.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>GND_5_o_vCount[9]_LessThan_7_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>videoON3</twComp><twBEL>videoON3</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y23.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>videoON3</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>videoON3</twComp><twBEL>videoON4</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y52.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.015</twDelInfo><twComp>videoON</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y52.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>b_2</twComp><twBEL>b_1</twBEL></twPathDel><twLogDel>1.389</twLogDel><twRouteDel>4.124</twRouteDel><twTotDel>5.513</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.998">vgaClk</twDestClk><twPctLog>25.2</twPctLog><twPctRoute>74.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clockManager_clkfx = PERIOD TIMEGRP &quot;clockManager_clkfx&quot; TS_1 / 0.416666667
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vCount_0 (SLICE_X3Y23.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.436</twSlack><twSrc BELType="FF">vCount_0</twSrc><twDest BELType="FF">vCount_0</twDest><twTotPathDel>0.436</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>vCount_0</twSrc><twDest BELType='FF'>vCount_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="39.998">vgaClk</twSrcClk><twPathDel><twSite>SLICE_X3Y23.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>vCount&lt;2&gt;</twComp><twBEL>vCount_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y23.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.023</twDelInfo><twComp>vCount&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X3Y23.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>vCount&lt;2&gt;</twComp><twBEL>vCount_0_rstpot</twBEL><twBEL>vCount_0</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.023</twRouteDel><twTotDel>0.436</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.998">vgaClk</twDestClk><twPctLog>94.7</twPctLog><twPctRoute>5.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vCount_3 (SLICE_X3Y24.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.449</twSlack><twSrc BELType="FF">vCount_3</twSrc><twDest BELType="FF">vCount_3</twDest><twTotPathDel>0.449</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>vCount_3</twSrc><twDest BELType='FF'>vCount_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="39.998">vgaClk</twSrcClk><twPathDel><twSite>SLICE_X3Y24.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>vCount&lt;6&gt;</twComp><twBEL>vCount_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y24.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.036</twDelInfo><twComp>vCount&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X3Y24.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>vCount&lt;6&gt;</twComp><twBEL>vCount_3_rstpot</twBEL><twBEL>vCount_3</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.036</twRouteDel><twTotDel>0.449</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.998">vgaClk</twDestClk><twPctLog>92.0</twPctLog><twPctRoute>8.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vCount_1 (SLICE_X3Y23.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.484</twSlack><twSrc BELType="FF">vCount_1</twSrc><twDest BELType="FF">vCount_1</twDest><twTotPathDel>0.484</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>vCount_1</twSrc><twDest BELType='FF'>vCount_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="39.998">vgaClk</twSrcClk><twPathDel><twSite>SLICE_X3Y23.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>vCount&lt;2&gt;</twComp><twBEL>vCount_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y23.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.071</twDelInfo><twComp>vCount&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X3Y23.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>vCount&lt;2&gt;</twComp><twBEL>vCount_1_rstpot</twBEL><twBEL>vCount_1</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.071</twRouteDel><twTotDel>0.484</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.998">vgaClk</twDestClk><twPctLog>85.3</twPctLog><twPctRoute>14.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="57"><twPinLimitBanner>Component Switching Limit Checks: TS_clockManager_clkfx = PERIOD TIMEGRP &quot;clockManager_clkfx&quot; TS_1 / 0.416666667
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="58" type="MINPERIOD" name="Tbcper_I" slack="38.268" period="39.998" constraintValue="39.998" deviceLimit="1.730" freqLimit="578.035" physResource="clockManager/clkout2_buf/I0" logResource="clockManager/clkout2_buf/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="clockManager/clkfx"/><twPinLimit anchorID="59" type="MINPERIOD" name="Tcp" slack="39.593" period="39.998" constraintValue="39.998" deviceLimit="0.405" freqLimit="2469.136" physResource="hCount&lt;3&gt;/CLK" logResource="hCount_0/CK" locationPin="SLICE_X0Y34.CLK" clockNet="vgaClk"/><twPinLimit anchorID="60" type="MINPERIOD" name="Tcp" slack="39.593" period="39.998" constraintValue="39.998" deviceLimit="0.405" freqLimit="2469.136" physResource="hCount&lt;3&gt;/CLK" logResource="hCount_1/CK" locationPin="SLICE_X0Y34.CLK" clockNet="vgaClk"/></twPinLimitRpt></twConst><twConst anchorID="61" twConstType="OFFSETOUTDELAY" ><twConstHead uID="5"><twConstName UCFConstName="OFFSET = OUT 5.667 ns AFTER &quot;clk&quot;;" ScopeName="">OFFSET = OUT 5.667 ns AFTER COMP &quot;clk&quot;;</twConstName><twItemCnt>31</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>23</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>5.441</twMinOff></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point d&lt;5&gt; (P138.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="62"><twConstOffOut anchorID="63" twDataPathType="twDataPathMaxDelay"><twSlack>0.226</twSlack><twSrc BELType="FF">wr_l</twSrc><twDest BELType="PAD">d&lt;5&gt;</twDest><twClkDel>-0.169</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>wr_l_OBUF</twClkDest><twDataDel>5.335</twDataDel><twDataSrc>wr_l_OBUF</twDataSrc><twDataDest>d&lt;5&gt;</twDataDest><twOff>5.667</twOff><twOffSrc>clk</twOffSrc><twOffDest>d&lt;5&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>wr_l</twDest><twLogLvls>4</twLogLvls><twSrcSite>P84.PAD</twSrcSite><twPathDel><twSite>P84.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clockManager/clkin1_buf</twBEL><twBEL>ProtoComp32.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.923</twDelInfo><twComp>clockManager/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>clockManager/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.580</twDelInfo><twComp>clockManager/dcm_sp_inst</twComp><twBEL>clockManager/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>clockManager/clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>clockManager/clkout1_buf</twComp><twBEL>clockManager/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y55.CLK</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>dcmClk</twComp></twPathDel><twLogDel>-4.470</twLogDel><twRouteDel>4.301</twRouteDel><twTotDel>-0.169</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>wr_l</twSrc><twDest BELType='PAD'>d&lt;5&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dcmClk</twSrcClk><twPathDel><twSite>SLICE_X16Y55.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>wr_l_OBUF</twComp><twBEL>wr_l</twBEL></twPathDel><twPathDel><twSite>P138.T</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">3.247</twDelInfo><twComp>wr_l_OBUF</twComp></twPathDel><twPathDel><twSite>P138.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">1.641</twDelInfo><twComp>d&lt;5&gt;</twComp><twBEL>d_5_IOBUF/OBUFT</twBEL><twBEL>d&lt;5&gt;</twBEL></twPathDel><twLogDel>2.088</twLogDel><twRouteDel>3.247</twRouteDel><twTotDel>5.335</twTotDel><twPctLog>39.1</twPctLog><twPctRoute>60.9</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="64"><twConstOffOut anchorID="65" twDataPathType="twDataPathMaxDelay"><twSlack>0.659</twSlack><twSrc BELType="FF">dInternal_5</twSrc><twDest BELType="PAD">d&lt;5&gt;</twDest><twClkDel>0.369</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>dInternal&lt;5&gt;</twClkDest><twDataDel>4.364</twDataDel><twDataSrc>dInternal&lt;5&gt;</twDataSrc><twDataDest>d&lt;5&gt;</twDataDest><twOff>5.667</twOff><twOffSrc>clk</twOffSrc><twOffDest>d&lt;5&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>dInternal_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>P84.PAD</twSrcSite><twPathDel><twSite>P84.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clockManager/clkin1_buf</twBEL><twBEL>ProtoComp32.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.923</twDelInfo><twComp>clockManager/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>clockManager/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.580</twDelInfo><twComp>clockManager/dcm_sp_inst</twComp><twBEL>clockManager/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>clockManager/clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>clockManager/clkout1_buf</twComp><twBEL>clockManager/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X2Y61.CLK0</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.669</twDelInfo><twComp>dcmClk</twComp></twPathDel><twLogDel>-4.470</twLogDel><twRouteDel>4.839</twRouteDel><twTotDel>0.369</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dInternal_5</twSrc><twDest BELType='PAD'>d&lt;5&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>ILOGIC_X2Y61.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dcmClk</twSrcClk><twPathDel><twSite>ILOGIC_X2Y61.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.992</twDelInfo><twComp>dInternal&lt;5&gt;</twComp><twBEL>dInternal_5</twBEL></twPathDel><twPathDel><twSite>P138.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.731</twDelInfo><twComp>dInternal&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>P138.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.641</twDelInfo><twComp>d&lt;5&gt;</twComp><twBEL>d_5_IOBUF/OBUFT</twBEL><twBEL>d&lt;5&gt;</twBEL></twPathDel><twLogDel>2.633</twLogDel><twRouteDel>1.731</twRouteDel><twTotDel>4.364</twTotDel><twPctLog>60.3</twPctLog><twPctRoute>39.7</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point d&lt;7&gt; (P142.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="66"><twConstOffOut anchorID="67" twDataPathType="twDataPathMaxDelay"><twSlack>0.434</twSlack><twSrc BELType="FF">wr_l</twSrc><twDest BELType="PAD">d&lt;7&gt;</twDest><twClkDel>-0.169</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>wr_l_OBUF</twClkDest><twDataDel>5.127</twDataDel><twDataSrc>wr_l_OBUF</twDataSrc><twDataDest>d&lt;7&gt;</twDataDest><twOff>5.667</twOff><twOffSrc>clk</twOffSrc><twOffDest>d&lt;7&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>wr_l</twDest><twLogLvls>4</twLogLvls><twSrcSite>P84.PAD</twSrcSite><twPathDel><twSite>P84.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clockManager/clkin1_buf</twBEL><twBEL>ProtoComp32.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.923</twDelInfo><twComp>clockManager/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>clockManager/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.580</twDelInfo><twComp>clockManager/dcm_sp_inst</twComp><twBEL>clockManager/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>clockManager/clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>clockManager/clkout1_buf</twComp><twBEL>clockManager/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y55.CLK</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>dcmClk</twComp></twPathDel><twLogDel>-4.470</twLogDel><twRouteDel>4.301</twRouteDel><twTotDel>-0.169</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>wr_l</twSrc><twDest BELType='PAD'>d&lt;7&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dcmClk</twSrcClk><twPathDel><twSite>SLICE_X16Y55.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>wr_l_OBUF</twComp><twBEL>wr_l</twBEL></twPathDel><twPathDel><twSite>P142.T</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">3.039</twDelInfo><twComp>wr_l_OBUF</twComp></twPathDel><twPathDel><twSite>P142.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">1.641</twDelInfo><twComp>d&lt;7&gt;</twComp><twBEL>d_7_IOBUF/OBUFT</twBEL><twBEL>d&lt;7&gt;</twBEL></twPathDel><twLogDel>2.088</twLogDel><twRouteDel>3.039</twRouteDel><twTotDel>5.127</twTotDel><twPctLog>40.7</twPctLog><twPctRoute>59.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="68"><twConstOffOut anchorID="69" twDataPathType="twDataPathMaxDelay"><twSlack>0.659</twSlack><twSrc BELType="FF">dInternal_7</twSrc><twDest BELType="PAD">d&lt;7&gt;</twDest><twClkDel>0.369</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>dInternal&lt;7&gt;</twClkDest><twDataDel>4.364</twDataDel><twDataSrc>dInternal&lt;7&gt;</twDataSrc><twDataDest>d&lt;7&gt;</twDataDest><twOff>5.667</twOff><twOffSrc>clk</twOffSrc><twOffDest>d&lt;7&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>dInternal_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>P84.PAD</twSrcSite><twPathDel><twSite>P84.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clockManager/clkin1_buf</twBEL><twBEL>ProtoComp32.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.923</twDelInfo><twComp>clockManager/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>clockManager/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.580</twDelInfo><twComp>clockManager/dcm_sp_inst</twComp><twBEL>clockManager/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>clockManager/clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>clockManager/clkout1_buf</twComp><twBEL>clockManager/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y61.CLK0</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.669</twDelInfo><twComp>dcmClk</twComp></twPathDel><twLogDel>-4.470</twLogDel><twRouteDel>4.839</twRouteDel><twTotDel>0.369</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dInternal_7</twSrc><twDest BELType='PAD'>d&lt;7&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>ILOGIC_X1Y61.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dcmClk</twSrcClk><twPathDel><twSite>ILOGIC_X1Y61.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.992</twDelInfo><twComp>dInternal&lt;7&gt;</twComp><twBEL>dInternal_7</twBEL></twPathDel><twPathDel><twSite>P142.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.731</twDelInfo><twComp>dInternal&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>P142.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.641</twDelInfo><twComp>d&lt;7&gt;</twComp><twBEL>d_7_IOBUF/OBUFT</twBEL><twBEL>d&lt;7&gt;</twBEL></twPathDel><twLogDel>2.633</twLogDel><twRouteDel>1.731</twRouteDel><twTotDel>4.364</twTotDel><twPctLog>60.3</twPctLog><twPctRoute>39.7</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point d&lt;6&gt; (P141.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="70"><twConstOffOut anchorID="71" twDataPathType="twDataPathMaxDelay"><twSlack>0.434</twSlack><twSrc BELType="FF">wr_l</twSrc><twDest BELType="PAD">d&lt;6&gt;</twDest><twClkDel>-0.169</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>wr_l_OBUF</twClkDest><twDataDel>5.127</twDataDel><twDataSrc>wr_l_OBUF</twDataSrc><twDataDest>d&lt;6&gt;</twDataDest><twOff>5.667</twOff><twOffSrc>clk</twOffSrc><twOffDest>d&lt;6&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>wr_l</twDest><twLogLvls>4</twLogLvls><twSrcSite>P84.PAD</twSrcSite><twPathDel><twSite>P84.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clockManager/clkin1_buf</twBEL><twBEL>ProtoComp32.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.923</twDelInfo><twComp>clockManager/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>clockManager/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.580</twDelInfo><twComp>clockManager/dcm_sp_inst</twComp><twBEL>clockManager/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>clockManager/clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>clockManager/clkout1_buf</twComp><twBEL>clockManager/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y55.CLK</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>dcmClk</twComp></twPathDel><twLogDel>-4.470</twLogDel><twRouteDel>4.301</twRouteDel><twTotDel>-0.169</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>wr_l</twSrc><twDest BELType='PAD'>d&lt;6&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dcmClk</twSrcClk><twPathDel><twSite>SLICE_X16Y55.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>wr_l_OBUF</twComp><twBEL>wr_l</twBEL></twPathDel><twPathDel><twSite>P141.T</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">3.039</twDelInfo><twComp>wr_l_OBUF</twComp></twPathDel><twPathDel><twSite>P141.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">1.641</twDelInfo><twComp>d&lt;6&gt;</twComp><twBEL>d_6_IOBUF/OBUFT</twBEL><twBEL>d&lt;6&gt;</twBEL></twPathDel><twLogDel>2.088</twLogDel><twRouteDel>3.039</twRouteDel><twTotDel>5.127</twTotDel><twPctLog>40.7</twPctLog><twPctRoute>59.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="72"><twConstOffOut anchorID="73" twDataPathType="twDataPathMaxDelay"><twSlack>0.721</twSlack><twSrc BELType="FF">dInternal_6</twSrc><twDest BELType="PAD">d&lt;6&gt;</twDest><twClkDel>0.369</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>dInternal&lt;6&gt;</twClkDest><twDataDel>4.302</twDataDel><twDataSrc>dInternal&lt;6&gt;</twDataSrc><twDataDest>d&lt;6&gt;</twDataDest><twOff>5.667</twOff><twOffSrc>clk</twOffSrc><twOffDest>d&lt;6&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>dInternal_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>P84.PAD</twSrcSite><twPathDel><twSite>P84.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clockManager/clkin1_buf</twBEL><twBEL>ProtoComp32.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.923</twDelInfo><twComp>clockManager/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>clockManager/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.580</twDelInfo><twComp>clockManager/dcm_sp_inst</twComp><twBEL>clockManager/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>clockManager/clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>clockManager/clkout1_buf</twComp><twBEL>clockManager/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y60.CLK0</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.669</twDelInfo><twComp>dcmClk</twComp></twPathDel><twLogDel>-4.470</twLogDel><twRouteDel>4.839</twRouteDel><twTotDel>0.369</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dInternal_6</twSrc><twDest BELType='PAD'>d&lt;6&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>ILOGIC_X1Y60.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dcmClk</twSrcClk><twPathDel><twSite>ILOGIC_X1Y60.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.992</twDelInfo><twComp>dInternal&lt;6&gt;</twComp><twBEL>dInternal_6</twBEL></twPathDel><twPathDel><twSite>P141.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.669</twDelInfo><twComp>dInternal&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>P141.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.641</twDelInfo><twComp>d&lt;6&gt;</twComp><twBEL>d_6_IOBUF/OBUFT</twBEL><twBEL>d&lt;6&gt;</twBEL></twPathDel><twLogDel>2.633</twLogDel><twRouteDel>1.669</twRouteDel><twTotDel>4.302</twTotDel><twPctLog>61.2</twPctLog><twPctRoute>38.8</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: OFFSET = OUT 5.667 ns AFTER COMP &quot;clk&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point b&lt;1&gt; (P5.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="74"><twConstOffOut anchorID="75" twDataPathType="twDataPathMinDelay"><twSlack>1.071</twSlack><twSrc BELType="FF">b_1</twSrc><twDest BELType="PAD">b&lt;1&gt;</twDest><twClkDel>-0.233</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>b_2</twClkDest><twDataDel>1.979</twDataDel><twDataSrc>b_2</twDataSrc><twDataDest>b&lt;1&gt;</twDataDest><twOff>5.667</twOff><twOffSrc>clk</twOffSrc><twOffDest>b&lt;1&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.999" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.675</twClkUncert><twClkPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>b_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>P84.PAD</twSrcSite><twPathDel><twSite>P84.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clockManager/clkin1_buf</twBEL><twBEL>ProtoComp32.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.239</twDelInfo><twComp>clockManager/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.366</twDelInfo><twComp>clockManager/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">-3.132</twDelInfo><twComp>clockManager/dcm_sp_inst</twComp><twBEL>clockManager/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.231</twDelInfo><twComp>clockManager/clkfx</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>clockManager/clkout2_buf</twComp><twBEL>clockManager/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y52.CLK</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>vgaClk</twComp></twPathDel><twLogDel>-2.630</twLogDel><twRouteDel>2.397</twRouteDel><twTotDel>-0.233</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>b_1</twSrc><twDest BELType='PAD'>b&lt;1&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vgaClk</twSrcClk><twPathDel><twSite>SLICE_X0Y52.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>b_2</twComp><twBEL>b_1</twBEL></twPathDel><twPathDel><twSite>P5.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.046</twDelInfo><twComp>b_1</twComp></twPathDel><twPathDel><twSite>P5.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>b&lt;1&gt;</twComp><twBEL>b_1_OBUF</twBEL><twBEL>b&lt;1&gt;</twBEL></twPathDel><twLogDel>0.933</twLogDel><twRouteDel>1.046</twRouteDel><twTotDel>1.979</twTotDel><twPctLog>47.1</twPctLog><twPctRoute>52.9</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point r&lt;1&gt; (P11.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="76"><twConstOffOut anchorID="77" twDataPathType="twDataPathMinDelay"><twSlack>1.132</twSlack><twSrc BELType="FF">r_1</twSrc><twDest BELType="PAD">r&lt;1&gt;</twDest><twClkDel>-0.292</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>g_2</twClkDest><twDataDel>2.099</twDataDel><twDataSrc>g_2</twDataSrc><twDataDest>r&lt;1&gt;</twDataDest><twOff>5.667</twOff><twOffSrc>clk</twOffSrc><twOffDest>r&lt;1&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.999" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.675</twClkUncert><twClkPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>r_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>P84.PAD</twSrcSite><twPathDel><twSite>P84.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clockManager/clkin1_buf</twBEL><twBEL>ProtoComp32.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.239</twDelInfo><twComp>clockManager/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.366</twDelInfo><twComp>clockManager/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">-3.132</twDelInfo><twComp>clockManager/dcm_sp_inst</twComp><twBEL>clockManager/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.231</twDelInfo><twComp>clockManager/clkfx</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>clockManager/clkout2_buf</twComp><twBEL>clockManager/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y45.CLK</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>vgaClk</twComp></twPathDel><twLogDel>-2.630</twLogDel><twRouteDel>2.338</twRouteDel><twTotDel>-0.292</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>r_1</twSrc><twDest BELType='PAD'>r&lt;1&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vgaClk</twSrcClk><twPathDel><twSite>SLICE_X0Y45.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>g_2</twComp><twBEL>r_1</twBEL></twPathDel><twPathDel><twSite>P11.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>r_1</twComp></twPathDel><twPathDel><twSite>P11.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>r&lt;1&gt;</twComp><twBEL>r_1_OBUF</twBEL><twBEL>r&lt;1&gt;</twBEL></twPathDel><twLogDel>0.933</twLogDel><twRouteDel>1.166</twRouteDel><twTotDel>2.099</twTotDel><twPctLog>44.4</twPctLog><twPctRoute>55.6</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point b&lt;0&gt; (P6.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="78"><twConstOffOut anchorID="79" twDataPathType="twDataPathMinDelay"><twSlack>1.156</twSlack><twSrc BELType="FF">b_0</twSrc><twDest BELType="PAD">b&lt;0&gt;</twDest><twClkDel>-0.233</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>b_2</twClkDest><twDataDel>2.064</twDataDel><twDataSrc>b_2</twDataSrc><twDataDest>b&lt;0&gt;</twDataDest><twOff>5.667</twOff><twOffSrc>clk</twOffSrc><twOffDest>b&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.999" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.675</twClkUncert><twClkPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>b_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>P84.PAD</twSrcSite><twPathDel><twSite>P84.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clockManager/clkin1_buf</twBEL><twBEL>ProtoComp32.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.239</twDelInfo><twComp>clockManager/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.366</twDelInfo><twComp>clockManager/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">-3.132</twDelInfo><twComp>clockManager/dcm_sp_inst</twComp><twBEL>clockManager/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.231</twDelInfo><twComp>clockManager/clkfx</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>clockManager/clkout2_buf</twComp><twBEL>clockManager/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y52.CLK</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>vgaClk</twComp></twPathDel><twLogDel>-2.630</twLogDel><twRouteDel>2.397</twRouteDel><twTotDel>-0.233</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>b_0</twSrc><twDest BELType='PAD'>b&lt;0&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vgaClk</twSrcClk><twPathDel><twSite>SLICE_X0Y52.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>b_2</twComp><twBEL>b_0</twBEL></twPathDel><twPathDel><twSite>P6.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>b_0</twComp></twPathDel><twPathDel><twSite>P6.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>b&lt;0&gt;</twComp><twBEL>b_0_OBUF</twBEL><twBEL>b&lt;0&gt;</twBEL></twPathDel><twLogDel>0.933</twLogDel><twRouteDel>1.131</twRouteDel><twTotDel>2.064</twTotDel><twPctLog>45.2</twPctLog><twPctRoute>54.8</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="80" twConstType="OFFSETINDELAY" ><twConstHead uID="6"><twConstName UCFConstName="OFFSET = IN 9 ns VALID 9.5 ns BEFORE &quot;clk&quot;;" ScopeName="">OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP &quot;clk&quot;;</twConstName><twItemCnt>21</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>21</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>4.937</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point state_FSM_FFd5 (SLICE_X23Y33.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="81"><twConstOffIn anchorID="82" twDataPathType="twDataPathMaxDelay"><twSlack>4.063</twSlack><twSrc BELType="PAD">txe_l</twSrc><twDest BELType="FF">state_FSM_FFd5</twDest><twClkDel>-0.303</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>state_FSM_FFd8</twClkDest><twOff>9.000</twOff><twOffSrc>txe_l</twOffSrc><twOffDest>clk</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>txe_l</twSrc><twDest BELType='FF'>state_FSM_FFd5</twDest><twLogLvls>2</twLogLvls><twSrcSite>P102.PAD</twSrcSite><twPathDel><twSite>P102.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.310</twDelInfo><twComp>txe_l</twComp><twBEL>txe_l</twBEL><twBEL>txe_l_IBUF</twBEL><twBEL>ProtoComp32.IMUX.2</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y33.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">2.727</twDelInfo><twComp>txe_l_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y33.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.322</twDelInfo><twComp>state_FSM_FFd8</twComp><twBEL>state_FSM_FFd5-In1</twBEL><twBEL>state_FSM_FFd5</twBEL></twPathDel><twLogDel>1.632</twLogDel><twRouteDel>2.727</twRouteDel><twTotDel>4.359</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">dcmClk</twDestClk><twPctLog>37.4</twPctLog><twPctRoute>62.6</twPctRoute></twDataPath><twClkPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>state_FSM_FFd5</twDest><twLogLvls>4</twLogLvls><twSrcSite>P84.PAD</twSrcSite><twPathDel><twSite>P84.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clockManager/clkin1_buf</twBEL><twBEL>ProtoComp32.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.696</twDelInfo><twComp>clockManager/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>clockManager/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.700</twDelInfo><twComp>clockManager/dcm_sp_inst</twComp><twBEL>clockManager/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>clockManager/clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>clockManager/clkout1_buf</twComp><twBEL>clockManager/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y33.CLK</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>dcmClk</twComp></twPathDel><twLogDel>-3.714</twLogDel><twRouteDel>3.411</twRouteDel><twTotDel>-0.303</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point state_FSM_FFd4 (SLICE_X21Y33.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="83"><twConstOffIn anchorID="84" twDataPathType="twDataPathMaxDelay"><twSlack>4.090</twSlack><twSrc BELType="PAD">txe_l</twSrc><twDest BELType="FF">state_FSM_FFd4</twDest><twClkDel>-0.303</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>state_FSM_FFd3-In</twClkDest><twOff>9.000</twOff><twOffSrc>txe_l</twOffSrc><twOffDest>clk</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>txe_l</twSrc><twDest BELType='FF'>state_FSM_FFd4</twDest><twLogLvls>2</twLogLvls><twSrcSite>P102.PAD</twSrcSite><twPathDel><twSite>P102.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.310</twDelInfo><twComp>txe_l</twComp><twBEL>txe_l</twBEL><twBEL>txe_l_IBUF</twBEL><twBEL>ProtoComp32.IMUX.2</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y33.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">2.700</twDelInfo><twComp>txe_l_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y33.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.322</twDelInfo><twComp>state_FSM_FFd3-In</twComp><twBEL>state_FSM_FFd4_rstpot</twBEL><twBEL>state_FSM_FFd4</twBEL></twPathDel><twLogDel>1.632</twLogDel><twRouteDel>2.700</twRouteDel><twTotDel>4.332</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">dcmClk</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDataPath><twClkPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>state_FSM_FFd4</twDest><twLogLvls>4</twLogLvls><twSrcSite>P84.PAD</twSrcSite><twPathDel><twSite>P84.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clockManager/clkin1_buf</twBEL><twBEL>ProtoComp32.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.696</twDelInfo><twComp>clockManager/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>clockManager/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.700</twDelInfo><twComp>clockManager/dcm_sp_inst</twComp><twBEL>clockManager/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>clockManager/clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>clockManager/clkout1_buf</twComp><twBEL>clockManager/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y33.CLK</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>dcmClk</twComp></twPathDel><twLogDel>-3.714</twLogDel><twRouteDel>3.411</twRouteDel><twTotDel>-0.303</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point state_FSM_FFd8 (SLICE_X23Y33.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="85"><twConstOffIn anchorID="86" twDataPathType="twDataPathMaxDelay"><twSlack>4.101</twSlack><twSrc BELType="PAD">rxf_l</twSrc><twDest BELType="FF">state_FSM_FFd8</twDest><twClkDel>-0.303</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>state_FSM_FFd8</twClkDest><twOff>9.000</twOff><twOffSrc>rxf_l</twOffSrc><twOffDest>clk</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>rxf_l</twSrc><twDest BELType='FF'>state_FSM_FFd8</twDest><twLogLvls>2</twLogLvls><twSrcSite>P99.PAD</twSrcSite><twPathDel><twSite>P99.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.310</twDelInfo><twComp>rxf_l</twComp><twBEL>rxf_l</twBEL><twBEL>rxf_l_IBUF</twBEL><twBEL>ProtoComp32.IMUX.1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y33.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">2.689</twDelInfo><twComp>rxf_l_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y33.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.322</twDelInfo><twComp>state_FSM_FFd8</twComp><twBEL>state_FSM_FFd8-In1</twBEL><twBEL>state_FSM_FFd8</twBEL></twPathDel><twLogDel>1.632</twLogDel><twRouteDel>2.689</twRouteDel><twTotDel>4.321</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">dcmClk</twDestClk><twPctLog>37.8</twPctLog><twPctRoute>62.2</twPctRoute></twDataPath><twClkPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>state_FSM_FFd8</twDest><twLogLvls>4</twLogLvls><twSrcSite>P84.PAD</twSrcSite><twPathDel><twSite>P84.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clockManager/clkin1_buf</twBEL><twBEL>ProtoComp32.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.696</twDelInfo><twComp>clockManager/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>clockManager/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.700</twDelInfo><twComp>clockManager/dcm_sp_inst</twComp><twBEL>clockManager/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>clockManager/clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>clockManager/clkout1_buf</twComp><twBEL>clockManager/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y33.CLK</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>dcmClk</twComp></twPathDel><twLogDel>-3.714</twLogDel><twRouteDel>3.411</twRouteDel><twTotDel>-0.303</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP &quot;clk&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dInternal_4 (ILOGIC_X2Y60.D), 1 path
</twPathRptBanner><twPathRpt anchorID="87"><twConstOffIn anchorID="88" twDataPathType="twDataPathMinDelay"><twSlack>1.225</twSlack><twSrc BELType="PAD">d&lt;4&gt;</twSrc><twDest BELType="FF">dInternal_4</twDest><twClkDel>0.488</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>dInternal&lt;4&gt;</twClkDest><twOff>0.500</twOff><twOffSrc>d&lt;4&gt;</twOffSrc><twOffDest>clk</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>d&lt;4&gt;</twSrc><twDest BELType='FF'>dInternal_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>P137.PAD</twSrcSite><twPathDel><twSite>P137.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>d&lt;4&gt;</twComp><twBEL>d&lt;4&gt;</twBEL><twBEL>d_4_IOBUF/IBUF</twBEL><twBEL>ProtoComp30.IMUX.5</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X2Y60.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>N7</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X2Y60.CLK0</twSite><twDelType>Tiockd</twDelType><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>dInternal&lt;4&gt;</twComp><twBEL>ProtoComp0.D2OFFBYP_SRC.4</twBEL><twBEL>dInternal_4</twBEL></twPathDel><twLogDel>1.393</twLogDel><twRouteDel>0.095</twRouteDel><twTotDel>1.488</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">dcmClk</twDestClk><twPctLog>93.6</twPctLog><twPctRoute>6.4</twPctRoute></twDataPath><twClkPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>dInternal_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>P84.PAD</twSrcSite><twPathDel><twSite>P84.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clockManager/clkin1_buf</twBEL><twBEL>ProtoComp32.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.301</twDelInfo><twComp>clockManager/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>clockManager/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-3.178</twDelInfo><twComp>clockManager/dcm_sp_inst</twComp><twBEL>clockManager/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.262</twDelInfo><twComp>clockManager/clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>clockManager/clkout1_buf</twComp><twBEL>clockManager/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X2Y60.CLK0</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.128</twDelInfo><twComp>dcmClk</twComp></twPathDel><twLogDel>-2.618</twLogDel><twRouteDel>3.106</twRouteDel><twTotDel>0.488</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dInternal_6 (ILOGIC_X1Y60.D), 1 path
</twPathRptBanner><twPathRpt anchorID="89"><twConstOffIn anchorID="90" twDataPathType="twDataPathMinDelay"><twSlack>1.225</twSlack><twSrc BELType="PAD">d&lt;6&gt;</twSrc><twDest BELType="FF">dInternal_6</twDest><twClkDel>0.488</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>dInternal&lt;6&gt;</twClkDest><twOff>0.500</twOff><twOffSrc>d&lt;6&gt;</twOffSrc><twOffDest>clk</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>d&lt;6&gt;</twSrc><twDest BELType='FF'>dInternal_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>P141.PAD</twSrcSite><twPathDel><twSite>P141.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>d&lt;6&gt;</twComp><twBEL>d&lt;6&gt;</twBEL><twBEL>d_6_IOBUF/IBUF</twBEL><twBEL>ProtoComp30.IMUX.7</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y60.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>N5</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y60.CLK0</twSite><twDelType>Tiockd</twDelType><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>dInternal&lt;6&gt;</twComp><twBEL>ProtoComp0.D2OFFBYP_SRC.6</twBEL><twBEL>dInternal_6</twBEL></twPathDel><twLogDel>1.393</twLogDel><twRouteDel>0.095</twRouteDel><twTotDel>1.488</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">dcmClk</twDestClk><twPctLog>93.6</twPctLog><twPctRoute>6.4</twPctRoute></twDataPath><twClkPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>dInternal_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>P84.PAD</twSrcSite><twPathDel><twSite>P84.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clockManager/clkin1_buf</twBEL><twBEL>ProtoComp32.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.301</twDelInfo><twComp>clockManager/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>clockManager/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-3.178</twDelInfo><twComp>clockManager/dcm_sp_inst</twComp><twBEL>clockManager/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.262</twDelInfo><twComp>clockManager/clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>clockManager/clkout1_buf</twComp><twBEL>clockManager/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y60.CLK0</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.128</twDelInfo><twComp>dcmClk</twComp></twPathDel><twLogDel>-2.618</twLogDel><twRouteDel>3.106</twRouteDel><twTotDel>0.488</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dInternal_5 (ILOGIC_X2Y61.D), 1 path
</twPathRptBanner><twPathRpt anchorID="91"><twConstOffIn anchorID="92" twDataPathType="twDataPathMinDelay"><twSlack>1.254</twSlack><twSrc BELType="PAD">d&lt;5&gt;</twSrc><twDest BELType="FF">dInternal_5</twDest><twClkDel>0.488</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>dInternal&lt;5&gt;</twClkDest><twOff>0.500</twOff><twOffSrc>d&lt;5&gt;</twOffSrc><twOffDest>clk</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>d&lt;5&gt;</twSrc><twDest BELType='FF'>dInternal_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>P138.PAD</twSrcSite><twPathDel><twSite>P138.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>d&lt;5&gt;</twComp><twBEL>d&lt;5&gt;</twBEL><twBEL>d_5_IOBUF/IBUF</twBEL><twBEL>ProtoComp30.IMUX.6</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X2Y61.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>N6</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X2Y61.CLK0</twSite><twDelType>Tiockd</twDelType><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>dInternal&lt;5&gt;</twComp><twBEL>ProtoComp0.D2OFFBYP_SRC.5</twBEL><twBEL>dInternal_5</twBEL></twPathDel><twLogDel>1.393</twLogDel><twRouteDel>0.124</twRouteDel><twTotDel>1.517</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">dcmClk</twDestClk><twPctLog>91.8</twPctLog><twPctRoute>8.2</twPctRoute></twDataPath><twClkPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>dInternal_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>P84.PAD</twSrcSite><twPathDel><twSite>P84.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clockManager/clkin1_buf</twBEL><twBEL>ProtoComp32.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.301</twDelInfo><twComp>clockManager/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y11.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>clockManager/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-3.178</twDelInfo><twComp>clockManager/dcm_sp_inst</twComp><twBEL>clockManager/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.262</twDelInfo><twComp>clockManager/clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>clockManager/clkout1_buf</twComp><twBEL>clockManager/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X2Y61.CLK0</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.128</twDelInfo><twComp>dcmClk</twComp></twPathDel><twLogDel>-2.618</twLogDel><twRouteDel>3.106</twRouteDel><twTotDel>0.488</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConstRollupTable uID="1" anchorID="93"><twConstRollup name="TS_1" fullName="TS_1 = PERIOD TIMEGRP &quot;clk&quot; 16.666 ns HIGH 50%;" type="origin" depth="0" requirement="16.666" prefType="period" actual="8.000" actualRollup="4.373" errors="0" errorRollup="0" items="0" itemsRollup="854"/><twConstRollup name="TS_clockManager_clk0" fullName="TS_clockManager_clk0 = PERIOD TIMEGRP &quot;clockManager_clk0&quot; TS_1 HIGH 50%;" type="child" depth="1" requirement="16.666" prefType="period" actual="4.373" actualRollup="N/A" errors="0" errorRollup="0" items="23" itemsRollup="0"/><twConstRollup name="TS_clockManager_clkfx" fullName="TS_clockManager_clkfx = PERIOD TIMEGRP &quot;clockManager_clkfx&quot; TS_1 / 0.416666667         HIGH 50%;" type="child" depth="1" requirement="39.998" prefType="period" actual="6.154" actualRollup="N/A" errors="0" errorRollup="0" items="831" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="94">0</twUnmetConstCnt><twDataSheet anchorID="95" twNameLen="15"><twSUH2ClkList anchorID="96" twDestWidth="7" twPhaseWidth="6"><twDest>clk</twDest><twSUH2Clk ><twSrc>d&lt;0&gt;</twSrc><twSUHTime twInternalClk ="dcmClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.701</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.763</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>d&lt;1&gt;</twSrc><twSUHTime twInternalClk ="dcmClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.749</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.792</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>d&lt;2&gt;</twSrc><twSUHTime twInternalClk ="dcmClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.761</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.823</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>d&lt;3&gt;</twSrc><twSUHTime twInternalClk ="dcmClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.755</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.798</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>d&lt;4&gt;</twSrc><twSUHTime twInternalClk ="dcmClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.663</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.725</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>d&lt;5&gt;</twSrc><twSUHTime twInternalClk ="dcmClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.711</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.754</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>d&lt;6&gt;</twSrc><twSUHTime twInternalClk ="dcmClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.663</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.725</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>d&lt;7&gt;</twSrc><twSUHTime twInternalClk ="dcmClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.711</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.754</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>reset_l</twSrc><twSUHTime twInternalClk ="dcmClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.262</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.192</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>rxf_l</twSrc><twSUHTime twInternalClk ="dcmClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.899</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.998</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>txe_l</twSrc><twSUHTime twInternalClk ="dcmClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.937</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-2.230</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList anchorID="97" twDestWidth="5" twPhaseWidth="6"><twSrc>clk</twSrc><twClk2Out  twOutPad = "b&lt;0&gt;" twMinTime = "1.156" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "4.430" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="vgaClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "b&lt;1&gt;" twMinTime = "1.071" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "4.286" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="vgaClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "b&lt;2&gt;" twMinTime = "1.413" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "4.871" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="vgaClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "d&lt;0&gt;" twMinTime = "1.992" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.008" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="dcmClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "d&lt;1&gt;" twMinTime = "1.935" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "4.970" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="dcmClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "d&lt;2&gt;" twMinTime = "1.910" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "4.859" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="dcmClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "d&lt;3&gt;" twMinTime = "1.727" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "4.964" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="dcmClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "d&lt;4&gt;" twMinTime = "2.257" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.219" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="dcmClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "d&lt;5&gt;" twMinTime = "2.240" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.441" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="dcmClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "d&lt;6&gt;" twMinTime = "2.257" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.233" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="dcmClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "d&lt;7&gt;" twMinTime = "2.240" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.233" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="dcmClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "g&lt;0&gt;" twMinTime = "1.381" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "4.843" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="vgaClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "g&lt;1&gt;" twMinTime = "1.288" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "4.689" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="vgaClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "g&lt;2&gt;" twMinTime = "1.279" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "4.614" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="vgaClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hs" twMinTime = "1.406" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "4.831" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="vgaClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "oe_l" twMinTime = "1.732" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "4.402" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="dcmClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "r&lt;0&gt;" twMinTime = "1.217" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "4.560" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="vgaClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "r&lt;1&gt;" twMinTime = "1.132" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "4.416" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="vgaClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "r&lt;2&gt;" twMinTime = "1.336" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "4.781" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="vgaClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd_l" twMinTime = "1.718" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "4.380" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="dcmClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "siwua" twMinTime = "2.205" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.223" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="dcmClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "vs" twMinTime = "1.326" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "4.699" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="vgaClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "wr_l" twMinTime = "1.519" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "3.929" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="dcmClk" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="98" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>6.154</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables><twOffsetInTable anchorID="99" twDestWidth="7" twWorstWindow="4.212" twWorstSetup="4.937" twWorstHold="-0.725" twWorstSetupSlack="4.063" twWorstHoldSlack="1.225" ><twConstName>OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP &quot;clk&quot;;</twConstName><twOffInTblRow ><twSrc>d&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "6.299" twHoldSlack = "1.263" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.701</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.763</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>d&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "6.251" twHoldSlack = "1.292" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.749</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.792</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>d&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "6.239" twHoldSlack = "1.323" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.761</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.823</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>d&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "6.245" twHoldSlack = "1.298" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.755</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.798</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>d&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "6.337" twHoldSlack = "1.225" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.663</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.725</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>d&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "6.289" twHoldSlack = "1.254" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.711</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.754</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>d&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "6.337" twHoldSlack = "1.225" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.663</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.725</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>d&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "6.289" twHoldSlack = "1.254" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.711</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.754</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>reset_l</twSrc><twSUHSlackTime twSetupSlack = "4.738" twHoldSlack = "1.692" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.262</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.192</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>rxf_l</twSrc><twSUHSlackTime twSetupSlack = "4.101" twHoldSlack = "2.498" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.899</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.998</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>txe_l</twSrc><twSUHSlackTime twSetupSlack = "4.063" twHoldSlack = "2.730" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.937</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-2.230</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetOutTable anchorID="100" twDestWidth="5" twMinSlack="0.226" twMaxSlack="1.738" twRelSkew="1.512" ><twConstName>OFFSET = OUT 5.667 ns AFTER COMP &quot;clk&quot;;</twConstName><twOffOutTblRow twOutPad = "b&lt;0&gt;" twSlack = "4.430" twMaxDelayCrnr="f" twMinDelay = "1.156" twMinDelayCrnr="t" twRelSkew = "0.501" ></twOffOutTblRow><twOffOutTblRow twOutPad = "b&lt;1&gt;" twSlack = "4.286" twMaxDelayCrnr="f" twMinDelay = "1.071" twMinDelayCrnr="t" twRelSkew = "0.357" ></twOffOutTblRow><twOffOutTblRow twOutPad = "b&lt;2&gt;" twSlack = "4.871" twMaxDelayCrnr="f" twMinDelay = "1.413" twMinDelayCrnr="t" twRelSkew = "0.942" ></twOffOutTblRow><twOffOutTblRow twOutPad = "d&lt;0&gt;" twSlack = "5.008" twMaxDelayCrnr="f" twMinDelay = "1.992" twMinDelayCrnr="t" twRelSkew = "1.079" ></twOffOutTblRow><twOffOutTblRow twOutPad = "d&lt;1&gt;" twSlack = "4.970" twMaxDelayCrnr="f" twMinDelay = "1.935" twMinDelayCrnr="t" twRelSkew = "1.041" ></twOffOutTblRow><twOffOutTblRow twOutPad = "d&lt;2&gt;" twSlack = "4.859" twMaxDelayCrnr="f" twMinDelay = "1.910" twMinDelayCrnr="t" twRelSkew = "0.930" ></twOffOutTblRow><twOffOutTblRow twOutPad = "d&lt;3&gt;" twSlack = "4.964" twMaxDelayCrnr="f" twMinDelay = "1.727" twMinDelayCrnr="t" twRelSkew = "1.035" ></twOffOutTblRow><twOffOutTblRow twOutPad = "d&lt;4&gt;" twSlack = "5.219" twMaxDelayCrnr="f" twMinDelay = "2.257" twMinDelayCrnr="t" twRelSkew = "1.290" ></twOffOutTblRow><twOffOutTblRow twOutPad = "d&lt;5&gt;" twSlack = "5.441" twMaxDelayCrnr="f" twMinDelay = "2.240" twMinDelayCrnr="t" twRelSkew = "1.512" ></twOffOutTblRow><twOffOutTblRow twOutPad = "d&lt;6&gt;" twSlack = "5.233" twMaxDelayCrnr="f" twMinDelay = "2.257" twMinDelayCrnr="t" twRelSkew = "1.304" ></twOffOutTblRow><twOffOutTblRow twOutPad = "d&lt;7&gt;" twSlack = "5.233" twMaxDelayCrnr="f" twMinDelay = "2.240" twMinDelayCrnr="t" twRelSkew = "1.304" ></twOffOutTblRow><twOffOutTblRow twOutPad = "g&lt;0&gt;" twSlack = "4.843" twMaxDelayCrnr="f" twMinDelay = "1.381" twMinDelayCrnr="t" twRelSkew = "0.914" ></twOffOutTblRow><twOffOutTblRow twOutPad = "g&lt;1&gt;" twSlack = "4.689" twMaxDelayCrnr="f" twMinDelay = "1.288" twMinDelayCrnr="t" twRelSkew = "0.760" ></twOffOutTblRow><twOffOutTblRow twOutPad = "g&lt;2&gt;" twSlack = "4.614" twMaxDelayCrnr="f" twMinDelay = "1.279" twMinDelayCrnr="t" twRelSkew = "0.685" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hs" twSlack = "4.831" twMaxDelayCrnr="f" twMinDelay = "1.406" twMinDelayCrnr="t" twRelSkew = "0.902" ></twOffOutTblRow><twOffOutTblRow twOutPad = "oe_l" twSlack = "4.402" twMaxDelayCrnr="f" twMinDelay = "1.732" twMinDelayCrnr="t" twRelSkew = "0.473" ></twOffOutTblRow><twOffOutTblRow twOutPad = "r&lt;0&gt;" twSlack = "4.560" twMaxDelayCrnr="f" twMinDelay = "1.217" twMinDelayCrnr="t" twRelSkew = "0.631" ></twOffOutTblRow><twOffOutTblRow twOutPad = "r&lt;1&gt;" twSlack = "4.416" twMaxDelayCrnr="f" twMinDelay = "1.132" twMinDelayCrnr="t" twRelSkew = "0.487" ></twOffOutTblRow><twOffOutTblRow twOutPad = "r&lt;2&gt;" twSlack = "4.781" twMaxDelayCrnr="f" twMinDelay = "1.336" twMinDelayCrnr="t" twRelSkew = "0.852" ></twOffOutTblRow><twOffOutTblRow twOutPad = "rd_l" twSlack = "4.380" twMaxDelayCrnr="f" twMinDelay = "1.718" twMinDelayCrnr="t" twRelSkew = "0.451" ></twOffOutTblRow><twOffOutTblRow twOutPad = "siwua" twSlack = "5.223" twMaxDelayCrnr="f" twMinDelay = "2.205" twMinDelayCrnr="t" twRelSkew = "1.294" ></twOffOutTblRow><twOffOutTblRow twOutPad = "vs" twSlack = "4.699" twMaxDelayCrnr="f" twMinDelay = "1.326" twMinDelayCrnr="t" twRelSkew = "0.770" ></twOffOutTblRow><twOffOutTblRow twOutPad = "wr_l" twSlack = "3.929" twMaxDelayCrnr="f" twMinDelay = "1.519" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="101"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>906</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>240</twConnCnt></twConstCov><twStats anchorID="102"><twMinPer>8.000</twMinPer><twFootnote number="1" /><twMaxFreq>125.000</twMaxFreq><twMinInBeforeClk>4.937</twMinInBeforeClk><twMinOutAfterClk>5.441</twMinOutAfterClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Tue Apr 12 17:39:03 2016 </twTimestamp></twFoot><twClientInfo anchorID="103"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 239 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
