

================================================================
== Vivado HLS Report for 'convolution1'
================================================================
* Date:           Wed Nov  7 23:47:57 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        lenet
* Solution:       lenet_accelerator
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.26|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                         |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1                 |    ?|    ?|         ?|          -|          -|     6|    no    |
        | + Loop 1.1              |    ?|    ?|         ?|          -|          -|    28|    no    |
        |  ++ Loop 1.1.1          |    ?|    ?|         ?|          -|          -|    28|    no    |
        |   +++ Loop 1.1.1.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |    ++++ Loop 1.1.1.1.1  |    ?|    ?|        11|          -|          -|     ?|    no    |
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     894|    396|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    711|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    224|
|Register         |        -|      -|     577|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|    1819|   1331|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|       1|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |lenet_wrapper_fadbkb_U21  |lenet_wrapper_fadbkb  |        0|      2|  205|  390|
    |lenet_wrapper_fmucud_U22  |lenet_wrapper_fmucud  |        0|      3|  143|  321|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|      5|  348|  711|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+-----+----+------------+------------+
    |    Variable Name    | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+-----+----+------------+------------+
    |co_3_fu_265_p2       |     +    |      0|   14|   9|           3|           1|
    |h_fu_324_p2          |     +    |      0|   20|  10|           1|           5|
    |i_20_fu_479_p2       |     +    |      0|  101|  37|          32|           1|
    |j_15_fu_473_p2       |     +    |      0|  101|  37|          32|           1|
    |m_2_fu_428_p2        |     +    |      0|  101|  37|           1|          32|
    |n_2_fu_467_p2        |     +    |      0|  101|  37|           1|          32|
    |tmp_175_fu_227_p2    |     +    |      0|   23|  11|           6|           6|
    |tmp_178_fu_279_p2    |     +    |      0|   35|  15|          10|          10|
    |tmp_180_fu_348_p2    |     +    |      0|   47|  19|          14|          14|
    |tmp_182_fu_396_p2    |     +    |      0|  101|  37|          32|          32|
    |tmp_185_fu_417_p2    |     +    |      0|   32|  14|           9|           9|
    |tmp_188_fu_442_p2    |     +    |      0|   41|  17|          12|          12|
    |tmp_189_fu_452_p2    |     +    |      0|   32|  14|           9|           9|
    |tmp_fu_330_p2        |     +    |      0|   23|  11|           6|           3|
    |tmp_s_fu_374_p2      |     +    |      0|   23|  11|           6|           3|
    |w_fu_368_p2          |     +    |      0|   20|  10|           5|           1|
    |tmp_177_fu_249_p2    |     -    |      0|   32|  14|           9|           9|
    |tmp_179_fu_308_p2    |     -    |      0|   47|  19|          14|          14|
    |exitcond1_fu_318_p2  |   icmp   |      0|    0|   2|           5|           4|
    |exitcond2_fu_259_p2  |   icmp   |      0|    0|   1|           3|           3|
    |exitcond_fu_362_p2   |   icmp   |      0|    0|   2|           5|           4|
    |tmp_23_fu_423_p2     |   icmp   |      0|    0|  16|          32|          32|
    |tmp_25_fu_462_p2     |   icmp   |      0|    0|  16|          32|          32|
    +---------------------+----------+-------+-----+----+------------+------------+
    |Total                |          |      0|  894| 396|         279|         269|
    +---------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |ap_NS_fsm      |  113|         24|    1|         24|
    |co_reg_94      |    9|          2|    3|          6|
    |grp_fu_192_p0  |   15|          3|   32|         96|
    |grp_fu_192_p1  |   15|          3|   32|         96|
    |i19_reg_127    |    9|          2|   32|         64|
    |i_reg_105      |    9|          2|    5|         10|
    |j14_reg_160    |    9|          2|   32|         64|
    |j_reg_116      |    9|          2|    5|         10|
    |m_reg_137      |    9|          2|   32|         64|
    |n_reg_169      |    9|          2|   32|         64|
    |sum_1_reg_180  |    9|          2|   32|         64|
    |sum_reg_148    |    9|          2|   32|         64|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  224|         48|  270|        626|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |ap_CS_fsm               |  23|   0|   23|          0|
    |co_3_reg_498            |   3|   0|    3|          0|
    |co_reg_94               |   3|   0|    3|          0|
    |conv1_b_addr_reg_503    |   3|   0|    3|          0|
    |conv1_b_load_reg_620    |  32|   0|   32|          0|
    |conv1_w_0_load_reg_600  |  32|   0|   32|          0|
    |h_reg_521               |   5|   0|    5|          0|
    |i19_reg_127             |  32|   0|   32|          0|
    |i_cast2_reg_508         |   5|   0|   32|         27|
    |i_reg_105               |   5|   0|    5|          0|
    |input_0_load_reg_605    |  32|   0|   32|          0|
    |j14_reg_160             |  32|   0|   32|          0|
    |j_15_reg_590            |  32|   0|   32|          0|
    |j_cast1_reg_531         |   5|   0|   32|         27|
    |j_reg_116               |   5|   0|    5|          0|
    |m_2_reg_567             |  32|   0|   32|          0|
    |m_reg_137               |  32|   0|   32|          0|
    |n_2_reg_585             |  32|   0|   32|          0|
    |n_reg_169               |  32|   0|   32|          0|
    |output_addr_reg_536     |  13|   0|   13|          0|
    |sum_1_reg_180           |  32|   0|   32|          0|
    |sum_reg_148             |  32|   0|   32|          0|
    |tmp_179_reg_513         |  12|   0|   14|          2|
    |tmp_185_reg_559         |   9|   0|    9|          0|
    |tmp_191_cast_reg_485    |   6|   0|   32|         26|
    |tmp_194_cast_reg_490    |   8|   0|   10|          2|
    |tmp_201_cast_reg_554    |   7|   0|   12|          5|
    |tmp_24_reg_625          |  32|   0|   32|          0|
    |tmp_26_reg_610          |  32|   0|   32|          0|
    |tmp_cast_85_reg_549     |   6|   0|   32|         26|
    |tmp_cast_reg_526        |   6|   0|   32|         26|
    |w_reg_544               |   5|   0|    5|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 577|   0|  718|        141|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | convolution1 | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | convolution1 | return value |
|ap_start            |  in |    1| ap_ctrl_hs | convolution1 | return value |
|ap_done             | out |    1| ap_ctrl_hs | convolution1 | return value |
|ap_idle             | out |    1| ap_ctrl_hs | convolution1 | return value |
|ap_ready            | out |    1| ap_ctrl_hs | convolution1 | return value |
|input_0_address0    | out |   10|  ap_memory |    input_0   |     array    |
|input_0_ce0         | out |    1|  ap_memory |    input_0   |     array    |
|input_0_q0          |  in |   32|  ap_memory |    input_0   |     array    |
|conv1_w_0_address0  | out |    8|  ap_memory |   conv1_w_0  |     array    |
|conv1_w_0_ce0       | out |    1|  ap_memory |   conv1_w_0  |     array    |
|conv1_w_0_q0        |  in |   32|  ap_memory |   conv1_w_0  |     array    |
|conv1_b_address0    | out |    3|  ap_memory |    conv1_b   |     array    |
|conv1_b_ce0         | out |    1|  ap_memory |    conv1_b   |     array    |
|conv1_b_q0          |  in |   32|  ap_memory |    conv1_b   |     array    |
|output_r_address0   | out |   13|  ap_memory |   output_r   |     array    |
|output_r_ce0        | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0        | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0         | out |   32|  ap_memory |   output_r   |     array    |
+--------------------+-----+-----+------------+--------------+--------------+

