INFO: [VRFC 10-2263] Analyzing Verilog file "F:/my@VLSI course/verilog/code/FIFO_singleclock_jk/FIFO_singleclock_jk.srcs/sim_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
