// Seed: 1873539623
module module_0 (
    input id_0,
    input id_1,
    output logic id_2,
    output id_3,
    input logic id_4,
    output logic id_5,
    output id_6,
    input id_7
);
  wand [(  1  )] id_8;
  always id_8 = (id_0);
  assign id_3 = 1 < 1;
  type_15(
      1, id_5
  ); type_16(
      id_0, id_4, id_3, {1{1'h0}}, 1, 1'b0 - 1 + id_4, 1
  );
  logic id_9;
  assign id_8 = 1'd0;
  logic id_10;
  assign id_6  = 1;
  assign id_10 = 1 && 1'b0;
  logic id_11;
  assign id_2 = -{1'b0{id_9}};
endmodule
`define pp_8 0
`define pp_9 0
module module_1;
endmodule
`define pp_10 0
`timescale 1 ps / 1ps
