// Seed: 1044101730
module module_0;
  wire id_2, id_3, id_4;
  assign id_3 = id_1[1];
  integer id_5;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input tri id_1,
    input supply1 id_2,
    input uwire id_3,
    output wor id_4,
    input uwire id_5,
    output wor id_6,
    input tri id_7
);
  tri id_9 = id_1;
  or primCall (id_0, id_1, id_2, id_3, id_5, id_7, id_9);
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_8 = 1;
  assign id_4 = id_5;
  module_0 modCall_1 ();
  assign id_6 = 1 + id_8;
  assign id_6 = -1;
endmodule
