Drill report for C:\Users\mhellmich\Documents\KiCad\Projects\Signalgenerator\Hauptplatine\Hauptplatine.kicad_pcb
Created on 16/07/2020 00:26:21

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  In1.Cu                    in1
    L3 :  In2.Cu                    in2
    L4 :  B.Cu                      back


Drill file 'Hauptplatine-PTH.drl' contains
    plated through holes:
    =============================================================
    T1  0.20mm  0.008"  (36 holes)
    T2  0.30mm  0.012"  (877 holes)
    T3  0.40mm  0.016"  (598 holes)
    T4  0.50mm  0.020"  (921 holes)
    T5  0.80mm  0.031"  (25 holes)  (with 3 slots)
    T6  0.90mm  0.035"  (3 holes)
    T7  0.92mm  0.036"  (4 holes)
    T8  1.00mm  0.039"  (7 holes)
    T9  1.02mm  0.040"  (6 holes)
    T10  1.30mm  0.051"  (4 holes)
    T11  1.50mm  0.059"  (1 hole)
    T12  2.30mm  0.091"  (2 holes)

    Total plated holes count 2484


Drill file 'Hauptplatine-NPTH.drl' contains
    unplated through holes:
    =============================================================

    Total unplated holes count 0
