# compile vhdl design source files
vhdl xil_defaultlib  "../../../Project2.srcs/sources_1/new/andN.vhd"
vhdl xil_defaultlib  "../../../Project2.srcs/sources_1/new/decoder.vhd"
vhdl xil_defaultlib  "../../../Project2.srcs/sources_1/new/mux.vhd"
vhdl xil_defaultlib  "../../../Project2.srcs/sources_1/new/reg_file.vhd"
vhdl xil_defaultlib  "../../../Project2.srcs/sources_1/new/reg_module.vhd"
vhdl xil_defaultlib  "../../../Project2.srcs/sources_1/new/regTB.vhd"

# Do not sort compile order
nosort
