# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../full_adder.srcs/sources_1/new/sum_1_bit.vhd" \
"../../../../full_adder.srcs/sources_1/new/main.vhd" \
"../../../../full_adder.srcs/sim_1/new/Test_bench_full_adder.vhd" \

# Do not sort compile order
nosort
