
build/ch.elf:     file format elf32-littlearm


Disassembly of section .text:

080001c0 <Reset_Handler>:
 80001c0:	b672      	cpsid	i
 80001c2:	4834      	ldr	r0, [pc, #208]	; (8000294 <endfiniloop+0x6>)
 80001c4:	f380 8809 	msr	PSP, r0
 80001c8:	f240 0000 	movw	r0, #0
 80001cc:	f2cc 0000 	movt	r0, #49152	; 0xc000
 80001d0:	f64e 7134 	movw	r1, #61236	; 0xef34
 80001d4:	f2ce 0100 	movt	r1, #57344	; 0xe000
 80001d8:	6008      	str	r0, [r1, #0]
 80001da:	f3bf 8f4f 	dsb	sy
 80001de:	f3bf 8f6f 	isb	sy
 80001e2:	f240 0000 	movw	r0, #0
 80001e6:	f2c0 00f0 	movt	r0, #240	; 0xf0
 80001ea:	f64e 5188 	movw	r1, #60808	; 0xed88
 80001ee:	f2ce 0100 	movt	r1, #57344	; 0xe000
 80001f2:	6008      	str	r0, [r1, #0]
 80001f4:	f3bf 8f4f 	dsb	sy
 80001f8:	f3bf 8f6f 	isb	sy
 80001fc:	f04f 0000 	mov.w	r0, #0
 8000200:	eee1 0a10 	vmsr	fpscr, r0
 8000204:	f64e 713c 	movw	r1, #61244	; 0xef3c
 8000208:	f2ce 0100 	movt	r1, #57344	; 0xe000
 800020c:	6008      	str	r0, [r1, #0]
 800020e:	2006      	movs	r0, #6
 8000210:	f380 8814 	msr	CONTROL, r0
 8000214:	f3bf 8f6f 	isb	sy
 8000218:	f004 f832 	bl	8004280 <__core_init>
 800021c:	f002 faf8 	bl	8002810 <__early_init>
 8000220:	481d      	ldr	r0, [pc, #116]	; (8000298 <endfiniloop+0xa>)
 8000222:	491e      	ldr	r1, [pc, #120]	; (800029c <endfiniloop+0xe>)
 8000224:	4a1e      	ldr	r2, [pc, #120]	; (80002a0 <endfiniloop+0x12>)

08000226 <msloop>:
 8000226:	4291      	cmp	r1, r2
 8000228:	bf3c      	itt	cc
 800022a:	f841 0b04 	strcc.w	r0, [r1], #4
 800022e:	e7fa      	bcc.n	8000226 <msloop>
 8000230:	491c      	ldr	r1, [pc, #112]	; (80002a4 <endfiniloop+0x16>)
 8000232:	4a18      	ldr	r2, [pc, #96]	; (8000294 <endfiniloop+0x6>)

08000234 <psloop>:
 8000234:	4291      	cmp	r1, r2
 8000236:	bf3c      	itt	cc
 8000238:	f841 0b04 	strcc.w	r0, [r1], #4
 800023c:	e7fa      	bcc.n	8000234 <psloop>
 800023e:	491a      	ldr	r1, [pc, #104]	; (80002a8 <endfiniloop+0x1a>)
 8000240:	4a1a      	ldr	r2, [pc, #104]	; (80002ac <endfiniloop+0x1e>)
 8000242:	4b1b      	ldr	r3, [pc, #108]	; (80002b0 <endfiniloop+0x22>)

08000244 <dloop>:
 8000244:	429a      	cmp	r2, r3
 8000246:	bf3e      	ittt	cc
 8000248:	f851 0b04 	ldrcc.w	r0, [r1], #4
 800024c:	f842 0b04 	strcc.w	r0, [r2], #4
 8000250:	e7f8      	bcc.n	8000244 <dloop>
 8000252:	2000      	movs	r0, #0
 8000254:	4917      	ldr	r1, [pc, #92]	; (80002b4 <endfiniloop+0x26>)
 8000256:	4a18      	ldr	r2, [pc, #96]	; (80002b8 <endfiniloop+0x2a>)

08000258 <bloop>:
 8000258:	4291      	cmp	r1, r2
 800025a:	bf3c      	itt	cc
 800025c:	f841 0b04 	strcc.w	r0, [r1], #4
 8000260:	e7fa      	bcc.n	8000258 <bloop>
 8000262:	f003 ffd5 	bl	8004210 <__init_ram_areas>
 8000266:	f004 f803 	bl	8004270 <__late_init>
 800026a:	4c14      	ldr	r4, [pc, #80]	; (80002bc <endfiniloop+0x2e>)
 800026c:	4d14      	ldr	r5, [pc, #80]	; (80002c0 <endfiniloop+0x32>)

0800026e <initloop>:
 800026e:	42ac      	cmp	r4, r5
 8000270:	da03      	bge.n	800027a <endinitloop>
 8000272:	f854 1b04 	ldr.w	r1, [r4], #4
 8000276:	4788      	blx	r1
 8000278:	e7f9      	b.n	800026e <initloop>

0800027a <endinitloop>:
 800027a:	f004 f861 	bl	8004340 <main>
 800027e:	4c11      	ldr	r4, [pc, #68]	; (80002c4 <endfiniloop+0x36>)
 8000280:	4d11      	ldr	r5, [pc, #68]	; (80002c8 <endfiniloop+0x3a>)

08000282 <finiloop>:
 8000282:	42ac      	cmp	r4, r5
 8000284:	da03      	bge.n	800028e <endfiniloop>
 8000286:	f854 1b04 	ldr.w	r1, [r4], #4
 800028a:	4788      	blx	r1
 800028c:	e7f9      	b.n	8000282 <finiloop>

0800028e <endfiniloop>:
 800028e:	f003 bfe7 	b.w	8004260 <__default_exit>
 8000292:	0000      	.short	0x0000
 8000294:	20000800 	.word	0x20000800
 8000298:	55555555 	.word	0x55555555
 800029c:	20000000 	.word	0x20000000
 80002a0:	20000400 	.word	0x20000400
 80002a4:	20000400 	.word	0x20000400
 80002a8:	08007f90 	.word	0x08007f90
 80002ac:	20000800 	.word	0x20000800
 80002b0:	20000884 	.word	0x20000884
 80002b4:	20000888 	.word	0x20000888
 80002b8:	2000ddb8 	.word	0x2000ddb8
 80002bc:	080001c0 	.word	0x080001c0
 80002c0:	080001c0 	.word	0x080001c0
 80002c4:	080001c0 	.word	0x080001c0
 80002c8:	080001c0 	.word	0x080001c0
 80002cc:	00000000 	.word	0x00000000

080002d0 <_port_switch>:
 80002d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80002d4:	ed2d 8a10 	vpush	{s16-s31}
 80002d8:	f8c1 d00c 	str.w	sp, [r1, #12]
 80002dc:	68c3      	ldr	r3, [r0, #12]
 80002de:	469d      	mov	sp, r3
 80002e0:	ecbd 8a10 	vpop	{s16-s31}
 80002e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080002e8 <_port_thread_start>:
 80002e8:	f003 fd8a 	bl	8003e00 <_dbg_check_unlock>
 80002ec:	f003 faf8 	bl	80038e0 <_stats_stop_measure_crit_thd>
 80002f0:	2300      	movs	r3, #0
 80002f2:	f383 8811 	msr	BASEPRI, r3
 80002f6:	4628      	mov	r0, r5
 80002f8:	47a0      	blx	r4
 80002fa:	2000      	movs	r0, #0
 80002fc:	f003 fe40 	bl	8003f80 <chThdExit>

08000300 <_port_switch_from_isr>:
 8000300:	f003 fb06 	bl	8003910 <_stats_start_measure_crit_thd>
 8000304:	f003 fd8c 	bl	8003e20 <_dbg_check_lock>
 8000308:	f003 fb4a 	bl	80039a0 <chSchDoReschedule>
 800030c:	f003 fd78 	bl	8003e00 <_dbg_check_unlock>
 8000310:	f003 fae6 	bl	80038e0 <_stats_stop_measure_crit_thd>

08000314 <_port_exit_from_isr>:
 8000314:	df00      	svc	0
 8000316:	e7fe      	b.n	8000316 <_port_exit_from_isr+0x2>
	...

08000320 <__aeabi_drsub>:
 8000320:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000324:	e002      	b.n	800032c <__adddf3>
 8000326:	bf00      	nop

08000328 <__aeabi_dsub>:
 8000328:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800032c <__adddf3>:
 800032c:	b530      	push	{r4, r5, lr}
 800032e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000332:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000336:	ea94 0f05 	teq	r4, r5
 800033a:	bf08      	it	eq
 800033c:	ea90 0f02 	teqeq	r0, r2
 8000340:	bf1f      	itttt	ne
 8000342:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000346:	ea55 0c02 	orrsne.w	ip, r5, r2
 800034a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800034e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000352:	f000 80e2 	beq.w	800051a <__adddf3+0x1ee>
 8000356:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800035a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800035e:	bfb8      	it	lt
 8000360:	426d      	neglt	r5, r5
 8000362:	dd0c      	ble.n	800037e <__adddf3+0x52>
 8000364:	442c      	add	r4, r5
 8000366:	ea80 0202 	eor.w	r2, r0, r2
 800036a:	ea81 0303 	eor.w	r3, r1, r3
 800036e:	ea82 0000 	eor.w	r0, r2, r0
 8000372:	ea83 0101 	eor.w	r1, r3, r1
 8000376:	ea80 0202 	eor.w	r2, r0, r2
 800037a:	ea81 0303 	eor.w	r3, r1, r3
 800037e:	2d36      	cmp	r5, #54	; 0x36
 8000380:	bf88      	it	hi
 8000382:	bd30      	pophi	{r4, r5, pc}
 8000384:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000388:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800038c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000390:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000394:	d002      	beq.n	800039c <__adddf3+0x70>
 8000396:	4240      	negs	r0, r0
 8000398:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800039c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80003a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80003a4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80003a8:	d002      	beq.n	80003b0 <__adddf3+0x84>
 80003aa:	4252      	negs	r2, r2
 80003ac:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003b0:	ea94 0f05 	teq	r4, r5
 80003b4:	f000 80a7 	beq.w	8000506 <__adddf3+0x1da>
 80003b8:	f1a4 0401 	sub.w	r4, r4, #1
 80003bc:	f1d5 0e20 	rsbs	lr, r5, #32
 80003c0:	db0d      	blt.n	80003de <__adddf3+0xb2>
 80003c2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80003c6:	fa22 f205 	lsr.w	r2, r2, r5
 80003ca:	1880      	adds	r0, r0, r2
 80003cc:	f141 0100 	adc.w	r1, r1, #0
 80003d0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003d4:	1880      	adds	r0, r0, r2
 80003d6:	fa43 f305 	asr.w	r3, r3, r5
 80003da:	4159      	adcs	r1, r3
 80003dc:	e00e      	b.n	80003fc <__adddf3+0xd0>
 80003de:	f1a5 0520 	sub.w	r5, r5, #32
 80003e2:	f10e 0e20 	add.w	lr, lr, #32
 80003e6:	2a01      	cmp	r2, #1
 80003e8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003ec:	bf28      	it	cs
 80003ee:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003f2:	fa43 f305 	asr.w	r3, r3, r5
 80003f6:	18c0      	adds	r0, r0, r3
 80003f8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003fc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000400:	d507      	bpl.n	8000412 <__adddf3+0xe6>
 8000402:	f04f 0e00 	mov.w	lr, #0
 8000406:	f1dc 0c00 	rsbs	ip, ip, #0
 800040a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800040e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000412:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000416:	d31b      	bcc.n	8000450 <__adddf3+0x124>
 8000418:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800041c:	d30c      	bcc.n	8000438 <__adddf3+0x10c>
 800041e:	0849      	lsrs	r1, r1, #1
 8000420:	ea5f 0030 	movs.w	r0, r0, rrx
 8000424:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000428:	f104 0401 	add.w	r4, r4, #1
 800042c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000430:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000434:	f080 809a 	bcs.w	800056c <__adddf3+0x240>
 8000438:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800043c:	bf08      	it	eq
 800043e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000442:	f150 0000 	adcs.w	r0, r0, #0
 8000446:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800044a:	ea41 0105 	orr.w	r1, r1, r5
 800044e:	bd30      	pop	{r4, r5, pc}
 8000450:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000454:	4140      	adcs	r0, r0
 8000456:	eb41 0101 	adc.w	r1, r1, r1
 800045a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800045e:	f1a4 0401 	sub.w	r4, r4, #1
 8000462:	d1e9      	bne.n	8000438 <__adddf3+0x10c>
 8000464:	f091 0f00 	teq	r1, #0
 8000468:	bf04      	itt	eq
 800046a:	4601      	moveq	r1, r0
 800046c:	2000      	moveq	r0, #0
 800046e:	fab1 f381 	clz	r3, r1
 8000472:	bf08      	it	eq
 8000474:	3320      	addeq	r3, #32
 8000476:	f1a3 030b 	sub.w	r3, r3, #11
 800047a:	f1b3 0220 	subs.w	r2, r3, #32
 800047e:	da0c      	bge.n	800049a <__adddf3+0x16e>
 8000480:	320c      	adds	r2, #12
 8000482:	dd08      	ble.n	8000496 <__adddf3+0x16a>
 8000484:	f102 0c14 	add.w	ip, r2, #20
 8000488:	f1c2 020c 	rsb	r2, r2, #12
 800048c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000490:	fa21 f102 	lsr.w	r1, r1, r2
 8000494:	e00c      	b.n	80004b0 <__adddf3+0x184>
 8000496:	f102 0214 	add.w	r2, r2, #20
 800049a:	bfd8      	it	le
 800049c:	f1c2 0c20 	rsble	ip, r2, #32
 80004a0:	fa01 f102 	lsl.w	r1, r1, r2
 80004a4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80004a8:	bfdc      	itt	le
 80004aa:	ea41 010c 	orrle.w	r1, r1, ip
 80004ae:	4090      	lslle	r0, r2
 80004b0:	1ae4      	subs	r4, r4, r3
 80004b2:	bfa2      	ittt	ge
 80004b4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80004b8:	4329      	orrge	r1, r5
 80004ba:	bd30      	popge	{r4, r5, pc}
 80004bc:	ea6f 0404 	mvn.w	r4, r4
 80004c0:	3c1f      	subs	r4, #31
 80004c2:	da1c      	bge.n	80004fe <__adddf3+0x1d2>
 80004c4:	340c      	adds	r4, #12
 80004c6:	dc0e      	bgt.n	80004e6 <__adddf3+0x1ba>
 80004c8:	f104 0414 	add.w	r4, r4, #20
 80004cc:	f1c4 0220 	rsb	r2, r4, #32
 80004d0:	fa20 f004 	lsr.w	r0, r0, r4
 80004d4:	fa01 f302 	lsl.w	r3, r1, r2
 80004d8:	ea40 0003 	orr.w	r0, r0, r3
 80004dc:	fa21 f304 	lsr.w	r3, r1, r4
 80004e0:	ea45 0103 	orr.w	r1, r5, r3
 80004e4:	bd30      	pop	{r4, r5, pc}
 80004e6:	f1c4 040c 	rsb	r4, r4, #12
 80004ea:	f1c4 0220 	rsb	r2, r4, #32
 80004ee:	fa20 f002 	lsr.w	r0, r0, r2
 80004f2:	fa01 f304 	lsl.w	r3, r1, r4
 80004f6:	ea40 0003 	orr.w	r0, r0, r3
 80004fa:	4629      	mov	r1, r5
 80004fc:	bd30      	pop	{r4, r5, pc}
 80004fe:	fa21 f004 	lsr.w	r0, r1, r4
 8000502:	4629      	mov	r1, r5
 8000504:	bd30      	pop	{r4, r5, pc}
 8000506:	f094 0f00 	teq	r4, #0
 800050a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800050e:	bf06      	itte	eq
 8000510:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000514:	3401      	addeq	r4, #1
 8000516:	3d01      	subne	r5, #1
 8000518:	e74e      	b.n	80003b8 <__adddf3+0x8c>
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf18      	it	ne
 8000520:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000524:	d029      	beq.n	800057a <__adddf3+0x24e>
 8000526:	ea94 0f05 	teq	r4, r5
 800052a:	bf08      	it	eq
 800052c:	ea90 0f02 	teqeq	r0, r2
 8000530:	d005      	beq.n	800053e <__adddf3+0x212>
 8000532:	ea54 0c00 	orrs.w	ip, r4, r0
 8000536:	bf04      	itt	eq
 8000538:	4619      	moveq	r1, r3
 800053a:	4610      	moveq	r0, r2
 800053c:	bd30      	pop	{r4, r5, pc}
 800053e:	ea91 0f03 	teq	r1, r3
 8000542:	bf1e      	ittt	ne
 8000544:	2100      	movne	r1, #0
 8000546:	2000      	movne	r0, #0
 8000548:	bd30      	popne	{r4, r5, pc}
 800054a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800054e:	d105      	bne.n	800055c <__adddf3+0x230>
 8000550:	0040      	lsls	r0, r0, #1
 8000552:	4149      	adcs	r1, r1
 8000554:	bf28      	it	cs
 8000556:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800055a:	bd30      	pop	{r4, r5, pc}
 800055c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000560:	bf3c      	itt	cc
 8000562:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000566:	bd30      	popcc	{r4, r5, pc}
 8000568:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800056c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000570:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000574:	f04f 0000 	mov.w	r0, #0
 8000578:	bd30      	pop	{r4, r5, pc}
 800057a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800057e:	bf1a      	itte	ne
 8000580:	4619      	movne	r1, r3
 8000582:	4610      	movne	r0, r2
 8000584:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000588:	bf1c      	itt	ne
 800058a:	460b      	movne	r3, r1
 800058c:	4602      	movne	r2, r0
 800058e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000592:	bf06      	itte	eq
 8000594:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000598:	ea91 0f03 	teqeq	r1, r3
 800059c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80005a0:	bd30      	pop	{r4, r5, pc}
 80005a2:	bf00      	nop

080005a4 <__aeabi_ui2d>:
 80005a4:	f090 0f00 	teq	r0, #0
 80005a8:	bf04      	itt	eq
 80005aa:	2100      	moveq	r1, #0
 80005ac:	4770      	bxeq	lr
 80005ae:	b530      	push	{r4, r5, lr}
 80005b0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005b8:	f04f 0500 	mov.w	r5, #0
 80005bc:	f04f 0100 	mov.w	r1, #0
 80005c0:	e750      	b.n	8000464 <__adddf3+0x138>
 80005c2:	bf00      	nop

080005c4 <__aeabi_i2d>:
 80005c4:	f090 0f00 	teq	r0, #0
 80005c8:	bf04      	itt	eq
 80005ca:	2100      	moveq	r1, #0
 80005cc:	4770      	bxeq	lr
 80005ce:	b530      	push	{r4, r5, lr}
 80005d0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005d8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80005dc:	bf48      	it	mi
 80005de:	4240      	negmi	r0, r0
 80005e0:	f04f 0100 	mov.w	r1, #0
 80005e4:	e73e      	b.n	8000464 <__adddf3+0x138>
 80005e6:	bf00      	nop

080005e8 <__aeabi_f2d>:
 80005e8:	0042      	lsls	r2, r0, #1
 80005ea:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005ee:	ea4f 0131 	mov.w	r1, r1, rrx
 80005f2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005f6:	bf1f      	itttt	ne
 80005f8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005fc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000600:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000604:	4770      	bxne	lr
 8000606:	f092 0f00 	teq	r2, #0
 800060a:	bf14      	ite	ne
 800060c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000610:	4770      	bxeq	lr
 8000612:	b530      	push	{r4, r5, lr}
 8000614:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000618:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800061c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000620:	e720      	b.n	8000464 <__adddf3+0x138>
 8000622:	bf00      	nop

08000624 <__aeabi_ul2d>:
 8000624:	ea50 0201 	orrs.w	r2, r0, r1
 8000628:	bf08      	it	eq
 800062a:	4770      	bxeq	lr
 800062c:	b530      	push	{r4, r5, lr}
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	e00a      	b.n	800064a <__aeabi_l2d+0x16>

08000634 <__aeabi_l2d>:
 8000634:	ea50 0201 	orrs.w	r2, r0, r1
 8000638:	bf08      	it	eq
 800063a:	4770      	bxeq	lr
 800063c:	b530      	push	{r4, r5, lr}
 800063e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000642:	d502      	bpl.n	800064a <__aeabi_l2d+0x16>
 8000644:	4240      	negs	r0, r0
 8000646:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800064a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800064e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000652:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000656:	f43f aedc 	beq.w	8000412 <__adddf3+0xe6>
 800065a:	f04f 0203 	mov.w	r2, #3
 800065e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000662:	bf18      	it	ne
 8000664:	3203      	addne	r2, #3
 8000666:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800066a:	bf18      	it	ne
 800066c:	3203      	addne	r2, #3
 800066e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000672:	f1c2 0320 	rsb	r3, r2, #32
 8000676:	fa00 fc03 	lsl.w	ip, r0, r3
 800067a:	fa20 f002 	lsr.w	r0, r0, r2
 800067e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000682:	ea40 000e 	orr.w	r0, r0, lr
 8000686:	fa21 f102 	lsr.w	r1, r1, r2
 800068a:	4414      	add	r4, r2
 800068c:	e6c1      	b.n	8000412 <__adddf3+0xe6>
 800068e:	bf00      	nop

08000690 <__aeabi_dmul>:
 8000690:	b570      	push	{r4, r5, r6, lr}
 8000692:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000696:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800069a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800069e:	bf1d      	ittte	ne
 80006a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80006a4:	ea94 0f0c 	teqne	r4, ip
 80006a8:	ea95 0f0c 	teqne	r5, ip
 80006ac:	f000 f8de 	bleq	800086c <__aeabi_dmul+0x1dc>
 80006b0:	442c      	add	r4, r5
 80006b2:	ea81 0603 	eor.w	r6, r1, r3
 80006b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80006ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80006be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80006c2:	bf18      	it	ne
 80006c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80006c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006cc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80006d0:	d038      	beq.n	8000744 <__aeabi_dmul+0xb4>
 80006d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80006d6:	f04f 0500 	mov.w	r5, #0
 80006da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006de:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80006e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006e6:	f04f 0600 	mov.w	r6, #0
 80006ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006ee:	f09c 0f00 	teq	ip, #0
 80006f2:	bf18      	it	ne
 80006f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80006f8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006fc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000700:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000704:	d204      	bcs.n	8000710 <__aeabi_dmul+0x80>
 8000706:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800070a:	416d      	adcs	r5, r5
 800070c:	eb46 0606 	adc.w	r6, r6, r6
 8000710:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000714:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000718:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800071c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000720:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000724:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000728:	bf88      	it	hi
 800072a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800072e:	d81e      	bhi.n	800076e <__aeabi_dmul+0xde>
 8000730:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000734:	bf08      	it	eq
 8000736:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800073a:	f150 0000 	adcs.w	r0, r0, #0
 800073e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000748:	ea46 0101 	orr.w	r1, r6, r1
 800074c:	ea40 0002 	orr.w	r0, r0, r2
 8000750:	ea81 0103 	eor.w	r1, r1, r3
 8000754:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000758:	bfc2      	ittt	gt
 800075a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800075e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000762:	bd70      	popgt	{r4, r5, r6, pc}
 8000764:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000768:	f04f 0e00 	mov.w	lr, #0
 800076c:	3c01      	subs	r4, #1
 800076e:	f300 80ab 	bgt.w	80008c8 <__aeabi_dmul+0x238>
 8000772:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000776:	bfde      	ittt	le
 8000778:	2000      	movle	r0, #0
 800077a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800077e:	bd70      	pople	{r4, r5, r6, pc}
 8000780:	f1c4 0400 	rsb	r4, r4, #0
 8000784:	3c20      	subs	r4, #32
 8000786:	da35      	bge.n	80007f4 <__aeabi_dmul+0x164>
 8000788:	340c      	adds	r4, #12
 800078a:	dc1b      	bgt.n	80007c4 <__aeabi_dmul+0x134>
 800078c:	f104 0414 	add.w	r4, r4, #20
 8000790:	f1c4 0520 	rsb	r5, r4, #32
 8000794:	fa00 f305 	lsl.w	r3, r0, r5
 8000798:	fa20 f004 	lsr.w	r0, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea40 0002 	orr.w	r0, r0, r2
 80007a4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80007a8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007b0:	fa21 f604 	lsr.w	r6, r1, r4
 80007b4:	eb42 0106 	adc.w	r1, r2, r6
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f1c4 040c 	rsb	r4, r4, #12
 80007c8:	f1c4 0520 	rsb	r5, r4, #32
 80007cc:	fa00 f304 	lsl.w	r3, r0, r4
 80007d0:	fa20 f005 	lsr.w	r0, r0, r5
 80007d4:	fa01 f204 	lsl.w	r2, r1, r4
 80007d8:	ea40 0002 	orr.w	r0, r0, r2
 80007dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007e4:	f141 0100 	adc.w	r1, r1, #0
 80007e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ec:	bf08      	it	eq
 80007ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007f2:	bd70      	pop	{r4, r5, r6, pc}
 80007f4:	f1c4 0520 	rsb	r5, r4, #32
 80007f8:	fa00 f205 	lsl.w	r2, r0, r5
 80007fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000800:	fa20 f304 	lsr.w	r3, r0, r4
 8000804:	fa01 f205 	lsl.w	r2, r1, r5
 8000808:	ea43 0302 	orr.w	r3, r3, r2
 800080c:	fa21 f004 	lsr.w	r0, r1, r4
 8000810:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000814:	fa21 f204 	lsr.w	r2, r1, r4
 8000818:	ea20 0002 	bic.w	r0, r0, r2
 800081c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000820:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000824:	bf08      	it	eq
 8000826:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800082a:	bd70      	pop	{r4, r5, r6, pc}
 800082c:	f094 0f00 	teq	r4, #0
 8000830:	d10f      	bne.n	8000852 <__aeabi_dmul+0x1c2>
 8000832:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000836:	0040      	lsls	r0, r0, #1
 8000838:	eb41 0101 	adc.w	r1, r1, r1
 800083c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000840:	bf08      	it	eq
 8000842:	3c01      	subeq	r4, #1
 8000844:	d0f7      	beq.n	8000836 <__aeabi_dmul+0x1a6>
 8000846:	ea41 0106 	orr.w	r1, r1, r6
 800084a:	f095 0f00 	teq	r5, #0
 800084e:	bf18      	it	ne
 8000850:	4770      	bxne	lr
 8000852:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000856:	0052      	lsls	r2, r2, #1
 8000858:	eb43 0303 	adc.w	r3, r3, r3
 800085c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000860:	bf08      	it	eq
 8000862:	3d01      	subeq	r5, #1
 8000864:	d0f7      	beq.n	8000856 <__aeabi_dmul+0x1c6>
 8000866:	ea43 0306 	orr.w	r3, r3, r6
 800086a:	4770      	bx	lr
 800086c:	ea94 0f0c 	teq	r4, ip
 8000870:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000874:	bf18      	it	ne
 8000876:	ea95 0f0c 	teqne	r5, ip
 800087a:	d00c      	beq.n	8000896 <__aeabi_dmul+0x206>
 800087c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000880:	bf18      	it	ne
 8000882:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000886:	d1d1      	bne.n	800082c <__aeabi_dmul+0x19c>
 8000888:	ea81 0103 	eor.w	r1, r1, r3
 800088c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000890:	f04f 0000 	mov.w	r0, #0
 8000894:	bd70      	pop	{r4, r5, r6, pc}
 8000896:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800089a:	bf06      	itte	eq
 800089c:	4610      	moveq	r0, r2
 800089e:	4619      	moveq	r1, r3
 80008a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008a4:	d019      	beq.n	80008da <__aeabi_dmul+0x24a>
 80008a6:	ea94 0f0c 	teq	r4, ip
 80008aa:	d102      	bne.n	80008b2 <__aeabi_dmul+0x222>
 80008ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80008b0:	d113      	bne.n	80008da <__aeabi_dmul+0x24a>
 80008b2:	ea95 0f0c 	teq	r5, ip
 80008b6:	d105      	bne.n	80008c4 <__aeabi_dmul+0x234>
 80008b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80008bc:	bf1c      	itt	ne
 80008be:	4610      	movne	r0, r2
 80008c0:	4619      	movne	r1, r3
 80008c2:	d10a      	bne.n	80008da <__aeabi_dmul+0x24a>
 80008c4:	ea81 0103 	eor.w	r1, r1, r3
 80008c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80008cc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80008d4:	f04f 0000 	mov.w	r0, #0
 80008d8:	bd70      	pop	{r4, r5, r6, pc}
 80008da:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008de:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80008e2:	bd70      	pop	{r4, r5, r6, pc}

080008e4 <__aeabi_ddiv>:
 80008e4:	b570      	push	{r4, r5, r6, lr}
 80008e6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008ea:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008f2:	bf1d      	ittte	ne
 80008f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008f8:	ea94 0f0c 	teqne	r4, ip
 80008fc:	ea95 0f0c 	teqne	r5, ip
 8000900:	f000 f8a7 	bleq	8000a52 <__aeabi_ddiv+0x16e>
 8000904:	eba4 0405 	sub.w	r4, r4, r5
 8000908:	ea81 0e03 	eor.w	lr, r1, r3
 800090c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000910:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000914:	f000 8088 	beq.w	8000a28 <__aeabi_ddiv+0x144>
 8000918:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800091c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000920:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000924:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000928:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800092c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000930:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000934:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000938:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800093c:	429d      	cmp	r5, r3
 800093e:	bf08      	it	eq
 8000940:	4296      	cmpeq	r6, r2
 8000942:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000946:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800094a:	d202      	bcs.n	8000952 <__aeabi_ddiv+0x6e>
 800094c:	085b      	lsrs	r3, r3, #1
 800094e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000952:	1ab6      	subs	r6, r6, r2
 8000954:	eb65 0503 	sbc.w	r5, r5, r3
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000962:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 000c 	orrcs.w	r0, r0, ip
 8000978:	085b      	lsrs	r3, r3, #1
 800097a:	ea4f 0232 	mov.w	r2, r2, rrx
 800097e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000982:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000986:	bf22      	ittt	cs
 8000988:	1ab6      	subcs	r6, r6, r2
 800098a:	4675      	movcs	r5, lr
 800098c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000990:	085b      	lsrs	r3, r3, #1
 8000992:	ea4f 0232 	mov.w	r2, r2, rrx
 8000996:	ebb6 0e02 	subs.w	lr, r6, r2
 800099a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800099e:	bf22      	ittt	cs
 80009a0:	1ab6      	subcs	r6, r6, r2
 80009a2:	4675      	movcs	r5, lr
 80009a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80009a8:	085b      	lsrs	r3, r3, #1
 80009aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80009ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80009b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009b6:	bf22      	ittt	cs
 80009b8:	1ab6      	subcs	r6, r6, r2
 80009ba:	4675      	movcs	r5, lr
 80009bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80009c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80009c4:	d018      	beq.n	80009f8 <__aeabi_ddiv+0x114>
 80009c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80009ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80009ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80009d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80009d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009e2:	d1c0      	bne.n	8000966 <__aeabi_ddiv+0x82>
 80009e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009e8:	d10b      	bne.n	8000a02 <__aeabi_ddiv+0x11e>
 80009ea:	ea41 0100 	orr.w	r1, r1, r0
 80009ee:	f04f 0000 	mov.w	r0, #0
 80009f2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009f6:	e7b6      	b.n	8000966 <__aeabi_ddiv+0x82>
 80009f8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009fc:	bf04      	itt	eq
 80009fe:	4301      	orreq	r1, r0
 8000a00:	2000      	moveq	r0, #0
 8000a02:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000a06:	bf88      	it	hi
 8000a08:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000a0c:	f63f aeaf 	bhi.w	800076e <__aeabi_dmul+0xde>
 8000a10:	ebb5 0c03 	subs.w	ip, r5, r3
 8000a14:	bf04      	itt	eq
 8000a16:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000a1a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000a1e:	f150 0000 	adcs.w	r0, r0, #0
 8000a22:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000a26:	bd70      	pop	{r4, r5, r6, pc}
 8000a28:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000a2c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a30:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a34:	bfc2      	ittt	gt
 8000a36:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a3a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a3e:	bd70      	popgt	{r4, r5, r6, pc}
 8000a40:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a44:	f04f 0e00 	mov.w	lr, #0
 8000a48:	3c01      	subs	r4, #1
 8000a4a:	e690      	b.n	800076e <__aeabi_dmul+0xde>
 8000a4c:	ea45 0e06 	orr.w	lr, r5, r6
 8000a50:	e68d      	b.n	800076e <__aeabi_dmul+0xde>
 8000a52:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a56:	ea94 0f0c 	teq	r4, ip
 8000a5a:	bf08      	it	eq
 8000a5c:	ea95 0f0c 	teqeq	r5, ip
 8000a60:	f43f af3b 	beq.w	80008da <__aeabi_dmul+0x24a>
 8000a64:	ea94 0f0c 	teq	r4, ip
 8000a68:	d10a      	bne.n	8000a80 <__aeabi_ddiv+0x19c>
 8000a6a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a6e:	f47f af34 	bne.w	80008da <__aeabi_dmul+0x24a>
 8000a72:	ea95 0f0c 	teq	r5, ip
 8000a76:	f47f af25 	bne.w	80008c4 <__aeabi_dmul+0x234>
 8000a7a:	4610      	mov	r0, r2
 8000a7c:	4619      	mov	r1, r3
 8000a7e:	e72c      	b.n	80008da <__aeabi_dmul+0x24a>
 8000a80:	ea95 0f0c 	teq	r5, ip
 8000a84:	d106      	bne.n	8000a94 <__aeabi_ddiv+0x1b0>
 8000a86:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a8a:	f43f aefd 	beq.w	8000888 <__aeabi_dmul+0x1f8>
 8000a8e:	4610      	mov	r0, r2
 8000a90:	4619      	mov	r1, r3
 8000a92:	e722      	b.n	80008da <__aeabi_dmul+0x24a>
 8000a94:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a98:	bf18      	it	ne
 8000a9a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a9e:	f47f aec5 	bne.w	800082c <__aeabi_dmul+0x19c>
 8000aa2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000aa6:	f47f af0d 	bne.w	80008c4 <__aeabi_dmul+0x234>
 8000aaa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000aae:	f47f aeeb 	bne.w	8000888 <__aeabi_dmul+0x1f8>
 8000ab2:	e712      	b.n	80008da <__aeabi_dmul+0x24a>
	...

08000ac0 <__aeabi_d2f>:
 8000ac0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ac4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ac8:	bf24      	itt	cs
 8000aca:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ace:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ad2:	d90d      	bls.n	8000af0 <__aeabi_d2f+0x30>
 8000ad4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ad8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000adc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000ae4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ae8:	bf08      	it	eq
 8000aea:	f020 0001 	biceq.w	r0, r0, #1
 8000aee:	4770      	bx	lr
 8000af0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000af4:	d121      	bne.n	8000b3a <__aeabi_d2f+0x7a>
 8000af6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000afa:	bfbc      	itt	lt
 8000afc:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b00:	4770      	bxlt	lr
 8000b02:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b06:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b0a:	f1c2 0218 	rsb	r2, r2, #24
 8000b0e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b12:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b16:	fa20 f002 	lsr.w	r0, r0, r2
 8000b1a:	bf18      	it	ne
 8000b1c:	f040 0001 	orrne.w	r0, r0, #1
 8000b20:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b24:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b28:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b2c:	ea40 000c 	orr.w	r0, r0, ip
 8000b30:	fa23 f302 	lsr.w	r3, r3, r2
 8000b34:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b38:	e7cc      	b.n	8000ad4 <__aeabi_d2f+0x14>
 8000b3a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b3e:	d107      	bne.n	8000b50 <__aeabi_d2f+0x90>
 8000b40:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b44:	bf1e      	ittt	ne
 8000b46:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b4a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b4e:	4770      	bxne	lr
 8000b50:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b54:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b58:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop

08000b60 <memcpy>:
 8000b60:	4684      	mov	ip, r0
 8000b62:	ea41 0300 	orr.w	r3, r1, r0
 8000b66:	f013 0303 	ands.w	r3, r3, #3
 8000b6a:	d16d      	bne.n	8000c48 <memcpy+0xe8>
 8000b6c:	3a40      	subs	r2, #64	; 0x40
 8000b6e:	d341      	bcc.n	8000bf4 <memcpy+0x94>
 8000b70:	f851 3b04 	ldr.w	r3, [r1], #4
 8000b74:	f840 3b04 	str.w	r3, [r0], #4
 8000b78:	f851 3b04 	ldr.w	r3, [r1], #4
 8000b7c:	f840 3b04 	str.w	r3, [r0], #4
 8000b80:	f851 3b04 	ldr.w	r3, [r1], #4
 8000b84:	f840 3b04 	str.w	r3, [r0], #4
 8000b88:	f851 3b04 	ldr.w	r3, [r1], #4
 8000b8c:	f840 3b04 	str.w	r3, [r0], #4
 8000b90:	f851 3b04 	ldr.w	r3, [r1], #4
 8000b94:	f840 3b04 	str.w	r3, [r0], #4
 8000b98:	f851 3b04 	ldr.w	r3, [r1], #4
 8000b9c:	f840 3b04 	str.w	r3, [r0], #4
 8000ba0:	f851 3b04 	ldr.w	r3, [r1], #4
 8000ba4:	f840 3b04 	str.w	r3, [r0], #4
 8000ba8:	f851 3b04 	ldr.w	r3, [r1], #4
 8000bac:	f840 3b04 	str.w	r3, [r0], #4
 8000bb0:	f851 3b04 	ldr.w	r3, [r1], #4
 8000bb4:	f840 3b04 	str.w	r3, [r0], #4
 8000bb8:	f851 3b04 	ldr.w	r3, [r1], #4
 8000bbc:	f840 3b04 	str.w	r3, [r0], #4
 8000bc0:	f851 3b04 	ldr.w	r3, [r1], #4
 8000bc4:	f840 3b04 	str.w	r3, [r0], #4
 8000bc8:	f851 3b04 	ldr.w	r3, [r1], #4
 8000bcc:	f840 3b04 	str.w	r3, [r0], #4
 8000bd0:	f851 3b04 	ldr.w	r3, [r1], #4
 8000bd4:	f840 3b04 	str.w	r3, [r0], #4
 8000bd8:	f851 3b04 	ldr.w	r3, [r1], #4
 8000bdc:	f840 3b04 	str.w	r3, [r0], #4
 8000be0:	f851 3b04 	ldr.w	r3, [r1], #4
 8000be4:	f840 3b04 	str.w	r3, [r0], #4
 8000be8:	f851 3b04 	ldr.w	r3, [r1], #4
 8000bec:	f840 3b04 	str.w	r3, [r0], #4
 8000bf0:	3a40      	subs	r2, #64	; 0x40
 8000bf2:	d2bd      	bcs.n	8000b70 <memcpy+0x10>
 8000bf4:	3230      	adds	r2, #48	; 0x30
 8000bf6:	d311      	bcc.n	8000c1c <memcpy+0xbc>
 8000bf8:	f851 3b04 	ldr.w	r3, [r1], #4
 8000bfc:	f840 3b04 	str.w	r3, [r0], #4
 8000c00:	f851 3b04 	ldr.w	r3, [r1], #4
 8000c04:	f840 3b04 	str.w	r3, [r0], #4
 8000c08:	f851 3b04 	ldr.w	r3, [r1], #4
 8000c0c:	f840 3b04 	str.w	r3, [r0], #4
 8000c10:	f851 3b04 	ldr.w	r3, [r1], #4
 8000c14:	f840 3b04 	str.w	r3, [r0], #4
 8000c18:	3a10      	subs	r2, #16
 8000c1a:	d2ed      	bcs.n	8000bf8 <memcpy+0x98>
 8000c1c:	320c      	adds	r2, #12
 8000c1e:	d305      	bcc.n	8000c2c <memcpy+0xcc>
 8000c20:	f851 3b04 	ldr.w	r3, [r1], #4
 8000c24:	f840 3b04 	str.w	r3, [r0], #4
 8000c28:	3a04      	subs	r2, #4
 8000c2a:	d2f9      	bcs.n	8000c20 <memcpy+0xc0>
 8000c2c:	3204      	adds	r2, #4
 8000c2e:	d008      	beq.n	8000c42 <memcpy+0xe2>
 8000c30:	07d2      	lsls	r2, r2, #31
 8000c32:	bf1c      	itt	ne
 8000c34:	f811 3b01 	ldrbne.w	r3, [r1], #1
 8000c38:	f800 3b01 	strbne.w	r3, [r0], #1
 8000c3c:	d301      	bcc.n	8000c42 <memcpy+0xe2>
 8000c3e:	880b      	ldrh	r3, [r1, #0]
 8000c40:	8003      	strh	r3, [r0, #0]
 8000c42:	4660      	mov	r0, ip
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop
 8000c48:	2a08      	cmp	r2, #8
 8000c4a:	d313      	bcc.n	8000c74 <memcpy+0x114>
 8000c4c:	078b      	lsls	r3, r1, #30
 8000c4e:	d08d      	beq.n	8000b6c <memcpy+0xc>
 8000c50:	f010 0303 	ands.w	r3, r0, #3
 8000c54:	d08a      	beq.n	8000b6c <memcpy+0xc>
 8000c56:	f1c3 0304 	rsb	r3, r3, #4
 8000c5a:	1ad2      	subs	r2, r2, r3
 8000c5c:	07db      	lsls	r3, r3, #31
 8000c5e:	bf1c      	itt	ne
 8000c60:	f811 3b01 	ldrbne.w	r3, [r1], #1
 8000c64:	f800 3b01 	strbne.w	r3, [r0], #1
 8000c68:	d380      	bcc.n	8000b6c <memcpy+0xc>
 8000c6a:	f831 3b02 	ldrh.w	r3, [r1], #2
 8000c6e:	f820 3b02 	strh.w	r3, [r0], #2
 8000c72:	e77b      	b.n	8000b6c <memcpy+0xc>
 8000c74:	3a04      	subs	r2, #4
 8000c76:	d3d9      	bcc.n	8000c2c <memcpy+0xcc>
 8000c78:	3a01      	subs	r2, #1
 8000c7a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000c7e:	f800 3b01 	strb.w	r3, [r0], #1
 8000c82:	d2f9      	bcs.n	8000c78 <memcpy+0x118>
 8000c84:	780b      	ldrb	r3, [r1, #0]
 8000c86:	7003      	strb	r3, [r0, #0]
 8000c88:	784b      	ldrb	r3, [r1, #1]
 8000c8a:	7043      	strb	r3, [r0, #1]
 8000c8c:	788b      	ldrb	r3, [r1, #2]
 8000c8e:	7083      	strb	r3, [r0, #2]
 8000c90:	4660      	mov	r0, ip
 8000c92:	4770      	bx	lr
	...
 8000ca0:	eba2 0003 	sub.w	r0, r2, r3
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <strcmp>:
 8000ca8:	7802      	ldrb	r2, [r0, #0]
 8000caa:	780b      	ldrb	r3, [r1, #0]
 8000cac:	2a01      	cmp	r2, #1
 8000cae:	bf28      	it	cs
 8000cb0:	429a      	cmpcs	r2, r3
 8000cb2:	d1f5      	bne.n	8000ca0 <memcpy+0x140>
 8000cb4:	e96d 4504 	strd	r4, r5, [sp, #-16]!
 8000cb8:	ea40 0401 	orr.w	r4, r0, r1
 8000cbc:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8000cc0:	f06f 0c00 	mvn.w	ip, #0
 8000cc4:	ea4f 7244 	mov.w	r2, r4, lsl #29
 8000cc8:	b312      	cbz	r2, 8000d10 <strcmp+0x68>
 8000cca:	ea80 0401 	eor.w	r4, r0, r1
 8000cce:	f014 0f07 	tst.w	r4, #7
 8000cd2:	d16a      	bne.n	8000daa <strcmp+0x102>
 8000cd4:	f000 0407 	and.w	r4, r0, #7
 8000cd8:	f020 0007 	bic.w	r0, r0, #7
 8000cdc:	f004 0503 	and.w	r5, r4, #3
 8000ce0:	f021 0107 	bic.w	r1, r1, #7
 8000ce4:	ea4f 05c5 	mov.w	r5, r5, lsl #3
 8000ce8:	e8f0 2304 	ldrd	r2, r3, [r0], #16
 8000cec:	f014 0f04 	tst.w	r4, #4
 8000cf0:	e8f1 6704 	ldrd	r6, r7, [r1], #16
 8000cf4:	fa0c f405 	lsl.w	r4, ip, r5
 8000cf8:	ea62 0204 	orn	r2, r2, r4
 8000cfc:	ea66 0604 	orn	r6, r6, r4
 8000d00:	d00a      	beq.n	8000d18 <strcmp+0x70>
 8000d02:	ea63 0304 	orn	r3, r3, r4
 8000d06:	4662      	mov	r2, ip
 8000d08:	ea67 0704 	orn	r7, r7, r4
 8000d0c:	4666      	mov	r6, ip
 8000d0e:	e003      	b.n	8000d18 <strcmp+0x70>
 8000d10:	e8f0 2304 	ldrd	r2, r3, [r0], #16
 8000d14:	e8f1 6704 	ldrd	r6, r7, [r1], #16
 8000d18:	fa82 f54c 	uadd8	r5, r2, ip
 8000d1c:	ea82 0406 	eor.w	r4, r2, r6
 8000d20:	faa4 f48c 	sel	r4, r4, ip
 8000d24:	bb6c      	cbnz	r4, 8000d82 <strcmp+0xda>
 8000d26:	fa83 f54c 	uadd8	r5, r3, ip
 8000d2a:	ea83 0507 	eor.w	r5, r3, r7
 8000d2e:	faa5 f58c 	sel	r5, r5, ip
 8000d32:	b995      	cbnz	r5, 8000d5a <strcmp+0xb2>
 8000d34:	e950 2302 	ldrd	r2, r3, [r0, #-8]
 8000d38:	e951 6702 	ldrd	r6, r7, [r1, #-8]
 8000d3c:	fa82 f54c 	uadd8	r5, r2, ip
 8000d40:	ea82 0406 	eor.w	r4, r2, r6
 8000d44:	faa4 f48c 	sel	r4, r4, ip
 8000d48:	fa83 f54c 	uadd8	r5, r3, ip
 8000d4c:	ea83 0507 	eor.w	r5, r3, r7
 8000d50:	faa5 f58c 	sel	r5, r5, ip
 8000d54:	4325      	orrs	r5, r4
 8000d56:	d0db      	beq.n	8000d10 <strcmp+0x68>
 8000d58:	b99c      	cbnz	r4, 8000d82 <strcmp+0xda>
 8000d5a:	ba2d      	rev	r5, r5
 8000d5c:	fab5 f485 	clz	r4, r5
 8000d60:	f024 0407 	bic.w	r4, r4, #7
 8000d64:	fa27 f104 	lsr.w	r1, r7, r4
 8000d68:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8000d6c:	fa23 f304 	lsr.w	r3, r3, r4
 8000d70:	f003 00ff 	and.w	r0, r3, #255	; 0xff
 8000d74:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000d78:	e8fd 4504 	ldrd	r4, r5, [sp], #16
 8000d7c:	eba0 0001 	sub.w	r0, r0, r1
 8000d80:	4770      	bx	lr
 8000d82:	ba24      	rev	r4, r4
 8000d84:	fab4 f484 	clz	r4, r4
 8000d88:	f024 0407 	bic.w	r4, r4, #7
 8000d8c:	fa26 f104 	lsr.w	r1, r6, r4
 8000d90:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8000d94:	fa22 f204 	lsr.w	r2, r2, r4
 8000d98:	f002 00ff 	and.w	r0, r2, #255	; 0xff
 8000d9c:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000da0:	e8fd 4504 	ldrd	r4, r5, [sp], #16
 8000da4:	eba0 0001 	sub.w	r0, r0, r1
 8000da8:	4770      	bx	lr
 8000daa:	f014 0f03 	tst.w	r4, #3
 8000dae:	d13c      	bne.n	8000e2a <strcmp+0x182>
 8000db0:	f010 0403 	ands.w	r4, r0, #3
 8000db4:	d128      	bne.n	8000e08 <strcmp+0x160>
 8000db6:	f850 2b08 	ldr.w	r2, [r0], #8
 8000dba:	f851 3b08 	ldr.w	r3, [r1], #8
 8000dbe:	fa82 f54c 	uadd8	r5, r2, ip
 8000dc2:	ea82 0503 	eor.w	r5, r2, r3
 8000dc6:	faa5 f58c 	sel	r5, r5, ip
 8000dca:	b95d      	cbnz	r5, 8000de4 <strcmp+0x13c>
 8000dcc:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8000dd0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8000dd4:	fa82 f54c 	uadd8	r5, r2, ip
 8000dd8:	ea82 0503 	eor.w	r5, r2, r3
 8000ddc:	faa5 f58c 	sel	r5, r5, ip
 8000de0:	2d00      	cmp	r5, #0
 8000de2:	d0e8      	beq.n	8000db6 <strcmp+0x10e>
 8000de4:	ba2d      	rev	r5, r5
 8000de6:	fab5 f485 	clz	r4, r5
 8000dea:	f024 0407 	bic.w	r4, r4, #7
 8000dee:	fa23 f104 	lsr.w	r1, r3, r4
 8000df2:	fa22 f204 	lsr.w	r2, r2, r4
 8000df6:	f002 00ff 	and.w	r0, r2, #255	; 0xff
 8000dfa:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000dfe:	e8fd 4504 	ldrd	r4, r5, [sp], #16
 8000e02:	eba0 0001 	sub.w	r0, r0, r1
 8000e06:	4770      	bx	lr
 8000e08:	ea4f 04c4 	mov.w	r4, r4, lsl #3
 8000e0c:	f020 0003 	bic.w	r0, r0, #3
 8000e10:	f850 2b08 	ldr.w	r2, [r0], #8
 8000e14:	f021 0103 	bic.w	r1, r1, #3
 8000e18:	f851 3b08 	ldr.w	r3, [r1], #8
 8000e1c:	fa0c f404 	lsl.w	r4, ip, r4
 8000e20:	ea62 0204 	orn	r2, r2, r4
 8000e24:	ea63 0304 	orn	r3, r3, r4
 8000e28:	e7c9      	b.n	8000dbe <strcmp+0x116>
 8000e2a:	f010 0403 	ands.w	r4, r0, #3
 8000e2e:	d01a      	beq.n	8000e66 <strcmp+0x1be>
 8000e30:	eba1 0104 	sub.w	r1, r1, r4
 8000e34:	f020 0003 	bic.w	r0, r0, #3
 8000e38:	07e4      	lsls	r4, r4, #31
 8000e3a:	f850 2b04 	ldr.w	r2, [r0], #4
 8000e3e:	d006      	beq.n	8000e4e <strcmp+0x1a6>
 8000e40:	d20f      	bcs.n	8000e62 <strcmp+0x1ba>
 8000e42:	788b      	ldrb	r3, [r1, #2]
 8000e44:	fa5f f4a2 	uxtb.w	r4, r2, ror #16
 8000e48:	1ae4      	subs	r4, r4, r3
 8000e4a:	d106      	bne.n	8000e5a <strcmp+0x1b2>
 8000e4c:	b12b      	cbz	r3, 8000e5a <strcmp+0x1b2>
 8000e4e:	78cb      	ldrb	r3, [r1, #3]
 8000e50:	fa5f f4b2 	uxtb.w	r4, r2, ror #24
 8000e54:	1ae4      	subs	r4, r4, r3
 8000e56:	d100      	bne.n	8000e5a <strcmp+0x1b2>
 8000e58:	b91b      	cbnz	r3, 8000e62 <strcmp+0x1ba>
 8000e5a:	4620      	mov	r0, r4
 8000e5c:	f85d 4b10 	ldr.w	r4, [sp], #16
 8000e60:	4770      	bx	lr
 8000e62:	f101 0104 	add.w	r1, r1, #4
 8000e66:	f850 2b04 	ldr.w	r2, [r0], #4
 8000e6a:	07cc      	lsls	r4, r1, #31
 8000e6c:	f021 0103 	bic.w	r1, r1, #3
 8000e70:	f851 3b04 	ldr.w	r3, [r1], #4
 8000e74:	d848      	bhi.n	8000f08 <strcmp+0x260>
 8000e76:	d224      	bcs.n	8000ec2 <strcmp+0x21a>
 8000e78:	f022 447f 	bic.w	r4, r2, #4278190080	; 0xff000000
 8000e7c:	fa82 f54c 	uadd8	r5, r2, ip
 8000e80:	ea94 2513 	eors.w	r5, r4, r3, lsr #8
 8000e84:	faa5 f58c 	sel	r5, r5, ip
 8000e88:	d10a      	bne.n	8000ea0 <strcmp+0x1f8>
 8000e8a:	b965      	cbnz	r5, 8000ea6 <strcmp+0x1fe>
 8000e8c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000e90:	ea84 0402 	eor.w	r4, r4, r2
 8000e94:	ebb4 6f03 	cmp.w	r4, r3, lsl #24
 8000e98:	d10e      	bne.n	8000eb8 <strcmp+0x210>
 8000e9a:	f850 2b04 	ldr.w	r2, [r0], #4
 8000e9e:	e7eb      	b.n	8000e78 <strcmp+0x1d0>
 8000ea0:	ea4f 2313 	mov.w	r3, r3, lsr #8
 8000ea4:	e055      	b.n	8000f52 <strcmp+0x2aa>
 8000ea6:	f035 457f 	bics.w	r5, r5, #4278190080	; 0xff000000
 8000eaa:	d14d      	bne.n	8000f48 <strcmp+0x2a0>
 8000eac:	7808      	ldrb	r0, [r1, #0]
 8000eae:	e8fd 4504 	ldrd	r4, r5, [sp], #16
 8000eb2:	f1c0 0000 	rsb	r0, r0, #0
 8000eb6:	4770      	bx	lr
 8000eb8:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000ebc:	f003 03ff 	and.w	r3, r3, #255	; 0xff
 8000ec0:	e047      	b.n	8000f52 <strcmp+0x2aa>
 8000ec2:	ea02 441c 	and.w	r4, r2, ip, lsr #16
 8000ec6:	fa82 f54c 	uadd8	r5, r2, ip
 8000eca:	ea94 4513 	eors.w	r5, r4, r3, lsr #16
 8000ece:	faa5 f58c 	sel	r5, r5, ip
 8000ed2:	d10a      	bne.n	8000eea <strcmp+0x242>
 8000ed4:	b965      	cbnz	r5, 8000ef0 <strcmp+0x248>
 8000ed6:	f851 3b04 	ldr.w	r3, [r1], #4
 8000eda:	ea84 0402 	eor.w	r4, r4, r2
 8000ede:	ebb4 4f03 	cmp.w	r4, r3, lsl #16
 8000ee2:	d10c      	bne.n	8000efe <strcmp+0x256>
 8000ee4:	f850 2b04 	ldr.w	r2, [r0], #4
 8000ee8:	e7eb      	b.n	8000ec2 <strcmp+0x21a>
 8000eea:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8000eee:	e030      	b.n	8000f52 <strcmp+0x2aa>
 8000ef0:	ea15 451c 	ands.w	r5, r5, ip, lsr #16
 8000ef4:	d128      	bne.n	8000f48 <strcmp+0x2a0>
 8000ef6:	880b      	ldrh	r3, [r1, #0]
 8000ef8:	ea4f 4212 	mov.w	r2, r2, lsr #16
 8000efc:	e029      	b.n	8000f52 <strcmp+0x2aa>
 8000efe:	ea4f 4212 	mov.w	r2, r2, lsr #16
 8000f02:	ea03 431c 	and.w	r3, r3, ip, lsr #16
 8000f06:	e024      	b.n	8000f52 <strcmp+0x2aa>
 8000f08:	f002 04ff 	and.w	r4, r2, #255	; 0xff
 8000f0c:	fa82 f54c 	uadd8	r5, r2, ip
 8000f10:	ea94 6513 	eors.w	r5, r4, r3, lsr #24
 8000f14:	faa5 f58c 	sel	r5, r5, ip
 8000f18:	d10a      	bne.n	8000f30 <strcmp+0x288>
 8000f1a:	b965      	cbnz	r5, 8000f36 <strcmp+0x28e>
 8000f1c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000f20:	ea84 0402 	eor.w	r4, r4, r2
 8000f24:	ebb4 2f03 	cmp.w	r4, r3, lsl #8
 8000f28:	d109      	bne.n	8000f3e <strcmp+0x296>
 8000f2a:	f850 2b04 	ldr.w	r2, [r0], #4
 8000f2e:	e7eb      	b.n	8000f08 <strcmp+0x260>
 8000f30:	ea4f 6313 	mov.w	r3, r3, lsr #24
 8000f34:	e00d      	b.n	8000f52 <strcmp+0x2aa>
 8000f36:	f015 0fff 	tst.w	r5, #255	; 0xff
 8000f3a:	d105      	bne.n	8000f48 <strcmp+0x2a0>
 8000f3c:	680b      	ldr	r3, [r1, #0]
 8000f3e:	ea4f 2212 	mov.w	r2, r2, lsr #8
 8000f42:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8000f46:	e004      	b.n	8000f52 <strcmp+0x2aa>
 8000f48:	f04f 0000 	mov.w	r0, #0
 8000f4c:	e8fd 4504 	ldrd	r4, r5, [sp], #16
 8000f50:	4770      	bx	lr
 8000f52:	ba12      	rev	r2, r2
 8000f54:	ba1b      	rev	r3, r3
 8000f56:	fa82 f44c 	uadd8	r4, r2, ip
 8000f5a:	ea82 0403 	eor.w	r4, r2, r3
 8000f5e:	faa4 f58c 	sel	r5, r4, ip
 8000f62:	fab5 f485 	clz	r4, r5
 8000f66:	fa02 f204 	lsl.w	r2, r2, r4
 8000f6a:	fa03 f304 	lsl.w	r3, r3, r4
 8000f6e:	ea4f 6012 	mov.w	r0, r2, lsr #24
 8000f72:	e8fd 4504 	ldrd	r4, r5, [sp], #16
 8000f76:	eba0 6013 	sub.w	r0, r0, r3, lsr #24
 8000f7a:	4770      	bx	lr
 8000f7c:	0000      	movs	r0, r0
	...

08000f80 <__gedf2>:
 8000f80:	f04f 3cff 	mov.w	ip, #4294967295
 8000f84:	e006      	b.n	8000f94 <__cmpdf2+0x4>
 8000f86:	bf00      	nop

08000f88 <__ledf2>:
 8000f88:	f04f 0c01 	mov.w	ip, #1
 8000f8c:	e002      	b.n	8000f94 <__cmpdf2+0x4>
 8000f8e:	bf00      	nop

08000f90 <__cmpdf2>:
 8000f90:	f04f 0c01 	mov.w	ip, #1
 8000f94:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f98:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000f9c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000fa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000fa4:	bf18      	it	ne
 8000fa6:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000faa:	d01b      	beq.n	8000fe4 <__cmpdf2+0x54>
 8000fac:	b001      	add	sp, #4
 8000fae:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000fb2:	bf0c      	ite	eq
 8000fb4:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000fb8:	ea91 0f03 	teqne	r1, r3
 8000fbc:	bf02      	ittt	eq
 8000fbe:	ea90 0f02 	teqeq	r0, r2
 8000fc2:	2000      	moveq	r0, #0
 8000fc4:	4770      	bxeq	lr
 8000fc6:	f110 0f00 	cmn.w	r0, #0
 8000fca:	ea91 0f03 	teq	r1, r3
 8000fce:	bf58      	it	pl
 8000fd0:	4299      	cmppl	r1, r3
 8000fd2:	bf08      	it	eq
 8000fd4:	4290      	cmpeq	r0, r2
 8000fd6:	bf2c      	ite	cs
 8000fd8:	17d8      	asrcs	r0, r3, #31
 8000fda:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000fde:	f040 0001 	orr.w	r0, r0, #1
 8000fe2:	4770      	bx	lr
 8000fe4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000fe8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000fec:	d102      	bne.n	8000ff4 <__cmpdf2+0x64>
 8000fee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ff2:	d107      	bne.n	8001004 <__cmpdf2+0x74>
 8000ff4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ff8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ffc:	d1d6      	bne.n	8000fac <__cmpdf2+0x1c>
 8000ffe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8001002:	d0d3      	beq.n	8000fac <__cmpdf2+0x1c>
 8001004:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001008:	4770      	bx	lr
 800100a:	bf00      	nop

0800100c <__aeabi_cdrcmple>:
 800100c:	4684      	mov	ip, r0
 800100e:	4610      	mov	r0, r2
 8001010:	4662      	mov	r2, ip
 8001012:	468c      	mov	ip, r1
 8001014:	4619      	mov	r1, r3
 8001016:	4663      	mov	r3, ip
 8001018:	e000      	b.n	800101c <__aeabi_cdcmpeq>
 800101a:	bf00      	nop

0800101c <__aeabi_cdcmpeq>:
 800101c:	b501      	push	{r0, lr}
 800101e:	f7ff ffb7 	bl	8000f90 <__cmpdf2>
 8001022:	2800      	cmp	r0, #0
 8001024:	bf48      	it	mi
 8001026:	f110 0f00 	cmnmi.w	r0, #0
 800102a:	bd01      	pop	{r0, pc}

0800102c <__aeabi_dcmpeq>:
 800102c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001030:	f7ff fff4 	bl	800101c <__aeabi_cdcmpeq>
 8001034:	bf0c      	ite	eq
 8001036:	2001      	moveq	r0, #1
 8001038:	2000      	movne	r0, #0
 800103a:	f85d fb08 	ldr.w	pc, [sp], #8
 800103e:	bf00      	nop

08001040 <__aeabi_dcmplt>:
 8001040:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001044:	f7ff ffea 	bl	800101c <__aeabi_cdcmpeq>
 8001048:	bf34      	ite	cc
 800104a:	2001      	movcc	r0, #1
 800104c:	2000      	movcs	r0, #0
 800104e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001052:	bf00      	nop

08001054 <__aeabi_dcmple>:
 8001054:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001058:	f7ff ffe0 	bl	800101c <__aeabi_cdcmpeq>
 800105c:	bf94      	ite	ls
 800105e:	2001      	movls	r0, #1
 8001060:	2000      	movhi	r0, #0
 8001062:	f85d fb08 	ldr.w	pc, [sp], #8
 8001066:	bf00      	nop

08001068 <__aeabi_dcmpge>:
 8001068:	f84d ed08 	str.w	lr, [sp, #-8]!
 800106c:	f7ff ffce 	bl	800100c <__aeabi_cdrcmple>
 8001070:	bf94      	ite	ls
 8001072:	2001      	movls	r0, #1
 8001074:	2000      	movhi	r0, #0
 8001076:	f85d fb08 	ldr.w	pc, [sp], #8
 800107a:	bf00      	nop

0800107c <__aeabi_dcmpgt>:
 800107c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001080:	f7ff ffc4 	bl	800100c <__aeabi_cdrcmple>
 8001084:	bf34      	ite	cc
 8001086:	2001      	movcc	r0, #1
 8001088:	2000      	movcs	r0, #0
 800108a:	f85d fb08 	ldr.w	pc, [sp], #8
 800108e:	bf00      	nop

08001090 <get.lto_priv.70>:

static msg_t get(void *ip) {
  uint8_t b;
  MemoryStream *msp = ip;

  if (msp->eos - msp->offset <= 0)
 8001090:	6903      	ldr	r3, [r0, #16]
 8001092:	68c1      	ldr	r1, [r0, #12]
 8001094:	4299      	cmp	r1, r3
  *(msp->buffer + msp->eos) = b;
  msp->eos += 1;
  return MSG_OK;
}

static msg_t get(void *ip) {
 8001096:	4602      	mov	r2, r0
  uint8_t b;
  MemoryStream *msp = ip;

  if (msp->eos - msp->offset <= 0)
 8001098:	d004      	beq.n	80010a4 <get.lto_priv.70+0x14>
    return MSG_RESET;
  b = *(msp->buffer + msp->offset);
 800109a:	6841      	ldr	r1, [r0, #4]
 800109c:	5cc8      	ldrb	r0, [r1, r3]
  msp->offset += 1;
 800109e:	3301      	adds	r3, #1
 80010a0:	6113      	str	r3, [r2, #16]
 80010a2:	4770      	bx	lr
static msg_t get(void *ip) {
  uint8_t b;
  MemoryStream *msp = ip;

  if (msp->eos - msp->offset <= 0)
    return MSG_RESET;
 80010a4:	f06f 0001 	mvn.w	r0, #1
  b = *(msp->buffer + msp->offset);
  msp->offset += 1;
  return b;
}
 80010a8:	4770      	bx	lr
 80010aa:	bf00      	nop
 80010ac:	0000      	movs	r0, r0
	...

080010b0 <put.lto_priv.69>:
}

static msg_t put(void *ip, uint8_t b) {
  MemoryStream *msp = ip;

  if (msp->size - msp->eos <= 0)
 80010b0:	68c3      	ldr	r3, [r0, #12]
 80010b2:	6882      	ldr	r2, [r0, #8]
 80010b4:	429a      	cmp	r2, r3
 80010b6:	d006      	beq.n	80010c6 <put.lto_priv.69+0x16>
    return MSG_RESET;
  *(msp->buffer + msp->eos) = b;
 80010b8:	6842      	ldr	r2, [r0, #4]
 80010ba:	54d1      	strb	r1, [r2, r3]
  msp->eos += 1;
 80010bc:	68c3      	ldr	r3, [r0, #12]
 80010be:	3301      	adds	r3, #1
 80010c0:	60c3      	str	r3, [r0, #12]
  return MSG_OK;
 80010c2:	2000      	movs	r0, #0
 80010c4:	4770      	bx	lr

static msg_t put(void *ip, uint8_t b) {
  MemoryStream *msp = ip;

  if (msp->size - msp->eos <= 0)
    return MSG_RESET;
 80010c6:	f06f 0001 	mvn.w	r0, #1
  *(msp->buffer + msp->eos) = b;
  msp->eos += 1;
  return MSG_OK;
}
 80010ca:	4770      	bx	lr
 80010cc:	0000      	movs	r0, r0
	...

080010d0 <Test_thread.lto_priv.71>:
  }
}

static THD_WORKING_AREA(Test_thread_wa, 64);
static THD_FUNCTION(Test_thread, p)
{
 80010d0:	b580      	push	{r7, lr}
 * @api
 */
static inline void chRegSetThreadName(const char *name) {

#if CH_CFG_USE_REGISTRY == TRUE
  ch.rlist.r_current->p_name = name;
 80010d2:	4b2c      	ldr	r3, [pc, #176]	; (8001184 <Test_thread.lto_priv.71+0xb4>)
  (void)p;
  chRegSetThreadName("Test");

  palSetPad(GPIOD,GPIOD_LED4);
 80010d4:	4c2c      	ldr	r4, [pc, #176]	; (8001188 <Test_thread.lto_priv.71+0xb8>)
 80010d6:	699b      	ldr	r3, [r3, #24]
  }
}

rc_channel_t* rc_init(void)
{
  gptStart(&RC_GPT, &RC_cfg);
 80010d8:	4d2c      	ldr	r5, [pc, #176]	; (800118c <Test_thread.lto_priv.71+0xbc>)
 80010da:	4a2d      	ldr	r2, [pc, #180]	; (8001190 <Test_thread.lto_priv.71+0xc0>)
 80010dc:	619a      	str	r2, [r3, #24]
 80010de:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  palSetPad(GPIOD,GPIOD_LED5);
 80010e2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  palClearPad(GPIOD,GPIOD_LED3);
 80010e6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
static THD_FUNCTION(Test_thread, p)
{
  (void)p;
  chRegSetThreadName("Test");

  palSetPad(GPIOD,GPIOD_LED4);
 80010ea:	8321      	strh	r1, [r4, #24]
  }
}

static THD_WORKING_AREA(Test_thread_wa, 64);
static THD_FUNCTION(Test_thread, p)
{
 80010ec:	b082      	sub	sp, #8
 80010ee:	4628      	mov	r0, r5
  (void)p;
  chRegSetThreadName("Test");

  palSetPad(GPIOD,GPIOD_LED4);
  palSetPad(GPIOD,GPIOD_LED5);
 80010f0:	8322      	strh	r2, [r4, #24]
 80010f2:	4928      	ldr	r1, [pc, #160]	; (8001194 <Test_thread.lto_priv.71+0xc4>)
  palClearPad(GPIOD,GPIOD_LED3);
 80010f4:	8363      	strh	r3, [r4, #26]
 80010f6:	f002 f85b 	bl	80031b0 <gptStart>

  RC_GPT.tim->CR1    = 0;                  /* Timer disabled.              */
 80010fa:	68ea      	ldr	r2, [r5, #12]
  RC_GPT.tim->SMCR |= STM32_TIM_SMCR_SMS(4) | STM32_TIM_SMCR_TS(6);


  RC_GPT.tim->CR1 |= STM32_TIM_CR1_CEN;

  chThdCreateStatic(RC_thread_wa, sizeof(RC_thread_wa),
 80010fc:	4b26      	ldr	r3, [pc, #152]	; (8001198 <Test_thread.lto_priv.71+0xc8>)
 80010fe:	4827      	ldr	r0, [pc, #156]	; (800119c <Test_thread.lto_priv.71+0xcc>)
  uint8_t started = 0;

  while (true)
  {
    palTogglePad(GPIOD,GPIOD_LED6);
    if(!started && palReadPad(GPIOA , 0))
 8001100:	4e27      	ldr	r6, [pc, #156]	; (80011a0 <Test_thread.lto_priv.71+0xd0>)

rc_channel_t* rc_init(void)
{
  gptStart(&RC_GPT, &RC_cfg);

  RC_GPT.tim->CR1    = 0;                  /* Timer disabled.              */
 8001102:	2500      	movs	r5, #0
 8001104:	6015      	str	r5, [r2, #0]
  RC_GPT.tim->CCR[0] = 0;                  /* Comparator 1 disabled.       */
 8001106:	6355      	str	r5, [r2, #52]	; 0x34
  RC_GPT.tim->CCR[1] = 0;                  /* Comparator 2 disabled.       */
 8001108:	6395      	str	r5, [r2, #56]	; 0x38
  RC_GPT.tim->CCR[2] = 0;                  /* Comparator 2 disabled.       */
 800110a:	63d5      	str	r5, [r2, #60]	; 0x3c
  RC_GPT.tim->CCR[3] = 0;                  /* Comparator 2 disabled.       */
 800110c:	6415      	str	r5, [r2, #64]	; 0x40
  RC_GPT.tim->CNT    = 0;                  /* Counter reset to zero.       */
 800110e:	6255      	str	r5, [r2, #36]	; 0x24

  //Use Channel1 as trigger
  RC_GPT.tim->CCMR1 |= STM32_TIM_CCMR1_CC1S(2) | STM32_TIM_CCMR1_CC2S(1)|
 8001110:	6991      	ldr	r1, [r2, #24]
 8001112:	f441 4182 	orr.w	r1, r1, #16640	; 0x4100
 8001116:	f041 0142 	orr.w	r1, r1, #66	; 0x42
 800111a:	6191      	str	r1, [r2, #24]
                  STM32_TIM_CCMR1_IC1F(4) | STM32_TIM_CCMR1_IC2F(4);

  RC_GPT.tim->CCMR2 |= STM32_TIM_CCMR2_CC3S(1) | STM32_TIM_CCMR2_CC4S(1) |
 800111c:	69d1      	ldr	r1, [r2, #28]
 800111e:	f441 4182 	orr.w	r1, r1, #16640	; 0x4100
 8001122:	f041 0141 	orr.w	r1, r1, #65	; 0x41
                   STM32_TIM_CCMR2_IC3F(4) | STM32_TIM_CCMR2_IC4F(4);

  RC_GPT.tim->CCER = STM32_TIM_CCER_CC1E | STM32_TIM_CCER_CC1P |
 8001126:	f243 3713 	movw	r7, #13075	; 0x3313

  //Use Channel1 as trigger
  RC_GPT.tim->CCMR1 |= STM32_TIM_CCMR1_CC1S(2) | STM32_TIM_CCMR1_CC2S(1)|
                  STM32_TIM_CCMR1_IC1F(4) | STM32_TIM_CCMR1_IC2F(4);

  RC_GPT.tim->CCMR2 |= STM32_TIM_CCMR2_CC3S(1) | STM32_TIM_CCMR2_CC4S(1) |
 800112a:	61d1      	str	r1, [r2, #28]
                   STM32_TIM_CCMR2_IC3F(4) | STM32_TIM_CCMR2_IC4F(4);

  RC_GPT.tim->CCER = STM32_TIM_CCER_CC1E | STM32_TIM_CCER_CC1P |
 800112c:	6217      	str	r7, [r2, #32]
                    STM32_TIM_CCER_CC2E |
                    STM32_TIM_CCER_CC3E | STM32_TIM_CCER_CC3P |
                    STM32_TIM_CCER_CC4E | STM32_TIM_CCER_CC4P;


  RC_GPT.tim->SMCR |= STM32_TIM_SMCR_SMS(4) | STM32_TIM_SMCR_TS(6);
 800112e:	6891      	ldr	r1, [r2, #8]
 8001130:	f041 0164 	orr.w	r1, r1, #100	; 0x64
 8001134:	6091      	str	r1, [r2, #8]


  RC_GPT.tim->CR1 |= STM32_TIM_CR1_CEN;
 8001136:	6811      	ldr	r1, [r2, #0]
 8001138:	f041 0101 	orr.w	r1, r1, #1
 800113c:	6011      	str	r1, [r2, #0]

  chThdCreateStatic(RC_thread_wa, sizeof(RC_thread_wa),
 800113e:	223b      	movs	r2, #59	; 0x3b
 8001140:	f44f 71d8 	mov.w	r1, #432	; 0x1b0
 8001144:	9500      	str	r5, [sp, #0]
 8001146:	f002 ff8b 	bl	8004060 <chThdCreateStatic>

  palSetPad(GPIOD,GPIOD_LED4);
  palSetPad(GPIOD,GPIOD_LED5);
  palClearPad(GPIOD,GPIOD_LED3);

  rc_channel = rc_init();
 800114a:	4b16      	ldr	r3, [pc, #88]	; (80011a4 <Test_thread.lto_priv.71+0xd4>)
 800114c:	4a16      	ldr	r2, [pc, #88]	; (80011a8 <Test_thread.lto_priv.71+0xd8>)
 800114e:	601a      	str	r2, [r3, #0]
 8001150:	e006      	b.n	8001160 <Test_thread.lto_priv.71+0x90>
  uint8_t started = 0;

  while (true)
  {
    palTogglePad(GPIOD,GPIOD_LED6);
    if(!started && palReadPad(GPIOA , 0))
 8001152:	6933      	ldr	r3, [r6, #16]
 8001154:	07db      	lsls	r3, r3, #31
 8001156:	d40b      	bmi.n	8001170 <Test_thread.lto_priv.71+0xa0>
                        Controller_thread, NULL);

      started = 1;
    }

    chThdSleepMilliseconds(200);
 8001158:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800115c:	f002 ff50 	bl	8004000 <chThdSleep>
  rc_channel = rc_init();
  uint8_t started = 0;

  while (true)
  {
    palTogglePad(GPIOD,GPIOD_LED6);
 8001160:	6963      	ldr	r3, [r4, #20]
 8001162:	f483 4300 	eor.w	r3, r3, #32768	; 0x8000
 8001166:	6163      	str	r3, [r4, #20]
    if(!started && palReadPad(GPIOA , 0))
 8001168:	2d00      	cmp	r5, #0
 800116a:	d0f2      	beq.n	8001152 <Test_thread.lto_priv.71+0x82>
 800116c:	2501      	movs	r5, #1
 800116e:	e7f3      	b.n	8001158 <Test_thread.lto_priv.71+0x88>
    {
      chThdCreateStatic(Controller_thread_wa, sizeof(Controller_thread_wa),
 8001170:	9500      	str	r5, [sp, #0]
 8001172:	480e      	ldr	r0, [pc, #56]	; (80011ac <Test_thread.lto_priv.71+0xdc>)
 8001174:	4b0e      	ldr	r3, [pc, #56]	; (80011b0 <Test_thread.lto_priv.71+0xe0>)
 8001176:	f241 1170 	movw	r1, #4464	; 0x1170
 800117a:	2242      	movs	r2, #66	; 0x42
 800117c:	f002 ff70 	bl	8004060 <chThdCreateStatic>
        NORMALPRIO + 2,
                        Controller_thread, NULL);

      started = 1;
 8001180:	2501      	movs	r5, #1
 8001182:	e7e9      	b.n	8001158 <Test_thread.lto_priv.71+0x88>
 8001184:	2000d220 	.word	0x2000d220
 8001188:	40020c00 	.word	0x40020c00
 800118c:	2000da30 	.word	0x2000da30
 8001190:	08006670 	.word	0x08006670
 8001194:	080066c0 	.word	0x080066c0
 8001198:	08004cd1 	.word	0x08004cd1
 800119c:	20000888 	.word	0x20000888
 80011a0:	40020000 	.word	0x40020000
 80011a4:	2000ddb4 	.word	0x2000ddb4
 80011a8:	2000dbe0 	.word	0x2000dbe0
 80011ac:	20000a58 	.word	0x20000a58
 80011b0:	08001d41 	.word	0x08001d41
	...

080011c0 <reads.lto_priv.68>:
  memcpy(msp->buffer + msp->eos, bp, n);
  msp->eos += n;
  return n;
}

static size_t reads(void *ip, uint8_t *bp, size_t n) {
 80011c0:	b538      	push	{r3, r4, r5, lr}
 80011c2:	4605      	mov	r5, r0
  MemoryStream *msp = ip;

  if (msp->eos - msp->offset < n)
    n = msp->eos - msp->offset;
  memcpy(bp, msp->buffer + msp->offset, n);
 80011c4:	4608      	mov	r0, r1
}

static size_t reads(void *ip, uint8_t *bp, size_t n) {
  MemoryStream *msp = ip;

  if (msp->eos - msp->offset < n)
 80011c6:	692b      	ldr	r3, [r5, #16]
 80011c8:	68ec      	ldr	r4, [r5, #12]
    n = msp->eos - msp->offset;
  memcpy(bp, msp->buffer + msp->offset, n);
 80011ca:	6869      	ldr	r1, [r5, #4]
}

static size_t reads(void *ip, uint8_t *bp, size_t n) {
  MemoryStream *msp = ip;

  if (msp->eos - msp->offset < n)
 80011cc:	1ae4      	subs	r4, r4, r3
 80011ce:	4294      	cmp	r4, r2
 80011d0:	bf28      	it	cs
 80011d2:	4614      	movcs	r4, r2
    n = msp->eos - msp->offset;
  memcpy(bp, msp->buffer + msp->offset, n);
 80011d4:	4419      	add	r1, r3
 80011d6:	4622      	mov	r2, r4
 80011d8:	f7ff fcc2 	bl	8000b60 <memcpy>
  msp->offset += n;
 80011dc:	692b      	ldr	r3, [r5, #16]
 80011de:	4423      	add	r3, r4
 80011e0:	612b      	str	r3, [r5, #16]
  return n;
}
 80011e2:	4620      	mov	r0, r4
 80011e4:	bd38      	pop	{r3, r4, r5, pc}
 80011e6:	bf00      	nop
	...

080011f0 <writes.lto_priv.67>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static size_t writes(void *ip, const uint8_t *bp, size_t n) {
 80011f0:	b538      	push	{r3, r4, r5, lr}
  MemoryStream *msp = ip;

  if (msp->size - msp->eos < n)
 80011f2:	68c3      	ldr	r3, [r0, #12]
 80011f4:	6884      	ldr	r4, [r0, #8]
 80011f6:	1ae4      	subs	r4, r4, r3

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static size_t writes(void *ip, const uint8_t *bp, size_t n) {
 80011f8:	4605      	mov	r5, r0
 80011fa:	4294      	cmp	r4, r2
  MemoryStream *msp = ip;

  if (msp->size - msp->eos < n)
    n = msp->size - msp->eos;
  memcpy(msp->buffer + msp->eos, bp, n);
 80011fc:	6840      	ldr	r0, [r0, #4]
 80011fe:	bf28      	it	cs
 8001200:	4614      	movcs	r4, r2
 8001202:	4418      	add	r0, r3
 8001204:	4622      	mov	r2, r4
 8001206:	f7ff fcab 	bl	8000b60 <memcpy>
  msp->eos += n;
 800120a:	68eb      	ldr	r3, [r5, #12]
 800120c:	4423      	add	r3, r4
 800120e:	60eb      	str	r3, [r5, #12]
  return n;
}
 8001210:	4620      	mov	r0, r4
 8001212:	bd38      	pop	{r3, r4, r5, pc}
	...

08001220 <chvprintf>:
 * @return              The number of bytes that would have been
 *                      written to @p chp if no stream error occurs
 *
 * @api
 */
int chvprintf(BaseSequentialStream *chp, const char *fmt, va_list ap) {
 8001220:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001224:	b087      	sub	sp, #28
 8001226:	4615      	mov	r5, r2
 8001228:	f10d 030d 	add.w	r3, sp, #13
 800122c:	aa03      	add	r2, sp, #12
 800122e:	1a9b      	subs	r3, r3, r2
 8001230:	4681      	mov	r9, r0
 8001232:	468a      	mov	sl, r1
 8001234:	9301      	str	r3, [sp, #4]
  char *p, *s, c, filler;
  int i, precision, width;
  int n = 0;
 8001236:	f04f 0800 	mov.w	r8, #0
 800123a:	468b      	mov	fp, r1
#else
  char tmpbuf[MAX_FILLER + 1];
#endif

  while (true) {
    c = *fmt++;
 800123c:	f89b 1000 	ldrb.w	r1, [fp]
 8001240:	f10b 0301 	add.w	r3, fp, #1
    if (c == 0)
 8001244:	b179      	cbz	r1, 8001266 <chvprintf+0x46>
      return n;
    if (c != '%') {
 8001246:	2925      	cmp	r1, #37	; 0x25
 8001248:	d011      	beq.n	800126e <chvprintf+0x4e>
      streamPut(chp, (uint8_t)c);
 800124a:	f8d9 2000 	ldr.w	r2, [r9]
#else
  char tmpbuf[MAX_FILLER + 1];
#endif

  while (true) {
    c = *fmt++;
 800124e:	469b      	mov	fp, r3
    if (c == 0)
      return n;
    if (c != '%') {
      streamPut(chp, (uint8_t)c);
 8001250:	6892      	ldr	r2, [r2, #8]
 8001252:	4648      	mov	r0, r9
 8001254:	4790      	blx	r2
#else
  char tmpbuf[MAX_FILLER + 1];
#endif

  while (true) {
    c = *fmt++;
 8001256:	f89b 1000 	ldrb.w	r1, [fp]
    if (c == 0)
      return n;
    if (c != '%') {
      streamPut(chp, (uint8_t)c);
      n++;
 800125a:	f108 0801 	add.w	r8, r8, #1
#else
  char tmpbuf[MAX_FILLER + 1];
#endif

  while (true) {
    c = *fmt++;
 800125e:	f10b 0301 	add.w	r3, fp, #1
    if (c == 0)
 8001262:	2900      	cmp	r1, #0
 8001264:	d1ef      	bne.n	8001246 <chvprintf+0x26>
      streamPut(chp, (uint8_t)filler);
      n++;
      width--;
    }
  }
}
 8001266:	4640      	mov	r0, r8
 8001268:	b007      	add	sp, #28
 800126a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      continue;
    }
    p = tmpbuf;
    s = tmpbuf;
    left_align = FALSE;
    if (*fmt == '-') {
 800126e:	f89b 2001 	ldrb.w	r2, [fp, #1]
 8001272:	2a2d      	cmp	r2, #45	; 0x2d
 8001274:	bf03      	ittte	eq
 8001276:	f89b 2002 	ldrbeq.w	r2, [fp, #2]
      fmt++;
 800127a:	f10b 0302 	addeq.w	r3, fp, #2
      left_align = TRUE;
 800127e:	f04f 0a01 	moveq.w	sl, #1
      n++;
      continue;
    }
    p = tmpbuf;
    s = tmpbuf;
    left_align = FALSE;
 8001282:	f04f 0a00 	movne.w	sl, #0
    if (*fmt == '-') {
      fmt++;
      left_align = TRUE;
    }
    filler = ' ';
    if (*fmt == '0') {
 8001286:	2a30      	cmp	r2, #48	; 0x30
 8001288:	bf03      	ittte	eq
 800128a:	785a      	ldrbeq	r2, [r3, #1]
      fmt++;
 800128c:	3301      	addeq	r3, #1
      filler = '0';
 800128e:	2730      	moveq	r7, #48	; 0x30
    left_align = FALSE;
    if (*fmt == '-') {
      fmt++;
      left_align = TRUE;
    }
    filler = ' ';
 8001290:	2720      	movne	r7, #32
 8001292:	1c59      	adds	r1, r3, #1
    if (*fmt == '0') {
      fmt++;
      filler = '0';
    }
    width = 0;
 8001294:	2600      	movs	r6, #0
 8001296:	e006      	b.n	80012a6 <chvprintf+0x86>
    while (TRUE) {
      c = *fmt++;
      if (c >= '0' && c <= '9')
        c -= '0';
      else if (c == '*')
        c = va_arg(ap, int);
 8001298:	782b      	ldrb	r3, [r5, #0]
 800129a:	3504      	adds	r5, #4
 800129c:	f89b 2000 	ldrb.w	r2, [fp]
      else
        break;
      width = width * 10 + c;
 80012a0:	eb03 0640 	add.w	r6, r3, r0, lsl #1
 80012a4:	3101      	adds	r1, #1
      filler = '0';
    }
    width = 0;
    while (TRUE) {
      c = *fmt++;
      if (c >= '0' && c <= '9')
 80012a6:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80012aa:	b2db      	uxtb	r3, r3
 80012ac:	2b09      	cmp	r3, #9
      fmt++;
      filler = '0';
    }
    width = 0;
    while (TRUE) {
      c = *fmt++;
 80012ae:	468b      	mov	fp, r1
        c -= '0';
      else if (c == '*')
        c = va_arg(ap, int);
      else
        break;
      width = width * 10 + c;
 80012b0:	eb06 0086 	add.w	r0, r6, r6, lsl #2
      filler = '0';
    }
    width = 0;
    while (TRUE) {
      c = *fmt++;
      if (c >= '0' && c <= '9')
 80012b4:	d9f2      	bls.n	800129c <chvprintf+0x7c>
        c -= '0';
      else if (c == '*')
 80012b6:	2a2a      	cmp	r2, #42	; 0x2a
 80012b8:	d0ee      	beq.n	8001298 <chvprintf+0x78>
      else
        break;
      width = width * 10 + c;
    }
    precision = 0;
    if (c == '.') {
 80012ba:	2a2e      	cmp	r2, #46	; 0x2e
 80012bc:	f04f 0100 	mov.w	r1, #0
 80012c0:	d043      	beq.n	800134a <chvprintf+0x12a>
        precision *= 10;
        precision += c;
      }
    }
    /* Long modifier.*/
    if (c == 'l' || c == 'L') {
 80012c2:	f002 03df 	and.w	r3, r2, #223	; 0xdf
 80012c6:	2b4c      	cmp	r3, #76	; 0x4c
 80012c8:	d04e      	beq.n	8001368 <chvprintf+0x148>
    }
    else
      is_long = (c >= 'A') && (c <= 'Z');

    /* Command decoding.*/
    switch (c) {
 80012ca:	f1a2 0044 	sub.w	r0, r2, #68	; 0x44
 80012ce:	2834      	cmp	r0, #52	; 0x34
 80012d0:	f200 80f7 	bhi.w	80014c2 <chvprintf+0x2a2>
 80012d4:	e8df f010 	tbh	[pc, r0, lsl #1]
 80012d8:	00f500ea 	.word	0x00f500ea
 80012dc:	00f500f5 	.word	0x00f500f5
 80012e0:	00ea00f5 	.word	0x00ea00f5
 80012e4:	00f500f5 	.word	0x00f500f5
 80012e8:	00f500f5 	.word	0x00f500f5
 80012ec:	00e800f5 	.word	0x00e800f5
 80012f0:	00f500f5 	.word	0x00f500f5
 80012f4:	00f500f5 	.word	0x00f500f5
 80012f8:	00dd00f5 	.word	0x00dd00f5
 80012fc:	00f500f5 	.word	0x00f500f5
 8001300:	00f500f2 	.word	0x00f500f2
 8001304:	00f500f5 	.word	0x00f500f5
 8001308:	00f500f5 	.word	0x00f500f5
 800130c:	00f500f5 	.word	0x00f500f5
 8001310:	00f500f5 	.word	0x00f500f5
 8001314:	00a100f5 	.word	0x00a100f5
 8001318:	00f500ea 	.word	0x00f500ea
 800131c:	00f500f5 	.word	0x00f500f5
 8001320:	00ea00f5 	.word	0x00ea00f5
 8001324:	00f500f5 	.word	0x00f500f5
 8001328:	00f500f5 	.word	0x00f500f5
 800132c:	00e800f5 	.word	0x00e800f5
 8001330:	00f500f5 	.word	0x00f500f5
 8001334:	007100f5 	.word	0x007100f5
 8001338:	00dd00f5 	.word	0x00dd00f5
 800133c:	00f500f5 	.word	0x00f500f5
 8001340:	00f2      	.short	0x00f2
      while (TRUE) {
        c = *fmt++;
        if (c >= '0' && c <= '9')
          c -= '0';
        else if (c == '*')
          c = va_arg(ap, int);
 8001342:	782b      	ldrb	r3, [r5, #0]
 8001344:	3504      	adds	r5, #4
        else
          break;
        precision *= 10;
        precision += c;
 8001346:	eb03 0140 	add.w	r1, r3, r0, lsl #1
      width = width * 10 + c;
    }
    precision = 0;
    if (c == '.') {
      while (TRUE) {
        c = *fmt++;
 800134a:	f81b 2b01 	ldrb.w	r2, [fp], #1
        if (c >= '0' && c <= '9')
 800134e:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8001352:	b2db      	uxtb	r3, r3
 8001354:	2b09      	cmp	r3, #9
          c -= '0';
        else if (c == '*')
          c = va_arg(ap, int);
        else
          break;
        precision *= 10;
 8001356:	eb01 0081 	add.w	r0, r1, r1, lsl #2
    }
    precision = 0;
    if (c == '.') {
      while (TRUE) {
        c = *fmt++;
        if (c >= '0' && c <= '9')
 800135a:	d9f4      	bls.n	8001346 <chvprintf+0x126>
          c -= '0';
        else if (c == '*')
 800135c:	2a2a      	cmp	r2, #42	; 0x2a
 800135e:	d0f0      	beq.n	8001342 <chvprintf+0x122>
        precision *= 10;
        precision += c;
      }
    }
    /* Long modifier.*/
    if (c == 'l' || c == 'L') {
 8001360:	f002 03df 	and.w	r3, r2, #223	; 0xdf
 8001364:	2b4c      	cmp	r3, #76	; 0x4c
 8001366:	d1b0      	bne.n	80012ca <chvprintf+0xaa>
      is_long = TRUE;
      if (*fmt)
 8001368:	f89b 3000 	ldrb.w	r3, [fp]
 800136c:	2b00      	cmp	r3, #0
 800136e:	f000 80a8 	beq.w	80014c2 <chvprintf+0x2a2>
    }
    else
      is_long = (c >= 'A') && (c <= 'Z');

    /* Command decoding.*/
    switch (c) {
 8001372:	f1a3 0244 	sub.w	r2, r3, #68	; 0x44
    }
    /* Long modifier.*/
    if (c == 'l' || c == 'L') {
      is_long = TRUE;
      if (*fmt)
        c = *fmt++;
 8001376:	f10b 0b01 	add.w	fp, fp, #1
    }
    else
      is_long = (c >= 'A') && (c <= 'Z');

    /* Command decoding.*/
    switch (c) {
 800137a:	2a34      	cmp	r2, #52	; 0x34
 800137c:	f200 80a0 	bhi.w	80014c0 <chvprintf+0x2a0>
 8001380:	e8df f002 	tbb	[pc, r2]
 8001384:	9e9e9e94 	.word	0x9e9e9e94
 8001388:	9e9e949e 	.word	0x9e9e949e
 800138c:	929e9e9e 	.word	0x929e9e9e
 8001390:	9e9e9e9e 	.word	0x9e9e9e9e
 8001394:	9e9e879e 	.word	0x9e9e879e
 8001398:	9e9e9e9c 	.word	0x9e9e9e9c
 800139c:	9e9e9e9e 	.word	0x9e9e9e9e
 80013a0:	4b9e9e9e 	.word	0x4b9e9e9e
 80013a4:	9e9e9e94 	.word	0x9e9e9e94
 80013a8:	9e9e949e 	.word	0x9e9e949e
 80013ac:	929e9e9e 	.word	0x929e9e9e
 80013b0:	1b9e9e9e 	.word	0x1b9e9e9e
 80013b4:	9e9e879e 	.word	0x9e9e879e
 80013b8:	9c          	.byte	0x9c
 80013b9:	00          	.byte	0x00
      filler = ' ';
      *p++ = va_arg(ap, int);
      break;
    case 's':
      filler = ' ';
      if ((s = va_arg(ap, char *)) == 0)
 80013ba:	682c      	ldr	r4, [r5, #0]
        s = "(null)";
 80013bc:	4b5a      	ldr	r3, [pc, #360]	; (8001528 <chvprintf+0x308>)
 80013be:	2c00      	cmp	r4, #0
 80013c0:	bf08      	it	eq
 80013c2:	461c      	moveq	r4, r3
      filler = ' ';
      *p++ = va_arg(ap, int);
      break;
    case 's':
      filler = ' ';
      if ((s = va_arg(ap, char *)) == 0)
 80013c4:	3504      	adds	r5, #4
        s = "(null)";
      if (precision == 0)
        precision = 32767;
      for (p = s; *p && (--precision >= 0); p++)
 80013c6:	7823      	ldrb	r3, [r4, #0]
      break;
    case 's':
      filler = ' ';
      if ((s = va_arg(ap, char *)) == 0)
        s = "(null)";
      if (precision == 0)
 80013c8:	2900      	cmp	r1, #0
 80013ca:	f000 8094 	beq.w	80014f6 <chvprintf+0x2d6>
        precision = 32767;
      for (p = s; *p && (--precision >= 0); p++)
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	f000 8096 	beq.w	8001500 <chvprintf+0x2e0>
 80013d4:	3901      	subs	r1, #1
 80013d6:	4620      	mov	r0, r4
 80013d8:	e001      	b.n	80013de <chvprintf+0x1be>
 80013da:	3901      	subs	r1, #1
 80013dc:	d403      	bmi.n	80013e6 <chvprintf+0x1c6>
 80013de:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d1f9      	bne.n	80013da <chvprintf+0x1ba>
 80013e6:	1b00      	subs	r0, r0, r4
    default:
      *p++ = c;
      break;
    }
    i = (int)(p - s);
    if ((width -= i) < 0)
 80013e8:	1a36      	subs	r6, r6, r0
 80013ea:	1e43      	subs	r3, r0, #1
    case 'c':
      filler = ' ';
      *p++ = va_arg(ap, int);
      break;
    case 's':
      filler = ' ';
 80013ec:	2720      	movs	r7, #32
 80013ee:	ea26 76e6 	bic.w	r6, r6, r6, asr #31
      break;
    }
    i = (int)(p - s);
    if ((width -= i) < 0)
      width = 0;
    if (left_align == FALSE)
 80013f2:	f1ba 0f00 	cmp.w	sl, #0
 80013f6:	d01f      	beq.n	8001438 <chvprintf+0x218>
      do {
        streamPut(chp, (uint8_t)filler);
        n++;
      } while (++width != 0);
    }
    while (--i >= 0) {
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	9300      	str	r3, [sp, #0]
 80013fc:	da34      	bge.n	8001468 <chvprintf+0x248>
      streamPut(chp, (uint8_t)*s++);
      n++;
    }

    while (width) {
 80013fe:	2e00      	cmp	r6, #0
 8001400:	f43f af1c 	beq.w	800123c <chvprintf+0x1c>
 8001404:	4634      	mov	r4, r6
      streamPut(chp, (uint8_t)filler);
 8001406:	f8d9 3000 	ldr.w	r3, [r9]
 800140a:	4648      	mov	r0, r9
 800140c:	689b      	ldr	r3, [r3, #8]
 800140e:	4639      	mov	r1, r7
 8001410:	4798      	blx	r3
    while (--i >= 0) {
      streamPut(chp, (uint8_t)*s++);
      n++;
    }

    while (width) {
 8001412:	3c01      	subs	r4, #1
 8001414:	d1f7      	bne.n	8001406 <chvprintf+0x1e6>
 8001416:	44b0      	add	r8, r6
 8001418:	e710      	b.n	800123c <chvprintf+0x1c>

    /* Command decoding.*/
    switch (c) {
    case 'c':
      filler = ' ';
      *p++ = va_arg(ap, int);
 800141a:	682b      	ldr	r3, [r5, #0]
 800141c:	f88d 300c 	strb.w	r3, [sp, #12]
 8001420:	9b01      	ldr	r3, [sp, #4]
 8001422:	3504      	adds	r5, #4
 8001424:	4618      	mov	r0, r3
      is_long = (c >= 'A') && (c <= 'Z');

    /* Command decoding.*/
    switch (c) {
    case 'c':
      filler = ' ';
 8001426:	2720      	movs	r7, #32
 8001428:	3b01      	subs	r3, #1
      streamPut(chp, (uint8_t)c);
      n++;
      continue;
    }
    p = tmpbuf;
    s = tmpbuf;
 800142a:	ac03      	add	r4, sp, #12
    default:
      *p++ = c;
      break;
    }
    i = (int)(p - s);
    if ((width -= i) < 0)
 800142c:	1a36      	subs	r6, r6, r0
 800142e:	ea26 76e6 	bic.w	r6, r6, r6, asr #31
      width = 0;
    if (left_align == FALSE)
 8001432:	f1ba 0f00 	cmp.w	sl, #0
 8001436:	d1df      	bne.n	80013f8 <chvprintf+0x1d8>
 8001438:	9300      	str	r3, [sp, #0]
      width = -width;
 800143a:	f1c6 0a00 	rsb	sl, r6, #0
    if (width < 0) {
 800143e:	f1ba 0f00 	cmp.w	sl, #0
 8001442:	d045      	beq.n	80014d0 <chvprintf+0x2b0>
      if (*s == '-' && filler == '0') {
 8001444:	7821      	ldrb	r1, [r4, #0]
 8001446:	292d      	cmp	r1, #45	; 0x2d
 8001448:	d047      	beq.n	80014da <chvprintf+0x2ba>
        streamPut(chp, (uint8_t)*s++);
        n++;
 800144a:	4656      	mov	r6, sl
        i--;
      }
      do {
        streamPut(chp, (uint8_t)filler);
 800144c:	f8d9 3000 	ldr.w	r3, [r9]
 8001450:	4648      	mov	r0, r9
 8001452:	689b      	ldr	r3, [r3, #8]
 8001454:	4639      	mov	r1, r7
 8001456:	4798      	blx	r3
        n++;
      } while (++width != 0);
 8001458:	3601      	adds	r6, #1
 800145a:	d1f7      	bne.n	800144c <chvprintf+0x22c>
    }
    while (--i >= 0) {
 800145c:	9b00      	ldr	r3, [sp, #0]
 800145e:	2b00      	cmp	r3, #0
 8001460:	ebca 0808 	rsb	r8, sl, r8
 8001464:	f6ff aeea 	blt.w	800123c <chvprintf+0x1c>
      break;
    }
    i = (int)(p - s);
    if ((width -= i) < 0)
      width = 0;
    if (left_align == FALSE)
 8001468:	f8dd a000 	ldr.w	sl, [sp]
        streamPut(chp, (uint8_t)filler);
        n++;
      } while (++width != 0);
    }
    while (--i >= 0) {
      streamPut(chp, (uint8_t)*s++);
 800146c:	f8d9 3000 	ldr.w	r3, [r9]
 8001470:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001474:	689b      	ldr	r3, [r3, #8]
      do {
        streamPut(chp, (uint8_t)filler);
        n++;
      } while (++width != 0);
    }
    while (--i >= 0) {
 8001476:	f10a 3aff 	add.w	sl, sl, #4294967295
      streamPut(chp, (uint8_t)*s++);
 800147a:	4648      	mov	r0, r9
 800147c:	4798      	blx	r3
      do {
        streamPut(chp, (uint8_t)filler);
        n++;
      } while (++width != 0);
    }
    while (--i >= 0) {
 800147e:	f1ba 3fff 	cmp.w	sl, #4294967295
 8001482:	d1f3      	bne.n	800146c <chvprintf+0x24c>
 8001484:	9b00      	ldr	r3, [sp, #0]
 8001486:	f108 0801 	add.w	r8, r8, #1
 800148a:	2b00      	cmp	r3, #0
 800148c:	bfa8      	it	ge
 800148e:	4498      	addge	r8, r3
 8001490:	e7b5      	b.n	80013fe <chvprintf+0x1de>
 8001492:	220a      	movs	r2, #10
      c = 8;
unsigned_common:
      if (is_long)
        l = va_arg(ap, unsigned long);
      else
        l = va_arg(ap, unsigned int);
 8001494:	6829      	ldr	r1, [r5, #0]
  return p;
}

static char *ch_ltoa(char *p, long num, unsigned radix) {

  return long_to_string_with_divisor(p, num, radix, 0);
 8001496:	a803      	add	r0, sp, #12
      c = 8;
unsigned_common:
      if (is_long)
        l = va_arg(ap, unsigned long);
      else
        l = va_arg(ap, unsigned int);
 8001498:	3504      	adds	r5, #4
  return p;
}

static char *ch_ltoa(char *p, long num, unsigned radix) {

  return long_to_string_with_divisor(p, num, radix, 0);
 800149a:	f003 fd19 	bl	8004ed0 <long_to_string_with_divisor.constprop.14>
 800149e:	ab03      	add	r3, sp, #12
 80014a0:	1ac0      	subs	r0, r0, r3
 80014a2:	1e43      	subs	r3, r0, #1
      streamPut(chp, (uint8_t)c);
      n++;
      continue;
    }
    p = tmpbuf;
    s = tmpbuf;
 80014a4:	ac03      	add	r4, sp, #12
 80014a6:	e7c1      	b.n	800142c <chvprintf+0x20c>
 80014a8:	2208      	movs	r2, #8
 80014aa:	e7f3      	b.n	8001494 <chvprintf+0x274>
    case 'I':
    case 'i':
      if (is_long)
        l = va_arg(ap, long);
      else
        l = va_arg(ap, int);
 80014ac:	6829      	ldr	r1, [r5, #0]
      if (l < 0) {
 80014ae:	2900      	cmp	r1, #0
    case 'I':
    case 'i':
      if (is_long)
        l = va_arg(ap, long);
      else
        l = va_arg(ap, int);
 80014b0:	f105 0504 	add.w	r5, r5, #4
      if (l < 0) {
 80014b4:	db2e      	blt.n	8001514 <chvprintf+0x2f4>
    if (c != '%') {
      streamPut(chp, (uint8_t)c);
      n++;
      continue;
    }
    p = tmpbuf;
 80014b6:	a803      	add	r0, sp, #12
  return p;
}

static char *ch_ltoa(char *p, long num, unsigned radix) {

  return long_to_string_with_divisor(p, num, radix, 0);
 80014b8:	220a      	movs	r2, #10
 80014ba:	e7ee      	b.n	800149a <chvprintf+0x27a>
    }
    else
      is_long = (c >= 'A') && (c <= 'Z');

    /* Command decoding.*/
    switch (c) {
 80014bc:	2210      	movs	r2, #16
 80014be:	e7e9      	b.n	8001494 <chvprintf+0x274>
 80014c0:	461a      	mov	r2, r3
 80014c2:	9b01      	ldr	r3, [sp, #4]
      else
        l = va_arg(ap, unsigned int);
      p = ch_ltoa(p, l, c);
      break;
    default:
      *p++ = c;
 80014c4:	f88d 200c 	strb.w	r2, [sp, #12]
 80014c8:	4618      	mov	r0, r3
      streamPut(chp, (uint8_t)c);
      n++;
      continue;
    }
    p = tmpbuf;
    s = tmpbuf;
 80014ca:	ac03      	add	r4, sp, #12
 80014cc:	3b01      	subs	r3, #1
 80014ce:	e7ad      	b.n	800142c <chvprintf+0x20c>
      do {
        streamPut(chp, (uint8_t)filler);
        n++;
      } while (++width != 0);
    }
    while (--i >= 0) {
 80014d0:	9b00      	ldr	r3, [sp, #0]
 80014d2:	2b00      	cmp	r3, #0
    i = (int)(p - s);
    if ((width -= i) < 0)
      width = 0;
    if (left_align == FALSE)
      width = -width;
    if (width < 0) {
 80014d4:	4656      	mov	r6, sl
      do {
        streamPut(chp, (uint8_t)filler);
        n++;
      } while (++width != 0);
    }
    while (--i >= 0) {
 80014d6:	dac7      	bge.n	8001468 <chvprintf+0x248>
 80014d8:	e6b0      	b.n	800123c <chvprintf+0x1c>
    if ((width -= i) < 0)
      width = 0;
    if (left_align == FALSE)
      width = -width;
    if (width < 0) {
      if (*s == '-' && filler == '0') {
 80014da:	2f30      	cmp	r7, #48	; 0x30
 80014dc:	d1b5      	bne.n	800144a <chvprintf+0x22a>
        streamPut(chp, (uint8_t)*s++);
 80014de:	f8d9 3000 	ldr.w	r3, [r9]
 80014e2:	4648      	mov	r0, r9
 80014e4:	689b      	ldr	r3, [r3, #8]
 80014e6:	4798      	blx	r3
 80014e8:	9b00      	ldr	r3, [sp, #0]
 80014ea:	3b01      	subs	r3, #1
 80014ec:	3401      	adds	r4, #1
        n++;
 80014ee:	f108 0801 	add.w	r8, r8, #1
 80014f2:	9300      	str	r3, [sp, #0]
 80014f4:	e7a9      	b.n	800144a <chvprintf+0x22a>
      filler = ' ';
      if ((s = va_arg(ap, char *)) == 0)
        s = "(null)";
      if (precision == 0)
        precision = 32767;
      for (p = s; *p && (--precision >= 0); p++)
 80014f6:	f647 71fe 	movw	r1, #32766	; 0x7ffe
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	f47f af6b 	bne.w	80013d6 <chvprintf+0x1b6>
 8001500:	ea26 76e6 	bic.w	r6, r6, r6, asr #31
      break;
    }
    i = (int)(p - s);
    if ((width -= i) < 0)
      width = 0;
    if (left_align == FALSE)
 8001504:	f1ba 0f00 	cmp.w	sl, #0
 8001508:	d10b      	bne.n	8001522 <chvprintf+0x302>
 800150a:	f04f 33ff 	mov.w	r3, #4294967295
 800150e:	9300      	str	r3, [sp, #0]
 8001510:	2720      	movs	r7, #32
 8001512:	e792      	b.n	800143a <chvprintf+0x21a>
      if (is_long)
        l = va_arg(ap, long);
      else
        l = va_arg(ap, int);
      if (l < 0) {
        *p++ = '-';
 8001514:	232d      	movs	r3, #45	; 0x2d
        l = -l;
 8001516:	4249      	negs	r1, r1
      if (is_long)
        l = va_arg(ap, long);
      else
        l = va_arg(ap, int);
      if (l < 0) {
        *p++ = '-';
 8001518:	f88d 300c 	strb.w	r3, [sp, #12]
 800151c:	f10d 000d 	add.w	r0, sp, #13
 8001520:	e7ca      	b.n	80014b8 <chvprintf+0x298>
      break;
    }
    i = (int)(p - s);
    if ((width -= i) < 0)
      width = 0;
    if (left_align == FALSE)
 8001522:	2720      	movs	r7, #32
 8001524:	e76b      	b.n	80013fe <chvprintf+0x1de>
 8001526:	bf00      	nop
 8001528:	08006678 	.word	0x08006678
 800152c:	00000000 	.word	0x00000000

08001530 <chprintf>:
 * @param[in] chp       pointer to a @p BaseSequentialStream implementing object
 * @param[in] fmt       formatting string
 *
 * @api
 */
int chprintf(BaseSequentialStream *chp, const char *fmt, ...) {
 8001530:	b40e      	push	{r1, r2, r3}
 8001532:	b500      	push	{lr}
 8001534:	b082      	sub	sp, #8
 8001536:	aa03      	add	r2, sp, #12
 8001538:	f852 1b04 	ldr.w	r1, [r2], #4
  va_list ap;
  int formatted_bytes;

  va_start(ap, fmt);
 800153c:	9201      	str	r2, [sp, #4]
  formatted_bytes = chvprintf(chp, fmt, ap);
 800153e:	f7ff fe6f 	bl	8001220 <chvprintf>
  va_end(ap);

  return formatted_bytes;
}
 8001542:	b002      	add	sp, #8
 8001544:	f85d eb04 	ldr.w	lr, [sp], #4
 8001548:	b003      	add	sp, #12
 800154a:	4770      	bx	lr
 800154c:	0000      	movs	r0, r0
	...

08001550 <MPU_thread.lto_priv.72>:
  }
}

static THD_WORKING_AREA(MPU_thread_wa, 32768);
static THD_FUNCTION(MPU_thread, p)
{
 8001550:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 8001554:	4ca0      	ldr	r4, [pc, #640]	; (80017d8 <MPU_thread.lto_priv.72+0x288>)
 8001556:	4aa1      	ldr	r2, [pc, #644]	; (80017dc <MPU_thread.lto_priv.72+0x28c>)
 8001558:	69a3      	ldr	r3, [r4, #24]
 800155a:	b087      	sub	sp, #28
 800155c:	619a      	str	r2, [r3, #24]
  (void)p;
  chRegSetThreadName("MPU6050");
  chThdSleepMilliseconds(200);
 800155e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001562:	f002 fd4d 	bl	8004000 <chThdSleep>
 * @api
 */
void i2cStart(I2CDriver *i2cp, const I2CConfig *config) {

  osalDbgCheck((i2cp != NULL) && (config != NULL));
  osalDbgAssert((i2cp->state == I2C_STOP) || (i2cp->state == I2C_READY) ||
 8001566:	4b9e      	ldr	r3, [pc, #632]	; (80017e0 <MPU_thread.lto_priv.72+0x290>)
 8001568:	781b      	ldrb	r3, [r3, #0]
 800156a:	1e5a      	subs	r2, r3, #1
 800156c:	2a01      	cmp	r2, #1
 800156e:	d905      	bls.n	800157c <MPU_thread.lto_priv.72+0x2c>
 8001570:	2b05      	cmp	r3, #5
 8001572:	d003      	beq.n	800157c <MPU_thread.lto_priv.72+0x2c>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001574:	b672      	cpsid	i
#if defined(CH_CFG_SYSTEM_HALT_HOOK) || defined(__DOXYGEN__)
  CH_CFG_SYSTEM_HALT_HOOK(reason);
#endif

  /* Pointing to the passed message.*/
  ch.dbg.panic_msg = reason;
 8001576:	4b9b      	ldr	r3, [pc, #620]	; (80017e4 <MPU_thread.lto_priv.72+0x294>)
 8001578:	62e3      	str	r3, [r4, #44]	; 0x2c
 800157a:	e7fe      	b.n	800157a <MPU_thread.lto_priv.72+0x2a>

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 800157c:	2320      	movs	r3, #32
 800157e:	f383 8811 	msr	BASEPRI, r3
 * @special
 */
static inline void chSysLock(void) {

  port_lock();
  _stats_start_measure_crit_thd();
 8001582:	f002 f9c5 	bl	8003910 <_stats_start_measure_crit_thd>
  _dbg_check_lock();
 8001586:	f002 fc4b 	bl	8003e20 <_dbg_check_lock>
                    STM32_DMA_CR_MINC       | STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE       | STM32_DMA_CR_TCIE |
                    STM32_DMA_CR_DIR_P2M;

  /* If in stopped state then enables the I2C and DMA clocks.*/
  if (i2cp->state == I2C_STOP) {
 800158a:	4b95      	ldr	r3, [pc, #596]	; (80017e0 <MPU_thread.lto_priv.72+0x290>)
 * @notapi
 */
void i2c_lld_start(I2CDriver *i2cp) {
  I2C_TypeDef *dp = i2cp->i2c;

  i2cp->txdmamode = STM32_DMA_CR_PSIZE_BYTE | STM32_DMA_CR_MSIZE_BYTE |
 800158c:	4994      	ldr	r1, [pc, #592]	; (80017e0 <MPU_thread.lto_priv.72+0x290>)
                    STM32_DMA_CR_MINC       | STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE       | STM32_DMA_CR_TCIE |
                    STM32_DMA_CR_DIR_P2M;

  /* If in stopped state then enables the I2C and DMA clocks.*/
  if (i2cp->state == I2C_STOP) {
 800158e:	781f      	ldrb	r7, [r3, #0]
                (i2cp->state == I2C_LOCKED), "invalid state");

  osalSysLock();
  i2cp->config = config;
 8001590:	4895      	ldr	r0, [pc, #596]	; (80017e8 <MPU_thread.lto_priv.72+0x298>)
 8001592:	6058      	str	r0, [r3, #4]
 * @notapi
 */
void i2c_lld_start(I2CDriver *i2cp) {
  I2C_TypeDef *dp = i2cp->i2c;

  i2cp->txdmamode = STM32_DMA_CR_PSIZE_BYTE | STM32_DMA_CR_MSIZE_BYTE |
 8001594:	f240 4256 	movw	r2, #1110	; 0x456
                    STM32_DMA_CR_MINC       | STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE       | STM32_DMA_CR_TCIE |
                    STM32_DMA_CR_DIR_M2P;
  i2cp->rxdmamode = STM32_DMA_CR_PSIZE_BYTE | STM32_DMA_CR_MSIZE_BYTE |
 8001598:	f240 4316 	movw	r3, #1046	; 0x416
                    STM32_DMA_CR_MINC       | STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE       | STM32_DMA_CR_TCIE |
                    STM32_DMA_CR_DIR_P2M;

  /* If in stopped state then enables the I2C and DMA clocks.*/
  if (i2cp->state == I2C_STOP) {
 800159c:	2f01      	cmp	r7, #1
 * @notapi
 */
void i2c_lld_start(I2CDriver *i2cp) {
  I2C_TypeDef *dp = i2cp->i2c;

  i2cp->txdmamode = STM32_DMA_CR_PSIZE_BYTE | STM32_DMA_CR_MSIZE_BYTE |
 800159e:	628a      	str	r2, [r1, #40]	; 0x28
                    STM32_DMA_CR_MINC       | STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE       | STM32_DMA_CR_TCIE |
                    STM32_DMA_CR_DIR_M2P;
  i2cp->rxdmamode = STM32_DMA_CR_PSIZE_BYTE | STM32_DMA_CR_MSIZE_BYTE |
 80015a0:	624b      	str	r3, [r1, #36]	; 0x24
 * @param[in] i2cp      pointer to the @p I2CDriver object
 *
 * @notapi
 */
void i2c_lld_start(I2CDriver *i2cp) {
  I2C_TypeDef *dp = i2cp->i2c;
 80015a2:	6b4d      	ldr	r5, [r1, #52]	; 0x34
 80015a4:	460e      	mov	r6, r1
                    STM32_DMA_CR_MINC       | STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE       | STM32_DMA_CR_TCIE |
                    STM32_DMA_CR_DIR_P2M;

  /* If in stopped state then enables the I2C and DMA clocks.*/
  if (i2cp->state == I2C_STOP) {
 80015a6:	d03d      	beq.n	8001624 <MPU_thread.lto_priv.72+0xd4>
 * @param[in] i2cp      pointer to the @p I2CDriver object
 *
 * @notapi
 */
void i2c_lld_start(I2CDriver *i2cp) {
  I2C_TypeDef *dp = i2cp->i2c;
 80015a8:	4629      	mov	r1, r5
    }
#endif /* STM32_I2C_USE_I2C3 */
  }

  /* I2C registers pointed by the DMA.*/
  dmaStreamSetPeripheral(i2cp->dmarx, &dp->DR);
 80015aa:	4b8d      	ldr	r3, [pc, #564]	; (80017e0 <MPU_thread.lto_priv.72+0x290>)
 * @notapi
 */
static void i2c_lld_set_clock(I2CDriver *i2cp) {
  I2C_TypeDef *dp = i2cp->i2c;
  uint16_t regCCR, clock_div;
  int32_t clock_speed = i2cp->config->clock_speed;
 80015ac:	6842      	ldr	r2, [r0, #4]
    }
#endif /* STM32_I2C_USE_I2C3 */
  }

  /* I2C registers pointed by the DMA.*/
  dmaStreamSetPeripheral(i2cp->dmarx, &dp->DR);
 80015ae:	6ade      	ldr	r6, [r3, #44]	; 0x2c
  dmaStreamSetPeripheral(i2cp->dmatx, &dp->DR);
 80015b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    }
#endif /* STM32_I2C_USE_I2C3 */
  }

  /* I2C registers pointed by the DMA.*/
  dmaStreamSetPeripheral(i2cp->dmarx, &dp->DR);
 80015b2:	f8d6 8000 	ldr.w	r8, [r6]
  I2C_TypeDef *dp = i2cp->i2c;
  uint16_t regCCR, clock_div;
  int32_t clock_speed = i2cp->config->clock_speed;
  i2cdutycycle_t duty = i2cp->config->duty_cycle;

  osalDbgCheck((i2cp != NULL) &&
 80015b6:	f8df e254 	ldr.w	lr, [pc, #596]	; 800180c <MPU_thread.lto_priv.72+0x2bc>
#endif /* STM32_I2C_USE_I2C3 */
  }

  /* I2C registers pointed by the DMA.*/
  dmaStreamSetPeripheral(i2cp->dmarx, &dp->DR);
  dmaStreamSetPeripheral(i2cp->dmatx, &dp->DR);
 80015ba:	f8d3 a000 	ldr.w	sl, [r3]
 */
static void i2c_lld_set_clock(I2CDriver *i2cp) {
  I2C_TypeDef *dp = i2cp->i2c;
  uint16_t regCCR, clock_div;
  int32_t clock_speed = i2cp->config->clock_speed;
  i2cdutycycle_t duty = i2cp->config->duty_cycle;
 80015be:	7a07      	ldrb	r7, [r0, #8]
    }
#endif /* STM32_I2C_USE_I2C3 */
  }

  /* I2C registers pointed by the DMA.*/
  dmaStreamSetPeripheral(i2cp->dmarx, &dp->DR);
 80015c0:	f105 0610 	add.w	r6, r5, #16
  I2C_TypeDef *dp = i2cp->i2c;
  uint16_t regCCR, clock_div;
  int32_t clock_speed = i2cp->config->clock_speed;
  i2cdutycycle_t duty = i2cp->config->duty_cycle;

  osalDbgCheck((i2cp != NULL) &&
 80015c4:	f102 3cff 	add.w	ip, r2, #4294967295
    }
#endif /* STM32_I2C_USE_I2C3 */
  }

  /* I2C registers pointed by the DMA.*/
  dmaStreamSetPeripheral(i2cp->dmarx, &dp->DR);
 80015c8:	f8c8 6008 	str.w	r6, [r8, #8]
  dmaStreamSetPeripheral(i2cp->dmatx, &dp->DR);

  /* Reset i2c peripheral.*/
  dp->CR1 = I2C_CR1_SWRST;
 80015cc:	f44f 4900 	mov.w	r9, #32768	; 0x8000
  dp->CR1 = 0;
 80015d0:	2300      	movs	r3, #0
  dp->CR2 = I2C_CR2_ITERREN | I2C_CR2_DMAEN;
 80015d2:	f44f 6810 	mov.w	r8, #2304	; 0x900
  I2C_TypeDef *dp = i2cp->i2c;
  uint16_t regCCR, clock_div;
  int32_t clock_speed = i2cp->config->clock_speed;
  i2cdutycycle_t duty = i2cp->config->duty_cycle;

  osalDbgCheck((i2cp != NULL) &&
 80015d6:	45f4      	cmp	ip, lr
#endif /* STM32_I2C_USE_I2C3 */
  }

  /* I2C registers pointed by the DMA.*/
  dmaStreamSetPeripheral(i2cp->dmarx, &dp->DR);
  dmaStreamSetPeripheral(i2cp->dmatx, &dp->DR);
 80015d8:	f8ca 6008 	str.w	r6, [sl, #8]

  /* Reset i2c peripheral.*/
  dp->CR1 = I2C_CR1_SWRST;
 80015dc:	f8c5 9000 	str.w	r9, [r5]
  dp->CR1 = 0;
 80015e0:	602b      	str	r3, [r5, #0]
  dp->CR2 = I2C_CR2_ITERREN | I2C_CR2_DMAEN;
 80015e2:	f8c5 8004 	str.w	r8, [r5, #4]
  I2C_TypeDef *dp = i2cp->i2c;
  uint16_t regCCR, clock_div;
  int32_t clock_speed = i2cp->config->clock_speed;
  i2cdutycycle_t duty = i2cp->config->duty_cycle;

  osalDbgCheck((i2cp != NULL) &&
 80015e6:	d819      	bhi.n	800161c <MPU_thread.lto_priv.72+0xcc>
               (clock_speed > 0) &&
               (clock_speed <= 4000000));

  /* CR2 Configuration.*/
  dp->CR2 &= (uint16_t)~I2C_CR2_FREQ;
 80015e8:	f8d1 c004 	ldr.w	ip, [r1, #4]

  /* CCR Configuration.*/
  regCCR = 0;
  clock_div = I2C_CCR_CCR;

  if (clock_speed <= 100000) {
 80015ec:	f8df e220 	ldr.w	lr, [pc, #544]	; 8001810 <MPU_thread.lto_priv.72+0x2c0>
  osalDbgCheck((i2cp != NULL) &&
               (clock_speed > 0) &&
               (clock_speed <= 4000000));

  /* CR2 Configuration.*/
  dp->CR2 &= (uint16_t)~I2C_CR2_FREQ;
 80015f0:	f64f 76c0 	movw	r6, #65472	; 0xffc0
 80015f4:	ea0c 0606 	and.w	r6, ip, r6
 80015f8:	604e      	str	r6, [r1, #4]
  dp->CR2 |= (uint16_t)I2C_CLK_FREQ;
 80015fa:	684e      	ldr	r6, [r1, #4]

  /* CCR Configuration.*/
  regCCR = 0;
  clock_div = I2C_CCR_CCR;

  if (clock_speed <= 100000) {
 80015fc:	4572      	cmp	r2, lr
               (clock_speed > 0) &&
               (clock_speed <= 4000000));

  /* CR2 Configuration.*/
  dp->CR2 &= (uint16_t)~I2C_CR2_FREQ;
  dp->CR2 |= (uint16_t)I2C_CLK_FREQ;
 80015fe:	f046 062a 	orr.w	r6, r6, #42	; 0x2a
 8001602:	604e      	str	r6, [r1, #4]

  /* CCR Configuration.*/
  regCCR = 0;
  clock_div = I2C_CCR_CCR;

  if (clock_speed <= 100000) {
 8001604:	f240 834e 	bls.w	8001ca4 <MPU_thread.lto_priv.72+0x754>
    regCCR |= (clock_div & I2C_CCR_CCR);

    /* Sets the Maximum Rise Time for standard mode.*/
    dp->TRISE = I2C_CLK_FREQ + 1;
  }
  else if (clock_speed <= 400000) {
 8001608:	4e78      	ldr	r6, [pc, #480]	; (80017ec <MPU_thread.lto_priv.72+0x29c>)
 800160a:	42b2      	cmp	r2, r6
 800160c:	dc69      	bgt.n	80016e2 <MPU_thread.lto_priv.72+0x192>
    /* Configure clock_div in fast mode.*/
    osalDbgAssert((duty == FAST_DUTY_CYCLE_2) ||
 800160e:	1ebb      	subs	r3, r7, #2
 8001610:	2b01      	cmp	r3, #1
 8001612:	d94c      	bls.n	80016ae <MPU_thread.lto_priv.72+0x15e>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001614:	b672      	cpsid	i
 8001616:	4b76      	ldr	r3, [pc, #472]	; (80017f0 <MPU_thread.lto_priv.72+0x2a0>)
 8001618:	62e3      	str	r3, [r4, #44]	; 0x2c
 800161a:	e7fe      	b.n	800161a <MPU_thread.lto_priv.72+0xca>
 800161c:	b672      	cpsid	i
 800161e:	4b74      	ldr	r3, [pc, #464]	; (80017f0 <MPU_thread.lto_priv.72+0x2a0>)
 8001620:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001622:	e7fe      	b.n	8001622 <MPU_thread.lto_priv.72+0xd2>

#if STM32_I2C_USE_I2C1
    if (&I2CD1 == i2cp) {
      bool b;

      rccResetI2C1();
 8001624:	f8df 81ec 	ldr.w	r8, [pc, #492]	; 8001814 <MPU_thread.lto_priv.72+0x2c4>
      b = dmaStreamAllocate(i2cp->dmarx,
 8001628:	6ac8      	ldr	r0, [r1, #44]	; 0x2c

#if STM32_I2C_USE_I2C1
    if (&I2CD1 == i2cp) {
      bool b;

      rccResetI2C1();
 800162a:	f8d8 3020 	ldr.w	r3, [r8, #32]
      b = dmaStreamAllocate(i2cp->dmarx,
 800162e:	4a71      	ldr	r2, [pc, #452]	; (80017f4 <MPU_thread.lto_priv.72+0x2a4>)

#if STM32_I2C_USE_I2C1
    if (&I2CD1 == i2cp) {
      bool b;

      rccResetI2C1();
 8001630:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001634:	f04f 0e00 	mov.w	lr, #0
 8001638:	f8c8 3020 	str.w	r3, [r8, #32]
      b = dmaStreamAllocate(i2cp->dmarx,
 800163c:	2105      	movs	r1, #5

#if STM32_I2C_USE_I2C1
    if (&I2CD1 == i2cp) {
      bool b;

      rccResetI2C1();
 800163e:	f8c8 e020 	str.w	lr, [r8, #32]
      b = dmaStreamAllocate(i2cp->dmarx,
 8001642:	4633      	mov	r3, r6
 8001644:	f001 faac 	bl	8002ba0 <dmaStreamAllocate>
                            STM32_I2C_I2C1_IRQ_PRIORITY,
                            (stm32_dmaisr_t)i2c_lld_serve_rx_end_irq,
                            (void *)i2cp);
      osalDbgAssert(!b, "stream already allocated");
 8001648:	2800      	cmp	r0, #0
 800164a:	f040 830a 	bne.w	8001c62 <MPU_thread.lto_priv.72+0x712>
      b = dmaStreamAllocate(i2cp->dmatx,
 800164e:	6b30      	ldr	r0, [r6, #48]	; 0x30
 8001650:	4a69      	ldr	r2, [pc, #420]	; (80017f8 <MPU_thread.lto_priv.72+0x2a8>)
 8001652:	2105      	movs	r1, #5
 8001654:	4633      	mov	r3, r6
 8001656:	f001 faa3 	bl	8002ba0 <dmaStreamAllocate>
                            STM32_I2C_I2C1_IRQ_PRIORITY,
                            (stm32_dmaisr_t)i2c_lld_serve_tx_end_irq,
                            (void *)i2cp);
      osalDbgAssert(!b, "stream already allocated");
 800165a:	2800      	cmp	r0, #0
 800165c:	f040 82fd 	bne.w	8001c5a <MPU_thread.lto_priv.72+0x70a>
      rccEnableI2C1(FALSE);
      nvicEnableVector(I2C1_EV_IRQn, STM32_I2C_I2C1_IRQ_PRIORITY);
      nvicEnableVector(I2C1_ER_IRQn, STM32_I2C_I2C1_IRQ_PRIORITY);

      i2cp->rxdmamode |= STM32_DMA_CR_CHSEL(I2C1_RX_DMA_CHANNEL) |
 8001660:	6a72      	ldr	r2, [r6, #36]	; 0x24
                       STM32_DMA_CR_PL(STM32_I2C_I2C1_DMA_PRIORITY);
      i2cp->txdmamode |= STM32_DMA_CR_CHSEL(I2C1_TX_DMA_CHANNEL) |
 8001662:	6ab3      	ldr	r3, [r6, #40]	; 0x28
      b = dmaStreamAllocate(i2cp->dmatx,
                            STM32_I2C_I2C1_IRQ_PRIORITY,
                            (stm32_dmaisr_t)i2c_lld_serve_tx_end_irq,
                            (void *)i2cp);
      osalDbgAssert(!b, "stream already allocated");
      rccEnableI2C1(FALSE);
 8001664:	f8d8 c040 	ldr.w	ip, [r8, #64]	; 0x40

#if defined(__CORE_CM0_H_GENERIC)
  NVIC->IP[_IP_IDX(n)] = (NVIC->IP[_IP_IDX(n)] & ~(0xFFU << _BIT_SHIFT(n))) |
                         (NVIC_PRIORITY_MASK(prio) << _BIT_SHIFT(n));
#else
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
 8001668:	f8df e1ac 	ldr.w	lr, [pc, #428]	; 8001818 <MPU_thread.lto_priv.72+0x2c8>
 800166c:	6b71      	ldr	r1, [r6, #52]	; 0x34
 800166e:	6870      	ldr	r0, [r6, #4]
      nvicEnableVector(I2C1_EV_IRQn, STM32_I2C_I2C1_IRQ_PRIORITY);
      nvicEnableVector(I2C1_ER_IRQn, STM32_I2C_I2C1_IRQ_PRIORITY);

      i2cp->rxdmamode |= STM32_DMA_CR_CHSEL(I2C1_RX_DMA_CHANNEL) |
 8001670:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
                       STM32_DMA_CR_PL(STM32_I2C_I2C1_DMA_PRIORITY);
      i2cp->txdmamode |= STM32_DMA_CR_CHSEL(I2C1_TX_DMA_CHANNEL) |
 8001674:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001678:	f04f 0950 	mov.w	r9, #80	; 0x50
#endif
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
 800167c:	f04f 4a00 	mov.w	sl, #2147483648	; 0x80000000
      b = dmaStreamAllocate(i2cp->dmatx,
                            STM32_I2C_I2C1_IRQ_PRIORITY,
                            (stm32_dmaisr_t)i2c_lld_serve_tx_end_irq,
                            (void *)i2cp);
      osalDbgAssert(!b, "stream already allocated");
      rccEnableI2C1(FALSE);
 8001680:	f44c 1c00 	orr.w	ip, ip, #2097152	; 0x200000
      nvicEnableVector(I2C1_EV_IRQn, STM32_I2C_I2C1_IRQ_PRIORITY);
      nvicEnableVector(I2C1_ER_IRQn, STM32_I2C_I2C1_IRQ_PRIORITY);

      i2cp->rxdmamode |= STM32_DMA_CR_CHSEL(I2C1_RX_DMA_CHANNEL) |
 8001684:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
                       STM32_DMA_CR_PL(STM32_I2C_I2C1_DMA_PRIORITY);
      i2cp->txdmamode |= STM32_DMA_CR_CHSEL(I2C1_TX_DMA_CHANNEL) |
 8001688:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
      b = dmaStreamAllocate(i2cp->dmatx,
                            STM32_I2C_I2C1_IRQ_PRIORITY,
                            (stm32_dmaisr_t)i2c_lld_serve_tx_end_irq,
                            (void *)i2cp);
      osalDbgAssert(!b, "stream already allocated");
      rccEnableI2C1(FALSE);
 800168c:	f8c8 c040 	str.w	ip, [r8, #64]	; 0x40
      nvicEnableVector(I2C1_EV_IRQn, STM32_I2C_I2C1_IRQ_PRIORITY);
      nvicEnableVector(I2C1_ER_IRQn, STM32_I2C_I2C1_IRQ_PRIORITY);

      i2cp->rxdmamode |= STM32_DMA_CR_CHSEL(I2C1_RX_DMA_CHANNEL) |
 8001690:	6272      	str	r2, [r6, #36]	; 0x24

#if defined(__CORE_CM0_H_GENERIC)
  NVIC->IP[_IP_IDX(n)] = (NVIC->IP[_IP_IDX(n)] & ~(0xFFU << _BIT_SHIFT(n))) |
                         (NVIC_PRIORITY_MASK(prio) << _BIT_SHIFT(n));
#else
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
 8001692:	f88e 931f 	strb.w	r9, [lr, #799]	; 0x31f
                       STM32_DMA_CR_PL(STM32_I2C_I2C1_DMA_PRIORITY);
      i2cp->txdmamode |= STM32_DMA_CR_CHSEL(I2C1_TX_DMA_CHANNEL) |
 8001696:	62b3      	str	r3, [r6, #40]	; 0x28
#endif
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8001698:	f8ce a180 	str.w	sl, [lr, #384]	; 0x180
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
 800169c:	f8ce a000 	str.w	sl, [lr]

#if defined(__CORE_CM0_H_GENERIC)
  NVIC->IP[_IP_IDX(n)] = (NVIC->IP[_IP_IDX(n)] & ~(0xFFU << _BIT_SHIFT(n))) |
                         (NVIC_PRIORITY_MASK(prio) << _BIT_SHIFT(n));
#else
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
 80016a0:	f88e 9320 	strb.w	r9, [lr, #800]	; 0x320
#endif
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
 80016a4:	f8ce 7184 	str.w	r7, [lr, #388]	; 0x184
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
 80016a8:	f8ce 7004 	str.w	r7, [lr, #4]
 80016ac:	e77d      	b.n	80015aa <MPU_thread.lto_priv.72+0x5a>
    /* Configure clock_div in fast mode.*/
    osalDbgAssert((duty == FAST_DUTY_CYCLE_2) ||
                  (duty == FAST_DUTY_CYCLE_16_9),
                  "invalid fast mode duty cycle");

    if (duty == FAST_DUTY_CYCLE_2) {
 80016ae:	2f02      	cmp	r7, #2
 80016b0:	f000 82df 	beq.w	8001c72 <MPU_thread.lto_priv.72+0x722>
                    "PCLK1 must be divided without remainder");
      clock_div = (uint16_t)(STM32_PCLK1 / (clock_speed * 3));
    }
    else if (duty == FAST_DUTY_CYCLE_16_9) {
      /* Fast mode clock_div calculate: Tlow/Thigh = 16/9.*/
      osalDbgAssert((STM32_PCLK1 % (clock_speed * 25)) == 0,
 80016b4:	2319      	movs	r3, #25
 80016b6:	fb03 f202 	mul.w	r2, r3, r2
 80016ba:	4e50      	ldr	r6, [pc, #320]	; (80017fc <MPU_thread.lto_priv.72+0x2ac>)
 80016bc:	fbb6 f3f2 	udiv	r3, r6, r2
 80016c0:	fb02 f203 	mul.w	r2, r2, r3
 80016c4:	1ab6      	subs	r6, r6, r2
 80016c6:	2e00      	cmp	r6, #0
 80016c8:	f040 82cf 	bne.w	8001c6a <MPU_thread.lto_priv.72+0x71a>
                    "PCLK1 must be divided without remainder");
      clock_div = (uint16_t)(STM32_PCLK1 / (clock_speed * 25));
 80016cc:	b29a      	uxth	r2, r3
      regCCR |= I2C_CCR_DUTY;
 80016ce:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    }

    osalDbgAssert(clock_div >= 0x01,
                  "clock divider less then 0x04 not allowed");
    regCCR |= (I2C_CCR_FS | (clock_div & I2C_CCR_CCR));
 80016d2:	4313      	orrs	r3, r2
 80016d4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80016d8:	ea6f 4353 	mvn.w	r3, r3, lsr #17

    /* Sets the Maximum Rise Time for fast mode.*/
    dp->TRISE = (I2C_CLK_FREQ * 300 / 1000) + 1;
 80016dc:	220d      	movs	r2, #13
      regCCR |= I2C_CCR_DUTY;
    }

    osalDbgAssert(clock_div >= 0x01,
                  "clock divider less then 0x04 not allowed");
    regCCR |= (I2C_CCR_FS | (clock_div & I2C_CCR_CCR));
 80016de:	b29b      	uxth	r3, r3

    /* Sets the Maximum Rise Time for fast mode.*/
    dp->TRISE = (I2C_CLK_FREQ * 300 / 1000) + 1;
 80016e0:	620a      	str	r2, [r1, #32]
  }

  osalDbgAssert((clock_div <= I2C_CCR_CCR), "the selected clock is too low");

  dp->CCR = regCCR;
 80016e2:	61cb      	str	r3, [r1, #28]
  I2C_TypeDef *dp = i2cp->i2c;
  i2copmode_t opmode = i2cp->config->op_mode;
  uint16_t regCR1;

  regCR1 = dp->CR1;
  switch (opmode) {
 80016e4:	7802      	ldrb	r2, [r0, #0]
static void i2c_lld_set_opmode(I2CDriver *i2cp) {
  I2C_TypeDef *dp = i2cp->i2c;
  i2copmode_t opmode = i2cp->config->op_mode;
  uint16_t regCR1;

  regCR1 = dp->CR1;
 80016e6:	680b      	ldr	r3, [r1, #0]
  switch (opmode) {
 80016e8:	2a02      	cmp	r2, #2
static void i2c_lld_set_opmode(I2CDriver *i2cp) {
  I2C_TypeDef *dp = i2cp->i2c;
  i2copmode_t opmode = i2cp->config->op_mode;
  uint16_t regCR1;

  regCR1 = dp->CR1;
 80016ea:	b29b      	uxth	r3, r3
  switch (opmode) {
 80016ec:	f000 82cd 	beq.w	8001c8a <MPU_thread.lto_priv.72+0x73a>
 80016f0:	2a03      	cmp	r2, #3
 80016f2:	f000 82d0 	beq.w	8001c96 <MPU_thread.lto_priv.72+0x746>
 80016f6:	2a01      	cmp	r2, #1
 80016f8:	d102      	bne.n	8001700 <MPU_thread.lto_priv.72+0x1b0>
  case OPMODE_I2C:
    regCR1 &= (uint16_t)~(I2C_CR1_SMBUS|I2C_CR1_SMBTYPE);
 80016fa:	f023 030a 	bic.w	r3, r3, #10
 80016fe:	b29b      	uxth	r3, r3
    break;
  case OPMODE_SMBUS_HOST:
    regCR1 |= (I2C_CR1_SMBUS|I2C_CR1_SMBTYPE);
    break;
  }
  dp->CR1 = regCR1;
 8001700:	600b      	str	r3, [r1, #0]
  /* Setup I2C parameters.*/
  i2c_lld_set_clock(i2cp);
  i2c_lld_set_opmode(i2cp);

  /* Ready to go.*/
  dp->CR1 |= I2C_CR1_PE;
 8001702:	682b      	ldr	r3, [r5, #0]
  i2c_lld_start(i2cp);
  i2cp->state = I2C_READY;
 8001704:	4a36      	ldr	r2, [pc, #216]	; (80017e0 <MPU_thread.lto_priv.72+0x290>)
 8001706:	f043 0301 	orr.w	r3, r3, #1
 800170a:	602b      	str	r3, [r5, #0]
 800170c:	2302      	movs	r3, #2
 800170e:	7013      	strb	r3, [r2, #0]
 *
 * @special
 */
static inline void chSysUnlock(void) {

  _dbg_check_unlock();
 8001710:	f002 fb76 	bl	8003e00 <_dbg_check_unlock>
  _stats_stop_measure_crit_thd();
 8001714:	f002 f8e4 	bl	80038e0 <_stats_stop_measure_crit_thd>

  /* The following condition can be triggered by the use of i-class functions
     in a critical section not followed by a chSchResceduleS(), this means
     that the current thread has a lower priority than the next thread in
     the ready list.*/
  chDbgAssert((ch.rlist.r_queue.p_next == (thread_t *)&ch.rlist.r_queue) ||
 8001718:	6822      	ldr	r2, [r4, #0]
 800171a:	4b2f      	ldr	r3, [pc, #188]	; (80017d8 <MPU_thread.lto_priv.72+0x288>)
 800171c:	42a2      	cmp	r2, r4
 800171e:	d005      	beq.n	800172c <MPU_thread.lto_priv.72+0x1dc>
 8001720:	6999      	ldr	r1, [r3, #24]
 8001722:	6892      	ldr	r2, [r2, #8]
 8001724:	6889      	ldr	r1, [r1, #8]
 8001726:	4291      	cmp	r1, r2
 8001728:	f0c0 82b8 	bcc.w	8001c9c <MPU_thread.lto_priv.72+0x74c>

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 800172c:	2500      	movs	r5, #0
 800172e:	f385 8811 	msr	BASEPRI, r5
  msg_t status = MSG_OK;

  i2cStart(MPU_USE_I2C, &i2cfg);

  /* Reset all MPU6050 registers to their default values */
  mpu6050TXData[0] = MPU6050_PWR_MGMT_1;  // Start register address;
 8001732:	f8df 80e8 	ldr.w	r8, [pc, #232]	; 800181c <MPU_thread.lto_priv.72+0x2cc>
 * @api
 */
static inline void osalMutexLock(mutex_t *mp) {

#if CH_CFG_USE_MUTEXES
  chMtxLock(mp);
 8001736:	4832      	ldr	r0, [pc, #200]	; (8001800 <MPU_thread.lto_priv.72+0x2b0>)
  mpu6050TXData[1] = 0xC0;          // Register value 0b11000000
 8001738:	23c0      	movs	r3, #192	; 0xc0
  msg_t status = MSG_OK;

  i2cStart(MPU_USE_I2C, &i2cfg);

  /* Reset all MPU6050 registers to their default values */
  mpu6050TXData[0] = MPU6050_PWR_MGMT_1;  // Start register address;
 800173a:	246b      	movs	r4, #107	; 0x6b
  mpu6050TXData[1] = 0xC0;          // Register value 0b11000000
 800173c:	f888 3001 	strb.w	r3, [r8, #1]
  msg_t status = MSG_OK;

  i2cStart(MPU_USE_I2C, &i2cfg);

  /* Reset all MPU6050 registers to their default values */
  mpu6050TXData[0] = MPU6050_PWR_MGMT_1;  // Start register address;
 8001740:	f888 4000 	strb.w	r4, [r8]
 8001744:	f002 fb7c 	bl	8003e40 <chMtxLock>
  mpu6050TXData[1] = 0xC0;          // Register value 0b11000000

  i2cAcquireBus(MPU_USE_I2C);

  status = i2cMasterTransmitTimeout(MPU_USE_I2C, addr, mpu6050TXData, 2,
 8001748:	462a      	mov	r2, r5
 800174a:	462b      	mov	r3, r5
 800174c:	2068      	movs	r0, #104	; 0x68
 800174e:	2102      	movs	r1, #2
 8001750:	f003 fe16 	bl	8005380 <i2cMasterTransmitTimeout.constprop.39>
    NULL, 0, MS2ST(MPU6050_WRITE_TIMEOUT_MS));

  if (status != MSG_OK) {
 8001754:	4605      	mov	r5, r0
 8001756:	b1d0      	cbz	r0, 800178e <MPU_thread.lto_priv.72+0x23e>
 * @api
 */
static inline void osalMutexUnlock(mutex_t *mp) {

#if CH_CFG_USE_MUTEXES
  chMtxUnlock(mp);
 8001758:	f003 fd9a 	bl	8005290 <chMtxUnlock.constprop.53>
    i2cReleaseBus(MPU_USE_I2C);
    g_i2cErrorInfo.last_i2c_error = i2cGetErrors(MPU_USE_I2C);
 800175c:	4b29      	ldr	r3, [pc, #164]	; (8001804 <MPU_thread.lto_priv.72+0x2b4>)
 800175e:	9301      	str	r3, [sp, #4]
 8001760:	4619      	mov	r1, r3
 8001762:	4b1f      	ldr	r3, [pc, #124]	; (80017e0 <MPU_thread.lto_priv.72+0x290>)
 8001764:	7a1b      	ldrb	r3, [r3, #8]
 8001766:	700b      	strb	r3, [r1, #0]
    if (g_i2cErrorInfo.last_i2c_error) {
 8001768:	b113      	cbz	r3, 8001770 <MPU_thread.lto_priv.72+0x220>
      g_i2cErrorInfo.i2c_error_counter++;
 800176a:	884b      	ldrh	r3, [r1, #2]
 800176c:	3301      	adds	r3, #1
 800176e:	804b      	strh	r3, [r1, #2]
    }
    g_i2cErrorInfo.errorFlag |= 0x02;
 8001770:	9a01      	ldr	r2, [sp, #4]
 8001772:	7913      	ldrb	r3, [r2, #4]
 8001774:	f043 0302 	orr.w	r3, r3, #2
 8001778:	7113      	strb	r3, [r2, #4]

  if(!mpu6050Init(MPU6050_I2C_ADDR_A0_LOW))
    while(true)
    {
      palTogglePad(GPIOD,GPIOD_LED3);
 800177a:	4c23      	ldr	r4, [pc, #140]	; (8001808 <MPU_thread.lto_priv.72+0x2b8>)
 800177c:	6963      	ldr	r3, [r4, #20]
 800177e:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8001782:	6163      	str	r3, [r4, #20]
      chThdSleepMilliseconds(200);
 8001784:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001788:	f002 fc3a 	bl	8004000 <chThdSleep>
 800178c:	e7f6      	b.n	800177c <MPU_thread.lto_priv.72+0x22c>
    return 0;
  }

  /* Wait 100 ms for the MPU6050 to reset */
  chThdSleepMilliseconds(100);
 800178e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001792:	f002 fc35 	bl	8004000 <chThdSleep>

  /* Clear the SLEEP flag, set the clock and start measuring. */
  mpu6050TXData[0] = MPU6050_PWR_MGMT_1;  // Start register address;
  mpu6050TXData[1] = 0x03;         // Register value CLKSEL = PLL_Z;
 8001796:	2603      	movs	r6, #3

  status = i2cMasterTransmitTimeout(MPU_USE_I2C, addr, mpu6050TXData, 2,
 8001798:	2068      	movs	r0, #104	; 0x68
 800179a:	2102      	movs	r1, #2
 800179c:	462a      	mov	r2, r5
 800179e:	462b      	mov	r3, r5

  /* Wait 100 ms for the MPU6050 to reset */
  chThdSleepMilliseconds(100);

  /* Clear the SLEEP flag, set the clock and start measuring. */
  mpu6050TXData[0] = MPU6050_PWR_MGMT_1;  // Start register address;
 80017a0:	f888 4000 	strb.w	r4, [r8]
  mpu6050TXData[1] = 0x03;         // Register value CLKSEL = PLL_Z;
 80017a4:	f888 6001 	strb.w	r6, [r8, #1]

  status = i2cMasterTransmitTimeout(MPU_USE_I2C, addr, mpu6050TXData, 2,
 80017a8:	f003 fdea 	bl	8005380 <i2cMasterTransmitTimeout.constprop.39>
    NULL, 0, MS2ST(MPU6050_WRITE_TIMEOUT_MS));

  if (status != MSG_OK) {
 80017ac:	4604      	mov	r4, r0
 80017ae:	2800      	cmp	r0, #0
 80017b0:	d036      	beq.n	8001820 <MPU_thread.lto_priv.72+0x2d0>
 80017b2:	f003 fd6d 	bl	8005290 <chMtxUnlock.constprop.53>
    i2cReleaseBus(MPU_USE_I2C);
    g_i2cErrorInfo.last_i2c_error = i2cGetErrors(MPU_USE_I2C);
 80017b6:	4b13      	ldr	r3, [pc, #76]	; (8001804 <MPU_thread.lto_priv.72+0x2b4>)
 80017b8:	9301      	str	r3, [sp, #4]
 80017ba:	4619      	mov	r1, r3
 80017bc:	4b08      	ldr	r3, [pc, #32]	; (80017e0 <MPU_thread.lto_priv.72+0x290>)
 80017be:	7a1b      	ldrb	r3, [r3, #8]
 80017c0:	700b      	strb	r3, [r1, #0]
    if (g_i2cErrorInfo.last_i2c_error) {
 80017c2:	b113      	cbz	r3, 80017ca <MPU_thread.lto_priv.72+0x27a>
      g_i2cErrorInfo.i2c_error_counter++;
 80017c4:	884b      	ldrh	r3, [r1, #2]
 80017c6:	3301      	adds	r3, #1
 80017c8:	804b      	strh	r3, [r1, #2]
//      debugLog("E:mpu6050i-rst");
    }
    g_i2cErrorInfo.errorFlag |= 0x04;
 80017ca:	9a01      	ldr	r2, [sp, #4]
 80017cc:	7913      	ldrb	r3, [r2, #4]
 80017ce:	f043 0304 	orr.w	r3, r3, #4
 80017d2:	7113      	strb	r3, [r2, #4]
 80017d4:	e7d1      	b.n	800177a <MPU_thread.lto_priv.72+0x22a>
 80017d6:	bf00      	nop
 80017d8:	2000d220 	.word	0x2000d220
 80017dc:	08006680 	.word	0x08006680
 80017e0:	2000dbe8 	.word	0x2000dbe8
 80017e4:	080066e0 	.word	0x080066e0
 80017e8:	080066d0 	.word	0x080066d0
 80017ec:	00061a80 	.word	0x00061a80
 80017f0:	080066a0 	.word	0x080066a0
 80017f4:	08002691 	.word	0x08002691
 80017f8:	08001fd1 	.word	0x08001fd1
 80017fc:	0280de80 	.word	0x0280de80
 8001800:	2000dbf4 	.word	0x2000dbf4
 8001804:	20000a38 	.word	0x20000a38
 8001808:	40020c00 	.word	0x40020c00
 800180c:	003d08ff 	.word	0x003d08ff
 8001810:	000186a0 	.word	0x000186a0
 8001814:	40023800 	.word	0x40023800
 8001818:	e000e100 	.word	0xe000e100
 800181c:	2000d074 	.word	0x2000d074

  /* Configure the MPU6050 sensor        */
  /* NOTE:                               */
  /* - SLEEP flag must be cleared before */
  /*   configuring the sensor.           */
  mpu6050TXData[0] = MPU6050_SMPLRT_DIV;  // Start register address;
 8001820:	2719      	movs	r7, #25
  mpu6050TXData[1] = 11;                  // SMPLRT_DIV register value (8000 / (11 + 1) = 666 Hz);
 8001822:	260b      	movs	r6, #11
  mpu6050TXData[2] = 0x00;          // CONFIG register value DLPF_CFG = 0 (256-260 Hz);
  mpu6050TXData[3] = 0x00;          // GYRO_CONFIG register value FS_SEL = +-250 deg/s;
  mpu6050TXData[4] = 0x01;          // ACCEL_CONFIG register value AFS_SEL = +-4G
 8001824:	2501      	movs	r5, #1

  status = i2cMasterTransmitTimeout(MPU_USE_I2C, addr, mpu6050TXData, 5,
 8001826:	2068      	movs	r0, #104	; 0x68
 8001828:	2105      	movs	r1, #5
 800182a:	4622      	mov	r2, r4
 800182c:	4623      	mov	r3, r4

  /* Configure the MPU6050 sensor        */
  /* NOTE:                               */
  /* - SLEEP flag must be cleared before */
  /*   configuring the sensor.           */
  mpu6050TXData[0] = MPU6050_SMPLRT_DIV;  // Start register address;
 800182e:	f888 7000 	strb.w	r7, [r8]
  mpu6050TXData[1] = 11;                  // SMPLRT_DIV register value (8000 / (11 + 1) = 666 Hz);
  mpu6050TXData[2] = 0x00;          // CONFIG register value DLPF_CFG = 0 (256-260 Hz);
 8001832:	f888 4002 	strb.w	r4, [r8, #2]
  mpu6050TXData[3] = 0x00;          // GYRO_CONFIG register value FS_SEL = +-250 deg/s;
 8001836:	f888 4003 	strb.w	r4, [r8, #3]
  /* Configure the MPU6050 sensor        */
  /* NOTE:                               */
  /* - SLEEP flag must be cleared before */
  /*   configuring the sensor.           */
  mpu6050TXData[0] = MPU6050_SMPLRT_DIV;  // Start register address;
  mpu6050TXData[1] = 11;                  // SMPLRT_DIV register value (8000 / (11 + 1) = 666 Hz);
 800183a:	f888 6001 	strb.w	r6, [r8, #1]
  mpu6050TXData[2] = 0x00;          // CONFIG register value DLPF_CFG = 0 (256-260 Hz);
  mpu6050TXData[3] = 0x00;          // GYRO_CONFIG register value FS_SEL = +-250 deg/s;
  mpu6050TXData[4] = 0x01;          // ACCEL_CONFIG register value AFS_SEL = +-4G
 800183e:	f888 5004 	strb.w	r5, [r8, #4]

  status = i2cMasterTransmitTimeout(MPU_USE_I2C, addr, mpu6050TXData, 5,
 8001842:	f003 fd9d 	bl	8005380 <i2cMasterTransmitTimeout.constprop.39>
 8001846:	4607      	mov	r7, r0
 8001848:	f003 fd22 	bl	8005290 <chMtxUnlock.constprop.53>
    NULL, 0, MS2ST(MPU6050_WRITE_TIMEOUT_MS));


  i2cReleaseBus(MPU_USE_I2C);

  if (status != MSG_OK) {
 800184c:	2f00      	cmp	r7, #0
 800184e:	f040 81f5 	bne.w	8001c3c <MPU_thread.lto_priv.72+0x6ec>
 * @param  fAddrLow - IMU address pin A0 is pulled low flag.
 */
void imuStructureInit(PIMUStruct pIMU, uint8_t fAddrHigh) {
  uint8_t i;
  /* Initialize to zero. */
  memset((void *)pIMU, 0, sizeof(IMUStruct));
 8001852:	4dac      	ldr	r5, [pc, #688]	; (8001b04 <MPU_thread.lto_priv.72+0x5b4>)
  memset(MPUFlash, 0, 24);
 8001854:	4cac      	ldr	r4, [pc, #688]	; (8001b08 <MPU_thread.lto_priv.72+0x5b8>)
 8001856:	4bad      	ldr	r3, [pc, #692]	; (8001b0c <MPU_thread.lto_priv.72+0x5bc>)
 8001858:	9301      	str	r3, [sp, #4]
 * @param  fAddrLow - IMU address pin A0 is pulled low flag.
 */
void imuStructureInit(PIMUStruct pIMU, uint8_t fAddrHigh) {
  uint8_t i;
  /* Initialize to zero. */
  memset((void *)pIMU, 0, sizeof(IMUStruct));
 800185a:	4639      	mov	r1, r7
 800185c:	2281      	movs	r2, #129	; 0x81
 800185e:	4628      	mov	r0, r5
 8001860:	f004 fc9e 	bl	80061a0 <memset>
  memset(MPUFlash, 0, 24);
 8001864:	4620      	mov	r0, r4
 8001866:	4639      	mov	r1, r7
 8001868:	2218      	movs	r2, #24
 800186a:	f004 fc99 	bl	80061a0 <memset>

  flashRead(MPU_FLASH_ADDR,(char*)MPUFlash, 24);
 800186e:	4621      	mov	r1, r4
 8001870:	48a7      	ldr	r0, [pc, #668]	; (8001b10 <MPU_thread.lto_priv.72+0x5c0>)
  return 1;
}

static float lpfilter(float alpha, float input, float prev)
{
  return alpha*input + (1.0f - alpha)*prev;
 8001872:	eddf 8aa8 	vldr	s17, [pc, #672]	; 8001b14 <MPU_thread.lto_priv.72+0x5c4>
 8001876:	ed9f 8aa8 	vldr	s16, [pc, #672]	; 8001b18 <MPU_thread.lto_priv.72+0x5c8>
  uint8_t i;
  /* Initialize to zero. */
  memset((void *)pIMU, 0, sizeof(IMUStruct));
  memset(MPUFlash, 0, 24);

  flashRead(MPU_FLASH_ADDR,(char*)MPUFlash, 24);
 800187a:	2218      	movs	r2, #24
 800187c:	f003 fbd8 	bl	8005030 <flashRead>
      pIMU->axes_conf[i] = g_sensorSettings[i] >> 4;
    }
  } else {
    pIMU->addr = MPU6050_I2C_ADDR_A0_LOW;
    for (i = 0; i < 3; i++) {
      pIMU->axes_conf[i] = g_sensorSettings[i] & IMU1_CONF_MASK;
 8001880:	4ba6      	ldr	r3, [pc, #664]	; (8001b1c <MPU_thread.lto_priv.72+0x5cc>)
  memset(MPUFlash, 0, 24);

  flashRead(MPU_FLASH_ADDR,(char*)MPUFlash, 24);
  for (i = 0; i < 3U; i++)
  {
     pIMU->accelBias[i] = MPUFlash[i];
 8001882:	6820      	ldr	r0, [r4, #0]
      pIMU->axes_conf[i] = g_sensorSettings[i] >> 4;
    }
  } else {
    pIMU->addr = MPU6050_I2C_ADDR_A0_LOW;
    for (i = 0; i < 3; i++) {
      pIMU->axes_conf[i] = g_sensorSettings[i] & IMU1_CONF_MASK;
 8001884:	7819      	ldrb	r1, [r3, #0]
 8001886:	785a      	ldrb	r2, [r3, #1]
 8001888:	789b      	ldrb	r3, [r3, #2]
  memset(MPUFlash, 0, 24);

  flashRead(MPU_FLASH_ADDR,(char*)MPUFlash, 24);
  for (i = 0; i < 3U; i++)
  {
     pIMU->accelBias[i] = MPUFlash[i];
 800188a:	f8d4 9004 	ldr.w	r9, [r4, #4]
     pIMU->gyroBias[i] = MPUFlash[i + 3];
 800188e:	6966      	ldr	r6, [r4, #20]
 8001890:	f8d4 a00c 	ldr.w	sl, [r4, #12]
 8001894:	f8d4 c010 	ldr.w	ip, [r4, #16]
  memset(MPUFlash, 0, 24);

  flashRead(MPU_FLASH_ADDR,(char*)MPUFlash, 24);
  for (i = 0; i < 3U; i++)
  {
     pIMU->accelBias[i] = MPUFlash[i];
 8001898:	f8d4 e008 	ldr.w	lr, [r4, #8]
 800189c:	6328      	str	r0, [r5, #48]	; 0x30
      pIMU->axes_conf[i] = g_sensorSettings[i] >> 4;
    }
  } else {
    pIMU->addr = MPU6050_I2C_ADDR_A0_LOW;
    for (i = 0; i < 3; i++) {
      pIMU->axes_conf[i] = g_sensorSettings[i] & IMU1_CONF_MASK;
 800189e:	f002 020f 	and.w	r2, r2, #15
 80018a2:	f003 030f 	and.w	r3, r3, #15
 *
 * @notapi
 */
static inline systime_t st_lld_get_counter(void) {

  return (systime_t)STM32_ST_TIM->CNT;
 80018a6:	489e      	ldr	r0, [pc, #632]	; (8001b20 <MPU_thread.lto_priv.72+0x5d0>)
 80018a8:	f885 307e 	strb.w	r3, [r5, #126]	; 0x7e
 80018ac:	f001 010f 	and.w	r1, r1, #15
    pIMU->addr = MPU6050_I2C_ADDR_A0_HIGH;
    for (i = 0; i < 3; i++) {
      pIMU->axes_conf[i] = g_sensorSettings[i] >> 4;
    }
  } else {
    pIMU->addr = MPU6050_I2C_ADDR_A0_LOW;
 80018b0:	2468      	movs	r4, #104	; 0x68
 80018b2:	f885 407f 	strb.w	r4, [r5, #127]	; 0x7f
    for (i = 0; i < 3; i++) {
      pIMU->axes_conf[i] = g_sensorSettings[i] & IMU1_CONF_MASK;
 80018b6:	f885 107c 	strb.w	r1, [r5, #124]	; 0x7c
 80018ba:	f885 207d 	strb.w	r2, [r5, #125]	; 0x7d
 80018be:	4b98      	ldr	r3, [pc, #608]	; (8001b20 <MPU_thread.lto_priv.72+0x5d0>)

  flashRead(MPU_FLASH_ADDR,(char*)MPUFlash, 24);
  for (i = 0; i < 3U; i++)
  {
     pIMU->accelBias[i] = MPUFlash[i];
     pIMU->gyroBias[i] = MPUFlash[i + 3];
 80018c0:	646e      	str	r6, [r5, #68]	; 0x44
 80018c2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80018c4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
  memset(MPUFlash, 0, 24);

  flashRead(MPU_FLASH_ADDR,(char*)MPUFlash, 24);
  for (i = 0; i < 3U; i++)
  {
     pIMU->accelBias[i] = MPUFlash[i];
 80018c6:	f8c5 9034 	str.w	r9, [r5, #52]	; 0x34

  uint32_t tick = chVTGetSystemTimeX();
  uint32_t count = 0;
  while (true)
  {
    tick+=US2ST(MPU_COUNT);
 80018ca:	3619      	adds	r6, #25

    if(tick>chVTGetSystemTimeX())
 80018cc:	42b2      	cmp	r2, r6
     pIMU->gyroBias[i] = MPUFlash[i + 3];
 80018ce:	f8c5 a03c 	str.w	sl, [r5, #60]	; 0x3c
 80018d2:	f8c5 c040 	str.w	ip, [r5, #64]	; 0x40
  memset(MPUFlash, 0, 24);

  flashRead(MPU_FLASH_ADDR,(char*)MPUFlash, 24);
  for (i = 0; i < 3U; i++)
  {
     pIMU->accelBias[i] = MPUFlash[i];
 80018d6:	f8c5 e038 	str.w	lr, [r5, #56]	; 0x38
 80018da:	46b9      	mov	r9, r7
 80018dc:	f0c0 80f4 	bcc.w	8001ac8 <MPU_thread.lto_priv.72+0x578>
 80018e0:	6a5e      	ldr	r6, [r3, #36]	; 0x24
  int16_t mpu6050Data[6];

  /* Set the start register address for bulk data transfer. */
  mpu6050TXData[0] = MPU6050_ACCEL_XOUT_H;
  i2cAcquireBus(MPU_USE_I2C);
  status = i2cMasterTransmitTimeout(MPU_USE_I2C, pIMU->addr, mpu6050TXData, 1,
 80018e2:	4c90      	ldr	r4, [pc, #576]	; (8001b24 <MPU_thread.lto_priv.72+0x5d4>)
 * @api
 */
static inline void osalMutexLock(mutex_t *mp) {

#if CH_CFG_USE_MUTEXES
  chMtxLock(mp);
 80018e4:	4890      	ldr	r0, [pc, #576]	; (8001b28 <MPU_thread.lto_priv.72+0x5d8>)
 80018e6:	4f87      	ldr	r7, [pc, #540]	; (8001b04 <MPU_thread.lto_priv.72+0x5b4>)
  msg_t status = MSG_OK;
  uint8_t id;
  int16_t mpu6050Data[6];

  /* Set the start register address for bulk data transfer. */
  mpu6050TXData[0] = MPU6050_ACCEL_XOUT_H;
 80018e8:	233b      	movs	r3, #59	; 0x3b
 80018ea:	f888 3000 	strb.w	r3, [r8]
 80018ee:	f002 faa7 	bl	8003e40 <chMtxLock>
  i2cAcquireBus(MPU_USE_I2C);
  status = i2cMasterTransmitTimeout(MPU_USE_I2C, pIMU->addr, mpu6050TXData, 1,
 80018f2:	4622      	mov	r2, r4
 80018f4:	f895 007f 	ldrb.w	r0, [r5, #127]	; 0x7f
 80018f8:	2101      	movs	r1, #1
 80018fa:	230e      	movs	r3, #14
 80018fc:	f003 fd40 	bl	8005380 <i2cMasterTransmitTimeout.constprop.39>
 8001900:	4682      	mov	sl, r0
 * @api
 */
static inline void osalMutexUnlock(mutex_t *mp) {

#if CH_CFG_USE_MUTEXES
  chMtxUnlock(mp);
 8001902:	f003 fcc5 	bl	8005290 <chMtxUnlock.constprop.53>
    mpu6050RXData, 14, MS2ST(MPU6050_READ_TIMEOUT_MS));
	i2cReleaseBus(MPU_USE_I2C);

  if (status != MSG_OK) {
 8001906:	f1ba 0f00 	cmp.w	sl, #0
 800190a:	f040 8119 	bne.w	8001b40 <MPU_thread.lto_priv.72+0x5f0>
 //     debugLog("E:mpu6050gnd");
    }
    return 0;
  }

  mpu6050Data[0] = (int16_t)((mpu6050RXData[ 0]<<8) | mpu6050RXData[ 1]); /* Accel X */
 800190e:	f894 b000 	ldrb.w	fp, [r4]
 8001912:	7860      	ldrb	r0, [r4, #1]
  mpu6050Data[1] = (int16_t)((mpu6050RXData[ 2]<<8) | mpu6050RXData[ 3]); /* Accel Y */
 8001914:	f894 a002 	ldrb.w	sl, [r4, #2]
  mpu6050Data[2] = (int16_t)((mpu6050RXData[ 4]<<8) | mpu6050RXData[ 5]); /* Accel Z */
 8001918:	7962      	ldrb	r2, [r4, #5]
    }
    return 0;
  }

  mpu6050Data[0] = (int16_t)((mpu6050RXData[ 0]<<8) | mpu6050RXData[ 1]); /* Accel X */
  mpu6050Data[1] = (int16_t)((mpu6050RXData[ 2]<<8) | mpu6050RXData[ 3]); /* Accel Y */
 800191a:	78e1      	ldrb	r1, [r4, #3]
  mpu6050Data[2] = (int16_t)((mpu6050RXData[ 4]<<8) | mpu6050RXData[ 5]); /* Accel Z */
 800191c:	f894 c004 	ldrb.w	ip, [r4, #4]
  mpu6050Data[3] = (int16_t)((mpu6050RXData[ 8]<<8) | mpu6050RXData[ 9]); /* Gyro X  */
 8001920:	f894 e008 	ldrb.w	lr, [r4, #8]
 8001924:	7a63      	ldrb	r3, [r4, #9]
 //     debugLog("E:mpu6050gnd");
    }
    return 0;
  }

  mpu6050Data[0] = (int16_t)((mpu6050RXData[ 0]<<8) | mpu6050RXData[ 1]); /* Accel X */
 8001926:	ea40 200b 	orr.w	r0, r0, fp, lsl #8
  mpu6050Data[1] = (int16_t)((mpu6050RXData[ 2]<<8) | mpu6050RXData[ 3]); /* Accel Y */
 800192a:	ea41 210a 	orr.w	r1, r1, sl, lsl #8
  mpu6050Data[2] = (int16_t)((mpu6050RXData[ 4]<<8) | mpu6050RXData[ 5]); /* Accel Z */
 800192e:	ea42 2c0c 	orr.w	ip, r2, ip, lsl #8
 //     debugLog("E:mpu6050gnd");
    }
    return 0;
  }

  mpu6050Data[0] = (int16_t)((mpu6050RXData[ 0]<<8) | mpu6050RXData[ 1]); /* Accel X */
 8001932:	f8ad 000c 	strh.w	r0, [sp, #12]
  mpu6050Data[1] = (int16_t)((mpu6050RXData[ 2]<<8) | mpu6050RXData[ 3]); /* Accel Y */
  mpu6050Data[2] = (int16_t)((mpu6050RXData[ 4]<<8) | mpu6050RXData[ 5]); /* Accel Z */
  mpu6050Data[3] = (int16_t)((mpu6050RXData[ 8]<<8) | mpu6050RXData[ 9]); /* Gyro X  */
  mpu6050Data[4] = (int16_t)((mpu6050RXData[10]<<8) | mpu6050RXData[11]); /* Gyro Y  */
  mpu6050Data[5] = (int16_t)((mpu6050RXData[12]<<8) | mpu6050RXData[13]); /* Gyro Z  */
 8001936:	7b22      	ldrb	r2, [r4, #12]
 8001938:	7b60      	ldrb	r0, [r4, #13]
    }
    return 0;
  }

  mpu6050Data[0] = (int16_t)((mpu6050RXData[ 0]<<8) | mpu6050RXData[ 1]); /* Accel X */
  mpu6050Data[1] = (int16_t)((mpu6050RXData[ 2]<<8) | mpu6050RXData[ 3]); /* Accel Y */
 800193a:	f8ad 100e 	strh.w	r1, [sp, #14]
  mpu6050Data[3] = (int16_t)((mpu6050RXData[ 8]<<8) | mpu6050RXData[ 9]); /* Gyro X  */
  mpu6050Data[4] = (int16_t)((mpu6050RXData[10]<<8) | mpu6050RXData[11]); /* Gyro Y  */
  mpu6050Data[5] = (int16_t)((mpu6050RXData[12]<<8) | mpu6050RXData[13]); /* Gyro Z  */

  /* Pitch: */
  id = pIMU->axes_conf[0] & IMU_AXIS_ID_MASK;
 800193e:	f897 107c 	ldrb.w	r1, [r7, #124]	; 0x7c

  mpu6050Data[0] = (int16_t)((mpu6050RXData[ 0]<<8) | mpu6050RXData[ 1]); /* Accel X */
  mpu6050Data[1] = (int16_t)((mpu6050RXData[ 2]<<8) | mpu6050RXData[ 3]); /* Accel Y */
  mpu6050Data[2] = (int16_t)((mpu6050RXData[ 4]<<8) | mpu6050RXData[ 5]); /* Accel Z */
  mpu6050Data[3] = (int16_t)((mpu6050RXData[ 8]<<8) | mpu6050RXData[ 9]); /* Gyro X  */
  mpu6050Data[4] = (int16_t)((mpu6050RXData[10]<<8) | mpu6050RXData[11]); /* Gyro Y  */
 8001942:	f894 a00a 	ldrb.w	sl, [r4, #10]
 8001946:	f894 b00b 	ldrb.w	fp, [r4, #11]
    return 0;
  }

  mpu6050Data[0] = (int16_t)((mpu6050RXData[ 0]<<8) | mpu6050RXData[ 1]); /* Accel X */
  mpu6050Data[1] = (int16_t)((mpu6050RXData[ 2]<<8) | mpu6050RXData[ 3]); /* Accel Y */
  mpu6050Data[2] = (int16_t)((mpu6050RXData[ 4]<<8) | mpu6050RXData[ 5]); /* Accel Z */
 800194a:	f8ad c010 	strh.w	ip, [sp, #16]
  mpu6050Data[3] = (int16_t)((mpu6050RXData[ 8]<<8) | mpu6050RXData[ 9]); /* Gyro X  */
 800194e:	ea43 230e 	orr.w	r3, r3, lr, lsl #8
  mpu6050Data[4] = (int16_t)((mpu6050RXData[10]<<8) | mpu6050RXData[11]); /* Gyro Y  */
  mpu6050Data[5] = (int16_t)((mpu6050RXData[12]<<8) | mpu6050RXData[13]); /* Gyro Z  */
 8001952:	ea40 2202 	orr.w	r2, r0, r2, lsl #8
  }

  mpu6050Data[0] = (int16_t)((mpu6050RXData[ 0]<<8) | mpu6050RXData[ 1]); /* Accel X */
  mpu6050Data[1] = (int16_t)((mpu6050RXData[ 2]<<8) | mpu6050RXData[ 3]); /* Accel Y */
  mpu6050Data[2] = (int16_t)((mpu6050RXData[ 4]<<8) | mpu6050RXData[ 5]); /* Accel Z */
  mpu6050Data[3] = (int16_t)((mpu6050RXData[ 8]<<8) | mpu6050RXData[ 9]); /* Gyro X  */
 8001956:	f8ad 3012 	strh.w	r3, [sp, #18]
  mpu6050Data[4] = (int16_t)((mpu6050RXData[10]<<8) | mpu6050RXData[11]); /* Gyro Y  */
  mpu6050Data[5] = (int16_t)((mpu6050RXData[12]<<8) | mpu6050RXData[13]); /* Gyro Z  */
 800195a:	f8ad 2016 	strh.w	r2, [sp, #22]

  /* Pitch: */
  id = pIMU->axes_conf[0] & IMU_AXIS_ID_MASK;
 800195e:	f001 0307 	and.w	r3, r1, #7
  if (pIMU->axes_conf[0] & IMU_AXIS_DIR_POS) {
    pIMU->accelData[0] = mpu6050Data[id + 0]*MPU6050_ACCEL_SCALE;
 8001962:	aa06      	add	r2, sp, #24
 8001964:	eb02 0243 	add.w	r2, r2, r3, lsl #1

  mpu6050Data[0] = (int16_t)((mpu6050RXData[ 0]<<8) | mpu6050RXData[ 1]); /* Accel X */
  mpu6050Data[1] = (int16_t)((mpu6050RXData[ 2]<<8) | mpu6050RXData[ 3]); /* Accel Y */
  mpu6050Data[2] = (int16_t)((mpu6050RXData[ 4]<<8) | mpu6050RXData[ 5]); /* Accel Z */
  mpu6050Data[3] = (int16_t)((mpu6050RXData[ 8]<<8) | mpu6050RXData[ 9]); /* Gyro X  */
  mpu6050Data[4] = (int16_t)((mpu6050RXData[10]<<8) | mpu6050RXData[11]); /* Gyro Y  */
 8001968:	ea4b 2a0a 	orr.w	sl, fp, sl, lsl #8
 800196c:	f8ad a014 	strh.w	sl, [sp, #20]
  mpu6050Data[5] = (int16_t)((mpu6050RXData[12]<<8) | mpu6050RXData[13]); /* Gyro Z  */

  /* Pitch: */
  id = pIMU->axes_conf[0] & IMU_AXIS_ID_MASK;
  if (pIMU->axes_conf[0] & IMU_AXIS_DIR_POS) {
 8001970:	f011 0f08 	tst.w	r1, #8
    pIMU->accelData[0] = mpu6050Data[id + 0]*MPU6050_ACCEL_SCALE;
    pIMU->gyroData[0]  = mpu6050Data[id + 3]*MPU6050_GYRO_SCALE;
 8001974:	4613      	mov	r3, r2
  mpu6050Data[5] = (int16_t)((mpu6050RXData[12]<<8) | mpu6050RXData[13]); /* Gyro Z  */

  /* Pitch: */
  id = pIMU->axes_conf[0] & IMU_AXIS_ID_MASK;
  if (pIMU->axes_conf[0] & IMU_AXIS_DIR_POS) {
    pIMU->accelData[0] = mpu6050Data[id + 0]*MPU6050_ACCEL_SCALE;
 8001976:	f932 2c0c 	ldrsh.w	r2, [r2, #-12]
  mpu6050Data[4] = (int16_t)((mpu6050RXData[10]<<8) | mpu6050RXData[11]); /* Gyro Y  */
  mpu6050Data[5] = (int16_t)((mpu6050RXData[12]<<8) | mpu6050RXData[13]); /* Gyro Z  */

  /* Pitch: */
  id = pIMU->axes_conf[0] & IMU_AXIS_ID_MASK;
  if (pIMU->axes_conf[0] & IMU_AXIS_DIR_POS) {
 800197a:	f000 80b6 	beq.w	8001aea <MPU_thread.lto_priv.72+0x59a>
    pIMU->accelData[0] = mpu6050Data[id + 0]*MPU6050_ACCEL_SCALE;
    pIMU->gyroData[0]  = mpu6050Data[id + 3]*MPU6050_GYRO_SCALE;
 800197e:	f933 3c06 	ldrsh.w	r3, [r3, #-6]
  mpu6050Data[5] = (int16_t)((mpu6050RXData[12]<<8) | mpu6050RXData[13]); /* Gyro Z  */

  /* Pitch: */
  id = pIMU->axes_conf[0] & IMU_AXIS_ID_MASK;
  if (pIMU->axes_conf[0] & IMU_AXIS_DIR_POS) {
    pIMU->accelData[0] = mpu6050Data[id + 0]*MPU6050_ACCEL_SCALE;
 8001982:	ed9f 6a6a 	vldr	s12, [pc, #424]	; 8001b2c <MPU_thread.lto_priv.72+0x5dc>
    pIMU->gyroData[0]  = mpu6050Data[id + 3]*MPU6050_GYRO_SCALE;
 8001986:	ed9f 7a6a 	vldr	s14, [pc, #424]	; 8001b30 <MPU_thread.lto_priv.72+0x5e0>
  mpu6050Data[5] = (int16_t)((mpu6050RXData[12]<<8) | mpu6050RXData[13]); /* Gyro Z  */

  /* Pitch: */
  id = pIMU->axes_conf[0] & IMU_AXIS_ID_MASK;
  if (pIMU->axes_conf[0] & IMU_AXIS_DIR_POS) {
    pIMU->accelData[0] = mpu6050Data[id + 0]*MPU6050_ACCEL_SCALE;
 800198a:	ee06 2a90 	vmov	s13, r2
    pIMU->gyroData[0]  = mpu6050Data[id + 3]*MPU6050_GYRO_SCALE;
 800198e:	ee07 3a90 	vmov	s15, r3
    pIMU->accelData[0] = (-1 - mpu6050Data[id + 0])*MPU6050_ACCEL_SCALE;
    pIMU->gyroData[0]  = (-1 - mpu6050Data[id + 3])*MPU6050_GYRO_SCALE;
  }

  /* Roll: */
  id = pIMU->axes_conf[1] & IMU_AXIS_ID_MASK;
 8001992:	f895 207d 	ldrb.w	r2, [r5, #125]	; 0x7d
 8001996:	495b      	ldr	r1, [pc, #364]	; (8001b04 <MPU_thread.lto_priv.72+0x5b4>)
  id = pIMU->axes_conf[0] & IMU_AXIS_ID_MASK;
  if (pIMU->axes_conf[0] & IMU_AXIS_DIR_POS) {
    pIMU->accelData[0] = mpu6050Data[id + 0]*MPU6050_ACCEL_SCALE;
    pIMU->gyroData[0]  = mpu6050Data[id + 3]*MPU6050_GYRO_SCALE;
  } else {
    pIMU->accelData[0] = (-1 - mpu6050Data[id + 0])*MPU6050_ACCEL_SCALE;
 8001998:	eef8 6ae6 	vcvt.f32.s32	s13, s13
    pIMU->gyroData[0]  = (-1 - mpu6050Data[id + 3])*MPU6050_GYRO_SCALE;
 800199c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  }

  /* Roll: */
  id = pIMU->axes_conf[1] & IMU_AXIS_ID_MASK;
 80019a0:	f002 0307 	and.w	r3, r2, #7
  if (pIMU->axes_conf[1] & IMU_AXIS_DIR_POS) {
 80019a4:	f012 0f08 	tst.w	r2, #8
    pIMU->accelData[1] = mpu6050Data[id + 0]*MPU6050_ACCEL_SCALE;
 80019a8:	aa06      	add	r2, sp, #24
 80019aa:	eb02 0243 	add.w	r2, r2, r3, lsl #1
  id = pIMU->axes_conf[0] & IMU_AXIS_ID_MASK;
  if (pIMU->axes_conf[0] & IMU_AXIS_DIR_POS) {
    pIMU->accelData[0] = mpu6050Data[id + 0]*MPU6050_ACCEL_SCALE;
    pIMU->gyroData[0]  = mpu6050Data[id + 3]*MPU6050_GYRO_SCALE;
  } else {
    pIMU->accelData[0] = (-1 - mpu6050Data[id + 0])*MPU6050_ACCEL_SCALE;
 80019ae:	ee66 6a86 	vmul.f32	s13, s13, s12
    pIMU->gyroData[0]  = (-1 - mpu6050Data[id + 3])*MPU6050_GYRO_SCALE;
 80019b2:	ee67 7a87 	vmul.f32	s15, s15, s14

  /* Roll: */
  id = pIMU->axes_conf[1] & IMU_AXIS_ID_MASK;
  if (pIMU->axes_conf[1] & IMU_AXIS_DIR_POS) {
    pIMU->accelData[1] = mpu6050Data[id + 0]*MPU6050_ACCEL_SCALE;
    pIMU->gyroData[1]  = mpu6050Data[id + 3]*MPU6050_GYRO_SCALE;
 80019b6:	4613      	mov	r3, r2
  id = pIMU->axes_conf[0] & IMU_AXIS_ID_MASK;
  if (pIMU->axes_conf[0] & IMU_AXIS_DIR_POS) {
    pIMU->accelData[0] = mpu6050Data[id + 0]*MPU6050_ACCEL_SCALE;
    pIMU->gyroData[0]  = mpu6050Data[id + 3]*MPU6050_GYRO_SCALE;
  } else {
    pIMU->accelData[0] = (-1 - mpu6050Data[id + 0])*MPU6050_ACCEL_SCALE;
 80019b8:	edc7 6a00 	vstr	s13, [r7]
    pIMU->gyroData[0]  = (-1 - mpu6050Data[id + 3])*MPU6050_GYRO_SCALE;
 80019bc:	edc7 7a03 	vstr	s15, [r7, #12]
  }

  /* Roll: */
  id = pIMU->axes_conf[1] & IMU_AXIS_ID_MASK;
  if (pIMU->axes_conf[1] & IMU_AXIS_DIR_POS) {
    pIMU->accelData[1] = mpu6050Data[id + 0]*MPU6050_ACCEL_SCALE;
 80019c0:	f932 2c0c 	ldrsh.w	r2, [r2, #-12]
    pIMU->gyroData[0]  = (-1 - mpu6050Data[id + 3])*MPU6050_GYRO_SCALE;
  }

  /* Roll: */
  id = pIMU->axes_conf[1] & IMU_AXIS_ID_MASK;
  if (pIMU->axes_conf[1] & IMU_AXIS_DIR_POS) {
 80019c4:	f000 8084 	beq.w	8001ad0 <MPU_thread.lto_priv.72+0x580>
    pIMU->accelData[1] = mpu6050Data[id + 0]*MPU6050_ACCEL_SCALE;
    pIMU->gyroData[1]  = mpu6050Data[id + 3]*MPU6050_GYRO_SCALE;
 80019c8:	f933 3c06 	ldrsh.w	r3, [r3, #-6]
  }

  /* Roll: */
  id = pIMU->axes_conf[1] & IMU_AXIS_ID_MASK;
  if (pIMU->axes_conf[1] & IMU_AXIS_DIR_POS) {
    pIMU->accelData[1] = mpu6050Data[id + 0]*MPU6050_ACCEL_SCALE;
 80019cc:	ed9f 6a57 	vldr	s12, [pc, #348]	; 8001b2c <MPU_thread.lto_priv.72+0x5dc>
    pIMU->gyroData[1]  = mpu6050Data[id + 3]*MPU6050_GYRO_SCALE;
 80019d0:	ed9f 7a57 	vldr	s14, [pc, #348]	; 8001b30 <MPU_thread.lto_priv.72+0x5e0>
  }

  /* Roll: */
  id = pIMU->axes_conf[1] & IMU_AXIS_ID_MASK;
  if (pIMU->axes_conf[1] & IMU_AXIS_DIR_POS) {
    pIMU->accelData[1] = mpu6050Data[id + 0]*MPU6050_ACCEL_SCALE;
 80019d4:	ee06 2a90 	vmov	s13, r2
    pIMU->gyroData[1]  = mpu6050Data[id + 3]*MPU6050_GYRO_SCALE;
 80019d8:	ee07 3a90 	vmov	s15, r3
    pIMU->accelData[1] = (-1 - mpu6050Data[id + 0])*MPU6050_ACCEL_SCALE;
    pIMU->gyroData[1]  = (-1 - mpu6050Data[id + 3])*MPU6050_GYRO_SCALE;
  }

  /* Yaw: */
  id = pIMU->axes_conf[2] & IMU_AXIS_ID_MASK;
 80019dc:	f895 207e 	ldrb.w	r2, [r5, #126]	; 0x7e
  id = pIMU->axes_conf[1] & IMU_AXIS_ID_MASK;
  if (pIMU->axes_conf[1] & IMU_AXIS_DIR_POS) {
    pIMU->accelData[1] = mpu6050Data[id + 0]*MPU6050_ACCEL_SCALE;
    pIMU->gyroData[1]  = mpu6050Data[id + 3]*MPU6050_GYRO_SCALE;
  } else {
    pIMU->accelData[1] = (-1 - mpu6050Data[id + 0])*MPU6050_ACCEL_SCALE;
 80019e0:	eef8 6ae6 	vcvt.f32.s32	s13, s13
    pIMU->gyroData[1]  = (-1 - mpu6050Data[id + 3])*MPU6050_GYRO_SCALE;
 80019e4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  }

  /* Yaw: */
  id = pIMU->axes_conf[2] & IMU_AXIS_ID_MASK;
 80019e8:	f002 0307 	and.w	r3, r2, #7
  if (pIMU->axes_conf[2] & IMU_AXIS_DIR_POS) {
 80019ec:	f012 0f08 	tst.w	r2, #8
    pIMU->accelData[2] = mpu6050Data[id + 0]*MPU6050_ACCEL_SCALE;
 80019f0:	aa06      	add	r2, sp, #24
 80019f2:	eb02 0243 	add.w	r2, r2, r3, lsl #1
  id = pIMU->axes_conf[1] & IMU_AXIS_ID_MASK;
  if (pIMU->axes_conf[1] & IMU_AXIS_DIR_POS) {
    pIMU->accelData[1] = mpu6050Data[id + 0]*MPU6050_ACCEL_SCALE;
    pIMU->gyroData[1]  = mpu6050Data[id + 3]*MPU6050_GYRO_SCALE;
  } else {
    pIMU->accelData[1] = (-1 - mpu6050Data[id + 0])*MPU6050_ACCEL_SCALE;
 80019f6:	ee66 6a86 	vmul.f32	s13, s13, s12
    pIMU->gyroData[1]  = (-1 - mpu6050Data[id + 3])*MPU6050_GYRO_SCALE;
 80019fa:	ee67 7a87 	vmul.f32	s15, s15, s14
  id = pIMU->axes_conf[1] & IMU_AXIS_ID_MASK;
  if (pIMU->axes_conf[1] & IMU_AXIS_DIR_POS) {
    pIMU->accelData[1] = mpu6050Data[id + 0]*MPU6050_ACCEL_SCALE;
    pIMU->gyroData[1]  = mpu6050Data[id + 3]*MPU6050_GYRO_SCALE;
  } else {
    pIMU->accelData[1] = (-1 - mpu6050Data[id + 0])*MPU6050_ACCEL_SCALE;
 80019fe:	edc1 6a01 	vstr	s13, [r1, #4]
    pIMU->gyroData[1]  = (-1 - mpu6050Data[id + 3])*MPU6050_GYRO_SCALE;
 8001a02:	edc1 7a04 	vstr	s15, [r1, #16]

  /* Yaw: */
  id = pIMU->axes_conf[2] & IMU_AXIS_ID_MASK;
  if (pIMU->axes_conf[2] & IMU_AXIS_DIR_POS) {
    pIMU->accelData[2] = mpu6050Data[id + 0]*MPU6050_ACCEL_SCALE;
    pIMU->gyroData[2]  = mpu6050Data[id + 3]*MPU6050_GYRO_SCALE;
 8001a06:	4613      	mov	r3, r2
    pIMU->accelData[1] = (-1 - mpu6050Data[id + 0])*MPU6050_ACCEL_SCALE;
    pIMU->gyroData[1]  = (-1 - mpu6050Data[id + 3])*MPU6050_GYRO_SCALE;
  }

  /* Yaw: */
  id = pIMU->axes_conf[2] & IMU_AXIS_ID_MASK;
 8001a08:	493e      	ldr	r1, [pc, #248]	; (8001b04 <MPU_thread.lto_priv.72+0x5b4>)
  if (pIMU->axes_conf[2] & IMU_AXIS_DIR_POS) {
    pIMU->accelData[2] = mpu6050Data[id + 0]*MPU6050_ACCEL_SCALE;
 8001a0a:	f932 2c0c 	ldrsh.w	r2, [r2, #-12]
    pIMU->gyroData[1]  = (-1 - mpu6050Data[id + 3])*MPU6050_GYRO_SCALE;
  }

  /* Yaw: */
  id = pIMU->axes_conf[2] & IMU_AXIS_ID_MASK;
  if (pIMU->axes_conf[2] & IMU_AXIS_DIR_POS) {
 8001a0e:	f040 8105 	bne.w	8001c1c <MPU_thread.lto_priv.72+0x6cc>
    pIMU->accelData[2] = mpu6050Data[id + 0]*MPU6050_ACCEL_SCALE;
    pIMU->gyroData[2]  = mpu6050Data[id + 3]*MPU6050_GYRO_SCALE;
  } else {
    pIMU->accelData[2] = (-1 - mpu6050Data[id + 0])*MPU6050_ACCEL_SCALE;
    pIMU->gyroData[2]  = (-1 - mpu6050Data[id + 3])*MPU6050_GYRO_SCALE;
 8001a12:	f933 3c06 	ldrsh.w	r3, [r3, #-6]
  id = pIMU->axes_conf[2] & IMU_AXIS_ID_MASK;
  if (pIMU->axes_conf[2] & IMU_AXIS_DIR_POS) {
    pIMU->accelData[2] = mpu6050Data[id + 0]*MPU6050_ACCEL_SCALE;
    pIMU->gyroData[2]  = mpu6050Data[id + 3]*MPU6050_GYRO_SCALE;
  } else {
    pIMU->accelData[2] = (-1 - mpu6050Data[id + 0])*MPU6050_ACCEL_SCALE;
 8001a16:	ed9f 6a45 	vldr	s12, [pc, #276]	; 8001b2c <MPU_thread.lto_priv.72+0x5dc>
    pIMU->gyroData[2]  = (-1 - mpu6050Data[id + 3])*MPU6050_GYRO_SCALE;
 8001a1a:	ed9f 7a45 	vldr	s14, [pc, #276]	; 8001b30 <MPU_thread.lto_priv.72+0x5e0>
  id = pIMU->axes_conf[2] & IMU_AXIS_ID_MASK;
  if (pIMU->axes_conf[2] & IMU_AXIS_DIR_POS) {
    pIMU->accelData[2] = mpu6050Data[id + 0]*MPU6050_ACCEL_SCALE;
    pIMU->gyroData[2]  = mpu6050Data[id + 3]*MPU6050_GYRO_SCALE;
  } else {
    pIMU->accelData[2] = (-1 - mpu6050Data[id + 0])*MPU6050_ACCEL_SCALE;
 8001a1e:	43d2      	mvns	r2, r2
    pIMU->gyroData[2]  = (-1 - mpu6050Data[id + 3])*MPU6050_GYRO_SCALE;
 8001a20:	43db      	mvns	r3, r3
  id = pIMU->axes_conf[2] & IMU_AXIS_ID_MASK;
  if (pIMU->axes_conf[2] & IMU_AXIS_DIR_POS) {
    pIMU->accelData[2] = mpu6050Data[id + 0]*MPU6050_ACCEL_SCALE;
    pIMU->gyroData[2]  = mpu6050Data[id + 3]*MPU6050_GYRO_SCALE;
  } else {
    pIMU->accelData[2] = (-1 - mpu6050Data[id + 0])*MPU6050_ACCEL_SCALE;
 8001a22:	ee06 2a90 	vmov	s13, r2
    pIMU->gyroData[2]  = (-1 - mpu6050Data[id + 3])*MPU6050_GYRO_SCALE;
 8001a26:	ee07 3a90 	vmov	s15, r3
  id = pIMU->axes_conf[2] & IMU_AXIS_ID_MASK;
  if (pIMU->axes_conf[2] & IMU_AXIS_DIR_POS) {
    pIMU->accelData[2] = mpu6050Data[id + 0]*MPU6050_ACCEL_SCALE;
    pIMU->gyroData[2]  = mpu6050Data[id + 3]*MPU6050_GYRO_SCALE;
  } else {
    pIMU->accelData[2] = (-1 - mpu6050Data[id + 0])*MPU6050_ACCEL_SCALE;
 8001a2a:	eef8 6ae6 	vcvt.f32.s32	s13, s13
    pIMU->gyroData[2]  = (-1 - mpu6050Data[id + 3])*MPU6050_GYRO_SCALE;
 8001a2e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  id = pIMU->axes_conf[2] & IMU_AXIS_ID_MASK;
  if (pIMU->axes_conf[2] & IMU_AXIS_DIR_POS) {
    pIMU->accelData[2] = mpu6050Data[id + 0]*MPU6050_ACCEL_SCALE;
    pIMU->gyroData[2]  = mpu6050Data[id + 3]*MPU6050_GYRO_SCALE;
  } else {
    pIMU->accelData[2] = (-1 - mpu6050Data[id + 0])*MPU6050_ACCEL_SCALE;
 8001a32:	ee66 6a86 	vmul.f32	s13, s13, s12
    pIMU->gyroData[2]  = (-1 - mpu6050Data[id + 3])*MPU6050_GYRO_SCALE;
 8001a36:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a3a:	4b32      	ldr	r3, [pc, #200]	; (8001b04 <MPU_thread.lto_priv.72+0x5b4>)
  return 1;
}

static float lpfilter(float alpha, float input, float prev)
{
  return alpha*input + (1.0f - alpha)*prev;
 8001a3c:	ed9f 4a3d 	vldr	s8, [pc, #244]	; 8001b34 <MPU_thread.lto_priv.72+0x5e4>
 8001a40:	eddf 4a3d 	vldr	s9, [pc, #244]	; 8001b38 <MPU_thread.lto_priv.72+0x5e8>
  id = pIMU->axes_conf[2] & IMU_AXIS_ID_MASK;
  if (pIMU->axes_conf[2] & IMU_AXIS_DIR_POS) {
    pIMU->accelData[2] = mpu6050Data[id + 0]*MPU6050_ACCEL_SCALE;
    pIMU->gyroData[2]  = mpu6050Data[id + 3]*MPU6050_GYRO_SCALE;
  } else {
    pIMU->accelData[2] = (-1 - mpu6050Data[id + 0])*MPU6050_ACCEL_SCALE;
 8001a44:	edc1 6a02 	vstr	s13, [r1, #8]
    pIMU->gyroData[2]  = (-1 - mpu6050Data[id + 3])*MPU6050_GYRO_SCALE;
 8001a48:	edc1 7a05 	vstr	s15, [r1, #20]
 8001a4c:	2200      	movs	r2, #0
  if(!mpu6050GetNewData(&g_IMU1))
    return;

  for(i = 0; i < 3; i++)
  {
    pIMU->accelData[i] -= pIMU->accelBias[i];
 8001a4e:	ed93 6a00 	vldr	s12, [r3]
    pIMU->gyroData[i] -= pIMU->gyroBias[i];
 8001a52:	ed93 7a03 	vldr	s14, [r3, #12]
  return 1;
}

static float lpfilter(float alpha, float input, float prev)
{
  return alpha*input + (1.0f - alpha)*prev;
 8001a56:	ed93 5a15 	vldr	s10, [r3, #84]	; 0x54
 8001a5a:	edd3 5a09 	vldr	s11, [r3, #36]	; 0x24
  if(!mpu6050GetNewData(&g_IMU1))
    return;

  for(i = 0; i < 3; i++)
  {
    pIMU->accelData[i] -= pIMU->accelBias[i];
 8001a5e:	edd3 6a0c 	vldr	s13, [r3, #48]	; 0x30
    pIMU->gyroData[i] -= pIMU->gyroBias[i];
 8001a62:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
  if(!mpu6050GetNewData(&g_IMU1))
    return;

  for(i = 0; i < 3; i++)
  {
    pIMU->accelData[i] -= pIMU->accelBias[i];
 8001a66:	ee76 6a66 	vsub.f32	s13, s12, s13
    pIMU->gyroData[i] -= pIMU->gyroBias[i];
 8001a6a:	ee77 7a67 	vsub.f32	s15, s14, s15
  return 1;
}

static float lpfilter(float alpha, float input, float prev)
{
  return alpha*input + (1.0f - alpha)*prev;
 8001a6e:	ee25 6a28 	vmul.f32	s12, s10, s17
 8001a72:	ee25 7a84 	vmul.f32	s14, s11, s8
 8001a76:	eea6 6a88 	vfma.f32	s12, s13, s16
 8001a7a:	3204      	adds	r2, #4
{
  uint8_t i;
  if(!mpu6050GetNewData(&g_IMU1))
    return;

  for(i = 0; i < 3; i++)
 8001a7c:	2a0c      	cmp	r2, #12
  return 1;
}

static float lpfilter(float alpha, float input, float prev)
{
  return alpha*input + (1.0f - alpha)*prev;
 8001a7e:	eea7 7aa4 	vfma.f32	s14, s15, s9
 8001a82:	f103 0304 	add.w	r3, r3, #4
  if(!mpu6050GetNewData(&g_IMU1))
    return;

  for(i = 0; i < 3; i++)
  {
    pIMU->accelData[i] -= pIMU->accelBias[i];
 8001a86:	ed43 6a01 	vstr	s13, [r3, #-4]
    pIMU->gyroData[i] -= pIMU->gyroBias[i];

    pIMU->accelFiltered[i] =
 8001a8a:	ed83 6a14 	vstr	s12, [r3, #80]	; 0x50
    return;

  for(i = 0; i < 3; i++)
  {
    pIMU->accelData[i] -= pIMU->accelBias[i];
    pIMU->gyroData[i] -= pIMU->gyroBias[i];
 8001a8e:	edc3 7a02 	vstr	s15, [r3, #8]

    pIMU->accelFiltered[i] =
      lpfilter(0.15f, pIMU->accelData[i], pIMU->accelFiltered[i]);
    pIMU->gyroFiltered[i] =
 8001a92:	ed83 7a08 	vstr	s14, [r3, #32]
{
  uint8_t i;
  if(!mpu6050GetNewData(&g_IMU1))
    return;

  for(i = 0; i < 3; i++)
 8001a96:	d1da      	bne.n	8001a4e <MPU_thread.lto_priv.72+0x4fe>
      lpfilter(0.15f, pIMU->accelData[i], pIMU->accelFiltered[i]);
    pIMU->gyroFiltered[i] =
      lpfilter(0.3f, pIMU->gyroData[i], pIMU->gyroFiltered[i]);
  }

  pIMU->theta_gyro -= pIMU->gyroFiltered[2]/(float)(MPU_FREQ);
 8001a98:	edd5 6a0b 	vldr	s13, [r5, #44]	; 0x2c
 8001a9c:	eddf 7a27 	vldr	s15, [pc, #156]	; 8001b3c <MPU_thread.lto_priv.72+0x5ec>
 8001aa0:	ed95 7a1c 	vldr	s14, [r5, #112]	; 0x70
 8001aa4:	eec6 7aa7 	vdiv.f32	s15, s13, s15
 8001aa8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001aac:	edc5 7a1c 	vstr	s15, [r5, #112]	; 0x70
    else
      tick=chVTGetSystemTimeX();

    mpu6050update(&g_IMU1);

    if(count % 8 == 7)
 8001ab0:	f009 0307 	and.w	r3, r9, #7
 8001ab4:	2b07      	cmp	r3, #7
 8001ab6:	d051      	beq.n	8001b5c <MPU_thread.lto_priv.72+0x60c>
 8001ab8:	4b19      	ldr	r3, [pc, #100]	; (8001b20 <MPU_thread.lto_priv.72+0x5d0>)
 8001aba:	6a5a      	ldr	r2, [r3, #36]	; 0x24

  uint32_t tick = chVTGetSystemTimeX();
  uint32_t count = 0;
  while (true)
  {
    tick+=US2ST(MPU_COUNT);
 8001abc:	3619      	adds	r6, #25

    if(tick>chVTGetSystemTimeX())
 8001abe:	42b2      	cmp	r2, r6
    mpu6050update(&g_IMU1);

    if(count % 8 == 7)
      mpu_calc_theta(&g_IMU1);

    count++;
 8001ac0:	f109 0901 	add.w	r9, r9, #1
  uint32_t count = 0;
  while (true)
  {
    tick+=US2ST(MPU_COUNT);

    if(tick>chVTGetSystemTimeX())
 8001ac4:	f4bf af0c 	bcs.w	80018e0 <MPU_thread.lto_priv.72+0x390>
      chThdSleepUntil(tick);
 8001ac8:	4630      	mov	r0, r6
 8001aca:	f002 fa69 	bl	8003fa0 <chThdSleepUntil>
 8001ace:	e708      	b.n	80018e2 <MPU_thread.lto_priv.72+0x392>
  if (pIMU->axes_conf[1] & IMU_AXIS_DIR_POS) {
    pIMU->accelData[1] = mpu6050Data[id + 0]*MPU6050_ACCEL_SCALE;
    pIMU->gyroData[1]  = mpu6050Data[id + 3]*MPU6050_GYRO_SCALE;
  } else {
    pIMU->accelData[1] = (-1 - mpu6050Data[id + 0])*MPU6050_ACCEL_SCALE;
    pIMU->gyroData[1]  = (-1 - mpu6050Data[id + 3])*MPU6050_GYRO_SCALE;
 8001ad0:	f933 3c06 	ldrsh.w	r3, [r3, #-6]
  id = pIMU->axes_conf[1] & IMU_AXIS_ID_MASK;
  if (pIMU->axes_conf[1] & IMU_AXIS_DIR_POS) {
    pIMU->accelData[1] = mpu6050Data[id + 0]*MPU6050_ACCEL_SCALE;
    pIMU->gyroData[1]  = mpu6050Data[id + 3]*MPU6050_GYRO_SCALE;
  } else {
    pIMU->accelData[1] = (-1 - mpu6050Data[id + 0])*MPU6050_ACCEL_SCALE;
 8001ad4:	ed9f 6a15 	vldr	s12, [pc, #84]	; 8001b2c <MPU_thread.lto_priv.72+0x5dc>
    pIMU->gyroData[1]  = (-1 - mpu6050Data[id + 3])*MPU6050_GYRO_SCALE;
 8001ad8:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8001b30 <MPU_thread.lto_priv.72+0x5e0>
  id = pIMU->axes_conf[1] & IMU_AXIS_ID_MASK;
  if (pIMU->axes_conf[1] & IMU_AXIS_DIR_POS) {
    pIMU->accelData[1] = mpu6050Data[id + 0]*MPU6050_ACCEL_SCALE;
    pIMU->gyroData[1]  = mpu6050Data[id + 3]*MPU6050_GYRO_SCALE;
  } else {
    pIMU->accelData[1] = (-1 - mpu6050Data[id + 0])*MPU6050_ACCEL_SCALE;
 8001adc:	43d2      	mvns	r2, r2
    pIMU->gyroData[1]  = (-1 - mpu6050Data[id + 3])*MPU6050_GYRO_SCALE;
 8001ade:	43db      	mvns	r3, r3
  id = pIMU->axes_conf[1] & IMU_AXIS_ID_MASK;
  if (pIMU->axes_conf[1] & IMU_AXIS_DIR_POS) {
    pIMU->accelData[1] = mpu6050Data[id + 0]*MPU6050_ACCEL_SCALE;
    pIMU->gyroData[1]  = mpu6050Data[id + 3]*MPU6050_GYRO_SCALE;
  } else {
    pIMU->accelData[1] = (-1 - mpu6050Data[id + 0])*MPU6050_ACCEL_SCALE;
 8001ae0:	ee06 2a90 	vmov	s13, r2
    pIMU->gyroData[1]  = (-1 - mpu6050Data[id + 3])*MPU6050_GYRO_SCALE;
 8001ae4:	ee07 3a90 	vmov	s15, r3
 8001ae8:	e778      	b.n	80019dc <MPU_thread.lto_priv.72+0x48c>
  if (pIMU->axes_conf[0] & IMU_AXIS_DIR_POS) {
    pIMU->accelData[0] = mpu6050Data[id + 0]*MPU6050_ACCEL_SCALE;
    pIMU->gyroData[0]  = mpu6050Data[id + 3]*MPU6050_GYRO_SCALE;
  } else {
    pIMU->accelData[0] = (-1 - mpu6050Data[id + 0])*MPU6050_ACCEL_SCALE;
    pIMU->gyroData[0]  = (-1 - mpu6050Data[id + 3])*MPU6050_GYRO_SCALE;
 8001aea:	f933 3c06 	ldrsh.w	r3, [r3, #-6]
  id = pIMU->axes_conf[0] & IMU_AXIS_ID_MASK;
  if (pIMU->axes_conf[0] & IMU_AXIS_DIR_POS) {
    pIMU->accelData[0] = mpu6050Data[id + 0]*MPU6050_ACCEL_SCALE;
    pIMU->gyroData[0]  = mpu6050Data[id + 3]*MPU6050_GYRO_SCALE;
  } else {
    pIMU->accelData[0] = (-1 - mpu6050Data[id + 0])*MPU6050_ACCEL_SCALE;
 8001aee:	ed9f 6a0f 	vldr	s12, [pc, #60]	; 8001b2c <MPU_thread.lto_priv.72+0x5dc>
    pIMU->gyroData[0]  = (-1 - mpu6050Data[id + 3])*MPU6050_GYRO_SCALE;
 8001af2:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8001b30 <MPU_thread.lto_priv.72+0x5e0>
  id = pIMU->axes_conf[0] & IMU_AXIS_ID_MASK;
  if (pIMU->axes_conf[0] & IMU_AXIS_DIR_POS) {
    pIMU->accelData[0] = mpu6050Data[id + 0]*MPU6050_ACCEL_SCALE;
    pIMU->gyroData[0]  = mpu6050Data[id + 3]*MPU6050_GYRO_SCALE;
  } else {
    pIMU->accelData[0] = (-1 - mpu6050Data[id + 0])*MPU6050_ACCEL_SCALE;
 8001af6:	43d2      	mvns	r2, r2
    pIMU->gyroData[0]  = (-1 - mpu6050Data[id + 3])*MPU6050_GYRO_SCALE;
 8001af8:	43db      	mvns	r3, r3
  id = pIMU->axes_conf[0] & IMU_AXIS_ID_MASK;
  if (pIMU->axes_conf[0] & IMU_AXIS_DIR_POS) {
    pIMU->accelData[0] = mpu6050Data[id + 0]*MPU6050_ACCEL_SCALE;
    pIMU->gyroData[0]  = mpu6050Data[id + 3]*MPU6050_GYRO_SCALE;
  } else {
    pIMU->accelData[0] = (-1 - mpu6050Data[id + 0])*MPU6050_ACCEL_SCALE;
 8001afa:	ee06 2a90 	vmov	s13, r2
    pIMU->gyroData[0]  = (-1 - mpu6050Data[id + 3])*MPU6050_GYRO_SCALE;
 8001afe:	ee07 3a90 	vmov	s15, r3
 8001b02:	e746      	b.n	8001992 <MPU_thread.lto_priv.72+0x442>
 8001b04:	2000bcbc 	.word	0x2000bcbc
 8001b08:	20001bc8 	.word	0x20001bc8
 8001b0c:	20000a38 	.word	0x20000a38
 8001b10:	08040000 	.word	0x08040000
 8001b14:	3f59999a 	.word	0x3f59999a
 8001b18:	3e19999a 	.word	0x3e19999a
 8001b1c:	20000800 	.word	0x20000800
 8001b20:	40000c00 	.word	0x40000c00
 8001b24:	20000a40 	.word	0x20000a40
 8001b28:	2000dbf4 	.word	0x2000dbf4
 8001b2c:	3a1cf5c3 	.word	0x3a1cf5c3
 8001b30:	3bfa232d 	.word	0x3bfa232d
 8001b34:	3f333333 	.word	0x3f333333
 8001b38:	3e99999a 	.word	0x3e99999a
 8001b3c:	43c80000 	.word	0x43c80000
  status = i2cMasterTransmitTimeout(MPU_USE_I2C, pIMU->addr, mpu6050TXData, 1,
    mpu6050RXData, 14, MS2ST(MPU6050_READ_TIMEOUT_MS));
	i2cReleaseBus(MPU_USE_I2C);

  if (status != MSG_OK) {
    g_i2cErrorInfo.last_i2c_error = i2cGetErrors(MPU_USE_I2C);
 8001b40:	4b6f      	ldr	r3, [pc, #444]	; (8001d00 <MPU_thread.lto_priv.72+0x7b0>)
 8001b42:	9a01      	ldr	r2, [sp, #4]
 8001b44:	7a1b      	ldrb	r3, [r3, #8]
 8001b46:	7013      	strb	r3, [r2, #0]
 8001b48:	4a6e      	ldr	r2, [pc, #440]	; (8001d04 <MPU_thread.lto_priv.72+0x7b4>)
    if (g_i2cErrorInfo.last_i2c_error) {
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d0b0      	beq.n	8001ab0 <MPU_thread.lto_priv.72+0x560>
      g_i2cErrorInfo.i2c_error_counter++;
 8001b4e:	8853      	ldrh	r3, [r2, #2]
 8001b50:	3301      	adds	r3, #1
 8001b52:	8053      	strh	r3, [r2, #2]
    else
      tick=chVTGetSystemTimeX();

    mpu6050update(&g_IMU1);

    if(count % 8 == 7)
 8001b54:	f009 0307 	and.w	r3, r9, #7
 8001b58:	2b07      	cmp	r3, #7
 8001b5a:	d1ad      	bne.n	8001ab8 <MPU_thread.lto_priv.72+0x568>
}

#define RAD2DEC 180.0f / M_PI
void mpu_calc_theta(PIMUStruct pIMU)
{
  pIMU->theta_accl = atan(pIMU->accelFiltered[1]/pIMU->accelFiltered[0]) * RAD2DEC;
 8001b5c:	ed95 7a16 	vldr	s14, [r5, #88]	; 0x58
 8001b60:	edd5 7a15 	vldr	s15, [r5, #84]	; 0x54
 8001b64:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8001b68:	ee17 0a90 	vmov	r0, s15
 8001b6c:	f7fe fd3c 	bl	80005e8 <__aeabi_f2d>
 8001b70:	ec41 0b10 	vmov	d0, r0, r1
 8001b74:	f004 fbac 	bl	80062d0 <atan>
 8001b78:	2200      	movs	r2, #0
 8001b7a:	ec51 0b10 	vmov	r0, r1, d0
 8001b7e:	4b62      	ldr	r3, [pc, #392]	; (8001d08 <MPU_thread.lto_priv.72+0x7b8>)
 8001b80:	f7fe fd86 	bl	8000690 <__aeabi_dmul>
 8001b84:	a35c      	add	r3, pc, #368	; (adr r3, 8001cf8 <MPU_thread.lto_priv.72+0x7a8>)
 8001b86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b8a:	f7fe feab 	bl	80008e4 <__aeabi_ddiv>
 8001b8e:	f7fe ff97 	bl	8000ac0 <__aeabi_d2f>

  float alpha, d_accel = pIMU->theta_accl - pIMU->theta;
 8001b92:	ed95 9a1d 	vldr	s18, [r5, #116]	; 0x74
}

#define RAD2DEC 180.0f / M_PI
void mpu_calc_theta(PIMUStruct pIMU)
{
  pIMU->theta_accl = atan(pIMU->accelFiltered[1]/pIMU->accelFiltered[0]) * RAD2DEC;
 8001b96:	66e8      	str	r0, [r5, #108]	; 0x6c
 8001b98:	ee07 0a90 	vmov	s15, r0

  float alpha, d_accel = pIMU->theta_accl - pIMU->theta;
 8001b9c:	ee77 9ac9 	vsub.f32	s19, s15, s18
  float theta_prev = pIMU->theta;
  if(abs(d_accel) < 0.5f)
 8001ba0:	ee19 0a90 	vmov	r0, s19
 8001ba4:	f7fe fd20 	bl	80005e8 <__aeabi_f2d>
 8001ba8:	ec41 0b10 	vmov	d0, r0, r1
 8001bac:	f004 faf0 	bl	8006190 <abs>
 8001bb0:	ee07 0a90 	vmov	s15, r0
 8001bb4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001bb8:	eeb6 7a00 	vmov.f32	s14, #96	; 0x60
 8001bbc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001bc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bc4:	d435      	bmi.n	8001c32 <MPU_thread.lto_priv.72+0x6e2>
    alpha = 0.6f;
  else if(abs(d_accel) < 2.0f)
 8001bc6:	eeb0 7a00 	vmov.f32	s14, #0
 8001bca:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001bce:	ed9f 6a4f 	vldr	s12, [pc, #316]	; 8001d0c <MPU_thread.lto_priv.72+0x7bc>
 8001bd2:	ed9f 7a4f 	vldr	s14, [pc, #316]	; 8001d10 <MPU_thread.lto_priv.72+0x7c0>
 8001bd6:	eddf 7a4f 	vldr	s15, [pc, #316]	; 8001d14 <MPU_thread.lto_priv.72+0x7c4>
 8001bda:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8001d18 <MPU_thread.lto_priv.72+0x7c8>
 8001bde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001be2:	bf58      	it	pl
 8001be4:	eeb0 7a67 	vmovpl.f32	s14, s15
 8001be8:	bf58      	it	pl
 8001bea:	eeb0 6a66 	vmovpl.f32	s12, s13
    alpha = 0.2f;
  else
    alpha = 0.05f;

  pIMU->theta += d_accel * alpha + pIMU->theta_gyro * (1.0f - alpha);
 8001bee:	edd5 7a1c 	vldr	s15, [r5, #112]	; 0x70
  return 1;
}

static float lpfilter(float alpha, float input, float prev)
{
  return alpha*input + (1.0f - alpha)*prev;
 8001bf2:	eddf 6a4a 	vldr	s13, [pc, #296]	; 8001d1c <MPU_thread.lto_priv.72+0x7cc>
 8001bf6:	eddf 5a4a 	vldr	s11, [pc, #296]	; 8001d20 <MPU_thread.lto_priv.72+0x7d0>
  else if(abs(d_accel) < 2.0f)
    alpha = 0.2f;
  else
    alpha = 0.05f;

  pIMU->theta += d_accel * alpha + pIMU->theta_gyro * (1.0f - alpha);
 8001bfa:	ee67 7a27 	vmul.f32	s15, s14, s15
  return 1;
}

static float lpfilter(float alpha, float input, float prev)
{
  return alpha*input + (1.0f - alpha)*prev;
 8001bfe:	ee29 7a26 	vmul.f32	s14, s18, s13
  else if(abs(d_accel) < 2.0f)
    alpha = 0.2f;
  else
    alpha = 0.05f;

  pIMU->theta += d_accel * alpha + pIMU->theta_gyro * (1.0f - alpha);
 8001c02:	eee9 7a86 	vfma.f32	s15, s19, s12
  pIMU->theta_gyro = 0;
 8001c06:	2300      	movs	r3, #0
 8001c08:	672b      	str	r3, [r5, #112]	; 0x70
  else if(abs(d_accel) < 2.0f)
    alpha = 0.2f;
  else
    alpha = 0.05f;

  pIMU->theta += d_accel * alpha + pIMU->theta_gyro * (1.0f - alpha);
 8001c0a:	ee39 9a27 	vadd.f32	s18, s18, s15
  return 1;
}

static float lpfilter(float alpha, float input, float prev)
{
  return alpha*input + (1.0f - alpha)*prev;
 8001c0e:	eef0 7a47 	vmov.f32	s15, s14
 8001c12:	eee9 7a25 	vfma.f32	s15, s18, s11
    alpha = 0.05f;

  pIMU->theta += d_accel * alpha + pIMU->theta_gyro * (1.0f - alpha);
  pIMU->theta_gyro = 0;

  pIMU->theta = lpfilter(0.4f, pIMU->theta, theta_prev);
 8001c16:	edc5 7a1d 	vstr	s15, [r5, #116]	; 0x74
 8001c1a:	e74d      	b.n	8001ab8 <MPU_thread.lto_priv.72+0x568>

  /* Yaw: */
  id = pIMU->axes_conf[2] & IMU_AXIS_ID_MASK;
  if (pIMU->axes_conf[2] & IMU_AXIS_DIR_POS) {
    pIMU->accelData[2] = mpu6050Data[id + 0]*MPU6050_ACCEL_SCALE;
    pIMU->gyroData[2]  = mpu6050Data[id + 3]*MPU6050_GYRO_SCALE;
 8001c1c:	f933 3c06 	ldrsh.w	r3, [r3, #-6]
  }

  /* Yaw: */
  id = pIMU->axes_conf[2] & IMU_AXIS_ID_MASK;
  if (pIMU->axes_conf[2] & IMU_AXIS_DIR_POS) {
    pIMU->accelData[2] = mpu6050Data[id + 0]*MPU6050_ACCEL_SCALE;
 8001c20:	ed9f 6a40 	vldr	s12, [pc, #256]	; 8001d24 <MPU_thread.lto_priv.72+0x7d4>
    pIMU->gyroData[2]  = mpu6050Data[id + 3]*MPU6050_GYRO_SCALE;
 8001c24:	ed9f 7a40 	vldr	s14, [pc, #256]	; 8001d28 <MPU_thread.lto_priv.72+0x7d8>
  }

  /* Yaw: */
  id = pIMU->axes_conf[2] & IMU_AXIS_ID_MASK;
  if (pIMU->axes_conf[2] & IMU_AXIS_DIR_POS) {
    pIMU->accelData[2] = mpu6050Data[id + 0]*MPU6050_ACCEL_SCALE;
 8001c28:	ee06 2a90 	vmov	s13, r2
    pIMU->gyroData[2]  = mpu6050Data[id + 3]*MPU6050_GYRO_SCALE;
 8001c2c:	ee07 3a90 	vmov	s15, r3
 8001c30:	e6fb      	b.n	8001a2a <MPU_thread.lto_priv.72+0x4da>
{
  pIMU->theta_accl = atan(pIMU->accelFiltered[1]/pIMU->accelFiltered[0]) * RAD2DEC;

  float alpha, d_accel = pIMU->theta_accl - pIMU->theta;
  float theta_prev = pIMU->theta;
  if(abs(d_accel) < 0.5f)
 8001c32:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 8001d2c <MPU_thread.lto_priv.72+0x7dc>
    alpha = 0.6f;
 8001c36:	ed9f 6a39 	vldr	s12, [pc, #228]	; 8001d1c <MPU_thread.lto_priv.72+0x7cc>
 8001c3a:	e7d8      	b.n	8001bee <MPU_thread.lto_priv.72+0x69e>


  i2cReleaseBus(MPU_USE_I2C);

  if (status != MSG_OK) {
    g_i2cErrorInfo.last_i2c_error = i2cGetErrors(MPU_USE_I2C);
 8001c3c:	4b30      	ldr	r3, [pc, #192]	; (8001d00 <MPU_thread.lto_priv.72+0x7b0>)
 8001c3e:	4a31      	ldr	r2, [pc, #196]	; (8001d04 <MPU_thread.lto_priv.72+0x7b4>)
 8001c40:	7a1b      	ldrb	r3, [r3, #8]
 8001c42:	9201      	str	r2, [sp, #4]
 8001c44:	7013      	strb	r3, [r2, #0]
    if (g_i2cErrorInfo.last_i2c_error) {
 8001c46:	b113      	cbz	r3, 8001c4e <MPU_thread.lto_priv.72+0x6fe>
      g_i2cErrorInfo.i2c_error_counter++;
 8001c48:	8853      	ldrh	r3, [r2, #2]
 8001c4a:	442b      	add	r3, r5
 8001c4c:	8053      	strh	r3, [r2, #2]
     // debugLog("E:mpu6050i-cfg");
    }
    g_i2cErrorInfo.errorFlag |= 0x08;
 8001c4e:	9a01      	ldr	r2, [sp, #4]
 8001c50:	7913      	ldrb	r3, [r2, #4]
 8001c52:	f043 0308 	orr.w	r3, r3, #8
 8001c56:	7113      	strb	r3, [r2, #4]
 8001c58:	e58f      	b.n	800177a <MPU_thread.lto_priv.72+0x22a>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c5a:	b672      	cpsid	i
 8001c5c:	4b34      	ldr	r3, [pc, #208]	; (8001d30 <MPU_thread.lto_priv.72+0x7e0>)
 8001c5e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001c60:	e7fe      	b.n	8001c60 <MPU_thread.lto_priv.72+0x710>
 8001c62:	b672      	cpsid	i
 8001c64:	4b32      	ldr	r3, [pc, #200]	; (8001d30 <MPU_thread.lto_priv.72+0x7e0>)
 8001c66:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001c68:	e7fe      	b.n	8001c68 <MPU_thread.lto_priv.72+0x718>
 8001c6a:	b672      	cpsid	i
 8001c6c:	4b31      	ldr	r3, [pc, #196]	; (8001d34 <MPU_thread.lto_priv.72+0x7e4>)
 8001c6e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001c70:	e7fe      	b.n	8001c70 <MPU_thread.lto_priv.72+0x720>
                  (duty == FAST_DUTY_CYCLE_16_9),
                  "invalid fast mode duty cycle");

    if (duty == FAST_DUTY_CYCLE_2) {
      /* Fast mode clock_div calculate: Tlow/Thigh = 2/1.*/
      osalDbgAssert((STM32_PCLK1 % (clock_speed * 3)) == 0,
 8001c72:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001c76:	4b30      	ldr	r3, [pc, #192]	; (8001d38 <MPU_thread.lto_priv.72+0x7e8>)
 8001c78:	fbb3 f6f2 	udiv	r6, r3, r2
 8001c7c:	fb02 f206 	mul.w	r2, r2, r6
 8001c80:	1a9b      	subs	r3, r3, r2
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d133      	bne.n	8001cee <MPU_thread.lto_priv.72+0x79e>
                    "PCLK1 must be divided without remainder");
      clock_div = (uint16_t)(STM32_PCLK1 / (clock_speed * 3));
 8001c86:	b2b2      	uxth	r2, r6
 8001c88:	e523      	b.n	80016d2 <MPU_thread.lto_priv.72+0x182>
  case OPMODE_I2C:
    regCR1 &= (uint16_t)~(I2C_CR1_SMBUS|I2C_CR1_SMBTYPE);
    break;
  case OPMODE_SMBUS_DEVICE:
    regCR1 |= I2C_CR1_SMBUS;
    regCR1 &= (uint16_t)~(I2C_CR1_SMBTYPE);
 8001c8a:	f023 0308 	bic.w	r3, r3, #8
 8001c8e:	b29b      	uxth	r3, r3
 8001c90:	f043 0302 	orr.w	r3, r3, #2
 8001c94:	e534      	b.n	8001700 <MPU_thread.lto_priv.72+0x1b0>
    break;
  case OPMODE_SMBUS_HOST:
    regCR1 |= (I2C_CR1_SMBUS|I2C_CR1_SMBTYPE);
 8001c96:	f043 030a 	orr.w	r3, r3, #10
 8001c9a:	e531      	b.n	8001700 <MPU_thread.lto_priv.72+0x1b0>
 8001c9c:	b672      	cpsid	i
 8001c9e:	4a27      	ldr	r2, [pc, #156]	; (8001d3c <MPU_thread.lto_priv.72+0x7ec>)
 8001ca0:	62da      	str	r2, [r3, #44]	; 0x2c
 8001ca2:	e7fe      	b.n	8001ca2 <MPU_thread.lto_priv.72+0x752>
  regCCR = 0;
  clock_div = I2C_CCR_CCR;

  if (clock_speed <= 100000) {
    /* Configure clock_div in standard mode.*/
    osalDbgAssert(duty == STD_DUTY_CYCLE, "invalid standard mode duty cycle");
 8001ca4:	2f01      	cmp	r7, #1
 8001ca6:	d003      	beq.n	8001cb0 <MPU_thread.lto_priv.72+0x760>
 8001ca8:	b672      	cpsid	i
 8001caa:	4b22      	ldr	r3, [pc, #136]	; (8001d34 <MPU_thread.lto_priv.72+0x7e4>)
 8001cac:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001cae:	e7fe      	b.n	8001cae <MPU_thread.lto_priv.72+0x75e>

    /* Standard mode clock_div calculate: Tlow/Thigh = 1/1.*/
    osalDbgAssert((STM32_PCLK1 % (clock_speed * 2)) == 0,
 8001cb0:	0052      	lsls	r2, r2, #1
 8001cb2:	4e21      	ldr	r6, [pc, #132]	; (8001d38 <MPU_thread.lto_priv.72+0x7e8>)
 8001cb4:	fbb6 f3f2 	udiv	r3, r6, r2
 8001cb8:	fb02 f203 	mul.w	r2, r2, r3
 8001cbc:	1ab6      	subs	r6, r6, r2
 8001cbe:	b996      	cbnz	r6, 8001ce6 <MPU_thread.lto_priv.72+0x796>
                  "PCLK1 must be divisible without remainder");
    clock_div = (uint16_t)(STM32_PCLK1 / (clock_speed * 2));
 8001cc0:	b29a      	uxth	r2, r3

    osalDbgAssert(clock_div >= 0x04,
 8001cc2:	2a03      	cmp	r2, #3
 8001cc4:	d90b      	bls.n	8001cde <MPU_thread.lto_priv.72+0x78e>
                  "clock divider less then 0x04 not allowed");
    regCCR |= (clock_div & I2C_CCR_CCR);

    /* Sets the Maximum Rise Time for standard mode.*/
    dp->TRISE = I2C_CLK_FREQ + 1;
 8001cc6:	232b      	movs	r3, #43	; 0x2b

    /* Sets the Maximum Rise Time for fast mode.*/
    dp->TRISE = (I2C_CLK_FREQ * 300 / 1000) + 1;
  }

  osalDbgAssert((clock_div <= I2C_CCR_CCR), "the selected clock is too low");
 8001cc8:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
    osalDbgAssert(clock_div >= 0x04,
                  "clock divider less then 0x04 not allowed");
    regCCR |= (clock_div & I2C_CCR_CCR);

    /* Sets the Maximum Rise Time for standard mode.*/
    dp->TRISE = I2C_CLK_FREQ + 1;
 8001ccc:	620b      	str	r3, [r1, #32]
                  "PCLK1 must be divisible without remainder");
    clock_div = (uint16_t)(STM32_PCLK1 / (clock_speed * 2));

    osalDbgAssert(clock_div >= 0x04,
                  "clock divider less then 0x04 not allowed");
    regCCR |= (clock_div & I2C_CCR_CCR);
 8001cce:	f3c2 030b 	ubfx	r3, r2, #0, #12

    /* Sets the Maximum Rise Time for fast mode.*/
    dp->TRISE = (I2C_CLK_FREQ * 300 / 1000) + 1;
  }

  osalDbgAssert((clock_div <= I2C_CCR_CCR), "the selected clock is too low");
 8001cd2:	f4ff ad06 	bcc.w	80016e2 <MPU_thread.lto_priv.72+0x192>
 8001cd6:	b672      	cpsid	i
 8001cd8:	4b16      	ldr	r3, [pc, #88]	; (8001d34 <MPU_thread.lto_priv.72+0x7e4>)
 8001cda:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001cdc:	e7fe      	b.n	8001cdc <MPU_thread.lto_priv.72+0x78c>
 8001cde:	b672      	cpsid	i
 8001ce0:	4b14      	ldr	r3, [pc, #80]	; (8001d34 <MPU_thread.lto_priv.72+0x7e4>)
 8001ce2:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001ce4:	e7fe      	b.n	8001ce4 <MPU_thread.lto_priv.72+0x794>
 8001ce6:	b672      	cpsid	i
 8001ce8:	4b12      	ldr	r3, [pc, #72]	; (8001d34 <MPU_thread.lto_priv.72+0x7e4>)
 8001cea:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001cec:	e7fe      	b.n	8001cec <MPU_thread.lto_priv.72+0x79c>
 8001cee:	b672      	cpsid	i
 8001cf0:	4b10      	ldr	r3, [pc, #64]	; (8001d34 <MPU_thread.lto_priv.72+0x7e4>)
 8001cf2:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001cf4:	e7fe      	b.n	8001cf4 <MPU_thread.lto_priv.72+0x7a4>
 8001cf6:	bf00      	nop
 8001cf8:	60000000 	.word	0x60000000
 8001cfc:	400921fb 	.word	0x400921fb
 8001d00:	2000dbe8 	.word	0x2000dbe8
 8001d04:	20000a38 	.word	0x20000a38
 8001d08:	40668000 	.word	0x40668000
 8001d0c:	3e4ccccd 	.word	0x3e4ccccd
 8001d10:	3f4ccccd 	.word	0x3f4ccccd
 8001d14:	3f733333 	.word	0x3f733333
 8001d18:	3d4ccccd 	.word	0x3d4ccccd
 8001d1c:	3f19999a 	.word	0x3f19999a
 8001d20:	3ecccccd 	.word	0x3ecccccd
 8001d24:	3a1cf5c3 	.word	0x3a1cf5c3
 8001d28:	3bfa232d 	.word	0x3bfa232d
 8001d2c:	3ecccccc 	.word	0x3ecccccc
 8001d30:	08006660 	.word	0x08006660
 8001d34:	080066a0 	.word	0x080066a0
 8001d38:	0280de80 	.word	0x0280de80
 8001d3c:	08006df0 	.word	0x08006df0

08001d40 <Controller_thread>:
  //controller.int_max = (float)(parameters[4]);
}

static THD_WORKING_AREA(Controller_thread_wa, 4096);
static THD_FUNCTION(Controller_thread, p)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	4c60      	ldr	r4, [pc, #384]	; (8001ec4 <Controller_thread+0x184>)
 8001d44:	4a60      	ldr	r2, [pc, #384]	; (8001ec8 <Controller_thread+0x188>)
 8001d46:	69a3      	ldr	r3, [r4, #24]
static rc_channel_t* rc_channel;

void control_param_init(void)
{
  uint32_t parameters[PARAM_NUM];
  flashRead(CONTROL_PARAMETERS_FLASH, (char*)parameters, PARAM_NUM*4);
 8001d48:	4860      	ldr	r0, [pc, #384]	; (8001ecc <Controller_thread+0x18c>)
 8001d4a:	619a      	str	r2, [r3, #24]
  //controller.int_max = (float)(parameters[4]);
}

static THD_WORKING_AREA(Controller_thread_wa, 4096);
static THD_FUNCTION(Controller_thread, p)
{
 8001d4c:	b082      	sub	sp, #8
static rc_channel_t* rc_channel;

void control_param_init(void)
{
  uint32_t parameters[PARAM_NUM];
  flashRead(CONTROL_PARAMETERS_FLASH, (char*)parameters, PARAM_NUM*4);
 8001d4e:	4669      	mov	r1, sp
 8001d50:	2208      	movs	r2, #8
 8001d52:	f003 f96d 	bl	8005030 <flashRead>

  controller.Kp_s = (float)(parameters[0]/10000.0f);
 8001d56:	eddd 7a00 	vldr	s15, [sp]
 8001d5a:	eddf 6a5d 	vldr	s13, [pc, #372]	; 8001ed0 <Controller_thread+0x190>
 8001d5e:	f8df a1a0 	ldr.w	sl, [pc, #416]	; 8001f00 <Controller_thread+0x1c0>
 8001d62:	4d5c      	ldr	r5, [pc, #368]	; (8001ed4 <Controller_thread+0x194>)
 8001d64:	4e5c      	ldr	r6, [pc, #368]	; (8001ed8 <Controller_thread+0x198>)
 8001d66:	f8df 919c 	ldr.w	r9, [pc, #412]	; 8001f04 <Controller_thread+0x1c4>
    }

    //error += speed_output;

    output = controller.Kp_s * error -
             controller.Kd_s * g_IMU1.gyroFiltered[2] / 100.0f;
 8001d6a:	ed9f 9a5c 	vldr	s18, [pc, #368]	; 8001edc <Controller_thread+0x19c>

    float temp;
    if (motors[0].input > 0.0f)
      temp =  motors[0].input - DEAD_ZONE;
    else
      temp =  motors[0].input + DEAD_ZONE;
 8001d6e:	ed9f 8a5c 	vldr	s16, [pc, #368]	; 8001ee0 <Controller_thread+0x1a0>
void control_param_init(void)
{
  uint32_t parameters[PARAM_NUM];
  flashRead(CONTROL_PARAMETERS_FLASH, (char*)parameters, PARAM_NUM*4);

  controller.Kp_s = (float)(parameters[0]/10000.0f);
 8001d72:	eeb8 7a67 	vcvt.f32.u32	s14, s15
  controller.Kd_s = (float)(parameters[1]/10000.0f);
 8001d76:	eddd 7a01 	vldr	s15, [sp, #4]
 8001d7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
void control_param_init(void)
{
  uint32_t parameters[PARAM_NUM];
  flashRead(CONTROL_PARAMETERS_FLASH, (char*)parameters, PARAM_NUM*4);

  controller.Kp_s = (float)(parameters[0]/10000.0f);
 8001d7e:	ee87 7a26 	vdiv.f32	s14, s14, s13
 8001d82:	46a0      	mov	r8, r4
void pwmStop(PWMDriver *pwmp) {

  osalDbgCheck(pwmp != NULL);

  osalSysLock();
  osalDbgAssert((pwmp->state == PWM_STOP) || (pwmp->state == PWM_READY),
 8001d84:	462f      	mov	r7, r5
  controller.Kd_s = (float)(parameters[1]/10000.0f);
 8001d86:	eec7 7aa6 	vdiv.f32	s15, s15, s13
void control_param_init(void)
{
  uint32_t parameters[PARAM_NUM];
  flashRead(CONTROL_PARAMETERS_FLASH, (char*)parameters, PARAM_NUM*4);

  controller.Kp_s = (float)(parameters[0]/10000.0f);
 8001d8a:	ed8a 7a00 	vstr	s14, [sl]
  controller.Kd_s = (float)(parameters[1]/10000.0f);
 8001d8e:	edca 7a01 	vstr	s15, [sl, #4]
    speed_output = controller.Kp_v * speed_error +
          controller.Ki_v * speed_error_int;

  //  tft_printf(5,2,"Error:%6d",(int16_t)(speed_output * 10000.0f));
*/
    float error =  g_IMU1.theta - BALANCE_POS, output;
 8001d92:	edd6 8a1d 	vldr	s17, [r6, #116]	; 0x74

    if(error > CONTROL_FAIL || error < -CONTROL_FAIL)
 8001d96:	eef2 7a0e 	vmov.f32	s15, #46	; 0x2e
 8001d9a:	eef4 8ae7 	vcmpe.f32	s17, s15
 8001d9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001da2:	dc40      	bgt.n	8001e26 <Controller_thread+0xe6>
 8001da4:	eefa 7a0e 	vmov.f32	s15, #174	; 0xae
 8001da8:	eef4 8ae7 	vcmpe.f32	s17, s15
 8001dac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001db0:	d439      	bmi.n	8001e26 <Controller_thread+0xe6>
    }

    //error += speed_output;

    output = controller.Kp_s * error -
             controller.Kd_s * g_IMU1.gyroFiltered[2] / 100.0f;
 8001db2:	edda 7a01 	vldr	s15, [sl, #4]
 8001db6:	ed96 6a0b 	vldr	s12, [r6, #44]	; 0x2c

    float temp;
    if (motors[0].input > 0.0f)
 8001dba:	f8d9 3000 	ldr.w	r3, [r9]
      palTogglePad(GPIOD, GPIOD_LED4);
    }

    //error += speed_output;

    output = controller.Kp_s * error -
 8001dbe:	edda 6a00 	vldr	s13, [sl]
             controller.Kd_s * g_IMU1.gyroFiltered[2] / 100.0f;

    float temp;
    if (motors[0].input > 0.0f)
 8001dc2:	ed93 7a02 	vldr	s14, [r3, #8]
    }

    //error += speed_output;

    output = controller.Kp_s * error -
             controller.Kd_s * g_IMU1.gyroFiltered[2] / 100.0f;
 8001dc6:	ee67 7a86 	vmul.f32	s15, s15, s12

    float temp;
    if (motors[0].input > 0.0f)
 8001dca:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
    }

    //error += speed_output;

    output = controller.Kp_s * error -
             controller.Kd_s * g_IMU1.gyroFiltered[2] / 100.0f;
 8001dce:	eec7 7a89 	vdiv.f32	s15, s15, s18

    float temp;
    if (motors[0].input > 0.0f)
 8001dd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
      palTogglePad(GPIOD, GPIOD_LED4);
    }

    //error += speed_output;

    output = controller.Kp_s * error -
 8001dd6:	eed6 7aa8 	vfnms.f32	s15, s13, s17
             controller.Kd_s * g_IMU1.gyroFiltered[2] / 100.0f;

    float temp;
    if (motors[0].input > 0.0f)
      temp =  motors[0].input - DEAD_ZONE;
 8001dda:	bfcc      	ite	gt
 8001ddc:	ee37 7a48 	vsubgt.f32	s14, s14, s16
    else
      temp =  motors[0].input + DEAD_ZONE;
 8001de0:	ee37 7a08 	vaddle.f32	s14, s14, s16

    temp += output;
 8001de4:	ee77 7a27 	vadd.f32	s15, s14, s15

    if(temp > 0.5f)
 8001de8:	eeb6 7a00 	vmov.f32	s14, #96	; 0x60
 8001dec:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001df0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001df4:	dc46      	bgt.n	8001e84 <Controller_thread+0x144>
      temp = 0.5f;
    else if(temp < -0.5f)
 8001df6:	eebe 7a00 	vmov.f32	s14, #224	; 0xe0
 8001dfa:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001dfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e02:	d43c      	bmi.n	8001e7e <Controller_thread+0x13e>
      temp = -0.5f;

    if(temp > 0.0f)
 8001e04:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001e08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e0c:	bfd4      	ite	le
 8001e0e:	ee77 7ac8 	vsuble.f32	s15, s15, s16
 8001e12:	ee77 7a88 	vaddgt.f32	s15, s15, s16
      motors[0].input = temp + DEAD_ZONE;
      motors[1].input = temp + DEAD_ZONE;
    }
    else
    {
      motors[0].input = temp - DEAD_ZONE;
 8001e16:	edc3 7a02 	vstr	s15, [r3, #8]
      motors[1].input = temp - DEAD_ZONE;
 8001e1a:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
    }

    chThdSleepMilliseconds(20);
 8001e1e:	20c8      	movs	r0, #200	; 0xc8
 8001e20:	f002 f8ee 	bl	8004000 <chThdSleep>
 8001e24:	e7b5      	b.n	8001d92 <Controller_thread+0x52>

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 8001e26:	2320      	movs	r3, #32
 8001e28:	f383 8811 	msr	BASEPRI, r3
 * @special
 */
static inline void chSysLock(void) {

  port_lock();
  _stats_start_measure_crit_thd();
 8001e2c:	f001 fd70 	bl	8003910 <_stats_start_measure_crit_thd>
  _dbg_check_lock();
 8001e30:	f001 fff6 	bl	8003e20 <_dbg_check_lock>
 8001e34:	782b      	ldrb	r3, [r5, #0]
 8001e36:	1e5a      	subs	r2, r3, #1
 8001e38:	2a01      	cmp	r2, #1
 8001e3a:	d903      	bls.n	8001e44 <Controller_thread+0x104>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e3c:	b672      	cpsid	i
 8001e3e:	4b29      	ldr	r3, [pc, #164]	; (8001ee4 <Controller_thread+0x1a4>)
 8001e40:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001e42:	e7fe      	b.n	8001e42 <Controller_thread+0x102>
 * @notapi
 */
void pwm_lld_stop(PWMDriver *pwmp) {

  /* If in ready state then disables the PWM clock.*/
  if (pwmp->state == PWM_READY) {
 8001e44:	2b02      	cmp	r3, #2
 8001e46:	d020      	beq.n	8001e8a <Controller_thread+0x14a>
                "invalid state");
  pwm_lld_stop(pwmp);
  pwmp->enabled = 0;
 8001e48:	2200      	movs	r2, #0
  pwmp->state   = PWM_STOP;
 8001e4a:	2301      	movs	r3, #1

  osalSysLock();
  osalDbgAssert((pwmp->state == PWM_STOP) || (pwmp->state == PWM_READY),
                "invalid state");
  pwm_lld_stop(pwmp);
  pwmp->enabled = 0;
 8001e4c:	60ea      	str	r2, [r5, #12]
  pwmp->state   = PWM_STOP;
 8001e4e:	702b      	strb	r3, [r5, #0]
 *
 * @special
 */
static inline void chSysUnlock(void) {

  _dbg_check_unlock();
 8001e50:	f001 ffd6 	bl	8003e00 <_dbg_check_unlock>
  _stats_stop_measure_crit_thd();
 8001e54:	f001 fd44 	bl	80038e0 <_stats_stop_measure_crit_thd>

  /* The following condition can be triggered by the use of i-class functions
     in a critical section not followed by a chSchResceduleS(), this means
     that the current thread has a lower priority than the next thread in
     the ready list.*/
  chDbgAssert((ch.rlist.r_queue.p_next == (thread_t *)&ch.rlist.r_queue) ||
 8001e58:	6823      	ldr	r3, [r4, #0]
 8001e5a:	4a1a      	ldr	r2, [pc, #104]	; (8001ec4 <Controller_thread+0x184>)
 8001e5c:	42a3      	cmp	r3, r4
 8001e5e:	d005      	beq.n	8001e6c <Controller_thread+0x12c>
 8001e60:	f8d8 1018 	ldr.w	r1, [r8, #24]
 8001e64:	689b      	ldr	r3, [r3, #8]
 8001e66:	6889      	ldr	r1, [r1, #8]
 8001e68:	4299      	cmp	r1, r3
 8001e6a:	d327      	bcc.n	8001ebc <Controller_thread+0x17c>

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	f383 8811 	msr	BASEPRI, r3
    float error =  g_IMU1.theta - BALANCE_POS, output;

    if(error > CONTROL_FAIL || error < -CONTROL_FAIL)
    {
      motor_stop();
      palTogglePad(GPIOD, GPIOD_LED4);
 8001e72:	4a1d      	ldr	r2, [pc, #116]	; (8001ee8 <Controller_thread+0x1a8>)
 8001e74:	6953      	ldr	r3, [r2, #20]
 8001e76:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8001e7a:	6153      	str	r3, [r2, #20]
 8001e7c:	e799      	b.n	8001db2 <Controller_thread+0x72>

    temp += output;

    if(temp > 0.5f)
      temp = 0.5f;
    else if(temp < -0.5f)
 8001e7e:	eddf 7a1b 	vldr	s15, [pc, #108]	; 8001eec <Controller_thread+0x1ac>
 8001e82:	e7c8      	b.n	8001e16 <Controller_thread+0xd6>
    else
      temp =  motors[0].input + DEAD_ZONE;

    temp += output;

    if(temp > 0.5f)
 8001e84:	eddf 7a1a 	vldr	s15, [pc, #104]	; 8001ef0 <Controller_thread+0x1b0>
 8001e88:	e7c5      	b.n	8001e16 <Controller_thread+0xd6>
    pwmp->tim->CR1  = 0;                    /* Timer disabled.              */
 8001e8a:	69b9      	ldr	r1, [r7, #24]
 *
 * @param[in] n         the interrupt number
 */
void nvicDisableVector(uint32_t n) {

  NVIC->ICER[n >> 5U] = 1U << (n & 0x1FU);
 8001e8c:	4a19      	ldr	r2, [pc, #100]	; (8001ef4 <Controller_thread+0x1b4>)
    if (&PWMD8 == pwmp) {
#if !defined(STM32_TIM8_SUPPRESS_ISR)
      nvicDisableVector(STM32_TIM8_UP_NUMBER);
      nvicDisableVector(STM32_TIM8_CC_NUMBER);
#endif
      rccDisableTIM8(FALSE);
 8001e8e:	481a      	ldr	r0, [pc, #104]	; (8001ef8 <Controller_thread+0x1b8>)
 */
void pwm_lld_stop(PWMDriver *pwmp) {

  /* If in ready state then disables the PWM clock.*/
  if (pwmp->state == PWM_READY) {
    pwmp->tim->CR1  = 0;                    /* Timer disabled.              */
 8001e90:	2300      	movs	r3, #0
 8001e92:	f44f 5c80 	mov.w	ip, #4096	; 0x1000
 8001e96:	f44f 4e80 	mov.w	lr, #16384	; 0x4000
 8001e9a:	600b      	str	r3, [r1, #0]
    pwmp->tim->DIER = 0;                    /* All IRQs disabled.           */
 8001e9c:	60cb      	str	r3, [r1, #12]
    pwmp->tim->SR   = 0;                    /* Clear eventual pending IRQs. */
 8001e9e:	610b      	str	r3, [r1, #16]
#if STM32_PWM_USE_TIM1 || STM32_PWM_USE_TIM8
    pwmp->tim->BDTR  = 0;
 8001ea0:	644b      	str	r3, [r1, #68]	; 0x44
 8001ea2:	f8c2 c084 	str.w	ip, [r2, #132]	; 0x84
#if defined(__CORE_CM0_H_GENERIC)
  NVIC->IP[_IP_IDX(n)] = NVIC->IP[_IP_IDX(n)] & ~(0xFFU << _BIT_SHIFT(n));
#else
  NVIC->IP[n] = 0U;
 8001ea6:	f882 332c 	strb.w	r3, [r2, #812]	; 0x32c
 *
 * @param[in] n         the interrupt number
 */
void nvicDisableVector(uint32_t n) {

  NVIC->ICER[n >> 5U] = 1U << (n & 0x1FU);
 8001eaa:	f8c2 e084 	str.w	lr, [r2, #132]	; 0x84
#if defined(__CORE_CM0_H_GENERIC)
  NVIC->IP[_IP_IDX(n)] = NVIC->IP[_IP_IDX(n)] & ~(0xFFU << _BIT_SHIFT(n));
#else
  NVIC->IP[n] = 0U;
 8001eae:	f882 332e 	strb.w	r3, [r2, #814]	; 0x32e
    if (&PWMD8 == pwmp) {
#if !defined(STM32_TIM8_SUPPRESS_ISR)
      nvicDisableVector(STM32_TIM8_UP_NUMBER);
      nvicDisableVector(STM32_TIM8_CC_NUMBER);
#endif
      rccDisableTIM8(FALSE);
 8001eb2:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8001eb4:	f023 0302 	bic.w	r3, r3, #2
 8001eb8:	6443      	str	r3, [r0, #68]	; 0x44
 8001eba:	e7c5      	b.n	8001e48 <Controller_thread+0x108>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ebc:	b672      	cpsid	i
 8001ebe:	4b0f      	ldr	r3, [pc, #60]	; (8001efc <Controller_thread+0x1bc>)
 8001ec0:	62d3      	str	r3, [r2, #44]	; 0x2c
 8001ec2:	e7fe      	b.n	8001ec2 <Controller_thread+0x182>
 8001ec4:	2000d220 	.word	0x2000d220
 8001ec8:	08006688 	.word	0x08006688
 8001ecc:	08020000 	.word	0x08020000
 8001ed0:	461c4000 	.word	0x461c4000
 8001ed4:	2000da14 	.word	0x2000da14
 8001ed8:	2000bcbc 	.word	0x2000bcbc
 8001edc:	42c80000 	.word	0x42c80000
 8001ee0:	3de147ae 	.word	0x3de147ae
 8001ee4:	08006650 	.word	0x08006650
 8001ee8:	40020c00 	.word	0x40020c00
 8001eec:	bf1c28f6 	.word	0xbf1c28f6
 8001ef0:	3f1c28f6 	.word	0x3f1c28f6
 8001ef4:	e000e100 	.word	0xe000e100
 8001ef8:	40023800 	.word	0x40023800
 8001efc:	08006be0 	.word	0x08006be0
 8001f00:	20000a50 	.word	0x20000a50
 8001f04:	2000af88 	.word	0x2000af88
	...

08001f10 <notify4.lto_priv.83>:

#if STM32_SERIAL_USE_UART4 || defined(__DOXYGEN__)
static void notify4(io_queue_t *qp) {

  (void)qp;
  UART4->CR1 |= USART_CR1_TXEIE;
 8001f10:	4a02      	ldr	r2, [pc, #8]	; (8001f1c <notify4.lto_priv.83+0xc>)
 8001f12:	68d3      	ldr	r3, [r2, #12]
 8001f14:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001f18:	60d3      	str	r3, [r2, #12]
 8001f1a:	4770      	bx	lr
 8001f1c:	40004c00 	.word	0x40004c00

08001f20 <pwm_lld_serve_interrupt>:
 * @notapi
 */
void pwm_lld_serve_interrupt(PWMDriver *pwmp) {
  uint32_t sr;

  sr  = pwmp->tim->SR;
 8001f20:	6983      	ldr	r3, [r0, #24]
 *
 * @param[in] pwmp      pointer to a @p PWMDriver object
 *
 * @notapi
 */
void pwm_lld_serve_interrupt(PWMDriver *pwmp) {
 8001f22:	b570      	push	{r4, r5, r6, lr}
  uint32_t sr;

  sr  = pwmp->tim->SR;
 8001f24:	691a      	ldr	r2, [r3, #16]
  sr &= pwmp->tim->DIER & STM32_TIM_DIER_IRQ_MASK;
 8001f26:	68dc      	ldr	r4, [r3, #12]
 8001f28:	4014      	ands	r4, r2
 8001f2a:	b2e2      	uxtb	r2, r4
  pwmp->tim->SR = ~sr;
 8001f2c:	43d2      	mvns	r2, r2
  if (((sr & STM32_TIM_SR_CC1IF) != 0) &&
 8001f2e:	07a6      	lsls	r6, r4, #30
 *
 * @param[in] pwmp      pointer to a @p PWMDriver object
 *
 * @notapi
 */
void pwm_lld_serve_interrupt(PWMDriver *pwmp) {
 8001f30:	4605      	mov	r5, r0
  uint32_t sr;

  sr  = pwmp->tim->SR;
  sr &= pwmp->tim->DIER & STM32_TIM_DIER_IRQ_MASK;
  pwmp->tim->SR = ~sr;
 8001f32:	611a      	str	r2, [r3, #16]
  if (((sr & STM32_TIM_SR_CC1IF) != 0) &&
 8001f34:	d503      	bpl.n	8001f3e <pwm_lld_serve_interrupt+0x1e>
      (pwmp->config->channels[0].callback != NULL))
 8001f36:	6843      	ldr	r3, [r0, #4]
 8001f38:	691b      	ldr	r3, [r3, #16]
  uint32_t sr;

  sr  = pwmp->tim->SR;
  sr &= pwmp->tim->DIER & STM32_TIM_DIER_IRQ_MASK;
  pwmp->tim->SR = ~sr;
  if (((sr & STM32_TIM_SR_CC1IF) != 0) &&
 8001f3a:	b103      	cbz	r3, 8001f3e <pwm_lld_serve_interrupt+0x1e>
      (pwmp->config->channels[0].callback != NULL))
    pwmp->config->channels[0].callback(pwmp);
 8001f3c:	4798      	blx	r3
  if (((sr & STM32_TIM_SR_CC2IF) != 0) &&
 8001f3e:	0760      	lsls	r0, r4, #29
 8001f40:	d504      	bpl.n	8001f4c <pwm_lld_serve_interrupt+0x2c>
      (pwmp->config->channels[1].callback != NULL))
 8001f42:	686b      	ldr	r3, [r5, #4]
 8001f44:	699b      	ldr	r3, [r3, #24]
  sr &= pwmp->tim->DIER & STM32_TIM_DIER_IRQ_MASK;
  pwmp->tim->SR = ~sr;
  if (((sr & STM32_TIM_SR_CC1IF) != 0) &&
      (pwmp->config->channels[0].callback != NULL))
    pwmp->config->channels[0].callback(pwmp);
  if (((sr & STM32_TIM_SR_CC2IF) != 0) &&
 8001f46:	b10b      	cbz	r3, 8001f4c <pwm_lld_serve_interrupt+0x2c>
      (pwmp->config->channels[1].callback != NULL))
    pwmp->config->channels[1].callback(pwmp);
 8001f48:	4628      	mov	r0, r5
 8001f4a:	4798      	blx	r3
  if (((sr & STM32_TIM_SR_CC3IF) != 0) &&
 8001f4c:	0721      	lsls	r1, r4, #28
 8001f4e:	d504      	bpl.n	8001f5a <pwm_lld_serve_interrupt+0x3a>
      (pwmp->config->channels[2].callback != NULL))
 8001f50:	686b      	ldr	r3, [r5, #4]
 8001f52:	6a1b      	ldr	r3, [r3, #32]
      (pwmp->config->channels[0].callback != NULL))
    pwmp->config->channels[0].callback(pwmp);
  if (((sr & STM32_TIM_SR_CC2IF) != 0) &&
      (pwmp->config->channels[1].callback != NULL))
    pwmp->config->channels[1].callback(pwmp);
  if (((sr & STM32_TIM_SR_CC3IF) != 0) &&
 8001f54:	b10b      	cbz	r3, 8001f5a <pwm_lld_serve_interrupt+0x3a>
      (pwmp->config->channels[2].callback != NULL))
    pwmp->config->channels[2].callback(pwmp);
 8001f56:	4628      	mov	r0, r5
 8001f58:	4798      	blx	r3
  if (((sr & STM32_TIM_SR_CC4IF) != 0) &&
 8001f5a:	06e2      	lsls	r2, r4, #27
 8001f5c:	d504      	bpl.n	8001f68 <pwm_lld_serve_interrupt+0x48>
      (pwmp->config->channels[3].callback != NULL))
 8001f5e:	686b      	ldr	r3, [r5, #4]
 8001f60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      (pwmp->config->channels[1].callback != NULL))
    pwmp->config->channels[1].callback(pwmp);
  if (((sr & STM32_TIM_SR_CC3IF) != 0) &&
      (pwmp->config->channels[2].callback != NULL))
    pwmp->config->channels[2].callback(pwmp);
  if (((sr & STM32_TIM_SR_CC4IF) != 0) &&
 8001f62:	b10b      	cbz	r3, 8001f68 <pwm_lld_serve_interrupt+0x48>
      (pwmp->config->channels[3].callback != NULL))
    pwmp->config->channels[3].callback(pwmp);
 8001f64:	4628      	mov	r0, r5
 8001f66:	4798      	blx	r3
  if (((sr & STM32_TIM_SR_UIF) != 0) && (pwmp->config->callback != NULL))
 8001f68:	07e3      	lsls	r3, r4, #31
 8001f6a:	d506      	bpl.n	8001f7a <pwm_lld_serve_interrupt+0x5a>
 8001f6c:	686b      	ldr	r3, [r5, #4]
 8001f6e:	689b      	ldr	r3, [r3, #8]
 8001f70:	b11b      	cbz	r3, 8001f7a <pwm_lld_serve_interrupt+0x5a>
    pwmp->config->callback(pwmp);
 8001f72:	4628      	mov	r0, r5
}
 8001f74:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    pwmp->config->channels[2].callback(pwmp);
  if (((sr & STM32_TIM_SR_CC4IF) != 0) &&
      (pwmp->config->channels[3].callback != NULL))
    pwmp->config->channels[3].callback(pwmp);
  if (((sr & STM32_TIM_SR_UIF) != 0) && (pwmp->config->callback != NULL))
    pwmp->config->callback(pwmp);
 8001f78:	4718      	bx	r3
 8001f7a:	bd70      	pop	{r4, r5, r6, pc}
 8001f7c:	0000      	movs	r0, r0
	...

08001f80 <gpt_lld_serve_interrupt>:
 * @notapi
 */
void gpt_lld_serve_interrupt(GPTDriver *gptp) {

  gptp->tim->SR = 0;
  if (gptp->state == GPT_ONESHOT) {
 8001f80:	7801      	ldrb	r1, [r0, #0]
 *
 * @notapi
 */
void gpt_lld_serve_interrupt(GPTDriver *gptp) {

  gptp->tim->SR = 0;
 8001f82:	68c3      	ldr	r3, [r0, #12]
 8001f84:	2200      	movs	r2, #0
  if (gptp->state == GPT_ONESHOT) {
 8001f86:	2904      	cmp	r1, #4
 *
 * @notapi
 */
void gpt_lld_serve_interrupt(GPTDriver *gptp) {

  gptp->tim->SR = 0;
 8001f88:	611a      	str	r2, [r3, #16]
  if (gptp->state == GPT_ONESHOT) {
 8001f8a:	d107      	bne.n	8001f9c <gpt_lld_serve_interrupt+0x1c>
    gptp->state = GPT_READY;                /* Back in GPT_READY state.     */
 8001f8c:	2102      	movs	r1, #2
 8001f8e:	7001      	strb	r1, [r0, #0]
 *
 * @notapi
 */
void gpt_lld_stop_timer(GPTDriver *gptp) {

  gptp->tim->CR1   = 0;                         /* Initially stopped.       */
 8001f90:	601a      	str	r2, [r3, #0]
  gptp->tim->SR    = 0;                         /* Clear pending IRQs.      */
 8001f92:	611a      	str	r2, [r3, #16]

  /* All interrupts disabled.*/
  gptp->tim->DIER &= ~STM32_TIM_DIER_IRQ_MASK;
 8001f94:	68da      	ldr	r2, [r3, #12]
 8001f96:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001f9a:	60da      	str	r2, [r3, #12]
  gptp->tim->SR = 0;
  if (gptp->state == GPT_ONESHOT) {
    gptp->state = GPT_READY;                /* Back in GPT_READY state.     */
    gpt_lld_stop_timer(gptp);               /* Timer automatically stopped. */
  }
  gptp->config->callback(gptp);
 8001f9c:	6843      	ldr	r3, [r0, #4]
 8001f9e:	685b      	ldr	r3, [r3, #4]
 8001fa0:	4718      	bx	r3
 8001fa2:	bf00      	nop
	...

08001fb0 <spi_lld_serve_tx_interrupt.lto_priv.94>:
static void spi_lld_serve_tx_interrupt(SPIDriver *spip, uint32_t flags) {

  /* DMA errors handling.*/
#if defined(STM32_SPI_DMA_ERROR_HOOK)
  (void)spip;
  if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0) {
 8001fb0:	f011 0f0c 	tst.w	r1, #12
 8001fb4:	d100      	bne.n	8001fb8 <spi_lld_serve_tx_interrupt.lto_priv.94+0x8>
 8001fb6:	4770      	bx	lr
 8001fb8:	b672      	cpsid	i
 8001fba:	4b02      	ldr	r3, [pc, #8]	; (8001fc4 <spi_lld_serve_tx_interrupt.lto_priv.94+0x14>)
 8001fbc:	4a02      	ldr	r2, [pc, #8]	; (8001fc8 <spi_lld_serve_tx_interrupt.lto_priv.94+0x18>)
 8001fbe:	62da      	str	r2, [r3, #44]	; 0x2c
 8001fc0:	e7fe      	b.n	8001fc0 <spi_lld_serve_tx_interrupt.lto_priv.94+0x10>
 8001fc2:	bf00      	nop
 8001fc4:	2000d220 	.word	0x2000d220
 8001fc8:	08006710 	.word	0x08006710
 8001fcc:	00000000 	.word	0x00000000

08001fd0 <i2c_lld_serve_tx_end_irq.lto_priv.97>:
static void i2c_lld_serve_tx_end_irq(I2CDriver *i2cp, uint32_t flags) {
  I2C_TypeDef *dp = i2cp->i2c;

  /* DMA errors handling.*/
#if defined(STM32_I2C_DMA_ERROR_HOOK)
  if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0) {
 8001fd0:	f011 0f0c 	tst.w	r1, #12
 *
 * @param[in] i2cp      pointer to the @p I2CDriver object
 *
 * @notapi
 */
static void i2c_lld_serve_tx_end_irq(I2CDriver *i2cp, uint32_t flags) {
 8001fd4:	b410      	push	{r4}
  I2C_TypeDef *dp = i2cp->i2c;
 8001fd6:	6b44      	ldr	r4, [r0, #52]	; 0x34

  /* DMA errors handling.*/
#if defined(STM32_I2C_DMA_ERROR_HOOK)
  if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0) {
 8001fd8:	d114      	bne.n	8002004 <i2c_lld_serve_tx_end_irq.lto_priv.97+0x34>
  }
#else
  (void)flags;
#endif

  dmaStreamDisable(i2cp->dmatx);
 8001fda:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8001fdc:	6813      	ldr	r3, [r2, #0]
 8001fde:	6819      	ldr	r1, [r3, #0]
 8001fe0:	f021 011f 	bic.w	r1, r1, #31
 8001fe4:	6019      	str	r1, [r3, #0]
 8001fe6:	6819      	ldr	r1, [r3, #0]
 8001fe8:	07c9      	lsls	r1, r1, #31
 8001fea:	d4fc      	bmi.n	8001fe6 <i2c_lld_serve_tx_end_irq.lto_priv.97+0x16>
 8001fec:	7a11      	ldrb	r1, [r2, #8]
 8001fee:	6852      	ldr	r2, [r2, #4]
 8001ff0:	233d      	movs	r3, #61	; 0x3d
 8001ff2:	408b      	lsls	r3, r1
 8001ff4:	6013      	str	r3, [r2, #0]
  /* Enables interrupts to catch BTF event meaning transmission part complete.
     Interrupt handler will decide to generate STOP or to begin receiving part
     of R/W transaction itself.*/
  dp->CR2 |= I2C_CR2_ITEVTEN;
 8001ff6:	6863      	ldr	r3, [r4, #4]
 8001ff8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001ffc:	6063      	str	r3, [r4, #4]
}
 8001ffe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002002:	4770      	bx	lr
 8002004:	b672      	cpsid	i
 8002006:	4b02      	ldr	r3, [pc, #8]	; (8002010 <i2c_lld_serve_tx_end_irq.lto_priv.97+0x40>)
 8002008:	4a02      	ldr	r2, [pc, #8]	; (8002014 <i2c_lld_serve_tx_end_irq.lto_priv.97+0x44>)
 800200a:	62da      	str	r2, [r3, #44]	; 0x2c
 800200c:	e7fe      	b.n	800200c <i2c_lld_serve_tx_end_irq.lto_priv.97+0x3c>
 800200e:	bf00      	nop
 8002010:	2000d220 	.word	0x2000d220
 8002014:	08006710 	.word	0x08006710
	...

08002020 <cmd_info>:
}

static void cmd_info(BaseSequentialStream *chp, int argc, char *argv[]) {

  (void)argv;
  if (argc > 0) {
 8002020:	2900      	cmp	r1, #0
 8002022:	dd03      	ble.n	800202c <cmd_info+0xc>
  return *token ? token : NULL;
}

static void usage(BaseSequentialStream *chp, char *p) {

  chprintf(chp, "Usage: %s\r\n", p);
 8002024:	4919      	ldr	r1, [pc, #100]	; (800208c <cmd_info+0x6c>)
 8002026:	4a1a      	ldr	r2, [pc, #104]	; (8002090 <cmd_info+0x70>)
 8002028:	f7ff ba82 	b.w	8001530 <chprintf>
    chprintf(chp, "%s ", scp->sc_name);
    scp++;
  }
}

static void cmd_info(BaseSequentialStream *chp, int argc, char *argv[]) {
 800202c:	b510      	push	{r4, lr}
  if (argc > 0) {
    usage(chp, "info");
    return;
  }

  chprintf(chp, "Kernel:       %s\r\n", CH_KERNEL_VERSION);
 800202e:	4919      	ldr	r1, [pc, #100]	; (8002094 <cmd_info+0x74>)
 8002030:	4a19      	ldr	r2, [pc, #100]	; (8002098 <cmd_info+0x78>)
    chprintf(chp, "%s ", scp->sc_name);
    scp++;
  }
}

static void cmd_info(BaseSequentialStream *chp, int argc, char *argv[]) {
 8002032:	b082      	sub	sp, #8
 8002034:	4604      	mov	r4, r0
  if (argc > 0) {
    usage(chp, "info");
    return;
  }

  chprintf(chp, "Kernel:       %s\r\n", CH_KERNEL_VERSION);
 8002036:	f7ff fa7b 	bl	8001530 <chprintf>
#ifdef PORT_COMPILER_NAME
  chprintf(chp, "Compiler:     %s\r\n", PORT_COMPILER_NAME);
 800203a:	4620      	mov	r0, r4
 800203c:	4917      	ldr	r1, [pc, #92]	; (800209c <cmd_info+0x7c>)
 800203e:	4a18      	ldr	r2, [pc, #96]	; (80020a0 <cmd_info+0x80>)
 8002040:	f7ff fa76 	bl	8001530 <chprintf>
#endif
  chprintf(chp, "Architecture: %s\r\n", PORT_ARCHITECTURE_NAME);
 8002044:	4620      	mov	r0, r4
 8002046:	4917      	ldr	r1, [pc, #92]	; (80020a4 <cmd_info+0x84>)
 8002048:	4a17      	ldr	r2, [pc, #92]	; (80020a8 <cmd_info+0x88>)
 800204a:	f7ff fa71 	bl	8001530 <chprintf>
#ifdef PORT_CORE_VARIANT_NAME
  chprintf(chp, "Core Variant: %s\r\n", PORT_CORE_VARIANT_NAME);
 800204e:	4620      	mov	r0, r4
 8002050:	4916      	ldr	r1, [pc, #88]	; (80020ac <cmd_info+0x8c>)
 8002052:	4a17      	ldr	r2, [pc, #92]	; (80020b0 <cmd_info+0x90>)
 8002054:	f7ff fa6c 	bl	8001530 <chprintf>
#endif
#ifdef PORT_INFO
  chprintf(chp, "Port Info:    %s\r\n", PORT_INFO);
 8002058:	4620      	mov	r0, r4
 800205a:	4916      	ldr	r1, [pc, #88]	; (80020b4 <cmd_info+0x94>)
 800205c:	4a16      	ldr	r2, [pc, #88]	; (80020b8 <cmd_info+0x98>)
 800205e:	f7ff fa67 	bl	8001530 <chprintf>
#endif
#ifdef PLATFORM_NAME
  chprintf(chp, "Platform:     %s\r\n", PLATFORM_NAME);
 8002062:	4620      	mov	r0, r4
 8002064:	4915      	ldr	r1, [pc, #84]	; (80020bc <cmd_info+0x9c>)
 8002066:	4a16      	ldr	r2, [pc, #88]	; (80020c0 <cmd_info+0xa0>)
 8002068:	f7ff fa62 	bl	8001530 <chprintf>
#endif
#ifdef BOARD_NAME
  chprintf(chp, "Board:        %s\r\n", BOARD_NAME);
 800206c:	4620      	mov	r0, r4
 800206e:	4915      	ldr	r1, [pc, #84]	; (80020c4 <cmd_info+0xa4>)
 8002070:	4a15      	ldr	r2, [pc, #84]	; (80020c8 <cmd_info+0xa8>)
 8002072:	f7ff fa5d 	bl	8001530 <chprintf>
#endif
#ifdef __DATE__
#ifdef __TIME__
  chprintf(chp, "Build time:   %s%s%s\r\n", __DATE__, " - ", __TIME__);
 8002076:	4b15      	ldr	r3, [pc, #84]	; (80020cc <cmd_info+0xac>)
 8002078:	9300      	str	r3, [sp, #0]
 800207a:	4620      	mov	r0, r4
 800207c:	4914      	ldr	r1, [pc, #80]	; (80020d0 <cmd_info+0xb0>)
 800207e:	4a15      	ldr	r2, [pc, #84]	; (80020d4 <cmd_info+0xb4>)
 8002080:	4b15      	ldr	r3, [pc, #84]	; (80020d8 <cmd_info+0xb8>)
 8002082:	f7ff fa55 	bl	8001530 <chprintf>
#endif
#endif
}
 8002086:	b002      	add	sp, #8
 8002088:	bd10      	pop	{r4, pc}
 800208a:	bf00      	nop
 800208c:	0800671c 	.word	0x0800671c
 8002090:	08006728 	.word	0x08006728
 8002094:	08006730 	.word	0x08006730
 8002098:	08006744 	.word	0x08006744
 800209c:	0800674c 	.word	0x0800674c
 80020a0:	08006760 	.word	0x08006760
 80020a4:	080067a8 	.word	0x080067a8
 80020a8:	080067bc 	.word	0x080067bc
 80020ac:	080067c8 	.word	0x080067c8
 80020b0:	080067dc 	.word	0x080067dc
 80020b4:	080067e8 	.word	0x080067e8
 80020b8:	080067fc 	.word	0x080067fc
 80020bc:	08006814 	.word	0x08006814
 80020c0:	08006828 	.word	0x08006828
 80020c4:	08006854 	.word	0x08006854
 80020c8:	08006868 	.word	0x08006868
 80020cc:	080068b8 	.word	0x080068b8
 80020d0:	08006890 	.word	0x08006890
 80020d4:	080068a8 	.word	0x080068a8
 80020d8:	080068b4 	.word	0x080068b4
 80020dc:	00000000 	.word	0x00000000

080020e0 <VectorA0>:
/**
 * @brief   TIM9 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_TIM9_HANDLER) {
 80020e0:	b508      	push	{r3, lr}

  OSAL_IRQ_PROLOGUE();
 80020e2:	f001 fbbd 	bl	8003860 <_stats_increase_irq>
 80020e6:	f001 fe0b 	bl	8003d00 <_dbg_check_enter_isr>

  pwm_lld_serve_interrupt(&PWMD9);
 80020ea:	4804      	ldr	r0, [pc, #16]	; (80020fc <VectorA0+0x1c>)
 80020ec:	f7ff ff18 	bl	8001f20 <pwm_lld_serve_interrupt>

  OSAL_IRQ_EPILOGUE();
 80020f0:	f001 fdee 	bl	8003cd0 <_dbg_check_leave_isr>
}
 80020f4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}

  OSAL_IRQ_PROLOGUE();

  pwm_lld_serve_interrupt(&PWMD9);

  OSAL_IRQ_EPILOGUE();
 80020f8:	f000 bdd2 	b.w	8002ca0 <_port_irq_epilogue>
 80020fc:	20002d58 	.word	0x20002d58

08002100 <VectorF8>:
 *          associated callback pointer is not equal to @p NULL in order to not
 *          perform an extra check in a potentially critical interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_TIM8_CC_HANDLER) {
 8002100:	b508      	push	{r3, lr}

  OSAL_IRQ_PROLOGUE();
 8002102:	f001 fbad 	bl	8003860 <_stats_increase_irq>
 8002106:	f001 fdfb 	bl	8003d00 <_dbg_check_enter_isr>

  pwm_lld_serve_interrupt(&PWMD8);
 800210a:	4804      	ldr	r0, [pc, #16]	; (800211c <VectorF8+0x1c>)
 800210c:	f7ff ff08 	bl	8001f20 <pwm_lld_serve_interrupt>

  OSAL_IRQ_EPILOGUE();
 8002110:	f001 fdde 	bl	8003cd0 <_dbg_check_leave_isr>
}
 8002114:	e8bd 4008 	ldmia.w	sp!, {r3, lr}

  OSAL_IRQ_PROLOGUE();

  pwm_lld_serve_interrupt(&PWMD8);

  OSAL_IRQ_EPILOGUE();
 8002118:	f000 bdc2 	b.w	8002ca0 <_port_irq_epilogue>
 800211c:	2000da14 	.word	0x2000da14

08002120 <VectorF0>:
 *          pointer is not equal to @p NULL in order to not perform an extra
 *          check in a potentially critical interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_TIM8_UP_HANDLER) {
 8002120:	b508      	push	{r3, lr}

  OSAL_IRQ_PROLOGUE();
 8002122:	f001 fb9d 	bl	8003860 <_stats_increase_irq>
 8002126:	f001 fdeb 	bl	8003d00 <_dbg_check_enter_isr>

  pwm_lld_serve_interrupt(&PWMD8);
 800212a:	4804      	ldr	r0, [pc, #16]	; (800213c <VectorF0+0x1c>)
 800212c:	f7ff fef8 	bl	8001f20 <pwm_lld_serve_interrupt>

  OSAL_IRQ_EPILOGUE();
 8002130:	f001 fdce 	bl	8003cd0 <_dbg_check_leave_isr>
}
 8002134:	e8bd 4008 	ldmia.w	sp!, {r3, lr}

  OSAL_IRQ_PROLOGUE();

  pwm_lld_serve_interrupt(&PWMD8);

  OSAL_IRQ_EPILOGUE();
 8002138:	f000 bdb2 	b.w	8002ca0 <_port_irq_epilogue>
 800213c:	2000da14 	.word	0x2000da14

08002140 <VectorB8>:
/**
 * @brief   TIM4 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_TIM4_HANDLER) {
 8002140:	b508      	push	{r3, lr}

  OSAL_IRQ_PROLOGUE();
 8002142:	f001 fb8d 	bl	8003860 <_stats_increase_irq>
 8002146:	f001 fddb 	bl	8003d00 <_dbg_check_enter_isr>

  gpt_lld_serve_interrupt(&GPTD4);
 800214a:	4804      	ldr	r0, [pc, #16]	; (800215c <VectorB8+0x1c>)
 800214c:	f7ff ff18 	bl	8001f80 <gpt_lld_serve_interrupt>

  OSAL_IRQ_EPILOGUE();
 8002150:	f001 fdbe 	bl	8003cd0 <_dbg_check_leave_isr>
}
 8002154:	e8bd 4008 	ldmia.w	sp!, {r3, lr}

  OSAL_IRQ_PROLOGUE();

  gpt_lld_serve_interrupt(&GPTD4);

  OSAL_IRQ_EPILOGUE();
 8002158:	f000 bda2 	b.w	8002ca0 <_port_irq_epilogue>
 800215c:	2000dbd0 	.word	0x2000dbd0

08002160 <VectorB4>:
/**
 * @brief   TIM3 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_TIM3_HANDLER) {
 8002160:	b508      	push	{r3, lr}

  OSAL_IRQ_PROLOGUE();
 8002162:	f001 fb7d 	bl	8003860 <_stats_increase_irq>
 8002166:	f001 fdcb 	bl	8003d00 <_dbg_check_enter_isr>

  gpt_lld_serve_interrupt(&GPTD3);
 800216a:	4804      	ldr	r0, [pc, #16]	; (800217c <VectorB4+0x1c>)
 800216c:	f7ff ff08 	bl	8001f80 <gpt_lld_serve_interrupt>

  OSAL_IRQ_EPILOGUE();
 8002170:	f001 fdae 	bl	8003cd0 <_dbg_check_leave_isr>
}
 8002174:	e8bd 4008 	ldmia.w	sp!, {r3, lr}

  OSAL_IRQ_PROLOGUE();

  gpt_lld_serve_interrupt(&GPTD3);

  OSAL_IRQ_EPILOGUE();
 8002178:	f000 bd92 	b.w	8002ca0 <_port_irq_epilogue>
 800217c:	2000d144 	.word	0x2000d144

08002180 <VectorB0>:
/**
 * @brief   TIM2 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_TIM2_HANDLER) {
 8002180:	b508      	push	{r3, lr}

  OSAL_IRQ_PROLOGUE();
 8002182:	f001 fb6d 	bl	8003860 <_stats_increase_irq>
 8002186:	f001 fdbb 	bl	8003d00 <_dbg_check_enter_isr>

  gpt_lld_serve_interrupt(&GPTD2);
 800218a:	4804      	ldr	r0, [pc, #16]	; (800219c <VectorB0+0x1c>)
 800218c:	f7ff fef8 	bl	8001f80 <gpt_lld_serve_interrupt>

  OSAL_IRQ_EPILOGUE();
 8002190:	f001 fd9e 	bl	8003cd0 <_dbg_check_leave_isr>
}
 8002194:	e8bd 4008 	ldmia.w	sp!, {r3, lr}

  OSAL_IRQ_PROLOGUE();

  gpt_lld_serve_interrupt(&GPTD2);

  OSAL_IRQ_EPILOGUE();
 8002198:	f000 bd82 	b.w	8002ca0 <_port_irq_epilogue>
 800219c:	2000da30 	.word	0x2000da30

080021a0 <VectorA4>:
/**
 * @brief   TIM2 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_TIM1_UP_HANDLER) {
 80021a0:	b508      	push	{r3, lr}

  OSAL_IRQ_PROLOGUE();
 80021a2:	f001 fb5d 	bl	8003860 <_stats_increase_irq>
 80021a6:	f001 fdab 	bl	8003d00 <_dbg_check_enter_isr>

  gpt_lld_serve_interrupt(&GPTD1);
 80021aa:	4804      	ldr	r0, [pc, #16]	; (80021bc <VectorA4+0x1c>)
 80021ac:	f7ff fee8 	bl	8001f80 <gpt_lld_serve_interrupt>

  OSAL_IRQ_EPILOGUE();
 80021b0:	f001 fd8e 	bl	8003cd0 <_dbg_check_leave_isr>
}
 80021b4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}

  OSAL_IRQ_PROLOGUE();

  gpt_lld_serve_interrupt(&GPTD1);

  OSAL_IRQ_EPILOGUE();
 80021b8:	f000 bd72 	b.w	8002ca0 <_port_irq_epilogue>
 80021bc:	2000bca8 	.word	0x2000bca8

080021c0 <Vector110>:
/**
 * @brief   UART4 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_UART4_HANDLER) {
 80021c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 * @brief   Common IRQ handler.
 *
 * @param[in] sdp       communication channel associated to the USART
 */
static void serve_interrupt(SerialDriver *sdp) {
  USART_TypeDef *u = sdp->usart;
 80021c4:	4d7c      	ldr	r5, [pc, #496]	; (80023b8 <Vector110+0x1f8>)
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_UART4_HANDLER) {

  OSAL_IRQ_PROLOGUE();
 80021c6:	f001 fb4b 	bl	8003860 <_stats_increase_irq>
 80021ca:	f001 fd99 	bl	8003d00 <_dbg_check_enter_isr>
 * @brief   Common IRQ handler.
 *
 * @param[in] sdp       communication channel associated to the USART
 */
static void serve_interrupt(SerialDriver *sdp) {
  USART_TypeDef *u = sdp->usart;
 80021ce:	6f6e      	ldr	r6, [r5, #116]	; 0x74
  uint16_t cr1 = u->CR1;
 80021d0:	f8d6 900c 	ldr.w	r9, [r6, #12]
  uint16_t sr = u->SR;
 80021d4:	6833      	ldr	r3, [r6, #0]

  /* Special case, LIN break detection.*/
  if (sr & USART_SR_LBD) {
 80021d6:	05df      	lsls	r7, r3, #23
 * @param[in] sdp       communication channel associated to the USART
 */
static void serve_interrupt(SerialDriver *sdp) {
  USART_TypeDef *u = sdp->usart;
  uint16_t cr1 = u->CR1;
  uint16_t sr = u->SR;
 80021d8:	b29c      	uxth	r4, r3

  /* Special case, LIN break detection.*/
  if (sr & USART_SR_LBD) {
 80021da:	f100 8097 	bmi.w	800230c <Vector110+0x14c>

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 80021de:	2320      	movs	r3, #32
 80021e0:	f383 8811 	msr	BASEPRI, r3
 * @special
 */
static inline void chSysLockFromISR(void) {

  port_lock_from_isr();
  _stats_start_measure_crit_isr();
 80021e4:	f001 fb8c 	bl	8003900 <_stats_start_measure_crit_isr>
  _dbg_check_lock_from_isr();
 80021e8:	f001 fdba 	bl	8003d60 <_dbg_check_lock_from_isr>
    osalSysUnlockFromISR();
  }

  /* Data available.*/
  osalSysLockFromISR();
  while (sr & (USART_SR_RXNE | USART_SR_ORE | USART_SR_NE | USART_SR_FE |
 80021ec:	f014 0f2f 	tst.w	r4, #47	; 0x2f
 80021f0:	d047      	beq.n	8002282 <Vector110+0xc2>
static inline bool chIQIsFullI(input_queue_t *iqp) {

  chDbgCheckClassI();

  /*lint -save -e9007 [13.5] No side effects.*/
  return (bool)((iqp->q_wrptr == iqp->q_rdptr) && (iqp->q_counter != 0U));
 80021f2:	f8df 81c4 	ldr.w	r8, [pc, #452]	; 80023b8 <Vector110+0x1f8>
 80021f6:	e007      	b.n	8002208 <Vector110+0x48>

    /* Error condition detection.*/
    if (sr & (USART_SR_ORE | USART_SR_NE | USART_SR_FE  | USART_SR_PE))
      set_error(sdp, sr);
    b = u->DR;
    if (sr & USART_SR_RXNE)
 80021f8:	06a0      	lsls	r0, r4, #26
    uint8_t b;

    /* Error condition detection.*/
    if (sr & (USART_SR_ORE | USART_SR_NE | USART_SR_FE  | USART_SR_PE))
      set_error(sdp, sr);
    b = u->DR;
 80021fa:	6877      	ldr	r7, [r6, #4]
    if (sr & USART_SR_RXNE)
 80021fc:	d41d      	bmi.n	800223a <Vector110+0x7a>
      sdIncomingDataI(sdp, b);
    sr = u->SR;
 80021fe:	6834      	ldr	r4, [r6, #0]
 8002200:	b2a4      	uxth	r4, r4
    osalSysUnlockFromISR();
  }

  /* Data available.*/
  osalSysLockFromISR();
  while (sr & (USART_SR_RXNE | USART_SR_ORE | USART_SR_NE | USART_SR_FE |
 8002202:	f014 0f2f 	tst.w	r4, #47	; 0x2f
 8002206:	d03c      	beq.n	8002282 <Vector110+0xc2>
               USART_SR_PE)) {
    uint8_t b;

    /* Error condition detection.*/
    if (sr & (USART_SR_ORE | USART_SR_NE | USART_SR_FE  | USART_SR_PE))
 8002208:	0720      	lsls	r0, r4, #28
 800220a:	d0f5      	beq.n	80021f8 <Vector110+0x38>
 */
static void set_error(SerialDriver *sdp, uint16_t sr) {
  eventflags_t sts = 0;

  if (sr & USART_SR_ORE)
    sts |= SD_OVERRUN_ERROR;
 800220c:	f014 0f08 	tst.w	r4, #8
 8002210:	bf0c      	ite	eq
 8002212:	2100      	moveq	r1, #0
 8002214:	2180      	movne	r1, #128	; 0x80
  if (sr & USART_SR_PE)
 8002216:	07e2      	lsls	r2, r4, #31
    sts |= SD_PARITY_ERROR;
 8002218:	bf48      	it	mi
 800221a:	f041 0120 	orrmi.w	r1, r1, #32
  if (sr & USART_SR_FE)
 800221e:	07a3      	lsls	r3, r4, #30
    sts |= SD_FRAMING_ERROR;
 8002220:	bf48      	it	mi
 8002222:	f041 0140 	orrmi.w	r1, r1, #64	; 0x40
  if (sr & USART_SR_NE)
 8002226:	0767      	lsls	r7, r4, #29
    sts |= SD_NOISE_ERROR;
 8002228:	bf48      	it	mi
 800222a:	f441 7180 	orrmi.w	r1, r1, #256	; 0x100
 * @iclass
 */
static inline void osalEventBroadcastFlagsI(event_source_t *esp,
                                            eventflags_t flags) {

  chEvtBroadcastFlagsI(esp, flags);
 800222e:	4863      	ldr	r0, [pc, #396]	; (80023bc <Vector110+0x1fc>)
 8002230:	f000 ff6e 	bl	8003110 <chEvtBroadcastFlagsI>

    /* Error condition detection.*/
    if (sr & (USART_SR_ORE | USART_SR_NE | USART_SR_FE  | USART_SR_PE))
      set_error(sdp, sr);
    b = u->DR;
    if (sr & USART_SR_RXNE)
 8002234:	06a0      	lsls	r0, r4, #26
    uint8_t b;

    /* Error condition detection.*/
    if (sr & (USART_SR_ORE | USART_SR_NE | USART_SR_FE  | USART_SR_PE))
      set_error(sdp, sr);
    b = u->DR;
 8002236:	6877      	ldr	r7, [r6, #4]
    if (sr & USART_SR_RXNE)
 8002238:	d5e1      	bpl.n	80021fe <Vector110+0x3e>
 *
 * @iclass
 */
void sdIncomingDataI(SerialDriver *sdp, uint8_t b) {

  osalDbgCheckClassI();
 800223a:	f001 fc01 	bl	8003a40 <chDbgCheckClassI>
 *
 * @iclass
 */
static inline bool chIQIsEmptyI(input_queue_t *iqp) {

  chDbgCheckClassI();
 800223e:	f001 fbff 	bl	8003a40 <chDbgCheckClassI>

  return (bool)(chQSpaceI(iqp) == 0U);
 8002242:	696b      	ldr	r3, [r5, #20]
  osalDbgCheck(sdp != NULL);

  if (iqIsEmptyI(&sdp->iqueue))
 8002244:	b38b      	cbz	r3, 80022aa <Vector110+0xea>
 *
 * @iclass
 */
msg_t chIQPutI(input_queue_t *iqp, uint8_t b) {

  chDbgCheckClassI();
 8002246:	f001 fbfb 	bl	8003a40 <chDbgCheckClassI>
 *
 * @iclass
 */
static inline bool chIQIsFullI(input_queue_t *iqp) {

  chDbgCheckClassI();
 800224a:	f001 fbf9 	bl	8003a40 <chDbgCheckClassI>

  /*lint -save -e9007 [13.5] No side effects.*/
  return (bool)((iqp->q_wrptr == iqp->q_rdptr) && (iqp->q_counter != 0U));
 800224e:	6a2b      	ldr	r3, [r5, #32]
 8002250:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8002252:	4293      	cmp	r3, r2
 8002254:	d02e      	beq.n	80022b4 <Vector110+0xf4>

  if (chIQIsFullI(iqp)) {
    return Q_FULL;
  }

  iqp->q_counter++;
 8002256:	696a      	ldr	r2, [r5, #20]
  *iqp->q_wrptr++ = b;
 8002258:	1c59      	adds	r1, r3, #1

  if (chIQIsFullI(iqp)) {
    return Q_FULL;
  }

  iqp->q_counter++;
 800225a:	3201      	adds	r2, #1
 800225c:	616a      	str	r2, [r5, #20]
  *iqp->q_wrptr++ = b;
 800225e:	6229      	str	r1, [r5, #32]
    uint8_t b;

    /* Error condition detection.*/
    if (sr & (USART_SR_ORE | USART_SR_NE | USART_SR_FE  | USART_SR_PE))
      set_error(sdp, sr);
    b = u->DR;
 8002260:	701f      	strb	r7, [r3, #0]
  if (iqp->q_wrptr >= iqp->q_top) {
 8002262:	6a2a      	ldr	r2, [r5, #32]
 8002264:	69eb      	ldr	r3, [r5, #28]
 8002266:	429a      	cmp	r2, r3
 8002268:	d303      	bcc.n	8002272 <Vector110+0xb2>
    iqp->q_wrptr = iqp->q_buffer;
 800226a:	f8d8 3018 	ldr.w	r3, [r8, #24]
 800226e:	f8c8 3020 	str.w	r3, [r8, #32]
  }

  chThdDequeueNextI(&iqp->q_waiting, Q_OK);
 8002272:	4853      	ldr	r0, [pc, #332]	; (80023c0 <Vector110+0x200>)
 8002274:	f002 fdec 	bl	8004e50 <chThdDequeueNextI.constprop.54>
    if (sr & USART_SR_RXNE)
      sdIncomingDataI(sdp, b);
    sr = u->SR;
 8002278:	6834      	ldr	r4, [r6, #0]
 800227a:	b2a4      	uxth	r4, r4
    osalSysUnlockFromISR();
  }

  /* Data available.*/
  osalSysLockFromISR();
  while (sr & (USART_SR_RXNE | USART_SR_ORE | USART_SR_NE | USART_SR_FE |
 800227c:	f014 0f2f 	tst.w	r4, #47	; 0x2f
 8002280:	d1c2      	bne.n	8002208 <Vector110+0x48>
 *
 * @special
 */
static inline void chSysUnlockFromISR(void) {

  _dbg_check_unlock_from_isr();
 8002282:	f001 fd55 	bl	8003d30 <_dbg_check_unlock_from_isr>
  _stats_stop_measure_crit_isr();
 8002286:	f001 fb23 	bl	80038d0 <_stats_stop_measure_crit_isr>
 800228a:	2300      	movs	r3, #0
 800228c:	f383 8811 	msr	BASEPRI, r3
    sr = u->SR;
  }
  osalSysUnlockFromISR();

  /* Transmission buffer empty.*/
  if ((cr1 & USART_CR1_TXEIE) && (sr & USART_SR_TXE)) {
 8002290:	f019 0f80 	tst.w	r9, #128	; 0x80
 8002294:	d001      	beq.n	800229a <Vector110+0xda>
 8002296:	0622      	lsls	r2, r4, #24
 8002298:	d44f      	bmi.n	800233a <Vector110+0x17a>
      u->DR = b;
    osalSysUnlockFromISR();
  }

  /* Physical transmission end.*/
  if (sr & USART_SR_TC) {
 800229a:	0663      	lsls	r3, r4, #25
 800229c:	d413      	bmi.n	80022c6 <Vector110+0x106>

  OSAL_IRQ_PROLOGUE();

  serve_interrupt(&SD4);

  OSAL_IRQ_EPILOGUE();
 800229e:	f001 fd17 	bl	8003cd0 <_dbg_check_leave_isr>
}
 80022a2:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}

  OSAL_IRQ_PROLOGUE();

  serve_interrupt(&SD4);

  OSAL_IRQ_EPILOGUE();
 80022a6:	f000 bcfb 	b.w	8002ca0 <_port_irq_epilogue>
 80022aa:	4844      	ldr	r0, [pc, #272]	; (80023bc <Vector110+0x1fc>)
 80022ac:	2104      	movs	r1, #4
 80022ae:	f000 ff2f 	bl	8003110 <chEvtBroadcastFlagsI>
 80022b2:	e7c8      	b.n	8002246 <Vector110+0x86>
 80022b4:	f8d8 2014 	ldr.w	r2, [r8, #20]
 80022b8:	2a00      	cmp	r2, #0
 80022ba:	d0cc      	beq.n	8002256 <Vector110+0x96>
 80022bc:	483f      	ldr	r0, [pc, #252]	; (80023bc <Vector110+0x1fc>)
 80022be:	2180      	movs	r1, #128	; 0x80
 80022c0:	f000 ff26 	bl	8003110 <chEvtBroadcastFlagsI>
 80022c4:	e79b      	b.n	80021fe <Vector110+0x3e>
 80022c6:	2320      	movs	r3, #32
 80022c8:	f383 8811 	msr	BASEPRI, r3
 * @special
 */
static inline void chSysLockFromISR(void) {

  port_lock_from_isr();
  _stats_start_measure_crit_isr();
 80022cc:	f001 fb18 	bl	8003900 <_stats_start_measure_crit_isr>
  _dbg_check_lock_from_isr();
 80022d0:	f001 fd46 	bl	8003d60 <_dbg_check_lock_from_isr>
 *
 * @iclass
 */
static inline bool chOQIsEmptyI(output_queue_t *oqp) {

  chDbgCheckClassI();
 80022d4:	f001 fbb4 	bl	8003a40 <chDbgCheckClassI>

  /*lint -save -e9007 [13.5] No side effects.*/
  return (bool)((oqp->q_wrptr == oqp->q_rdptr) && (oqp->q_counter != 0U));
 80022d8:	6c6a      	ldr	r2, [r5, #68]	; 0x44
 80022da:	6cab      	ldr	r3, [r5, #72]	; 0x48
 80022dc:	4836      	ldr	r0, [pc, #216]	; (80023b8 <Vector110+0x1f8>)
 80022de:	429a      	cmp	r2, r3
 80022e0:	d053      	beq.n	800238a <Vector110+0x1ca>
  /* Physical transmission end.*/
  if (sr & USART_SR_TC) {
    osalSysLockFromISR();
    if (oqIsEmptyI(&sdp->oqueue))
      chnAddFlagsI(sdp, CHN_TRANSMISSION_END);
    u->CR1 = cr1 & ~USART_CR1_TCIE;
 80022e2:	f64f 73bf 	movw	r3, #65471	; 0xffbf
 80022e6:	ea09 0303 	and.w	r3, r9, r3
    u->SR = ~USART_SR_TC;
 80022ea:	f06f 0240 	mvn.w	r2, #64	; 0x40
  /* Physical transmission end.*/
  if (sr & USART_SR_TC) {
    osalSysLockFromISR();
    if (oqIsEmptyI(&sdp->oqueue))
      chnAddFlagsI(sdp, CHN_TRANSMISSION_END);
    u->CR1 = cr1 & ~USART_CR1_TCIE;
 80022ee:	60f3      	str	r3, [r6, #12]
    u->SR = ~USART_SR_TC;
 80022f0:	6032      	str	r2, [r6, #0]
 *
 * @special
 */
static inline void chSysUnlockFromISR(void) {

  _dbg_check_unlock_from_isr();
 80022f2:	f001 fd1d 	bl	8003d30 <_dbg_check_unlock_from_isr>
  _stats_stop_measure_crit_isr();
 80022f6:	f001 faeb 	bl	80038d0 <_stats_stop_measure_crit_isr>
 80022fa:	2300      	movs	r3, #0
 80022fc:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_PROLOGUE();

  serve_interrupt(&SD4);

  OSAL_IRQ_EPILOGUE();
 8002300:	f001 fce6 	bl	8003cd0 <_dbg_check_leave_isr>
}
 8002304:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}

  OSAL_IRQ_PROLOGUE();

  serve_interrupt(&SD4);

  OSAL_IRQ_EPILOGUE();
 8002308:	f000 bcca 	b.w	8002ca0 <_port_irq_epilogue>
 800230c:	2320      	movs	r3, #32
 800230e:	f383 8811 	msr	BASEPRI, r3
 * @special
 */
static inline void chSysLockFromISR(void) {

  port_lock_from_isr();
  _stats_start_measure_crit_isr();
 8002312:	f001 faf5 	bl	8003900 <_stats_start_measure_crit_isr>
  _dbg_check_lock_from_isr();
 8002316:	f001 fd23 	bl	8003d60 <_dbg_check_lock_from_isr>
 800231a:	1d28      	adds	r0, r5, #4
 800231c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002320:	f000 fef6 	bl	8003110 <chEvtBroadcastFlagsI>

  /* Special case, LIN break detection.*/
  if (sr & USART_SR_LBD) {
    osalSysLockFromISR();
    chnAddFlagsI(sdp, SD_BREAK_DETECTED);
    u->SR = ~USART_SR_LBD;
 8002324:	f46f 7380 	mvn.w	r3, #256	; 0x100
 8002328:	6033      	str	r3, [r6, #0]
 *
 * @special
 */
static inline void chSysUnlockFromISR(void) {

  _dbg_check_unlock_from_isr();
 800232a:	f001 fd01 	bl	8003d30 <_dbg_check_unlock_from_isr>
  _stats_stop_measure_crit_isr();
 800232e:	f001 facf 	bl	80038d0 <_stats_stop_measure_crit_isr>
 8002332:	2300      	movs	r3, #0
 8002334:	f383 8811 	msr	BASEPRI, r3
 8002338:	e751      	b.n	80021de <Vector110+0x1e>
 800233a:	2320      	movs	r3, #32
 800233c:	f383 8811 	msr	BASEPRI, r3
 * @special
 */
static inline void chSysLockFromISR(void) {

  port_lock_from_isr();
  _stats_start_measure_crit_isr();
 8002340:	f001 fade 	bl	8003900 <_stats_start_measure_crit_isr>
  _dbg_check_lock_from_isr();
 8002344:	f001 fd0c 	bl	8003d60 <_dbg_check_lock_from_isr>
 * @iclass
 */
msg_t chOQGetI(output_queue_t *oqp) {
  uint8_t b;

  chDbgCheckClassI();
 8002348:	f001 fb7a 	bl	8003a40 <chDbgCheckClassI>
 *
 * @iclass
 */
static inline bool chOQIsEmptyI(output_queue_t *oqp) {

  chDbgCheckClassI();
 800234c:	f001 fb78 	bl	8003a40 <chDbgCheckClassI>

  /*lint -save -e9007 [13.5] No side effects.*/
  return (bool)((oqp->q_wrptr == oqp->q_rdptr) && (oqp->q_counter != 0U));
 8002350:	6cab      	ldr	r3, [r5, #72]	; 0x48
 8002352:	6c6a      	ldr	r2, [r5, #68]	; 0x44
 8002354:	4818      	ldr	r0, [pc, #96]	; (80023b8 <Vector110+0x1f8>)
 8002356:	429a      	cmp	r2, r3
 8002358:	d01f      	beq.n	800239a <Vector110+0x1da>

  if (chOQIsEmptyI(oqp)) {
    return Q_EMPTY;
  }

  oqp->q_counter++;
 800235a:	6baa      	ldr	r2, [r5, #56]	; 0x38
 800235c:	4916      	ldr	r1, [pc, #88]	; (80023b8 <Vector110+0x1f8>)
  b = *oqp->q_rdptr++;
 800235e:	1c58      	adds	r0, r3, #1

  if (chOQIsEmptyI(oqp)) {
    return Q_EMPTY;
  }

  oqp->q_counter++;
 8002360:	3201      	adds	r2, #1
 8002362:	63aa      	str	r2, [r5, #56]	; 0x38
  b = *oqp->q_rdptr++;
 8002364:	64a8      	str	r0, [r5, #72]	; 0x48
 8002366:	781f      	ldrb	r7, [r3, #0]
  if (oqp->q_rdptr >= oqp->q_top) {
 8002368:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 800236a:	4298      	cmp	r0, r3
 800236c:	d301      	bcc.n	8002372 <Vector110+0x1b2>
    oqp->q_rdptr = oqp->q_buffer;
 800236e:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 8002370:	648b      	str	r3, [r1, #72]	; 0x48
  }

  chThdDequeueNextI(&oqp->q_waiting, Q_OK);
 8002372:	4814      	ldr	r0, [pc, #80]	; (80023c4 <Vector110+0x204>)
 8002374:	f002 fd6c 	bl	8004e50 <chThdDequeueNextI.constprop.54>
    if (b < Q_OK) {
      chnAddFlagsI(sdp, CHN_OUTPUT_EMPTY);
      u->CR1 = (cr1 & ~USART_CR1_TXEIE) | USART_CR1_TCIE;
    }
    else
      u->DR = b;
 8002378:	6077      	str	r7, [r6, #4]
 *
 * @special
 */
static inline void chSysUnlockFromISR(void) {

  _dbg_check_unlock_from_isr();
 800237a:	f001 fcd9 	bl	8003d30 <_dbg_check_unlock_from_isr>
  _stats_stop_measure_crit_isr();
 800237e:	f001 faa7 	bl	80038d0 <_stats_stop_measure_crit_isr>
 8002382:	2300      	movs	r3, #0
 8002384:	f383 8811 	msr	BASEPRI, r3
 8002388:	e787      	b.n	800229a <Vector110+0xda>
 800238a:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800238c:	2b00      	cmp	r3, #0
 800238e:	d0a8      	beq.n	80022e2 <Vector110+0x122>
 8002390:	3004      	adds	r0, #4
 8002392:	2110      	movs	r1, #16
 8002394:	f000 febc 	bl	8003110 <chEvtBroadcastFlagsI>
 8002398:	e7a3      	b.n	80022e2 <Vector110+0x122>
 800239a:	6b82      	ldr	r2, [r0, #56]	; 0x38
 800239c:	2a00      	cmp	r2, #0
 800239e:	d0dc      	beq.n	800235a <Vector110+0x19a>
 80023a0:	3004      	adds	r0, #4
 80023a2:	2108      	movs	r1, #8
 80023a4:	f000 feb4 	bl	8003110 <chEvtBroadcastFlagsI>
    msg_t b;
    osalSysLockFromISR();
    b = oqGetI(&sdp->oqueue);
    if (b < Q_OK) {
      chnAddFlagsI(sdp, CHN_OUTPUT_EMPTY);
      u->CR1 = (cr1 & ~USART_CR1_TXEIE) | USART_CR1_TCIE;
 80023a8:	f64f 733f 	movw	r3, #65343	; 0xff3f
 80023ac:	ea09 0303 	and.w	r3, r9, r3
 80023b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80023b4:	60f3      	str	r3, [r6, #12]
 80023b6:	e7e0      	b.n	800237a <Vector110+0x1ba>
 80023b8:	20002d9c 	.word	0x20002d9c
 80023bc:	20002da0 	.word	0x20002da0
 80023c0:	20002da8 	.word	0x20002da8
 80023c4:	20002dcc 	.word	0x20002dcc
	...

080023d0 <spi_lld_serve_rx_interrupt.lto_priv.93>:
 */
static void spi_lld_serve_rx_interrupt(SPIDriver *spip, uint32_t flags) {

  /* DMA errors handling.*/
#if defined(STM32_SPI_DMA_ERROR_HOOK)
  if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0) {
 80023d0:	f011 0f0c 	tst.w	r1, #12
 * @brief   Shared end-of-rx service routine.
 *
 * @param[in] spip      pointer to the @p SPIDriver object
 * @param[in] flags     pre-shifted content of the ISR register
 */
static void spi_lld_serve_rx_interrupt(SPIDriver *spip, uint32_t flags) {
 80023d4:	b538      	push	{r3, r4, r5, lr}

  /* DMA errors handling.*/
#if defined(STM32_SPI_DMA_ERROR_HOOK)
  if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0) {
 80023d6:	d13a      	bne.n	800244e <spi_lld_serve_rx_interrupt.lto_priv.93+0x7e>
#else
  (void)flags;
#endif

  /* Stop everything.*/
  dmaStreamDisable(spip->dmatx);
 80023d8:	6a41      	ldr	r1, [r0, #36]	; 0x24
 80023da:	680b      	ldr	r3, [r1, #0]
 80023dc:	681a      	ldr	r2, [r3, #0]
 80023de:	f022 021f 	bic.w	r2, r2, #31
 80023e2:	601a      	str	r2, [r3, #0]
 80023e4:	681a      	ldr	r2, [r3, #0]
 80023e6:	07d4      	lsls	r4, r2, #31
 80023e8:	d4fc      	bmi.n	80023e4 <spi_lld_serve_rx_interrupt.lto_priv.93+0x14>
 80023ea:	7a0d      	ldrb	r5, [r1, #8]
  dmaStreamDisable(spip->dmarx);
 80023ec:	6a02      	ldr	r2, [r0, #32]
#else
  (void)flags;
#endif

  /* Stop everything.*/
  dmaStreamDisable(spip->dmatx);
 80023ee:	684c      	ldr	r4, [r1, #4]
  dmaStreamDisable(spip->dmarx);
 80023f0:	6813      	ldr	r3, [r2, #0]
#else
  (void)flags;
#endif

  /* Stop everything.*/
  dmaStreamDisable(spip->dmatx);
 80023f2:	213d      	movs	r1, #61	; 0x3d
 80023f4:	40a9      	lsls	r1, r5
 80023f6:	6021      	str	r1, [r4, #0]
  dmaStreamDisable(spip->dmarx);
 80023f8:	6819      	ldr	r1, [r3, #0]
 80023fa:	f021 011f 	bic.w	r1, r1, #31
 80023fe:	6019      	str	r1, [r3, #0]
 8002400:	6819      	ldr	r1, [r3, #0]
 8002402:	07c9      	lsls	r1, r1, #31
 8002404:	d4fc      	bmi.n	8002400 <spi_lld_serve_rx_interrupt.lto_priv.93+0x30>

  /* Portable SPI ISR code defined in the high level driver, note, it is
     a macro.*/
  _spi_isr_code(spip);
 8002406:	6843      	ldr	r3, [r0, #4]
  (void)flags;
#endif

  /* Stop everything.*/
  dmaStreamDisable(spip->dmatx);
  dmaStreamDisable(spip->dmarx);
 8002408:	6851      	ldr	r1, [r2, #4]
 800240a:	4604      	mov	r4, r0
 800240c:	7a10      	ldrb	r0, [r2, #8]

  /* Portable SPI ISR code defined in the high level driver, note, it is
     a macro.*/
  _spi_isr_code(spip);
 800240e:	681a      	ldr	r2, [r3, #0]
  (void)flags;
#endif

  /* Stop everything.*/
  dmaStreamDisable(spip->dmatx);
  dmaStreamDisable(spip->dmarx);
 8002410:	233d      	movs	r3, #61	; 0x3d
 8002412:	4083      	lsls	r3, r0
 8002414:	600b      	str	r3, [r1, #0]

  /* Portable SPI ISR code defined in the high level driver, note, it is
     a macro.*/
  _spi_isr_code(spip);
 8002416:	b1fa      	cbz	r2, 8002458 <spi_lld_serve_rx_interrupt.lto_priv.93+0x88>
 8002418:	2304      	movs	r3, #4
 800241a:	7023      	strb	r3, [r4, #0]
 800241c:	4620      	mov	r0, r4
 800241e:	4790      	blx	r2
 8002420:	7823      	ldrb	r3, [r4, #0]
 8002422:	2b04      	cmp	r3, #4
 8002424:	d018      	beq.n	8002458 <spi_lld_serve_rx_interrupt.lto_priv.93+0x88>
 8002426:	2320      	movs	r3, #32
 8002428:	f383 8811 	msr	BASEPRI, r3
 * @special
 */
static inline void chSysLockFromISR(void) {

  port_lock_from_isr();
  _stats_start_measure_crit_isr();
 800242c:	f001 fa68 	bl	8003900 <_stats_start_measure_crit_isr>
  _dbg_check_lock_from_isr();
 8002430:	f001 fc96 	bl	8003d60 <_dbg_check_lock_from_isr>
 *
 * @iclass
 */
static inline void osalThreadResumeI(thread_reference_t *trp, msg_t msg) {

  chThdResumeI(trp, msg);
 8002434:	f104 0008 	add.w	r0, r4, #8
 8002438:	2100      	movs	r1, #0
 800243a:	f001 fc09 	bl	8003c50 <chThdResumeI>
 *
 * @special
 */
static inline void chSysUnlockFromISR(void) {

  _dbg_check_unlock_from_isr();
 800243e:	f001 fc77 	bl	8003d30 <_dbg_check_unlock_from_isr>
  _stats_stop_measure_crit_isr();
 8002442:	f001 fa45 	bl	80038d0 <_stats_stop_measure_crit_isr>
 8002446:	2300      	movs	r3, #0
 8002448:	f383 8811 	msr	BASEPRI, r3
 800244c:	bd38      	pop	{r3, r4, r5, pc}
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800244e:	b672      	cpsid	i
 8002450:	4b03      	ldr	r3, [pc, #12]	; (8002460 <spi_lld_serve_rx_interrupt.lto_priv.93+0x90>)
 8002452:	4a04      	ldr	r2, [pc, #16]	; (8002464 <spi_lld_serve_rx_interrupt.lto_priv.93+0x94>)
 8002454:	62da      	str	r2, [r3, #44]	; 0x2c
 8002456:	e7fe      	b.n	8002456 <spi_lld_serve_rx_interrupt.lto_priv.93+0x86>
 8002458:	2302      	movs	r3, #2
 800245a:	7023      	strb	r3, [r4, #0]
 800245c:	e7e3      	b.n	8002426 <spi_lld_serve_rx_interrupt.lto_priv.93+0x56>
 800245e:	bf00      	nop
 8002460:	2000d220 	.word	0x2000d220
 8002464:	08006710 	.word	0x08006710
	...

08002470 <VectorC0>:
}

/**
 * @brief   I2C1 error interrupt handler.
 */
OSAL_IRQ_HANDLER(STM32_I2C1_ERROR_HANDLER) {
 8002470:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint16_t sr = I2CD1.i2c->SR1;
 8002472:	4c3d      	ldr	r4, [pc, #244]	; (8002568 <VectorC0+0xf8>)
 8002474:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002476:	695e      	ldr	r6, [r3, #20]

  OSAL_IRQ_PROLOGUE();
 8002478:	f001 f9f2 	bl	8003860 <_stats_increase_irq>

/**
 * @brief   I2C1 error interrupt handler.
 */
OSAL_IRQ_HANDLER(STM32_I2C1_ERROR_HANDLER) {
  uint16_t sr = I2CD1.i2c->SR1;
 800247c:	b2b5      	uxth	r5, r6

  OSAL_IRQ_PROLOGUE();
 800247e:	f001 fc3f 	bl	8003d00 <_dbg_check_enter_isr>
 * @notapi
 */
static void i2c_lld_serve_error_interrupt(I2CDriver *i2cp, uint16_t sr) {

  /* Clears interrupt flags just to be safe.*/
  dmaStreamDisable(i2cp->dmatx);
 8002482:	6b27      	ldr	r7, [r4, #48]	; 0x30
OSAL_IRQ_HANDLER(STM32_I2C1_ERROR_HANDLER) {
  uint16_t sr = I2CD1.i2c->SR1;

  OSAL_IRQ_PROLOGUE();

  I2CD1.i2c->SR1 = ~(sr & I2C_ERROR_MASK);
 8002484:	6b61      	ldr	r1, [r4, #52]	; 0x34
 * @notapi
 */
static void i2c_lld_serve_error_interrupt(I2CDriver *i2cp, uint16_t sr) {

  /* Clears interrupt flags just to be safe.*/
  dmaStreamDisable(i2cp->dmatx);
 8002486:	683a      	ldr	r2, [r7, #0]
OSAL_IRQ_HANDLER(STM32_I2C1_ERROR_HANDLER) {
  uint16_t sr = I2CD1.i2c->SR1;

  OSAL_IRQ_PROLOGUE();

  I2CD1.i2c->SR1 = ~(sr & I2C_ERROR_MASK);
 8002488:	f405 435f 	and.w	r3, r5, #57088	; 0xdf00
 800248c:	43db      	mvns	r3, r3
 800248e:	614b      	str	r3, [r1, #20]
 * @notapi
 */
static void i2c_lld_serve_error_interrupt(I2CDriver *i2cp, uint16_t sr) {

  /* Clears interrupt flags just to be safe.*/
  dmaStreamDisable(i2cp->dmatx);
 8002490:	6813      	ldr	r3, [r2, #0]
 8002492:	f023 031f 	bic.w	r3, r3, #31
 8002496:	6013      	str	r3, [r2, #0]
 8002498:	6813      	ldr	r3, [r2, #0]
 800249a:	07d8      	lsls	r0, r3, #31
 800249c:	d4fc      	bmi.n	8002498 <VectorC0+0x28>
 800249e:	f897 e008 	ldrb.w	lr, [r7, #8]
  dmaStreamDisable(i2cp->dmarx);
 80024a2:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 * @notapi
 */
static void i2c_lld_serve_error_interrupt(I2CDriver *i2cp, uint16_t sr) {

  /* Clears interrupt flags just to be safe.*/
  dmaStreamDisable(i2cp->dmatx);
 80024a4:	687f      	ldr	r7, [r7, #4]
  dmaStreamDisable(i2cp->dmarx);
 80024a6:	6802      	ldr	r2, [r0, #0]
 * @notapi
 */
static void i2c_lld_serve_error_interrupt(I2CDriver *i2cp, uint16_t sr) {

  /* Clears interrupt flags just to be safe.*/
  dmaStreamDisable(i2cp->dmatx);
 80024a8:	233d      	movs	r3, #61	; 0x3d
 80024aa:	fa03 f30e 	lsl.w	r3, r3, lr
 80024ae:	603b      	str	r3, [r7, #0]
  dmaStreamDisable(i2cp->dmarx);
 80024b0:	6813      	ldr	r3, [r2, #0]
 80024b2:	f023 031f 	bic.w	r3, r3, #31
 80024b6:	6013      	str	r3, [r2, #0]
 80024b8:	6813      	ldr	r3, [r2, #0]
 80024ba:	f013 0301 	ands.w	r3, r3, #1
 80024be:	d1fb      	bne.n	80024b8 <VectorC0+0x48>
 80024c0:	7a07      	ldrb	r7, [r0, #8]
 80024c2:	6840      	ldr	r0, [r0, #4]
 80024c4:	223d      	movs	r2, #61	; 0x3d
 80024c6:	40ba      	lsls	r2, r7
 80024c8:	6002      	str	r2, [r0, #0]

  i2cp->errors = I2C_NO_ERROR;

  if (sr & I2C_SR1_BERR)                            /* Bus error.           */
 80024ca:	05ea      	lsls	r2, r5, #23
    i2cp->errors |= I2C_BUS_ERROR;
 80024cc:	bf48      	it	mi
 80024ce:	2301      	movmi	r3, #1

  if (sr & I2C_SR1_ARLO)                            /* Arbitration lost.    */
 80024d0:	05af      	lsls	r7, r5, #22
  dmaStreamDisable(i2cp->dmarx);

  i2cp->errors = I2C_NO_ERROR;

  if (sr & I2C_SR1_BERR)                            /* Bus error.           */
    i2cp->errors |= I2C_BUS_ERROR;
 80024d2:	60a3      	str	r3, [r4, #8]

  if (sr & I2C_SR1_ARLO)                            /* Arbitration lost.    */
    i2cp->errors |= I2C_ARBITRATION_LOST;
 80024d4:	bf44      	itt	mi
 80024d6:	f043 0302 	orrmi.w	r3, r3, #2
 80024da:	60a3      	strmi	r3, [r4, #8]

  if (sr & I2C_SR1_AF) {                            /* Acknowledge fail.    */
 80024dc:	0568      	lsls	r0, r5, #21
 80024de:	d50a      	bpl.n	80024f6 <VectorC0+0x86>
    i2cp->i2c->CR2 &= ~I2C_CR2_ITEVTEN;
 80024e0:	684a      	ldr	r2, [r1, #4]
 80024e2:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80024e6:	604a      	str	r2, [r1, #4]
    i2cp->i2c->CR1 |= I2C_CR1_STOP;                 /* Setting stop bit.    */
 80024e8:	680a      	ldr	r2, [r1, #0]
    i2cp->errors |= I2C_ACK_FAILURE;
 80024ea:	f043 0304 	orr.w	r3, r3, #4
  if (sr & I2C_SR1_ARLO)                            /* Arbitration lost.    */
    i2cp->errors |= I2C_ARBITRATION_LOST;

  if (sr & I2C_SR1_AF) {                            /* Acknowledge fail.    */
    i2cp->i2c->CR2 &= ~I2C_CR2_ITEVTEN;
    i2cp->i2c->CR1 |= I2C_CR1_STOP;                 /* Setting stop bit.    */
 80024ee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80024f2:	600a      	str	r2, [r1, #0]
    i2cp->errors |= I2C_ACK_FAILURE;
 80024f4:	60a3      	str	r3, [r4, #8]
  }

  if (sr & I2C_SR1_OVR)                             /* Overrun.             */
 80024f6:	052a      	lsls	r2, r5, #20
    i2cp->errors |= I2C_OVERRUN;
 80024f8:	bf44      	itt	mi
 80024fa:	f043 0308 	orrmi.w	r3, r3, #8
 80024fe:	60a3      	strmi	r3, [r4, #8]

  if (sr & I2C_SR1_TIMEOUT)                         /* SMBus Timeout.       */
 8002500:	046f      	lsls	r7, r5, #17
    i2cp->errors |= I2C_TIMEOUT;
 8002502:	bf44      	itt	mi
 8002504:	f043 0320 	orrmi.w	r3, r3, #32
 8002508:	60a3      	strmi	r3, [r4, #8]

  if (sr & I2C_SR1_PECERR)                          /* PEC error.           */
 800250a:	04e8      	lsls	r0, r5, #19
 800250c:	d51d      	bpl.n	800254a <VectorC0+0xda>
    i2cp->errors |= I2C_PEC_ERROR;
 800250e:	f043 0310 	orr.w	r3, r3, #16

  if (sr & I2C_SR1_SMBALERT)                        /* SMBus alert.         */
 8002512:	0431      	lsls	r1, r6, #16

  if (sr & I2C_SR1_TIMEOUT)                         /* SMBus Timeout.       */
    i2cp->errors |= I2C_TIMEOUT;

  if (sr & I2C_SR1_PECERR)                          /* PEC error.           */
    i2cp->errors |= I2C_PEC_ERROR;
 8002514:	60a3      	str	r3, [r4, #8]

  if (sr & I2C_SR1_SMBALERT)                        /* SMBus alert.         */
 8002516:	d422      	bmi.n	800255e <VectorC0+0xee>

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 8002518:	2320      	movs	r3, #32
 800251a:	f383 8811 	msr	BASEPRI, r3
 * @special
 */
static inline void chSysLockFromISR(void) {

  port_lock_from_isr();
  _stats_start_measure_crit_isr();
 800251e:	f001 f9ef 	bl	8003900 <_stats_start_measure_crit_isr>
  _dbg_check_lock_from_isr();
 8002522:	f001 fc1d 	bl	8003d60 <_dbg_check_lock_from_isr>
 8002526:	4811      	ldr	r0, [pc, #68]	; (800256c <VectorC0+0xfc>)
 8002528:	f06f 0101 	mvn.w	r1, #1
 800252c:	f001 fb90 	bl	8003c50 <chThdResumeI>
 *
 * @special
 */
static inline void chSysUnlockFromISR(void) {

  _dbg_check_unlock_from_isr();
 8002530:	f001 fbfe 	bl	8003d30 <_dbg_check_unlock_from_isr>
  _stats_stop_measure_crit_isr();
 8002534:	f001 f9cc 	bl	80038d0 <_stats_stop_measure_crit_isr>
 8002538:	2300      	movs	r3, #0
 800253a:	f383 8811 	msr	BASEPRI, r3
  OSAL_IRQ_PROLOGUE();

  I2CD1.i2c->SR1 = ~(sr & I2C_ERROR_MASK);
  i2c_lld_serve_error_interrupt(&I2CD1, sr);

  OSAL_IRQ_EPILOGUE();
 800253e:	f001 fbc7 	bl	8003cd0 <_dbg_check_leave_isr>
}
 8002542:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  OSAL_IRQ_PROLOGUE();

  I2CD1.i2c->SR1 = ~(sr & I2C_ERROR_MASK);
  i2c_lld_serve_error_interrupt(&I2CD1, sr);

  OSAL_IRQ_EPILOGUE();
 8002546:	f000 bbab 	b.w	8002ca0 <_port_irq_epilogue>
    i2cp->errors |= I2C_TIMEOUT;

  if (sr & I2C_SR1_PECERR)                          /* PEC error.           */
    i2cp->errors |= I2C_PEC_ERROR;

  if (sr & I2C_SR1_SMBALERT)                        /* SMBus alert.         */
 800254a:	0432      	lsls	r2, r6, #16
 800254c:	d407      	bmi.n	800255e <VectorC0+0xee>
    i2cp->errors |= I2C_SMB_ALERT;

  /* If some error has been identified then sends wakes the waiting thread.*/
  if (i2cp->errors != I2C_NO_ERROR)
 800254e:	2b00      	cmp	r3, #0
 8002550:	d1e2      	bne.n	8002518 <VectorC0+0xa8>
  OSAL_IRQ_PROLOGUE();

  I2CD1.i2c->SR1 = ~(sr & I2C_ERROR_MASK);
  i2c_lld_serve_error_interrupt(&I2CD1, sr);

  OSAL_IRQ_EPILOGUE();
 8002552:	f001 fbbd 	bl	8003cd0 <_dbg_check_leave_isr>
}
 8002556:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  OSAL_IRQ_PROLOGUE();

  I2CD1.i2c->SR1 = ~(sr & I2C_ERROR_MASK);
  i2c_lld_serve_error_interrupt(&I2CD1, sr);

  OSAL_IRQ_EPILOGUE();
 800255a:	f000 bba1 	b.w	8002ca0 <_port_irq_epilogue>

  if (sr & I2C_SR1_PECERR)                          /* PEC error.           */
    i2cp->errors |= I2C_PEC_ERROR;

  if (sr & I2C_SR1_SMBALERT)                        /* SMBus alert.         */
    i2cp->errors |= I2C_SMB_ALERT;
 800255e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002562:	60a3      	str	r3, [r4, #8]
 8002564:	e7d8      	b.n	8002518 <VectorC0+0xa8>
 8002566:	bf00      	nop
 8002568:	2000dbe8 	.word	0x2000dbe8
 800256c:	2000dc04 	.word	0x2000dc04

08002570 <VectorBC>:
/**
 * @brief   I2C1 event interrupt handler.
 *
 * @notapi
 */
OSAL_IRQ_HANDLER(STM32_I2C1_EVENT_HANDLER) {
 8002570:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 * @param[in] i2cp      pointer to the @p I2CDriver object
 *
 * @notapi
 */
static void i2c_lld_serve_event_interrupt(I2CDriver *i2cp) {
  I2C_TypeDef *dp = i2cp->i2c;
 8002572:	4d42      	ldr	r5, [pc, #264]	; (800267c <VectorBC+0x10c>)
 *
 * @notapi
 */
OSAL_IRQ_HANDLER(STM32_I2C1_EVENT_HANDLER) {

  OSAL_IRQ_PROLOGUE();
 8002574:	f001 f974 	bl	8003860 <_stats_increase_irq>
 8002578:	f001 fbc2 	bl	8003d00 <_dbg_check_enter_isr>
 * @param[in] i2cp      pointer to the @p I2CDriver object
 *
 * @notapi
 */
static void i2c_lld_serve_event_interrupt(I2CDriver *i2cp) {
  I2C_TypeDef *dp = i2cp->i2c;
 800257c:	6b6c      	ldr	r4, [r5, #52]	; 0x34
  uint32_t event = dp->SR1;

  /* Interrupts are disabled just before dmaStreamEnable() because there
     is no need of interrupts until next transaction begin. All the work is
     done by the DMA.*/
  switch (I2C_EV_MASK & (event | (regSR2 << 16))) {
 800257e:	4a40      	ldr	r2, [pc, #256]	; (8002680 <VectorBC+0x110>)
 *
 * @notapi
 */
static void i2c_lld_serve_event_interrupt(I2CDriver *i2cp) {
  I2C_TypeDef *dp = i2cp->i2c;
  uint32_t regSR2 = dp->SR2;
 8002580:	69a3      	ldr	r3, [r4, #24]
  uint32_t event = dp->SR1;
 8002582:	6966      	ldr	r6, [r4, #20]

  /* Interrupts are disabled just before dmaStreamEnable() because there
     is no need of interrupts until next transaction begin. All the work is
     done by the DMA.*/
  switch (I2C_EV_MASK & (event | (regSR2 << 16))) {
 8002584:	ea46 4303 	orr.w	r3, r6, r3, lsl #16
 8002588:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800258c:	4293      	cmp	r3, r2
 800258e:	d050      	beq.n	8002632 <VectorBC+0xc2>
 8002590:	d820      	bhi.n	80025d4 <VectorBC+0x64>
 8002592:	3a07      	subs	r2, #7
 8002594:	4293      	cmp	r3, r2
 8002596:	d040      	beq.n	800261a <VectorBC+0xaa>
 8002598:	3201      	adds	r2, #1
 800259a:	4293      	cmp	r3, r2
 800259c:	d110      	bne.n	80025c0 <VectorBC+0x50>
  case I2C_EV9_MASTER_ADD10:
    /* Set second addr byte (10-bit addressing)*/
    dp->DR = (0xFF & (i2cp->addr >> 1));
    break;
  case I2C_EV6_MASTER_REC_MODE_SELECTED:
    dp->CR2 &= ~I2C_CR2_ITEVTEN;
 800259e:	6862      	ldr	r2, [r4, #4]
    dmaStreamEnable(i2cp->dmarx);
 80025a0:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
  case I2C_EV9_MASTER_ADD10:
    /* Set second addr byte (10-bit addressing)*/
    dp->DR = (0xFF & (i2cp->addr >> 1));
    break;
  case I2C_EV6_MASTER_REC_MODE_SELECTED:
    dp->CR2 &= ~I2C_CR2_ITEVTEN;
 80025a2:	f422 7200 	bic.w	r2, r2, #512	; 0x200
    dmaStreamEnable(i2cp->dmarx);
 80025a6:	681b      	ldr	r3, [r3, #0]
  case I2C_EV9_MASTER_ADD10:
    /* Set second addr byte (10-bit addressing)*/
    dp->DR = (0xFF & (i2cp->addr >> 1));
    break;
  case I2C_EV6_MASTER_REC_MODE_SELECTED:
    dp->CR2 &= ~I2C_CR2_ITEVTEN;
 80025a8:	6062      	str	r2, [r4, #4]
    dmaStreamEnable(i2cp->dmarx);
 80025aa:	681a      	ldr	r2, [r3, #0]
 80025ac:	f042 0201 	orr.w	r2, r2, #1
 80025b0:	601a      	str	r2, [r3, #0]
    dp->CR2 |= I2C_CR2_LAST;                 /* Needed in receiver mode. */
 80025b2:	6862      	ldr	r2, [r4, #4]
 80025b4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80025b8:	6062      	str	r2, [r4, #4]
    if (dmaStreamGetTransactionSize(i2cp->dmarx) < 2)
 80025ba:	685b      	ldr	r3, [r3, #4]
 80025bc:	2b01      	cmp	r3, #1
 80025be:	d958      	bls.n	8002672 <VectorBC+0x102>
    break;
  default:
    break;
  }
  /* Clear ADDR flag. */
  if (event & (I2C_SR1_ADDR | I2C_SR1_ADD10))
 80025c0:	f016 0f0a 	tst.w	r6, #10
    (void)dp->SR2;
 80025c4:	bf18      	it	ne
 80025c6:	69a3      	ldrne	r3, [r4, #24]

  OSAL_IRQ_PROLOGUE();

  i2c_lld_serve_event_interrupt(&I2CD1);

  OSAL_IRQ_EPILOGUE();
 80025c8:	f001 fb82 	bl	8003cd0 <_dbg_check_leave_isr>
}
 80025cc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}

  OSAL_IRQ_PROLOGUE();

  i2c_lld_serve_event_interrupt(&I2CD1);

  OSAL_IRQ_EPILOGUE();
 80025d0:	f000 bb66 	b.w	8002ca0 <_port_irq_epilogue>
  uint32_t event = dp->SR1;

  /* Interrupts are disabled just before dmaStreamEnable() because there
     is no need of interrupts until next transaction begin. All the work is
     done by the DMA.*/
  switch (I2C_EV_MASK & (event | (regSR2 << 16))) {
 80025d4:	4a2b      	ldr	r2, [pc, #172]	; (8002684 <VectorBC+0x114>)
 80025d6:	4293      	cmp	r3, r2
 80025d8:	d014      	beq.n	8002604 <VectorBC+0x94>
 80025da:	3202      	adds	r2, #2
 80025dc:	4293      	cmp	r3, r2
 80025de:	d1ef      	bne.n	80025c0 <VectorBC+0x50>
    dp->CR2 &= ~I2C_CR2_ITEVTEN;
    dmaStreamEnable(i2cp->dmatx);
    break;
  case I2C_EV8_2_MASTER_BYTE_TRANSMITTED:
    /* Catches BTF event after the end of transmission.*/
    if (dmaStreamGetTransactionSize(i2cp->dmarx) > 0) {
 80025e0:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	685f      	ldr	r7, [r3, #4]
 80025e6:	b34f      	cbz	r7, 800263c <VectorBC+0xcc>
      /* Starts "read after write" operation, LSB = 1 -> receive.*/
      i2cp->addr |= 0x01;
 80025e8:	8c2a      	ldrh	r2, [r5, #32]
      dp->CR1 |= I2C_CR1_START | I2C_CR1_ACK;
 80025ea:	6823      	ldr	r3, [r4, #0]
    break;
  case I2C_EV8_2_MASTER_BYTE_TRANSMITTED:
    /* Catches BTF event after the end of transmission.*/
    if (dmaStreamGetTransactionSize(i2cp->dmarx) > 0) {
      /* Starts "read after write" operation, LSB = 1 -> receive.*/
      i2cp->addr |= 0x01;
 80025ec:	f042 0201 	orr.w	r2, r2, #1
      dp->CR1 |= I2C_CR1_START | I2C_CR1_ACK;
 80025f0:	f443 63a0 	orr.w	r3, r3, #1280	; 0x500
    break;
  case I2C_EV8_2_MASTER_BYTE_TRANSMITTED:
    /* Catches BTF event after the end of transmission.*/
    if (dmaStreamGetTransactionSize(i2cp->dmarx) > 0) {
      /* Starts "read after write" operation, LSB = 1 -> receive.*/
      i2cp->addr |= 0x01;
 80025f4:	842a      	strh	r2, [r5, #32]
      dp->CR1 |= I2C_CR1_START | I2C_CR1_ACK;
 80025f6:	6023      	str	r3, [r4, #0]

  OSAL_IRQ_PROLOGUE();

  i2c_lld_serve_event_interrupt(&I2CD1);

  OSAL_IRQ_EPILOGUE();
 80025f8:	f001 fb6a 	bl	8003cd0 <_dbg_check_leave_isr>
}
 80025fc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}

  OSAL_IRQ_PROLOGUE();

  i2c_lld_serve_event_interrupt(&I2CD1);

  OSAL_IRQ_EPILOGUE();
 8002600:	f000 bb4e 	b.w	8002ca0 <_port_irq_epilogue>
    dp->CR2 |= I2C_CR2_LAST;                 /* Needed in receiver mode. */
    if (dmaStreamGetTransactionSize(i2cp->dmarx) < 2)
      dp->CR1 &= ~I2C_CR1_ACK;
    break;
  case I2C_EV6_MASTER_TRA_MODE_SELECTED:
    dp->CR2 &= ~I2C_CR2_ITEVTEN;
 8002604:	6863      	ldr	r3, [r4, #4]
    dmaStreamEnable(i2cp->dmatx);
 8002606:	6b2a      	ldr	r2, [r5, #48]	; 0x30
    dp->CR2 |= I2C_CR2_LAST;                 /* Needed in receiver mode. */
    if (dmaStreamGetTransactionSize(i2cp->dmarx) < 2)
      dp->CR1 &= ~I2C_CR1_ACK;
    break;
  case I2C_EV6_MASTER_TRA_MODE_SELECTED:
    dp->CR2 &= ~I2C_CR2_ITEVTEN;
 8002608:	f423 7300 	bic.w	r3, r3, #512	; 0x200
    dmaStreamEnable(i2cp->dmatx);
 800260c:	6812      	ldr	r2, [r2, #0]
    dp->CR2 |= I2C_CR2_LAST;                 /* Needed in receiver mode. */
    if (dmaStreamGetTransactionSize(i2cp->dmarx) < 2)
      dp->CR1 &= ~I2C_CR1_ACK;
    break;
  case I2C_EV6_MASTER_TRA_MODE_SELECTED:
    dp->CR2 &= ~I2C_CR2_ITEVTEN;
 800260e:	6063      	str	r3, [r4, #4]
    dmaStreamEnable(i2cp->dmatx);
 8002610:	6813      	ldr	r3, [r2, #0]
 8002612:	f043 0301 	orr.w	r3, r3, #1
 8002616:	6013      	str	r3, [r2, #0]
 8002618:	e7d2      	b.n	80025c0 <VectorBC+0x50>
  /* Interrupts are disabled just before dmaStreamEnable() because there
     is no need of interrupts until next transaction begin. All the work is
     done by the DMA.*/
  switch (I2C_EV_MASK & (event | (regSR2 << 16))) {
  case I2C_EV5_MASTER_MODE_SELECT:
    if ((i2cp->addr >> 8) > 0) { 
 800261a:	8c2b      	ldrh	r3, [r5, #32]
 800261c:	0a1a      	lsrs	r2, r3, #8
 800261e:	d00b      	beq.n	8002638 <VectorBC+0xc8>
      /* 10-bit address: 1 1 1 1 0 X X R/W */
      dp->DR = 0xF0 | (0x6 & (i2cp->addr >> 8)) | (0x1 & i2cp->addr);
 8002620:	f003 0301 	and.w	r3, r3, #1
 8002624:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 8002628:	f002 0206 	and.w	r2, r2, #6
 800262c:	4313      	orrs	r3, r2
 800262e:	6123      	str	r3, [r4, #16]
 8002630:	e7c6      	b.n	80025c0 <VectorBC+0x50>
      dp->DR = i2cp->addr;
    }
    break;
  case I2C_EV9_MASTER_ADD10:
    /* Set second addr byte (10-bit addressing)*/
    dp->DR = (0xFF & (i2cp->addr >> 1));
 8002632:	8c2b      	ldrh	r3, [r5, #32]
 8002634:	f3c3 0347 	ubfx	r3, r3, #1, #8
 8002638:	6123      	str	r3, [r4, #16]
 800263a:	e7c1      	b.n	80025c0 <VectorBC+0x50>
      /* Starts "read after write" operation, LSB = 1 -> receive.*/
      i2cp->addr |= 0x01;
      dp->CR1 |= I2C_CR1_START | I2C_CR1_ACK;
      return;
    }
    dp->CR2 &= ~I2C_CR2_ITEVTEN;
 800263c:	6863      	ldr	r3, [r4, #4]
 800263e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002642:	6063      	str	r3, [r4, #4]
    dp->CR1 |= I2C_CR1_STOP;
 8002644:	6823      	ldr	r3, [r4, #0]
 8002646:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800264a:	6023      	str	r3, [r4, #0]
 800264c:	2320      	movs	r3, #32
 800264e:	f383 8811 	msr	BASEPRI, r3
 * @special
 */
static inline void chSysLockFromISR(void) {

  port_lock_from_isr();
  _stats_start_measure_crit_isr();
 8002652:	f001 f955 	bl	8003900 <_stats_start_measure_crit_isr>
  _dbg_check_lock_from_isr();
 8002656:	f001 fb83 	bl	8003d60 <_dbg_check_lock_from_isr>
 800265a:	f105 001c 	add.w	r0, r5, #28
 800265e:	4639      	mov	r1, r7
 8002660:	f001 faf6 	bl	8003c50 <chThdResumeI>
 *
 * @special
 */
static inline void chSysUnlockFromISR(void) {

  _dbg_check_unlock_from_isr();
 8002664:	f001 fb64 	bl	8003d30 <_dbg_check_unlock_from_isr>
  _stats_stop_measure_crit_isr();
 8002668:	f001 f932 	bl	80038d0 <_stats_stop_measure_crit_isr>
 800266c:	f387 8811 	msr	BASEPRI, r7
 8002670:	e7a6      	b.n	80025c0 <VectorBC+0x50>
  case I2C_EV6_MASTER_REC_MODE_SELECTED:
    dp->CR2 &= ~I2C_CR2_ITEVTEN;
    dmaStreamEnable(i2cp->dmarx);
    dp->CR2 |= I2C_CR2_LAST;                 /* Needed in receiver mode. */
    if (dmaStreamGetTransactionSize(i2cp->dmarx) < 2)
      dp->CR1 &= ~I2C_CR1_ACK;
 8002672:	6823      	ldr	r3, [r4, #0]
 8002674:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002678:	6023      	str	r3, [r4, #0]
 800267a:	e7a1      	b.n	80025c0 <VectorBC+0x50>
 800267c:	2000dbe8 	.word	0x2000dbe8
 8002680:	00030008 	.word	0x00030008
 8002684:	00070082 	.word	0x00070082
	...

08002690 <i2c_lld_serve_rx_end_irq.lto_priv.96>:
static void i2c_lld_serve_rx_end_irq(I2CDriver *i2cp, uint32_t flags) {
  I2C_TypeDef *dp = i2cp->i2c;

  /* DMA errors handling.*/
#if defined(STM32_I2C_DMA_ERROR_HOOK)
  if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0) {
 8002690:	f011 0f0c 	tst.w	r1, #12
 * @param[in] flags     pre-shifted content of the ISR register
 *
 * @notapi
 */
static void i2c_lld_serve_rx_end_irq(I2CDriver *i2cp, uint32_t flags) {
  I2C_TypeDef *dp = i2cp->i2c;
 8002694:	6b43      	ldr	r3, [r0, #52]	; 0x34

  /* DMA errors handling.*/
#if defined(STM32_I2C_DMA_ERROR_HOOK)
  if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0) {
 8002696:	d12f      	bne.n	80026f8 <i2c_lld_serve_rx_end_irq.lto_priv.96+0x68>
 * @param[in] i2cp      pointer to the @p I2CDriver object
 * @param[in] flags     pre-shifted content of the ISR register
 *
 * @notapi
 */
static void i2c_lld_serve_rx_end_irq(I2CDriver *i2cp, uint32_t flags) {
 8002698:	b570      	push	{r4, r5, r6, lr}
  }
#else
  (void)flags;
#endif

  dmaStreamDisable(i2cp->dmarx);
 800269a:	6ac5      	ldr	r5, [r0, #44]	; 0x2c
 800269c:	6829      	ldr	r1, [r5, #0]
 800269e:	680a      	ldr	r2, [r1, #0]
 80026a0:	f022 021f 	bic.w	r2, r2, #31
 80026a4:	600a      	str	r2, [r1, #0]
 80026a6:	680a      	ldr	r2, [r1, #0]
 80026a8:	f012 0401 	ands.w	r4, r2, #1
 80026ac:	d1fb      	bne.n	80026a6 <i2c_lld_serve_rx_end_irq.lto_priv.96+0x16>
 80026ae:	4606      	mov	r6, r0
 80026b0:	7a28      	ldrb	r0, [r5, #8]
 80026b2:	6869      	ldr	r1, [r5, #4]
 80026b4:	223d      	movs	r2, #61	; 0x3d
 80026b6:	4082      	lsls	r2, r0
 80026b8:	600a      	str	r2, [r1, #0]

  dp->CR2 &= ~I2C_CR2_LAST;
 80026ba:	685a      	ldr	r2, [r3, #4]
 80026bc:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80026c0:	605a      	str	r2, [r3, #4]
  dp->CR1 &= ~I2C_CR1_ACK;
 80026c2:	681a      	ldr	r2, [r3, #0]
 80026c4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80026c8:	601a      	str	r2, [r3, #0]
  dp->CR1 |= I2C_CR1_STOP;
 80026ca:	681a      	ldr	r2, [r3, #0]
 80026cc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80026d0:	601a      	str	r2, [r3, #0]
 80026d2:	2320      	movs	r3, #32
 80026d4:	f383 8811 	msr	BASEPRI, r3
 * @special
 */
static inline void chSysLockFromISR(void) {

  port_lock_from_isr();
  _stats_start_measure_crit_isr();
 80026d8:	f001 f912 	bl	8003900 <_stats_start_measure_crit_isr>
  _dbg_check_lock_from_isr();
 80026dc:	f001 fb40 	bl	8003d60 <_dbg_check_lock_from_isr>
 80026e0:	f106 001c 	add.w	r0, r6, #28
 80026e4:	4621      	mov	r1, r4
 80026e6:	f001 fab3 	bl	8003c50 <chThdResumeI>
 *
 * @special
 */
static inline void chSysUnlockFromISR(void) {

  _dbg_check_unlock_from_isr();
 80026ea:	f001 fb21 	bl	8003d30 <_dbg_check_unlock_from_isr>
  _stats_stop_measure_crit_isr();
 80026ee:	f001 f8ef 	bl	80038d0 <_stats_stop_measure_crit_isr>
 80026f2:	f384 8811 	msr	BASEPRI, r4
 80026f6:	bd70      	pop	{r4, r5, r6, pc}
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80026f8:	b672      	cpsid	i
 80026fa:	4b02      	ldr	r3, [pc, #8]	; (8002704 <i2c_lld_serve_rx_end_irq.lto_priv.96+0x74>)
 80026fc:	4a02      	ldr	r2, [pc, #8]	; (8002708 <i2c_lld_serve_rx_end_irq.lto_priv.96+0x78>)
 80026fe:	62da      	str	r2, [r3, #44]	; 0x2c
 8002700:	e7fe      	b.n	8002700 <i2c_lld_serve_rx_end_irq.lto_priv.96+0x70>
 8002702:	bf00      	nop
 8002704:	2000d220 	.word	0x2000d220
 8002708:	08006710 	.word	0x08006710
 800270c:	00000000 	.word	0x00000000

08002710 <Vector108>:
 * @brief   TIM2 interrupt handler.
 * @details This interrupt is used for system tick in free running mode.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(ST_HANDLER) {
 8002710:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  OSAL_IRQ_PROLOGUE();

  /* Note, under rare circumstances an interrupt can remain latched even if
     the timer SR register has been cleared, in those cases the interrupt
     is simply ignored.*/
  if ((STM32_ST_TIM->SR & TIM_SR_CC1IF) != 0U) {
 8002714:	4e38      	ldr	r6, [pc, #224]	; (80027f8 <Vector108+0xe8>)
 *
 * @isr
 */
OSAL_IRQ_HANDLER(ST_HANDLER) {

  OSAL_IRQ_PROLOGUE();
 8002716:	f001 f8a3 	bl	8003860 <_stats_increase_irq>
 800271a:	f001 faf1 	bl	8003d00 <_dbg_check_enter_isr>

  /* Note, under rare circumstances an interrupt can remain latched even if
     the timer SR register has been cleared, in those cases the interrupt
     is simply ignored.*/
  if ((STM32_ST_TIM->SR & TIM_SR_CC1IF) != 0U) {
 800271e:	6933      	ldr	r3, [r6, #16]
 8002720:	079b      	lsls	r3, r3, #30
 8002722:	d405      	bmi.n	8002730 <Vector108+0x20>
    osalSysLockFromISR();
    osalOsTimerHandlerI();
    osalSysUnlockFromISR();
  }

  OSAL_IRQ_EPILOGUE();
 8002724:	f001 fad4 	bl	8003cd0 <_dbg_check_leave_isr>
}
 8002728:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    osalSysLockFromISR();
    osalOsTimerHandlerI();
    osalSysUnlockFromISR();
  }

  OSAL_IRQ_EPILOGUE();
 800272c:	f000 bab8 	b.w	8002ca0 <_port_irq_epilogue>

  /* Note, under rare circumstances an interrupt can remain latched even if
     the timer SR register has been cleared, in those cases the interrupt
     is simply ignored.*/
  if ((STM32_ST_TIM->SR & TIM_SR_CC1IF) != 0U) {
    STM32_ST_TIM->SR = 0U;
 8002730:	2700      	movs	r7, #0
 8002732:	6137      	str	r7, [r6, #16]

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 8002734:	f04f 0920 	mov.w	r9, #32
 8002738:	f389 8811 	msr	BASEPRI, r9
#else /* CH_CFG_ST_TIMEDELTA > 0 */
  virtual_timer_t *vtp;
  systime_t now, delta;

  /* First timer to be processed.*/
  vtp = ch.vtlist.vt_next;
 800273c:	4d2f      	ldr	r5, [pc, #188]	; (80027fc <Vector108+0xec>)
 * @special
 */
static inline void chSysLockFromISR(void) {

  port_lock_from_isr();
  _stats_start_measure_crit_isr();
 800273e:	f001 f8df 	bl	8003900 <_stats_start_measure_crit_isr>
  _dbg_check_lock_from_isr();
 8002742:	f001 fb0d 	bl	8003d60 <_dbg_check_lock_from_isr>
 *
 * @iclass
 */
void chSysTimerHandlerI(void) {

  chDbgCheckClassI();
 8002746:	f001 f97b 	bl	8003a40 <chDbgCheckClassI>
 *
 * @iclass
 */
static inline void chVTDoTickI(void) {

  chDbgCheckClassI();
 800274a:	f001 f979 	bl	8003a40 <chDbgCheckClassI>
#else /* CH_CFG_ST_TIMEDELTA > 0 */
  virtual_timer_t *vtp;
  systime_t now, delta;

  /* First timer to be processed.*/
  vtp = ch.vtlist.vt_next;
 800274e:	69ec      	ldr	r4, [r5, #28]
 8002750:	6a72      	ldr	r2, [r6, #36]	; 0x24

  /* All timers within the time window are triggered and removed,
     note that the loop is stopped by the timers header having
     "ch.vtlist.vt_delta == (systime_t)-1" which is greater than
     all deltas.*/
  while (vtp->vt_delta <= (systime_t)(now - ch.vtlist.vt_lasttime)) {
 8002752:	6aa9      	ldr	r1, [r5, #40]	; 0x28
 8002754:	68a3      	ldr	r3, [r4, #8]
 8002756:	1a50      	subs	r0, r2, r1
 8002758:	4298      	cmp	r0, r3
 800275a:	bf38      	it	cc
 800275c:	f105 061c 	addcc.w	r6, r5, #28
 8002760:	d325      	bcc.n	80027ae <Vector108+0x9e>
    ch.vtlist.vt_lasttime += vtp->vt_delta;

    vtp->vt_next->vt_prev = (virtual_timer_t *)&ch.vtlist;
    ch.vtlist.vt_next = vtp->vt_next;
    fn = vtp->vt_func;
    vtp->vt_func = NULL;
 8002762:	46b8      	mov	r8, r7
 *
 * @notapi
 */
static inline void st_lld_stop_alarm(void) {

  STM32_ST_TIM->DIER = 0;
 8002764:	4637      	mov	r7, r6
 8002766:	f105 061c 	add.w	r6, r5, #28
    vtfunc_t fn;

    /* The "last time" becomes this timer's expiration time.*/
    ch.vtlist.vt_lasttime += vtp->vt_delta;

    vtp->vt_next->vt_prev = (virtual_timer_t *)&ch.vtlist;
 800276a:	6822      	ldr	r2, [r4, #0]
    ch.vtlist.vt_next = vtp->vt_next;
    fn = vtp->vt_func;
 800276c:	f8d4 a00c 	ldr.w	sl, [r4, #12]
     all deltas.*/
  while (vtp->vt_delta <= (systime_t)(now - ch.vtlist.vt_lasttime)) {
    vtfunc_t fn;

    /* The "last time" becomes this timer's expiration time.*/
    ch.vtlist.vt_lasttime += vtp->vt_delta;
 8002770:	440b      	add	r3, r1
    ch.vtlist.vt_next = vtp->vt_next;
    fn = vtp->vt_func;
    vtp->vt_func = NULL;

    /* if the list becomes empty then the timer is stopped.*/
    if (ch.vtlist.vt_next == (virtual_timer_t *)&ch.vtlist) {
 8002772:	42b2      	cmp	r2, r6
     all deltas.*/
  while (vtp->vt_delta <= (systime_t)(now - ch.vtlist.vt_lasttime)) {
    vtfunc_t fn;

    /* The "last time" becomes this timer's expiration time.*/
    ch.vtlist.vt_lasttime += vtp->vt_delta;
 8002774:	62ab      	str	r3, [r5, #40]	; 0x28

    vtp->vt_next->vt_prev = (virtual_timer_t *)&ch.vtlist;
 8002776:	6056      	str	r6, [r2, #4]
    ch.vtlist.vt_next = vtp->vt_next;
 8002778:	61ea      	str	r2, [r5, #28]
    fn = vtp->vt_func;
    vtp->vt_func = NULL;
 800277a:	f8c4 800c 	str.w	r8, [r4, #12]
 800277e:	bf08      	it	eq
 8002780:	f8c7 800c 	streq.w	r8, [r7, #12]
 *
 * @special
 */
static inline void chSysUnlockFromISR(void) {

  _dbg_check_unlock_from_isr();
 8002784:	f001 fad4 	bl	8003d30 <_dbg_check_unlock_from_isr>
  _stats_stop_measure_crit_isr();
 8002788:	f001 f8a2 	bl	80038d0 <_stats_stop_measure_crit_isr>
 800278c:	f388 8811 	msr	BASEPRI, r8
       and in order to give a preemption chance to higher priority
       interrupts.*/
    chSysUnlockFromISR();

    /* The callback is invoked outside the kernel critical zone.*/
    fn(vtp->vt_par);
 8002790:	6920      	ldr	r0, [r4, #16]
 8002792:	47d0      	blx	sl
 8002794:	f389 8811 	msr	BASEPRI, r9
 * @special
 */
static inline void chSysLockFromISR(void) {

  port_lock_from_isr();
  _stats_start_measure_crit_isr();
 8002798:	f001 f8b2 	bl	8003900 <_stats_start_measure_crit_isr>
  _dbg_check_lock_from_isr();
 800279c:	f001 fae0 	bl	8003d60 <_dbg_check_lock_from_isr>
       of the list.*/
    chSysLockFromISR();

    /* Next element in the list, the current time could have advanced so
       recalculating the time window.*/
    vtp = ch.vtlist.vt_next;
 80027a0:	69ec      	ldr	r4, [r5, #28]
 *
 * @notapi
 */
static inline systime_t st_lld_get_counter(void) {

  return (systime_t)STM32_ST_TIM->CNT;
 80027a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24

  /* All timers within the time window are triggered and removed,
     note that the loop is stopped by the timers header having
     "ch.vtlist.vt_delta == (systime_t)-1" which is greater than
     all deltas.*/
  while (vtp->vt_delta <= (systime_t)(now - ch.vtlist.vt_lasttime)) {
 80027a4:	6aa9      	ldr	r1, [r5, #40]	; 0x28
 80027a6:	68a3      	ldr	r3, [r4, #8]
 80027a8:	1a50      	subs	r0, r2, r1
 80027aa:	4283      	cmp	r3, r0
 80027ac:	d9dd      	bls.n	800276a <Vector108+0x5a>
    vtp = ch.vtlist.vt_next;
    now = chVTGetSystemTimeX();
  }

  /* if the list is empty, nothing else to do.*/
  if (ch.vtlist.vt_next == (virtual_timer_t *)&ch.vtlist) {
 80027ae:	42b4      	cmp	r4, r6
 80027b0:	d014      	beq.n	80027dc <Vector108+0xcc>
    return;
  }

  /* Recalculating the next alarm time.*/
  delta = ch.vtlist.vt_lasttime + vtp->vt_delta - now;
 80027b2:	440b      	add	r3, r1
 80027b4:	1a9b      	subs	r3, r3, r2
  if (delta < (systime_t)CH_CFG_ST_TIMEDELTA) {
    delta = (systime_t)CH_CFG_ST_TIMEDELTA;
 80027b6:	2b01      	cmp	r3, #1
 80027b8:	bf98      	it	ls
 80027ba:	2302      	movls	r3, #2
  }
  port_timer_set_alarm(now + delta);
 80027bc:	189c      	adds	r4, r3, r2
 *
 * @notapi
 */
static inline void port_timer_set_alarm(systime_t time) {

  stSetAlarm(time);
 80027be:	4620      	mov	r0, r4
 80027c0:	f000 fa56 	bl	8002c70 <stSetAlarm>
 80027c4:	4b0c      	ldr	r3, [pc, #48]	; (80027f8 <Vector108+0xe8>)

  chDbgAssert((chVTGetSystemTimeX() - ch.vtlist.vt_lasttime) <=
 80027c6:	6aa9      	ldr	r1, [r5, #40]	; 0x28
 80027c8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80027ca:	480c      	ldr	r0, [pc, #48]	; (80027fc <Vector108+0xec>)
 80027cc:	1a63      	subs	r3, r4, r1
 80027ce:	1a52      	subs	r2, r2, r1
 80027d0:	429a      	cmp	r2, r3
 80027d2:	d903      	bls.n	80027dc <Vector108+0xcc>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80027d4:	b672      	cpsid	i
#if defined(CH_CFG_SYSTEM_HALT_HOOK) || defined(__DOXYGEN__)
  CH_CFG_SYSTEM_HALT_HOOK(reason);
#endif

  /* Pointing to the passed message.*/
  ch.dbg.panic_msg = reason;
 80027d6:	4b0a      	ldr	r3, [pc, #40]	; (8002800 <Vector108+0xf0>)
 80027d8:	62c3      	str	r3, [r0, #44]	; 0x2c
 80027da:	e7fe      	b.n	80027da <Vector108+0xca>
 *
 * @special
 */
static inline void chSysUnlockFromISR(void) {

  _dbg_check_unlock_from_isr();
 80027dc:	f001 faa8 	bl	8003d30 <_dbg_check_unlock_from_isr>
  _stats_stop_measure_crit_isr();
 80027e0:	f001 f876 	bl	80038d0 <_stats_stop_measure_crit_isr>

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 80027e4:	2300      	movs	r3, #0
 80027e6:	f383 8811 	msr	BASEPRI, r3
    osalSysLockFromISR();
    osalOsTimerHandlerI();
    osalSysUnlockFromISR();
  }

  OSAL_IRQ_EPILOGUE();
 80027ea:	f001 fa71 	bl	8003cd0 <_dbg_check_leave_isr>
}
 80027ee:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    osalSysLockFromISR();
    osalOsTimerHandlerI();
    osalSysUnlockFromISR();
  }

  OSAL_IRQ_EPILOGUE();
 80027f2:	f000 ba55 	b.w	8002ca0 <_port_irq_epilogue>
 80027f6:	bf00      	nop
 80027f8:	40000c00 	.word	0x40000c00
 80027fc:	2000d220 	.word	0x2000d220
 8002800:	08006700 	.word	0x08006700
	...

08002810 <__early_init>:
 */
void stm32_clock_init(void) {

#if !STM32_NO_INIT
  /* PWR clock enable.*/
  RCC->APB1ENR = RCC_APB1ENR_PWREN;
 8002810:	492c      	ldr	r1, [pc, #176]	; (80028c4 <__early_init+0xb4>)

  /* PWR initialization.*/
#if defined(STM32F4XX) || defined(__DOXYGEN__)
  PWR->CR = STM32_VOS;
 8002812:	4b2d      	ldr	r3, [pc, #180]	; (80028c8 <__early_init+0xb8>)
 */
void stm32_clock_init(void) {

#if !STM32_NO_INIT
  /* PWR clock enable.*/
  RCC->APB1ENR = RCC_APB1ENR_PWREN;
 8002814:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000

  /* PWR initialization.*/
#if defined(STM32F4XX) || defined(__DOXYGEN__)
  PWR->CR = STM32_VOS;
 8002818:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 */
void stm32_clock_init(void) {

#if !STM32_NO_INIT
  /* PWR clock enable.*/
  RCC->APB1ENR = RCC_APB1ENR_PWREN;
 800281c:	6408      	str	r0, [r1, #64]	; 0x40

  /* PWR initialization.*/
#if defined(STM32F4XX) || defined(__DOXYGEN__)
  PWR->CR = STM32_VOS;
 800281e:	601a      	str	r2, [r3, #0]
  PWR->CR = 0;
#endif

  /* HSI setup, it enforces the reset situation in order to handle possible
     problems with JTAG probes and re-initializations.*/
  RCC->CR |= RCC_CR_HSION;                  /* Make sure HSI is ON.         */
 8002820:	680b      	ldr	r3, [r1, #0]
 8002822:	f043 0301 	orr.w	r3, r3, #1
 8002826:	600b      	str	r3, [r1, #0]
  while (!(RCC->CR & RCC_CR_HSIRDY))
 8002828:	680a      	ldr	r2, [r1, #0]
 800282a:	4b26      	ldr	r3, [pc, #152]	; (80028c4 <__early_init+0xb4>)
 800282c:	0790      	lsls	r0, r2, #30
 800282e:	d5fb      	bpl.n	8002828 <__early_init+0x18>
    ;                                       /* Wait until HSI is stable.    */

  /* HSI is selected as new source without touching the other fields in
     CFGR. Clearing the register has to be postponed after HSI is the
     new source.*/
  RCC->CFGR &= ~RCC_CFGR_SW;                /* Reset SW */
 8002830:	689a      	ldr	r2, [r3, #8]
 8002832:	f022 0203 	bic.w	r2, r2, #3
 8002836:	609a      	str	r2, [r3, #8]
  RCC->CFGR |= RCC_CFGR_SWS_HSI;            /* Select HSI as internal*/
 8002838:	689a      	ldr	r2, [r3, #8]
 800283a:	609a      	str	r2, [r3, #8]
  while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)
 800283c:	4619      	mov	r1, r3
 800283e:	688b      	ldr	r3, [r1, #8]
 8002840:	4a20      	ldr	r2, [pc, #128]	; (80028c4 <__early_init+0xb4>)
 8002842:	f013 030c 	ands.w	r3, r3, #12
 8002846:	d1fa      	bne.n	800283e <__early_init+0x2e>
    ;                                       /* Wait until HSI is selected.  */

  /* Registers finally cleared to reset values.*/
  RCC->CR &= RCC_CR_HSITRIM | RCC_CR_HSION; /* CR Reset value.              */
 8002848:	6811      	ldr	r1, [r2, #0]
 800284a:	f001 01f9 	and.w	r1, r1, #249	; 0xf9
 800284e:	6011      	str	r1, [r2, #0]
  RCC->CFGR = 0;                            /* CFGR reset value.            */
 8002850:	6093      	str	r3, [r2, #8]
#if defined(STM32_HSE_BYPASS)
  /* HSE Bypass.*/
  RCC->CR |= RCC_CR_HSEON | RCC_CR_HSEBYP;
#else
  /* No HSE Bypass.*/
  RCC->CR |= RCC_CR_HSEON;
 8002852:	6813      	ldr	r3, [r2, #0]
 8002854:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002858:	6013      	str	r3, [r2, #0]
#endif
  while ((RCC->CR & RCC_CR_HSERDY) == 0)
 800285a:	6811      	ldr	r1, [r2, #0]
 800285c:	4b19      	ldr	r3, [pc, #100]	; (80028c4 <__early_init+0xb4>)
 800285e:	0389      	lsls	r1, r1, #14
 8002860:	d5fb      	bpl.n	800285a <__early_init+0x4a>
    ;                           /* Waits until HSE is stable.               */
#endif

#if STM32_LSI_ENABLED
  /* LSI activation.*/
  RCC->CSR |= RCC_CSR_LSION;
 8002862:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8002864:	f042 0201 	orr.w	r2, r2, #1
 8002868:	675a      	str	r2, [r3, #116]	; 0x74
  while ((RCC->CSR & RCC_CSR_LSIRDY) == 0)
 800286a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 800286c:	4915      	ldr	r1, [pc, #84]	; (80028c4 <__early_init+0xb4>)
 800286e:	0790      	lsls	r0, r2, #30
 8002870:	d5fb      	bpl.n	800286a <__early_init+0x5a>
    ;                           /* Waits until LSI is stable.               */
#endif

#if STM32_ACTIVATE_PLL
  /* PLL activation.*/
  RCC->PLLCFGR = STM32_PLLQ | STM32_PLLSRC | STM32_PLLP | STM32_PLLN |
 8002872:	4b16      	ldr	r3, [pc, #88]	; (80028cc <__early_init+0xbc>)
 8002874:	604b      	str	r3, [r1, #4]
                 STM32_PLLM;
  RCC->CR |= RCC_CR_PLLON;
 8002876:	680b      	ldr	r3, [r1, #0]

  /* Synchronization with voltage regulator stabilization.*/
#if defined(STM32F4XX)
  while ((PWR->CSR & PWR_CSR_VOSRDY) == 0)
 8002878:	4a13      	ldr	r2, [pc, #76]	; (80028c8 <__early_init+0xb8>)

#if STM32_ACTIVATE_PLL
  /* PLL activation.*/
  RCC->PLLCFGR = STM32_PLLQ | STM32_PLLSRC | STM32_PLLP | STM32_PLLN |
                 STM32_PLLM;
  RCC->CR |= RCC_CR_PLLON;
 800287a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800287e:	600b      	str	r3, [r1, #0]

  /* Synchronization with voltage regulator stabilization.*/
#if defined(STM32F4XX)
  while ((PWR->CSR & PWR_CSR_VOSRDY) == 0)
 8002880:	6853      	ldr	r3, [r2, #4]
 8002882:	0459      	lsls	r1, r3, #17
 8002884:	d5fc      	bpl.n	8002880 <__early_init+0x70>
      ;
#endif /* STM32_OVERDRIVE_REQUIRED */
#endif /* defined(STM32F4XX) */

  /* Waiting for PLL lock.*/
  while (!(RCC->CR & RCC_CR_PLLRDY))
 8002886:	490f      	ldr	r1, [pc, #60]	; (80028c4 <__early_init+0xb4>)
 8002888:	680a      	ldr	r2, [r1, #0]
 800288a:	4b0e      	ldr	r3, [pc, #56]	; (80028c4 <__early_init+0xb4>)
 800288c:	0192      	lsls	r2, r2, #6
 800288e:	d5fb      	bpl.n	8002888 <__early_init+0x78>
    FLASH->ACR = FLASH_ACR_PRFTEN | STM32_FLASHBITS;
  else
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |
                 FLASH_ACR_DCEN | STM32_FLASHBITS;
#else
  FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |
 8002890:	4a0f      	ldr	r2, [pc, #60]	; (80028d0 <__early_init+0xc0>)
  while (!(RCC->CR & RCC_CR_PLLSAIRDY))
    ;
#endif

  /* Other clock-related settings (dividers, MCO etc).*/
  RCC->CFGR = STM32_MCO2PRE | STM32_MCO2SEL | STM32_MCO1PRE | STM32_MCO1SEL |
 8002892:	4910      	ldr	r1, [pc, #64]	; (80028d4 <__early_init+0xc4>)
 8002894:	6099      	str	r1, [r3, #8]
    FLASH->ACR = FLASH_ACR_PRFTEN | STM32_FLASHBITS;
  else
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |
                 FLASH_ACR_DCEN | STM32_FLASHBITS;
#else
  FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |
 8002896:	f240 7105 	movw	r1, #1797	; 0x705
 800289a:	6011      	str	r1, [r2, #0]
               FLASH_ACR_DCEN | STM32_FLASHBITS;
#endif

  /* Switching to the configured clock source if it is different from HSI.*/
#if (STM32_SW != STM32_SW_HSI)
  RCC->CFGR |= STM32_SW;        /* Switches on the selected clock source.   */
 800289c:	689a      	ldr	r2, [r3, #8]
 800289e:	f042 0202 	orr.w	r2, r2, #2
 80028a2:	609a      	str	r2, [r3, #8]
  while ((RCC->CFGR & RCC_CFGR_SWS) != (STM32_SW << 2))
 80028a4:	461a      	mov	r2, r3
 80028a6:	6893      	ldr	r3, [r2, #8]
 80028a8:	4906      	ldr	r1, [pc, #24]	; (80028c4 <__early_init+0xb4>)
 80028aa:	f003 030c 	and.w	r3, r3, #12
 80028ae:	2b08      	cmp	r3, #8
 80028b0:	d1f9      	bne.n	80028a6 <__early_init+0x96>
#endif
#endif /* STM32_NO_INIT */

  /* SYSCFG clock enabled here because it is a multi-functional unit shared
     among multiple drivers.*/
  rccEnableAPB2(RCC_APB2ENR_SYSCFGEN, TRUE);
 80028b2:	6c4b      	ldr	r3, [r1, #68]	; 0x44
 80028b4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80028b8:	644b      	str	r3, [r1, #68]	; 0x44
 80028ba:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 80028bc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80028c0:	664b      	str	r3, [r1, #100]	; 0x64
 80028c2:	4770      	bx	lr
 80028c4:	40023800 	.word	0x40023800
 80028c8:	40007000 	.word	0x40007000
 80028cc:	07405408 	.word	0x07405408
 80028d0:	40023c00 	.word	0x40023c00
 80028d4:	38889400 	.word	0x38889400
	...

080028e0 <shell_thread.lto_priv.77>:
/**
 * @brief   Shell thread function.
 *
 * @param[in] p         pointer to a @p BaseSequentialStream object
 */
static THD_FUNCTION(shell_thread, p) {
 80028e0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80028e4:	4b76      	ldr	r3, [pc, #472]	; (8002ac0 <shell_thread.lto_priv.77+0x1e0>)
  int n;
  BaseSequentialStream *chp = ((ShellConfig *)p)->sc_channel;
 80028e6:	6804      	ldr	r4, [r0, #0]
 80028e8:	699b      	ldr	r3, [r3, #24]
 80028ea:	4a76      	ldr	r2, [pc, #472]	; (8002ac4 <shell_thread.lto_priv.77+0x1e4>)
  const ShellCommand *scp = ((ShellConfig *)p)->sc_commands;
 80028ec:	6847      	ldr	r7, [r0, #4]
  char *lp, *cmd, *tokp, line[SHELL_MAX_LINE_LENGTH];
  char *args[SHELL_MAX_ARGUMENTS + 1];

  chRegSetThreadName("shell");
  chprintf(chp, "\r\nChibiOS/RT Shell\r\n");
 80028ee:	4976      	ldr	r1, [pc, #472]	; (8002ac8 <shell_thread.lto_priv.77+0x1e8>)
 80028f0:	619a      	str	r2, [r3, #24]
/**
 * @brief   Shell thread function.
 *
 * @param[in] p         pointer to a @p BaseSequentialStream object
 */
static THD_FUNCTION(shell_thread, p) {
 80028f2:	b099      	sub	sp, #100	; 0x64
  const ShellCommand *scp = ((ShellConfig *)p)->sc_commands;
  char *lp, *cmd, *tokp, line[SHELL_MAX_LINE_LENGTH];
  char *args[SHELL_MAX_ARGUMENTS + 1];

  chRegSetThreadName("shell");
  chprintf(chp, "\r\nChibiOS/RT Shell\r\n");
 80028f4:	4620      	mov	r0, r4
 80028f6:	f7fe fe1b 	bl	8001530 <chprintf>
 80028fa:	ae08      	add	r6, sp, #32
  while (true) {
    chprintf(chp, "ch> ");
 80028fc:	4620      	mov	r0, r4
 80028fe:	4973      	ldr	r1, [pc, #460]	; (8002acc <shell_thread.lto_priv.77+0x1ec>)
 8002900:	f7fe fe16 	bl	8001530 <chprintf>
 * @retval false        operation successful.
 *
 * @api
 */
bool shellGetLine(BaseSequentialStream *chp, char *line, unsigned size) {
  char *p = line;
 8002904:	4635      	mov	r5, r6

  while (true) {
    char c;

    if (chSequentialStreamRead(chp, (uint8_t *)&c, 1) == 0)
 8002906:	6823      	ldr	r3, [r4, #0]
 8002908:	4620      	mov	r0, r4
 800290a:	685b      	ldr	r3, [r3, #4]
 800290c:	f10d 0107 	add.w	r1, sp, #7
 8002910:	2201      	movs	r2, #1
 8002912:	4798      	blx	r3
 8002914:	b380      	cbz	r0, 8002978 <shell_thread.lto_priv.77+0x98>
      return true;
    if (c == 4) {
 8002916:	f89d 1007 	ldrb.w	r1, [sp, #7]
 800291a:	2904      	cmp	r1, #4
 800291c:	d028      	beq.n	8002970 <shell_thread.lto_priv.77+0x90>
      chprintf(chp, "^D");
      return true;
    }
    if ((c == 8) || (c == 127)) {
 800291e:	2908      	cmp	r1, #8
 8002920:	d012      	beq.n	8002948 <shell_thread.lto_priv.77+0x68>
 8002922:	297f      	cmp	r1, #127	; 0x7f
 8002924:	d010      	beq.n	8002948 <shell_thread.lto_priv.77+0x68>
        chSequentialStreamPut(chp, 0x08);
        p--;
      }
      continue;
    }
    if (c == '\r') {
 8002926:	290d      	cmp	r1, #13
      *p = 0;
      return false;
    }
    if (c < 0x20)
      continue;
    if (p < line + size - 1) {
 8002928:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
        chSequentialStreamPut(chp, 0x08);
        p--;
      }
      continue;
    }
    if (c == '\r') {
 800292c:	d039      	beq.n	80029a2 <shell_thread.lto_priv.77+0xc2>
      chprintf(chp, "\r\n");
      *p = 0;
      return false;
    }
    if (c < 0x20)
 800292e:	291f      	cmp	r1, #31
 8002930:	d9e9      	bls.n	8002906 <shell_thread.lto_priv.77+0x26>
      continue;
    if (p < line + size - 1) {
 8002932:	429d      	cmp	r5, r3
 8002934:	d2e7      	bcs.n	8002906 <shell_thread.lto_priv.77+0x26>
      chSequentialStreamPut(chp, c);
 8002936:	6823      	ldr	r3, [r4, #0]
 8002938:	4620      	mov	r0, r4
 800293a:	689b      	ldr	r3, [r3, #8]
 800293c:	4798      	blx	r3
      *p++ = (char)c;
 800293e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8002942:	702b      	strb	r3, [r5, #0]
 8002944:	3501      	adds	r5, #1
 8002946:	e7de      	b.n	8002906 <shell_thread.lto_priv.77+0x26>
    if (c == 4) {
      chprintf(chp, "^D");
      return true;
    }
    if ((c == 8) || (c == 127)) {
      if (p != line) {
 8002948:	42b5      	cmp	r5, r6
        chSequentialStreamPut(chp, 0x08);
 800294a:	f04f 0108 	mov.w	r1, #8
 800294e:	4620      	mov	r0, r4
    if (c == 4) {
      chprintf(chp, "^D");
      return true;
    }
    if ((c == 8) || (c == 127)) {
      if (p != line) {
 8002950:	d0d9      	beq.n	8002906 <shell_thread.lto_priv.77+0x26>
        chSequentialStreamPut(chp, 0x08);
 8002952:	6823      	ldr	r3, [r4, #0]
 8002954:	689b      	ldr	r3, [r3, #8]
 8002956:	4798      	blx	r3
        chSequentialStreamPut(chp, 0x20);
 8002958:	6823      	ldr	r3, [r4, #0]
 800295a:	4620      	mov	r0, r4
 800295c:	689b      	ldr	r3, [r3, #8]
 800295e:	2120      	movs	r1, #32
 8002960:	4798      	blx	r3
        chSequentialStreamPut(chp, 0x08);
 8002962:	6823      	ldr	r3, [r4, #0]
 8002964:	4620      	mov	r0, r4
 8002966:	689b      	ldr	r3, [r3, #8]
 8002968:	2108      	movs	r1, #8
        p--;
 800296a:	3d01      	subs	r5, #1
    }
    if ((c == 8) || (c == 127)) {
      if (p != line) {
        chSequentialStreamPut(chp, 0x08);
        chSequentialStreamPut(chp, 0x20);
        chSequentialStreamPut(chp, 0x08);
 800296c:	4798      	blx	r3
 800296e:	e7ca      	b.n	8002906 <shell_thread.lto_priv.77+0x26>
    char c;

    if (chSequentialStreamRead(chp, (uint8_t *)&c, 1) == 0)
      return true;
    if (c == 4) {
      chprintf(chp, "^D");
 8002970:	4620      	mov	r0, r4
 8002972:	4957      	ldr	r1, [pc, #348]	; (8002ad0 <shell_thread.lto_priv.77+0x1f0>)
 8002974:	f7fe fddc 	bl	8001530 <chprintf>
  chRegSetThreadName("shell");
  chprintf(chp, "\r\nChibiOS/RT Shell\r\n");
  while (true) {
    chprintf(chp, "ch> ");
    if (shellGetLine(chp, line, sizeof(line))) {
      chprintf(chp, "\r\nlogout");
 8002978:	4620      	mov	r0, r4
 800297a:	4956      	ldr	r1, [pc, #344]	; (8002ad4 <shell_thread.lto_priv.77+0x1f4>)
 800297c:	f7fe fdd8 	bl	8001530 <chprintf>
 8002980:	2320      	movs	r3, #32
 8002982:	f383 8811 	msr	BASEPRI, r3
 * @special
 */
static inline void chSysLock(void) {

  port_lock();
  _stats_start_measure_crit_thd();
 8002986:	f000 ffc3 	bl	8003910 <_stats_start_measure_crit_thd>
  _dbg_check_lock();
 800298a:	f001 fa49 	bl	8003e20 <_dbg_check_lock>
 *
 * @iclass
 */
static inline void chEvtBroadcastI(event_source_t *esp) {

  chEvtBroadcastFlagsI(esp, (eventflags_t)0);
 800298e:	2100      	movs	r1, #0
 8002990:	4851      	ldr	r0, [pc, #324]	; (8002ad8 <shell_thread.lto_priv.77+0x1f8>)
 8002992:	f000 fbbd 	bl	8003110 <chEvtBroadcastFlagsI>

  /* Atomically broadcasting the event source and terminating the thread,
     there is not a chSysUnlock() because the thread terminates upon return.*/
  chSysLock();
  chEvtBroadcastI(&shell_terminated);
  chThdExitS(msg);
 8002996:	2000      	movs	r0, #0
 8002998:	f001 f972 	bl	8003c80 <chThdExitS>
        chprintf(chp, " ?\r\n");
      }
    }
  }
  shellExit(MSG_OK);
}
 800299c:	b019      	add	sp, #100	; 0x64
 800299e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        p--;
      }
      continue;
    }
    if (c == '\r') {
      chprintf(chp, "\r\n");
 80029a2:	494e      	ldr	r1, [pc, #312]	; (8002adc <shell_thread.lto_priv.77+0x1fc>)
 80029a4:	4620      	mov	r0, r4
 80029a6:	f7fe fdc3 	bl	8001530 <chprintf>
      *p = 0;
 80029aa:	2300      	movs	r3, #0
    chprintf(chp, "ch> ");
    if (shellGetLine(chp, line, sizeof(line))) {
      chprintf(chp, "\r\nlogout");
      break;
    }
    lp = _strtok(line, " \t", &tokp);
 80029ac:	a902      	add	r1, sp, #8
      }
      continue;
    }
    if (c == '\r') {
      chprintf(chp, "\r\n");
      *p = 0;
 80029ae:	702b      	strb	r3, [r5, #0]
    chprintf(chp, "ch> ");
    if (shellGetLine(chp, line, sizeof(line))) {
      chprintf(chp, "\r\nlogout");
      break;
    }
    lp = _strtok(line, " \t", &tokp);
 80029b0:	4630      	mov	r0, r6
    cmd = lp;
    n = 0;
 80029b2:	461d      	mov	r5, r3
    chprintf(chp, "ch> ");
    if (shellGetLine(chp, line, sizeof(line))) {
      chprintf(chp, "\r\nlogout");
      break;
    }
    lp = _strtok(line, " \t", &tokp);
 80029b4:	f002 fa6c 	bl	8004e90 <_strtok.constprop.15>
    cmd = lp;
    n = 0;
    while ((lp = _strtok(NULL, " \t", &tokp)) != NULL) {
 80029b8:	a902      	add	r1, sp, #8
    chprintf(chp, "ch> ");
    if (shellGetLine(chp, line, sizeof(line))) {
      chprintf(chp, "\r\nlogout");
      break;
    }
    lp = _strtok(line, " \t", &tokp);
 80029ba:	4681      	mov	r9, r0
    cmd = lp;
    n = 0;
    while ((lp = _strtok(NULL, " \t", &tokp)) != NULL) {
 80029bc:	2000      	movs	r0, #0
 80029be:	f10d 080c 	add.w	r8, sp, #12
 80029c2:	f002 fa65 	bl	8004e90 <_strtok.constprop.15>
 80029c6:	b150      	cbz	r0, 80029de <shell_thread.lto_priv.77+0xfe>
      if (n >= SHELL_MAX_ARGUMENTS) {
 80029c8:	2d04      	cmp	r5, #4
 80029ca:	d01d      	beq.n	8002a08 <shell_thread.lto_priv.77+0x128>
        chprintf(chp, "too many arguments\r\n");
        cmd = NULL;
        break;
      }
      args[n++] = lp;
 80029cc:	f848 0b04 	str.w	r0, [r8], #4
      break;
    }
    lp = _strtok(line, " \t", &tokp);
    cmd = lp;
    n = 0;
    while ((lp = _strtok(NULL, " \t", &tokp)) != NULL) {
 80029d0:	a902      	add	r1, sp, #8
 80029d2:	2000      	movs	r0, #0
      if (n >= SHELL_MAX_ARGUMENTS) {
        chprintf(chp, "too many arguments\r\n");
        cmd = NULL;
        break;
      }
      args[n++] = lp;
 80029d4:	3501      	adds	r5, #1
      break;
    }
    lp = _strtok(line, " \t", &tokp);
    cmd = lp;
    n = 0;
    while ((lp = _strtok(NULL, " \t", &tokp)) != NULL) {
 80029d6:	f002 fa5b 	bl	8004e90 <_strtok.constprop.15>
 80029da:	2800      	cmp	r0, #0
 80029dc:	d1f4      	bne.n	80029c8 <shell_thread.lto_priv.77+0xe8>
        cmd = NULL;
        break;
      }
      args[n++] = lp;
    }
    args[n] = NULL;
 80029de:	ab18      	add	r3, sp, #96	; 0x60
 80029e0:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 80029e4:	f843 0c54 	str.w	r0, [r3, #-84]
    if (cmd != NULL) {
 80029e8:	f1b9 0f00 	cmp.w	r9, #0
 80029ec:	d086      	beq.n	80028fc <shell_thread.lto_priv.77+0x1c>
      if (strcmp(cmd, "exit") == 0) {
 80029ee:	4648      	mov	r0, r9
 80029f0:	493b      	ldr	r1, [pc, #236]	; (8002ae0 <shell_thread.lto_priv.77+0x200>)
 80029f2:	f7fe f959 	bl	8000ca8 <strcmp>
 80029f6:	b970      	cbnz	r0, 8002a16 <shell_thread.lto_priv.77+0x136>
        if (n > 0) {
 80029f8:	2d00      	cmp	r5, #0
 80029fa:	d0c1      	beq.n	8002980 <shell_thread.lto_priv.77+0xa0>
  return *token ? token : NULL;
}

static void usage(BaseSequentialStream *chp, char *p) {

  chprintf(chp, "Usage: %s\r\n", p);
 80029fc:	4620      	mov	r0, r4
 80029fe:	4939      	ldr	r1, [pc, #228]	; (8002ae4 <shell_thread.lto_priv.77+0x204>)
 8002a00:	4a37      	ldr	r2, [pc, #220]	; (8002ae0 <shell_thread.lto_priv.77+0x200>)
 8002a02:	f7fe fd95 	bl	8001530 <chprintf>
 8002a06:	e779      	b.n	80028fc <shell_thread.lto_priv.77+0x1c>
    lp = _strtok(line, " \t", &tokp);
    cmd = lp;
    n = 0;
    while ((lp = _strtok(NULL, " \t", &tokp)) != NULL) {
      if (n >= SHELL_MAX_ARGUMENTS) {
        chprintf(chp, "too many arguments\r\n");
 8002a08:	4620      	mov	r0, r4
 8002a0a:	4937      	ldr	r1, [pc, #220]	; (8002ae8 <shell_thread.lto_priv.77+0x208>)
 8002a0c:	f7fe fd90 	bl	8001530 <chprintf>
        cmd = NULL;
        break;
      }
      args[n++] = lp;
    }
    args[n] = NULL;
 8002a10:	2300      	movs	r3, #0
 8002a12:	9307      	str	r3, [sp, #28]
 8002a14:	e772      	b.n	80028fc <shell_thread.lto_priv.77+0x1c>
          usage(chp, "exit");
          continue;
        }
        break;
      }
      else if (strcmp(cmd, "help") == 0) {
 8002a16:	4648      	mov	r0, r9
 8002a18:	4934      	ldr	r1, [pc, #208]	; (8002aec <shell_thread.lto_priv.77+0x20c>)
 8002a1a:	f7fe f945 	bl	8000ca8 <strcmp>
 8002a1e:	b930      	cbnz	r0, 8002a2e <shell_thread.lto_priv.77+0x14e>
  return *token ? token : NULL;
}

static void usage(BaseSequentialStream *chp, char *p) {

  chprintf(chp, "Usage: %s\r\n", p);
 8002a20:	4620      	mov	r0, r4
          continue;
        }
        break;
      }
      else if (strcmp(cmd, "help") == 0) {
        if (n > 0) {
 8002a22:	b1bd      	cbz	r5, 8002a54 <shell_thread.lto_priv.77+0x174>
  return *token ? token : NULL;
}

static void usage(BaseSequentialStream *chp, char *p) {

  chprintf(chp, "Usage: %s\r\n", p);
 8002a24:	492f      	ldr	r1, [pc, #188]	; (8002ae4 <shell_thread.lto_priv.77+0x204>)
 8002a26:	4a31      	ldr	r2, [pc, #196]	; (8002aec <shell_thread.lto_priv.77+0x20c>)
 8002a28:	f7fe fd82 	bl	8001530 <chprintf>
 8002a2c:	e766      	b.n	80028fc <shell_thread.lto_priv.77+0x1c>
 8002a2e:	f8df 80c8 	ldr.w	r8, [pc, #200]	; 8002af8 <shell_thread.lto_priv.77+0x218>
          usage(chp, "exit");
          continue;
        }
        break;
      }
      else if (strcmp(cmd, "help") == 0) {
 8002a32:	482f      	ldr	r0, [pc, #188]	; (8002af0 <shell_thread.lto_priv.77+0x210>)
 8002a34:	e002      	b.n	8002a3c <shell_thread.lto_priv.77+0x15c>
};

static bool cmdexec(const ShellCommand *scp, BaseSequentialStream *chp,
                      char *name, int argc, char *argv[]) {

  while (scp->sc_name != NULL) {
 8002a36:	f858 0f08 	ldr.w	r0, [r8, #8]!
 8002a3a:	b348      	cbz	r0, 8002a90 <shell_thread.lto_priv.77+0x1b0>
    if (strcmp(scp->sc_name, name) == 0) {
 8002a3c:	4649      	mov	r1, r9
 8002a3e:	f7fe f933 	bl	8000ca8 <strcmp>
 8002a42:	2800      	cmp	r0, #0
 8002a44:	d1f7      	bne.n	8002a36 <shell_thread.lto_priv.77+0x156>
      scp->sc_function(chp, argc, argv);
 8002a46:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8002a4a:	4629      	mov	r1, r5
 8002a4c:	aa03      	add	r2, sp, #12
 8002a4e:	4620      	mov	r0, r4
 8002a50:	4798      	blx	r3
 8002a52:	e753      	b.n	80028fc <shell_thread.lto_priv.77+0x1c>
      else if (strcmp(cmd, "help") == 0) {
        if (n > 0) {
          usage(chp, "help");
          continue;
        }
        chprintf(chp, "Commands: help exit ");
 8002a54:	4927      	ldr	r1, [pc, #156]	; (8002af4 <shell_thread.lto_priv.77+0x214>)
 8002a56:	4d28      	ldr	r5, [pc, #160]	; (8002af8 <shell_thread.lto_priv.77+0x218>)
 8002a58:	f7fe fd6a 	bl	8001530 <chprintf>
 8002a5c:	4a24      	ldr	r2, [pc, #144]	; (8002af0 <shell_thread.lto_priv.77+0x210>)
}

static void list_commands(BaseSequentialStream *chp, const ShellCommand *scp) {

  while (scp->sc_name != NULL) {
    chprintf(chp, "%s ", scp->sc_name);
 8002a5e:	4927      	ldr	r1, [pc, #156]	; (8002afc <shell_thread.lto_priv.77+0x21c>)
 8002a60:	4620      	mov	r0, r4
 8002a62:	f7fe fd65 	bl	8001530 <chprintf>
  chprintf(chp, "Usage: %s\r\n", p);
}

static void list_commands(BaseSequentialStream *chp, const ShellCommand *scp) {

  while (scp->sc_name != NULL) {
 8002a66:	f855 2f08 	ldr.w	r2, [r5, #8]!
 8002a6a:	2a00      	cmp	r2, #0
 8002a6c:	d1f7      	bne.n	8002a5e <shell_thread.lto_priv.77+0x17e>
          usage(chp, "help");
          continue;
        }
        chprintf(chp, "Commands: help exit ");
        list_commands(chp, local_commands);
        if (scp != NULL)
 8002a6e:	b157      	cbz	r7, 8002a86 <shell_thread.lto_priv.77+0x1a6>
  chprintf(chp, "Usage: %s\r\n", p);
}

static void list_commands(BaseSequentialStream *chp, const ShellCommand *scp) {

  while (scp->sc_name != NULL) {
 8002a70:	683a      	ldr	r2, [r7, #0]
 8002a72:	b142      	cbz	r2, 8002a86 <shell_thread.lto_priv.77+0x1a6>
 8002a74:	463d      	mov	r5, r7
    chprintf(chp, "%s ", scp->sc_name);
 8002a76:	4620      	mov	r0, r4
 8002a78:	4920      	ldr	r1, [pc, #128]	; (8002afc <shell_thread.lto_priv.77+0x21c>)
 8002a7a:	f7fe fd59 	bl	8001530 <chprintf>
  chprintf(chp, "Usage: %s\r\n", p);
}

static void list_commands(BaseSequentialStream *chp, const ShellCommand *scp) {

  while (scp->sc_name != NULL) {
 8002a7e:	f855 2f08 	ldr.w	r2, [r5, #8]!
 8002a82:	2a00      	cmp	r2, #0
 8002a84:	d1f7      	bne.n	8002a76 <shell_thread.lto_priv.77+0x196>
        }
        chprintf(chp, "Commands: help exit ");
        list_commands(chp, local_commands);
        if (scp != NULL)
          list_commands(chp, scp);
        chprintf(chp, "\r\n");
 8002a86:	4620      	mov	r0, r4
 8002a88:	4914      	ldr	r1, [pc, #80]	; (8002adc <shell_thread.lto_priv.77+0x1fc>)
 8002a8a:	f7fe fd51 	bl	8001530 <chprintf>
 8002a8e:	e735      	b.n	80028fc <shell_thread.lto_priv.77+0x1c>
      }
      else if (cmdexec(local_commands, chp, cmd, n, args) &&
 8002a90:	b167      	cbz	r7, 8002aac <shell_thread.lto_priv.77+0x1cc>
};

static bool cmdexec(const ShellCommand *scp, BaseSequentialStream *chp,
                      char *name, int argc, char *argv[]) {

  while (scp->sc_name != NULL) {
 8002a92:	6838      	ldr	r0, [r7, #0]
 8002a94:	b150      	cbz	r0, 8002aac <shell_thread.lto_priv.77+0x1cc>
 8002a96:	46b8      	mov	r8, r7
 8002a98:	e002      	b.n	8002aa0 <shell_thread.lto_priv.77+0x1c0>
 8002a9a:	f858 0f08 	ldr.w	r0, [r8, #8]!
 8002a9e:	b128      	cbz	r0, 8002aac <shell_thread.lto_priv.77+0x1cc>
    if (strcmp(scp->sc_name, name) == 0) {
 8002aa0:	4649      	mov	r1, r9
 8002aa2:	f7fe f901 	bl	8000ca8 <strcmp>
 8002aa6:	2800      	cmp	r0, #0
 8002aa8:	d1f7      	bne.n	8002a9a <shell_thread.lto_priv.77+0x1ba>
 8002aaa:	e7cc      	b.n	8002a46 <shell_thread.lto_priv.77+0x166>
          list_commands(chp, scp);
        chprintf(chp, "\r\n");
      }
      else if (cmdexec(local_commands, chp, cmd, n, args) &&
          ((scp == NULL) || cmdexec(scp, chp, cmd, n, args))) {
        chprintf(chp, "%s", cmd);
 8002aac:	464a      	mov	r2, r9
 8002aae:	4620      	mov	r0, r4
 8002ab0:	4913      	ldr	r1, [pc, #76]	; (8002b00 <shell_thread.lto_priv.77+0x220>)
 8002ab2:	f7fe fd3d 	bl	8001530 <chprintf>
        chprintf(chp, " ?\r\n");
 8002ab6:	4620      	mov	r0, r4
 8002ab8:	4912      	ldr	r1, [pc, #72]	; (8002b04 <shell_thread.lto_priv.77+0x224>)
 8002aba:	f7fe fd39 	bl	8001530 <chprintf>
 8002abe:	e71d      	b.n	80028fc <shell_thread.lto_priv.77+0x1c>
 8002ac0:	2000d220 	.word	0x2000d220
 8002ac4:	080068c4 	.word	0x080068c4
 8002ac8:	080068cc 	.word	0x080068cc
 8002acc:	080068e4 	.word	0x080068e4
 8002ad0:	080068ec 	.word	0x080068ec
 8002ad4:	08006940 	.word	0x08006940
 8002ad8:	20001be0 	.word	0x20001be0
 8002adc:	08006864 	.word	0x08006864
 8002ae0:	08006908 	.word	0x08006908
 8002ae4:	0800671c 	.word	0x0800671c
 8002ae8:	080068f0 	.word	0x080068f0
 8002aec:	08006910 	.word	0x08006910
 8002af0:	08006728 	.word	0x08006728
 8002af4:	08006918 	.word	0x08006918
 8002af8:	08006960 	.word	0x08006960
 8002afc:	08006930 	.word	0x08006930
 8002b00:	08006934 	.word	0x08006934
 8002b04:	08006938 	.word	0x08006938
	...

08002b10 <cmd_systime>:
}

static void cmd_systime(BaseSequentialStream *chp, int argc, char *argv[]) {

  (void)argv;
  if (argc > 0) {
 8002b10:	2900      	cmp	r1, #0
 8002b12:	dd03      	ble.n	8002b1c <cmd_systime+0xc>
  return *token ? token : NULL;
}

static void usage(BaseSequentialStream *chp, char *p) {

  chprintf(chp, "Usage: %s\r\n", p);
 8002b14:	4914      	ldr	r1, [pc, #80]	; (8002b68 <cmd_systime+0x58>)
 8002b16:	4a15      	ldr	r2, [pc, #84]	; (8002b6c <cmd_systime+0x5c>)
 8002b18:	f7fe bd0a 	b.w	8001530 <chprintf>
  chprintf(chp, "Build time:   %s%s%s\r\n", __DATE__, " - ", __TIME__);
#endif
#endif
}

static void cmd_systime(BaseSequentialStream *chp, int argc, char *argv[]) {
 8002b1c:	b538      	push	{r3, r4, r5, lr}
 8002b1e:	4604      	mov	r4, r0
 8002b20:	2320      	movs	r3, #32
 8002b22:	f383 8811 	msr	BASEPRI, r3
 * @special
 */
static inline void chSysLock(void) {

  port_lock();
  _stats_start_measure_crit_thd();
 8002b26:	f000 fef3 	bl	8003910 <_stats_start_measure_crit_thd>
  _dbg_check_lock();
 8002b2a:	f001 f979 	bl	8003e20 <_dbg_check_lock>
 8002b2e:	4b10      	ldr	r3, [pc, #64]	; (8002b70 <cmd_systime+0x60>)
 8002b30:	6a5d      	ldr	r5, [r3, #36]	; 0x24
 *
 * @special
 */
static inline void chSysUnlock(void) {

  _dbg_check_unlock();
 8002b32:	f001 f965 	bl	8003e00 <_dbg_check_unlock>
  _stats_stop_measure_crit_thd();
 8002b36:	f000 fed3 	bl	80038e0 <_stats_stop_measure_crit_thd>

  /* The following condition can be triggered by the use of i-class functions
     in a critical section not followed by a chSchResceduleS(), this means
     that the current thread has a lower priority than the next thread in
     the ready list.*/
  chDbgAssert((ch.rlist.r_queue.p_next == (thread_t *)&ch.rlist.r_queue) ||
 8002b3a:	4b0e      	ldr	r3, [pc, #56]	; (8002b74 <cmd_systime+0x64>)
 8002b3c:	6819      	ldr	r1, [r3, #0]
 8002b3e:	4299      	cmp	r1, r3
 8002b40:	d004      	beq.n	8002b4c <cmd_systime+0x3c>
 8002b42:	6998      	ldr	r0, [r3, #24]
 8002b44:	688a      	ldr	r2, [r1, #8]
 8002b46:	6881      	ldr	r1, [r0, #8]
 8002b48:	4291      	cmp	r1, r2
 8002b4a:	d309      	bcc.n	8002b60 <cmd_systime+0x50>
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	f383 8811 	msr	BASEPRI, r3
  (void)argv;
  if (argc > 0) {
    usage(chp, "systime");
    return;
  }
  chprintf(chp, "%lu\r\n", (unsigned long)chVTGetSystemTime());
 8002b52:	4909      	ldr	r1, [pc, #36]	; (8002b78 <cmd_systime+0x68>)
 8002b54:	4620      	mov	r0, r4
 8002b56:	462a      	mov	r2, r5
}
 8002b58:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  (void)argv;
  if (argc > 0) {
    usage(chp, "systime");
    return;
  }
  chprintf(chp, "%lu\r\n", (unsigned long)chVTGetSystemTime());
 8002b5c:	f7fe bce8 	b.w	8001530 <chprintf>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002b60:	b672      	cpsid	i
 8002b62:	4a06      	ldr	r2, [pc, #24]	; (8002b7c <cmd_systime+0x6c>)
 8002b64:	62da      	str	r2, [r3, #44]	; 0x2c
 8002b66:	e7fe      	b.n	8002b66 <cmd_systime+0x56>
 8002b68:	0800671c 	.word	0x0800671c
 8002b6c:	0800694c 	.word	0x0800694c
 8002b70:	40000c00 	.word	0x40000c00
 8002b74:	2000d220 	.word	0x2000d220
 8002b78:	08006954 	.word	0x08006954
 8002b7c:	080066f0 	.word	0x080066f0

08002b80 <SVC_Handler>:
/*lint -restore*/
  struct port_extctx *ctxp;

#if CORTEX_USE_FPU
  /* Enforcing unstacking of the FP part of the context.*/
  FPU->FPCCR &= ~FPU_FPCCR_LSPACT_Msk;
 8002b80:	4a06      	ldr	r2, [pc, #24]	; (8002b9c <SVC_Handler+0x1c>)
 8002b82:	6853      	ldr	r3, [r2, #4]
 8002b84:	f023 0301 	bic.w	r3, r3, #1
 8002b88:	6053      	str	r3, [r2, #4]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
{
  register uint32_t result;

  __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 8002b8a:	f3ef 8309 	mrs	r3, PSP
  /* The port_extctx structure is pointed by the PSP register.*/
  ctxp = (struct port_extctx *)__get_PSP();

  /* Discarding the current exception context and positioning the stack to
     point to the real one.*/
  ctxp++;
 8002b8e:	3368      	adds	r3, #104	; 0x68

    \param [in]    topOfProcStack  Process Stack Pointer value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
 8002b90:	f383 8809 	msr	PSP, r3

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 8002b94:	2300      	movs	r3, #0
 8002b96:	f383 8811 	msr	BASEPRI, r3
 8002b9a:	4770      	bx	lr
 8002b9c:	e000ef30 	.word	0xe000ef30

08002ba0 <dmaStreamAllocate>:
bool dmaStreamAllocate(const stm32_dma_stream_t *dmastp,
                       uint32_t priority,
                       stm32_dmaisr_t func,
                       void *param) {

  osalDbgCheck(dmastp != NULL);
 8002ba0:	2800      	cmp	r0, #0
 8002ba2:	d054      	beq.n	8002c4e <dmaStreamAllocate+0xae>
 * @special
 */
bool dmaStreamAllocate(const stm32_dma_stream_t *dmastp,
                       uint32_t priority,
                       stm32_dmaisr_t func,
                       void *param) {
 8002ba4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  osalDbgCheck(dmastp != NULL);

  /* Checks if the stream is already taken.*/
  if ((dma_streams_mask & (1U << dmastp->selfindex)) != 0U)
 8002ba8:	4f2b      	ldr	r7, [pc, #172]	; (8002c58 <dmaStreamAllocate+0xb8>)
 8002baa:	7a45      	ldrb	r5, [r0, #9]
 8002bac:	683c      	ldr	r4, [r7, #0]
 8002bae:	4698      	mov	r8, r3
 8002bb0:	2301      	movs	r3, #1
 8002bb2:	fa03 fe05 	lsl.w	lr, r3, r5
 8002bb6:	ea1e 0f04 	tst.w	lr, r4
 8002bba:	d13d      	bne.n	8002c38 <dmaStreamAllocate+0x98>
    return true;

  /* Marks the stream as allocated.*/
  dma_isr_redir[dmastp->selfindex].dma_func  = func;
 8002bbc:	4e27      	ldr	r6, [pc, #156]	; (8002c5c <dmaStreamAllocate+0xbc>)
  dma_isr_redir[dmastp->selfindex].dma_param = param;
  dma_streams_mask |= (1U << dmastp->selfindex);
 8002bbe:	ea4e 0404 	orr.w	r4, lr, r4
  if ((dma_streams_mask & (1U << dmastp->selfindex)) != 0U)
    return true;

  /* Marks the stream as allocated.*/
  dma_isr_redir[dmastp->selfindex].dma_func  = func;
  dma_isr_redir[dmastp->selfindex].dma_param = param;
 8002bc2:	eb06 0cc5 	add.w	ip, r6, r5, lsl #3
  dma_streams_mask |= (1U << dmastp->selfindex);

  /* Enabling DMA clocks required by the current streams set.*/
  if ((dma_streams_mask & STM32_DMA1_STREAMS_MASK) != 0U) {
 8002bc6:	f014 0fff 	tst.w	r4, #255	; 0xff
    return true;

  /* Marks the stream as allocated.*/
  dma_isr_redir[dmastp->selfindex].dma_func  = func;
  dma_isr_redir[dmastp->selfindex].dma_param = param;
  dma_streams_mask |= (1U << dmastp->selfindex);
 8002bca:	603c      	str	r4, [r7, #0]
  /* Checks if the stream is already taken.*/
  if ((dma_streams_mask & (1U << dmastp->selfindex)) != 0U)
    return true;

  /* Marks the stream as allocated.*/
  dma_isr_redir[dmastp->selfindex].dma_func  = func;
 8002bcc:	f846 2035 	str.w	r2, [r6, r5, lsl #3]
  dma_isr_redir[dmastp->selfindex].dma_param = param;
 8002bd0:	f8cc 8004 	str.w	r8, [ip, #4]
  dma_streams_mask |= (1U << dmastp->selfindex);

  /* Enabling DMA clocks required by the current streams set.*/
  if ((dma_streams_mask & STM32_DMA1_STREAMS_MASK) != 0U) {
 8002bd4:	d004      	beq.n	8002be0 <dmaStreamAllocate+0x40>
    rccEnableDMA1(false);
 8002bd6:	4d22      	ldr	r5, [pc, #136]	; (8002c60 <dmaStreamAllocate+0xc0>)
 8002bd8:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002bda:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002bde:	632b      	str	r3, [r5, #48]	; 0x30
  }
  if ((dma_streams_mask & STM32_DMA2_STREAMS_MASK) != 0U) {
 8002be0:	f414 4f7f 	tst.w	r4, #65280	; 0xff00
 8002be4:	d12b      	bne.n	8002c3e <dmaStreamAllocate+0x9e>
    rccEnableDMA2(false);
  }

  /* Putting the stream in a safe state.*/
  dmaStreamDisable(dmastp);
 8002be6:	6804      	ldr	r4, [r0, #0]
 8002be8:	6823      	ldr	r3, [r4, #0]
 8002bea:	f023 031f 	bic.w	r3, r3, #31
 8002bee:	6023      	str	r3, [r4, #0]
 8002bf0:	6823      	ldr	r3, [r4, #0]
 8002bf2:	f013 0301 	ands.w	r3, r3, #1
 8002bf6:	d1fb      	bne.n	8002bf0 <dmaStreamAllocate+0x50>
 8002bf8:	7a07      	ldrb	r7, [r0, #8]
 8002bfa:	6846      	ldr	r6, [r0, #4]
 8002bfc:	253d      	movs	r5, #61	; 0x3d
 8002bfe:	40bd      	lsls	r5, r7
  dmastp->stream->CR = STM32_DMA_CR_RESET_VALUE;
  dmastp->stream->FCR = STM32_DMA_FCR_RESET_VALUE;
 8002c00:	2721      	movs	r7, #33	; 0x21
  if ((dma_streams_mask & STM32_DMA2_STREAMS_MASK) != 0U) {
    rccEnableDMA2(false);
  }

  /* Putting the stream in a safe state.*/
  dmaStreamDisable(dmastp);
 8002c02:	6035      	str	r5, [r6, #0]
  dmastp->stream->CR = STM32_DMA_CR_RESET_VALUE;
 8002c04:	6023      	str	r3, [r4, #0]
  dmastp->stream->FCR = STM32_DMA_FCR_RESET_VALUE;
 8002c06:	6167      	str	r7, [r4, #20]

  /* Enables the associated IRQ vector if a callback is defined.*/
  if (func != NULL) {
 8002c08:	b1fa      	cbz	r2, 8002c4a <dmaStreamAllocate+0xaa>
    nvicEnableVector(dmastp->vector, priority);
 8002c0a:	7a80      	ldrb	r0, [r0, #10]
  NVIC->IP[_IP_IDX(n)] = (NVIC->IP[_IP_IDX(n)] & ~(0xFFU << _BIT_SHIFT(n))) |
                         (NVIC_PRIORITY_MASK(prio) << _BIT_SHIFT(n));
#else
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
#endif
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8002c0c:	0942      	lsrs	r2, r0, #5
 8002c0e:	0092      	lsls	r2, r2, #2

#if defined(__CORE_CM0_H_GENERIC)
  NVIC->IP[_IP_IDX(n)] = (NVIC->IP[_IP_IDX(n)] & ~(0xFFU << _BIT_SHIFT(n))) |
                         (NVIC_PRIORITY_MASK(prio) << _BIT_SHIFT(n));
#else
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
 8002c10:	f100 4560 	add.w	r5, r0, #3758096384	; 0xe0000000
 8002c14:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
 8002c18:	f502 4261 	add.w	r2, r2, #57600	; 0xe100
 8002c1c:	0109      	lsls	r1, r1, #4
 8002c1e:	f505 4561 	add.w	r5, r5, #57600	; 0xe100
#endif
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8002c22:	f000 001f 	and.w	r0, r0, #31
 8002c26:	2401      	movs	r4, #1
 8002c28:	fa04 f000 	lsl.w	r0, r4, r0

#if defined(__CORE_CM0_H_GENERIC)
  NVIC->IP[_IP_IDX(n)] = (NVIC->IP[_IP_IDX(n)] & ~(0xFFU << _BIT_SHIFT(n))) |
                         (NVIC_PRIORITY_MASK(prio) << _BIT_SHIFT(n));
#else
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
 8002c2c:	b2c9      	uxtb	r1, r1
 8002c2e:	f885 1300 	strb.w	r1, [r5, #768]	; 0x300
#endif
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8002c32:	f8c2 0180 	str.w	r0, [r2, #384]	; 0x180
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
 8002c36:	6010      	str	r0, [r2, #0]
  }

  return false;
}
 8002c38:	4618      	mov	r0, r3
 8002c3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  /* Enabling DMA clocks required by the current streams set.*/
  if ((dma_streams_mask & STM32_DMA1_STREAMS_MASK) != 0U) {
    rccEnableDMA1(false);
  }
  if ((dma_streams_mask & STM32_DMA2_STREAMS_MASK) != 0U) {
    rccEnableDMA2(false);
 8002c3e:	4c08      	ldr	r4, [pc, #32]	; (8002c60 <dmaStreamAllocate+0xc0>)
 8002c40:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002c42:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002c46:	6323      	str	r3, [r4, #48]	; 0x30
 8002c48:	e7cd      	b.n	8002be6 <dmaStreamAllocate+0x46>
  dmaStreamDisable(dmastp);
  dmastp->stream->CR = STM32_DMA_CR_RESET_VALUE;
  dmastp->stream->FCR = STM32_DMA_FCR_RESET_VALUE;

  /* Enables the associated IRQ vector if a callback is defined.*/
  if (func != NULL) {
 8002c4a:	4613      	mov	r3, r2
 8002c4c:	e7f4      	b.n	8002c38 <dmaStreamAllocate+0x98>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002c4e:	b672      	cpsid	i
 8002c50:	4b04      	ldr	r3, [pc, #16]	; (8002c64 <dmaStreamAllocate+0xc4>)
 8002c52:	4a05      	ldr	r2, [pc, #20]	; (8002c68 <dmaStreamAllocate+0xc8>)
 8002c54:	62da      	str	r2, [r3, #44]	; 0x2c
 8002c56:	e7fe      	b.n	8002c56 <dmaStreamAllocate+0xb6>
 8002c58:	2000ceb0 	.word	0x2000ceb0
 8002c5c:	2000bc28 	.word	0x2000bc28
 8002c60:	40023800 	.word	0x40023800
 8002c64:	2000d220 	.word	0x2000d220
 8002c68:	080069d0 	.word	0x080069d0
 8002c6c:	00000000 	.word	0x00000000

08002c70 <stSetAlarm>:
 *
 * @notapi
 */
static inline bool st_lld_is_alarm_active(void) {

  return (bool)((STM32_ST_TIM->DIER & STM32_TIM_DIER_CC1IE) != 0);
 8002c70:	4b05      	ldr	r3, [pc, #20]	; (8002c88 <stSetAlarm+0x18>)
 8002c72:	68da      	ldr	r2, [r3, #12]
 *
 * @api
 */
void stSetAlarm(systime_t abstime) {

  osalDbgAssert(stIsAlarmActive() != false, "not active");
 8002c74:	0792      	lsls	r2, r2, #30
 8002c76:	d501      	bpl.n	8002c7c <stSetAlarm+0xc>
 *
 * @notapi
 */
static inline void st_lld_set_alarm(systime_t time) {

  STM32_ST_TIM->CCR[0] = (uint32_t)time;
 8002c78:	6358      	str	r0, [r3, #52]	; 0x34
 8002c7a:	4770      	bx	lr
 8002c7c:	b672      	cpsid	i
 8002c7e:	4b03      	ldr	r3, [pc, #12]	; (8002c8c <stSetAlarm+0x1c>)
 8002c80:	4a03      	ldr	r2, [pc, #12]	; (8002c90 <stSetAlarm+0x20>)
 8002c82:	62da      	str	r2, [r3, #44]	; 0x2c
 8002c84:	e7fe      	b.n	8002c84 <stSetAlarm+0x14>
 8002c86:	bf00      	nop
 8002c88:	40000c00 	.word	0x40000c00
 8002c8c:	2000d220 	.word	0x2000d220
 8002c90:	08006980 	.word	0x08006980
	...

08002ca0 <_port_irq_epilogue>:

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 8002ca0:	2320      	movs	r3, #32
 8002ca2:	f383 8811 	msr	BASEPRI, r3
 * @brief   Exception exit redirection to _port_switch_from_isr().
 */
void _port_irq_epilogue(void) {

  port_lock_from_isr();
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
 8002ca6:	4b12      	ldr	r3, [pc, #72]	; (8002cf0 <_port_irq_epilogue+0x50>)
 8002ca8:	685b      	ldr	r3, [r3, #4]
 8002caa:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
 8002cae:	d102      	bne.n	8002cb6 <_port_irq_epilogue+0x16>
 8002cb0:	f383 8811 	msr	BASEPRI, r3
 8002cb4:	4770      	bx	lr
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  uint32_t result;

  /* Empty asm statement works as a scheduling barrier */
  __ASM volatile ("");
  __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 8002cb6:	eef1 3a10 	vmrs	r3, fpscr
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
{
  register uint32_t result;

  __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 8002cba:	f3ef 8309 	mrs	r3, PSP
    ctxp--;

    /* Setting up a fake XPSR register value.*/
    ctxp->xpsr = (regarm_t)0x01000000;
#if CORTEX_USE_FPU == TRUE
    ctxp->fpscr = (regarm_t)FPU->FPDSCR;
 8002cbe:	4a0d      	ldr	r2, [pc, #52]	; (8002cf4 <_port_irq_epilogue+0x54>)
    /* Adding an artificial exception return context, there is no need to
       populate it fully.*/
    ctxp--;

    /* Setting up a fake XPSR register value.*/
    ctxp->xpsr = (regarm_t)0x01000000;
 8002cc0:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
#if CORTEX_USE_FPU == TRUE
    ctxp->fpscr = (regarm_t)FPU->FPDSCR;
 8002cc4:	68d2      	ldr	r2, [r2, #12]
 8002cc6:	f843 2c08 	str.w	r2, [r3, #-8]
    /* Adding an artificial exception return context, there is no need to
       populate it fully.*/
    ctxp--;

    /* Setting up a fake XPSR register value.*/
    ctxp->xpsr = (regarm_t)0x01000000;
 8002cca:	f843 1c4c 	str.w	r1, [r3, #-76]
    /* The port_extctx structure is pointed by the PSP register.*/
    ctxp = (struct port_extctx *)__get_PSP();

    /* Adding an artificial exception return context, there is no need to
       populate it fully.*/
    ctxp--;
 8002cce:	f1a3 0268 	sub.w	r2, r3, #104	; 0x68

    \param [in]    topOfProcStack  Process Stack Pointer value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
 8002cd2:	f382 8809 	msr	PSP, r2
 * @retval false        if preemption is not required.
 *
 * @special
 */
bool chSchIsPreemptionRequired(void) {
  tprio_t p1 = firstprio(&ch.rlist.r_queue);
 8002cd6:	4a08      	ldr	r2, [pc, #32]	; (8002cf8 <_port_irq_epilogue+0x58>)
 8002cd8:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->p_prio;
 8002cda:	6992      	ldr	r2, [r2, #24]
    /* Writing back the modified PSP value.*/
    __set_PSP((uint32_t)ctxp);

    /* The exit sequence is different depending on if a preemption is
       required or not.*/
    if (chSchIsPreemptionRequired()) {
 8002cdc:	6889      	ldr	r1, [r1, #8]
 8002cde:	6892      	ldr	r2, [r2, #8]
 8002ce0:	4291      	cmp	r1, r2
      /* Preemption is required we need to enforce a context switch.*/
      ctxp->pc = (regarm_t)_port_switch_from_isr;
 8002ce2:	bf8c      	ite	hi
 8002ce4:	4a05      	ldrhi	r2, [pc, #20]	; (8002cfc <_port_irq_epilogue+0x5c>)
    }
    else {
      /* Preemption not required, we just need to exit the exception
         atomically.*/
      ctxp->pc = (regarm_t)_port_exit_from_isr;
 8002ce6:	4a06      	ldrls	r2, [pc, #24]	; (8002d00 <_port_irq_epilogue+0x60>)
 8002ce8:	f843 2c50 	str.w	r2, [r3, #-80]
 8002cec:	4770      	bx	lr
 8002cee:	bf00      	nop
 8002cf0:	e000ed00 	.word	0xe000ed00
 8002cf4:	e000ef30 	.word	0xe000ef30
 8002cf8:	2000d220 	.word	0x2000d220
 8002cfc:	08000301 	.word	0x08000301
 8002d00:	08000314 	.word	0x08000314
	...

08002d10 <Vector158>:
/**
 * @brief   DMA2 stream 7 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH7_HANDLER) {
 8002d10:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8002d12:	f000 fda5 	bl	8003860 <_stats_increase_irq>
 8002d16:	f000 fff3 	bl	8003d00 <_dbg_check_enter_isr>

  flags = (DMA2->HISR >> 22U) & STM32_DMA_ISR_MASK;
 8002d1a:	4b09      	ldr	r3, [pc, #36]	; (8002d40 <Vector158+0x30>)
  DMA2->HIFCR = flags << 22U;
  if (dma_isr_redir[15].dma_func)
 8002d1c:	4809      	ldr	r0, [pc, #36]	; (8002d44 <Vector158+0x34>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH7_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 22U) & STM32_DMA_ISR_MASK;
 8002d1e:	6859      	ldr	r1, [r3, #4]
  DMA2->HIFCR = flags << 22U;
  if (dma_isr_redir[15].dma_func)
 8002d20:	6f82      	ldr	r2, [r0, #120]	; 0x78
OSAL_IRQ_HANDLER(STM32_DMA2_CH7_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 22U) & STM32_DMA_ISR_MASK;
 8002d22:	0d89      	lsrs	r1, r1, #22
 8002d24:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->HIFCR = flags << 22U;
 8002d28:	058c      	lsls	r4, r1, #22
 8002d2a:	60dc      	str	r4, [r3, #12]
  if (dma_isr_redir[15].dma_func)
 8002d2c:	b10a      	cbz	r2, 8002d32 <Vector158+0x22>
    dma_isr_redir[15].dma_func(dma_isr_redir[15].dma_param, flags);
 8002d2e:	6fc0      	ldr	r0, [r0, #124]	; 0x7c
 8002d30:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8002d32:	f000 ffcd 	bl	8003cd0 <_dbg_check_leave_isr>
}
 8002d36:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA2->HISR >> 22U) & STM32_DMA_ISR_MASK;
  DMA2->HIFCR = flags << 22U;
  if (dma_isr_redir[15].dma_func)
    dma_isr_redir[15].dma_func(dma_isr_redir[15].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 8002d3a:	f7ff bfb1 	b.w	8002ca0 <_port_irq_epilogue>
 8002d3e:	bf00      	nop
 8002d40:	40026400 	.word	0x40026400
 8002d44:	2000bc28 	.word	0x2000bc28
	...

08002d50 <Vector154>:
/**
 * @brief   DMA2 stream 6 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH6_HANDLER) {
 8002d50:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8002d52:	f000 fd85 	bl	8003860 <_stats_increase_irq>
 8002d56:	f000 ffd3 	bl	8003d00 <_dbg_check_enter_isr>

  flags = (DMA2->HISR >> 16U) & STM32_DMA_ISR_MASK;
 8002d5a:	4b09      	ldr	r3, [pc, #36]	; (8002d80 <Vector154+0x30>)
  DMA2->HIFCR = flags << 16U;
  if (dma_isr_redir[14].dma_func)
 8002d5c:	4809      	ldr	r0, [pc, #36]	; (8002d84 <Vector154+0x34>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH6_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 16U) & STM32_DMA_ISR_MASK;
 8002d5e:	6859      	ldr	r1, [r3, #4]
  DMA2->HIFCR = flags << 16U;
  if (dma_isr_redir[14].dma_func)
 8002d60:	6f02      	ldr	r2, [r0, #112]	; 0x70
OSAL_IRQ_HANDLER(STM32_DMA2_CH6_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 16U) & STM32_DMA_ISR_MASK;
 8002d62:	0c09      	lsrs	r1, r1, #16
 8002d64:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->HIFCR = flags << 16U;
 8002d68:	040c      	lsls	r4, r1, #16
 8002d6a:	60dc      	str	r4, [r3, #12]
  if (dma_isr_redir[14].dma_func)
 8002d6c:	b10a      	cbz	r2, 8002d72 <Vector154+0x22>
    dma_isr_redir[14].dma_func(dma_isr_redir[14].dma_param, flags);
 8002d6e:	6f40      	ldr	r0, [r0, #116]	; 0x74
 8002d70:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8002d72:	f000 ffad 	bl	8003cd0 <_dbg_check_leave_isr>
}
 8002d76:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA2->HISR >> 16U) & STM32_DMA_ISR_MASK;
  DMA2->HIFCR = flags << 16U;
  if (dma_isr_redir[14].dma_func)
    dma_isr_redir[14].dma_func(dma_isr_redir[14].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 8002d7a:	f7ff bf91 	b.w	8002ca0 <_port_irq_epilogue>
 8002d7e:	bf00      	nop
 8002d80:	40026400 	.word	0x40026400
 8002d84:	2000bc28 	.word	0x2000bc28
	...

08002d90 <Vector150>:
/**
 * @brief   DMA2 stream 5 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH5_HANDLER) {
 8002d90:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8002d92:	f000 fd65 	bl	8003860 <_stats_increase_irq>
 8002d96:	f000 ffb3 	bl	8003d00 <_dbg_check_enter_isr>

  flags = (DMA2->HISR >> 6U) & STM32_DMA_ISR_MASK;
 8002d9a:	4b09      	ldr	r3, [pc, #36]	; (8002dc0 <Vector150+0x30>)
  DMA2->HIFCR = flags << 6U;
  if (dma_isr_redir[13].dma_func)
 8002d9c:	4809      	ldr	r0, [pc, #36]	; (8002dc4 <Vector150+0x34>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH5_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 6U) & STM32_DMA_ISR_MASK;
 8002d9e:	6859      	ldr	r1, [r3, #4]
  DMA2->HIFCR = flags << 6U;
  if (dma_isr_redir[13].dma_func)
 8002da0:	6e82      	ldr	r2, [r0, #104]	; 0x68
OSAL_IRQ_HANDLER(STM32_DMA2_CH5_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 6U) & STM32_DMA_ISR_MASK;
 8002da2:	0989      	lsrs	r1, r1, #6
 8002da4:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->HIFCR = flags << 6U;
 8002da8:	018c      	lsls	r4, r1, #6
 8002daa:	60dc      	str	r4, [r3, #12]
  if (dma_isr_redir[13].dma_func)
 8002dac:	b10a      	cbz	r2, 8002db2 <Vector150+0x22>
    dma_isr_redir[13].dma_func(dma_isr_redir[13].dma_param, flags);
 8002dae:	6ec0      	ldr	r0, [r0, #108]	; 0x6c
 8002db0:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8002db2:	f000 ff8d 	bl	8003cd0 <_dbg_check_leave_isr>
}
 8002db6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA2->HISR >> 6U) & STM32_DMA_ISR_MASK;
  DMA2->HIFCR = flags << 6U;
  if (dma_isr_redir[13].dma_func)
    dma_isr_redir[13].dma_func(dma_isr_redir[13].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 8002dba:	f7ff bf71 	b.w	8002ca0 <_port_irq_epilogue>
 8002dbe:	bf00      	nop
 8002dc0:	40026400 	.word	0x40026400
 8002dc4:	2000bc28 	.word	0x2000bc28
	...

08002dd0 <Vector130>:
/**
 * @brief   DMA2 stream 4 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH4_HANDLER) {
 8002dd0:	b508      	push	{r3, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8002dd2:	f000 fd45 	bl	8003860 <_stats_increase_irq>
 8002dd6:	f000 ff93 	bl	8003d00 <_dbg_check_enter_isr>

  flags = (DMA2->HISR >> 0U) & STM32_DMA_ISR_MASK;
 8002dda:	4b08      	ldr	r3, [pc, #32]	; (8002dfc <Vector130+0x2c>)
  DMA2->HIFCR = flags << 0U;
  if (dma_isr_redir[12].dma_func)
 8002ddc:	4808      	ldr	r0, [pc, #32]	; (8002e00 <Vector130+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH4_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 0U) & STM32_DMA_ISR_MASK;
 8002dde:	6859      	ldr	r1, [r3, #4]
  DMA2->HIFCR = flags << 0U;
  if (dma_isr_redir[12].dma_func)
 8002de0:	6e02      	ldr	r2, [r0, #96]	; 0x60
OSAL_IRQ_HANDLER(STM32_DMA2_CH4_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 0U) & STM32_DMA_ISR_MASK;
 8002de2:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->HIFCR = flags << 0U;
 8002de6:	60d9      	str	r1, [r3, #12]
  if (dma_isr_redir[12].dma_func)
 8002de8:	b10a      	cbz	r2, 8002dee <Vector130+0x1e>
    dma_isr_redir[12].dma_func(dma_isr_redir[12].dma_param, flags);
 8002dea:	6e40      	ldr	r0, [r0, #100]	; 0x64
 8002dec:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8002dee:	f000 ff6f 	bl	8003cd0 <_dbg_check_leave_isr>
}
 8002df2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  flags = (DMA2->HISR >> 0U) & STM32_DMA_ISR_MASK;
  DMA2->HIFCR = flags << 0U;
  if (dma_isr_redir[12].dma_func)
    dma_isr_redir[12].dma_func(dma_isr_redir[12].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 8002df6:	f7ff bf53 	b.w	8002ca0 <_port_irq_epilogue>
 8002dfa:	bf00      	nop
 8002dfc:	40026400 	.word	0x40026400
 8002e00:	2000bc28 	.word	0x2000bc28
	...

08002e10 <Vector12C>:
/**
 * @brief   DMA2 stream 3 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH3_HANDLER) {
 8002e10:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8002e12:	f000 fd25 	bl	8003860 <_stats_increase_irq>
 8002e16:	f000 ff73 	bl	8003d00 <_dbg_check_enter_isr>

  flags = (DMA2->LISR >> 22U) & STM32_DMA_ISR_MASK;
 8002e1a:	4b09      	ldr	r3, [pc, #36]	; (8002e40 <Vector12C+0x30>)
  DMA2->LIFCR = flags << 22U;
  if (dma_isr_redir[11].dma_func)
 8002e1c:	4809      	ldr	r0, [pc, #36]	; (8002e44 <Vector12C+0x34>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH3_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 22U) & STM32_DMA_ISR_MASK;
 8002e1e:	6819      	ldr	r1, [r3, #0]
  DMA2->LIFCR = flags << 22U;
  if (dma_isr_redir[11].dma_func)
 8002e20:	6d82      	ldr	r2, [r0, #88]	; 0x58
OSAL_IRQ_HANDLER(STM32_DMA2_CH3_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 22U) & STM32_DMA_ISR_MASK;
 8002e22:	0d89      	lsrs	r1, r1, #22
 8002e24:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->LIFCR = flags << 22U;
 8002e28:	058c      	lsls	r4, r1, #22
 8002e2a:	609c      	str	r4, [r3, #8]
  if (dma_isr_redir[11].dma_func)
 8002e2c:	b10a      	cbz	r2, 8002e32 <Vector12C+0x22>
    dma_isr_redir[11].dma_func(dma_isr_redir[11].dma_param, flags);
 8002e2e:	6dc0      	ldr	r0, [r0, #92]	; 0x5c
 8002e30:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8002e32:	f000 ff4d 	bl	8003cd0 <_dbg_check_leave_isr>
}
 8002e36:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA2->LISR >> 22U) & STM32_DMA_ISR_MASK;
  DMA2->LIFCR = flags << 22U;
  if (dma_isr_redir[11].dma_func)
    dma_isr_redir[11].dma_func(dma_isr_redir[11].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 8002e3a:	f7ff bf31 	b.w	8002ca0 <_port_irq_epilogue>
 8002e3e:	bf00      	nop
 8002e40:	40026400 	.word	0x40026400
 8002e44:	2000bc28 	.word	0x2000bc28
	...

08002e50 <Vector128>:
/**
 * @brief   DMA2 stream 2 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH2_HANDLER) {
 8002e50:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8002e52:	f000 fd05 	bl	8003860 <_stats_increase_irq>
 8002e56:	f000 ff53 	bl	8003d00 <_dbg_check_enter_isr>

  flags = (DMA2->LISR >> 16U) & STM32_DMA_ISR_MASK;
 8002e5a:	4b09      	ldr	r3, [pc, #36]	; (8002e80 <Vector128+0x30>)
  DMA2->LIFCR = flags << 16U;
  if (dma_isr_redir[10].dma_func)
 8002e5c:	4809      	ldr	r0, [pc, #36]	; (8002e84 <Vector128+0x34>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH2_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 16U) & STM32_DMA_ISR_MASK;
 8002e5e:	6819      	ldr	r1, [r3, #0]
  DMA2->LIFCR = flags << 16U;
  if (dma_isr_redir[10].dma_func)
 8002e60:	6d02      	ldr	r2, [r0, #80]	; 0x50
OSAL_IRQ_HANDLER(STM32_DMA2_CH2_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 16U) & STM32_DMA_ISR_MASK;
 8002e62:	0c09      	lsrs	r1, r1, #16
 8002e64:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->LIFCR = flags << 16U;
 8002e68:	040c      	lsls	r4, r1, #16
 8002e6a:	609c      	str	r4, [r3, #8]
  if (dma_isr_redir[10].dma_func)
 8002e6c:	b10a      	cbz	r2, 8002e72 <Vector128+0x22>
    dma_isr_redir[10].dma_func(dma_isr_redir[10].dma_param, flags);
 8002e6e:	6d40      	ldr	r0, [r0, #84]	; 0x54
 8002e70:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8002e72:	f000 ff2d 	bl	8003cd0 <_dbg_check_leave_isr>
}
 8002e76:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA2->LISR >> 16U) & STM32_DMA_ISR_MASK;
  DMA2->LIFCR = flags << 16U;
  if (dma_isr_redir[10].dma_func)
    dma_isr_redir[10].dma_func(dma_isr_redir[10].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 8002e7a:	f7ff bf11 	b.w	8002ca0 <_port_irq_epilogue>
 8002e7e:	bf00      	nop
 8002e80:	40026400 	.word	0x40026400
 8002e84:	2000bc28 	.word	0x2000bc28
	...

08002e90 <Vector124>:
/**
 * @brief   DMA2 stream 1 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH1_HANDLER) {
 8002e90:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8002e92:	f000 fce5 	bl	8003860 <_stats_increase_irq>
 8002e96:	f000 ff33 	bl	8003d00 <_dbg_check_enter_isr>

  flags = (DMA2->LISR >> 6U) & STM32_DMA_ISR_MASK;
 8002e9a:	4b09      	ldr	r3, [pc, #36]	; (8002ec0 <Vector124+0x30>)
  DMA2->LIFCR = flags << 6U;
  if (dma_isr_redir[9].dma_func)
 8002e9c:	4809      	ldr	r0, [pc, #36]	; (8002ec4 <Vector124+0x34>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH1_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 6U) & STM32_DMA_ISR_MASK;
 8002e9e:	6819      	ldr	r1, [r3, #0]
  DMA2->LIFCR = flags << 6U;
  if (dma_isr_redir[9].dma_func)
 8002ea0:	6c82      	ldr	r2, [r0, #72]	; 0x48
OSAL_IRQ_HANDLER(STM32_DMA2_CH1_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 6U) & STM32_DMA_ISR_MASK;
 8002ea2:	0989      	lsrs	r1, r1, #6
 8002ea4:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->LIFCR = flags << 6U;
 8002ea8:	018c      	lsls	r4, r1, #6
 8002eaa:	609c      	str	r4, [r3, #8]
  if (dma_isr_redir[9].dma_func)
 8002eac:	b10a      	cbz	r2, 8002eb2 <Vector124+0x22>
    dma_isr_redir[9].dma_func(dma_isr_redir[9].dma_param, flags);
 8002eae:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
 8002eb0:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8002eb2:	f000 ff0d 	bl	8003cd0 <_dbg_check_leave_isr>
}
 8002eb6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA2->LISR >> 6U) & STM32_DMA_ISR_MASK;
  DMA2->LIFCR = flags << 6U;
  if (dma_isr_redir[9].dma_func)
    dma_isr_redir[9].dma_func(dma_isr_redir[9].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 8002eba:	f7ff bef1 	b.w	8002ca0 <_port_irq_epilogue>
 8002ebe:	bf00      	nop
 8002ec0:	40026400 	.word	0x40026400
 8002ec4:	2000bc28 	.word	0x2000bc28
	...

08002ed0 <Vector120>:
/**
 * @brief   DMA2 stream 0 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH0_HANDLER) {
 8002ed0:	b508      	push	{r3, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8002ed2:	f000 fcc5 	bl	8003860 <_stats_increase_irq>
 8002ed6:	f000 ff13 	bl	8003d00 <_dbg_check_enter_isr>

  flags = (DMA2->LISR >> 0U) & STM32_DMA_ISR_MASK;
 8002eda:	4b08      	ldr	r3, [pc, #32]	; (8002efc <Vector120+0x2c>)
  DMA2->LIFCR = flags << 0U;
  if (dma_isr_redir[8].dma_func)
 8002edc:	4808      	ldr	r0, [pc, #32]	; (8002f00 <Vector120+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH0_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 0U) & STM32_DMA_ISR_MASK;
 8002ede:	6819      	ldr	r1, [r3, #0]
  DMA2->LIFCR = flags << 0U;
  if (dma_isr_redir[8].dma_func)
 8002ee0:	6c02      	ldr	r2, [r0, #64]	; 0x40
OSAL_IRQ_HANDLER(STM32_DMA2_CH0_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 0U) & STM32_DMA_ISR_MASK;
 8002ee2:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->LIFCR = flags << 0U;
 8002ee6:	6099      	str	r1, [r3, #8]
  if (dma_isr_redir[8].dma_func)
 8002ee8:	b10a      	cbz	r2, 8002eee <Vector120+0x1e>
    dma_isr_redir[8].dma_func(dma_isr_redir[8].dma_param, flags);
 8002eea:	6c40      	ldr	r0, [r0, #68]	; 0x44
 8002eec:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8002eee:	f000 feef 	bl	8003cd0 <_dbg_check_leave_isr>
}
 8002ef2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  flags = (DMA2->LISR >> 0U) & STM32_DMA_ISR_MASK;
  DMA2->LIFCR = flags << 0U;
  if (dma_isr_redir[8].dma_func)
    dma_isr_redir[8].dma_func(dma_isr_redir[8].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 8002ef6:	f7ff bed3 	b.w	8002ca0 <_port_irq_epilogue>
 8002efa:	bf00      	nop
 8002efc:	40026400 	.word	0x40026400
 8002f00:	2000bc28 	.word	0x2000bc28
	...

08002f10 <VectorFC>:
/**
 * @brief   DMA1 stream 7 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH7_HANDLER) {
 8002f10:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8002f12:	f000 fca5 	bl	8003860 <_stats_increase_irq>
 8002f16:	f000 fef3 	bl	8003d00 <_dbg_check_enter_isr>

  flags = (DMA1->HISR >> 22U) & STM32_DMA_ISR_MASK;
 8002f1a:	4b09      	ldr	r3, [pc, #36]	; (8002f40 <VectorFC+0x30>)
  DMA1->HIFCR = flags << 22U;
  if (dma_isr_redir[7].dma_func)
 8002f1c:	4809      	ldr	r0, [pc, #36]	; (8002f44 <VectorFC+0x34>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH7_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 22U) & STM32_DMA_ISR_MASK;
 8002f1e:	6859      	ldr	r1, [r3, #4]
  DMA1->HIFCR = flags << 22U;
  if (dma_isr_redir[7].dma_func)
 8002f20:	6b82      	ldr	r2, [r0, #56]	; 0x38
OSAL_IRQ_HANDLER(STM32_DMA1_CH7_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 22U) & STM32_DMA_ISR_MASK;
 8002f22:	0d89      	lsrs	r1, r1, #22
 8002f24:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->HIFCR = flags << 22U;
 8002f28:	058c      	lsls	r4, r1, #22
 8002f2a:	60dc      	str	r4, [r3, #12]
  if (dma_isr_redir[7].dma_func)
 8002f2c:	b10a      	cbz	r2, 8002f32 <VectorFC+0x22>
    dma_isr_redir[7].dma_func(dma_isr_redir[7].dma_param, flags);
 8002f2e:	6bc0      	ldr	r0, [r0, #60]	; 0x3c
 8002f30:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8002f32:	f000 fecd 	bl	8003cd0 <_dbg_check_leave_isr>
}
 8002f36:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA1->HISR >> 22U) & STM32_DMA_ISR_MASK;
  DMA1->HIFCR = flags << 22U;
  if (dma_isr_redir[7].dma_func)
    dma_isr_redir[7].dma_func(dma_isr_redir[7].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 8002f3a:	f7ff beb1 	b.w	8002ca0 <_port_irq_epilogue>
 8002f3e:	bf00      	nop
 8002f40:	40026000 	.word	0x40026000
 8002f44:	2000bc28 	.word	0x2000bc28
	...

08002f50 <Vector84>:
/**
 * @brief   DMA1 stream 6 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH6_HANDLER) {
 8002f50:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8002f52:	f000 fc85 	bl	8003860 <_stats_increase_irq>
 8002f56:	f000 fed3 	bl	8003d00 <_dbg_check_enter_isr>

  flags = (DMA1->HISR >> 16U) & STM32_DMA_ISR_MASK;
 8002f5a:	4b09      	ldr	r3, [pc, #36]	; (8002f80 <Vector84+0x30>)
  DMA1->HIFCR = flags << 16U;
  if (dma_isr_redir[6].dma_func)
 8002f5c:	4809      	ldr	r0, [pc, #36]	; (8002f84 <Vector84+0x34>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH6_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 16U) & STM32_DMA_ISR_MASK;
 8002f5e:	6859      	ldr	r1, [r3, #4]
  DMA1->HIFCR = flags << 16U;
  if (dma_isr_redir[6].dma_func)
 8002f60:	6b02      	ldr	r2, [r0, #48]	; 0x30
OSAL_IRQ_HANDLER(STM32_DMA1_CH6_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 16U) & STM32_DMA_ISR_MASK;
 8002f62:	0c09      	lsrs	r1, r1, #16
 8002f64:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->HIFCR = flags << 16U;
 8002f68:	040c      	lsls	r4, r1, #16
 8002f6a:	60dc      	str	r4, [r3, #12]
  if (dma_isr_redir[6].dma_func)
 8002f6c:	b10a      	cbz	r2, 8002f72 <Vector84+0x22>
    dma_isr_redir[6].dma_func(dma_isr_redir[6].dma_param, flags);
 8002f6e:	6b40      	ldr	r0, [r0, #52]	; 0x34
 8002f70:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8002f72:	f000 fead 	bl	8003cd0 <_dbg_check_leave_isr>
}
 8002f76:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA1->HISR >> 16U) & STM32_DMA_ISR_MASK;
  DMA1->HIFCR = flags << 16U;
  if (dma_isr_redir[6].dma_func)
    dma_isr_redir[6].dma_func(dma_isr_redir[6].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 8002f7a:	f7ff be91 	b.w	8002ca0 <_port_irq_epilogue>
 8002f7e:	bf00      	nop
 8002f80:	40026000 	.word	0x40026000
 8002f84:	2000bc28 	.word	0x2000bc28
	...

08002f90 <Vector80>:
/**
 * @brief   DMA1 stream 5 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH5_HANDLER) {
 8002f90:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8002f92:	f000 fc65 	bl	8003860 <_stats_increase_irq>
 8002f96:	f000 feb3 	bl	8003d00 <_dbg_check_enter_isr>

  flags = (DMA1->HISR >> 6U) & STM32_DMA_ISR_MASK;
 8002f9a:	4b09      	ldr	r3, [pc, #36]	; (8002fc0 <Vector80+0x30>)
  DMA1->HIFCR = flags << 6U;
  if (dma_isr_redir[5].dma_func)
 8002f9c:	4809      	ldr	r0, [pc, #36]	; (8002fc4 <Vector80+0x34>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH5_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 6U) & STM32_DMA_ISR_MASK;
 8002f9e:	6859      	ldr	r1, [r3, #4]
  DMA1->HIFCR = flags << 6U;
  if (dma_isr_redir[5].dma_func)
 8002fa0:	6a82      	ldr	r2, [r0, #40]	; 0x28
OSAL_IRQ_HANDLER(STM32_DMA1_CH5_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 6U) & STM32_DMA_ISR_MASK;
 8002fa2:	0989      	lsrs	r1, r1, #6
 8002fa4:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->HIFCR = flags << 6U;
 8002fa8:	018c      	lsls	r4, r1, #6
 8002faa:	60dc      	str	r4, [r3, #12]
  if (dma_isr_redir[5].dma_func)
 8002fac:	b10a      	cbz	r2, 8002fb2 <Vector80+0x22>
    dma_isr_redir[5].dma_func(dma_isr_redir[5].dma_param, flags);
 8002fae:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
 8002fb0:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8002fb2:	f000 fe8d 	bl	8003cd0 <_dbg_check_leave_isr>
}
 8002fb6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA1->HISR >> 6U) & STM32_DMA_ISR_MASK;
  DMA1->HIFCR = flags << 6U;
  if (dma_isr_redir[5].dma_func)
    dma_isr_redir[5].dma_func(dma_isr_redir[5].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 8002fba:	f7ff be71 	b.w	8002ca0 <_port_irq_epilogue>
 8002fbe:	bf00      	nop
 8002fc0:	40026000 	.word	0x40026000
 8002fc4:	2000bc28 	.word	0x2000bc28
	...

08002fd0 <Vector7C>:
/**
 * @brief   DMA1 stream 4 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH4_HANDLER) {
 8002fd0:	b508      	push	{r3, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8002fd2:	f000 fc45 	bl	8003860 <_stats_increase_irq>
 8002fd6:	f000 fe93 	bl	8003d00 <_dbg_check_enter_isr>

  flags = (DMA1->HISR >> 0U) & STM32_DMA_ISR_MASK;
 8002fda:	4b08      	ldr	r3, [pc, #32]	; (8002ffc <Vector7C+0x2c>)
  DMA1->HIFCR = flags << 0U;
  if (dma_isr_redir[4].dma_func)
 8002fdc:	4808      	ldr	r0, [pc, #32]	; (8003000 <Vector7C+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH4_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 0U) & STM32_DMA_ISR_MASK;
 8002fde:	6859      	ldr	r1, [r3, #4]
  DMA1->HIFCR = flags << 0U;
  if (dma_isr_redir[4].dma_func)
 8002fe0:	6a02      	ldr	r2, [r0, #32]
OSAL_IRQ_HANDLER(STM32_DMA1_CH4_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 0U) & STM32_DMA_ISR_MASK;
 8002fe2:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->HIFCR = flags << 0U;
 8002fe6:	60d9      	str	r1, [r3, #12]
  if (dma_isr_redir[4].dma_func)
 8002fe8:	b10a      	cbz	r2, 8002fee <Vector7C+0x1e>
    dma_isr_redir[4].dma_func(dma_isr_redir[4].dma_param, flags);
 8002fea:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8002fec:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8002fee:	f000 fe6f 	bl	8003cd0 <_dbg_check_leave_isr>
}
 8002ff2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  flags = (DMA1->HISR >> 0U) & STM32_DMA_ISR_MASK;
  DMA1->HIFCR = flags << 0U;
  if (dma_isr_redir[4].dma_func)
    dma_isr_redir[4].dma_func(dma_isr_redir[4].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 8002ff6:	f7ff be53 	b.w	8002ca0 <_port_irq_epilogue>
 8002ffa:	bf00      	nop
 8002ffc:	40026000 	.word	0x40026000
 8003000:	2000bc28 	.word	0x2000bc28
	...

08003010 <Vector78>:
/**
 * @brief   DMA1 stream 3 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH3_HANDLER) {
 8003010:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003012:	f000 fc25 	bl	8003860 <_stats_increase_irq>
 8003016:	f000 fe73 	bl	8003d00 <_dbg_check_enter_isr>

  flags = (DMA1->LISR >> 22U) & STM32_DMA_ISR_MASK;
 800301a:	4b09      	ldr	r3, [pc, #36]	; (8003040 <Vector78+0x30>)
  DMA1->LIFCR = flags << 22U;
  if (dma_isr_redir[3].dma_func)
 800301c:	4809      	ldr	r0, [pc, #36]	; (8003044 <Vector78+0x34>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH3_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 22U) & STM32_DMA_ISR_MASK;
 800301e:	6819      	ldr	r1, [r3, #0]
  DMA1->LIFCR = flags << 22U;
  if (dma_isr_redir[3].dma_func)
 8003020:	6982      	ldr	r2, [r0, #24]
OSAL_IRQ_HANDLER(STM32_DMA1_CH3_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 22U) & STM32_DMA_ISR_MASK;
 8003022:	0d89      	lsrs	r1, r1, #22
 8003024:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->LIFCR = flags << 22U;
 8003028:	058c      	lsls	r4, r1, #22
 800302a:	609c      	str	r4, [r3, #8]
  if (dma_isr_redir[3].dma_func)
 800302c:	b10a      	cbz	r2, 8003032 <Vector78+0x22>
    dma_isr_redir[3].dma_func(dma_isr_redir[3].dma_param, flags);
 800302e:	69c0      	ldr	r0, [r0, #28]
 8003030:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8003032:	f000 fe4d 	bl	8003cd0 <_dbg_check_leave_isr>
}
 8003036:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA1->LISR >> 22U) & STM32_DMA_ISR_MASK;
  DMA1->LIFCR = flags << 22U;
  if (dma_isr_redir[3].dma_func)
    dma_isr_redir[3].dma_func(dma_isr_redir[3].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 800303a:	f7ff be31 	b.w	8002ca0 <_port_irq_epilogue>
 800303e:	bf00      	nop
 8003040:	40026000 	.word	0x40026000
 8003044:	2000bc28 	.word	0x2000bc28
	...

08003050 <Vector74>:
/**
 * @brief   DMA1 stream 2 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH2_HANDLER) {
 8003050:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003052:	f000 fc05 	bl	8003860 <_stats_increase_irq>
 8003056:	f000 fe53 	bl	8003d00 <_dbg_check_enter_isr>

  flags = (DMA1->LISR >> 16U) & STM32_DMA_ISR_MASK;
 800305a:	4b09      	ldr	r3, [pc, #36]	; (8003080 <Vector74+0x30>)
  DMA1->LIFCR = flags << 16U;
  if (dma_isr_redir[2].dma_func)
 800305c:	4809      	ldr	r0, [pc, #36]	; (8003084 <Vector74+0x34>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH2_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 16U) & STM32_DMA_ISR_MASK;
 800305e:	6819      	ldr	r1, [r3, #0]
  DMA1->LIFCR = flags << 16U;
  if (dma_isr_redir[2].dma_func)
 8003060:	6902      	ldr	r2, [r0, #16]
OSAL_IRQ_HANDLER(STM32_DMA1_CH2_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 16U) & STM32_DMA_ISR_MASK;
 8003062:	0c09      	lsrs	r1, r1, #16
 8003064:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->LIFCR = flags << 16U;
 8003068:	040c      	lsls	r4, r1, #16
 800306a:	609c      	str	r4, [r3, #8]
  if (dma_isr_redir[2].dma_func)
 800306c:	b10a      	cbz	r2, 8003072 <Vector74+0x22>
    dma_isr_redir[2].dma_func(dma_isr_redir[2].dma_param, flags);
 800306e:	6940      	ldr	r0, [r0, #20]
 8003070:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8003072:	f000 fe2d 	bl	8003cd0 <_dbg_check_leave_isr>
}
 8003076:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA1->LISR >> 16U) & STM32_DMA_ISR_MASK;
  DMA1->LIFCR = flags << 16U;
  if (dma_isr_redir[2].dma_func)
    dma_isr_redir[2].dma_func(dma_isr_redir[2].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 800307a:	f7ff be11 	b.w	8002ca0 <_port_irq_epilogue>
 800307e:	bf00      	nop
 8003080:	40026000 	.word	0x40026000
 8003084:	2000bc28 	.word	0x2000bc28
	...

08003090 <Vector70>:
/**
 * @brief   DMA1 stream 1 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH1_HANDLER) {
 8003090:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003092:	f000 fbe5 	bl	8003860 <_stats_increase_irq>
 8003096:	f000 fe33 	bl	8003d00 <_dbg_check_enter_isr>

  flags = (DMA1->LISR >> 6U) & STM32_DMA_ISR_MASK;
 800309a:	4b09      	ldr	r3, [pc, #36]	; (80030c0 <Vector70+0x30>)
  DMA1->LIFCR = flags << 6U;
  if (dma_isr_redir[1].dma_func)
 800309c:	4809      	ldr	r0, [pc, #36]	; (80030c4 <Vector70+0x34>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH1_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 6U) & STM32_DMA_ISR_MASK;
 800309e:	6819      	ldr	r1, [r3, #0]
  DMA1->LIFCR = flags << 6U;
  if (dma_isr_redir[1].dma_func)
 80030a0:	6882      	ldr	r2, [r0, #8]
OSAL_IRQ_HANDLER(STM32_DMA1_CH1_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 6U) & STM32_DMA_ISR_MASK;
 80030a2:	0989      	lsrs	r1, r1, #6
 80030a4:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->LIFCR = flags << 6U;
 80030a8:	018c      	lsls	r4, r1, #6
 80030aa:	609c      	str	r4, [r3, #8]
  if (dma_isr_redir[1].dma_func)
 80030ac:	b10a      	cbz	r2, 80030b2 <Vector70+0x22>
    dma_isr_redir[1].dma_func(dma_isr_redir[1].dma_param, flags);
 80030ae:	68c0      	ldr	r0, [r0, #12]
 80030b0:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 80030b2:	f000 fe0d 	bl	8003cd0 <_dbg_check_leave_isr>
}
 80030b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA1->LISR >> 6U) & STM32_DMA_ISR_MASK;
  DMA1->LIFCR = flags << 6U;
  if (dma_isr_redir[1].dma_func)
    dma_isr_redir[1].dma_func(dma_isr_redir[1].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 80030ba:	f7ff bdf1 	b.w	8002ca0 <_port_irq_epilogue>
 80030be:	bf00      	nop
 80030c0:	40026000 	.word	0x40026000
 80030c4:	2000bc28 	.word	0x2000bc28
	...

080030d0 <Vector6C>:
/**
 * @brief   DMA1 stream 0 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH0_HANDLER) {
 80030d0:	b508      	push	{r3, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80030d2:	f000 fbc5 	bl	8003860 <_stats_increase_irq>
 80030d6:	f000 fe13 	bl	8003d00 <_dbg_check_enter_isr>

  flags = (DMA1->LISR >> 0U) & STM32_DMA_ISR_MASK;
 80030da:	4b08      	ldr	r3, [pc, #32]	; (80030fc <Vector6C+0x2c>)
  DMA1->LIFCR = flags << 0U;
  if (dma_isr_redir[0].dma_func)
 80030dc:	4a08      	ldr	r2, [pc, #32]	; (8003100 <Vector6C+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH0_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 0U) & STM32_DMA_ISR_MASK;
 80030de:	6819      	ldr	r1, [r3, #0]
 80030e0:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->LIFCR = flags << 0U;
 80030e4:	6099      	str	r1, [r3, #8]
  if (dma_isr_redir[0].dma_func)
 80030e6:	6813      	ldr	r3, [r2, #0]
 80030e8:	b10b      	cbz	r3, 80030ee <Vector6C+0x1e>
    dma_isr_redir[0].dma_func(dma_isr_redir[0].dma_param, flags);
 80030ea:	6850      	ldr	r0, [r2, #4]
 80030ec:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 80030ee:	f000 fdef 	bl	8003cd0 <_dbg_check_leave_isr>
}
 80030f2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  flags = (DMA1->LISR >> 0U) & STM32_DMA_ISR_MASK;
  DMA1->LIFCR = flags << 0U;
  if (dma_isr_redir[0].dma_func)
    dma_isr_redir[0].dma_func(dma_isr_redir[0].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 80030f6:	f7ff bdd3 	b.w	8002ca0 <_port_irq_epilogue>
 80030fa:	bf00      	nop
 80030fc:	40026000 	.word	0x40026000
 8003100:	2000bc28 	.word	0x2000bc28
	...

08003110 <chEvtBroadcastFlagsI>:
 * @param[in] esp       pointer to the @p event_source_t structure
 * @param[in] flags     the flags set to be added to the listener flags mask
 *
 * @iclass
 */
void chEvtBroadcastFlagsI(event_source_t *esp, eventflags_t flags) {
 8003110:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003114:	4680      	mov	r8, r0
 8003116:	460e      	mov	r6, r1
  event_listener_t *elp;

  chDbgCheckClassI();
 8003118:	f000 fc92 	bl	8003a40 <chDbgCheckClassI>
  chDbgCheck(esp != NULL);
 800311c:	f1b8 0f00 	cmp.w	r8, #0
 8003120:	d039      	beq.n	8003196 <chEvtBroadcastFlagsI+0x86>

  elp = esp->es_next;
 8003122:	f8d8 4000 	ldr.w	r4, [r8]
  /*lint -save -e9087 -e740 [11.3, 1.3] Cast required by list handling.*/
  while (elp != (event_listener_t *)esp) {
 8003126:	45a0      	cmp	r8, r4
 8003128:	d026      	beq.n	8003178 <chEvtBroadcastFlagsI+0x68>
  /* Test on the AND/OR conditions wait states.*/
  if (((tp->p_state == CH_STATE_WTOREVT) &&
       ((tp->p_epending & tp->p_u.ewmask) != (eventmask_t)0)) ||
      ((tp->p_state == CH_STATE_WTANDEVT) &&
       ((tp->p_epending & tp->p_u.ewmask) == tp->p_u.ewmask))) {
    tp->p_u.rdymsg = MSG_OK;
 800312a:	2700      	movs	r7, #0
 800312c:	e002      	b.n	8003134 <chEvtBroadcastFlagsI+0x24>
       source does not emit any flag.*/
    if ((flags == (eventflags_t)0) ||
        ((elp->el_flags & elp->el_wflags) != (eventflags_t)0)) {
      chEvtSignalI(elp->el_listener, elp->el_events);
    }
    elp = elp->el_next;
 800312e:	6824      	ldr	r4, [r4, #0]
  chDbgCheckClassI();
  chDbgCheck(esp != NULL);

  elp = esp->es_next;
  /*lint -save -e9087 -e740 [11.3, 1.3] Cast required by list handling.*/
  while (elp != (event_listener_t *)esp) {
 8003130:	45a0      	cmp	r8, r4
 8003132:	d021      	beq.n	8003178 <chEvtBroadcastFlagsI+0x68>
  /*lint -restore*/
    elp->el_flags |= flags;
 8003134:	68e3      	ldr	r3, [r4, #12]
 8003136:	4333      	orrs	r3, r6
 8003138:	60e3      	str	r3, [r4, #12]
    /* When flags == 0 the thread will always be signaled because the
       source does not emit any flag.*/
    if ((flags == (eventflags_t)0) ||
 800313a:	b116      	cbz	r6, 8003142 <chEvtBroadcastFlagsI+0x32>
        ((elp->el_flags & elp->el_wflags) != (eventflags_t)0)) {
 800313c:	6922      	ldr	r2, [r4, #16]
  while (elp != (event_listener_t *)esp) {
  /*lint -restore*/
    elp->el_flags |= flags;
    /* When flags == 0 the thread will always be signaled because the
       source does not emit any flag.*/
    if ((flags == (eventflags_t)0) ||
 800313e:	4213      	tst	r3, r2
 8003140:	d0f5      	beq.n	800312e <chEvtBroadcastFlagsI+0x1e>
        ((elp->el_flags & elp->el_wflags) != (eventflags_t)0)) {
      chEvtSignalI(elp->el_listener, elp->el_events);
 8003142:	6865      	ldr	r5, [r4, #4]
 8003144:	f8d4 9008 	ldr.w	r9, [r4, #8]
 *
 * @iclass
 */
void chEvtSignalI(thread_t *tp, eventmask_t events) {

  chDbgCheckClassI();
 8003148:	f000 fc7a 	bl	8003a40 <chDbgCheckClassI>
  chDbgCheck(tp != NULL);
 800314c:	b1f5      	cbz	r5, 800318c <chEvtBroadcastFlagsI+0x7c>

  tp->p_epending |= events;
 800314e:	6bab      	ldr	r3, [r5, #56]	; 0x38
  /* Test on the AND/OR conditions wait states.*/
  if (((tp->p_state == CH_STATE_WTOREVT) &&
 8003150:	f895 2020 	ldrb.w	r2, [r5, #32]
void chEvtSignalI(thread_t *tp, eventmask_t events) {

  chDbgCheckClassI();
  chDbgCheck(tp != NULL);

  tp->p_epending |= events;
 8003154:	ea49 0303 	orr.w	r3, r9, r3
  /* Test on the AND/OR conditions wait states.*/
  if (((tp->p_state == CH_STATE_WTOREVT) &&
 8003158:	2a0a      	cmp	r2, #10
void chEvtSignalI(thread_t *tp, eventmask_t events) {

  chDbgCheckClassI();
  chDbgCheck(tp != NULL);

  tp->p_epending |= events;
 800315a:	63ab      	str	r3, [r5, #56]	; 0x38
  /* Test on the AND/OR conditions wait states.*/
  if (((tp->p_state == CH_STATE_WTOREVT) &&
 800315c:	d00e      	beq.n	800317c <chEvtBroadcastFlagsI+0x6c>
       ((tp->p_epending & tp->p_u.ewmask) != (eventmask_t)0)) ||
 800315e:	2a0b      	cmp	r2, #11
 8003160:	d1e5      	bne.n	800312e <chEvtBroadcastFlagsI+0x1e>
      ((tp->p_state == CH_STATE_WTANDEVT) &&
       ((tp->p_epending & tp->p_u.ewmask) == tp->p_u.ewmask))) {
 8003162:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8003164:	4013      	ands	r3, r2

  tp->p_epending |= events;
  /* Test on the AND/OR conditions wait states.*/
  if (((tp->p_state == CH_STATE_WTOREVT) &&
       ((tp->p_epending & tp->p_u.ewmask) != (eventmask_t)0)) ||
      ((tp->p_state == CH_STATE_WTANDEVT) &&
 8003166:	429a      	cmp	r2, r3
 8003168:	d1e1      	bne.n	800312e <chEvtBroadcastFlagsI+0x1e>
       ((tp->p_epending & tp->p_u.ewmask) == tp->p_u.ewmask))) {
    tp->p_u.rdymsg = MSG_OK;
 800316a:	626f      	str	r7, [r5, #36]	; 0x24
    (void) chSchReadyI(tp);
 800316c:	4628      	mov	r0, r5
 800316e:	f000 fd47 	bl	8003c00 <chSchReadyI>
       source does not emit any flag.*/
    if ((flags == (eventflags_t)0) ||
        ((elp->el_flags & elp->el_wflags) != (eventflags_t)0)) {
      chEvtSignalI(elp->el_listener, elp->el_events);
    }
    elp = elp->el_next;
 8003172:	6824      	ldr	r4, [r4, #0]
  chDbgCheckClassI();
  chDbgCheck(esp != NULL);

  elp = esp->es_next;
  /*lint -save -e9087 -e740 [11.3, 1.3] Cast required by list handling.*/
  while (elp != (event_listener_t *)esp) {
 8003174:	45a0      	cmp	r8, r4
 8003176:	d1dd      	bne.n	8003134 <chEvtBroadcastFlagsI+0x24>
 8003178:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  chDbgCheck(tp != NULL);

  tp->p_epending |= events;
  /* Test on the AND/OR conditions wait states.*/
  if (((tp->p_state == CH_STATE_WTOREVT) &&
       ((tp->p_epending & tp->p_u.ewmask) != (eventmask_t)0)) ||
 800317c:	6a6a      	ldr	r2, [r5, #36]	; 0x24
  chDbgCheckClassI();
  chDbgCheck(tp != NULL);

  tp->p_epending |= events;
  /* Test on the AND/OR conditions wait states.*/
  if (((tp->p_state == CH_STATE_WTOREVT) &&
 800317e:	4213      	tst	r3, r2
 8003180:	d0d5      	beq.n	800312e <chEvtBroadcastFlagsI+0x1e>
       ((tp->p_epending & tp->p_u.ewmask) != (eventmask_t)0)) ||
      ((tp->p_state == CH_STATE_WTANDEVT) &&
       ((tp->p_epending & tp->p_u.ewmask) == tp->p_u.ewmask))) {
    tp->p_u.rdymsg = MSG_OK;
 8003182:	626f      	str	r7, [r5, #36]	; 0x24
    (void) chSchReadyI(tp);
 8003184:	4628      	mov	r0, r5
 8003186:	f000 fd3b 	bl	8003c00 <chSchReadyI>
 800318a:	e7f2      	b.n	8003172 <chEvtBroadcastFlagsI+0x62>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800318c:	b672      	cpsid	i
 800318e:	4b04      	ldr	r3, [pc, #16]	; (80031a0 <chEvtBroadcastFlagsI+0x90>)
 8003190:	4a04      	ldr	r2, [pc, #16]	; (80031a4 <chEvtBroadcastFlagsI+0x94>)
 8003192:	62da      	str	r2, [r3, #44]	; 0x2c
 8003194:	e7fe      	b.n	8003194 <chEvtBroadcastFlagsI+0x84>
 8003196:	b672      	cpsid	i
 8003198:	4b01      	ldr	r3, [pc, #4]	; (80031a0 <chEvtBroadcastFlagsI+0x90>)
 800319a:	4a03      	ldr	r2, [pc, #12]	; (80031a8 <chEvtBroadcastFlagsI+0x98>)
 800319c:	62da      	str	r2, [r3, #44]	; 0x2c
 800319e:	e7fe      	b.n	800319e <chEvtBroadcastFlagsI+0x8e>
 80031a0:	2000d220 	.word	0x2000d220
 80031a4:	08006990 	.word	0x08006990
 80031a8:	080069f0 	.word	0x080069f0
 80031ac:	00000000 	.word	0x00000000

080031b0 <gptStart>:
 * @param[in] gptp      pointer to the @p GPTDriver object
 * @param[in] config    pointer to the @p GPTConfig object
 *
 * @api
 */
void gptStart(GPTDriver *gptp, const GPTConfig *config) {
 80031b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

  osalDbgCheck((gptp != NULL) && (config != NULL));
 80031b2:	b328      	cbz	r0, 8003200 <gptStart+0x50>
 80031b4:	b321      	cbz	r1, 8003200 <gptStart+0x50>
 80031b6:	4604      	mov	r4, r0
 80031b8:	460d      	mov	r5, r1

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 80031ba:	2320      	movs	r3, #32
 80031bc:	f383 8811 	msr	BASEPRI, r3
 * @special
 */
static inline void chSysLock(void) {

  port_lock();
  _stats_start_measure_crit_thd();
 80031c0:	f000 fba6 	bl	8003910 <_stats_start_measure_crit_thd>
  _dbg_check_lock();
 80031c4:	f000 fe2c 	bl	8003e20 <_dbg_check_lock>

  osalSysLock();
  osalDbgAssert((gptp->state == GPT_STOP) || (gptp->state == GPT_READY),
 80031c8:	7823      	ldrb	r3, [r4, #0]
 80031ca:	1e5a      	subs	r2, r3, #1
 80031cc:	2a01      	cmp	r2, #1
 80031ce:	d904      	bls.n	80031da <gptStart+0x2a>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80031d0:	b672      	cpsid	i
 80031d2:	4b55      	ldr	r3, [pc, #340]	; (8003328 <gptStart+0x178>)
 80031d4:	4a55      	ldr	r2, [pc, #340]	; (800332c <gptStart+0x17c>)
 80031d6:	62da      	str	r2, [r3, #44]	; 0x2c
 80031d8:	e7fe      	b.n	80031d8 <gptStart+0x28>
 * @notapi
 */
void gpt_lld_start(GPTDriver *gptp) {
  uint16_t psc;

  if (gptp->state == GPT_STOP) {
 80031da:	2b01      	cmp	r3, #1
              "invalid state");
  gptp->config = config;
 80031dc:	6065      	str	r5, [r4, #4]
 80031de:	d032      	beq.n	8003246 <gptStart+0x96>
 80031e0:	462b      	mov	r3, r5
    }
#endif
  }

  /* Prescaler value calculation.*/
  psc = (uint16_t)((gptp->clock / gptp->config->frequency) - 1);
 80031e2:	68a0      	ldr	r0, [r4, #8]
 80031e4:	6819      	ldr	r1, [r3, #0]
 80031e6:	fbb0 f2f1 	udiv	r2, r0, r1
 80031ea:	3a01      	subs	r2, #1
 80031ec:	b292      	uxth	r2, r2
  osalDbgAssert(((uint32_t)(psc + 1) * gptp->config->frequency) == gptp->clock,
 80031ee:	fb02 1101 	mla	r1, r2, r1, r1
 80031f2:	4288      	cmp	r0, r1
 80031f4:	d009      	beq.n	800320a <gptStart+0x5a>
 80031f6:	b672      	cpsid	i
 80031f8:	4b4b      	ldr	r3, [pc, #300]	; (8003328 <gptStart+0x178>)
 80031fa:	4a4d      	ldr	r2, [pc, #308]	; (8003330 <gptStart+0x180>)
 80031fc:	62da      	str	r2, [r3, #44]	; 0x2c
 80031fe:	e7fe      	b.n	80031fe <gptStart+0x4e>
 8003200:	b672      	cpsid	i
 8003202:	4b49      	ldr	r3, [pc, #292]	; (8003328 <gptStart+0x178>)
 8003204:	4a49      	ldr	r2, [pc, #292]	; (800332c <gptStart+0x17c>)
 8003206:	62da      	str	r2, [r3, #44]	; 0x2c
 8003208:	e7fe      	b.n	8003208 <gptStart+0x58>
  /* Timer configuration.*/
  gptp->tim->CR1  = 0;                          /* Initially stopped.       */
  gptp->tim->CR2  = gptp->config->cr2;
  gptp->tim->PSC  = psc;                        /* Prescaler value.         */
  gptp->tim->SR   = 0;                          /* Clear pending IRQs.      */
  gptp->tim->DIER = gptp->config->dier &        /* DMA-related DIER bits.   */
 800320a:	68d8      	ldr	r0, [r3, #12]
  psc = (uint16_t)((gptp->clock / gptp->config->frequency) - 1);
  osalDbgAssert(((uint32_t)(psc + 1) * gptp->config->frequency) == gptp->clock,
                "invalid frequency");

  /* Timer configuration.*/
  gptp->tim->CR1  = 0;                          /* Initially stopped.       */
 800320c:	68e1      	ldr	r1, [r4, #12]
  gptp->tim->CR2  = gptp->config->cr2;
 800320e:	689e      	ldr	r6, [r3, #8]
  psc = (uint16_t)((gptp->clock / gptp->config->frequency) - 1);
  osalDbgAssert(((uint32_t)(psc + 1) * gptp->config->frequency) == gptp->clock,
                "invalid frequency");

  /* Timer configuration.*/
  gptp->tim->CR1  = 0;                          /* Initially stopped.       */
 8003210:	2500      	movs	r5, #0
  gptp->tim->CR2  = gptp->config->cr2;
  gptp->tim->PSC  = psc;                        /* Prescaler value.         */
  gptp->tim->SR   = 0;                          /* Clear pending IRQs.      */
  gptp->tim->DIER = gptp->config->dier &        /* DMA-related DIER bits.   */
 8003212:	f020 03ff 	bic.w	r3, r0, #255	; 0xff
  gpt_lld_start(gptp);
  gptp->state = GPT_READY;
 8003216:	2002      	movs	r0, #2
  psc = (uint16_t)((gptp->clock / gptp->config->frequency) - 1);
  osalDbgAssert(((uint32_t)(psc + 1) * gptp->config->frequency) == gptp->clock,
                "invalid frequency");

  /* Timer configuration.*/
  gptp->tim->CR1  = 0;                          /* Initially stopped.       */
 8003218:	600d      	str	r5, [r1, #0]
  gptp->tim->CR2  = gptp->config->cr2;
 800321a:	604e      	str	r6, [r1, #4]
  gptp->tim->PSC  = psc;                        /* Prescaler value.         */
 800321c:	628a      	str	r2, [r1, #40]	; 0x28
  gptp->tim->SR   = 0;                          /* Clear pending IRQs.      */
 800321e:	610d      	str	r5, [r1, #16]
  gptp->tim->DIER = gptp->config->dier &        /* DMA-related DIER bits.   */
 8003220:	60cb      	str	r3, [r1, #12]
 8003222:	7020      	strb	r0, [r4, #0]
 *
 * @special
 */
static inline void chSysUnlock(void) {

  _dbg_check_unlock();
 8003224:	f000 fdec 	bl	8003e00 <_dbg_check_unlock>
  _stats_stop_measure_crit_thd();
 8003228:	f000 fb5a 	bl	80038e0 <_stats_stop_measure_crit_thd>

  /* The following condition can be triggered by the use of i-class functions
     in a critical section not followed by a chSchResceduleS(), this means
     that the current thread has a lower priority than the next thread in
     the ready list.*/
  chDbgAssert((ch.rlist.r_queue.p_next == (thread_t *)&ch.rlist.r_queue) ||
 800322c:	4b3e      	ldr	r3, [pc, #248]	; (8003328 <gptStart+0x178>)
 800322e:	681a      	ldr	r2, [r3, #0]
 8003230:	429a      	cmp	r2, r3
 8003232:	d004      	beq.n	800323e <gptStart+0x8e>
 8003234:	6999      	ldr	r1, [r3, #24]
 8003236:	6892      	ldr	r2, [r2, #8]
 8003238:	6889      	ldr	r1, [r1, #8]
 800323a:	4291      	cmp	r1, r2
 800323c:	d311      	bcc.n	8003262 <gptStart+0xb2>

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 800323e:	2300      	movs	r3, #0
 8003240:	f383 8811 	msr	BASEPRI, r3
 8003244:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  uint16_t psc;

  if (gptp->state == GPT_STOP) {
    /* Clock activation.*/
#if STM32_GPT_USE_TIM1
    if (&GPTD1 == gptp) {
 8003246:	4b3b      	ldr	r3, [pc, #236]	; (8003334 <gptStart+0x184>)
 8003248:	429c      	cmp	r4, r3
 800324a:	d056      	beq.n	80032fa <gptStart+0x14a>
#endif
    }
#endif

#if STM32_GPT_USE_TIM2
    if (&GPTD2 == gptp) {
 800324c:	4b3a      	ldr	r3, [pc, #232]	; (8003338 <gptStart+0x188>)
 800324e:	429c      	cmp	r4, r3
 8003250:	d03b      	beq.n	80032ca <gptStart+0x11a>
#endif
    }
#endif

#if STM32_GPT_USE_TIM3
    if (&GPTD3 == gptp) {
 8003252:	4b3a      	ldr	r3, [pc, #232]	; (800333c <gptStart+0x18c>)
 8003254:	429c      	cmp	r4, r3
 8003256:	d020      	beq.n	800329a <gptStart+0xea>
#endif
    }
#endif

#if STM32_GPT_USE_TIM4
    if (&GPTD4 == gptp) {
 8003258:	4b39      	ldr	r3, [pc, #228]	; (8003340 <gptStart+0x190>)
 800325a:	429c      	cmp	r4, r3
 800325c:	d005      	beq.n	800326a <gptStart+0xba>
 800325e:	6863      	ldr	r3, [r4, #4]
 8003260:	e7bf      	b.n	80031e2 <gptStart+0x32>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003262:	b672      	cpsid	i
 8003264:	4a37      	ldr	r2, [pc, #220]	; (8003344 <gptStart+0x194>)
 8003266:	62da      	str	r2, [r3, #44]	; 0x2c
 8003268:	e7fe      	b.n	8003268 <gptStart+0xb8>
      rccEnableTIM4(FALSE);
 800326a:	4b37      	ldr	r3, [pc, #220]	; (8003348 <gptStart+0x198>)

#if defined(__CORE_CM0_H_GENERIC)
  NVIC->IP[_IP_IDX(n)] = (NVIC->IP[_IP_IDX(n)] & ~(0xFFU << _BIT_SHIFT(n))) |
                         (NVIC_PRIORITY_MASK(prio) << _BIT_SHIFT(n));
#else
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
 800326c:	4a37      	ldr	r2, [pc, #220]	; (800334c <gptStart+0x19c>)
 800326e:	6c19      	ldr	r1, [r3, #64]	; 0x40
      nvicEnableVector(STM32_TIM4_NUMBER, STM32_GPT_TIM4_IRQ_PRIORITY);
#endif
#if defined(STM32_TIM4CLK)
      gptp->clock = STM32_TIM4CLK;
#else
      gptp->clock = STM32_TIMCLK1;
 8003270:	4837      	ldr	r0, [pc, #220]	; (8003350 <gptStart+0x1a0>)
    }
#endif

#if STM32_GPT_USE_TIM4
    if (&GPTD4 == gptp) {
      rccEnableTIM4(FALSE);
 8003272:	f041 0104 	orr.w	r1, r1, #4
 8003276:	6419      	str	r1, [r3, #64]	; 0x40
      rccResetTIM4();
 8003278:	6a19      	ldr	r1, [r3, #32]
 800327a:	2600      	movs	r6, #0
 800327c:	f041 0104 	orr.w	r1, r1, #4
 8003280:	2570      	movs	r5, #112	; 0x70
 8003282:	6219      	str	r1, [r3, #32]
 8003284:	621e      	str	r6, [r3, #32]
#endif
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8003286:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000

#if defined(__CORE_CM0_H_GENERIC)
  NVIC->IP[_IP_IDX(n)] = (NVIC->IP[_IP_IDX(n)] & ~(0xFFU << _BIT_SHIFT(n))) |
                         (NVIC_PRIORITY_MASK(prio) << _BIT_SHIFT(n));
#else
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
 800328a:	f882 531e 	strb.w	r5, [r2, #798]	; 0x31e
 800328e:	6863      	ldr	r3, [r4, #4]
#endif
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8003290:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
 8003294:	6011      	str	r1, [r2, #0]
      nvicEnableVector(STM32_TIM4_NUMBER, STM32_GPT_TIM4_IRQ_PRIORITY);
#endif
#if defined(STM32_TIM4CLK)
      gptp->clock = STM32_TIM4CLK;
#else
      gptp->clock = STM32_TIMCLK1;
 8003296:	60a0      	str	r0, [r4, #8]
 8003298:	e7a3      	b.n	80031e2 <gptStart+0x32>
    }
#endif

#if STM32_GPT_USE_TIM3
    if (&GPTD3 == gptp) {
      rccEnableTIM3(FALSE);
 800329a:	4b2b      	ldr	r3, [pc, #172]	; (8003348 <gptStart+0x198>)

#if defined(__CORE_CM0_H_GENERIC)
  NVIC->IP[_IP_IDX(n)] = (NVIC->IP[_IP_IDX(n)] & ~(0xFFU << _BIT_SHIFT(n))) |
                         (NVIC_PRIORITY_MASK(prio) << _BIT_SHIFT(n));
#else
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
 800329c:	4a2b      	ldr	r2, [pc, #172]	; (800334c <gptStart+0x19c>)
 800329e:	6c19      	ldr	r1, [r3, #64]	; 0x40
      nvicEnableVector(STM32_TIM3_NUMBER, STM32_GPT_TIM3_IRQ_PRIORITY);
#endif
#if defined(STM32_TIM3CLK)
      gptp->clock = STM32_TIM3CLK;
#else
      gptp->clock = STM32_TIMCLK1;
 80032a0:	482b      	ldr	r0, [pc, #172]	; (8003350 <gptStart+0x1a0>)
    }
#endif

#if STM32_GPT_USE_TIM3
    if (&GPTD3 == gptp) {
      rccEnableTIM3(FALSE);
 80032a2:	f041 0102 	orr.w	r1, r1, #2
 80032a6:	6419      	str	r1, [r3, #64]	; 0x40
      rccResetTIM3();
 80032a8:	6a19      	ldr	r1, [r3, #32]
 80032aa:	2600      	movs	r6, #0
 80032ac:	f041 0102 	orr.w	r1, r1, #2
 80032b0:	2570      	movs	r5, #112	; 0x70
 80032b2:	6219      	str	r1, [r3, #32]
 80032b4:	621e      	str	r6, [r3, #32]
#endif
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
 80032b6:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000

#if defined(__CORE_CM0_H_GENERIC)
  NVIC->IP[_IP_IDX(n)] = (NVIC->IP[_IP_IDX(n)] & ~(0xFFU << _BIT_SHIFT(n))) |
                         (NVIC_PRIORITY_MASK(prio) << _BIT_SHIFT(n));
#else
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
 80032ba:	f882 531d 	strb.w	r5, [r2, #797]	; 0x31d
 80032be:	6863      	ldr	r3, [r4, #4]
#endif
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
 80032c0:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
 80032c4:	6011      	str	r1, [r2, #0]
      nvicEnableVector(STM32_TIM3_NUMBER, STM32_GPT_TIM3_IRQ_PRIORITY);
#endif
#if defined(STM32_TIM3CLK)
      gptp->clock = STM32_TIM3CLK;
#else
      gptp->clock = STM32_TIMCLK1;
 80032c6:	60a0      	str	r0, [r4, #8]
 80032c8:	e78b      	b.n	80031e2 <gptStart+0x32>
    }
#endif

#if STM32_GPT_USE_TIM2
    if (&GPTD2 == gptp) {
      rccEnableTIM2(FALSE);
 80032ca:	4b1f      	ldr	r3, [pc, #124]	; (8003348 <gptStart+0x198>)

#if defined(__CORE_CM0_H_GENERIC)
  NVIC->IP[_IP_IDX(n)] = (NVIC->IP[_IP_IDX(n)] & ~(0xFFU << _BIT_SHIFT(n))) |
                         (NVIC_PRIORITY_MASK(prio) << _BIT_SHIFT(n));
#else
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
 80032cc:	4a1f      	ldr	r2, [pc, #124]	; (800334c <gptStart+0x19c>)
 80032ce:	6c19      	ldr	r1, [r3, #64]	; 0x40
      nvicEnableVector(STM32_TIM2_NUMBER, STM32_GPT_TIM2_IRQ_PRIORITY);
#endif
#if defined(STM32_TIM2CLK)
      gptp->clock = STM32_TIM2CLK;
#else
      gptp->clock = STM32_TIMCLK1;
 80032d0:	481f      	ldr	r0, [pc, #124]	; (8003350 <gptStart+0x1a0>)
    }
#endif

#if STM32_GPT_USE_TIM2
    if (&GPTD2 == gptp) {
      rccEnableTIM2(FALSE);
 80032d2:	f041 0101 	orr.w	r1, r1, #1
 80032d6:	6419      	str	r1, [r3, #64]	; 0x40
      rccResetTIM2();
 80032d8:	6a19      	ldr	r1, [r3, #32]
 80032da:	2600      	movs	r6, #0
 80032dc:	f041 0101 	orr.w	r1, r1, #1
 80032e0:	2570      	movs	r5, #112	; 0x70
 80032e2:	6219      	str	r1, [r3, #32]
 80032e4:	621e      	str	r6, [r3, #32]
#endif
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
 80032e6:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000

#if defined(__CORE_CM0_H_GENERIC)
  NVIC->IP[_IP_IDX(n)] = (NVIC->IP[_IP_IDX(n)] & ~(0xFFU << _BIT_SHIFT(n))) |
                         (NVIC_PRIORITY_MASK(prio) << _BIT_SHIFT(n));
#else
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
 80032ea:	f882 531c 	strb.w	r5, [r2, #796]	; 0x31c
 80032ee:	6863      	ldr	r3, [r4, #4]
#endif
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
 80032f0:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
 80032f4:	6011      	str	r1, [r2, #0]
      nvicEnableVector(STM32_TIM2_NUMBER, STM32_GPT_TIM2_IRQ_PRIORITY);
#endif
#if defined(STM32_TIM2CLK)
      gptp->clock = STM32_TIM2CLK;
#else
      gptp->clock = STM32_TIMCLK1;
 80032f6:	60a0      	str	r0, [r4, #8]
 80032f8:	e773      	b.n	80031e2 <gptStart+0x32>

  if (gptp->state == GPT_STOP) {
    /* Clock activation.*/
#if STM32_GPT_USE_TIM1
    if (&GPTD1 == gptp) {
      rccEnableTIM1(FALSE);
 80032fa:	4b13      	ldr	r3, [pc, #76]	; (8003348 <gptStart+0x198>)

#if defined(__CORE_CM0_H_GENERIC)
  NVIC->IP[_IP_IDX(n)] = (NVIC->IP[_IP_IDX(n)] & ~(0xFFU << _BIT_SHIFT(n))) |
                         (NVIC_PRIORITY_MASK(prio) << _BIT_SHIFT(n));
#else
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
 80032fc:	4a13      	ldr	r2, [pc, #76]	; (800334c <gptStart+0x19c>)
 80032fe:	6c59      	ldr	r1, [r3, #68]	; 0x44
      nvicEnableVector(STM32_TIM1_UP_NUMBER, STM32_GPT_TIM1_IRQ_PRIORITY);
#endif
#if defined(STM32_TIM1CLK)
      gptp->clock = STM32_TIM1CLK;
#else
      gptp->clock = STM32_TIMCLK2;
 8003300:	4d14      	ldr	r5, [pc, #80]	; (8003354 <gptStart+0x1a4>)

  if (gptp->state == GPT_STOP) {
    /* Clock activation.*/
#if STM32_GPT_USE_TIM1
    if (&GPTD1 == gptp) {
      rccEnableTIM1(FALSE);
 8003302:	f041 0101 	orr.w	r1, r1, #1
 8003306:	6459      	str	r1, [r3, #68]	; 0x44
      rccResetTIM1();
 8003308:	6a59      	ldr	r1, [r3, #36]	; 0x24
#endif
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
 800330a:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 800330e:	2700      	movs	r7, #0
 8003310:	f041 0101 	orr.w	r1, r1, #1

#if defined(__CORE_CM0_H_GENERIC)
  NVIC->IP[_IP_IDX(n)] = (NVIC->IP[_IP_IDX(n)] & ~(0xFFU << _BIT_SHIFT(n))) |
                         (NVIC_PRIORITY_MASK(prio) << _BIT_SHIFT(n));
#else
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
 8003314:	2670      	movs	r6, #112	; 0x70
 8003316:	6259      	str	r1, [r3, #36]	; 0x24
 8003318:	625f      	str	r7, [r3, #36]	; 0x24
 800331a:	f882 6319 	strb.w	r6, [r2, #793]	; 0x319
#endif
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
 800331e:	f8c2 0180 	str.w	r0, [r2, #384]	; 0x180
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
 8003322:	6010      	str	r0, [r2, #0]
      nvicEnableVector(STM32_TIM1_UP_NUMBER, STM32_GPT_TIM1_IRQ_PRIORITY);
#endif
#if defined(STM32_TIM1CLK)
      gptp->clock = STM32_TIM1CLK;
#else
      gptp->clock = STM32_TIMCLK2;
 8003324:	60a5      	str	r5, [r4, #8]
 8003326:	e79a      	b.n	800325e <gptStart+0xae>
 8003328:	2000d220 	.word	0x2000d220
 800332c:	08006a50 	.word	0x08006a50
 8003330:	080069a0 	.word	0x080069a0
 8003334:	2000bca8 	.word	0x2000bca8
 8003338:	2000da30 	.word	0x2000da30
 800333c:	2000d144 	.word	0x2000d144
 8003340:	2000dbd0 	.word	0x2000dbd0
 8003344:	08006a20 	.word	0x08006a20
 8003348:	40023800 	.word	0x40023800
 800334c:	e000e100 	.word	0xe000e100
 8003350:	0501bd00 	.word	0x0501bd00
 8003354:	0a037a00 	.word	0x0a037a00
	...

08003360 <chCoreAlloc>:
 * @return              A pointer to the allocated memory block.
 * @retval NULL         allocation failed, core memory exhausted.
 *
 * @api
 */
void *chCoreAlloc(size_t size) {
 8003360:	b510      	push	{r4, lr}

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 8003362:	2320      	movs	r3, #32
 8003364:	4604      	mov	r4, r0
 8003366:	f383 8811 	msr	BASEPRI, r3
 * @special
 */
static inline void chSysLock(void) {

  port_lock();
  _stats_start_measure_crit_thd();
 800336a:	f000 fad1 	bl	8003910 <_stats_start_measure_crit_thd>
  _dbg_check_lock();
 800336e:	f000 fd57 	bl	8003e20 <_dbg_check_lock>
 * @iclass
 */
void *chCoreAllocI(size_t size) {
  void *p;

  chDbgCheckClassI();
 8003372:	f000 fb65 	bl	8003a40 <chDbgCheckClassI>

  size = MEM_ALIGN_NEXT(size);
  /*lint -save -e9033 [10.8] The cast is safe.*/
  if ((size_t)(endmem - nextmem) < size) {
 8003376:	4812      	ldr	r0, [pc, #72]	; (80033c0 <chCoreAlloc+0x60>)
 8003378:	4b12      	ldr	r3, [pc, #72]	; (80033c4 <chCoreAlloc+0x64>)
 800337a:	6802      	ldr	r2, [r0, #0]
 800337c:	6819      	ldr	r1, [r3, #0]
void *chCoreAllocI(size_t size) {
  void *p;

  chDbgCheckClassI();

  size = MEM_ALIGN_NEXT(size);
 800337e:	1de3      	adds	r3, r4, #7
 8003380:	f023 0307 	bic.w	r3, r3, #7
  /*lint -save -e9033 [10.8] The cast is safe.*/
  if ((size_t)(endmem - nextmem) < size) {
 8003384:	1a89      	subs	r1, r1, r2
 8003386:	428b      	cmp	r3, r1
  /*lint -restore*/
    return NULL;
  }
  p = nextmem;
  nextmem += size;
 8003388:	bf9d      	ittte	ls
 800338a:	189b      	addls	r3, r3, r2
 800338c:	6003      	strls	r3, [r0, #0]

  return p;
 800338e:	4614      	movls	r4, r2

  size = MEM_ALIGN_NEXT(size);
  /*lint -save -e9033 [10.8] The cast is safe.*/
  if ((size_t)(endmem - nextmem) < size) {
  /*lint -restore*/
    return NULL;
 8003390:	2400      	movhi	r4, #0
 *
 * @special
 */
static inline void chSysUnlock(void) {

  _dbg_check_unlock();
 8003392:	f000 fd35 	bl	8003e00 <_dbg_check_unlock>
  _stats_stop_measure_crit_thd();
 8003396:	f000 faa3 	bl	80038e0 <_stats_stop_measure_crit_thd>

  /* The following condition can be triggered by the use of i-class functions
     in a critical section not followed by a chSchResceduleS(), this means
     that the current thread has a lower priority than the next thread in
     the ready list.*/
  chDbgAssert((ch.rlist.r_queue.p_next == (thread_t *)&ch.rlist.r_queue) ||
 800339a:	4b0b      	ldr	r3, [pc, #44]	; (80033c8 <chCoreAlloc+0x68>)
 800339c:	681a      	ldr	r2, [r3, #0]
 800339e:	429a      	cmp	r2, r3
 80033a0:	d004      	beq.n	80033ac <chCoreAlloc+0x4c>
 80033a2:	6999      	ldr	r1, [r3, #24]
 80033a4:	6892      	ldr	r2, [r2, #8]
 80033a6:	6889      	ldr	r1, [r1, #8]
 80033a8:	4291      	cmp	r1, r2
 80033aa:	d304      	bcc.n	80033b6 <chCoreAlloc+0x56>
 80033ac:	2300      	movs	r3, #0
 80033ae:	f383 8811 	msr	BASEPRI, r3
  chSysLock();
  p = chCoreAllocI(size);
  chSysUnlock();

  return p;
}
 80033b2:	4620      	mov	r0, r4
 80033b4:	bd10      	pop	{r4, pc}
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80033b6:	b672      	cpsid	i
 80033b8:	4a04      	ldr	r2, [pc, #16]	; (80033cc <chCoreAlloc+0x6c>)
 80033ba:	62da      	str	r2, [r3, #44]	; 0x2c
 80033bc:	e7fe      	b.n	80033bc <chCoreAlloc+0x5c>
 80033be:	bf00      	nop
 80033c0:	20002d74 	.word	0x20002d74
 80033c4:	20002d98 	.word	0x20002d98
 80033c8:	2000d220 	.word	0x2000d220
 80033cc:	08006a10 	.word	0x08006a10

080033d0 <chOQWriteTimeout>:
 * @return              The number of bytes effectively transferred.
 *
 * @api
 */
size_t chOQWriteTimeout(output_queue_t *oqp, const uint8_t *bp,
                        size_t n, systime_t timeout) {
 80033d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80033d4:	b083      	sub	sp, #12
 80033d6:	4683      	mov	fp, r0
 80033d8:	9301      	str	r3, [sp, #4]
  qnotify_t nfy = oqp->q_notify;
 80033da:	f8d0 901c 	ldr.w	r9, [r0, #28]
  size_t w = 0;

  chDbgCheck(n > 0U);
 80033de:	4617      	mov	r7, r2
 80033e0:	2a00      	cmp	r2, #0
 80033e2:	d06e      	beq.n	80034c2 <chOQWriteTimeout+0xf2>
 80033e4:	4688      	mov	r8, r1

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 80033e6:	2620      	movs	r6, #32
 80033e8:	f386 8811 	msr	BASEPRI, r6
 * @special
 */
static inline void chSysLock(void) {

  port_lock();
  _stats_start_measure_crit_thd();
 80033ec:	f000 fa90 	bl	8003910 <_stats_start_measure_crit_thd>
 80033f0:	4c38      	ldr	r4, [pc, #224]	; (80034d4 <chOQWriteTimeout+0x104>)
  _dbg_check_lock();
 80033f2:	f000 fd15 	bl	8003e20 <_dbg_check_lock>
 * @api
 */
size_t chOQWriteTimeout(output_queue_t *oqp, const uint8_t *bp,
                        size_t n, systime_t timeout) {
  qnotify_t nfy = oqp->q_notify;
  size_t w = 0;
 80033f6:	2500      	movs	r5, #0

  /* The following condition can be triggered by the use of i-class functions
     in a critical section not followed by a chSchResceduleS(), this means
     that the current thread has a lower priority than the next thread in
     the ready list.*/
  chDbgAssert((ch.rlist.r_queue.p_next == (thread_t *)&ch.rlist.r_queue) ||
 80033f8:	46a2      	mov	sl, r4
 *
 * @iclass
 */
static inline bool chOQIsFullI(output_queue_t *oqp) {

  chDbgCheckClassI();
 80033fa:	f000 fb21 	bl	8003a40 <chDbgCheckClassI>

  return (bool)(chQSpaceI(oqp) == 0U);
 80033fe:	f8db 3008 	ldr.w	r3, [fp, #8]
    if (oqp->q_wrptr >= oqp->q_top) {
      oqp->q_wrptr = oqp->q_buffer;
    }

    if (nfy != NULL) {
      nfy(oqp);
 8003402:	4658      	mov	r0, fp

  chDbgCheck(n > 0U);

  chSysLock();
  while (true) {
    while (chOQIsFullI(oqp)) {
 8003404:	2b00      	cmp	r3, #0
 8003406:	d03e      	beq.n	8003486 <chOQWriteTimeout+0xb6>
        return w;
      }
    }
    
    oqp->q_counter--;
    *oqp->q_wrptr++ = *bp++;
 8003408:	f8db 2014 	ldr.w	r2, [fp, #20]
        chSysUnlock();
        return w;
      }
    }
    
    oqp->q_counter--;
 800340c:	f8db 3008 	ldr.w	r3, [fp, #8]
    *oqp->q_wrptr++ = *bp++;
 8003410:	1c51      	adds	r1, r2, #1
        chSysUnlock();
        return w;
      }
    }
    
    oqp->q_counter--;
 8003412:	3b01      	subs	r3, #1
    *oqp->q_wrptr++ = *bp++;
 8003414:	f8cb 1014 	str.w	r1, [fp, #20]
        chSysUnlock();
        return w;
      }
    }
    
    oqp->q_counter--;
 8003418:	f8cb 3008 	str.w	r3, [fp, #8]
    *oqp->q_wrptr++ = *bp++;
 800341c:	f898 3000 	ldrb.w	r3, [r8]
 8003420:	7013      	strb	r3, [r2, #0]
    if (oqp->q_wrptr >= oqp->q_top) {
 8003422:	f8db 3010 	ldr.w	r3, [fp, #16]
 8003426:	f8db 2014 	ldr.w	r2, [fp, #20]
 800342a:	429a      	cmp	r2, r3
      oqp->q_wrptr = oqp->q_buffer;
 800342c:	bf24      	itt	cs
 800342e:	f8db 300c 	ldrcs.w	r3, [fp, #12]
 8003432:	f8cb 3014 	strcs.w	r3, [fp, #20]
    }

    if (nfy != NULL) {
 8003436:	f1b9 0f00 	cmp.w	r9, #0
 800343a:	d000      	beq.n	800343e <chOQWriteTimeout+0x6e>
      nfy(oqp);
 800343c:	47c8      	blx	r9
 *
 * @special
 */
static inline void chSysUnlock(void) {

  _dbg_check_unlock();
 800343e:	f000 fcdf 	bl	8003e00 <_dbg_check_unlock>
  _stats_stop_measure_crit_thd();
 8003442:	f000 fa4d 	bl	80038e0 <_stats_stop_measure_crit_thd>

  /* The following condition can be triggered by the use of i-class functions
     in a critical section not followed by a chSchResceduleS(), this means
     that the current thread has a lower priority than the next thread in
     the ready list.*/
  chDbgAssert((ch.rlist.r_queue.p_next == (thread_t *)&ch.rlist.r_queue) ||
 8003446:	6823      	ldr	r3, [r4, #0]
 8003448:	4a22      	ldr	r2, [pc, #136]	; (80034d4 <chOQWriteTimeout+0x104>)
 800344a:	42a3      	cmp	r3, r4
 800344c:	d005      	beq.n	800345a <chOQWriteTimeout+0x8a>
 800344e:	f8da 1018 	ldr.w	r1, [sl, #24]
 8003452:	689b      	ldr	r3, [r3, #8]
 8003454:	6889      	ldr	r1, [r1, #8]
 8003456:	4299      	cmp	r1, r3
 8003458:	d32f      	bcc.n	80034ba <chOQWriteTimeout+0xea>
 800345a:	2300      	movs	r3, #0
 800345c:	f383 8811 	msr	BASEPRI, r3
    }
    chSysUnlock(); /* Gives a preemption chance in a controlled point.*/

    w++;
    if (--n == 0U) {
 8003460:	3f01      	subs	r7, #1
    if (nfy != NULL) {
      nfy(oqp);
    }
    chSysUnlock(); /* Gives a preemption chance in a controlled point.*/

    w++;
 8003462:	f105 0501 	add.w	r5, r5, #1
        return w;
      }
    }
    
    oqp->q_counter--;
    *oqp->q_wrptr++ = *bp++;
 8003466:	f108 0801 	add.w	r8, r8, #1
      nfy(oqp);
    }
    chSysUnlock(); /* Gives a preemption chance in a controlled point.*/

    w++;
    if (--n == 0U) {
 800346a:	d022      	beq.n	80034b2 <chOQWriteTimeout+0xe2>
 800346c:	f386 8811 	msr	BASEPRI, r6
 * @special
 */
static inline void chSysLock(void) {

  port_lock();
  _stats_start_measure_crit_thd();
 8003470:	f000 fa4e 	bl	8003910 <_stats_start_measure_crit_thd>
  _dbg_check_lock();
 8003474:	f000 fcd4 	bl	8003e20 <_dbg_check_lock>
 *
 * @iclass
 */
static inline bool chOQIsFullI(output_queue_t *oqp) {

  chDbgCheckClassI();
 8003478:	f000 fae2 	bl	8003a40 <chDbgCheckClassI>

  return (bool)(chQSpaceI(oqp) == 0U);
 800347c:	f8db 3008 	ldr.w	r3, [fp, #8]
    if (oqp->q_wrptr >= oqp->q_top) {
      oqp->q_wrptr = oqp->q_buffer;
    }

    if (nfy != NULL) {
      nfy(oqp);
 8003480:	4658      	mov	r0, fp

  chDbgCheck(n > 0U);

  chSysLock();
  while (true) {
    while (chOQIsFullI(oqp)) {
 8003482:	2b00      	cmp	r3, #0
 8003484:	d1c0      	bne.n	8003408 <chOQWriteTimeout+0x38>
      if (chThdEnqueueTimeoutS(&oqp->q_waiting, timeout) != Q_OK) {
 8003486:	4658      	mov	r0, fp
 8003488:	9901      	ldr	r1, [sp, #4]
 800348a:	f000 fba1 	bl	8003bd0 <chThdEnqueueTimeoutS>
 800348e:	2800      	cmp	r0, #0
 8003490:	d0b3      	beq.n	80033fa <chOQWriteTimeout+0x2a>
 *
 * @special
 */
static inline void chSysUnlock(void) {

  _dbg_check_unlock();
 8003492:	f000 fcb5 	bl	8003e00 <_dbg_check_unlock>
  _stats_stop_measure_crit_thd();
 8003496:	f000 fa23 	bl	80038e0 <_stats_stop_measure_crit_thd>

  /* The following condition can be triggered by the use of i-class functions
     in a critical section not followed by a chSchResceduleS(), this means
     that the current thread has a lower priority than the next thread in
     the ready list.*/
  chDbgAssert((ch.rlist.r_queue.p_next == (thread_t *)&ch.rlist.r_queue) ||
 800349a:	6822      	ldr	r2, [r4, #0]
 800349c:	4b0d      	ldr	r3, [pc, #52]	; (80034d4 <chOQWriteTimeout+0x104>)
 800349e:	42a2      	cmp	r2, r4
 80034a0:	d004      	beq.n	80034ac <chOQWriteTimeout+0xdc>
 80034a2:	6999      	ldr	r1, [r3, #24]
 80034a4:	6892      	ldr	r2, [r2, #8]
 80034a6:	6889      	ldr	r1, [r1, #8]
 80034a8:	4291      	cmp	r1, r2
 80034aa:	d30f      	bcc.n	80034cc <chOQWriteTimeout+0xfc>
 80034ac:	2300      	movs	r3, #0
 80034ae:	f383 8811 	msr	BASEPRI, r3
    if (--n == 0U) {
      return w;
    }
    chSysLock();
  }
}
 80034b2:	4628      	mov	r0, r5
 80034b4:	b003      	add	sp, #12
 80034b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80034ba:	b672      	cpsid	i
 80034bc:	4b06      	ldr	r3, [pc, #24]	; (80034d8 <chOQWriteTimeout+0x108>)
 80034be:	62d3      	str	r3, [r2, #44]	; 0x2c
 80034c0:	e7fe      	b.n	80034c0 <chOQWriteTimeout+0xf0>
 80034c2:	b672      	cpsid	i
 80034c4:	4b03      	ldr	r3, [pc, #12]	; (80034d4 <chOQWriteTimeout+0x104>)
 80034c6:	4a05      	ldr	r2, [pc, #20]	; (80034dc <chOQWriteTimeout+0x10c>)
 80034c8:	62da      	str	r2, [r3, #44]	; 0x2c
 80034ca:	e7fe      	b.n	80034ca <chOQWriteTimeout+0xfa>
 80034cc:	b672      	cpsid	i
 80034ce:	4a02      	ldr	r2, [pc, #8]	; (80034d8 <chOQWriteTimeout+0x108>)
 80034d0:	62da      	str	r2, [r3, #44]	; 0x2c
 80034d2:	e7fe      	b.n	80034d2 <chOQWriteTimeout+0x102>
 80034d4:	2000d220 	.word	0x2000d220
 80034d8:	08006a40 	.word	0x08006a40
 80034dc:	080069b0 	.word	0x080069b0

080034e0 <writet.lto_priv.91>:
  return iqGetTimeout(&((SerialDriver *)ip)->iqueue, timeout);
}

static size_t writet(void *ip, const uint8_t *bp, size_t n, systime_t timeout) {

  return oqWriteTimeout(&((SerialDriver *)ip)->oqueue, bp, n, timeout);
 80034e0:	3030      	adds	r0, #48	; 0x30
 80034e2:	f7ff bf75 	b.w	80033d0 <chOQWriteTimeout>
 80034e6:	bf00      	nop
	...

080034f0 <write.lto_priv.85>:
 * queue-level function or macro.
 */

static size_t write(void *ip, const uint8_t *bp, size_t n) {

  return oqWriteTimeout(&((SerialDriver *)ip)->oqueue, bp,
 80034f0:	3030      	adds	r0, #48	; 0x30
 80034f2:	f04f 33ff 	mov.w	r3, #4294967295
 80034f6:	f7ff bf6b 	b.w	80033d0 <chOQWriteTimeout>
 80034fa:	bf00      	nop
 80034fc:	0000      	movs	r0, r0
	...

08003500 <chOQPutTimeout>:
 * @retval Q_TIMEOUT    if the specified time expired.
 * @retval Q_RESET      if the queue has been reset.
 *
 * @api
 */
msg_t chOQPutTimeout(output_queue_t *oqp, uint8_t b, systime_t timeout) {
 8003500:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003502:	4604      	mov	r4, r0
 8003504:	460f      	mov	r7, r1
 8003506:	4616      	mov	r6, r2

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 8003508:	2320      	movs	r3, #32
 800350a:	f383 8811 	msr	BASEPRI, r3
 * @special
 */
static inline void chSysLock(void) {

  port_lock();
  _stats_start_measure_crit_thd();
 800350e:	f000 f9ff 	bl	8003910 <_stats_start_measure_crit_thd>
  _dbg_check_lock();
 8003512:	f000 fc85 	bl	8003e20 <_dbg_check_lock>
 8003516:	e003      	b.n	8003520 <chOQPutTimeout+0x20>

  chSysLock();
  while (chOQIsFullI(oqp)) {
    msg_t msg = chThdEnqueueTimeoutS(&oqp->q_waiting, timeout);
 8003518:	f000 fb5a 	bl	8003bd0 <chThdEnqueueTimeoutS>
    if (msg < Q_OK) {
 800351c:	1e05      	subs	r5, r0, #0
 800351e:	db28      	blt.n	8003572 <chOQPutTimeout+0x72>
 *
 * @iclass
 */
static inline bool chOQIsFullI(output_queue_t *oqp) {

  chDbgCheckClassI();
 8003520:	f000 fa8e 	bl	8003a40 <chDbgCheckClassI>

  return (bool)(chQSpaceI(oqp) == 0U);
 8003524:	68a3      	ldr	r3, [r4, #8]
 */
msg_t chOQPutTimeout(output_queue_t *oqp, uint8_t b, systime_t timeout) {

  chSysLock();
  while (chOQIsFullI(oqp)) {
    msg_t msg = chThdEnqueueTimeoutS(&oqp->q_waiting, timeout);
 8003526:	4620      	mov	r0, r4
 8003528:	4631      	mov	r1, r6
 * @api
 */
msg_t chOQPutTimeout(output_queue_t *oqp, uint8_t b, systime_t timeout) {

  chSysLock();
  while (chOQIsFullI(oqp)) {
 800352a:	2b00      	cmp	r3, #0
 800352c:	d0f4      	beq.n	8003518 <chOQPutTimeout+0x18>
      return msg;
    }
  }

  oqp->q_counter--;
  *oqp->q_wrptr++ = b;
 800352e:	6962      	ldr	r2, [r4, #20]
      chSysUnlock();
      return msg;
    }
  }

  oqp->q_counter--;
 8003530:	68a3      	ldr	r3, [r4, #8]
  *oqp->q_wrptr++ = b;
 8003532:	1c51      	adds	r1, r2, #1
      chSysUnlock();
      return msg;
    }
  }

  oqp->q_counter--;
 8003534:	3b01      	subs	r3, #1
  *oqp->q_wrptr++ = b;
 8003536:	6161      	str	r1, [r4, #20]
      chSysUnlock();
      return msg;
    }
  }

  oqp->q_counter--;
 8003538:	60a3      	str	r3, [r4, #8]
  *oqp->q_wrptr++ = b;
 800353a:	7017      	strb	r7, [r2, #0]
  if (oqp->q_wrptr >= oqp->q_top) {
 800353c:	6923      	ldr	r3, [r4, #16]
 800353e:	6962      	ldr	r2, [r4, #20]
 8003540:	429a      	cmp	r2, r3
    oqp->q_wrptr = oqp->q_buffer;
 8003542:	bf24      	itt	cs
 8003544:	68e3      	ldrcs	r3, [r4, #12]
 8003546:	6163      	strcs	r3, [r4, #20]
  }

  if (oqp->q_notify != NULL) {
 8003548:	69e3      	ldr	r3, [r4, #28]
 800354a:	b10b      	cbz	r3, 8003550 <chOQPutTimeout+0x50>
    oqp->q_notify(oqp);
 800354c:	4620      	mov	r0, r4
 800354e:	4798      	blx	r3
 *
 * @special
 */
static inline void chSysUnlock(void) {

  _dbg_check_unlock();
 8003550:	f000 fc56 	bl	8003e00 <_dbg_check_unlock>
  _stats_stop_measure_crit_thd();
 8003554:	f000 f9c4 	bl	80038e0 <_stats_stop_measure_crit_thd>

  /* The following condition can be triggered by the use of i-class functions
     in a critical section not followed by a chSchResceduleS(), this means
     that the current thread has a lower priority than the next thread in
     the ready list.*/
  chDbgAssert((ch.rlist.r_queue.p_next == (thread_t *)&ch.rlist.r_queue) ||
 8003558:	4b13      	ldr	r3, [pc, #76]	; (80035a8 <chOQPutTimeout+0xa8>)
 800355a:	681a      	ldr	r2, [r3, #0]
 800355c:	429a      	cmp	r2, r3
 800355e:	d004      	beq.n	800356a <chOQPutTimeout+0x6a>
 8003560:	6999      	ldr	r1, [r3, #24]
 8003562:	6892      	ldr	r2, [r2, #8]
 8003564:	6889      	ldr	r1, [r1, #8]
 8003566:	4291      	cmp	r1, r2
 8003568:	d319      	bcc.n	800359e <chOQPutTimeout+0x9e>
 800356a:	2000      	movs	r0, #0
 800356c:	f380 8811 	msr	BASEPRI, r0
  }
  chSysUnlock();

  return Q_OK;
}
 8003570:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 *
 * @special
 */
static inline void chSysUnlock(void) {

  _dbg_check_unlock();
 8003572:	f000 fc45 	bl	8003e00 <_dbg_check_unlock>
  _stats_stop_measure_crit_thd();
 8003576:	f000 f9b3 	bl	80038e0 <_stats_stop_measure_crit_thd>

  /* The following condition can be triggered by the use of i-class functions
     in a critical section not followed by a chSchResceduleS(), this means
     that the current thread has a lower priority than the next thread in
     the ready list.*/
  chDbgAssert((ch.rlist.r_queue.p_next == (thread_t *)&ch.rlist.r_queue) ||
 800357a:	4b0b      	ldr	r3, [pc, #44]	; (80035a8 <chOQPutTimeout+0xa8>)
 800357c:	681a      	ldr	r2, [r3, #0]
 800357e:	429a      	cmp	r2, r3
 8003580:	d004      	beq.n	800358c <chOQPutTimeout+0x8c>
 8003582:	6999      	ldr	r1, [r3, #24]
 8003584:	6892      	ldr	r2, [r2, #8]
 8003586:	6889      	ldr	r1, [r1, #8]
 8003588:	4291      	cmp	r1, r2
 800358a:	d304      	bcc.n	8003596 <chOQPutTimeout+0x96>
 800358c:	2300      	movs	r3, #0
 800358e:	f383 8811 	msr	BASEPRI, r3
 */
msg_t chOQPutTimeout(output_queue_t *oqp, uint8_t b, systime_t timeout) {

  chSysLock();
  while (chOQIsFullI(oqp)) {
    msg_t msg = chThdEnqueueTimeoutS(&oqp->q_waiting, timeout);
 8003592:	4628      	mov	r0, r5
 8003594:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003596:	b672      	cpsid	i
 8003598:	4a04      	ldr	r2, [pc, #16]	; (80035ac <chOQPutTimeout+0xac>)
 800359a:	62da      	str	r2, [r3, #44]	; 0x2c
 800359c:	e7fe      	b.n	800359c <chOQPutTimeout+0x9c>
 800359e:	b672      	cpsid	i
 80035a0:	4a02      	ldr	r2, [pc, #8]	; (80035ac <chOQPutTimeout+0xac>)
 80035a2:	62da      	str	r2, [r3, #44]	; 0x2c
 80035a4:	e7fe      	b.n	80035a4 <chOQPutTimeout+0xa4>
 80035a6:	bf00      	nop
 80035a8:	2000d220 	.word	0x2000d220
 80035ac:	08006a40 	.word	0x08006a40

080035b0 <putt.lto_priv.89>:
  return iqGetTimeout(&((SerialDriver *)ip)->iqueue, TIME_INFINITE);
}

static msg_t putt(void *ip, uint8_t b, systime_t timeout) {

  return oqPutTimeout(&((SerialDriver *)ip)->oqueue, b, timeout);
 80035b0:	3030      	adds	r0, #48	; 0x30
 80035b2:	f7ff bfa5 	b.w	8003500 <chOQPutTimeout>
 80035b6:	bf00      	nop
	...

080035c0 <put.lto_priv.87>:
                       n, TIME_INFINITE);
}

static msg_t put(void *ip, uint8_t b) {

  return oqPutTimeout(&((SerialDriver *)ip)->oqueue, b, TIME_INFINITE);
 80035c0:	3030      	adds	r0, #48	; 0x30
 80035c2:	f04f 32ff 	mov.w	r2, #4294967295
 80035c6:	f7ff bf9b 	b.w	8003500 <chOQPutTimeout>
 80035ca:	bf00      	nop
 80035cc:	0000      	movs	r0, r0
	...

080035d0 <chIQReadTimeout>:
 * @return              The number of bytes effectively transferred.
 *
 * @api
 */
size_t chIQReadTimeout(input_queue_t *iqp, uint8_t *bp,
                       size_t n, systime_t timeout) {
 80035d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80035d4:	b083      	sub	sp, #12
 80035d6:	4699      	mov	r9, r3
  qnotify_t nfy = iqp->q_notify;
 80035d8:	69c3      	ldr	r3, [r0, #28]
 80035da:	9301      	str	r3, [sp, #4]
 * @return              The number of bytes effectively transferred.
 *
 * @api
 */
size_t chIQReadTimeout(input_queue_t *iqp, uint8_t *bp,
                       size_t n, systime_t timeout) {
 80035dc:	4682      	mov	sl, r0
  qnotify_t nfy = iqp->q_notify;
  size_t r = 0;

  chDbgCheck(n > 0U);
 80035de:	4614      	mov	r4, r2
 80035e0:	2a00      	cmp	r2, #0
 80035e2:	d065      	beq.n	80036b0 <chIQReadTimeout+0xe0>
 80035e4:	460e      	mov	r6, r1

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 80035e6:	f04f 0820 	mov.w	r8, #32
 80035ea:	f388 8811 	msr	BASEPRI, r8
 * @special
 */
static inline void chSysLock(void) {

  port_lock();
  _stats_start_measure_crit_thd();
 80035ee:	f000 f98f 	bl	8003910 <_stats_start_measure_crit_thd>
 80035f2:	4d36      	ldr	r5, [pc, #216]	; (80036cc <chIQReadTimeout+0xfc>)
  _dbg_check_lock();
 80035f4:	f000 fc14 	bl	8003e20 <_dbg_check_lock>
 80035f8:	3c01      	subs	r4, #1
 * @api
 */
size_t chIQReadTimeout(input_queue_t *iqp, uint8_t *bp,
                       size_t n, systime_t timeout) {
  qnotify_t nfy = iqp->q_notify;
  size_t r = 0;
 80035fa:	2700      	movs	r7, #0
 80035fc:	4434      	add	r4, r6

  /* The following condition can be triggered by the use of i-class functions
     in a critical section not followed by a chSchResceduleS(), this means
     that the current thread has a lower priority than the next thread in
     the ready list.*/
  chDbgAssert((ch.rlist.r_queue.p_next == (thread_t *)&ch.rlist.r_queue) ||
 80035fe:	46ab      	mov	fp, r5

  chDbgCheck(n > 0U);

  chSysLock();
  while (true) {
    if (nfy != NULL) {
 8003600:	9b01      	ldr	r3, [sp, #4]
 8003602:	b133      	cbz	r3, 8003612 <chIQReadTimeout+0x42>
      nfy(iqp);
 8003604:	4650      	mov	r0, sl
 8003606:	4798      	blx	r3
 8003608:	e003      	b.n	8003612 <chIQReadTimeout+0x42>
    }

    while (chIQIsEmptyI(iqp)) {
      if (chThdEnqueueTimeoutS(&iqp->q_waiting, timeout) != Q_OK) {
 800360a:	f000 fae1 	bl	8003bd0 <chThdEnqueueTimeoutS>
 800360e:	2800      	cmp	r0, #0
 8003610:	d13a      	bne.n	8003688 <chIQReadTimeout+0xb8>
 *
 * @iclass
 */
static inline bool chIQIsEmptyI(input_queue_t *iqp) {

  chDbgCheckClassI();
 8003612:	f000 fa15 	bl	8003a40 <chDbgCheckClassI>

  return (bool)(chQSpaceI(iqp) == 0U);
 8003616:	f8da 3008 	ldr.w	r3, [sl, #8]
 800361a:	4650      	mov	r0, sl
 800361c:	4649      	mov	r1, r9
  while (true) {
    if (nfy != NULL) {
      nfy(iqp);
    }

    while (chIQIsEmptyI(iqp)) {
 800361e:	2b00      	cmp	r3, #0
 8003620:	d0f3      	beq.n	800360a <chIQReadTimeout+0x3a>
        return r;
      }
    }

    iqp->q_counter--;
    *bp++ = *iqp->q_rdptr++;
 8003622:	f8da 2018 	ldr.w	r2, [sl, #24]
        chSysUnlock();
        return r;
      }
    }

    iqp->q_counter--;
 8003626:	f8da 3008 	ldr.w	r3, [sl, #8]
    *bp++ = *iqp->q_rdptr++;
 800362a:	1c51      	adds	r1, r2, #1
        chSysUnlock();
        return r;
      }
    }

    iqp->q_counter--;
 800362c:	3b01      	subs	r3, #1
    *bp++ = *iqp->q_rdptr++;
 800362e:	f8ca 1018 	str.w	r1, [sl, #24]
        chSysUnlock();
        return r;
      }
    }

    iqp->q_counter--;
 8003632:	f8ca 3008 	str.w	r3, [sl, #8]
    *bp++ = *iqp->q_rdptr++;
 8003636:	7813      	ldrb	r3, [r2, #0]
 8003638:	7033      	strb	r3, [r6, #0]
    if (iqp->q_rdptr >= iqp->q_top) {
 800363a:	f8da 3010 	ldr.w	r3, [sl, #16]
 800363e:	f8da 2018 	ldr.w	r2, [sl, #24]
 8003642:	429a      	cmp	r2, r3
      iqp->q_rdptr = iqp->q_buffer;
 8003644:	bf24      	itt	cs
 8003646:	f8da 300c 	ldrcs.w	r3, [sl, #12]
 800364a:	f8ca 3018 	strcs.w	r3, [sl, #24]
 *
 * @special
 */
static inline void chSysUnlock(void) {

  _dbg_check_unlock();
 800364e:	f000 fbd7 	bl	8003e00 <_dbg_check_unlock>
  _stats_stop_measure_crit_thd();
 8003652:	f000 f945 	bl	80038e0 <_stats_stop_measure_crit_thd>

  /* The following condition can be triggered by the use of i-class functions
     in a critical section not followed by a chSchResceduleS(), this means
     that the current thread has a lower priority than the next thread in
     the ready list.*/
  chDbgAssert((ch.rlist.r_queue.p_next == (thread_t *)&ch.rlist.r_queue) ||
 8003656:	682b      	ldr	r3, [r5, #0]
 8003658:	4a1c      	ldr	r2, [pc, #112]	; (80036cc <chIQReadTimeout+0xfc>)
 800365a:	42ab      	cmp	r3, r5
 800365c:	d005      	beq.n	800366a <chIQReadTimeout+0x9a>
 800365e:	f8db 1018 	ldr.w	r1, [fp, #24]
 8003662:	689b      	ldr	r3, [r3, #8]
 8003664:	6889      	ldr	r1, [r1, #8]
 8003666:	4299      	cmp	r1, r3
 8003668:	d327      	bcc.n	80036ba <chIQReadTimeout+0xea>
 800366a:	2300      	movs	r3, #0
 800366c:	f383 8811 	msr	BASEPRI, r3
    }
    chSysUnlock(); /* Gives a preemption chance in a controlled point.*/

    r++;
    if (--n == 0U) {
 8003670:	42a6      	cmp	r6, r4
    if (iqp->q_rdptr >= iqp->q_top) {
      iqp->q_rdptr = iqp->q_buffer;
    }
    chSysUnlock(); /* Gives a preemption chance in a controlled point.*/

    r++;
 8003672:	f107 0701 	add.w	r7, r7, #1
    if (--n == 0U) {
 8003676:	d017      	beq.n	80036a8 <chIQReadTimeout+0xd8>
        return r;
      }
    }

    iqp->q_counter--;
    *bp++ = *iqp->q_rdptr++;
 8003678:	3601      	adds	r6, #1
 800367a:	f388 8811 	msr	BASEPRI, r8
 * @special
 */
static inline void chSysLock(void) {

  port_lock();
  _stats_start_measure_crit_thd();
 800367e:	f000 f947 	bl	8003910 <_stats_start_measure_crit_thd>
  _dbg_check_lock();
 8003682:	f000 fbcd 	bl	8003e20 <_dbg_check_lock>
 8003686:	e7bb      	b.n	8003600 <chIQReadTimeout+0x30>
 *
 * @special
 */
static inline void chSysUnlock(void) {

  _dbg_check_unlock();
 8003688:	f000 fbba 	bl	8003e00 <_dbg_check_unlock>
  _stats_stop_measure_crit_thd();
 800368c:	f000 f928 	bl	80038e0 <_stats_stop_measure_crit_thd>

  /* The following condition can be triggered by the use of i-class functions
     in a critical section not followed by a chSchResceduleS(), this means
     that the current thread has a lower priority than the next thread in
     the ready list.*/
  chDbgAssert((ch.rlist.r_queue.p_next == (thread_t *)&ch.rlist.r_queue) ||
 8003690:	682a      	ldr	r2, [r5, #0]
 8003692:	4b0e      	ldr	r3, [pc, #56]	; (80036cc <chIQReadTimeout+0xfc>)
 8003694:	42aa      	cmp	r2, r5
 8003696:	d004      	beq.n	80036a2 <chIQReadTimeout+0xd2>
 8003698:	6999      	ldr	r1, [r3, #24]
 800369a:	6892      	ldr	r2, [r2, #8]
 800369c:	6889      	ldr	r1, [r1, #8]
 800369e:	4291      	cmp	r1, r2
 80036a0:	d30f      	bcc.n	80036c2 <chIQReadTimeout+0xf2>
 80036a2:	2300      	movs	r3, #0
 80036a4:	f383 8811 	msr	BASEPRI, r3
      return r;
    }

    chSysLock();
  }
}
 80036a8:	4638      	mov	r0, r7
 80036aa:	b003      	add	sp, #12
 80036ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80036b0:	b672      	cpsid	i
 80036b2:	4b06      	ldr	r3, [pc, #24]	; (80036cc <chIQReadTimeout+0xfc>)
 80036b4:	4a06      	ldr	r2, [pc, #24]	; (80036d0 <chIQReadTimeout+0x100>)
 80036b6:	62da      	str	r2, [r3, #44]	; 0x2c
 80036b8:	e7fe      	b.n	80036b8 <chIQReadTimeout+0xe8>
 80036ba:	b672      	cpsid	i
 80036bc:	4b05      	ldr	r3, [pc, #20]	; (80036d4 <chIQReadTimeout+0x104>)
 80036be:	62d3      	str	r3, [r2, #44]	; 0x2c
 80036c0:	e7fe      	b.n	80036c0 <chIQReadTimeout+0xf0>
 80036c2:	b672      	cpsid	i
 80036c4:	4a03      	ldr	r2, [pc, #12]	; (80036d4 <chIQReadTimeout+0x104>)
 80036c6:	62da      	str	r2, [r3, #44]	; 0x2c
 80036c8:	e7fe      	b.n	80036c8 <chIQReadTimeout+0xf8>
 80036ca:	bf00      	nop
 80036cc:	2000d220 	.word	0x2000d220
 80036d0:	08006a30 	.word	0x08006a30
 80036d4:	08006a40 	.word	0x08006a40
	...

080036e0 <readt.lto_priv.92>:
  return oqWriteTimeout(&((SerialDriver *)ip)->oqueue, bp, n, timeout);
}

static size_t readt(void *ip, uint8_t *bp, size_t n, systime_t timeout) {

  return iqReadTimeout(&((SerialDriver *)ip)->iqueue, bp, n, timeout);
 80036e0:	300c      	adds	r0, #12
 80036e2:	f7ff bf75 	b.w	80035d0 <chIQReadTimeout>
 80036e6:	bf00      	nop
	...

080036f0 <read.lto_priv.86>:
                        n, TIME_INFINITE);
}

static size_t read(void *ip, uint8_t *bp, size_t n) {

  return iqReadTimeout(&((SerialDriver *)ip)->iqueue, bp,
 80036f0:	300c      	adds	r0, #12
 80036f2:	f04f 33ff 	mov.w	r3, #4294967295
 80036f6:	f7ff bf6b 	b.w	80035d0 <chIQReadTimeout>
 80036fa:	bf00      	nop
 80036fc:	0000      	movs	r0, r0
	...

08003700 <chIQGetTimeout>:
 * @retval Q_TIMEOUT    if the specified time expired.
 * @retval Q_RESET      if the queue has been reset.
 *
 * @api
 */
msg_t chIQGetTimeout(input_queue_t *iqp, systime_t timeout) {
 8003700:	b570      	push	{r4, r5, r6, lr}

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 8003702:	2320      	movs	r3, #32
 8003704:	4604      	mov	r4, r0
 8003706:	460e      	mov	r6, r1
 8003708:	f383 8811 	msr	BASEPRI, r3
 * @special
 */
static inline void chSysLock(void) {

  port_lock();
  _stats_start_measure_crit_thd();
 800370c:	f000 f900 	bl	8003910 <_stats_start_measure_crit_thd>
  _dbg_check_lock();
 8003710:	f000 fb86 	bl	8003e20 <_dbg_check_lock>
  uint8_t b;

  chSysLock();
  if (iqp->q_notify != NULL) {
 8003714:	69e3      	ldr	r3, [r4, #28]
 8003716:	b133      	cbz	r3, 8003726 <chIQGetTimeout+0x26>
    iqp->q_notify(iqp);
 8003718:	4620      	mov	r0, r4
 800371a:	4798      	blx	r3
 800371c:	e003      	b.n	8003726 <chIQGetTimeout+0x26>
  }

  while (chIQIsEmptyI(iqp)) {
    msg_t msg = chThdEnqueueTimeoutS(&iqp->q_waiting, timeout);
 800371e:	f000 fa57 	bl	8003bd0 <chThdEnqueueTimeoutS>
    if (msg < Q_OK) {
 8003722:	1e05      	subs	r5, r0, #0
 8003724:	db25      	blt.n	8003772 <chIQGetTimeout+0x72>
 *
 * @iclass
 */
static inline bool chIQIsEmptyI(input_queue_t *iqp) {

  chDbgCheckClassI();
 8003726:	f000 f98b 	bl	8003a40 <chDbgCheckClassI>

  return (bool)(chQSpaceI(iqp) == 0U);
 800372a:	68a3      	ldr	r3, [r4, #8]
  if (iqp->q_notify != NULL) {
    iqp->q_notify(iqp);
  }

  while (chIQIsEmptyI(iqp)) {
    msg_t msg = chThdEnqueueTimeoutS(&iqp->q_waiting, timeout);
 800372c:	4620      	mov	r0, r4
 800372e:	4631      	mov	r1, r6
  chSysLock();
  if (iqp->q_notify != NULL) {
    iqp->q_notify(iqp);
  }

  while (chIQIsEmptyI(iqp)) {
 8003730:	2b00      	cmp	r3, #0
 8003732:	d0f4      	beq.n	800371e <chIQGetTimeout+0x1e>
      return msg;
    }
  }

  iqp->q_counter--;
  b = *iqp->q_rdptr++;
 8003734:	69a1      	ldr	r1, [r4, #24]
      chSysUnlock();
      return msg;
    }
  }

  iqp->q_counter--;
 8003736:	68a3      	ldr	r3, [r4, #8]
  b = *iqp->q_rdptr++;
  if (iqp->q_rdptr >= iqp->q_top) {
 8003738:	6920      	ldr	r0, [r4, #16]
      return msg;
    }
  }

  iqp->q_counter--;
  b = *iqp->q_rdptr++;
 800373a:	1c4a      	adds	r2, r1, #1
      chSysUnlock();
      return msg;
    }
  }

  iqp->q_counter--;
 800373c:	3b01      	subs	r3, #1
  b = *iqp->q_rdptr++;
  if (iqp->q_rdptr >= iqp->q_top) {
 800373e:	4282      	cmp	r2, r0
      chSysUnlock();
      return msg;
    }
  }

  iqp->q_counter--;
 8003740:	60a3      	str	r3, [r4, #8]
  b = *iqp->q_rdptr++;
 8003742:	61a2      	str	r2, [r4, #24]
  if (iqp->q_rdptr >= iqp->q_top) {
    iqp->q_rdptr = iqp->q_buffer;
 8003744:	bf28      	it	cs
 8003746:	68e3      	ldrcs	r3, [r4, #12]
      return msg;
    }
  }

  iqp->q_counter--;
  b = *iqp->q_rdptr++;
 8003748:	780d      	ldrb	r5, [r1, #0]
  if (iqp->q_rdptr >= iqp->q_top) {
    iqp->q_rdptr = iqp->q_buffer;
 800374a:	bf28      	it	cs
 800374c:	61a3      	strcs	r3, [r4, #24]
 *
 * @special
 */
static inline void chSysUnlock(void) {

  _dbg_check_unlock();
 800374e:	f000 fb57 	bl	8003e00 <_dbg_check_unlock>
  _stats_stop_measure_crit_thd();
 8003752:	f000 f8c5 	bl	80038e0 <_stats_stop_measure_crit_thd>

  /* The following condition can be triggered by the use of i-class functions
     in a critical section not followed by a chSchResceduleS(), this means
     that the current thread has a lower priority than the next thread in
     the ready list.*/
  chDbgAssert((ch.rlist.r_queue.p_next == (thread_t *)&ch.rlist.r_queue) ||
 8003756:	4b11      	ldr	r3, [pc, #68]	; (800379c <chIQGetTimeout+0x9c>)
 8003758:	681a      	ldr	r2, [r3, #0]
 800375a:	429a      	cmp	r2, r3
 800375c:	d004      	beq.n	8003768 <chIQGetTimeout+0x68>
 800375e:	6999      	ldr	r1, [r3, #24]
 8003760:	6892      	ldr	r2, [r2, #8]
 8003762:	6889      	ldr	r1, [r1, #8]
 8003764:	4291      	cmp	r1, r2
 8003766:	d315      	bcc.n	8003794 <chIQGetTimeout+0x94>
 8003768:	2300      	movs	r3, #0
 800376a:	f383 8811 	msr	BASEPRI, r3
  }
  chSysUnlock();

  return (msg_t)b;
 800376e:	4628      	mov	r0, r5
}
 8003770:	bd70      	pop	{r4, r5, r6, pc}
 *
 * @special
 */
static inline void chSysUnlock(void) {

  _dbg_check_unlock();
 8003772:	f000 fb45 	bl	8003e00 <_dbg_check_unlock>
  _stats_stop_measure_crit_thd();
 8003776:	f000 f8b3 	bl	80038e0 <_stats_stop_measure_crit_thd>

  /* The following condition can be triggered by the use of i-class functions
     in a critical section not followed by a chSchResceduleS(), this means
     that the current thread has a lower priority than the next thread in
     the ready list.*/
  chDbgAssert((ch.rlist.r_queue.p_next == (thread_t *)&ch.rlist.r_queue) ||
 800377a:	4b08      	ldr	r3, [pc, #32]	; (800379c <chIQGetTimeout+0x9c>)
 800377c:	681a      	ldr	r2, [r3, #0]
 800377e:	429a      	cmp	r2, r3
 8003780:	d0f2      	beq.n	8003768 <chIQGetTimeout+0x68>
 8003782:	6999      	ldr	r1, [r3, #24]
 8003784:	6892      	ldr	r2, [r2, #8]
 8003786:	6889      	ldr	r1, [r1, #8]
 8003788:	4291      	cmp	r1, r2
 800378a:	d2ed      	bcs.n	8003768 <chIQGetTimeout+0x68>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800378c:	b672      	cpsid	i
 800378e:	4a04      	ldr	r2, [pc, #16]	; (80037a0 <chIQGetTimeout+0xa0>)
 8003790:	62da      	str	r2, [r3, #44]	; 0x2c
 8003792:	e7fe      	b.n	8003792 <chIQGetTimeout+0x92>
 8003794:	b672      	cpsid	i
 8003796:	4a02      	ldr	r2, [pc, #8]	; (80037a0 <chIQGetTimeout+0xa0>)
 8003798:	62da      	str	r2, [r3, #44]	; 0x2c
 800379a:	e7fe      	b.n	800379a <chIQGetTimeout+0x9a>
 800379c:	2000d220 	.word	0x2000d220
 80037a0:	08006a40 	.word	0x08006a40
	...

080037b0 <gett.lto_priv.90>:
  return oqPutTimeout(&((SerialDriver *)ip)->oqueue, b, timeout);
}

static msg_t gett(void *ip, systime_t timeout) {

  return iqGetTimeout(&((SerialDriver *)ip)->iqueue, timeout);
 80037b0:	300c      	adds	r0, #12
 80037b2:	f7ff bfa5 	b.w	8003700 <chIQGetTimeout>
 80037b6:	bf00      	nop
	...

080037c0 <get.lto_priv.88>:
  return oqPutTimeout(&((SerialDriver *)ip)->oqueue, b, TIME_INFINITE);
}

static msg_t get(void *ip) {

  return iqGetTimeout(&((SerialDriver *)ip)->iqueue, TIME_INFINITE);
 80037c0:	300c      	adds	r0, #12
 80037c2:	f04f 31ff 	mov.w	r1, #4294967295
 80037c6:	f7ff bf9b 	b.w	8003700 <chIQGetTimeout>
 80037ca:	bf00      	nop
 80037cc:	0000      	movs	r0, r0
	...

080037d0 <chTMChainMeasurementToX>:
 *
 * @return              The realtime counter value.
 */
static inline rtcnt_t port_rt_get_counter_value(void) {

  return DWT->CYCCNT;
 80037d0:	4b0d      	ldr	r3, [pc, #52]	; (8003808 <chTMChainMeasurementToX+0x38>)
                           rtcnt_t offset) {

  tmp->n++;
  tmp->last = (now - tmp->last) - offset;
  tmp->cumulative += (rttime_t)tmp->last;
  if (tmp->last > tmp->worst) {
 80037d2:	6842      	ldr	r2, [r0, #4]
 80037d4:	685b      	ldr	r3, [r3, #4]
 *
 *
 * @xclass
 */
NOINLINE void chTMChainMeasurementToX(time_measurement_t *tmp1,
                                      time_measurement_t *tmp2) {
 80037d6:	b470      	push	{r4, r5, r6}

  /* Starts new measurement.*/
  tmp2->last = chSysGetRealtimeCounterX();
 80037d8:	608b      	str	r3, [r1, #8]
static inline void tm_stop(time_measurement_t *tmp,
                           rtcnt_t now,
                           rtcnt_t offset) {

  tmp->n++;
  tmp->last = (now - tmp->last) - offset;
 80037da:	6886      	ldr	r6, [r0, #8]

static inline void tm_stop(time_measurement_t *tmp,
                           rtcnt_t now,
                           rtcnt_t offset) {

  tmp->n++;
 80037dc:	68c1      	ldr	r1, [r0, #12]
  tmp->last = (now - tmp->last) - offset;
  tmp->cumulative += (rttime_t)tmp->last;
 80037de:	e9d0 4504 	ldrd	r4, r5, [r0, #16]
static inline void tm_stop(time_measurement_t *tmp,
                           rtcnt_t now,
                           rtcnt_t offset) {

  tmp->n++;
  tmp->last = (now - tmp->last) - offset;
 80037e2:	1b9b      	subs	r3, r3, r6
  tmp->cumulative += (rttime_t)tmp->last;
 80037e4:	18e4      	adds	r4, r4, r3
 80037e6:	f145 0500 	adc.w	r5, r5, #0
  if (tmp->last > tmp->worst) {
 80037ea:	4293      	cmp	r3, r2
    tmp->worst = tmp->last;
  }
  if (tmp->last < tmp->best) {
 80037ec:	6802      	ldr	r2, [r0, #0]

  tmp->n++;
  tmp->last = (now - tmp->last) - offset;
  tmp->cumulative += (rttime_t)tmp->last;
  if (tmp->last > tmp->worst) {
    tmp->worst = tmp->last;
 80037ee:	bf88      	it	hi
 80037f0:	6043      	strhi	r3, [r0, #4]

static inline void tm_stop(time_measurement_t *tmp,
                           rtcnt_t now,
                           rtcnt_t offset) {

  tmp->n++;
 80037f2:	3101      	adds	r1, #1
  tmp->last = (now - tmp->last) - offset;
  tmp->cumulative += (rttime_t)tmp->last;
  if (tmp->last > tmp->worst) {
    tmp->worst = tmp->last;
  }
  if (tmp->last < tmp->best) {
 80037f4:	4293      	cmp	r3, r2
                           rtcnt_t now,
                           rtcnt_t offset) {

  tmp->n++;
  tmp->last = (now - tmp->last) - offset;
  tmp->cumulative += (rttime_t)tmp->last;
 80037f6:	e9c0 4504 	strd	r4, r5, [r0, #16]

static inline void tm_stop(time_measurement_t *tmp,
                           rtcnt_t now,
                           rtcnt_t offset) {

  tmp->n++;
 80037fa:	60c1      	str	r1, [r0, #12]
  tmp->last = (now - tmp->last) - offset;
 80037fc:	6083      	str	r3, [r0, #8]
  tmp->cumulative += (rttime_t)tmp->last;
  if (tmp->last > tmp->worst) {
    tmp->worst = tmp->last;
  }
  if (tmp->last < tmp->best) {
    tmp->best = tmp->last;
 80037fe:	bf38      	it	cc
 8003800:	6003      	strcc	r3, [r0, #0]
  /* Starts new measurement.*/
  tmp2->last = chSysGetRealtimeCounterX();

  /* Stops previous measurement using the same time stamp.*/
  tm_stop(tmp1, tmp2->last, (rtcnt_t)0);
}
 8003802:	bc70      	pop	{r4, r5, r6}
 8003804:	4770      	bx	lr
 8003806:	bf00      	nop
 8003808:	e0001000 	.word	0xe0001000
 800380c:	00000000 	.word	0x00000000

08003810 <_dbg_trace>:
 *
 * @notapi
 */
void _dbg_trace(thread_t *otp) {

  ch.dbg.trace_buffer.tb_ptr->se_time   = chVTGetSystemTimeX();
 8003810:	4a0b      	ldr	r2, [pc, #44]	; (8003840 <_dbg_trace+0x30>)
 *
 * @notapi
 */
static inline systime_t st_lld_get_counter(void) {

  return (systime_t)STM32_ST_TIM->CNT;
 8003812:	490c      	ldr	r1, [pc, #48]	; (8003844 <_dbg_trace+0x34>)
 8003814:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 *
 * @param[in] otp       the thread being switched out
 *
 * @notapi
 */
void _dbg_trace(thread_t *otp) {
 8003816:	b410      	push	{r4}
 8003818:	6a4c      	ldr	r4, [r1, #36]	; 0x24

  ch.dbg.trace_buffer.tb_ptr->se_time   = chVTGetSystemTimeX();
  ch.dbg.trace_buffer.tb_ptr->se_tp     = currp;
 800381a:	6991      	ldr	r1, [r2, #24]
 800381c:	6059      	str	r1, [r3, #4]
 *
 * @notapi
 */
void _dbg_trace(thread_t *otp) {

  ch.dbg.trace_buffer.tb_ptr->se_time   = chVTGetSystemTimeX();
 800381e:	601c      	str	r4, [r3, #0]
  ch.dbg.trace_buffer.tb_ptr->se_tp     = currp;
  ch.dbg.trace_buffer.tb_ptr->se_wtobjp = otp->p_u.wtobjp;
 8003820:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8003822:	6099      	str	r1, [r3, #8]
  ch.dbg.trace_buffer.tb_ptr->se_state  = (uint8_t)otp->p_state;
 8003824:	f890 1020 	ldrb.w	r1, [r0, #32]
 8003828:	7319      	strb	r1, [r3, #12]
  if (++ch.dbg.trace_buffer.tb_ptr >=
 800382a:	3310      	adds	r3, #16
 800382c:	f502 6188 	add.w	r1, r2, #1088	; 0x440
 8003830:	428b      	cmp	r3, r1
      &ch.dbg.trace_buffer.tb_buffer[CH_DBG_TRACE_BUFFER_SIZE]) {
    ch.dbg.trace_buffer.tb_ptr = &ch.dbg.trace_buffer.tb_buffer[0];
 8003832:	bf28      	it	cs
 8003834:	f102 0340 	addcs.w	r3, r2, #64	; 0x40
 8003838:	63d3      	str	r3, [r2, #60]	; 0x3c
  }
}
 800383a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800383e:	4770      	bx	lr
 8003840:	2000d220 	.word	0x2000d220
 8003844:	40000c00 	.word	0x40000c00
	...

08003850 <_idle_thread.lto_priv.82>:
 *          that this thread is executed only if there are no other ready
 *          threads in the system.
 *
 * @param[in] p         the thread parameter, unused in this scenario
 */
static void _idle_thread(void *p) {
 8003850:	e7fe      	b.n	8003850 <_idle_thread.lto_priv.82>
 8003852:	bf00      	nop
	...

08003860 <_stats_increase_irq>:

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 8003860:	2320      	movs	r3, #32
 8003862:	f383 8811 	msr	BASEPRI, r3
 * @brief   Increases the IRQ counter.
 */
void _stats_increase_irq(void) {

  port_lock_from_isr();
  ch.kernel_stats.n_irq++;
 8003866:	4a05      	ldr	r2, [pc, #20]	; (800387c <_stats_increase_irq+0x1c>)
 8003868:	f8d2 34a8 	ldr.w	r3, [r2, #1192]	; 0x4a8
 800386c:	3301      	adds	r3, #1
 800386e:	f8c2 34a8 	str.w	r3, [r2, #1192]	; 0x4a8
 8003872:	2300      	movs	r3, #0
 8003874:	f383 8811 	msr	BASEPRI, r3
 8003878:	4770      	bx	lr
 800387a:	bf00      	nop
 800387c:	2000d220 	.word	0x2000d220

08003880 <chTMStopMeasurementX>:
 8003880:	4b0f      	ldr	r3, [pc, #60]	; (80038c0 <chTMStopMeasurementX+0x40>)
 *
 * @xclass
 */
NOINLINE void chTMStopMeasurementX(time_measurement_t *tmp) {

  tm_stop(tmp, chSysGetRealtimeCounterX(), ch.tm.offset);
 8003882:	4910      	ldr	r1, [pc, #64]	; (80038c4 <chTMStopMeasurementX+0x44>)
 8003884:	685a      	ldr	r2, [r3, #4]
static inline void tm_stop(time_measurement_t *tmp,
                           rtcnt_t now,
                           rtcnt_t offset) {

  tmp->n++;
  tmp->last = (now - tmp->last) - offset;
 8003886:	6883      	ldr	r3, [r0, #8]
 *
 * @param[in,out] tmp   pointer to a @p time_measurement_t structure
 *
 * @xclass
 */
NOINLINE void chTMStopMeasurementX(time_measurement_t *tmp) {
 8003888:	b4f0      	push	{r4, r5, r6, r7}

  tm_stop(tmp, chSysGetRealtimeCounterX(), ch.tm.offset);
 800388a:	f8d1 74a0 	ldr.w	r7, [r1, #1184]	; 0x4a0
                           rtcnt_t offset) {

  tmp->n++;
  tmp->last = (now - tmp->last) - offset;
  tmp->cumulative += (rttime_t)tmp->last;
  if (tmp->last > tmp->worst) {
 800388e:	6841      	ldr	r1, [r0, #4]

static inline void tm_stop(time_measurement_t *tmp,
                           rtcnt_t now,
                           rtcnt_t offset) {

  tmp->n++;
 8003890:	68c6      	ldr	r6, [r0, #12]
  tmp->last = (now - tmp->last) - offset;
  tmp->cumulative += (rttime_t)tmp->last;
 8003892:	e9d0 4504 	ldrd	r4, r5, [r0, #16]
static inline void tm_stop(time_measurement_t *tmp,
                           rtcnt_t now,
                           rtcnt_t offset) {

  tmp->n++;
  tmp->last = (now - tmp->last) - offset;
 8003896:	1ad3      	subs	r3, r2, r3
 8003898:	1bdb      	subs	r3, r3, r7
  tmp->cumulative += (rttime_t)tmp->last;
 800389a:	18e4      	adds	r4, r4, r3
  if (tmp->last > tmp->worst) {
    tmp->worst = tmp->last;
  }
  if (tmp->last < tmp->best) {
 800389c:	6802      	ldr	r2, [r0, #0]
static inline void tm_stop(time_measurement_t *tmp,
                           rtcnt_t now,
                           rtcnt_t offset) {

  tmp->n++;
  tmp->last = (now - tmp->last) - offset;
 800389e:	6083      	str	r3, [r0, #8]
  tmp->cumulative += (rttime_t)tmp->last;
 80038a0:	f145 0500 	adc.w	r5, r5, #0
  if (tmp->last > tmp->worst) {
 80038a4:	428b      	cmp	r3, r1

static inline void tm_stop(time_measurement_t *tmp,
                           rtcnt_t now,
                           rtcnt_t offset) {

  tmp->n++;
 80038a6:	f106 0601 	add.w	r6, r6, #1
  tmp->last = (now - tmp->last) - offset;
  tmp->cumulative += (rttime_t)tmp->last;
  if (tmp->last > tmp->worst) {
    tmp->worst = tmp->last;
 80038aa:	bf88      	it	hi
 80038ac:	6043      	strhi	r3, [r0, #4]
  }
  if (tmp->last < tmp->best) {
 80038ae:	4293      	cmp	r3, r2

static inline void tm_stop(time_measurement_t *tmp,
                           rtcnt_t now,
                           rtcnt_t offset) {

  tmp->n++;
 80038b0:	60c6      	str	r6, [r0, #12]
  tmp->last = (now - tmp->last) - offset;
  tmp->cumulative += (rttime_t)tmp->last;
 80038b2:	e9c0 4504 	strd	r4, r5, [r0, #16]
  if (tmp->last > tmp->worst) {
    tmp->worst = tmp->last;
  }
  if (tmp->last < tmp->best) {
    tmp->best = tmp->last;
 80038b6:	bf38      	it	cc
 80038b8:	6003      	strcc	r3, [r0, #0]
 * @xclass
 */
NOINLINE void chTMStopMeasurementX(time_measurement_t *tmp) {

  tm_stop(tmp, chSysGetRealtimeCounterX(), ch.tm.offset);
}
 80038ba:	bcf0      	pop	{r4, r5, r6, r7}
 80038bc:	4770      	bx	lr
 80038be:	bf00      	nop
 80038c0:	e0001000 	.word	0xe0001000
 80038c4:	2000d220 	.word	0x2000d220
	...

080038d0 <_stats_stop_measure_crit_isr>:
/**
 * @brief   Stops the measurement of an ISR critical zone.
 */
void _stats_stop_measure_crit_isr(void) {

  chTMStopMeasurementX(&ch.kernel_stats.m_crit_isr);
 80038d0:	4801      	ldr	r0, [pc, #4]	; (80038d8 <_stats_stop_measure_crit_isr+0x8>)
 80038d2:	f7ff bfd5 	b.w	8003880 <chTMStopMeasurementX>
 80038d6:	bf00      	nop
 80038d8:	2000d6e8 	.word	0x2000d6e8
 80038dc:	00000000 	.word	0x00000000

080038e0 <_stats_stop_measure_crit_thd>:
/**
 * @brief   Stops the measurement of a thread critical zone.
 */
void _stats_stop_measure_crit_thd(void) {

  chTMStopMeasurementX(&ch.kernel_stats.m_crit_thd);
 80038e0:	4801      	ldr	r0, [pc, #4]	; (80038e8 <_stats_stop_measure_crit_thd+0x8>)
 80038e2:	f7ff bfcd 	b.w	8003880 <chTMStopMeasurementX>
 80038e6:	bf00      	nop
 80038e8:	2000d6d0 	.word	0x2000d6d0
 80038ec:	00000000 	.word	0x00000000

080038f0 <chTMStartMeasurementX>:
 80038f0:	4b01      	ldr	r3, [pc, #4]	; (80038f8 <chTMStartMeasurementX+0x8>)
 80038f2:	685b      	ldr	r3, [r3, #4]
 *
 * @xclass
 */
NOINLINE void chTMStartMeasurementX(time_measurement_t *tmp) {

  tmp->last = chSysGetRealtimeCounterX();
 80038f4:	6083      	str	r3, [r0, #8]
 80038f6:	4770      	bx	lr
 80038f8:	e0001000 	.word	0xe0001000
 80038fc:	00000000 	.word	0x00000000

08003900 <_stats_start_measure_crit_isr>:
/**
 * @brief   Starts the measurement of an ISR critical zone.
 */
void _stats_start_measure_crit_isr(void) {

  chTMStartMeasurementX(&ch.kernel_stats.m_crit_isr);
 8003900:	4801      	ldr	r0, [pc, #4]	; (8003908 <_stats_start_measure_crit_isr+0x8>)
 8003902:	f7ff bff5 	b.w	80038f0 <chTMStartMeasurementX>
 8003906:	bf00      	nop
 8003908:	2000d6e8 	.word	0x2000d6e8
 800390c:	00000000 	.word	0x00000000

08003910 <_stats_start_measure_crit_thd>:
/**
 * @brief   Starts the measurement of a thread critical zone.
 */
void _stats_start_measure_crit_thd(void) {

  chTMStartMeasurementX(&ch.kernel_stats.m_crit_thd);
 8003910:	4801      	ldr	r0, [pc, #4]	; (8003918 <_stats_start_measure_crit_thd+0x8>)
 8003912:	f7ff bfed 	b.w	80038f0 <chTMStartMeasurementX>
 8003916:	bf00      	nop
 8003918:	2000d6d0 	.word	0x2000d6d0
 800391c:	00000000 	.word	0x00000000

08003920 <chSchDoRescheduleAhead>:
 * @note    Not a user function, it is meant to be invoked by the scheduler
 *          itself or from within the port layer.
 *
 * @special
 */
void chSchDoRescheduleAhead(void) {
 8003920:	b570      	push	{r4, r5, r6, lr}
  thread_t *otp, *cp;

  otp = currp;
 8003922:	4d1b      	ldr	r5, [pc, #108]	; (8003990 <chSchDoRescheduleAhead+0x70>)
  tp->p_prev->p_next = tp;
  tqp->p_prev = tp;
}

static inline thread_t *queue_fifo_remove(threads_queue_t *tqp) {
  thread_t *tp = tqp->p_next;
 8003924:	682a      	ldr	r2, [r5, #0]
 8003926:	69ac      	ldr	r4, [r5, #24]

  tqp->p_next = tp->p_next;
 8003928:	6813      	ldr	r3, [r2, #0]
 800392a:	68a1      	ldr	r1, [r4, #8]
 800392c:	602b      	str	r3, [r5, #0]
#if defined(CH_CFG_IDLE_LEAVE_HOOK)
  if (otp->p_prio == IDLEPRIO) {
    CH_CFG_IDLE_LEAVE_HOOK();
  }
#endif
  currp->p_state = CH_STATE_CURRENT;
 800392e:	2601      	movs	r6, #1

  otp->p_state = CH_STATE_READY;
 8003930:	2000      	movs	r0, #0
  tqp->p_next->p_prev = (thread_t *)tqp;
 8003932:	605d      	str	r5, [r3, #4]
#if defined(CH_CFG_IDLE_LEAVE_HOOK)
  if (otp->p_prio == IDLEPRIO) {
    CH_CFG_IDLE_LEAVE_HOOK();
  }
#endif
  currp->p_state = CH_STATE_CURRENT;
 8003934:	f882 6020 	strb.w	r6, [r2, #32]
void chSchDoRescheduleAhead(void) {
  thread_t *otp, *cp;

  otp = currp;
  /* Picks the first thread from the ready queue and makes it current.*/
  setcurrp(queue_fifo_remove(&ch.rlist.r_queue));
 8003938:	61aa      	str	r2, [r5, #24]
    CH_CFG_IDLE_LEAVE_HOOK();
  }
#endif
  currp->p_state = CH_STATE_CURRENT;

  otp->p_state = CH_STATE_READY;
 800393a:	f884 0020 	strb.w	r0, [r4, #32]
 800393e:	e000      	b.n	8003942 <chSchDoRescheduleAhead+0x22>
 8003940:	681b      	ldr	r3, [r3, #0]
  cp = (thread_t *)&ch.rlist.r_queue;
  do {
    cp = cp->p_next;
  } while (cp->p_prio > otp->p_prio);
 8003942:	689a      	ldr	r2, [r3, #8]
 8003944:	428a      	cmp	r2, r1
 8003946:	d8fb      	bhi.n	8003940 <chSchDoRescheduleAhead+0x20>
  /* Insertion on p_prev.*/
  otp->p_next = cp;
  otp->p_prev = cp->p_prev;
 8003948:	685a      	ldr	r2, [r3, #4]
 800394a:	6062      	str	r2, [r4, #4]
  cp = (thread_t *)&ch.rlist.r_queue;
  do {
    cp = cp->p_next;
  } while (cp->p_prio > otp->p_prio);
  /* Insertion on p_prev.*/
  otp->p_next = cp;
 800394c:	6023      	str	r3, [r4, #0]
  otp->p_prev = cp->p_prev;
  otp->p_prev->p_next = otp;
  cp->p_prev = otp;

  chSysSwitch(currp, otp);
 800394e:	4620      	mov	r0, r4
    cp = cp->p_next;
  } while (cp->p_prio > otp->p_prio);
  /* Insertion on p_prev.*/
  otp->p_next = cp;
  otp->p_prev = cp->p_prev;
  otp->p_prev->p_next = otp;
 8003950:	6014      	str	r4, [r2, #0]
  cp->p_prev = otp;
 8003952:	605c      	str	r4, [r3, #4]

  chSysSwitch(currp, otp);
 8003954:	f7ff ff5c 	bl	8003810 <_dbg_trace>
 * @param[in] ntp       the thread to be switched in
 * @param[in] otp       the thread to be switched out
 */
void _stats_ctxswc(thread_t *ntp, thread_t *otp) {

  ch.kernel_stats.n_ctxswc++;
 8003958:	f8d5 34ac 	ldr.w	r3, [r5, #1196]	; 0x4ac
 800395c:	69a9      	ldr	r1, [r5, #24]
 800395e:	4e0c      	ldr	r6, [pc, #48]	; (8003990 <chSchDoRescheduleAhead+0x70>)
 8003960:	3301      	adds	r3, #1
  chTMChainMeasurementToX(&otp->p_stats, &ntp->p_stats);
 8003962:	3148      	adds	r1, #72	; 0x48
 8003964:	f104 0048 	add.w	r0, r4, #72	; 0x48
 * @param[in] ntp       the thread to be switched in
 * @param[in] otp       the thread to be switched out
 */
void _stats_ctxswc(thread_t *ntp, thread_t *otp) {

  ch.kernel_stats.n_ctxswc++;
 8003968:	f8c5 34ac 	str.w	r3, [r5, #1196]	; 0x4ac
  chTMChainMeasurementToX(&otp->p_stats, &ntp->p_stats);
 800396c:	f7ff ff30 	bl	80037d0 <chTMChainMeasurementToX>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
{
  register uint32_t result;

  __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 8003970:	f3ef 8309 	mrs	r3, PSP
 8003974:	69e2      	ldr	r2, [r4, #28]
 8003976:	3b64      	subs	r3, #100	; 0x64
 8003978:	429a      	cmp	r2, r3
 800397a:	d805      	bhi.n	8003988 <chSchDoRescheduleAhead+0x68>
 800397c:	69b0      	ldr	r0, [r6, #24]
 800397e:	4621      	mov	r1, r4
}
 8003980:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  otp->p_next = cp;
  otp->p_prev = cp->p_prev;
  otp->p_prev->p_next = otp;
  cp->p_prev = otp;

  chSysSwitch(currp, otp);
 8003984:	f7fc bca4 	b.w	80002d0 <_port_switch>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003988:	b672      	cpsid	i
#if defined(CH_CFG_SYSTEM_HALT_HOOK) || defined(__DOXYGEN__)
  CH_CFG_SYSTEM_HALT_HOOK(reason);
#endif

  /* Pointing to the passed message.*/
  ch.dbg.panic_msg = reason;
 800398a:	4b02      	ldr	r3, [pc, #8]	; (8003994 <chSchDoRescheduleAhead+0x74>)
 800398c:	62f3      	str	r3, [r6, #44]	; 0x2c
 800398e:	e7fe      	b.n	800398e <chSchDoRescheduleAhead+0x6e>
 8003990:	2000d220 	.word	0x2000d220
 8003994:	08006aa0 	.word	0x08006aa0
	...

080039a0 <chSchDoReschedule>:
    chSchDoRescheduleAhead();
  }
#else /* !(CH_CFG_TIME_QUANTUM > 0) */
  /* If the round-robin mechanism is disabled then the thread goes always
     ahead of its peers.*/
  chSchDoRescheduleAhead();
 80039a0:	f7ff bfbe 	b.w	8003920 <chSchDoRescheduleAhead>
	...

080039b0 <chDbgCheckClassS>:
 *
 * @api
 */
void chDbgCheckClassS(void) {

  if ((ch.dbg.isr_cnt != (cnt_t)0) || (ch.dbg.lock_cnt <= (cnt_t)0)) {
 80039b0:	4b05      	ldr	r3, [pc, #20]	; (80039c8 <chDbgCheckClassS+0x18>)
 80039b2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80039b4:	b91a      	cbnz	r2, 80039be <chDbgCheckClassS+0xe>
 80039b6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80039b8:	2a00      	cmp	r2, #0
 80039ba:	dd00      	ble.n	80039be <chDbgCheckClassS+0xe>
 80039bc:	4770      	bx	lr
 80039be:	b672      	cpsid	i
 80039c0:	4a02      	ldr	r2, [pc, #8]	; (80039cc <chDbgCheckClassS+0x1c>)
 80039c2:	62da      	str	r2, [r3, #44]	; 0x2c
 80039c4:	e7fe      	b.n	80039c4 <chDbgCheckClassS+0x14>
 80039c6:	bf00      	nop
 80039c8:	2000d220 	.word	0x2000d220
 80039cc:	08006ab0 	.word	0x08006ab0

080039d0 <chSchGoSleepS>:
 *
 * @param[in] newstate  the new thread state
 *
 * @sclass
 */
void chSchGoSleepS(tstate_t newstate) {
 80039d0:	b570      	push	{r4, r5, r6, lr}
  thread_t *otp;

  chDbgCheckClassS();

  otp = currp;
 80039d2:	4c16      	ldr	r4, [pc, #88]	; (8003a2c <chSchGoSleepS+0x5c>)
 *
 * @param[in] newstate  the new thread state
 *
 * @sclass
 */
void chSchGoSleepS(tstate_t newstate) {
 80039d4:	4606      	mov	r6, r0
  thread_t *otp;

  chDbgCheckClassS();
 80039d6:	f7ff ffeb 	bl	80039b0 <chDbgCheckClassS>
  tp->p_prev->p_next = tp;
  tqp->p_prev = tp;
}

static inline thread_t *queue_fifo_remove(threads_queue_t *tqp) {
  thread_t *tp = tqp->p_next;
 80039da:	6823      	ldr	r3, [r4, #0]

  otp = currp;
 80039dc:	69a5      	ldr	r5, [r4, #24]

  tqp->p_next = tp->p_next;
 80039de:	681a      	ldr	r2, [r3, #0]
  otp->p_state = newstate;
 80039e0:	f885 6020 	strb.w	r6, [r5, #32]
#if defined(CH_CFG_IDLE_ENTER_HOOK)
  if (currp->p_prio == IDLEPRIO) {
    CH_CFG_IDLE_ENTER_HOOK();
  }
#endif
  currp->p_state = CH_STATE_CURRENT;
 80039e4:	2101      	movs	r1, #1
  tqp->p_next->p_prev = (thread_t *)tqp;
 80039e6:	6054      	str	r4, [r2, #4]
  chSysSwitch(currp, otp);
 80039e8:	4628      	mov	r0, r5
#if defined(CH_CFG_IDLE_ENTER_HOOK)
  if (currp->p_prio == IDLEPRIO) {
    CH_CFG_IDLE_ENTER_HOOK();
  }
#endif
  currp->p_state = CH_STATE_CURRENT;
 80039ea:	f883 1020 	strb.w	r1, [r3, #32]
}

static inline thread_t *queue_fifo_remove(threads_queue_t *tqp) {
  thread_t *tp = tqp->p_next;

  tqp->p_next = tp->p_next;
 80039ee:	6022      	str	r2, [r4, #0]
#if CH_CFG_TIME_QUANTUM > 0
  /* The thread is renouncing its remaining time slices so it will have a new
     time quantum when it will wakeup.*/
  otp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif
  setcurrp(queue_fifo_remove(&ch.rlist.r_queue));
 80039f0:	61a3      	str	r3, [r4, #24]
  if (currp->p_prio == IDLEPRIO) {
    CH_CFG_IDLE_ENTER_HOOK();
  }
#endif
  currp->p_state = CH_STATE_CURRENT;
  chSysSwitch(currp, otp);
 80039f2:	f7ff ff0d 	bl	8003810 <_dbg_trace>
 * @param[in] ntp       the thread to be switched in
 * @param[in] otp       the thread to be switched out
 */
void _stats_ctxswc(thread_t *ntp, thread_t *otp) {

  ch.kernel_stats.n_ctxswc++;
 80039f6:	f8d4 34ac 	ldr.w	r3, [r4, #1196]	; 0x4ac
 80039fa:	69a1      	ldr	r1, [r4, #24]
 80039fc:	3301      	adds	r3, #1
  chTMChainMeasurementToX(&otp->p_stats, &ntp->p_stats);
 80039fe:	f105 0048 	add.w	r0, r5, #72	; 0x48
 8003a02:	3148      	adds	r1, #72	; 0x48
 * @param[in] ntp       the thread to be switched in
 * @param[in] otp       the thread to be switched out
 */
void _stats_ctxswc(thread_t *ntp, thread_t *otp) {

  ch.kernel_stats.n_ctxswc++;
 8003a04:	f8c4 34ac 	str.w	r3, [r4, #1196]	; 0x4ac
  chTMChainMeasurementToX(&otp->p_stats, &ntp->p_stats);
 8003a08:	f7ff fee2 	bl	80037d0 <chTMChainMeasurementToX>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
{
  register uint32_t result;

  __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 8003a0c:	f3ef 8309 	mrs	r3, PSP
 8003a10:	69ea      	ldr	r2, [r5, #28]
 8003a12:	3b64      	subs	r3, #100	; 0x64
 8003a14:	429a      	cmp	r2, r3
 8003a16:	d805      	bhi.n	8003a24 <chSchGoSleepS+0x54>
 8003a18:	69a0      	ldr	r0, [r4, #24]
 8003a1a:	4629      	mov	r1, r5
}
 8003a1c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  if (currp->p_prio == IDLEPRIO) {
    CH_CFG_IDLE_ENTER_HOOK();
  }
#endif
  currp->p_state = CH_STATE_CURRENT;
  chSysSwitch(currp, otp);
 8003a20:	f7fc bc56 	b.w	80002d0 <_port_switch>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003a24:	b672      	cpsid	i
 8003a26:	4b02      	ldr	r3, [pc, #8]	; (8003a30 <chSchGoSleepS+0x60>)
 8003a28:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003a2a:	e7fe      	b.n	8003a2a <chSchGoSleepS+0x5a>
 8003a2c:	2000d220 	.word	0x2000d220
 8003a30:	08006aa0 	.word	0x08006aa0
	...

08003a40 <chDbgCheckClassI>:
 *
 * @api
 */
void chDbgCheckClassI(void) {

  if ((ch.dbg.isr_cnt < (cnt_t)0) || (ch.dbg.lock_cnt <= (cnt_t)0)) {
 8003a40:	4b05      	ldr	r3, [pc, #20]	; (8003a58 <chDbgCheckClassI+0x18>)
 8003a42:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003a44:	2a00      	cmp	r2, #0
 8003a46:	db03      	blt.n	8003a50 <chDbgCheckClassI+0x10>
 8003a48:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003a4a:	2a00      	cmp	r2, #0
 8003a4c:	dd00      	ble.n	8003a50 <chDbgCheckClassI+0x10>
 8003a4e:	4770      	bx	lr
 8003a50:	b672      	cpsid	i
 8003a52:	4a02      	ldr	r2, [pc, #8]	; (8003a5c <chDbgCheckClassI+0x1c>)
 8003a54:	62da      	str	r2, [r3, #44]	; 0x2c
 8003a56:	e7fe      	b.n	8003a56 <chDbgCheckClassI+0x16>
 8003a58:	2000d220 	.word	0x2000d220
 8003a5c:	08006ab8 	.word	0x08006ab8

08003a60 <chSchGoSleepTimeoutS>:
 * @return              The wakeup message.
 * @retval MSG_TIMEOUT  if a timeout occurs.
 *
 * @sclass
 */
msg_t chSchGoSleepTimeoutS(tstate_t newstate, systime_t time) {
 8003a60:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003a64:	460c      	mov	r4, r1
 8003a66:	b087      	sub	sp, #28
 8003a68:	4607      	mov	r7, r0

  chDbgCheckClassS();
 8003a6a:	f7ff ffa1 	bl	80039b0 <chDbgCheckClassS>

  if (TIME_INFINITE != time) {
 8003a6e:	1c63      	adds	r3, r4, #1
 8003a70:	d055      	beq.n	8003b1e <chSchGoSleepTimeoutS+0xbe>
    virtual_timer_t vt;

    chVTDoSetI(&vt, time, wakeup, currp);
 8003a72:	4e51      	ldr	r6, [pc, #324]	; (8003bb8 <chSchGoSleepTimeoutS+0x158>)
 8003a74:	f8d6 9018 	ldr.w	r9, [r6, #24]
void chVTDoSetI(virtual_timer_t *vtp, systime_t delay,
                vtfunc_t vtfunc, void *par) {
  virtual_timer_t *p;
  systime_t delta;

  chDbgCheckClassI();
 8003a78:	f7ff ffe2 	bl	8003a40 <chDbgCheckClassI>
  chDbgCheck((vtp != NULL) && (vtfunc != NULL) && (delay != TIME_IMMEDIATE));
 8003a7c:	b91c      	cbnz	r4, 8003a86 <chSchGoSleepTimeoutS+0x26>
 8003a7e:	b672      	cpsid	i
 8003a80:	4b4e      	ldr	r3, [pc, #312]	; (8003bbc <chSchGoSleepTimeoutS+0x15c>)
 8003a82:	62f3      	str	r3, [r6, #44]	; 0x2c
 8003a84:	e7fe      	b.n	8003a84 <chSchGoSleepTimeoutS+0x24>
    if (delay < (systime_t)CH_CFG_ST_TIMEDELTA) {
      delay = (systime_t)CH_CFG_ST_TIMEDELTA;
    }

    /* Special case where the timers list is empty.*/
    if (&ch.vtlist == (virtual_timers_list_t *)ch.vtlist.vt_next) {
 8003a86:	46b0      	mov	r8, r6
    systime_t now = chVTGetSystemTimeX();

    /* If the requested delay is lower than the minimum safe delta then it
       is raised to the minimum safe value.*/
    if (delay < (systime_t)CH_CFG_ST_TIMEDELTA) {
      delay = (systime_t)CH_CFG_ST_TIMEDELTA;
 8003a88:	2c01      	cmp	r4, #1
    }

    /* Special case where the timers list is empty.*/
    if (&ch.vtlist == (virtual_timers_list_t *)ch.vtlist.vt_next) {
 8003a8a:	f858 5f1c 	ldr.w	r5, [r8, #28]!
 8003a8e:	4a4c      	ldr	r2, [pc, #304]	; (8003bc0 <chSchGoSleepTimeoutS+0x160>)

  chDbgCheckClassI();
  chDbgCheck((vtp != NULL) && (vtfunc != NULL) && (delay != TIME_IMMEDIATE));

  vtp->vt_par = par;
  vtp->vt_func = vtfunc;
 8003a90:	494c      	ldr	r1, [pc, #304]	; (8003bc4 <chSchGoSleepTimeoutS+0x164>)
 8003a92:	6a53      	ldr	r3, [r2, #36]	; 0x24
  systime_t delta;

  chDbgCheckClassI();
  chDbgCheck((vtp != NULL) && (vtfunc != NULL) && (delay != TIME_IMMEDIATE));

  vtp->vt_par = par;
 8003a94:	f8cd 9014 	str.w	r9, [sp, #20]
    systime_t now = chVTGetSystemTimeX();

    /* If the requested delay is lower than the minimum safe delta then it
       is raised to the minimum safe value.*/
    if (delay < (systime_t)CH_CFG_ST_TIMEDELTA) {
      delay = (systime_t)CH_CFG_ST_TIMEDELTA;
 8003a98:	bf08      	it	eq
 8003a9a:	2402      	moveq	r4, #2
    }

    /* Special case where the timers list is empty.*/
    if (&ch.vtlist == (virtual_timers_list_t *)ch.vtlist.vt_next) {
 8003a9c:	4545      	cmp	r5, r8

  chDbgCheckClassI();
  chDbgCheck((vtp != NULL) && (vtfunc != NULL) && (delay != TIME_IMMEDIATE));

  vtp->vt_par = par;
  vtp->vt_func = vtfunc;
 8003a9e:	9104      	str	r1, [sp, #16]
    if (delay < (systime_t)CH_CFG_ST_TIMEDELTA) {
      delay = (systime_t)CH_CFG_ST_TIMEDELTA;
    }

    /* Special case where the timers list is empty.*/
    if (&ch.vtlist == (virtual_timers_list_t *)ch.vtlist.vt_next) {
 8003aa0:	d046      	beq.n	8003b30 <chSchGoSleepTimeoutS+0xd0>
    /* Pointer to the first element in the delta list, which is non-empty.*/
    p = ch.vtlist.vt_next;

    /* Delay as delta from 'lasttime'. Note, it can overflow and the value
       becomes lower than 'now'.*/
    delta = now - ch.vtlist.vt_lasttime + delay;
 8003aa2:	6ab0      	ldr	r0, [r6, #40]	; 0x28
 8003aa4:	1a1b      	subs	r3, r3, r0

    if (delta < now - ch.vtlist.vt_lasttime) {
 8003aa6:	18e4      	adds	r4, r4, r3
      /* Scenario where a very large delay excedeed the numeric range, it
         requires a special handling. We need to skip the first element and
         adjust the delta to wrap back in the previous numeric range.*/
      delta -= p->vt_delta;
 8003aa8:	68ab      	ldr	r3, [r5, #8]

    /* Delay as delta from 'lasttime'. Note, it can overflow and the value
       becomes lower than 'now'.*/
    delta = now - ch.vtlist.vt_lasttime + delay;

    if (delta < now - ch.vtlist.vt_lasttime) {
 8003aaa:	d355      	bcc.n	8003b58 <chSchGoSleepTimeoutS+0xf8>
      /* Scenario where a very large delay excedeed the numeric range, it
         requires a special handling. We need to skip the first element and
         adjust the delta to wrap back in the previous numeric range.*/
      delta -= p->vt_delta;
      p = p->vt_next;
 8003aac:	682d      	ldr	r5, [r5, #0]

    if (delta < now - ch.vtlist.vt_lasttime) {
      /* Scenario where a very large delay excedeed the numeric range, it
         requires a special handling. We need to skip the first element and
         adjust the delta to wrap back in the previous numeric range.*/
      delta -= p->vt_delta;
 8003aae:	1ae4      	subs	r4, r4, r3
 8003ab0:	68ab      	ldr	r3, [r5, #8]
  p = ch.vtlist.vt_next;
#endif /* CH_CFG_ST_TIMEDELTA == 0 */

  /* The delta list is scanned in order to find the correct position for
     this timer. */
  while (p->vt_delta < delta) {
 8003ab2:	429c      	cmp	r4, r3
 8003ab4:	d904      	bls.n	8003ac0 <chSchGoSleepTimeoutS+0x60>
    delta -= p->vt_delta;
    p = p->vt_next;
 8003ab6:	682d      	ldr	r5, [r5, #0]
#endif /* CH_CFG_ST_TIMEDELTA == 0 */

  /* The delta list is scanned in order to find the correct position for
     this timer. */
  while (p->vt_delta < delta) {
    delta -= p->vt_delta;
 8003ab8:	1ae4      	subs	r4, r4, r3
  p = ch.vtlist.vt_next;
#endif /* CH_CFG_ST_TIMEDELTA == 0 */

  /* The delta list is scanned in order to find the correct position for
     this timer. */
  while (p->vt_delta < delta) {
 8003aba:	68ab      	ldr	r3, [r5, #8]
 8003abc:	42a3      	cmp	r3, r4
 8003abe:	d3fa      	bcc.n	8003ab6 <chSchGoSleepTimeoutS+0x56>
    p = p->vt_next;
  }

  /* The timer is inserted in the delta list.*/
  vtp->vt_next = p;
  vtp->vt_prev = vtp->vt_next->vt_prev;
 8003ac0:	686b      	ldr	r3, [r5, #4]
 8003ac2:	9302      	str	r3, [sp, #8]
  vtp->vt_prev->vt_next = vtp;
 8003ac4:	f10d 0904 	add.w	r9, sp, #4
    delta -= p->vt_delta;
    p = p->vt_next;
  }

  /* The timer is inserted in the delta list.*/
  vtp->vt_next = p;
 8003ac8:	9501      	str	r5, [sp, #4]
  vtp->vt_prev = vtp->vt_next->vt_prev;
  vtp->vt_prev->vt_next = vtp;
 8003aca:	f8c3 9000 	str.w	r9, [r3]
  p->vt_prev = vtp;
 8003ace:	f8c5 9004 	str.w	r9, [r5, #4]
  vtp->vt_delta = delta
 8003ad2:	9403      	str	r4, [sp, #12]

  /* Special case when the timer is in last position in the list, the
     value in the header must be restored.*/;
  p->vt_delta -= delta;
 8003ad4:	68ab      	ldr	r3, [r5, #8]
  ch.vtlist.vt_delta = (systime_t)-1;
 8003ad6:	f04f 32ff 	mov.w	r2, #4294967295
  p->vt_prev = vtp;
  vtp->vt_delta = delta

  /* Special case when the timer is in last position in the list, the
     value in the header must be restored.*/;
  p->vt_delta -= delta;
 8003ada:	1b1b      	subs	r3, r3, r4
 8003adc:	60ab      	str	r3, [r5, #8]
  ch.vtlist.vt_delta = (systime_t)-1;
 8003ade:	6272      	str	r2, [r6, #36]	; 0x24
    chSchGoSleepS(newstate);
 8003ae0:	4638      	mov	r0, r7
 8003ae2:	f7ff ff75 	bl	80039d0 <chSchGoSleepS>
 *
 * @iclass
 */
static inline bool chVTIsArmedI(virtual_timer_t *vtp) {

  chDbgCheckClassI();
 8003ae6:	f7ff ffab 	bl	8003a40 <chDbgCheckClassI>
    if (chVTIsArmedI(&vt)) {
 8003aea:	9b04      	ldr	r3, [sp, #16]
 8003aec:	b1db      	cbz	r3, 8003b26 <chSchGoSleepTimeoutS+0xc6>
 *
 * @iclass
 */
void chVTDoResetI(virtual_timer_t *vtp) {

  chDbgCheckClassI();
 8003aee:	f7ff ffa7 	bl	8003a40 <chDbgCheckClassI>
#else /* CH_CFG_ST_TIMEDELTA > 0 */
  systime_t nowdelta, delta;

  /* If the timer is not the first of the list then it is simply unlinked
     else the operation is more complex.*/
  if (ch.vtlist.vt_next != vtp) {
 8003af2:	69f3      	ldr	r3, [r6, #28]
 8003af4:	4930      	ldr	r1, [pc, #192]	; (8003bb8 <chSchGoSleepTimeoutS+0x158>)
 8003af6:	454b      	cmp	r3, r9
 8003af8:	d035      	beq.n	8003b66 <chSchGoSleepTimeoutS+0x106>
    /* Removing the element from the delta list.*/
    vtp->vt_prev->vt_next = vtp->vt_next;
 8003afa:	9a02      	ldr	r2, [sp, #8]
 8003afc:	9b01      	ldr	r3, [sp, #4]
 8003afe:	6013      	str	r3, [r2, #0]
    vtp->vt_next->vt_prev = vtp->vt_prev;
 8003b00:	9b01      	ldr	r3, [sp, #4]
    vtp->vt_func = NULL;
 8003b02:	2100      	movs	r1, #0

    /* Adding delta to the next element, if it is not the last one.*/
    if (&ch.vtlist != (virtual_timers_list_t *)vtp->vt_next)
 8003b04:	4543      	cmp	r3, r8
  /* If the timer is not the first of the list then it is simply unlinked
     else the operation is more complex.*/
  if (ch.vtlist.vt_next != vtp) {
    /* Removing the element from the delta list.*/
    vtp->vt_prev->vt_next = vtp->vt_next;
    vtp->vt_next->vt_prev = vtp->vt_prev;
 8003b06:	605a      	str	r2, [r3, #4]
    vtp->vt_func = NULL;
 8003b08:	9104      	str	r1, [sp, #16]

    /* Adding delta to the next element, if it is not the last one.*/
    if (&ch.vtlist != (virtual_timers_list_t *)vtp->vt_next)
 8003b0a:	d00c      	beq.n	8003b26 <chSchGoSleepTimeoutS+0xc6>
      vtp->vt_next->vt_delta += vtp->vt_delta;
 8003b0c:	6899      	ldr	r1, [r3, #8]
 8003b0e:	9a03      	ldr	r2, [sp, #12]
 8003b10:	440a      	add	r2, r1
 8003b12:	609a      	str	r2, [r3, #8]
  }
  else {
    chSchGoSleepS(newstate);
  }

  return currp->p_u.rdymsg;
 8003b14:	69b3      	ldr	r3, [r6, #24]
 8003b16:	6a58      	ldr	r0, [r3, #36]	; 0x24
}
 8003b18:	b007      	add	sp, #28
 8003b1a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (chVTIsArmedI(&vt)) {
      chVTDoResetI(&vt);
    }
  }
  else {
    chSchGoSleepS(newstate);
 8003b1e:	4638      	mov	r0, r7
 8003b20:	f7ff ff56 	bl	80039d0 <chSchGoSleepS>
 8003b24:	4e24      	ldr	r6, [pc, #144]	; (8003bb8 <chSchGoSleepTimeoutS+0x158>)
  }

  return currp->p_u.rdymsg;
 8003b26:	69b3      	ldr	r3, [r6, #24]
 8003b28:	6a58      	ldr	r0, [r3, #36]	; 0x24
}
 8003b2a:	b007      	add	sp, #28
 8003b2c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      ch.vtlist.vt_lasttime = now;
      ch.vtlist.vt_next = vtp;
      ch.vtlist.vt_prev = vtp;
      vtp->vt_next = (virtual_timer_t *)&ch.vtlist;
      vtp->vt_prev = (virtual_timer_t *)&ch.vtlist;
      vtp->vt_delta = delay;
 8003b30:	9403      	str	r4, [sp, #12]
    /* Special case where the timers list is empty.*/
    if (&ch.vtlist == (virtual_timers_list_t *)ch.vtlist.vt_next) {

      /* The delta list is empty, the current time becomes the new
         delta list base time, the timer is inserted.*/
      ch.vtlist.vt_lasttime = now;
 8003b32:	62b3      	str	r3, [r6, #40]	; 0x28
 *
 * @notapi
 */
static inline bool st_lld_is_alarm_active(void) {

  return (bool)((STM32_ST_TIM->DIER & STM32_TIM_DIER_CC1IE) != 0);
 8003b34:	68d1      	ldr	r1, [r2, #12]
      ch.vtlist.vt_next = vtp;
      ch.vtlist.vt_prev = vtp;
      vtp->vt_next = (virtual_timer_t *)&ch.vtlist;
 8003b36:	9501      	str	r5, [sp, #4]
    if (&ch.vtlist == (virtual_timers_list_t *)ch.vtlist.vt_next) {

      /* The delta list is empty, the current time becomes the new
         delta list base time, the timer is inserted.*/
      ch.vtlist.vt_lasttime = now;
      ch.vtlist.vt_next = vtp;
 8003b38:	f10d 0904 	add.w	r9, sp, #4
 *
 * @api
 */
void stStartAlarm(systime_t abstime) {

  osalDbgAssert(stIsAlarmActive() == false, "already active");
 8003b3c:	f011 0102 	ands.w	r1, r1, #2
      ch.vtlist.vt_prev = vtp;
      vtp->vt_next = (virtual_timer_t *)&ch.vtlist;
      vtp->vt_prev = (virtual_timer_t *)&ch.vtlist;
 8003b40:	9502      	str	r5, [sp, #8]
      vtp->vt_delta = delay;

      /* Being the first element in the list the alarm timer is started.*/
      port_timer_start_alarm(ch.vtlist.vt_lasttime + delay);
 8003b42:	441c      	add	r4, r3
    if (&ch.vtlist == (virtual_timers_list_t *)ch.vtlist.vt_next) {

      /* The delta list is empty, the current time becomes the new
         delta list base time, the timer is inserted.*/
      ch.vtlist.vt_lasttime = now;
      ch.vtlist.vt_next = vtp;
 8003b44:	f8c6 901c 	str.w	r9, [r6, #28]
      ch.vtlist.vt_prev = vtp;
 8003b48:	f8c6 9020 	str.w	r9, [r6, #32]
 8003b4c:	d129      	bne.n	8003ba2 <chSchGoSleepTimeoutS+0x142>
 */
static inline void st_lld_start_alarm(systime_t time) {

  STM32_ST_TIM->CCR[0] = (uint32_t)time;
  STM32_ST_TIM->SR     = 0;
  STM32_ST_TIM->DIER   = STM32_TIM_DIER_CC1IE;
 8003b4e:	2302      	movs	r3, #2
 *
 * @notapi
 */
static inline void st_lld_start_alarm(systime_t time) {

  STM32_ST_TIM->CCR[0] = (uint32_t)time;
 8003b50:	6354      	str	r4, [r2, #52]	; 0x34
  STM32_ST_TIM->SR     = 0;
 8003b52:	6111      	str	r1, [r2, #16]
  STM32_ST_TIM->DIER   = STM32_TIM_DIER_CC1IE;
 8003b54:	60d3      	str	r3, [r2, #12]
 8003b56:	e7c3      	b.n	8003ae0 <chSchGoSleepTimeoutS+0x80>
         requires a special handling. We need to skip the first element and
         adjust the delta to wrap back in the previous numeric range.*/
      delta -= p->vt_delta;
      p = p->vt_next;
    }
    else if (delta < p->vt_delta) {
 8003b58:	429c      	cmp	r4, r3
 8003b5a:	d2aa      	bcs.n	8003ab2 <chSchGoSleepTimeoutS+0x52>
 8003b5c:	4420      	add	r0, r4
 8003b5e:	f7ff f887 	bl	8002c70 <stSetAlarm>
 8003b62:	68ab      	ldr	r3, [r5, #8]
 8003b64:	e7a5      	b.n	8003ab2 <chSchGoSleepTimeoutS+0x52>

    return;
  }

  /* Removing the first timer from the list.*/
  ch.vtlist.vt_next = vtp->vt_next;
 8003b66:	9a01      	ldr	r2, [sp, #4]
 8003b68:	61ca      	str	r2, [r1, #28]
  ch.vtlist.vt_next->vt_prev = (virtual_timer_t *)&ch.vtlist;
  vtp->vt_func = NULL;
 8003b6a:	2300      	movs	r3, #0

  /* If the list become empty then the alarm timer is stopped and done.*/
  if (&ch.vtlist == (virtual_timers_list_t *)ch.vtlist.vt_next) {
 8003b6c:	4542      	cmp	r2, r8
    return;
  }

  /* Removing the first timer from the list.*/
  ch.vtlist.vt_next = vtp->vt_next;
  ch.vtlist.vt_next->vt_prev = (virtual_timer_t *)&ch.vtlist;
 8003b6e:	f8c2 8004 	str.w	r8, [r2, #4]
  vtp->vt_func = NULL;
 8003b72:	9304      	str	r3, [sp, #16]

  /* If the list become empty then the alarm timer is stopped and done.*/
  if (&ch.vtlist == (virtual_timers_list_t *)ch.vtlist.vt_next) {
 8003b74:	d019      	beq.n	8003baa <chSchGoSleepTimeoutS+0x14a>

    return;
  }

  /* The delta of the removed timer is added to the new first timer.*/
  ch.vtlist.vt_next->vt_delta += vtp->vt_delta;
 8003b76:	6893      	ldr	r3, [r2, #8]
 8003b78:	9c03      	ldr	r4, [sp, #12]
 *
 * @notapi
 */
static inline systime_t st_lld_get_counter(void) {

  return (systime_t)STM32_ST_TIM->CNT;
 8003b7a:	4811      	ldr	r0, [pc, #68]	; (8003bc0 <chSchGoSleepTimeoutS+0x160>)
/*  if (ch.vtlist.vt_next->vt_delta == 0) {
    return;
  }*/

  /* Distance in ticks between the last alarm event and current time.*/
  nowdelta = chVTGetSystemTimeX() - ch.vtlist.vt_lasttime;
 8003b7c:	6a89      	ldr	r1, [r1, #40]	; 0x28

    return;
  }

  /* The delta of the removed timer is added to the new first timer.*/
  ch.vtlist.vt_next->vt_delta += vtp->vt_delta;
 8003b7e:	4423      	add	r3, r4
 8003b80:	6093      	str	r3, [r2, #8]
 8003b82:	6a40      	ldr	r0, [r0, #36]	; 0x24
/*  if (ch.vtlist.vt_next->vt_delta == 0) {
    return;
  }*/

  /* Distance in ticks between the last alarm event and current time.*/
  nowdelta = chVTGetSystemTimeX() - ch.vtlist.vt_lasttime;
 8003b84:	1a42      	subs	r2, r0, r1

  /* If the current time surpassed the time of the next element in list
     then the event interrupt is already pending, just return.*/
  if (nowdelta >= ch.vtlist.vt_next->vt_delta) {
 8003b86:	4293      	cmp	r3, r2
 8003b88:	d9cd      	bls.n	8003b26 <chSchGoSleepTimeoutS+0xc6>
    return;
  }

  /* Distance from the next scheduled event and now.*/
  delta = ch.vtlist.vt_next->vt_delta - nowdelta;
 8003b8a:	1a9b      	subs	r3, r3, r2

  /* Making sure to not schedule an event closer than CH_CFG_ST_TIMEDELTA
     ticks from now.*/
  if (delta < (systime_t)CH_CFG_ST_TIMEDELTA) {
    delta = (systime_t)CH_CFG_ST_TIMEDELTA;
 8003b8c:	2b01      	cmp	r3, #1
 8003b8e:	bf98      	it	ls
 8003b90:	2302      	movls	r3, #2
 8003b92:	4418      	add	r0, r3
 8003b94:	f7ff f86c 	bl	8002c70 <stSetAlarm>
  }
  else {
    chSchGoSleepS(newstate);
  }

  return currp->p_u.rdymsg;
 8003b98:	69b3      	ldr	r3, [r6, #24]
 8003b9a:	6a58      	ldr	r0, [r3, #36]	; 0x24
}
 8003b9c:	b007      	add	sp, #28
 8003b9e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003ba2:	b672      	cpsid	i
 8003ba4:	4b08      	ldr	r3, [pc, #32]	; (8003bc8 <chSchGoSleepTimeoutS+0x168>)
 8003ba6:	62f3      	str	r3, [r6, #44]	; 0x2c
 8003ba8:	e7fe      	b.n	8003ba8 <chSchGoSleepTimeoutS+0x148>
 *
 * @notapi
 */
static inline void st_lld_stop_alarm(void) {

  STM32_ST_TIM->DIER = 0;
 8003baa:	4a05      	ldr	r2, [pc, #20]	; (8003bc0 <chSchGoSleepTimeoutS+0x160>)
 8003bac:	60d3      	str	r3, [r2, #12]
  }
  else {
    chSchGoSleepS(newstate);
  }

  return currp->p_u.rdymsg;
 8003bae:	69b3      	ldr	r3, [r6, #24]
 8003bb0:	6a58      	ldr	r0, [r3, #36]	; 0x24
}
 8003bb2:	b007      	add	sp, #28
 8003bb4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003bb8:	2000d220 	.word	0x2000d220
 8003bbc:	08006b70 	.word	0x08006b70
 8003bc0:	40000c00 	.word	0x40000c00
 8003bc4:	08003d91 	.word	0x08003d91
 8003bc8:	08006a60 	.word	0x08006a60
 8003bcc:	00000000 	.word	0x00000000

08003bd0 <chThdEnqueueTimeoutS>:
 *
 * @sclass
 */
msg_t chThdEnqueueTimeoutS(threads_queue_t *tqp, systime_t timeout) {

  if (TIME_IMMEDIATE == timeout) {
 8003bd0:	b169      	cbz	r1, 8003bee <chThdEnqueueTimeoutS+0x1e>
    return MSG_TIMEOUT;
  }

  queue_insert(currp, tqp);
 8003bd2:	4b08      	ldr	r3, [pc, #32]	; (8003bf4 <chThdEnqueueTimeoutS+0x24>)
 *                      invoked with @p TIME_IMMEDIATE as timeout
 *                      specification.
 *
 * @sclass
 */
msg_t chThdEnqueueTimeoutS(threads_queue_t *tqp, systime_t timeout) {
 8003bd4:	b410      	push	{r4}
 8003bd6:	4602      	mov	r2, r0
}

static inline void queue_insert(thread_t *tp, threads_queue_t *tqp) {

  tp->p_next = (thread_t *)tqp;
  tp->p_prev = tqp->p_prev;
 8003bd8:	6844      	ldr	r4, [r0, #4]

  if (TIME_IMMEDIATE == timeout) {
    return MSG_TIMEOUT;
  }

  queue_insert(currp, tqp);
 8003bda:	699b      	ldr	r3, [r3, #24]

  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
 8003bdc:	2004      	movs	r0, #4
 8003bde:	e883 0014 	stmia.w	r3, {r2, r4}
  tp->p_prev->p_next = tp;
 8003be2:	6023      	str	r3, [r4, #0]
  tqp->p_prev = tp;
 8003be4:	6053      	str	r3, [r2, #4]
}
 8003be6:	f85d 4b04 	ldr.w	r4, [sp], #4
    return MSG_TIMEOUT;
  }

  queue_insert(currp, tqp);

  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
 8003bea:	f7ff bf39 	b.w	8003a60 <chSchGoSleepTimeoutS>
}
 8003bee:	f04f 30ff 	mov.w	r0, #4294967295
 8003bf2:	4770      	bx	lr
 8003bf4:	2000d220 	.word	0x2000d220
	...

08003c00 <chSchReadyI>:
 * @param[in] tp        the thread to be made ready
 * @return              The thread pointer.
 *
 * @iclass
 */
thread_t *chSchReadyI(thread_t *tp) {
 8003c00:	b510      	push	{r4, lr}
 8003c02:	4604      	mov	r4, r0
  thread_t *cp;

  chDbgCheckClassI();
 8003c04:	f7ff ff1c 	bl	8003a40 <chDbgCheckClassI>
  chDbgCheck(tp != NULL);
 8003c08:	b1cc      	cbz	r4, 8003c3e <chSchReadyI+0x3e>
  chDbgAssert((tp->p_state != CH_STATE_READY) &&
 8003c0a:	f894 3020 	ldrb.w	r3, [r4, #32]
 8003c0e:	b18b      	cbz	r3, 8003c34 <chSchReadyI+0x34>
 8003c10:	2b0f      	cmp	r3, #15
 8003c12:	d00f      	beq.n	8003c34 <chSchReadyI+0x34>
              (tp->p_state != CH_STATE_FINAL),
              "invalid state");

  tp->p_state = CH_STATE_READY;
 8003c14:	2200      	movs	r2, #0
 8003c16:	68a1      	ldr	r1, [r4, #8]
  cp = (thread_t *)&ch.rlist.r_queue;
 8003c18:	4b0b      	ldr	r3, [pc, #44]	; (8003c48 <chSchReadyI+0x48>)
  chDbgCheck(tp != NULL);
  chDbgAssert((tp->p_state != CH_STATE_READY) &&
              (tp->p_state != CH_STATE_FINAL),
              "invalid state");

  tp->p_state = CH_STATE_READY;
 8003c1a:	f884 2020 	strb.w	r2, [r4, #32]
  cp = (thread_t *)&ch.rlist.r_queue;
  do {
    cp = cp->p_next;
 8003c1e:	681b      	ldr	r3, [r3, #0]
  } while (cp->p_prio >= tp->p_prio);
 8003c20:	689a      	ldr	r2, [r3, #8]
 8003c22:	428a      	cmp	r2, r1
 8003c24:	d2fb      	bcs.n	8003c1e <chSchReadyI+0x1e>
  /* Insertion on p_prev.*/
  tp->p_next = cp;
  tp->p_prev = cp->p_prev;
 8003c26:	685a      	ldr	r2, [r3, #4]
 8003c28:	6062      	str	r2, [r4, #4]
  cp = (thread_t *)&ch.rlist.r_queue;
  do {
    cp = cp->p_next;
  } while (cp->p_prio >= tp->p_prio);
  /* Insertion on p_prev.*/
  tp->p_next = cp;
 8003c2a:	6023      	str	r3, [r4, #0]
  tp->p_prev = cp->p_prev;
  tp->p_prev->p_next = tp;
  cp->p_prev = tp;

  return tp;
}
 8003c2c:	4620      	mov	r0, r4
    cp = cp->p_next;
  } while (cp->p_prio >= tp->p_prio);
  /* Insertion on p_prev.*/
  tp->p_next = cp;
  tp->p_prev = cp->p_prev;
  tp->p_prev->p_next = tp;
 8003c2e:	6014      	str	r4, [r2, #0]
  cp->p_prev = tp;
 8003c30:	605c      	str	r4, [r3, #4]

  return tp;
}
 8003c32:	bd10      	pop	{r4, pc}
 8003c34:	b672      	cpsid	i
 8003c36:	4b04      	ldr	r3, [pc, #16]	; (8003c48 <chSchReadyI+0x48>)
 8003c38:	4a04      	ldr	r2, [pc, #16]	; (8003c4c <chSchReadyI+0x4c>)
 8003c3a:	62da      	str	r2, [r3, #44]	; 0x2c
 8003c3c:	e7fe      	b.n	8003c3c <chSchReadyI+0x3c>
 8003c3e:	b672      	cpsid	i
 8003c40:	4b01      	ldr	r3, [pc, #4]	; (8003c48 <chSchReadyI+0x48>)
 8003c42:	4a02      	ldr	r2, [pc, #8]	; (8003c4c <chSchReadyI+0x4c>)
 8003c44:	62da      	str	r2, [r3, #44]	; 0x2c
 8003c46:	e7fe      	b.n	8003c46 <chSchReadyI+0x46>
 8003c48:	2000d220 	.word	0x2000d220
 8003c4c:	08006a70 	.word	0x08006a70

08003c50 <chThdResumeI>:
 *
 * @iclass
 */
void chThdResumeI(thread_reference_t *trp, msg_t msg) {

  if (*trp != NULL) {
 8003c50:	6803      	ldr	r3, [r0, #0]
 8003c52:	b173      	cbz	r3, 8003c72 <chThdResumeI+0x22>
    thread_t *tp = *trp;

    chDbgAssert(tp->p_state == CH_STATE_SUSPENDED,
 8003c54:	f893 2020 	ldrb.w	r2, [r3, #32]
 8003c58:	2a03      	cmp	r2, #3
 8003c5a:	d004      	beq.n	8003c66 <chThdResumeI+0x16>
 8003c5c:	b672      	cpsid	i
 8003c5e:	4b05      	ldr	r3, [pc, #20]	; (8003c74 <chThdResumeI+0x24>)
 8003c60:	4a05      	ldr	r2, [pc, #20]	; (8003c78 <chThdResumeI+0x28>)
 8003c62:	62da      	str	r2, [r3, #44]	; 0x2c
 8003c64:	e7fe      	b.n	8003c64 <chThdResumeI+0x14>
                "not THD_STATE_SUSPENDED");

    *trp = NULL;
 8003c66:	2200      	movs	r2, #0
 8003c68:	6002      	str	r2, [r0, #0]
    tp->p_u.rdymsg = msg;
    (void) chSchReadyI(tp);
 8003c6a:	4618      	mov	r0, r3

    chDbgAssert(tp->p_state == CH_STATE_SUSPENDED,
                "not THD_STATE_SUSPENDED");

    *trp = NULL;
    tp->p_u.rdymsg = msg;
 8003c6c:	6259      	str	r1, [r3, #36]	; 0x24
    (void) chSchReadyI(tp);
 8003c6e:	f7ff bfc7 	b.w	8003c00 <chSchReadyI>
 8003c72:	4770      	bx	lr
 8003c74:	2000d220 	.word	0x2000d220
 8003c78:	08006bc0 	.word	0x08006bc0
 8003c7c:	00000000 	.word	0x00000000

08003c80 <chThdExitS>:
 * @param[in] msg       thread exit code
 *
 * @sclass
 */
void chThdExitS(msg_t msg) {
  thread_t *tp = currp;
 8003c80:	4d10      	ldr	r5, [pc, #64]	; (8003cc4 <chThdExitS+0x44>)
 8003c82:	69ac      	ldr	r4, [r5, #24]
 *
 * @param[in] msg       thread exit code
 *
 * @sclass
 */
void chThdExitS(msg_t msg) {
 8003c84:	b508      	push	{r3, lr}
 *
 * @notapi
 */
static inline bool list_notempty(threads_list_t *tlp) {

  return (bool)(tlp->p_next != (thread_t *)tlp);
 8003c86:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  thread_t *tp = currp;

  tp->p_u.exitcode = msg;
 8003c88:	6260      	str	r0, [r4, #36]	; 0x24
#if defined(CH_CFG_THREAD_EXIT_HOOK)
  CH_CFG_THREAD_EXIT_HOOK(tp);
#endif
#if CH_CFG_USE_WAITEXIT == TRUE
  while (list_notempty(&tp->p_waiting)) {
 8003c8a:	f104 0628 	add.w	r6, r4, #40	; 0x28
 8003c8e:	429e      	cmp	r6, r3
 8003c90:	d007      	beq.n	8003ca2 <chThdExitS+0x22>
}

static inline thread_t *list_remove(threads_list_t *tlp) {

  thread_t *tp = tlp->p_next;
  tlp->p_next = tp->p_next;
 8003c92:	681a      	ldr	r2, [r3, #0]
 8003c94:	62a2      	str	r2, [r4, #40]	; 0x28
    (void) chSchReadyI(list_remove(&tp->p_waiting));
 8003c96:	4618      	mov	r0, r3
 8003c98:	f7ff ffb2 	bl	8003c00 <chSchReadyI>
 *
 * @notapi
 */
static inline bool list_notempty(threads_list_t *tlp) {

  return (bool)(tlp->p_next != (thread_t *)tlp);
 8003c9c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  tp->p_u.exitcode = msg;
#if defined(CH_CFG_THREAD_EXIT_HOOK)
  CH_CFG_THREAD_EXIT_HOOK(tp);
#endif
#if CH_CFG_USE_WAITEXIT == TRUE
  while (list_notempty(&tp->p_waiting)) {
 8003c9e:	42b3      	cmp	r3, r6
 8003ca0:	d1f7      	bne.n	8003c92 <chThdExitS+0x12>
  }
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  /* Static threads are immediately removed from the registry because
     there is no memory to recover.*/
  if ((tp->p_flags & CH_FLAG_MODE_MASK) == CH_FLAG_MODE_STATIC) {
 8003ca2:	f894 3021 	ldrb.w	r3, [r4, #33]	; 0x21
 8003ca6:	079b      	lsls	r3, r3, #30
 8003ca8:	d104      	bne.n	8003cb4 <chThdExitS+0x34>
    REG_REMOVE(tp);
 8003caa:	6963      	ldr	r3, [r4, #20]
 8003cac:	6922      	ldr	r2, [r4, #16]
 8003cae:	611a      	str	r2, [r3, #16]
 8003cb0:	6922      	ldr	r2, [r4, #16]
 8003cb2:	6153      	str	r3, [r2, #20]
  }
#endif
  chSchGoSleepS(CH_STATE_FINAL);
 8003cb4:	200f      	movs	r0, #15
 8003cb6:	f7ff fe8b 	bl	80039d0 <chSchGoSleepS>
 8003cba:	b672      	cpsid	i
 8003cbc:	4b02      	ldr	r3, [pc, #8]	; (8003cc8 <chThdExitS+0x48>)
 8003cbe:	62eb      	str	r3, [r5, #44]	; 0x2c
 8003cc0:	e7fe      	b.n	8003cc0 <chThdExitS+0x40>
 8003cc2:	bf00      	nop
 8003cc4:	2000d220 	.word	0x2000d220
 8003cc8:	08006a80 	.word	0x08006a80
 8003ccc:	00000000 	.word	0x00000000

08003cd0 <_dbg_check_leave_isr>:

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 8003cd0:	2320      	movs	r3, #32
 8003cd2:	f383 8811 	msr	BASEPRI, r3
 * @notapi
 */
void _dbg_check_leave_isr(void) {

  port_lock_from_isr();
  if ((ch.dbg.isr_cnt <= (cnt_t)0) || (ch.dbg.lock_cnt != (cnt_t)0)) {
 8003cd6:	4b07      	ldr	r3, [pc, #28]	; (8003cf4 <_dbg_check_leave_isr+0x24>)
 8003cd8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003cda:	2a00      	cmp	r2, #0
 8003cdc:	dd01      	ble.n	8003ce2 <_dbg_check_leave_isr+0x12>
 8003cde:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003ce0:	b119      	cbz	r1, 8003cea <_dbg_check_leave_isr+0x1a>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003ce2:	b672      	cpsid	i
 8003ce4:	4a04      	ldr	r2, [pc, #16]	; (8003cf8 <_dbg_check_leave_isr+0x28>)
 8003ce6:	62da      	str	r2, [r3, #44]	; 0x2c
 8003ce8:	e7fe      	b.n	8003ce8 <_dbg_check_leave_isr+0x18>
    chSysHalt("SV#9");
  }
  ch.dbg.isr_cnt--;
 8003cea:	3a01      	subs	r2, #1
 8003cec:	631a      	str	r2, [r3, #48]	; 0x30

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 8003cee:	f381 8811 	msr	BASEPRI, r1
 8003cf2:	4770      	bx	lr
 8003cf4:	2000d220 	.word	0x2000d220
 8003cf8:	08006ac0 	.word	0x08006ac0
 8003cfc:	00000000 	.word	0x00000000

08003d00 <_dbg_check_enter_isr>:
 8003d00:	2320      	movs	r3, #32
 8003d02:	f383 8811 	msr	BASEPRI, r3
 * @notapi
 */
void _dbg_check_enter_isr(void) {

  port_lock_from_isr();
  if ((ch.dbg.isr_cnt < (cnt_t)0) || (ch.dbg.lock_cnt != (cnt_t)0)) {
 8003d06:	4b07      	ldr	r3, [pc, #28]	; (8003d24 <_dbg_check_enter_isr+0x24>)
 8003d08:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003d0a:	2a00      	cmp	r2, #0
 8003d0c:	db01      	blt.n	8003d12 <_dbg_check_enter_isr+0x12>
 8003d0e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003d10:	b119      	cbz	r1, 8003d1a <_dbg_check_enter_isr+0x1a>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003d12:	b672      	cpsid	i
 8003d14:	4a04      	ldr	r2, [pc, #16]	; (8003d28 <_dbg_check_enter_isr+0x28>)
 8003d16:	62da      	str	r2, [r3, #44]	; 0x2c
 8003d18:	e7fe      	b.n	8003d18 <_dbg_check_enter_isr+0x18>
    chSysHalt("SV#8");
  }
  ch.dbg.isr_cnt++;
 8003d1a:	3201      	adds	r2, #1
 8003d1c:	631a      	str	r2, [r3, #48]	; 0x30

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 8003d1e:	f381 8811 	msr	BASEPRI, r1
 8003d22:	4770      	bx	lr
 8003d24:	2000d220 	.word	0x2000d220
 8003d28:	08006ac8 	.word	0x08006ac8
 8003d2c:	00000000 	.word	0x00000000

08003d30 <_dbg_check_unlock_from_isr>:
 *
 * @notapi
 */
void _dbg_check_unlock_from_isr(void) {

  if ((ch.dbg.isr_cnt <= (cnt_t)0) || (ch.dbg.lock_cnt <= (cnt_t)0)) {
 8003d30:	4b06      	ldr	r3, [pc, #24]	; (8003d4c <_dbg_check_unlock_from_isr+0x1c>)
 8003d32:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003d34:	2a00      	cmp	r2, #0
 8003d36:	dd05      	ble.n	8003d44 <_dbg_check_unlock_from_isr+0x14>
 8003d38:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003d3a:	2a00      	cmp	r2, #0
 8003d3c:	dd02      	ble.n	8003d44 <_dbg_check_unlock_from_isr+0x14>
    chSysHalt("SV#7");
  }
  _dbg_leave_lock();
 8003d3e:	2200      	movs	r2, #0
 8003d40:	635a      	str	r2, [r3, #52]	; 0x34
 8003d42:	4770      	bx	lr
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003d44:	b672      	cpsid	i
 8003d46:	4a02      	ldr	r2, [pc, #8]	; (8003d50 <_dbg_check_unlock_from_isr+0x20>)
 8003d48:	62da      	str	r2, [r3, #44]	; 0x2c
 8003d4a:	e7fe      	b.n	8003d4a <_dbg_check_unlock_from_isr+0x1a>
 8003d4c:	2000d220 	.word	0x2000d220
 8003d50:	08006ad0 	.word	0x08006ad0
	...

08003d60 <_dbg_check_lock_from_isr>:
 *
 * @notapi
 */
void _dbg_check_lock_from_isr(void) {

  if ((ch.dbg.isr_cnt <= (cnt_t)0) || (ch.dbg.lock_cnt != (cnt_t)0)) {
 8003d60:	4b06      	ldr	r3, [pc, #24]	; (8003d7c <_dbg_check_lock_from_isr+0x1c>)
 8003d62:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003d64:	2a00      	cmp	r2, #0
 8003d66:	dd01      	ble.n	8003d6c <_dbg_check_lock_from_isr+0xc>
 8003d68:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003d6a:	b11a      	cbz	r2, 8003d74 <_dbg_check_lock_from_isr+0x14>
 8003d6c:	b672      	cpsid	i
 8003d6e:	4a04      	ldr	r2, [pc, #16]	; (8003d80 <_dbg_check_lock_from_isr+0x20>)
 8003d70:	62da      	str	r2, [r3, #44]	; 0x2c
 8003d72:	e7fe      	b.n	8003d72 <_dbg_check_lock_from_isr+0x12>
    chSysHalt("SV#6");
  }
  _dbg_enter_lock();
 8003d74:	2201      	movs	r2, #1
 8003d76:	635a      	str	r2, [r3, #52]	; 0x34
 8003d78:	4770      	bx	lr
 8003d7a:	bf00      	nop
 8003d7c:	2000d220 	.word	0x2000d220
 8003d80:	08006ad8 	.word	0x08006ad8
	...

08003d90 <wakeup>:
}

/*
 * Timeout wakeup callback.
 */
static void wakeup(void *p) {
 8003d90:	b538      	push	{r3, r4, r5, lr}
 8003d92:	4604      	mov	r4, r0

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 8003d94:	2320      	movs	r3, #32
 8003d96:	f383 8811 	msr	BASEPRI, r3
 * @special
 */
static inline void chSysLockFromISR(void) {

  port_lock_from_isr();
  _stats_start_measure_crit_isr();
 8003d9a:	f7ff fdb1 	bl	8003900 <_stats_start_measure_crit_isr>
  _dbg_check_lock_from_isr();
 8003d9e:	f7ff ffdf 	bl	8003d60 <_dbg_check_lock_from_isr>
  thread_t *tp = (thread_t *)p;

  chSysLockFromISR();
  switch (tp->p_state) {
 8003da2:	f894 3020 	ldrb.w	r3, [r4, #32]
 8003da6:	2b07      	cmp	r3, #7
 8003da8:	d810      	bhi.n	8003dcc <wakeup+0x3c>
 8003daa:	e8df f003 	tbb	[pc, r3]
 8003dae:	0f15      	.short	0x0f15
 8003db0:	040a1d0f 	.word	0x040a1d0f
 8003db4:	0a0f      	.short	0x0a0f
  case CH_STATE_SUSPENDED:
    *tp->p_u.wttrp = NULL;
    break;
#if CH_CFG_USE_SEMAPHORES == TRUE
  case CH_STATE_WTSEM:
    chSemFastSignalI(tp->p_u.wtsemp);
 8003db6:	6a65      	ldr	r5, [r4, #36]	; 0x24
 *
 * @iclass
 */
static inline void chSemFastSignalI(semaphore_t *sp) {

  chDbgCheckClassI();
 8003db8:	f7ff fe42 	bl	8003a40 <chDbgCheckClassI>

  sp->s_cnt++;
 8003dbc:	68ab      	ldr	r3, [r5, #8]
 8003dbe:	3301      	adds	r3, #1
 8003dc0:	60ab      	str	r3, [r5, #8]
  return tp;
}

static inline thread_t *queue_dequeue(thread_t *tp) {

  tp->p_prev->p_next = tp->p_next;
 8003dc2:	e894 000c 	ldmia.w	r4, {r2, r3}
 8003dc6:	601a      	str	r2, [r3, #0]
  tp->p_next->p_prev = tp->p_prev;
 8003dc8:	6822      	ldr	r2, [r4, #0]
 8003dca:	6053      	str	r3, [r2, #4]
    break;
  default:
    /* Any other state, nothing to do.*/
    break;
  }
  tp->p_u.rdymsg = MSG_TIMEOUT;
 8003dcc:	f04f 33ff 	mov.w	r3, #4294967295
 8003dd0:	6263      	str	r3, [r4, #36]	; 0x24
  (void) chSchReadyI(tp);
 8003dd2:	4620      	mov	r0, r4
 8003dd4:	f7ff ff14 	bl	8003c00 <chSchReadyI>
 *
 * @special
 */
static inline void chSysUnlockFromISR(void) {

  _dbg_check_unlock_from_isr();
 8003dd8:	f7ff ffaa 	bl	8003d30 <_dbg_check_unlock_from_isr>
  _stats_stop_measure_crit_isr();
 8003ddc:	f7ff fd78 	bl	80038d0 <_stats_stop_measure_crit_isr>
 8003de0:	2300      	movs	r3, #0
 8003de2:	f383 8811 	msr	BASEPRI, r3
 8003de6:	bd38      	pop	{r3, r4, r5, pc}
    /* Handling the special case where the thread has been made ready by
       another thread with higher priority.*/
    chSysUnlockFromISR();
    return;
  case CH_STATE_SUSPENDED:
    *tp->p_u.wttrp = NULL;
 8003de8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003dea:	2200      	movs	r2, #0
 8003dec:	601a      	str	r2, [r3, #0]
    break;
  default:
    /* Any other state, nothing to do.*/
    break;
  }
  tp->p_u.rdymsg = MSG_TIMEOUT;
 8003dee:	f04f 33ff 	mov.w	r3, #4294967295
 8003df2:	6263      	str	r3, [r4, #36]	; 0x24
  (void) chSchReadyI(tp);
 8003df4:	4620      	mov	r0, r4
 8003df6:	f7ff ff03 	bl	8003c00 <chSchReadyI>
 8003dfa:	e7ed      	b.n	8003dd8 <wakeup+0x48>
 8003dfc:	0000      	movs	r0, r0
	...

08003e00 <_dbg_check_unlock>:
 *
 * @notapi
 */
void _dbg_check_unlock(void) {

  if ((ch.dbg.isr_cnt != (cnt_t)0) || (ch.dbg.lock_cnt <= (cnt_t)0)) {
 8003e00:	4b05      	ldr	r3, [pc, #20]	; (8003e18 <_dbg_check_unlock+0x18>)
 8003e02:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003e04:	b922      	cbnz	r2, 8003e10 <_dbg_check_unlock+0x10>
 8003e06:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003e08:	2900      	cmp	r1, #0
 8003e0a:	dd01      	ble.n	8003e10 <_dbg_check_unlock+0x10>
    chSysHalt("SV#5");
  }
  _dbg_leave_lock();
 8003e0c:	635a      	str	r2, [r3, #52]	; 0x34
 8003e0e:	4770      	bx	lr
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003e10:	b672      	cpsid	i
 8003e12:	4a02      	ldr	r2, [pc, #8]	; (8003e1c <_dbg_check_unlock+0x1c>)
 8003e14:	62da      	str	r2, [r3, #44]	; 0x2c
 8003e16:	e7fe      	b.n	8003e16 <_dbg_check_unlock+0x16>
 8003e18:	2000d220 	.word	0x2000d220
 8003e1c:	08006ae0 	.word	0x08006ae0

08003e20 <_dbg_check_lock>:
 *
 * @notapi
 */
void _dbg_check_lock(void) {

  if ((ch.dbg.isr_cnt != (cnt_t)0) || (ch.dbg.lock_cnt != (cnt_t)0)) {
 8003e20:	4b05      	ldr	r3, [pc, #20]	; (8003e38 <_dbg_check_lock+0x18>)
 8003e22:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003e24:	b90a      	cbnz	r2, 8003e2a <_dbg_check_lock+0xa>
 8003e26:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003e28:	b11a      	cbz	r2, 8003e32 <_dbg_check_lock+0x12>
 8003e2a:	b672      	cpsid	i
 8003e2c:	4a03      	ldr	r2, [pc, #12]	; (8003e3c <_dbg_check_lock+0x1c>)
 8003e2e:	62da      	str	r2, [r3, #44]	; 0x2c
 8003e30:	e7fe      	b.n	8003e30 <_dbg_check_lock+0x10>
    chSysHalt("SV#4");
  }
  _dbg_enter_lock();
 8003e32:	2201      	movs	r2, #1
 8003e34:	635a      	str	r2, [r3, #52]	; 0x34
 8003e36:	4770      	bx	lr
 8003e38:	2000d220 	.word	0x2000d220
 8003e3c:	08006ae8 	.word	0x08006ae8

08003e40 <chMtxLock>:
 *
 * @param[in] mp        pointer to the @p mutex_t structure
 *
 * @api
 */
void chMtxLock(mutex_t *mp) {
 8003e40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e42:	4605      	mov	r5, r0

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 8003e44:	2320      	movs	r3, #32
 8003e46:	f383 8811 	msr	BASEPRI, r3
 * @param[in] mp        pointer to the @p mutex_t structure
 *
 * @sclass
 */
void chMtxLockS(mutex_t *mp) {
  thread_t *ctp = currp;
 8003e4a:	4e47      	ldr	r6, [pc, #284]	; (8003f68 <chMtxLock+0x128>)
 * @special
 */
static inline void chSysLock(void) {

  port_lock();
  _stats_start_measure_crit_thd();
 8003e4c:	f7ff fd60 	bl	8003910 <_stats_start_measure_crit_thd>
  _dbg_check_lock();
 8003e50:	f7ff ffe6 	bl	8003e20 <_dbg_check_lock>
 8003e54:	69b4      	ldr	r4, [r6, #24]

  chDbgCheckClassS();
 8003e56:	f7ff fdab 	bl	80039b0 <chDbgCheckClassS>
  chDbgCheck(mp != NULL);
 8003e5a:	2d00      	cmp	r5, #0
 8003e5c:	d046      	beq.n	8003eec <chMtxLock+0xac>

  /* Is the mutex already locked? */
  if (mp->m_owner != NULL) {
 8003e5e:	68a8      	ldr	r0, [r5, #8]
 8003e60:	2800      	cmp	r0, #0
 8003e62:	d04e      	beq.n	8003f02 <chMtxLock+0xc2>
         priority of the running thread requesting the mutex.*/
      thread_t *tp = mp->m_owner;

      /* Does the running thread have higher priority than the mutex
         owning thread? */
      while (tp->p_prio < ctp->p_prio) {
 8003e64:	68a2      	ldr	r2, [r4, #8]
 8003e66:	6883      	ldr	r3, [r0, #8]
 8003e68:	429a      	cmp	r2, r3
 8003e6a:	d907      	bls.n	8003e7c <chMtxLock+0x3c>
        /* Make priority of thread tp match the running thread's priority.*/
        tp->p_prio = ctp->p_prio;

        /* The following states need priority queues reordering.*/
        switch (tp->p_state) {
 8003e6c:	f890 3020 	ldrb.w	r3, [r0, #32]

      /* Does the running thread have higher priority than the mutex
         owning thread? */
      while (tp->p_prio < ctp->p_prio) {
        /* Make priority of thread tp match the running thread's priority.*/
        tp->p_prio = ctp->p_prio;
 8003e70:	6082      	str	r2, [r0, #8]

        /* The following states need priority queues reordering.*/
        switch (tp->p_state) {
 8003e72:	2b06      	cmp	r3, #6
 8003e74:	d05e      	beq.n	8003f34 <chMtxLock+0xf4>
 8003e76:	2b07      	cmp	r3, #7
 8003e78:	d024      	beq.n	8003ec4 <chMtxLock+0x84>
 8003e7a:	b1c3      	cbz	r3, 8003eae <chMtxLock+0x6e>
  return tp;
}

static inline void queue_prio_insert(thread_t *tp, threads_queue_t *tqp) {

  thread_t *cp = (thread_t *)tqp;
 8003e7c:	462b      	mov	r3, r5
 8003e7e:	e003      	b.n	8003e88 <chMtxLock+0x48>
  do {
    cp = cp->p_next;
  } while ((cp != (thread_t *)tqp) && (cp->p_prio >= tp->p_prio));
 8003e80:	6899      	ldr	r1, [r3, #8]
 8003e82:	68a2      	ldr	r2, [r4, #8]
 8003e84:	4291      	cmp	r1, r2
 8003e86:	d302      	bcc.n	8003e8e <chMtxLock+0x4e>

static inline void queue_prio_insert(thread_t *tp, threads_queue_t *tqp) {

  thread_t *cp = (thread_t *)tqp;
  do {
    cp = cp->p_next;
 8003e88:	681b      	ldr	r3, [r3, #0]
  } while ((cp != (thread_t *)tqp) && (cp->p_prio >= tp->p_prio));
 8003e8a:	429d      	cmp	r5, r3
 8003e8c:	d1f8      	bne.n	8003e80 <chMtxLock+0x40>
  tp->p_next = cp;
  tp->p_prev = cp->p_prev;
 8003e8e:	685a      	ldr	r2, [r3, #4]
 8003e90:	6062      	str	r2, [r4, #4]

  thread_t *cp = (thread_t *)tqp;
  do {
    cp = cp->p_next;
  } while ((cp != (thread_t *)tqp) && (cp->p_prio >= tp->p_prio));
  tp->p_next = cp;
 8003e92:	6023      	str	r3, [r4, #0]
      }

      /* Sleep on the mutex.*/
      queue_prio_insert(ctp, &mp->m_queue);
      ctp->p_u.wtmtxp = mp;
      chSchGoSleepS(CH_STATE_WTMTX);
 8003e94:	2006      	movs	r0, #6
  tp->p_prev = cp->p_prev;
  tp->p_prev->p_next = tp;
 8003e96:	6014      	str	r4, [r2, #0]
  cp->p_prev = tp;
 8003e98:	605c      	str	r4, [r3, #4]
        break;
      }

      /* Sleep on the mutex.*/
      queue_prio_insert(ctp, &mp->m_queue);
      ctp->p_u.wtmtxp = mp;
 8003e9a:	6265      	str	r5, [r4, #36]	; 0x24
      chSchGoSleepS(CH_STATE_WTMTX);
 8003e9c:	f7ff fd98 	bl	80039d0 <chSchGoSleepS>

      /* It is assumed that the thread performing the unlock operation assigns
         the mutex to this thread.*/
      chDbgAssert(mp->m_owner == ctp, "not owner");
 8003ea0:	68ab      	ldr	r3, [r5, #8]
 8003ea2:	429c      	cmp	r4, r3
 8003ea4:	d026      	beq.n	8003ef4 <chMtxLock+0xb4>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003ea6:	b672      	cpsid	i
 8003ea8:	4b30      	ldr	r3, [pc, #192]	; (8003f6c <chMtxLock+0x12c>)
 8003eaa:	62f3      	str	r3, [r6, #44]	; 0x2c
 8003eac:	e7fe      	b.n	8003eac <chMtxLock+0x6c>
  return tp;
}

static inline thread_t *queue_dequeue(thread_t *tp) {

  tp->p_prev->p_next = tp->p_next;
 8003eae:	e890 000c 	ldmia.w	r0, {r2, r3}
          break;
#endif
        case CH_STATE_READY:
#if CH_DBG_ENABLE_ASSERTS == TRUE
          /* Prevents an assertion in chSchReadyI().*/
          tp->p_state = CH_STATE_CURRENT;
 8003eb2:	2101      	movs	r1, #1
 8003eb4:	f880 1020 	strb.w	r1, [r0, #32]
 8003eb8:	601a      	str	r2, [r3, #0]
  tp->p_next->p_prev = tp->p_prev;
 8003eba:	6802      	ldr	r2, [r0, #0]
 8003ebc:	6053      	str	r3, [r2, #4]
#endif
          /* Re-enqueues tp with its new priority on the ready list.*/
          (void) chSchReadyI(queue_dequeue(tp));
 8003ebe:	f7ff fe9f 	bl	8003c00 <chSchReadyI>
 8003ec2:	e7db      	b.n	8003e7c <chMtxLock+0x3c>
  return tp;
}

static inline thread_t *queue_dequeue(thread_t *tp) {

  tp->p_prev->p_next = tp->p_next;
 8003ec4:	e890 000a 	ldmia.w	r0, {r1, r3}
 8003ec8:	6019      	str	r1, [r3, #0]
  tp->p_next->p_prev = tp->p_prev;
 8003eca:	6807      	ldr	r7, [r0, #0]
#endif
#if (CH_CFG_USE_MESSAGES == TRUE) && (CH_CFG_USE_MESSAGES_PRIORITY == TRUE)
        case CH_STATE_SNDMSGQ:
#endif
          /* Re-enqueues tp with its new priority on the queue.*/
          queue_prio_insert(queue_dequeue(tp), &tp->p_u.wtmtxp->m_queue);
 8003ecc:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8003ece:	607b      	str	r3, [r7, #4]
  return tp;
}

static inline void queue_prio_insert(thread_t *tp, threads_queue_t *tqp) {

  thread_t *cp = (thread_t *)tqp;
 8003ed0:	460b      	mov	r3, r1
 8003ed2:	e002      	b.n	8003eda <chMtxLock+0x9a>
  do {
    cp = cp->p_next;
  } while ((cp != (thread_t *)tqp) && (cp->p_prio >= tp->p_prio));
 8003ed4:	689f      	ldr	r7, [r3, #8]
 8003ed6:	4297      	cmp	r7, r2
 8003ed8:	d302      	bcc.n	8003ee0 <chMtxLock+0xa0>

static inline void queue_prio_insert(thread_t *tp, threads_queue_t *tqp) {

  thread_t *cp = (thread_t *)tqp;
  do {
    cp = cp->p_next;
 8003eda:	681b      	ldr	r3, [r3, #0]
  } while ((cp != (thread_t *)tqp) && (cp->p_prio >= tp->p_prio));
 8003edc:	4299      	cmp	r1, r3
 8003ede:	d1f9      	bne.n	8003ed4 <chMtxLock+0x94>
  tp->p_next = cp;
  tp->p_prev = cp->p_prev;
 8003ee0:	685a      	ldr	r2, [r3, #4]
 8003ee2:	6042      	str	r2, [r0, #4]

  thread_t *cp = (thread_t *)tqp;
  do {
    cp = cp->p_next;
  } while ((cp != (thread_t *)tqp) && (cp->p_prio >= tp->p_prio));
  tp->p_next = cp;
 8003ee4:	6003      	str	r3, [r0, #0]
  tp->p_prev = cp->p_prev;
  tp->p_prev->p_next = tp;
 8003ee6:	6010      	str	r0, [r2, #0]
  cp->p_prev = tp;
 8003ee8:	6058      	str	r0, [r3, #4]
 8003eea:	e7c7      	b.n	8003e7c <chMtxLock+0x3c>
 8003eec:	b672      	cpsid	i
 8003eee:	4b1f      	ldr	r3, [pc, #124]	; (8003f6c <chMtxLock+0x12c>)
 8003ef0:	62f3      	str	r3, [r6, #44]	; 0x2c
 8003ef2:	e7fe      	b.n	8003ef2 <chMtxLock+0xb2>
      chSchGoSleepS(CH_STATE_WTMTX);

      /* It is assumed that the thread performing the unlock operation assigns
         the mutex to this thread.*/
      chDbgAssert(mp->m_owner == ctp, "not owner");
      chDbgAssert(ctp->p_mtxlist == mp, "not owned");
 8003ef4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003ef6:	429d      	cmp	r5, r3
 8003ef8:	d007      	beq.n	8003f0a <chMtxLock+0xca>
 8003efa:	b672      	cpsid	i
 8003efc:	4b1b      	ldr	r3, [pc, #108]	; (8003f6c <chMtxLock+0x12c>)
 8003efe:	62f3      	str	r3, [r6, #44]	; 0x2c
 8003f00:	e7fe      	b.n	8003f00 <chMtxLock+0xc0>

    mp->m_cnt++;
#endif
    /* It was not owned, inserted in the owned mutexes list.*/
    mp->m_owner = ctp;
    mp->m_next = ctp->p_mtxlist;
 8003f02:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003f04:	60eb      	str	r3, [r5, #12]
    chDbgAssert(mp->m_cnt == (cnt_t)0, "counter is not zero");

    mp->m_cnt++;
#endif
    /* It was not owned, inserted in the owned mutexes list.*/
    mp->m_owner = ctp;
 8003f06:	60ac      	str	r4, [r5, #8]
    mp->m_next = ctp->p_mtxlist;
    ctp->p_mtxlist = mp;
 8003f08:	63e5      	str	r5, [r4, #60]	; 0x3c
 *
 * @special
 */
static inline void chSysUnlock(void) {

  _dbg_check_unlock();
 8003f0a:	f7ff ff79 	bl	8003e00 <_dbg_check_unlock>
  _stats_stop_measure_crit_thd();
 8003f0e:	f7ff fce7 	bl	80038e0 <_stats_stop_measure_crit_thd>

  /* The following condition can be triggered by the use of i-class functions
     in a critical section not followed by a chSchResceduleS(), this means
     that the current thread has a lower priority than the next thread in
     the ready list.*/
  chDbgAssert((ch.rlist.r_queue.p_next == (thread_t *)&ch.rlist.r_queue) ||
 8003f12:	6832      	ldr	r2, [r6, #0]
 8003f14:	4b14      	ldr	r3, [pc, #80]	; (8003f68 <chMtxLock+0x128>)
 8003f16:	42b2      	cmp	r2, r6
 8003f18:	d004      	beq.n	8003f24 <chMtxLock+0xe4>
 8003f1a:	6999      	ldr	r1, [r3, #24]
 8003f1c:	6892      	ldr	r2, [r2, #8]
 8003f1e:	6889      	ldr	r1, [r1, #8]
 8003f20:	4291      	cmp	r1, r2
 8003f22:	d303      	bcc.n	8003f2c <chMtxLock+0xec>

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 8003f24:	2300      	movs	r3, #0
 8003f26:	f383 8811 	msr	BASEPRI, r3
 8003f2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003f2c:	b672      	cpsid	i
 8003f2e:	4a10      	ldr	r2, [pc, #64]	; (8003f70 <chMtxLock+0x130>)
 8003f30:	62da      	str	r2, [r3, #44]	; 0x2c
 8003f32:	e7fe      	b.n	8003f32 <chMtxLock+0xf2>
  return tp;
}

static inline thread_t *queue_dequeue(thread_t *tp) {

  tp->p_prev->p_next = tp->p_next;
 8003f34:	e890 000a 	ldmia.w	r0, {r1, r3}
 8003f38:	6019      	str	r1, [r3, #0]
  tp->p_next->p_prev = tp->p_prev;
 8003f3a:	6807      	ldr	r7, [r0, #0]

        /* The following states need priority queues reordering.*/
        switch (tp->p_state) {
        case CH_STATE_WTMTX:
          /* Re-enqueues the mutex owner with its new priority.*/
          queue_prio_insert(queue_dequeue(tp), &tp->p_u.wtmtxp->m_queue);
 8003f3c:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8003f3e:	607b      	str	r3, [r7, #4]
  return tp;
}

static inline void queue_prio_insert(thread_t *tp, threads_queue_t *tqp) {

  thread_t *cp = (thread_t *)tqp;
 8003f40:	460b      	mov	r3, r1
 8003f42:	e002      	b.n	8003f4a <chMtxLock+0x10a>
  do {
    cp = cp->p_next;
  } while ((cp != (thread_t *)tqp) && (cp->p_prio >= tp->p_prio));
 8003f44:	689f      	ldr	r7, [r3, #8]
 8003f46:	4297      	cmp	r7, r2
 8003f48:	d302      	bcc.n	8003f50 <chMtxLock+0x110>

static inline void queue_prio_insert(thread_t *tp, threads_queue_t *tqp) {

  thread_t *cp = (thread_t *)tqp;
  do {
    cp = cp->p_next;
 8003f4a:	681b      	ldr	r3, [r3, #0]
  } while ((cp != (thread_t *)tqp) && (cp->p_prio >= tp->p_prio));
 8003f4c:	4299      	cmp	r1, r3
 8003f4e:	d1f9      	bne.n	8003f44 <chMtxLock+0x104>
  tp->p_next = cp;
  tp->p_prev = cp->p_prev;
 8003f50:	685a      	ldr	r2, [r3, #4]
 8003f52:	6042      	str	r2, [r0, #4]

  thread_t *cp = (thread_t *)tqp;
  do {
    cp = cp->p_next;
  } while ((cp != (thread_t *)tqp) && (cp->p_prio >= tp->p_prio));
  tp->p_next = cp;
 8003f54:	6003      	str	r3, [r0, #0]
  tp->p_prev = cp->p_prev;
  tp->p_prev->p_next = tp;
 8003f56:	6010      	str	r0, [r2, #0]
  cp->p_prev = tp;
 8003f58:	6058      	str	r0, [r3, #4]
          tp = tp->p_u.wtmtxp->m_owner;
 8003f5a:	6888      	ldr	r0, [r1, #8]
         priority of the running thread requesting the mutex.*/
      thread_t *tp = mp->m_owner;

      /* Does the running thread have higher priority than the mutex
         owning thread? */
      while (tp->p_prio < ctp->p_prio) {
 8003f5c:	68a2      	ldr	r2, [r4, #8]
 8003f5e:	6883      	ldr	r3, [r0, #8]
 8003f60:	429a      	cmp	r2, r3
 8003f62:	d883      	bhi.n	8003e6c <chMtxLock+0x2c>
 8003f64:	e78a      	b.n	8003e7c <chMtxLock+0x3c>
 8003f66:	bf00      	nop
 8003f68:	2000d220 	.word	0x2000d220
 8003f6c:	08006b80 	.word	0x08006b80
 8003f70:	08006de0 	.word	0x08006de0
	...

08003f80 <chThdExit>:
 *
 * @param[in] msg       thread exit code
 *
 * @api
 */
void chThdExit(msg_t msg) {
 8003f80:	b508      	push	{r3, lr}
 8003f82:	4604      	mov	r4, r0

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 8003f84:	2320      	movs	r3, #32
 8003f86:	f383 8811 	msr	BASEPRI, r3
 * @special
 */
static inline void chSysLock(void) {

  port_lock();
  _stats_start_measure_crit_thd();
 8003f8a:	f7ff fcc1 	bl	8003910 <_stats_start_measure_crit_thd>
  _dbg_check_lock();
 8003f8e:	f7ff ff47 	bl	8003e20 <_dbg_check_lock>

  chSysLock();
  chThdExitS(msg);
 8003f92:	4620      	mov	r0, r4
 8003f94:	f7ff fe74 	bl	8003c80 <chThdExitS>
	...

08003fa0 <chThdSleepUntil>:
 *
 * @param[in] time      absolute system time
 *
 * @api
 */
void chThdSleepUntil(systime_t time) {
 8003fa0:	b510      	push	{r4, lr}
 8003fa2:	2320      	movs	r3, #32
 8003fa4:	4604      	mov	r4, r0
 8003fa6:	f383 8811 	msr	BASEPRI, r3
 * @special
 */
static inline void chSysLock(void) {

  port_lock();
  _stats_start_measure_crit_thd();
 8003faa:	f7ff fcb1 	bl	8003910 <_stats_start_measure_crit_thd>
  _dbg_check_lock();
 8003fae:	f7ff ff37 	bl	8003e20 <_dbg_check_lock>
 *
 * @notapi
 */
static inline systime_t st_lld_get_counter(void) {

  return (systime_t)STM32_ST_TIM->CNT;
 8003fb2:	4b0e      	ldr	r3, [pc, #56]	; (8003fec <chThdSleepUntil+0x4c>)
 8003fb4:	6a59      	ldr	r1, [r3, #36]	; 0x24

  chSysLock();
  time -= chVTGetSystemTimeX();
  if (time > (systime_t)0) {
 8003fb6:	1a61      	subs	r1, r4, r1
 8003fb8:	d002      	beq.n	8003fc0 <chThdSleepUntil+0x20>
 */
static inline void chThdSleepS(systime_t time) {

  chDbgCheck(time != TIME_IMMEDIATE);

  (void) chSchGoSleepTimeoutS(CH_STATE_SLEEPING, time);
 8003fba:	2008      	movs	r0, #8
 8003fbc:	f7ff fd50 	bl	8003a60 <chSchGoSleepTimeoutS>
 *
 * @special
 */
static inline void chSysUnlock(void) {

  _dbg_check_unlock();
 8003fc0:	f7ff ff1e 	bl	8003e00 <_dbg_check_unlock>
  _stats_stop_measure_crit_thd();
 8003fc4:	f7ff fc8c 	bl	80038e0 <_stats_stop_measure_crit_thd>

  /* The following condition can be triggered by the use of i-class functions
     in a critical section not followed by a chSchResceduleS(), this means
     that the current thread has a lower priority than the next thread in
     the ready list.*/
  chDbgAssert((ch.rlist.r_queue.p_next == (thread_t *)&ch.rlist.r_queue) ||
 8003fc8:	4b09      	ldr	r3, [pc, #36]	; (8003ff0 <chThdSleepUntil+0x50>)
 8003fca:	681a      	ldr	r2, [r3, #0]
 8003fcc:	429a      	cmp	r2, r3
 8003fce:	d004      	beq.n	8003fda <chThdSleepUntil+0x3a>
 8003fd0:	6999      	ldr	r1, [r3, #24]
 8003fd2:	6892      	ldr	r2, [r2, #8]
 8003fd4:	6889      	ldr	r1, [r1, #8]
 8003fd6:	4291      	cmp	r1, r2
 8003fd8:	d303      	bcc.n	8003fe2 <chThdSleepUntil+0x42>
 8003fda:	2300      	movs	r3, #0
 8003fdc:	f383 8811 	msr	BASEPRI, r3
 8003fe0:	bd10      	pop	{r4, pc}
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003fe2:	b672      	cpsid	i
 8003fe4:	4a03      	ldr	r2, [pc, #12]	; (8003ff4 <chThdSleepUntil+0x54>)
 8003fe6:	62da      	str	r2, [r3, #44]	; 0x2c
 8003fe8:	e7fe      	b.n	8003fe8 <chThdSleepUntil+0x48>
 8003fea:	bf00      	nop
 8003fec:	40000c00 	.word	0x40000c00
 8003ff0:	2000d220 	.word	0x2000d220
 8003ff4:	08006b90 	.word	0x08006b90
	...

08004000 <chThdSleep>:
 *                      - @a TIME_IMMEDIATE this value is not allowed.
 *                      .
 *
 * @api
 */
void chThdSleep(systime_t time) {
 8004000:	b510      	push	{r4, lr}

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 8004002:	2320      	movs	r3, #32
 8004004:	4604      	mov	r4, r0
 8004006:	f383 8811 	msr	BASEPRI, r3
 * @special
 */
static inline void chSysLock(void) {

  port_lock();
  _stats_start_measure_crit_thd();
 800400a:	f7ff fc81 	bl	8003910 <_stats_start_measure_crit_thd>
  _dbg_check_lock();
 800400e:	f7ff ff07 	bl	8003e20 <_dbg_check_lock>
 *
 * @sclass
 */
static inline void chThdSleepS(systime_t time) {

  chDbgCheck(time != TIME_IMMEDIATE);
 8004012:	b1a4      	cbz	r4, 800403e <chThdSleep+0x3e>

  (void) chSchGoSleepTimeoutS(CH_STATE_SLEEPING, time);
 8004014:	4621      	mov	r1, r4
 8004016:	2008      	movs	r0, #8
 8004018:	f7ff fd22 	bl	8003a60 <chSchGoSleepTimeoutS>
 *
 * @special
 */
static inline void chSysUnlock(void) {

  _dbg_check_unlock();
 800401c:	f7ff fef0 	bl	8003e00 <_dbg_check_unlock>
  _stats_stop_measure_crit_thd();
 8004020:	f7ff fc5e 	bl	80038e0 <_stats_stop_measure_crit_thd>

  /* The following condition can be triggered by the use of i-class functions
     in a critical section not followed by a chSchResceduleS(), this means
     that the current thread has a lower priority than the next thread in
     the ready list.*/
  chDbgAssert((ch.rlist.r_queue.p_next == (thread_t *)&ch.rlist.r_queue) ||
 8004024:	4b0a      	ldr	r3, [pc, #40]	; (8004050 <chThdSleep+0x50>)
 8004026:	681a      	ldr	r2, [r3, #0]
 8004028:	429a      	cmp	r2, r3
 800402a:	d004      	beq.n	8004036 <chThdSleep+0x36>
 800402c:	6999      	ldr	r1, [r3, #24]
 800402e:	6892      	ldr	r2, [r2, #8]
 8004030:	6889      	ldr	r1, [r1, #8]
 8004032:	4291      	cmp	r1, r2
 8004034:	d308      	bcc.n	8004048 <chThdSleep+0x48>
 8004036:	2300      	movs	r3, #0
 8004038:	f383 8811 	msr	BASEPRI, r3
 800403c:	bd10      	pop	{r4, pc}
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800403e:	b672      	cpsid	i
 8004040:	4b03      	ldr	r3, [pc, #12]	; (8004050 <chThdSleep+0x50>)
 8004042:	4a04      	ldr	r2, [pc, #16]	; (8004054 <chThdSleep+0x54>)
 8004044:	62da      	str	r2, [r3, #44]	; 0x2c
 8004046:	e7fe      	b.n	8004046 <chThdSleep+0x46>
 8004048:	b672      	cpsid	i
 800404a:	4a03      	ldr	r2, [pc, #12]	; (8004058 <chThdSleep+0x58>)
 800404c:	62da      	str	r2, [r3, #44]	; 0x2c
 800404e:	e7fe      	b.n	800404e <chThdSleep+0x4e>
 8004050:	2000d220 	.word	0x2000d220
 8004054:	08006bb0 	.word	0x08006bb0
 8004058:	08006b90 	.word	0x08006b90
 800405c:	00000000 	.word	0x00000000

08004060 <chThdCreateStatic>:
 *                      the thread into the working space area.
 *
 * @api
 */
thread_t *chThdCreateStatic(void *wsp, size_t size,
                            tprio_t prio, tfunc_t pf, void *arg) {
 8004060:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004064:	4617      	mov	r7, r2
 8004066:	4698      	mov	r8, r3
 8004068:	b083      	sub	sp, #12
 800406a:	4604      	mov	r4, r0
 800406c:	468a      	mov	sl, r1
  thread_t *tp;
  
#if CH_DBG_FILL_THREADS == TRUE
  _thread_memfill((uint8_t *)wsp,
 800406e:	f100 0560 	add.w	r5, r0, #96	; 0x60
 8004072:	4603      	mov	r3, r0
 * @notapi
 */
void _thread_memfill(uint8_t *startp, uint8_t *endp, uint8_t v) {

  while (startp < endp) {
    *startp++ = v;
 8004074:	22ff      	movs	r2, #255	; 0xff
 8004076:	f803 2b01 	strb.w	r2, [r3], #1
 *
 * @notapi
 */
void _thread_memfill(uint8_t *startp, uint8_t *endp, uint8_t v) {

  while (startp < endp) {
 800407a:	429d      	cmp	r5, r3
 800407c:	d1fb      	bne.n	8004076 <chThdCreateStatic+0x16>
  
#if CH_DBG_FILL_THREADS == TRUE
  _thread_memfill((uint8_t *)wsp,
                  (uint8_t *)wsp + sizeof(thread_t),
                  CH_DBG_THREAD_FILL_VALUE);
  _thread_memfill((uint8_t *)wsp + sizeof(thread_t),
 800407e:	eb04 020a 	add.w	r2, r4, sl
 *
 * @notapi
 */
void _thread_memfill(uint8_t *startp, uint8_t *endp, uint8_t v) {

  while (startp < endp) {
 8004082:	4295      	cmp	r5, r2
 8004084:	d205      	bcs.n	8004092 <chThdCreateStatic+0x32>
 8004086:	462b      	mov	r3, r5
    *startp++ = v;
 8004088:	2155      	movs	r1, #85	; 0x55
 800408a:	f803 1b01 	strb.w	r1, [r3], #1
 *
 * @notapi
 */
void _thread_memfill(uint8_t *startp, uint8_t *endp, uint8_t v) {

  while (startp < endp) {
 800408e:	4293      	cmp	r3, r2
 8004090:	d1fb      	bne.n	800408a <chThdCreateStatic+0x2a>

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 8004092:	2320      	movs	r3, #32
 8004094:	f383 8811 	msr	BASEPRI, r3
 * @special
 */
static inline void chSysLock(void) {

  port_lock();
  _stats_start_measure_crit_thd();
 8004098:	f7ff fc3a 	bl	8003910 <_stats_start_measure_crit_thd>
  _dbg_check_lock();
 800409c:	f7ff fec0 	bl	8003e20 <_dbg_check_lock>
                       tprio_t prio, tfunc_t pf, void *arg) {
  /* The thread structure is laid out in the lower part of the thread
     workspace.*/
  thread_t *tp = wsp;

  chDbgCheckClassI();
 80040a0:	f7ff fcce 	bl	8003a40 <chDbgCheckClassI>
  chDbgCheck((wsp != NULL) && (size >= THD_WORKING_AREA_SIZE(0)) &&
 80040a4:	2c00      	cmp	r4, #0
 80040a6:	f000 8083 	beq.w	80041b0 <chThdCreateStatic+0x150>
 80040aa:	f5ba 7fb8 	cmp.w	sl, #368	; 0x170
 80040ae:	d37f      	bcc.n	80041b0 <chThdCreateStatic+0x150>
 80040b0:	2f7f      	cmp	r7, #127	; 0x7f
 80040b2:	d87d      	bhi.n	80041b0 <chThdCreateStatic+0x150>
 80040b4:	f1b8 0f00 	cmp.w	r8, #0
 80040b8:	d07a      	beq.n	80041b0 <chThdCreateStatic+0x150>
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
  REG_INSERT(tp);
 80040ba:	4e49      	ldr	r6, [pc, #292]	; (80041e0 <chThdCreateStatic+0x180>)

  chDbgCheckClassI();
  chDbgCheck((wsp != NULL) && (size >= THD_WORKING_AREA_SIZE(0)) &&
             (prio <= HIGHPRIO) && (pf != NULL));

  PORT_SETUP_CONTEXT(tp, wsp, size, pf, arg);
 80040bc:	f8df 9134 	ldr.w	r9, [pc, #308]	; 80041f4 <chThdCreateStatic+0x194>
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
  REG_INSERT(tp);
 80040c0:	6973      	ldr	r3, [r6, #20]

  chDbgCheckClassI();
  chDbgCheck((wsp != NULL) && (size >= THD_WORKING_AREA_SIZE(0)) &&
             (prio <= HIGHPRIO) && (pf != NULL));

  PORT_SETUP_CONTEXT(tp, wsp, size, pf, arg);
 80040c2:	f1aa 0164 	sub.w	r1, sl, #100	; 0x64
 80040c6:	4421      	add	r1, r4
#endif
#if CH_CFG_USE_WAITEXIT == TRUE
  list_init(&tp->p_waiting);
#endif
#if CH_CFG_USE_MESSAGES == TRUE
  queue_init(&tp->p_msgqueue);
 80040c8:	f104 022c 	add.w	r2, r4, #44	; 0x2c
 80040cc:	9201      	str	r2, [sp, #4]

  chDbgCheckClassI();
  chDbgCheck((wsp != NULL) && (size >= THD_WORKING_AREA_SIZE(0)) &&
             (prio <= HIGHPRIO) && (pf != NULL));

  PORT_SETUP_CONTEXT(tp, wsp, size, pf, arg);
 80040ce:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80040d0:	60e1      	str	r1, [r4, #12]
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {

  tp->p_prio = prio;
  tp->p_state = CH_STATE_WTSTART;
  tp->p_flags = CH_FLAG_MODE_STATIC;
 80040d2:	2000      	movs	r0, #0

  chDbgCheckClassI();
  chDbgCheck((wsp != NULL) && (size >= THD_WORKING_AREA_SIZE(0)) &&
             (prio <= HIGHPRIO) && (pf != NULL));

  PORT_SETUP_CONTEXT(tp, wsp, size, pf, arg);
 80040d4:	f8c1 8040 	str.w	r8, [r1, #64]	; 0x40
 80040d8:	644a      	str	r2, [r1, #68]	; 0x44
 80040da:	f8c1 9060 	str.w	r9, [r1, #96]	; 0x60
 *
 * @notapi
 */
static inline void queue_init(threads_queue_t *tqp) {

  tqp->p_next = (thread_t *)tqp;
 80040de:	9a01      	ldr	r2, [sp, #4]
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
  REG_INSERT(tp);
 80040e0:	6163      	str	r3, [r4, #20]
#endif
#if CH_DBG_THREADS_PROFILING == TRUE
  tp->p_time = (systime_t)0;
#endif
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
 80040e2:	f04f 0c01 	mov.w	ip, #1
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
  REG_INSERT(tp);
#endif
#if CH_CFG_USE_WAITEXIT == TRUE
  list_init(&tp->p_waiting);
 80040e6:	f104 0e28 	add.w	lr, r4, #40	; 0x28
 * @notapi
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {

  tp->p_prio = prio;
  tp->p_state = CH_STATE_WTSTART;
 80040ea:	f04f 0a02 	mov.w	sl, #2
 *
 * @init
 */
void chTMObjectInit(time_measurement_t *tmp) {

  tmp->best       = (rtcnt_t)-1;
 80040ee:	f04f 3bff 	mov.w	fp, #4294967295
  tmp->worst      = (rtcnt_t)0;
  tmp->last       = (rtcnt_t)0;
  tmp->n          = (ucnt_t)0;
  tmp->cumulative = (rttime_t)0;
 80040f2:	f04f 0800 	mov.w	r8, #0
 80040f6:	f04f 0900 	mov.w	r9, #0
 *
 * @notapi
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {

  tp->p_prio = prio;
 80040fa:	60a7      	str	r7, [r4, #8]
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
  REG_INSERT(tp);
 80040fc:	6126      	str	r6, [r4, #16]
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {

  tp->p_prio = prio;
  tp->p_state = CH_STATE_WTSTART;
  tp->p_flags = CH_FLAG_MODE_STATIC;
 80040fe:	f884 0021 	strb.w	r0, [r4, #33]	; 0x21
#if CH_CFG_TIME_QUANTUM > 0
  tp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif
#if CH_CFG_USE_MUTEXES == TRUE
  tp->p_realprio = prio;
  tp->p_mtxlist = NULL;
 8004102:	63e0      	str	r0, [r4, #60]	; 0x3c
#endif
#if CH_CFG_USE_EVENTS == TRUE
  tp->p_epending = (eventmask_t)0;
 8004104:	63a0      	str	r0, [r4, #56]	; 0x38
#endif
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
 8004106:	61a0      	str	r0, [r4, #24]
  tp->p_flags = CH_FLAG_MODE_STATIC;
#if CH_CFG_TIME_QUANTUM > 0
  tp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif
#if CH_CFG_USE_MUTEXES == TRUE
  tp->p_realprio = prio;
 8004108:	6427      	str	r7, [r4, #64]	; 0x40
 * @notapi
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {

  tp->p_prio = prio;
  tp->p_state = CH_STATE_WTSTART;
 800410a:	f884 a020 	strb.w	sl, [r4, #32]
#endif
#if CH_DBG_THREADS_PROFILING == TRUE
  tp->p_time = (systime_t)0;
#endif
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
 800410e:	f884 c022 	strb.w	ip, [r4, #34]	; 0x22
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
  REG_INSERT(tp);
 8004112:	611c      	str	r4, [r3, #16]
 * @init
 */
void chTMObjectInit(time_measurement_t *tmp) {

  tmp->best       = (rtcnt_t)-1;
  tmp->worst      = (rtcnt_t)0;
 8004114:	64e0      	str	r0, [r4, #76]	; 0x4c
  tmp->last       = (rtcnt_t)0;
 8004116:	6520      	str	r0, [r4, #80]	; 0x50
  tmp->n          = (ucnt_t)0;
 8004118:	6560      	str	r0, [r4, #84]	; 0x54
#endif
#if CH_CFG_USE_MESSAGES == TRUE
  queue_init(&tp->p_msgqueue);
#endif
#if CH_DBG_ENABLE_STACK_CHECK == TRUE
  tp->p_stklimit = (stkalign_t *)(tp + 1);
 800411a:	61e5      	str	r5, [r4, #28]
 *
 * @notapi
 */
static inline void list_init(threads_list_t *tlp) {

  tlp->p_next = (thread_t *)tlp;
 800411c:	f8c4 e028 	str.w	lr, [r4, #40]	; 0x28
 *
 * @notapi
 */
static inline void queue_init(threads_queue_t *tqp) {

  tqp->p_next = (thread_t *)tqp;
 8004120:	62e2      	str	r2, [r4, #44]	; 0x2c
  tqp->p_prev = (thread_t *)tqp;
 8004122:	6322      	str	r2, [r4, #48]	; 0x30
 *
 * @init
 */
void chTMObjectInit(time_measurement_t *tmp) {

  tmp->best       = (rtcnt_t)-1;
 8004124:	f8c4 b048 	str.w	fp, [r4, #72]	; 0x48
  tmp->worst      = (rtcnt_t)0;
  tmp->last       = (rtcnt_t)0;
  tmp->n          = (ucnt_t)0;
  tmp->cumulative = (rttime_t)0;
 8004128:	e9c4 8916 	strd	r8, r9, [r4, #88]	; 0x58
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
  REG_INSERT(tp);
 800412c:	6174      	str	r4, [r6, #20]
 *
 * @sclass
 */
void chSchWakeupS(thread_t *ntp, msg_t msg) {

  chDbgCheckClassS();
 800412e:	f7ff fc3f 	bl	80039b0 <chDbgCheckClassS>

  chDbgAssert((ch.rlist.r_queue.p_next == (thread_t *)&ch.rlist.r_queue) ||
 8004132:	6833      	ldr	r3, [r6, #0]
 8004134:	69b0      	ldr	r0, [r6, #24]
 8004136:	42b3      	cmp	r3, r6
 8004138:	d04f      	beq.n	80041da <chThdCreateStatic+0x17a>
 800413a:	689a      	ldr	r2, [r3, #8]
 800413c:	6883      	ldr	r3, [r0, #8]
 800413e:	4293      	cmp	r3, r2
 8004140:	d347      	bcc.n	80041d2 <chThdCreateStatic+0x172>
              (ch.rlist.r_current->p_prio >= ch.rlist.r_queue.p_next->p_prio),
              "priority order violation");

  /* Storing the message to be retrieved by the target thread when it will
     restart execution.*/
  ntp->p_u.rdymsg = msg;
 8004142:	2200      	movs	r2, #0

  /* If the waken thread has a not-greater priority than the current
     one then it is just inserted in the ready list else it made
     running immediately and the invoking thread goes in the ready
     list instead.*/
  if (ntp->p_prio <= currp->p_prio) {
 8004144:	429f      	cmp	r7, r3
              (ch.rlist.r_current->p_prio >= ch.rlist.r_queue.p_next->p_prio),
              "priority order violation");

  /* Storing the message to be retrieved by the target thread when it will
     restart execution.*/
  ntp->p_u.rdymsg = msg;
 8004146:	6262      	str	r2, [r4, #36]	; 0x24

  /* If the waken thread has a not-greater priority than the current
     one then it is just inserted in the ready list else it made
     running immediately and the invoking thread goes in the ready
     list instead.*/
  if (ntp->p_prio <= currp->p_prio) {
 8004148:	d93f      	bls.n	80041ca <chThdCreateStatic+0x16a>
    (void) chSchReadyI(ntp);
  }
  else {
    thread_t *otp = chSchReadyI(currp);
 800414a:	f7ff fd59 	bl	8003c00 <chSchReadyI>
#if defined(CH_CFG_IDLE_LEAVE_HOOK)
    if (otp->p_prio == IDLEPRIO) {
      CH_CFG_IDLE_LEAVE_HOOK();
    }
#endif
    ntp->p_state = CH_STATE_CURRENT;
 800414e:	2301      	movs	r3, #1
 8004150:	f884 3020 	strb.w	r3, [r4, #32]
     list instead.*/
  if (ntp->p_prio <= currp->p_prio) {
    (void) chSchReadyI(ntp);
  }
  else {
    thread_t *otp = chSchReadyI(currp);
 8004154:	4605      	mov	r5, r0
    setcurrp(ntp);
 8004156:	61b4      	str	r4, [r6, #24]
    if (otp->p_prio == IDLEPRIO) {
      CH_CFG_IDLE_LEAVE_HOOK();
    }
#endif
    ntp->p_state = CH_STATE_CURRENT;
    chSysSwitch(ntp, otp);
 8004158:	f7ff fb5a 	bl	8003810 <_dbg_trace>
 * @param[in] ntp       the thread to be switched in
 * @param[in] otp       the thread to be switched out
 */
void _stats_ctxswc(thread_t *ntp, thread_t *otp) {

  ch.kernel_stats.n_ctxswc++;
 800415c:	f8d6 34ac 	ldr.w	r3, [r6, #1196]	; 0x4ac
  if (ntp->p_prio <= currp->p_prio) {
    (void) chSchReadyI(ntp);
  }
  else {
    thread_t *otp = chSchReadyI(currp);
    setcurrp(ntp);
 8004160:	4f1f      	ldr	r7, [pc, #124]	; (80041e0 <chThdCreateStatic+0x180>)
 8004162:	3301      	adds	r3, #1
  chTMChainMeasurementToX(&otp->p_stats, &ntp->p_stats);
 8004164:	f105 0048 	add.w	r0, r5, #72	; 0x48
 8004168:	f104 0148 	add.w	r1, r4, #72	; 0x48
 * @param[in] ntp       the thread to be switched in
 * @param[in] otp       the thread to be switched out
 */
void _stats_ctxswc(thread_t *ntp, thread_t *otp) {

  ch.kernel_stats.n_ctxswc++;
 800416c:	f8c6 34ac 	str.w	r3, [r6, #1196]	; 0x4ac
  chTMChainMeasurementToX(&otp->p_stats, &ntp->p_stats);
 8004170:	f7ff fb2e 	bl	80037d0 <chTMChainMeasurementToX>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
{
  register uint32_t result;

  __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 8004174:	f3ef 8309 	mrs	r3, PSP
    if (otp->p_prio == IDLEPRIO) {
      CH_CFG_IDLE_LEAVE_HOOK();
    }
#endif
    ntp->p_state = CH_STATE_CURRENT;
    chSysSwitch(ntp, otp);
 8004178:	69ea      	ldr	r2, [r5, #28]
 800417a:	3b64      	subs	r3, #100	; 0x64
 800417c:	429a      	cmp	r2, r3
 800417e:	d820      	bhi.n	80041c2 <chThdCreateStatic+0x162>
 8004180:	4629      	mov	r1, r5
 8004182:	4620      	mov	r0, r4
 8004184:	f7fc f8a4 	bl	80002d0 <_port_switch>
 *
 * @special
 */
static inline void chSysUnlock(void) {

  _dbg_check_unlock();
 8004188:	f7ff fe3a 	bl	8003e00 <_dbg_check_unlock>
  _stats_stop_measure_crit_thd();
 800418c:	f7ff fba8 	bl	80038e0 <_stats_stop_measure_crit_thd>

  /* The following condition can be triggered by the use of i-class functions
     in a critical section not followed by a chSchResceduleS(), this means
     that the current thread has a lower priority than the next thread in
     the ready list.*/
  chDbgAssert((ch.rlist.r_queue.p_next == (thread_t *)&ch.rlist.r_queue) ||
 8004190:	6832      	ldr	r2, [r6, #0]
 8004192:	4b13      	ldr	r3, [pc, #76]	; (80041e0 <chThdCreateStatic+0x180>)
 8004194:	42b2      	cmp	r2, r6
 8004196:	d004      	beq.n	80041a2 <chThdCreateStatic+0x142>
 8004198:	6999      	ldr	r1, [r3, #24]
 800419a:	6892      	ldr	r2, [r2, #8]
 800419c:	6889      	ldr	r1, [r1, #8]
 800419e:	4291      	cmp	r1, r2
 80041a0:	d30b      	bcc.n	80041ba <chThdCreateStatic+0x15a>

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 80041a2:	2300      	movs	r3, #0
 80041a4:	f383 8811 	msr	BASEPRI, r3
  tp = chThdCreateI(wsp, size, prio, pf, arg);
  chSchWakeupS(tp, MSG_OK);
  chSysUnlock();

  return tp;
}
 80041a8:	4620      	mov	r0, r4
 80041aa:	b003      	add	sp, #12
 80041ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80041b0:	b672      	cpsid	i
 80041b2:	4b0b      	ldr	r3, [pc, #44]	; (80041e0 <chThdCreateStatic+0x180>)
 80041b4:	4a0b      	ldr	r2, [pc, #44]	; (80041e4 <chThdCreateStatic+0x184>)
 80041b6:	62da      	str	r2, [r3, #44]	; 0x2c
 80041b8:	e7fe      	b.n	80041b8 <chThdCreateStatic+0x158>
 80041ba:	b672      	cpsid	i
 80041bc:	4a0a      	ldr	r2, [pc, #40]	; (80041e8 <chThdCreateStatic+0x188>)
 80041be:	62da      	str	r2, [r3, #44]	; 0x2c
 80041c0:	e7fe      	b.n	80041c0 <chThdCreateStatic+0x160>
 80041c2:	b672      	cpsid	i
 80041c4:	4b09      	ldr	r3, [pc, #36]	; (80041ec <chThdCreateStatic+0x18c>)
 80041c6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80041c8:	e7fe      	b.n	80041c8 <chThdCreateStatic+0x168>
  /* If the waken thread has a not-greater priority than the current
     one then it is just inserted in the ready list else it made
     running immediately and the invoking thread goes in the ready
     list instead.*/
  if (ntp->p_prio <= currp->p_prio) {
    (void) chSchReadyI(ntp);
 80041ca:	4620      	mov	r0, r4
 80041cc:	f7ff fd18 	bl	8003c00 <chSchReadyI>
 80041d0:	e7da      	b.n	8004188 <chThdCreateStatic+0x128>
 80041d2:	b672      	cpsid	i
 80041d4:	4b06      	ldr	r3, [pc, #24]	; (80041f0 <chThdCreateStatic+0x190>)
 80041d6:	62f3      	str	r3, [r6, #44]	; 0x2c
 80041d8:	e7fe      	b.n	80041d8 <chThdCreateStatic+0x178>
 80041da:	6883      	ldr	r3, [r0, #8]
 80041dc:	e7b1      	b.n	8004142 <chThdCreateStatic+0xe2>
 80041de:	bf00      	nop
 80041e0:	2000d220 	.word	0x2000d220
 80041e4:	08006a90 	.word	0x08006a90
 80041e8:	08006b90 	.word	0x08006b90
 80041ec:	08006aa0 	.word	0x08006aa0
 80041f0:	08006ba0 	.word	0x08006ba0
 80041f4:	080002e9 	.word	0x080002e9
	...

08004200 <BusFault_Handler>:
 *          This function simply stops the system into an infinite loop.
 *
 * @notapi
 */
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void _unhandled_exception(void) {
 8004200:	e7fe      	b.n	8004200 <BusFault_Handler>
 8004202:	bf00      	nop
	...

08004210 <__init_ram_areas>:
}

/**
 * @brief   Performs the initialization of the various RAM areas.
 */
void __init_ram_areas(void) {
 8004210:	b4f0      	push	{r4, r5, r6, r7}
#if CRT1_AREAS_NUMBER > 0
  const ram_init_area_t *rap = ram_areas;
 8004212:	4e11      	ldr	r6, [pc, #68]	; (8004258 <__init_ram_areas+0x48>)
      tp++;
    }

    /* Zeroing clear area.*/
    while (p < rap->no_init_area) {
      *p = 0;
 8004214:	2500      	movs	r5, #0
 8004216:	f106 0780 	add.w	r7, r6, #128	; 0x80
void __init_ram_areas(void) {
#if CRT1_AREAS_NUMBER > 0
  const ram_init_area_t *rap = ram_areas;

  do {
    uint32_t *tp = rap->init_text_area;
 800421a:	e896 001a 	ldmia.w	r6, {r1, r3, r4}
    uint32_t *p = rap->init_area;

    /* Copying initialization data.*/
    while (p < rap->clear_area) {
 800421e:	42a3      	cmp	r3, r4
 8004220:	d20d      	bcs.n	800423e <__init_ram_areas+0x2e>
 8004222:	3904      	subs	r1, #4
 8004224:	461a      	mov	r2, r3
      *p = *tp;
 8004226:	f851 0f04 	ldr.w	r0, [r1, #4]!
 800422a:	f842 0b04 	str.w	r0, [r2], #4
  do {
    uint32_t *tp = rap->init_text_area;
    uint32_t *p = rap->init_area;

    /* Copying initialization data.*/
    while (p < rap->clear_area) {
 800422e:	42a2      	cmp	r2, r4
 8004230:	d3f9      	bcc.n	8004226 <__init_ram_areas+0x16>
 8004232:	43da      	mvns	r2, r3
 8004234:	4414      	add	r4, r2
 8004236:	f024 0403 	bic.w	r4, r4, #3
 800423a:	3404      	adds	r4, #4
 800423c:	4423      	add	r3, r4
      p++;
      tp++;
    }

    /* Zeroing clear area.*/
    while (p < rap->no_init_area) {
 800423e:	68f2      	ldr	r2, [r6, #12]
 8004240:	4293      	cmp	r3, r2
 8004242:	d203      	bcs.n	800424c <__init_ram_areas+0x3c>
      *p = 0;
 8004244:	f843 5b04 	str.w	r5, [r3], #4
      p++;
      tp++;
    }

    /* Zeroing clear area.*/
    while (p < rap->no_init_area) {
 8004248:	4293      	cmp	r3, r2
 800424a:	d3fb      	bcc.n	8004244 <__init_ram_areas+0x34>
      *p = 0;
      p++;
    }
    rap++;
 800424c:	3610      	adds	r6, #16
  }
  while (rap < &ram_areas[CRT1_AREAS_NUMBER]);
 800424e:	42be      	cmp	r6, r7
 8004250:	d3e3      	bcc.n	800421a <__init_ram_areas+0xa>
#endif
}
 8004252:	bcf0      	pop	{r4, r5, r6, r7}
 8004254:	4770      	bx	lr
 8004256:	bf00      	nop
 8004258:	08006af0 	.word	0x08006af0
 800425c:	00000000 	.word	0x00000000

08004260 <__default_exit>:
 */
#if !defined(__DOXYGEN__)
__attribute__((noreturn, weak))
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __default_exit(void) {
 8004260:	e7fe      	b.n	8004260 <__default_exit>
 8004262:	bf00      	nop
	...

08004270 <__late_init>:
 */
#if !defined(__DOXYGEN__)
__attribute__((weak))
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __late_init(void) {}
 8004270:	4770      	bx	lr
 8004272:	bf00      	nop
	...

08004280 <__core_init>:
 */
#if !defined(__DOXYGEN__)
__attribute__((weak))
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __core_init(void) {
 8004280:	4770      	bx	lr
 8004282:	bf00      	nop
	...

08004290 <cmd_print>:
static THD_WORKING_AREA(Shell_thread_wa, 1024);
//static THD_WORKING_AREA(Controller_thread_wa, 4096);

//static Control_Param controller;

static void cmd_print(BaseSequentialStream * chp, int argc, char *argv[]){
 8004290:	b570      	push	{r4, r5, r6, lr}
 8004292:	4c10      	ldr	r4, [pc, #64]	; (80042d4 <cmd_print+0x44>)
 8004294:	ed2d 8b02 	vpush	{d8}
  (void) argc,argv;

  uint8_t i;
  for (i = 0; i < 3U; i++)
    chprintf(chp,"Accl:%4d   Gyro:%4d\n",
      (int32_t)(g_IMU1.accelBias[i] * 100),
 8004298:	ed9f 8a0f 	vldr	s16, [pc, #60]	; 80042d8 <cmd_print+0x48>
static THD_WORKING_AREA(Shell_thread_wa, 1024);
//static THD_WORKING_AREA(Controller_thread_wa, 4096);

//static Control_Param controller;

static void cmd_print(BaseSequentialStream * chp, int argc, char *argv[]){
 800429c:	4606      	mov	r6, r0
 800429e:	f104 050c 	add.w	r5, r4, #12
  (void) argc,argv;

  uint8_t i;
  for (i = 0; i < 3U; i++)
    chprintf(chp,"Accl:%4d   Gyro:%4d\n",
      (int32_t)(g_IMU1.accelBias[i] * 100),
 80042a2:	ecb4 7a01 	vldmia	r4!, {s14}
static void cmd_print(BaseSequentialStream * chp, int argc, char *argv[]){
  (void) argc,argv;

  uint8_t i;
  for (i = 0; i < 3U; i++)
    chprintf(chp,"Accl:%4d   Gyro:%4d\n",
 80042a6:	490d      	ldr	r1, [pc, #52]	; (80042dc <cmd_print+0x4c>)
      (int32_t)(g_IMU1.accelBias[i] * 100),
      (int32_t)(g_IMU1.gyroBias[i] * 100));
 80042a8:	edd4 7a02 	vldr	s15, [r4, #8]
  (void) argc,argv;

  uint8_t i;
  for (i = 0; i < 3U; i++)
    chprintf(chp,"Accl:%4d   Gyro:%4d\n",
      (int32_t)(g_IMU1.accelBias[i] * 100),
 80042ac:	ee27 7a08 	vmul.f32	s14, s14, s16
      (int32_t)(g_IMU1.gyroBias[i] * 100));
 80042b0:	ee67 7a88 	vmul.f32	s15, s15, s16
static void cmd_print(BaseSequentialStream * chp, int argc, char *argv[]){
  (void) argc,argv;

  uint8_t i;
  for (i = 0; i < 3U; i++)
    chprintf(chp,"Accl:%4d   Gyro:%4d\n",
 80042b4:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 80042b8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80042bc:	ee17 2a10 	vmov	r2, s14
 80042c0:	ee17 3a90 	vmov	r3, s15
 80042c4:	4630      	mov	r0, r6
 80042c6:	f7fd f933 	bl	8001530 <chprintf>

static void cmd_print(BaseSequentialStream * chp, int argc, char *argv[]){
  (void) argc,argv;

  uint8_t i;
  for (i = 0; i < 3U; i++)
 80042ca:	42ac      	cmp	r4, r5
 80042cc:	d1e9      	bne.n	80042a2 <cmd_print+0x12>
    chprintf(chp,"Accl:%4d   Gyro:%4d\n",
      (int32_t)(g_IMU1.accelBias[i] * 100),
      (int32_t)(g_IMU1.gyroBias[i] * 100));
}
 80042ce:	ecbd 8b02 	vpop	{d8}
 80042d2:	bd70      	pop	{r4, r5, r6, pc}
 80042d4:	2000bcec 	.word	0x2000bcec
 80042d8:	42c80000 	.word	0x42c80000
 80042dc:	08006d80 	.word	0x08006d80

080042e0 <tft_write_data>:
  * @brief  Sending a data
  * @param  data: one byte data to be sent
  * @retval None
  */
void tft_write_data(uint8_t data)
{
 80042e0:	b510      	push	{r4, lr}
 80042e2:	b082      	sub	sp, #8
 80042e4:	ac02      	add	r4, sp, #8
	palSetPad(TFT_DC_PORT, TFT_DC_PIN);
 80042e6:	4b07      	ldr	r3, [pc, #28]	; (8004304 <tft_write_data+0x24>)
  * @brief  Sending a data
  * @param  data: one byte data to be sent
  * @retval None
  */
void tft_write_data(uint8_t data)
{
 80042e8:	f804 0d01 	strb.w	r0, [r4, #-1]!
	palSetPad(TFT_DC_PORT, TFT_DC_PIN);
 80042ec:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80042f0:	831a      	strh	r2, [r3, #24]

  spiSelect(TFT_SPI);
 80042f2:	f001 f90d 	bl	8005510 <spiSelect.constprop.25>
  spiSend(TFT_SPI, 1, &data);
 80042f6:	4620      	mov	r0, r4
 80042f8:	f001 f97a 	bl	80055f0 <spiSend.constprop.21>
  spiUnselect(TFT_SPI);
 80042fc:	f001 f940 	bl	8005580 <spiUnselect.constprop.23>
}
 8004300:	b002      	add	sp, #8
 8004302:	bd10      	pop	{r4, pc}
 8004304:	40021000 	.word	0x40021000
	...

08004310 <tft_write_command>:
  * @brief  Sending a command
  * @param  command: one byte command to be sent
  * @retval None
  */
void tft_write_command(uint8_t command)
{
 8004310:	b510      	push	{r4, lr}
 8004312:	b082      	sub	sp, #8
 8004314:	ac02      	add	r4, sp, #8
	palClearPad(TFT_DC_PORT, TFT_DC_PIN);
 8004316:	4b07      	ldr	r3, [pc, #28]	; (8004334 <tft_write_command+0x24>)
  * @brief  Sending a command
  * @param  command: one byte command to be sent
  * @retval None
  */
void tft_write_command(uint8_t command)
{
 8004318:	f804 0d01 	strb.w	r0, [r4, #-1]!
	palClearPad(TFT_DC_PORT, TFT_DC_PIN);
 800431c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004320:	835a      	strh	r2, [r3, #26]

  spiSelect(TFT_SPI);
 8004322:	f001 f8f5 	bl	8005510 <spiSelect.constprop.25>
  spiSend(TFT_SPI, 1, &command);
 8004326:	4620      	mov	r0, r4
 8004328:	f001 f962 	bl	80055f0 <spiSend.constprop.21>
  spiUnselect(TFT_SPI);
 800432c:	f001 f928 	bl	8005580 <spiUnselect.constprop.23>
}
 8004330:	b002      	add	sp, #8
 8004332:	bd10      	pop	{r4, pc}
 8004334:	40021000 	.word	0x40021000
	...

08004340 <main>:
 */
void hal_lld_init(void) {

  /* Reset of all peripherals. AHB3 is not reseted because it could have
     been initialized in the board initialization file (board.c).*/
  rccResetAHB1(~0);
 8004340:	4bd7      	ldr	r3, [pc, #860]	; (80046a0 <main+0x360>)
 *          of the whole BKP domain.
 */
static void hal_lld_backup_domain_init(void) {

  /* Backup domain access enabled and left open.*/
  PWR->CR |= PWR_CR_DBP;
 8004342:	4cd8      	ldr	r4, [pc, #864]	; (80046a4 <main+0x364>)
 */
void hal_lld_init(void) {

  /* Reset of all peripherals. AHB3 is not reseted because it could have
     been initialized in the board initialization file (board.c).*/
  rccResetAHB1(~0);
 8004344:	691a      	ldr	r2, [r3, #16]
 8004346:	f04f 31ff 	mov.w	r1, #4294967295
 800434a:	2200      	movs	r2, #0
}

/*
 * Application entry point.
 */
int main(void) {
 800434c:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 8004350:	6119      	str	r1, [r3, #16]
 8004352:	611a      	str	r2, [r3, #16]
  rccResetAHB2(~0);
 8004354:	6958      	ldr	r0, [r3, #20]
 8004356:	6159      	str	r1, [r3, #20]
 8004358:	615a      	str	r2, [r3, #20]
  rccResetAPB1(~RCC_APB1RSTR_PWRRST);
 800435a:	6a18      	ldr	r0, [r3, #32]
 800435c:	f060 5080 	orn	r0, r0, #268435456	; 0x10000000
 8004360:	6218      	str	r0, [r3, #32]
 8004362:	621a      	str	r2, [r3, #32]
  rccResetAPB2(~0);
 8004364:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8004366:	6259      	str	r1, [r3, #36]	; 0x24
 8004368:	625a      	str	r2, [r3, #36]	; 0x24

  /* PWR clock enabled.*/
  rccEnablePWRInterface(FALSE);
 800436a:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800436c:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8004370:	6419      	str	r1, [r3, #64]	; 0x40
 *          of the whole BKP domain.
 */
static void hal_lld_backup_domain_init(void) {

  /* Backup domain access enabled and left open.*/
  PWR->CR |= PWR_CR_DBP;
 8004372:	6821      	ldr	r1, [r4, #0]
 8004374:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8004378:	6021      	str	r1, [r4, #0]

  /* Reset BKP domain if different clock source selected.*/
  if ((RCC->BDCR & STM32_RTCSEL_MASK) != STM32_RTCSEL) {
 800437a:	6f19      	ldr	r1, [r3, #112]	; 0x70
 800437c:	f401 7140 	and.w	r1, r1, #768	; 0x300
 8004380:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8004384:	b08b      	sub	sp, #44	; 0x2c
 8004386:	d003      	beq.n	8004390 <main+0x50>
    /* Backup domain reset.*/
    RCC->BDCR = RCC_BDCR_BDRST;
 8004388:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800438c:	6719      	str	r1, [r3, #112]	; 0x70
    RCC->BDCR = 0;
 800438e:	671a      	str	r2, [r3, #112]	; 0x70

  PWR->CSR |= PWR_CSR_BRE;
  while ((PWR->CSR & PWR_CSR_BRR) == 0)
    ;                                /* Waits until the regulator is stable */
#else
  PWR->CSR &= ~PWR_CSR_BRE;
 8004390:	48c4      	ldr	r0, [pc, #784]	; (80046a4 <main+0x364>)
 * @init
 */
void dmaInit(void) {
  unsigned i;

  dma_streams_mask = 0U;
 8004392:	4cc5      	ldr	r4, [pc, #788]	; (80046a8 <main+0x368>)
 8004394:	6843      	ldr	r3, [r0, #4]
 8004396:	4ec5      	ldr	r6, [pc, #788]	; (80046ac <main+0x36c>)
 8004398:	4dc5      	ldr	r5, [pc, #788]	; (80046b0 <main+0x370>)
 800439a:	2100      	movs	r1, #0
 800439c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80043a0:	6043      	str	r3, [r0, #4]
 80043a2:	460a      	mov	r2, r1
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
 80043a4:	460b      	mov	r3, r1
 * @init
 */
void dmaInit(void) {
  unsigned i;

  dma_streams_mask = 0U;
 80043a6:	6021      	str	r1, [r4, #0]
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
    _stm32_dma_streams[i].stream->CR = 0U;
 80043a8:	58b0      	ldr	r0, [r6, r2]
 80043aa:	6001      	str	r1, [r0, #0]
    dma_isr_redir[i].dma_func = NULL;
 80043ac:	f845 1033 	str.w	r1, [r5, r3, lsl #3]
 */
void dmaInit(void) {
  unsigned i;

  dma_streams_mask = 0U;
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
 80043b0:	3301      	adds	r3, #1
 80043b2:	2b10      	cmp	r3, #16
 80043b4:	f102 020c 	add.w	r2, r2, #12
    _stm32_dma_streams[i].stream->CR = 0U;
 80043b8:	f04f 0400 	mov.w	r4, #0
 */
void dmaInit(void) {
  unsigned i;

  dma_streams_mask = 0U;
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
 80043bc:	d1f4      	bne.n	80043a8 <main+0x68>
    _stm32_dma_streams[i].stream->CR = 0U;
    dma_isr_redir[i].dma_func = NULL;
  }
  DMA1->LIFCR = 0xFFFFFFFFU;
 80043be:	f8df 831c 	ldr.w	r8, [pc, #796]	; 80046dc <main+0x39c>
  DMA1->HIFCR = 0xFFFFFFFFU;
  DMA2->LIFCR = 0xFFFFFFFFU;
 80043c2:	4abc      	ldr	r2, [pc, #752]	; (80046b4 <main+0x374>)
#elif defined(STM32F0XX)
  rccEnableAHB(AHB_EN_MASK, TRUE);
#elif defined(STM32F3XX) || defined(STM32F37X)
  rccEnableAHB(AHB_EN_MASK, TRUE);
#elif defined(STM32F2XX) || defined(STM32F4XX) || defined(STM32F7XX)
  RCC->AHB1ENR   |= AHB1_EN_MASK;
 80043c4:	4fb6      	ldr	r7, [pc, #728]	; (80046a0 <main+0x360>)
/* Driver local functions.                                                   */
/*===========================================================================*/

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 80043c6:	f8df c318 	ldr.w	ip, [pc, #792]	; 80046e0 <main+0x3a0>
  gpiop->OSPEEDR = config->ospeedr;
  gpiop->PUPDR   = config->pupdr;
 80043ca:	f8df b318 	ldr.w	fp, [pc, #792]	; 80046e4 <main+0x3a4>
/* Driver local functions.                                                   */
/*===========================================================================*/

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 80043ce:	f8df e318 	ldr.w	lr, [pc, #792]	; 80046e8 <main+0x3a8>
 80043d2:	48b9      	ldr	r0, [pc, #740]	; (80046b8 <main+0x378>)
 80043d4:	f8df a314 	ldr.w	sl, [pc, #788]	; 80046ec <main+0x3ac>
 *
 * @init
 */
void i2cObjectInit(I2CDriver *i2cp) {

  i2cp->state  = I2C_STOP;
 80043d8:	49b8      	ldr	r1, [pc, #736]	; (80046bc <main+0x37c>)
 80043da:	f8df 9314 	ldr.w	r9, [pc, #788]	; 80046f0 <main+0x3b0>
 *
 * @init
 */
void sdObjectInit(SerialDriver *sdp, qnotify_t inotify, qnotify_t onotify) {

  sdp->vmt = &vmt;
 80043de:	4db8      	ldr	r5, [pc, #736]	; (80046c0 <main+0x380>)
  dma_streams_mask = 0U;
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
    _stm32_dma_streams[i].stream->CR = 0U;
    dma_isr_redir[i].dma_func = NULL;
  }
  DMA1->LIFCR = 0xFFFFFFFFU;
 80043e0:	f04f 36ff 	mov.w	r6, #4294967295
 80043e4:	f8c8 6008 	str.w	r6, [r8, #8]
  DMA1->HIFCR = 0xFFFFFFFFU;
 80043e8:	f8c8 600c 	str.w	r6, [r8, #12]
  DMA2->LIFCR = 0xFFFFFFFFU;
 80043ec:	6096      	str	r6, [r2, #8]
  DMA2->HIFCR = 0xFFFFFFFFU;
 80043ee:	60d6      	str	r6, [r2, #12]
#elif defined(STM32F0XX)
  rccEnableAHB(AHB_EN_MASK, TRUE);
#elif defined(STM32F3XX) || defined(STM32F37X)
  rccEnableAHB(AHB_EN_MASK, TRUE);
#elif defined(STM32F2XX) || defined(STM32F4XX) || defined(STM32F7XX)
  RCC->AHB1ENR   |= AHB1_EN_MASK;
 80043f0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80043f2:	ea6f 2252 	mvn.w	r2, r2, lsr #9
 80043f6:	ea6f 2242 	mvn.w	r2, r2, lsl #9
 80043fa:	633a      	str	r2, [r7, #48]	; 0x30
  RCC->AHB1LPENR |= AHB1_LPEN_MASK;
 80043fc:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80043fe:	ea6f 2252 	mvn.w	r2, r2, lsr #9
 8004402:	ea6f 2242 	mvn.w	r2, r2, lsl #9
 8004406:	653a      	str	r2, [r7, #80]	; 0x50
/*===========================================================================*/

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
  gpiop->OSPEEDR = config->ospeedr;
 8004408:	f46f 42a8 	mvn.w	r2, #21504	; 0x5400
/* Driver local functions.                                                   */
/*===========================================================================*/

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 800440c:	f8cc 4004 	str.w	r4, [ip, #4]
  gpiop->OSPEEDR = config->ospeedr;
 8004410:	f8cc 2008 	str.w	r2, [ip, #8]
  gpiop->PUPDR   = config->pupdr;
 8004414:	f8cc b00c 	str.w	fp, [ip, #12]
  gpiop->ODR     = config->odr;
  gpiop->AFRL    = config->afrl;
 8004418:	f10b 5baa 	add.w	fp, fp, #356515840	; 0x15400000
 800441c:	f50b 3b88 	add.w	fp, fp, #69632	; 0x11000
static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
  gpiop->OSPEEDR = config->ospeedr;
  gpiop->PUPDR   = config->pupdr;
  gpiop->ODR     = config->odr;
 8004420:	f64f 72ff 	movw	r2, #65535	; 0xffff
  gpiop->AFRL    = config->afrl;
 8004424:	f50b 7b88 	add.w	fp, fp, #272	; 0x110
static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
  gpiop->OSPEEDR = config->ospeedr;
  gpiop->PUPDR   = config->pupdr;
  gpiop->ODR     = config->odr;
 8004428:	f8cc 2014 	str.w	r2, [ip, #20]
  gpiop->AFRL    = config->afrl;
 800442c:	f8cc b020 	str.w	fp, [ip, #32]
  gpiop->AFRH    = config->afrh;
 8004430:	f8df b2c0 	ldr.w	fp, [pc, #704]	; 80046f4 <main+0x3b4>
 8004434:	f8cc b024 	str.w	fp, [ip, #36]	; 0x24
  gpiop->MODER   = config->moder;
 8004438:	f8df b2bc 	ldr.w	fp, [pc, #700]	; 80046f8 <main+0x3b8>
 800443c:	f8cc b000 	str.w	fp, [ip]
/* Driver local functions.                                                   */
/*===========================================================================*/

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 8004440:	f44f 7c10 	mov.w	ip, #576	; 0x240
  gpiop->OSPEEDR = config->ospeedr;
  gpiop->PUPDR   = config->pupdr;
 8004444:	f8df b2b4 	ldr.w	fp, [pc, #692]	; 80046fc <main+0x3bc>
/* Driver local functions.                                                   */
/*===========================================================================*/

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 8004448:	f8ce c004 	str.w	ip, [lr, #4]
  gpiop->OSPEEDR = config->ospeedr;
 800444c:	f8ce 6008 	str.w	r6, [lr, #8]
  gpiop->PUPDR   = config->pupdr;
 8004450:	f8ce b00c 	str.w	fp, [lr, #12]
  gpiop->ODR     = config->odr;
  gpiop->AFRL    = config->afrl;
 8004454:	f8df b2a8 	ldr.w	fp, [pc, #680]	; 8004700 <main+0x3c0>
static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
  gpiop->OSPEEDR = config->ospeedr;
  gpiop->PUPDR   = config->pupdr;
  gpiop->ODR     = config->odr;
 8004458:	f8ce 2014 	str.w	r2, [lr, #20]
  gpiop->AFRL    = config->afrl;
 800445c:	f8ce b020 	str.w	fp, [lr, #32]
  gpiop->AFRH    = config->afrh;
 8004460:	f8df b2a0 	ldr.w	fp, [pc, #672]	; 8004704 <main+0x3c4>
 8004464:	f8ce b024 	str.w	fp, [lr, #36]	; 0x24
  gpiop->MODER   = config->moder;
 8004468:	f8df b29c 	ldr.w	fp, [pc, #668]	; 8004708 <main+0x3c8>
 800446c:	f8ce b000 	str.w	fp, [lr]

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
  gpiop->OSPEEDR = config->ospeedr;
  gpiop->PUPDR   = config->pupdr;
 8004470:	f8df b298 	ldr.w	fp, [pc, #664]	; 800470c <main+0x3cc>
/* Driver local functions.                                                   */
/*===========================================================================*/

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 8004474:	6044      	str	r4, [r0, #4]
  gpiop->OSPEEDR = config->ospeedr;
 8004476:	6086      	str	r6, [r0, #8]
  gpiop->PUPDR   = config->pupdr;
 8004478:	f8c0 b00c 	str.w	fp, [r0, #12]
  gpiop->ODR     = config->odr;
  gpiop->AFRL    = config->afrl;
 800447c:	f04f 5b4c 	mov.w	fp, #855638016	; 0x33000000
static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
  gpiop->OSPEEDR = config->ospeedr;
  gpiop->PUPDR   = config->pupdr;
  gpiop->ODR     = config->odr;
 8004480:	6142      	str	r2, [r0, #20]
  gpiop->AFRL    = config->afrl;
 8004482:	f8c0 b020 	str.w	fp, [r0, #32]
  gpiop->AFRH    = config->afrh;
 8004486:	f648 0b33 	movw	fp, #34867	; 0x8833
 800448a:	f8c0 b024 	str.w	fp, [r0, #36]	; 0x24
  gpiop->MODER   = config->moder;
 800448e:	f8df b280 	ldr.w	fp, [pc, #640]	; 8004710 <main+0x3d0>
 8004492:	f8c0 b000 	str.w	fp, [r0]

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
  gpiop->OSPEEDR = config->ospeedr;
  gpiop->PUPDR   = config->pupdr;
 8004496:	f8df b27c 	ldr.w	fp, [pc, #636]	; 8004714 <main+0x3d4>
/* Driver local functions.                                                   */
/*===========================================================================*/

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 800449a:	f8ca 4004 	str.w	r4, [sl, #4]
  gpiop->OSPEEDR = config->ospeedr;
 800449e:	f8ca 6008 	str.w	r6, [sl, #8]
  gpiop->PUPDR   = config->pupdr;
 80044a2:	f8ca b00c 	str.w	fp, [sl, #12]
  gpiop->ODR     = config->odr;
 80044a6:	f640 7bff 	movw	fp, #4095	; 0xfff
/* Driver local functions.                                                   */
/*===========================================================================*/

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 80044aa:	f5a8 4898 	sub.w	r8, r8, #19456	; 0x4c00
 80044ae:	f8df c268 	ldr.w	ip, [pc, #616]	; 8004718 <main+0x3d8>
  gpiop->OSPEEDR = config->ospeedr;
  gpiop->PUPDR   = config->pupdr;
  gpiop->ODR     = config->odr;
 80044b2:	f8ca b014 	str.w	fp, [sl, #20]
/* Driver local functions.                                                   */
/*===========================================================================*/

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 80044b6:	f50e 5ec0 	add.w	lr, lr, #6144	; 0x1800
 80044ba:	f500 50c0 	add.w	r0, r0, #6144	; 0x1800
  gpiop->OSPEEDR = config->ospeedr;
  gpiop->PUPDR   = config->pupdr;
  gpiop->ODR     = config->odr;
  gpiop->AFRL    = config->afrl;
  gpiop->AFRH    = config->afrh;
  gpiop->MODER   = config->moder;
 80044be:	f8df b25c 	ldr.w	fp, [pc, #604]	; 800471c <main+0x3dc>

  gpiop->OTYPER  = config->otyper;
  gpiop->OSPEEDR = config->ospeedr;
  gpiop->PUPDR   = config->pupdr;
  gpiop->ODR     = config->odr;
  gpiop->AFRL    = config->afrl;
 80044c2:	f8ca 4020 	str.w	r4, [sl, #32]
  gpiop->AFRH    = config->afrh;
 80044c6:	f8ca 4024 	str.w	r4, [sl, #36]	; 0x24
  gpiop->MODER   = config->moder;
 80044ca:	f8ca b000 	str.w	fp, [sl]
 80044ce:	f8df a250 	ldr.w	sl, [pc, #592]	; 8004720 <main+0x3e0>
/* Driver local functions.                                                   */
/*===========================================================================*/

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 80044d2:	f8c9 4004 	str.w	r4, [r9, #4]
  gpiop->OSPEEDR = config->ospeedr;
 80044d6:	f8c9 6008 	str.w	r6, [r9, #8]
  gpiop->PUPDR   = config->pupdr;
 80044da:	f8c9 400c 	str.w	r4, [r9, #12]
  gpiop->ODR     = config->odr;
 80044de:	f8c9 2014 	str.w	r2, [r9, #20]
  gpiop->AFRL    = config->afrl;
 80044e2:	f8c9 4020 	str.w	r4, [r9, #32]
  gpiop->AFRH    = config->afrh;
 80044e6:	f8c9 3024 	str.w	r3, [r9, #36]	; 0x24
  gpiop->MODER   = config->moder;
 80044ea:	f8c9 a000 	str.w	sl, [r9]
/* Driver local functions.                                                   */
/*===========================================================================*/

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 80044ee:	f8c8 4004 	str.w	r4, [r8, #4]
  gpiop->OSPEEDR = config->ospeedr;
 80044f2:	f8c8 6008 	str.w	r6, [r8, #8]
  gpiop->PUPDR   = config->pupdr;
 80044f6:	f8c8 400c 	str.w	r4, [r8, #12]
  gpiop->ODR     = config->odr;
 80044fa:	f8c8 2014 	str.w	r2, [r8, #20]
  gpiop->AFRL    = config->afrl;
 80044fe:	f8c8 4020 	str.w	r4, [r8, #32]
  gpiop->AFRH    = config->afrh;
 8004502:	f8c8 4024 	str.w	r4, [r8, #36]	; 0x24
  gpiop->MODER   = config->moder;
 8004506:	f8c8 4000 	str.w	r4, [r8]
/* Driver local functions.                                                   */
/*===========================================================================*/

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 800450a:	f8cc 4004 	str.w	r4, [ip, #4]
  gpiop->OSPEEDR = config->ospeedr;
 800450e:	f8cc 6008 	str.w	r6, [ip, #8]
  gpiop->PUPDR   = config->pupdr;
 8004512:	f8cc 400c 	str.w	r4, [ip, #12]
  gpiop->ODR     = config->odr;
 8004516:	f8cc 2014 	str.w	r2, [ip, #20]
  gpiop->AFRL    = config->afrl;
 800451a:	f8cc 4020 	str.w	r4, [ip, #32]
  gpiop->AFRH    = config->afrh;
 800451e:	f8cc 4024 	str.w	r4, [ip, #36]	; 0x24
  gpiop->MODER   = config->moder;
 8004522:	f8cc 4000 	str.w	r4, [ip]
/* Driver local functions.                                                   */
/*===========================================================================*/

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 8004526:	f8ce 4004 	str.w	r4, [lr, #4]
  gpiop->OSPEEDR = config->ospeedr;
 800452a:	f8ce 6008 	str.w	r6, [lr, #8]
  gpiop->PUPDR   = config->pupdr;
 800452e:	f8ce 400c 	str.w	r4, [lr, #12]
  gpiop->ODR     = config->odr;
 8004532:	f8ce 2014 	str.w	r2, [lr, #20]
  gpiop->AFRL    = config->afrl;
 8004536:	f8ce 4020 	str.w	r4, [lr, #32]
  gpiop->AFRH    = config->afrh;
 800453a:	f8ce 4024 	str.w	r4, [lr, #36]	; 0x24
  gpiop->MODER   = config->moder;
 800453e:	f8ce 4000 	str.w	r4, [lr]
/* Driver local functions.                                                   */
/*===========================================================================*/

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 8004542:	6044      	str	r4, [r0, #4]
  gpiop->OSPEEDR = config->ospeedr;
 8004544:	6086      	str	r6, [r0, #8]
  gpiop->PUPDR   = config->pupdr;
 8004546:	60c4      	str	r4, [r0, #12]
  gpiop->ODR     = config->odr;
 8004548:	6142      	str	r2, [r0, #20]
  gpiop->AFRL    = config->afrl;
 800454a:	6204      	str	r4, [r0, #32]
  i2cp->config = NULL;
 800454c:	604c      	str	r4, [r1, #4]
  gpiop->AFRH    = config->afrh;
 800454e:	6244      	str	r4, [r0, #36]	; 0x24
void chMtxObjectInit(mutex_t *mp) {

  chDbgCheck(mp != NULL);

  queue_init(&mp->m_queue);
  mp->m_owner = NULL;
 8004550:	614c      	str	r4, [r1, #20]
  gpiop->MODER   = config->moder;
 8004552:	6004      	str	r4, [r0, #0]

#if STM32_I2C_USE_I2C1
  i2cObjectInit(&I2CD1);
  I2CD1.thread = NULL;
  I2CD1.i2c    = I2C1;
  I2CD1.dmarx  = STM32_DMA_STREAM(STM32_I2C_I2C1_RX_DMA_STREAM);
 8004554:	4855      	ldr	r0, [pc, #340]	; (80046ac <main+0x36c>)
void i2c_lld_init(void) {

#if STM32_I2C_USE_I2C1
  i2cObjectInit(&I2CD1);
  I2CD1.thread = NULL;
  I2CD1.i2c    = I2C1;
 8004556:	4a5b      	ldr	r2, [pc, #364]	; (80046c4 <main+0x384>)
 8004558:	634a      	str	r2, [r1, #52]	; 0x34
  I2CD1.dmarx  = STM32_DMA_STREAM(STM32_I2C_I2C1_RX_DMA_STREAM);
  I2CD1.dmatx  = STM32_DMA_STREAM(STM32_I2C_I2C1_TX_DMA_STREAM);
 800455a:	4602      	mov	r2, r0
 800455c:	3248      	adds	r2, #72	; 0x48
 800455e:	630a      	str	r2, [r1, #48]	; 0x30
 *
 * @notapi
 */
static inline void queue_init(threads_queue_t *tqp) {

  tqp->p_next = (thread_t *)tqp;
 8004560:	f101 020c 	add.w	r2, r1, #12
 */
void gpt_lld_init(void) {

#if STM32_GPT_USE_TIM1
  /* Driver initialization.*/
  GPTD1.tim = STM32_TIM1;
 8004564:	f8df b1bc 	ldr.w	fp, [pc, #444]	; 8004724 <main+0x3e4>
 8004568:	60ca      	str	r2, [r1, #12]
  tqp->p_prev = (thread_t *)tqp;
 800456a:	610a      	str	r2, [r1, #16]
 *
 * @init
 */
void gptObjectInit(GPTDriver *gptp) {

  gptp->state  = GPT_STOP;
 800456c:	2201      	movs	r2, #1
 *
 * @init
 */
void i2cObjectInit(I2CDriver *i2cp) {

  i2cp->state  = I2C_STOP;
 800456e:	700a      	strb	r2, [r1, #0]
  gptObjectInit(&GPTD1);
#endif

#if STM32_GPT_USE_TIM2
  /* Driver initialization.*/
  GPTD2.tim = STM32_TIM2;
 8004570:	f8df 91b4 	ldr.w	r9, [pc, #436]	; 8004728 <main+0x3e8>

#if STM32_I2C_USE_I2C1
  i2cObjectInit(&I2CD1);
  I2CD1.thread = NULL;
  I2CD1.i2c    = I2C1;
  I2CD1.dmarx  = STM32_DMA_STREAM(STM32_I2C_I2C1_RX_DMA_STREAM);
 8004574:	62c8      	str	r0, [r1, #44]	; 0x2c
 */
void i2c_lld_init(void) {

#if STM32_I2C_USE_I2C1
  i2cObjectInit(&I2CD1);
  I2CD1.thread = NULL;
 8004576:	61cc      	str	r4, [r1, #28]
 */
void gpt_lld_init(void) {

#if STM32_GPT_USE_TIM1
  /* Driver initialization.*/
  GPTD1.tim = STM32_TIM1;
 8004578:	4953      	ldr	r1, [pc, #332]	; (80046c8 <main+0x388>)
  gptObjectInit(&GPTD2);
#endif

#if STM32_GPT_USE_TIM3
  /* Driver initialization.*/
  GPTD3.tim = STM32_TIM3;
 800457a:	f8df a1b0 	ldr.w	sl, [pc, #432]	; 800472c <main+0x3ec>
 */
void gpt_lld_init(void) {

#if STM32_GPT_USE_TIM1
  /* Driver initialization.*/
  GPTD1.tim = STM32_TIM1;
 800457e:	f8cb 100c 	str.w	r1, [fp, #12]
  gptObjectInit(&GPTD1);
#endif

#if STM32_GPT_USE_TIM2
  /* Driver initialization.*/
  GPTD2.tim = STM32_TIM2;
 8004582:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8004586:	f8c9 100c 	str.w	r1, [r9, #12]
  gptObjectInit(&GPTD2);
#endif

#if STM32_GPT_USE_TIM3
  /* Driver initialization.*/
  GPTD3.tim = STM32_TIM3;
 800458a:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 *
 * @init
 */
void pwmObjectInit(PWMDriver *pwmp) {

  pwmp->state    = PWM_STOP;
 800458e:	f8df c1a0 	ldr.w	ip, [pc, #416]	; 8004730 <main+0x3f0>
 8004592:	f8ca 100c 	str.w	r1, [sl, #12]
  gptObjectInit(&GPTD3);
#endif

#if STM32_GPT_USE_TIM4
  /* Driver initialization.*/
  GPTD4.tim = STM32_TIM4;
 8004596:	484d      	ldr	r0, [pc, #308]	; (80046cc <main+0x38c>)
 8004598:	494d      	ldr	r1, [pc, #308]	; (80046d0 <main+0x390>)
 800459a:	f8df e198 	ldr.w	lr, [pc, #408]	; 8004734 <main+0x3f4>
 800459e:	f88b 2000 	strb.w	r2, [fp]
 80045a2:	f889 2000 	strb.w	r2, [r9]
 80045a6:	46a8      	mov	r8, r5
  gptp->config = NULL;
 80045a8:	f8cb 4004 	str.w	r4, [fp, #4]
 80045ac:	f8c9 4004 	str.w	r4, [r9, #4]

#if STM32_PWM_USE_TIM8
  /* Driver initialization.*/
  pwmObjectInit(&PWMD8);
  PWMD8.channels = STM32_TIM8_CHANNELS;
  PWMD8.tim = STM32_TIM8;
 80045b0:	f8df b184 	ldr.w	fp, [pc, #388]	; 8004738 <main+0x3f8>
 *
 * @init
 */
void gptObjectInit(GPTDriver *gptp) {

  gptp->state  = GPT_STOP;
 80045b4:	f88a 2000 	strb.w	r2, [sl]
#endif

#if STM32_PWM_USE_TIM8
  /* Driver initialization.*/
  pwmObjectInit(&PWMD8);
  PWMD8.channels = STM32_TIM8_CHANNELS;
 80045b8:	f04f 0906 	mov.w	r9, #6
 80045bc:	f88c 2000 	strb.w	r2, [ip]
 80045c0:	60c8      	str	r0, [r1, #12]
 80045c2:	f88c 9010 	strb.w	r9, [ip, #16]
  PWMD8.tim = STM32_TIM8;
 80045c6:	f8cc b018 	str.w	fp, [ip, #24]
  gptp->config = NULL;
 80045ca:	f8ca 4004 	str.w	r4, [sl, #4]

#if STM32_PWM_USE_TIM9
  /* Driver initialization.*/
  pwmObjectInit(&PWMD9);
  PWMD9.channels = STM32_TIM9_CHANNELS;
  PWMD9.tim = STM32_TIM9;
 80045ce:	f500 309c 	add.w	r0, r0, #79872	; 0x13800
#endif

#if STM32_PWM_USE_TIM9
  /* Driver initialization.*/
  pwmObjectInit(&PWMD9);
  PWMD9.channels = STM32_TIM9_CHANNELS;
 80045d2:	f04f 0a02 	mov.w	sl, #2
  pwmp->config   = NULL;
 80045d6:	f8cc 4004 	str.w	r4, [ip, #4]
  pwmp->enabled  = 0;
 80045da:	f8cc 400c 	str.w	r4, [ip, #12]
 80045de:	f8df 915c 	ldr.w	r9, [pc, #348]	; 800473c <main+0x3fc>
 *
 * @notapi
 */
void spi_lld_init(void) {

  dummytx = 0xFFFF;
 80045e2:	f8df c15c 	ldr.w	ip, [pc, #348]	; 8004740 <main+0x400>
 *
 * @init
 */
void gptObjectInit(GPTDriver *gptp) {

  gptp->state  = GPT_STOP;
 80045e6:	700a      	strb	r2, [r1, #0]
 *
 * @init
 */
void pwmObjectInit(PWMDriver *pwmp) {

  pwmp->state    = PWM_STOP;
 80045e8:	f88e 2000 	strb.w	r2, [lr]
 80045ec:	f88e a010 	strb.w	sl, [lr, #16]
  gptp->config = NULL;
 80045f0:	604c      	str	r4, [r1, #4]
  pwmp->config   = NULL;
 80045f2:	f8ce 4004 	str.w	r4, [lr, #4]
 *
 * @init
 */
void spiObjectInit(SPIDriver *spip) {

  spip->state = SPI_STOP;
 80045f6:	4937      	ldr	r1, [pc, #220]	; (80046d4 <main+0x394>)
  pwmp->enabled  = 0;
 80045f8:	f8ce 400c 	str.w	r4, [lr, #12]
  chThdQueueObjectInit(&oqp->q_waiting);
  oqp->q_counter = size;
  oqp->q_buffer  = bp;
  oqp->q_rdptr   = bp;
  oqp->q_wrptr   = bp;
  oqp->q_top     = bp + size;
 80045fc:	f105 0a74 	add.w	sl, r5, #116	; 0x74
  PWMD9.tim = STM32_TIM9;
 8004600:	f8ce 0018 	str.w	r0, [lr, #24]
 8004604:	f848 9b04 	str.w	r9, [r8], #4
#endif

#if STM32_SPI_USE_SPI2
  spiObjectInit(&SPID2);
  SPID2.spi       = SPI2;
  SPID2.dmarx     = STM32_DMA_STREAM(STM32_SPI_SPI2_RX_DMA_STREAM);
 8004608:	4828      	ldr	r0, [pc, #160]	; (80046ac <main+0x36c>)
  oqp->q_notify  = onfy;
 800460a:	f8df 9138 	ldr.w	r9, [pc, #312]	; 8004744 <main+0x404>
 *
 * @notapi
 */
void spi_lld_init(void) {

  dummytx = 0xFFFF;
 800460e:	f8ac 6000 	strh.w	r6, [ip]
  SD3.usart = USART3;
#endif

#if STM32_SERIAL_USE_UART4
  sdObjectInit(&SD4, NULL, notify4);
  SD4.usart = UART4;
 8004612:	f8df e134 	ldr.w	lr, [pc, #308]	; 8004748 <main+0x408>
  chThdQueueObjectInit(&oqp->q_waiting);
  oqp->q_counter = size;
  oqp->q_buffer  = bp;
  oqp->q_rdptr   = bp;
  oqp->q_wrptr   = bp;
  oqp->q_top     = bp + size;
 8004616:	f8c5 a040 	str.w	sl, [r5, #64]	; 0x40
 *
 * @notapi
 */
static inline void queue_init(threads_queue_t *tqp) {

  tqp->p_next = (thread_t *)tqp;
 800461a:	f105 0c0c 	add.w	ip, r5, #12
void chIQObjectInit(input_queue_t *iqp, uint8_t *bp, size_t size,
                    qnotify_t infy, void *link) {

  chThdQueueObjectInit(&iqp->q_waiting);
  iqp->q_counter = 0;
  iqp->q_buffer  = bp;
 800461e:	f105 0a54 	add.w	sl, r5, #84	; 0x54
  oqp->q_counter = size;
  oqp->q_buffer  = bp;
  oqp->q_rdptr   = bp;
  oqp->q_wrptr   = bp;
  oqp->q_top     = bp + size;
  oqp->q_notify  = onfy;
 8004622:	f8c5 904c 	str.w	r9, [r5, #76]	; 0x4c
  chThdQueueObjectInit(&iqp->q_waiting);
  iqp->q_counter = 0;
  iqp->q_buffer  = bp;
  iqp->q_rdptr   = bp;
  iqp->q_wrptr   = bp;
  iqp->q_top     = bp + size;
 8004626:	f105 0964 	add.w	r9, r5, #100	; 0x64

#if STM32_SPI_USE_SPI2
  spiObjectInit(&SPID2);
  SPID2.spi       = SPI2;
  SPID2.dmarx     = STM32_DMA_STREAM(STM32_SPI_SPI2_RX_DMA_STREAM);
  SPID2.dmatx     = STM32_DMA_STREAM(STM32_SPI_SPI2_TX_DMA_STREAM);
 800462a:	f100 0b30 	add.w	fp, r0, #48	; 0x30
 800462e:	f8c5 e074 	str.w	lr, [r5, #116]	; 0x74
 *
 * @init
 */
static inline void chEvtObjectInit(event_source_t *esp) {

  esp->es_next = (event_listener_t *)esp;
 8004632:	f8c5 8004 	str.w	r8, [r5, #4]
 8004636:	f105 0e30 	add.w	lr, r5, #48	; 0x30
#endif

#if STM32_SPI_USE_SPI2
  spiObjectInit(&SPID2);
  SPID2.spi       = SPI2;
  SPID2.dmarx     = STM32_DMA_STREAM(STM32_SPI_SPI2_RX_DMA_STREAM);
 800463a:	f100 0824 	add.w	r8, r0, #36	; 0x24
 800463e:	f8c5 c00c 	str.w	ip, [r5, #12]
  tqp->p_prev = (thread_t *)tqp;
 8004642:	f8c5 c010 	str.w	ip, [r5, #16]
void chIQObjectInit(input_queue_t *iqp, uint8_t *bp, size_t size,
                    qnotify_t infy, void *link) {

  chThdQueueObjectInit(&iqp->q_waiting);
  iqp->q_counter = 0;
  iqp->q_buffer  = bp;
 8004646:	f8c5 a018 	str.w	sl, [r5, #24]
  SPID2.dmatx     = STM32_DMA_STREAM(STM32_SPI_SPI2_TX_DMA_STREAM);
  SPID2.rxdmamode = STM32_DMA_CR_CHSEL(SPI2_RX_DMA_CHANNEL) |
 800464a:	f8df c100 	ldr.w	ip, [pc, #256]	; 800474c <main+0x40c>
  iqp->q_rdptr   = bp;
 800464e:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  iqp->q_wrptr   = bp;
 8004652:	f8c5 a020 	str.w	sl, [r5, #32]
  iqp->q_top     = bp + size;
 8004656:	f8c5 901c 	str.w	r9, [r5, #28]
 *
 * @notapi
 */
static inline void queue_init(threads_queue_t *tqp) {

  tqp->p_next = (thread_t *)tqp;
 800465a:	f101 0a0c 	add.w	sl, r1, #12
void chOQObjectInit(output_queue_t *oqp, uint8_t *bp, size_t size,
                    qnotify_t onfy, void *link) {

  chThdQueueObjectInit(&oqp->q_waiting);
  oqp->q_counter = size;
  oqp->q_buffer  = bp;
 800465e:	f8c5 903c 	str.w	r9, [r5, #60]	; 0x3c
  oqp->q_rdptr   = bp;
 8004662:	f8c5 9048 	str.w	r9, [r5, #72]	; 0x48
  oqp->q_wrptr   = bp;
 8004666:	f8c5 9044 	str.w	r9, [r5, #68]	; 0x44
                    STM32_DMA_CR_TEIE;
#endif

#if STM32_SPI_USE_SPI2
  spiObjectInit(&SPID2);
  SPID2.spi       = SPI2;
 800466a:	481b      	ldr	r0, [pc, #108]	; (80046d8 <main+0x398>)
                    STM32_DMA_CR_PL(STM32_SPI_SPI2_DMA_PRIORITY) |
                    STM32_DMA_CR_DIR_P2M |
                    STM32_DMA_CR_TCIE |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
  SPID2.txdmamode = STM32_DMA_CR_CHSEL(SPI2_TX_DMA_CHANNEL) |
 800466c:	f8df 90e0 	ldr.w	r9, [pc, #224]	; 8004750 <main+0x410>
 8004670:	700a      	strb	r2, [r1, #0]
  osalEventObjectInit(&sdp->event);
  sdp->state = SD_STOP;
 8004672:	722a      	strb	r2, [r5, #8]
                    STM32_DMA_CR_TEIE;
#endif

#if STM32_SPI_USE_SPI2
  spiObjectInit(&SPID2);
  SPID2.spi       = SPI2;
 8004674:	61c8      	str	r0, [r1, #28]
  SPID2.dmarx     = STM32_DMA_STREAM(STM32_SPI_SPI2_RX_DMA_STREAM);
 8004676:	f8c1 8020 	str.w	r8, [r1, #32]
  SPID2.dmatx     = STM32_DMA_STREAM(STM32_SPI_SPI2_TX_DMA_STREAM);
 800467a:	f8c1 b024 	str.w	fp, [r1, #36]	; 0x24
  SPID2.rxdmamode = STM32_DMA_CR_CHSEL(SPI2_RX_DMA_CHANNEL) |
 800467e:	f8c1 c028 	str.w	ip, [r1, #40]	; 0x28
 8004682:	f8c1 a00c 	str.w	sl, [r1, #12]
  tqp->p_prev = (thread_t *)tqp;
 8004686:	f8c1 a010 	str.w	sl, [r1, #16]
 */
void chIQObjectInit(input_queue_t *iqp, uint8_t *bp, size_t size,
                    qnotify_t infy, void *link) {

  chThdQueueObjectInit(&iqp->q_waiting);
  iqp->q_counter = 0;
 800468a:	616c      	str	r4, [r5, #20]
 *
 * @notapi
 */
static inline void queue_init(threads_queue_t *tqp) {

  tqp->p_next = (thread_t *)tqp;
 800468c:	f8c5 e030 	str.w	lr, [r5, #48]	; 0x30
 */
void chOQObjectInit(output_queue_t *oqp, uint8_t *bp, size_t size,
                    qnotify_t onfy, void *link) {

  chThdQueueObjectInit(&oqp->q_waiting);
  oqp->q_counter = size;
 8004690:	63ab      	str	r3, [r5, #56]	; 0x38
  tqp->p_prev = (thread_t *)tqp;
 8004692:	f8c5 e034 	str.w	lr, [r5, #52]	; 0x34
  spip->config = NULL;
 8004696:	604c      	str	r4, [r1, #4]
#if SPI_USE_WAIT == TRUE
  spip->thread = NULL;
 8004698:	608c      	str	r4, [r1, #8]
 800469a:	614c      	str	r4, [r1, #20]
 800469c:	e05a      	b.n	8004754 <main+0x414>
 800469e:	bf00      	nop
 80046a0:	40023800 	.word	0x40023800
 80046a4:	40007000 	.word	0x40007000
 80046a8:	2000ceb0 	.word	0x2000ceb0
 80046ac:	08006c60 	.word	0x08006c60
 80046b0:	2000bc28 	.word	0x2000bc28
 80046b4:	40026400 	.word	0x40026400
 80046b8:	40020800 	.word	0x40020800
 80046bc:	2000dbe8 	.word	0x2000dbe8
 80046c0:	20002d9c 	.word	0x20002d9c
 80046c4:	40005400 	.word	0x40005400
 80046c8:	40010000 	.word	0x40010000
 80046cc:	40000800 	.word	0x40000800
 80046d0:	2000dbd0 	.word	0x2000dbd0
 80046d4:	2000d044 	.word	0x2000d044
 80046d8:	40003800 	.word	0x40003800
 80046dc:	40026000 	.word	0x40026000
 80046e0:	40020000 	.word	0x40020000
 80046e4:	40150000 	.word	0x40150000
 80046e8:	40020400 	.word	0x40020400
 80046ec:	40020c00 	.word	0x40020c00
 80046f0:	40021000 	.word	0x40021000
 80046f4:	000aa770 	.word	0x000aa770
 80046f8:	2aa8aaa8 	.word	0x2aa8aaa8
 80046fc:	55514015 	.word	0x55514015
 8004700:	22220000 	.word	0x22220000
 8004704:	55550044 	.word	0x55550044
 8004708:	aa0aaa80 	.word	0xaa0aaa80
 800470c:	54400554 	.word	0x54400554
 8004710:	02aaa001 	.word	0x02aaa001
 8004714:	aa555055 	.word	0xaa555055
 8004718:	40021800 	.word	0x40021800
 800471c:	55000100 	.word	0x55000100
 8004720:	50082840 	.word	0x50082840
 8004724:	2000bca8 	.word	0x2000bca8
 8004728:	2000da30 	.word	0x2000da30
 800472c:	2000d144 	.word	0x2000d144
 8004730:	2000da14 	.word	0x2000da14
 8004734:	20002d58 	.word	0x20002d58
 8004738:	40010400 	.word	0x40010400
 800473c:	08006c00 	.word	0x08006c00
 8004740:	2000bcb8 	.word	0x2000bcb8
 8004744:	08001f11 	.word	0x08001f11
 8004748:	40004c00 	.word	0x40004c00
 800474c:	00010016 	.word	0x00010016
 8004750:	00010046 	.word	0x00010046
  iqp->q_counter = 0;
  iqp->q_buffer  = bp;
  iqp->q_rdptr   = bp;
  iqp->q_wrptr   = bp;
  iqp->q_top     = bp + size;
  iqp->q_notify  = infy;
 8004754:	62ac      	str	r4, [r5, #40]	; 0x28
  iqp->q_link    = link;
 8004756:	62ed      	str	r5, [r5, #44]	; 0x2c
  oqp->q_buffer  = bp;
  oqp->q_rdptr   = bp;
  oqp->q_wrptr   = bp;
  oqp->q_top     = bp + size;
  oqp->q_notify  = onfy;
  oqp->q_link    = link;
 8004758:	652d      	str	r5, [r5, #80]	; 0x50
                    STM32_DMA_CR_PL(STM32_SPI_SPI2_DMA_PRIORITY) |
                    STM32_DMA_CR_DIR_P2M |
                    STM32_DMA_CR_TCIE |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
  SPID2.txdmamode = STM32_DMA_CR_CHSEL(SPI2_TX_DMA_CHANNEL) |
 800475a:	f8c1 902c 	str.w	r9, [r1, #44]	; 0x2c

#if OSAL_ST_MODE == OSAL_ST_MODE_FREERUNNING
  /* Free running counter mode.*/

  /* Enabling timer clock.*/
  ST_ENABLE_CLOCK();
 800475e:	f8d7 8040 	ldr.w	r8, [r7, #64]	; 0x40

  /* Enabling the stop mode during debug for this timer.*/
  ST_ENABLE_STOP();
 8004762:	f8df b384 	ldr.w	fp, [pc, #900]	; 8004ae8 <main+0x7a8>

  /* Initializing the counter in free running mode.*/
  STM32_ST_TIM->PSC    = (ST_CLOCK_SRC / OSAL_ST_FREQUENCY) - 1;
 8004766:	49c3      	ldr	r1, [pc, #780]	; (8004a74 <main+0x734>)
 * @brief   Port-related initialization code.
 */
static inline void port_init(void) {

  /* Initialization of the vector table and priority related settings.*/
  SCB->VTOR = CORTEX_VTOR_INIT;
 8004768:	f8df e380 	ldr.w	lr, [pc, #896]	; 8004aec <main+0x7ac>

#if defined(__CORE_CM0_H_GENERIC)
  NVIC->IP[_IP_IDX(n)] = (NVIC->IP[_IP_IDX(n)] & ~(0xFFU << _BIT_SHIFT(n))) |
                         (NVIC_PRIORITY_MASK(prio) << _BIT_SHIFT(n));
#else
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
 800476c:	f8df 9380 	ldr.w	r9, [pc, #896]	; 8004af0 <main+0x7b0>
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk));             /* clear bits to change               */
  reg_value  =  (reg_value                                   |
 8004770:	f8df a380 	ldr.w	sl, [pc, #896]	; 8004af4 <main+0x7b4>

  /* Initializing priority grouping.*/
  NVIC_SetPriorityGrouping(CORTEX_PRIGROUP_INIT);

  /* DWT cycle counter enable, note, the M7 requires DWT unlocking.*/
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8004774:	48c0      	ldr	r0, [pc, #768]	; (8004a78 <main+0x738>)
#if CORTEX_MODEL == 7
  DWT->LAR = 0xC5ACCE55U;
#endif
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8004776:	f8df c380 	ldr.w	ip, [pc, #896]	; 8004af8 <main+0x7b8>

#if OSAL_ST_MODE == OSAL_ST_MODE_FREERUNNING
  /* Free running counter mode.*/

  /* Enabling timer clock.*/
  ST_ENABLE_CLOCK();
 800477a:	f048 0808 	orr.w	r8, r8, #8
 800477e:	f8c7 8040 	str.w	r8, [r7, #64]	; 0x40

  /* Enabling the stop mode during debug for this timer.*/
  ST_ENABLE_STOP();
 8004782:	f8db 8008 	ldr.w	r8, [fp, #8]
 8004786:	f048 0808 	orr.w	r8, r8, #8
 800478a:	f8cb 8008 	str.w	r8, [fp, #8]

  /* Initializing the counter in free running mode.*/
  STM32_ST_TIM->PSC    = (ST_CLOCK_SRC / OSAL_ST_FREQUENCY) - 1;
 800478e:	f242 08cf 	movw	r8, #8399	; 0x20cf
 8004792:	f8c1 8028 	str.w	r8, [r1, #40]	; 0x28
 8004796:	f04f 0b80 	mov.w	fp, #128	; 0x80
#endif
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
 800479a:	f44f 2880 	mov.w	r8, #262144	; 0x40000
  STM32_ST_TIM->ARR    = ST_ARR_INIT;
 800479e:	62ce      	str	r6, [r1, #44]	; 0x2c
  STM32_ST_TIM->CCMR1  = 0;
 80047a0:	618c      	str	r4, [r1, #24]
  STM32_ST_TIM->CCR[0] = 0;
 80047a2:	634c      	str	r4, [r1, #52]	; 0x34
  STM32_ST_TIM->DIER   = 0;
 80047a4:	60cc      	str	r4, [r1, #12]
  STM32_ST_TIM->CR2    = 0;
 80047a6:	604c      	str	r4, [r1, #4]
  STM32_ST_TIM->EGR    = TIM_EGR_UG;
 80047a8:	614a      	str	r2, [r1, #20]
  STM32_ST_TIM->CR1    = TIM_CR1_CEN;
 80047aa:	600a      	str	r2, [r1, #0]
 80047ac:	9203      	str	r2, [sp, #12]

#if defined(__CORE_CM0_H_GENERIC)
  NVIC->IP[_IP_IDX(n)] = (NVIC->IP[_IP_IDX(n)] & ~(0xFFU << _BIT_SHIFT(n))) |
                         (NVIC_PRIORITY_MASK(prio) << _BIT_SHIFT(n));
#else
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
 80047ae:	f889 b332 	strb.w	fp, [r9, #818]	; 0x332
#endif
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
 80047b2:	f8c9 8184 	str.w	r8, [r9, #388]	; 0x184
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
 80047b6:	f8c9 8004 	str.w	r8, [r9, #4]
 * @brief   Port-related initialization code.
 */
static inline void port_init(void) {

  /* Initialization of the vector table and priority related settings.*/
  SCB->VTOR = CORTEX_VTOR_INIT;
 80047ba:	f8ce 4008 	str.w	r4, [lr, #8]
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80047be:	f8de b00c 	ldr.w	fp, [lr, #12]
 *
 * @notapi
 */
static inline void queue_init(threads_queue_t *tqp) {

  tqp->p_next = (thread_t *)tqp;
 80047c2:	f8df 82e8 	ldr.w	r8, [pc, #744]	; 8004aac <main+0x76c>
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk));             /* clear bits to change               */
 80047c6:	f64f 01ff 	movw	r1, #63743	; 0xf8ff
 80047ca:	ea0b 0101 	and.w	r1, fp, r1
  reg_value  =  (reg_value                                   |
 80047ce:	ea41 0a0a 	orr.w	sl, r1, sl
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8)                       );              /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 80047d2:	f8ce a00c 	str.w	sl, [lr, #12]

  /* Initializing priority grouping.*/
  NVIC_SetPriorityGrouping(CORTEX_PRIGROUP_INIT);

  /* DWT cycle counter enable, note, the M7 requires DWT unlocking.*/
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 80047d6:	68c1      	ldr	r1, [r0, #12]
  tqp->p_prev = (thread_t *)tqp;
 80047d8:	f8c8 8004 	str.w	r8, [r8, #4]
 80047dc:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
 80047e0:	60c1      	str	r1, [r0, #12]
#if CORTEX_MODEL == 7
  DWT->LAR = 0xC5ACCE55U;
#endif
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 80047e2:	f8dc 0000 	ldr.w	r0, [ip]
 * @notapi
 */
void _scheduler_init(void) {

  queue_init(&ch.rlist.r_queue);
  ch.rlist.r_prio = NOPRIO;
 80047e6:	f8c8 4008 	str.w	r4, [r8, #8]
 80047ea:	4310      	orrs	r0, r2
 80047ec:	f8cc 0000 	str.w	r0, [ip]
 *
 * @notapi
 */
void _vt_init(void) {

  ch.vtlist.vt_next = (virtual_timer_t *)&ch.vtlist;
 80047f0:	f108 011c 	add.w	r1, r8, #28
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if((int32_t)IRQn < 0) {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8 - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80047f4:	f88e 301f 	strb.w	r3, [lr, #31]
 80047f8:	f04f 0a00 	mov.w	sl, #0
 80047fc:	f04f 0b00 	mov.w	fp, #0
 8004800:	f04f 0320 	mov.w	r3, #32
  /* Time Measurement subsystem calibration, it does a null measurement
     and calculates the call overhead which is subtracted to real
     measurements.*/
  ch.tm.offset = (rtcnt_t)0;
  chTMObjectInit(&tm);
  chTMStartMeasurementX(&tm);
 8004804:	a804      	add	r0, sp, #16
 8004806:	f88e 3022 	strb.w	r3, [lr, #34]	; 0x22
 800480a:	f8c8 101c 	str.w	r1, [r8, #28]
  ch.vtlist.vt_prev = (virtual_timer_t *)&ch.vtlist;
  ch.vtlist.vt_delta = (systime_t)-1;
 800480e:	f8c8 6024 	str.w	r6, [r8, #36]	; 0x24
#if CH_CFG_USE_REGISTRY == TRUE
  ch.rlist.r_newer = (thread_t *)&ch.rlist;
 8004812:	f8c8 8010 	str.w	r8, [r8, #16]
 *
 * @notapi
 */
static inline void queue_init(threads_queue_t *tqp) {

  tqp->p_next = (thread_t *)tqp;
 8004816:	f8c8 8000 	str.w	r8, [r8]
  ch.rlist.r_older = (thread_t *)&ch.rlist;
 800481a:	f8c8 8014 	str.w	r8, [r8, #20]
#if CH_CFG_ST_TIMEDELTA == 0
  ch.vtlist.vt_systime = (systime_t)0;
#else /* CH_CFG_ST_TIMEDELTA > 0 */
  ch.vtlist.vt_lasttime = (systime_t)0;
 800481e:	f8c8 4028 	str.w	r4, [r8, #40]	; 0x28
 * @notapi
 */
void _vt_init(void) {

  ch.vtlist.vt_next = (virtual_timer_t *)&ch.vtlist;
  ch.vtlist.vt_prev = (virtual_timer_t *)&ch.vtlist;
 8004822:	f8c8 1020 	str.w	r1, [r8, #32]
 *
 * @init
 */
void chTMObjectInit(time_measurement_t *tmp) {

  tmp->best       = (rtcnt_t)-1;
 8004826:	9604      	str	r6, [sp, #16]
  time_measurement_t tm;

  /* Time Measurement subsystem calibration, it does a null measurement
     and calculates the call overhead which is subtracted to real
     measurements.*/
  ch.tm.offset = (rtcnt_t)0;
 8004828:	f8c8 44a0 	str.w	r4, [r8, #1184]	; 0x4a0
 * @init
 */
void chTMObjectInit(time_measurement_t *tmp) {

  tmp->best       = (rtcnt_t)-1;
  tmp->worst      = (rtcnt_t)0;
 800482c:	9405      	str	r4, [sp, #20]
  tmp->last       = (rtcnt_t)0;
 800482e:	9406      	str	r4, [sp, #24]
  tmp->n          = (ucnt_t)0;
 8004830:	9407      	str	r4, [sp, #28]
  tmp->cumulative = (rttime_t)0;
 8004832:	e9cd ab08 	strd	sl, fp, [sp, #32]
  /* Time Measurement subsystem calibration, it does a null measurement
     and calculates the call overhead which is subtracted to real
     measurements.*/
  ch.tm.offset = (rtcnt_t)0;
  chTMObjectInit(&tm);
  chTMStartMeasurementX(&tm);
 8004836:	f7ff f85b 	bl	80038f0 <chTMStartMeasurementX>
  chTMStopMeasurementX(&tm);
 800483a:	a804      	add	r0, sp, #16
 800483c:	f7ff f820 	bl	8003880 <chTMStopMeasurementX>

  tmp->best       = (rtcnt_t)-1;
  tmp->worst      = (rtcnt_t)0;
  tmp->last       = (rtcnt_t)0;
  tmp->n          = (ucnt_t)0;
  tmp->cumulative = (rttime_t)0;
 8004840:	f508 6e98 	add.w	lr, r8, #1216	; 0x4c0
 8004844:	e9ce ab00 	strd	sl, fp, [lr]
 8004848:	f508 6e9b 	add.w	lr, r8, #1240	; 0x4d8
 800484c:	e9ce ab00 	strd	sl, fp, [lr]
#if CH_CFG_MEMCORE_SIZE == 0
  extern uint8_t __heap_base__[];
  extern uint8_t __heap_end__[];

  /*lint -save -e9033 [10.8] Required cast operations.*/
  nextmem = (uint8_t *)MEM_ALIGN_NEXT(__heap_base__);
 8004850:	488a      	ldr	r0, [pc, #552]	; (8004a7c <main+0x73c>)
  endmem = (uint8_t *)MEM_ALIGN_PREV(__heap_end__);
 8004852:	498b      	ldr	r1, [pc, #556]	; (8004a80 <main+0x740>)
 *
 * @notapi
 */
void _heap_init(void) {

  default_heap.h_provider = chCoreAlloc;
 8004854:	4b8b      	ldr	r3, [pc, #556]	; (8004a84 <main+0x744>)
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
  REG_INSERT(tp);
 8004856:	f8d8 c014 	ldr.w	ip, [r8, #20]
#endif
#if CH_DBG_THREADS_PROFILING == TRUE
  tp->p_time = (systime_t)0;
#endif
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
 800485a:	9a03      	ldr	r2, [sp, #12]
 *
 * @init
 */
void chTMObjectInit(time_measurement_t *tmp) {

  tmp->best       = (rtcnt_t)-1;
 800485c:	f8c8 64b0 	str.w	r6, [r8, #1200]	; 0x4b0
 * @note    Internal use only.
 */
void _dbg_trace_init(void) {

  ch.dbg.trace_buffer.tb_size = CH_DBG_TRACE_BUFFER_SIZE;
  ch.dbg.trace_buffer.tb_ptr = &ch.dbg.trace_buffer.tb_buffer[0];
 8004860:	f108 0e40 	add.w	lr, r8, #64	; 0x40
 8004864:	f8c8 e03c 	str.w	lr, [r8, #60]	; 0x3c
#if CH_CFG_MEMCORE_SIZE == 0
  extern uint8_t __heap_base__[];
  extern uint8_t __heap_end__[];

  /*lint -save -e9033 [10.8] Required cast operations.*/
  nextmem = (uint8_t *)MEM_ALIGN_NEXT(__heap_base__);
 8004868:	f8df e290 	ldr.w	lr, [pc, #656]	; 8004afc <main+0x7bc>
 800486c:	f8c8 64c8 	str.w	r6, [r8, #1224]	; 0x4c8
 8004870:	f020 0007 	bic.w	r0, r0, #7
  endmem = (uint8_t *)MEM_ALIGN_PREV(__heap_end__);
 8004874:	f021 0107 	bic.w	r1, r1, #7
 8004878:	9102      	str	r1, [sp, #8]
#if CH_CFG_MEMCORE_SIZE == 0
  extern uint8_t __heap_base__[];
  extern uint8_t __heap_end__[];

  /*lint -save -e9033 [10.8] Required cast operations.*/
  nextmem = (uint8_t *)MEM_ALIGN_NEXT(__heap_base__);
 800487a:	f8ce 0000 	str.w	r0, [lr]
     measurements.*/
  ch.tm.offset = (rtcnt_t)0;
  chTMObjectInit(&tm);
  chTMStartMeasurementX(&tm);
  chTMStopMeasurementX(&tm);
  ch.tm.offset = tm.last;
 800487e:	9906      	ldr	r1, [sp, #24]
  endmem = (uint8_t *)MEM_ALIGN_PREV(__heap_end__);
 8004880:	4881      	ldr	r0, [pc, #516]	; (8004a88 <main+0x748>)
 8004882:	f8c8 14a0 	str.w	r1, [r8, #1184]	; 0x4a0
 8004886:	9902      	ldr	r1, [sp, #8]
 8004888:	6001      	str	r1, [r0, #0]
 800488a:	f103 0010 	add.w	r0, r3, #16
 800488e:	497f      	ldr	r1, [pc, #508]	; (8004a8c <main+0x74c>)
 8004890:	6019      	str	r1, [r3, #0]
 8004892:	6118      	str	r0, [r3, #16]
 * @brief   Trace circular buffer subsystem initialization.
 * @note    Internal use only.
 */
void _dbg_trace_init(void) {

  ch.dbg.trace_buffer.tb_size = CH_DBG_TRACE_BUFFER_SIZE;
 8004894:	2140      	movs	r1, #64	; 0x40
  tqp->p_prev = (thread_t *)tqp;
 8004896:	6158      	str	r0, [r3, #20]
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
  REG_INSERT(tp);
 8004898:	f508 6088 	add.w	r0, r8, #1088	; 0x440
#endif
#if CH_DBG_THREADS_PROFILING == TRUE
  tp->p_time = (systime_t)0;
#endif
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
 800489c:	f888 2462 	strb.w	r2, [r8, #1122]	; 0x462
  default_heap.h_free.h.u.next = NULL;
 80048a0:	609c      	str	r4, [r3, #8]
  default_heap.h_free.h.size = 0;
 80048a2:	60dc      	str	r4, [r3, #12]
 80048a4:	619c      	str	r4, [r3, #24]
 *
 * @notapi
 */
static inline void list_init(threads_list_t *tlp) {

  tlp->p_next = (thread_t *)tlp;
 80048a6:	f508 6e8d 	add.w	lr, r8, #1128	; 0x468

  currp->p_state = CH_STATE_CURRENT;
#if CH_DBG_ENABLE_STACK_CHECK == TRUE
  /* This is a special case because the main thread thread_t structure is not
     adjacent to its stack area.*/
  currp->p_stklimit = &__main_thread_stack_base__;
 80048aa:	4b79      	ldr	r3, [pc, #484]	; (8004a90 <main+0x750>)
 *
 * @init
 */
void _stats_init(void) {

  ch.kernel_stats.n_irq = (ucnt_t)0;
 80048ac:	f8c8 44a8 	str.w	r4, [r8, #1192]	; 0x4a8
  ch.kernel_stats.n_ctxswc = (ucnt_t)0;
 80048b0:	f8c8 44ac 	str.w	r4, [r8, #1196]	; 0x4ac
 * @init
 */
void chTMObjectInit(time_measurement_t *tmp) {

  tmp->best       = (rtcnt_t)-1;
  tmp->worst      = (rtcnt_t)0;
 80048b4:	f8c8 44b4 	str.w	r4, [r8, #1204]	; 0x4b4
  tmp->last       = (rtcnt_t)0;
 80048b8:	f8c8 44b8 	str.w	r4, [r8, #1208]	; 0x4b8
  tmp->n          = (ucnt_t)0;
 80048bc:	f8c8 44bc 	str.w	r4, [r8, #1212]	; 0x4bc
 * @init
 */
void chTMObjectInit(time_measurement_t *tmp) {

  tmp->best       = (rtcnt_t)-1;
  tmp->worst      = (rtcnt_t)0;
 80048c0:	f8c8 44cc 	str.w	r4, [r8, #1228]	; 0x4cc
  tmp->last       = (rtcnt_t)0;
 80048c4:	f8c8 44d0 	str.w	r4, [r8, #1232]	; 0x4d0
  tmp->n          = (ucnt_t)0;
 80048c8:	f8c8 44d4 	str.w	r4, [r8, #1236]	; 0x4d4
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {

  tp->p_prio = prio;
  tp->p_state = CH_STATE_WTSTART;
  tp->p_flags = CH_FLAG_MODE_STATIC;
 80048cc:	f888 4461 	strb.w	r4, [r8, #1121]	; 0x461
#if CH_CFG_TIME_QUANTUM > 0
  tp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif
#if CH_CFG_USE_MUTEXES == TRUE
  tp->p_realprio = prio;
  tp->p_mtxlist = NULL;
 80048d0:	f8c8 447c 	str.w	r4, [r8, #1148]	; 0x47c
#endif
#if CH_CFG_USE_EVENTS == TRUE
  tp->p_epending = (eventmask_t)0;
 80048d4:	f8c8 4478 	str.w	r4, [r8, #1144]	; 0x478
#endif
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
 80048d8:	f8c8 4458 	str.w	r4, [r8, #1112]	; 0x458
  REG_INSERT(tp);
 80048dc:	f8c8 8450 	str.w	r8, [r8, #1104]	; 0x450
 80048e0:	f8c8 1038 	str.w	r1, [r8, #56]	; 0x38
 *
 * @notapi
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {

  tp->p_prio = prio;
 80048e4:	f8c8 1448 	str.w	r1, [r8, #1096]	; 0x448
  tp->p_flags = CH_FLAG_MODE_STATIC;
#if CH_CFG_TIME_QUANTUM > 0
  tp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif
#if CH_CFG_USE_MUTEXES == TRUE
  tp->p_realprio = prio;
 80048e8:	f8c8 1480 	str.w	r1, [r8, #1152]	; 0x480
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
  REG_INSERT(tp);
 80048ec:	f8c8 c454 	str.w	ip, [r8, #1108]	; 0x454
  tmp->cumulative = (rttime_t)0;
 80048f0:	f508 6193 	add.w	r1, r8, #1176	; 0x498
 80048f4:	f8cc 0010 	str.w	r0, [ip, #16]
 *
 * @init
 */
void chTMObjectInit(time_measurement_t *tmp) {

  tmp->best       = (rtcnt_t)-1;
 80048f8:	f8c8 6488 	str.w	r6, [r8, #1160]	; 0x488
 *
 * @notapi
 */
static inline void queue_init(threads_queue_t *tqp) {

  tqp->p_next = (thread_t *)tqp;
 80048fc:	f208 466c 	addw	r6, r8, #1132	; 0x46c
 8004900:	f8c8 0014 	str.w	r0, [r8, #20]
  _dbg_trace_init();
#endif

#if CH_CFG_NO_IDLE_THREAD == FALSE
  /* Now this instructions flow becomes the main thread.*/
  setcurrp(_thread_init(&ch.mainthread, NORMALPRIO));
 8004904:	f8c8 0018 	str.w	r0, [r8, #24]

  currp->p_state = CH_STATE_CURRENT;
#if CH_DBG_ENABLE_STACK_CHECK == TRUE
  /* This is a special case because the main thread thread_t structure is not
     adjacent to its stack area.*/
  currp->p_stklimit = &__main_thread_stack_base__;
 8004908:	f8c8 345c 	str.w	r3, [r8, #1116]	; 0x45c
#endif

#if CH_DBG_STATISTICS == TRUE
  /* Starting measurement for this thread.*/
  chTMStartMeasurementX(&currp->p_stats);
 800490c:	f508 6091 	add.w	r0, r8, #1160	; 0x488
  tmp->worst      = (rtcnt_t)0;
 8004910:	f8c8 448c 	str.w	r4, [r8, #1164]	; 0x48c
  tmp->last       = (rtcnt_t)0;
 8004914:	f8c8 4490 	str.w	r4, [r8, #1168]	; 0x490
  tmp->n          = (ucnt_t)0;
 8004918:	f8c8 4494 	str.w	r4, [r8, #1172]	; 0x494
#else
  /* Now this instructions flow becomes the idle thread.*/
  setcurrp(_thread_init(&ch.mainthread, IDLEPRIO));
#endif

  currp->p_state = CH_STATE_CURRENT;
 800491c:	f888 2460 	strb.w	r2, [r8, #1120]	; 0x460
 *
 * @notapi
 */
static inline void list_init(threads_list_t *tlp) {

  tlp->p_next = (thread_t *)tlp;
 8004920:	f8c8 e468 	str.w	lr, [r8, #1128]	; 0x468
  tmp->cumulative = (rttime_t)0;
 8004924:	e9c1 ab00 	strd	sl, fp, [r1]
 *
 * @notapi
 */
static inline void queue_init(threads_queue_t *tqp) {

  tqp->p_next = (thread_t *)tqp;
 8004928:	f8c8 646c 	str.w	r6, [r8, #1132]	; 0x46c
  tqp->p_prev = (thread_t *)tqp;
 800492c:	f8c8 6470 	str.w	r6, [r8, #1136]	; 0x470
 8004930:	9202      	str	r2, [sp, #8]
  currp->p_stklimit = &__main_thread_stack_base__;
#endif

#if CH_DBG_STATISTICS == TRUE
  /* Starting measurement for this thread.*/
  chTMStartMeasurementX(&currp->p_stats);
 8004932:	f7fe ffdd 	bl	80038f0 <chTMStartMeasurementX>
 *
 * @notapi
 */
void _dbg_check_enable(void) {

  if ((ch.dbg.isr_cnt != (cnt_t)0) || (ch.dbg.lock_cnt != (cnt_t)0)) {
 8004936:	f8d8 3030 	ldr.w	r3, [r8, #48]	; 0x30
 800493a:	b91b      	cbnz	r3, 8004944 <main+0x604>
 800493c:	f8d8 3034 	ldr.w	r3, [r8, #52]	; 0x34
 8004940:	9a02      	ldr	r2, [sp, #8]
 8004942:	b123      	cbz	r3, 800494e <main+0x60e>
 8004944:	b672      	cpsid	i
#if defined(CH_CFG_SYSTEM_HALT_HOOK) || defined(__DOXYGEN__)
  CH_CFG_SYSTEM_HALT_HOOK(reason);
#endif

  /* Pointing to the passed message.*/
  ch.dbg.panic_msg = reason;
 8004946:	4b53      	ldr	r3, [pc, #332]	; (8004a94 <main+0x754>)
 8004948:	f8c8 302c 	str.w	r3, [r8, #44]	; 0x2c
 800494c:	e7fe      	b.n	800494c <main+0x60c>

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 800494e:	f383 8811 	msr	BASEPRI, r3
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 8004952:	b662      	cpsie	i
 8004954:	f8d8 1018 	ldr.w	r1, [r8, #24]
 8004958:	484f      	ldr	r0, [pc, #316]	; (8004a98 <main+0x758>)
 800495a:	6188      	str	r0, [r1, #24]
#if CH_CFG_NO_IDLE_THREAD == FALSE
  {
  /* This thread has the lowest priority in the system, its role is just to
     serve interrupts in its context while keeping the lowest energy saving
     mode compatible with the system status.*/
    thread_t *tp =  chThdCreateStatic(ch.idle_thread_wa,
 800495c:	9300      	str	r3, [sp, #0]
 800495e:	f508 609c 	add.w	r0, r8, #1248	; 0x4e0
 8004962:	f44f 71c0 	mov.w	r1, #384	; 0x180
 8004966:	4b4d      	ldr	r3, [pc, #308]	; (8004a9c <main+0x75c>)
 8004968:	f7ff fb7a 	bl	8004060 <chThdCreateStatic>
 * @xclass
 */
static inline void chRegSetThreadNameX(thread_t *tp, const char *name) {

#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = name;
 800496c:	4b4c      	ldr	r3, [pc, #304]	; (8004aa0 <main+0x760>)
 800496e:	6183      	str	r3, [r0, #24]

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 8004970:	2320      	movs	r3, #32
 8004972:	f383 8811 	msr	BASEPRI, r3
 * @special
 */
static inline void chSysLock(void) {

  port_lock();
  _stats_start_measure_crit_thd();
 8004976:	f7fe ffcb 	bl	8003910 <_stats_start_measure_crit_thd>
  _dbg_check_lock();
 800497a:	f7ff fa51 	bl	8003e20 <_dbg_check_lock>
void sdStart(SerialDriver *sdp, const SerialConfig *config) {

  osalDbgCheck(sdp != NULL);

  osalSysLock();
  osalDbgAssert((sdp->state == SD_STOP) || (sdp->state == SD_READY),
 800497e:	7a2b      	ldrb	r3, [r5, #8]
 8004980:	1e5a      	subs	r2, r3, #1
 8004982:	2a01      	cmp	r2, #1
 8004984:	d904      	bls.n	8004990 <main+0x650>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004986:	b672      	cpsid	i
#if defined(CH_CFG_SYSTEM_HALT_HOOK) || defined(__DOXYGEN__)
  CH_CFG_SYSTEM_HALT_HOOK(reason);
#endif

  /* Pointing to the passed message.*/
  ch.dbg.panic_msg = reason;
 8004988:	4b46      	ldr	r3, [pc, #280]	; (8004aa4 <main+0x764>)
 800498a:	f8c8 302c 	str.w	r3, [r8, #44]	; 0x2c
 800498e:	e7fe      	b.n	800498e <main+0x64e>
void sd_lld_start(SerialDriver *sdp, const SerialConfig *config) {

  if (config == NULL)
    config = &default_config;

  if (sdp->state == SD_STOP) {
 8004990:	2b01      	cmp	r3, #1
 8004992:	d10c      	bne.n	80049ae <main+0x66e>
      nvicEnableVector(STM32_USART3_NUMBER, STM32_SERIAL_USART3_PRIORITY);
    }
#endif
#if STM32_SERIAL_USE_UART4
    if (&SD4 == sdp) {
      rccEnableUART4(FALSE);
 8004994:	6c3b      	ldr	r3, [r7, #64]	; 0x40
  NVIC->IP[_IP_IDX(n)] = (NVIC->IP[_IP_IDX(n)] & ~(0xFFU << _BIT_SHIFT(n))) |
                         (NVIC_PRIORITY_MASK(prio) << _BIT_SHIFT(n));
#else
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
#endif
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8004996:	f44f 1280 	mov.w	r2, #1048576	; 0x100000

#if defined(__CORE_CM0_H_GENERIC)
  NVIC->IP[_IP_IDX(n)] = (NVIC->IP[_IP_IDX(n)] & ~(0xFFU << _BIT_SHIFT(n))) |
                         (NVIC_PRIORITY_MASK(prio) << _BIT_SHIFT(n));
#else
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
 800499a:	21c0      	movs	r1, #192	; 0xc0
 800499c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80049a0:	643b      	str	r3, [r7, #64]	; 0x40
 80049a2:	f889 1334 	strb.w	r1, [r9, #820]	; 0x334
#endif
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
 80049a6:	f8c9 2184 	str.w	r2, [r9, #388]	; 0x184
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
 80049aa:	f8c9 2004 	str.w	r2, [r9, #4]
 *
 * @param[in] sdp       pointer to a @p SerialDriver object
 * @param[in] config    the architecture-dependent serial driver configuration
 */
static void usart_init(SerialDriver *sdp, const SerialConfig *config) {
  USART_TypeDef *u = sdp->usart;
 80049ae:	6f6b      	ldr	r3, [r5, #116]	; 0x74

  /* Baud rate setting.*/
#if STM32_HAS_USART6
  if ((sdp->usart == USART1) || (sdp->usart == USART6))
 80049b0:	4a3d      	ldr	r2, [pc, #244]	; (8004aa8 <main+0x768>)
 80049b2:	4293      	cmp	r3, r2
 80049b4:	d056      	beq.n	8004a64 <main+0x724>
 80049b6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80049ba:	4293      	cmp	r3, r2
 80049bc:	d052      	beq.n	8004a64 <main+0x724>
#else
  if (sdp->usart == USART1)
#endif
    u->BRR = STM32_PCLK2 / config->speed;
  else
    u->BRR = STM32_PCLK1 / config->speed;
 80049be:	f241 1217 	movw	r2, #4375	; 0x1117
 80049c2:	609a      	str	r2, [r3, #8]

  /* Note that some bits are enforced.*/
  u->CR2 = config->cr2 | USART_CR2_LBDIE;
  u->CR3 = config->cr3 | USART_CR3_EIE;
  u->CR1 = config->cr1 | USART_CR1_UE | USART_CR1_PEIE |
 80049c4:	f242 102c 	movw	r0, #8492	; 0x212c
    u->BRR = STM32_PCLK2 / config->speed;
  else
    u->BRR = STM32_PCLK1 / config->speed;

  /* Note that some bits are enforced.*/
  u->CR2 = config->cr2 | USART_CR2_LBDIE;
 80049c8:	f244 0240 	movw	r2, #16448	; 0x4040
  u->CR3 = config->cr3 | USART_CR3_EIE;
  u->CR1 = config->cr1 | USART_CR1_UE | USART_CR1_PEIE |
                         USART_CR1_RXNEIE | USART_CR1_TE |
                         USART_CR1_RE;
  u->SR = 0;
 80049cc:	2100      	movs	r1, #0
  else
    u->BRR = STM32_PCLK1 / config->speed;

  /* Note that some bits are enforced.*/
  u->CR2 = config->cr2 | USART_CR2_LBDIE;
  u->CR3 = config->cr3 | USART_CR3_EIE;
 80049ce:	2401      	movs	r4, #1
    u->BRR = STM32_PCLK2 / config->speed;
  else
    u->BRR = STM32_PCLK1 / config->speed;

  /* Note that some bits are enforced.*/
  u->CR2 = config->cr2 | USART_CR2_LBDIE;
 80049d0:	611a      	str	r2, [r3, #16]
  u->CR3 = config->cr3 | USART_CR3_EIE;
 80049d2:	615c      	str	r4, [r3, #20]
                "invalid state");
  sd_lld_start(sdp, config);
  sdp->state = SD_READY;
 80049d4:	2202      	movs	r2, #2
  u->CR1 = config->cr1 | USART_CR1_UE | USART_CR1_PEIE |
 80049d6:	60d8      	str	r0, [r3, #12]
                         USART_CR1_RXNEIE | USART_CR1_TE |
                         USART_CR1_RE;
  u->SR = 0;
 80049d8:	6019      	str	r1, [r3, #0]
  (void)u->SR;  /* SR reset step 1.*/
 80049da:	6819      	ldr	r1, [r3, #0]
  (void)u->DR;  /* SR reset step 2.*/
 80049dc:	685b      	ldr	r3, [r3, #4]
 80049de:	722a      	strb	r2, [r5, #8]
 *
 * @special
 */
static inline void chSysUnlock(void) {

  _dbg_check_unlock();
 80049e0:	f7ff fa0e 	bl	8003e00 <_dbg_check_unlock>
  _stats_stop_measure_crit_thd();
 80049e4:	f7fe ff7c 	bl	80038e0 <_stats_stop_measure_crit_thd>

  /* The following condition can be triggered by the use of i-class functions
     in a critical section not followed by a chSchResceduleS(), this means
     that the current thread has a lower priority than the next thread in
     the ready list.*/
  chDbgAssert((ch.rlist.r_queue.p_next == (thread_t *)&ch.rlist.r_queue) ||
 80049e8:	f8d8 2000 	ldr.w	r2, [r8]
 80049ec:	4b2f      	ldr	r3, [pc, #188]	; (8004aac <main+0x76c>)
 80049ee:	4542      	cmp	r2, r8
 80049f0:	d004      	beq.n	80049fc <main+0x6bc>
 80049f2:	6999      	ldr	r1, [r3, #24]
 80049f4:	6892      	ldr	r2, [r2, #8]
 80049f6:	6889      	ldr	r1, [r1, #8]
 80049f8:	4291      	cmp	r1, r2
 80049fa:	d337      	bcc.n	8004a6c <main+0x72c>

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 80049fc:	2400      	movs	r4, #0
 80049fe:	f384 8811 	msr	BASEPRI, r4
};

void shellStart(void)
{
  sdStart(BLE, NULL);
  motors = getMotors();
 8004a02:	4a2b      	ldr	r2, [pc, #172]	; (8004ab0 <main+0x770>)
 * @api
 */
thread_t *shellCreateStatic(const ShellConfig *scp, void *wsp,
                            size_t size, tprio_t prio) {

  return chThdCreateStatic(wsp, size, prio, shell_thread, (void *)scp);
 8004a04:	4b2b      	ldr	r3, [pc, #172]	; (8004ab4 <main+0x774>)
 8004a06:	492c      	ldr	r1, [pc, #176]	; (8004ab8 <main+0x778>)
 8004a08:	9300      	str	r3, [sp, #0]
 8004a0a:	482c      	ldr	r0, [pc, #176]	; (8004abc <main+0x77c>)
 8004a0c:	6011      	str	r1, [r2, #0]
 8004a0e:	4b2c      	ldr	r3, [pc, #176]	; (8004ac0 <main+0x780>)
 8004a10:	f44f 61ae 	mov.w	r1, #1392	; 0x570
 8004a14:	2240      	movs	r2, #64	; 0x40
 8004a16:	f7ff fb23 	bl	8004060 <chThdCreateStatic>
  halInit();
  chSysInit();

  shellStart();

  chThdCreateStatic(Test_thread_wa, sizeof(Test_thread_wa),
 8004a1a:	4b2a      	ldr	r3, [pc, #168]	; (8004ac4 <main+0x784>)
 8004a1c:	9400      	str	r4, [sp, #0]
 8004a1e:	f44f 71d8 	mov.w	r1, #432	; 0x1b0
 8004a22:	2240      	movs	r2, #64	; 0x40
 8004a24:	4828      	ldr	r0, [pc, #160]	; (8004ac8 <main+0x788>)
 8004a26:	f7ff fb1b 	bl	8004060 <chThdCreateStatic>
  NORMALPRIO,
                    Test_thread, NULL);

  chThdCreateStatic(MPU_thread_wa, sizeof(MPU_thread_wa),
 8004a2a:	4b28      	ldr	r3, [pc, #160]	; (8004acc <main+0x78c>)
 8004a2c:	9400      	str	r4, [sp, #0]
 8004a2e:	f248 1170 	movw	r1, #33136	; 0x8170
 8004a32:	2245      	movs	r2, #69	; 0x45
 8004a34:	4826      	ldr	r0, [pc, #152]	; (8004ad0 <main+0x790>)
 8004a36:	f7ff fb13 	bl	8004060 <chThdCreateStatic>
  NORMALPRIO + 5,
                    MPU_thread, NULL);

  chThdCreateStatic(TFT_thread_wa, sizeof(TFT_thread_wa),
 8004a3a:	4b26      	ldr	r3, [pc, #152]	; (8004ad4 <main+0x794>)
 8004a3c:	9400      	str	r4, [sp, #0]
 8004a3e:	f241 1170 	movw	r1, #4464	; 0x1170
 8004a42:	223b      	movs	r2, #59	; 0x3b
 8004a44:	4824      	ldr	r0, [pc, #144]	; (8004ad8 <main+0x798>)
 8004a46:	f7ff fb0b 	bl	8004060 <chThdCreateStatic>
  NORMALPRIO - 5,
                    TFT_thread, NULL);

  chThdCreateStatic(Motor_thread_wa, sizeof(Motor_thread_wa),
 8004a4a:	9400      	str	r4, [sp, #0]
 8004a4c:	4823      	ldr	r0, [pc, #140]	; (8004adc <main+0x79c>)
 8004a4e:	4b24      	ldr	r3, [pc, #144]	; (8004ae0 <main+0x7a0>)
 8004a50:	f241 1170 	movw	r1, #4464	; 0x1170
 8004a54:	2241      	movs	r2, #65	; 0x41
 8004a56:	f7ff fb03 	bl	8004060 <chThdCreateStatic>
  NORMALPRIO + 1,
                    Motor_thread, NULL);

  while (true) {
    //chprintf(chp,"Serial OK\n");
    chThdSleepMilliseconds(500);
 8004a5a:	f241 3088 	movw	r0, #5000	; 0x1388
 8004a5e:	f7ff facf 	bl	8004000 <chThdSleep>
 8004a62:	e7fa      	b.n	8004a5a <main+0x71a>
#if STM32_HAS_USART6
  if ((sdp->usart == USART1) || (sdp->usart == USART6))
#else
  if (sdp->usart == USART1)
#endif
    u->BRR = STM32_PCLK2 / config->speed;
 8004a64:	f242 222e 	movw	r2, #8750	; 0x222e
 8004a68:	609a      	str	r2, [r3, #8]
 8004a6a:	e7ab      	b.n	80049c4 <main+0x684>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004a6c:	b672      	cpsid	i
 8004a6e:	4a1d      	ldr	r2, [pc, #116]	; (8004ae4 <main+0x7a4>)
 8004a70:	62da      	str	r2, [r3, #44]	; 0x2c
 8004a72:	e7fe      	b.n	8004a72 <main+0x732>
 8004a74:	40000c00 	.word	0x40000c00
 8004a78:	e000edf0 	.word	0xe000edf0
 8004a7c:	2000ddbf 	.word	0x2000ddbf
 8004a80:	20020000 	.word	0x20020000
 8004a84:	20002d78 	.word	0x20002d78
 8004a88:	20002d98 	.word	0x20002d98
 8004a8c:	08003361 	.word	0x08003361
 8004a90:	20000400 	.word	0x20000400
 8004a94:	08006d98 	.word	0x08006d98
 8004a98:	08006d30 	.word	0x08006d30
 8004a9c:	08003851 	.word	0x08003851
 8004aa0:	08006da0 	.word	0x08006da0
 8004aa4:	08006d20 	.word	0x08006d20
 8004aa8:	40011000 	.word	0x40011000
 8004aac:	2000d220 	.word	0x2000d220
 8004ab0:	2000b140 	.word	0x2000b140
 8004ab4:	08006d70 	.word	0x08006d70
 8004ab8:	20000824 	.word	0x20000824
 8004abc:	2000b148 	.word	0x2000b148
 8004ac0:	080028e1 	.word	0x080028e1
 8004ac4:	080010d1 	.word	0x080010d1
 8004ac8:	2000af90 	.word	0x2000af90
 8004acc:	08001551 	.word	0x08001551
 8004ad0:	20002e18 	.word	0x20002e18
 8004ad4:	080056c1 	.word	0x080056c1
 8004ad8:	2000bd40 	.word	0x2000bd40
 8004adc:	20001be8 	.word	0x20001be8
 8004ae0:	08004b01 	.word	0x08004b01
 8004ae4:	08006d50 	.word	0x08006d50
 8004ae8:	e0042000 	.word	0xe0042000
 8004aec:	e000ed00 	.word	0xe000ed00
 8004af0:	e000e100 	.word	0xe000e100
 8004af4:	05fa0300 	.word	0x05fa0300
 8004af8:	e0001000 	.word	0xe0001000
 8004afc:	20002d74 	.word	0x20002d74

08004b00 <Motor_thread>:
  }
}

static THD_WORKING_AREA(Motor_thread_wa, 4096);
static THD_FUNCTION(Motor_thread, p)
{
 8004b00:	b580      	push	{r7, lr}
 * @api
 */
static inline void chRegSetThreadName(const char *name) {

#if CH_CFG_USE_REGISTRY == TRUE
  ch.rlist.r_current->p_name = name;
 8004b02:	4d4e      	ldr	r5, [pc, #312]	; (8004c3c <Motor_thread+0x13c>)
 8004b04:	494e      	ldr	r1, [pc, #312]	; (8004c40 <Motor_thread+0x140>)
 8004b06:	69ab      	ldr	r3, [r5, #24]
  (void)p;
  chRegSetThreadName("Motor Control");

  motors = getMotors();
 8004b08:	4a4e      	ldr	r2, [pc, #312]	; (8004c44 <Motor_thread+0x144>)
 8004b0a:	6199      	str	r1, [r3, #24]
  }
}

static THD_WORKING_AREA(Motor_thread_wa, 4096);
static THD_FUNCTION(Motor_thread, p)
{
 8004b0c:	b082      	sub	sp, #8
  return motors;
}

inline void motor_init(void)
{
  chThdCreateStatic(Hall_thread_wa, sizeof(Hall_thread_wa),
 8004b0e:	2400      	movs	r4, #0
  (void)p;
  chRegSetThreadName("Motor Control");

  motors = getMotors();
 8004b10:	494d      	ldr	r1, [pc, #308]	; (8004c48 <Motor_thread+0x148>)
 8004b12:	9400      	str	r4, [sp, #0]
 8004b14:	4b4d      	ldr	r3, [pc, #308]	; (8004c4c <Motor_thread+0x14c>)
 8004b16:	6011      	str	r1, [r2, #0]
 8004b18:	484d      	ldr	r0, [pc, #308]	; (8004c50 <Motor_thread+0x150>)
 8004b1a:	f44f 61ae 	mov.w	r1, #1392	; 0x570
 8004b1e:	2245      	movs	r2, #69	; 0x45
 8004b20:	f7ff fa9e 	bl	8004060 <chThdCreateStatic>

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 8004b24:	2320      	movs	r3, #32
 8004b26:	f383 8811 	msr	BASEPRI, r3
 * @special
 */
static inline void chSysLock(void) {

  port_lock();
  _stats_start_measure_crit_thd();
 8004b2a:	f7fe fef1 	bl	8003910 <_stats_start_measure_crit_thd>
  _dbg_check_lock();
 8004b2e:	f7ff f977 	bl	8003e20 <_dbg_check_lock>
void pwmStart(PWMDriver *pwmp, const PWMConfig *config) {

  osalDbgCheck((pwmp != NULL) && (config != NULL));

  osalSysLock();
  osalDbgAssert((pwmp->state == PWM_STOP) || (pwmp->state == PWM_READY),
 8004b32:	4b48      	ldr	r3, [pc, #288]	; (8004c54 <Motor_thread+0x154>)
 8004b34:	781a      	ldrb	r2, [r3, #0]
 8004b36:	1e51      	subs	r1, r2, #1
 8004b38:	2901      	cmp	r1, #1
 8004b3a:	d903      	bls.n	8004b44 <Motor_thread+0x44>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004b3c:	b672      	cpsid	i
 8004b3e:	4b46      	ldr	r3, [pc, #280]	; (8004c58 <Motor_thread+0x158>)
 8004b40:	62eb      	str	r3, [r5, #44]	; 0x2c
 8004b42:	e7fe      	b.n	8004b42 <Motor_thread+0x42>
                "invalid state");
  pwmp->config = config;
 8004b44:	4945      	ldr	r1, [pc, #276]	; (8004c5c <Motor_thread+0x15c>)
 8004b46:	6059      	str	r1, [r3, #4]
 */
void pwm_lld_start(PWMDriver *pwmp) {
  uint32_t psc;
  uint32_t ccer;

  if (pwmp->state == PWM_STOP) {
 8004b48:	2a01      	cmp	r2, #1
  pwmp->period = config->period;
 8004b4a:	f44f 617a 	mov.w	r1, #4000	; 0xfa0
 8004b4e:	6099      	str	r1, [r3, #8]
 8004b50:	d019      	beq.n	8004b86 <Motor_thread+0x86>
                       STM32_TIM_CCMR3_OC6M(6) | STM32_TIM_CCMR3_OC6PE;
#endif
  }
  else {
    /* Driver re-configuration scenario, it must be stopped first.*/
    pwmp->tim->CR1    = 0;                  /* Timer disabled.              */
 8004b52:	699a      	ldr	r2, [r3, #24]
 8004b54:	6014      	str	r4, [r2, #0]
    pwmp->tim->CCR[0] = 0;                  /* Comparator 1 disabled.       */
 8004b56:	6354      	str	r4, [r2, #52]	; 0x34
    pwmp->tim->CCR[1] = 0;                  /* Comparator 2 disabled.       */
 8004b58:	6394      	str	r4, [r2, #56]	; 0x38
    pwmp->tim->CCR[2] = 0;                  /* Comparator 3 disabled.       */
 8004b5a:	63d4      	str	r4, [r2, #60]	; 0x3c
    pwmp->tim->CCR[3] = 0;                  /* Comparator 4 disabled.       */
 8004b5c:	6414      	str	r4, [r2, #64]	; 0x40
    if (pwmp->channels > 4) {
      pwmp->tim->CCXR[0] = 0;               /* Comparator 5 disabled.       */
      pwmp->tim->CCXR[1] = 0;               /* Comparator 6 disabled.       */
    }
#endif
    pwmp->tim->CNT  = 0;                    /* Counter reset to zero.       */
 8004b5e:	6254      	str	r4, [r2, #36]	; 0x24
  }

  /* Timer configuration.*/
  psc = (pwmp->clock / pwmp->config->frequency) - 1;
 8004b60:	6958      	ldr	r0, [r3, #20]
 8004b62:	4b3f      	ldr	r3, [pc, #252]	; (8004c60 <Motor_thread+0x160>)
 8004b64:	4a3b      	ldr	r2, [pc, #236]	; (8004c54 <Motor_thread+0x154>)
 8004b66:	fba3 1300 	umull	r1, r3, r3, r0
 8004b6a:	0e5b      	lsrs	r3, r3, #25
 8004b6c:	1e5c      	subs	r4, r3, #1
  osalDbgAssert((psc <= 0xFFFF) &&
 8004b6e:	f5b4 3f80 	cmp.w	r4, #65536	; 0x10000
 8004b72:	d204      	bcs.n	8004b7e <Motor_thread+0x7e>
 8004b74:	493b      	ldr	r1, [pc, #236]	; (8004c64 <Motor_thread+0x164>)
 8004b76:	fb01 f303 	mul.w	r3, r1, r3
 8004b7a:	4298      	cmp	r0, r3
 8004b7c:	d028      	beq.n	8004bd0 <Motor_thread+0xd0>
 8004b7e:	b672      	cpsid	i
 8004b80:	4b39      	ldr	r3, [pc, #228]	; (8004c68 <Motor_thread+0x168>)
 8004b82:	62eb      	str	r3, [r5, #44]	; 0x2c
 8004b84:	e7fe      	b.n	8004b84 <Motor_thread+0x84>
    }
#endif

#if STM32_PWM_USE_TIM8
    if (&PWMD8 == pwmp) {
      rccEnableTIM8(FALSE);
 8004b86:	4939      	ldr	r1, [pc, #228]	; (8004c6c <Motor_thread+0x16c>)
      nvicEnableVector(STM32_TIM8_CC_NUMBER, STM32_PWM_TIM8_IRQ_PRIORITY);
#endif
#if defined(STM32_TIM8CLK)
      pwmp->clock = STM32_TIM8CLK;
#else
      pwmp->clock = STM32_TIMCLK2;
 8004b88:	4f39      	ldr	r7, [pc, #228]	; (8004c70 <Motor_thread+0x170>)
    }
#endif

#if STM32_PWM_USE_TIM8
    if (&PWMD8 == pwmp) {
      rccEnableTIM8(FALSE);
 8004b8a:	6c48      	ldr	r0, [r1, #68]	; 0x44
    }
#endif

    /* All channels configured in PWM1 mode with preload enabled and will
       stay that way until the driver is stopped.*/
    pwmp->tim->CCMR1 = STM32_TIM_CCMR1_OC1M(6) | STM32_TIM_CCMR1_OC1PE |
 8004b8c:	699e      	ldr	r6, [r3, #24]
      nvicEnableVector(STM32_TIM8_CC_NUMBER, STM32_PWM_TIM8_IRQ_PRIORITY);
#endif
#if defined(STM32_TIM8CLK)
      pwmp->clock = STM32_TIM8CLK;
#else
      pwmp->clock = STM32_TIMCLK2;
 8004b8e:	615f      	str	r7, [r3, #20]
    }
#endif

#if STM32_PWM_USE_TIM8
    if (&PWMD8 == pwmp) {
      rccEnableTIM8(FALSE);
 8004b90:	f040 0002 	orr.w	r0, r0, #2
 8004b94:	6448      	str	r0, [r1, #68]	; 0x44
      rccResetTIM8();
 8004b96:	6a48      	ldr	r0, [r1, #36]	; 0x24

#if defined(__CORE_CM0_H_GENERIC)
  NVIC->IP[_IP_IDX(n)] = (NVIC->IP[_IP_IDX(n)] & ~(0xFFU << _BIT_SHIFT(n))) |
                         (NVIC_PRIORITY_MASK(prio) << _BIT_SHIFT(n));
#else
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
 8004b98:	4a36      	ldr	r2, [pc, #216]	; (8004c74 <Motor_thread+0x174>)
 8004b9a:	f04f 0c70 	mov.w	ip, #112	; 0x70
#endif
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8004b9e:	f44f 5880 	mov.w	r8, #4096	; 0x1000
 8004ba2:	f44f 4e80 	mov.w	lr, #16384	; 0x4000
    }
#endif

    /* All channels configured in PWM1 mode with preload enabled and will
       stay that way until the driver is stopped.*/
    pwmp->tim->CCMR1 = STM32_TIM_CCMR1_OC1M(6) | STM32_TIM_CCMR1_OC1PE |
 8004ba6:	f646 0768 	movw	r7, #26728	; 0x6868
#endif

#if STM32_PWM_USE_TIM8
    if (&PWMD8 == pwmp) {
      rccEnableTIM8(FALSE);
      rccResetTIM8();
 8004baa:	f040 0002 	orr.w	r0, r0, #2
 8004bae:	6248      	str	r0, [r1, #36]	; 0x24
 8004bb0:	624c      	str	r4, [r1, #36]	; 0x24

#if defined(__CORE_CM0_H_GENERIC)
  NVIC->IP[_IP_IDX(n)] = (NVIC->IP[_IP_IDX(n)] & ~(0xFFU << _BIT_SHIFT(n))) |
                         (NVIC_PRIORITY_MASK(prio) << _BIT_SHIFT(n));
#else
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
 8004bb2:	f882 c32c 	strb.w	ip, [r2, #812]	; 0x32c
#endif
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8004bb6:	f8c2 8184 	str.w	r8, [r2, #388]	; 0x184
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
 8004bba:	f8c2 8004 	str.w	r8, [r2, #4]

#if defined(__CORE_CM0_H_GENERIC)
  NVIC->IP[_IP_IDX(n)] = (NVIC->IP[_IP_IDX(n)] & ~(0xFFU << _BIT_SHIFT(n))) |
                         (NVIC_PRIORITY_MASK(prio) << _BIT_SHIFT(n));
#else
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
 8004bbe:	f882 c32e 	strb.w	ip, [r2, #814]	; 0x32e
#endif
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8004bc2:	f8c2 e184 	str.w	lr, [r2, #388]	; 0x184
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
 8004bc6:	f8c2 e004 	str.w	lr, [r2, #4]
    }
#endif

    /* All channels configured in PWM1 mode with preload enabled and will
       stay that way until the driver is stopped.*/
    pwmp->tim->CCMR1 = STM32_TIM_CCMR1_OC1M(6) | STM32_TIM_CCMR1_OC1PE |
 8004bca:	61b7      	str	r7, [r6, #24]
                       STM32_TIM_CCMR1_OC2M(6) | STM32_TIM_CCMR1_OC2PE;
    pwmp->tim->CCMR2 = STM32_TIM_CCMR2_OC3M(6) | STM32_TIM_CCMR2_OC3PE |
 8004bcc:	61f7      	str	r7, [r6, #28]
 8004bce:	e7c7      	b.n	8004b60 <Motor_thread+0x60>
  psc = (pwmp->clock / pwmp->config->frequency) - 1;
  osalDbgAssert((psc <= 0xFFFF) &&
                ((psc + 1) * pwmp->config->frequency) == pwmp->clock,
                "invalid frequency");
  pwmp->tim->PSC  = psc;
  pwmp->tim->ARR  = pwmp->period - 1;
 8004bd0:	6891      	ldr	r1, [r2, #8]
  /* Timer configuration.*/
  psc = (pwmp->clock / pwmp->config->frequency) - 1;
  osalDbgAssert((psc <= 0xFFFF) &&
                ((psc + 1) * pwmp->config->frequency) == pwmp->clock,
                "invalid frequency");
  pwmp->tim->PSC  = psc;
 8004bd2:	6993      	ldr	r3, [r2, #24]
  pwmp->tim->ARR  = pwmp->period - 1;
 8004bd4:	1e48      	subs	r0, r1, #1
      ;
    }
  }
#endif /* STM32_PWM_USE_ADVANCED*/

  pwmp->tim->CCER  = ccer;
 8004bd6:	f241 1c11 	movw	ip, #4369	; 0x1111
  osalDbgAssert((psc <= 0xFFFF) &&
                ((psc + 1) * pwmp->config->frequency) == pwmp->clock,
                "invalid frequency");
  pwmp->tim->PSC  = psc;
  pwmp->tim->ARR  = pwmp->period - 1;
  pwmp->tim->CR2  = pwmp->config->cr2;
 8004bda:	2100      	movs	r1, #0
    }
  }
#endif /* STM32_PWM_USE_ADVANCED*/

  pwmp->tim->CCER  = ccer;
  pwmp->tim->EGR   = STM32_TIM_EGR_UG;      /* Update event.                */
 8004bdc:	f04f 0e01 	mov.w	lr, #1
                     ~STM32_TIM_DIER_IRQ_MASK;
#if STM32_PWM_USE_TIM1 || STM32_PWM_USE_TIM8
#if STM32_PWM_USE_ADVANCED
  pwmp->tim->BDTR  = pwmp->config->bdtr | STM32_TIM_BDTR_MOE;
#else
  pwmp->tim->BDTR  = STM32_TIM_BDTR_MOE;
 8004be0:	f44f 4700 	mov.w	r7, #32768	; 0x8000
#endif
#endif
  /* Timer configured and started.*/
  pwmp->tim->CR1   = STM32_TIM_CR1_ARPE | STM32_TIM_CR1_URS |
 8004be4:	2685      	movs	r6, #133	; 0x85
  /* Timer configuration.*/
  psc = (pwmp->clock / pwmp->config->frequency) - 1;
  osalDbgAssert((psc <= 0xFFFF) &&
                ((psc + 1) * pwmp->config->frequency) == pwmp->clock,
                "invalid frequency");
  pwmp->tim->PSC  = psc;
 8004be6:	629c      	str	r4, [r3, #40]	; 0x28
  pwmp->tim->ARR  = pwmp->period - 1;
 8004be8:	62d8      	str	r0, [r3, #44]	; 0x2c
  pwm_lld_start(pwmp);
  pwmp->enabled = 0;
  pwmp->state = PWM_READY;
 8004bea:	2402      	movs	r4, #2
  pwmp->tim->CR2  = pwmp->config->cr2;
 8004bec:	6059      	str	r1, [r3, #4]
      ;
    }
  }
#endif /* STM32_PWM_USE_ADVANCED*/

  pwmp->tim->CCER  = ccer;
 8004bee:	f8c3 c020 	str.w	ip, [r3, #32]
  pwmp->tim->EGR   = STM32_TIM_EGR_UG;      /* Update event.                */
 8004bf2:	f8c3 e014 	str.w	lr, [r3, #20]
  pwmp->tim->SR    = 0;                     /* Clear pending IRQs.          */
 8004bf6:	6119      	str	r1, [r3, #16]
  pwmp->tim->DIER  = pwmp->config->dier &   /* DMA-related DIER settings.   */
 8004bf8:	60d9      	str	r1, [r3, #12]
                     ~STM32_TIM_DIER_IRQ_MASK;
#if STM32_PWM_USE_TIM1 || STM32_PWM_USE_TIM8
#if STM32_PWM_USE_ADVANCED
  pwmp->tim->BDTR  = pwmp->config->bdtr | STM32_TIM_BDTR_MOE;
#else
  pwmp->tim->BDTR  = STM32_TIM_BDTR_MOE;
 8004bfa:	645f      	str	r7, [r3, #68]	; 0x44
#endif
#endif
  /* Timer configured and started.*/
  pwmp->tim->CR1   = STM32_TIM_CR1_ARPE | STM32_TIM_CR1_URS |
 8004bfc:	601e      	str	r6, [r3, #0]
  osalDbgAssert((pwmp->state == PWM_STOP) || (pwmp->state == PWM_READY),
                "invalid state");
  pwmp->config = config;
  pwmp->period = config->period;
  pwm_lld_start(pwmp);
  pwmp->enabled = 0;
 8004bfe:	60d1      	str	r1, [r2, #12]
  pwmp->state = PWM_READY;
 8004c00:	7014      	strb	r4, [r2, #0]
 *
 * @special
 */
static inline void chSysUnlock(void) {

  _dbg_check_unlock();
 8004c02:	f7ff f8fd 	bl	8003e00 <_dbg_check_unlock>
  _stats_stop_measure_crit_thd();
 8004c06:	f7fe fe6b 	bl	80038e0 <_stats_stop_measure_crit_thd>

  /* The following condition can be triggered by the use of i-class functions
     in a critical section not followed by a chSchResceduleS(), this means
     that the current thread has a lower priority than the next thread in
     the ready list.*/
  chDbgAssert((ch.rlist.r_queue.p_next == (thread_t *)&ch.rlist.r_queue) ||
 8004c0a:	682a      	ldr	r2, [r5, #0]
 8004c0c:	4b0b      	ldr	r3, [pc, #44]	; (8004c3c <Motor_thread+0x13c>)
 8004c0e:	42aa      	cmp	r2, r5
 8004c10:	d004      	beq.n	8004c1c <Motor_thread+0x11c>
 8004c12:	6999      	ldr	r1, [r3, #24]
 8004c14:	6892      	ldr	r2, [r2, #8]
 8004c16:	6889      	ldr	r1, [r1, #8]
 8004c18:	4291      	cmp	r1, r2
 8004c1a:	d30a      	bcc.n	8004c32 <Motor_thread+0x132>

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 8004c1c:	2300      	movs	r3, #0
 8004c1e:	f383 8811 	msr	BASEPRI, r3
  NORMALPRIO + 5,
                    Hall_thread, NULL);

  pwmStart(&MOTOR_USE_TIMER, &motor_pwmcfg);
  motor_pwmUpdate();
 8004c22:	f000 fa35 	bl	8005090 <motor_pwmUpdate>
  motor_init();
  while(true)
  {
    motor_pwmUpdate();
 8004c26:	f000 fa33 	bl	8005090 <motor_pwmUpdate>
    chThdSleepMilliseconds(20);
 8004c2a:	20c8      	movs	r0, #200	; 0xc8
 8004c2c:	f7ff f9e8 	bl	8004000 <chThdSleep>
 8004c30:	e7f9      	b.n	8004c26 <Motor_thread+0x126>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004c32:	b672      	cpsid	i
 8004c34:	4a10      	ldr	r2, [pc, #64]	; (8004c78 <Motor_thread+0x178>)
 8004c36:	62da      	str	r2, [r3, #44]	; 0x2c
 8004c38:	e7fe      	b.n	8004c38 <Motor_thread+0x138>
 8004c3a:	bf00      	nop
 8004c3c:	2000d220 	.word	0x2000d220
 8004c40:	08006da8 	.word	0x08006da8
 8004c44:	2000af88 	.word	0x2000af88
 8004c48:	20000824 	.word	0x20000824
 8004c4c:	08004d61 	.word	0x08004d61
 8004c50:	2000b6b8 	.word	0x2000b6b8
 8004c54:	2000da14 	.word	0x2000da14
 8004c58:	08006bd0 	.word	0x08006bd0
 8004c5c:	08006c20 	.word	0x08006c20
 8004c60:	6642d929 	.word	0x6642d929
 8004c64:	0501bd00 	.word	0x0501bd00
 8004c68:	08006bf0 	.word	0x08006bf0
 8004c6c:	40023800 	.word	0x40023800
 8004c70:	0a037a00 	.word	0x0a037a00
 8004c74:	e000e100 	.word	0xe000e100
 8004c78:	08006be0 	.word	0x08006be0
 8004c7c:	00000000 	.word	0x00000000

08004c80 <Hall_update>:
  Hall_GPT->tim->CR1 |= STM32_TIM_CR1_CEN;
}

void Hall_update(HallStruct* Hall)
{
  uint16_t count = Hall->Timer->tim->CNT;
 8004c80:	6803      	ldr	r3, [r0, #0]

  Hall->count += ((Hall->reverse)?
 8004c82:	7942      	ldrb	r2, [r0, #5]
  Hall_GPT->tim->CR1 |= STM32_TIM_CR1_CEN;
}

void Hall_update(HallStruct* Hall)
{
  uint16_t count = Hall->Timer->tim->CNT;
 8004c84:	68d9      	ldr	r1, [r3, #12]
 8004c86:	6a4b      	ldr	r3, [r1, #36]	; 0x24

  Hall_GPT->tim->CR1 |= STM32_TIM_CR1_CEN;
}

void Hall_update(HallStruct* Hall)
{
 8004c88:	b410      	push	{r4}
  uint16_t count = Hall->Timer->tim->CNT;
 8004c8a:	b29b      	uxth	r3, r3

  Hall->count += ((Hall->reverse)?
 8004c8c:	6884      	ldr	r4, [r0, #8]
 8004c8e:	b1a2      	cbz	r2, 8004cba <Hall_update+0x3a>
 8004c90:	8982      	ldrh	r2, [r0, #12]
 8004c92:	1a9a      	subs	r2, r3, r2
 8004c94:	4422      	add	r2, r4
      (count - Hall->count_prev):(Hall->count_prev - count));

  Hall->count_prev = count;

  if(count > HALL_UPPER_LIMIT)
 8004c96:	f24f 542f 	movw	r4, #62767	; 0xf52f
 8004c9a:	42a3      	cmp	r3, r4

void Hall_update(HallStruct* Hall)
{
  uint16_t count = Hall->Timer->tim->CNT;

  Hall->count += ((Hall->reverse)?
 8004c9c:	6082      	str	r2, [r0, #8]
      (count - Hall->count_prev):(Hall->count_prev - count));

  Hall->count_prev = count;
 8004c9e:	8183      	strh	r3, [r0, #12]

  if(count > HALL_UPPER_LIMIT)
 8004ca0:	d80e      	bhi.n	8004cc0 <Hall_update+0x40>
  {
    Hall->Timer->tim->CNT = count - HALL_RANGE;
    Hall->count_prev -= HALL_RANGE;
  }
  else if (count < HALL_LOWER_LIMIT)
 8004ca2:	f640 22ce 	movw	r2, #2766	; 0xace
 8004ca6:	4293      	cmp	r3, r2
 8004ca8:	d804      	bhi.n	8004cb4 <Hall_update+0x34>
  {
    Hall->Timer->tim->CNT = count + HALL_RANGE;
 8004caa:	f503 43ea 	add.w	r3, r3, #29952	; 0x7500
 8004cae:	3330      	adds	r3, #48	; 0x30
 8004cb0:	624b      	str	r3, [r1, #36]	; 0x24
    Hall->count_prev += HALL_RANGE;
 8004cb2:	8183      	strh	r3, [r0, #12]
  }
}
 8004cb4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004cb8:	4770      	bx	lr

void Hall_update(HallStruct* Hall)
{
  uint16_t count = Hall->Timer->tim->CNT;

  Hall->count += ((Hall->reverse)?
 8004cba:	8982      	ldrh	r2, [r0, #12]
 8004cbc:	1ad2      	subs	r2, r2, r3
 8004cbe:	e7e9      	b.n	8004c94 <Hall_update+0x14>

  Hall->count_prev = count;

  if(count > HALL_UPPER_LIMIT)
  {
    Hall->Timer->tim->CNT = count - HALL_RANGE;
 8004cc0:	f5a3 43ea 	sub.w	r3, r3, #29952	; 0x7500
 8004cc4:	3b30      	subs	r3, #48	; 0x30
 8004cc6:	624b      	str	r3, [r1, #36]	; 0x24
  else if (count < HALL_LOWER_LIMIT)
  {
    Hall->Timer->tim->CNT = count + HALL_RANGE;
    Hall->count_prev += HALL_RANGE;
  }
}
 8004cc8:	f85d 4b04 	ldr.w	r4, [sp], #4
  Hall->count_prev = count;

  if(count > HALL_UPPER_LIMIT)
  {
    Hall->Timer->tim->CNT = count - HALL_RANGE;
    Hall->count_prev -= HALL_RANGE;
 8004ccc:	8183      	strh	r3, [r0, #12]
  else if (count < HALL_LOWER_LIMIT)
  {
    Hall->Timer->tim->CNT = count + HALL_RANGE;
    Hall->count_prev += HALL_RANGE;
  }
}
 8004cce:	4770      	bx	lr

08004cd0 <RC_thread.lto_priv.100>:
  rc_channel[2] = RC_GPT.tim->CCR[3];
}

static THD_WORKING_AREA(RC_thread_wa, 64);
static THD_FUNCTION(RC_thread, p)
{
 8004cd0:	b508      	push	{r3, lr}
 8004cd2:	4b09      	ldr	r3, [pc, #36]	; (8004cf8 <RC_thread.lto_priv.100+0x28>)
 8004cd4:	4a09      	ldr	r2, [pc, #36]	; (8004cfc <RC_thread.lto_priv.100+0x2c>)
 8004cd6:	699b      	ldr	r3, [r3, #24]
 8004cd8:	4d09      	ldr	r5, [pc, #36]	; (8004d00 <RC_thread.lto_priv.100+0x30>)
 8004cda:	4c0a      	ldr	r4, [pc, #40]	; (8004d04 <RC_thread.lto_priv.100+0x34>)
 8004cdc:	619a      	str	r2, [r3, #24]
  0
};

static void rc_update(void)
{
  rc_channel[0] = RC_GPT.tim->CCR[0];
 8004cde:	68eb      	ldr	r3, [r5, #12]
  chRegSetThreadName("Radio control");

  while (true)
  {
    rc_update();
    chThdSleepMilliseconds(200);
 8004ce0:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
  0
};

static void rc_update(void)
{
  rc_channel[0] = RC_GPT.tim->CCR[0];
 8004ce4:	6b59      	ldr	r1, [r3, #52]	; 0x34
  rc_channel[1] = RC_GPT.tim->CCR[2];
 8004ce6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
  rc_channel[2] = RC_GPT.tim->CCR[3];
 8004ce8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  0
};

static void rc_update(void)
{
  rc_channel[0] = RC_GPT.tim->CCR[0];
 8004cea:	8021      	strh	r1, [r4, #0]
  rc_channel[1] = RC_GPT.tim->CCR[2];
 8004cec:	8062      	strh	r2, [r4, #2]
  rc_channel[2] = RC_GPT.tim->CCR[3];
 8004cee:	80a3      	strh	r3, [r4, #4]
  chRegSetThreadName("Radio control");

  while (true)
  {
    rc_update();
    chThdSleepMilliseconds(200);
 8004cf0:	f7ff f986 	bl	8004000 <chThdSleep>
 8004cf4:	e7f3      	b.n	8004cde <RC_thread.lto_priv.100+0xe>
 8004cf6:	bf00      	nop
 8004cf8:	2000d220 	.word	0x2000d220
 8004cfc:	08006e60 	.word	0x08006e60
 8004d00:	2000da30 	.word	0x2000da30
 8004d04:	2000dbe0 	.word	0x2000dbe0
	...

08004d10 <Hall_init>:
  0,
  0
};

void Hall_init(HallStruct* Hall)
{
 8004d10:	b538      	push	{r3, r4, r5, lr}
  GPTDriver* Hall_GPT = Hall->Timer;
 8004d12:	6805      	ldr	r5, [r0, #0]

  gptStart(Hall_GPT, &hall_cfg);
 8004d14:	4911      	ldr	r1, [pc, #68]	; (8004d5c <Hall_init+0x4c>)
  0,
  0
};

void Hall_init(HallStruct* Hall)
{
 8004d16:	4604      	mov	r4, r0
  GPTDriver* Hall_GPT = Hall->Timer;

  gptStart(Hall_GPT, &hall_cfg);
 8004d18:	4628      	mov	r0, r5
 8004d1a:	f7fe fa49 	bl	80031b0 <gptStart>

  if (HALL_USE_CHANNEL1_2)
  {
    Hall_GPT->tim->CCMR1 |= STM32_TIM_CCMR1_CC1S(1);
 8004d1e:	68eb      	ldr	r3, [r5, #12]
 8004d20:	699a      	ldr	r2, [r3, #24]
 8004d22:	f042 0201 	orr.w	r2, r2, #1
 8004d26:	619a      	str	r2, [r3, #24]
    Hall_GPT->tim->CCMR1 |= STM32_TIM_CCMR1_CC2S(1);
 8004d28:	699a      	ldr	r2, [r3, #24]
 8004d2a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004d2e:	619a      	str	r2, [r3, #24]
    Hall_GPT->tim->CCMR1 |= STM32_TIM_CCMR1_IC1F(8);
 8004d30:	699a      	ldr	r2, [r3, #24]
 8004d32:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004d36:	619a      	str	r2, [r3, #24]
    Hall_GPT->tim->CCMR1 |= STM32_TIM_CCMR1_IC2F(8);
 8004d38:	699a      	ldr	r2, [r3, #24]
 8004d3a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004d3e:	619a      	str	r2, [r3, #24]
    Hall_GPT->tim->CCMR2 |= STM32_TIM_CCMR2_CC4S(1);
    Hall_GPT->tim->CCMR2 |= STM32_TIM_CCMR2_IC3F(8);
    Hall_GPT->tim->CCMR2 |= STM32_TIM_CCMR2_IC4F(8);
  }

  Hall_GPT->tim->SMCR |= STM32_TIM_SMCR_SMS(3);
 8004d40:	689a      	ldr	r2, [r3, #8]
  Hall_GPT->tim->CNT = HALL_INITIAL_VALUE;
 8004d42:	f647 71ff 	movw	r1, #32767	; 0x7fff
    Hall_GPT->tim->CCMR2 |= STM32_TIM_CCMR2_CC4S(1);
    Hall_GPT->tim->CCMR2 |= STM32_TIM_CCMR2_IC3F(8);
    Hall_GPT->tim->CCMR2 |= STM32_TIM_CCMR2_IC4F(8);
  }

  Hall_GPT->tim->SMCR |= STM32_TIM_SMCR_SMS(3);
 8004d46:	f042 0203 	orr.w	r2, r2, #3
 8004d4a:	609a      	str	r2, [r3, #8]
  Hall_GPT->tim->CNT = HALL_INITIAL_VALUE;
 8004d4c:	6259      	str	r1, [r3, #36]	; 0x24
  Hall->count_prev = HALL_INITIAL_VALUE;

  Hall_GPT->tim->CR1 |= STM32_TIM_CR1_CEN;
 8004d4e:	681a      	ldr	r2, [r3, #0]
    Hall_GPT->tim->CCMR2 |= STM32_TIM_CCMR2_IC4F(8);
  }

  Hall_GPT->tim->SMCR |= STM32_TIM_SMCR_SMS(3);
  Hall_GPT->tim->CNT = HALL_INITIAL_VALUE;
  Hall->count_prev = HALL_INITIAL_VALUE;
 8004d50:	81a1      	strh	r1, [r4, #12]

  Hall_GPT->tim->CR1 |= STM32_TIM_CR1_CEN;
 8004d52:	f042 0201 	orr.w	r2, r2, #1
 8004d56:	601a      	str	r2, [r3, #0]
 8004d58:	bd38      	pop	{r3, r4, r5, pc}
 8004d5a:	bf00      	nop
 8004d5c:	08006e50 	.word	0x08006e50

08004d60 <Hall_thread.lto_priv.84>:
 8004d60:	4b30      	ldr	r3, [pc, #192]	; (8004e24 <Hall_thread.lto_priv.84+0xc4>)
 8004d62:	4a31      	ldr	r2, [pc, #196]	; (8004e28 <Hall_thread.lto_priv.84+0xc8>)
 8004d64:	699b      	ldr	r3, [r3, #24]
static THD_FUNCTION(Hall_thread, p)
{
  (void)p;
  chRegSetThreadName("Hall Sensor");

  Hall_init(hall_encoder);
 8004d66:	4831      	ldr	r0, [pc, #196]	; (8004e2c <Hall_thread.lto_priv.84+0xcc>)
 8004d68:	4e31      	ldr	r6, [pc, #196]	; (8004e30 <Hall_thread.lto_priv.84+0xd0>)
 8004d6a:	4d32      	ldr	r5, [pc, #200]	; (8004e34 <Hall_thread.lto_priv.84+0xd4>)
  MOTOR_USE_TIMER.tim->CCR[motors[1].PWMChannelA] = motors[1].pwmA;
  MOTOR_USE_TIMER.tim->CCR[motors[1].PWMChannelB] = motors[1].pwmB;
}

static THD_FUNCTION(Hall_thread, p)
{
 8004d6c:	b580      	push	{r7, lr}
 8004d6e:	619a      	str	r2, [r3, #24]
  (void)p;
  chRegSetThreadName("Hall Sensor");

  Hall_init(hall_encoder);
 8004d70:	f7ff ffce 	bl	8004d10 <Hall_init>
  Hall_init(hall_encoder + 1);
 8004d74:	4830      	ldr	r0, [pc, #192]	; (8004e38 <Hall_thread.lto_priv.84+0xd8>)
 8004d76:	f7ff ffcb 	bl	8004d10 <Hall_init>
 8004d7a:	6a77      	ldr	r7, [r6, #36]	; 0x24
 8004d7c:	6a73      	ldr	r3, [r6, #36]	; 0x24
  uint32_t count,tick = chVTGetSystemTimeX();

  float temp[NUM_OF_MOTOR];
  while(true)
  {
    tick+=US2ST(HALL_COUNT);
 8004d7e:	37c8      	adds	r7, #200	; 0xc8

    if(tick>chVTGetSystemTimeX())
 8004d80:	42bb      	cmp	r3, r7
 8004d82:	f105 0426 	add.w	r4, r5, #38	; 0x26
 8004d86:	d348      	bcc.n	8004e1a <Hall_thread.lto_priv.84+0xba>
 8004d88:	6a77      	ldr	r7, [r6, #36]	; 0x24
    else
      tick=chVTGetSystemTimeX();

    uint16_t prev[NUM_OF_MOTOR];

    prev[0] = motors[0].Hall_Encoder->count;
 8004d8a:	682a      	ldr	r2, [r5, #0]
    prev[1] = motors[1].Hall_Encoder->count;
 8004d8c:	6b2b      	ldr	r3, [r5, #48]	; 0x30

    Hall_update(hall_encoder);
 8004d8e:	4827      	ldr	r0, [pc, #156]	; (8004e2c <Hall_thread.lto_priv.84+0xcc>)
    else
      tick=chVTGetSystemTimeX();

    uint16_t prev[NUM_OF_MOTOR];

    prev[0] = motors[0].Hall_Encoder->count;
 8004d90:	f8b2 a008 	ldrh.w	sl, [r2, #8]
    prev[1] = motors[1].Hall_Encoder->count;
 8004d94:	f8b3 9008 	ldrh.w	r9, [r3, #8]

    Hall_update(hall_encoder);
 8004d98:	f7ff ff72 	bl	8004c80 <Hall_update>
    Hall_update(hall_encoder + 1);
 8004d9c:	4826      	ldr	r0, [pc, #152]	; (8004e38 <Hall_thread.lto_priv.84+0xd8>)
 8004d9e:	f7ff ff6f 	bl	8004c80 <Hall_update>

    motors[0].speedRaw[count % SPEED_COUNT] = motors[0].Hall_Encoder->count -
 8004da2:	4a26      	ldr	r2, [pc, #152]	; (8004e3c <Hall_thread.lto_priv.84+0xdc>)
      prev[0];

    motors[1].speedRaw[count % SPEED_COUNT] = motors[1].Hall_Encoder->count -
 8004da4:	6b2b      	ldr	r3, [r5, #48]	; 0x30
    prev[1] = motors[1].Hall_Encoder->count;

    Hall_update(hall_encoder);
    Hall_update(hall_encoder + 1);

    motors[0].speedRaw[count % SPEED_COUNT] = motors[0].Hall_Encoder->count -
 8004da6:	6829      	ldr	r1, [r5, #0]
      prev[0];

    motors[1].speedRaw[count % SPEED_COUNT] = motors[1].Hall_Encoder->count -
 8004da8:	6898      	ldr	r0, [r3, #8]
    prev[1] = motors[1].Hall_Encoder->count;

    Hall_update(hall_encoder);
    Hall_update(hall_encoder + 1);

    motors[0].speedRaw[count % SPEED_COUNT] = motors[0].Hall_Encoder->count -
 8004daa:	6889      	ldr	r1, [r1, #8]
    motors[1].speedRaw[count % SPEED_COUNT] = motors[1].Hall_Encoder->count -
      prev[1];

    uint8_t i;

    temp[0] = 0.0f;
 8004dac:	eddf 6a24 	vldr	s13, [pc, #144]	; 8004e40 <Hall_thread.lto_priv.84+0xe0>
 8004db0:	4b24      	ldr	r3, [pc, #144]	; (8004e44 <Hall_thread.lto_priv.84+0xe4>)
    prev[1] = motors[1].Hall_Encoder->count;

    Hall_update(hall_encoder);
    Hall_update(hall_encoder + 1);

    motors[0].speedRaw[count % SPEED_COUNT] = motors[0].Hall_Encoder->count -
 8004db2:	fba2 e208 	umull	lr, r2, r2, r8
 8004db6:	08d2      	lsrs	r2, r2, #3
 8004db8:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8004dbc:	eba8 0242 	sub.w	r2, r8, r2, lsl #1
 8004dc0:	eb05 0e42 	add.w	lr, r5, r2, lsl #1
 8004dc4:	ebca 0a01 	rsb	sl, sl, r1
      prev[0];

    motors[1].speedRaw[count % SPEED_COUNT] = motors[1].Hall_Encoder->count -
 8004dc8:	ebc9 0900 	rsb	r9, r9, r0
      prev[1];

    uint8_t i;

    temp[0] = 0.0f;
    temp[1] = 0.0f;
 8004dcc:	eeb0 6a66 	vmov.f32	s12, s13
    prev[1] = motors[1].Hall_Encoder->count;

    Hall_update(hall_encoder);
    Hall_update(hall_encoder + 1);

    motors[0].speedRaw[count % SPEED_COUNT] = motors[0].Hall_Encoder->count -
 8004dd0:	f8ae a014 	strh.w	sl, [lr, #20]
      prev[0];

    motors[1].speedRaw[count % SPEED_COUNT] = motors[1].Hall_Encoder->count -
 8004dd4:	f8ae 9044 	strh.w	r9, [lr, #68]	; 0x44

    temp[0] = 0.0f;
    temp[1] = 0.0f;

    for (i = 0; i < SPEED_COUNT; i++) {
      temp[0] += (float)motors[0].speedRaw[i];
 8004dd8:	f833 2f02 	ldrh.w	r2, [r3, #2]!
 8004ddc:	ee07 2a10 	vmov	s14, r2
      temp[1] += (float)motors[1].speedRaw[i];
 8004de0:	8e1a      	ldrh	r2, [r3, #48]	; 0x30
 8004de2:	ee07 2a90 	vmov	s15, r2

    temp[0] = 0.0f;
    temp[1] = 0.0f;

    for (i = 0; i < SPEED_COUNT; i++) {
      temp[0] += (float)motors[0].speedRaw[i];
 8004de6:	eeb8 7a47 	vcvt.f32.u32	s14, s14
      temp[1] += (float)motors[1].speedRaw[i];
 8004dea:	eef8 7a67 	vcvt.f32.u32	s15, s15
    uint8_t i;

    temp[0] = 0.0f;
    temp[1] = 0.0f;

    for (i = 0; i < SPEED_COUNT; i++) {
 8004dee:	42a3      	cmp	r3, r4
      temp[0] += (float)motors[0].speedRaw[i];
 8004df0:	ee76 6a87 	vadd.f32	s13, s13, s14
      temp[1] += (float)motors[1].speedRaw[i];
 8004df4:	ee36 6a27 	vadd.f32	s12, s12, s15
    uint8_t i;

    temp[0] = 0.0f;
    temp[1] = 0.0f;

    for (i = 0; i < SPEED_COUNT; i++) {
 8004df8:	d1ee      	bne.n	8004dd8 <Hall_thread.lto_priv.84+0x78>
      temp[0] += (float)motors[0].speedRaw[i];
      temp[1] += (float)motors[1].speedRaw[i];
    }

    temp[0] /= (float)SPEED_COUNT;
 8004dfa:	eef2 7a04 	vmov.f32	s15, #36	; 0x24
 8004dfe:	eec6 6aa7 	vdiv.f32	s13, s13, s15
 8004e02:	6a73      	ldr	r3, [r6, #36]	; 0x24
  uint32_t count,tick = chVTGetSystemTimeX();

  float temp[NUM_OF_MOTOR];
  while(true)
  {
    tick+=US2ST(HALL_COUNT);
 8004e04:	37c8      	adds	r7, #200	; 0xc8

    if(tick>chVTGetSystemTimeX())
 8004e06:	42bb      	cmp	r3, r7
    motors[0].speed = temp[0];
    motors[1].speed = temp[1];
  //  motors[0].speed_filtered = 0.3f*motors[0].speed + 0.7f*motors[0].speed_filtered;
  //  motors[1].speed_filtered = 0.3f*motors[1].speed + 0.7f*motors[1].speed_filtered;

    count++;
 8004e08:	f108 0801 	add.w	r8, r8, #1
      temp[0] += (float)motors[0].speedRaw[i];
      temp[1] += (float)motors[1].speedRaw[i];
    }

    temp[0] /= (float)SPEED_COUNT;
    temp[1] /= (float)SPEED_COUNT;
 8004e0c:	ee86 6a27 	vdiv.f32	s12, s12, s15

    motors[0].speed = temp[0];
 8004e10:	edc5 6a0a 	vstr	s13, [r5, #40]	; 0x28
    motors[1].speed = temp[1];
 8004e14:	ed85 6a16 	vstr	s12, [r5, #88]	; 0x58
  float temp[NUM_OF_MOTOR];
  while(true)
  {
    tick+=US2ST(HALL_COUNT);

    if(tick>chVTGetSystemTimeX())
 8004e18:	d2b6      	bcs.n	8004d88 <Hall_thread.lto_priv.84+0x28>
      chThdSleepUntil(tick);
 8004e1a:	4638      	mov	r0, r7
 8004e1c:	f7ff f8c0 	bl	8003fa0 <chThdSleepUntil>
 8004e20:	e7b3      	b.n	8004d8a <Hall_thread.lto_priv.84+0x2a>
 8004e22:	bf00      	nop
 8004e24:	2000d220 	.word	0x2000d220
 8004e28:	08006e70 	.word	0x08006e70
 8004e2c:	20000804 	.word	0x20000804
 8004e30:	40000c00 	.word	0x40000c00
 8004e34:	20000824 	.word	0x20000824
 8004e38:	20000814 	.word	0x20000814
 8004e3c:	cccccccd 	.word	0xcccccccd
 8004e40:	00000000 	.word	0x00000000
 8004e44:	20000836 	.word	0x20000836
	...

08004e50 <chThdDequeueNextI.constprop.54>:
 *
 * @notapi
 */
static inline bool queue_notempty(const threads_queue_t *tqp) {

  return (bool)(tqp->p_next != (const thread_t *)tqp);
 8004e50:	6803      	ldr	r3, [r0, #0]
 *
 * @iclass
 */
void chThdDequeueNextI(threads_queue_t *tqp, msg_t msg) {

  if (queue_notempty(tqp)) {
 8004e52:	4298      	cmp	r0, r3
 8004e54:	d010      	beq.n	8004e78 <chThdDequeueNextI.constprop.54+0x28>
}

static inline thread_t *queue_fifo_remove(threads_queue_t *tqp) {
  thread_t *tp = tqp->p_next;

  tqp->p_next = tp->p_next;
 8004e56:	681a      	ldr	r2, [r3, #0]
 8004e58:	6002      	str	r2, [r0, #0]

  chDbgAssert(queue_notempty(tqp), "empty queue");

  tp = queue_fifo_remove(tqp);

  chDbgAssert(tp->p_state == CH_STATE_QUEUED, "invalid state");
 8004e5a:	f893 1020 	ldrb.w	r1, [r3, #32]
  tqp->p_next->p_prev = (thread_t *)tqp;
 8004e5e:	6050      	str	r0, [r2, #4]
 8004e60:	2904      	cmp	r1, #4
 8004e62:	d004      	beq.n	8004e6e <chThdDequeueNextI.constprop.54+0x1e>
 8004e64:	b672      	cpsid	i
 8004e66:	4b05      	ldr	r3, [pc, #20]	; (8004e7c <chThdDequeueNextI.constprop.54+0x2c>)
 8004e68:	4a05      	ldr	r2, [pc, #20]	; (8004e80 <chThdDequeueNextI.constprop.54+0x30>)
 8004e6a:	62da      	str	r2, [r3, #44]	; 0x2c
 8004e6c:	e7fe      	b.n	8004e6c <chThdDequeueNextI.constprop.54+0x1c>

  tp->p_u.rdymsg = msg;
 8004e6e:	2200      	movs	r2, #0
 8004e70:	625a      	str	r2, [r3, #36]	; 0x24
  (void) chSchReadyI(tp);
 8004e72:	4618      	mov	r0, r3
 8004e74:	f7fe bec4 	b.w	8003c00 <chSchReadyI>
 8004e78:	4770      	bx	lr
 8004e7a:	bf00      	nop
 8004e7c:	2000d220 	.word	0x2000d220
 8004e80:	08006e30 	.word	0x08006e30
	...

08004e90 <_strtok.constprop.15>:
/**
 * @brief   Shell termination event source.
 */
event_source_t shell_terminated;

static char *_strtok(char *str, const char *delim, char **saveptr) {
 8004e90:	b538      	push	{r3, r4, r5, lr}
 8004e92:	460d      	mov	r5, r1
  char *token;
  if (str)
 8004e94:	4604      	mov	r4, r0
 8004e96:	b190      	cbz	r0, 8004ebe <_strtok.constprop.15+0x2e>
    *saveptr = str;
 8004e98:	6028      	str	r0, [r5, #0]
  token = *saveptr;

  if (!token)
    return NULL;

  token += strspn(token, delim);
 8004e9a:	4620      	mov	r0, r4
 8004e9c:	490b      	ldr	r1, [pc, #44]	; (8004ecc <_strtok.constprop.15+0x3c>)
 8004e9e:	f001 f9f7 	bl	8006290 <strspn>
 8004ea2:	4404      	add	r4, r0
  *saveptr = strpbrk(token, delim);
 8004ea4:	4620      	mov	r0, r4
 8004ea6:	4909      	ldr	r1, [pc, #36]	; (8004ecc <_strtok.constprop.15+0x3c>)
 8004ea8:	f001 f9ca 	bl	8006240 <strpbrk>
  if (*saveptr)
 8004eac:	b160      	cbz	r0, 8004ec8 <_strtok.constprop.15+0x38>
    *(*saveptr)++ = '\0';
 8004eae:	1c42      	adds	r2, r0, #1
 8004eb0:	2300      	movs	r3, #0
 8004eb2:	602a      	str	r2, [r5, #0]
 8004eb4:	7003      	strb	r3, [r0, #0]

  return *token ? token : NULL;
 8004eb6:	7823      	ldrb	r3, [r4, #0]
 8004eb8:	b123      	cbz	r3, 8004ec4 <_strtok.constprop.15+0x34>
 8004eba:	4620      	mov	r0, r4
}
 8004ebc:	bd38      	pop	{r3, r4, r5, pc}

static char *_strtok(char *str, const char *delim, char **saveptr) {
  char *token;
  if (str)
    *saveptr = str;
  token = *saveptr;
 8004ebe:	680c      	ldr	r4, [r1, #0]

  if (!token)
 8004ec0:	2c00      	cmp	r4, #0
 8004ec2:	d1ea      	bne.n	8004e9a <_strtok.constprop.15+0xa>
    return NULL;
 8004ec4:	2000      	movs	r0, #0
 8004ec6:	bd38      	pop	{r3, r4, r5, pc}

  token += strspn(token, delim);
  *saveptr = strpbrk(token, delim);
 8004ec8:	6028      	str	r0, [r5, #0]
 8004eca:	e7f4      	b.n	8004eb6 <_strtok.constprop.15+0x26>
 8004ecc:	08006e7c 	.word	0x08006e7c

08004ed0 <long_to_string_with_divisor.constprop.14>:
#include "memstreams.h"

#define MAX_FILLER 11
#define FLOAT_PRECISION 9

static char *long_to_string_with_divisor(char *p,
 8004ed0:	b4f0      	push	{r4, r5, r6, r7}
    ll = num;
  } else {
    ll = divisor;
  }

  q = p + MAX_FILLER;
 8004ed2:	f100 070b 	add.w	r7, r0, #11
 8004ed6:	463c      	mov	r4, r7
 8004ed8:	460d      	mov	r5, r1
  do {
    i = (int)(l % radix);
 8004eda:	fbb1 f6f2 	udiv	r6, r1, r2
 8004ede:	fb02 1116 	mls	r1, r2, r6, r1
    i += '0';
 8004ee2:	f101 0330 	add.w	r3, r1, #48	; 0x30
    if (i > '9')
 8004ee6:	2b39      	cmp	r3, #57	; 0x39
      i += 'A' - '0' - 10;
 8004ee8:	bfc8      	it	gt
 8004eea:	f101 0337 	addgt.w	r3, r1, #55	; 0x37
    *--q = i;
 8004eee:	b2db      	uxtb	r3, r3
 8004ef0:	f804 3d01 	strb.w	r3, [r4, #-1]!
    l /= radix;
  } while ((ll /= radix) != 0);
 8004ef4:	fbb5 f5f2 	udiv	r5, r5, r2
    i = (int)(l % radix);
    i += '0';
    if (i > '9')
      i += 'A' - '0' - 10;
    *--q = i;
    l /= radix;
 8004ef8:	4631      	mov	r1, r6
  } while ((ll /= radix) != 0);
 8004efa:	2d00      	cmp	r5, #0
 8004efc:	d1ed      	bne.n	8004eda <long_to_string_with_divisor.constprop.14+0xa>

  i = (int)(p + MAX_FILLER - q);
 8004efe:	1b3a      	subs	r2, r7, r4
 8004f00:	4402      	add	r2, r0
 8004f02:	e001      	b.n	8004f08 <long_to_string_with_divisor.constprop.14+0x38>
 8004f04:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  do
    *p++ = *q++;
 8004f08:	f800 3b01 	strb.w	r3, [r0], #1
  while (--i);
 8004f0c:	4290      	cmp	r0, r2
 8004f0e:	d1f9      	bne.n	8004f04 <long_to_string_with_divisor.constprop.14+0x34>

  return p;
}
 8004f10:	bcf0      	pop	{r4, r5, r6, r7}
 8004f12:	4770      	bx	lr
	...

08004f20 <tft_printf.constprop.9>:
  * @param  x: starting x-coordinate
  * @param  y: starting y-coordinate
  * @param  pstr: string to be printed
  * @retval None
  */
void tft_printf(uint8_t x, uint8_t y, const char * pstr, ...)
 8004f20:	b40c      	push	{r2, r3}
 8004f22:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004f26:	b0c6      	sub	sp, #280	; 0x118
 8004f28:	aa4e      	add	r2, sp, #312	; 0x138
 */
void msObjectInit(MemoryStream *msp, uint8_t *buffer,
                  size_t size, size_t eos) {

  msp->vmt    = &vmt;
  msp->buffer = buffer;
 8004f2a:	ac06      	add	r4, sp, #24
 8004f2c:	f852 3b04 	ldr.w	r3, [r2], #4
 *                      for ROM streams.
 */
void msObjectInit(MemoryStream *msp, uint8_t *buffer,
                  size_t size, size_t eos) {

  msp->vmt    = &vmt;
 8004f30:	4f36      	ldr	r7, [pc, #216]	; (800500c <tft_printf.constprop.9+0xec>)
	va_list arglist;

  MemoryStream ms;
  msObjectInit(&ms, buf, 255, 0);
  
  va_start(arglist, pstr);
 8004f32:	9200      	str	r2, [sp, #0]
  msp->buffer = buffer;
  msp->size   = size;
  msp->eos    = eos;
 8004f34:	2600      	movs	r6, #0
  * @param  x: starting x-coordinate
  * @param  y: starting y-coordinate
  * @param  pstr: string to be printed
  * @retval None
  */
void tft_printf(uint8_t x, uint8_t y, const char * pstr, ...)
 8004f36:	460d      	mov	r5, r1

  MemoryStream ms;
  msObjectInit(&ms, buf, 255, 0);
  
  va_start(arglist, pstr);
  chvprintf((BaseSequentialStream *)(void *)&ms, pstr, arglist);
 8004f38:	a801      	add	r0, sp, #4
 8004f3a:	4619      	mov	r1, r3
void msObjectInit(MemoryStream *msp, uint8_t *buffer,
                  size_t size, size_t eos) {

  msp->vmt    = &vmt;
  msp->buffer = buffer;
  msp->size   = size;
 8004f3c:	23ff      	movs	r3, #255	; 0xff
 *                      for ROM streams.
 */
void msObjectInit(MemoryStream *msp, uint8_t *buffer,
                  size_t size, size_t eos) {

  msp->vmt    = &vmt;
 8004f3e:	9701      	str	r7, [sp, #4]
  msp->buffer = buffer;
  msp->size   = size;
 8004f40:	9303      	str	r3, [sp, #12]
 */
void msObjectInit(MemoryStream *msp, uint8_t *buffer,
                  size_t size, size_t eos) {

  msp->vmt    = &vmt;
  msp->buffer = buffer;
 8004f42:	9402      	str	r4, [sp, #8]
  msp->size   = size;
  msp->eos    = eos;
 8004f44:	9604      	str	r6, [sp, #16]
  msp->offset = 0;
 8004f46:	9605      	str	r6, [sp, #20]
 8004f48:	f7fc f96a 	bl	8001220 <chvprintf>
  va_end(arglist);

  if (ms.eos < 255)
 8004f4c:	9b04      	ldr	r3, [sp, #16]
			}
      if (*fp == '\\' && (*(fp+1) == '[' || *(fp+1) == ']')) {
        fp++;
      }
			text[x][y] = *fp++;
			text_color[x][y] = is_special ? curr_text_color_sp : curr_text_color;
 8004f4e:	4930      	ldr	r1, [pc, #192]	; (8005010 <tft_printf.constprop.9+0xf0>)
 8004f50:	4a30      	ldr	r2, [pc, #192]	; (8005014 <tft_printf.constprop.9+0xf4>)
				continue;
			}
      if (*fp == '\\' && (*(fp+1) == '[' || *(fp+1) == ']')) {
        fp++;
      }
			text[x][y] = *fp++;
 8004f52:	f8df e0d0 	ldr.w	lr, [pc, #208]	; 8005024 <tft_printf.constprop.9+0x104>
			text_color[x][y] = is_special ? curr_text_color_sp : curr_text_color;
 8004f56:	4f30      	ldr	r7, [pc, #192]	; (8005018 <tft_printf.constprop.9+0xf8>)
 8004f58:	f8b1 9000 	ldrh.w	r9, [r1]
 8004f5c:	f8b2 8000 	ldrh.w	r8, [r2]
  
  va_start(arglist, pstr);
  chvprintf((BaseSequentialStream *)(void *)&ms, pstr, arglist);
  va_end(arglist);

  if (ms.eos < 255)
 8004f60:	2bfe      	cmp	r3, #254	; 0xfe
      buf[ms.eos] = 0;
 8004f62:	bf98      	it	ls
 8004f64:	54e6      	strbls	r6, [r4, r3]
      if (*fp == '\\' && (*(fp+1) == '[' || *(fp+1) == ']')) {
        fp++;
      }
			text[x][y] = *fp++;
			text_color[x][y] = is_special ? curr_text_color_sp : curr_text_color;
			bg_color[x][y] = curr_bg_color;
 8004f66:	4b2d      	ldr	r3, [pc, #180]	; (800501c <tft_printf.constprop.9+0xfc>)
 8004f68:	4e2d      	ldr	r6, [pc, #180]	; (8005020 <tft_printf.constprop.9+0x100>)
 8004f6a:	f8b3 c000 	ldrh.w	ip, [r3]
 8004f6e:	4622      	mov	r2, r4
 8004f70:	2105      	movs	r1, #5
 8004f72:	2400      	movs	r4, #0
  if (ms.eos < 255)
      buf[ms.eos] = 0;

  fp = buf;

	while (*fp)	{
 8004f74:	7813      	ldrb	r3, [r2, #0]
 8004f76:	b33b      	cbz	r3, 8004fc8 <tft_printf.constprop.9+0xa8>
		if (*fp == '[' && *(fp - 1) != '\\') {
 8004f78:	2b5b      	cmp	r3, #91	; 0x5b
 8004f7a:	d02c      	beq.n	8004fd6 <tft_printf.constprop.9+0xb6>
			is_special = 1;
			fp++;
		} else if (*fp == ']' && *(fp - 1) != '\\') {
 8004f7c:	2b5d      	cmp	r3, #93	; 0x5d
 8004f7e:	d031      	beq.n	8004fe4 <tft_printf.constprop.9+0xc4>
			is_special = 0;
			fp++;
		} else if (*fp == '\r' || *fp == '\n') {
 8004f80:	2b0d      	cmp	r3, #13
 8004f82:	d026      	beq.n	8004fd2 <tft_printf.constprop.9+0xb2>
 8004f84:	2b0a      	cmp	r3, #10
 8004f86:	d024      	beq.n	8004fd2 <tft_printf.constprop.9+0xb2>
			fp++;
		} else {
			if (x > CHAR_MAX_X || y > CHAR_MAX_Y) {
 8004f88:	2914      	cmp	r1, #20
 8004f8a:	d822      	bhi.n	8004fd2 <tft_printf.constprop.9+0xb2>
 8004f8c:	2d0a      	cmp	r5, #10
 8004f8e:	d820      	bhi.n	8004fd2 <tft_printf.constprop.9+0xb2>
				fp++;
				continue;
			}
      if (*fp == '\\' && (*(fp+1) == '[' || *(fp+1) == ']')) {
 8004f90:	2b5c      	cmp	r3, #92	; 0x5c
 8004f92:	d032      	beq.n	8004ffa <tft_printf.constprop.9+0xda>
        fp++;
      }
			text[x][y] = *fp++;
 8004f94:	eb01 0081 	add.w	r0, r1, r1, lsl #2
 8004f98:	eb05 0040 	add.w	r0, r5, r0, lsl #1
			text_color[x][y] = is_special ? curr_text_color_sp : curr_text_color;
 8004f9c:	2c00      	cmp	r4, #0
 8004f9e:	bf14      	ite	ne
 8004fa0:	46ca      	movne	sl, r9
 8004fa2:	46c2      	moveq	sl, r8
			bg_color[x][y] = curr_bg_color;
			if (x >= CHAR_MAX_X) {
 8004fa4:	2914      	cmp	r1, #20
				continue;
			}
      if (*fp == '\\' && (*(fp+1) == '[' || *(fp+1) == ']')) {
        fp++;
      }
			text[x][y] = *fp++;
 8004fa6:	f102 0201 	add.w	r2, r2, #1
 8004faa:	f80e 3000 	strb.w	r3, [lr, r0]
			text_color[x][y] = is_special ? curr_text_color_sp : curr_text_color;
			bg_color[x][y] = curr_bg_color;
 8004fae:	f826 c010 	strh.w	ip, [r6, r0, lsl #1]
			}
      if (*fp == '\\' && (*(fp+1) == '[' || *(fp+1) == ']')) {
        fp++;
      }
			text[x][y] = *fp++;
			text_color[x][y] = is_special ? curr_text_color_sp : curr_text_color;
 8004fb2:	f827 a010 	strh.w	sl, [r7, r0, lsl #1]
			bg_color[x][y] = curr_bg_color;
			if (x >= CHAR_MAX_X) {
 8004fb6:	d01c      	beq.n	8004ff2 <tft_printf.constprop.9+0xd2>
				x = 0;
				y++;
			} else {
				x++;
 8004fb8:	3101      	adds	r1, #1
 8004fba:	b2c9      	uxtb	r1, r1
  if (ms.eos < 255)
      buf[ms.eos] = 0;

  fp = buf;

	while (*fp)	{
 8004fbc:	7813      	ldrb	r3, [r2, #0]
				y++;
			} else {
				x++;
			}
			if (y >= CHAR_MAX_Y)
				y = 0;
 8004fbe:	2d0a      	cmp	r5, #10
 8004fc0:	bf28      	it	cs
 8004fc2:	2500      	movcs	r5, #0
  if (ms.eos < 255)
      buf[ms.eos] = 0;

  fp = buf;

	while (*fp)	{
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d1d7      	bne.n	8004f78 <tft_printf.constprop.9+0x58>
			}
			if (y >= CHAR_MAX_Y)
				y = 0;
		}
	}
}
 8004fc8:	b046      	add	sp, #280	; 0x118
 8004fca:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004fce:	b002      	add	sp, #8
 8004fd0:	4770      	bx	lr
			fp++;
		} else if (*fp == '\r' || *fp == '\n') {
			fp++;
		} else {
			if (x > CHAR_MAX_X || y > CHAR_MAX_Y) {
				fp++;
 8004fd2:	3201      	adds	r2, #1
 8004fd4:	e7ce      	b.n	8004f74 <tft_printf.constprop.9+0x54>
      buf[ms.eos] = 0;

  fp = buf;

	while (*fp)	{
		if (*fp == '[' && *(fp - 1) != '\\') {
 8004fd6:	f812 0c01 	ldrb.w	r0, [r2, #-1]
 8004fda:	285c      	cmp	r0, #92	; 0x5c
 8004fdc:	d0d4      	beq.n	8004f88 <tft_printf.constprop.9+0x68>
			is_special = 1;
			fp++;
 8004fde:	3201      	adds	r2, #1

  fp = buf;

	while (*fp)	{
		if (*fp == '[' && *(fp - 1) != '\\') {
			is_special = 1;
 8004fe0:	2401      	movs	r4, #1
 8004fe2:	e7c7      	b.n	8004f74 <tft_printf.constprop.9+0x54>
			fp++;
		} else if (*fp == ']' && *(fp - 1) != '\\') {
 8004fe4:	f812 0c01 	ldrb.w	r0, [r2, #-1]
 8004fe8:	285c      	cmp	r0, #92	; 0x5c
 8004fea:	d0cd      	beq.n	8004f88 <tft_printf.constprop.9+0x68>
			is_special = 0;
			fp++;
 8004fec:	3201      	adds	r2, #1
	while (*fp)	{
		if (*fp == '[' && *(fp - 1) != '\\') {
			is_special = 1;
			fp++;
		} else if (*fp == ']' && *(fp - 1) != '\\') {
			is_special = 0;
 8004fee:	2400      	movs	r4, #0
 8004ff0:	e7c0      	b.n	8004f74 <tft_printf.constprop.9+0x54>
			text[x][y] = *fp++;
			text_color[x][y] = is_special ? curr_text_color_sp : curr_text_color;
			bg_color[x][y] = curr_bg_color;
			if (x >= CHAR_MAX_X) {
				x = 0;
				y++;
 8004ff2:	3501      	adds	r5, #1
 8004ff4:	b2ed      	uxtb	r5, r5
      }
			text[x][y] = *fp++;
			text_color[x][y] = is_special ? curr_text_color_sp : curr_text_color;
			bg_color[x][y] = curr_bg_color;
			if (x >= CHAR_MAX_X) {
				x = 0;
 8004ff6:	2100      	movs	r1, #0
 8004ff8:	e7e0      	b.n	8004fbc <tft_printf.constprop.9+0x9c>
		} else {
			if (x > CHAR_MAX_X || y > CHAR_MAX_Y) {
				fp++;
				continue;
			}
      if (*fp == '\\' && (*(fp+1) == '[' || *(fp+1) == ']')) {
 8004ffa:	7850      	ldrb	r0, [r2, #1]
 8004ffc:	285b      	cmp	r0, #91	; 0x5b
 8004ffe:	d001      	beq.n	8005004 <tft_printf.constprop.9+0xe4>
 8005000:	285d      	cmp	r0, #93	; 0x5d
 8005002:	d1c7      	bne.n	8004f94 <tft_printf.constprop.9+0x74>
        fp++;
 8005004:	3201      	adds	r2, #1
		} else {
			if (x > CHAR_MAX_X || y > CHAR_MAX_Y) {
				fp++;
				continue;
			}
      if (*fp == '\\' && (*(fp+1) == '[' || *(fp+1) == ']')) {
 8005006:	4603      	mov	r3, r0
 8005008:	e7c4      	b.n	8004f94 <tft_printf.constprop.9+0x74>
 800500a:	bf00      	nop
 800500c:	08006e80 	.word	0x08006e80
 8005010:	2000dbe6 	.word	0x2000dbe6
 8005014:	2000d21c 	.word	0x2000d21c
 8005018:	2000da40 	.word	0x2000da40
 800501c:	2000da10 	.word	0x2000da10
 8005020:	2000ceb4 	.word	0x2000ceb4
 8005024:	2000d07c 	.word	0x2000d07c
	...

08005030 <flashRead>:
 * @return CH_FAILED    Unlock failed.
 */
static uint8_t flashUnlock(void)
{
    /* Check if unlock is really needed */
    if (!(FLASH->CR & FLASH_CR_LOCK))
 8005030:	4b12      	ldr	r3, [pc, #72]	; (800507c <flashRead+0x4c>)
    /* Lock flash again */
    flashLock();
}

void flashRead(flashaddr_t address, char* buffer, size_t size)
{
 8005032:	b430      	push	{r4, r5}
 * @return CH_FAILED    Unlock failed.
 */
static uint8_t flashUnlock(void)
{
    /* Check if unlock is really needed */
    if (!(FLASH->CR & FLASH_CR_LOCK))
 8005034:	691c      	ldr	r4, [r3, #16]
 8005036:	2c00      	cmp	r4, #0
 8005038:	db17      	blt.n	800506a <flashRead+0x3a>
void flashRead(flashaddr_t address, char* buffer, size_t size)
{
    if(flashUnlock() == CH_FAILED)
        return;

    flashWaitWhileBusy();
 800503a:	4c10      	ldr	r4, [pc, #64]	; (800507c <flashRead+0x4c>)
 800503c:	68e3      	ldr	r3, [r4, #12]
 800503e:	03db      	lsls	r3, r3, #15
 8005040:	d4fc      	bmi.n	800503c <flashRead+0xc>

    flashdata_t* flashbuffer = (flashdata_t*)buffer;

    while (size >= sizeof(flashdata_t))
 8005042:	2a03      	cmp	r2, #3
 8005044:	d90a      	bls.n	800505c <flashRead+0x2c>
 8005046:	3a04      	subs	r2, #4
 8005048:	f022 0203 	bic.w	r2, r2, #3
 800504c:	1d03      	adds	r3, r0, #4
 800504e:	441a      	add	r2, r3
    return CH_SUCCESS;
}

flashdata_t flashReadData(flashaddr_t address)
{
  return *(flashdata_t*)address;
 8005050:	f850 3b04 	ldr.w	r3, [r0], #4

    flashdata_t* flashbuffer = (flashdata_t*)buffer;

    while (size >= sizeof(flashdata_t))
    {
        *flashbuffer = flashReadData(address);
 8005054:	f841 3b04 	str.w	r3, [r1], #4

    flashWaitWhileBusy();

    flashdata_t* flashbuffer = (flashdata_t*)buffer;

    while (size >= sizeof(flashdata_t))
 8005058:	4290      	cmp	r0, r2
 800505a:	d1f9      	bne.n	8005050 <flashRead+0x20>
        address += sizeof(flashdata_t);
        flashbuffer++;
        size -= sizeof(flashdata_t);
    }

    flashLock();
 800505c:	4a07      	ldr	r2, [pc, #28]	; (800507c <flashRead+0x4c>)
 800505e:	6913      	ldr	r3, [r2, #16]
 8005060:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005064:	6113      	str	r3, [r2, #16]
}
 8005066:	bc30      	pop	{r4, r5}
 8005068:	4770      	bx	lr
    /* Check if unlock is really needed */
    if (!(FLASH->CR & FLASH_CR_LOCK))
        return CH_SUCCESS;

    /* Write magic unlock sequence */
    FLASH->KEYR = 0x45670123;
 800506a:	4d05      	ldr	r5, [pc, #20]	; (8005080 <flashRead+0x50>)
    FLASH->KEYR = 0xCDEF89AB;
 800506c:	4c05      	ldr	r4, [pc, #20]	; (8005084 <flashRead+0x54>)
    /* Check if unlock is really needed */
    if (!(FLASH->CR & FLASH_CR_LOCK))
        return CH_SUCCESS;

    /* Write magic unlock sequence */
    FLASH->KEYR = 0x45670123;
 800506e:	605d      	str	r5, [r3, #4]
    FLASH->KEYR = 0xCDEF89AB;
 8005070:	605c      	str	r4, [r3, #4]

    /* Check if unlock was successful */
    if (FLASH->CR & FLASH_CR_LOCK)
 8005072:	691b      	ldr	r3, [r3, #16]
 8005074:	2b00      	cmp	r3, #0
 8005076:	dae0      	bge.n	800503a <flashRead+0xa>
 8005078:	e7f5      	b.n	8005066 <flashRead+0x36>
 800507a:	bf00      	nop
 800507c:	40023c00 	.word	0x40023c00
 8005080:	45670123 	.word	0x45670123
 8005084:	cdef89ab 	.word	0xcdef89ab
	...

08005090 <motor_pwmUpdate>:
  pwmStart(&MOTOR_USE_TIMER, &motor_pwmcfg);
  motor_pwmUpdate();
}

void motor_pwmUpdate(void)
{
 8005090:	b5f0      	push	{r4, r5, r6, r7, lr}
  motors[0].input_temp = (motors[0].reverse)?-motors[0].input : motors[0].input;
 8005092:	4b41      	ldr	r3, [pc, #260]	; (8005198 <motor_pwmUpdate+0x108>)
 8005094:	799a      	ldrb	r2, [r3, #6]
 8005096:	ed93 7a02 	vldr	s14, [r3, #8]
  pwmStart(&MOTOR_USE_TIMER, &motor_pwmcfg);
  motor_pwmUpdate();
}

void motor_pwmUpdate(void)
{
 800509a:	b083      	sub	sp, #12
  motors[0].input_temp = (motors[0].reverse)?-motors[0].input : motors[0].input;
 800509c:	b10a      	cbz	r2, 80050a2 <motor_pwmUpdate+0x12>
 800509e:	eeb1 7a47 	vneg.f32	s14, s14
 80050a2:	4a3d      	ldr	r2, [pc, #244]	; (8005198 <motor_pwmUpdate+0x108>)
  motors[1].input_temp = (motors[1].reverse)?-motors[1].input : motors[1].input;
 80050a4:	f893 1036 	ldrb.w	r1, [r3, #54]	; 0x36
  motor_pwmUpdate();
}

void motor_pwmUpdate(void)
{
  motors[0].input_temp = (motors[0].reverse)?-motors[0].input : motors[0].input;
 80050a8:	ed83 7a03 	vstr	s14, [r3, #12]
  motors[1].input_temp = (motors[1].reverse)?-motors[1].input : motors[1].input;
 80050ac:	edd2 7a0e 	vldr	s15, [r2, #56]	; 0x38
 80050b0:	b109      	cbz	r1, 80050b6 <motor_pwmUpdate+0x26>
 80050b2:	eef1 7a67 	vneg.f32	s15, s15

  motors[0].pwmA =
    (uint16_t)(PWM_PERIOD*((motors[0].input_temp > 0.0f)? motors[0].input_temp : 0.0f));
 80050b6:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 80050ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
}

void motor_pwmUpdate(void)
{
  motors[0].input_temp = (motors[0].reverse)?-motors[0].input : motors[0].input;
  motors[1].input_temp = (motors[1].reverse)?-motors[1].input : motors[1].input;
 80050be:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c

  motors[0].pwmA =
    (uint16_t)(PWM_PERIOD*((motors[0].input_temp > 0.0f)? motors[0].input_temp : 0.0f));
 80050c2:	dd66      	ble.n	8005192 <motor_pwmUpdate+0x102>
 80050c4:	eddf 6a35 	vldr	s13, [pc, #212]	; 800519c <motor_pwmUpdate+0x10c>
 80050c8:	ee67 6a26 	vmul.f32	s13, s14, s13
 80050cc:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 80050d0:	edcd 6a01 	vstr	s13, [sp, #4]
 80050d4:	f8bd 2004 	ldrh.w	r2, [sp, #4]
 80050d8:	4617      	mov	r7, r2
  motors[0].pwmB =
    (uint16_t)(PWM_PERIOD*((motors[0].input_temp < 0.0f)? -motors[0].input_temp : 0.0f));
 80050da:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 80050de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
void motor_pwmUpdate(void)
{
  motors[0].input_temp = (motors[0].reverse)?-motors[0].input : motors[0].input;
  motors[1].input_temp = (motors[1].reverse)?-motors[1].input : motors[1].input;

  motors[0].pwmA =
 80050e2:	821a      	strh	r2, [r3, #16]
    (uint16_t)(PWM_PERIOD*((motors[0].input_temp > 0.0f)? motors[0].input_temp : 0.0f));
  motors[0].pwmB =
    (uint16_t)(PWM_PERIOD*((motors[0].input_temp < 0.0f)? -motors[0].input_temp : 0.0f));
 80050e4:	d449      	bmi.n	800517a <motor_pwmUpdate+0xea>
 80050e6:	f04f 0e00 	mov.w	lr, #0
 80050ea:	4672      	mov	r2, lr

  motors[1].pwmA =
    (uint16_t)(PWM_PERIOD*((motors[1].input_temp > 0.0f)? motors[1].input_temp : 0.0f));
 80050ec:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80050f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  motors[0].input_temp = (motors[0].reverse)?-motors[0].input : motors[0].input;
  motors[1].input_temp = (motors[1].reverse)?-motors[1].input : motors[1].input;

  motors[0].pwmA =
    (uint16_t)(PWM_PERIOD*((motors[0].input_temp > 0.0f)? motors[0].input_temp : 0.0f));
  motors[0].pwmB =
 80050f4:	825a      	strh	r2, [r3, #18]
    (uint16_t)(PWM_PERIOD*((motors[0].input_temp < 0.0f)? -motors[0].input_temp : 0.0f));

  motors[1].pwmA =
    (uint16_t)(PWM_PERIOD*((motors[1].input_temp > 0.0f)? motors[1].input_temp : 0.0f));
 80050f6:	dd3d      	ble.n	8005174 <motor_pwmUpdate+0xe4>
 80050f8:	ed9f 7a28 	vldr	s14, [pc, #160]	; 800519c <motor_pwmUpdate+0x10c>
 80050fc:	ee27 7a87 	vmul.f32	s14, s15, s14
 8005100:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8005104:	ed8d 7a01 	vstr	s14, [sp, #4]
 8005108:	f8bd 2004 	ldrh.w	r2, [sp, #4]
 800510c:	4616      	mov	r6, r2
  motors[1].pwmB =
    (uint16_t)(PWM_PERIOD*((motors[1].input_temp < 0.0f)? -motors[1].input_temp : 0.0f));
 800510e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005112:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  motors[0].pwmA =
    (uint16_t)(PWM_PERIOD*((motors[0].input_temp > 0.0f)? motors[0].input_temp : 0.0f));
  motors[0].pwmB =
    (uint16_t)(PWM_PERIOD*((motors[0].input_temp < 0.0f)? -motors[0].input_temp : 0.0f));

  motors[1].pwmA =
 8005116:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    (uint16_t)(PWM_PERIOD*((motors[1].input_temp > 0.0f)? motors[1].input_temp : 0.0f));
  motors[1].pwmB =
    (uint16_t)(PWM_PERIOD*((motors[1].input_temp < 0.0f)? -motors[1].input_temp : 0.0f));
 800511a:	d41f      	bmi.n	800515c <motor_pwmUpdate+0xcc>
 800511c:	2500      	movs	r5, #0
 800511e:	462a      	mov	r2, r5

  MOTOR_USE_TIMER.tim->CCR[motors[0].PWMChannelA] = motors[0].pwmA;
 8005120:	491f      	ldr	r1, [pc, #124]	; (80051a0 <motor_pwmUpdate+0x110>)
  MOTOR_USE_TIMER.tim->CCR[motors[0].PWMChannelB] = motors[0].pwmB;
 8005122:	7958      	ldrb	r0, [r3, #5]
  motors[1].pwmA =
    (uint16_t)(PWM_PERIOD*((motors[1].input_temp > 0.0f)? motors[1].input_temp : 0.0f));
  motors[1].pwmB =
    (uint16_t)(PWM_PERIOD*((motors[1].input_temp < 0.0f)? -motors[1].input_temp : 0.0f));

  MOTOR_USE_TIMER.tim->CCR[motors[0].PWMChannelA] = motors[0].pwmA;
 8005124:	791c      	ldrb	r4, [r3, #4]
 8005126:	6989      	ldr	r1, [r1, #24]
  motors[0].pwmB =
    (uint16_t)(PWM_PERIOD*((motors[0].input_temp < 0.0f)? -motors[0].input_temp : 0.0f));

  motors[1].pwmA =
    (uint16_t)(PWM_PERIOD*((motors[1].input_temp > 0.0f)? motors[1].input_temp : 0.0f));
  motors[1].pwmB =
 8005128:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
    (uint16_t)(PWM_PERIOD*((motors[1].input_temp < 0.0f)? -motors[1].input_temp : 0.0f));

  MOTOR_USE_TIMER.tim->CCR[motors[0].PWMChannelA] = motors[0].pwmA;
 800512c:	340c      	adds	r4, #12
  MOTOR_USE_TIMER.tim->CCR[motors[0].PWMChannelB] = motors[0].pwmB;
 800512e:	f100 020c 	add.w	r2, r0, #12
 8005132:	eb01 0282 	add.w	r2, r1, r2, lsl #2
  motors[1].pwmA =
    (uint16_t)(PWM_PERIOD*((motors[1].input_temp > 0.0f)? motors[1].input_temp : 0.0f));
  motors[1].pwmB =
    (uint16_t)(PWM_PERIOD*((motors[1].input_temp < 0.0f)? -motors[1].input_temp : 0.0f));

  MOTOR_USE_TIMER.tim->CCR[motors[0].PWMChannelA] = motors[0].pwmA;
 8005136:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 800513a:	6047      	str	r7, [r0, #4]
  MOTOR_USE_TIMER.tim->CCR[motors[0].PWMChannelB] = motors[0].pwmB;
 800513c:	f8c2 e004 	str.w	lr, [r2, #4]

  MOTOR_USE_TIMER.tim->CCR[motors[1].PWMChannelA] = motors[1].pwmA;
 8005140:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
 8005144:	320c      	adds	r2, #12
 8005146:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800514a:	6056      	str	r6, [r2, #4]
  MOTOR_USE_TIMER.tim->CCR[motors[1].PWMChannelB] = motors[1].pwmB;
 800514c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005150:	330c      	adds	r3, #12
 8005152:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8005156:	604d      	str	r5, [r1, #4]
}
 8005158:	b003      	add	sp, #12
 800515a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    (uint16_t)(PWM_PERIOD*((motors[0].input_temp < 0.0f)? -motors[0].input_temp : 0.0f));

  motors[1].pwmA =
    (uint16_t)(PWM_PERIOD*((motors[1].input_temp > 0.0f)? motors[1].input_temp : 0.0f));
  motors[1].pwmB =
    (uint16_t)(PWM_PERIOD*((motors[1].input_temp < 0.0f)? -motors[1].input_temp : 0.0f));
 800515c:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 800519c <motor_pwmUpdate+0x10c>
 8005160:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 8005164:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005168:	edcd 7a01 	vstr	s15, [sp, #4]
 800516c:	f8bd 2004 	ldrh.w	r2, [sp, #4]
 8005170:	4615      	mov	r5, r2
 8005172:	e7d5      	b.n	8005120 <motor_pwmUpdate+0x90>
    (uint16_t)(PWM_PERIOD*((motors[0].input_temp > 0.0f)? motors[0].input_temp : 0.0f));
  motors[0].pwmB =
    (uint16_t)(PWM_PERIOD*((motors[0].input_temp < 0.0f)? -motors[0].input_temp : 0.0f));

  motors[1].pwmA =
    (uint16_t)(PWM_PERIOD*((motors[1].input_temp > 0.0f)? motors[1].input_temp : 0.0f));
 8005174:	2600      	movs	r6, #0
 8005176:	4632      	mov	r2, r6
 8005178:	e7c9      	b.n	800510e <motor_pwmUpdate+0x7e>
  motors[1].input_temp = (motors[1].reverse)?-motors[1].input : motors[1].input;

  motors[0].pwmA =
    (uint16_t)(PWM_PERIOD*((motors[0].input_temp > 0.0f)? motors[0].input_temp : 0.0f));
  motors[0].pwmB =
    (uint16_t)(PWM_PERIOD*((motors[0].input_temp < 0.0f)? -motors[0].input_temp : 0.0f));
 800517a:	eddf 6a08 	vldr	s13, [pc, #32]	; 800519c <motor_pwmUpdate+0x10c>
 800517e:	ee27 7a66 	vnmul.f32	s14, s14, s13
 8005182:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8005186:	ed8d 7a01 	vstr	s14, [sp, #4]
 800518a:	f8bd 2004 	ldrh.w	r2, [sp, #4]
 800518e:	4696      	mov	lr, r2
 8005190:	e7ac      	b.n	80050ec <motor_pwmUpdate+0x5c>
{
  motors[0].input_temp = (motors[0].reverse)?-motors[0].input : motors[0].input;
  motors[1].input_temp = (motors[1].reverse)?-motors[1].input : motors[1].input;

  motors[0].pwmA =
    (uint16_t)(PWM_PERIOD*((motors[0].input_temp > 0.0f)? motors[0].input_temp : 0.0f));
 8005192:	2700      	movs	r7, #0
 8005194:	463a      	mov	r2, r7
 8005196:	e7a0      	b.n	80050da <motor_pwmUpdate+0x4a>
 8005198:	20000824 	.word	0x20000824
 800519c:	457a0000 	.word	0x457a0000
 80051a0:	2000da14 	.word	0x2000da14
	...

080051b0 <tft_char_is_changed>:
    tft_write_data(color >> 8);
    tft_write_data(color);
}

uint8_t tft_char_is_changed(uint8_t x, uint8_t y)
{
 80051b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint8_t re = (text_prev[x][y] != text[x][y] || text_color_prev[x][y] != text_color[x][y] || bg_color_prev[x][y] != bg_color[x][y]);
 80051b4:	0086      	lsls	r6, r0, #2
 80051b6:	1833      	adds	r3, r6, r0
 80051b8:	eb01 0343 	add.w	r3, r1, r3, lsl #1
    tft_write_data(color >> 8);
    tft_write_data(color);
}

uint8_t tft_char_is_changed(uint8_t x, uint8_t y)
{
 80051bc:	4602      	mov	r2, r0
	uint8_t re = (text_prev[x][y] != text[x][y] || text_color_prev[x][y] != text_color[x][y] || bg_color_prev[x][y] != bg_color[x][y]);
 80051be:	4c18      	ldr	r4, [pc, #96]	; (8005220 <tft_char_is_changed+0x70>)
 80051c0:	4818      	ldr	r0, [pc, #96]	; (8005224 <tft_char_is_changed+0x74>)
 80051c2:	5cc5      	ldrb	r5, [r0, r3]
 80051c4:	5ce0      	ldrb	r0, [r4, r3]
 80051c6:	42a8      	cmp	r0, r5
 80051c8:	d013      	beq.n	80051f2 <tft_char_is_changed+0x42>
 80051ca:	4f17      	ldr	r7, [pc, #92]	; (8005228 <tft_char_is_changed+0x78>)
 80051cc:	4817      	ldr	r0, [pc, #92]	; (800522c <tft_char_is_changed+0x7c>)
 80051ce:	f837 e013 	ldrh.w	lr, [r7, r3, lsl #1]
 80051d2:	f8df c060 	ldr.w	ip, [pc, #96]	; 8005234 <tft_char_is_changed+0x84>
 80051d6:	4f16      	ldr	r7, [pc, #88]	; (8005230 <tft_char_is_changed+0x80>)
 80051d8:	f830 8013 	ldrh.w	r8, [r0, r3, lsl #1]
 80051dc:	2001      	movs	r0, #1
	text_prev[x][y] = text[x][y];
 80051de:	4432      	add	r2, r6
 80051e0:	eb01 0142 	add.w	r1, r1, r2, lsl #1
 80051e4:	5465      	strb	r5, [r4, r1]
	text_color_prev[x][y] = text_color[x][y];
 80051e6:	f827 e011 	strh.w	lr, [r7, r1, lsl #1]
	bg_color_prev[x][y] = bg_color[x][y];
 80051ea:	f82c 8011 	strh.w	r8, [ip, r1, lsl #1]
	return re;
}
 80051ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    tft_write_data(color);
}

uint8_t tft_char_is_changed(uint8_t x, uint8_t y)
{
	uint8_t re = (text_prev[x][y] != text[x][y] || text_color_prev[x][y] != text_color[x][y] || bg_color_prev[x][y] != bg_color[x][y]);
 80051f2:	4f0f      	ldr	r7, [pc, #60]	; (8005230 <tft_char_is_changed+0x80>)
 80051f4:	f8df e030 	ldr.w	lr, [pc, #48]	; 8005228 <tft_char_is_changed+0x78>
 80051f8:	f837 0013 	ldrh.w	r0, [r7, r3, lsl #1]
 80051fc:	f83e e013 	ldrh.w	lr, [lr, r3, lsl #1]
 8005200:	f8df c030 	ldr.w	ip, [pc, #48]	; 8005234 <tft_char_is_changed+0x84>
 8005204:	4570      	cmp	r0, lr
 8005206:	4809      	ldr	r0, [pc, #36]	; (800522c <tft_char_is_changed+0x7c>)
 8005208:	f830 8013 	ldrh.w	r8, [r0, r3, lsl #1]
 800520c:	d001      	beq.n	8005212 <tft_char_is_changed+0x62>
 800520e:	2001      	movs	r0, #1
 8005210:	e7e5      	b.n	80051de <tft_char_is_changed+0x2e>
 8005212:	f83c 0013 	ldrh.w	r0, [ip, r3, lsl #1]
 8005216:	ebb0 0008 	subs.w	r0, r0, r8
 800521a:	bf18      	it	ne
 800521c:	2001      	movne	r0, #1
 800521e:	e7de      	b.n	80051de <tft_char_is_changed+0x2e>
 8005220:	2000d154 	.word	0x2000d154
 8005224:	2000d07c 	.word	0x2000d07c
 8005228:	2000da40 	.word	0x2000da40
 800522c:	2000ceb4 	.word	0x2000ceb4
 8005230:	2000d880 	.word	0x2000d880
 8005234:	2000dc20 	.word	0x2000dc20
	...

08005240 <tft_set_char_pos>:
  * @brief  Set the position of some characters
  * @param  None
  * @retval None
  */
void tft_set_char_pos(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2)
{
 8005240:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005242:	4607      	mov	r7, r0
	tft_write_command(0x2a);		// Column addr set
 8005244:	202a      	movs	r0, #42	; 0x2a
  * @brief  Set the position of some characters
  * @param  None
  * @retval None
  */
void tft_set_char_pos(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2)
{
 8005246:	460d      	mov	r5, r1
 8005248:	4616      	mov	r6, r2
 800524a:	461c      	mov	r4, r3
	tft_write_command(0x2a);		// Column addr set
 800524c:	f7ff f860 	bl	8004310 <tft_write_command>
	tft_write_data(0x00);
 8005250:	2000      	movs	r0, #0
 8005252:	f7ff f845 	bl	80042e0 <tft_write_data>
	tft_write_data(x1); 			//X START
 8005256:	4638      	mov	r0, r7
 8005258:	f7ff f842 	bl	80042e0 <tft_write_data>
	tft_write_data(0x00);
 800525c:	2000      	movs	r0, #0
 800525e:	f7ff f83f 	bl	80042e0 <tft_write_data>
	tft_write_data(x2); 			//X END
 8005262:	4630      	mov	r0, r6
 8005264:	f7ff f83c 	bl	80042e0 <tft_write_data>

	tft_write_command(0x2b);		//Row addr set
 8005268:	202b      	movs	r0, #43	; 0x2b
 800526a:	f7ff f851 	bl	8004310 <tft_write_command>
	tft_write_data(0x00);
 800526e:	2000      	movs	r0, #0
 8005270:	f7ff f836 	bl	80042e0 <tft_write_data>
	tft_write_data(y1);			//Y START
 8005274:	4628      	mov	r0, r5
 8005276:	f7ff f833 	bl	80042e0 <tft_write_data>
	tft_write_data(0x00);
 800527a:	2000      	movs	r0, #0
 800527c:	f7ff f830 	bl	80042e0 <tft_write_data>
	tft_write_data(y2);		//Y END
 8005280:	4620      	mov	r0, r4
 8005282:	f7ff f82d 	bl	80042e0 <tft_write_data>

	tft_write_command(0x2c); 		// write to RAM
 8005286:	202c      	movs	r0, #44	; 0x2c
}
 8005288:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	tft_write_data(0x00);
	tft_write_data(y1);			//Y START
	tft_write_data(0x00);
	tft_write_data(y2);		//Y END

	tft_write_command(0x2c); 		// write to RAM
 800528c:	f7ff b840 	b.w	8004310 <tft_write_command>

08005290 <chMtxUnlock.constprop.53>:
 *
 * @param[in] mp        pointer to the @p mutex_t structure
 *
 * @api
 */
void chMtxUnlock(mutex_t *mp) {
 8005290:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  thread_t *ctp = currp;
 8005294:	4c35      	ldr	r4, [pc, #212]	; (800536c <chMtxUnlock.constprop.53+0xdc>)

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 8005296:	2320      	movs	r3, #32
 8005298:	f8d4 8018 	ldr.w	r8, [r4, #24]
 800529c:	f383 8811 	msr	BASEPRI, r3
 * @special
 */
static inline void chSysLock(void) {

  port_lock();
  _stats_start_measure_crit_thd();
 80052a0:	f7fe fb36 	bl	8003910 <_stats_start_measure_crit_thd>
  _dbg_check_lock();
 80052a4:	f7fe fdbc 	bl	8003e20 <_dbg_check_lock>

  chDbgCheck(mp != NULL);

  chSysLock();

  chDbgAssert(ctp->p_mtxlist != NULL, "owned mutexes list empty");
 80052a8:	f8d8 303c 	ldr.w	r3, [r8, #60]	; 0x3c
 80052ac:	b133      	cbz	r3, 80052bc <chMtxUnlock.constprop.53+0x2c>
  chDbgAssert(ctp->p_mtxlist->m_owner == ctp, "ownership failure");
 80052ae:	689a      	ldr	r2, [r3, #8]
 80052b0:	4590      	cmp	r8, r2
 80052b2:	d007      	beq.n	80052c4 <chMtxUnlock.constprop.53+0x34>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80052b4:	b672      	cpsid	i
 80052b6:	4b2e      	ldr	r3, [pc, #184]	; (8005370 <chMtxUnlock.constprop.53+0xe0>)
 80052b8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80052ba:	e7fe      	b.n	80052ba <chMtxUnlock.constprop.53+0x2a>
 80052bc:	b672      	cpsid	i
 80052be:	4b2c      	ldr	r3, [pc, #176]	; (8005370 <chMtxUnlock.constprop.53+0xe0>)
 80052c0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80052c2:	e7fe      	b.n	80052c2 <chMtxUnlock.constprop.53+0x32>
  chDbgAssert(mp->m_cnt >= (cnt_t)1, "counter is not positive");

  if (--mp->m_cnt == (cnt_t)0) {
#endif

    chDbgAssert(ctp->p_mtxlist == mp, "not next in list");
 80052c4:	4d2b      	ldr	r5, [pc, #172]	; (8005374 <chMtxUnlock.constprop.53+0xe4>)
 80052c6:	f105 090c 	add.w	r9, r5, #12
 80052ca:	454b      	cmp	r3, r9
 80052cc:	d003      	beq.n	80052d6 <chMtxUnlock.constprop.53+0x46>
 80052ce:	b672      	cpsid	i
 80052d0:	4b27      	ldr	r3, [pc, #156]	; (8005370 <chMtxUnlock.constprop.53+0xe0>)
 80052d2:	62e3      	str	r3, [r4, #44]	; 0x2c
 80052d4:	e7fe      	b.n	80052d4 <chMtxUnlock.constprop.53+0x44>

    /* Removes the top mutex from the thread's owned mutexes list and marks
       it as not owned. Note, it is assumed to be the same mutex passed as
       parameter of this function.*/
    ctp->p_mtxlist = mp->m_next;
 80052d6:	69ae      	ldr	r6, [r5, #24]
 80052d8:	f8c8 603c 	str.w	r6, [r8, #60]	; 0x3c
 * @deprecated
 * @sclass
 */
static inline bool chMtxQueueNotEmptyS(mutex_t *mp) {

  chDbgCheckClassS();
 80052dc:	f7fe fb68 	bl	80039b0 <chDbgCheckClassS>
 *
 * @notapi
 */
static inline bool queue_notempty(const threads_queue_t *tqp) {

  return (bool)(tqp->p_next != (const thread_t *)tqp);
 80052e0:	68ef      	ldr	r7, [r5, #12]

    /* If a thread is waiting on the mutex then the fun part begins.*/
    if (chMtxQueueNotEmptyS(mp)) {
 80052e2:	454f      	cmp	r7, r9
 80052e4:	d03a      	beq.n	800535c <chMtxUnlock.constprop.53+0xcc>
      thread_t *tp;

      /* Recalculates the optimal thread priority by scanning the owned
         mutexes list.*/
      tprio_t newprio = ctp->p_realprio;
 80052e6:	f8d8 a040 	ldr.w	sl, [r8, #64]	; 0x40
      lmp = ctp->p_mtxlist;
      while (lmp != NULL) {
 80052ea:	b15e      	cbz	r6, 8005304 <chMtxUnlock.constprop.53+0x74>
 80052ec:	f7fe fb60 	bl	80039b0 <chDbgCheckClassS>
 80052f0:	6833      	ldr	r3, [r6, #0]
        /* If the highest priority thread waiting in the mutexes list has a
           greater priority than the current thread base priority then the
           final priority will have at least that priority.*/
        if (chMtxQueueNotEmptyS(lmp) &&
 80052f2:	429e      	cmp	r6, r3
 80052f4:	d003      	beq.n	80052fe <chMtxUnlock.constprop.53+0x6e>
            (lmp->m_queue.p_next->p_prio > newprio)) {
 80052f6:	689b      	ldr	r3, [r3, #8]
 80052f8:	459a      	cmp	sl, r3
 80052fa:	bf38      	it	cc
 80052fc:	469a      	movcc	sl, r3
          newprio = lmp->m_queue.p_next->p_prio;
        }
        lmp = lmp->m_next;
 80052fe:	68f6      	ldr	r6, [r6, #12]

      /* Recalculates the optimal thread priority by scanning the owned
         mutexes list.*/
      tprio_t newprio = ctp->p_realprio;
      lmp = ctp->p_mtxlist;
      while (lmp != NULL) {
 8005300:	2e00      	cmp	r6, #0
 8005302:	d1f3      	bne.n	80052ec <chMtxUnlock.constprop.53+0x5c>
}

static inline thread_t *queue_fifo_remove(threads_queue_t *tqp) {
  thread_t *tp = tqp->p_next;

  tqp->p_next = tp->p_next;
 8005304:	683b      	ldr	r3, [r7, #0]
#if CH_CFG_USE_MUTEXES_RECURSIVE == TRUE
      mp->m_cnt = (cnt_t)1;
#endif
      tp = queue_fifo_remove(&mp->m_queue);
      mp->m_owner = tp;
      mp->m_next = tp->p_mtxlist;
 8005306:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
        lmp = lmp->m_next;
      }

      /* Assigns to the current thread the highest priority among all the
         waiting threads.*/
      ctp->p_prio = newprio;
 8005308:	f8c8 a008 	str.w	sl, [r8, #8]

      /* Note, not using chSchWakeupS() becuase that function expects the
         current thread to have the higher or equal priority than the ones
         in the ready list. This is not necessarily true here because we
         just changed priority.*/
      (void) chSchReadyI(tp);
 800530c:	4638      	mov	r0, r7
 800530e:	60eb      	str	r3, [r5, #12]
  tqp->p_next->p_prev = (thread_t *)tqp;
 8005310:	f8c3 9004 	str.w	r9, [r3, #4]
#if CH_CFG_USE_MUTEXES_RECURSIVE == TRUE
      mp->m_cnt = (cnt_t)1;
#endif
      tp = queue_fifo_remove(&mp->m_queue);
      mp->m_owner = tp;
      mp->m_next = tp->p_mtxlist;
 8005314:	61aa      	str	r2, [r5, #24]
      tp->p_mtxlist = mp;
 8005316:	f8c7 903c 	str.w	r9, [r7, #60]	; 0x3c
         assigns the mutex to it.*/
#if CH_CFG_USE_MUTEXES_RECURSIVE == TRUE
      mp->m_cnt = (cnt_t)1;
#endif
      tp = queue_fifo_remove(&mp->m_queue);
      mp->m_owner = tp;
 800531a:	616f      	str	r7, [r5, #20]

      /* Note, not using chSchWakeupS() becuase that function expects the
         current thread to have the higher or equal priority than the ones
         in the ready list. This is not necessarily true here because we
         just changed priority.*/
      (void) chSchReadyI(tp);
 800531c:	f7fe fc70 	bl	8003c00 <chSchReadyI>
 *
 * @sclass
 */
void chSchRescheduleS(void) {

  chDbgCheckClassS();
 8005320:	f7fe fb46 	bl	80039b0 <chDbgCheckClassS>
 *
 * @iclass
 */
static inline bool chSchIsRescRequiredI(void) {

  chDbgCheckClassI();
 8005324:	f7fe fb8c 	bl	8003a40 <chDbgCheckClassI>

  return firstprio(&ch.rlist.r_queue) > currp->p_prio;
 8005328:	69a2      	ldr	r2, [r4, #24]
 800532a:	6823      	ldr	r3, [r4, #0]

  if (chSchIsRescRequiredI()) {
 800532c:	6892      	ldr	r2, [r2, #8]
 800532e:	689b      	ldr	r3, [r3, #8]
 8005330:	429a      	cmp	r2, r3
 8005332:	d201      	bcs.n	8005338 <chMtxUnlock.constprop.53+0xa8>
    chSchDoRescheduleAhead();
 8005334:	f7fe faf4 	bl	8003920 <chSchDoRescheduleAhead>
 *
 * @special
 */
static inline void chSysUnlock(void) {

  _dbg_check_unlock();
 8005338:	f7fe fd62 	bl	8003e00 <_dbg_check_unlock>
  _stats_stop_measure_crit_thd();
 800533c:	f7fe fad0 	bl	80038e0 <_stats_stop_measure_crit_thd>

  /* The following condition can be triggered by the use of i-class functions
     in a critical section not followed by a chSchResceduleS(), this means
     that the current thread has a lower priority than the next thread in
     the ready list.*/
  chDbgAssert((ch.rlist.r_queue.p_next == (thread_t *)&ch.rlist.r_queue) ||
 8005340:	6822      	ldr	r2, [r4, #0]
 8005342:	4b0a      	ldr	r3, [pc, #40]	; (800536c <chMtxUnlock.constprop.53+0xdc>)
 8005344:	42a2      	cmp	r2, r4
 8005346:	d004      	beq.n	8005352 <chMtxUnlock.constprop.53+0xc2>
 8005348:	6999      	ldr	r1, [r3, #24]
 800534a:	6892      	ldr	r2, [r2, #8]
 800534c:	6889      	ldr	r1, [r1, #8]
 800534e:	4291      	cmp	r1, r2
 8005350:	d307      	bcc.n	8005362 <chMtxUnlock.constprop.53+0xd2>

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 8005352:	2300      	movs	r3, #0
 8005354:	f383 8811 	msr	BASEPRI, r3
 8005358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      chSchRescheduleS();
    }
    else {
      mp->m_owner = NULL;
 800535c:	2300      	movs	r3, #0
 800535e:	616b      	str	r3, [r5, #20]
 8005360:	e7ea      	b.n	8005338 <chMtxUnlock.constprop.53+0xa8>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8005362:	b672      	cpsid	i
 8005364:	4a04      	ldr	r2, [pc, #16]	; (8005378 <chMtxUnlock.constprop.53+0xe8>)
 8005366:	62da      	str	r2, [r3, #44]	; 0x2c
 8005368:	e7fe      	b.n	8005368 <chMtxUnlock.constprop.53+0xd8>
 800536a:	bf00      	nop
 800536c:	2000d220 	.word	0x2000d220
 8005370:	08006ea0 	.word	0x08006ea0
 8005374:	2000dbe8 	.word	0x2000dbe8
 8005378:	08006de0 	.word	0x08006de0
 800537c:	00000000 	.word	0x00000000

08005380 <i2cMasterTransmitTimeout.constprop.39>:
 *                      be retrieved using @p i2cGetErrors().
 * @retval MSG_TIMEOUT  if a timeout occurred before operation end.
 *
 * @api
 */
msg_t i2cMasterTransmitTimeout(I2CDriver *i2cp,
 8005380:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
                               uint8_t *rxbuf,
                               size_t rxbytes,
                               systime_t timeout) {
  msg_t rdymsg;

  osalDbgCheck((i2cp != NULL) && (addr != 0U) &&
 8005384:	b158      	cbz	r0, 800539e <i2cMasterTransmitTimeout.constprop.39+0x1e>
 8005386:	b151      	cbz	r1, 800539e <i2cMasterTransmitTimeout.constprop.39+0x1e>
 8005388:	b103      	cbz	r3, 800538c <i2cMasterTransmitTimeout.constprop.39+0xc>
 800538a:	b142      	cbz	r2, 800539e <i2cMasterTransmitTimeout.constprop.39+0x1e>
               (txbytes > 0U) && (txbuf != NULL) &&
               ((rxbytes == 0U) || ((rxbytes > 0U) && (rxbuf != NULL))) &&
               (timeout != TIME_IMMEDIATE));

  osalDbgAssert(i2cp->state == I2C_READY, "not ready");
 800538c:	4c57      	ldr	r4, [pc, #348]	; (80054ec <i2cMasterTransmitTimeout.constprop.39+0x16c>)
 800538e:	7825      	ldrb	r5, [r4, #0]
 8005390:	2d02      	cmp	r5, #2
 8005392:	d009      	beq.n	80053a8 <i2cMasterTransmitTimeout.constprop.39+0x28>
 8005394:	b672      	cpsid	i
 8005396:	4b56      	ldr	r3, [pc, #344]	; (80054f0 <i2cMasterTransmitTimeout.constprop.39+0x170>)
 8005398:	4a56      	ldr	r2, [pc, #344]	; (80054f4 <i2cMasterTransmitTimeout.constprop.39+0x174>)
 800539a:	62da      	str	r2, [r3, #44]	; 0x2c
 800539c:	e7fe      	b.n	800539c <i2cMasterTransmitTimeout.constprop.39+0x1c>
 800539e:	b672      	cpsid	i
 80053a0:	4b53      	ldr	r3, [pc, #332]	; (80054f0 <i2cMasterTransmitTimeout.constprop.39+0x170>)
 80053a2:	4a54      	ldr	r2, [pc, #336]	; (80054f4 <i2cMasterTransmitTimeout.constprop.39+0x174>)
 80053a4:	62da      	str	r2, [r3, #44]	; 0x2c
 80053a6:	e7fe      	b.n	80053a6 <i2cMasterTransmitTimeout.constprop.39+0x26>
 80053a8:	4698      	mov	r8, r3
 80053aa:	4606      	mov	r6, r0
 80053ac:	4691      	mov	r9, r2
 80053ae:	468a      	mov	sl, r1

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 80053b0:	2320      	movs	r3, #32
 80053b2:	f383 8811 	msr	BASEPRI, r3
 80053b6:	4d4e      	ldr	r5, [pc, #312]	; (80054f0 <i2cMasterTransmitTimeout.constprop.39+0x170>)
 * @special
 */
static inline void chSysLock(void) {

  port_lock();
  _stats_start_measure_crit_thd();
 80053b8:	f7fe faaa 	bl	8003910 <_stats_start_measure_crit_thd>
  _dbg_check_lock();
 80053bc:	f7fe fd30 	bl	8003e20 <_dbg_check_lock>

  /* Resetting error flags for this transfer.*/
  i2cp->errors = I2C_NO_ERROR;

  /* Initializes driver fields, LSB = 0 -> transmit.*/
  i2cp->addr = (addr << 1);
 80053c0:	0070      	lsls	r0, r6, #1

  osalSysLock();
  i2cp->errors = I2C_NO_ERROR;
  i2cp->state = I2C_ACTIVE_TX;
 80053c2:	2303      	movs	r3, #3
               (timeout != TIME_IMMEDIATE));

  osalDbgAssert(i2cp->state == I2C_READY, "not ready");

  osalSysLock();
  i2cp->errors = I2C_NO_ERROR;
 80053c4:	2200      	movs	r2, #0
  i2cp->state = I2C_ACTIVE_TX;
 80053c6:	7023      	strb	r3, [r4, #0]
 80053c8:	8420      	strh	r0, [r4, #32]
               (timeout != TIME_IMMEDIATE));

  osalDbgAssert(i2cp->state == I2C_READY, "not ready");

  osalSysLock();
  i2cp->errors = I2C_NO_ERROR;
 80053ca:	60a2      	str	r2, [r4, #8]
 */
msg_t i2c_lld_master_transmit_timeout(I2CDriver *i2cp, i2caddr_t addr,
                                      const uint8_t *txbuf, size_t txbytes,
                                      uint8_t *rxbuf, size_t rxbytes,
                                      systime_t timeout) {
  I2C_TypeDef *dp = i2cp->i2c;
 80053cc:	6b66      	ldr	r6, [r4, #52]	; 0x34
 *
 * @special
 */
static inline void chSysUnlock(void) {

  _dbg_check_unlock();
 80053ce:	f7fe fd17 	bl	8003e00 <_dbg_check_unlock>
  _stats_stop_measure_crit_thd();
 80053d2:	f7fe fa85 	bl	80038e0 <_stats_stop_measure_crit_thd>

  /* The following condition can be triggered by the use of i-class functions
     in a critical section not followed by a chSchResceduleS(), this means
     that the current thread has a lower priority than the next thread in
     the ready list.*/
  chDbgAssert((ch.rlist.r_queue.p_next == (thread_t *)&ch.rlist.r_queue) ||
 80053d6:	682b      	ldr	r3, [r5, #0]
 80053d8:	42ab      	cmp	r3, r5
 80053da:	d004      	beq.n	80053e6 <i2cMasterTransmitTimeout.constprop.39+0x66>
 80053dc:	69aa      	ldr	r2, [r5, #24]
 80053de:	689b      	ldr	r3, [r3, #8]
 80053e0:	6892      	ldr	r2, [r2, #8]
 80053e2:	429a      	cmp	r2, r3
 80053e4:	d356      	bcc.n	8005494 <i2cMasterTransmitTimeout.constprop.39+0x114>
 80053e6:	2300      	movs	r3, #0
 80053e8:	f383 8811 	msr	BASEPRI, r3

  /* Releases the lock from high level driver.*/
  osalSysUnlock();

  /* TX DMA setup.*/
  dmaStreamSetMode(i2cp->dmatx, i2cp->txdmamode);
 80053ec:	6b22      	ldr	r2, [r4, #48]	; 0x30
  dmaStreamSetMemory0(i2cp->dmatx, txbuf);
  dmaStreamSetTransactionSize(i2cp->dmatx, txbytes);

  /* RX DMA setup.*/
  dmaStreamSetMode(i2cp->dmarx, i2cp->rxdmamode);
 80053ee:	6ae3      	ldr	r3, [r4, #44]	; 0x2c

  /* Releases the lock from high level driver.*/
  osalSysUnlock();

  /* TX DMA setup.*/
  dmaStreamSetMode(i2cp->dmatx, i2cp->txdmamode);
 80053f0:	6811      	ldr	r1, [r2, #0]
  dmaStreamSetMemory0(i2cp->dmatx, txbuf);
  dmaStreamSetTransactionSize(i2cp->dmatx, txbytes);

  /* RX DMA setup.*/
  dmaStreamSetMode(i2cp->dmarx, i2cp->rxdmamode);
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	6a60      	ldr	r0, [r4, #36]	; 0x24

  /* Releases the lock from high level driver.*/
  osalSysUnlock();

  /* TX DMA setup.*/
  dmaStreamSetMode(i2cp->dmatx, i2cp->txdmamode);
 80053f6:	6aa2      	ldr	r2, [r4, #40]	; 0x28
  dmaStreamSetMemory0(i2cp->dmatx, txbuf);
 80053f8:	f8df e10c 	ldr.w	lr, [pc, #268]	; 8005508 <i2cMasterTransmitTimeout.constprop.39+0x188>
 80053fc:	4f3e      	ldr	r7, [pc, #248]	; (80054f8 <i2cMasterTransmitTimeout.constprop.39+0x178>)

  /* Releases the lock from high level driver.*/
  osalSysUnlock();

  /* TX DMA setup.*/
  dmaStreamSetMode(i2cp->dmatx, i2cp->txdmamode);
 80053fe:	600a      	str	r2, [r1, #0]
  dmaStreamSetMemory0(i2cp->dmatx, txbuf);
 8005400:	f8c1 e00c 	str.w	lr, [r1, #12]
  dmaStreamSetTransactionSize(i2cp->dmatx, txbytes);
 8005404:	f8c1 a004 	str.w	sl, [r1, #4]

  /* RX DMA setup.*/
  dmaStreamSetMode(i2cp->dmarx, i2cp->rxdmamode);
 8005408:	6018      	str	r0, [r3, #0]
  dmaStreamSetMemory0(i2cp->dmarx, rxbuf);
 800540a:	f8c3 900c 	str.w	r9, [r3, #12]
  dmaStreamSetTransactionSize(i2cp->dmarx, rxbytes);
 800540e:	f8c3 8004 	str.w	r8, [r3, #4]
 8005412:	f8d7 a024 	ldr.w	sl, [r7, #36]	; 0x24
 8005416:	f8df 90d8 	ldr.w	r9, [pc, #216]	; 80054f0 <i2cMasterTransmitTimeout.constprop.39+0x170>
 800541a:	f04f 0820 	mov.w	r8, #32
 800541e:	f388 8811 	msr	BASEPRI, r8
 * @special
 */
static inline void chSysLock(void) {

  port_lock();
  _stats_start_measure_crit_thd();
 8005422:	f7fe fa75 	bl	8003910 <_stats_start_measure_crit_thd>
  _dbg_check_lock();
 8005426:	f7fe fcfb 	bl	8003e20 <_dbg_check_lock>
  while (true) {
    osalSysLock();

    /* If the bus is not busy then the operation can continue, note, the
       loop is exited in the locked state.*/
    if (!(dp->SR2 & I2C_SR2_BUSY) && !(dp->CR1 & I2C_CR1_STOP))
 800542a:	69b3      	ldr	r3, [r6, #24]
 800542c:	0799      	lsls	r1, r3, #30
 800542e:	d402      	bmi.n	8005436 <i2cMasterTransmitTimeout.constprop.39+0xb6>
 8005430:	6833      	ldr	r3, [r6, #0]
 8005432:	059a      	lsls	r2, r3, #22
 8005434:	d532      	bpl.n	800549c <i2cMasterTransmitTimeout.constprop.39+0x11c>
 8005436:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 */
static inline bool chVTIsTimeWithinX(systime_t time,
                                     systime_t start,
                                     systime_t end) {

  return (bool)((systime_t)(time - start) < (systime_t)(end - start));
 8005438:	ebca 0303 	rsb	r3, sl, r3
      break;

    /* If the system time went outside the allowed window then a timeout
       condition is returned.*/
    if (!osalOsIsTimeWithinX(osalOsGetSystemTimeX(), start, end))
 800543c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8005440:	d211      	bcs.n	8005466 <i2cMasterTransmitTimeout.constprop.39+0xe6>
 *
 * @special
 */
static inline void chSysUnlock(void) {

  _dbg_check_unlock();
 8005442:	f7fe fcdd 	bl	8003e00 <_dbg_check_unlock>
  _stats_stop_measure_crit_thd();
 8005446:	f7fe fa4b 	bl	80038e0 <_stats_stop_measure_crit_thd>

  /* The following condition can be triggered by the use of i-class functions
     in a critical section not followed by a chSchResceduleS(), this means
     that the current thread has a lower priority than the next thread in
     the ready list.*/
  chDbgAssert((ch.rlist.r_queue.p_next == (thread_t *)&ch.rlist.r_queue) ||
 800544a:	682a      	ldr	r2, [r5, #0]
 800544c:	4928      	ldr	r1, [pc, #160]	; (80054f0 <i2cMasterTransmitTimeout.constprop.39+0x170>)
 800544e:	42aa      	cmp	r2, r5
 8005450:	d005      	beq.n	800545e <i2cMasterTransmitTimeout.constprop.39+0xde>
 8005452:	f8d9 3018 	ldr.w	r3, [r9, #24]
 8005456:	6892      	ldr	r2, [r2, #8]
 8005458:	689b      	ldr	r3, [r3, #8]
 800545a:	4293      	cmp	r3, r2
 800545c:	d33d      	bcc.n	80054da <i2cMasterTransmitTimeout.constprop.39+0x15a>
 800545e:	2300      	movs	r3, #0
 8005460:	f383 8811 	msr	BASEPRI, r3
 8005464:	e7db      	b.n	800541e <i2cMasterTransmitTimeout.constprop.39+0x9e>
  i2cp->state = I2C_ACTIVE_TX;
  rdymsg = i2c_lld_master_transmit_timeout(i2cp, addr, txbuf, txbytes,
                                           rxbuf, rxbytes, timeout);
  if (rdymsg == MSG_TIMEOUT) {
    i2cp->state = I2C_LOCKED;
 8005466:	2305      	movs	r3, #5
 8005468:	7023      	strb	r3, [r4, #0]
 800546a:	f04f 36ff 	mov.w	r6, #4294967295
 *
 * @special
 */
static inline void chSysUnlock(void) {

  _dbg_check_unlock();
 800546e:	f7fe fcc7 	bl	8003e00 <_dbg_check_unlock>
  _stats_stop_measure_crit_thd();
 8005472:	f7fe fa35 	bl	80038e0 <_stats_stop_measure_crit_thd>

  /* The following condition can be triggered by the use of i-class functions
     in a critical section not followed by a chSchResceduleS(), this means
     that the current thread has a lower priority than the next thread in
     the ready list.*/
  chDbgAssert((ch.rlist.r_queue.p_next == (thread_t *)&ch.rlist.r_queue) ||
 8005476:	682a      	ldr	r2, [r5, #0]
 8005478:	4b1d      	ldr	r3, [pc, #116]	; (80054f0 <i2cMasterTransmitTimeout.constprop.39+0x170>)
 800547a:	42aa      	cmp	r2, r5
 800547c:	d004      	beq.n	8005488 <i2cMasterTransmitTimeout.constprop.39+0x108>
 800547e:	6999      	ldr	r1, [r3, #24]
 8005480:	6892      	ldr	r2, [r2, #8]
 8005482:	6889      	ldr	r1, [r1, #8]
 8005484:	4291      	cmp	r1, r2
 8005486:	d32c      	bcc.n	80054e2 <i2cMasterTransmitTimeout.constprop.39+0x162>
 8005488:	2300      	movs	r3, #0
 800548a:	f383 8811 	msr	BASEPRI, r3
  else {
    i2cp->state = I2C_READY;
  }
  osalSysUnlock();
  return rdymsg;
}
 800548e:	4630      	mov	r0, r6
 8005490:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8005494:	b672      	cpsid	i
 8005496:	4b19      	ldr	r3, [pc, #100]	; (80054fc <i2cMasterTransmitTimeout.constprop.39+0x17c>)
 8005498:	62eb      	str	r3, [r5, #44]	; 0x2c
 800549a:	e7fe      	b.n	800549a <i2cMasterTransmitTimeout.constprop.39+0x11a>

    osalSysUnlock();
  }

  /* Starts the operation.*/
  dp->CR2 |= I2C_CR2_ITEVTEN;
 800549c:	6873      	ldr	r3, [r6, #4]
 * @sclass
 */
msg_t chThdSuspendTimeoutS(thread_reference_t *trp, systime_t timeout) {
  thread_t *tp = chThdGetSelfX();

  chDbgAssert(*trp == NULL, "not NULL");
 800549e:	69e0      	ldr	r0, [r4, #28]
  *
  * @xclass
  */
static inline thread_t *chThdGetSelfX(void) {

  return ch.rlist.r_current;
 80054a0:	69aa      	ldr	r2, [r5, #24]
 80054a2:	4913      	ldr	r1, [pc, #76]	; (80054f0 <i2cMasterTransmitTimeout.constprop.39+0x170>)
 80054a4:	4f11      	ldr	r7, [pc, #68]	; (80054ec <i2cMasterTransmitTimeout.constprop.39+0x16c>)
 80054a6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80054aa:	6073      	str	r3, [r6, #4]
  dp->CR1 |= I2C_CR1_START;
 80054ac:	6833      	ldr	r3, [r6, #0]
 80054ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80054b2:	6033      	str	r3, [r6, #0]
 80054b4:	b118      	cbz	r0, 80054be <i2cMasterTransmitTimeout.constprop.39+0x13e>
 80054b6:	b672      	cpsid	i
 80054b8:	4b11      	ldr	r3, [pc, #68]	; (8005500 <i2cMasterTransmitTimeout.constprop.39+0x180>)
 80054ba:	62cb      	str	r3, [r1, #44]	; 0x2c
 80054bc:	e7fe      	b.n	80054bc <i2cMasterTransmitTimeout.constprop.39+0x13c>

  if (TIME_IMMEDIATE == timeout) {
    return MSG_TIMEOUT;
  }

  *trp = tp;
 80054be:	463b      	mov	r3, r7
  tp->p_u.wttrp = trp;

  return chSchGoSleepTimeoutS(CH_STATE_SUSPENDED, timeout);
 80054c0:	2003      	movs	r0, #3

  if (TIME_IMMEDIATE == timeout) {
    return MSG_TIMEOUT;
  }

  *trp = tp;
 80054c2:	f843 2f1c 	str.w	r2, [r3, #28]!
  tp->p_u.wttrp = trp;

  return chSchGoSleepTimeoutS(CH_STATE_SUSPENDED, timeout);
 80054c6:	210a      	movs	r1, #10
  if (TIME_IMMEDIATE == timeout) {
    return MSG_TIMEOUT;
  }

  *trp = tp;
  tp->p_u.wttrp = trp;
 80054c8:	6253      	str	r3, [r2, #36]	; 0x24

  return chSchGoSleepTimeoutS(CH_STATE_SUSPENDED, timeout);
 80054ca:	f7fe fac9 	bl	8003a60 <chSchGoSleepTimeoutS>
  osalSysLock();
  i2cp->errors = I2C_NO_ERROR;
  i2cp->state = I2C_ACTIVE_TX;
  rdymsg = i2c_lld_master_transmit_timeout(i2cp, addr, txbuf, txbytes,
                                           rxbuf, rxbytes, timeout);
  if (rdymsg == MSG_TIMEOUT) {
 80054ce:	1c43      	adds	r3, r0, #1
 80054d0:	4606      	mov	r6, r0
 80054d2:	d0c8      	beq.n	8005466 <i2cMasterTransmitTimeout.constprop.39+0xe6>
    i2cp->state = I2C_LOCKED;
  }
  else {
    i2cp->state = I2C_READY;
 80054d4:	2302      	movs	r3, #2
 80054d6:	703b      	strb	r3, [r7, #0]
 80054d8:	e7c9      	b.n	800546e <i2cMasterTransmitTimeout.constprop.39+0xee>
 80054da:	b672      	cpsid	i
 80054dc:	4b07      	ldr	r3, [pc, #28]	; (80054fc <i2cMasterTransmitTimeout.constprop.39+0x17c>)
 80054de:	62cb      	str	r3, [r1, #44]	; 0x2c
 80054e0:	e7fe      	b.n	80054e0 <i2cMasterTransmitTimeout.constprop.39+0x160>
 80054e2:	b672      	cpsid	i
 80054e4:	4a07      	ldr	r2, [pc, #28]	; (8005504 <i2cMasterTransmitTimeout.constprop.39+0x184>)
 80054e6:	62da      	str	r2, [r3, #44]	; 0x2c
 80054e8:	e7fe      	b.n	80054e8 <i2cMasterTransmitTimeout.constprop.39+0x168>
 80054ea:	bf00      	nop
 80054ec:	2000dbe8 	.word	0x2000dbe8
 80054f0:	2000d220 	.word	0x2000d220
 80054f4:	08006e10 	.word	0x08006e10
 80054f8:	40000c00 	.word	0x40000c00
 80054fc:	08006e00 	.word	0x08006e00
 8005500:	08006eb0 	.word	0x08006eb0
 8005504:	08006df0 	.word	0x08006df0
 8005508:	2000d074 	.word	0x2000d074
 800550c:	00000000 	.word	0x00000000

08005510 <spiSelect.constprop.25>:
 *
 * @param[in] spip      pointer to the @p SPIDriver object
 *
 * @api
 */
void spiSelect(SPIDriver *spip) {
 8005510:	b508      	push	{r3, lr}

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 8005512:	2320      	movs	r3, #32
 8005514:	f383 8811 	msr	BASEPRI, r3
 * @special
 */
static inline void chSysLock(void) {

  port_lock();
  _stats_start_measure_crit_thd();
 8005518:	f7fe f9fa 	bl	8003910 <_stats_start_measure_crit_thd>
  _dbg_check_lock();
 800551c:	f7fe fc80 	bl	8003e20 <_dbg_check_lock>

  osalDbgCheck(spip != NULL);

  osalSysLock();
  osalDbgAssert(spip->state == SPI_READY, "not ready");
 8005520:	4b12      	ldr	r3, [pc, #72]	; (800556c <spiSelect.constprop.25+0x5c>)
 8005522:	781a      	ldrb	r2, [r3, #0]
 8005524:	2a02      	cmp	r2, #2
 8005526:	d004      	beq.n	8005532 <spiSelect.constprop.25+0x22>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8005528:	b672      	cpsid	i
 800552a:	4b11      	ldr	r3, [pc, #68]	; (8005570 <spiSelect.constprop.25+0x60>)
 800552c:	4a11      	ldr	r2, [pc, #68]	; (8005574 <spiSelect.constprop.25+0x64>)
 800552e:	62da      	str	r2, [r3, #44]	; 0x2c
 8005530:	e7fe      	b.n	8005530 <spiSelect.constprop.25+0x20>
 *
 * @notapi
 */
void spi_lld_select(SPIDriver *spip) {

  palClearPad(spip->config->ssport, spip->config->sspad);
 8005532:	685b      	ldr	r3, [r3, #4]
 8005534:	8919      	ldrh	r1, [r3, #8]
 8005536:	685a      	ldr	r2, [r3, #4]
 8005538:	2301      	movs	r3, #1
 800553a:	408b      	lsls	r3, r1
 800553c:	b29b      	uxth	r3, r3
 800553e:	8353      	strh	r3, [r2, #26]
 *
 * @special
 */
static inline void chSysUnlock(void) {

  _dbg_check_unlock();
 8005540:	f7fe fc5e 	bl	8003e00 <_dbg_check_unlock>
  _stats_stop_measure_crit_thd();
 8005544:	f7fe f9cc 	bl	80038e0 <_stats_stop_measure_crit_thd>

  /* The following condition can be triggered by the use of i-class functions
     in a critical section not followed by a chSchResceduleS(), this means
     that the current thread has a lower priority than the next thread in
     the ready list.*/
  chDbgAssert((ch.rlist.r_queue.p_next == (thread_t *)&ch.rlist.r_queue) ||
 8005548:	4b09      	ldr	r3, [pc, #36]	; (8005570 <spiSelect.constprop.25+0x60>)
 800554a:	681a      	ldr	r2, [r3, #0]
 800554c:	429a      	cmp	r2, r3
 800554e:	d004      	beq.n	800555a <spiSelect.constprop.25+0x4a>
 8005550:	6999      	ldr	r1, [r3, #24]
 8005552:	6892      	ldr	r2, [r2, #8]
 8005554:	6889      	ldr	r1, [r1, #8]
 8005556:	4291      	cmp	r1, r2
 8005558:	d303      	bcc.n	8005562 <spiSelect.constprop.25+0x52>

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 800555a:	2300      	movs	r3, #0
 800555c:	f383 8811 	msr	BASEPRI, r3
 8005560:	bd08      	pop	{r3, pc}
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8005562:	b672      	cpsid	i
 8005564:	4a04      	ldr	r2, [pc, #16]	; (8005578 <spiSelect.constprop.25+0x68>)
 8005566:	62da      	str	r2, [r3, #44]	; 0x2c
 8005568:	e7fe      	b.n	8005568 <spiSelect.constprop.25+0x58>
 800556a:	bf00      	nop
 800556c:	2000d044 	.word	0x2000d044
 8005570:	2000d220 	.word	0x2000d220
 8005574:	08006ee0 	.word	0x08006ee0
 8005578:	08006ed0 	.word	0x08006ed0
 800557c:	00000000 	.word	0x00000000

08005580 <spiUnselect.constprop.23>:
 *
 * @param[in] spip      pointer to the @p SPIDriver object
 *
 * @api
 */
void spiUnselect(SPIDriver *spip) {
 8005580:	b508      	push	{r3, lr}

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 8005582:	2320      	movs	r3, #32
 8005584:	f383 8811 	msr	BASEPRI, r3
 * @special
 */
static inline void chSysLock(void) {

  port_lock();
  _stats_start_measure_crit_thd();
 8005588:	f7fe f9c2 	bl	8003910 <_stats_start_measure_crit_thd>
  _dbg_check_lock();
 800558c:	f7fe fc48 	bl	8003e20 <_dbg_check_lock>

  osalDbgCheck(spip != NULL);

  osalSysLock();
  osalDbgAssert(spip->state == SPI_READY, "not ready");
 8005590:	4b12      	ldr	r3, [pc, #72]	; (80055dc <spiUnselect.constprop.23+0x5c>)
 8005592:	781a      	ldrb	r2, [r3, #0]
 8005594:	2a02      	cmp	r2, #2
 8005596:	d004      	beq.n	80055a2 <spiUnselect.constprop.23+0x22>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8005598:	b672      	cpsid	i
 800559a:	4b11      	ldr	r3, [pc, #68]	; (80055e0 <spiUnselect.constprop.23+0x60>)
 800559c:	4a11      	ldr	r2, [pc, #68]	; (80055e4 <spiUnselect.constprop.23+0x64>)
 800559e:	62da      	str	r2, [r3, #44]	; 0x2c
 80055a0:	e7fe      	b.n	80055a0 <spiUnselect.constprop.23+0x20>
 *
 * @notapi
 */
void spi_lld_unselect(SPIDriver *spip) {

  palSetPad(spip->config->ssport, spip->config->sspad);
 80055a2:	685b      	ldr	r3, [r3, #4]
 80055a4:	8919      	ldrh	r1, [r3, #8]
 80055a6:	685a      	ldr	r2, [r3, #4]
 80055a8:	2301      	movs	r3, #1
 80055aa:	408b      	lsls	r3, r1
 80055ac:	b29b      	uxth	r3, r3
 80055ae:	8313      	strh	r3, [r2, #24]
 *
 * @special
 */
static inline void chSysUnlock(void) {

  _dbg_check_unlock();
 80055b0:	f7fe fc26 	bl	8003e00 <_dbg_check_unlock>
  _stats_stop_measure_crit_thd();
 80055b4:	f7fe f994 	bl	80038e0 <_stats_stop_measure_crit_thd>

  /* The following condition can be triggered by the use of i-class functions
     in a critical section not followed by a chSchResceduleS(), this means
     that the current thread has a lower priority than the next thread in
     the ready list.*/
  chDbgAssert((ch.rlist.r_queue.p_next == (thread_t *)&ch.rlist.r_queue) ||
 80055b8:	4b09      	ldr	r3, [pc, #36]	; (80055e0 <spiUnselect.constprop.23+0x60>)
 80055ba:	681a      	ldr	r2, [r3, #0]
 80055bc:	429a      	cmp	r2, r3
 80055be:	d004      	beq.n	80055ca <spiUnselect.constprop.23+0x4a>
 80055c0:	6999      	ldr	r1, [r3, #24]
 80055c2:	6892      	ldr	r2, [r2, #8]
 80055c4:	6889      	ldr	r1, [r1, #8]
 80055c6:	4291      	cmp	r1, r2
 80055c8:	d303      	bcc.n	80055d2 <spiUnselect.constprop.23+0x52>

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 80055ca:	2300      	movs	r3, #0
 80055cc:	f383 8811 	msr	BASEPRI, r3
 80055d0:	bd08      	pop	{r3, pc}
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80055d2:	b672      	cpsid	i
 80055d4:	4a04      	ldr	r2, [pc, #16]	; (80055e8 <spiUnselect.constprop.23+0x68>)
 80055d6:	62da      	str	r2, [r3, #44]	; 0x2c
 80055d8:	e7fe      	b.n	80055d8 <spiUnselect.constprop.23+0x58>
 80055da:	bf00      	nop
 80055dc:	2000d044 	.word	0x2000d044
 80055e0:	2000d220 	.word	0x2000d220
 80055e4:	08006dc0 	.word	0x08006dc0
 80055e8:	08006ed0 	.word	0x08006ed0
 80055ec:	00000000 	.word	0x00000000

080055f0 <spiSend.constprop.21>:
 * @param[in] n         number of words to send
 * @param[in] txbuf     the pointer to the transmit buffer
 *
 * @api
 */
void spiSend(SPIDriver *spip, size_t n, const void *txbuf) {
 80055f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

  osalDbgCheck((spip != NULL) && (n > 0U) && (txbuf != NULL));
 80055f2:	b1c0      	cbz	r0, 8005626 <spiSend.constprop.21+0x36>
 80055f4:	4606      	mov	r6, r0

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 80055f6:	2320      	movs	r3, #32
 80055f8:	f383 8811 	msr	BASEPRI, r3
 * @special
 */
static inline void chSysLock(void) {

  port_lock();
  _stats_start_measure_crit_thd();
 80055fc:	f7fe f988 	bl	8003910 <_stats_start_measure_crit_thd>
  _dbg_check_lock();
 8005600:	f7fe fc0e 	bl	8003e20 <_dbg_check_lock>

  osalSysLock();
  osalDbgAssert(spip->state == SPI_READY, "not ready");
 8005604:	4b28      	ldr	r3, [pc, #160]	; (80056a8 <spiSend.constprop.21+0xb8>)
 8005606:	781a      	ldrb	r2, [r3, #0]
 8005608:	2a02      	cmp	r2, #2
 800560a:	d004      	beq.n	8005616 <spiSend.constprop.21+0x26>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800560c:	b672      	cpsid	i
 800560e:	4b27      	ldr	r3, [pc, #156]	; (80056ac <spiSend.constprop.21+0xbc>)
 8005610:	4a27      	ldr	r2, [pc, #156]	; (80056b0 <spiSend.constprop.21+0xc0>)
 8005612:	62da      	str	r2, [r3, #44]	; 0x2c
 8005614:	e7fe      	b.n	8005614 <spiSend.constprop.21+0x24>
  osalDbgAssert(spip->config->end_cb == NULL, "has callback");
 8005616:	685a      	ldr	r2, [r3, #4]
 8005618:	6812      	ldr	r2, [r2, #0]
 800561a:	b14a      	cbz	r2, 8005630 <spiSend.constprop.21+0x40>
 800561c:	b672      	cpsid	i
 800561e:	4b23      	ldr	r3, [pc, #140]	; (80056ac <spiSend.constprop.21+0xbc>)
 8005620:	4a23      	ldr	r2, [pc, #140]	; (80056b0 <spiSend.constprop.21+0xc0>)
 8005622:	62da      	str	r2, [r3, #44]	; 0x2c
 8005624:	e7fe      	b.n	8005624 <spiSend.constprop.21+0x34>
 8005626:	b672      	cpsid	i
 8005628:	4b20      	ldr	r3, [pc, #128]	; (80056ac <spiSend.constprop.21+0xbc>)
 800562a:	4a21      	ldr	r2, [pc, #132]	; (80056b0 <spiSend.constprop.21+0xc0>)
 800562c:	62da      	str	r2, [r3, #44]	; 0x2c
 800562e:	e7fe      	b.n	800562e <spiSend.constprop.21+0x3e>
 *
 * @notapi
 */
void spi_lld_send(SPIDriver *spip, size_t n, const void *txbuf) {

  dmaStreamSetMemory0(spip->dmarx, &dummyrx);
 8005630:	6a19      	ldr	r1, [r3, #32]
  dmaStreamSetTransactionSize(spip->dmarx, n);
  dmaStreamSetMode(spip->dmarx, spip->rxdmamode);

  dmaStreamSetMemory0(spip->dmatx, txbuf);
 8005632:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 *
 * @notapi
 */
void spi_lld_send(SPIDriver *spip, size_t n, const void *txbuf) {

  dmaStreamSetMemory0(spip->dmarx, &dummyrx);
 8005634:	6809      	ldr	r1, [r1, #0]
  dmaStreamSetTransactionSize(spip->dmarx, n);
  dmaStreamSetMode(spip->dmarx, spip->rxdmamode);

  dmaStreamSetMemory0(spip->dmatx, txbuf);
  dmaStreamSetTransactionSize(spip->dmatx, n);
  dmaStreamSetMode(spip->dmatx, spip->txdmamode | STM32_DMA_CR_MINC);
 8005636:	6adc      	ldr	r4, [r3, #44]	; 0x2c

  dmaStreamSetMemory0(spip->dmarx, &dummyrx);
  dmaStreamSetTransactionSize(spip->dmarx, n);
  dmaStreamSetMode(spip->dmarx, spip->rxdmamode);

  dmaStreamSetMemory0(spip->dmatx, txbuf);
 8005638:	6812      	ldr	r2, [r2, #0]
 *
 * @notapi
 */
void spi_lld_send(SPIDriver *spip, size_t n, const void *txbuf) {

  dmaStreamSetMemory0(spip->dmarx, &dummyrx);
 800563a:	481e      	ldr	r0, [pc, #120]	; (80056b4 <spiSend.constprop.21+0xc4>)
  dmaStreamSetTransactionSize(spip->dmarx, n);
  dmaStreamSetMode(spip->dmarx, spip->rxdmamode);
 800563c:	6a9f      	ldr	r7, [r3, #40]	; 0x28
 *
 * @notapi
 */
void spi_lld_send(SPIDriver *spip, size_t n, const void *txbuf) {

  dmaStreamSetMemory0(spip->dmarx, &dummyrx);
 800563e:	60c8      	str	r0, [r1, #12]
  dmaStreamSetTransactionSize(spip->dmarx, n);
 8005640:	2501      	movs	r5, #1
  dmaStreamSetMode(spip->dmarx, spip->rxdmamode);

  dmaStreamSetMemory0(spip->dmatx, txbuf);
  dmaStreamSetTransactionSize(spip->dmatx, n);
  dmaStreamSetMode(spip->dmatx, spip->txdmamode | STM32_DMA_CR_MINC);
 8005642:	f444 6480 	orr.w	r4, r4, #1024	; 0x400
  spiStartSendI(spip, n, txbuf);
 8005646:	2003      	movs	r0, #3
 * @notapi
 */
void spi_lld_send(SPIDriver *spip, size_t n, const void *txbuf) {

  dmaStreamSetMemory0(spip->dmarx, &dummyrx);
  dmaStreamSetTransactionSize(spip->dmarx, n);
 8005648:	604d      	str	r5, [r1, #4]
 800564a:	7018      	strb	r0, [r3, #0]
  dmaStreamSetMode(spip->dmarx, spip->rxdmamode);
 800564c:	600f      	str	r7, [r1, #0]

  dmaStreamSetMemory0(spip->dmatx, txbuf);
 800564e:	60d6      	str	r6, [r2, #12]
  dmaStreamSetTransactionSize(spip->dmatx, n);
 8005650:	6055      	str	r5, [r2, #4]
  dmaStreamSetMode(spip->dmatx, spip->txdmamode | STM32_DMA_CR_MINC);
 8005652:	6014      	str	r4, [r2, #0]

  dmaStreamEnable(spip->dmarx);
 8005654:	680d      	ldr	r5, [r1, #0]
 8005656:	4c15      	ldr	r4, [pc, #84]	; (80056ac <spiSend.constprop.21+0xbc>)
 * @sclass
 */
msg_t chThdSuspendS(thread_reference_t *trp) {
  thread_t *tp = chThdGetSelfX();

  chDbgAssert(*trp == NULL, "not NULL");
 8005658:	689f      	ldr	r7, [r3, #8]
 800565a:	69a6      	ldr	r6, [r4, #24]
 800565c:	f045 0501 	orr.w	r5, r5, #1
 8005660:	600d      	str	r5, [r1, #0]
  dmaStreamEnable(spip->dmatx);
 8005662:	6811      	ldr	r1, [r2, #0]
 8005664:	f041 0101 	orr.w	r1, r1, #1
 8005668:	6011      	str	r1, [r2, #0]
 800566a:	b11f      	cbz	r7, 8005674 <spiSend.constprop.21+0x84>
 800566c:	b672      	cpsid	i
 800566e:	4b12      	ldr	r3, [pc, #72]	; (80056b8 <spiSend.constprop.21+0xc8>)
 8005670:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005672:	e7fe      	b.n	8005672 <spiSend.constprop.21+0x82>

  *trp = tp;
 8005674:	f843 6f08 	str.w	r6, [r3, #8]!
  tp->p_u.wttrp = trp;
 8005678:	6273      	str	r3, [r6, #36]	; 0x24
  chSchGoSleepS(CH_STATE_SUSPENDED);
 800567a:	f7fe f9a9 	bl	80039d0 <chSchGoSleepS>
 *
 * @special
 */
static inline void chSysUnlock(void) {

  _dbg_check_unlock();
 800567e:	f7fe fbbf 	bl	8003e00 <_dbg_check_unlock>
  _stats_stop_measure_crit_thd();
 8005682:	f7fe f92d 	bl	80038e0 <_stats_stop_measure_crit_thd>

  /* The following condition can be triggered by the use of i-class functions
     in a critical section not followed by a chSchResceduleS(), this means
     that the current thread has a lower priority than the next thread in
     the ready list.*/
  chDbgAssert((ch.rlist.r_queue.p_next == (thread_t *)&ch.rlist.r_queue) ||
 8005686:	6823      	ldr	r3, [r4, #0]
 8005688:	42a3      	cmp	r3, r4
 800568a:	d004      	beq.n	8005696 <spiSend.constprop.21+0xa6>
 800568c:	69a2      	ldr	r2, [r4, #24]
 800568e:	689b      	ldr	r3, [r3, #8]
 8005690:	6892      	ldr	r2, [r2, #8]
 8005692:	429a      	cmp	r2, r3
 8005694:	d303      	bcc.n	800569e <spiSend.constprop.21+0xae>

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 8005696:	2300      	movs	r3, #0
 8005698:	f383 8811 	msr	BASEPRI, r3
 800569c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800569e:	b672      	cpsid	i
 80056a0:	4b06      	ldr	r3, [pc, #24]	; (80056bc <spiSend.constprop.21+0xcc>)
 80056a2:	62e3      	str	r3, [r4, #44]	; 0x2c
 80056a4:	e7fe      	b.n	80056a4 <spiSend.constprop.21+0xb4>
 80056a6:	bf00      	nop
 80056a8:	2000d044 	.word	0x2000d044
 80056ac:	2000d220 	.word	0x2000d220
 80056b0:	08006dd0 	.word	0x08006dd0
 80056b4:	2000da12 	.word	0x2000da12
 80056b8:	08006e90 	.word	0x08006e90
 80056bc:	08006ed0 	.word	0x08006ed0

080056c0 <TFT_thread.lto_priv.73>:
  }
}

static THD_WORKING_AREA(TFT_thread_wa, 4096);
static THD_FUNCTION(TFT_thread, p)
{
 80056c0:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 80056c4:	4d0f      	ldr	r5, [pc, #60]	; (8005704 <TFT_thread.lto_priv.73+0x44>)
  * @retval None
  */
void tft_init(uint8_t orientation, uint16_t in_bg_color,
  uint16_t in_text_color, uint16_t in_text_color_sp)
{
  palSetPad(GPIO_CS, GPIO_Pin_CS);
 80056c6:	4b10      	ldr	r3, [pc, #64]	; (8005708 <TFT_thread.lto_priv.73+0x48>)
 80056c8:	69aa      	ldr	r2, [r5, #24]
 80056ca:	4910      	ldr	r1, [pc, #64]	; (800570c <TFT_thread.lto_priv.73+0x4c>)
 * @api
 */
static inline void osalMutexLock(mutex_t *mp) {

#if CH_CFG_USE_MUTEXES
  chMtxLock(mp);
 80056cc:	4c10      	ldr	r4, [pc, #64]	; (8005710 <TFT_thread.lto_priv.73+0x50>)
 80056ce:	6191      	str	r1, [r2, #24]
 80056d0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80056d4:	831a      	strh	r2, [r3, #24]
 80056d6:	b089      	sub	sp, #36	; 0x24
 80056d8:	4620      	mov	r0, r4
 80056da:	f7fe fbb1 	bl	8003e40 <chMtxLock>

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 80056de:	2320      	movs	r3, #32
 80056e0:	f383 8811 	msr	BASEPRI, r3
 * @special
 */
static inline void chSysLock(void) {

  port_lock();
  _stats_start_measure_crit_thd();
 80056e4:	f7fe f914 	bl	8003910 <_stats_start_measure_crit_thd>
  _dbg_check_lock();
 80056e8:	f7fe fb9a 	bl	8003e20 <_dbg_check_lock>
void spiStart(SPIDriver *spip, const SPIConfig *config) {

  osalDbgCheck((spip != NULL) && (config != NULL));

  osalSysLock();
  osalDbgAssert((spip->state == SPI_STOP) || (spip->state == SPI_READY),
 80056ec:	f814 2c0c 	ldrb.w	r2, [r4, #-12]
 80056f0:	1e53      	subs	r3, r2, #1
 80056f2:	2b01      	cmp	r3, #1
 80056f4:	f1a4 040c 	sub.w	r4, r4, #12
 80056f8:	d90e      	bls.n	8005718 <TFT_thread.lto_priv.73+0x58>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80056fa:	b672      	cpsid	i
 80056fc:	4b05      	ldr	r3, [pc, #20]	; (8005714 <TFT_thread.lto_priv.73+0x54>)
 80056fe:	62eb      	str	r3, [r5, #44]	; 0x2c
 8005700:	e7fe      	b.n	8005700 <TFT_thread.lto_priv.73+0x40>
 8005702:	bf00      	nop
 8005704:	2000d220 	.word	0x2000d220
 8005708:	40020400 	.word	0x40020400
 800570c:	08007f00 	.word	0x08007f00
 8005710:	2000d050 	.word	0x2000d050
 8005714:	08007f40 	.word	0x08007f40
                "invalid state");
  spip->config = config;
 8005718:	4be4      	ldr	r3, [pc, #912]	; (8005aac <TFT_thread.lto_priv.73+0x3ec>)
 800571a:	6063      	str	r3, [r4, #4]
 * @notapi
 */
void spi_lld_start(SPIDriver *spip) {

  /* If in stopped state then enables the SPI and DMA clocks.*/
  if (spip->state == SPI_STOP) {
 800571c:	2a01      	cmp	r2, #1
 800571e:	f000 8216 	beq.w	8005b4e <TFT_thread.lto_priv.73+0x48e>
    dmaStreamSetPeripheral(spip->dmarx, &spip->spi->DR);
    dmaStreamSetPeripheral(spip->dmatx, &spip->spi->DR);
  }

  /* Configuration-specific DMA setup.*/
  if ((spip->config->cr1 & SPI_CR1_DFF) == 0) {
 8005722:	8959      	ldrh	r1, [r3, #10]
    /* Frame width is 8 bits or smaller.*/
    spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
                      STM32_DMA_CR_PSIZE_BYTE | STM32_DMA_CR_MSIZE_BYTE;
    spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
                      STM32_DMA_CR_PSIZE_BYTE | STM32_DMA_CR_MSIZE_BYTE;
 8005724:	6ae3      	ldr	r3, [r4, #44]	; 0x2c

  /* Configuration-specific DMA setup.*/
  if ((spip->config->cr1 & SPI_CR1_DFF) == 0) {
    /* Frame width is 8 bits or smaller.*/
    spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
                      STM32_DMA_CR_PSIZE_BYTE | STM32_DMA_CR_MSIZE_BYTE;
 8005726:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    dmaStreamSetPeripheral(spip->dmarx, &spip->spi->DR);
    dmaStreamSetPeripheral(spip->dmatx, &spip->spi->DR);
  }

  /* Configuration-specific DMA setup.*/
  if ((spip->config->cr1 & SPI_CR1_DFF) == 0) {
 8005728:	0508      	lsls	r0, r1, #20
    /* Frame width is 8 bits or smaller.*/
    spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
                      STM32_DMA_CR_PSIZE_BYTE | STM32_DMA_CR_MSIZE_BYTE;
    spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
                      STM32_DMA_CR_PSIZE_BYTE | STM32_DMA_CR_MSIZE_BYTE;
 800572a:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
  else {
    /* Frame width is larger than 8 bits.*/
    spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
                      STM32_DMA_CR_PSIZE_HWORD | STM32_DMA_CR_MSIZE_HWORD;
    spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
                      STM32_DMA_CR_PSIZE_HWORD | STM32_DMA_CR_MSIZE_HWORD;
 800572e:	bf48      	it	mi
 8005730:	f443 5320 	orrmi.w	r3, r3, #10240	; 0x2800

  /* Configuration-specific DMA setup.*/
  if ((spip->config->cr1 & SPI_CR1_DFF) == 0) {
    /* Frame width is 8 bits or smaller.*/
    spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
                      STM32_DMA_CR_PSIZE_BYTE | STM32_DMA_CR_MSIZE_BYTE;
 8005734:	f422 42f0 	bic.w	r2, r2, #30720	; 0x7800
  }
  else {
    /* Frame width is larger than 8 bits.*/
    spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
                      STM32_DMA_CR_PSIZE_HWORD | STM32_DMA_CR_MSIZE_HWORD;
    spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 8005738:	62e3      	str	r3, [r4, #44]	; 0x2c
                      STM32_DMA_CR_PSIZE_BYTE | STM32_DMA_CR_MSIZE_BYTE;
  }
  else {
    /* Frame width is larger than 8 bits.*/
    spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
                      STM32_DMA_CR_PSIZE_HWORD | STM32_DMA_CR_MSIZE_HWORD;
 800573a:	bf48      	it	mi
 800573c:	f442 5220 	orrmi.w	r2, r2, #10240	; 0x2800
    spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
                      STM32_DMA_CR_PSIZE_HWORD | STM32_DMA_CR_MSIZE_HWORD;
  }
  /* SPI setup and enable.*/
  spip->spi->CR1  = 0;
 8005740:	69e3      	ldr	r3, [r4, #28]
    spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
                      STM32_DMA_CR_PSIZE_BYTE | STM32_DMA_CR_MSIZE_BYTE;
  }
  else {
    /* Frame width is larger than 8 bits.*/
    spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 8005742:	62a2      	str	r2, [r4, #40]	; 0x28
    spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
                      STM32_DMA_CR_PSIZE_HWORD | STM32_DMA_CR_MSIZE_HWORD;
  }
  /* SPI setup and enable.*/
  spip->spi->CR1  = 0;
  spip->spi->CR1  = spip->config->cr1 | SPI_CR1_MSTR | SPI_CR1_SSM |
 8005744:	f441 7141 	orr.w	r1, r1, #772	; 0x304
                      STM32_DMA_CR_PSIZE_HWORD | STM32_DMA_CR_MSIZE_HWORD;
    spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
                      STM32_DMA_CR_PSIZE_HWORD | STM32_DMA_CR_MSIZE_HWORD;
  }
  /* SPI setup and enable.*/
  spip->spi->CR1  = 0;
 8005748:	2000      	movs	r0, #0
  spip->spi->CR1  = spip->config->cr1 | SPI_CR1_MSTR | SPI_CR1_SSM |
                    SPI_CR1_SSI;
  spip->spi->CR2  = SPI_CR2_SSOE | SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN;
 800574a:	2207      	movs	r2, #7
                      STM32_DMA_CR_PSIZE_HWORD | STM32_DMA_CR_MSIZE_HWORD;
    spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
                      STM32_DMA_CR_PSIZE_HWORD | STM32_DMA_CR_MSIZE_HWORD;
  }
  /* SPI setup and enable.*/
  spip->spi->CR1  = 0;
 800574c:	6018      	str	r0, [r3, #0]
  spip->spi->CR1  = spip->config->cr1 | SPI_CR1_MSTR | SPI_CR1_SSM |
 800574e:	6019      	str	r1, [r3, #0]
                    SPI_CR1_SSI;
  spip->spi->CR2  = SPI_CR2_SSOE | SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN;
 8005750:	605a      	str	r2, [r3, #4]
  spip->spi->CR1 |= SPI_CR1_SPE;
 8005752:	681a      	ldr	r2, [r3, #0]
 8005754:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005758:	601a      	str	r2, [r3, #0]
  spi_lld_start(spip);
  spip->state = SPI_READY;
 800575a:	2302      	movs	r3, #2
 800575c:	7023      	strb	r3, [r4, #0]
 *
 * @special
 */
static inline void chSysUnlock(void) {

  _dbg_check_unlock();
 800575e:	f7fe fb4f 	bl	8003e00 <_dbg_check_unlock>
  _stats_stop_measure_crit_thd();
 8005762:	f7fe f8bd 	bl	80038e0 <_stats_stop_measure_crit_thd>

  /* The following condition can be triggered by the use of i-class functions
     in a critical section not followed by a chSchResceduleS(), this means
     that the current thread has a lower priority than the next thread in
     the ready list.*/
  chDbgAssert((ch.rlist.r_queue.p_next == (thread_t *)&ch.rlist.r_queue) ||
 8005766:	682a      	ldr	r2, [r5, #0]
 8005768:	4bd1      	ldr	r3, [pc, #836]	; (8005ab0 <TFT_thread.lto_priv.73+0x3f0>)
 800576a:	42aa      	cmp	r2, r5
 800576c:	d005      	beq.n	800577a <TFT_thread.lto_priv.73+0xba>
 800576e:	6999      	ldr	r1, [r3, #24]
 8005770:	6892      	ldr	r2, [r2, #8]
 8005772:	6889      	ldr	r1, [r1, #8]
 8005774:	4291      	cmp	r1, r2
 8005776:	f0c0 8207 	bcc.w	8005b88 <TFT_thread.lto_priv.73+0x4c8>

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 800577a:	2400      	movs	r4, #0
 800577c:	f384 8811 	msr	BASEPRI, r4
  spiAcquireBus(TFT_SPI);
  spiStart(TFT_SPI, &TFTSPI_cfg);

  palTogglePad(GPIOD,GPIOD_LED4);
 8005780:	4dcc      	ldr	r5, [pc, #816]	; (8005ab4 <TFT_thread.lto_priv.73+0x3f4>)
  * @param  None
  * @retval None
  */
void tft_reset(void)
{
 	palClearPad(TFT_RST_PORT, TFT_RST_PIN);
 8005782:	4ecd      	ldr	r6, [pc, #820]	; (8005ab8 <TFT_thread.lto_priv.73+0x3f8>)
{
  palSetPad(GPIO_CS, GPIO_Pin_CS);
  spiAcquireBus(TFT_SPI);
  spiStart(TFT_SPI, &TFTSPI_cfg);

  palTogglePad(GPIOD,GPIOD_LED4);
 8005784:	696b      	ldr	r3, [r5, #20]
  * @param  None
  * @retval None
  */
void tft_reset(void)
{
 	palClearPad(TFT_RST_PORT, TFT_RST_PIN);
 8005786:	f44f 4780 	mov.w	r7, #16384	; 0x4000
{
  palSetPad(GPIO_CS, GPIO_Pin_CS);
  spiAcquireBus(TFT_SPI);
  spiStart(TFT_SPI, &TFTSPI_cfg);

  palTogglePad(GPIOD,GPIOD_LED4);
 800578a:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800578e:	616b      	str	r3, [r5, #20]
  * @retval None
  */
void tft_reset(void)
{
 	palClearPad(TFT_RST_PORT, TFT_RST_PIN);
	chThdSleepMilliseconds(1);
 8005790:	200a      	movs	r0, #10
  * @param  None
  * @retval None
  */
void tft_reset(void)
{
 	palClearPad(TFT_RST_PORT, TFT_RST_PIN);
 8005792:	8377      	strh	r7, [r6, #26]
	chThdSleepMilliseconds(1);
 8005794:	f7fe fc34 	bl	8004000 <chThdSleep>
	palSetPad(TFT_RST_PORT, TFT_RST_PIN);
	chThdSleepMilliseconds(1);
 8005798:	200a      	movs	r0, #10
  */
void tft_reset(void)
{
 	palClearPad(TFT_RST_PORT, TFT_RST_PIN);
	chThdSleepMilliseconds(1);
	palSetPad(TFT_RST_PORT, TFT_RST_PIN);
 800579a:	8337      	strh	r7, [r6, #24]
	chThdSleepMilliseconds(1);
 800579c:	f7fe fc30 	bl	8004000 <chThdSleep>

  palTogglePad(GPIOD,GPIOD_LED4);

  tft_reset();

  palTogglePad(GPIOD,GPIOD_LED5);
 80057a0:	696b      	ldr	r3, [r5, #20]
 80057a2:	407b      	eors	r3, r7
 80057a4:	616b      	str	r3, [r5, #20]
  * @param  None
  * @retval None
  */
void tft_config(void)
{
	tft_write_command(0x01);   //Sofeware setting
 80057a6:	2001      	movs	r0, #1
 80057a8:	f7fe fdb2 	bl	8004310 <tft_write_command>
	//chThdSleepMilliseconds(0);
	tft_write_command(0x11);//Sleep out
 80057ac:	2011      	movs	r0, #17
 80057ae:	f7fe fdaf 	bl	8004310 <tft_write_command>
	chThdSleepMilliseconds(120);
 80057b2:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
 80057b6:	f7fe fc23 	bl	8004000 <chThdSleep>

	//ST7735R Frame Rate
	tft_write_command(0xB1);
 80057ba:	20b1      	movs	r0, #177	; 0xb1
 80057bc:	f7fe fda8 	bl	8004310 <tft_write_command>
	tft_write_data(0x01);
 80057c0:	2001      	movs	r0, #1
 80057c2:	f7fe fd8d 	bl	80042e0 <tft_write_data>
	tft_write_data(0x2C);
 80057c6:	202c      	movs	r0, #44	; 0x2c
 80057c8:	f7fe fd8a 	bl	80042e0 <tft_write_data>
	tft_write_data(0x2D);
 80057cc:	202d      	movs	r0, #45	; 0x2d
 80057ce:	f7fe fd87 	bl	80042e0 <tft_write_data>
	tft_write_command(0xB2);
 80057d2:	20b2      	movs	r0, #178	; 0xb2
 80057d4:	f7fe fd9c 	bl	8004310 <tft_write_command>
	tft_write_data(0x01);
 80057d8:	2001      	movs	r0, #1
 80057da:	f7fe fd81 	bl	80042e0 <tft_write_data>
	tft_write_data(0x2C);
 80057de:	202c      	movs	r0, #44	; 0x2c
 80057e0:	f7fe fd7e 	bl	80042e0 <tft_write_data>
	tft_write_data(0x2D);
 80057e4:	202d      	movs	r0, #45	; 0x2d
 80057e6:	f7fe fd7b 	bl	80042e0 <tft_write_data>
	tft_write_command(0xB3);
 80057ea:	20b3      	movs	r0, #179	; 0xb3
 80057ec:	f7fe fd90 	bl	8004310 <tft_write_command>
	tft_write_data(0x01);
 80057f0:	2001      	movs	r0, #1
 80057f2:	f7fe fd75 	bl	80042e0 <tft_write_data>
	tft_write_data(0x2C);
 80057f6:	202c      	movs	r0, #44	; 0x2c
 80057f8:	f7fe fd72 	bl	80042e0 <tft_write_data>
	tft_write_data(0x2D);
 80057fc:	202d      	movs	r0, #45	; 0x2d
 80057fe:	f7fe fd6f 	bl	80042e0 <tft_write_data>
	tft_write_data(0x01);
 8005802:	2001      	movs	r0, #1
 8005804:	f7fe fd6c 	bl	80042e0 <tft_write_data>
	tft_write_data(0x2C);
 8005808:	202c      	movs	r0, #44	; 0x2c
 800580a:	f7fe fd69 	bl	80042e0 <tft_write_data>
	tft_write_data(0x2D);
 800580e:	202d      	movs	r0, #45	; 0x2d
 8005810:	f7fe fd66 	bl	80042e0 <tft_write_data>
	//------------------------------------End ST7735R Frame Rate-----------------------------------------//
	tft_write_command(0xB4);//Column inversion
 8005814:	20b4      	movs	r0, #180	; 0xb4
 8005816:	f7fe fd7b 	bl	8004310 <tft_write_command>
	tft_write_data(0x07);
 800581a:	2007      	movs	r0, #7
 800581c:	f7fe fd60 	bl	80042e0 <tft_write_data>
	//------------------------------------ST7735R Power Sequence-----------------------------------------//
	tft_write_command(0xC0);
 8005820:	20c0      	movs	r0, #192	; 0xc0
 8005822:	f7fe fd75 	bl	8004310 <tft_write_command>
	tft_write_data(0xA2);
 8005826:	20a2      	movs	r0, #162	; 0xa2
 8005828:	f7fe fd5a 	bl	80042e0 <tft_write_data>
	tft_write_data(0x02);
 800582c:	2002      	movs	r0, #2
 800582e:	f7fe fd57 	bl	80042e0 <tft_write_data>
	tft_write_data(0x84);
 8005832:	2084      	movs	r0, #132	; 0x84
 8005834:	f7fe fd54 	bl	80042e0 <tft_write_data>
	tft_write_command(0xC1);
 8005838:	20c1      	movs	r0, #193	; 0xc1
 800583a:	f7fe fd69 	bl	8004310 <tft_write_command>
	tft_write_data(0xC5);
 800583e:	20c5      	movs	r0, #197	; 0xc5
 8005840:	f7fe fd4e 	bl	80042e0 <tft_write_data>
	tft_write_command(0xC2);
 8005844:	20c2      	movs	r0, #194	; 0xc2
 8005846:	f7fe fd63 	bl	8004310 <tft_write_command>
	tft_write_data(0x0A);
 800584a:	200a      	movs	r0, #10
 800584c:	f7fe fd48 	bl	80042e0 <tft_write_data>
	tft_write_data(0x00);
 8005850:	4620      	mov	r0, r4
 8005852:	f7fe fd45 	bl	80042e0 <tft_write_data>
	tft_write_command(0xC3);
 8005856:	20c3      	movs	r0, #195	; 0xc3
 8005858:	f7fe fd5a 	bl	8004310 <tft_write_command>
	tft_write_data(0x8A);
 800585c:	208a      	movs	r0, #138	; 0x8a
 800585e:	f7fe fd3f 	bl	80042e0 <tft_write_data>
	tft_write_data(0x2A);
 8005862:	202a      	movs	r0, #42	; 0x2a
 8005864:	f7fe fd3c 	bl	80042e0 <tft_write_data>
	tft_write_command(0xC4);
 8005868:	20c4      	movs	r0, #196	; 0xc4
 800586a:	f7fe fd51 	bl	8004310 <tft_write_command>
	tft_write_data(0x8A);
 800586e:	208a      	movs	r0, #138	; 0x8a
 8005870:	f7fe fd36 	bl	80042e0 <tft_write_data>
	tft_write_data(0xEE);
 8005874:	20ee      	movs	r0, #238	; 0xee
 8005876:	f7fe fd33 	bl	80042e0 <tft_write_data>
	//---------------------------------End ST7735R Power Sequence-------------------------------------//
	tft_write_command(0xC5);//VCOM
 800587a:	20c5      	movs	r0, #197	; 0xc5
 800587c:	f7fe fd48 	bl	8004310 <tft_write_command>
	tft_write_data(0x0E);
 8005880:	200e      	movs	r0, #14
 8005882:	f7fe fd2d 	bl	80042e0 <tft_write_data>
	tft_write_command(0x36);//MX, MY, RGB mode
 8005886:	2036      	movs	r0, #54	; 0x36
 8005888:	f7fe fd42 	bl	8004310 <tft_write_command>
	tft_write_data(0xC8);
 800588c:	20c8      	movs	r0, #200	; 0xc8
 800588e:	f7fe fd27 	bl	80042e0 <tft_write_data>
	//------------------------------------ST7735R Gamma Sequence-----------------------------------------//
	tft_write_command(0xe0);
 8005892:	20e0      	movs	r0, #224	; 0xe0
 8005894:	f7fe fd3c 	bl	8004310 <tft_write_command>
	tft_write_data(0x02);
 8005898:	2002      	movs	r0, #2
 800589a:	f7fe fd21 	bl	80042e0 <tft_write_data>
	tft_write_data(0x1c);
 800589e:	201c      	movs	r0, #28
 80058a0:	f7fe fd1e 	bl	80042e0 <tft_write_data>
	tft_write_data(0x07);
 80058a4:	2007      	movs	r0, #7
 80058a6:	f7fe fd1b 	bl	80042e0 <tft_write_data>
	tft_write_data(0x12);
 80058aa:	2012      	movs	r0, #18
 80058ac:	f7fe fd18 	bl	80042e0 <tft_write_data>
	tft_write_data(0x37);
 80058b0:	2037      	movs	r0, #55	; 0x37
 80058b2:	f7fe fd15 	bl	80042e0 <tft_write_data>
	tft_write_data(0x32);
 80058b6:	2032      	movs	r0, #50	; 0x32
 80058b8:	f7fe fd12 	bl	80042e0 <tft_write_data>
	tft_write_data(0x29);
 80058bc:	2029      	movs	r0, #41	; 0x29
 80058be:	f7fe fd0f 	bl	80042e0 <tft_write_data>
	tft_write_data(0x2d);
 80058c2:	202d      	movs	r0, #45	; 0x2d
 80058c4:	f7fe fd0c 	bl	80042e0 <tft_write_data>
	tft_write_data(0x29);
 80058c8:	2029      	movs	r0, #41	; 0x29
 80058ca:	f7fe fd09 	bl	80042e0 <tft_write_data>
	tft_write_data(0x25);
 80058ce:	2025      	movs	r0, #37	; 0x25
 80058d0:	f7fe fd06 	bl	80042e0 <tft_write_data>
	tft_write_data(0x2b);
 80058d4:	202b      	movs	r0, #43	; 0x2b
 80058d6:	f7fe fd03 	bl	80042e0 <tft_write_data>
	tft_write_data(0x39);
 80058da:	2039      	movs	r0, #57	; 0x39
 80058dc:	f7fe fd00 	bl	80042e0 <tft_write_data>
	tft_write_data(0x00);
 80058e0:	4620      	mov	r0, r4
 80058e2:	f7fe fcfd 	bl	80042e0 <tft_write_data>
	tft_write_data(0x01);
 80058e6:	2001      	movs	r0, #1
 80058e8:	f7fe fcfa 	bl	80042e0 <tft_write_data>
	tft_write_data(0x03);
 80058ec:	2003      	movs	r0, #3
 80058ee:	f7fe fcf7 	bl	80042e0 <tft_write_data>
	tft_write_data(0x10);
 80058f2:	2010      	movs	r0, #16
 80058f4:	f7fe fcf4 	bl	80042e0 <tft_write_data>
	tft_write_command(0xe1);
 80058f8:	20e1      	movs	r0, #225	; 0xe1
 80058fa:	f7fe fd09 	bl	8004310 <tft_write_command>
	tft_write_data(0x03);
 80058fe:	2003      	movs	r0, #3
 8005900:	f7fe fcee 	bl	80042e0 <tft_write_data>
	tft_write_data(0x1d);
 8005904:	201d      	movs	r0, #29
 8005906:	f7fe fceb 	bl	80042e0 <tft_write_data>
	tft_write_data(0x07);
 800590a:	2007      	movs	r0, #7
 800590c:	f7fe fce8 	bl	80042e0 <tft_write_data>
	tft_write_data(0x06);
 8005910:	2006      	movs	r0, #6
 8005912:	f7fe fce5 	bl	80042e0 <tft_write_data>
	tft_write_data(0x2e);
 8005916:	202e      	movs	r0, #46	; 0x2e
 8005918:	f7fe fce2 	bl	80042e0 <tft_write_data>
	tft_write_data(0x2c);
 800591c:	202c      	movs	r0, #44	; 0x2c
 800591e:	f7fe fcdf 	bl	80042e0 <tft_write_data>
	tft_write_data(0x29);
 8005922:	2029      	movs	r0, #41	; 0x29
 8005924:	f7fe fcdc 	bl	80042e0 <tft_write_data>
	tft_write_data(0x2d);
 8005928:	202d      	movs	r0, #45	; 0x2d
 800592a:	f7fe fcd9 	bl	80042e0 <tft_write_data>
	tft_write_data(0x2e);
 800592e:	202e      	movs	r0, #46	; 0x2e
 8005930:	f7fe fcd6 	bl	80042e0 <tft_write_data>
	tft_write_data(0x2e);
 8005934:	202e      	movs	r0, #46	; 0x2e
 8005936:	f7fe fcd3 	bl	80042e0 <tft_write_data>
	tft_write_data(0x37);
 800593a:	2037      	movs	r0, #55	; 0x37
 800593c:	f7fe fcd0 	bl	80042e0 <tft_write_data>
	tft_write_data(0x3f);
 8005940:	203f      	movs	r0, #63	; 0x3f
 8005942:	f7fe fccd 	bl	80042e0 <tft_write_data>
	tft_write_data(0x00);
 8005946:	4620      	mov	r0, r4
 8005948:	f7fe fcca 	bl	80042e0 <tft_write_data>
	tft_write_data(0x00);
 800594c:	4620      	mov	r0, r4
 800594e:	f7fe fcc7 	bl	80042e0 <tft_write_data>
	tft_write_data(0x02);
 8005952:	2002      	movs	r0, #2
 8005954:	f7fe fcc4 	bl	80042e0 <tft_write_data>
	tft_write_data(0x10);
 8005958:	2010      	movs	r0, #16
 800595a:	f7fe fcc1 	bl	80042e0 <tft_write_data>
	tft_write_command(0x2A);
 800595e:	202a      	movs	r0, #42	; 0x2a
 8005960:	f7fe fcd6 	bl	8004310 <tft_write_command>
	tft_write_data(0x00);
 8005964:	4620      	mov	r0, r4
 8005966:	f7fe fcbb 	bl	80042e0 <tft_write_data>
	tft_write_data(0x00);
 800596a:	4620      	mov	r0, r4
 800596c:	f7fe fcb8 	bl	80042e0 <tft_write_data>
	tft_write_data(0x00);
 8005970:	4620      	mov	r0, r4
 8005972:	f7fe fcb5 	bl	80042e0 <tft_write_data>
	tft_write_data(0x7f);
 8005976:	207f      	movs	r0, #127	; 0x7f
 8005978:	f7fe fcb2 	bl	80042e0 <tft_write_data>

	tft_write_command(0x2B);
 800597c:	202b      	movs	r0, #43	; 0x2b
 800597e:	f7fe fcc7 	bl	8004310 <tft_write_command>
	tft_write_data(0x00);
 8005982:	4620      	mov	r0, r4
 8005984:	f7fe fcac 	bl	80042e0 <tft_write_data>
	tft_write_data(0x00);
 8005988:	4620      	mov	r0, r4
 800598a:	f7fe fca9 	bl	80042e0 <tft_write_data>
	tft_write_data(0x00);
 800598e:	4620      	mov	r0, r4
 8005990:	f7fe fca6 	bl	80042e0 <tft_write_data>
	tft_write_data(0x9f);
 8005994:	209f      	movs	r0, #159	; 0x9f
 8005996:	f7fe fca3 	bl	80042e0 <tft_write_data>
	//------------------------------------End ST7735R Gamma Sequence-----------------------------------------//

	tft_write_command(0x3A);
 800599a:	203a      	movs	r0, #58	; 0x3a
 800599c:	f7fe fcb8 	bl	8004310 <tft_write_command>
	tft_write_data(0x05);
 80059a0:	2005      	movs	r0, #5
 80059a2:	f7fe fc9d 	bl	80042e0 <tft_write_data>
	tft_write_command(0x29);//Display on
 80059a6:	2029      	movs	r0, #41	; 0x29
 80059a8:	f7fe fcb2 	bl	8004310 <tft_write_command>

	chThdSleepMilliseconds(10);
 80059ac:	2064      	movs	r0, #100	; 0x64
 80059ae:	f7fe fb27 	bl	8004000 <chThdSleep>

  palTogglePad(GPIOD,GPIOD_LED5);

  tft_config();

  palTogglePad(GPIOD,GPIOD_LED6);
 80059b2:	696b      	ldr	r3, [r5, #20]
 80059b4:	f483 4300 	eor.w	r3, r3, #32768	; 0x8000
 80059b8:	616b      	str	r3, [r5, #20]

  tft_write_command(0x2C);
 80059ba:	202c      	movs	r0, #44	; 0x2c
 80059bc:	f7fe fca8 	bl	8004310 <tft_write_command>
  * @param  None
  * @retval None
  */
void tft_set_text_color(uint16_t in_text_color)
{
	curr_text_color = in_text_color;
 80059c0:	4a3e      	ldr	r2, [pc, #248]	; (8005abc <TFT_thread.lto_priv.73+0x3fc>)
  * @param  None
  * @retval None
  */
void tft_set_special_color(uint16_t text_color_sp)
{
	curr_text_color_sp = text_color_sp;
 80059c2:	493f      	ldr	r1, [pc, #252]	; (8005ac0 <TFT_thread.lto_priv.73+0x400>)
  * @param  None
  * @retval None
  */
void tft_set_bg_color(uint16_t in_bg_color)
{
	curr_bg_color = in_bg_color;
 80059c4:	4b3f      	ldr	r3, [pc, #252]	; (8005ac4 <TFT_thread.lto_priv.73+0x404>)
  * @param  None
  * @retval None
  */
void tft_set_text_color(uint16_t in_text_color)
{
	curr_text_color = in_text_color;
 80059c6:	8014      	strh	r4, [r2, #0]
  */
void tft_fill_color(uint16_t color)
{
	uint16_t i;					//160*128

	tft_write_command(0x2a);		// Column addr set
 80059c8:	202a      	movs	r0, #42	; 0x2a
  * @param  None
  * @retval None
  */
void tft_set_bg_color(uint16_t in_bg_color)
{
	curr_bg_color = in_bg_color;
 80059ca:	f64f 4251 	movw	r2, #64593	; 0xfc51
  * @param  None
  * @retval None
  */
void tft_set_special_color(uint16_t text_color_sp)
{
	curr_text_color_sp = text_color_sp;
 80059ce:	800c      	strh	r4, [r1, #0]
  * @param  None
  * @retval None
  */
void tft_set_bg_color(uint16_t in_bg_color)
{
	curr_bg_color = in_bg_color;
 80059d0:	801a      	strh	r2, [r3, #0]
  */
void tft_fill_color(uint16_t color)
{
	uint16_t i;					//160*128

	tft_write_command(0x2a);		// Column addr set
 80059d2:	f7fe fc9d 	bl	8004310 <tft_write_command>
	tft_write_data(0x00);
 80059d6:	4620      	mov	r0, r4
 80059d8:	f7fe fc82 	bl	80042e0 <tft_write_data>
	tft_write_data(0x00); 				// X START
 80059dc:	4620      	mov	r0, r4
 80059de:	f7fe fc7f 	bl	80042e0 <tft_write_data>
	tft_write_data(0x00);
 80059e2:	4620      	mov	r0, r4
 80059e4:	f7fe fc7c 	bl	80042e0 <tft_write_data>
	tft_write_data(0x7f); 			// X END
 80059e8:	207f      	movs	r0, #127	; 0x7f
 80059ea:	f7fe fc79 	bl	80042e0 <tft_write_data>

	tft_write_command(0x2b);		// Row addr set
 80059ee:	202b      	movs	r0, #43	; 0x2b
 80059f0:	f7fe fc8e 	bl	8004310 <tft_write_command>
	tft_write_data(0x00);
 80059f4:	4620      	mov	r0, r4
 80059f6:	f7fe fc73 	bl	80042e0 <tft_write_data>
	tft_write_data(0x00);				// Y START
 80059fa:	4620      	mov	r0, r4
 80059fc:	f7fe fc70 	bl	80042e0 <tft_write_data>
	tft_write_data(0x00);
 8005a00:	4620      	mov	r0, r4
 8005a02:	f7fe fc6d 	bl	80042e0 <tft_write_data>
	tft_write_data(0x9f);			// Y END
 8005a06:	209f      	movs	r0, #159	; 0x9f
 8005a08:	f7fe fc6a 	bl	80042e0 <tft_write_data>

	tft_write_command(0x2c); 		// write to RAM
 8005a0c:	202c      	movs	r0, #44	; 0x2c
 8005a0e:	f7fe fc7f 	bl	8004310 <tft_write_command>
 8005a12:	f44f 44a0 	mov.w	r4, #20480	; 0x5000

  //spiSelect(TFT_SPI);
	for (i = 0; i < MAX_WIDTH*MAX_HEIGHT; i++) {
		tft_write_data(color >> 8);
 8005a16:	20fc      	movs	r0, #252	; 0xfc
 8005a18:	3c01      	subs	r4, #1
 8005a1a:	f7fe fc61 	bl	80042e0 <tft_write_data>
 8005a1e:	b2a4      	uxth	r4, r4
		tft_write_data(color);
 8005a20:	2051      	movs	r0, #81	; 0x51
 8005a22:	f7fe fc5d 	bl	80042e0 <tft_write_data>
	tft_write_data(0x9f);			// Y END

	tft_write_command(0x2c); 		// write to RAM

  //spiSelect(TFT_SPI);
	for (i = 0; i < MAX_WIDTH*MAX_HEIGHT; i++) {
 8005a26:	2c00      	cmp	r4, #0
 8005a28:	d1f5      	bne.n	8005a16 <TFT_thread.lto_priv.73+0x356>

  tft_set_bg_color(in_bg_color);
	tft_set_text_color(in_text_color);
	tft_set_special_color(in_text_color_sp);
	tft_fill_color(in_bg_color);
	tft_orientation = orientation;
 8005a2a:	4927      	ldr	r1, [pc, #156]	; (8005ac8 <TFT_thread.lto_priv.73+0x408>)
 8005a2c:	4d27      	ldr	r5, [pc, #156]	; (8005acc <TFT_thread.lto_priv.73+0x40c>)
 8005a2e:	f8df b0bc 	ldr.w	fp, [pc, #188]	; 8005aec <TFT_thread.lto_priv.73+0x42c>
 8005a32:	2201      	movs	r2, #1
 8005a34:	4623      	mov	r3, r4
 8005a36:	4620      	mov	r0, r4
	tft_write_data(0x00);
	tft_write_data(0x00);				// Y START
	tft_write_data(0x00);
	tft_write_data(0x9f);			// Y END

	tft_write_command(0x2c); 		// write to RAM
 8005a38:	4626      	mov	r6, r4

  tft_set_bg_color(in_bg_color);
	tft_set_text_color(in_text_color);
	tft_set_special_color(in_text_color_sp);
	tft_fill_color(in_bg_color);
	tft_orientation = orientation;
 8005a3a:	700a      	strb	r2, [r1, #0]


  uint16_t x,y;
	for (x = 0; x < CHAR_MAX_X; x++) {
		for (y = 0; y < CHAR_MAX_Y; y++) {
			text[x][y] = ' ';
 8005a3c:	f04f 0a20 	mov.w	sl, #32
			text_color[x][y] = in_text_color;
			bg_color[x][y] = in_bg_color;
 8005a40:	f64f 4951 	movw	r9, #64593	; 0xfc51
 8005a44:	4c22      	ldr	r4, [pc, #136]	; (8005ad0 <TFT_thread.lto_priv.73+0x410>)
 8005a46:	1e41      	subs	r1, r0, #1
 8005a48:	eb05 0c01 	add.w	ip, r5, r1
 8005a4c:	4421      	add	r1, r4
 8005a4e:	4c21      	ldr	r4, [pc, #132]	; (8005ad4 <TFT_thread.lto_priv.73+0x414>)
 8005a50:	9101      	str	r1, [sp, #4]
 8005a52:	1e9a      	subs	r2, r3, #2
 8005a54:	eb04 0e02 	add.w	lr, r4, r2
 8005a58:	491f      	ldr	r1, [pc, #124]	; (8005ad8 <TFT_thread.lto_priv.73+0x418>)
 8005a5a:	4c20      	ldr	r4, [pc, #128]	; (8005adc <TFT_thread.lto_priv.73+0x41c>)
 8005a5c:	18a7      	adds	r7, r4, r2
 8005a5e:	eb0b 0402 	add.w	r4, fp, r2
 8005a62:	440a      	add	r2, r1
 8005a64:	9901      	ldr	r1, [sp, #4]
	tft_write_data(0x00);
	tft_write_data(0x00);				// Y START
	tft_write_data(0x00);
	tft_write_data(0x9f);			// Y END

	tft_write_command(0x2c); 		// write to RAM
 8005a66:	f04f 0800 	mov.w	r8, #0
 8005a6a:	f108 0801 	add.w	r8, r8, #1
	tft_orientation = orientation;


  uint16_t x,y;
	for (x = 0; x < CHAR_MAX_X; x++) {
		for (y = 0; y < CHAR_MAX_Y; y++) {
 8005a6e:	f1b8 0f0a 	cmp.w	r8, #10
			text[x][y] = ' ';
 8005a72:	f80c af01 	strb.w	sl, [ip, #1]!
			text_color[x][y] = in_text_color;
 8005a76:	f82e 6f02 	strh.w	r6, [lr, #2]!
			bg_color[x][y] = in_bg_color;
 8005a7a:	f827 9f02 	strh.w	r9, [r7, #2]!

			text_prev[x][y] = ' ';
 8005a7e:	f801 af01 	strb.w	sl, [r1, #1]!
			text_color_prev[x][y] = in_text_color;
 8005a82:	f824 6f02 	strh.w	r6, [r4, #2]!
			bg_color_prev[x][y] = in_bg_color;
 8005a86:	f822 9f02 	strh.w	r9, [r2, #2]!
	tft_orientation = orientation;


  uint16_t x,y;
	for (x = 0; x < CHAR_MAX_X; x++) {
		for (y = 0; y < CHAR_MAX_Y; y++) {
 8005a8a:	d1ee      	bne.n	8005a6a <TFT_thread.lto_priv.73+0x3aa>
 8005a8c:	300a      	adds	r0, #10
	tft_fill_color(in_bg_color);
	tft_orientation = orientation;


  uint16_t x,y;
	for (x = 0; x < CHAR_MAX_X; x++) {
 8005a8e:	28c8      	cmp	r0, #200	; 0xc8
 8005a90:	f103 0314 	add.w	r3, r3, #20
 8005a94:	d1d6      	bne.n	8005a44 <TFT_thread.lto_priv.73+0x384>
 8005a96:	f8df a058 	ldr.w	sl, [pc, #88]	; 8005af0 <TFT_thread.lto_priv.73+0x430>

  //uint32_t count = 0;
  while(true)
  {
    //if(count%80 < 8)
    tft_printf(5,1,"Theta:%6d",(int16_t)(g_IMU1.theta * 100.0f));
 8005a9a:	ed9f 8a11 	vldr	s16, [pc, #68]	; 8005ae0 <TFT_thread.lto_priv.73+0x420>
 8005a9e:	4b11      	ldr	r3, [pc, #68]	; (8005ae4 <TFT_thread.lto_priv.73+0x424>)
 8005aa0:	4a11      	ldr	r2, [pc, #68]	; (8005ae8 <TFT_thread.lto_priv.73+0x428>)
 8005aa2:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 8005aa6:	ee67 7a88 	vmul.f32	s15, s15, s16
 8005aaa:	e023      	b.n	8005af4 <TFT_thread.lto_priv.73+0x434>
 8005aac:	08007f30 	.word	0x08007f30
 8005ab0:	2000d220 	.word	0x2000d220
 8005ab4:	40020c00 	.word	0x40020c00
 8005ab8:	40021000 	.word	0x40021000
 8005abc:	2000d21c 	.word	0x2000d21c
 8005ac0:	2000dbe6 	.word	0x2000dbe6
 8005ac4:	2000da10 	.word	0x2000da10
 8005ac8:	2000ddb0 	.word	0x2000ddb0
 8005acc:	2000d07c 	.word	0x2000d07c
 8005ad0:	2000d154 	.word	0x2000d154
 8005ad4:	2000da40 	.word	0x2000da40
 8005ad8:	2000dc20 	.word	0x2000dc20
 8005adc:	2000ceb4 	.word	0x2000ceb4
 8005ae0:	42c80000 	.word	0x42c80000
 8005ae4:	2000bcbc 	.word	0x2000bcbc
 8005ae8:	08007f0c 	.word	0x08007f0c
 8005aec:	2000d880 	.word	0x2000d880
 8005af0:	08006f00 	.word	0x08006f00
 8005af4:	2005      	movs	r0, #5
 8005af6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005afa:	2101      	movs	r1, #1
 8005afc:	edcd 7a01 	vstr	s15, [sp, #4]
 8005b00:	f9bd 3004 	ldrsh.w	r3, [sp, #4]
 8005b04:	f7ff fa0c 	bl	8004f20 <tft_printf.constprop.9>
    tft_printf(5,5,"RC1:%5d", rc_channel[0]);
 8005b08:	4bb6      	ldr	r3, [pc, #728]	; (8005de4 <TFT_thread.lto_priv.73+0x724>)
 8005b0a:	4ab7      	ldr	r2, [pc, #732]	; (8005de8 <TFT_thread.lto_priv.73+0x728>)
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	2005      	movs	r0, #5
 8005b10:	4601      	mov	r1, r0
 8005b12:	881b      	ldrh	r3, [r3, #0]
 8005b14:	f7ff fa04 	bl	8004f20 <tft_printf.constprop.9>
    tft_printf(5,6,"RC2:%5d", rc_channel[1]);
 8005b18:	4bb2      	ldr	r3, [pc, #712]	; (8005de4 <TFT_thread.lto_priv.73+0x724>)
 8005b1a:	4ab4      	ldr	r2, [pc, #720]	; (8005dec <TFT_thread.lto_priv.73+0x72c>)
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	2005      	movs	r0, #5
 8005b20:	885b      	ldrh	r3, [r3, #2]
 8005b22:	2106      	movs	r1, #6
 8005b24:	f7ff f9fc 	bl	8004f20 <tft_printf.constprop.9>
    tft_printf(5,7,"RC3:%5d", rc_channel[2]);
 8005b28:	4bae      	ldr	r3, [pc, #696]	; (8005de4 <TFT_thread.lto_priv.73+0x724>)
 8005b2a:	4ab1      	ldr	r2, [pc, #708]	; (8005df0 <TFT_thread.lto_priv.73+0x730>)
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	2005      	movs	r0, #5
 8005b30:	889b      	ldrh	r3, [r3, #4]
 8005b32:	2107      	movs	r1, #7
 8005b34:	f7ff f9f4 	bl	8004f20 <tft_printf.constprop.9>
	uint16_t clr;

	if (!tft_enabled)
		return;

	switch (tft_orientation) {
 8005b38:	4bae      	ldr	r3, [pc, #696]	; (8005df4 <TFT_thread.lto_priv.73+0x734>)
 8005b3a:	781b      	ldrb	r3, [r3, #0]
 8005b3c:	2b03      	cmp	r3, #3
 8005b3e:	f200 82a3 	bhi.w	8006088 <TFT_thread.lto_priv.73+0x9c8>
 8005b42:	e8df f013 	tbh	[pc, r3, lsl #1]
 8005b46:	01f8      	.short	0x01f8
 8005b48:	00be016b 	.word	0x00be016b
 8005b4c:	002d      	.short	0x002d
    }
#endif
#if STM32_SPI_USE_SPI2
    if (&SPID2 == spip) {
      bool b;
      b = dmaStreamAllocate(spip->dmarx,
 8005b4e:	6a20      	ldr	r0, [r4, #32]
 8005b50:	4aa9      	ldr	r2, [pc, #676]	; (8005df8 <TFT_thread.lto_priv.73+0x738>)
 8005b52:	210a      	movs	r1, #10
 8005b54:	4623      	mov	r3, r4
 8005b56:	f7fd f823 	bl	8002ba0 <dmaStreamAllocate>
                            STM32_SPI_SPI2_IRQ_PRIORITY,
                            (stm32_dmaisr_t)spi_lld_serve_rx_interrupt,
                            (void *)spip);
      osalDbgAssert(!b, "stream already allocated");
 8005b5a:	b9e8      	cbnz	r0, 8005b98 <TFT_thread.lto_priv.73+0x4d8>
      b = dmaStreamAllocate(spip->dmatx,
 8005b5c:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8005b5e:	4aa7      	ldr	r2, [pc, #668]	; (8005dfc <TFT_thread.lto_priv.73+0x73c>)
 8005b60:	210a      	movs	r1, #10
 8005b62:	4623      	mov	r3, r4
 8005b64:	f7fd f81c 	bl	8002ba0 <dmaStreamAllocate>
                            STM32_SPI_SPI2_IRQ_PRIORITY,
                            (stm32_dmaisr_t)spi_lld_serve_tx_interrupt,
                            (void *)spip);
      osalDbgAssert(!b, "stream already allocated");
 8005b68:	b990      	cbnz	r0, 8005b90 <TFT_thread.lto_priv.73+0x4d0>
      rccEnableSPI2(FALSE);
 8005b6a:	48a5      	ldr	r0, [pc, #660]	; (8005e00 <TFT_thread.lto_priv.73+0x740>)
      rccEnableSPI6(FALSE);
    }
#endif

    /* DMA setup.*/
    dmaStreamSetPeripheral(spip->dmarx, &spip->spi->DR);
 8005b6c:	6a26      	ldr	r6, [r4, #32]
    dmaStreamSetPeripheral(spip->dmatx, &spip->spi->DR);
 8005b6e:	6a63      	ldr	r3, [r4, #36]	; 0x24
      b = dmaStreamAllocate(spip->dmatx,
                            STM32_SPI_SPI2_IRQ_PRIORITY,
                            (stm32_dmaisr_t)spi_lld_serve_tx_interrupt,
                            (void *)spip);
      osalDbgAssert(!b, "stream already allocated");
      rccEnableSPI2(FALSE);
 8005b70:	6c01      	ldr	r1, [r0, #64]	; 0x40
      rccEnableSPI6(FALSE);
    }
#endif

    /* DMA setup.*/
    dmaStreamSetPeripheral(spip->dmarx, &spip->spi->DR);
 8005b72:	69e2      	ldr	r2, [r4, #28]
 8005b74:	6837      	ldr	r7, [r6, #0]
    dmaStreamSetPeripheral(spip->dmatx, &spip->spi->DR);
 8005b76:	681e      	ldr	r6, [r3, #0]
 8005b78:	6863      	ldr	r3, [r4, #4]
      rccEnableSPI6(FALSE);
    }
#endif

    /* DMA setup.*/
    dmaStreamSetPeripheral(spip->dmarx, &spip->spi->DR);
 8005b7a:	320c      	adds	r2, #12
      b = dmaStreamAllocate(spip->dmatx,
                            STM32_SPI_SPI2_IRQ_PRIORITY,
                            (stm32_dmaisr_t)spi_lld_serve_tx_interrupt,
                            (void *)spip);
      osalDbgAssert(!b, "stream already allocated");
      rccEnableSPI2(FALSE);
 8005b7c:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 8005b80:	6401      	str	r1, [r0, #64]	; 0x40
      rccEnableSPI6(FALSE);
    }
#endif

    /* DMA setup.*/
    dmaStreamSetPeripheral(spip->dmarx, &spip->spi->DR);
 8005b82:	60ba      	str	r2, [r7, #8]
    dmaStreamSetPeripheral(spip->dmatx, &spip->spi->DR);
 8005b84:	60b2      	str	r2, [r6, #8]
 8005b86:	e5cc      	b.n	8005722 <TFT_thread.lto_priv.73+0x62>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8005b88:	b672      	cpsid	i
 8005b8a:	4a9e      	ldr	r2, [pc, #632]	; (8005e04 <TFT_thread.lto_priv.73+0x744>)
 8005b8c:	62da      	str	r2, [r3, #44]	; 0x2c
 8005b8e:	e7fe      	b.n	8005b8e <TFT_thread.lto_priv.73+0x4ce>
 8005b90:	b672      	cpsid	i
 8005b92:	4b9d      	ldr	r3, [pc, #628]	; (8005e08 <TFT_thread.lto_priv.73+0x748>)
 8005b94:	62eb      	str	r3, [r5, #44]	; 0x2c
 8005b96:	e7fe      	b.n	8005b96 <TFT_thread.lto_priv.73+0x4d6>
 8005b98:	b672      	cpsid	i
 8005b9a:	4b9b      	ldr	r3, [pc, #620]	; (8005e08 <TFT_thread.lto_priv.73+0x748>)
 8005b9c:	62eb      	str	r3, [r5, #44]	; 0x2c
 8005b9e:	e7fe      	b.n	8005b9e <TFT_thread.lto_priv.73+0x4de>
 8005ba0:	2313      	movs	r3, #19
 8005ba2:	9307      	str	r3, [sp, #28]
 8005ba4:	2300      	movs	r3, #0
 8005ba6:	9304      	str	r3, [sp, #16]
								break;
							} else {
								char_n++;
							}
						}
						tft_set_char_pos(y*CHAR_HEIGHT, (CHAR_MAX_X_HORIZONTAL-x-1)*CHAR_WIDTH, (y+char_n)*CHAR_HEIGHT-1, (CHAR_MAX_X_HORIZONTAL-x)*CHAR_WIDTH-1);
 8005ba8:	9b04      	ldr	r3, [sp, #16]
						x2 = x;

            for (px = 0; px < CHAR_WIDTH; px++) {
							for (py = 0; py < char_n*CHAR_HEIGHT; py++) {
								y2 = y+py/CHAR_HEIGHT;
								clr = ascii_8x16[((text[x2][y2] - STARTING_ASCII) * CHAR_HEIGHT) + (py % CHAR_HEIGHT)] & (0x80 >> (CHAR_WIDTH-px-1)) ? text_color[x2][y2] : bg_color[x2][y2];
 8005baa:	9907      	ldr	r1, [sp, #28]
								break;
							} else {
								char_n++;
							}
						}
						tft_set_char_pos(y*CHAR_HEIGHT, (CHAR_MAX_X_HORIZONTAL-x-1)*CHAR_WIDTH, (y+char_n)*CHAR_HEIGHT-1, (CHAR_MAX_X_HORIZONTAL-x)*CHAR_WIDTH-1);
 8005bac:	3307      	adds	r3, #7
 8005bae:	b2db      	uxtb	r3, r3
 8005bb0:	9306      	str	r3, [sp, #24]
 8005bb2:	b2cb      	uxtb	r3, r1
						x2 = x;

            for (px = 0; px < CHAR_WIDTH; px++) {
							for (py = 0; py < char_n*CHAR_HEIGHT; py++) {
								y2 = y+py/CHAR_HEIGHT;
								clr = ascii_8x16[((text[x2][y2] - STARTING_ASCII) * CHAR_HEIGHT) + (py % CHAR_HEIGHT)] & (0x80 >> (CHAR_WIDTH-px-1)) ? text_color[x2][y2] : bg_color[x2][y2];
 8005bb4:	eb01 0c81 	add.w	ip, r1, r1, lsl #2
 8005bb8:	9303      	str	r3, [sp, #12]
								break;
							} else {
								char_n++;
							}
						}
						tft_set_char_pos(y*CHAR_HEIGHT, (CHAR_MAX_X_HORIZONTAL-x-1)*CHAR_WIDTH, (y+char_n)*CHAR_HEIGHT-1, (CHAR_MAX_X_HORIZONTAL-x)*CHAR_WIDTH-1);
 8005bba:	2300      	movs	r3, #0
						x2 = x;

            for (px = 0; px < CHAR_WIDTH; px++) {
							for (py = 0; py < char_n*CHAR_HEIGHT; py++) {
								y2 = y+py/CHAR_HEIGHT;
								clr = ascii_8x16[((text[x2][y2] - STARTING_ASCII) * CHAR_HEIGHT) + (py % CHAR_HEIGHT)] & (0x80 >> (CHAR_WIDTH-px-1)) ? text_color[x2][y2] : bg_color[x2][y2];
 8005bbc:	ea4f 064c 	mov.w	r6, ip, lsl #1
								break;
							} else {
								char_n++;
							}
						}
						tft_set_char_pos(y*CHAR_HEIGHT, (CHAR_MAX_X_HORIZONTAL-x-1)*CHAR_WIDTH, (y+char_n)*CHAR_HEIGHT-1, (CHAR_MAX_X_HORIZONTAL-x)*CHAR_WIDTH-1);
 8005bc0:	9301      	str	r3, [sp, #4]
			}
			break;
		case 3:
			for (x = CHAR_MAX_X_HORIZONTAL-1; x >= 0; x--) {
				for (y = 0; y < CHAR_MAX_Y_HORIZONTAL; y++) {
					if (tft_char_is_changed(x, y)) {
 8005bc2:	f89d 7004 	ldrb.w	r7, [sp, #4]
 8005bc6:	9803      	ldr	r0, [sp, #12]
 8005bc8:	4639      	mov	r1, r7
 8005bca:	f7ff faf1 	bl	80051b0 <tft_char_is_changed>
 8005bce:	2800      	cmp	r0, #0
 8005bd0:	f000 82a8 	beq.w	8006124 <TFT_thread.lto_priv.73+0xa64>
						char_n = 1;
						while (y+char_n < CHAR_MAX_Y_HORIZONTAL && tft_char_is_changed(x, y+char_n)) {
 8005bd4:	f9bd 9004 	ldrsh.w	r9, [sp, #4]
 8005bd8:	f109 0b01 	add.w	fp, r9, #1
 8005bdc:	f1bb 0f07 	cmp.w	fp, #7
 8005be0:	f300 82b9 	bgt.w	8006156 <TFT_thread.lto_priv.73+0xa96>
 8005be4:	2401      	movs	r4, #1
 8005be6:	46a0      	mov	r8, r4
 8005be8:	9602      	str	r6, [sp, #8]
 8005bea:	4626      	mov	r6, r4
 8005bec:	464c      	mov	r4, r9
 8005bee:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8005bf2:	e008      	b.n	8005c06 <TFT_thread.lto_priv.73+0x546>
 8005bf4:	fa1f f883 	uxth.w	r8, r3
 8005bf8:	fa0f f688 	sxth.w	r6, r8
 8005bfc:	eb06 0b04 	add.w	fp, r6, r4
 8005c00:	f1bb 0f07 	cmp.w	fp, #7
 8005c04:	dc09      	bgt.n	8005c1a <TFT_thread.lto_priv.73+0x55a>
 8005c06:	eb07 0108 	add.w	r1, r7, r8
 8005c0a:	b2c9      	uxtb	r1, r1
 8005c0c:	4648      	mov	r0, r9
 8005c0e:	f7ff facf 	bl	80051b0 <tft_char_is_changed>
 8005c12:	f108 0301 	add.w	r3, r8, #1
 8005c16:	2800      	cmp	r0, #0
 8005c18:	d1ec      	bne.n	8005bf4 <TFT_thread.lto_priv.73+0x534>
 8005c1a:	4634      	mov	r4, r6
 8005c1c:	fa1f f388 	uxth.w	r3, r8
 8005c20:	9e02      	ldr	r6, [sp, #8]
 8005c22:	9305      	str	r3, [sp, #20]
 8005c24:	0124      	lsls	r4, r4, #4
								break;
							} else {
								char_n++;
							}
						}
						tft_set_char_pos(y*CHAR_HEIGHT, (CHAR_MAX_X_HORIZONTAL-x-1)*CHAR_WIDTH, (y+char_n)*CHAR_HEIGHT-1, (CHAR_MAX_X_HORIZONTAL-x)*CHAR_WIDTH-1);
 8005c26:	9f01      	ldr	r7, [sp, #4]
 8005c28:	9b06      	ldr	r3, [sp, #24]
 8005c2a:	9904      	ldr	r1, [sp, #16]
 8005c2c:	ea4f 120b 	mov.w	r2, fp, lsl #4
 8005c30:	0138      	lsls	r0, r7, #4
 8005c32:	3a01      	subs	r2, #1
 8005c34:	b2d2      	uxtb	r2, r2
 8005c36:	f000 00f0 	and.w	r0, r0, #240	; 0xf0
 8005c3a:	b2bf      	uxth	r7, r7
 8005c3c:	9701      	str	r7, [sp, #4]
 8005c3e:	f7ff faff 	bl	8005240 <tft_set_char_pos>
 8005c42:	2307      	movs	r3, #7
 8005c44:	9302      	str	r3, [sp, #8]
 8005c46:	46b3      	mov	fp, r6
						x2 = x;

            for (px = 0; px < CHAR_WIDTH; px++) {
							for (py = 0; py < char_n*CHAR_HEIGHT; py++) {
 8005c48:	2c00      	cmp	r4, #0
 8005c4a:	f340 825d 	ble.w	8006108 <TFT_thread.lto_priv.73+0xa48>
 8005c4e:	9b02      	ldr	r3, [sp, #8]
 8005c50:	2780      	movs	r7, #128	; 0x80
 8005c52:	2600      	movs	r6, #0
 8005c54:	411f      	asrs	r7, r3
 8005c56:	4630      	mov	r0, r6
								y2 = y+py/CHAR_HEIGHT;
								clr = ascii_8x16[((text[x2][y2] - STARTING_ASCII) * CHAR_HEIGHT) + (py % CHAR_HEIGHT)] & (0x80 >> (CHAR_WIDTH-px-1)) ? text_color[x2][y2] : bg_color[x2][y2];
 8005c58:	f04f 0810 	mov.w	r8, #16
 8005c5c:	e01a      	b.n	8005c94 <TFT_thread.lto_priv.73+0x5d4>
 8005c5e:	b21b      	sxth	r3, r3
 8005c60:	fb18 3300 	smlabb	r3, r8, r0, r3
 8005c64:	3601      	adds	r6, #1
 8005c66:	f81a 3003 	ldrb.w	r3, [sl, r3]
 8005c6a:	423b      	tst	r3, r7
 8005c6c:	bf15      	itete	ne
 8005c6e:	4b67      	ldrne	r3, [pc, #412]	; (8005e0c <TFT_thread.lto_priv.73+0x74c>)
 8005c70:	4b67      	ldreq	r3, [pc, #412]	; (8005e10 <TFT_thread.lto_priv.73+0x750>)
 8005c72:	f833 9011 	ldrhne.w	r9, [r3, r1, lsl #1]
 8005c76:	f833 9012 	ldrheq.w	r9, [r3, r2, lsl #1]
								tft_write_data(clr >> 8);
 8005c7a:	ea4f 2019 	mov.w	r0, r9, lsr #8
 8005c7e:	f7fe fb2f 	bl	80042e0 <tft_write_data>
 8005c82:	b2b6      	uxth	r6, r6
								tft_write_data(clr);
 8005c84:	fa5f f089 	uxtb.w	r0, r9
 8005c88:	f7fe fb2a 	bl	80042e0 <tft_write_data>
						}
						tft_set_char_pos(y*CHAR_HEIGHT, (CHAR_MAX_X_HORIZONTAL-x-1)*CHAR_WIDTH, (y+char_n)*CHAR_HEIGHT-1, (CHAR_MAX_X_HORIZONTAL-x)*CHAR_WIDTH-1);
						x2 = x;

            for (px = 0; px < CHAR_WIDTH; px++) {
							for (py = 0; py < char_n*CHAR_HEIGHT; py++) {
 8005c8c:	b230      	sxth	r0, r6
 8005c8e:	42a0      	cmp	r0, r4
 8005c90:	f280 823a 	bge.w	8006108 <TFT_thread.lto_priv.73+0xa48>
								y2 = y+py/CHAR_HEIGHT;
 8005c94:	2800      	cmp	r0, #0
 8005c96:	9901      	ldr	r1, [sp, #4]
								clr = ascii_8x16[((text[x2][y2] - STARTING_ASCII) * CHAR_HEIGHT) + (py % CHAR_HEIGHT)] & (0x80 >> (CHAR_WIDTH-px-1)) ? text_color[x2][y2] : bg_color[x2][y2];
 8005c98:	4b5e      	ldr	r3, [pc, #376]	; (8005e14 <TFT_thread.lto_priv.73+0x754>)
						tft_set_char_pos(y*CHAR_HEIGHT, (CHAR_MAX_X_HORIZONTAL-x-1)*CHAR_WIDTH, (y+char_n)*CHAR_HEIGHT-1, (CHAR_MAX_X_HORIZONTAL-x)*CHAR_WIDTH-1);
						x2 = x;

            for (px = 0; px < CHAR_WIDTH; px++) {
							for (py = 0; py < char_n*CHAR_HEIGHT; py++) {
								y2 = y+py/CHAR_HEIGHT;
 8005c9a:	4602      	mov	r2, r0
 8005c9c:	bfb8      	it	lt
 8005c9e:	f100 020f 	addlt.w	r2, r0, #15
 8005ca2:	eb01 1222 	add.w	r2, r1, r2, asr #4
								clr = ascii_8x16[((text[x2][y2] - STARTING_ASCII) * CHAR_HEIGHT) + (py % CHAR_HEIGHT)] & (0x80 >> (CHAR_WIDTH-px-1)) ? text_color[x2][y2] : bg_color[x2][y2];
 8005ca6:	b212      	sxth	r2, r2
 8005ca8:	4003      	ands	r3, r0
 8005caa:	eb0b 0002 	add.w	r0, fp, r2
 8005cae:	4601      	mov	r1, r0
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	5c28      	ldrb	r0, [r5, r0]
 8005cb4:	460a      	mov	r2, r1
 8005cb6:	dad2      	bge.n	8005c5e <TFT_thread.lto_priv.73+0x59e>
 8005cb8:	3b01      	subs	r3, #1
 8005cba:	f063 030f 	orn	r3, r3, #15
 8005cbe:	3301      	adds	r3, #1
 8005cc0:	e7cd      	b.n	8005c5e <TFT_thread.lto_priv.73+0x59e>
	uint16_t clr;

	if (!tft_enabled)
		return;

	switch (tft_orientation) {
 8005cc2:	2300      	movs	r3, #0
 8005cc4:	f04f 0b09 	mov.w	fp, #9
 8005cc8:	9303      	str	r3, [sp, #12]
								break;
							} else {
								char_n++;
							}
						}
						tft_set_char_pos((CHAR_MAX_X_VERTICAL-x-1)*CHAR_WIDTH, (CHAR_MAX_Y_VERTICAL-y-1)*CHAR_HEIGHT, (CHAR_MAX_X_VERTICAL-x-1+char_n)*CHAR_WIDTH-1, (CHAR_MAX_Y_VERTICAL-y)*CHAR_HEIGHT-1);
 8005cca:	9b03      	ldr	r3, [sp, #12]
 8005ccc:	330f      	adds	r3, #15
 8005cce:	b2db      	uxtb	r3, r3
 8005cd0:	9305      	str	r3, [sp, #20]
 8005cd2:	fa5f f38b 	uxtb.w	r3, fp
 8005cd6:	9302      	str	r3, [sp, #8]
 8005cd8:	260f      	movs	r6, #15
			}
			break;
		case 2:
			for (y = CHAR_MAX_Y_VERTICAL-1; y >= 0; y--) {
				for (x = CHAR_MAX_X_VERTICAL-1; x >= 0; x--) {
					if (tft_char_is_changed(x, y)) {
 8005cda:	b2f7      	uxtb	r7, r6
 8005cdc:	4638      	mov	r0, r7
 8005cde:	9902      	ldr	r1, [sp, #8]
 8005ce0:	f7ff fa66 	bl	80051b0 <tft_char_is_changed>
 8005ce4:	2800      	cmp	r0, #0
 8005ce6:	f000 81fb 	beq.w	80060e0 <TFT_thread.lto_priv.73+0xa20>
						char_n = 1;
						while (x-char_n > -1 && tft_char_is_changed(x-char_n, y)) {
 8005cea:	b234      	sxth	r4, r6
 8005cec:	2c00      	cmp	r4, #0
 8005cee:	f340 823b 	ble.w	8006168 <TFT_thread.lto_priv.73+0xaa8>
 8005cf2:	f04f 0901 	mov.w	r9, #1
 8005cf6:	9601      	str	r6, [sp, #4]
 8005cf8:	46c8      	mov	r8, r9
 8005cfa:	4626      	mov	r6, r4
 8005cfc:	9c02      	ldr	r4, [sp, #8]
 8005cfe:	e007      	b.n	8005d10 <TFT_thread.lto_priv.73+0x650>
 8005d00:	fa1f f883 	uxth.w	r8, r3
 8005d04:	fa0f f988 	sxth.w	r9, r8
 8005d08:	ebc9 0306 	rsb	r3, r9, r6
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	db09      	blt.n	8005d24 <TFT_thread.lto_priv.73+0x664>
 8005d10:	ebc8 0007 	rsb	r0, r8, r7
 8005d14:	b2c0      	uxtb	r0, r0
 8005d16:	4621      	mov	r1, r4
 8005d18:	f7ff fa4a 	bl	80051b0 <tft_char_is_changed>
 8005d1c:	f108 0301 	add.w	r3, r8, #1
 8005d20:	2800      	cmp	r0, #0
 8005d22:	d1ed      	bne.n	8005d00 <TFT_thread.lto_priv.73+0x640>
 8005d24:	4634      	mov	r4, r6
 8005d26:	fa1f f388 	uxth.w	r3, r8
 8005d2a:	9e01      	ldr	r6, [sp, #4]
 8005d2c:	9304      	str	r3, [sp, #16]
 8005d2e:	ea4f 07c9 	mov.w	r7, r9, lsl #3
								break;
							} else {
								char_n++;
							}
						}
						tft_set_char_pos((CHAR_MAX_X_VERTICAL-x-1)*CHAR_WIDTH, (CHAR_MAX_Y_VERTICAL-y-1)*CHAR_HEIGHT, (CHAR_MAX_X_VERTICAL-x-1+char_n)*CHAR_WIDTH-1, (CHAR_MAX_Y_VERTICAL-y)*CHAR_HEIGHT-1);
 8005d32:	f1c4 040f 	rsb	r4, r4, #15
 8005d36:	eb04 0209 	add.w	r2, r4, r9
 8005d3a:	00d2      	lsls	r2, r2, #3
 8005d3c:	00e0      	lsls	r0, r4, #3
 8005d3e:	3a01      	subs	r2, #1
 8005d40:	b2b4      	uxth	r4, r6
 8005d42:	b2d2      	uxtb	r2, r2
 8005d44:	f000 00f8 	and.w	r0, r0, #248	; 0xf8
 8005d48:	9903      	ldr	r1, [sp, #12]
 8005d4a:	9b05      	ldr	r3, [sp, #20]
 8005d4c:	9401      	str	r4, [sp, #4]
 8005d4e:	f7ff fa77 	bl	8005240 <tft_set_char_pos>
 8005d52:	240f      	movs	r4, #15
						y2 = y;

            for (py = 0; py < CHAR_HEIGHT; py++) {
							for (px = 0; px < char_n*CHAR_WIDTH; px++) {
 8005d54:	2f00      	cmp	r7, #0
 8005d56:	f340 81ba 	ble.w	80060ce <TFT_thread.lto_priv.73+0xa0e>
 8005d5a:	f04f 0900 	mov.w	r9, #0
								x2 = x-px/CHAR_WIDTH;
								clr = ascii_8x16[((text[x2][y2] - STARTING_ASCII) * CHAR_HEIGHT) + (CHAR_HEIGHT-py-1)] & (0x80 >> (CHAR_WIDTH-(px % CHAR_WIDTH)-1)) ? text_color[x2][y2] : bg_color[x2][y2];
 8005d5e:	2680      	movs	r6, #128	; 0x80
 8005d60:	4649      	mov	r1, r9
 8005d62:	e01f      	b.n	8005da4 <TFT_thread.lto_priv.73+0x6e4>
 8005d64:	b212      	sxth	r2, r2
 8005d66:	f81a 0000 	ldrb.w	r0, [sl, r0]
 8005d6a:	f1c2 0207 	rsb	r2, r2, #7
 8005d6e:	fa46 f202 	asr.w	r2, r6, r2
 8005d72:	4202      	tst	r2, r0
 8005d74:	bf15      	itete	ne
 8005d76:	4b25      	ldrne	r3, [pc, #148]	; (8005e0c <TFT_thread.lto_priv.73+0x74c>)
 8005d78:	4a25      	ldreq	r2, [pc, #148]	; (8005e10 <TFT_thread.lto_priv.73+0x750>)
 8005d7a:	f833 8011 	ldrhne.w	r8, [r3, r1, lsl #1]
 8005d7e:	f832 8013 	ldrheq.w	r8, [r2, r3, lsl #1]
 8005d82:	f109 0901 	add.w	r9, r9, #1
								tft_write_data(clr >> 8);
 8005d86:	ea4f 2018 	mov.w	r0, r8, lsr #8
 8005d8a:	f7fe faa9 	bl	80042e0 <tft_write_data>
 8005d8e:	fa1f f989 	uxth.w	r9, r9
								tft_write_data(clr);
 8005d92:	fa5f f088 	uxtb.w	r0, r8
 8005d96:	f7fe faa3 	bl	80042e0 <tft_write_data>
						}
						tft_set_char_pos((CHAR_MAX_X_VERTICAL-x-1)*CHAR_WIDTH, (CHAR_MAX_Y_VERTICAL-y-1)*CHAR_HEIGHT, (CHAR_MAX_X_VERTICAL-x-1+char_n)*CHAR_WIDTH-1, (CHAR_MAX_Y_VERTICAL-y)*CHAR_HEIGHT-1);
						y2 = y;

            for (py = 0; py < CHAR_HEIGHT; py++) {
							for (px = 0; px < char_n*CHAR_WIDTH; px++) {
 8005d9a:	fa0f f189 	sxth.w	r1, r9
 8005d9e:	42b9      	cmp	r1, r7
 8005da0:	f280 8195 	bge.w	80060ce <TFT_thread.lto_priv.73+0xa0e>
								x2 = x-px/CHAR_WIDTH;
								clr = ascii_8x16[((text[x2][y2] - STARTING_ASCII) * CHAR_HEIGHT) + (CHAR_HEIGHT-py-1)] & (0x80 >> (CHAR_WIDTH-(px % CHAR_WIDTH)-1)) ? text_color[x2][y2] : bg_color[x2][y2];
 8005da4:	4a1c      	ldr	r2, [pc, #112]	; (8005e18 <TFT_thread.lto_priv.73+0x758>)
						tft_set_char_pos((CHAR_MAX_X_VERTICAL-x-1)*CHAR_WIDTH, (CHAR_MAX_Y_VERTICAL-y-1)*CHAR_HEIGHT, (CHAR_MAX_X_VERTICAL-x-1+char_n)*CHAR_WIDTH-1, (CHAR_MAX_Y_VERTICAL-y)*CHAR_HEIGHT-1);
						y2 = y;

            for (py = 0; py < CHAR_HEIGHT; py++) {
							for (px = 0; px < char_n*CHAR_WIDTH; px++) {
								x2 = x-px/CHAR_WIDTH;
 8005da6:	2900      	cmp	r1, #0
 8005da8:	460b      	mov	r3, r1
								clr = ascii_8x16[((text[x2][y2] - STARTING_ASCII) * CHAR_HEIGHT) + (CHAR_HEIGHT-py-1)] & (0x80 >> (CHAR_WIDTH-(px % CHAR_WIDTH)-1)) ? text_color[x2][y2] : bg_color[x2][y2];
 8005daa:	ea02 0201 	and.w	r2, r2, r1
						tft_set_char_pos((CHAR_MAX_X_VERTICAL-x-1)*CHAR_WIDTH, (CHAR_MAX_Y_VERTICAL-y-1)*CHAR_HEIGHT, (CHAR_MAX_X_VERTICAL-x-1+char_n)*CHAR_WIDTH-1, (CHAR_MAX_Y_VERTICAL-y)*CHAR_HEIGHT-1);
						y2 = y;

            for (py = 0; py < CHAR_HEIGHT; py++) {
							for (px = 0; px < char_n*CHAR_WIDTH; px++) {
								x2 = x-px/CHAR_WIDTH;
 8005dae:	bfb8      	it	lt
 8005db0:	1dcb      	addlt	r3, r1, #7
 8005db2:	9901      	ldr	r1, [sp, #4]
 8005db4:	eba1 03e3 	sub.w	r3, r1, r3, asr #3
								clr = ascii_8x16[((text[x2][y2] - STARTING_ASCII) * CHAR_HEIGHT) + (CHAR_HEIGHT-py-1)] & (0x80 >> (CHAR_WIDTH-(px % CHAR_WIDTH)-1)) ? text_color[x2][y2] : bg_color[x2][y2];
 8005db8:	b21b      	sxth	r3, r3
 8005dba:	ea4f 0e83 	mov.w	lr, r3, lsl #2
 8005dbe:	eb0e 0003 	add.w	r0, lr, r3
 8005dc2:	eb0b 0040 	add.w	r0, fp, r0, lsl #1
 8005dc6:	4601      	mov	r1, r0
 8005dc8:	5c28      	ldrb	r0, [r5, r0]
 8005dca:	f04f 0e10 	mov.w	lr, #16
 8005dce:	2a00      	cmp	r2, #0
 8005dd0:	fb1e 4000 	smlabb	r0, lr, r0, r4
 8005dd4:	460b      	mov	r3, r1
 8005dd6:	dac5      	bge.n	8005d64 <TFT_thread.lto_priv.73+0x6a4>
 8005dd8:	3a01      	subs	r2, #1
 8005dda:	f062 0207 	orn	r2, r2, #7
 8005dde:	3201      	adds	r2, #1
 8005de0:	e7c0      	b.n	8005d64 <TFT_thread.lto_priv.73+0x6a4>
 8005de2:	bf00      	nop
 8005de4:	2000ddb4 	.word	0x2000ddb4
 8005de8:	08007f18 	.word	0x08007f18
 8005dec:	08007f20 	.word	0x08007f20
 8005df0:	08007f28 	.word	0x08007f28
 8005df4:	2000ddb0 	.word	0x2000ddb0
 8005df8:	080023d1 	.word	0x080023d1
 8005dfc:	08001fb1 	.word	0x08001fb1
 8005e00:	40023800 	.word	0x40023800
 8005e04:	08006ed0 	.word	0x08006ed0
 8005e08:	08006ef0 	.word	0x08006ef0
 8005e0c:	2000da40 	.word	0x2000da40
 8005e10:	2000ceb4 	.word	0x2000ceb4
 8005e14:	8000000f 	.word	0x8000000f
 8005e18:	80000007 	.word	0x80000007
	uint16_t clr;

	if (!tft_enabled)
		return;

	switch (tft_orientation) {
 8005e1c:	2307      	movs	r3, #7
 8005e1e:	9305      	str	r3, [sp, #20]
 8005e20:	2300      	movs	r3, #0
 8005e22:	9303      	str	r3, [sp, #12]
 8005e24:	f89d 300c 	ldrb.w	r3, [sp, #12]
 8005e28:	9302      	str	r3, [sp, #8]
 8005e2a:	00db      	lsls	r3, r3, #3
 8005e2c:	b2db      	uxtb	r3, r3
 8005e2e:	9306      	str	r3, [sp, #24]
								break;
							} else {
								char_n++;
							}
						}
						tft_set_char_pos((CHAR_MAX_Y_HORIZONTAL-y-1)*CHAR_HEIGHT, x*CHAR_WIDTH, (CHAR_MAX_Y_HORIZONTAL-y-1+char_n)*CHAR_HEIGHT-1, (x+1)*CHAR_WIDTH-1);
 8005e30:	2407      	movs	r4, #7
			}
			break;
		case 1:
			for (x = 0; x < CHAR_MAX_X_HORIZONTAL; x++) {
				for (y = CHAR_MAX_Y_HORIZONTAL-1; y >= 0; y--) {
					if (tft_char_is_changed(x, y)) {
 8005e32:	b2e6      	uxtb	r6, r4
 8005e34:	4631      	mov	r1, r6
 8005e36:	9802      	ldr	r0, [sp, #8]
 8005e38:	f7ff f9ba 	bl	80051b0 <tft_char_is_changed>
 8005e3c:	2800      	cmp	r0, #0
 8005e3e:	f000 8132 	beq.w	80060a6 <TFT_thread.lto_priv.73+0x9e6>
						char_n = 1;
						while (y-char_n > -1 && tft_char_is_changed(x, y-char_n)) {
 8005e42:	b227      	sxth	r7, r4
 8005e44:	2f00      	cmp	r7, #0
 8005e46:	f340 818a 	ble.w	800615e <TFT_thread.lto_priv.73+0xa9e>
 8005e4a:	f04f 0b01 	mov.w	fp, #1
 8005e4e:	46d8      	mov	r8, fp
 8005e50:	f8dd 9008 	ldr.w	r9, [sp, #8]
 8005e54:	e007      	b.n	8005e66 <TFT_thread.lto_priv.73+0x7a6>
 8005e56:	fa1f f883 	uxth.w	r8, r3
 8005e5a:	fa0f fb88 	sxth.w	fp, r8
 8005e5e:	ebcb 0307 	rsb	r3, fp, r7
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	db09      	blt.n	8005e7a <TFT_thread.lto_priv.73+0x7ba>
 8005e66:	ebc8 0106 	rsb	r1, r8, r6
 8005e6a:	b2c9      	uxtb	r1, r1
 8005e6c:	4648      	mov	r0, r9
 8005e6e:	f7ff f99f 	bl	80051b0 <tft_char_is_changed>
 8005e72:	f108 0301 	add.w	r3, r8, #1
 8005e76:	2800      	cmp	r0, #0
 8005e78:	d1ed      	bne.n	8005e56 <TFT_thread.lto_priv.73+0x796>
 8005e7a:	fa1f f388 	uxth.w	r3, r8
 8005e7e:	9304      	str	r3, [sp, #16]
 8005e80:	ea4f 160b 	mov.w	r6, fp, lsl #4
								break;
							} else {
								char_n++;
							}
						}
						tft_set_char_pos((CHAR_MAX_Y_HORIZONTAL-y-1)*CHAR_HEIGHT, x*CHAR_WIDTH, (CHAR_MAX_Y_HORIZONTAL-y-1+char_n)*CHAR_HEIGHT-1, (x+1)*CHAR_WIDTH-1);
 8005e84:	f1c7 0707 	rsb	r7, r7, #7
 8005e88:	eb07 020b 	add.w	r2, r7, fp
 8005e8c:	0112      	lsls	r2, r2, #4
 8005e8e:	3a01      	subs	r2, #1
 8005e90:	0138      	lsls	r0, r7, #4
 8005e92:	9906      	ldr	r1, [sp, #24]
 8005e94:	9b05      	ldr	r3, [sp, #20]
 8005e96:	b2d2      	uxtb	r2, r2
 8005e98:	f000 00f0 	and.w	r0, r0, #240	; 0xf0
 8005e9c:	f7ff f9d0 	bl	8005240 <tft_set_char_pos>
						x2 = x;

            for (px = 0; px < CHAR_WIDTH; px++) {
							for (py = 0; py < char_n*CHAR_HEIGHT; py++) {
								y2 = y-py/CHAR_HEIGHT;
								clr = ascii_8x16[((text[x2][y2] - STARTING_ASCII) * CHAR_HEIGHT) + CHAR_HEIGHT-(py % CHAR_HEIGHT)-1] & (0x80 >> px) ? text_color[x2][y2] : bg_color[x2][y2];
 8005ea0:	9b03      	ldr	r3, [sp, #12]
 8005ea2:	eb03 0183 	add.w	r1, r3, r3, lsl #2
								break;
							} else {
								char_n++;
							}
						}
						tft_set_char_pos((CHAR_MAX_Y_HORIZONTAL-y-1)*CHAR_HEIGHT, x*CHAR_WIDTH, (CHAR_MAX_Y_HORIZONTAL-y-1+char_n)*CHAR_HEIGHT-1, (x+1)*CHAR_WIDTH-1);
 8005ea6:	2300      	movs	r3, #0
 8005ea8:	b2a4      	uxth	r4, r4
						x2 = x;

            for (px = 0; px < CHAR_WIDTH; px++) {
							for (py = 0; py < char_n*CHAR_HEIGHT; py++) {
								y2 = y-py/CHAR_HEIGHT;
								clr = ascii_8x16[((text[x2][y2] - STARTING_ASCII) * CHAR_HEIGHT) + CHAR_HEIGHT-(py % CHAR_HEIGHT)-1] & (0x80 >> px) ? text_color[x2][y2] : bg_color[x2][y2];
 8005eaa:	ea4f 0b41 	mov.w	fp, r1, lsl #1
								break;
							} else {
								char_n++;
							}
						}
						tft_set_char_pos((CHAR_MAX_Y_HORIZONTAL-y-1)*CHAR_HEIGHT, x*CHAR_WIDTH, (CHAR_MAX_Y_HORIZONTAL-y-1+char_n)*CHAR_HEIGHT-1, (x+1)*CHAR_WIDTH-1);
 8005eae:	9301      	str	r3, [sp, #4]
						x2 = x;

            for (px = 0; px < CHAR_WIDTH; px++) {
							for (py = 0; py < char_n*CHAR_HEIGHT; py++) {
 8005eb0:	2e00      	cmp	r6, #0
 8005eb2:	f340 80ee 	ble.w	8006092 <TFT_thread.lto_priv.73+0x9d2>
 8005eb6:	9b01      	ldr	r3, [sp, #4]
 8005eb8:	f04f 0900 	mov.w	r9, #0
 8005ebc:	2280      	movs	r2, #128	; 0x80
 8005ebe:	4649      	mov	r1, r9
 8005ec0:	fa42 f703 	asr.w	r7, r2, r3
 8005ec4:	e01f      	b.n	8005f06 <TFT_thread.lto_priv.73+0x846>
								y2 = y-py/CHAR_HEIGHT;
								clr = ascii_8x16[((text[x2][y2] - STARTING_ASCII) * CHAR_HEIGHT) + CHAR_HEIGHT-(py % CHAR_HEIGHT)-1] & (0x80 >> px) ? text_color[x2][y2] : bg_color[x2][y2];
 8005ec6:	b21b      	sxth	r3, r3
 8005ec8:	ebc3 1300 	rsb	r3, r3, r0, lsl #4
 8005ecc:	48ab      	ldr	r0, [pc, #684]	; (800617c <TFT_thread.lto_priv.73+0xabc>)
 8005ece:	4403      	add	r3, r0
 8005ed0:	f109 0901 	add.w	r9, r9, #1
 8005ed4:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8005ed8:	423b      	tst	r3, r7
 8005eda:	bf15      	itete	ne
 8005edc:	4ba8      	ldrne	r3, [pc, #672]	; (8006180 <TFT_thread.lto_priv.73+0xac0>)
 8005ede:	4ba9      	ldreq	r3, [pc, #676]	; (8006184 <TFT_thread.lto_priv.73+0xac4>)
 8005ee0:	f833 8011 	ldrhne.w	r8, [r3, r1, lsl #1]
 8005ee4:	f833 8012 	ldrheq.w	r8, [r3, r2, lsl #1]
								tft_write_data(clr >> 8);
 8005ee8:	ea4f 2018 	mov.w	r0, r8, lsr #8
 8005eec:	f7fe f9f8 	bl	80042e0 <tft_write_data>
 8005ef0:	fa1f f989 	uxth.w	r9, r9
								tft_write_data(clr);
 8005ef4:	fa5f f088 	uxtb.w	r0, r8
 8005ef8:	f7fe f9f2 	bl	80042e0 <tft_write_data>
						}
						tft_set_char_pos((CHAR_MAX_Y_HORIZONTAL-y-1)*CHAR_HEIGHT, x*CHAR_WIDTH, (CHAR_MAX_Y_HORIZONTAL-y-1+char_n)*CHAR_HEIGHT-1, (x+1)*CHAR_WIDTH-1);
						x2 = x;

            for (px = 0; px < CHAR_WIDTH; px++) {
							for (py = 0; py < char_n*CHAR_HEIGHT; py++) {
 8005efc:	fa0f f189 	sxth.w	r1, r9
 8005f00:	42b1      	cmp	r1, r6
 8005f02:	f280 80c6 	bge.w	8006092 <TFT_thread.lto_priv.73+0x9d2>
								y2 = y-py/CHAR_HEIGHT;
 8005f06:	2900      	cmp	r1, #0
 8005f08:	460a      	mov	r2, r1
 8005f0a:	bfb8      	it	lt
 8005f0c:	f101 020f 	addlt.w	r2, r1, #15
 8005f10:	eba4 1222 	sub.w	r2, r4, r2, asr #4
								clr = ascii_8x16[((text[x2][y2] - STARTING_ASCII) * CHAR_HEIGHT) + CHAR_HEIGHT-(py % CHAR_HEIGHT)-1] & (0x80 >> px) ? text_color[x2][y2] : bg_color[x2][y2];
 8005f14:	b212      	sxth	r2, r2
 8005f16:	eb0b 0002 	add.w	r0, fp, r2
 8005f1a:	4b9b      	ldr	r3, [pc, #620]	; (8006188 <TFT_thread.lto_priv.73+0xac8>)
 8005f1c:	400b      	ands	r3, r1
 8005f1e:	4601      	mov	r1, r0
 8005f20:	5c28      	ldrb	r0, [r5, r0]
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	f100 0001 	add.w	r0, r0, #1
 8005f28:	460a      	mov	r2, r1
 8005f2a:	dacc      	bge.n	8005ec6 <TFT_thread.lto_priv.73+0x806>
 8005f2c:	3b01      	subs	r3, #1
 8005f2e:	f063 030f 	orn	r3, r3, #15
 8005f32:	3301      	adds	r3, #1
 8005f34:	e7c7      	b.n	8005ec6 <TFT_thread.lto_priv.73+0x806>
	uint16_t clr;

	if (!tft_enabled)
		return;

	switch (tft_orientation) {
 8005f36:	230f      	movs	r3, #15
 8005f38:	9303      	str	r3, [sp, #12]
 8005f3a:	f04f 0b00 	mov.w	fp, #0
 8005f3e:	fa5f f38b 	uxtb.w	r3, fp
 8005f42:	9302      	str	r3, [sp, #8]
 8005f44:	011b      	lsls	r3, r3, #4
 8005f46:	b2db      	uxtb	r3, r3
 8005f48:	9305      	str	r3, [sp, #20]
								break;
							} else {
								char_n++;
							}
						}
						tft_set_char_pos(x*CHAR_WIDTH, y*CHAR_HEIGHT, (x+char_n)*CHAR_WIDTH-1, (y+1)*CHAR_HEIGHT-1);
 8005f4a:	2300      	movs	r3, #0
 8005f4c:	9301      	str	r3, [sp, #4]

	switch (tft_orientation) {
		case 0:
			for (y = 0; y < CHAR_MAX_Y_VERTICAL; y++) {
				for (x = 0; x < CHAR_MAX_X_VERTICAL; x++) {
					if (tft_char_is_changed(x, y)) {
 8005f4e:	f89d 4004 	ldrb.w	r4, [sp, #4]
 8005f52:	9902      	ldr	r1, [sp, #8]
 8005f54:	4620      	mov	r0, r4
 8005f56:	f7ff f92b 	bl	80051b0 <tft_char_is_changed>
 8005f5a:	2800      	cmp	r0, #0
 8005f5c:	f000 8082 	beq.w	8006064 <TFT_thread.lto_priv.73+0x9a4>
						char_n = 1;
						while (x+char_n < CHAR_MAX_X_VERTICAL && tft_char_is_changed(x+char_n, y)) {
 8005f60:	f9bd 8004 	ldrsh.w	r8, [sp, #4]
 8005f64:	f108 0901 	add.w	r9, r8, #1
 8005f68:	f1b9 0f0f 	cmp.w	r9, #15
 8005f6c:	f300 8101 	bgt.w	8006172 <TFT_thread.lto_priv.73+0xab2>
 8005f70:	2601      	movs	r6, #1
 8005f72:	4637      	mov	r7, r6
 8005f74:	f8cd b010 	str.w	fp, [sp, #16]
 8005f78:	46b3      	mov	fp, r6
 8005f7a:	4646      	mov	r6, r8
 8005f7c:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8005f80:	e007      	b.n	8005f92 <TFT_thread.lto_priv.73+0x8d2>
 8005f82:	b29f      	uxth	r7, r3
 8005f84:	fa0f fb87 	sxth.w	fp, r7
 8005f88:	eb0b 0906 	add.w	r9, fp, r6
 8005f8c:	f1b9 0f0f 	cmp.w	r9, #15
 8005f90:	dc07      	bgt.n	8005fa2 <TFT_thread.lto_priv.73+0x8e2>
 8005f92:	19e0      	adds	r0, r4, r7
 8005f94:	b2c0      	uxtb	r0, r0
 8005f96:	4641      	mov	r1, r8
 8005f98:	f7ff f90a 	bl	80051b0 <tft_char_is_changed>
 8005f9c:	1c7b      	adds	r3, r7, #1
 8005f9e:	2800      	cmp	r0, #0
 8005fa0:	d1ef      	bne.n	8005f82 <TFT_thread.lto_priv.73+0x8c2>
 8005fa2:	465e      	mov	r6, fp
 8005fa4:	b2bb      	uxth	r3, r7
 8005fa6:	f8dd b010 	ldr.w	fp, [sp, #16]
 8005faa:	9304      	str	r3, [sp, #16]
 8005fac:	00f6      	lsls	r6, r6, #3
								break;
							} else {
								char_n++;
							}
						}
						tft_set_char_pos(x*CHAR_WIDTH, y*CHAR_HEIGHT, (x+char_n)*CHAR_WIDTH-1, (y+1)*CHAR_HEIGHT-1);
 8005fae:	9c01      	ldr	r4, [sp, #4]
 8005fb0:	9905      	ldr	r1, [sp, #20]
 8005fb2:	9b03      	ldr	r3, [sp, #12]
 8005fb4:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005fb8:	00e0      	lsls	r0, r4, #3
 8005fba:	3a01      	subs	r2, #1
 8005fbc:	b2a4      	uxth	r4, r4
 8005fbe:	b2d2      	uxtb	r2, r2
 8005fc0:	f000 00f8 	and.w	r0, r0, #248	; 0xf8
 8005fc4:	9401      	str	r4, [sp, #4]
 8005fc6:	f7ff f93b 	bl	8005240 <tft_set_char_pos>
 8005fca:	2400      	movs	r4, #0
						y2 = y;

            for (py = 0; py < CHAR_HEIGHT; py++) {
							for (px = 0; px < char_n*CHAR_WIDTH; px++) {
 8005fcc:	2e00      	cmp	r6, #0
 8005fce:	dd40      	ble.n	8006052 <TFT_thread.lto_priv.73+0x992>
 8005fd0:	f04f 0900 	mov.w	r9, #0
								x2 = x+px/CHAR_WIDTH;
								clr = ascii_8x16[((text[x2][y2] - STARTING_ASCII) * CHAR_HEIGHT) + py] & (0x80 >> (px % CHAR_WIDTH)) ? text_color[x2][y2] : bg_color[x2][y2];
 8005fd4:	2780      	movs	r7, #128	; 0x80
 8005fd6:	4649      	mov	r1, r9
 8005fd8:	e01c      	b.n	8006014 <TFT_thread.lto_priv.73+0x954>
 8005fda:	f81a 0000 	ldrb.w	r0, [sl, r0]
 8005fde:	b212      	sxth	r2, r2
 8005fe0:	fa47 f202 	asr.w	r2, r7, r2
 8005fe4:	4202      	tst	r2, r0
 8005fe6:	bf15      	itete	ne
 8005fe8:	4b65      	ldrne	r3, [pc, #404]	; (8006180 <TFT_thread.lto_priv.73+0xac0>)
 8005fea:	4a66      	ldreq	r2, [pc, #408]	; (8006184 <TFT_thread.lto_priv.73+0xac4>)
 8005fec:	f833 8011 	ldrhne.w	r8, [r3, r1, lsl #1]
 8005ff0:	f832 8013 	ldrheq.w	r8, [r2, r3, lsl #1]
 8005ff4:	f109 0901 	add.w	r9, r9, #1
								tft_write_data(clr >> 8);
 8005ff8:	ea4f 2018 	mov.w	r0, r8, lsr #8
 8005ffc:	f7fe f970 	bl	80042e0 <tft_write_data>
 8006000:	fa1f f989 	uxth.w	r9, r9
								tft_write_data(clr);
 8006004:	fa5f f088 	uxtb.w	r0, r8
 8006008:	f7fe f96a 	bl	80042e0 <tft_write_data>
						}
						tft_set_char_pos(x*CHAR_WIDTH, y*CHAR_HEIGHT, (x+char_n)*CHAR_WIDTH-1, (y+1)*CHAR_HEIGHT-1);
						y2 = y;

            for (py = 0; py < CHAR_HEIGHT; py++) {
							for (px = 0; px < char_n*CHAR_WIDTH; px++) {
 800600c:	fa0f f189 	sxth.w	r1, r9
 8006010:	42b1      	cmp	r1, r6
 8006012:	da1e      	bge.n	8006052 <TFT_thread.lto_priv.73+0x992>
								x2 = x+px/CHAR_WIDTH;
								clr = ascii_8x16[((text[x2][y2] - STARTING_ASCII) * CHAR_HEIGHT) + py] & (0x80 >> (px % CHAR_WIDTH)) ? text_color[x2][y2] : bg_color[x2][y2];
 8006014:	4a5d      	ldr	r2, [pc, #372]	; (800618c <TFT_thread.lto_priv.73+0xacc>)
						tft_set_char_pos(x*CHAR_WIDTH, y*CHAR_HEIGHT, (x+char_n)*CHAR_WIDTH-1, (y+1)*CHAR_HEIGHT-1);
						y2 = y;

            for (py = 0; py < CHAR_HEIGHT; py++) {
							for (px = 0; px < char_n*CHAR_WIDTH; px++) {
								x2 = x+px/CHAR_WIDTH;
 8006016:	2900      	cmp	r1, #0
 8006018:	460b      	mov	r3, r1
								clr = ascii_8x16[((text[x2][y2] - STARTING_ASCII) * CHAR_HEIGHT) + py] & (0x80 >> (px % CHAR_WIDTH)) ? text_color[x2][y2] : bg_color[x2][y2];
 800601a:	ea02 0201 	and.w	r2, r2, r1
						tft_set_char_pos(x*CHAR_WIDTH, y*CHAR_HEIGHT, (x+char_n)*CHAR_WIDTH-1, (y+1)*CHAR_HEIGHT-1);
						y2 = y;

            for (py = 0; py < CHAR_HEIGHT; py++) {
							for (px = 0; px < char_n*CHAR_WIDTH; px++) {
								x2 = x+px/CHAR_WIDTH;
 800601e:	bfb8      	it	lt
 8006020:	1dcb      	addlt	r3, r1, #7
 8006022:	9901      	ldr	r1, [sp, #4]
 8006024:	eb01 03e3 	add.w	r3, r1, r3, asr #3
								clr = ascii_8x16[((text[x2][y2] - STARTING_ASCII) * CHAR_HEIGHT) + py] & (0x80 >> (px % CHAR_WIDTH)) ? text_color[x2][y2] : bg_color[x2][y2];
 8006028:	b21b      	sxth	r3, r3
 800602a:	ea4f 0e83 	mov.w	lr, r3, lsl #2
 800602e:	eb0e 0003 	add.w	r0, lr, r3
 8006032:	eb0b 0040 	add.w	r0, fp, r0, lsl #1
 8006036:	4601      	mov	r1, r0
 8006038:	5c28      	ldrb	r0, [r5, r0]
 800603a:	f04f 0e10 	mov.w	lr, #16
 800603e:	2a00      	cmp	r2, #0
 8006040:	fb1e 4000 	smlabb	r0, lr, r0, r4
 8006044:	460b      	mov	r3, r1
 8006046:	dac8      	bge.n	8005fda <TFT_thread.lto_priv.73+0x91a>
 8006048:	3a01      	subs	r2, #1
 800604a:	f062 0207 	orn	r2, r2, #7
 800604e:	3201      	adds	r2, #1
 8006050:	e7c3      	b.n	8005fda <TFT_thread.lto_priv.73+0x91a>
 8006052:	3401      	adds	r4, #1
							}
						}
						tft_set_char_pos(x*CHAR_WIDTH, y*CHAR_HEIGHT, (x+char_n)*CHAR_WIDTH-1, (y+1)*CHAR_HEIGHT-1);
						y2 = y;

            for (py = 0; py < CHAR_HEIGHT; py++) {
 8006054:	2c10      	cmp	r4, #16
 8006056:	d1b9      	bne.n	8005fcc <TFT_thread.lto_priv.73+0x90c>
 8006058:	9b01      	ldr	r3, [sp, #4]
 800605a:	1e5f      	subs	r7, r3, #1
								tft_write_data(clr >> 8);
								tft_write_data(clr);
							}
						}

						x += char_n-1;
 800605c:	9b04      	ldr	r3, [sp, #16]
 800605e:	443b      	add	r3, r7
 8006060:	b29b      	uxth	r3, r3
 8006062:	9301      	str	r3, [sp, #4]
		return;

	switch (tft_orientation) {
		case 0:
			for (y = 0; y < CHAR_MAX_Y_VERTICAL; y++) {
				for (x = 0; x < CHAR_MAX_X_VERTICAL; x++) {
 8006064:	9f01      	ldr	r7, [sp, #4]
 8006066:	3701      	adds	r7, #1
 8006068:	b2bb      	uxth	r3, r7
 800606a:	9301      	str	r3, [sp, #4]
 800606c:	b21b      	sxth	r3, r3
 800606e:	2b0f      	cmp	r3, #15
 8006070:	f77f af6d 	ble.w	8005f4e <TFT_thread.lto_priv.73+0x88e>
 8006074:	9b03      	ldr	r3, [sp, #12]
 8006076:	f10b 0b01 	add.w	fp, fp, #1
 800607a:	3310      	adds	r3, #16
 800607c:	b2db      	uxtb	r3, r3
	if (!tft_enabled)
		return;

	switch (tft_orientation) {
		case 0:
			for (y = 0; y < CHAR_MAX_Y_VERTICAL; y++) {
 800607e:	f1bb 0f0a 	cmp.w	fp, #10
 8006082:	9303      	str	r3, [sp, #12]
 8006084:	f47f af5b 	bne.w	8005f3e <TFT_thread.lto_priv.73+0x87e>
    tft_update();

    //count++;
    chThdSleepMilliseconds(100);
 8006088:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800608c:	f7fd ffb8 	bl	8004000 <chThdSleep>
 8006090:	e505      	b.n	8005a9e <TFT_thread.lto_priv.73+0x3de>
 8006092:	9b01      	ldr	r3, [sp, #4]
 8006094:	3301      	adds	r3, #1
							}
						}
						tft_set_char_pos((CHAR_MAX_Y_HORIZONTAL-y-1)*CHAR_HEIGHT, x*CHAR_WIDTH, (CHAR_MAX_Y_HORIZONTAL-y-1+char_n)*CHAR_HEIGHT-1, (x+1)*CHAR_WIDTH-1);
						x2 = x;

            for (px = 0; px < CHAR_WIDTH; px++) {
 8006096:	2b08      	cmp	r3, #8
 8006098:	9301      	str	r3, [sp, #4]
 800609a:	f47f af09 	bne.w	8005eb0 <TFT_thread.lto_priv.73+0x7f0>
								tft_write_data(clr >> 8);
								tft_write_data(clr);
							}
						}

						y -= char_n-1;
 800609e:	9b04      	ldr	r3, [sp, #16]
 80060a0:	3401      	adds	r4, #1
 80060a2:	1ae4      	subs	r4, r4, r3
 80060a4:	b2a4      	uxth	r4, r4
				}
			}
			break;
		case 1:
			for (x = 0; x < CHAR_MAX_X_HORIZONTAL; x++) {
				for (y = CHAR_MAX_Y_HORIZONTAL-1; y >= 0; y--) {
 80060a6:	3c01      	subs	r4, #1
 80060a8:	b2a4      	uxth	r4, r4
 80060aa:	0422      	lsls	r2, r4, #16
 80060ac:	f57f aec1 	bpl.w	8005e32 <TFT_thread.lto_priv.73+0x772>
 80060b0:	9b05      	ldr	r3, [sp, #20]
 80060b2:	9a03      	ldr	r2, [sp, #12]
 80060b4:	3308      	adds	r3, #8
 80060b6:	3201      	adds	r2, #1
 80060b8:	b2db      	uxtb	r3, r3
					}
				}
			}
			break;
		case 1:
			for (x = 0; x < CHAR_MAX_X_HORIZONTAL; x++) {
 80060ba:	2a14      	cmp	r2, #20
 80060bc:	9203      	str	r2, [sp, #12]
 80060be:	9305      	str	r3, [sp, #20]
 80060c0:	f47f aeb0 	bne.w	8005e24 <TFT_thread.lto_priv.73+0x764>
 80060c4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80060c8:	f7fd ff9a 	bl	8004000 <chThdSleep>
 80060cc:	e4e7      	b.n	8005a9e <TFT_thread.lto_priv.73+0x3de>
							}
						}
						tft_set_char_pos((CHAR_MAX_X_VERTICAL-x-1)*CHAR_WIDTH, (CHAR_MAX_Y_VERTICAL-y-1)*CHAR_HEIGHT, (CHAR_MAX_X_VERTICAL-x-1+char_n)*CHAR_WIDTH-1, (CHAR_MAX_Y_VERTICAL-y)*CHAR_HEIGHT-1);
						y2 = y;

            for (py = 0; py < CHAR_HEIGHT; py++) {
 80060ce:	f114 34ff 	adds.w	r4, r4, #4294967295
 80060d2:	f4bf ae3f 	bcs.w	8005d54 <TFT_thread.lto_priv.73+0x694>
 80060d6:	9e01      	ldr	r6, [sp, #4]
								tft_write_data(clr >> 8);
								tft_write_data(clr);
							}
						}

						x -= char_n-1;
 80060d8:	9b04      	ldr	r3, [sp, #16]
 80060da:	3601      	adds	r6, #1
 80060dc:	1af6      	subs	r6, r6, r3
 80060de:	b2b6      	uxth	r6, r6
				}
			}
			break;
		case 2:
			for (y = CHAR_MAX_Y_VERTICAL-1; y >= 0; y--) {
				for (x = CHAR_MAX_X_VERTICAL-1; x >= 0; x--) {
 80060e0:	3e01      	subs	r6, #1
 80060e2:	b2b6      	uxth	r6, r6
 80060e4:	0433      	lsls	r3, r6, #16
 80060e6:	f57f adf8 	bpl.w	8005cda <TFT_thread.lto_priv.73+0x61a>
 80060ea:	9b03      	ldr	r3, [sp, #12]
 80060ec:	f10b 3bff 	add.w	fp, fp, #4294967295
 80060f0:	3310      	adds	r3, #16
 80060f2:	b2db      	uxtb	r3, r3
					}
				}
			}
			break;
		case 2:
			for (y = CHAR_MAX_Y_VERTICAL-1; y >= 0; y--) {
 80060f4:	f1bb 3fff 	cmp.w	fp, #4294967295
 80060f8:	9303      	str	r3, [sp, #12]
 80060fa:	f47f ade6 	bne.w	8005cca <TFT_thread.lto_priv.73+0x60a>
 80060fe:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006102:	f7fd ff7d 	bl	8004000 <chThdSleep>
 8006106:	e4ca      	b.n	8005a9e <TFT_thread.lto_priv.73+0x3de>
 8006108:	9b02      	ldr	r3, [sp, #8]
 800610a:	3b01      	subs	r3, #1
 800610c:	9302      	str	r3, [sp, #8]
							}
						}
						tft_set_char_pos(y*CHAR_HEIGHT, (CHAR_MAX_X_HORIZONTAL-x-1)*CHAR_WIDTH, (y+char_n)*CHAR_HEIGHT-1, (CHAR_MAX_X_HORIZONTAL-x)*CHAR_WIDTH-1);
						x2 = x;

            for (px = 0; px < CHAR_WIDTH; px++) {
 800610e:	3301      	adds	r3, #1
 8006110:	f47f ad9a 	bne.w	8005c48 <TFT_thread.lto_priv.73+0x588>
 8006114:	9b01      	ldr	r3, [sp, #4]
 8006116:	f103 38ff 	add.w	r8, r3, #4294967295
								tft_write_data(clr >> 8);
								tft_write_data(clr);
							}
						}

						y += char_n-1;
 800611a:	9b05      	ldr	r3, [sp, #20]
 800611c:	4443      	add	r3, r8
 800611e:	b29b      	uxth	r3, r3
 8006120:	465e      	mov	r6, fp
 8006122:	9301      	str	r3, [sp, #4]
				}
			}
			break;
		case 3:
			for (x = CHAR_MAX_X_HORIZONTAL-1; x >= 0; x--) {
				for (y = 0; y < CHAR_MAX_Y_HORIZONTAL; y++) {
 8006124:	9b01      	ldr	r3, [sp, #4]
 8006126:	f103 0801 	add.w	r8, r3, #1
 800612a:	fa1f f388 	uxth.w	r3, r8
 800612e:	9301      	str	r3, [sp, #4]
 8006130:	b21b      	sxth	r3, r3
 8006132:	2b07      	cmp	r3, #7
 8006134:	f77f ad45 	ble.w	8005bc2 <TFT_thread.lto_priv.73+0x502>
 8006138:	9b04      	ldr	r3, [sp, #16]
 800613a:	9a07      	ldr	r2, [sp, #28]
 800613c:	3308      	adds	r3, #8
 800613e:	3a01      	subs	r2, #1
 8006140:	9207      	str	r2, [sp, #28]
 8006142:	b2db      	uxtb	r3, r3
					}
				}
			}
			break;
		case 3:
			for (x = CHAR_MAX_X_HORIZONTAL-1; x >= 0; x--) {
 8006144:	3201      	adds	r2, #1
 8006146:	9304      	str	r3, [sp, #16]
 8006148:	f47f ad2e 	bne.w	8005ba8 <TFT_thread.lto_priv.73+0x4e8>
 800614c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006150:	f7fd ff56 	bl	8004000 <chThdSleep>
 8006154:	e4a3      	b.n	8005a9e <TFT_thread.lto_priv.73+0x3de>
				for (y = 0; y < CHAR_MAX_Y_HORIZONTAL; y++) {
					if (tft_char_is_changed(x, y)) {
						char_n = 1;
						while (y+char_n < CHAR_MAX_Y_HORIZONTAL && tft_char_is_changed(x, y+char_n)) {
 8006156:	2301      	movs	r3, #1
 8006158:	2410      	movs	r4, #16
 800615a:	9305      	str	r3, [sp, #20]
 800615c:	e563      	b.n	8005c26 <TFT_thread.lto_priv.73+0x566>
		case 1:
			for (x = 0; x < CHAR_MAX_X_HORIZONTAL; x++) {
				for (y = CHAR_MAX_Y_HORIZONTAL-1; y >= 0; y--) {
					if (tft_char_is_changed(x, y)) {
						char_n = 1;
						while (y-char_n > -1 && tft_char_is_changed(x, y-char_n)) {
 800615e:	2301      	movs	r3, #1
 8006160:	9304      	str	r3, [sp, #16]
 8006162:	469b      	mov	fp, r3
 8006164:	2610      	movs	r6, #16
 8006166:	e68d      	b.n	8005e84 <TFT_thread.lto_priv.73+0x7c4>
		case 2:
			for (y = CHAR_MAX_Y_VERTICAL-1; y >= 0; y--) {
				for (x = CHAR_MAX_X_VERTICAL-1; x >= 0; x--) {
					if (tft_char_is_changed(x, y)) {
						char_n = 1;
						while (x-char_n > -1 && tft_char_is_changed(x-char_n, y)) {
 8006168:	2301      	movs	r3, #1
 800616a:	9304      	str	r3, [sp, #16]
 800616c:	4699      	mov	r9, r3
 800616e:	2708      	movs	r7, #8
 8006170:	e5df      	b.n	8005d32 <TFT_thread.lto_priv.73+0x672>
		case 0:
			for (y = 0; y < CHAR_MAX_Y_VERTICAL; y++) {
				for (x = 0; x < CHAR_MAX_X_VERTICAL; x++) {
					if (tft_char_is_changed(x, y)) {
						char_n = 1;
						while (x+char_n < CHAR_MAX_X_VERTICAL && tft_char_is_changed(x+char_n, y)) {
 8006172:	2301      	movs	r3, #1
 8006174:	2608      	movs	r6, #8
 8006176:	9304      	str	r3, [sp, #16]
 8006178:	e719      	b.n	8005fae <TFT_thread.lto_priv.73+0x8ee>
 800617a:	bf00      	nop
 800617c:	08006f00 	.word	0x08006f00
 8006180:	2000da40 	.word	0x2000da40
 8006184:	2000ceb4 	.word	0x2000ceb4
 8006188:	8000000f 	.word	0x8000000f
 800618c:	80000007 	.word	0x80000007

08006190 <abs>:
 8006190:	2800      	cmp	r0, #0
 8006192:	bfb8      	it	lt
 8006194:	4240      	neglt	r0, r0
 8006196:	4770      	bx	lr
	...

080061a0 <memset>:
 80061a0:	b470      	push	{r4, r5, r6}
 80061a2:	0784      	lsls	r4, r0, #30
 80061a4:	d046      	beq.n	8006234 <memset+0x94>
 80061a6:	1e54      	subs	r4, r2, #1
 80061a8:	2a00      	cmp	r2, #0
 80061aa:	d041      	beq.n	8006230 <memset+0x90>
 80061ac:	b2cd      	uxtb	r5, r1
 80061ae:	4603      	mov	r3, r0
 80061b0:	e002      	b.n	80061b8 <memset+0x18>
 80061b2:	1e62      	subs	r2, r4, #1
 80061b4:	b3e4      	cbz	r4, 8006230 <memset+0x90>
 80061b6:	4614      	mov	r4, r2
 80061b8:	f803 5b01 	strb.w	r5, [r3], #1
 80061bc:	079a      	lsls	r2, r3, #30
 80061be:	d1f8      	bne.n	80061b2 <memset+0x12>
 80061c0:	2c03      	cmp	r4, #3
 80061c2:	d92e      	bls.n	8006222 <memset+0x82>
 80061c4:	b2cd      	uxtb	r5, r1
 80061c6:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 80061ca:	2c0f      	cmp	r4, #15
 80061cc:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 80061d0:	d919      	bls.n	8006206 <memset+0x66>
 80061d2:	f103 0210 	add.w	r2, r3, #16
 80061d6:	4626      	mov	r6, r4
 80061d8:	3e10      	subs	r6, #16
 80061da:	2e0f      	cmp	r6, #15
 80061dc:	f842 5c10 	str.w	r5, [r2, #-16]
 80061e0:	f842 5c0c 	str.w	r5, [r2, #-12]
 80061e4:	f842 5c08 	str.w	r5, [r2, #-8]
 80061e8:	f842 5c04 	str.w	r5, [r2, #-4]
 80061ec:	f102 0210 	add.w	r2, r2, #16
 80061f0:	d8f2      	bhi.n	80061d8 <memset+0x38>
 80061f2:	f1a4 0210 	sub.w	r2, r4, #16
 80061f6:	f022 020f 	bic.w	r2, r2, #15
 80061fa:	f004 040f 	and.w	r4, r4, #15
 80061fe:	3210      	adds	r2, #16
 8006200:	2c03      	cmp	r4, #3
 8006202:	4413      	add	r3, r2
 8006204:	d90d      	bls.n	8006222 <memset+0x82>
 8006206:	461e      	mov	r6, r3
 8006208:	4622      	mov	r2, r4
 800620a:	3a04      	subs	r2, #4
 800620c:	2a03      	cmp	r2, #3
 800620e:	f846 5b04 	str.w	r5, [r6], #4
 8006212:	d8fa      	bhi.n	800620a <memset+0x6a>
 8006214:	1f22      	subs	r2, r4, #4
 8006216:	f022 0203 	bic.w	r2, r2, #3
 800621a:	3204      	adds	r2, #4
 800621c:	4413      	add	r3, r2
 800621e:	f004 0403 	and.w	r4, r4, #3
 8006222:	b12c      	cbz	r4, 8006230 <memset+0x90>
 8006224:	b2c9      	uxtb	r1, r1
 8006226:	441c      	add	r4, r3
 8006228:	f803 1b01 	strb.w	r1, [r3], #1
 800622c:	42a3      	cmp	r3, r4
 800622e:	d1fb      	bne.n	8006228 <memset+0x88>
 8006230:	bc70      	pop	{r4, r5, r6}
 8006232:	4770      	bx	lr
 8006234:	4614      	mov	r4, r2
 8006236:	4603      	mov	r3, r0
 8006238:	e7c2      	b.n	80061c0 <memset+0x20>
 800623a:	bf00      	nop
 800623c:	0000      	movs	r0, r0
	...

08006240 <strpbrk>:
 8006240:	b430      	push	{r4, r5}
 8006242:	7804      	ldrb	r4, [r0, #0]
 8006244:	b1ec      	cbz	r4, 8006282 <strpbrk+0x42>
 8006246:	780d      	ldrb	r5, [r1, #0]
 8006248:	b1ad      	cbz	r5, 8006276 <strpbrk+0x36>
 800624a:	42ac      	cmp	r4, r5
 800624c:	d00e      	beq.n	800626c <strpbrk+0x2c>
 800624e:	460a      	mov	r2, r1
 8006250:	e001      	b.n	8006256 <strpbrk+0x16>
 8006252:	429c      	cmp	r4, r3
 8006254:	d009      	beq.n	800626a <strpbrk+0x2a>
 8006256:	f812 3f01 	ldrb.w	r3, [r2, #1]!
 800625a:	2b00      	cmp	r3, #0
 800625c:	d1f9      	bne.n	8006252 <strpbrk+0x12>
 800625e:	f810 4f01 	ldrb.w	r4, [r0, #1]!
 8006262:	2c00      	cmp	r4, #0
 8006264:	d1f0      	bne.n	8006248 <strpbrk+0x8>
 8006266:	7815      	ldrb	r5, [r2, #0]
 8006268:	e000      	b.n	800626c <strpbrk+0x2c>
 800626a:	4625      	mov	r5, r4
 800626c:	2d00      	cmp	r5, #0
 800626e:	bf08      	it	eq
 8006270:	2000      	moveq	r0, #0
 8006272:	bc30      	pop	{r4, r5}
 8006274:	4770      	bx	lr
 8006276:	f810 4f01 	ldrb.w	r4, [r0, #1]!
 800627a:	460a      	mov	r2, r1
 800627c:	2c00      	cmp	r4, #0
 800627e:	d1e3      	bne.n	8006248 <strpbrk+0x8>
 8006280:	e7f1      	b.n	8006266 <strpbrk+0x26>
 8006282:	4620      	mov	r0, r4
 8006284:	bc30      	pop	{r4, r5}
 8006286:	4770      	bx	lr
	...

08006290 <strspn>:
 8006290:	b470      	push	{r4, r5, r6}
 8006292:	7804      	ldrb	r4, [r0, #0]
 8006294:	b1a4      	cbz	r4, 80062c0 <strspn+0x30>
 8006296:	780e      	ldrb	r6, [r1, #0]
 8006298:	4605      	mov	r5, r0
 800629a:	b14e      	cbz	r6, 80062b0 <strspn+0x20>
 800629c:	42b4      	cmp	r4, r6
 800629e:	d00a      	beq.n	80062b6 <strspn+0x26>
 80062a0:	460a      	mov	r2, r1
 80062a2:	e001      	b.n	80062a8 <strspn+0x18>
 80062a4:	429c      	cmp	r4, r3
 80062a6:	d006      	beq.n	80062b6 <strspn+0x26>
 80062a8:	f812 3f01 	ldrb.w	r3, [r2, #1]!
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d1f9      	bne.n	80062a4 <strspn+0x14>
 80062b0:	1a28      	subs	r0, r5, r0
 80062b2:	bc70      	pop	{r4, r5, r6}
 80062b4:	4770      	bx	lr
 80062b6:	f815 4f01 	ldrb.w	r4, [r5, #1]!
 80062ba:	2c00      	cmp	r4, #0
 80062bc:	d1ed      	bne.n	800629a <strspn+0xa>
 80062be:	e7f7      	b.n	80062b0 <strspn+0x20>
 80062c0:	4620      	mov	r0, r4
 80062c2:	e7f6      	b.n	80062b2 <strspn+0x22>
	...

080062d0 <atan>:
 80062d0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062d4:	ec55 4b10 	vmov	r4, r5, d0
 80062d8:	4bcd      	ldr	r3, [pc, #820]	; (8006610 <atan+0x340>)
 80062da:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80062de:	429e      	cmp	r6, r3
 80062e0:	46ab      	mov	fp, r5
 80062e2:	dd10      	ble.n	8006306 <atan+0x36>
 80062e4:	4bcb      	ldr	r3, [pc, #812]	; (8006614 <atan+0x344>)
 80062e6:	429e      	cmp	r6, r3
 80062e8:	f300 80b2 	bgt.w	8006450 <atan+0x180>
 80062ec:	f000 80ad 	beq.w	800644a <atan+0x17a>
 80062f0:	f1bb 0f00 	cmp.w	fp, #0
 80062f4:	f340 80f6 	ble.w	80064e4 <atan+0x214>
 80062f8:	a5a9      	add	r5, pc, #676	; (adr r5, 80065a0 <atan+0x2d0>)
 80062fa:	e9d5 4500 	ldrd	r4, r5, [r5]
 80062fe:	ec45 4b10 	vmov	d0, r4, r5
 8006302:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006306:	4bc4      	ldr	r3, [pc, #784]	; (8006618 <atan+0x348>)
 8006308:	429e      	cmp	r6, r3
 800630a:	f300 80c0 	bgt.w	800648e <atan+0x1be>
 800630e:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8006312:	429e      	cmp	r6, r3
 8006314:	f340 80a8 	ble.w	8006468 <atan+0x198>
 8006318:	f04f 3aff 	mov.w	sl, #4294967295
 800631c:	4622      	mov	r2, r4
 800631e:	462b      	mov	r3, r5
 8006320:	4620      	mov	r0, r4
 8006322:	4629      	mov	r1, r5
 8006324:	f7fa f9b4 	bl	8000690 <__aeabi_dmul>
 8006328:	4602      	mov	r2, r0
 800632a:	460b      	mov	r3, r1
 800632c:	4680      	mov	r8, r0
 800632e:	4689      	mov	r9, r1
 8006330:	f7fa f9ae 	bl	8000690 <__aeabi_dmul>
 8006334:	a39c      	add	r3, pc, #624	; (adr r3, 80065a8 <atan+0x2d8>)
 8006336:	e9d3 2300 	ldrd	r2, r3, [r3]
 800633a:	4606      	mov	r6, r0
 800633c:	460f      	mov	r7, r1
 800633e:	f7fa f9a7 	bl	8000690 <__aeabi_dmul>
 8006342:	a39b      	add	r3, pc, #620	; (adr r3, 80065b0 <atan+0x2e0>)
 8006344:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006348:	f7f9 fff0 	bl	800032c <__adddf3>
 800634c:	4632      	mov	r2, r6
 800634e:	463b      	mov	r3, r7
 8006350:	f7fa f99e 	bl	8000690 <__aeabi_dmul>
 8006354:	a398      	add	r3, pc, #608	; (adr r3, 80065b8 <atan+0x2e8>)
 8006356:	e9d3 2300 	ldrd	r2, r3, [r3]
 800635a:	f7f9 ffe7 	bl	800032c <__adddf3>
 800635e:	4632      	mov	r2, r6
 8006360:	463b      	mov	r3, r7
 8006362:	f7fa f995 	bl	8000690 <__aeabi_dmul>
 8006366:	a396      	add	r3, pc, #600	; (adr r3, 80065c0 <atan+0x2f0>)
 8006368:	e9d3 2300 	ldrd	r2, r3, [r3]
 800636c:	f7f9 ffde 	bl	800032c <__adddf3>
 8006370:	4632      	mov	r2, r6
 8006372:	463b      	mov	r3, r7
 8006374:	f7fa f98c 	bl	8000690 <__aeabi_dmul>
 8006378:	a393      	add	r3, pc, #588	; (adr r3, 80065c8 <atan+0x2f8>)
 800637a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800637e:	f7f9 ffd5 	bl	800032c <__adddf3>
 8006382:	4632      	mov	r2, r6
 8006384:	463b      	mov	r3, r7
 8006386:	f7fa f983 	bl	8000690 <__aeabi_dmul>
 800638a:	a391      	add	r3, pc, #580	; (adr r3, 80065d0 <atan+0x300>)
 800638c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006390:	f7f9 ffcc 	bl	800032c <__adddf3>
 8006394:	4642      	mov	r2, r8
 8006396:	464b      	mov	r3, r9
 8006398:	f7fa f97a 	bl	8000690 <__aeabi_dmul>
 800639c:	a38e      	add	r3, pc, #568	; (adr r3, 80065d8 <atan+0x308>)
 800639e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063a2:	4680      	mov	r8, r0
 80063a4:	4689      	mov	r9, r1
 80063a6:	4630      	mov	r0, r6
 80063a8:	4639      	mov	r1, r7
 80063aa:	f7fa f971 	bl	8000690 <__aeabi_dmul>
 80063ae:	a38c      	add	r3, pc, #560	; (adr r3, 80065e0 <atan+0x310>)
 80063b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063b4:	f7f9 ffb8 	bl	8000328 <__aeabi_dsub>
 80063b8:	4632      	mov	r2, r6
 80063ba:	463b      	mov	r3, r7
 80063bc:	f7fa f968 	bl	8000690 <__aeabi_dmul>
 80063c0:	a389      	add	r3, pc, #548	; (adr r3, 80065e8 <atan+0x318>)
 80063c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063c6:	f7f9 ffaf 	bl	8000328 <__aeabi_dsub>
 80063ca:	4632      	mov	r2, r6
 80063cc:	463b      	mov	r3, r7
 80063ce:	f7fa f95f 	bl	8000690 <__aeabi_dmul>
 80063d2:	a387      	add	r3, pc, #540	; (adr r3, 80065f0 <atan+0x320>)
 80063d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063d8:	f7f9 ffa6 	bl	8000328 <__aeabi_dsub>
 80063dc:	4632      	mov	r2, r6
 80063de:	463b      	mov	r3, r7
 80063e0:	f7fa f956 	bl	8000690 <__aeabi_dmul>
 80063e4:	a384      	add	r3, pc, #528	; (adr r3, 80065f8 <atan+0x328>)
 80063e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063ea:	f7f9 ff9d 	bl	8000328 <__aeabi_dsub>
 80063ee:	4632      	mov	r2, r6
 80063f0:	463b      	mov	r3, r7
 80063f2:	f7fa f94d 	bl	8000690 <__aeabi_dmul>
 80063f6:	f1ba 3fff 	cmp.w	sl, #4294967295
 80063fa:	4602      	mov	r2, r0
 80063fc:	460b      	mov	r3, r1
 80063fe:	d079      	beq.n	80064f4 <atan+0x224>
 8006400:	4640      	mov	r0, r8
 8006402:	4649      	mov	r1, r9
 8006404:	f7f9 ff92 	bl	800032c <__adddf3>
 8006408:	4622      	mov	r2, r4
 800640a:	462b      	mov	r3, r5
 800640c:	f7fa f940 	bl	8000690 <__aeabi_dmul>
 8006410:	4e82      	ldr	r6, [pc, #520]	; (800661c <atan+0x34c>)
 8006412:	4b83      	ldr	r3, [pc, #524]	; (8006620 <atan+0x350>)
 8006414:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 8006418:	4456      	add	r6, sl
 800641a:	449a      	add	sl, r3
 800641c:	e9da 2300 	ldrd	r2, r3, [sl]
 8006420:	f7f9 ff82 	bl	8000328 <__aeabi_dsub>
 8006424:	4622      	mov	r2, r4
 8006426:	462b      	mov	r3, r5
 8006428:	f7f9 ff7e 	bl	8000328 <__aeabi_dsub>
 800642c:	4602      	mov	r2, r0
 800642e:	460b      	mov	r3, r1
 8006430:	e9d6 0100 	ldrd	r0, r1, [r6]
 8006434:	f7f9 ff78 	bl	8000328 <__aeabi_dsub>
 8006438:	f1bb 0f00 	cmp.w	fp, #0
 800643c:	db56      	blt.n	80064ec <atan+0x21c>
 800643e:	4604      	mov	r4, r0
 8006440:	460d      	mov	r5, r1
 8006442:	ec45 4b10 	vmov	d0, r4, r5
 8006446:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800644a:	2c00      	cmp	r4, #0
 800644c:	f43f af50 	beq.w	80062f0 <atan+0x20>
 8006450:	4620      	mov	r0, r4
 8006452:	4629      	mov	r1, r5
 8006454:	4622      	mov	r2, r4
 8006456:	462b      	mov	r3, r5
 8006458:	f7f9 ff68 	bl	800032c <__adddf3>
 800645c:	4604      	mov	r4, r0
 800645e:	460d      	mov	r5, r1
 8006460:	ec45 4b10 	vmov	d0, r4, r5
 8006464:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006468:	a365      	add	r3, pc, #404	; (adr r3, 8006600 <atan+0x330>)
 800646a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800646e:	ee10 0a10 	vmov	r0, s0
 8006472:	4629      	mov	r1, r5
 8006474:	f7f9 ff5a 	bl	800032c <__adddf3>
 8006478:	2200      	movs	r2, #0
 800647a:	4b6a      	ldr	r3, [pc, #424]	; (8006624 <atan+0x354>)
 800647c:	f7fa fdfe 	bl	800107c <__aeabi_dcmpgt>
 8006480:	2800      	cmp	r0, #0
 8006482:	f43f af49 	beq.w	8006318 <atan+0x48>
 8006486:	ec45 4b10 	vmov	d0, r4, r5
 800648a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800648e:	f000 f8d7 	bl	8006640 <fabs>
 8006492:	4b65      	ldr	r3, [pc, #404]	; (8006628 <atan+0x358>)
 8006494:	429e      	cmp	r6, r3
 8006496:	ec55 4b10 	vmov	r4, r5, d0
 800649a:	dc3c      	bgt.n	8006516 <atan+0x246>
 800649c:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 80064a0:	429e      	cmp	r6, r3
 80064a2:	ee10 0a10 	vmov	r0, s0
 80064a6:	4629      	mov	r1, r5
 80064a8:	dc62      	bgt.n	8006570 <atan+0x2a0>
 80064aa:	ee10 2a10 	vmov	r2, s0
 80064ae:	462b      	mov	r3, r5
 80064b0:	f7f9 ff3c 	bl	800032c <__adddf3>
 80064b4:	2200      	movs	r2, #0
 80064b6:	4b5b      	ldr	r3, [pc, #364]	; (8006624 <atan+0x354>)
 80064b8:	f7f9 ff36 	bl	8000328 <__aeabi_dsub>
 80064bc:	2200      	movs	r2, #0
 80064be:	4606      	mov	r6, r0
 80064c0:	460f      	mov	r7, r1
 80064c2:	4620      	mov	r0, r4
 80064c4:	4629      	mov	r1, r5
 80064c6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80064ca:	f7f9 ff2f 	bl	800032c <__adddf3>
 80064ce:	4602      	mov	r2, r0
 80064d0:	460b      	mov	r3, r1
 80064d2:	4630      	mov	r0, r6
 80064d4:	4639      	mov	r1, r7
 80064d6:	f7fa fa05 	bl	80008e4 <__aeabi_ddiv>
 80064da:	f04f 0a00 	mov.w	sl, #0
 80064de:	4604      	mov	r4, r0
 80064e0:	460d      	mov	r5, r1
 80064e2:	e71b      	b.n	800631c <atan+0x4c>
 80064e4:	a548      	add	r5, pc, #288	; (adr r5, 8006608 <atan+0x338>)
 80064e6:	e9d5 4500 	ldrd	r4, r5, [r5]
 80064ea:	e7b9      	b.n	8006460 <atan+0x190>
 80064ec:	4604      	mov	r4, r0
 80064ee:	f101 4500 	add.w	r5, r1, #2147483648	; 0x80000000
 80064f2:	e7b5      	b.n	8006460 <atan+0x190>
 80064f4:	4640      	mov	r0, r8
 80064f6:	4649      	mov	r1, r9
 80064f8:	f7f9 ff18 	bl	800032c <__adddf3>
 80064fc:	4622      	mov	r2, r4
 80064fe:	462b      	mov	r3, r5
 8006500:	f7fa f8c6 	bl	8000690 <__aeabi_dmul>
 8006504:	4602      	mov	r2, r0
 8006506:	460b      	mov	r3, r1
 8006508:	4620      	mov	r0, r4
 800650a:	4629      	mov	r1, r5
 800650c:	f7f9 ff0c 	bl	8000328 <__aeabi_dsub>
 8006510:	4604      	mov	r4, r0
 8006512:	460d      	mov	r5, r1
 8006514:	e7a4      	b.n	8006460 <atan+0x190>
 8006516:	4b45      	ldr	r3, [pc, #276]	; (800662c <atan+0x35c>)
 8006518:	429e      	cmp	r6, r3
 800651a:	dc1d      	bgt.n	8006558 <atan+0x288>
 800651c:	ee10 0a10 	vmov	r0, s0
 8006520:	4629      	mov	r1, r5
 8006522:	2200      	movs	r2, #0
 8006524:	4b42      	ldr	r3, [pc, #264]	; (8006630 <atan+0x360>)
 8006526:	f7f9 feff 	bl	8000328 <__aeabi_dsub>
 800652a:	2200      	movs	r2, #0
 800652c:	4606      	mov	r6, r0
 800652e:	460f      	mov	r7, r1
 8006530:	4620      	mov	r0, r4
 8006532:	4629      	mov	r1, r5
 8006534:	4b3e      	ldr	r3, [pc, #248]	; (8006630 <atan+0x360>)
 8006536:	f7fa f8ab 	bl	8000690 <__aeabi_dmul>
 800653a:	2200      	movs	r2, #0
 800653c:	4b39      	ldr	r3, [pc, #228]	; (8006624 <atan+0x354>)
 800653e:	f7f9 fef5 	bl	800032c <__adddf3>
 8006542:	4602      	mov	r2, r0
 8006544:	460b      	mov	r3, r1
 8006546:	4630      	mov	r0, r6
 8006548:	4639      	mov	r1, r7
 800654a:	f7fa f9cb 	bl	80008e4 <__aeabi_ddiv>
 800654e:	f04f 0a02 	mov.w	sl, #2
 8006552:	4604      	mov	r4, r0
 8006554:	460d      	mov	r5, r1
 8006556:	e6e1      	b.n	800631c <atan+0x4c>
 8006558:	462b      	mov	r3, r5
 800655a:	ee10 2a10 	vmov	r2, s0
 800655e:	2000      	movs	r0, #0
 8006560:	4934      	ldr	r1, [pc, #208]	; (8006634 <atan+0x364>)
 8006562:	f7fa f9bf 	bl	80008e4 <__aeabi_ddiv>
 8006566:	f04f 0a03 	mov.w	sl, #3
 800656a:	4604      	mov	r4, r0
 800656c:	460d      	mov	r5, r1
 800656e:	e6d5      	b.n	800631c <atan+0x4c>
 8006570:	2200      	movs	r2, #0
 8006572:	4b2c      	ldr	r3, [pc, #176]	; (8006624 <atan+0x354>)
 8006574:	f7f9 fed8 	bl	8000328 <__aeabi_dsub>
 8006578:	2200      	movs	r2, #0
 800657a:	4606      	mov	r6, r0
 800657c:	460f      	mov	r7, r1
 800657e:	4620      	mov	r0, r4
 8006580:	4629      	mov	r1, r5
 8006582:	4b28      	ldr	r3, [pc, #160]	; (8006624 <atan+0x354>)
 8006584:	f7f9 fed2 	bl	800032c <__adddf3>
 8006588:	4602      	mov	r2, r0
 800658a:	460b      	mov	r3, r1
 800658c:	4630      	mov	r0, r6
 800658e:	4639      	mov	r1, r7
 8006590:	f7fa f9a8 	bl	80008e4 <__aeabi_ddiv>
 8006594:	f04f 0a01 	mov.w	sl, #1
 8006598:	4604      	mov	r4, r0
 800659a:	460d      	mov	r5, r1
 800659c:	e6be      	b.n	800631c <atan+0x4c>
 800659e:	bf00      	nop
 80065a0:	54442d18 	.word	0x54442d18
 80065a4:	3ff921fb 	.word	0x3ff921fb
 80065a8:	e322da11 	.word	0xe322da11
 80065ac:	3f90ad3a 	.word	0x3f90ad3a
 80065b0:	24760deb 	.word	0x24760deb
 80065b4:	3fa97b4b 	.word	0x3fa97b4b
 80065b8:	a0d03d51 	.word	0xa0d03d51
 80065bc:	3fb10d66 	.word	0x3fb10d66
 80065c0:	c54c206e 	.word	0xc54c206e
 80065c4:	3fb745cd 	.word	0x3fb745cd
 80065c8:	920083ff 	.word	0x920083ff
 80065cc:	3fc24924 	.word	0x3fc24924
 80065d0:	5555550d 	.word	0x5555550d
 80065d4:	3fd55555 	.word	0x3fd55555
 80065d8:	2c6a6c2f 	.word	0x2c6a6c2f
 80065dc:	bfa2b444 	.word	0xbfa2b444
 80065e0:	52defd9a 	.word	0x52defd9a
 80065e4:	3fadde2d 	.word	0x3fadde2d
 80065e8:	af749a6d 	.word	0xaf749a6d
 80065ec:	3fb3b0f2 	.word	0x3fb3b0f2
 80065f0:	fe231671 	.word	0xfe231671
 80065f4:	3fbc71c6 	.word	0x3fbc71c6
 80065f8:	9998ebc4 	.word	0x9998ebc4
 80065fc:	3fc99999 	.word	0x3fc99999
 8006600:	8800759c 	.word	0x8800759c
 8006604:	7e37e43c 	.word	0x7e37e43c
 8006608:	54442d18 	.word	0x54442d18
 800660c:	bff921fb 	.word	0xbff921fb
 8006610:	440fffff 	.word	0x440fffff
 8006614:	7ff00000 	.word	0x7ff00000
 8006618:	3fdbffff 	.word	0x3fdbffff
 800661c:	08007f70 	.word	0x08007f70
 8006620:	08007f50 	.word	0x08007f50
 8006624:	3ff00000 	.word	0x3ff00000
 8006628:	3ff2ffff 	.word	0x3ff2ffff
 800662c:	40037fff 	.word	0x40037fff
 8006630:	3ff80000 	.word	0x3ff80000
 8006634:	bff00000 	.word	0xbff00000
	...

08006640 <fabs>:
 8006640:	ec53 2b10 	vmov	r2, r3, d0
 8006644:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006648:	ec43 2b10 	vmov	d0, r2, r3
 800664c:	4770      	bx	lr
 800664e:	bf00      	nop

08006650 <__func__.7544>:
 8006650:	7770 536d 6f74 0070 0000 0000 0000 0000     pwmStop.........

08006660 <__func__.7614>:
 8006660:	3269 5f63 6c6c 5f64 7473 7261 0074 0000     i2c_lld_start...
 8006670:	6554 7473 0000 0000 6e28 6c75 296c 0000     Test....(null)..
 8006680:	504d 3655 3530 0030 6f43 746e 6f72 6c6c     MPU6050.Controll
 8006690:	7265 0000 0000 0000 0000 0000 0000 0000     er..............

080066a0 <__func__.7549>:
 80066a0:	3269 5f63 6c6c 5f64 6573 5f74 6c63 636f     i2c_lld_set_cloc
 80066b0:	006b 0000 0000 0000 0000 0000 0000 0000     k...............

080066c0 <RC_cfg>:
 80066c0:	4240 000f 0000 0000 0000 0000 0000 0000     @B..............

080066d0 <i2cfg>:
 80066d0:	0001 0000 0d40 0003 0002 0000 0000 0000     ....@...........

080066e0 <__func__.7540>:
 80066e0:	3269 5363 6174 7472 0000 0000 0000 0000     i2cStart........

080066f0 <__func__.6282>:
 80066f0:	6863 7953 5573 6c6e 636f 006b 0000 0000     chSysUnlock.....

08006700 <__func__.6057>:
 8006700:	6863 5456 6f44 6954 6b63 0049 0000 0000     chVTDoTickI.....
 8006710:	4d44 2041 6166 6c69 7275 0065 7355 6761     DMA failure.Usag
 8006720:	3a65 2520 0d73 000a 6e69 6f66 0000 0000     e: %s...info....
 8006730:	654b 6e72 6c65 203a 2020 2020 2020 7325     Kernel:       %s
 8006740:	0a0d 0000 2e33 2e31 0035 0000 6f43 706d     ....3.1.5...Comp
 8006750:	6c69 7265 203a 2020 2020 7325 0a0d 0000     iler:     %s....
 8006760:	4347 2043 2e34 2e39 2033 3032 3531 3530     GCC 4.9.3 201505
 8006770:	3932 2820 6572 656c 7361 2965 5b20 5241     29 (release) [AR
 8006780:	2f4d 6d65 6562 6464 6465 342d 395f 622d     M/embedded-4_9-b
 8006790:	6172 636e 2068 6572 6976 6973 6e6f 3220     ranch revision 2
 80067a0:	3732 3739 5d37 0000 7241 6863 7469 6365     27977]..Architec
 80067b0:	7574 6572 203a 7325 0a0d 0000 5241 764d     ture: %s....ARMv
 80067c0:	4537 4d2d 0000 0000 6f43 6572 5620 7261     7E-M....Core Var
 80067d0:	6169 746e 203a 7325 0a0d 0000 6f43 7472     iant: %s....Cort
 80067e0:	7865 4d2d 4634 0000 6f50 7472 4920 666e     ex-M4F..Port Inf
 80067f0:	3a6f 2020 2020 7325 0a0d 0000 6441 6176     o:    %s....Adva
 8006800:	636e 6465 6b20 7265 656e 206c 6f6d 6564     nced kernel mode
 8006810:	0000 0000 6c50 7461 6f66 6d72 203a 2020     ....Platform:   
 8006820:	2020 7325 0a0d 0000 5453 334d 4632 3034       %s....STM32F40
 8006830:	2037 6948 6867 5020 7265 6f66 6d72 6e61     7 High Performan
 8006840:	6563 7720 7469 2068 5344 2050 6e61 2064     ce with DSP and 
 8006850:	5046 0055 6f42 7261 3a64 2020 2020 2020     FPU.Board:      
 8006860:	2020 7325 0a0d 0000 5453 694d 7263 656f       %s....STMicroe
 8006870:	656c 7463 6f72 696e 7363 5320 4d54 3233     lectronics STM32
 8006880:	3446 442d 7369 6f63 6576 7972 0000 0000     F4-Discovery....
 8006890:	7542 6c69 2064 6974 656d 203a 2020 7325     Build time:   %s
 80068a0:	7325 7325 0a0d 0000 7041 2072 3332 3220     %s%s....Apr 23 2
 80068b0:	3130 0037 2d20 0020 3931 313a 3a37 3830     017. - .19:17:08
 80068c0:	0000 0000 6873 6c65 006c 0000 0a0d 6843     ....shell.....Ch
 80068d0:	6269 4f69 2f53 5452 5320 6568 6c6c 0a0d     ibiOS/RT Shell..
 80068e0:	0000 0000 6863 203e 0000 0000 445e 0000     ....ch> ....^D..
 80068f0:	6f74 206f 616d 796e 6120 6772 6d75 6e65     too many argumen
 8006900:	7374 0a0d 0000 0000 7865 7469 0000 0000     ts......exit....
 8006910:	6568 706c 0000 0000 6f43 6d6d 6e61 7364     help....Commands
 8006920:	203a 6568 706c 6520 6978 2074 0000 0000     : help exit ....
 8006930:	7325 0020 7325 0000 3f20 0a0d 0000 0000     %s .%s.. ?......
 8006940:	0a0d 6f6c 6f67 7475 0000 0000 7973 7473     ..logout....syst
 8006950:	6d69 0065 6c25 0d75 000a 0000 0000 0000     ime.%lu.........

08006960 <local_commands>:
 8006960:	6728 0800 2021 0800 694c 0800 2b11 0800     (g..! ..Li...+..
	...

08006980 <__func__.7543>:
 8006980:	7473 6553 4174 616c 6d72 0000 0000 0000     stSetAlarm......

08006990 <__func__.6708>:
 8006990:	6863 7645 5374 6769 616e 496c 0000 0000     chEvtSignalI....

080069a0 <__func__.7553>:
 80069a0:	7067 5f74 6c6c 5f64 7473 7261 0074 0000     gpt_lld_start...

080069b0 <__func__.6730>:
 80069b0:	6863 514f 7257 7469 5465 6d69 6f65 7475     chOQWriteTimeout
	...

080069d0 <__func__.7614>:
 80069d0:	6d64 5361 7274 6165 416d 6c6c 636f 7461     dmaStreamAllocat
 80069e0:	0065 0000 0000 0000 0000 0000 0000 0000     e...............

080069f0 <__func__.6691>:
 80069f0:	6863 7645 4274 6f72 6461 6163 7473 6c46     chEvtBroadcastFl
 8006a00:	6761 4973 0000 0000 0000 0000 0000 0000     agsI............

08006a10 <__func__.5968.lto_priv.107>:
 8006a10:	6863 7953 5573 6c6e 636f 006b 0000 0000     chSysUnlock.....

08006a20 <__func__.5968.lto_priv.108>:
 8006a20:	6863 7953 5573 6c6e 636f 006b 0000 0000     chSysUnlock.....

08006a30 <__func__.6694>:
 8006a30:	6863 5149 6552 6461 6954 656d 756f 0074     chIQReadTimeout.

08006a40 <__func__.5968.lto_priv.106>:
 8006a40:	6863 7953 5573 6c6e 636f 006b 0000 0000     chSysUnlock.....

08006a50 <__func__.7540>:
 8006a50:	7067 5374 6174 7472 0000 0000 0000 0000     gptStart........

08006a60 <__func__.7536>:
 8006a60:	7473 7453 7261 4174 616c 6d72 0000 0000     stStartAlarm....

08006a70 <__func__.6671>:
 8006a70:	6863 6353 5268 6165 7964 0049 0000 0000     chSchReadyI.....

08006a80 <__func__.6727>:
 8006a80:	6863 6854 4564 6978 5374 0000 0000 0000     chThdExitS......

08006a90 <__func__.6683>:
 8006a90:	6863 6854 4364 6572 7461 4965 0000 0000     chThdCreateI....
 8006aa0:	7473 6361 206b 766f 7265 6c66 776f 0000     stack overflow..
 8006ab0:	5653 3123 0031 0000 5653 3123 0030 0000     SV#11...SV#10...
 8006ac0:	5653 3923 0000 0000 5653 3823 0000 0000     SV#9....SV#8....
 8006ad0:	5653 3723 0000 0000 5653 3623 0000 0000     SV#7....SV#6....
 8006ae0:	5653 3523 0000 0000 5653 3423 0000 0000     SV#5....SV#4....

08006af0 <ram_areas>:
 8006af0:	8014 0800 ddb8 2000 ddb8 2000 ddb8 2000     ....... ... ... 
 8006b00:	8014 0800 0000 2000 0000 2000 0000 2000     ....... ... ... 
 8006b10:	8014 0800 c000 2001 c000 2001 c000 2001     ....... ... ... 
 8006b20:	8014 0800 0000 0000 0000 0000 0000 0000     ................
 8006b30:	8014 0800 0000 1000 0000 1000 0000 1000     ................
 8006b40:	8014 0800 4000 4002 4000 4002 4000 4002     .....@.@.@.@.@.@
 8006b50:	8014 0800 0000 0000 0000 0000 0000 0000     ................
 8006b60:	8014 0800 0000 0000 0000 0000 0000 0000     ................

08006b70 <__func__.6674.lto_priv.111>:
 8006b70:	6863 5456 6f44 6553 4974 0000 0000 0000     chVTDoSetI......

08006b80 <__func__.6674.lto_priv.112>:
 8006b80:	6863 744d 4c78 636f 536b 0000 0000 0000     chMtxLockS......

08006b90 <__func__.5968>:
 8006b90:	6863 7953 5573 6c6e 636f 006b 0000 0000     chSysUnlock.....

08006ba0 <__func__.6699>:
 8006ba0:	6863 6353 5768 6b61 7565 5370 0000 0000     chSchWakeupS....

08006bb0 <__func__.6142>:
 8006bb0:	6863 6854 5364 656c 7065 0053 0000 0000     chThdSleepS.....

08006bc0 <__func__.6749>:
 8006bc0:	6863 6854 5264 7365 6d75 4965 0000 0000     chThdResumeI....

08006bd0 <__func__.7540>:
 8006bd0:	7770 536d 6174 7472 0000 0000 0000 0000     pwmStart........

08006be0 <__func__.5968.lto_priv.80>:
 8006be0:	6863 7953 5573 6c6e 636f 006b 0000 0000     chSysUnlock.....

08006bf0 <__func__.7549>:
 8006bf0:	7770 5f6d 6c6c 5f64 7473 7261 0074 0000     pwm_lld_start...

08006c00 <vmt>:
 8006c00:	34f1 0800 36f1 0800 35c1 0800 37c1 0800     .4...6...5...7..
 8006c10:	35b1 0800 37b1 0800 34e1 0800 36e1 0800     .5...7...4...6..

08006c20 <motor_pwmcfg>:
 8006c20:	bd00 0501 0fa0 0000 0000 0000 0001 0000     ................
 8006c30:	0000 0000 0001 0000 0000 0000 0001 0000     ................
 8006c40:	0000 0000 0001 0000 0000 0000 0000 0000     ................
	...

08006c60 <_stm32_dma_streams>:
 8006c60:	6010 4002 6008 4002 0000 000b 6028 4002     .`.@.`.@....(`.@
 8006c70:	6008 4002 0106 000c 6040 4002 6008 4002     .`.@....@`.@.`.@
 8006c80:	0210 000d 6058 4002 6008 4002 0316 000e     ....X`.@.`.@....
 8006c90:	6070 4002 600c 4002 0400 000f 6088 4002     p`.@.`.@.....`.@
 8006ca0:	600c 4002 0506 0010 60a0 4002 600c 4002     .`.@.....`.@.`.@
 8006cb0:	0610 0011 60b8 4002 600c 4002 0716 002f     .....`.@.`.@../.
 8006cc0:	6410 4002 6408 4002 0800 0038 6428 4002     .d.@.d.@..8.(d.@
 8006cd0:	6408 4002 0906 0039 6440 4002 6408 4002     .d.@..9.@d.@.d.@
 8006ce0:	0a10 003a 6458 4002 6408 4002 0b16 003b     ..:.Xd.@.d.@..;.
 8006cf0:	6470 4002 640c 4002 0c00 003c 6488 4002     pd.@.d.@..<..d.@
 8006d00:	640c 4002 0d06 0044 64a0 4002 640c 4002     .d.@..D..d.@.d.@
 8006d10:	0e10 0045 64b8 4002 640c 4002 0f16 0046     ..E..d.@.d.@..F.

08006d20 <__func__.7581>:
 8006d20:	6473 7453 7261 0074 0000 0000 0000 0000     sdStart.........

08006d30 <ch_debug>:
 8006d30:	616d 6e69 1600 1845 0404 0860 100c 1814     main..E...`.....
 8006d40:	201c 2221 0000 0000 0000 0000 0000 0000     . !"............

08006d50 <__func__.5968.lto_priv.81>:
 8006d50:	6863 7953 5573 6c6e 636f 006b 0000 0000     chSysUnlock.....

08006d60 <commands>:
 8006d60:	6db8 0800 4291 0800 0000 0000 0000 0000     .m...B..........

08006d70 <shell_cfg1>:
 8006d70:	2d9c 2000 6d60 0800 0000 0000 0000 0000     .-. `m..........
 8006d80:	6341 6c63 253a 6434 2020 4720 7279 3a6f     Accl:%4d   Gyro:
 8006d90:	3425 0a64 0000 0000 5653 3323 0000 0000     %4d.....SV#3....
 8006da0:	6469 656c 0000 0000 6f4d 6f74 2072 6f43     idle....Motor Co
 8006db0:	746e 6f72 006c 0000 7270 6e69 0074 0000     ntrol...print...

08006dc0 <__func__.7552>:
 8006dc0:	7073 5569 736e 6c65 6365 0074 0000 0000     spiUnselect.....

08006dd0 <__func__.7594>:
 8006dd0:	7073 5369 6e65 0064 0000 0000 0000 0000     spiSend.........

08006de0 <__func__.5968.lto_priv.63>:
 8006de0:	6863 7953 5573 6c6e 636f 006b 0000 0000     chSysUnlock.....

08006df0 <__func__.5968.lto_priv.64>:
 8006df0:	6863 7953 5573 6c6e 636f 006b 0000 0000     chSysUnlock.....

08006e00 <__func__.5968.lto_priv.66>:
 8006e00:	6863 7953 5573 6c6e 636f 006b 0000 0000     chSysUnlock.....

08006e10 <__func__.7559>:
 8006e10:	3269 4d63 7361 6574 5472 6172 736e 696d     i2cMasterTransmi
 8006e20:	5474 6d69 6f65 7475 0000 0000 0000 0000     tTimeout........

08006e30 <__func__.6154>:
 8006e30:	6863 6854 4464 446f 7165 6575 6575 654e     chThdDoDequeueNe
 8006e40:	7478 0049 0000 0000 0000 0000 0000 0000     xtI.............

08006e50 <hall_cfg>:
 8006e50:	bd00 0501 0000 0000 0000 0000 0000 0000     ................
 8006e60:	6152 6964 206f 6f63 746e 6f72 006c 0000     Radio control...
 8006e70:	6148 6c6c 5320 6e65 6f73 0072 0920 0000     Hall Sensor. ...

08006e80 <vmt>:
 8006e80:	11f1 0800 11c1 0800 10b1 0800 1091 0800     ................

08006e90 <__func__.6737>:
 8006e90:	6863 6854 5364 7375 6570 646e 0053 0000     chThdSuspendS...

08006ea0 <__func__.6697>:
 8006ea0:	6863 744d 5578 6c6e 636f 006b 0000 0000     chMtxUnlock.....

08006eb0 <__func__.6743>:
 8006eb0:	6863 6854 5364 7375 6570 646e 6954 656d     chThdSuspendTime
 8006ec0:	756f 5374 0000 0000 0000 0000 0000 0000     outS............

08006ed0 <__func__.5968.lto_priv.65>:
 8006ed0:	6863 7953 5573 6c6e 636f 006b 0000 0000     chSysUnlock.....

08006ee0 <__func__.7548>:
 8006ee0:	7073 5369 6c65 6365 0074 0000 0000 0000     spiSelect.......

08006ef0 <__func__.7554>:
 8006ef0:	7073 5f69 6c6c 5f64 7473 7261 0074 0000     spi_lld_start...

08006f00 <ascii_8x16>:
	...
 8006f10:	0000 817e 81a5 bd81 8199 7e81 0000 0000     ..~........~....
 8006f20:	0000 ff7e ffdb c3ff ffe7 7eff 0000 0000     ..~........~....
 8006f30:	0000 0000 fe6c fefe 7cfe 1038 0000 0000     ....l....|8.....
 8006f40:	0000 0000 3810 fe7c 387c 0010 0000 0000     .....8|.|8......
 8006f50:	0000 1800 3c3c e7e7 18e7 3c18 0000 0000     ....<<.....<....
 8006f60:	0000 1800 7e3c ffff 187e 3c18 0000 0000     ....<~..~..<....
 8006f70:	0000 0000 0000 3c18 183c 0000 0000 0000     .......<<.......
 8006f80:	ffff ffff ffff c3e7 e7c3 ffff ffff ffff     ................
 8006f90:	0000 0000 3c00 4266 6642 003c 0000 0000     .....<fBBf<.....
 8006fa0:	ffff ffff c3ff bd99 99bd ffc3 ffff ffff     ................
 8006fb0:	0000 0e1e 321a cc78 cccc 78cc 0000 0000     .....2x....x....
 8006fc0:	0000 663c 6666 3c66 7e18 1818 0000 0000     ..<ffff<.~......
 8006fd0:	0000 333f 303f 3030 7030 e0f0 0000 0000     ..?3?0000p......
 8006fe0:	0000 637f 637f 6363 6763 e6e7 00c0 0000     ...c.ccccg......
 8006ff0:	0000 1800 db18 e73c db3c 1818 0000 0000     ......<.<.......
 8007000:	8000 e0c0 f8f0 f8fe e0f0 80c0 0000 0000     ................
 8007010:	0200 0e06 3e1e 3efe 0e1e 0206 0000 0000     .....>.>........
 8007020:	0000 3c18 187e 1818 3c7e 0018 0000 0000     ...<~...~<......
 8007030:	0000 6666 6666 6666 0066 6666 0000 0000     ..fffffff.ff....
 8007040:	0000 db7f dbdb 1b7b 1b1b 1b1b 0000 0000     ......{.........
 8007050:	7c00 60c6 6c38 c6c6 386c c60c 007c 0000     .|.`8l..l8..|...
	...
 8007068:	fefe fefe 0000 0000 0000 3c18 187e 1818     ...........<~...
 8007078:	3c7e 7e18 0000 0000 0000 3c18 187e 1818     ~<.~.......<~...
 8007088:	1818 1818 0000 0000 0000 1818 1818 1818     ................
 8007098:	7e18 183c 0000 0000 0000 0000 1800 fe0c     .~<.............
 80070a8:	180c 0000 0000 0000 0000 0000 3000 fe60     .............0`.
 80070b8:	3060 0000 0000 0000 0000 0000 0000 c0c0     `0..............
 80070c8:	fec0 0000 0000 0000 0000 0000 2800 fe6c     .............(l.
 80070d8:	286c 0000 0000 0000 0000 0000 3810 7c38     l(...........88|
 80070e8:	fe7c 00fe 0000 0000 0000 0000 fefe 7c7c     |.............||
 80070f8:	3838 0010 0000 0000 0000 0000 0000 0000     88..............
	...
 8007110:	0000 3c18 3c3c 1818 0018 1818 0000 0000     ...<<<..........
 8007120:	6600 6666 0024 0000 0000 0000 0000 0000     .fff$...........
 8007130:	0000 6c00 fe6c 6c6c fe6c 6c6c 0000 0000     ...ll.lll.ll....
 8007140:	1818 c67c c0c2 067c 8606 7cc6 1818 0000     ..|...|....|....
 8007150:	0000 0000 c6c2 180c 6030 86c6 0000 0000     ........0`......
 8007160:	0000 6c38 386c dc76 cccc 76cc 0000 0000     ..8ll8v....v....
 8007170:	3000 3030 0060 0000 0000 0000 0000 0000     .000`...........
 8007180:	0000 180c 3030 3030 3030 0c18 0000 0000     ....000000......
 8007190:	0000 1830 0c0c 0c0c 0c0c 3018 0000 0000     ..0........0....
 80071a0:	0000 0000 6600 ff3c 663c 0000 0000 0000     .....f<.<f......
 80071b0:	0000 0000 1800 7e18 1818 0000 0000 0000     .......~........
	...
 80071c8:	1800 1818 0030 0000 0000 0000 0000 fe00     ....0...........
	...
 80071e8:	0000 1818 0000 0000 0000 0000 0602 180c     ................
 80071f8:	6030 80c0 0000 0000 0000 6c38 c6c6 d6d6     0`........8l....
 8007208:	c6c6 386c 0000 0000 0000 3818 1878 1818     ..l8.......8x...
 8007218:	1818 7e18 0000 0000 0000 c67c 0c06 3018     ...~......|....0
 8007228:	c060 fec6 0000 0000 0000 c67c 0606 063c     `.........|...<.
 8007238:	0606 7cc6 0000 0000 0000 1c0c 6c3c fecc     ...|........<l..
 8007248:	0c0c 1e0c 0000 0000 0000 c0fe c0c0 06fc     ................
 8007258:	0606 7cc6 0000 0000 0000 6038 c0c0 c6fc     ...|......8`....
 8007268:	c6c6 7cc6 0000 0000 0000 c6fe 0606 180c     ...|............
 8007278:	3030 3030 0000 0000 0000 c67c c6c6 c67c     0000......|...|.
 8007288:	c6c6 7cc6 0000 0000 0000 c67c c6c6 067e     ...|......|...~.
 8007298:	0606 780c 0000 0000 0000 0000 1818 0000     ...x............
 80072a8:	1800 0018 0000 0000 0000 0000 1818 0000     ................
 80072b8:	1800 3018 0000 0000 0000 0600 180c 6030     ...0..........0`
 80072c8:	1830 060c 0000 0000 0000 0000 7e00 0000     0............~..
 80072d8:	007e 0000 0000 0000 0000 6000 1830 060c     ~..........`0...
 80072e8:	180c 6030 0000 0000 0000 c67c 0cc6 1818     ..0`......|.....
 80072f8:	0018 1818 0000 0000 0000 7c00 c6c6 dede     ...........|....
 8007308:	dcde 7cc0 0000 0000 0000 3810 c66c fec6     ...|.......8l...
 8007318:	c6c6 c6c6 0000 0000 0000 66fc 6666 667c     ...........fff|f
 8007328:	6666 fc66 0000 0000 0000 663c c0c2 c0c0     fff.......<f....
 8007338:	c2c0 3c66 0000 0000 0000 6cf8 6666 6666     ..f<.......lffff
 8007348:	6666 f86c 0000 0000 0000 66fe 6862 6878     ffl........fbhxh
 8007358:	6260 fe66 0000 0000 0000 66fe 6862 6878     `bf........fbhxh
 8007368:	6060 f060 0000 0000 0000 663c c0c2 dec0     ```.......<f....
 8007378:	c6c6 3a66 0000 0000 0000 c6c6 c6c6 c6fe     ..f:............
 8007388:	c6c6 c6c6 0000 0000 0000 183c 1818 1818     ..........<.....
 8007398:	1818 3c18 0000 0000 0000 0c1e 0c0c 0c0c     ...<............
 80073a8:	cccc 78cc 0000 0000 0000 66e6 6c66 7878     ...x.......fflxx
 80073b8:	666c e666 0000 0000 0000 60f0 6060 6060     lff........`````
 80073c8:	6260 fe66 0000 0000 0000 eec6 fefe c6d6     `bf.............
 80073d8:	c6c6 c6c6 0000 0000 0000 e6c6 fef6 cede     ................
 80073e8:	c6c6 c6c6 0000 0000 0000 c67c c6c6 c6c6     ..........|.....
 80073f8:	c6c6 7cc6 0000 0000 0000 66fc 6666 607c     ...|.......fff|`
 8007408:	6060 f060 0000 0000 0000 c67c c6c6 c6c6     ```.......|.....
 8007418:	d6c6 7cde 0e0c 0000 0000 66fc 6666 6c7c     ...|.......fff|l
 8007428:	6666 e666 0000 0000 0000 c67c 60c6 0c38     fff.......|..`8.
 8007438:	c606 7cc6 0000 0000 0000 7e7e 185a 1818     ...|......~~Z...
 8007448:	1818 3c18 0000 0000 0000 c6c6 c6c6 c6c6     ...<............
 8007458:	c6c6 7cc6 0000 0000 0000 c6c6 c6c6 c6c6     ...|............
 8007468:	6cc6 1038 0000 0000 0000 c6c6 c6c6 d6d6     .l8.............
 8007478:	fed6 6cee 0000 0000 0000 c6c6 7c6c 3838     ...l........l|88
 8007488:	6c7c c6c6 0000 0000 0000 6666 6666 183c     |l........ffff<.
 8007498:	1818 3c18 0000 0000 0000 c6fe 0c86 3018     ...<...........0
 80074a8:	c260 fec6 0000 0000 0000 303c 3030 3030     `.........<00000
 80074b8:	3030 3c30 0000 0000 0000 8000 e0c0 3870     000<..........p8
 80074c8:	0e1c 0206 0000 0000 0000 0c3c 0c0c 0c0c     ..........<.....
 80074d8:	0c0c 3c0c 0000 0000 3810 c66c 0000 0000     ...<.....8l.....
	...
 80074fc:	ff00 0000 3000 0c18 0000 0000 0000 0000     .....0..........
	...
 8007514:	7800 7c0c cccc 76cc 0000 0000 0000 60e0     .x.|...v.......`
 8007524:	7860 666c 6666 7c66 0000 0000 0000 0000     `xlffff|........
 8007534:	7c00 c0c6 c0c0 7cc6 0000 0000 0000 0c1c     .|.....|........
 8007544:	3c0c cc6c cccc 76cc 0000 0000 0000 0000     .<l....v........
 8007554:	7c00 fec6 c0c0 7cc6 0000 0000 0000 361c     .|.....|.......6
 8007564:	3032 3078 3030 7830 0000 0000 0000 0000     20x0000x........
 8007574:	7600 cccc cccc 7ccc cc0c 0078 0000 60e0     .v.....|..x....`
 8007584:	6c60 6676 6666 e666 0000 0000 0000 1818     `lvffff.........
 8007594:	3800 1818 1818 3c18 0000 0000 0000 0606     .8.....<........
 80075a4:	0e00 0606 0606 0606 6666 003c 0000 60e0     ........ff<....`
 80075b4:	6660 786c 6c78 e666 0000 0000 0000 1838     `flxxlf.......8.
 80075c4:	1818 1818 1818 3c18 0000 0000 0000 0000     .......<........
 80075d4:	ec00 d6fe d6d6 c6d6 0000 0000 0000 0000     ................
 80075e4:	dc00 6666 6666 6666 0000 0000 0000 0000     ..ffffff........
 80075f4:	7c00 c6c6 c6c6 7cc6 0000 0000 0000 0000     .|.....|........
 8007604:	dc00 6666 6666 7c66 6060 00f0 0000 0000     ..fffff|``......
 8007614:	7600 cccc cccc 7ccc 0c0c 001e 0000 0000     .v.....|........
 8007624:	dc00 6676 6060 f060 0000 0000 0000 0000     ..vf```.........
 8007634:	7c00 60c6 0c38 7cc6 0000 0000 0000 3010     .|.`8..|.......0
 8007644:	fc30 3030 3030 1c36 0000 0000 0000 0000     0.00006.........
 8007654:	cc00 cccc cccc 76cc 0000 0000 0000 0000     .......v........
 8007664:	c600 c6c6 c6c6 386c 0000 0000 0000 0000     ......l8........
 8007674:	c600 d6c6 d6d6 6cfe 0000 0000 0000 0000     .......l........
 8007684:	c600 386c 3838 c66c 0000 0000 0000 0000     ..l888l.........
 8007694:	c600 c6c6 c6c6 7ec6 0c06 00f8 0000 0000     .......~........
 80076a4:	fe00 18cc 6030 fec6 0000 0000 0000 180e     ....0`..........
 80076b4:	1818 1870 1818 0e18 0000 0000 0000 1818     ..p.............
 80076c4:	1818 1818 1818 1818 0000 0000 0000 1870     ..............p.
 80076d4:	1818 180e 1818 7018 0000 0000 7600 00dc     .......p.....v..
	...
 80076f4:	3810 c66c c6c6 00fe 0000 0000 0000 fe00     .8l.............
 8007704:	8282 8282 8282 00fe 0000 0000 0000 fe00     ................
 8007714:	aad6 aad6 aad6 00fe 0000 0000 0000 fe00     ................
 8007724:	8a86 da8a b2f2 00fe 0000 0000 0000 fe00     ................
 8007734:	aad6 fade baf6 00fe 0000 0000 0000 00cc     ................
 8007744:	7800 7c0c cccc 76cc 0000 0000 6000 1830     .x.|...v.....`0.
 8007754:	7800 7c0c cccc 76cc 0000 0000 3800 386c     .x.|...v.....8l8
 8007764:	7800 7c0c cccc 76cc 0000 0000 0000 0000     .x.|...v........
 8007774:	7c00 c0c6 c0c0 7cc6 7018 0000 1000 6c38     .|.....|.p....8l
 8007784:	7c00 fec6 c0c0 7cc6 0000 0000 0000 00c6     .|.....|........
 8007794:	7c00 fec6 c0c0 7cc6 0000 0000 6000 1830     .|.....|.....`0.
 80077a4:	7c00 fec6 c0c0 7cc6 0000 0000 0000 0066     .|.....|......f.
 80077b4:	3800 1818 1818 3c18 0000 0000 1800 663c     .8.....<......<f
 80077c4:	3800 1818 1818 3c18 0000 0000 6000 1830     .8.....<.....`0.
 80077d4:	3800 1818 1818 3c18 0000 0000 c600 1000     .8.....<........
 80077e4:	6c38 c6c6 c6fe c6c6 0000 0000 6c38 1038     8l..........8l8.
 80077f4:	6c38 fec6 c6c6 c6c6 0000 0000 180c fe00     8l..............
 8007804:	6266 7868 6268 fe66 0000 0000 0000 0000     fbhxhbf.........
 8007814:	ec00 3636 d87e 6ed8 0000 0000 0000 6c3e     ..66~..n......>l
 8007824:	cccc ccfe cccc cecc 0000 0000 1000 6c38     ..............8l
 8007834:	7c00 c6c6 c6c6 7cc6 0000 0000 0000 00c6     .|.....|........
 8007844:	7c00 c6c6 c6c6 7cc6 0000 0000 6000 1830     .|.....|.....`0.
 8007854:	7c00 c6c6 c6c6 7cc6 0000 0000 3000 cc78     .|.....|.....0x.
 8007864:	cc00 cccc cccc 76cc 0000 0000 6000 1830     .......v.....`0.
 8007874:	cc00 cccc cccc 76cc 0000 0000 0000 00c6     .......v........
 8007884:	c600 c6c6 c6c6 7ec6 0c06 0078 c600 7c00     .......~..x....|
 8007894:	c6c6 c6c6 c6c6 7cc6 0000 0000 c600 c600     .......|........
 80078a4:	c6c6 c6c6 c6c6 7cc6 0000 0000 1800 7c18     .......|.......|
 80078b4:	c0c6 c0c0 7cc6 1818 0000 0000 3800 646c     .....|.......8ld
 80078c4:	f060 6060 6060 fce6 0000 0000 0000 6666     `.````........ff
 80078d4:	183c 187e 187e 1818 0000 0000 f800 cccc     <.~.~...........
 80078e4:	c4f8 decc cccc c6cc 0000 0000 0e00 181b     ................
 80078f4:	1818 187e 1818 70d8 0000 0000 1800 6030     ..~....p......0`
 8007904:	7800 7c0c cccc 76cc 0000 0000 0c00 3018     .x.|...v.......0
 8007914:	3800 1818 1818 3c18 0000 0000 1800 6030     .8.....<......0`
 8007924:	7c00 c6c6 c6c6 7cc6 0000 0000 1800 6030     .|.....|......0`
 8007934:	cc00 cccc cccc 76cc 0000 0000 0000 dc76     .......v......v.
 8007944:	dc00 6666 6666 6666 0000 0000 dc76 c600     ..ffffff....v...
 8007954:	f6e6 defe c6ce c6c6 0000 0000 0000 6c3c     ..............<l
 8007964:	3e6c 7e00 0000 0000 0000 0000 0000 6c38     l>.~..........8l
 8007974:	386c 7c00 0000 0000 0000 0000 0000 3030     l8.|..........00
 8007984:	3000 6030 c6c0 7cc6 0000 0000 0000 0000     .00`...|........
 8007994:	0000 c0fe c0c0 00c0 0000 0000 0000 0000     ................
 80079a4:	0000 06fe 0606 0006 0000 0000 6000 62e0     .............`.b
 80079b4:	6c66 3018 dc60 0c86 3e18 0000 6000 62e0     fl.0`....>...`.b
 80079c4:	6c66 3018 ce66 3f9a 0606 0000 0000 1818     fl.0f..?........
 80079d4:	1800 1818 3c3c 183c 0000 0000 0000 0000     ....<<<.........
 80079e4:	3600 d86c 366c 0000 0000 0000 0000 0000     .6l.l6..........
 80079f4:	d800 366c d86c 0000 0000 0000 4411 4411     ..l6l........D.D
 8007a04:	4411 4411 4411 4411 4411 4411 aa55 aa55     .D.D.D.D.D.DU.U.
 8007a14:	aa55 aa55 aa55 aa55 aa55 aa55 77dd 77dd     U.U.U.U.U.U..w.w
 8007a24:	77dd 77dd 77dd 77dd 77dd 77dd 1818 1818     .w.w.w.w.w.w....
 8007a34:	1818 1818 1818 1818 1818 1818 1818 1818     ................
 8007a44:	1818 f818 1818 1818 1818 1818 1818 1818     ................
 8007a54:	f818 f818 1818 1818 1818 1818 3636 3636     ............6666
 8007a64:	3636 f636 3636 3636 3636 3636 0000 0000     666.66666666....
 8007a74:	0000 fe00 3636 3636 3636 3636 0000 0000     ....66666666....
 8007a84:	f800 f818 1818 1818 1818 1818 3636 3636     ............6666
 8007a94:	f636 f606 3636 3636 3636 3636 3636 3636     6...666666666666
 8007aa4:	3636 3636 3636 3636 3636 3636 0000 0000     666666666666....
 8007ab4:	fe00 f606 3636 3636 3636 3636 3636 3636     ....666666666666
 8007ac4:	f636 fe06 0000 0000 0000 0000 3636 3636     6...........6666
 8007ad4:	3636 fe36 0000 0000 0000 0000 1818 1818     666.............
 8007ae4:	f818 f818 0000 0000 0000 0000 0000 0000     ................
 8007af4:	0000 f800 1818 1818 1818 1818 1818 1818     ................
 8007b04:	1818 1f18 0000 0000 0000 0000 1818 1818     ................
 8007b14:	1818 ff18 0000 0000 0000 0000 0000 0000     ................
 8007b24:	0000 ff00 1818 1818 1818 1818 1818 1818     ................
 8007b34:	1818 1f18 1818 1818 1818 1818 0000 0000     ................
 8007b44:	0000 ff00 0000 0000 0000 0000 1818 1818     ................
 8007b54:	1818 ff18 1818 1818 1818 1818 1818 1818     ................
 8007b64:	1f18 1f18 1818 1818 1818 1818 3636 3636     ............6666
 8007b74:	3636 3736 3636 3636 3636 3636 3636 3636     6667666666666666
 8007b84:	3736 3f30 0000 0000 0000 0000 0000 0000     670?............
 8007b94:	3f00 3730 3636 3636 3636 3636 3636 3636     .?07666666666666
 8007ba4:	f736 ff00 0000 0000 0000 0000 0000 0000     6...............
 8007bb4:	ff00 f700 3636 3636 3636 3636 3636 3636     ....666666666666
 8007bc4:	3736 3730 3636 3636 3636 3636 0000 0000     670766666666....
 8007bd4:	ff00 ff00 0000 0000 0000 0000 3636 3636     ............6666
 8007be4:	f736 f700 3636 3636 3636 3636 1818 1818     6...66666666....
 8007bf4:	ff18 ff00 0000 0000 0000 0000 3636 3636     ............6666
 8007c04:	3636 ff36 0000 0000 0000 0000 0000 0000     666.............
 8007c14:	ff00 ff00 1818 1818 1818 1818 0000 0000     ................
 8007c24:	0000 ff00 3636 3636 3636 3636 3636 3636     ....666666666666
 8007c34:	3636 3f36 0000 0000 0000 0000 1818 1818     666?............
 8007c44:	1f18 1f18 0000 0000 0000 0000 0000 0000     ................
 8007c54:	1f00 1f18 1818 1818 1818 1818 0000 0000     ................
 8007c64:	0000 3f00 3636 3636 3636 3636 3636 3636     ...?666666666666
 8007c74:	3636 ff36 3636 3636 3636 3636 1818 1818     666.66666666....
 8007c84:	ff18 ff18 1818 1818 1818 1818 1818 1818     ................
 8007c94:	1818 f818 0000 0000 0000 0000 0000 0000     ................
 8007ca4:	0000 1f00 1818 1818 1818 1818 ffff ffff     ................
 8007cb4:	ffff ffff ffff ffff ffff ffff 0000 0000     ................
 8007cc4:	0000 ff00 ffff ffff ffff ffff f0f0 f0f0     ................
 8007cd4:	f0f0 f0f0 f0f0 f0f0 f0f0 f0f0 0f0f 0f0f     ................
 8007ce4:	0f0f 0f0f 0f0f 0f0f 0f0f 0f0f ffff ffff     ................
 8007cf4:	ffff 00ff 0000 0000 0000 0000 0000 0000     ................
 8007d04:	7600 d8dc d8d8 76dc 0000 0000 0000 cc78     .v.....v......x.
 8007d14:	cccc ccd8 c6c6 ccc6 0000 0000 0000 c6fe     ................
 8007d24:	c0c6 c0c0 c0c0 c0c0 0000 0000 0000 0000     ................
 8007d34:	fe00 6c6c 6c6c 6c6c 0000 0000 0000 c6fe     ..llllll........
 8007d44:	3060 1818 6030 fec6 0000 0000 0000 0000     `0..0`..........
 8007d54:	7e00 d8d8 d8d8 70d8 0000 0000 0000 0000     .~.....p........
 8007d64:	6600 6666 6666 7c66 6060 00c0 0000 0000     .ffffff|``......
 8007d74:	dc76 1818 1818 1818 0000 0000 0000 187e     v.............~.
 8007d84:	663c 6666 3c66 7e18 0000 0000 0000 6c38     <ffff<.~......8l
 8007d94:	c6c6 c6fe c6c6 386c 0000 0000 0000 6c38     ......l8......8l
 8007da4:	c6c6 6cc6 6c6c ee6c 0000 0000 0000 301e     ...llll........0
 8007db4:	0c18 663e 6666 3c66 0000 0000 0000 0000     ..>ffff<........
 8007dc4:	7e00 dbdb 7edb 0000 0000 0000 0000 0300     .~...~..........
 8007dd4:	7e06 dbdb 7ef3 c060 0000 0000 0000 301c     .~...~`........0
 8007de4:	6060 607c 6060 1c30 0000 0000 0000 7c00     ``|```0........|
 8007df4:	c6c6 c6c6 c6c6 c6c6 0000 0000 0000 0000     ................
 8007e04:	00fe fe00 0000 00fe 0000 0000 0000 0000     ................
 8007e14:	1818 187e 0018 7e00 0000 0000 0000 3000     ..~....~.......0
 8007e24:	0c18 0c06 3018 7e00 0000 0000 0000 0c00     .....0.~........
 8007e34:	3018 3060 0c18 7e00 0000 0000 0000 1b0e     .0`0...~........
 8007e44:	181b 1818 1818 1818 1818 1818 1818 1818     ................
 8007e54:	1818 1818 d818 d8d8 0070 0000 0000 0000     ........p.......
 8007e64:	1800 7e00 1800 0000 0000 0000 0000 0000     ...~............
 8007e74:	7600 00dc dc76 0000 0000 0000 3800 6c6c     .v..v........8ll
 8007e84:	0038 0000 0000 0000 0000 0000 0000 0000     8...............
 8007e94:	0000 1800 0018 0000 0000 0000 0000 0000     ................
 8007ea4:	0000 1800 0000 0000 0000 0000 0f00 0c0c     ................
 8007eb4:	0c0c ec0c 6c6c 1c3c 0000 0000 6c00 3636     ....ll<......l66
 8007ec4:	3636 0036 0000 0000 0000 0000 3c00 0c66     666..........<f.
 8007ed4:	3218 007e 0000 0000 0000 0000 0000 0000     .2~.............
 8007ee4:	7e7e 7e7e 7e7e 007e 0000 0000 0000 0000     ~~~~~~~.........
	...
 8007f00:	4654 2054 6944 7073 616c 0079 6854 7465     TFT Display.Thet
 8007f10:	3a61 3625 0064 0000 4352 3a31 3525 0064     a:%6d...RC1:%5d.
 8007f20:	4352 3a32 3525 0064 4352 3a33 3525 0064     RC2:%5d.RC3:%5d.

08007f30 <TFTSPI_cfg>:
 8007f30:	0000 0000 0400 4002 000c 000f 0000 0000     .......@........

08007f40 <__func__.7540>:
 8007f40:	7073 5369 6174 7472 0000 0000 0000 0000     spiStart........

08007f50 <atanlo>:
 8007f50:	65e2 222f 2b7f 3c7a 5c07 3314 a626 3c81     .e/".+z<.\.3&..<
 8007f60:	cbbd 7af0 0788 3c70 5c07 3314 a626 3c91     ...z..p<.\.3&..<

08007f70 <atanhi>:
 8007f70:	bb4f 0561 ac67 3fdd 2d18 5444 21fb 3fe9     O.a.g..?.-DT.!.?
 8007f80:	f69b d281 730b 3fef 2d18 5444 21fb 3ff9     .....s.?.-DT.!.?
