

Implementation tool: Xilinx Vivado v.2016.4
Project:             AxiStreamExample_project
Solution:            solution1
Device target:       xc7k325tffg900-2
Report date:         Fri Mar 17 15:36:18 PDT 2017

#=== Post-Implementation Resource usage ===
SLICE:           73
LUT:            156
FF:             252
DSP:              0
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    2.214
CP achieved post-implemetation:    2.608
Timing met
