m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/FPGAEncrypt/workspace/FPGAEncrypt/obj/default/runtime/sim/mentor
valtera_avalon_sc_fifo
!s110 1752358018
!i10b 1
!s100 4mK@em][G=j]om3zJIhOc0
IWeb>nU9hdCV`AlmG;e]X00
VDg1SIo80bB@j0V0VzS_@n1
R0
w1751929882
8C:/FPGAEncrypt/q_sys/simulation/submodules/altera_avalon_sc_fifo.v
FC:/FPGAEncrypt/q_sys/simulation/submodules/altera_avalon_sc_fifo.v
L0 21
OV;L;10.5b;63
r1
!s85 0
31
!s108 1752358018.000000
!s107 C:/FPGAEncrypt/q_sys/simulation/submodules/altera_avalon_sc_fifo.v|
!s90 -reportprogress|300|C:/FPGAEncrypt/q_sys/simulation/submodules/altera_avalon_sc_fifo.v|-work|ext_epcq_flash_avl_csr_agent_rsp_fifo|
!i113 1
o-work ext_epcq_flash_avl_csr_agent_rsp_fifo
tCvgOpt 0
