#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sun Jun  3 22:33:14 2018
# Process ID: 24503
# Current directory: /home/justin/Dropbox/106-2course/vehicle_communication_239114/lab/vivado/Lab3_CAN_GPIO/Lab3_CAN_GPIO.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/justin/Dropbox/106-2course/vehicle_communication_239114/lab/vivado/Lab3_CAN_GPIO/Lab3_CAN_GPIO.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/justin/Dropbox/106-2course/vehicle_communication_239114/lab/vivado/Lab3_CAN_GPIO/Lab3_CAN_GPIO.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/justin/software/vivado/Xilinx/Vivado/2018.1/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/justin/Dropbox/106-2course/vehicle_communication_239114/lab/vivado/Lab3_CAN_GPIO/Lab3_CAN_GPIO.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/justin/Dropbox/106-2course/vehicle_communication_239114/lab/vivado/Lab3_CAN_GPIO/Lab3_CAN_GPIO.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.dcp' for cell 'design_1_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint '/home/justin/Dropbox/106-2course/vehicle_communication_239114/lab/vivado/Lab3_CAN_GPIO/Lab3_CAN_GPIO.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/justin/Dropbox/106-2course/vehicle_communication_239114/lab/vivado/Lab3_CAN_GPIO/Lab3_CAN_GPIO.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.dcp' for cell 'design_1_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/justin/Dropbox/106-2course/vehicle_communication_239114/lab/vivado/Lab3_CAN_GPIO/Lab3_CAN_GPIO.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/justin/Dropbox/106-2course/vehicle_communication_239114/lab/vivado/Lab3_CAN_GPIO/Lab3_CAN_GPIO.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/justin/Dropbox/106-2course/vehicle_communication_239114/lab/vivado/Lab3_CAN_GPIO/Lab3_CAN_GPIO.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/justin/Dropbox/106-2course/vehicle_communication_239114/lab/vivado/Lab3_CAN_GPIO/Lab3_CAN_GPIO.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/justin/Dropbox/106-2course/vehicle_communication_239114/lab/vivado/Lab3_CAN_GPIO/Lab3_CAN_GPIO.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/justin/Dropbox/106-2course/vehicle_communication_239114/lab/vivado/Lab3_CAN_GPIO/Lab3_CAN_GPIO.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/justin/Dropbox/106-2course/vehicle_communication_239114/lab/vivado/Lab3_CAN_GPIO/Lab3_CAN_GPIO.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/justin/Dropbox/106-2course/vehicle_communication_239114/lab/vivado/Lab3_CAN_GPIO/Lab3_CAN_GPIO.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/justin/Dropbox/106-2course/vehicle_communication_239114/lab/vivado/Lab3_CAN_GPIO/Lab3_CAN_GPIO.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/justin/Dropbox/106-2course/vehicle_communication_239114/lab/vivado/Lab3_CAN_GPIO/Lab3_CAN_GPIO.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/justin/Dropbox/106-2course/vehicle_communication_239114/lab/vivado/Lab3_CAN_GPIO/Lab3_CAN_GPIO.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/justin/Dropbox/106-2course/vehicle_communication_239114/lab/vivado/Lab3_CAN_GPIO/Lab3_CAN_GPIO.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/justin/Dropbox/106-2course/vehicle_communication_239114/lab/vivado/Lab3_CAN_GPIO/Lab3_CAN_GPIO.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/justin/Dropbox/106-2course/vehicle_communication_239114/lab/vivado/Lab3_CAN_GPIO/Lab3_CAN_GPIO.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [/home/justin/Dropbox/106-2course/vehicle_communication_239114/lab/vivado/Lab3_CAN_GPIO/Lab3_CAN_GPIO.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/justin/Dropbox/106-2course/vehicle_communication_239114/lab/vivado/Lab3_CAN_GPIO/Lab3_CAN_GPIO.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [/home/justin/Dropbox/106-2course/vehicle_communication_239114/lab/vivado/Lab3_CAN_GPIO/Lab3_CAN_GPIO.srcs/constrs_1/new/pin_out.xdc]
WARNING: [Vivado 12-584] No ports matched 'GPIO_0_0_tri_io[8]'. [/home/justin/Dropbox/106-2course/vehicle_communication_239114/lab/vivado/Lab3_CAN_GPIO/Lab3_CAN_GPIO.srcs/constrs_1/new/pin_out.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/justin/Dropbox/106-2course/vehicle_communication_239114/lab/vivado/Lab3_CAN_GPIO/Lab3_CAN_GPIO.srcs/constrs_1/new/pin_out.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_0_0_tri_io[7]'. [/home/justin/Dropbox/106-2course/vehicle_communication_239114/lab/vivado/Lab3_CAN_GPIO/Lab3_CAN_GPIO.srcs/constrs_1/new/pin_out.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/justin/Dropbox/106-2course/vehicle_communication_239114/lab/vivado/Lab3_CAN_GPIO/Lab3_CAN_GPIO.srcs/constrs_1/new/pin_out.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_0_0_tri_io[6]'. [/home/justin/Dropbox/106-2course/vehicle_communication_239114/lab/vivado/Lab3_CAN_GPIO/Lab3_CAN_GPIO.srcs/constrs_1/new/pin_out.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/justin/Dropbox/106-2course/vehicle_communication_239114/lab/vivado/Lab3_CAN_GPIO/Lab3_CAN_GPIO.srcs/constrs_1/new/pin_out.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_0_0_tri_io[5]'. [/home/justin/Dropbox/106-2course/vehicle_communication_239114/lab/vivado/Lab3_CAN_GPIO/Lab3_CAN_GPIO.srcs/constrs_1/new/pin_out.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/justin/Dropbox/106-2course/vehicle_communication_239114/lab/vivado/Lab3_CAN_GPIO/Lab3_CAN_GPIO.srcs/constrs_1/new/pin_out.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_0_0_tri_io[4]'. [/home/justin/Dropbox/106-2course/vehicle_communication_239114/lab/vivado/Lab3_CAN_GPIO/Lab3_CAN_GPIO.srcs/constrs_1/new/pin_out.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/justin/Dropbox/106-2course/vehicle_communication_239114/lab/vivado/Lab3_CAN_GPIO/Lab3_CAN_GPIO.srcs/constrs_1/new/pin_out.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_0_0_tri_io[3]'. [/home/justin/Dropbox/106-2course/vehicle_communication_239114/lab/vivado/Lab3_CAN_GPIO/Lab3_CAN_GPIO.srcs/constrs_1/new/pin_out.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/justin/Dropbox/106-2course/vehicle_communication_239114/lab/vivado/Lab3_CAN_GPIO/Lab3_CAN_GPIO.srcs/constrs_1/new/pin_out.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_0_0_tri_io[2]'. [/home/justin/Dropbox/106-2course/vehicle_communication_239114/lab/vivado/Lab3_CAN_GPIO/Lab3_CAN_GPIO.srcs/constrs_1/new/pin_out.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/justin/Dropbox/106-2course/vehicle_communication_239114/lab/vivado/Lab3_CAN_GPIO/Lab3_CAN_GPIO.srcs/constrs_1/new/pin_out.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_0_0_tri_io[1]'. [/home/justin/Dropbox/106-2course/vehicle_communication_239114/lab/vivado/Lab3_CAN_GPIO/Lab3_CAN_GPIO.srcs/constrs_1/new/pin_out.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/justin/Dropbox/106-2course/vehicle_communication_239114/lab/vivado/Lab3_CAN_GPIO/Lab3_CAN_GPIO.srcs/constrs_1/new/pin_out.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_0_0_tri_io[0]'. [/home/justin/Dropbox/106-2course/vehicle_communication_239114/lab/vivado/Lab3_CAN_GPIO/Lab3_CAN_GPIO.srcs/constrs_1/new/pin_out.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/justin/Dropbox/106-2course/vehicle_communication_239114/lab/vivado/Lab3_CAN_GPIO/Lab3_CAN_GPIO.srcs/constrs_1/new/pin_out.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_0_0_tri_io[8]'. [/home/justin/Dropbox/106-2course/vehicle_communication_239114/lab/vivado/Lab3_CAN_GPIO/Lab3_CAN_GPIO.srcs/constrs_1/new/pin_out.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/justin/Dropbox/106-2course/vehicle_communication_239114/lab/vivado/Lab3_CAN_GPIO/Lab3_CAN_GPIO.srcs/constrs_1/new/pin_out.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_0_0_tri_io[7]'. [/home/justin/Dropbox/106-2course/vehicle_communication_239114/lab/vivado/Lab3_CAN_GPIO/Lab3_CAN_GPIO.srcs/constrs_1/new/pin_out.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/justin/Dropbox/106-2course/vehicle_communication_239114/lab/vivado/Lab3_CAN_GPIO/Lab3_CAN_GPIO.srcs/constrs_1/new/pin_out.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_0_0_tri_io[6]'. [/home/justin/Dropbox/106-2course/vehicle_communication_239114/lab/vivado/Lab3_CAN_GPIO/Lab3_CAN_GPIO.srcs/constrs_1/new/pin_out.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/justin/Dropbox/106-2course/vehicle_communication_239114/lab/vivado/Lab3_CAN_GPIO/Lab3_CAN_GPIO.srcs/constrs_1/new/pin_out.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_0_0_tri_io[5]'. [/home/justin/Dropbox/106-2course/vehicle_communication_239114/lab/vivado/Lab3_CAN_GPIO/Lab3_CAN_GPIO.srcs/constrs_1/new/pin_out.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/justin/Dropbox/106-2course/vehicle_communication_239114/lab/vivado/Lab3_CAN_GPIO/Lab3_CAN_GPIO.srcs/constrs_1/new/pin_out.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_0_0_tri_io[4]'. [/home/justin/Dropbox/106-2course/vehicle_communication_239114/lab/vivado/Lab3_CAN_GPIO/Lab3_CAN_GPIO.srcs/constrs_1/new/pin_out.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/justin/Dropbox/106-2course/vehicle_communication_239114/lab/vivado/Lab3_CAN_GPIO/Lab3_CAN_GPIO.srcs/constrs_1/new/pin_out.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_0_0_tri_io[3]'. [/home/justin/Dropbox/106-2course/vehicle_communication_239114/lab/vivado/Lab3_CAN_GPIO/Lab3_CAN_GPIO.srcs/constrs_1/new/pin_out.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/justin/Dropbox/106-2course/vehicle_communication_239114/lab/vivado/Lab3_CAN_GPIO/Lab3_CAN_GPIO.srcs/constrs_1/new/pin_out.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_0_0_tri_io[2]'. [/home/justin/Dropbox/106-2course/vehicle_communication_239114/lab/vivado/Lab3_CAN_GPIO/Lab3_CAN_GPIO.srcs/constrs_1/new/pin_out.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/justin/Dropbox/106-2course/vehicle_communication_239114/lab/vivado/Lab3_CAN_GPIO/Lab3_CAN_GPIO.srcs/constrs_1/new/pin_out.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_0_0_tri_io[1]'. [/home/justin/Dropbox/106-2course/vehicle_communication_239114/lab/vivado/Lab3_CAN_GPIO/Lab3_CAN_GPIO.srcs/constrs_1/new/pin_out.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/justin/Dropbox/106-2course/vehicle_communication_239114/lab/vivado/Lab3_CAN_GPIO/Lab3_CAN_GPIO.srcs/constrs_1/new/pin_out.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_0_0_tri_io[0]'. [/home/justin/Dropbox/106-2course/vehicle_communication_239114/lab/vivado/Lab3_CAN_GPIO/Lab3_CAN_GPIO.srcs/constrs_1/new/pin_out.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/justin/Dropbox/106-2course/vehicle_communication_239114/lab/vivado/Lab3_CAN_GPIO/Lab3_CAN_GPIO.srcs/constrs_1/new/pin_out.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reset_rtl'. [/home/justin/Dropbox/106-2course/vehicle_communication_239114/lab/vivado/Lab3_CAN_GPIO/Lab3_CAN_GPIO.srcs/constrs_1/new/pin_out.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/justin/Dropbox/106-2course/vehicle_communication_239114/lab/vivado/Lab3_CAN_GPIO/Lab3_CAN_GPIO.srcs/constrs_1/new/pin_out.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/justin/Dropbox/106-2course/vehicle_communication_239114/lab/vivado/Lab3_CAN_GPIO/Lab3_CAN_GPIO.srcs/constrs_1/new/pin_out.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

16 Infos, 19 Warnings, 19 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1727.277 ; gain = 472.059 ; free physical = 12585 ; free virtual = 30011
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:01 . Memory (MB): peak = 1727.277 ; gain = 0.000 ; free physical = 12579 ; free virtual = 30005
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1e52209f7

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2139.816 ; gain = 0.000 ; free physical = 12206 ; free virtual = 29631
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1e52209f7

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2139.816 ; gain = 0.000 ; free physical = 12205 ; free virtual = 29631
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1a818c313

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2139.816 ; gain = 0.000 ; free physical = 12205 ; free virtual = 29631
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 192 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1a818c313

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2139.816 ; gain = 0.000 ; free physical = 12205 ; free virtual = 29631
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1a818c313

Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2139.816 ; gain = 0.000 ; free physical = 12205 ; free virtual = 29630
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1903822f2

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2139.816 ; gain = 0.000 ; free physical = 12205 ; free virtual = 29630
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2139.816 ; gain = 0.000 ; free physical = 12205 ; free virtual = 29630
Ending Logic Optimization Task | Checksum: 1903822f2

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2139.816 ; gain = 0.000 ; free physical = 12205 ; free virtual = 29630

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 186065890

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2139.816 ; gain = 0.000 ; free physical = 12204 ; free virtual = 29630
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 19 Warnings, 19 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 2139.816 ; gain = 412.539 ; free physical = 12204 ; free virtual = 29630
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2171.832 ; gain = 0.000 ; free physical = 12194 ; free virtual = 29622
INFO: [Common 17-1381] The checkpoint '/home/justin/Dropbox/106-2course/vehicle_communication_239114/lab/vivado/Lab3_CAN_GPIO/Lab3_CAN_GPIO.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/justin/Dropbox/106-2course/vehicle_communication_239114/lab/vivado/Lab3_CAN_GPIO/Lab3_CAN_GPIO.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2203.848 ; gain = 0.000 ; free physical = 12189 ; free virtual = 29616
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17e1de95a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2203.848 ; gain = 0.000 ; free physical = 12189 ; free virtual = 29616
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2203.848 ; gain = 0.000 ; free physical = 12190 ; free virtual = 29616

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1044d089d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2203.848 ; gain = 0.000 ; free physical = 12169 ; free virtual = 29596

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 273436a8f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2210.875 ; gain = 7.027 ; free physical = 12164 ; free virtual = 29590

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 273436a8f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2210.875 ; gain = 7.027 ; free physical = 12164 ; free virtual = 29590
Phase 1 Placer Initialization | Checksum: 273436a8f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2210.875 ; gain = 7.027 ; free physical = 12164 ; free virtual = 29590

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 20853aea3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2298.918 ; gain = 95.070 ; free physical = 12146 ; free virtual = 29572

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 20853aea3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2298.918 ; gain = 95.070 ; free physical = 12146 ; free virtual = 29572

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 29dd2f621

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2298.918 ; gain = 95.070 ; free physical = 12145 ; free virtual = 29572

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 20fff2e3f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2298.918 ; gain = 95.070 ; free physical = 12145 ; free virtual = 29572

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 20fff2e3f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2298.918 ; gain = 95.070 ; free physical = 12145 ; free virtual = 29572

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1e786a9c8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2298.918 ; gain = 95.070 ; free physical = 12143 ; free virtual = 29570

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 21b2997ad

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2298.918 ; gain = 95.070 ; free physical = 12143 ; free virtual = 29570

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 21b2997ad

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2298.918 ; gain = 95.070 ; free physical = 12143 ; free virtual = 29570
Phase 3 Detail Placement | Checksum: 21b2997ad

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2298.918 ; gain = 95.070 ; free physical = 12143 ; free virtual = 29570

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 203c8cad6

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 203c8cad6

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2298.918 ; gain = 95.070 ; free physical = 12142 ; free virtual = 29569
INFO: [Place 30-746] Post Placement Timing Summary WNS=13.811. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1ad9eb1a4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2298.918 ; gain = 95.070 ; free physical = 12142 ; free virtual = 29569
Phase 4.1 Post Commit Optimization | Checksum: 1ad9eb1a4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2298.918 ; gain = 95.070 ; free physical = 12142 ; free virtual = 29569

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ad9eb1a4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2298.918 ; gain = 95.070 ; free physical = 12143 ; free virtual = 29570

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1ad9eb1a4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2298.918 ; gain = 95.070 ; free physical = 12143 ; free virtual = 29570

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 223760ef2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2298.918 ; gain = 95.070 ; free physical = 12143 ; free virtual = 29570
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 223760ef2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2298.918 ; gain = 95.070 ; free physical = 12143 ; free virtual = 29570
Ending Placer Task | Checksum: 1bdf5adc4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2298.918 ; gain = 95.070 ; free physical = 12160 ; free virtual = 29586
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 19 Warnings, 19 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2298.918 ; gain = 95.070 ; free physical = 12160 ; free virtual = 29586
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2298.918 ; gain = 0.000 ; free physical = 12155 ; free virtual = 29586
INFO: [Common 17-1381] The checkpoint '/home/justin/Dropbox/106-2course/vehicle_communication_239114/lab/vivado/Lab3_CAN_GPIO/Lab3_CAN_GPIO.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2298.918 ; gain = 0.000 ; free physical = 12160 ; free virtual = 29588
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2298.918 ; gain = 0.000 ; free physical = 12173 ; free virtual = 29601
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2298.918 ; gain = 0.000 ; free physical = 12173 ; free virtual = 29601
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: d69da71b ConstDB: 0 ShapeSum: e75806a9 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 4085fe75

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2325.547 ; gain = 26.629 ; free physical = 12042 ; free virtual = 29470
Post Restoration Checksum: NetGraph: 2ced760f NumContArr: 13988866 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 4085fe75

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2325.547 ; gain = 26.629 ; free physical = 12042 ; free virtual = 29470

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 4085fe75

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2331.535 ; gain = 32.617 ; free physical = 12011 ; free virtual = 29439

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 4085fe75

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2331.535 ; gain = 32.617 ; free physical = 12011 ; free virtual = 29439
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 15beceb32

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2358.590 ; gain = 59.672 ; free physical = 12003 ; free virtual = 29431
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.878 | TNS=0.000  | WHS=-0.185 | THS=-23.099|

Phase 2 Router Initialization | Checksum: f2731f8c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2358.590 ; gain = 59.672 ; free physical = 12003 ; free virtual = 29431

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1933ffc7f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2358.590 ; gain = 59.672 ; free physical = 12004 ; free virtual = 29432

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 143
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.379 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1f4e7a0a2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 2358.590 ; gain = 59.672 ; free physical = 12003 ; free virtual = 29431

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.379 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 181ac0a0c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2358.590 ; gain = 59.672 ; free physical = 12003 ; free virtual = 29431
Phase 4 Rip-up And Reroute | Checksum: 181ac0a0c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2358.590 ; gain = 59.672 ; free physical = 12003 ; free virtual = 29431

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 181ac0a0c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2358.590 ; gain = 59.672 ; free physical = 12003 ; free virtual = 29431

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 181ac0a0c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2358.590 ; gain = 59.672 ; free physical = 12003 ; free virtual = 29431
Phase 5 Delay and Skew Optimization | Checksum: 181ac0a0c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2358.590 ; gain = 59.672 ; free physical = 12003 ; free virtual = 29431

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1352ecafb

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2358.590 ; gain = 59.672 ; free physical = 12003 ; free virtual = 29431
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.494 | TNS=0.000  | WHS=0.054  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 148c22afd

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2358.590 ; gain = 59.672 ; free physical = 12003 ; free virtual = 29431
Phase 6 Post Hold Fix | Checksum: 148c22afd

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2358.590 ; gain = 59.672 ; free physical = 12003 ; free virtual = 29431

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.266542 %
  Global Horizontal Routing Utilization  = 0.337813 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 183725861

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2358.590 ; gain = 59.672 ; free physical = 12003 ; free virtual = 29431

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 183725861

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2358.590 ; gain = 59.672 ; free physical = 12002 ; free virtual = 29430

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a9392fe3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2358.590 ; gain = 59.672 ; free physical = 12002 ; free virtual = 29430

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=13.494 | TNS=0.000  | WHS=0.054  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1a9392fe3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2358.590 ; gain = 59.672 ; free physical = 12002 ; free virtual = 29430
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2358.590 ; gain = 59.672 ; free physical = 12037 ; free virtual = 29465

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 19 Warnings, 19 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2358.590 ; gain = 59.672 ; free physical = 12037 ; free virtual = 29465
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2358.590 ; gain = 0.000 ; free physical = 12030 ; free virtual = 29463
INFO: [Common 17-1381] The checkpoint '/home/justin/Dropbox/106-2course/vehicle_communication_239114/lab/vivado/Lab3_CAN_GPIO/Lab3_CAN_GPIO.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/justin/Dropbox/106-2course/vehicle_communication_239114/lab/vivado/Lab3_CAN_GPIO/Lab3_CAN_GPIO.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/justin/Dropbox/106-2course/vehicle_communication_239114/lab/vivado/Lab3_CAN_GPIO/Lab3_CAN_GPIO.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
83 Infos, 19 Warnings, 19 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file route_report_bus_skew_0.rpt -rpx route_report_bus_skew_0.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/justin/Dropbox/106-2course/vehicle_communication_239114/lab/vivado/Lab3_CAN_GPIO/Lab3_CAN_GPIO.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sun Jun  3 22:36:54 2018. For additional details about this file, please refer to the WebTalk help file at /home/justin/software/vivado/Xilinx/Vivado/2018.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 19 Warnings, 19 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:02:22 . Memory (MB): peak = 2696.926 ; gain = 234.258 ; free physical = 11988 ; free virtual = 29422
INFO: [Common 17-206] Exiting Vivado at Sun Jun  3 22:36:54 2018...
