#! /usr/local/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0xa34930 .scope module, "testbench" "testbench" 2 1;
 .timescale -9 -12;
v0xaa2300_0 .net "ack_in", 0 0, v0xaa1aa0_0;  1 drivers
v0xaa23c0_0 .net "ack_out", 0 0, v0xa9e220_0;  1 drivers
v0xaa2480_0 .net "cmd_pin_in", 0 0, v0xaa1b90_0;  1 drivers
v0xaa2520_0 .net "cmd_pin_out", 0 0, v0xa9fe80_0;  1 drivers
v0xaa2610_0 .net "cmd_to_send", 39 0, v0xaa1ca0_0;  1 drivers
v0xaa2700_0 .net "command_timeout", 0 0, v0xa9e2e0_0;  1 drivers
v0xaa27f0_0 .net "idle_in", 0 0, v0xaa1d90_0;  1 drivers
v0xaa2890_0 .net "no_response", 0 0, v0xaa1e80_0;  1 drivers
v0xaa2980_0 .net "reset", 0 0, v0xaa1f70_0;  1 drivers
v0xaa2ab0_0 .net "response", 14 0, L_0xab2eb0;  1 drivers
v0xaa2b50_0 .net "sd_clock", 0 0, v0xaa2060_0;  1 drivers
v0xaa2bf0_0 .net "strobe_in", 0 0, v0xaa2100_0;  1 drivers
v0xaa2c90_0 .net "strobe_out", 0 0, v0xa9f4e0_0;  1 drivers
S_0xa7a110 .scope module, "c1" "capa_fisica" 2 26, 3 6 0, S_0xa34930;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "strobe_in"
    .port_info 1 /INPUT 1 "ack_in"
    .port_info 2 /INPUT 1 "idle_in"
    .port_info 3 /INPUT 40 "cmd_to_send"
    .port_info 4 /OUTPUT 1 "ack_out"
    .port_info 5 /OUTPUT 1 "strobe_out"
    .port_info 6 /INPUT 1 "no_response"
    .port_info 7 /OUTPUT 15 "response"
    .port_info 8 /OUTPUT 1 "command_timeout"
    .port_info 9 /INPUT 1 "reset"
    .port_info 10 /INPUT 1 "sd_clock"
    .port_info 11 /INPUT 1 "cmd_pin_in"
    .port_info 12 /OUTPUT 1 "cmd_pin_out"
L_0x7f9ea3353018 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaa0170_0 .net *"_s3", 112 0, L_0x7f9ea3353018;  1 drivers
v0xaa0270_0 .net "ack_in", 0 0, v0xaa1aa0_0;  alias, 1 drivers
v0xaa0360_0 .net "ack_out", 0 0, v0xa9e220_0;  alias, 1 drivers
v0xaa0460_0 .net "cmd_pin_in", 0 0, v0xaa1b90_0;  alias, 1 drivers
v0xaa0530_0 .net "cmd_pin_out", 0 0, v0xa9fe80_0;  alias, 1 drivers
v0xaa05d0_0 .net "cmd_to_send", 39 0, v0xaa1ca0_0;  alias, 1 drivers
v0xaa06a0_0 .net "command_timeout", 0 0, v0xa9e2e0_0;  alias, 1 drivers
v0xaa0770_0 .net "data_in", 0 0, v0xa9cb70_0;  1 drivers
v0xaa0860_0 .net "data_out", 0 0, v0xa9fc10_0;  1 drivers
v0xaa0990_0 .net "enable_pts_wrapper", 0 0, v0xa9e460_0;  1 drivers
v0xaa0a80_0 .net "enable_stp_wrapper", 0 0, v0xa9e550_0;  1 drivers
v0xaa0b70_0 .net "idle_in", 0 0, v0xaa1d90_0;  alias, 1 drivers
v0xaa0c10_0 .net "load_send", 0 0, v0xa9e760_0;  1 drivers
v0xaa0d00_0 .net "no_response", 0 0, v0xaa1e80_0;  alias, 1 drivers
v0xaa0da0_0 .net "pad_enable", 0 0, v0xa9ea40_0;  1 drivers
v0xaa0e90_0 .net "pad_response", 14 0, v0xa9d2a0_0;  1 drivers
v0xaa0f30_0 .net "pad_state", 0 0, v0xa9ebe0_0;  1 drivers
v0xaa10e0_0 .net "reception_complete", 0 0, v0xa9d030_0;  1 drivers
v0xaa11d0_0 .net "reset", 0 0, v0xaa1f70_0;  alias, 1 drivers
v0xaa1270_0 .net "reset_wrapper", 0 0, v0xa9f070_0;  1 drivers
v0xaa1310_0 .net "response", 14 0, L_0xab2eb0;  alias, 1 drivers
v0xaa13b0_0 .net "sd_clock", 0 0, v0xaa2060_0;  alias, 1 drivers
v0xaa14e0_0 .net "strobe_in", 0 0, v0xaa2100_0;  alias, 1 drivers
v0xaa1580_0 .net "strobe_out", 0 0, v0xa9f4e0_0;  alias, 1 drivers
v0xaa1620_0 .net "transmission_complete", 0 0, v0xa7c430_0;  1 drivers
L_0xaa2d30 .concat [ 15 113 0 0], v0xa9d2a0_0, L_0x7f9ea3353018;
L_0xab2eb0 .part v0xa9f1b0_0, 0, 15;
S_0xa49cc0 .scope module, "PTS1" "wrapper_paralelo_serial" 3 78, 4 1 0, S_0xa7a110;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "enable"
    .port_info 1 /INPUT 40 "parallel"
    .port_info 2 /OUTPUT 1 "serial"
    .port_info 3 /OUTPUT 1 "complete"
    .port_info 4 /INPUT 1 "reset"
    .port_info 5 /INPUT 1 "sd_clock"
    .port_info 6 /INPUT 1 "load_send"
P_0xa49e90 .param/l "n" 0 4 24, +C4<00000000000000000000000000101000>;
v0xa7c430_0 .var "complete", 0 0;
v0xa9c420_0 .var/i "count", 31 0;
v0xa9c500_0 .net "enable", 0 0, v0xa9e460_0;  alias, 1 drivers
v0xa9c5d0_0 .net "load_send", 0 0, v0xa9e760_0;  alias, 1 drivers
v0xa9c690_0 .var "next_complete", 0 0;
v0xa9c7a0_0 .net "parallel", 39 0, v0xaa1ca0_0;  alias, 1 drivers
v0xa9c880_0 .var "parallel_cargado", 39 0;
v0xa9c960_0 .net "reset", 0 0, v0xa9f070_0;  alias, 1 drivers
v0xa9ca20_0 .net "sd_clock", 0 0, v0xaa2060_0;  alias, 1 drivers
v0xa9cb70_0 .var "serial", 0 0;
E_0xa7c210 .event negedge, v0xa9ca20_0;
E_0xa79b00 .event posedge, v0xa9ca20_0;
S_0xa9cd50 .scope module, "STP1" "wrapper_serial_paralelo" 3 87, 5 1 0, S_0xa7a110;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 15 "parallel"
    .port_info 1 /INPUT 1 "serial"
    .port_info 2 /INPUT 1 "sd_clock"
    .port_info 3 /INPUT 1 "enable"
    .port_info 4 /INPUT 1 "reset"
    .port_info 5 /OUTPUT 1 "complete"
P_0xa9cef0 .param/l "n" 0 5 23, +C4<00000000000000000000000000001111>;
v0xa9d030_0 .var "complete", 0 0;
v0xa9d0f0_0 .var/i "count", 31 0;
v0xa9d1d0_0 .net "enable", 0 0, v0xa9e550_0;  alias, 1 drivers
v0xa9d2a0_0 .var "parallel", 14 0;
v0xa9d380_0 .net "reset", 0 0, v0xa9f070_0;  alias, 1 drivers
v0xa9d470_0 .net "sd_clock", 0 0, v0xaa2060_0;  alias, 1 drivers
v0xa9d540_0 .net "serial", 0 0, v0xa9fc10_0;  alias, 1 drivers
S_0xa9d6c0 .scope module, "control1" "control_capa_fisica" 3 57, 6 2 0, S_0xa7a110;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "strobe_in"
    .port_info 1 /INPUT 1 "ack_in"
    .port_info 2 /INPUT 1 "idle_in"
    .port_info 3 /INPUT 1 "no_response"
    .port_info 4 /INPUT 128 "pad_response"
    .port_info 5 /INPUT 1 "reception_complete"
    .port_info 6 /INPUT 1 "transmission_complete"
    .port_info 7 /OUTPUT 1 "ack_out"
    .port_info 8 /OUTPUT 1 "strobe_out"
    .port_info 9 /OUTPUT 128 "response"
    .port_info 10 /OUTPUT 1 "command_timeout"
    .port_info 11 /OUTPUT 1 "load_send"
    .port_info 12 /OUTPUT 1 "enable_pts_wrapper"
    .port_info 13 /OUTPUT 1 "enable_stp_wrapper"
    .port_info 14 /OUTPUT 1 "pad_state"
    .port_info 15 /OUTPUT 1 "pad_enable"
    .port_info 16 /INPUT 1 "reset"
    .port_info 17 /INPUT 1 "sd_clock"
    .port_info 18 /OUTPUT 1 "reset_wrapper"
P_0xa9d8c0 .param/l "idle" 0 6 62, C4<00000010>;
P_0xa9d900 .param/l "load_command" 0 6 63, C4<00000100>;
P_0xa9d940 .param/l "reset_state" 0 6 61, C4<00000001>;
P_0xa9d980 .param/l "send_ack" 0 6 68, C4<10000000>;
P_0xa9d9c0 .param/l "send_command" 0 6 64, C4<00001000>;
P_0xa9da00 .param/l "send_response" 0 6 66, C4<00100000>;
P_0xa9da40 .param/l "wait_ack" 0 6 67, C4<01000000>;
P_0xa9da80 .param/l "wait_response" 0 6 65, C4<00010000>;
v0xa9e140_0 .net "ack_in", 0 0, v0xaa1aa0_0;  alias, 1 drivers
v0xa9e220_0 .var "ack_out", 0 0;
v0xa9e2e0_0 .var "command_timeout", 0 0;
v0xa9e380_0 .var/i "count", 31 0;
v0xa9e460_0 .var "enable_pts_wrapper", 0 0;
v0xa9e550_0 .var "enable_stp_wrapper", 0 0;
v0xa9e620_0 .var "enable_stp_wrapper_2", 0 0;
v0xa9e6c0_0 .net "idle_in", 0 0, v0xaa1d90_0;  alias, 1 drivers
v0xa9e760_0 .var "load_send", 0 0;
v0xa9e8c0_0 .var "next_state", 7 0;
o0x7f9ea339c6a8 .functor BUFZ 1, C4<z>; HiZ drive
v0xa9e980_0 .net "no_response", 0 0, o0x7f9ea339c6a8;  0 drivers
v0xa9ea40_0 .var "pad_enable", 0 0;
v0xa9eb00_0 .net "pad_response", 127 0, L_0xaa2d30;  1 drivers
v0xa9ebe0_0 .var "pad_state", 0 0;
v0xa9eca0_0 .var "problem", 0 0;
v0xa9ed60_0 .var "prueba", 0 0;
v0xa9ee20_0 .net "reception_complete", 0 0, v0xa9d030_0;  alias, 1 drivers
v0xa9efd0_0 .net "reset", 0 0, v0xaa1f70_0;  alias, 1 drivers
v0xa9f070_0 .var "reset_wrapper", 0 0;
v0xa9f110_0 .var "reset_wrapper_2", 0 0;
v0xa9f1b0_0 .var "response", 127 0;
v0xa9f250_0 .net "sd_clock", 0 0, v0xaa2060_0;  alias, 1 drivers
v0xa9f340_0 .var "state", 7 0;
v0xa9f420_0 .net "strobe_in", 0 0, v0xaa2100_0;  alias, 1 drivers
v0xa9f4e0_0 .var "strobe_out", 0 0;
v0xa9f5a0_0 .net "transmission_complete", 0 0, v0xa7c430_0;  alias, 1 drivers
E_0xa4e930/0 .event edge, v0xa9f340_0, v0xa9e6c0_0, v0xa9f420_0, v0xa7c430_0;
E_0xa4e930/1 .event edge, v0xa9eca0_0, v0xa9d030_0, v0xa9e980_0, v0xa9eb00_0;
E_0xa4e930/2 .event edge, v0xa9e140_0;
E_0xa4e930 .event/or E_0xa4e930/0, E_0xa4e930/1, E_0xa4e930/2;
S_0xa9f920 .scope module, "pad1" "pad" 3 95, 7 1 0, S_0xa7a110;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "output_input"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 1 "data_in"
    .port_info 3 /OUTPUT 1 "data_out"
    .port_info 4 /INPUT 1 "sd_clock"
    .port_info 5 /INPUT 1 "i_port"
    .port_info 6 /OUTPUT 1 "o_port"
v0xa9fb50_0 .net "data_in", 0 0, v0xa9cb70_0;  alias, 1 drivers
v0xa9fc10_0 .var "data_out", 0 0;
v0xa9fce0_0 .net "enable", 0 0, v0xa9ebe0_0;  alias, 1 drivers
v0xa9fde0_0 .net "i_port", 0 0, v0xaa1b90_0;  alias, 1 drivers
v0xa9fe80_0 .var "o_port", 0 0;
v0xa9ff70_0 .net "output_input", 0 0, v0xa9ea40_0;  alias, 1 drivers
v0xaa0010_0 .net "sd_clock", 0 0, v0xaa2060_0;  alias, 1 drivers
S_0xaa1790 .scope module, "valores" "probador" 2 24, 8 3 0, S_0xa34930;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "strobe_in"
    .port_info 1 /OUTPUT 1 "ack_in"
    .port_info 2 /OUTPUT 1 "idle_in"
    .port_info 3 /OUTPUT 40 "cmd_to_send"
    .port_info 4 /OUTPUT 1 "no_response"
    .port_info 5 /OUTPUT 1 "reset"
    .port_info 6 /OUTPUT 1 "sd_clock"
    .port_info 7 /OUTPUT 1 "cmd_pin_in"
v0xaa1aa0_0 .var "ack_in", 0 0;
v0xaa1b90_0 .var "cmd_pin_in", 0 0;
v0xaa1ca0_0 .var "cmd_to_send", 39 0;
v0xaa1d90_0 .var "idle_in", 0 0;
v0xaa1e80_0 .var "no_response", 0 0;
v0xaa1f70_0 .var "reset", 0 0;
v0xaa2060_0 .var "sd_clock", 0 0;
v0xaa2100_0 .var "strobe_in", 0 0;
    .scope S_0xaa1790;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaa1e80_0, 0, 1;
    %pushi/vec4 4042322160, 0, 32;
    %concati/vec4 240, 0, 8;
    %store/vec4 v0xaa1ca0_0, 0, 40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaa1f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaa2060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaa2100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaa1aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaa1d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaa1b90_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaa2100_0, 0, 1;
    %delay 89000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaa1b90_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaa1b90_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaa1b90_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaa1b90_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaa1b90_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaa1b90_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaa1b90_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaa1b90_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaa1b90_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaa1b90_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaa1b90_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaa1b90_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaa1b90_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaa1b90_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaa1b90_0, 0, 1;
    %delay 2000, 0;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaa1aa0_0, 0, 1;
    %delay 5000, 0;
    %vpi_call 8 54 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0xaa1790;
T_1 ;
    %delay 1000, 0;
    %load/vec4 v0xaa2060_0;
    %nor/r;
    %store/vec4 v0xaa2060_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0xa9d6c0;
T_2 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0xa9f340_0, 0, 8;
    %end;
    .thread T_2;
    .scope S_0xa9d6c0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xa9e380_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0xa9d6c0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa9eca0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0xa9d6c0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa9ed60_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0xa9d6c0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa9f110_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0xa9d6c0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa9e620_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0xa9d6c0;
T_8 ;
    %wait E_0xa79b00;
    %load/vec4 v0xa9e8c0_0;
    %assign/vec4 v0xa9f340_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0xa9d6c0;
T_9 ;
    %wait E_0xa4e930;
    %load/vec4 v0xa9f340_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 8;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 8;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %jmp T_9.8;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa9e220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa9f4e0_0, 0;
    %pushi/vec4 0, 0, 15;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xa9f1b0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa9e2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa9e760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa9e460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa9e550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa9f070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa9ebe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa9ea40_0, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0xa9e8c0_0, 0;
    %jmp T_9.8;
T_9.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xa9f110_0, 0;
    %load/vec4 v0xa9e6c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.9, 4;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0xa9e8c0_0, 0;
    %jmp T_9.10;
T_9.9 ;
    %load/vec4 v0xa9f420_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.11, 4;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0xa9e8c0_0, 0;
    %jmp T_9.12;
T_9.11 ;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0xa9e8c0_0, 0;
T_9.12 ;
T_9.10 ;
    %jmp T_9.8;
T_9.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xa9e460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xa9ebe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xa9ea40_0, 0;
    %load/vec4 v0xa9e6c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.13, 4;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0xa9e8c0_0, 0;
    %jmp T_9.14;
T_9.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xa9ed60_0, 0;
T_9.14 ;
    %jmp T_9.8;
T_9.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xa9e760_0, 0;
    %load/vec4 v0xa9e6c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.15, 4;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0xa9e8c0_0, 0;
    %jmp T_9.16;
T_9.15 ;
    %load/vec4 v0xa9f5a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.17, 4;
    %pushi/vec4 16, 0, 8;
    %assign/vec4 v0xa9e8c0_0, 0;
    %jmp T_9.18;
T_9.17 ;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v0xa9e8c0_0, 0;
T_9.18 ;
T_9.16 ;
    %jmp T_9.8;
T_9.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa9ea40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xa9e620_0, 0;
    %load/vec4 v0xa9eca0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.19, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xa9e2e0_0, 0;
    %jmp T_9.20;
T_9.19 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa9e2e0_0, 0;
T_9.20 ;
    %load/vec4 v0xa9e6c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.21, 4;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0xa9e8c0_0, 0;
    %jmp T_9.22;
T_9.21 ;
    %load/vec4 v0xa9ee20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0xa9e980_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_9.23, 4;
    %pushi/vec4 32, 0, 8;
    %assign/vec4 v0xa9e8c0_0, 0;
    %jmp T_9.24;
T_9.23 ;
    %pushi/vec4 16, 0, 8;
    %assign/vec4 v0xa9e8c0_0, 0;
T_9.24 ;
T_9.22 ;
    %jmp T_9.8;
T_9.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xa9f4e0_0, 0;
    %load/vec4 v0xa9eb00_0;
    %assign/vec4 v0xa9f1b0_0, 0;
    %load/vec4 v0xa9e6c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.25, 4;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0xa9e8c0_0, 0;
    %jmp T_9.26;
T_9.25 ;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v0xa9e8c0_0, 0;
T_9.26 ;
    %jmp T_9.8;
T_9.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa9e220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa9f4e0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0xa9f1b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa9e2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa9e760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa9e460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa9e550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa9f070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa9ebe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa9ea40_0, 0;
    %load/vec4 v0xa9e6c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.27, 4;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0xa9e8c0_0, 0;
    %jmp T_9.28;
T_9.27 ;
    %load/vec4 v0xa9e140_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.29, 4;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0xa9e8c0_0, 0;
    %jmp T_9.30;
T_9.29 ;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v0xa9e8c0_0, 0;
T_9.30 ;
T_9.28 ;
    %jmp T_9.8;
T_9.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xa9e220_0, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0xa9e8c0_0, 0;
    %jmp T_9.8;
T_9.8 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0xa9d6c0;
T_10 ;
    %wait E_0xa7c210;
    %load/vec4 v0xa9f340_0;
    %cmpi/ne 16, 0, 8;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xa9e380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa9eca0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0xa9e380_0;
    %cmpi/ne 136, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0xa9e380_0;
    %addi 1, 0, 32;
    %assign/vec4 v0xa9e380_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xa9e380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xa9eca0_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0xa9d6c0;
T_11 ;
    %wait E_0xa79b00;
    %load/vec4 v0xa9f340_0;
    %pushi/vec4 4, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xa9ed60_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v0xa9e8c0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0xa9e8c0_0;
    %assign/vec4 v0xa9e8c0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0xa9d6c0;
T_12 ;
    %wait E_0xa7c210;
    %load/vec4 v0xa9f340_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xa9f110_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xa9f070_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa9f070_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0xa9d6c0;
T_13 ;
    %wait E_0xa79b00;
    %load/vec4 v0xa9f340_0;
    %pushi/vec4 16, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xa9e620_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xa9e550_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0xa9e550_0;
    %assign/vec4 v0xa9e550_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0xa49cc0;
T_14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xa9c420_0, 0, 32;
    %end;
    .thread T_14;
    .scope S_0xa49cc0;
T_15 ;
    %wait E_0xa79b00;
    %load/vec4 v0xa9c960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa9cb70_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0xa9c880_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0xa9c500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0xa9c7a0_0;
    %assign/vec4 v0xa9c880_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0xa9c880_0;
    %assign/vec4 v0xa9c880_0, 0;
T_15.3 ;
    %load/vec4 v0xa9c5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0xa9c880_0;
    %pushi/vec4 39, 0, 32;
    %load/vec4 v0xa9c420_0;
    %sub;
    %part/s 1;
    %assign/vec4 v0xa9cb70_0, 0;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0xa9cb70_0;
    %assign/vec4 v0xa9cb70_0, 0;
T_15.5 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0xa49cc0;
T_16 ;
    %wait E_0xa79b00;
    %load/vec4 v0xa9c960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xa9c420_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0xa9c5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0xa9c420_0;
    %cmpi/ne 39, 0, 32;
    %jmp/0xz  T_16.4, 4;
    %load/vec4 v0xa9c420_0;
    %addi 1, 0, 32;
    %assign/vec4 v0xa9c420_0, 0;
    %jmp T_16.5;
T_16.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xa9c420_0, 0;
T_16.5 ;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0xa49cc0;
T_17 ;
    %wait E_0xa79b00;
    %load/vec4 v0xa9c420_0;
    %cmpi/e 39, 0, 32;
    %jmp/0xz  T_17.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xa9c690_0, 0, 1;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa9c690_0, 0, 1;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0xa49cc0;
T_18 ;
    %wait E_0xa7c210;
    %load/vec4 v0xa9c690_0;
    %assign/vec4 v0xa7c430_0, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_0xa9cd50;
T_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xa9d0f0_0, 0, 32;
    %end;
    .thread T_19;
    .scope S_0xa9cd50;
T_20 ;
    %wait E_0xa79b00;
    %load/vec4 v0xa9d380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v0xa9d2a0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0xa9d1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0xa9d540_0;
    %ix/load 5, 0, 0;
    %pushi/vec4 14, 0, 32;
    %load/vec4 v0xa9d0f0_0;
    %sub;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xa9d2a0_0, 4, 5;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0xa9d2a0_0;
    %assign/vec4 v0xa9d2a0_0, 0;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0xa9cd50;
T_21 ;
    %wait E_0xa79b00;
    %load/vec4 v0xa9d1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0xa9d0f0_0;
    %cmpi/ne 14, 0, 32;
    %jmp/0xz  T_21.2, 4;
    %load/vec4 v0xa9d0f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xa9d0f0_0, 0, 32;
    %jmp T_21.3;
T_21.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xa9d0f0_0, 0, 32;
T_21.3 ;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0xa9cd50;
T_22 ;
    %wait E_0xa79b00;
    %load/vec4 v0xa9d0f0_0;
    %cmpi/e 14, 0, 32;
    %jmp/0xz  T_22.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xa9d030_0, 0, 1;
    %jmp T_22.1;
T_22.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa9d030_0, 0, 1;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0xa9f920;
T_23 ;
    %wait E_0xa79b00;
    %load/vec4 v0xa9fce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0xa9ff70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_23.2, 4;
    %load/vec4 v0xa9fb50_0;
    %assign/vec4 v0xa9fe80_0, 0;
    %pushi/vec4 0, 1, 1;
    %assign/vec4 v0xa9fc10_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %pushi/vec4 0, 1, 1;
    %assign/vec4 v0xa9fe80_0, 0;
    %load/vec4 v0xa9fde0_0;
    %assign/vec4 v0xa9fc10_0, 0;
T_23.3 ;
    %jmp T_23.1;
T_23.0 ;
    %pushi/vec4 0, 1, 1;
    %assign/vec4 v0xa9fe80_0, 0;
    %pushi/vec4 0, 1, 1;
    %assign/vec4 v0xa9fc10_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0xa34930;
T_24 ;
    %vpi_call 2 19 "$dumpfile", "testbench.vcd" {0 0 0};
    %vpi_call 2 20 "$dumpvars", 32'sb00000000000000000000000000000000, S_0xa34930 {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "testbench.v";
    "capa_fisica.v";
    "./wrapper_paralelo_serial.v";
    "./wrapper_serial_paralelo.v";
    "./control_capa_fisica.v";
    "./pad.v";
    "probador.v";
