// Seed: 2719666807
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  logic id_7;
  logic id_8;
endmodule
module module_1 #(
    parameter id_12 = 32'd28,
    parameter id_2  = 32'd71,
    parameter id_4  = 32'd80
) (
    id_1,
    _id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    _id_12,
    id_13
);
  input wire id_13;
  input wire _id_12;
  module_0 modCall_1 (
      id_7,
      id_8,
      id_10,
      id_10,
      id_10,
      id_8
  );
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire _id_4;
  inout wire id_3;
  inout wire _id_2;
  input wire id_1;
  logic [id_2 : id_4] id_14;
  ;
  wire [id_12 : id_12] id_15;
  wire id_16;
  assign id_14 = -1;
endmodule
