5 10 101 3 *
8 /Users/trevorw/projects/devel/covered/diags/verilog -t main -vcd disable2.1.vcd -o disable2.1.cdd -v disable2.1.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" disable2.1.v 1 27 1
2 1 3 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u0
4 1 1 0 0
3 1 main.$u0 "main.$u0" disable2.1.v 0 5 1
2 2 4 10004 1 3b 5002 0 0 1 18 0 1 0 0 0 0 foo
4 2 11 0 0
3 1 main.$u1 "main.$u1" disable2.1.v 0 14 1
3 3 main.foo "main.foo" disable2.1.v 16 25 1
2 3 18 20006 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u2
1 a 17 870006 1 0 0 0 1 17 0 1 0 0 0
4 3 11 0 0
3 1 main.foo.$u2 "main.foo.$u2" disable2.1.v 0 24 1
2 4 19 8000b 1 0 21008 0 0 1 16 1 0
2 5 19 40004 0 1 1410 0 0 1 1 a
2 6 19 4000b 1 37 1a 4 5
2 7 20 80008 1 1 1008 0 0 1 1 a
2 8 20 4000a 1 39 a 7 0
2 9 23 a000d 0 0 21010 0 0 1 16 0 0
2 10 23 60006 0 1 1410 0 0 1 1 a
2 11 23 6000d 0 37 32 9 10
2 12 21 60010 1 40 5002 0 0 1 18 0 1 0 0 0 0 foo
4 11 0 0 0
4 12 0 0 0
4 8 0 12 11
4 6 11 8 8
