

================================================================
== Vitis HLS Report for 'B_IO_L3_in_serialize_x1'
================================================================
* Date:           Sun Sep 18 13:54:05 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.645 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6145|     6145|  20.481 us|  20.481 us|  6145|  6145|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- B_IO_L3_in_serialize_x1_loop_1   |     6144|     6144|         6|          -|          -|  1024|        no|
        | + B_IO_L3_in_serialize_x1_loop_2  |        2|        2|         2|          1|          1|     2|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 6 5 
5 --> 4 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_B_IO_L3_in_serialize_x12, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%br_ln15124 = br void" [./dut.cpp:15124]   --->   Operation 8 'br' 'br_ln15124' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.64>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%i_V = phi i11 0, void, i11 %i_V_4, void"   --->   Operation 9 'phi' 'i_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.73ns)   --->   "%i_V_4 = add i11 %i_V, i11 1"   --->   Operation 10 'add' 'i_V_4' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.61ns)   --->   "%icmp_ln878 = icmp_eq  i11 %i_V, i11 1024"   --->   Operation 11 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 12 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln15124 = br i1 %icmp_ln878, void %.split2, void" [./dut.cpp:15124]   --->   Operation 13 'br' 'br_ln15124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln534 = zext i11 %i_V"   --->   Operation 14 'zext' 'zext_ln534' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i119 %B, i64 0, i64 %zext_ln534" [./dut.cpp:15126]   --->   Operation 15 'getelementptr' 'B_addr' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_2 : Operation 16 [2/2] (1.64ns)   --->   "%mem_data_V = load i12 %B_addr" [./dut.cpp:15126]   --->   Operation 16 'load' 'mem_data_V' <Predicate = (!icmp_ln878)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 119> <Depth = 4096> <RAM>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%ret_ln15133 = ret" [./dut.cpp:15133]   --->   Operation 17 'ret' 'ret_ln15133' <Predicate = (icmp_ln878)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.64>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln15124 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1477" [./dut.cpp:15124]   --->   Operation 18 'specloopname' 'specloopname_ln15124' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/2] (1.64ns)   --->   "%mem_data_V = load i12 %B_addr" [./dut.cpp:15126]   --->   Operation 19 'load' 'mem_data_V' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 119> <Depth = 4096> <RAM>
ST_3 : Operation 20 [1/1] (0.38ns)   --->   "%br_ln15127 = br void" [./dut.cpp:15127]   --->   Operation 20 'br' 'br_ln15127' <Predicate = true> <Delay = 0.38>

State 4 <SV = 3> <Delay = 0.43>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%p_V = phi i2 %add_ln691, void %.split, i2 0, void %.split2"   --->   Operation 21 'phi' 'p_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i119 0, void %.split, i119 %mem_data_V, void %.split2"   --->   Operation 22 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.43ns)   --->   "%add_ln691 = add i2 %p_V, i2 1"   --->   Operation 23 'add' 'add_ln691' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 24 [1/1] (0.34ns)   --->   "%icmp_ln878_65 = icmp_eq  i2 %p_V, i2 2"   --->   Operation 24 'icmp' 'icmp_ln878_65' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 25 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln15127 = br i1 %icmp_ln878_65, void %.split, void" [./dut.cpp:15127]   --->   Operation 26 'br' 'br_ln15127' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.21>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln674 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_536"   --->   Operation 27 'specpipeline' 'specpipeline_ln674' <Predicate = (!icmp_ln878_65)> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_74"   --->   Operation 28 'specloopname' 'specloopname_ln674' <Predicate = (!icmp_ln878_65)> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln674 = zext i119 %p_Val2_s"   --->   Operation 29 'zext' 'zext_ln674' <Predicate = (!icmp_ln878_65)> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_B_B_IO_L3_in_serialize_x12, i256 %zext_ln674" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 30 'write' 'write_ln174' <Predicate = (!icmp_ln878_65)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 31 'br' 'br_ln0' <Predicate = (!icmp_ln878_65)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_B_B_IO_L3_in_serialize_x12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0     (specinterface    ) [ 0000000]
br_ln15124            (br               ) [ 0111111]
i_V                   (phi              ) [ 0010000]
i_V_4                 (add              ) [ 0111111]
icmp_ln878            (icmp             ) [ 0011111]
speclooptripcount_ln0 (speclooptripcount) [ 0000000]
br_ln15124            (br               ) [ 0000000]
zext_ln534            (zext             ) [ 0000000]
B_addr                (getelementptr    ) [ 0001000]
ret_ln15133           (ret              ) [ 0000000]
specloopname_ln15124  (specloopname     ) [ 0000000]
mem_data_V            (load             ) [ 0011111]
br_ln15127            (br               ) [ 0011111]
p_V                   (phi              ) [ 0000100]
p_Val2_s              (phi              ) [ 0000110]
add_ln691             (add              ) [ 0011111]
icmp_ln878_65         (icmp             ) [ 0011111]
speclooptripcount_ln0 (speclooptripcount) [ 0000000]
br_ln15127            (br               ) [ 0000000]
specpipeline_ln674    (specpipeline     ) [ 0000000]
specloopname_ln674    (specloopname     ) [ 0000000]
zext_ln674            (zext             ) [ 0000000]
write_ln174           (write            ) [ 0000000]
br_ln0                (br               ) [ 0011111]
br_ln0                (br               ) [ 0111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_B_B_IO_L3_in_serialize_x12">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_B_IO_L3_in_serialize_x12"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1310"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_536"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1477"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_74"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="write_ln174_write_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="0" slack="0"/>
<pin id="48" dir="0" index="1" bw="256" slack="0"/>
<pin id="49" dir="0" index="2" bw="119" slack="0"/>
<pin id="50" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/5 "/>
</bind>
</comp>

<comp id="53" class="1004" name="B_addr_gep_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="119" slack="0"/>
<pin id="55" dir="0" index="1" bw="1" slack="0"/>
<pin id="56" dir="0" index="2" bw="11" slack="0"/>
<pin id="57" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/2 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_access_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="12" slack="0"/>
<pin id="62" dir="0" index="1" bw="119" slack="2147483647"/>
<pin id="63" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="64" dir="1" index="3" bw="119" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mem_data_V/2 "/>
</bind>
</comp>

<comp id="66" class="1005" name="i_V_reg_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="11" slack="1"/>
<pin id="68" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i_V (phireg) "/>
</bind>
</comp>

<comp id="70" class="1004" name="i_V_phi_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="1"/>
<pin id="72" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="73" dir="0" index="2" bw="11" slack="0"/>
<pin id="74" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="77" class="1005" name="p_V_reg_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="2" slack="1"/>
<pin id="79" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_V (phireg) "/>
</bind>
</comp>

<comp id="81" class="1004" name="p_V_phi_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="2" slack="0"/>
<pin id="83" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="1" slack="1"/>
<pin id="85" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_V/4 "/>
</bind>
</comp>

<comp id="88" class="1005" name="p_Val2_s_reg_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="119" slack="1"/>
<pin id="90" dir="1" index="1" bw="119" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="92" class="1004" name="p_Val2_s_phi_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="1"/>
<pin id="94" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="119" slack="1"/>
<pin id="96" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="4" bw="119" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/4 "/>
</bind>
</comp>

<comp id="100" class="1004" name="i_V_4_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="11" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V_4/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="icmp_ln878_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="11" slack="0"/>
<pin id="108" dir="0" index="1" bw="11" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="zext_ln534_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="11" slack="0"/>
<pin id="114" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln534/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="add_ln691_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="2" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/4 "/>
</bind>
</comp>

<comp id="123" class="1004" name="icmp_ln878_65_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="2" slack="0"/>
<pin id="125" dir="0" index="1" bw="2" slack="0"/>
<pin id="126" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878_65/4 "/>
</bind>
</comp>

<comp id="129" class="1004" name="zext_ln674_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="119" slack="1"/>
<pin id="131" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln674/5 "/>
</bind>
</comp>

<comp id="134" class="1005" name="i_V_4_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="11" slack="0"/>
<pin id="136" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_V_4 "/>
</bind>
</comp>

<comp id="142" class="1005" name="B_addr_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="12" slack="1"/>
<pin id="144" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="B_addr "/>
</bind>
</comp>

<comp id="147" class="1005" name="mem_data_V_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="119" slack="1"/>
<pin id="149" dir="1" index="1" bw="119" slack="1"/>
</pin_list>
<bind>
<opset="mem_data_V "/>
</bind>
</comp>

<comp id="152" class="1005" name="add_ln691_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="2" slack="0"/>
<pin id="154" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691 "/>
</bind>
</comp>

<comp id="157" class="1005" name="icmp_ln878_65_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="1"/>
<pin id="159" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln878_65 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="44" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="0" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="58"><net_src comp="2" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="59"><net_src comp="22" pin="0"/><net_sink comp="53" pin=1"/></net>

<net id="65"><net_src comp="53" pin="3"/><net_sink comp="60" pin=0"/></net>

<net id="69"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="76"><net_src comp="66" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="80"><net_src comp="28" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="87"><net_src comp="77" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="91"><net_src comp="30" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="88" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="92" pin="4"/><net_sink comp="88" pin=0"/></net>

<net id="104"><net_src comp="70" pin="4"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="14" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="70" pin="4"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="16" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="115"><net_src comp="70" pin="4"/><net_sink comp="112" pin=0"/></net>

<net id="116"><net_src comp="112" pin="1"/><net_sink comp="53" pin=2"/></net>

<net id="121"><net_src comp="81" pin="4"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="32" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="81" pin="4"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="34" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="132"><net_src comp="88" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="137"><net_src comp="100" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="145"><net_src comp="53" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="150"><net_src comp="60" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="155"><net_src comp="117" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="160"><net_src comp="123" pin="2"/><net_sink comp="157" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_B_B_IO_L3_in_serialize_x12 | {5 }
 - Input state : 
	Port: B_IO_L3_in_serialize_x1 : B | {2 3 }
  - Chain level:
	State 1
	State 2
		i_V_4 : 1
		icmp_ln878 : 1
		br_ln15124 : 2
		zext_ln534 : 1
		B_addr : 2
		mem_data_V : 3
	State 3
	State 4
		add_ln691 : 1
		icmp_ln878_65 : 1
		br_ln15127 : 2
	State 5
		write_ln174 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|    add   |       i_V_4_fu_100      |    0    |    18   |
|          |     add_ln691_fu_117    |    0    |    9    |
|----------|-------------------------|---------|---------|
|   icmp   |    icmp_ln878_fu_106    |    0    |    11   |
|          |   icmp_ln878_65_fu_123  |    0    |    8    |
|----------|-------------------------|---------|---------|
|   write  | write_ln174_write_fu_46 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |    zext_ln534_fu_112    |    0    |    0    |
|          |    zext_ln674_fu_129    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    46   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|    B_addr_reg_142   |   12   |
|  add_ln691_reg_152  |    2   |
|    i_V_4_reg_134    |   11   |
|      i_V_reg_66     |   11   |
|icmp_ln878_65_reg_157|    1   |
|  mem_data_V_reg_147 |   119  |
|      p_V_reg_77     |    2   |
|   p_Val2_s_reg_88   |   119  |
+---------------------+--------+
|        Total        |   277  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_60 |  p0  |   2  |  12  |   24   ||    9    |
|  p_Val2_s_reg_88 |  p0  |   2  |  119 |   238  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   262  ||  0.774  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   46   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   277  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   277  |   64   |
+-----------+--------+--------+--------+
