{"context": " More than 1 year has passed since last update.\n\n\u306f\u3058\u3081\u306b\n\u30d5\u30a3\u30dc\u30ca\u30c3\u30c1\u3092\u6c42\u3081\u308b\u56de\u8def\u3092VHDL\u3068MessagePack-RPC\u3067FPGA\u306b\u5b9f\u88c5\u3057\u3066\u307f\u305f(ZYNQ\u7de8)\u3067\u4f5c\u3063\u305fFibnacci_Server \u3092Vivado\u3092\u4f7f\u3063\u3066\u5358\u4f53\u3067\u30b7\u30df\u30e5\u30ec\u30fc\u30b7\u30e7\u30f3\u3059\u308b\u65b9\u6cd5\u306b\u3064\u3044\u3066\u793a\u3057\u307e\u3059\u3002\n\n\u7528\u610f\u3059\u308b\u3082\u306e\n\nXilinx Vivado 2015.3\nRuby 1.9.3 \u4ee5\u964d\nDummy_Plug 1.6.0\n\nDummy_Plug \u306f AXI4/AXI4-Stream \u306eBFM(\u30d0\u30b9\u30d5\u30a1\u30f3\u30af\u30b7\u30e7\u30f3\u30e2\u30c7\u30eb)\u30e9\u30a4\u30d6\u30e9\u30ea\u3067\u3059\u3002\n\n\u30d6\u30ed\u30c3\u30af\u56f3\n\nAXI4_Stream_Master_Player\u3001AXI4_Stream_Slave_Player\u306fYAML\u5f62\u5f0f\u306e\u30b7\u30ca\u30ea\u30aa\u30d5\u30a1\u30a4\u30eb\u3092\u8aad\u307f\u8fbc\u3093\u3067AXI4-Stream I/F\u4fe1\u53f7\u306e\u5165\u51fa\u529b\u3092\u884c\u3046\u305f\u3081\u306eDummy_Plug\u30e9\u30a4\u30d6\u30e9\u30ea\u306e\u30b3\u30f3\u30dd\u30fc\u30cd\u30f3\u30c8\u3067\u3059\u3002\n\n\u624b\u9806\n\n\u30ea\u30dd\u30b8\u30c8\u30ea\u3068\u5404submodule \u3092\u30c0\u30a6\u30f3\u30ed\u30fc\u30c9\nshell% git clone git://github.com/ikwzm/msgpack-vhdl-examples.git\nshell% cd msgpack-vhdl-examples\nshell% git submodule init\nshell% git submodule update\n\n\n\u30c6\u30b9\u30c8\u30b7\u30ca\u30ea\u30aa\u306e\u4f5c\u6210\nAXI4_Stream_Master_Player\u304a\u3088\u3073AXI4_Stream_Slave_Player\u7528\u306e\u30c6\u30b9\u30c8\u30b7\u30ca\u30ea\u30aa\u3092\u4f5c\u308a\u307e\u3059\u3002\nshell% cd examples/fibonacci/src/test/scenarios\nshell% ruby test_1.rb\n\ntest_1.rb \u306f\u30c6\u30b9\u30c8\u30b7\u30ca\u30ea\u30aa(YAML\u5f62\u5f0f)\u3092\u751f\u6210\u3059\u308b\u305f\u3081\u306eruby\u30b9\u30af\u30ea\u30d7\u30c8\u3067\u3059\u3002\n\nVivado \u30d7\u30ed\u30b8\u30a7\u30af\u30c8\u306e\u4f5c\u6210\nVivado \u30d7\u30ed\u30b8\u30a7\u30af\u30c8\u3092\u4f5c\u6210\u3059\u308b\u305f\u3081\u306eTcl\u30d5\u30a1\u30a4\u30eb(create_project.tcl)\u3092\u7528\u610f\u3057\u3066\u3044\u307e\u3059\u3002\nVivado\u3092\u8d77\u52d5\u3057\u3066\u6b21\u306e\u30e1\u30cb\u30e5\u30fc\u304b\u3089Tcl\u30d5\u30a1\u30a4\u30eb\u3092\u5b9f\u884c\u3057\u3066\u304f\u3060\u3055\u3044\u3002\nVivado > Tools > Run Tcl Script... > examples/fibonacci/sim/vivado/vhdl/create_project.tcl\n\n\n\u30b7\u30df\u30e5\u30ec\u30fc\u30b7\u30e7\u30f3\u3092\u5b9f\u884c\nVivado \u30d7\u30ed\u30b8\u30a7\u30af\u30c8\u3092\u958b\u304d\u3001\u6b21\u306e\u3088\u3046\u306b\u30b7\u30df\u30e5\u30ec\u30fc\u30b7\u30e7\u30f3\u3092\u5b9f\u884c\u3057\u3066\u304f\u3060\u3055\u3044\u3002\nVivado > Flow > Run Simulation > Run Behavioral Simulation\n\n\u53c2\u8003\u307e\u3067\u306b\u3001\u5b9f\u884c\u3057\u305f\u3068\u304d\u306b\u6ce2\u5f62\u306e\u4e00\u90e8\u3092\u4ee5\u4e0b\u306b\u793a\u3057\u307e\u3059\u3002\n\n\u30af\u30ed\u30c3\u30af\u306e\u5468\u6ce2\u6570\u306f100MHz\u3067\u3059\u3002\nfib(42)\u3092\u5b9f\u884c\u3059\u308b\u306e\u306b\u3001MessagePack-RPC\u306e\u30b7\u30ea\u30a2\u30e9\u30a4\u30ba\u3068\u30c7\u30b7\u30ea\u30a2\u30e9\u30a4\u30ba\u3092\u542b\u3081\u306a\u3044FIB\u5358\u4f53\u3067\u306f430nsec((42+1)\u00d710nsec)\u3001MessagePack-RPC\u306e\u30b7\u30ea\u30a2\u30e9\u30a4\u30ba\u3068\u30c7\u30b7\u30ea\u30a2\u30e9\u30a4\u30ba\u3092\u542b\u3081\u3066650nsec(420nsec+13\u00d710nsec)\u3001\u304b\u304b\u3063\u3066\u3044\u308b\u3053\u3068\u304c\u308f\u304b\u308a\u307e\u3059\u3002\n\n\u53c2\u7167\nMessagePack for VHDL (https://github.com/ikwzm/msgpack-vhdl)\nMessagePack for VHDL Examples (https://github.com/ikwzm/msgpack-vhdl-examples)\nMessagePack-RPC\u3092\u4f7f\u3063\u3066FPGA\u3092\u5236\u5fa1\n\u30d5\u30a3\u30dc\u30ca\u30c3\u30c1\u3092\u6c42\u3081\u308b\u56de\u8def\u3092VHDL\u3068MessagePack-RPC\u3067FPGA\u306b\u5b9f\u88c5\u3057\u3066\u307f\u305f(ZYNQ\u7de8)\n#\u306f\u3058\u3081\u306b\n[\u30d5\u30a3\u30dc\u30ca\u30c3\u30c1\u3092\u6c42\u3081\u308b\u56de\u8def\u3092VHDL\u3068MessagePack-RPC\u3067FPGA\u306b\u5b9f\u88c5\u3057\u3066\u307f\u305f(ZYNQ\u7de8)](http://qiita.com/ikwzm/items/0d608ace0e9a9a872a0b)\u3067\u4f5c\u3063\u305fFibnacci_Server \u3092Vivado\u3092\u4f7f\u3063\u3066\u5358\u4f53\u3067\u30b7\u30df\u30e5\u30ec\u30fc\u30b7\u30e7\u30f3\u3059\u308b\u65b9\u6cd5\u306b\u3064\u3044\u3066\u793a\u3057\u307e\u3059\u3002\n\n#\u7528\u610f\u3059\u308b\u3082\u306e\n\n - Xilinx Vivado 2015.3\n - Ruby 1.9.3 \u4ee5\u964d\n - [Dummy_Plug 1.6.0](https://github.com/ikwzm/Dummy_Plug)\n\nDummy_Plug \u306f AXI4/AXI4-Stream \u306eBFM(\u30d0\u30b9\u30d5\u30a1\u30f3\u30af\u30b7\u30e7\u30f3\u30e2\u30c7\u30eb)\u30e9\u30a4\u30d6\u30e9\u30ea\u3067\u3059\u3002\n\n#\u30d6\u30ed\u30c3\u30af\u56f3\n\n![akgeo2.jpg](https://qiita-image-store.s3.amazonaws.com/0/24981/d9802aeb-3dc3-1f7e-daf5-b2a3d070fbdf.jpeg)\n\nAXI4_Stream_Master_Player\u3001AXI4_Stream_Slave_Player\u306fYAML\u5f62\u5f0f\u306e\u30b7\u30ca\u30ea\u30aa\u30d5\u30a1\u30a4\u30eb\u3092\u8aad\u307f\u8fbc\u3093\u3067AXI4-Stream I/F\u4fe1\u53f7\u306e\u5165\u51fa\u529b\u3092\u884c\u3046\u305f\u3081\u306eDummy_Plug\u30e9\u30a4\u30d6\u30e9\u30ea\u306e\u30b3\u30f3\u30dd\u30fc\u30cd\u30f3\u30c8\u3067\u3059\u3002\n\n#\u624b\u9806\n\n##\u30ea\u30dd\u30b8\u30c8\u30ea\u3068\u5404submodule \u3092\u30c0\u30a6\u30f3\u30ed\u30fc\u30c9\n\n````\nshell% git clone git://github.com/ikwzm/msgpack-vhdl-examples.git\nshell% cd msgpack-vhdl-examples\nshell% git submodule init\nshell% git submodule update\n````\n\n##\u30c6\u30b9\u30c8\u30b7\u30ca\u30ea\u30aa\u306e\u4f5c\u6210\n\nAXI4_Stream_Master_Player\u304a\u3088\u3073AXI4_Stream_Slave_Player\u7528\u306e\u30c6\u30b9\u30c8\u30b7\u30ca\u30ea\u30aa\u3092\u4f5c\u308a\u307e\u3059\u3002\n\n````\nshell% cd examples/fibonacci/src/test/scenarios\nshell% ruby test_1.rb\n````\n\ntest_1.rb \u306f\u30c6\u30b9\u30c8\u30b7\u30ca\u30ea\u30aa(YAML\u5f62\u5f0f)\u3092\u751f\u6210\u3059\u308b\u305f\u3081\u306eruby\u30b9\u30af\u30ea\u30d7\u30c8\u3067\u3059\u3002\n\n\n##Vivado \u30d7\u30ed\u30b8\u30a7\u30af\u30c8\u306e\u4f5c\u6210\n\nVivado \u30d7\u30ed\u30b8\u30a7\u30af\u30c8\u3092\u4f5c\u6210\u3059\u308b\u305f\u3081\u306eTcl\u30d5\u30a1\u30a4\u30eb(create_project.tcl)\u3092\u7528\u610f\u3057\u3066\u3044\u307e\u3059\u3002\nVivado\u3092\u8d77\u52d5\u3057\u3066\u6b21\u306e\u30e1\u30cb\u30e5\u30fc\u304b\u3089Tcl\u30d5\u30a1\u30a4\u30eb\u3092\u5b9f\u884c\u3057\u3066\u304f\u3060\u3055\u3044\u3002\n\n````\nVivado > Tools > Run Tcl Script... > examples/fibonacci/sim/vivado/vhdl/create_project.tcl\n````\n\n\n##\u30b7\u30df\u30e5\u30ec\u30fc\u30b7\u30e7\u30f3\u3092\u5b9f\u884c\n\nVivado \u30d7\u30ed\u30b8\u30a7\u30af\u30c8\u3092\u958b\u304d\u3001\u6b21\u306e\u3088\u3046\u306b\u30b7\u30df\u30e5\u30ec\u30fc\u30b7\u30e7\u30f3\u3092\u5b9f\u884c\u3057\u3066\u304f\u3060\u3055\u3044\u3002\n\n````\nVivado > Flow > Run Simulation > Run Behavioral Simulation\n````\n\n\u53c2\u8003\u307e\u3067\u306b\u3001\u5b9f\u884c\u3057\u305f\u3068\u304d\u306b\u6ce2\u5f62\u306e\u4e00\u90e8\u3092\u4ee5\u4e0b\u306b\u793a\u3057\u307e\u3059\u3002\n\n![fibonacci_vhdl.jpg](https://qiita-image-store.s3.amazonaws.com/0/24981/f96e78d6-5e91-32d0-e98b-22cdd33e82f8.jpeg)\n\n\u30af\u30ed\u30c3\u30af\u306e\u5468\u6ce2\u6570\u306f100MHz\u3067\u3059\u3002\nfib(42)\u3092\u5b9f\u884c\u3059\u308b\u306e\u306b\u3001MessagePack-RPC\u306e\u30b7\u30ea\u30a2\u30e9\u30a4\u30ba\u3068\u30c7\u30b7\u30ea\u30a2\u30e9\u30a4\u30ba\u3092\u542b\u3081\u306a\u3044FIB\u5358\u4f53\u3067\u306f430nsec((42+1)\u00d710nsec)\u3001MessagePack-RPC\u306e\u30b7\u30ea\u30a2\u30e9\u30a4\u30ba\u3068\u30c7\u30b7\u30ea\u30a2\u30e9\u30a4\u30ba\u3092\u542b\u3081\u3066650nsec(420nsec+13\u00d710nsec)\u3001\u304b\u304b\u3063\u3066\u3044\u308b\u3053\u3068\u304c\u308f\u304b\u308a\u307e\u3059\u3002\n\n#\u53c2\u7167\n\n[MessagePack for VHDL (https://github.com/ikwzm/msgpack-vhdl)](https://github.com/ikwzm/msgpack-vhdl)\n[MessagePack for VHDL Examples (https://github.com/ikwzm/msgpack-vhdl-examples)](https://github.com/ikwzm/msgpack-vhdl-examples)\n[MessagePack-RPC\u3092\u4f7f\u3063\u3066FPGA\u3092\u5236\u5fa1](http://qiita.com/ikwzm/items/2644c6e50a7049c75d49)\n[\u30d5\u30a3\u30dc\u30ca\u30c3\u30c1\u3092\u6c42\u3081\u308b\u56de\u8def\u3092VHDL\u3068MessagePack-RPC\u3067FPGA\u306b\u5b9f\u88c5\u3057\u3066\u307f\u305f(ZYNQ\u7de8)](http://qiita.com/ikwzm/items/0d608ace0e9a9a872a0b)\n\n\n", "tags": ["VHDL", "FPGA", "Vivado", "MessagePack"]}