--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml generazione_valori_RSA.twx generazione_valori_RSA.ncd -o
generazione_valori_RSA.twr generazione_valori_RSA.pcf

Design file:              generazione_valori_RSA.ncd
Physical constraint file: generazione_valori_RSA.pcf
Device,package,speed:     xc3s100e,tq144,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
p<0>        |    3.137(R)|   -0.805(R)|clk_BUFGP         |   0.000|
p<1>        |    3.132(R)|   -0.799(R)|clk_BUFGP         |   0.000|
p<2>        |    3.132(R)|   -0.799(R)|clk_BUFGP         |   0.000|
p<3>        |    3.133(R)|   -0.800(R)|clk_BUFGP         |   0.000|
p<4>        |    3.130(R)|   -0.797(R)|clk_BUFGP         |   0.000|
p<5>        |    3.130(R)|   -0.797(R)|clk_BUFGP         |   0.000|
p<6>        |    3.131(R)|   -0.799(R)|clk_BUFGP         |   0.000|
p<7>        |    3.131(R)|   -0.799(R)|clk_BUFGP         |   0.000|
q<0>        |    0.457(R)|    0.731(R)|clk_BUFGP         |   0.000|
q<1>        |    0.189(R)|    0.945(R)|clk_BUFGP         |   0.000|
q<2>        |   -0.031(R)|    1.126(R)|clk_BUFGP         |   0.000|
q<3>        |    0.180(R)|    0.957(R)|clk_BUFGP         |   0.000|
q<4>        |    0.179(R)|    0.957(R)|clk_BUFGP         |   0.000|
q<5>        |    0.792(R)|    0.467(R)|clk_BUFGP         |   0.000|
q<6>        |    0.124(R)|    1.001(R)|clk_BUFGP         |   0.000|
q<7>        |   -0.383(R)|    1.407(R)|clk_BUFGP         |   0.000|
reset       |    2.330(R)|    1.056(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.786|         |         |         |
start          |         |    5.205|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock start
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    3.029|         |
start          |         |         |   -0.521|   -0.521|
---------------+---------+---------+---------+---------+


Analysis completed Wed Jan  3 18:13:50 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 361 MB



