{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 12 15:41:53 2021 " "Info: Processing started: Fri Nov 12 15:41:53 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ArbCodeCnt -c ArbCodeCnt " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ArbCodeCnt -c ArbCodeCnt" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "divi_1hz.v(11) " "Warning (10268): Verilog HDL information at divi_1hz.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "divi_1hz.v" "" { Text "E:/FPGA/ArbCode/divi_1hz.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divi_1hz.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file divi_1hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 divi_1hz " "Info: Found entity 1: divi_1hz" {  } { { "divi_1hz.v" "" { Text "E:/FPGA/ArbCode/divi_1hz.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm7.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fsm7.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm7 " "Info: Found entity 1: fsm7" {  } { { "fsm7.v" "" { Text "E:/FPGA/ArbCode/fsm7.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg " "Info: Found entity 1: seg" {  } { { "seg.v" "" { Text "E:/FPGA/ArbCode/seg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ArbCodeCnt.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ArbCodeCnt.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ArbCodeCnt " "Info: Found entity 1: ArbCodeCnt" {  } { { "ArbCodeCnt.bdf" "" { Schematic "E:/FPGA/ArbCode/ArbCodeCnt.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ArbCodeCnt " "Info: Elaborating entity \"ArbCodeCnt\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg seg:inst2 " "Info: Elaborating entity \"seg\" for hierarchy \"seg:inst2\"" {  } { { "ArbCodeCnt.bdf" "inst2" { Schematic "E:/FPGA/ArbCode/ArbCodeCnt.bdf" { { 152 728 864 344 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm7 fsm7:inst3 " "Info: Elaborating entity \"fsm7\" for hierarchy \"fsm7:inst3\"" {  } { { "ArbCodeCnt.bdf" "inst3" { Schematic "E:/FPGA/ArbCode/ArbCodeCnt.bdf" { { 152 512 608 248 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divi_1hz divi_1hz:inst " "Info: Elaborating entity \"divi_1hz\" for hierarchy \"divi_1hz:inst\"" {  } { { "ArbCodeCnt.bdf" "inst" { Schematic "E:/FPGA/ArbCode/ArbCodeCnt.bdf" { { 152 328 424 248 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "DP GND " "Warning (13410): Pin \"DP\" is stuck at GND" {  } { { "ArbCodeCnt.bdf" "" { Schematic "E:/FPGA/ArbCode/ArbCodeCnt.bdf" { { 288 944 1120 304 "DP" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DS\[7\] GND " "Warning (13410): Pin \"DS\[7\]\" is stuck at GND" {  } { { "ArbCodeCnt.bdf" "" { Schematic "E:/FPGA/ArbCode/ArbCodeCnt.bdf" { { 304 944 1120 320 "DS\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DS\[6\] VCC " "Warning (13410): Pin \"DS\[6\]\" is stuck at VCC" {  } { { "ArbCodeCnt.bdf" "" { Schematic "E:/FPGA/ArbCode/ArbCodeCnt.bdf" { { 304 944 1120 320 "DS\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DS\[5\] VCC " "Warning (13410): Pin \"DS\[5\]\" is stuck at VCC" {  } { { "ArbCodeCnt.bdf" "" { Schematic "E:/FPGA/ArbCode/ArbCodeCnt.bdf" { { 304 944 1120 320 "DS\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DS\[4\] VCC " "Warning (13410): Pin \"DS\[4\]\" is stuck at VCC" {  } { { "ArbCodeCnt.bdf" "" { Schematic "E:/FPGA/ArbCode/ArbCodeCnt.bdf" { { 304 944 1120 320 "DS\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DS\[3\] VCC " "Warning (13410): Pin \"DS\[3\]\" is stuck at VCC" {  } { { "ArbCodeCnt.bdf" "" { Schematic "E:/FPGA/ArbCode/ArbCodeCnt.bdf" { { 304 944 1120 320 "DS\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DS\[2\] VCC " "Warning (13410): Pin \"DS\[2\]\" is stuck at VCC" {  } { { "ArbCodeCnt.bdf" "" { Schematic "E:/FPGA/ArbCode/ArbCodeCnt.bdf" { { 304 944 1120 320 "DS\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DS\[1\] VCC " "Warning (13410): Pin \"DS\[1\]\" is stuck at VCC" {  } { { "ArbCodeCnt.bdf" "" { Schematic "E:/FPGA/ArbCode/ArbCodeCnt.bdf" { { 304 944 1120 320 "DS\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DS\[0\] VCC " "Warning (13410): Pin \"DS\[0\]\" is stuck at VCC" {  } { { "ArbCodeCnt.bdf" "" { Schematic "E:/FPGA/ArbCode/ArbCodeCnt.bdf" { { 304 944 1120 320 "DS\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 4 " "Info: 4 registers lost all their fanouts during netlist optimizations. The first 4 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fsm7:inst3\|c_st~12 " "Info: Register \"fsm7:inst3\|c_st~12\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fsm7:inst3\|c_st~13 " "Info: Register \"fsm7:inst3\|c_st~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fsm7:inst3\|c_st~14 " "Info: Register \"fsm7:inst3\|c_st~14\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fsm7:inst3\|c_st~15 " "Info: Register \"fsm7:inst3\|c_st~15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FPGA/ArbCode/ArbCodeCnt.map.smsg " "Info: Generated suppressed messages file E:/FPGA/ArbCode/ArbCodeCnt.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "90 " "Info: Implemented 90 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "72 " "Info: Implemented 72 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "217 " "Info: Peak virtual memory: 217 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 12 15:41:57 2021 " "Info: Processing ended: Fri Nov 12 15:41:57 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
