# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_13.ip_user_files/bd/design_3/ip/design_3_c_counter_binary_0_1/sim/design_3_c_counter_binary_0_1.vhd" \

# Do not sort compile order
nosort
