module check(CLOCK2_50,LEDG,LEDR,SW,HEX4,HEX5,HEX6,HEX7,HEX0,HEX1,HEX2,HEX3);

input CLOCK2_50;
input  [17:0] SW;
output [8:0] LEDG;
output [17:0] LEDR;
output [6:0] HEX4,HEX5,HEX6,HEX7,HEX0,HEX1,HEX2,HEX3;

wire [2:0] ALU_OP;
wire [1:0] PCtrl;
wire [3:0] Bus_Select;
wire Mem_Ctrl;
wire [13:0] Wen,INC,RST;
wire [7:0] INS;


assign LEDG[8] = CLK;
assign LEDG[2:0]  = ALU_OP;
assign LEDG[4:3]  = PCtrl;
assign LEDG[5] = Mem_Ctrl;
assign LEDR[3:0]  = Bus_Select;
assign LEDR[10:4] = INC[6:0];
assign LEDR[17:11] =  Wen[13:7];
assign SW[0:7] =INS;


clkdiv clkdiv1(
    .clk(CLOCK2_50),
    .rst(SW[17]),
	 .en(SW[16]),
    .clk_div(CLK)
    );	 


	Control_Unit  CU1
	(
		.INS(INS),
		.Z1(1'b0), 
		.Z2(1'b1),
		.clk(CLK),
		.ALU_OP(ALU_OP),
		.Bus_Select(Bus_Select),
		.PCtrl(PCtrl),
		.WRT_en(Wen), 
		.INC_en(INC),
		.RST_en(RST),
		.MEMCtrl(Mem_Ctrl),
		.IIn(Iin),
		.DIn(Din),
		.DOut(Dout),
		.IOut(Iout)
	);
	
	
	
endmodule
