@inproceedings{BihAndKnu:98,
  author       = {E. Biham and R. Anderson and L. Knudsen},
  title        = {{Serpent}: A New Block Cipher Proposal},
  booktitle    = {Fast Software Encryption (FSE)},
  publisher    = {Springer-Verlag},
  series       = {LNCS 1372}, 
  pages        = {222--238}, 
  year         = {1998}
}

@inproceedings{OBSC:10,
  author       = {D.A. Osvik and J.W. Bos and D. Stefan and D. Canright},
  title        = {Fast Software {AES} Encryption},
  booktitle    = {Fast Software Encryption (FSE)},
  publisher    = {Springer-Verlag},
  series       = {LNCS 6147}, 
  pages        = {75--93}, 
  year         = {2010}
}

@inproceedings{GraGroPag:08,
  author       = {P. Grabher and J. Gro{\ss}sch\"{a}dl and D. Page},
  title        = {Light-weight instruction set extensions for bit-sliced cryptography},
  booktitle    = {Cryptographic Hardware and Embedded Systems (CHES)},
  publisher    = {Springer-Verlag},
  series       = {LNCS 5154}, 
  pages        = {331--345}, 
  year         = {2008}
}

@inproceedings{Biham:97,
  author       = {E. Biham},
  title        = {A fast new {DES} implementation in software},
  booktitle    = {Fast Software Encryption (FSE)},
  publisher    = {Springer-Verlag},
  series       = {LNCS 1267},
  pages        = {260--272},
  year         = {1997}
}

@book{ManOswPop:07,
  author       = {S. Mangard and E. Oswald and T. Popp},
  title        = {Power Analysis Attacks: Revealing the Secrets of Smart Cards},
  publisher    = {Springer}, 
  year         = {2007}
}

@inproceedings{TilHerMan:07,
  author       = {S. Tillich and C. Herbst and S. Mangard},
  title        = {Protecting {AES} Software Implementations on 32-bit Processors against Power Analysis},
  booktitle    = {Applied Cryptography and Network Security (ACNS)},
  publisher    = {Springer-Verlag},
  series       = {LNCS 4521},
  pages        = {141--157},
  year         = {2007}
}

@misc{SaaRohHam:16,
  author       = {S. Saab and P. Rohatgi and C. Hampel},
  title        = {Side-Channel Protections for Cryptographic Instruction Set Extensions},
  howpublished = {Cryptology ePrint Archive, Report 2016/700},
  year         = {2016},
  note         = {\url{https://eprint.iacr.org/2016/700}},
}

@techreport{KoeQui:99,
  author       = {F. Koeune and J.-J. Quisquater},
  title        = {A timing attack aginst {Rijndael}},
  number       = {CG-1999/1},
  institute    = {Universit\'{e} Catholique de Louvain},
  year         = {1999}
}

@article{GalBer:11,
  author       = {C. Galuzzi and K. Bertels},
  title        = {The Instruction-Set Extension Problem: A Survey},
  journal      = {ACM Transactions on Reconfigurable Technology and Systems},
  volume       = {4},
  number       = {2},
  pages        = {18:1--18:28},
  year         = {2011}
}

@article{Szefer:19,
  author       = {J. Szefer},
  title        = {Survey of Microarchitectural Side and Covert Channels, Attacks, and Defences},
  journal      = {Journal of Hardware Systems Security},
  volume       = {3},
  number       = {3},
  pages        = {219--234},
  year         = {2019}
}

@article{GYCH:18,
  author       = {Q. Ge and Y. Yarom and D. Cock and G. Heiser},
  title        = {A Survey of Microarchitectural Timing Attacks and Countermeasures on Contemporary Hardware},
  journal      = {Journal of Cryptographic Engineering (JCEN)},
  publisher    = {Springer-Verlag},
  volume       = {8},
  issue        = {1},
  pages        = {1--27},
  year         = {2018}
}

@inproceedings{TilGroSze:05,
  author       = {S. Tillich and J. Gro{\ss}sch\"{a}dl and A. Szekely},
  title        = {An instruction set extension for fast and memory-efficient {AES} implementation},
  booktitle    = {Communications and Multimedia Security (CMS)},
  publisher    = {Springer-Verlag},
  series       = {LNCS 3677},
  pages        = {11--21},
  year         = {2005}
}

@inproceedings{TilGro:04,
  author       = {S. Tillich and J. Gro{\ss}sch\"{a}dl},
  title        = {Accelerating {AES} using instruction set extensions for elliptic curve cryptography},
  booktitle    = {Computational Science and Its Applications (ICCSA)},
  publisher    = {Springer-Verlag},
  series       = {LNCS 3481},
  pages        = {665--675},
  year         = {2004}
}

@inproceedings{BurMcDAus:00,
  author       = {J. Burke and J. McDonald and T. Austin},
  title        = {Architectural Support for Fast Symmetric-Key Cryptography},
  booktitle    = {Architectural Support for Programming Languages and Operating Systems (ASPLOS)},
  pages        = {178--189},
  year         = {2000}
}

@inproceedings{GajCho:00,
  author       = {K. Gaj and P. Chodowiec},
  title        = {Comparison of the hardware performance of the {AES} candidates using reconfigurable hardware},
  booktitle    = {Third Advanced Encryption Standard (AES3) Candidate Conference},
  year         = {2000}
}

@techreport{RV:ISA:I:19,
  editor       = {A. Waterman and K. Asanovi\'{c}},
  title        = {The {RISC-V} Instruction Set Manual},
  number       = {Volume  I: User-Level ISA          (Version 20190608-Base-Ratified)},
  year         = {2019},
  url          = {http://riscv.org/specifications/}
}

@techreport{RV:ISA:II:19,
  editor       = {A. Waterman and K. Asanovi\'{c}},
  title        = {The {RISC-V} Instruction Set Manual},
  number       = {Volume II: Privileged Architecture (Version 20190608-Priv-MSU-Ratified)},
  year         = {2019},
  url          = {http://riscv.org/specifications/}
}

@techreport{riscv:1,
  author       = {K. Asanovi\'{c} and D.A. Patterson},
  title        = {Instruction Sets Should Be Free: The Case For {RISC-V}},
  number       = {UCB/EECS-2014-146},
  year         = {2014}
}

@phdthesis{riscv:2,
  author       = {A. Waterman},
  title        = {Design of the {RISC-V} Instruction Set Architecture},
  school       = {University of California at Berkeley},
  year         = {2016}
}

@inproceedings{BBGR:09,
  author       = {R. Benadjila and O. Billet and S. Gueron and M.J.B. Robshaw},
  title        = {The {Intel} {AES} Instructions Set and the {SHA-3} Candidates},
  booktitle    = {Advances in Cryptology (ASIACRYPT)},
  publisher    = {Springer-Verlag},
  series       = {LNCS 5912},
  pages        = {162--178},
  year         = {2009}
}

@misc{AnkAnk:16,
  author       = {R. Ankele and R. Ankele},
  title        = {Software Benchmarking of the 2nd round {CAESAR} Candidates},
  howpublished = {Cryptology ePrint Archive, Report 2016/740},
  year         = {2016},
  url          = {https://eprint.iacr.org/2016/740}
}

@inproceedings{ManGre:10,
  author       = {R. Manley and D. Gregg},
  title        = {A program generator for {Intel} {AES-NI} instructions},
  booktitle    = {Progress in Cryptology (INDOCRYPT)},
  publisher    = {Springer-Verlag LNCS 6498}, 
  pages        = {311--327}, 
  year         = {2010}
}

@inproceedings{FazLopOli:18,
  author       = {A. Faz-Hernandez and J. L\'{o}pez and A.K.D.S. de Oliveira},
  title        = {{SoK}: A Performance Evaluation of Cryptographic Instruction Sets on Modern Architectures},
  booktitle    = {ASIA Public-Key Cryptography Workshop},
  pages        = {9--18},
  year         = {2018}
}

@inproceedings{Canright:05,
  author       = {D. Canright},
  title        = {A Very Compact {S}-Box for {AES}},
  booktitle    = {Cryptographic Hardware and Embedded Systems (CHES)},
  publisher    = {Springer-Verlag},  
  series       = {LNCS 3659}, 
  pages        = {441--455},
  year         = {2005}
}

@inproceedings{GooBen:05,
  author       = {T. Good and M. Benaissa},
  title        = {{AES} on {FPGA} from the Fastest to the Smallest},
  booktitle    = {Cryptographic Hardware and Embedded Systems (CHES)},
  publisher    = {Springer-Verlag},
  series       = {LNCS 3659}, 
  pages        = {427--440}, 
  year         = {2005}
}

@inproceedings{BoyPer:12,
  author       = {J. Boyar and R. Peralta},
  title        = {A small depth-16 circuit for the {AES} {S-box}},
  booktitle    = {Information Security and Privacy Research (SEC)},
  publisher    = {Springer-Verlag}, 
  series       = {IFIPAICT 376},
  pages        = {287--298},
  year         = {2012}
}

@article{ReyTahAsh:18,
  author       = {A. Reyhani-Masoleh and M. Taha and D. Ashmawy},
  title        = {Smashing the Implementation Records of {AES} {S-box}},
  journal      = {IACR Transactions on Cryptographic Hardware and Embedded Systems (TCHES)},
  volume       = {2018},
  number       = {2},
  pages        = {298--336},
  year         = {2018}
}

@inproceedings{SchSto:16,
  author       = {P. Schwabe and K. Stoffelen},
  title        = {All the {AES} You Need on {Cortex}-{M3} and {M4}},
  booktitle    = {Selected Areas in Cryptography (SAC)},
  publisher    = {Springer-Verlag},
  series       = {LNCS 10532},
  pages        = {180--194}, 
  year         = {2016}
}

@inproceedings{FisLee:01,
  author       = {A.M. Fiskiran and R.B. Lee},
  title        = {Performance Impact of Addressing Modes on Encryption Algorithms},
  booktitle    = {International Conference on Computer Design (ICCD)},
  pages        = {542--545},
  year         = {2001}
}

@inproceedings{FisLee:05,
  author       = {A.M. Fiskiran and R.B. Lee},
  title        = {On-Chip Lookup Tables for Fast Symmetric-Key Encryption},
  booktitle    = {Application-Specific Systems, Architectures, and Processors (ASAP)},
  pages        = {356--363},
  year         = {2005}
}

@inproceedings{BBFR:06,
  author       = {G. Bertoni and L. Breveglieri and R. Farina and F. Regazzoni},
  title        = {Speeding Up {AES} By Extending a 32-Bit Processor Instruction Set},
  booktitle    = {Application-Specific Systems, Architectures and Processors (ASAP)},
  pages        = {275--282},
  year         = {2006}
}

@inproceedings{NadIkeKur:04,
  author       = {K. Nadehara and M. Ikekawa and I. Kuroda},
  title        = {Extended Instructions for the {AES} Cryptography and their Efficient Implementation},
  booktitle    = {Signal Processing Systems (SIPS)},
  pages        = {152--157},
  year         = {2004}
}

% TODO: to appear at SECRISC-V 2020
@misc{Saarinen:20,
  author       = {M.-J. O. Saarinen},
  title        = {A Lightweight {ISA} Extension for {AES} and {SM4}},
  journal      = {CoRR},
  volume       = {abs/2002.07041},
  year         = {2020},
  url          = {https://arxiv.org/abs/2002.07041}
}

@inproceedings{Gueron:09,
  author       = {S. Gueron},
  title        = {{Intel's} New {AES} Instructions for Enhanced Performance and Security},
  booktitle    = {Fast Software Encryption (FSE)},
  publisher    = {Springer-Verlag},
  series       = {LNCS 5665},
  pages        = {51--66},
  year         = {2009}
}

@inproceedings{DruGueKra:19,
  author       = {N. Drucker and S. Gueron and v. Krasnov},
  title        = {Making {AES} Great Again: The Forthcoming Vectorized {AES} Instruction},
  booktitle    = {Information Technology New Generations (ITNG)},
  publisher    = {Springer-Verlag},
  series       = {AISC 800},
  pages        = {37--41},
  year         = {2019}
}

@manual{ARMv8-A:20,
  organization = {ARM},
  title        = {{Arm} Architecture Reference Manual: {Armv8}, for {Armv8-A} architecture profile},
  edition      = {{DDI0487F.a}},
  year         = {2020},
  url          = {https://static.docs.arm.com/ddi0487/fa/DDI0487F_a_armv8_arm.pdf}
}

@techreport{POWER:18,
  title        = {Power {ISA}},
  number       = {2.07 B},
  institution  = {IBM},
  year         = {2018},
  url          = {https://ibm.ent.box.com/s/jd5w15gz301s5b5dt375mshpq9c3lh4u}
}

@techreport{SPARC:16,
  title        = {Oracle {SPARC} Architecture 2011},
  number       = {D1.0.0},
  institution  = {Oracle Corp.},
  year         = {2016},
  url          = {https://www.oracle.com/technetwork/server-storage/sun-sparc-enterprise/documentation/140521-ua2011-d096-p-ext-2306580.pdf}
}

@techreport{X86:1:18,
  title        = {Intel {64} and {IA-32} architectures -- Software Developer's Manual (Volume 1: Basic Architecture)},
  number       = {325383-067US},
  institution  = {Intel Corp.},
  year         = {2018},
  url          = {http://software.intel.com/en-us/articles/intel-sdm}
}

@techreport{X86:2:18,
  title        = {Intel {64} and {IA-32} architectures -- Software Developer's Manual (Volume 2: Instruction Set Reference A-Z)},
  number       = {325383-067US},
  institution  = {Intel Corp.},
  year         = {2018},
  url          = {http://software.intel.com/en-us/articles/intel-sdm}
}

@techreport{X86:3:18,
  title        = {Intel {64} and {IA-32} architectures -- Software Developer's Manual (Volume 3: System Programming Guide)},
  number       = {325384-067US},
  institution  = {Intel Corp.},
  year         = {2018},
  url          = {http://software.intel.com/en-us/articles/intel-sdm}
}

@techreport{X86:4:18,
  title        = {Intel {64} and {IA-32} architectures -- Software Developer's Manual (Volume 4: Model-Specific Registers)},
  number       = {335592-067US},
  institution  = {Intel Corp.},
  year         = {2018},
  url          = {http://software.intel.com/en-us/articles/intel-sdm}
}

@inproceedings{Hamburg:09,
  author       = {M. Hamburg},
  title        = {Accelerating {AES} with Vector Permute Instructions},
  booktitle    = {Cryptographic Hardware and Embedded Systems (CHES)},
  publisher    = {Springer-Verlag LNCS 5747}, 
  pages        = {18--32}, 
  year         = {2009}
}

@inproceedings{BerSch:12,
  author       = {D.J. Bernstein and P. Schwabe},
  title        = {{NEON} Crypto},
  booktitle    = {Cryptographic Hardware and Embedded Systems (CHES)},
  publisher    = {Springer-Verlag},
  series       = {LNCS 7428}, 
  pages        = {320--339}, 
  year         = {2012}
}   

@inproceedings{RegIen:16,
  author       = {F. Regazzoni and P. Ienne},
  title        = {Instruction Set Extensions for Secure Applications},
  booktitle    = {Design, Automation, and Test in Europe (DATE)},
  pages        = {1529--1534},
  year         = {2016}
}

@incollection{GajCho:09,
  author       = {K. Gaj and P. Chodowiec},
  title        = {{FPGA} and {ASIC} Implementations of {AES}},
  chapter      = {10},
  pages        = {235--294},
  editor       = {{\c{C}.K. Ko\c{c}}},
  booktitle    = {Cryptographic Engineering},
  publisher    = {Springer},
  year         = {2009}
}

@inproceedings{PMDW:04,
  author       = {N. Pramstaller and S. Mangard and S. Dominikus and J. Wolkerstorfer},
  title        = {Efficient {AES} Implementations on {ASICs} and {FPGAs}},
  booktitle    = {Advanced Encryption Standard (AES)},
  publisher    = {Springer-Verlag},
  series       = {LNCS 3373}, 
  pages        = {98--112}, 
  year         = {2004}  
}

@incollection{BarGioMar:09,
  author       = {S. Bartolini and R. Giorgi and E. Martinelli},
  title        = {Instruction Set Extensions for Cryptographic Applications},
  chapter      = {9},
  pages        = {191--233},
  editor       = {{\c{C}.K. Ko\c{c}}},
  booktitle    = {Cryptographic Engineering},
  publisher    = {Springer},
  year         = {2009}
}

@article{NBBBDFR:01,
  author       = {J. Nechvatal and E. Barker and L. Bassham and W. Burr and M. Dworkin and J. Foti and E. Roback},
  title        = {Report on the Development of the {A}dvanced {E}ncryption {S}tandard ({AES})},
  journal      = {Journal of Research of the National Institude of Standards and Technology},
  volume       = {103},
  number       = {3},
  pages        = {511--577},
  year         = {2001}
}

@inproceedings{Stoffelen:19,
  author       = {K. Stoffelen},
  title        = {Efficient cryptography on the {RISC-V} architecture},
  booktitle    = {Progress in Cryptology (LATINCRYPT)},
  publisher    = {Springer-Verlag},
  series       = {LNCS 11774},
  pages        = {323--340},
  year         = {2019}
}

@inproceedings{MatNak:07,
  author       = {M. Matsui and J. Nakajima},
  title        = {On the Power of Bitslice Implementation on {Intel} {Core2} Processors},
  booktitle    = {Cryptographic Hardware and Embedded Systems (CHES)},
  publisher    = {Springer-Verlag},
  series       = {LNCS 4727}, 
  pages        = {121--134}, 
  year         = {2007}
}

@inproceedings{Konighofer:08,
  author       = {R. K\"{o}nighofer},
  title        = {A Fast and Cache-Timing Resistant Implementation of the {AES}},
  booktitle    = {Topics in Cryptology (CT-RSA)},
  publisher    = {Springer-Verlag},
  series       = {LNCS 4964},
  pages        = {187--202},
  year         = {2008}
}

@inproceedings{KasSch:09,
  author       = {E. K\"{a}sper and P. Schwabe},
  title        = {Faster and Timing-attack Resistant {AES-GCM}},
  booktitle    = {Cryptographic Hardware and Embedded Systems (CHES)},
  publisher    = {Springer-Verlag},
  series       = {LNCS 5747}, 
  pages        = {1--17}, 
  year         = {2009}
}

@book{KnuRob:11,
  author       = {L.R. Knudsen and M.J.B. Robshaw},
  title        = {The Block Cipher Companion},
  publisher    = {Springer}, 
  year         = {2011}
}

@inproceedings{DaeRij:98,
  author       = {J. Daemen and V. Rijmen},
  title        = {The Block Cipher {Rijndael}},
  booktitle    = {Smart Card Research and Applications (CARDIS)},
  publisher    = {Springer-Verlag},
  series       = {LNCS 1820},
  pages        = {277--284},
  year         = {1998}
}

@book{DaeRij:02,
  author       = {J. Daemen and V. Rijmen},
  title        = {The Design of Rijndael},
  publisher    = {Springer},
  year         = {2002}
}

@inproceedings{BerSch:08,
  author       = {D.J. Bernstein and P. Schwabe},
  title        = {New {AES} software speed records},
  booktitle    = {Progress in Cryptology (INDOCRYPT)},
  publisher    = {Springer-Verlag},
  series       = {LNCS 5365}, 
  pages        = {322--336}, 
  year         = {2008}
}

@inproceedings{TilGro:06,
  author       = {S. Tillich and J. Gro{\ss}sch\"{a}dl},
  title        = {Instruction Set Extensions for Efficient {AES} Implementation on {32-bit} Processors},
  booktitle    = {Cryptographic Hardware and Embedded Systems (CHES)},
  publisher    = {Springer-Verlag},
  series       = {LNCS 4249},
  pages        = {270--284},
  year         = {2006}
}

@inproceedings{BBFMM:02,
  author       = {G. Bertoni and L. Breveglieri and P. Fragneto and M. Macchetti and S. Marchesin},
  title        = {Efficient software implementation of {AES} on 32-Bit platforms},
  booktitle    = {Cryptographic Hardware and Embedded Systems (CHES)},
  publisher    = {Springer-Verlag},
  series       = {LNCS 2523}, 
  pages        = {159--171}, 
  year         = {2002}
}

@misc{FIPS:197,
  title        = {{A}dvanced {E}ncryption {S}tandard ({AES})},
  howpublished = {National Institute of Standards and Technology (NIST) Federal Information Processing Standard (FIPS) 197},
  year         = {2001},
  url          = {http://csrc.nist.gov}
}

@misc{FIPS:46,
  title        = {{D}ata {E}ncryption {S}tandard ({DES})},
  howpublished = {National Institute of Standards and Technology (NIST) Federal Information Processing Standard (FIPS)  46},
  year         = {1999},
  url          = {http://csrc.nist.gov}
}

@MISC{yosys,
	author = {Clifford Wolf},
	title = {Yosys Open SYnthesis Suite},
	howpublished = "\url{http://www.clifford.at/yosys/}"
}

@techreport{RV:ISA:I:17,
  editor       = {A. Waterman and K. Asanovi\'{c}},
  title        = {The {RISC-V} Instruction Set Manual},
  number       = {Volume  I: User-Level ISA          (Version 20190608-Base-Ratified)},
  year         = {2019},
  url          = {http://riscv.org/specifications/}
}

@techreport{RV:ISA:II:17,
  editor       = {A. Waterman and K. Asanovi\'{c}},
  title        = {The {RISC-V} Instruction Set Manual},
  number       = {Volume II: Privileged Architecture (Version 20190608-Priv-MSU-Ratified)},
  year         = {2019},
  url          = {http://riscv.org/specifications/}
}

@article{rocket:16,
  title={The rocket chip generator},
  author={Asanovic, Krste and Avizienis, Rimas and Bachrach, Jonathan and Beamer, Scott and Biancolin, David and Celio, Christopher and Cook, Henry and Dabbelt, Daniel and Hauser, John and Izraelevitz, Adam and others},
  journal={EECS Department, University of California, Berkeley, Tech. Rep. UCB/EECS-2016-17},
  year={2016}
}

