#ifndef __AIC_SC_REG_REG_OFFSET_H__
#define __AIC_SC_REG_REG_OFFSET_H__ 
#define SOC_AIC_SC_REG_BASE (0x0)
#define SOC_AIC_SC_REG_RUN_STALL_REG (SOC_AIC_SC_REG_BASE + 0x0)
#define SOC_AIC_SC_REG_DBG_CTRL_REG (SOC_AIC_SC_REG_BASE + 0x8)
#define SOC_AIC_SC_REG_RST_CTRL_REG (SOC_AIC_SC_REG_BASE + 0x10)
#define SOC_AIC_SC_REG_FAST_PATH_CTRL_REG (SOC_AIC_SC_REG_BASE + 0x18)
#define SOC_AIC_SC_REG_AI_CORE_INT_REG (SOC_AIC_SC_REG_BASE + 0x20)
#define SOC_AIC_SC_REG_AI_CORE_INT_MASK_REG (SOC_AIC_SC_REG_BASE + 0x28)
#define SOC_AIC_SC_REG_RST_CNT_REG (SOC_AIC_SC_REG_BASE + 0x30)
#define SOC_AIC_SC_REG_ECC_EN_REG (SOC_AIC_SC_REG_BASE + 0x38)
#define SOC_AIC_SC_REG_AXI_CLAMP_CTRL_REG (SOC_AIC_SC_REG_BASE + 0x40)
#define SOC_AIC_SC_REG_AXI_CLAMP_STATE_REG (SOC_AIC_SC_REG_BASE + 0x48)
#define SOC_AIC_SC_REG_CLK_GATE_MASK_REG (SOC_AIC_SC_REG_BASE + 0x50)
#define SOC_AIC_SC_REG_CLK_DELAY_CNT_REG (SOC_AIC_SC_REG_BASE + 0x58)
#define SOC_AIC_SC_REG_TOP_ICG_MBIST_REG (SOC_AIC_SC_REG_BASE + 0x60)
#define SOC_AIC_SC_REG_AXI_CLAMP_STATE_1_REG (SOC_AIC_SC_REG_BASE + 0x68)
#define SOC_AIC_SC_REG_LOCK_BYPASS_REG (SOC_AIC_SC_REG_BASE + 0x70)
#define SOC_AIC_SC_REG_SYSCTRL_LOCK_REG (SOC_AIC_SC_REG_BASE + 0x78)
#define SOC_AIC_SC_REG_PC_START_REG (SOC_AIC_SC_REG_BASE + 0x80)
#define SOC_AIC_SC_REG_PARA_BASE_REG (SOC_AIC_SC_REG_BASE + 0x88)
#define SOC_AIC_SC_REG_SMMU_SUBSTREAMID_REG (SOC_AIC_SC_REG_BASE + 0x90)
#define SOC_AIC_SC_REG_TASK_CFG_REG (SOC_AIC_SC_REG_BASE + 0x98)
#define SOC_AIC_SC_REG_DATA_MAIN_BASE_REG (SOC_AIC_SC_REG_BASE + 0xA0)
#define SOC_AIC_SC_REG_DATA_UB_BASE_REG (SOC_AIC_SC_REG_BASE + 0xA8)
#define SOC_AIC_SC_REG_DATA_SIZE_REG (SOC_AIC_SC_REG_BASE + 0xB0)
#define SOC_AIC_SC_REG_L2_REMAP_CFG0_REG (SOC_AIC_SC_REG_BASE + 0xB8)
#define SOC_AIC_SC_REG_L2_REMAP_CFG1_REG (SOC_AIC_SC_REG_BASE + 0xC0)
#define SOC_AIC_SC_REG_L2_REMAP_CFG2_REG (SOC_AIC_SC_REG_BASE + 0xC8)
#define SOC_AIC_SC_REG_L2_REMAP_CFG3_REG (SOC_AIC_SC_REG_BASE + 0xD0)
#define SOC_AIC_SC_REG_L2_REMAP_CFG4_REG (SOC_AIC_SC_REG_BASE + 0xD8)
#define SOC_AIC_SC_REG_L2_REMAP_CFG5_REG (SOC_AIC_SC_REG_BASE + 0xE0)
#define SOC_AIC_SC_REG_L2_REMAP_CFG6_REG (SOC_AIC_SC_REG_BASE + 0xE8)
#define SOC_AIC_SC_REG_L2_REMAP_CFG7_REG (SOC_AIC_SC_REG_BASE + 0xF0)
#define SOC_AIC_SC_REG_L2_VADDR_BASE_REG (SOC_AIC_SC_REG_BASE + 0xF8)
#define SOC_AIC_SC_REG_DBG_RW_CTRL_REG (SOC_AIC_SC_REG_BASE + 0x100)
#define SOC_AIC_SC_REG_DBG_ADDR_REG (SOC_AIC_SC_REG_BASE + 0x108)
#define SOC_AIC_SC_REG_DBG_DATA0_REG (SOC_AIC_SC_REG_BASE + 0x110)
#define SOC_AIC_SC_REG_DBG_DATA1_REG (SOC_AIC_SC_REG_BASE + 0x118)
#define SOC_AIC_SC_REG_DBG_DATA2_REG (SOC_AIC_SC_REG_BASE + 0x120)
#define SOC_AIC_SC_REG_DBG_DATA3_REG (SOC_AIC_SC_REG_BASE + 0x128)
#define SOC_AIC_SC_REG_DFX_DATA_REG (SOC_AIC_SC_REG_BASE + 0x130)
#define SOC_AIC_SC_REG_DBG_STATUS_REG (SOC_AIC_SC_REG_BASE + 0x138)
#define SOC_AIC_SC_REG_RESERVED_REG00_REG (SOC_AIC_SC_REG_BASE + 0x140)
#define SOC_AIC_SC_REG_RESERVED_REG01_REG (SOC_AIC_SC_REG_BASE + 0x148)
#define SOC_AIC_SC_REG_PMU_CTRL_REG (SOC_AIC_SC_REG_BASE + 0x200)
#define SOC_AIC_SC_REG_PMU_CNT0_REG (SOC_AIC_SC_REG_BASE + 0x210)
#define SOC_AIC_SC_REG_PMU_CNT1_REG (SOC_AIC_SC_REG_BASE + 0x218)
#define SOC_AIC_SC_REG_PMU_CNT2_REG (SOC_AIC_SC_REG_BASE + 0x220)
#define SOC_AIC_SC_REG_PMU_CNT3_REG (SOC_AIC_SC_REG_BASE + 0x228)
#define SOC_AIC_SC_REG_PMU_CNT4_REG (SOC_AIC_SC_REG_BASE + 0x230)
#define SOC_AIC_SC_REG_PMU_CNT5_REG (SOC_AIC_SC_REG_BASE + 0x238)
#define SOC_AIC_SC_REG_PMU_CNT6_REG (SOC_AIC_SC_REG_BASE + 0x240)
#define SOC_AIC_SC_REG_PMU_CNT7_REG (SOC_AIC_SC_REG_BASE + 0x248)
#define SOC_AIC_SC_REG_PMU_TASK_CYC_CNT_REG (SOC_AIC_SC_REG_BASE + 0x250)
#define SOC_AIC_SC_REG_PMU_MIN_OV_CNT_REG (SOC_AIC_SC_REG_BASE + 0x258)
#define SOC_AIC_SC_REG_PMU_CNT0_IDX_REG (SOC_AIC_SC_REG_BASE + 0x260)
#define SOC_AIC_SC_REG_PMU_CNT1_IDX_REG (SOC_AIC_SC_REG_BASE + 0x268)
#define SOC_AIC_SC_REG_PMU_CNT2_IDX_REG (SOC_AIC_SC_REG_BASE + 0x270)
#define SOC_AIC_SC_REG_PMU_CNT3_IDX_REG (SOC_AIC_SC_REG_BASE + 0x278)
#define SOC_AIC_SC_REG_PMU_CNT4_IDX_REG (SOC_AIC_SC_REG_BASE + 0x280)
#define SOC_AIC_SC_REG_PMU_CNT5_IDX_REG (SOC_AIC_SC_REG_BASE + 0x288)
#define SOC_AIC_SC_REG_PMU_CNT6_IDX_REG (SOC_AIC_SC_REG_BASE + 0x290)
#define SOC_AIC_SC_REG_PMU_CNT7_IDX_REG (SOC_AIC_SC_REG_BASE + 0x298)
#define SOC_AIC_SC_REG_PMU_START_CNT_CYC_REG (SOC_AIC_SC_REG_BASE + 0x2A0)
#define SOC_AIC_SC_REG_PMU_STOP_CNT_CYC_REG (SOC_AIC_SC_REG_BASE + 0x2A8)
#define SOC_AIC_SC_REG_IFU_CTRL_REG (SOC_AIC_SC_REG_BASE + 0x300)
#define SOC_AIC_SC_REG_IC_INV_CTRL_REG (SOC_AIC_SC_REG_BASE + 0x308)
#define SOC_AIC_SC_REG_IC_INV_VA_REG (SOC_AIC_SC_REG_BASE + 0x310)
#define SOC_AIC_SC_REG_IC_INV_STATUS_REG (SOC_AIC_SC_REG_BASE + 0x318)
#define SOC_AIC_SC_REG_HW_BKPT_EN_REG (SOC_AIC_SC_REG_BASE + 0x400)
#define SOC_AIC_SC_REG_HW_BKPT0_PC_REG (SOC_AIC_SC_REG_BASE + 0x408)
#define SOC_AIC_SC_REG_HW_BKPT1_PC_REG (SOC_AIC_SC_REG_BASE + 0x410)
#define SOC_AIC_SC_REG_HW_BKPT2_PC_REG (SOC_AIC_SC_REG_BASE + 0x418)
#define SOC_AIC_SC_REG_HW_BKPT3_PC_REG (SOC_AIC_SC_REG_BASE + 0x420)
#define SOC_AIC_SC_REG_HW_BKPT4_PC_REG (SOC_AIC_SC_REG_BASE + 0x428)
#define SOC_AIC_SC_REG_HW_BKPT5_PC_REG (SOC_AIC_SC_REG_BASE + 0x430)
#define SOC_AIC_SC_REG_HW_BKPT6_PC_REG (SOC_AIC_SC_REG_BASE + 0x438)
#define SOC_AIC_SC_REG_HW_BKPT7_PC_REG (SOC_AIC_SC_REG_BASE + 0x440)
#define SOC_AIC_SC_REG_HW_BKPT8_PC_REG (SOC_AIC_SC_REG_BASE + 0x448)
#define SOC_AIC_SC_REG_HW_BKPT9_PC_REG (SOC_AIC_SC_REG_BASE + 0x450)
#define SOC_AIC_SC_REG_HW_BKPT10_PC_REG (SOC_AIC_SC_REG_BASE + 0x458)
#define SOC_AIC_SC_REG_HW_BKPT11_PC_REG (SOC_AIC_SC_REG_BASE + 0x460)
#define SOC_AIC_SC_REG_HW_BKPT12_PC_REG (SOC_AIC_SC_REG_BASE + 0x468)
#define SOC_AIC_SC_REG_HW_BKPT13_PC_REG (SOC_AIC_SC_REG_BASE + 0x470)
#define SOC_AIC_SC_REG_HW_BKPT14_PC_REG (SOC_AIC_SC_REG_BASE + 0x478)
#define SOC_AIC_SC_REG_HW_BKPT15_PC_REG (SOC_AIC_SC_REG_BASE + 0x480)
#define SOC_AIC_SC_REG_CCU_IQ_TIMEOUT_REG (SOC_AIC_SC_REG_BASE + 0x488)
#define SOC_AIC_SC_REG_CCU_CTRL_REG (SOC_AIC_SC_REG_BASE + 0x490)
#define SOC_AIC_SC_REG_SPR_STATUS_REG (SOC_AIC_SC_REG_BASE + 0x4C0)
#define SOC_AIC_SC_REG_BIU_CTRL0_REG (SOC_AIC_SC_REG_BASE + 0x500)
#define SOC_AIC_SC_REG_BIU_CTRL1_REG (SOC_AIC_SC_REG_BASE + 0x508)
#define SOC_AIC_SC_REG_BIU_CTRL2_REG (SOC_AIC_SC_REG_BASE + 0x510)
#define SOC_AIC_SC_REG_BIU_STATUS0_REG (SOC_AIC_SC_REG_BASE + 0x518)
#define SOC_AIC_SC_REG_BIU_STATUS1_REG (SOC_AIC_SC_REG_BASE + 0x520)
#define SOC_AIC_SC_REG_BIU_STATUS5_REG (SOC_AIC_SC_REG_BASE + 0x540)
#define SOC_AIC_SC_REG_BIU_SMMU_STREAMID_REG (SOC_AIC_SC_REG_BASE + 0x548)
#define SOC_AIC_SC_REG_BIU_L2_REMAP_PADDR_BASE_REG (SOC_AIC_SC_REG_BASE + 0x550)
#define SOC_AIC_SC_REG_BIU_L2_SIZE_REG (SOC_AIC_SC_REG_BASE + 0x558)
#define SOC_AIC_SC_REG_BIU_L2_PAGE_SIZE_REG (SOC_AIC_SC_REG_BASE + 0x560)
#define SOC_AIC_SC_REG_BIU_CTRL6_REG (SOC_AIC_SC_REG_BASE + 0x568)
#define SOC_AIC_SC_REG_BIU_STATUS8_REG (SOC_AIC_SC_REG_BASE + 0x570)
#define SOC_AIC_SC_REG_BIU_STREAM_NS_REG (SOC_AIC_SC_REG_BASE + 0x578)
#define SOC_AIC_SC_REG_BIU_STATUS9_REG (SOC_AIC_SC_REG_BASE + 0x5C0)
#define SOC_AIC_SC_REG_CORE_ID_REG (SOC_AIC_SC_REG_BASE + 0x600)
#define SOC_AIC_SC_REG_AIC_VER_REG (SOC_AIC_SC_REG_BASE + 0x608)
#define SOC_AIC_SC_REG_SMMU_VER_REG (SOC_AIC_SC_REG_BASE + 0x610)
#define SOC_AIC_SC_REG_DISPATCH_VER_REG (SOC_AIC_SC_REG_BASE + 0x618)
#define SOC_AIC_SC_REG_AA_VER_REG (SOC_AIC_SC_REG_BASE + 0x620)
#define SOC_AIC_SC_REG_CRG_VER_REG (SOC_AIC_SC_REG_BASE + 0x628)
#define SOC_AIC_SC_REG_POWER_MODE_CTRL_REG (SOC_AIC_SC_REG_BASE + 0x630)
#define SOC_AIC_SC_REG_MEM_TMOD_CTRL_REG (SOC_AIC_SC_REG_BASE + 0x638)
#define SOC_AIC_SC_REG_AIC_ERROR_REG (SOC_AIC_SC_REG_BASE + 0x700)
#define SOC_AIC_SC_REG_AIC_ERROR_MASK_REG (SOC_AIC_SC_REG_BASE + 0x708)
#define SOC_AIC_SC_REG_BIU_ERR_INFO_REG (SOC_AIC_SC_REG_BASE + 0x710)
#define SOC_AIC_SC_REG_CCU_ERR_INFO_REG (SOC_AIC_SC_REG_BASE + 0x718)
#define SOC_AIC_SC_REG_CUBE_ERR_INFO_REG (SOC_AIC_SC_REG_BASE + 0x720)
#define SOC_AIC_SC_REG_IFU_ERR_INFO_REG (SOC_AIC_SC_REG_BASE + 0x728)
#define SOC_AIC_SC_REG_MTE_ERR_INFO_REG (SOC_AIC_SC_REG_BASE + 0x730)
#define SOC_AIC_SC_REG_VEC_ERR_INFO_REG (SOC_AIC_SC_REG_BASE + 0x738)
#define SOC_AIC_SC_REG_MTE_ECC_1BIT_ERR_REG (SOC_AIC_SC_REG_BASE + 0x740)
#define SOC_AIC_SC_REG_VEC_CUBE_ECC_1BIT_ERR_REG (SOC_AIC_SC_REG_BASE + 0x748)
#define SOC_AIC_SC_REG_AIC_ERROR_FORCE_REG (SOC_AIC_SC_REG_BASE + 0x750)
#define SOC_AIC_SC_REG_AIC_ERROR_FORCE2_REG (SOC_AIC_SC_REG_BASE + 0x758)
#define SOC_AIC_SC_REG_AIC_ERROR2_REG (SOC_AIC_SC_REG_BASE + 0x760)
#define SOC_AIC_SC_REG_AIC_ERROR_MASK2_REG (SOC_AIC_SC_REG_BASE + 0x768)
#define SOC_AIC_SC_REG_AIC_ERROR1_REG (SOC_AIC_SC_REG_BASE + 0x780)
#define SOC_AIC_SC_REG_AIC_ERROR_MASK1_REG (SOC_AIC_SC_REG_BASE + 0x788)
#define SOC_AIC_SC_REG_PCT_CTRL_REG (SOC_AIC_SC_REG_BASE + 0x800)
#define SOC_AIC_SC_REG_PCT_STATUS_REG (SOC_AIC_SC_REG_BASE + 0x808)
#define SOC_AIC_SC_REG_PCT_NUM_ENTRIES_REG (SOC_AIC_SC_REG_BASE + 0x810)
#define SOC_AIC_SC_REG_PCT_START_CNT_CYC_REG (SOC_AIC_SC_REG_BASE + 0x820)
#define SOC_AIC_SC_REG_PCT_STOP_CNT_CYC_REG (SOC_AIC_SC_REG_BASE + 0x828)
#define SOC_AIC_SC_REG_PCT_OV_TIMESTAMP_REG (SOC_AIC_SC_REG_BASE + 0x830)
#define SOC_AIC_SC_REG_VEC_CTRL_REG (SOC_AIC_SC_REG_BASE + 0x900)
#define SOC_AIC_SC_REG_VEC_RESERVED_REG00_REG (SOC_AIC_SC_REG_BASE + 0xA00)
#define SOC_AIC_SC_REG_VEC_RESERVED_REG01_REG (SOC_AIC_SC_REG_BASE + 0xA08)
#define SOC_AIC_SC_REG_CUBE_RESERVED_REG00_REG (SOC_AIC_SC_REG_BASE + 0xA10)
#define SOC_AIC_SC_REG_CUBE_RESERVED_REG01_REG (SOC_AIC_SC_REG_BASE + 0xA18)
#define SOC_AIC_SC_REG_SC_RESERVED_REG00_REG (SOC_AIC_SC_REG_BASE + 0xA20)
#define SOC_AIC_SC_REG_SC_RESERVED_REG01_REG (SOC_AIC_SC_REG_BASE + 0xA28)
#define SOC_AIC_SC_REG_SC_RESERVED_RO_REG00_REG (SOC_AIC_SC_REG_BASE + 0xA30)
#define SOC_AIC_SC_REG_SC_RESERVED_RO_REG01_REG (SOC_AIC_SC_REG_BASE + 0xA38)
#define SOC_AIC_SC_REG_SC_RESERVED_REG02_REG (SOC_AIC_SC_REG_BASE + 0xA40)
#define SOC_AIC_SC_REG_SC_RESERVED_REG03_REG (SOC_AIC_SC_REG_BASE + 0xA48)
#define SOC_AIC_SC_REG_VEC_RESERVED_RO_REG00_REG (SOC_AIC_SC_REG_BASE + 0xA50)
#define SOC_AIC_SC_REG_VEC_RESERVED_RO_REG01_REG (SOC_AIC_SC_REG_BASE + 0xA58)
#define SOC_AIC_SC_REG_CUBE_RESERVED_RO_REG00_REG (SOC_AIC_SC_REG_BASE + 0xA60)
#define SOC_AIC_SC_REG_CUBE_RESERVED_RO_REG01_REG (SOC_AIC_SC_REG_BASE + 0xA68)
#define SOC_AIC_SC_REG_MTE_CTRL_REG (SOC_AIC_SC_REG_BASE + 0xB00)
#define SOC_AIC_SC_REG_CUBE_CTRL_REG (SOC_AIC_SC_REG_BASE + 0xC00)
#define SOC_AIC_SC_REG_BLK_TIMEOUT_REG (SOC_AIC_SC_REG_BASE + 0xE00)
#endif
