Information: Updating design information... (UID-85)
 
****************************************
Report : design
Design : main
Version: Q-2019.12-SP5-1
Date   : Tue Aug 19 22:07:37 2025
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C (File: /opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db)

Local Link Library:

    {/opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db, /home/yaswanth/GF22_mem/InvecasViews_w00512/model/timing/lib/bob_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_w00256/model/timing/lib/macro_m8_w256_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, /home/yaswanth/GF22_mem/./InvecasViews_w00512_m8/model/timing/lib/macro_m8_w512_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w00512_m8/model/timing/lib/macro_s1c_m8_w512_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w32768_m16_c65KB/model/timing/lib/macro_s1c_w32768_m16_c65KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w9024_m8_c18KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w4512_m8_c9KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1040_m4_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5184_m8_c10KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1728_m8_c3KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w2560_m8_c5KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w8192_m4_c144KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w12544_m32_c49KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m8_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m4_c5KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w12544_m16_c16KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m8_32b_b2_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w14112_m8_72b_b4_c124KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w196_m4_32b_b1_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m4_32b_b1_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_32b_b1_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1040_m4_32b_b1_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m4_32b_b1_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w32768_m16_32b_b4_c128KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w128_m8_c512B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m8_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m8_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m4_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m4_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m8_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m16_c320B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w128_m8_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_r1ph_w256_m4_c512B_104cpp_TT_0P800V_0P000V_0P000V_025C.db, ./macro_r1ph_w256_m4_c512B_weight_104cpp_TT_0P800V_0P000V_0P000V_025C.db, ./macro_r1pv_w256_m2_c512B_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, ./macro_r1pv_w256_m4_c512B_weight_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, ./macro_s1c_w256_m4_c512B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c512B_weight_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w00256_m4_c1KB/model/timing/lib/macro_s1c_w00256_m4_c1KB_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w00256_m8_c512B/model/timing/lib/macro_s1c_w00256_m8_c512B_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w00256_m16_c256B/model/timing/lib/macro_s1c_w00256_m16_c256B_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w19648_m16_c40KB/model/timing/lib/macro_s1c_w19648_m16_c40KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w9024_m8_c18KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w4512_m8_c9KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1040_m4_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5184_m8_c10KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1728_m8_c3KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w2560_m8_c5KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w8192_m4_c144KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w12544_m32_c49KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m8_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m4_c5KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w12544_m16_c16KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m8_32b_b2_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w14112_m8_72b_b4_c124KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w196_m4_32b_b1_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m4_32b_b1_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_32b_b1_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1040_m4_32b_b1_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m4_32b_b1_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w32768_m16_32b_b4_c128KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w128_m8_c512B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m8_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m8_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m4_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m4_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m8_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m16_c320B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w128_m8_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_r1ph_w256_m4_c512B_104cpp_TT_0P800V_0P000V_0P000V_025C.db, ./macro_r1ph_w256_m4_c512B_weight_104cpp_TT_0P800V_0P000V_0P000V_025C.db, ./macro_r1pv_w256_m2_c512B_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, ./macro_r1pv_w256_m4_c512B_weight_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, ./macro_s1c_w256_m4_c512B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c512B_weight_116cpp_TT_0P800V_0P800V_025C.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : TT_0P80V_0P00V_0P00V_0P00V_25C
    Library : GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C
    Process :   1.00
    Temperature :  25.00
    Voltage :   0.80

Wire Loading Model:

    No wire loading specified.


Wire Loading Model Mode: top.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    None Required

Design Parameters:

    None specified.
1
 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
        -transition_time
Design : main
Version: Q-2019.12-SP5-1
Date   : Tue Aug 19 22:07:37 2025
****************************************

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: top

  Startpoint: inst7/inst1/ev00/r1/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out11[24] (output port clocked by clk)
  Path Group: clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  inst7/inst1/ev00/r1/out_reg[0]/CLK (SC7P5T_DFFQX4_CSC28L)     0.00     0.00     0.00 r
  inst7/inst1/ev00/r1/out_reg[0]/Q (SC7P5T_DFFQX4_CSC28L)    11.34    57.33    57.33 r
  inst7/inst1/ev00/r1/out[0] (net)              7                   0.00      57.33 r
  inst7/inst1/ev00/r1/out[0] (std_reg_WIDTH1_1)                     0.00      57.33 r
  inst7/inst1/ev00/_3 (net)                                         0.00      57.33 r
  inst7/inst1/ev00/_3 (fsm_4_0)                                     0.00      57.33 r
  inst7/inst1/ev00__3 (net)                                         0.00      57.33 r
  inst7/inst1/U22/Z (SC7P5T_CKBUFX12_CSC28L)              9.21     22.72      80.05 r
  inst7/inst1/n1 (net)                         19                   0.00      80.05 r
  inst7/inst1/U2/Z (SC7P5T_AN2X2_MR_CSC28L)               9.69     29.50     109.55 r
  inst7/inst1/p16[7] (net)                      3                   0.00     109.55 r
  inst7/inst1/p16[7] (comp3_0)                                      0.00     109.55 r
  inst7/inst1_p16[7] (net)                                          0.00     109.55 r
  inst7/inst2/right[7] (Add_IN_WIDTH32_OUT_WIDTH32_4)               0.00     109.55 r
  inst7/inst2/right[7] (net)                                        0.00     109.55 r
  inst7/inst2/add_20/B[7] (Add_IN_WIDTH32_OUT_WIDTH32_4_DW01_add_J14_0)     0.00   109.55 r
  inst7/inst2/add_20/B[7] (net)                                     0.00     109.55 r
  inst7/inst2/add_20/U19/Z (SC7P5T_NR2X1_MR_CSC28L)       8.57     12.40     121.95 f
  inst7/inst2/add_20/n365 (net)                 1                   0.00     121.95 f
  inst7/inst2/add_20/U180/Z (SC7P5T_NR2X2_CSC28L)        13.74     18.69     140.64 r
  inst7/inst2/add_20/n360 (net)                 2                   0.00     140.64 r
  inst7/inst2/add_20/U16/Z (SC7P5T_ND2X3_CSC28L)         10.93     15.92     156.56 f
  inst7/inst2/add_20/n95 (net)                  1                   0.00     156.56 f
  inst7/inst2/add_20/U88/Z (SC7P5T_NR2IAX4_CSC28L)        8.77     15.14     171.70 r
  inst7/inst2/add_20/n221 (net)                 1                   0.00     171.70 r
  inst7/inst2/add_20/U81/Z (SC7P5T_INVX4_CSC28L)          5.57      9.60     181.30 f
  inst7/inst2/add_20/n215 (net)                 2                   0.00     181.30 f
  inst7/inst2/add_20/U52/Z (SC7P5T_CKINVX4_CSC28L)        4.16      7.47     188.77 r
  inst7/inst2/add_20/n52 (net)                  2                   0.00     188.77 r
  inst7/inst2/add_20/U85/Z (SC7P5T_CKND2X1_CSC28L)       10.00     11.04     199.80 f
  inst7/inst2/add_20/n257 (net)                 1                   0.00     199.80 f
  inst7/inst2/add_20/U90/Z (SC7P5T_OAI21X2_CSC28L)        9.88     15.58     215.39 r
  inst7/inst2/add_20/n252 (net)                 1                   0.00     215.39 r
  inst7/inst2/add_20/U317/Z (SC7P5T_ND3IAX2_CSC28L)       9.28     21.64     237.02 r
  inst7/inst2/add_20/n251 (net)                 1                   0.00     237.02 r
  inst7/inst2/add_20/U227/Z (SC7P5T_CKINVX2_CSC28L)       8.80     12.66     249.68 f
  inst7/inst2/add_20/n225 (net)                 5                   0.00     249.68 f
  inst7/inst2/add_20/U287/Z (SC7P5T_OAI31X1_CSC28L)      19.94     23.27     272.95 r
  inst7/inst2/add_20/n224 (net)                 1                   0.00     272.95 r
  inst7/inst2/add_20/U211/Z (SC7P5T_CKXOR2X2_CSC28L)     10.05     51.55     324.51 f
  inst7/inst2/add_20/SUM[24] (net)              2                   0.00     324.51 f
  inst7/inst2/add_20/SUM[24] (Add_IN_WIDTH32_OUT_WIDTH32_4_DW01_add_J14_0)     0.00   324.51 f
  inst7/inst2/out[24] (net)                                         0.00     324.51 f
  inst7/inst2/out[24] (Add_IN_WIDTH32_OUT_WIDTH32_4)                0.00     324.51 f
  inst7/inst2_out[24] (net)                                         0.00     324.51 f
  inst7/U18/Z (SC7P5T_CKAN2X2_CSC28L)                     5.79     19.27     343.78 f
  inst7/p13[24] (net)                           1                   0.00     343.78 f
  inst7/p13[24] (comp4_0)                                           0.00     343.78 f
  inst7_p13[24] (net)                                               0.00     343.78 f
  U181/Z (SC7P5T_CKAN2X1_CSC28L)                          4.98     14.44     358.22 f
  out11[24] (net)                               1                   0.00     358.22 f
  out11[24] (out)                                         4.98      0.00     358.22 f
  data arrival time                                                          358.22

  clock clk (rise edge)                                           400.00     400.00
  clock network delay (ideal)                                       0.00     400.00
  output external delay                                           -50.00     350.00
  data required time                                                         350.00
  ---------------------------------------------------------------------------------------------------------
  data required time                                                         350.00
  data arrival time                                                         -358.22
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -8.22


1
 
****************************************
Report : area
Design : main
Version: Q-2019.12-SP5-1
Date   : Tue Aug 19 22:07:37 2025
****************************************

Library(s) Used:

    GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C (File: /opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db)

Number of ports:                         4499
Number of nets:                          9934
Number of cells:                         5725
Number of combinational cells:           4792
Number of sequential cells:               840
Number of macros/black boxes:               0
Number of buf/inv:                       1467
Number of references:                      26

Combinational area:               1831.524011
Buf/Inv area:                      251.047202
Noncombinational area:            1176.379168
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  3007.903179
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -------------------------------------------
main                              3007.9032    100.0    61.4568     0.0000  0.0000  main
go0                                 16.1472      0.5     0.5568     0.0000  0.0000  fsm_4_8
go0/r                                3.8976      0.1     1.1136     2.7840  0.0000  std_reg_WIDTH1_35
go0/r0                               3.8976      0.1     1.1136     2.7840  0.0000  std_reg_WIDTH1_34
go0/r1                               3.8976      0.1     1.1136     2.7840  0.0000  std_reg_WIDTH1_33
go0/r2                               3.8976      0.1     1.1136     2.7840  0.0000  std_reg_WIDTH1_32
inst0                               63.8232      2.1    19.2792    44.5440  0.0000  Prev_WIDTH32_SAFE1_7
inst1                               63.8232      2.1    19.2792    44.5440  0.0000  Prev_WIDTH32_SAFE1_6
inst2                               63.8232      2.1    19.2792    44.5440  0.0000  Prev_WIDTH32_SAFE1_5
inst3                               63.8232      2.1    19.2792    44.5440  0.0000  Prev_WIDTH32_SAFE1_4
inst4                              663.1488     22.0    18.6528     0.0000  0.0000  comp4_3
inst4/ev00                          16.1472      0.5     0.5568     0.0000  0.0000  fsm_4_7
inst4/ev00/r                         3.8976      0.1     1.1136     2.7840  0.0000  std_reg_WIDTH1_31
inst4/ev00/r0                        3.8976      0.1     1.1136     2.7840  0.0000  std_reg_WIDTH1_30
inst4/ev00/r1                        3.8976      0.1     1.1136     2.7840  0.0000  std_reg_WIDTH1_29
inst4/ev00/r2                        3.8976      0.1     1.1136     2.7840  0.0000  std_reg_WIDTH1_28
inst4/inst0                         69.1128      2.3    24.5688    44.5440  0.0000  Prev_WIDTH32_SAFE1_3
inst4/inst1                        399.7824     13.3    16.0776     0.0000  0.0000  comp3_3
inst4/inst1/ev00                    17.5392      0.6     0.5568     0.0000  0.0000  fsm_4_3
inst4/inst1/ev00/r                   3.8976      0.1     1.1136     2.7840  0.0000  std_reg_WIDTH1_15
inst4/inst1/ev00/r0                  3.8976      0.1     1.1136     2.7840  0.0000  std_reg_WIDTH1_14
inst4/inst1/ev00/r1                  5.2896      0.2     1.8792     3.4104  0.0000  std_reg_WIDTH1_13
inst4/inst1/ev00/r2                  3.8976      0.1     1.1136     2.7840  0.0000  std_reg_WIDTH1_12
inst4/inst1/inst0                   70.1568      2.3    23.3856    46.7712  0.0000  Register_WIDTH32_15
inst4/inst1/inst1                   67.9296      2.3    23.3856    44.5440  0.0000  Register_WIDTH32_14
inst4/inst1/inst2                   92.4984      3.1     0.1392     0.0000  0.0000  Add_IN_WIDTH32_OUT_WIDTH32_3
inst4/inst1/inst2/add_20            92.3592      3.1    92.3592     0.0000  0.0000  Add_IN_WIDTH32_OUT_WIDTH32_3_DW01_add_J8_0
inst4/inst1/inst3                   67.9296      2.3    23.3856    44.5440  0.0000  Register_WIDTH32_13
inst4/inst1/inst4                   67.6512      2.2    23.1072    44.5440  0.0000  Register_WIDTH32_12
inst4/inst2                        159.4536      5.3     0.1392     0.0000  0.0000  Add_IN_WIDTH32_OUT_WIDTH32_7
inst4/inst2/add_20                 159.3144      5.3   159.3144     0.0000  0.0000  Add_IN_WIDTH32_OUT_WIDTH32_7_DW01_add_J11_0
inst5                              666.6984     22.2    20.3928     0.0000  0.0000  comp4_2
inst5/ev00                          16.1472      0.5     0.5568     0.0000  0.0000  fsm_4_6
inst5/ev00/r                         3.8976      0.1     1.1136     2.7840  0.0000  std_reg_WIDTH1_27
inst5/ev00/r0                        3.8976      0.1     1.1136     2.7840  0.0000  std_reg_WIDTH1_26
inst5/ev00/r1                        3.8976      0.1     1.1136     2.7840  0.0000  std_reg_WIDTH1_25
inst5/ev00/r2                        3.8976      0.1     1.1136     2.7840  0.0000  std_reg_WIDTH1_24
inst5/inst0                         69.1128      2.3    24.5688    44.5440  0.0000  Prev_WIDTH32_SAFE1_2
inst5/inst1                        396.6504     13.2    13.9896     0.0000  0.0000  comp3_2
inst5/inst1/ev00                    17.8176      0.6     0.8352     0.0000  0.0000  fsm_4_2
inst5/inst1/ev00/r                   3.8976      0.1     1.1136     2.7840  0.0000  std_reg_WIDTH1_11
inst5/inst1/ev00/r0                  3.8976      0.1     1.1136     2.7840  0.0000  std_reg_WIDTH1_10
inst5/inst1/ev00/r1                  5.2896      0.2     1.8792     3.4104  0.0000  std_reg_WIDTH1_9
inst5/inst1/ev00/r2                  3.8976      0.1     1.1136     2.7840  0.0000  std_reg_WIDTH1_8
inst5/inst1/inst0                   68.4864      2.3    23.3856    45.1008  0.0000  Register_WIDTH32_11
inst5/inst1/inst1                   68.4864      2.3    23.3856    45.1008  0.0000  Register_WIDTH32_10
inst5/inst1/inst2                   92.0112      3.1     0.1392     0.0000  0.0000  Add_IN_WIDTH32_OUT_WIDTH32_2
inst5/inst1/inst2/add_20            91.8720      3.1    91.8720     0.0000  0.0000  Add_IN_WIDTH32_OUT_WIDTH32_2_DW01_add_J9_0
inst5/inst1/inst3                   67.9296      2.3    23.3856    44.5440  0.0000  Register_WIDTH32_9
inst5/inst1/inst4                   67.9296      2.3    23.1072    44.8224  0.0000  Register_WIDTH32_8
inst5/inst2                        164.3952      5.5     0.1392     0.0000  0.0000  Add_IN_WIDTH32_OUT_WIDTH32_6
inst5/inst2/add_20                 164.2560      5.5   164.2560     0.0000  0.0000  Add_IN_WIDTH32_OUT_WIDTH32_6_DW01_add_J12_0
inst6                              668.6472     22.2    19.0008     0.0000  0.0000  comp4_1
inst6/ev00                          16.1472      0.5     0.5568     0.0000  0.0000  fsm_4_5
inst6/ev00/r                         3.8976      0.1     1.1136     2.7840  0.0000  std_reg_WIDTH1_23
inst6/ev00/r0                        3.8976      0.1     1.1136     2.7840  0.0000  std_reg_WIDTH1_22
inst6/ev00/r1                        3.8976      0.1     1.1136     2.7840  0.0000  std_reg_WIDTH1_21
inst6/ev00/r2                        3.8976      0.1     1.1136     2.7840  0.0000  std_reg_WIDTH1_20
inst6/inst0                         69.1128      2.3    24.5688    44.5440  0.0000  Prev_WIDTH32_SAFE1_1
inst6/inst1                        394.9104     13.1    13.7808     0.0000  0.0000  comp3_1
inst6/inst1/ev00                    16.5648      0.6     0.5568     0.0000  0.0000  fsm_4_1
inst6/inst1/ev00/r                   3.8976      0.1     1.1136     2.7840  0.0000  std_reg_WIDTH1_7
inst6/inst1/ev00/r0                  3.8976      0.1     1.1136     2.7840  0.0000  std_reg_WIDTH1_6
inst6/inst1/ev00/r1                  4.3152      0.1     1.2528     3.0624  0.0000  std_reg_WIDTH1_5
inst6/inst1/ev00/r2                  3.8976      0.1     1.1136     2.7840  0.0000  std_reg_WIDTH1_4
inst6/inst1/inst0                   68.4864      2.3    23.3856    45.1008  0.0000  Register_WIDTH32_7
inst6/inst1/inst1                   68.4864      2.3    23.3856    45.1008  0.0000  Register_WIDTH32_6
inst6/inst1/inst2                   92.0112      3.1     0.1392     0.0000  0.0000  Add_IN_WIDTH32_OUT_WIDTH32_1
inst6/inst1/inst2/add_20            91.8720      3.1    91.8720     0.0000  0.0000  Add_IN_WIDTH32_OUT_WIDTH32_1_DW01_add_1
inst6/inst1/inst3                   67.9296      2.3    23.3856    44.5440  0.0000  Register_WIDTH32_5
inst6/inst1/inst4                   67.6512      2.2    23.1072    44.5440  0.0000  Register_WIDTH32_4
inst6/inst2                        169.4760      5.6     0.1392     0.0000  0.0000  Add_IN_WIDTH32_OUT_WIDTH32_5
inst6/inst2/add_20                 169.3368      5.6   169.3368     0.0000  0.0000  Add_IN_WIDTH32_OUT_WIDTH32_5_DW01_add_J13_0
inst7                              676.5120     22.5    20.6712     0.0000  0.0000  comp4_0
inst7/ev00                          16.1472      0.5     0.5568     0.0000  0.0000  fsm_4_4
inst7/ev00/r                         3.8976      0.1     1.1136     2.7840  0.0000  std_reg_WIDTH1_19
inst7/ev00/r0                        3.8976      0.1     1.1136     2.7840  0.0000  std_reg_WIDTH1_18
inst7/ev00/r1                        3.8976      0.1     1.1136     2.7840  0.0000  std_reg_WIDTH1_17
inst7/ev00/r2                        3.8976      0.1     1.1136     2.7840  0.0000  std_reg_WIDTH1_16
inst7/inst0                         69.1128      2.3    24.5688    44.5440  0.0000  Prev_WIDTH32_SAFE1_0
inst7/inst1                        401.2440     13.3    19.9056     0.0000  0.0000  comp3_0
inst7/inst1/ev00                    16.5648      0.6     0.5568     0.0000  0.0000  fsm_4_0
inst7/inst1/ev00/r                   3.8976      0.1     1.1136     2.7840  0.0000  std_reg_WIDTH1_3
inst7/inst1/ev00/r0                  3.8976      0.1     1.1136     2.7840  0.0000  std_reg_WIDTH1_2
inst7/inst1/ev00/r1                  4.3152      0.1     1.2528     3.0624  0.0000  std_reg_WIDTH1_1
inst7/inst1/ev00/r2                  3.8976      0.1     1.1136     2.7840  0.0000  std_reg_WIDTH1_0
inst7/inst1/inst0                   67.9296      2.3    23.3856    44.5440  0.0000  Register_WIDTH32_3
inst7/inst1/inst1                   67.9296      2.3    23.3856    44.5440  0.0000  Register_WIDTH32_2
inst7/inst1/inst2                   92.7768      3.1     0.1392     0.0000  0.0000  Add_IN_WIDTH32_OUT_WIDTH32_0
inst7/inst1/inst2/add_20            92.6376      3.1    92.6376     0.0000  0.0000  Add_IN_WIDTH32_OUT_WIDTH32_0_DW01_add_J10_0
inst7/inst1/inst3                   67.9296      2.3    23.3856    44.5440  0.0000  Register_WIDTH32_1
inst7/inst1/inst4                   68.2080      2.3    23.1072    45.1008  0.0000  Register_WIDTH32_0
inst7/inst2                        169.3368      5.6     0.1392     0.0000  0.0000  Add_IN_WIDTH32_OUT_WIDTH32_4
inst7/inst2/add_20                 169.1976      5.6   169.1976     0.0000  0.0000  Add_IN_WIDTH32_OUT_WIDTH32_4_DW01_add_J14_0
--------------------------------  ---------  -------  ---------  ---------  ------  -------------------------------------------
Total                                                 1831.5240  1176.3792  0.0000

1
Loading db file '/opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : main
Version: Q-2019.12-SP5-1
Date   : Tue Aug 19 22:07:39 2025
****************************************


Library(s) Used:

    GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C (File: /opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db)


Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: top


Global Operating Voltage = 0.8  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ps
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
main                                      0.431    5.049    1.186    5.481 100.0
  inst7 (comp4_0)                      9.35e-02    1.056    0.271    1.150  21.0
    inst2 (Add_IN_WIDTH32_OUT_WIDTH32_4) 3.44e-02 4.07e-02 7.19e-02 7.51e-02   1.4
      add_20 (Add_IN_WIDTH32_OUT_WIDTH32_4_DW01_add_J14_0) 3.44e-02 4.07e-02 7.19e-02 7.51e-02   1.4
    inst1 (comp3_0)                    4.23e-02    0.779    0.158    0.821  15.0
      inst4 (Register_WIDTH32_0)       6.30e-03    0.181 2.54e-02    0.187   3.4
      inst3 (Register_WIDTH32_1)       6.52e-03    0.180 2.51e-02    0.186   3.4
      inst2 (Add_IN_WIDTH32_OUT_WIDTH32_0) 1.10e-02 1.79e-02 3.94e-02 2.90e-02   0.5
        add_20 (Add_IN_WIDTH32_OUT_WIDTH32_0_DW01_add_J10_0) 1.10e-02 1.79e-02 3.94e-02 2.90e-02   0.5
      inst1 (Register_WIDTH32_2)       5.87e-03    0.174 2.51e-02    0.180   3.3
      inst0 (Register_WIDTH32_3)       5.81e-03    0.174 2.51e-02    0.180   3.3
      ev00 (fsm_4_0)                   1.51e-03 4.53e-02 6.61e-03 4.68e-02   0.9
        r2 (std_reg_WIDTH1_0)          1.47e-04 1.09e-02 1.49e-03 1.11e-02   0.2
        r1 (std_reg_WIDTH1_1)          5.05e-04 1.20e-02 1.69e-03 1.25e-02   0.2
        r0 (std_reg_WIDTH1_2)          2.45e-04 1.11e-02 1.58e-03 1.13e-02   0.2
        r (std_reg_WIDTH1_3)           2.61e-04 1.11e-02 1.58e-03 1.14e-02   0.2
    inst0 (Prev_WIDTH32_SAFE1_0)       1.11e-02    0.185 2.53e-02    0.196   3.6
    ev00 (fsm_4_4)                     1.23e-03 4.44e-02 6.60e-03 4.57e-02   0.8
      r2 (std_reg_WIDTH1_16)           1.72e-04 1.10e-02 1.58e-03 1.12e-02   0.2
      r1 (std_reg_WIDTH1_17)           2.44e-04 1.10e-02 1.58e-03 1.13e-02   0.2
      r0 (std_reg_WIDTH1_18)           2.17e-04 1.11e-02 1.58e-03 1.13e-02   0.2
      r (std_reg_WIDTH1_19)            2.28e-04 1.11e-02 1.58e-03 1.13e-02   0.2
  inst6 (comp4_1)                         0.105    1.074    0.263    1.180  21.5
    inst2 (Add_IN_WIDTH32_OUT_WIDTH32_5) 3.99e-02 4.58e-02 6.89e-02 8.57e-02   1.6
      add_20 (Add_IN_WIDTH32_OUT_WIDTH32_5_DW01_add_J13_0) 3.99e-02 4.58e-02 6.88e-02 8.57e-02   1.6
    inst1 (comp3_1)                    4.66e-02    0.789    0.154    0.836  15.2
      inst4 (Register_WIDTH32_4)       6.88e-03    0.182 2.50e-02    0.189   3.4
      inst3 (Register_WIDTH32_5)       7.44e-03    0.183 2.51e-02    0.190   3.5
      inst2 (Add_IN_WIDTH32_OUT_WIDTH32_1) 1.20e-02 2.09e-02 3.92e-02 3.30e-02   0.6
        add_20 (Add_IN_WIDTH32_OUT_WIDTH32_1_DW01_add_1) 1.20e-02 2.09e-02 3.91e-02 3.30e-02   0.6
      inst1 (Register_WIDTH32_6)       5.87e-03    0.176 2.55e-02    0.182   3.3
      inst0 (Register_WIDTH32_7)       6.56e-03    0.177 2.61e-02    0.184   3.4
      ev00 (fsm_4_1)                   2.06e-03 4.53e-02 6.61e-03 4.74e-02   0.9
        r2 (std_reg_WIDTH1_4)          1.47e-04 1.09e-02 1.49e-03 1.11e-02   0.2
        r1 (std_reg_WIDTH1_5)          1.06e-03 1.20e-02 1.69e-03 1.31e-02   0.2
        r0 (std_reg_WIDTH1_6)          2.45e-04 1.11e-02 1.58e-03 1.13e-02   0.2
        r (std_reg_WIDTH1_7)           2.61e-04 1.11e-02 1.58e-03 1.14e-02   0.2
    inst0 (Prev_WIDTH32_SAFE1_1)       1.27e-02    0.187 2.53e-02    0.200   3.6
    ev00 (fsm_4_5)                     1.23e-03 4.44e-02 6.60e-03 4.57e-02   0.8
      r2 (std_reg_WIDTH1_20)           1.72e-04 1.10e-02 1.58e-03 1.12e-02   0.2
      r1 (std_reg_WIDTH1_21)           2.44e-04 1.10e-02 1.58e-03 1.13e-02   0.2
      r0 (std_reg_WIDTH1_22)           2.17e-04 1.11e-02 1.58e-03 1.13e-02   0.2
      r (std_reg_WIDTH1_23)            2.28e-04 1.11e-02 1.58e-03 1.13e-02   0.2
  inst5 (comp4_2)                         0.104    1.076    0.264    1.179  21.5
    inst2 (Add_IN_WIDTH32_OUT_WIDTH32_6) 3.91e-02 4.52e-02 6.72e-02 8.44e-02   1.5
      add_20 (Add_IN_WIDTH32_OUT_WIDTH32_6_DW01_add_J12_0) 3.91e-02 4.52e-02 6.72e-02 8.44e-02   1.5
    inst1 (comp3_2)                    4.58e-02    0.791    0.155    0.837  15.3
      inst4 (Register_WIDTH32_8)       6.83e-03    0.182 2.52e-02    0.189   3.5
      inst3 (Register_WIDTH32_9)       7.37e-03    0.183 2.51e-02    0.190   3.5
      inst2 (Add_IN_WIDTH32_OUT_WIDTH32_2) 1.19e-02 2.07e-02 3.91e-02 3.26e-02   0.6
        add_20 (Add_IN_WIDTH32_OUT_WIDTH32_2_DW01_add_J9_0) 1.19e-02 2.07e-02 3.91e-02 3.26e-02   0.6
      inst1 (Register_WIDTH32_10)      6.62e-03    0.177 2.61e-02    0.184   3.4
      inst0 (Register_WIDTH32_11)      5.78e-03    0.176 2.55e-02    0.182   3.3
      ev00 (fsm_4_2)                   2.32e-03 4.69e-02 8.03e-03 4.92e-02   0.9
        r2 (std_reg_WIDTH1_8)          1.47e-04 1.09e-02 1.49e-03 1.11e-02   0.2
        r1 (std_reg_WIDTH1_9)          1.26e-03 1.35e-02 2.98e-03 1.47e-02   0.3
        r0 (std_reg_WIDTH1_10)         2.45e-04 1.11e-02 1.58e-03 1.13e-02   0.2
        r (std_reg_WIDTH1_11)          2.61e-04 1.11e-02 1.58e-03 1.14e-02   0.2
    inst0 (Prev_WIDTH32_SAFE1_2)       1.23e-02    0.187 2.53e-02    0.200   3.6
    ev00 (fsm_4_6)                     1.23e-03 4.44e-02 6.60e-03 4.57e-02   0.8
      r2 (std_reg_WIDTH1_24)           1.72e-04 1.10e-02 1.58e-03 1.12e-02   0.2
      r1 (std_reg_WIDTH1_25)           2.44e-04 1.10e-02 1.58e-03 1.13e-02   0.2
      r0 (std_reg_WIDTH1_26)           2.17e-04 1.11e-02 1.58e-03 1.13e-02   0.2
      r (std_reg_WIDTH1_27)            2.28e-04 1.11e-02 1.58e-03 1.13e-02   0.2
  inst4 (comp4_3)                         0.102    1.074    0.260    1.176  21.5
    inst2 (Add_IN_WIDTH32_OUT_WIDTH32_7) 3.71e-02 4.24e-02 6.28e-02 7.96e-02   1.5
      add_20 (Add_IN_WIDTH32_OUT_WIDTH32_7_DW01_add_J11_0) 3.71e-02 4.24e-02 6.28e-02 7.96e-02   1.5
    inst1 (comp3_3)                    4.72e-02    0.792    0.157    0.840  15.3
      inst4 (Register_WIDTH32_12)      6.61e-03    0.180 2.50e-02    0.187   3.4
      inst3 (Register_WIDTH32_13)      7.06e-03    0.181 2.51e-02    0.189   3.4
      inst2 (Add_IN_WIDTH32_OUT_WIDTH32_3) 1.25e-02 2.05e-02 3.90e-02 3.31e-02   0.6
        add_20 (Add_IN_WIDTH32_OUT_WIDTH32_3_DW01_add_J8_0) 1.25e-02 2.05e-02 3.90e-02 3.31e-02   0.6
      inst1 (Register_WIDTH32_14)      6.77e-03    0.175 2.57e-02    0.182   3.3
      inst0 (Register_WIDTH32_15)      6.67e-03    0.183 2.73e-02    0.190   3.5
      ev00 (fsm_4_3)                   2.27e-03 4.68e-02 7.91e-03 4.91e-02   0.9
        r2 (std_reg_WIDTH1_12)         1.47e-04 1.09e-02 1.49e-03 1.11e-02   0.2
        r1 (std_reg_WIDTH1_13)         1.27e-03 1.35e-02 2.98e-03 1.48e-02   0.3
        r0 (std_reg_WIDTH1_14)         2.45e-04 1.11e-02 1.58e-03 1.13e-02   0.2
        r (std_reg_WIDTH1_15)          2.61e-04 1.11e-02 1.58e-03 1.14e-02   0.2
    inst0 (Prev_WIDTH32_SAFE1_3)       1.25e-02    0.187 2.53e-02    0.200   3.6
    ev00 (fsm_4_7)                     1.23e-03 4.44e-02 6.60e-03 4.57e-02   0.8
      r2 (std_reg_WIDTH1_28)           1.72e-04 1.10e-02 1.58e-03 1.12e-02   0.2
      r1 (std_reg_WIDTH1_29)           2.44e-04 1.10e-02 1.58e-03 1.13e-02   0.2
      r0 (std_reg_WIDTH1_30)           2.17e-04 1.11e-02 1.58e-03 1.13e-02   0.2
      r (std_reg_WIDTH1_31)            2.28e-04 1.11e-02 1.58e-03 1.13e-02   0.2
  inst3 (Prev_WIDTH32_SAFE1_4)         4.54e-03    0.176 2.38e-02    0.180   3.3
  inst2 (Prev_WIDTH32_SAFE1_5)         4.57e-03    0.176 2.38e-02    0.180   3.3
  inst1 (Prev_WIDTH32_SAFE1_6)         4.56e-03    0.176 2.38e-02    0.180   3.3
  inst0 (Prev_WIDTH32_SAFE1_7)         4.56e-03    0.176 2.38e-02    0.180   3.3
  go0 (fsm_4_8)                        1.73e-03 4.43e-02 6.41e-03 4.61e-02   0.8
    r2 (std_reg_WIDTH1_32)             1.47e-04 1.09e-02 1.49e-03 1.11e-02   0.2
    r1 (std_reg_WIDTH1_33)             3.81e-04 1.10e-02 1.49e-03 1.14e-02   0.2
    r0 (std_reg_WIDTH1_34)             2.08e-04 1.11e-02 1.58e-03 1.13e-02   0.2
    r (std_reg_WIDTH1_35)              2.28e-04 1.11e-02 1.58e-03 1.13e-02   0.2
1
 
****************************************
Report : saif
Design : main
Version: Q-2019.12-SP5-1
Date   : Tue Aug 19 22:07:39 2025
****************************************

  

--------------------------------------------------------------------------------
              User              Default           Propagated
Object type   Annotated (%)     Activity (%)      Activity (%)       Total
--------------------------------------------------------------------------------
  
 Nets         0(0.00%)          131(31.72%)       282(68.28%)        413
 Ports        0(0.00%)          131(50.58%)       128(49.42%)        259
 Pins         0(0.00%)          0(0.00%)          434(100.00%)       434
--------------------------------------------------------------------------------
1
