$date
	Sat Oct 22 23:49:05 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#485295
b11001 !
1"
#485298
b11001 &
b11001 %
1$
#485299
0"
#485302
b1001100 &
b1001100 %
#485306
b100110 &
b100110 %
#485310
b10011 &
b10011 %
#485314
b111010 &
b111010 %
#485318
b11101 &
b11101 %
#485322
b1011000 &
b1011000 %
#485326
b101100 &
b101100 %
#485330
b10110 &
b10110 %
#485334
b1011 &
b1011 %
#485338
b100010 &
b100010 %
#485342
b10001 &
b10001 %
#485346
b110100 &
b110100 %
#485350
b11010 &
b11010 %
#485354
b1101 &
b1101 %
#485358
b101000 &
b101000 %
#485362
b10100 &
b10100 %
#485366
b1010 &
b1010 %
#485370
b101 &
b101 %
#485374
b10000 &
b10000 %
#485378
b1000 &
b1000 %
#485382
b100 &
b100 %
#485386
b10 &
b10 %
#485390
b1 &
1#
b1 %
#485394
b0 &
b0 %
0#
0$
#1441062
b100 &
b100 %
1$
b100 !
1"
#1441063
0"
#1441066
b10 &
b10 %
#1441070
b1 &
1#
b1 %
#1441074
b0 &
b0 %
0#
0$
#2504295
b11010 !
1"
#2504298
b11010 &
b11010 %
1$
#2504299
0"
#2504302
b1101 &
b1101 %
#2504306
b101000 &
b101000 %
#2504310
b10100 &
b10100 %
#2504314
b1010 &
b1010 %
#2504318
b101 &
b101 %
#2504322
b10000 &
b10000 %
#2504326
b1000 &
b1000 %
#2504330
b100 &
b100 %
#2504334
b10 &
b10 %
#2504338
b1 &
b1 %
1#
#2504342
b0 &
0#
b0 %
0$
#4500012
