Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Nov 10 16:05:23 2023
| Host         : ECEB-3022-09 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file runman_top_control_sets_placed.rpt
| Design       : runman_top
| Device       : xc7s50
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     4 |
|    Minimum number of control sets                        |     4 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    15 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     4 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              22 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              67 |           17 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|               Clock Signal              |                                                 Enable Signal                                                | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  data_manager_i/clk_wiz_0/inst/clk_out1 |                                                                                                              | hex_segA_OBUF[0] |                2 |              5 |         2.50 |
|  Clk_IBUF                               |                                                                                                              | hex_segA_OBUF[0] |                5 |             17 |         3.40 |
|  data_manager_i/clk_wiz_0/inst/clk_out1 | data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0] | hex_segA_OBUF[0] |                7 |             27 |         3.86 |
|  data_manager_i/clk_wiz_0/inst/clk_out1 | data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0] | hex_segA_OBUF[0] |               10 |             40 |         4.00 |
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+


