

================================================================
== Vitis HLS Report for 'example'
================================================================
* Date:           Tue Apr 18 09:57:27 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_axi_master
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+----------------------------------+---------+---------------------+-----------+-------------+-----+---------------------+---------+
        |                                            |                                  |        Latency (cycles)       |    Latency (absolute)   |          Interval         | Pipeline|
        |                  Instance                  |              Module              |   min   |         max         |    min    |     max     | min |         max         |   Type  |
        +--------------------------------------------+----------------------------------+---------+---------------------+-----------+-------------+-----+---------------------+---------+
        |grp_example_Pipeline_VITIS_LOOP_41_1_fu_95  |example_Pipeline_VITIS_LOOP_41_1  |        ?|                    ?|          ?|            ?|    ?|                    ?|       no|
        |grp_example_Pipeline_1_fu_103               |example_Pipeline_1                |        4|  4611686018427387904|  20.000 ns|  2.3e+10 sec|    4|  4611686018427387904|       no|
        |grp_example_Pipeline_3_fu_112               |example_Pipeline_3                |        5|  4611686018427387904|  25.000 ns|  2.3e+10 sec|    5|  4611686018427387904|       no|
        +--------------------------------------------+----------------------------------+---------+---------------------+-----------+-------------+-----+---------------------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       22|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        0|     -|     1333|     1764|    0|
|Memory               |       16|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      336|    -|
|Register             |        -|     -|      244|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       16|     0|     1577|     2122|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        1|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------+----------------------------------+---------+----+-----+------+-----+
    |                  Instance                  |              Module              | BRAM_18K| DSP|  FF |  LUT | URAM|
    +--------------------------------------------+----------------------------------+---------+----+-----+------+-----+
    |BUS_A_s_axi_U                               |BUS_A_s_axi                       |        0|   0|  144|   232|    0|
    |grp_example_Pipeline_1_fu_103               |example_Pipeline_1                |        0|   0|  223|   146|    0|
    |grp_example_Pipeline_3_fu_112               |example_Pipeline_3                |        0|   0|  163|   146|    0|
    |grp_example_Pipeline_VITIS_LOOP_41_1_fu_95  |example_Pipeline_VITIS_LOOP_41_1  |        0|   0|   39|   122|    0|
    |gmem_m_axi_U                                |gmem_m_axi                        |        0|   0|  764|  1118|    0|
    +--------------------------------------------+----------------------------------+---------+----+-----+------+-----+
    |Total                                       |                                  |        0|   0| 1333|  1764|    0|
    +--------------------------------------------+----------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------+--------------------+---------+---+----+-----+--------+-----+------+-------------+
    | Memory |       Module       | BRAM_18K| FF| LUT| URAM|  Words | Bits| Banks| W*Bits*Banks|
    +--------+--------------------+---------+---+----+-----+--------+-----+------+-------------+
    |buff_U  |buff_RAM_AUTO_1R1W  |       16|  0|   0|    0|  250001|   32|     1|      8000032|
    +--------+--------------------+---------+---+----+-----+--------+-----+------+-------------+
    |Total   |                    |       16|  0|   0|    0|  250001|   32|     1|      8000032|
    +--------+--------------------+---------+---+----+-----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |ap_block_state19     |       and|   0|  0|   2|           1|           1|
    |icmp_ln39_fu_121_p2  |      icmp|   0|  0|  20|          32|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  22|          33|           2|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------+-----+-----------+-----+-----------+
    |                       Name                      | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                        |  102|         21|    1|         21|
    |buff_address0                                    |   20|          4|   18|         72|
    |buff_ce0                                         |   20|          4|    1|          4|
    |buff_ce1                                         |    9|          2|    1|          2|
    |buff_d0                                          |   14|          3|   32|         96|
    |buff_we0                                         |   14|          3|    1|          3|
    |gmem_ARADDR                                      |   14|          3|   64|        192|
    |gmem_ARLEN                                       |   14|          3|   32|         96|
    |gmem_ARVALID                                     |   14|          3|    1|          3|
    |gmem_AWADDR                                      |   14|          3|   64|        192|
    |gmem_AWLEN                                       |   14|          3|   32|         96|
    |gmem_AWVALID                                     |   14|          3|    1|          3|
    |gmem_BREADY                                      |   14|          3|    1|          3|
    |gmem_RREADY                                      |    9|          2|    1|          2|
    |gmem_WVALID                                      |    9|          2|    1|          2|
    |gmem_blk_n_AR                                    |    9|          2|    1|          2|
    |gmem_blk_n_AW                                    |    9|          2|    1|          2|
    |gmem_blk_n_B                                     |    9|          2|    1|          2|
    |grp_example_Pipeline_VITIS_LOOP_41_1_fu_95_size  |   14|          3|   32|         96|
    +-------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                            |  336|         71|  286|        889|
    +-------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------+----+----+-----+-----------+
    |                           Name                          | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------+----+----+-----+-----------+
    |a_read_reg_175                                           |  64|   0|   64|          0|
    |ap_CS_fsm                                                |  20|   0|   20|          0|
    |grp_example_Pipeline_1_fu_103_ap_start_reg               |   1|   0|    1|          0|
    |grp_example_Pipeline_3_fu_112_ap_start_reg               |   1|   0|    1|          0|
    |grp_example_Pipeline_VITIS_LOOP_41_1_fu_95_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln39_reg_181                                        |   1|   0|    1|          0|
    |p_cast1_reg_195                                          |  62|   0|   62|          0|
    |p_cast_reg_185                                           |  62|   0|   62|          0|
    |size_read_reg_166                                        |  32|   0|   32|          0|
    +---------------------------------------------------------+----+----+-----+-----------+
    |Total                                                    | 244|   0|  244|          0|
    +---------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|s_axi_BUS_A_AWVALID  |   in|    1|       s_axi|         BUS_A|        scalar|
|s_axi_BUS_A_AWREADY  |  out|    1|       s_axi|         BUS_A|        scalar|
|s_axi_BUS_A_AWADDR   |   in|    6|       s_axi|         BUS_A|        scalar|
|s_axi_BUS_A_WVALID   |   in|    1|       s_axi|         BUS_A|        scalar|
|s_axi_BUS_A_WREADY   |  out|    1|       s_axi|         BUS_A|        scalar|
|s_axi_BUS_A_WDATA    |   in|   32|       s_axi|         BUS_A|        scalar|
|s_axi_BUS_A_WSTRB    |   in|    4|       s_axi|         BUS_A|        scalar|
|s_axi_BUS_A_ARVALID  |   in|    1|       s_axi|         BUS_A|        scalar|
|s_axi_BUS_A_ARREADY  |  out|    1|       s_axi|         BUS_A|        scalar|
|s_axi_BUS_A_ARADDR   |   in|    6|       s_axi|         BUS_A|        scalar|
|s_axi_BUS_A_RVALID   |  out|    1|       s_axi|         BUS_A|        scalar|
|s_axi_BUS_A_RREADY   |   in|    1|       s_axi|         BUS_A|        scalar|
|s_axi_BUS_A_RDATA    |  out|   32|       s_axi|         BUS_A|        scalar|
|s_axi_BUS_A_RRESP    |  out|    2|       s_axi|         BUS_A|        scalar|
|s_axi_BUS_A_BVALID   |  out|    1|       s_axi|         BUS_A|        scalar|
|s_axi_BUS_A_BREADY   |   in|    1|       s_axi|         BUS_A|        scalar|
|s_axi_BUS_A_BRESP    |  out|    2|       s_axi|         BUS_A|        scalar|
|ap_clk               |   in|    1|  ap_ctrl_hs|       example|  return value|
|ap_rst_n             |   in|    1|  ap_ctrl_hs|       example|  return value|
|interrupt            |  out|    1|  ap_ctrl_hs|       example|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|          gmem|       pointer|
+---------------------+-----+-----+------------+--------------+--------------+

