{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742114723300 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742114723316 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 16 15:45:23 2025 " "Processing started: Sun Mar 16 15:45:23 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742114723316 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742114723316 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off convolutionIP -c convolutionIP " "Command: quartus_map --read_settings_files=on --write_settings_files=off convolutionIP -c convolutionIP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742114723316 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1742114723701 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1742114723701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convolutionip.sv 1 1 " "Found 1 design units, including 1 entities, in source file convolutionip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convolutionIP " "Found entity 1: convolutionIP" {  } { { "convolutionIP.sv" "" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/convolutionIP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742114730213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742114730213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.sv" "" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/full_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742114730213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742114730213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight_bit_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file eight_bit_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 eight_bit_adder " "Found entity 1: eight_bit_adder" {  } { { "eight_bit_adder.sv" "" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/eight_bit_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742114730213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742114730213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thirty_two_bit_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file thirty_two_bit_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 thirty_two_bit_adder " "Found entity 1: thirty_two_bit_adder" {  } { { "thirty_two_bit_adder.sv" "" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/thirty_two_bit_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742114730228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742114730228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_8x8.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplier_8x8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_8X8 " "Found entity 1: multiplier_8X8" {  } { { "multiplier_8X8.sv" "" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742114730228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742114730228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "absolute_value.sv 1 1 " "Found 1 design units, including 1 entities, in source file absolute_value.sv" { { "Info" "ISGN_ENTITY_NAME" "1 absolute_value " "Found entity 1: absolute_value" {  } { { "absolute_value.sv" "" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742114730228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742114730228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "absolute_value_out.sv 1 1 " "Found 1 design units, including 1 entities, in source file absolute_value_out.sv" { { "Info" "ISGN_ENTITY_NAME" "1 absolute_value_out " "Found entity 1: absolute_value_out" {  } { { "absolute_value_out.sv" "" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742114730228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742114730228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.sv" "" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/sign_extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742114730228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742114730228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flip_flop.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_flip_flop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_flip_flop " "Found entity 1: D_flip_flop" {  } { { "D_flip_flop.sv" "" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/D_flip_flop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742114730228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742114730228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_32_bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_32_bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_32_bit " "Found entity 1: register_32_bit" {  } { { "register_32_bit.sv" "" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/register_32_bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742114730244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742114730244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_16_bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_16_bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_16_bit " "Found entity 1: register_16_bit" {  } { { "register_16_bit.sv" "" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/register_16_bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742114730244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742114730244 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "multiplier_8X8.sv(29) " "Verilog HDL Instantiation warning at multiplier_8X8.sv(29): instance has no name" {  } { { "multiplier_8X8.sv" "" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1742114730244 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "convolutionIP " "Elaborating entity \"convolutionIP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1742114730260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier_8X8 multiplier_8X8:Mul0 " "Elaborating entity \"multiplier_8X8\" for hierarchy \"multiplier_8X8:Mul0\"" {  } { { "convolutionIP.sv" "Mul0" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/convolutionIP.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742114730291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "absolute_value multiplier_8X8:Mul0\|absolute_value:ABS1 " "Elaborating entity \"absolute_value\" for hierarchy \"multiplier_8X8:Mul0\|absolute_value:ABS1\"" {  } { { "multiplier_8X8.sv" "ABS1" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742114730291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder multiplier_8X8:Mul0\|absolute_value:ABS1\|full_adder:FA0 " "Elaborating entity \"full_adder\" for hierarchy \"multiplier_8X8:Mul0\|absolute_value:ABS1\|full_adder:FA0\"" {  } { { "absolute_value.sv" "FA0" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742114730306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_bit_adder multiplier_8X8:Mul0\|eight_bit_adder:FA0 " "Elaborating entity \"eight_bit_adder\" for hierarchy \"multiplier_8X8:Mul0\|eight_bit_adder:FA0\"" {  } { { "multiplier_8X8.sv" "FA0" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742114730306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "absolute_value_out multiplier_8X8:Mul0\|absolute_value_out:comb_67 " "Elaborating entity \"absolute_value_out\" for hierarchy \"multiplier_8X8:Mul0\|absolute_value_out:comb_67\"" {  } { { "multiplier_8X8.sv" "comb_67" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742114730322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_16_bit register_16_bit:Pipeline16_0 " "Elaborating entity \"register_16_bit\" for hierarchy \"register_16_bit:Pipeline16_0\"" {  } { { "convolutionIP.sv" "Pipeline16_0" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/convolutionIP.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742114730588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_flip_flop register_16_bit:Pipeline16_0\|D_flip_flop:DFF0 " "Elaborating entity \"D_flip_flop\" for hierarchy \"register_16_bit:Pipeline16_0\|D_flip_flop:DFF0\"" {  } { { "register_16_bit.sv" "DFF0" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/register_16_bit.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742114730588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:SE0 " "Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:SE0\"" {  } { { "convolutionIP.sv" "SE0" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/convolutionIP.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742114730666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_32_bit register_32_bit:Register32_0 " "Elaborating entity \"register_32_bit\" for hierarchy \"register_32_bit:Register32_0\"" {  } { { "convolutionIP.sv" "Register32_0" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/convolutionIP.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742114730666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirty_two_bit_adder thirty_two_bit_adder:Add0 " "Elaborating entity \"thirty_two_bit_adder\" for hierarchy \"thirty_two_bit_adder:Add0\"" {  } { { "convolutionIP.sv" "Add0" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/convolutionIP.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742114730822 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA15 32 1 " "Port \"A\" on the entity instantiation of \"FA15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA15" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA14 32 1 " "Port \"A\" on the entity instantiation of \"FA14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA14" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA13 32 1 " "Port \"A\" on the entity instantiation of \"FA13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA13" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA12 32 1 " "Port \"A\" on the entity instantiation of \"FA12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA12" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA11 32 1 " "Port \"A\" on the entity instantiation of \"FA11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA11" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA10 32 1 " "Port \"A\" on the entity instantiation of \"FA10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA10" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA9 32 1 " "Port \"A\" on the entity instantiation of \"FA9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA9" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA8 32 1 " "Port \"A\" on the entity instantiation of \"FA8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA8" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA7 32 1 " "Port \"A\" on the entity instantiation of \"FA7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA7" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA6 32 1 " "Port \"A\" on the entity instantiation of \"FA6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA6" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA5 32 1 " "Port \"A\" on the entity instantiation of \"FA5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA5" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA4 32 1 " "Port \"A\" on the entity instantiation of \"FA4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA4" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA3 32 1 " "Port \"A\" on the entity instantiation of \"FA3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA3" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA2 32 1 " "Port \"A\" on the entity instantiation of \"FA2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA2" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA1 32 1 " "Port \"A\" on the entity instantiation of \"FA1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA1" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA0 32 1 " "Port \"A\" on the entity instantiation of \"FA0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA0" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin FA6 32 1 " "Port \"Cin\" on the entity instantiation of \"FA6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "multiplier_8X8.sv" "FA6" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin FA5 32 1 " "Port \"Cin\" on the entity instantiation of \"FA5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "multiplier_8X8.sv" "FA5" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin FA4 32 1 " "Port \"Cin\" on the entity instantiation of \"FA4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "multiplier_8X8.sv" "FA4" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin FA3 32 1 " "Port \"Cin\" on the entity instantiation of \"FA3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "multiplier_8X8.sv" "FA3" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin FA2 32 1 " "Port \"Cin\" on the entity instantiation of \"FA2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "multiplier_8X8.sv" "FA2" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin FA1 32 1 " "Port \"Cin\" on the entity instantiation of \"FA1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "multiplier_8X8.sv" "FA1" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin FA0 32 1 " "Port \"Cin\" on the entity instantiation of \"FA0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "multiplier_8X8.sv" "FA0" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA15 32 1 " "Port \"A\" on the entity instantiation of \"FA15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA15" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA14 32 1 " "Port \"A\" on the entity instantiation of \"FA14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA14" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA13 32 1 " "Port \"A\" on the entity instantiation of \"FA13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA13" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA12 32 1 " "Port \"A\" on the entity instantiation of \"FA12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA12" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA11 32 1 " "Port \"A\" on the entity instantiation of \"FA11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA11" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA10 32 1 " "Port \"A\" on the entity instantiation of \"FA10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA10" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA9 32 1 " "Port \"A\" on the entity instantiation of \"FA9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA9" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA8 32 1 " "Port \"A\" on the entity instantiation of \"FA8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA8" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA7 32 1 " "Port \"A\" on the entity instantiation of \"FA7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA7" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA6 32 1 " "Port \"A\" on the entity instantiation of \"FA6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA6" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA5 32 1 " "Port \"A\" on the entity instantiation of \"FA5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA5" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA4 32 1 " "Port \"A\" on the entity instantiation of \"FA4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA4" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA3 32 1 " "Port \"A\" on the entity instantiation of \"FA3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA3" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA2 32 1 " "Port \"A\" on the entity instantiation of \"FA2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA2" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA1 32 1 " "Port \"A\" on the entity instantiation of \"FA1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA1" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA0 32 1 " "Port \"A\" on the entity instantiation of \"FA0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA0" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin FA6 32 1 " "Port \"Cin\" on the entity instantiation of \"FA6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "multiplier_8X8.sv" "FA6" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin FA5 32 1 " "Port \"Cin\" on the entity instantiation of \"FA5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "multiplier_8X8.sv" "FA5" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin FA4 32 1 " "Port \"Cin\" on the entity instantiation of \"FA4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "multiplier_8X8.sv" "FA4" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin FA3 32 1 " "Port \"Cin\" on the entity instantiation of \"FA3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "multiplier_8X8.sv" "FA3" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin FA2 32 1 " "Port \"Cin\" on the entity instantiation of \"FA2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "multiplier_8X8.sv" "FA2" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin FA1 32 1 " "Port \"Cin\" on the entity instantiation of \"FA1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "multiplier_8X8.sv" "FA1" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin FA0 32 1 " "Port \"Cin\" on the entity instantiation of \"FA0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "multiplier_8X8.sv" "FA0" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA15 32 1 " "Port \"A\" on the entity instantiation of \"FA15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA15" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA14 32 1 " "Port \"A\" on the entity instantiation of \"FA14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA14" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA13 32 1 " "Port \"A\" on the entity instantiation of \"FA13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA13" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA12 32 1 " "Port \"A\" on the entity instantiation of \"FA12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA12" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA11 32 1 " "Port \"A\" on the entity instantiation of \"FA11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA11" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA10 32 1 " "Port \"A\" on the entity instantiation of \"FA10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA10" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA9 32 1 " "Port \"A\" on the entity instantiation of \"FA9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA9" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA8 32 1 " "Port \"A\" on the entity instantiation of \"FA8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA8" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA7 32 1 " "Port \"A\" on the entity instantiation of \"FA7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA7" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA6 32 1 " "Port \"A\" on the entity instantiation of \"FA6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA6" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA5 32 1 " "Port \"A\" on the entity instantiation of \"FA5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA5" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA4 32 1 " "Port \"A\" on the entity instantiation of \"FA4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA4" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA3 32 1 " "Port \"A\" on the entity instantiation of \"FA3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA3" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA2 32 1 " "Port \"A\" on the entity instantiation of \"FA2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA2" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA1 32 1 " "Port \"A\" on the entity instantiation of \"FA1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA1" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA0 32 1 " "Port \"A\" on the entity instantiation of \"FA0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA0" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin FA6 32 1 " "Port \"Cin\" on the entity instantiation of \"FA6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "multiplier_8X8.sv" "FA6" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin FA5 32 1 " "Port \"Cin\" on the entity instantiation of \"FA5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "multiplier_8X8.sv" "FA5" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin FA4 32 1 " "Port \"Cin\" on the entity instantiation of \"FA4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "multiplier_8X8.sv" "FA4" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin FA3 32 1 " "Port \"Cin\" on the entity instantiation of \"FA3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "multiplier_8X8.sv" "FA3" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin FA2 32 1 " "Port \"Cin\" on the entity instantiation of \"FA2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "multiplier_8X8.sv" "FA2" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin FA1 32 1 " "Port \"Cin\" on the entity instantiation of \"FA1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "multiplier_8X8.sv" "FA1" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin FA0 32 1 " "Port \"Cin\" on the entity instantiation of \"FA0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "multiplier_8X8.sv" "FA0" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA15 32 1 " "Port \"A\" on the entity instantiation of \"FA15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA15" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA14 32 1 " "Port \"A\" on the entity instantiation of \"FA14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA14" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA13 32 1 " "Port \"A\" on the entity instantiation of \"FA13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA13" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA12 32 1 " "Port \"A\" on the entity instantiation of \"FA12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA12" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA11 32 1 " "Port \"A\" on the entity instantiation of \"FA11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA11" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA10 32 1 " "Port \"A\" on the entity instantiation of \"FA10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA10" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA9 32 1 " "Port \"A\" on the entity instantiation of \"FA9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA9" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA8 32 1 " "Port \"A\" on the entity instantiation of \"FA8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA8" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA7 32 1 " "Port \"A\" on the entity instantiation of \"FA7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA7" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA6 32 1 " "Port \"A\" on the entity instantiation of \"FA6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA6" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA5 32 1 " "Port \"A\" on the entity instantiation of \"FA5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA5" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA4 32 1 " "Port \"A\" on the entity instantiation of \"FA4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA4" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA3 32 1 " "Port \"A\" on the entity instantiation of \"FA3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA3" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA2 32 1 " "Port \"A\" on the entity instantiation of \"FA2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA2" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA1 32 1 " "Port \"A\" on the entity instantiation of \"FA1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA1" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA0 32 1 " "Port \"A\" on the entity instantiation of \"FA0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA0" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin FA6 32 1 " "Port \"Cin\" on the entity instantiation of \"FA6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "multiplier_8X8.sv" "FA6" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin FA5 32 1 " "Port \"Cin\" on the entity instantiation of \"FA5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "multiplier_8X8.sv" "FA5" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin FA4 32 1 " "Port \"Cin\" on the entity instantiation of \"FA4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "multiplier_8X8.sv" "FA4" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin FA3 32 1 " "Port \"Cin\" on the entity instantiation of \"FA3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "multiplier_8X8.sv" "FA3" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731010 "|convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin FA2 32 1 " "Port \"Cin\" on the entity instantiation of \"FA2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "multiplier_8X8.sv" "FA2" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin FA1 32 1 " "Port \"Cin\" on the entity instantiation of \"FA1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "multiplier_8X8.sv" "FA1" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin FA0 32 1 " "Port \"Cin\" on the entity instantiation of \"FA0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "multiplier_8X8.sv" "FA0" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA15 32 1 " "Port \"A\" on the entity instantiation of \"FA15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA15" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA14 32 1 " "Port \"A\" on the entity instantiation of \"FA14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA14" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA13 32 1 " "Port \"A\" on the entity instantiation of \"FA13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA13" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA12 32 1 " "Port \"A\" on the entity instantiation of \"FA12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA12" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA11 32 1 " "Port \"A\" on the entity instantiation of \"FA11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA11" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA10 32 1 " "Port \"A\" on the entity instantiation of \"FA10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA10" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA9 32 1 " "Port \"A\" on the entity instantiation of \"FA9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA9" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA8 32 1 " "Port \"A\" on the entity instantiation of \"FA8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA8" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA7 32 1 " "Port \"A\" on the entity instantiation of \"FA7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA7" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA6 32 1 " "Port \"A\" on the entity instantiation of \"FA6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA6" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA5 32 1 " "Port \"A\" on the entity instantiation of \"FA5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA5" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA4 32 1 " "Port \"A\" on the entity instantiation of \"FA4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA4" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA3 32 1 " "Port \"A\" on the entity instantiation of \"FA3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA3" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA2 32 1 " "Port \"A\" on the entity instantiation of \"FA2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA2" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA1 32 1 " "Port \"A\" on the entity instantiation of \"FA1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA1" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA0 32 1 " "Port \"A\" on the entity instantiation of \"FA0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA0" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin FA6 32 1 " "Port \"Cin\" on the entity instantiation of \"FA6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "multiplier_8X8.sv" "FA6" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin FA5 32 1 " "Port \"Cin\" on the entity instantiation of \"FA5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "multiplier_8X8.sv" "FA5" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin FA4 32 1 " "Port \"Cin\" on the entity instantiation of \"FA4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "multiplier_8X8.sv" "FA4" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin FA3 32 1 " "Port \"Cin\" on the entity instantiation of \"FA3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "multiplier_8X8.sv" "FA3" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin FA2 32 1 " "Port \"Cin\" on the entity instantiation of \"FA2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "multiplier_8X8.sv" "FA2" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin FA1 32 1 " "Port \"Cin\" on the entity instantiation of \"FA1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "multiplier_8X8.sv" "FA1" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin FA0 32 1 " "Port \"Cin\" on the entity instantiation of \"FA0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "multiplier_8X8.sv" "FA0" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA15 32 1 " "Port \"A\" on the entity instantiation of \"FA15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA15" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA14 32 1 " "Port \"A\" on the entity instantiation of \"FA14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA14" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA13 32 1 " "Port \"A\" on the entity instantiation of \"FA13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA13" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA12 32 1 " "Port \"A\" on the entity instantiation of \"FA12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA12" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA11 32 1 " "Port \"A\" on the entity instantiation of \"FA11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA11" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA10 32 1 " "Port \"A\" on the entity instantiation of \"FA10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA10" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA9 32 1 " "Port \"A\" on the entity instantiation of \"FA9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA9" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA8 32 1 " "Port \"A\" on the entity instantiation of \"FA8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA8" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA7 32 1 " "Port \"A\" on the entity instantiation of \"FA7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA7" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA6 32 1 " "Port \"A\" on the entity instantiation of \"FA6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA6" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA5 32 1 " "Port \"A\" on the entity instantiation of \"FA5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA5" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA4 32 1 " "Port \"A\" on the entity instantiation of \"FA4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA4" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA3 32 1 " "Port \"A\" on the entity instantiation of \"FA3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA3" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA2 32 1 " "Port \"A\" on the entity instantiation of \"FA2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA2" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA1 32 1 " "Port \"A\" on the entity instantiation of \"FA1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA1" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA0 32 1 " "Port \"A\" on the entity instantiation of \"FA0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA0" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin FA6 32 1 " "Port \"Cin\" on the entity instantiation of \"FA6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "multiplier_8X8.sv" "FA6" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin FA5 32 1 " "Port \"Cin\" on the entity instantiation of \"FA5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "multiplier_8X8.sv" "FA5" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin FA4 32 1 " "Port \"Cin\" on the entity instantiation of \"FA4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "multiplier_8X8.sv" "FA4" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin FA3 32 1 " "Port \"Cin\" on the entity instantiation of \"FA3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "multiplier_8X8.sv" "FA3" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin FA2 32 1 " "Port \"Cin\" on the entity instantiation of \"FA2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "multiplier_8X8.sv" "FA2" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin FA1 32 1 " "Port \"Cin\" on the entity instantiation of \"FA1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "multiplier_8X8.sv" "FA1" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin FA0 32 1 " "Port \"Cin\" on the entity instantiation of \"FA0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "multiplier_8X8.sv" "FA0" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA15 32 1 " "Port \"A\" on the entity instantiation of \"FA15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA15" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA14 32 1 " "Port \"A\" on the entity instantiation of \"FA14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA14" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA13 32 1 " "Port \"A\" on the entity instantiation of \"FA13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA13" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA12 32 1 " "Port \"A\" on the entity instantiation of \"FA12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA12" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA11 32 1 " "Port \"A\" on the entity instantiation of \"FA11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA11" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA10 32 1 " "Port \"A\" on the entity instantiation of \"FA10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA10" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA9 32 1 " "Port \"A\" on the entity instantiation of \"FA9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA9" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA8 32 1 " "Port \"A\" on the entity instantiation of \"FA8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA8" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA7 32 1 " "Port \"A\" on the entity instantiation of \"FA7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA7" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA6 32 1 " "Port \"A\" on the entity instantiation of \"FA6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA6" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA5 32 1 " "Port \"A\" on the entity instantiation of \"FA5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA5" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA4 32 1 " "Port \"A\" on the entity instantiation of \"FA4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA4" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA3 32 1 " "Port \"A\" on the entity instantiation of \"FA3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA3" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA2 32 1 " "Port \"A\" on the entity instantiation of \"FA2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA2" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA1 32 1 " "Port \"A\" on the entity instantiation of \"FA1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA1" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA0 32 1 " "Port \"A\" on the entity instantiation of \"FA0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA0" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin FA6 32 1 " "Port \"Cin\" on the entity instantiation of \"FA6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "multiplier_8X8.sv" "FA6" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin FA5 32 1 " "Port \"Cin\" on the entity instantiation of \"FA5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "multiplier_8X8.sv" "FA5" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin FA4 32 1 " "Port \"Cin\" on the entity instantiation of \"FA4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "multiplier_8X8.sv" "FA4" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin FA3 32 1 " "Port \"Cin\" on the entity instantiation of \"FA3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "multiplier_8X8.sv" "FA3" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin FA2 32 1 " "Port \"Cin\" on the entity instantiation of \"FA2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "multiplier_8X8.sv" "FA2" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin FA1 32 1 " "Port \"Cin\" on the entity instantiation of \"FA1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "multiplier_8X8.sv" "FA1" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin FA0 32 1 " "Port \"Cin\" on the entity instantiation of \"FA0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "multiplier_8X8.sv" "FA0" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA15 32 1 " "Port \"A\" on the entity instantiation of \"FA15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA15" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA14 32 1 " "Port \"A\" on the entity instantiation of \"FA14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA14" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA13 32 1 " "Port \"A\" on the entity instantiation of \"FA13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA13" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA12 32 1 " "Port \"A\" on the entity instantiation of \"FA12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA12" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA11 32 1 " "Port \"A\" on the entity instantiation of \"FA11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA11" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA10 32 1 " "Port \"A\" on the entity instantiation of \"FA10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA10" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA9 32 1 " "Port \"A\" on the entity instantiation of \"FA9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA9" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA8 32 1 " "Port \"A\" on the entity instantiation of \"FA8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA8" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA7 32 1 " "Port \"A\" on the entity instantiation of \"FA7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA7" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA6 32 1 " "Port \"A\" on the entity instantiation of \"FA6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA6" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA5 32 1 " "Port \"A\" on the entity instantiation of \"FA5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA5" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA4 32 1 " "Port \"A\" on the entity instantiation of \"FA4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA4" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA3 32 1 " "Port \"A\" on the entity instantiation of \"FA3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA3" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA2 32 1 " "Port \"A\" on the entity instantiation of \"FA2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA2" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA1 32 1 " "Port \"A\" on the entity instantiation of \"FA1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA1" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A FA0 32 1 " "Port \"A\" on the entity instantiation of \"FA0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "absolute_value_out.sv" "FA0" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin FA6 32 1 " "Port \"Cin\" on the entity instantiation of \"FA6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "multiplier_8X8.sv" "FA6" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin FA5 32 1 " "Port \"Cin\" on the entity instantiation of \"FA5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "multiplier_8X8.sv" "FA5" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin FA4 32 1 " "Port \"Cin\" on the entity instantiation of \"FA4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "multiplier_8X8.sv" "FA4" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin FA3 32 1 " "Port \"Cin\" on the entity instantiation of \"FA3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "multiplier_8X8.sv" "FA3" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin FA2 32 1 " "Port \"Cin\" on the entity instantiation of \"FA2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "multiplier_8X8.sv" "FA2" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin FA1 32 1 " "Port \"Cin\" on the entity instantiation of \"FA1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "multiplier_8X8.sv" "FA1" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin FA0 32 1 " "Port \"Cin\" on the entity instantiation of \"FA0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "multiplier_8X8.sv" "FA0" { Text "C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1742114731025 "|convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA0"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "43 " "43 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1742114732494 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1742114733275 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1742114737628 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742114737628 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2242 " "Implemented 2242 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "146 " "Implemented 146 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1742114737893 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1742114737893 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2064 " "Implemented 2064 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1742114737893 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1742114737893 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 187 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 187 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4927 " "Peak virtual memory: 4927 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742114737940 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 16 15:45:37 2025 " "Processing ended: Sun Mar 16 15:45:37 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742114737940 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742114737940 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742114737940 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742114737940 ""}
