

================================================================
== Vivado HLS Report for 'aes_substitute_bytes'
================================================================
* Date:           Sat Dec 18 12:10:35 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        AES-XTS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.215|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   18|   18|   18|   18|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                               |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- aes_substitute_bytes_label1  |   16|   16|         4|          4|          1|     4|    yes   |
        +-------------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     88|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    161|    -|
|Register         |        -|      -|      25|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      25|    249|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln78_1_fu_253_p2  |     +    |      0|  0|  13|          11|          11|
    |add_ln78_2_fu_277_p2  |     +    |      0|  0|  13|          11|          11|
    |add_ln78_3_fu_291_p2  |     +    |      0|  0|  13|          11|          11|
    |add_ln78_fu_239_p2    |     +    |      0|  0|  13|          11|          11|
    |row_index_fu_173_p2   |     +    |      0|  0|  12|           3|           1|
    |icmp_ln48_fu_167_p2   |   icmp   |      0|  0|   9|           3|           4|
    |or_ln52_1_fu_207_p2   |    or    |      0|  0|   5|           5|           2|
    |or_ln52_2_fu_221_p2   |    or    |      0|  0|   5|           5|           2|
    |or_ln52_fu_192_p2     |    or    |      0|  0|   5|           5|           1|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|  88|          65|          54|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  38|          7|    1|          7|
    |row_index_0_reg_144      |   9|          2|    3|          6|
    |s_box_V_address0         |  15|          3|   10|         30|
    |s_box_V_address1         |  15|          3|   10|         30|
    |state_matrix_V_address0  |  27|          5|    4|         20|
    |state_matrix_V_address1  |  27|          5|    4|         20|
    |state_matrix_V_d0        |  15|          3|   16|         48|
    |state_matrix_V_d1        |  15|          3|   16|         48|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 161|         31|   64|        209|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+---+----+-----+-----------+
    |              Name             | FF| LUT| Bits| Const Bits|
    +-------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                      |  6|   0|    6|          0|
    |row_index_0_reg_144            |  3|   0|    3|          0|
    |row_index_reg_322              |  3|   0|    3|          0|
    |state_matrix_V_addr_1_reg_338  |  2|   0|    4|          2|
    |state_matrix_V_addr_2_reg_343  |  2|   0|    4|          2|
    |state_matrix_V_addr_3_reg_348  |  2|   0|    4|          2|
    |state_matrix_V_addr_reg_333    |  2|   0|    4|          2|
    |tmp_5_reg_327                  |  3|   0|    5|          2|
    |zext_ln46_reg_311              |  2|   0|   11|          9|
    +-------------------------------+---+----+-----+-----------+
    |Total                          | 25|   0|   44|         19|
    +-------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | aes_substitute_bytes | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | aes_substitute_bytes | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | aes_substitute_bytes | return value |
|ap_done                  | out |    1| ap_ctrl_hs | aes_substitute_bytes | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | aes_substitute_bytes | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | aes_substitute_bytes | return value |
|state_matrix_V_address0  | out |    4|  ap_memory |    state_matrix_V    |     array    |
|state_matrix_V_ce0       | out |    1|  ap_memory |    state_matrix_V    |     array    |
|state_matrix_V_we0       | out |    1|  ap_memory |    state_matrix_V    |     array    |
|state_matrix_V_d0        | out |   16|  ap_memory |    state_matrix_V    |     array    |
|state_matrix_V_q0        |  in |   16|  ap_memory |    state_matrix_V    |     array    |
|state_matrix_V_address1  | out |    4|  ap_memory |    state_matrix_V    |     array    |
|state_matrix_V_ce1       | out |    1|  ap_memory |    state_matrix_V    |     array    |
|state_matrix_V_we1       | out |    1|  ap_memory |    state_matrix_V    |     array    |
|state_matrix_V_d1        | out |   16|  ap_memory |    state_matrix_V    |     array    |
|state_matrix_V_q1        |  in |   16|  ap_memory |    state_matrix_V    |     array    |
|s_box_V_address0         | out |   10|  ap_memory |        s_box_V       |     array    |
|s_box_V_ce0              | out |    1|  ap_memory |        s_box_V       |     array    |
|s_box_V_q0               |  in |    8|  ap_memory |        s_box_V       |     array    |
|s_box_V_address1         | out |   10|  ap_memory |        s_box_V       |     array    |
|s_box_V_ce1              | out |    1|  ap_memory |        s_box_V       |     array    |
|s_box_V_q1               |  in |    8|  ap_memory |        s_box_V       |     array    |
|s_box_V_offset           |  in |    2|   ap_none  |    s_box_V_offset    |    scalar    |
+-------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 4, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%s_box_V_offset_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %s_box_V_offset)" [AES-XTS/main.cpp:53]   --->   Operation 7 'read' 's_box_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_4 = call i10 @_ssdm_op_BitConcatenate.i10.i2.i8(i2 %s_box_V_offset_read, i8 0)" [AES-XTS/main.cpp:53]   --->   Operation 8 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i10 %tmp_4 to i11" [AES-XTS/main.cpp:46]   --->   Operation 9 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br label %1" [AES-XTS/main.cpp:48]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%row_index_0 = phi i3 [ 0, %0 ], [ %row_index, %aes_substitute_bytes_label1 ]"   --->   Operation 11 'phi' 'row_index_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.13ns)   --->   "%icmp_ln48 = icmp eq i3 %row_index_0, -4" [AES-XTS/main.cpp:48]   --->   Operation 12 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.65ns)   --->   "%row_index = add i3 %row_index_0, 1" [AES-XTS/main.cpp:48]   --->   Operation 14 'add' 'row_index' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %icmp_ln48, label %2, label %aes_substitute_bytes_label1" [AES-XTS/main.cpp:48]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_5 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %row_index_0, i2 0)" [AES-XTS/main.cpp:52]   --->   Operation 16 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i5 %tmp_5 to i64" [AES-XTS/main.cpp:52]   --->   Operation 17 'zext' 'zext_ln52' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%state_matrix_V_addr = getelementptr [16 x i16]* %state_matrix_V, i64 0, i64 %zext_ln52" [AES-XTS/main.cpp:52]   --->   Operation 18 'getelementptr' 'state_matrix_V_addr' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%or_ln52 = or i5 %tmp_5, 1" [AES-XTS/main.cpp:52]   --->   Operation 19 'or' 'or_ln52' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_6 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 0, i5 %or_ln52)" [AES-XTS/main.cpp:52]   --->   Operation 20 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%state_matrix_V_addr_1 = getelementptr [16 x i16]* %state_matrix_V, i64 0, i64 %tmp_6" [AES-XTS/main.cpp:52]   --->   Operation 21 'getelementptr' 'state_matrix_V_addr_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (2.32ns)   --->   "%state_matrix_V_load = load i16* %state_matrix_V_addr, align 2" [AES-XTS/main.cpp:52]   --->   Operation 22 'load' 'state_matrix_V_load' <Predicate = (!icmp_ln48)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_2 : Operation 23 [2/2] (2.32ns)   --->   "%state_matrix_V_load_1 = load i16* %state_matrix_V_addr_1, align 2" [AES-XTS/main.cpp:52]   --->   Operation 23 'load' 'state_matrix_V_load_1' <Predicate = (!icmp_ln48)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>

State 3 <SV = 2> <Delay = 7.21>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%or_ln52_1 = or i5 %tmp_5, 2" [AES-XTS/main.cpp:52]   --->   Operation 24 'or' 'or_ln52_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_7 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 0, i5 %or_ln52_1)" [AES-XTS/main.cpp:52]   --->   Operation 25 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%state_matrix_V_addr_2 = getelementptr [16 x i16]* %state_matrix_V, i64 0, i64 %tmp_7" [AES-XTS/main.cpp:52]   --->   Operation 26 'getelementptr' 'state_matrix_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%or_ln52_2 = or i5 %tmp_5, 3" [AES-XTS/main.cpp:52]   --->   Operation 27 'or' 'or_ln52_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_8 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 0, i5 %or_ln52_2)" [AES-XTS/main.cpp:52]   --->   Operation 28 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%state_matrix_V_addr_3 = getelementptr [16 x i16]* %state_matrix_V, i64 0, i64 %tmp_8" [AES-XTS/main.cpp:52]   --->   Operation 29 'getelementptr' 'state_matrix_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/2] (2.32ns)   --->   "%state_matrix_V_load = load i16* %state_matrix_V_addr, align 2" [AES-XTS/main.cpp:52]   --->   Operation 30 'load' 'state_matrix_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln78 = trunc i16 %state_matrix_V_load to i11" [AES-XTS/main.cpp:53]   --->   Operation 31 'trunc' 'trunc_ln78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.63ns)   --->   "%add_ln78 = add i11 %trunc_ln78, %zext_ln46" [AES-XTS/main.cpp:53]   --->   Operation 32 'add' 'add_ln78' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln78 = sext i11 %add_ln78 to i64" [AES-XTS/main.cpp:53]   --->   Operation 33 'sext' 'sext_ln78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%s_box_V_addr = getelementptr [768 x i8]* %s_box_V, i64 0, i64 %sext_ln78" [AES-XTS/main.cpp:53]   --->   Operation 34 'getelementptr' 's_box_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [2/2] (3.25ns)   --->   "%s_box_V_load = load i8* %s_box_V_addr, align 1" [AES-XTS/main.cpp:53]   --->   Operation 35 'load' 's_box_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_3 : Operation 36 [1/2] (2.32ns)   --->   "%state_matrix_V_load_1 = load i16* %state_matrix_V_addr_1, align 2" [AES-XTS/main.cpp:52]   --->   Operation 36 'load' 'state_matrix_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln78_1 = trunc i16 %state_matrix_V_load_1 to i11" [AES-XTS/main.cpp:53]   --->   Operation 37 'trunc' 'trunc_ln78_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.63ns)   --->   "%add_ln78_1 = add i11 %trunc_ln78_1, %zext_ln46" [AES-XTS/main.cpp:53]   --->   Operation 38 'add' 'add_ln78_1' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln78_1 = sext i11 %add_ln78_1 to i64" [AES-XTS/main.cpp:53]   --->   Operation 39 'sext' 'sext_ln78_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%s_box_V_addr_1 = getelementptr [768 x i8]* %s_box_V, i64 0, i64 %sext_ln78_1" [AES-XTS/main.cpp:53]   --->   Operation 40 'getelementptr' 's_box_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [2/2] (3.25ns)   --->   "%s_box_V_load_1 = load i8* %s_box_V_addr_1, align 1" [AES-XTS/main.cpp:53]   --->   Operation 41 'load' 's_box_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_3 : Operation 42 [2/2] (2.32ns)   --->   "%state_matrix_V_load_2 = load i16* %state_matrix_V_addr_2, align 2" [AES-XTS/main.cpp:52]   --->   Operation 42 'load' 'state_matrix_V_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_3 : Operation 43 [2/2] (2.32ns)   --->   "%state_matrix_V_load_3 = load i16* %state_matrix_V_addr_3, align 2" [AES-XTS/main.cpp:52]   --->   Operation 43 'load' 'state_matrix_V_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>

State 4 <SV = 3> <Delay = 7.21>
ST_4 : Operation 44 [1/2] (3.25ns)   --->   "%s_box_V_load = load i8* %s_box_V_addr, align 1" [AES-XTS/main.cpp:53]   --->   Operation 44 'load' 's_box_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i8 %s_box_V_load to i16" [AES-XTS/main.cpp:53]   --->   Operation 45 'zext' 'zext_ln78' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (2.32ns)   --->   "store i16 %zext_ln78, i16* %state_matrix_V_addr, align 2" [AES-XTS/main.cpp:53]   --->   Operation 46 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_4 : Operation 47 [1/2] (3.25ns)   --->   "%s_box_V_load_1 = load i8* %s_box_V_addr_1, align 1" [AES-XTS/main.cpp:53]   --->   Operation 47 'load' 's_box_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln78_1 = zext i8 %s_box_V_load_1 to i16" [AES-XTS/main.cpp:53]   --->   Operation 48 'zext' 'zext_ln78_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (2.32ns)   --->   "store i16 %zext_ln78_1, i16* %state_matrix_V_addr_1, align 2" [AES-XTS/main.cpp:53]   --->   Operation 49 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_4 : Operation 50 [1/2] (2.32ns)   --->   "%state_matrix_V_load_2 = load i16* %state_matrix_V_addr_2, align 2" [AES-XTS/main.cpp:52]   --->   Operation 50 'load' 'state_matrix_V_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln78_2 = trunc i16 %state_matrix_V_load_2 to i11" [AES-XTS/main.cpp:53]   --->   Operation 51 'trunc' 'trunc_ln78_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.63ns)   --->   "%add_ln78_2 = add i11 %trunc_ln78_2, %zext_ln46" [AES-XTS/main.cpp:53]   --->   Operation 52 'add' 'add_ln78_2' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln78_2 = sext i11 %add_ln78_2 to i64" [AES-XTS/main.cpp:53]   --->   Operation 53 'sext' 'sext_ln78_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%s_box_V_addr_2 = getelementptr [768 x i8]* %s_box_V, i64 0, i64 %sext_ln78_2" [AES-XTS/main.cpp:53]   --->   Operation 54 'getelementptr' 's_box_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [2/2] (3.25ns)   --->   "%s_box_V_load_2 = load i8* %s_box_V_addr_2, align 1" [AES-XTS/main.cpp:53]   --->   Operation 55 'load' 's_box_V_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_4 : Operation 56 [1/2] (2.32ns)   --->   "%state_matrix_V_load_3 = load i16* %state_matrix_V_addr_3, align 2" [AES-XTS/main.cpp:52]   --->   Operation 56 'load' 'state_matrix_V_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln78_3 = trunc i16 %state_matrix_V_load_3 to i11" [AES-XTS/main.cpp:53]   --->   Operation 57 'trunc' 'trunc_ln78_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (1.63ns)   --->   "%add_ln78_3 = add i11 %trunc_ln78_3, %zext_ln46" [AES-XTS/main.cpp:53]   --->   Operation 58 'add' 'add_ln78_3' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln78_3 = sext i11 %add_ln78_3 to i64" [AES-XTS/main.cpp:53]   --->   Operation 59 'sext' 'sext_ln78_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%s_box_V_addr_3 = getelementptr [768 x i8]* %s_box_V, i64 0, i64 %sext_ln78_3" [AES-XTS/main.cpp:53]   --->   Operation 60 'getelementptr' 's_box_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [2/2] (3.25ns)   --->   "%s_box_V_load_3 = load i8* %s_box_V_addr_3, align 1" [AES-XTS/main.cpp:53]   --->   Operation 61 'load' 's_box_V_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>

State 5 <SV = 4> <Delay = 5.57>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @p_str) nounwind" [AES-XTS/main.cpp:49]   --->   Operation 62 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([28 x i8]* @p_str)" [AES-XTS/main.cpp:49]   --->   Operation 63 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [AES-XTS/main.cpp:50]   --->   Operation 64 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/2] (3.25ns)   --->   "%s_box_V_load_2 = load i8* %s_box_V_addr_2, align 1" [AES-XTS/main.cpp:53]   --->   Operation 65 'load' 's_box_V_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln78_2 = zext i8 %s_box_V_load_2 to i16" [AES-XTS/main.cpp:53]   --->   Operation 66 'zext' 'zext_ln78_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (2.32ns)   --->   "store i16 %zext_ln78_2, i16* %state_matrix_V_addr_2, align 2" [AES-XTS/main.cpp:53]   --->   Operation 67 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_5 : Operation 68 [1/2] (3.25ns)   --->   "%s_box_V_load_3 = load i8* %s_box_V_addr_3, align 1" [AES-XTS/main.cpp:53]   --->   Operation 68 'load' 's_box_V_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln78_3 = zext i8 %s_box_V_load_3 to i16" [AES-XTS/main.cpp:53]   --->   Operation 69 'zext' 'zext_ln78_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (2.32ns)   --->   "store i16 %zext_ln78_3, i16* %state_matrix_V_addr_3, align 2" [AES-XTS/main.cpp:53]   --->   Operation 70 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([28 x i8]* @p_str, i32 %tmp)" [AES-XTS/main.cpp:56]   --->   Operation 71 'specregionend' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "br label %1" [AES-XTS/main.cpp:48]   --->   Operation 72 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "ret void" [AES-XTS/main.cpp:58]   --->   Operation 73 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state_matrix_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ s_box_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ s_box_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
s_box_V_offset_read   (read             ) [ 0000000]
tmp_4                 (bitconcatenate   ) [ 0000000]
zext_ln46             (zext             ) [ 0011110]
br_ln48               (br               ) [ 0111110]
row_index_0           (phi              ) [ 0010000]
icmp_ln48             (icmp             ) [ 0011110]
empty                 (speclooptripcount) [ 0000000]
row_index             (add              ) [ 0111110]
br_ln48               (br               ) [ 0000000]
tmp_5                 (bitconcatenate   ) [ 0001000]
zext_ln52             (zext             ) [ 0000000]
state_matrix_V_addr   (getelementptr    ) [ 0001100]
or_ln52               (or               ) [ 0000000]
tmp_6                 (bitconcatenate   ) [ 0000000]
state_matrix_V_addr_1 (getelementptr    ) [ 0001100]
or_ln52_1             (or               ) [ 0000000]
tmp_7                 (bitconcatenate   ) [ 0000000]
state_matrix_V_addr_2 (getelementptr    ) [ 0000110]
or_ln52_2             (or               ) [ 0000000]
tmp_8                 (bitconcatenate   ) [ 0000000]
state_matrix_V_addr_3 (getelementptr    ) [ 0000110]
state_matrix_V_load   (load             ) [ 0000000]
trunc_ln78            (trunc            ) [ 0000000]
add_ln78              (add              ) [ 0000000]
sext_ln78             (sext             ) [ 0000000]
s_box_V_addr          (getelementptr    ) [ 0000100]
state_matrix_V_load_1 (load             ) [ 0000000]
trunc_ln78_1          (trunc            ) [ 0000000]
add_ln78_1            (add              ) [ 0000000]
sext_ln78_1           (sext             ) [ 0000000]
s_box_V_addr_1        (getelementptr    ) [ 0000100]
s_box_V_load          (load             ) [ 0000000]
zext_ln78             (zext             ) [ 0000000]
store_ln53            (store            ) [ 0000000]
s_box_V_load_1        (load             ) [ 0000000]
zext_ln78_1           (zext             ) [ 0000000]
store_ln53            (store            ) [ 0000000]
state_matrix_V_load_2 (load             ) [ 0000000]
trunc_ln78_2          (trunc            ) [ 0000000]
add_ln78_2            (add              ) [ 0000000]
sext_ln78_2           (sext             ) [ 0000000]
s_box_V_addr_2        (getelementptr    ) [ 0000010]
state_matrix_V_load_3 (load             ) [ 0000000]
trunc_ln78_3          (trunc            ) [ 0000000]
add_ln78_3            (add              ) [ 0000000]
sext_ln78_3           (sext             ) [ 0000000]
s_box_V_addr_3        (getelementptr    ) [ 0000010]
specloopname_ln49     (specloopname     ) [ 0000000]
tmp                   (specregionbegin  ) [ 0000000]
specpipeline_ln50     (specpipeline     ) [ 0000000]
s_box_V_load_2        (load             ) [ 0000000]
zext_ln78_2           (zext             ) [ 0000000]
store_ln53            (store            ) [ 0000000]
s_box_V_load_3        (load             ) [ 0000000]
zext_ln78_3           (zext             ) [ 0000000]
store_ln53            (store            ) [ 0000000]
empty_12              (specregionend    ) [ 0000000]
br_ln48               (br               ) [ 0111110]
ret_ln58              (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state_matrix_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_matrix_V"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="s_box_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_box_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="s_box_V_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_box_V_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i2.i8"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i59.i5"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="s_box_V_offset_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="2" slack="0"/>
<pin id="58" dir="0" index="1" bw="2" slack="0"/>
<pin id="59" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_box_V_offset_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="state_matrix_V_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="16" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="5" slack="0"/>
<pin id="66" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_matrix_V_addr/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="state_matrix_V_addr_1_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="16" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="64" slack="0"/>
<pin id="73" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_matrix_V_addr_1/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_access_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="4" slack="0"/>
<pin id="78" dir="0" index="1" bw="16" slack="0"/>
<pin id="79" dir="0" index="2" bw="0" slack="0"/>
<pin id="82" dir="0" index="4" bw="4" slack="0"/>
<pin id="83" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="84" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="3" bw="16" slack="0"/>
<pin id="85" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="state_matrix_V_load/2 state_matrix_V_load_1/2 state_matrix_V_load_2/3 state_matrix_V_load_3/3 store_ln53/4 store_ln53/4 store_ln53/5 store_ln53/5 "/>
</bind>
</comp>

<comp id="87" class="1004" name="state_matrix_V_addr_2_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="16" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="64" slack="0"/>
<pin id="91" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_matrix_V_addr_2/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="state_matrix_V_addr_3_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="16" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="64" slack="0"/>
<pin id="98" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_matrix_V_addr_3/3 "/>
</bind>
</comp>

<comp id="101" class="1004" name="s_box_V_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="8" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="11" slack="0"/>
<pin id="105" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_box_V_addr/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="10" slack="0"/>
<pin id="110" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="0" slack="0"/>
<pin id="121" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="122" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="123" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="8" slack="0"/>
<pin id="124" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_box_V_load/3 s_box_V_load_1/3 s_box_V_load_2/4 s_box_V_load_3/4 "/>
</bind>
</comp>

<comp id="114" class="1004" name="s_box_V_addr_1_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="11" slack="0"/>
<pin id="118" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_box_V_addr_1/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="s_box_V_addr_2_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="11" slack="0"/>
<pin id="132" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_box_V_addr_2/4 "/>
</bind>
</comp>

<comp id="136" class="1004" name="s_box_V_addr_3_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="11" slack="0"/>
<pin id="140" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_box_V_addr_3/4 "/>
</bind>
</comp>

<comp id="144" class="1005" name="row_index_0_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="3" slack="1"/>
<pin id="146" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="row_index_0 (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="row_index_0_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="1"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="3" slack="0"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_index_0/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="tmp_4_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="10" slack="0"/>
<pin id="157" dir="0" index="1" bw="2" slack="0"/>
<pin id="158" dir="0" index="2" bw="1" slack="0"/>
<pin id="159" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="zext_ln46_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="10" slack="0"/>
<pin id="165" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="icmp_ln48_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="3" slack="0"/>
<pin id="169" dir="0" index="1" bw="3" slack="0"/>
<pin id="170" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="row_index_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="3" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_index/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_5_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="5" slack="0"/>
<pin id="181" dir="0" index="1" bw="3" slack="0"/>
<pin id="182" dir="0" index="2" bw="1" slack="0"/>
<pin id="183" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="zext_ln52_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="5" slack="0"/>
<pin id="189" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="or_ln52_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="5" slack="0"/>
<pin id="194" dir="0" index="1" bw="5" slack="0"/>
<pin id="195" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_6_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="64" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="5" slack="0"/>
<pin id="202" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="or_ln52_1_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="5" slack="1"/>
<pin id="209" dir="0" index="1" bw="5" slack="0"/>
<pin id="210" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_1/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_7_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="64" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="5" slack="0"/>
<pin id="216" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="or_ln52_2_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="5" slack="1"/>
<pin id="223" dir="0" index="1" bw="5" slack="0"/>
<pin id="224" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_2/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_8_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="64" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="5" slack="0"/>
<pin id="230" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="trunc_ln78_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="16" slack="0"/>
<pin id="237" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln78/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="add_ln78_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="11" slack="0"/>
<pin id="241" dir="0" index="1" bw="10" slack="2"/>
<pin id="242" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="sext_ln78_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="11" slack="0"/>
<pin id="246" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln78/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="trunc_ln78_1_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="16" slack="0"/>
<pin id="251" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln78_1/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="add_ln78_1_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="11" slack="0"/>
<pin id="255" dir="0" index="1" bw="10" slack="2"/>
<pin id="256" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78_1/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="sext_ln78_1_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="11" slack="0"/>
<pin id="260" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln78_1/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="zext_ln78_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="0"/>
<pin id="265" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln78/4 "/>
</bind>
</comp>

<comp id="268" class="1004" name="zext_ln78_1_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="0"/>
<pin id="270" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln78_1/4 "/>
</bind>
</comp>

<comp id="273" class="1004" name="trunc_ln78_2_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="16" slack="0"/>
<pin id="275" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln78_2/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="add_ln78_2_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="11" slack="0"/>
<pin id="279" dir="0" index="1" bw="10" slack="3"/>
<pin id="280" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78_2/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="sext_ln78_2_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="11" slack="0"/>
<pin id="284" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln78_2/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="trunc_ln78_3_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="16" slack="0"/>
<pin id="289" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln78_3/4 "/>
</bind>
</comp>

<comp id="291" class="1004" name="add_ln78_3_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="11" slack="0"/>
<pin id="293" dir="0" index="1" bw="10" slack="3"/>
<pin id="294" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78_3/4 "/>
</bind>
</comp>

<comp id="296" class="1004" name="sext_ln78_3_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="11" slack="0"/>
<pin id="298" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln78_3/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="zext_ln78_2_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8" slack="0"/>
<pin id="303" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln78_2/5 "/>
</bind>
</comp>

<comp id="306" class="1004" name="zext_ln78_3_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="0"/>
<pin id="308" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln78_3/5 "/>
</bind>
</comp>

<comp id="311" class="1005" name="zext_ln46_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="11" slack="2"/>
<pin id="313" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln46 "/>
</bind>
</comp>

<comp id="322" class="1005" name="row_index_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="3" slack="0"/>
<pin id="324" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="row_index "/>
</bind>
</comp>

<comp id="327" class="1005" name="tmp_5_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="5" slack="1"/>
<pin id="329" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="333" class="1005" name="state_matrix_V_addr_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="4" slack="1"/>
<pin id="335" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_matrix_V_addr "/>
</bind>
</comp>

<comp id="338" class="1005" name="state_matrix_V_addr_1_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="4" slack="1"/>
<pin id="340" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_matrix_V_addr_1 "/>
</bind>
</comp>

<comp id="343" class="1005" name="state_matrix_V_addr_2_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="4" slack="1"/>
<pin id="345" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_matrix_V_addr_2 "/>
</bind>
</comp>

<comp id="348" class="1005" name="state_matrix_V_addr_3_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="4" slack="1"/>
<pin id="350" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_matrix_V_addr_3 "/>
</bind>
</comp>

<comp id="353" class="1005" name="s_box_V_addr_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="10" slack="1"/>
<pin id="355" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="s_box_V_addr "/>
</bind>
</comp>

<comp id="358" class="1005" name="s_box_V_addr_1_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="10" slack="1"/>
<pin id="360" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="s_box_V_addr_1 "/>
</bind>
</comp>

<comp id="363" class="1005" name="s_box_V_addr_2_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="10" slack="1"/>
<pin id="365" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="s_box_V_addr_2 "/>
</bind>
</comp>

<comp id="368" class="1005" name="s_box_V_addr_3_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="10" slack="1"/>
<pin id="370" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="s_box_V_addr_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="60"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="26" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="0" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="26" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="81"><net_src comp="62" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="86"><net_src comp="69" pin="3"/><net_sink comp="76" pin=2"/></net>

<net id="92"><net_src comp="0" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="26" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="26" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="2" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="26" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="101" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="26" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="114" pin="3"/><net_sink comp="108" pin=2"/></net>

<net id="126"><net_src comp="87" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="127"><net_src comp="94" pin="3"/><net_sink comp="76" pin=2"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="26" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="128" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="141"><net_src comp="2" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="26" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="136" pin="3"/><net_sink comp="108" pin=2"/></net>

<net id="147"><net_src comp="12" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="144" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="160"><net_src comp="8" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="56" pin="2"/><net_sink comp="155" pin=1"/></net>

<net id="162"><net_src comp="10" pin="0"/><net_sink comp="155" pin=2"/></net>

<net id="166"><net_src comp="155" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="171"><net_src comp="148" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="14" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="148" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="20" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="184"><net_src comp="22" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="148" pin="4"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="24" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="190"><net_src comp="179" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="196"><net_src comp="179" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="28" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="30" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="32" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="192" pin="2"/><net_sink comp="198" pin=2"/></net>

<net id="206"><net_src comp="198" pin="3"/><net_sink comp="69" pin=2"/></net>

<net id="211"><net_src comp="34" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="30" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="32" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="207" pin="2"/><net_sink comp="212" pin=2"/></net>

<net id="220"><net_src comp="212" pin="3"/><net_sink comp="87" pin=2"/></net>

<net id="225"><net_src comp="36" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="30" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="32" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="221" pin="2"/><net_sink comp="226" pin=2"/></net>

<net id="234"><net_src comp="226" pin="3"/><net_sink comp="94" pin=2"/></net>

<net id="238"><net_src comp="76" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="243"><net_src comp="235" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="247"><net_src comp="239" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="252"><net_src comp="76" pin="7"/><net_sink comp="249" pin=0"/></net>

<net id="257"><net_src comp="249" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="261"><net_src comp="253" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="266"><net_src comp="108" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="271"><net_src comp="108" pin="7"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="76" pin=4"/></net>

<net id="276"><net_src comp="76" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="281"><net_src comp="273" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="285"><net_src comp="277" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="290"><net_src comp="76" pin="7"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="287" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="291" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="304"><net_src comp="108" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="309"><net_src comp="108" pin="7"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="76" pin=4"/></net>

<net id="314"><net_src comp="163" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="316"><net_src comp="311" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="317"><net_src comp="311" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="318"><net_src comp="311" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="325"><net_src comp="173" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="330"><net_src comp="179" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="332"><net_src comp="327" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="336"><net_src comp="62" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="341"><net_src comp="69" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="346"><net_src comp="87" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="351"><net_src comp="94" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="356"><net_src comp="101" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="361"><net_src comp="114" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="366"><net_src comp="128" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="371"><net_src comp="136" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="108" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state_matrix_V | {4 5 }
	Port: s_box_V | {}
 - Input state : 
	Port: aes_substitute_bytes : state_matrix_V | {2 3 4 }
	Port: aes_substitute_bytes : s_box_V | {3 4 5 }
	Port: aes_substitute_bytes : s_box_V_offset | {1 }
  - Chain level:
	State 1
		zext_ln46 : 1
	State 2
		icmp_ln48 : 1
		row_index : 1
		br_ln48 : 2
		tmp_5 : 1
		zext_ln52 : 2
		state_matrix_V_addr : 3
		or_ln52 : 2
		tmp_6 : 2
		state_matrix_V_addr_1 : 3
		state_matrix_V_load : 4
		state_matrix_V_load_1 : 4
	State 3
		state_matrix_V_addr_2 : 1
		state_matrix_V_addr_3 : 1
		trunc_ln78 : 1
		add_ln78 : 2
		sext_ln78 : 3
		s_box_V_addr : 4
		s_box_V_load : 5
		trunc_ln78_1 : 1
		add_ln78_1 : 2
		sext_ln78_1 : 3
		s_box_V_addr_1 : 4
		s_box_V_load_1 : 5
		state_matrix_V_load_2 : 2
		state_matrix_V_load_3 : 2
	State 4
		zext_ln78 : 1
		store_ln53 : 2
		zext_ln78_1 : 1
		store_ln53 : 2
		trunc_ln78_2 : 1
		add_ln78_2 : 2
		sext_ln78_2 : 3
		s_box_V_addr_2 : 4
		s_box_V_load_2 : 5
		trunc_ln78_3 : 1
		add_ln78_3 : 2
		sext_ln78_3 : 3
		s_box_V_addr_3 : 4
		s_box_V_load_3 : 5
	State 5
		zext_ln78_2 : 1
		store_ln53 : 2
		zext_ln78_3 : 1
		store_ln53 : 2
		empty_12 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |        row_index_fu_173        |    0    |    12   |
|          |         add_ln78_fu_239        |    0    |    13   |
|    add   |        add_ln78_1_fu_253       |    0    |    13   |
|          |        add_ln78_2_fu_277       |    0    |    13   |
|          |        add_ln78_3_fu_291       |    0    |    13   |
|----------|--------------------------------|---------|---------|
|   icmp   |        icmp_ln48_fu_167        |    0    |    9    |
|----------|--------------------------------|---------|---------|
|   read   | s_box_V_offset_read_read_fu_56 |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |          tmp_4_fu_155          |    0    |    0    |
|          |          tmp_5_fu_179          |    0    |    0    |
|bitconcatenate|          tmp_6_fu_198          |    0    |    0    |
|          |          tmp_7_fu_212          |    0    |    0    |
|          |          tmp_8_fu_226          |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |        zext_ln46_fu_163        |    0    |    0    |
|          |        zext_ln52_fu_187        |    0    |    0    |
|   zext   |        zext_ln78_fu_263        |    0    |    0    |
|          |       zext_ln78_1_fu_268       |    0    |    0    |
|          |       zext_ln78_2_fu_301       |    0    |    0    |
|          |       zext_ln78_3_fu_306       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |         or_ln52_fu_192         |    0    |    0    |
|    or    |        or_ln52_1_fu_207        |    0    |    0    |
|          |        or_ln52_2_fu_221        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |        trunc_ln78_fu_235       |    0    |    0    |
|   trunc  |       trunc_ln78_1_fu_249      |    0    |    0    |
|          |       trunc_ln78_2_fu_273      |    0    |    0    |
|          |       trunc_ln78_3_fu_287      |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |        sext_ln78_fu_244        |    0    |    0    |
|   sext   |       sext_ln78_1_fu_258       |    0    |    0    |
|          |       sext_ln78_2_fu_282       |    0    |    0    |
|          |       sext_ln78_3_fu_296       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |    73   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|     row_index_0_reg_144     |    3   |
|      row_index_reg_322      |    3   |
|    s_box_V_addr_1_reg_358   |   10   |
|    s_box_V_addr_2_reg_363   |   10   |
|    s_box_V_addr_3_reg_368   |   10   |
|     s_box_V_addr_reg_353    |   10   |
|state_matrix_V_addr_1_reg_338|    4   |
|state_matrix_V_addr_2_reg_343|    4   |
|state_matrix_V_addr_3_reg_348|    4   |
| state_matrix_V_addr_reg_333 |    4   |
|        tmp_5_reg_327        |    5   |
|      zext_ln46_reg_311      |   11   |
+-----------------------------+--------+
|            Total            |   78   |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_76 |  p0  |   4  |   4  |   16   ||    21   |
|  grp_access_fu_76 |  p1  |   2  |  16  |   32   ||    9    |
|  grp_access_fu_76 |  p2  |   4  |   0  |    0   ||    21   |
|  grp_access_fu_76 |  p4  |   2  |   4  |    8   ||    9    |
| grp_access_fu_108 |  p0  |   4  |  10  |   40   ||    21   |
| grp_access_fu_108 |  p2  |   4  |   0  |    0   ||    21   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   96   ||  10.98  ||   102   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   73   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   10   |    -   |   102  |
|  Register |    -   |   78   |    -   |
+-----------+--------+--------+--------+
|   Total   |   10   |   78   |   175  |
+-----------+--------+--------+--------+
