--------------------------------------------------------------------------------
Release 14.1 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml photon.twx photon.ncd -o photon.twr photon.pcf -ucf
xem6010.ucf

Design file:              photon.ncd
Physical constraint file: photon.pcf
Device,package,speed:     xc6slx45,fgg484,C,-2 (PRODUCTION 1.21 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Paths for end point okHI/flop4 (SLICE_X30Y16.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop3 (FF)
  Destination:          okHI/flop4 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.582ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop3 to okHI/flop4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y16.AQ      Tcko                  0.525   okHI/rst4
                                                       okHI/flop3
    SLICE_X30Y16.BX      net (fanout=2)        0.972   okHI/rst3
    SLICE_X30Y16.CLK     Tdick                 0.085   okHI/rst4
                                                       okHI/flop4
    -------------------------------------------------  ---------------------------
    Total                                      1.582ns (0.610ns logic, 0.972ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop3 (SLICE_X30Y16.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop2 (FF)
  Destination:          okHI/flop3 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.402ns (Levels of Logic = 0)
  Clock Path Skew:      0.194ns (0.760 - 0.566)
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop2 to okHI/flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y12.CQ      Tcko                  0.430   okHI/rst2
                                                       okHI/flop2
    SLICE_X30Y16.AX      net (fanout=2)        0.887   okHI/rst2
    SLICE_X30Y16.CLK     Tdick                 0.085   okHI/rst4
                                                       okHI/flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.402ns (0.515ns logic, 0.887ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop2 (SLICE_X31Y12.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.709ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop1 (FF)
  Destination:          okHI/flop2 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.297ns (Levels of Logic = 0)
  Clock Path Skew:      0.211ns (0.784 - 0.573)
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop1 to okHI/flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y11.AQ      Tcko                  0.525   okHI/rst1
                                                       okHI/flop1
    SLICE_X31Y12.CX      net (fanout=1)        0.658   okHI/rst1
    SLICE_X31Y12.CLK     Tdick                 0.114   okHI/rst2
                                                       okHI/flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.297ns (0.639ns logic, 0.658ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point okHI/flop2 (SLICE_X31Y12.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.460ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop1 (FF)
  Destination:          okHI/flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 0)
  Clock Path Skew:      0.156ns (0.412 - 0.256)
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop1 to okHI/flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y11.AQ      Tcko                  0.234   okHI/rst1
                                                       okHI/flop1
    SLICE_X31Y12.CX      net (fanout=1)        0.323   okHI/rst1
    SLICE_X31Y12.CLK     Tckdi       (-Th)    -0.059   okHI/rst2
                                                       okHI/flop2
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.293ns logic, 0.323ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop3 (SLICE_X30Y16.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.517ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop2 (FF)
  Destination:          okHI/flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.668ns (Levels of Logic = 0)
  Clock Path Skew:      0.151ns (0.388 - 0.237)
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop2 to okHI/flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y12.CQ      Tcko                  0.198   okHI/rst2
                                                       okHI/flop2
    SLICE_X30Y16.AX      net (fanout=2)        0.429   okHI/rst2
    SLICE_X30Y16.CLK     Tckdi       (-Th)    -0.041   okHI/rst4
                                                       okHI/flop3
    -------------------------------------------------  ---------------------------
    Total                                      0.668ns (0.239ns logic, 0.429ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop4 (SLICE_X30Y16.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.755ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop3 (FF)
  Destination:          okHI/flop4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.755ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop3 to okHI/flop4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y16.AQ      Tcko                  0.234   okHI/rst4
                                                       okHI/flop3
    SLICE_X30Y16.BX      net (fanout=2)        0.480   okHI/rst3
    SLICE_X30Y16.CLK     Tckdi       (-Th)    -0.041   okHI/rst4
                                                       okHI/flop4
    -------------------------------------------------  ---------------------------
    Total                                      0.755ns (0.275ns logic, 0.480ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.830ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.830ns
  Low pulse: 10.415ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y3.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.830ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.830ns
  High pulse: 10.415ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y3.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.830ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y3.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Clk1 = PERIOD TIMEGRP "clk1" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Clk1 = PERIOD TIMEGRP "clk1" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.010ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.990ns (334.448MHz) (Tdcmper_CLKOUT)
  Physical resource: pll/dcm_sp_inst/CLK2X
  Logical resource: pll/dcm_sp_inst/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: pll/clk2x
--------------------------------------------------------------------------------
Slack: 4.010ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 5.990ns (166.945MHz) (Tdcmper_CLKIN)
  Physical resource: pll/dcm_sp_inst/CLKIN
  Logical resource: pll/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: pll/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.010ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 5.990ns (166.945MHz) (Tdcmper_CLKOUT)
  Physical resource: pll/dcm_sp_inst/CLK0
  Logical resource: pll/dcm_sp_inst/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: pll/clk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Clk_200 = PERIOD TIMEGRP "clk_200" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.480ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Clk_200 = PERIOD TIMEGRP "clk_200" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fifo_photon_din<7>/CLK
  Logical resource: fifo_photon_din_4/CK
  Location pin: SLICE_X38Y55.CLK
  Clock network: clk_200
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fifo_photon_din<7>/CLK
  Logical resource: fifo_photon_din_5/CK
  Location pin: SLICE_X38Y55.CLK
  Clock network: clk_200
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fifo_photon_din<7>/CLK
  Logical resource: fifo_photon_din_6/CK
  Location pin: SLICE_X38Y55.CLK
  Clock network: clk_200
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Clk_100 = PERIOD TIMEGRP "clk_100" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.480ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Clk_100 = PERIOD TIMEGRP "clk_100" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: master_logic<9>/CLK
  Logical resource: master_logic_9/CK
  Location pin: SLICE_X48Y59.CLK
  Clock network: clk_100
--------------------------------------------------------------------------------
Slack: 9.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: master_logic<9>/SR
  Logical resource: master_logic_9/SR
  Location pin: SLICE_X48Y59.SR
  Clock network: ep40wire<0>
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: write_ram_address<3>/CLK
  Logical resource: write_ram_address_0/CK
  Location pin: SLICE_X52Y72.CLK
  Clock network: clk_100
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" 
TS_okHostClk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 25960 paths analyzed, 5827 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.523ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hi_dataout_reg_15 (SLICE_X36Y25.C1), 88 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          okHI/hi_dataout_reg_15 (FF)
  Requirement:          20.830ns
  Data Path Delay:      11.325ns (Levels of Logic = 4)
  Clock Path Skew:      -0.063ns (0.585 - 0.648)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to okHI/hi_dataout_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y30.DOPB0   Trcko_DOPB            2.100   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X40Y68.C3      net (fanout=1)        2.067   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.ram_doutb<8>
    SLICE_X40Y68.C       Tilo                  0.235   pipe_in_data<11>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_106
    SLICE_X18Y54.D1      net (fanout=1)        2.520   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_106
    SLICE_X18Y54.CMUX    Topdc                 0.456   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_76
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_46
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_5
    SLICE_X36Y25.A6      net (fanout=1)        2.953   time_resolved_pipe_out_data<15>
    SLICE_X36Y25.A       Tilo                  0.235   okHI/hi_dataout_reg<6>
                                                       okWO/ok2_int<100>1
    SLICE_X36Y25.C1      net (fanout=1)        0.538   ok2<15>
    SLICE_X36Y25.CLK     Tas                   0.221   okHI/hi_dataout_reg<6>
                                                       okHI/core0/core0/Mmux_hi_dataout171
                                                       okHI/hi_dataout_reg_15
    -------------------------------------------------  ---------------------------
    Total                                     11.325ns (3.247ns logic, 8.078ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          okHI/hi_dataout_reg_15 (FF)
  Requirement:          20.830ns
  Data Path Delay:      10.996ns (Levels of Logic = 4)
  Clock Path Skew:      -0.037ns (0.585 - 0.622)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to okHI/hi_dataout_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y22.DOPB0   Trcko_DOPB            2.100   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X52Y48.D2      net (fanout=1)        1.387   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.ram_doutb<8>
    SLICE_X52Y48.D       Tilo                  0.254   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_920
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_920
    SLICE_X18Y54.D3      net (fanout=1)        2.852   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_920
    SLICE_X18Y54.CMUX    Topdc                 0.456   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_76
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_46
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_5
    SLICE_X36Y25.A6      net (fanout=1)        2.953   time_resolved_pipe_out_data<15>
    SLICE_X36Y25.A       Tilo                  0.235   okHI/hi_dataout_reg<6>
                                                       okWO/ok2_int<100>1
    SLICE_X36Y25.C1      net (fanout=1)        0.538   ok2<15>
    SLICE_X36Y25.CLK     Tas                   0.221   okHI/hi_dataout_reg<6>
                                                       okHI/core0/core0/Mmux_hi_dataout171
                                                       okHI/hi_dataout_reg_15
    -------------------------------------------------  ---------------------------
    Total                                     10.996ns (3.266ns logic, 7.730ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          okHI/hi_dataout_reg_15 (FF)
  Requirement:          20.830ns
  Data Path Delay:      10.826ns (Levels of Logic = 4)
  Clock Path Skew:      -0.065ns (0.585 - 0.650)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to okHI/hi_dataout_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y24.DOPB0   Trcko_DOPB            2.100   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X52Y48.D6      net (fanout=1)        1.217   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.ram_doutb<8>
    SLICE_X52Y48.D       Tilo                  0.254   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_920
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_920
    SLICE_X18Y54.D3      net (fanout=1)        2.852   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_920
    SLICE_X18Y54.CMUX    Topdc                 0.456   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_76
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_46
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_5
    SLICE_X36Y25.A6      net (fanout=1)        2.953   time_resolved_pipe_out_data<15>
    SLICE_X36Y25.A       Tilo                  0.235   okHI/hi_dataout_reg<6>
                                                       okWO/ok2_int<100>1
    SLICE_X36Y25.C1      net (fanout=1)        0.538   ok2<15>
    SLICE_X36Y25.CLK     Tas                   0.221   okHI/hi_dataout_reg<6>
                                                       okHI/core0/core0/Mmux_hi_dataout171
                                                       okHI/hi_dataout_reg_15
    -------------------------------------------------  ---------------------------
    Total                                     10.826ns (3.266ns logic, 7.560ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------

Paths for end point okHI/hi_dataout_reg_8 (SLICE_X27Y32.C2), 88 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          okHI/hi_dataout_reg_8 (FF)
  Requirement:          20.830ns
  Data Path Delay:      11.140ns (Levels of Logic = 4)
  Clock Path Skew:      -0.033ns (0.615 - 0.648)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to okHI/hi_dataout_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y30.DOB1    Trcko_DOB             2.100   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X41Y68.B1      net (fanout=1)        2.106   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.ram_doutb<1>
    SLICE_X41Y68.B       Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_102
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1014
    SLICE_X20Y53.D4      net (fanout=1)        2.436   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1014
    SLICE_X20Y53.CMUX    Topdc                 0.402   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_714
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_414
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_13
    SLICE_X27Y32.A1      net (fanout=1)        2.675   time_resolved_pipe_out_data<8>
    SLICE_X27Y32.A       Tilo                  0.259   okHI/hi_dataout_reg<8>
                                                       okWO/ok2_int<93>1
    SLICE_X27Y32.C2      net (fanout=1)        0.530   ok2<8>
    SLICE_X27Y32.CLK     Tas                   0.373   okHI/hi_dataout_reg<8>
                                                       okHI/core0/core0/Mmux_hi_dataout811
                                                       okHI/hi_dataout_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     11.140ns (3.393ns logic, 7.747ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          okHI/hi_dataout_reg_8 (FF)
  Requirement:          20.830ns
  Data Path Delay:      10.989ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to okHI/hi_dataout_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y20.DOB1    Trcko_DOB             2.100   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X19Y40.B2      net (fanout=1)        2.496   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.ram_doutb<1>
    SLICE_X19Y40.B       Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_910
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_943
    SLICE_X20Y53.D2      net (fanout=1)        1.895   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_943
    SLICE_X20Y53.CMUX    Topdc                 0.402   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_714
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_414
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_13
    SLICE_X27Y32.A1      net (fanout=1)        2.675   time_resolved_pipe_out_data<8>
    SLICE_X27Y32.A       Tilo                  0.259   okHI/hi_dataout_reg<8>
                                                       okWO/ok2_int<93>1
    SLICE_X27Y32.C2      net (fanout=1)        0.530   ok2<8>
    SLICE_X27Y32.CLK     Tas                   0.373   okHI/hi_dataout_reg<8>
                                                       okHI/core0/core0/Mmux_hi_dataout811
                                                       okHI/hi_dataout_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     10.989ns (3.393ns logic, 7.596ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          okHI/hi_dataout_reg_8 (FF)
  Requirement:          20.830ns
  Data Path Delay:      10.745ns (Levels of Logic = 4)
  Clock Path Skew:      -0.031ns (0.707 - 0.738)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to okHI/hi_dataout_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y34.DOB1    Trcko_DOB             2.100   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X41Y68.B4      net (fanout=1)        1.711   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.ram_doutb<1>
    SLICE_X41Y68.B       Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_102
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1014
    SLICE_X20Y53.D4      net (fanout=1)        2.436   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1014
    SLICE_X20Y53.CMUX    Topdc                 0.402   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_714
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_414
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_13
    SLICE_X27Y32.A1      net (fanout=1)        2.675   time_resolved_pipe_out_data<8>
    SLICE_X27Y32.A       Tilo                  0.259   okHI/hi_dataout_reg<8>
                                                       okWO/ok2_int<93>1
    SLICE_X27Y32.C2      net (fanout=1)        0.530   ok2<8>
    SLICE_X27Y32.CLK     Tas                   0.373   okHI/hi_dataout_reg<8>
                                                       okHI/core0/core0/Mmux_hi_dataout811
                                                       okHI/hi_dataout_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     10.745ns (3.393ns logic, 7.352ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------

Paths for end point okHI/hi_dataout_reg_13 (SLICE_X34Y29.D3), 88 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          okHI/hi_dataout_reg_13 (FF)
  Requirement:          20.830ns
  Data Path Delay:      11.073ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns (0.593 - 0.648)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to okHI/hi_dataout_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y30.DOB6    Trcko_DOB             2.100   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X43Y68.A2      net (fanout=1)        2.004   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.ram_doutb<6>
    SLICE_X43Y68.A       Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_105
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_104
    SLICE_X24Y52.D4      net (fanout=1)        2.603   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_104
    SLICE_X24Y52.CMUX    Topdc                 0.402   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_74
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_44
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_3
    SLICE_X34Y29.C1      net (fanout=1)        2.624   time_resolved_pipe_out_data<13>
    SLICE_X34Y29.C       Tilo                  0.255   okHI/hi_dataout_reg<13>
                                                       okWO/ok2_int<98>1
    SLICE_X34Y29.D3      net (fanout=1)        0.487   ok2<13>
    SLICE_X34Y29.CLK     Tas                   0.339   okHI/hi_dataout_reg<13>
                                                       okHI/core0/core0/Mmux_hi_dataout311
                                                       okHI/hi_dataout_reg_13
    -------------------------------------------------  ---------------------------
    Total                                     11.073ns (3.355ns logic, 7.718ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          okHI/hi_dataout_reg_13 (FF)
  Requirement:          20.830ns
  Data Path Delay:      10.786ns (Levels of Logic = 4)
  Clock Path Skew:      -0.053ns (0.685 - 0.738)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to okHI/hi_dataout_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y34.DOB6    Trcko_DOB             2.100   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X43Y68.A1      net (fanout=1)        1.717   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.ram_doutb<6>
    SLICE_X43Y68.A       Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_105
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_104
    SLICE_X24Y52.D4      net (fanout=1)        2.603   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_104
    SLICE_X24Y52.CMUX    Topdc                 0.402   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_74
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_44
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_3
    SLICE_X34Y29.C1      net (fanout=1)        2.624   time_resolved_pipe_out_data<13>
    SLICE_X34Y29.C       Tilo                  0.255   okHI/hi_dataout_reg<13>
                                                       okWO/ok2_int<98>1
    SLICE_X34Y29.D3      net (fanout=1)        0.487   ok2<13>
    SLICE_X34Y29.CLK     Tas                   0.339   okHI/hi_dataout_reg<13>
                                                       okHI/core0/core0/Mmux_hi_dataout311
                                                       okHI/hi_dataout_reg_13
    -------------------------------------------------  ---------------------------
    Total                                     10.786ns (3.355ns logic, 7.431ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          okHI/hi_dataout_reg_13 (FF)
  Requirement:          20.830ns
  Data Path Delay:      10.764ns (Levels of Logic = 4)
  Clock Path Skew:      -0.036ns (0.685 - 0.721)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to okHI/hi_dataout_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y40.DOB6    Trcko_DOB             2.100   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X43Y68.A4      net (fanout=1)        1.695   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.ram_doutb<6>
    SLICE_X43Y68.A       Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_105
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_104
    SLICE_X24Y52.D4      net (fanout=1)        2.603   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_104
    SLICE_X24Y52.CMUX    Topdc                 0.402   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_74
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_44
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_3
    SLICE_X34Y29.C1      net (fanout=1)        2.624   time_resolved_pipe_out_data<13>
    SLICE_X34Y29.C       Tilo                  0.255   okHI/hi_dataout_reg<13>
                                                       okWO/ok2_int<98>1
    SLICE_X34Y29.D3      net (fanout=1)        0.487   ok2<13>
    SLICE_X34Y29.CLK     Tas                   0.339   okHI/hi_dataout_reg<13>
                                                       okHI/core0/core0/Mmux_hi_dataout311
                                                       okHI/hi_dataout_reg_13
    -------------------------------------------------  ---------------------------
    Total                                     10.764ns (3.355ns logic, 7.409ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" TS_okHostClk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X2Y38.ADDRA5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.313ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 (FF)
  Destination:          fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.315ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.076 - 0.074)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 to fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y77.BMUX    Tshcko                0.238   fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<3>
                                                       fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3
    RAMB16_X2Y38.ADDRA5  net (fanout=3)        0.143   fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<3>
    RAMB16_X2Y38.CLKA    Trckc_ADDRA (-Th)     0.066   fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.315ns (0.172ns logic, 0.143ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------

Paths for end point fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X2Y38.ADDRA7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.316ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5 (FF)
  Destination:          fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.318ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.076 - 0.074)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5 to fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y77.DMUX    Tshcko                0.238   fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<3>
                                                       fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5
    RAMB16_X2Y38.ADDRA7  net (fanout=3)        0.146   fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<5>
    RAMB16_X2Y38.CLKA    Trckc_ADDRA (-Th)     0.066   fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.318ns (0.172ns logic, 0.146ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/pc0/stack_ram_high_RAMD_D1 (SLICE_X10Y15.DI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.360ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/core0/core0/a0/pc0/address_loop[11].pc_flop (FF)
  Destination:          okHI/core0/core0/a0/pc0/stack_ram_high_RAMD_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.366ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.078 - 0.072)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/core0/core0/a0/pc0/address_loop[11].pc_flop to okHI/core0/core0/a0/pc0/stack_ram_high_RAMD_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y14.DQ       Tcko                  0.200   okHI/core0/core0/a0/pc0/KCPSM6_PC2
                                                       okHI/core0/core0/a0/pc0/address_loop[11].pc_flop
    SLICE_X10Y15.DI      net (fanout=3)        0.168   okHI/core0/core0/a0/pico_addr<11>
    SLICE_X10Y15.CLK     Tdh         (-Th)     0.002   okHI/core0/core0/a0/pc0/KCPSM6_STACK_RAM1
                                                       okHI/core0/core0/a0/pc0/stack_ram_high_RAMD_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.366ns (0.198ns logic, 0.168ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" TS_okHostClk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom/CLKA
  Logical resource: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom/CLKA
  Location pin: RAMB16_X1Y6.CLKA
  Clock network: ok1<24>
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X3Y14.CLKB
  Clock network: ok1<24>
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X3Y16.CLKB
  Clock network: ok1<24>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll_clk2x = PERIOD TIMEGRP "pll_clk2x" TS_Clk1 / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 65 paths analyzed, 65 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.738ns.
--------------------------------------------------------------------------------

Paths for end point fifo_photon_din_8 (SLICE_X39Y56.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               photon_time_tag_8 (FF)
  Destination:          fifo_photon_din_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.848ns (Levels of Logic = 0)
  Clock Path Skew:      -0.505ns (2.650 - 3.155)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_200 rising at 5.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.200ns

  Maximum Data Path at Slow Process Corner: photon_time_tag_8 to fifo_photon_din_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y57.AQ      Tcko                  0.430   photon_time_tag<11>
                                                       photon_time_tag_8
    SLICE_X39Y56.AX      net (fanout=1)        2.304   photon_time_tag<8>
    SLICE_X39Y56.CLK     Tdick                 0.114   fifo_photon_din<11>
                                                       fifo_photon_din_8
    -------------------------------------------------  ---------------------------
    Total                                      2.848ns (0.544ns logic, 2.304ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------

Paths for end point fifo_photon_din_11 (SLICE_X39Y56.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               photon_time_tag_11 (FF)
  Destination:          fifo_photon_din_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.527ns (Levels of Logic = 0)
  Clock Path Skew:      -0.505ns (2.650 - 3.155)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_200 rising at 5.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.200ns

  Maximum Data Path at Slow Process Corner: photon_time_tag_11 to fifo_photon_din_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y57.DQ      Tcko                  0.430   photon_time_tag<11>
                                                       photon_time_tag_11
    SLICE_X39Y56.DX      net (fanout=1)        1.983   photon_time_tag<11>
    SLICE_X39Y56.CLK     Tdick                 0.114   fifo_photon_din<11>
                                                       fifo_photon_din_11
    -------------------------------------------------  ---------------------------
    Total                                      2.527ns (0.544ns logic, 1.983ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Paths for end point fifo_photon_din_14 (SLICE_X36Y58.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               photon_time_tag_14 (FF)
  Destination:          fifo_photon_din_14 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.180ns (Levels of Logic = 0)
  Clock Path Skew:      -0.503ns (2.655 - 3.158)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_200 rising at 5.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.200ns

  Maximum Data Path at Slow Process Corner: photon_time_tag_14 to fifo_photon_din_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y58.CQ      Tcko                  0.430   photon_time_tag<15>
                                                       photon_time_tag_14
    SLICE_X36Y58.CX      net (fanout=1)        1.636   photon_time_tag<14>
    SLICE_X36Y58.CLK     Tdick                 0.114   fifo_photon_din<15>
                                                       fifo_photon_din_14
    -------------------------------------------------  ---------------------------
    Total                                      2.180ns (0.544ns logic, 1.636ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_pll_clk2x = PERIOD TIMEGRP "pll_clk2x" TS_Clk1 / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point fifo_photon_din_29 (SLICE_X37Y62.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.047ns (requirement - (clock path skew + uncertainty - data path))
  Source:               photon_time_tag_29 (FF)
  Destination:          fifo_photon_din_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.496ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (1.223 - 1.159)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_200 rising at 0.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.200ns

  Minimum Data Path at Fast Process Corner: photon_time_tag_29 to fifo_photon_din_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y62.BQ      Tcko                  0.234   photon_time_tag<31>
                                                       photon_time_tag_29
    SLICE_X37Y62.BX      net (fanout=1)        0.203   photon_time_tag<29>
    SLICE_X37Y62.CLK     Tckdi       (-Th)    -0.059   fifo_photon_din<31>
                                                       fifo_photon_din_29
    -------------------------------------------------  ---------------------------
    Total                                      0.496ns (0.293ns logic, 0.203ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------

Paths for end point fifo_photon_din_13 (SLICE_X36Y58.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               photon_time_tag_13 (FF)
  Destination:          fifo_photon_din_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.955ns (Levels of Logic = 0)
  Clock Path Skew:      0.501ns (3.157 - 2.656)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_200 rising at 0.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.200ns

  Minimum Data Path at Slow Process Corner: photon_time_tag_13 to fifo_photon_din_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y58.BQ      Tcko                  0.405   photon_time_tag<15>
                                                       photon_time_tag_13
    SLICE_X36Y58.BX      net (fanout=1)        0.643   photon_time_tag<13>
    SLICE_X36Y58.CLK     Tckdi       (-Th)     0.093   fifo_photon_din<15>
                                                       fifo_photon_din_13
    -------------------------------------------------  ---------------------------
    Total                                      0.955ns (0.312ns logic, 0.643ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------

Paths for end point fifo_photon_din_7 (SLICE_X38Y55.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.073ns (requirement - (clock path skew + uncertainty - data path))
  Source:               photon_time_tag_7 (FF)
  Destination:          fifo_photon_din_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.523ns (Levels of Logic = 0)
  Clock Path Skew:      0.065ns (1.211 - 1.146)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_200 rising at 0.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.200ns

  Minimum Data Path at Fast Process Corner: photon_time_tag_7 to fifo_photon_din_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y56.DQ      Tcko                  0.234   photon_time_tag<7>
                                                       photon_time_tag_7
    SLICE_X38Y55.DX      net (fanout=1)        0.248   photon_time_tag<7>
    SLICE_X38Y55.CLK     Tckdi       (-Th)    -0.041   fifo_photon_din<7>
                                                       fifo_photon_din_7
    -------------------------------------------------  ---------------------------
    Total                                      0.523ns (0.275ns logic, 0.248ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pll_clk2x = PERIOD TIMEGRP "pll_clk2x" TS_Clk1 / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: pll/clkout1_buf/I0
  Logical resource: pll/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y9.I0
  Clock network: pll/clk2x
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fifo_photon_din<7>/CLK
  Logical resource: fifo_photon_din_4/CK
  Location pin: SLICE_X38Y55.CLK
  Clock network: clk_200
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fifo_photon_din<7>/CLK
  Logical resource: fifo_photon_din_5/CK
  Location pin: SLICE_X38Y55.CLK
  Clock network: clk_200
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll_clk0 = PERIOD TIMEGRP "pll_clk0" TS_Clk1 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 224208 paths analyzed, 1469 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.489ns.
--------------------------------------------------------------------------------

Paths for end point master_logic_26 (SLICE_X52Y78.CE), 564 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_4 (FF)
  Destination:          master_logic_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.326ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (0.710 - 0.738)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_4 to master_logic_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y57.AQ      Tcko                  0.430   time_count<7>
                                                       time_count_4
    SLICE_X40Y57.A5      net (fanout=2)        0.829   time_count<4>
    SLICE_X40Y57.COUT    Topcya                0.472   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
                                                       time_count<4>_rt
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
    SLICE_X40Y58.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
    SLICE_X40Y58.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
    SLICE_X40Y59.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
    SLICE_X40Y59.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
    SLICE_X40Y60.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
    SLICE_X40Y60.BMUX    Tcinb                 0.277   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
    SLICE_X42Y61.B2      net (fanout=2)        1.377   time_count[31]_GND_8_o_add_26_OUT<17>
    SLICE_X42Y61.COUT    Topcyb                0.448   Mcompar_time_stamp[31]_time_count[31]_equal_28_o_cy<7>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_28_o_lut<5>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_28_o_cy<7>
    SLICE_X42Y62.CIN     net (fanout=1)        0.003   Mcompar_time_stamp[31]_time_count[31]_equal_28_o_cy<7>
    SLICE_X42Y62.CMUX    Tcinc                 0.296   Mmux_seq_count[15]_ram_process_count[3]_mux_130_OUT101
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_130_OUT1011_cy
    SLICE_X43Y56.A6      net (fanout=10)       0.638   time_stamp[31]_time_count[31]_equal_28_o
    SLICE_X43Y56.A       Tilo                  0.259   photon_time_tag<3>
                                                       _n0708_inv1
    SLICE_X52Y78.CE      net (fanout=10)       2.793   _n0708_inv
    SLICE_X52Y78.CLK     Tceck                 0.313   master_logic<29>
                                                       master_logic_26
    -------------------------------------------------  ---------------------------
    Total                                      8.326ns (2.677ns logic, 5.649ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_1 (FF)
  Destination:          master_logic_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.304ns (Levels of Logic = 8)
  Clock Path Skew:      -0.026ns (0.710 - 0.736)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_1 to master_logic_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y56.BQ      Tcko                  0.430   time_count<3>
                                                       time_count_1
    SLICE_X40Y56.B1      net (fanout=2)        0.737   time_count<1>
    SLICE_X40Y56.COUT    Topcyb                0.448   pmt_synced
                                                       time_count<1>_rt
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<3>
    SLICE_X40Y57.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<3>
    SLICE_X40Y57.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
    SLICE_X40Y58.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
    SLICE_X40Y58.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
    SLICE_X40Y59.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
    SLICE_X40Y59.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
    SLICE_X40Y60.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
    SLICE_X40Y60.BMUX    Tcinb                 0.277   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
    SLICE_X42Y61.B2      net (fanout=2)        1.377   time_count[31]_GND_8_o_add_26_OUT<17>
    SLICE_X42Y61.COUT    Topcyb                0.448   Mcompar_time_stamp[31]_time_count[31]_equal_28_o_cy<7>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_28_o_lut<5>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_28_o_cy<7>
    SLICE_X42Y62.CIN     net (fanout=1)        0.003   Mcompar_time_stamp[31]_time_count[31]_equal_28_o_cy<7>
    SLICE_X42Y62.CMUX    Tcinc                 0.296   Mmux_seq_count[15]_ram_process_count[3]_mux_130_OUT101
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_130_OUT1011_cy
    SLICE_X43Y56.A6      net (fanout=10)       0.638   time_stamp[31]_time_count[31]_equal_28_o
    SLICE_X43Y56.A       Tilo                  0.259   photon_time_tag<3>
                                                       _n0708_inv1
    SLICE_X52Y78.CE      net (fanout=10)       2.793   _n0708_inv
    SLICE_X52Y78.CLK     Tceck                 0.313   master_logic<29>
                                                       master_logic_26
    -------------------------------------------------  ---------------------------
    Total                                      8.304ns (2.744ns logic, 5.560ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_0 (FF)
  Destination:          master_logic_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.303ns (Levels of Logic = 8)
  Clock Path Skew:      -0.026ns (0.710 - 0.736)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_0 to master_logic_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y56.AQ      Tcko                  0.430   time_count<3>
                                                       time_count_0
    SLICE_X40Y56.A2      net (fanout=2)        0.712   time_count<0>
    SLICE_X40Y56.COUT    Topcya                0.472   pmt_synced
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_lut<0>_INV_0
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<3>
    SLICE_X40Y57.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<3>
    SLICE_X40Y57.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
    SLICE_X40Y58.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
    SLICE_X40Y58.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
    SLICE_X40Y59.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
    SLICE_X40Y59.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
    SLICE_X40Y60.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
    SLICE_X40Y60.BMUX    Tcinb                 0.277   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
    SLICE_X42Y61.B2      net (fanout=2)        1.377   time_count[31]_GND_8_o_add_26_OUT<17>
    SLICE_X42Y61.COUT    Topcyb                0.448   Mcompar_time_stamp[31]_time_count[31]_equal_28_o_cy<7>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_28_o_lut<5>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_28_o_cy<7>
    SLICE_X42Y62.CIN     net (fanout=1)        0.003   Mcompar_time_stamp[31]_time_count[31]_equal_28_o_cy<7>
    SLICE_X42Y62.CMUX    Tcinc                 0.296   Mmux_seq_count[15]_ram_process_count[3]_mux_130_OUT101
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_130_OUT1011_cy
    SLICE_X43Y56.A6      net (fanout=10)       0.638   time_stamp[31]_time_count[31]_equal_28_o
    SLICE_X43Y56.A       Tilo                  0.259   photon_time_tag<3>
                                                       _n0708_inv1
    SLICE_X52Y78.CE      net (fanout=10)       2.793   _n0708_inv
    SLICE_X52Y78.CLK     Tceck                 0.313   master_logic<29>
                                                       master_logic_26
    -------------------------------------------------  ---------------------------
    Total                                      8.303ns (2.768ns logic, 5.535ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

Paths for end point master_logic_28 (SLICE_X52Y78.CE), 564 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_4 (FF)
  Destination:          master_logic_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.282ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (0.710 - 0.738)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_4 to master_logic_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y57.AQ      Tcko                  0.430   time_count<7>
                                                       time_count_4
    SLICE_X40Y57.A5      net (fanout=2)        0.829   time_count<4>
    SLICE_X40Y57.COUT    Topcya                0.472   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
                                                       time_count<4>_rt
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
    SLICE_X40Y58.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
    SLICE_X40Y58.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
    SLICE_X40Y59.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
    SLICE_X40Y59.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
    SLICE_X40Y60.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
    SLICE_X40Y60.BMUX    Tcinb                 0.277   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
    SLICE_X42Y61.B2      net (fanout=2)        1.377   time_count[31]_GND_8_o_add_26_OUT<17>
    SLICE_X42Y61.COUT    Topcyb                0.448   Mcompar_time_stamp[31]_time_count[31]_equal_28_o_cy<7>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_28_o_lut<5>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_28_o_cy<7>
    SLICE_X42Y62.CIN     net (fanout=1)        0.003   Mcompar_time_stamp[31]_time_count[31]_equal_28_o_cy<7>
    SLICE_X42Y62.CMUX    Tcinc                 0.296   Mmux_seq_count[15]_ram_process_count[3]_mux_130_OUT101
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_130_OUT1011_cy
    SLICE_X43Y56.A6      net (fanout=10)       0.638   time_stamp[31]_time_count[31]_equal_28_o
    SLICE_X43Y56.A       Tilo                  0.259   photon_time_tag<3>
                                                       _n0708_inv1
    SLICE_X52Y78.CE      net (fanout=10)       2.793   _n0708_inv
    SLICE_X52Y78.CLK     Tceck                 0.269   master_logic<29>
                                                       master_logic_28
    -------------------------------------------------  ---------------------------
    Total                                      8.282ns (2.633ns logic, 5.649ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_1 (FF)
  Destination:          master_logic_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.260ns (Levels of Logic = 8)
  Clock Path Skew:      -0.026ns (0.710 - 0.736)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_1 to master_logic_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y56.BQ      Tcko                  0.430   time_count<3>
                                                       time_count_1
    SLICE_X40Y56.B1      net (fanout=2)        0.737   time_count<1>
    SLICE_X40Y56.COUT    Topcyb                0.448   pmt_synced
                                                       time_count<1>_rt
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<3>
    SLICE_X40Y57.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<3>
    SLICE_X40Y57.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
    SLICE_X40Y58.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
    SLICE_X40Y58.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
    SLICE_X40Y59.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
    SLICE_X40Y59.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
    SLICE_X40Y60.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
    SLICE_X40Y60.BMUX    Tcinb                 0.277   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
    SLICE_X42Y61.B2      net (fanout=2)        1.377   time_count[31]_GND_8_o_add_26_OUT<17>
    SLICE_X42Y61.COUT    Topcyb                0.448   Mcompar_time_stamp[31]_time_count[31]_equal_28_o_cy<7>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_28_o_lut<5>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_28_o_cy<7>
    SLICE_X42Y62.CIN     net (fanout=1)        0.003   Mcompar_time_stamp[31]_time_count[31]_equal_28_o_cy<7>
    SLICE_X42Y62.CMUX    Tcinc                 0.296   Mmux_seq_count[15]_ram_process_count[3]_mux_130_OUT101
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_130_OUT1011_cy
    SLICE_X43Y56.A6      net (fanout=10)       0.638   time_stamp[31]_time_count[31]_equal_28_o
    SLICE_X43Y56.A       Tilo                  0.259   photon_time_tag<3>
                                                       _n0708_inv1
    SLICE_X52Y78.CE      net (fanout=10)       2.793   _n0708_inv
    SLICE_X52Y78.CLK     Tceck                 0.269   master_logic<29>
                                                       master_logic_28
    -------------------------------------------------  ---------------------------
    Total                                      8.260ns (2.700ns logic, 5.560ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_0 (FF)
  Destination:          master_logic_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.259ns (Levels of Logic = 8)
  Clock Path Skew:      -0.026ns (0.710 - 0.736)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_0 to master_logic_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y56.AQ      Tcko                  0.430   time_count<3>
                                                       time_count_0
    SLICE_X40Y56.A2      net (fanout=2)        0.712   time_count<0>
    SLICE_X40Y56.COUT    Topcya                0.472   pmt_synced
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_lut<0>_INV_0
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<3>
    SLICE_X40Y57.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<3>
    SLICE_X40Y57.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
    SLICE_X40Y58.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
    SLICE_X40Y58.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
    SLICE_X40Y59.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
    SLICE_X40Y59.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
    SLICE_X40Y60.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
    SLICE_X40Y60.BMUX    Tcinb                 0.277   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
    SLICE_X42Y61.B2      net (fanout=2)        1.377   time_count[31]_GND_8_o_add_26_OUT<17>
    SLICE_X42Y61.COUT    Topcyb                0.448   Mcompar_time_stamp[31]_time_count[31]_equal_28_o_cy<7>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_28_o_lut<5>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_28_o_cy<7>
    SLICE_X42Y62.CIN     net (fanout=1)        0.003   Mcompar_time_stamp[31]_time_count[31]_equal_28_o_cy<7>
    SLICE_X42Y62.CMUX    Tcinc                 0.296   Mmux_seq_count[15]_ram_process_count[3]_mux_130_OUT101
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_130_OUT1011_cy
    SLICE_X43Y56.A6      net (fanout=10)       0.638   time_stamp[31]_time_count[31]_equal_28_o
    SLICE_X43Y56.A       Tilo                  0.259   photon_time_tag<3>
                                                       _n0708_inv1
    SLICE_X52Y78.CE      net (fanout=10)       2.793   _n0708_inv
    SLICE_X52Y78.CLK     Tceck                 0.269   master_logic<29>
                                                       master_logic_28
    -------------------------------------------------  ---------------------------
    Total                                      8.259ns (2.724ns logic, 5.535ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------

Paths for end point master_logic_29 (SLICE_X52Y78.CE), 564 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_4 (FF)
  Destination:          master_logic_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.279ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (0.710 - 0.738)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_4 to master_logic_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y57.AQ      Tcko                  0.430   time_count<7>
                                                       time_count_4
    SLICE_X40Y57.A5      net (fanout=2)        0.829   time_count<4>
    SLICE_X40Y57.COUT    Topcya                0.472   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
                                                       time_count<4>_rt
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
    SLICE_X40Y58.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
    SLICE_X40Y58.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
    SLICE_X40Y59.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
    SLICE_X40Y59.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
    SLICE_X40Y60.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
    SLICE_X40Y60.BMUX    Tcinb                 0.277   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
    SLICE_X42Y61.B2      net (fanout=2)        1.377   time_count[31]_GND_8_o_add_26_OUT<17>
    SLICE_X42Y61.COUT    Topcyb                0.448   Mcompar_time_stamp[31]_time_count[31]_equal_28_o_cy<7>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_28_o_lut<5>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_28_o_cy<7>
    SLICE_X42Y62.CIN     net (fanout=1)        0.003   Mcompar_time_stamp[31]_time_count[31]_equal_28_o_cy<7>
    SLICE_X42Y62.CMUX    Tcinc                 0.296   Mmux_seq_count[15]_ram_process_count[3]_mux_130_OUT101
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_130_OUT1011_cy
    SLICE_X43Y56.A6      net (fanout=10)       0.638   time_stamp[31]_time_count[31]_equal_28_o
    SLICE_X43Y56.A       Tilo                  0.259   photon_time_tag<3>
                                                       _n0708_inv1
    SLICE_X52Y78.CE      net (fanout=10)       2.793   _n0708_inv
    SLICE_X52Y78.CLK     Tceck                 0.266   master_logic<29>
                                                       master_logic_29
    -------------------------------------------------  ---------------------------
    Total                                      8.279ns (2.630ns logic, 5.649ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_1 (FF)
  Destination:          master_logic_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.257ns (Levels of Logic = 8)
  Clock Path Skew:      -0.026ns (0.710 - 0.736)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_1 to master_logic_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y56.BQ      Tcko                  0.430   time_count<3>
                                                       time_count_1
    SLICE_X40Y56.B1      net (fanout=2)        0.737   time_count<1>
    SLICE_X40Y56.COUT    Topcyb                0.448   pmt_synced
                                                       time_count<1>_rt
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<3>
    SLICE_X40Y57.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<3>
    SLICE_X40Y57.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
    SLICE_X40Y58.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
    SLICE_X40Y58.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
    SLICE_X40Y59.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
    SLICE_X40Y59.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
    SLICE_X40Y60.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
    SLICE_X40Y60.BMUX    Tcinb                 0.277   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
    SLICE_X42Y61.B2      net (fanout=2)        1.377   time_count[31]_GND_8_o_add_26_OUT<17>
    SLICE_X42Y61.COUT    Topcyb                0.448   Mcompar_time_stamp[31]_time_count[31]_equal_28_o_cy<7>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_28_o_lut<5>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_28_o_cy<7>
    SLICE_X42Y62.CIN     net (fanout=1)        0.003   Mcompar_time_stamp[31]_time_count[31]_equal_28_o_cy<7>
    SLICE_X42Y62.CMUX    Tcinc                 0.296   Mmux_seq_count[15]_ram_process_count[3]_mux_130_OUT101
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_130_OUT1011_cy
    SLICE_X43Y56.A6      net (fanout=10)       0.638   time_stamp[31]_time_count[31]_equal_28_o
    SLICE_X43Y56.A       Tilo                  0.259   photon_time_tag<3>
                                                       _n0708_inv1
    SLICE_X52Y78.CE      net (fanout=10)       2.793   _n0708_inv
    SLICE_X52Y78.CLK     Tceck                 0.266   master_logic<29>
                                                       master_logic_29
    -------------------------------------------------  ---------------------------
    Total                                      8.257ns (2.697ns logic, 5.560ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_0 (FF)
  Destination:          master_logic_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.256ns (Levels of Logic = 8)
  Clock Path Skew:      -0.026ns (0.710 - 0.736)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_0 to master_logic_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y56.AQ      Tcko                  0.430   time_count<3>
                                                       time_count_0
    SLICE_X40Y56.A2      net (fanout=2)        0.712   time_count<0>
    SLICE_X40Y56.COUT    Topcya                0.472   pmt_synced
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_lut<0>_INV_0
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<3>
    SLICE_X40Y57.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<3>
    SLICE_X40Y57.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
    SLICE_X40Y58.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
    SLICE_X40Y58.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
    SLICE_X40Y59.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
    SLICE_X40Y59.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
    SLICE_X40Y60.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
    SLICE_X40Y60.BMUX    Tcinb                 0.277   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
    SLICE_X42Y61.B2      net (fanout=2)        1.377   time_count[31]_GND_8_o_add_26_OUT<17>
    SLICE_X42Y61.COUT    Topcyb                0.448   Mcompar_time_stamp[31]_time_count[31]_equal_28_o_cy<7>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_28_o_lut<5>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_28_o_cy<7>
    SLICE_X42Y62.CIN     net (fanout=1)        0.003   Mcompar_time_stamp[31]_time_count[31]_equal_28_o_cy<7>
    SLICE_X42Y62.CMUX    Tcinc                 0.296   Mmux_seq_count[15]_ram_process_count[3]_mux_130_OUT101
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_130_OUT1011_cy
    SLICE_X43Y56.A6      net (fanout=10)       0.638   time_stamp[31]_time_count[31]_equal_28_o
    SLICE_X43Y56.A       Tilo                  0.259   photon_time_tag<3>
                                                       _n0708_inv1
    SLICE_X52Y78.CE      net (fanout=10)       2.793   _n0708_inv
    SLICE_X52Y78.CLK     Tceck                 0.266   master_logic<29>
                                                       master_logic_29
    -------------------------------------------------  ---------------------------
    Total                                      8.256ns (2.721ns logic, 5.535ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_pll_clk0 = PERIOD TIMEGRP "pll_clk0" TS_Clk1 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point time_stamp_20 (SLICE_X46Y68.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ram_data_out_2_52 (FF)
  Destination:          time_stamp_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.040 - 0.038)
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ram_data_out_2_52 to time_stamp_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y68.AQ      Tcko                  0.198   ram_data_out_2<55>
                                                       ram_data_out_2_52
    SLICE_X46Y68.B6      net (fanout=2)        0.025   ram_data_out_2<52>
    SLICE_X46Y68.CLK     Tah         (-Th)    -0.190   time_stamp<22>
                                                       time_stamp_20_dpot
                                                       time_stamp_20
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.388ns logic, 0.025ns route)
                                                       (93.9% logic, 6.1% route)

--------------------------------------------------------------------------------

Paths for end point time_stamp_11 (SLICE_X46Y65.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               time_stamp_11 (FF)
  Destination:          time_stamp_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.417ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: time_stamp_11 to time_stamp_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y65.AQ      Tcko                  0.200   time_stamp<14>
                                                       time_stamp_11
    SLICE_X46Y65.A6      net (fanout=2)        0.027   time_stamp<11>
    SLICE_X46Y65.CLK     Tah         (-Th)    -0.190   time_stamp<14>
                                                       time_stamp_11_dpot
                                                       time_stamp_11
    -------------------------------------------------  ---------------------------
    Total                                      0.417ns (0.390ns logic, 0.027ns route)
                                                       (93.5% logic, 6.5% route)

--------------------------------------------------------------------------------

Paths for end point time_stamp_14 (SLICE_X46Y65.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               time_stamp_14 (FF)
  Destination:          time_stamp_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.417ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: time_stamp_14 to time_stamp_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y65.DQ      Tcko                  0.200   time_stamp<14>
                                                       time_stamp_14
    SLICE_X46Y65.D6      net (fanout=2)        0.027   time_stamp<14>
    SLICE_X46Y65.CLK     Tah         (-Th)    -0.190   time_stamp<14>
                                                       time_stamp_14_dpot
                                                       time_stamp_14
    -------------------------------------------------  ---------------------------
    Total                                      0.417ns (0.390ns logic, 0.027ns route)
                                                       (93.5% logic, 6.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pll_clk0 = PERIOD TIMEGRP "pll_clk0" TS_Clk1 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: pll/clkout2_buf/I0
  Logical resource: pll/clkout2_buf/I0
  Location pin: BUFGMUX_X3Y8.I0
  Clock network: pll/clk0
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: master_logic<9>/CLK
  Logical resource: master_logic_9/CK
  Location pin: SLICE_X48Y59.CLK
  Clock network: clk_100
--------------------------------------------------------------------------------
Slack: 9.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: master_logic<9>/SR
  Logical resource: master_logic_9/SR
  Location pin: SLICE_X48Y59.SR
  Clock network: ep40wire<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" 
"RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.606ns.
--------------------------------------------------------------------------------

Paths for end point hi_out<0> (Y19.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  1.324ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/core0/core0/hi_busy (FF)
  Destination:          hi_out<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.930ns
  Data Path Delay:      8.696ns (Levels of Logic = 1)
  Clock Path Delay:     1.635ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp186.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.099   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X37Y41.CLK     net (fanout=418)      1.713   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.635ns (-5.143ns logic, 6.778ns route)

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/hi_busy to hi_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y41.DQ      Tcko                  0.430   okHI/okCH<0>
                                                       okHI/core0/core0/hi_busy
    Y19.O                net (fanout=1)        5.544   okHI/okCH<0>
    Y19.PAD              Tioop                 2.722   hi_out<0>
                                                       okHI/obuf0
                                                       hi_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      8.696ns (3.152ns logic, 5.544ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point hi_out<0> (Y19.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  5.388ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/core0/core0/hi_busy (FF)
  Destination:          hi_out<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      4.529ns (Levels of Logic = 1)
  Clock Path Delay:     1.134ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp186.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.441   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X37Y41.CLK     net (fanout=418)      0.669   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.134ns (-1.497ns logic, 2.631ns route)

  Minimum Data Path at Fast Process Corner: okHI/core0/core0/hi_busy to hi_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y41.DQ      Tcko                  0.198   okHI/okCH<0>
                                                       okHI/core0/core0/hi_busy
    Y19.O                net (fanout=1)        2.935   okHI/okCH<0>
    Y19.PAD              Tioop                 1.396   hi_out<0>
                                                       okHI/obuf0
                                                       hi_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      4.529ns (1.594ns logic, 2.935ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.470ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/timeout_1 (SLICE_X50Y13.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.860ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/a0/timeout_1 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.580ns (Levels of Logic = 2)
  Clock Path Delay:     1.385ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/core0/core0/a0/timeout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp186.IMUX.9
    SLICE_X8Y32.D4       net (fanout=15)       4.705   hi_in_7_IBUF
    SLICE_X8Y32.DMUX     Tilo                  0.298   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X50Y13.SR      net (fanout=18)       3.787   okHI/core0/core0/a0/reset_sync
    SLICE_X50Y13.CLK     Trck                  0.233   okHI/core0/core0/a0/timeout<3>
                                                       okHI/core0/core0/a0/timeout_1
    -------------------------------------------------  ---------------------------
    Total                                     10.580ns (2.088ns logic, 8.492ns route)
                                                       (19.7% logic, 80.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/a0/timeout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp186.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X50Y13.CLK     net (fanout=418)      1.403   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.385ns (-4.420ns logic, 5.805ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/timeout_0 (SLICE_X50Y13.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.871ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/a0/timeout_0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.569ns (Levels of Logic = 2)
  Clock Path Delay:     1.385ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/core0/core0/a0/timeout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp186.IMUX.9
    SLICE_X8Y32.D4       net (fanout=15)       4.705   hi_in_7_IBUF
    SLICE_X8Y32.DMUX     Tilo                  0.298   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X50Y13.SR      net (fanout=18)       3.787   okHI/core0/core0/a0/reset_sync
    SLICE_X50Y13.CLK     Trck                  0.222   okHI/core0/core0/a0/timeout<3>
                                                       okHI/core0/core0/a0/timeout_0
    -------------------------------------------------  ---------------------------
    Total                                     10.569ns (2.077ns logic, 8.492ns route)
                                                       (19.7% logic, 80.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/a0/timeout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp186.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X50Y13.CLK     net (fanout=418)      1.403   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.385ns (-4.420ns logic, 5.805ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/timeout_2 (SLICE_X50Y13.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.894ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/a0/timeout_2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.546ns (Levels of Logic = 2)
  Clock Path Delay:     1.385ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/core0/core0/a0/timeout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp186.IMUX.9
    SLICE_X8Y32.D4       net (fanout=15)       4.705   hi_in_7_IBUF
    SLICE_X8Y32.DMUX     Tilo                  0.298   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X50Y13.SR      net (fanout=18)       3.787   okHI/core0/core0/a0/reset_sync
    SLICE_X50Y13.CLK     Trck                  0.199   okHI/core0/core0/a0/timeout<3>
                                                       okHI/core0/core0/a0/timeout_2
    -------------------------------------------------  ---------------------------
    Total                                     10.546ns (2.054ns logic, 8.492ns route)
                                                       (19.5% logic, 80.5% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/a0/timeout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp186.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X50Y13.CLK     net (fanout=418)      1.403   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.385ns (-4.420ns logic, 5.805ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd14 (SLICE_X27Y15.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.987ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.007ns (Levels of Logic = 2)
  Clock Path Delay:     1.245ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp186.IMUX.9
    SLICE_X27Y15.D3      net (fanout=15)       2.012   hi_in_7_IBUF
    SLICE_X27Y15.DMUX    Tilo                  0.203   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/hi_cmd<2>_01
    SLICE_X27Y15.SR      net (fanout=1)        0.160   okHI/core0/core0/hi_cmd<2>_0
    SLICE_X27Y15.CLK     Tcksr       (-Th)     0.131   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      3.007ns (0.835ns logic, 2.172ns route)
                                                       (27.8% logic, 72.2% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp186.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y15.CLK     net (fanout=418)      0.750   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.245ns (-1.611ns logic, 2.856ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd11 (SLICE_X26Y18.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.992ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd11 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.984ns (Levels of Logic = 2)
  Clock Path Delay:     1.217ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/core0/core0/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp186.IMUX.9
    SLICE_X26Y18.A4      net (fanout=15)       2.090   hi_in_7_IBUF
    SLICE_X26Y18.CLK     Tah         (-Th)    -0.131   okHI/core0/core0/state_FSM_FFd12
                                                       okHI/core0/core0/state_FSM_FFd11_rstpot
                                                       okHI/core0/core0/state_FSM_FFd11
    -------------------------------------------------  ---------------------------
    Total                                      2.984ns (0.894ns logic, 2.090ns route)
                                                       (30.0% logic, 70.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp186.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X26Y18.CLK     net (fanout=418)      0.722   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.217ns (-1.611ns logic, 2.828ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X27Y15.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.997ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.017ns (Levels of Logic = 2)
  Clock Path Delay:     1.245ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp186.IMUX.9
    SLICE_X27Y15.D3      net (fanout=15)       2.012   hi_in_7_IBUF
    SLICE_X27Y15.DMUX    Tilo                  0.203   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/hi_cmd<2>_01
    SLICE_X27Y15.SR      net (fanout=1)        0.160   okHI/core0/core0/hi_cmd<2>_0
    SLICE_X27Y15.CLK     Tcksr       (-Th)     0.121   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      3.017ns (0.845ns logic, 2.172ns route)
                                                       (28.0% logic, 72.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp186.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y15.CLK     net (fanout=418)      0.750   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.245ns (-1.611ns logic, 2.856ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.460ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/timeout_1 (SLICE_X50Y13.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.870ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/a0/timeout_1 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.570ns (Levels of Logic = 2)
  Clock Path Delay:     1.385ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/core0/core0/a0/timeout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp186.IMUX.8
    SLICE_X8Y32.D2       net (fanout=14)       4.695   hi_in_6_IBUF
    SLICE_X8Y32.DMUX     Tilo                  0.298   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X50Y13.SR      net (fanout=18)       3.787   okHI/core0/core0/a0/reset_sync
    SLICE_X50Y13.CLK     Trck                  0.233   okHI/core0/core0/a0/timeout<3>
                                                       okHI/core0/core0/a0/timeout_1
    -------------------------------------------------  ---------------------------
    Total                                     10.570ns (2.088ns logic, 8.482ns route)
                                                       (19.8% logic, 80.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/a0/timeout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp186.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X50Y13.CLK     net (fanout=418)      1.403   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.385ns (-4.420ns logic, 5.805ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/timeout_0 (SLICE_X50Y13.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.881ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/a0/timeout_0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.559ns (Levels of Logic = 2)
  Clock Path Delay:     1.385ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/core0/core0/a0/timeout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp186.IMUX.8
    SLICE_X8Y32.D2       net (fanout=14)       4.695   hi_in_6_IBUF
    SLICE_X8Y32.DMUX     Tilo                  0.298   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X50Y13.SR      net (fanout=18)       3.787   okHI/core0/core0/a0/reset_sync
    SLICE_X50Y13.CLK     Trck                  0.222   okHI/core0/core0/a0/timeout<3>
                                                       okHI/core0/core0/a0/timeout_0
    -------------------------------------------------  ---------------------------
    Total                                     10.559ns (2.077ns logic, 8.482ns route)
                                                       (19.7% logic, 80.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/a0/timeout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp186.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X50Y13.CLK     net (fanout=418)      1.403   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.385ns (-4.420ns logic, 5.805ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/timeout_2 (SLICE_X50Y13.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.904ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/a0/timeout_2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.536ns (Levels of Logic = 2)
  Clock Path Delay:     1.385ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/core0/core0/a0/timeout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp186.IMUX.8
    SLICE_X8Y32.D2       net (fanout=14)       4.695   hi_in_6_IBUF
    SLICE_X8Y32.DMUX     Tilo                  0.298   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X50Y13.SR      net (fanout=18)       3.787   okHI/core0/core0/a0/reset_sync
    SLICE_X50Y13.CLK     Trck                  0.199   okHI/core0/core0/a0/timeout<3>
                                                       okHI/core0/core0/a0/timeout_2
    -------------------------------------------------  ---------------------------
    Total                                     10.536ns (2.054ns logic, 8.482ns route)
                                                       (19.5% logic, 80.5% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/a0/timeout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp186.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X50Y13.CLK     net (fanout=418)      1.403   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.385ns (-4.420ns logic, 5.805ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd13 (SLICE_X27Y16.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.304ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd13 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.298ns (Levels of Logic = 2)
  Clock Path Delay:     1.219ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/core0/core0/state_FSM_FFd13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp186.IMUX.8
    SLICE_X9Y17.A5       net (fanout=14)       1.742   hi_in_6_IBUF
    SLICE_X9Y17.AMUX     Tilo                  0.203   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X27Y16.SR      net (fanout=30)       0.717   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X27Y16.CLK     Tcksr       (-Th)     0.127   okHI/core0/core0/state_FSM_FFd13
                                                       okHI/core0/core0/state_FSM_FFd13
    -------------------------------------------------  ---------------------------
    Total                                      3.298ns (0.839ns logic, 2.459ns route)
                                                       (25.4% logic, 74.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp186.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y16.CLK     net (fanout=418)      0.724   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.219ns (-1.611ns logic, 2.830ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd10 (SLICE_X26Y17.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.329ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd10 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.323ns (Levels of Logic = 2)
  Clock Path Delay:     1.219ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/core0/core0/state_FSM_FFd10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp186.IMUX.8
    SLICE_X9Y17.A5       net (fanout=14)       1.742   hi_in_6_IBUF
    SLICE_X9Y17.A        Tilo                  0.156   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_01
    SLICE_X26Y17.SR      net (fanout=1)        0.635   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
    SLICE_X26Y17.CLK     Tcksr       (-Th)    -0.027   okHI/core0/core0/state_FSM_FFd10
                                                       okHI/core0/core0/state_FSM_FFd10
    -------------------------------------------------  ---------------------------
    Total                                      3.323ns (0.946ns logic, 2.377ns route)
                                                       (28.5% logic, 71.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp186.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X26Y17.CLK     net (fanout=418)      0.724   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.219ns (-1.611ns logic, 2.830ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_write (SLICE_X28Y22.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.338ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/ti_write (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.320ns (Levels of Logic = 2)
  Clock Path Delay:     1.207ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/core0/core0/ti_write
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp186.IMUX.8
    SLICE_X28Y22.B6      net (fanout=14)       2.367   hi_in_6_IBUF
    SLICE_X28Y22.CLK     Tah         (-Th)    -0.190   ok1<27>
                                                       okHI/core0/core0/state_state[31]_GND_2_o_Select_92_o1
                                                       okHI/core0/core0/ti_write
    -------------------------------------------------  ---------------------------
    Total                                      3.320ns (0.953ns logic, 2.367ns route)
                                                       (28.7% logic, 71.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/ti_write
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp186.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X28Y22.CLK     net (fanout=418)      0.712   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.207ns (-1.611ns logic, 2.818ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.906ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/timeout_1 (SLICE_X50Y13.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.424ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/a0/timeout_1 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.016ns (Levels of Logic = 2)
  Clock Path Delay:     1.385ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/core0/core0/a0/timeout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp186.IMUX.7
    SLICE_X8Y32.D1       net (fanout=14)       5.141   hi_in_5_IBUF
    SLICE_X8Y32.DMUX     Tilo                  0.298   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X50Y13.SR      net (fanout=18)       3.787   okHI/core0/core0/a0/reset_sync
    SLICE_X50Y13.CLK     Trck                  0.233   okHI/core0/core0/a0/timeout<3>
                                                       okHI/core0/core0/a0/timeout_1
    -------------------------------------------------  ---------------------------
    Total                                     11.016ns (2.088ns logic, 8.928ns route)
                                                       (19.0% logic, 81.0% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/a0/timeout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp186.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X50Y13.CLK     net (fanout=418)      1.403   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.385ns (-4.420ns logic, 5.805ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/timeout_0 (SLICE_X50Y13.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.435ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/a0/timeout_0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.005ns (Levels of Logic = 2)
  Clock Path Delay:     1.385ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/core0/core0/a0/timeout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp186.IMUX.7
    SLICE_X8Y32.D1       net (fanout=14)       5.141   hi_in_5_IBUF
    SLICE_X8Y32.DMUX     Tilo                  0.298   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X50Y13.SR      net (fanout=18)       3.787   okHI/core0/core0/a0/reset_sync
    SLICE_X50Y13.CLK     Trck                  0.222   okHI/core0/core0/a0/timeout<3>
                                                       okHI/core0/core0/a0/timeout_0
    -------------------------------------------------  ---------------------------
    Total                                     11.005ns (2.077ns logic, 8.928ns route)
                                                       (18.9% logic, 81.1% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/a0/timeout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp186.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X50Y13.CLK     net (fanout=418)      1.403   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.385ns (-4.420ns logic, 5.805ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/timeout_2 (SLICE_X50Y13.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.458ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/a0/timeout_2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.982ns (Levels of Logic = 2)
  Clock Path Delay:     1.385ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/core0/core0/a0/timeout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp186.IMUX.7
    SLICE_X8Y32.D1       net (fanout=14)       5.141   hi_in_5_IBUF
    SLICE_X8Y32.DMUX     Tilo                  0.298   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X50Y13.SR      net (fanout=18)       3.787   okHI/core0/core0/a0/reset_sync
    SLICE_X50Y13.CLK     Trck                  0.199   okHI/core0/core0/a0/timeout<3>
                                                       okHI/core0/core0/a0/timeout_2
    -------------------------------------------------  ---------------------------
    Total                                     10.982ns (2.054ns logic, 8.928ns route)
                                                       (18.7% logic, 81.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/a0/timeout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp186.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X50Y13.CLK     net (fanout=418)      1.403   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.385ns (-4.420ns logic, 5.805ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd14 (SLICE_X27Y15.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.179ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.199ns (Levels of Logic = 2)
  Clock Path Delay:     1.245ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp186.IMUX.7
    SLICE_X27Y15.D5      net (fanout=14)       2.204   hi_in_5_IBUF
    SLICE_X27Y15.DMUX    Tilo                  0.203   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/hi_cmd<2>_01
    SLICE_X27Y15.SR      net (fanout=1)        0.160   okHI/core0/core0/hi_cmd<2>_0
    SLICE_X27Y15.CLK     Tcksr       (-Th)     0.131   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      3.199ns (0.835ns logic, 2.364ns route)
                                                       (26.1% logic, 73.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp186.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y15.CLK     net (fanout=418)      0.750   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.245ns (-1.611ns logic, 2.856ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X27Y15.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.189ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.209ns (Levels of Logic = 2)
  Clock Path Delay:     1.245ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp186.IMUX.7
    SLICE_X27Y15.D5      net (fanout=14)       2.204   hi_in_5_IBUF
    SLICE_X27Y15.DMUX    Tilo                  0.203   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/hi_cmd<2>_01
    SLICE_X27Y15.SR      net (fanout=1)        0.160   okHI/core0/core0/hi_cmd<2>_0
    SLICE_X27Y15.CLK     Tcksr       (-Th)     0.121   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      3.209ns (0.845ns logic, 2.364ns route)
                                                       (26.3% logic, 73.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp186.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y15.CLK     net (fanout=418)      0.750   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.245ns (-1.611ns logic, 2.856ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd11 (SLICE_X26Y18.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.196ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd11 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.188ns (Levels of Logic = 2)
  Clock Path Delay:     1.217ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/core0/core0/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp186.IMUX.7
    SLICE_X26Y18.A3      net (fanout=14)       2.294   hi_in_5_IBUF
    SLICE_X26Y18.CLK     Tah         (-Th)    -0.131   okHI/core0/core0/state_FSM_FFd12
                                                       okHI/core0/core0/state_FSM_FFd11_rstpot
                                                       okHI/core0/core0/state_FSM_FFd11
    -------------------------------------------------  ---------------------------
    Total                                      3.188ns (0.894ns logic, 2.294ns route)
                                                       (28.0% logic, 72.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp186.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X26Y18.CLK     net (fanout=418)      0.722   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.217ns (-1.611ns logic, 2.828ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.127ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/timeout_1 (SLICE_X50Y13.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.203ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/a0/timeout_1 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.237ns (Levels of Logic = 2)
  Clock Path Delay:     1.385ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/core0/core0/a0/timeout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp186.IMUX.6
    SLICE_X8Y32.D3       net (fanout=14)       4.362   hi_in_4_IBUF
    SLICE_X8Y32.DMUX     Tilo                  0.298   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X50Y13.SR      net (fanout=18)       3.787   okHI/core0/core0/a0/reset_sync
    SLICE_X50Y13.CLK     Trck                  0.233   okHI/core0/core0/a0/timeout<3>
                                                       okHI/core0/core0/a0/timeout_1
    -------------------------------------------------  ---------------------------
    Total                                     10.237ns (2.088ns logic, 8.149ns route)
                                                       (20.4% logic, 79.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/a0/timeout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp186.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X50Y13.CLK     net (fanout=418)      1.403   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.385ns (-4.420ns logic, 5.805ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/timeout_0 (SLICE_X50Y13.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.214ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/a0/timeout_0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.226ns (Levels of Logic = 2)
  Clock Path Delay:     1.385ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/core0/core0/a0/timeout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp186.IMUX.6
    SLICE_X8Y32.D3       net (fanout=14)       4.362   hi_in_4_IBUF
    SLICE_X8Y32.DMUX     Tilo                  0.298   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X50Y13.SR      net (fanout=18)       3.787   okHI/core0/core0/a0/reset_sync
    SLICE_X50Y13.CLK     Trck                  0.222   okHI/core0/core0/a0/timeout<3>
                                                       okHI/core0/core0/a0/timeout_0
    -------------------------------------------------  ---------------------------
    Total                                     10.226ns (2.077ns logic, 8.149ns route)
                                                       (20.3% logic, 79.7% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/a0/timeout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp186.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X50Y13.CLK     net (fanout=418)      1.403   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.385ns (-4.420ns logic, 5.805ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/timeout_2 (SLICE_X50Y13.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.237ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/a0/timeout_2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.203ns (Levels of Logic = 2)
  Clock Path Delay:     1.385ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/core0/core0/a0/timeout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp186.IMUX.6
    SLICE_X8Y32.D3       net (fanout=14)       4.362   hi_in_4_IBUF
    SLICE_X8Y32.DMUX     Tilo                  0.298   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X50Y13.SR      net (fanout=18)       3.787   okHI/core0/core0/a0/reset_sync
    SLICE_X50Y13.CLK     Trck                  0.199   okHI/core0/core0/a0/timeout<3>
                                                       okHI/core0/core0/a0/timeout_2
    -------------------------------------------------  ---------------------------
    Total                                     10.203ns (2.054ns logic, 8.149ns route)
                                                       (20.1% logic, 79.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/a0/timeout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp186.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X50Y13.CLK     net (fanout=418)      1.403   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.385ns (-4.420ns logic, 5.805ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd11 (SLICE_X26Y18.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.252ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd11 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.244ns (Levels of Logic = 2)
  Clock Path Delay:     1.217ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/core0/core0/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp186.IMUX.6
    SLICE_X26Y18.A5      net (fanout=14)       2.350   hi_in_4_IBUF
    SLICE_X26Y18.CLK     Tah         (-Th)    -0.131   okHI/core0/core0/state_FSM_FFd12
                                                       okHI/core0/core0/state_FSM_FFd11_rstpot
                                                       okHI/core0/core0/state_FSM_FFd11
    -------------------------------------------------  ---------------------------
    Total                                      3.244ns (0.894ns logic, 2.350ns route)
                                                       (27.6% logic, 72.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp186.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X26Y18.CLK     net (fanout=418)      0.722   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.217ns (-1.611ns logic, 2.828ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd14 (SLICE_X27Y15.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.295ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.315ns (Levels of Logic = 2)
  Clock Path Delay:     1.245ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp186.IMUX.6
    SLICE_X27Y15.D2      net (fanout=14)       2.320   hi_in_4_IBUF
    SLICE_X27Y15.DMUX    Tilo                  0.203   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/hi_cmd<2>_01
    SLICE_X27Y15.SR      net (fanout=1)        0.160   okHI/core0/core0/hi_cmd<2>_0
    SLICE_X27Y15.CLK     Tcksr       (-Th)     0.131   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      3.315ns (0.835ns logic, 2.480ns route)
                                                       (25.2% logic, 74.8% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp186.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y15.CLK     net (fanout=418)      0.750   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.245ns (-1.611ns logic, 2.856ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X27Y15.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.305ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.325ns (Levels of Logic = 2)
  Clock Path Delay:     1.245ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp186.IMUX.6
    SLICE_X27Y15.D2      net (fanout=14)       2.320   hi_in_4_IBUF
    SLICE_X27Y15.DMUX    Tilo                  0.203   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/hi_cmd<2>_01
    SLICE_X27Y15.SR      net (fanout=1)        0.160   okHI/core0/core0/hi_cmd<2>_0
    SLICE_X27Y15.CLK     Tcksr       (-Th)     0.121   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      3.325ns (0.845ns logic, 2.480ns route)
                                                       (25.4% logic, 74.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp186.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y15.CLK     net (fanout=418)      0.750   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.245ns (-1.611ns logic, 2.856ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.638ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd9 (SLICE_X29Y16.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.492ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.746ns (Levels of Logic = 2)
  Clock Path Delay:     1.383ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp186.IMUX.5
    SLICE_X27Y15.D1      net (fanout=1)        3.848   hi_in_3_IBUF
    SLICE_X27Y15.D       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/hi_cmd<2>_21
    SLICE_X29Y16.SR      net (fanout=2)        0.614   okHI/core0/core0/hi_cmd<2>_2
    SLICE_X29Y16.CLK     Tsrck                 0.468   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      6.746ns (2.284ns logic, 4.462ns route)
                                                       (33.9% logic, 66.1% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp186.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y16.CLK     net (fanout=418)      1.401   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.383ns (-4.420ns logic, 5.803ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X25Y15.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.550ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.716ns (Levels of Logic = 2)
  Clock Path Delay:     1.411ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp186.IMUX.5
    SLICE_X27Y15.D1      net (fanout=1)        3.848   hi_in_3_IBUF
    SLICE_X27Y15.D       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/hi_cmd<2>_21
    SLICE_X25Y15.SR      net (fanout=2)        0.584   okHI/core0/core0/hi_cmd<2>_2
    SLICE_X25Y15.CLK     Tsrck                 0.468   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      6.716ns (2.284ns logic, 4.432ns route)
                                                       (34.0% logic, 66.0% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp186.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X25Y15.CLK     net (fanout=418)      1.429   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.411ns (-4.420ns logic, 5.831ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X27Y15.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.714ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.551ns (Levels of Logic = 2)
  Clock Path Delay:     1.410ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp186.IMUX.5
    SLICE_X27Y15.D1      net (fanout=1)        3.848   hi_in_3_IBUF
    SLICE_X27Y15.DMUX    Tilo                  0.337   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/hi_cmd<2>_01
    SLICE_X27Y15.SR      net (fanout=1)        0.371   okHI/core0/core0/hi_cmd<2>_0
    SLICE_X27Y15.CLK     Tsrck                 0.438   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      6.551ns (2.332ns logic, 4.219ns route)
                                                       (35.6% logic, 64.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp186.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y15.CLK     net (fanout=418)      1.428   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.410ns (-4.420ns logic, 5.830ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd14 (SLICE_X27Y15.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.064ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.884ns (Levels of Logic = 2)
  Clock Path Delay:     1.245ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp186.IMUX.5
    SLICE_X27Y15.D1      net (fanout=1)        1.889   hi_in_3_IBUF
    SLICE_X27Y15.DMUX    Tilo                  0.203   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/hi_cmd<2>_01
    SLICE_X27Y15.SR      net (fanout=1)        0.160   okHI/core0/core0/hi_cmd<2>_0
    SLICE_X27Y15.CLK     Tcksr       (-Th)     0.131   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      2.884ns (0.835ns logic, 2.049ns route)
                                                       (29.0% logic, 71.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp186.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y15.CLK     net (fanout=418)      0.750   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.245ns (-1.611ns logic, 2.856ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X27Y15.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.074ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.894ns (Levels of Logic = 2)
  Clock Path Delay:     1.245ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp186.IMUX.5
    SLICE_X27Y15.D1      net (fanout=1)        1.889   hi_in_3_IBUF
    SLICE_X27Y15.DMUX    Tilo                  0.203   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/hi_cmd<2>_01
    SLICE_X27Y15.SR      net (fanout=1)        0.160   okHI/core0/core0/hi_cmd<2>_0
    SLICE_X27Y15.CLK     Tcksr       (-Th)     0.121   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      2.894ns (0.845ns logic, 2.049ns route)
                                                       (29.2% logic, 70.8% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp186.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y15.CLK     net (fanout=418)      0.750   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.245ns (-1.611ns logic, 2.856ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X25Y15.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.133ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.954ns (Levels of Logic = 2)
  Clock Path Delay:     1.246ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp186.IMUX.5
    SLICE_X27Y15.D1      net (fanout=1)        1.889   hi_in_3_IBUF
    SLICE_X27Y15.D       Tilo                  0.156   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/hi_cmd<2>_21
    SLICE_X25Y15.SR      net (fanout=2)        0.273   okHI/core0/core0/hi_cmd<2>_2
    SLICE_X25Y15.CLK     Tcksr       (-Th)     0.127   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      2.954ns (0.792ns logic, 2.162ns route)
                                                       (26.8% logic, 73.2% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp186.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X25Y15.CLK     net (fanout=418)      0.751   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.246ns (-1.611ns logic, 2.857ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   6.423ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd17 (SLICE_X28Y15.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.707ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.559ns (Levels of Logic = 4)
  Clock Path Delay:     1.411ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp186.IMUX.4
    SLICE_X27Y15.C3      net (fanout=2)        3.831   hi_in_2_IBUF
    SLICE_X27Y15.CMUX    Tilo                  0.337   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X28Y15.B5      net (fanout=1)        1.007   okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X28Y15.B       Tilo                  0.235   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X28Y15.C4      net (fanout=1)        0.371   okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X28Y15.CLK     Tas                   0.221   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In4
                                                       okHI/core0/core0/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      7.559ns (2.350ns logic, 5.209ns route)
                                                       (31.1% logic, 68.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp186.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X28Y15.CLK     net (fanout=418)      1.429   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.411ns (-4.420ns logic, 5.831ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd9 (SLICE_X29Y16.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.201ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.037ns (Levels of Logic = 2)
  Clock Path Delay:     1.383ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp186.IMUX.4
    SLICE_X27Y15.C3      net (fanout=2)        3.831   hi_in_2_IBUF
    SLICE_X27Y15.C       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16-In11
    SLICE_X29Y16.DX      net (fanout=1)        1.276   okHI/core0/core0/state_FSM_FFd16-In1
    SLICE_X29Y16.CLK     Tdick                 0.114   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      7.037ns (1.930ns logic, 5.107ns route)
                                                       (27.4% logic, 72.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp186.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y16.CLK     net (fanout=418)      1.401   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.383ns (-4.420ns logic, 5.803ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd14 (SLICE_X27Y15.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.310ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      5.955ns (Levels of Logic = 2)
  Clock Path Delay:     1.410ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp186.IMUX.4
    SLICE_X25Y15.D4      net (fanout=2)        3.559   hi_in_2_IBUF
    SLICE_X25Y15.D       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd14-In11
    SLICE_X27Y15.AX      net (fanout=1)        0.466   okHI/core0/core0/state_FSM_FFd14-In1
    SLICE_X27Y15.CLK     Tdick                 0.114   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      5.955ns (1.930ns logic, 4.025ns route)
                                                       (32.4% logic, 67.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp186.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y15.CLK     net (fanout=418)      1.428   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.410ns (-4.420ns logic, 5.830ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X25Y15.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      7.878ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.699ns (Levels of Logic = 2)
  Clock Path Delay:     1.246ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp186.IMUX.4
    SLICE_X25Y15.D4      net (fanout=2)        1.721   hi_in_2_IBUF
    SLICE_X25Y15.CLK     Tah         (-Th)    -0.215   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd14-In11
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      2.699ns (0.978ns logic, 1.721ns route)
                                                       (36.2% logic, 63.8% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp186.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X25Y15.CLK     net (fanout=418)      0.751   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.246ns (-1.611ns logic, 2.857ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X27Y15.C3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.026ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.846ns (Levels of Logic = 2)
  Clock Path Delay:     1.245ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp186.IMUX.4
    SLICE_X27Y15.C3      net (fanout=2)        1.868   hi_in_2_IBUF
    SLICE_X27Y15.CLK     Tah         (-Th)    -0.215   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16-In11
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      2.846ns (0.978ns logic, 1.868ns route)
                                                       (34.4% logic, 65.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp186.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y15.CLK     net (fanout=418)      0.750   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.245ns (-1.611ns logic, 2.856ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd14 (SLICE_X27Y15.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.074ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.894ns (Levels of Logic = 2)
  Clock Path Delay:     1.245ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp186.IMUX.4
    SLICE_X25Y15.D4      net (fanout=2)        1.721   hi_in_2_IBUF
    SLICE_X25Y15.D       Tilo                  0.156   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd14-In11
    SLICE_X27Y15.AX      net (fanout=1)        0.195   okHI/core0/core0/state_FSM_FFd14-In1
    SLICE_X27Y15.CLK     Tckdi       (-Th)    -0.059   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      2.894ns (0.978ns logic, 1.916ns route)
                                                       (33.8% logic, 66.2% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp186.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y15.CLK     net (fanout=418)      0.750   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.245ns (-1.611ns logic, 2.856ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   7.644ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd17 (SLICE_X28Y15.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.486ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      8.780ns (Levels of Logic = 4)
  Clock Path Delay:     1.411ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp186.IMUX.3
    SLICE_X27Y15.C4      net (fanout=2)        5.052   hi_in_1_IBUF
    SLICE_X27Y15.CMUX    Tilo                  0.337   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X28Y15.B5      net (fanout=1)        1.007   okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X28Y15.B       Tilo                  0.235   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X28Y15.C4      net (fanout=1)        0.371   okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X28Y15.CLK     Tas                   0.221   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In4
                                                       okHI/core0/core0/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      8.780ns (2.350ns logic, 6.430ns route)
                                                       (26.8% logic, 73.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp186.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X28Y15.CLK     net (fanout=418)      1.429   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.411ns (-4.420ns logic, 5.831ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd9 (SLICE_X29Y16.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.980ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      8.258ns (Levels of Logic = 2)
  Clock Path Delay:     1.383ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp186.IMUX.3
    SLICE_X27Y15.C4      net (fanout=2)        5.052   hi_in_1_IBUF
    SLICE_X27Y15.C       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16-In11
    SLICE_X29Y16.DX      net (fanout=1)        1.276   okHI/core0/core0/state_FSM_FFd16-In1
    SLICE_X29Y16.CLK     Tdick                 0.114   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      8.258ns (1.930ns logic, 6.328ns route)
                                                       (23.4% logic, 76.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp186.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y16.CLK     net (fanout=418)      1.401   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.383ns (-4.420ns logic, 5.803ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd14 (SLICE_X27Y15.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.717ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.548ns (Levels of Logic = 2)
  Clock Path Delay:     1.410ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp186.IMUX.3
    SLICE_X25Y15.D3      net (fanout=2)        5.152   hi_in_1_IBUF
    SLICE_X25Y15.D       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd14-In11
    SLICE_X27Y15.AX      net (fanout=1)        0.466   okHI/core0/core0/state_FSM_FFd14-In1
    SLICE_X27Y15.CLK     Tdick                 0.114   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      7.548ns (1.930ns logic, 5.618ns route)
                                                       (25.6% logic, 74.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp186.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y15.CLK     net (fanout=418)      1.428   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.410ns (-4.420ns logic, 5.830ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X27Y15.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.828ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.648ns (Levels of Logic = 2)
  Clock Path Delay:     1.245ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp186.IMUX.3
    SLICE_X27Y15.C4      net (fanout=2)        2.670   hi_in_1_IBUF
    SLICE_X27Y15.CLK     Tah         (-Th)    -0.215   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16-In11
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      3.648ns (0.978ns logic, 2.670ns route)
                                                       (26.8% logic, 73.2% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp186.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y15.CLK     net (fanout=418)      0.750   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.245ns (-1.611ns logic, 2.856ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X25Y15.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.937ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.758ns (Levels of Logic = 2)
  Clock Path Delay:     1.246ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp186.IMUX.3
    SLICE_X25Y15.D3      net (fanout=2)        2.780   hi_in_1_IBUF
    SLICE_X25Y15.CLK     Tah         (-Th)    -0.215   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd14-In11
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      3.758ns (0.978ns logic, 2.780ns route)
                                                       (26.0% logic, 74.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp186.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X25Y15.CLK     net (fanout=418)      0.751   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.246ns (-1.611ns logic, 2.857ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd14 (SLICE_X27Y15.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.133ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.953ns (Levels of Logic = 2)
  Clock Path Delay:     1.245ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp186.IMUX.3
    SLICE_X25Y15.D3      net (fanout=2)        2.780   hi_in_1_IBUF
    SLICE_X25Y15.D       Tilo                  0.156   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd14-In11
    SLICE_X27Y15.AX      net (fanout=1)        0.195   okHI/core0/core0/state_FSM_FFd14-In1
    SLICE_X27Y15.CLK     Tckdi       (-Th)    -0.059   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      3.953ns (0.978ns logic, 2.975ns route)
                                                       (24.7% logic, 75.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp186.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y15.CLK     net (fanout=418)      0.750   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.245ns (-1.611ns logic, 2.856ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns 
BEFORE COMP         "hi_in<0>" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 16 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.721ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_15 (ILOGIC_X25Y1.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.109ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<15> (PAD)
  Destination:          okHI/hi_datain_15 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     1.885ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<15> to okHI/hi_datain_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA20.I               Tiopi                 1.557   hi_inout<15>
                                                       hi_inout<15>
                                                       hi_inout_15_IOBUF/IBUF
                                                       ProtoComp187.IMUX.16
    IODELAY_X25Y1.IDATAINnet (fanout=1)        0.153   N30
    IODELAY_X25Y1.DATAOUTTioddo_IDATAIN        5.082   okHI/g1[15].idcomp
                                                       okHI/g1[15].idcomp
    ILOGIC_X25Y1.DDLY    net (fanout=1)        0.007   okHI/hi_datain_delay<15>
    ILOGIC_X25Y1.CLK0    Tidockd               0.532   okHI/hi_datain<15>
                                                       ProtoComp188.D2OFFBYP_SRC.15
                                                       okHI/hi_datain_15
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_datain_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp186.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X25Y1.CLK0    net (fanout=418)      1.903   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.885ns (-4.420ns logic, 6.305ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_5 (ILOGIC_X20Y0.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.110ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<5> (PAD)
  Destination:          okHI/hi_datain_5 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     1.886ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<5> to okHI/hi_datain_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V15.I                Tiopi                 1.557   hi_inout<5>
                                                       hi_inout<5>
                                                       hi_inout_5_IOBUF/IBUF
                                                       ProtoComp187.IMUX.5
    IODELAY_X20Y0.IDATAINnet (fanout=1)        0.153   N40
    IODELAY_X20Y0.DATAOUTTioddo_IDATAIN        5.082   okHI/g1[5].idcomp
                                                       okHI/g1[5].idcomp
    ILOGIC_X20Y0.DDLY    net (fanout=1)        0.007   okHI/hi_datain_delay<5>
    ILOGIC_X20Y0.CLK0    Tidockd               0.532   okHI/hi_datain<5>
                                                       ProtoComp188.D2OFFBYP_SRC.5
                                                       okHI/hi_datain_5
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_datain_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp186.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X20Y0.CLK0    net (fanout=418)      1.904   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.886ns (-4.420ns logic, 6.306ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_11 (ILOGIC_X7Y0.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.130ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<11> (PAD)
  Destination:          okHI/hi_datain_11 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     1.906ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<11> to okHI/hi_datain_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB6.I                Tiopi                 1.557   hi_inout<11>
                                                       hi_inout<11>
                                                       hi_inout_11_IOBUF/IBUF
                                                       ProtoComp187.IMUX.12
    IODELAY_X7Y0.IDATAIN net (fanout=1)        0.153   N34
    IODELAY_X7Y0.DATAOUT Tioddo_IDATAIN        5.082   okHI/g1[11].idcomp
                                                       okHI/g1[11].idcomp
    ILOGIC_X7Y0.DDLY     net (fanout=1)        0.007   okHI/hi_datain_delay<11>
    ILOGIC_X7Y0.CLK0     Tidockd               0.532   okHI/hi_datain<11>
                                                       ProtoComp188.D2OFFBYP_SRC.11
                                                       okHI/hi_datain_11
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_datain_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp186.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X7Y0.CLK0     net (fanout=418)      1.924   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.906ns (-4.420ns logic, 6.326ns route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP
        "hi_in<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_8 (ILOGIC_X8Y3.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.472ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<8> (PAD)
  Destination:          okHI/hi_datain_8 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.175ns (Levels of Logic = 3)
  Clock Path Delay:     1.428ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<8> to okHI/hi_datain_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y7.I                 Tiopi                 0.763   hi_inout<8>
                                                       hi_inout<8>
                                                       hi_inout_8_IOBUF/IBUF
                                                       ProtoComp187.IMUX.8
    IODELAY_X8Y3.IDATAIN net (fanout=1)        0.093   N37
    IODELAY_X8Y3.DATAOUT Tioddo_IDATAIN        1.178   okHI/g1[8].idcomp
                                                       okHI/g1[8].idcomp
    ILOGIC_X8Y3.DDLY     net (fanout=1)        0.005   okHI/hi_datain_delay<8>
    ILOGIC_X8Y3.CLK0     Tiockdd     (-Th)    -0.136   okHI/hi_datain<8>
                                                       ProtoComp188.D2OFFBYP_SRC.8
                                                       okHI/hi_datain_8
    -------------------------------------------------  ---------------------------
    Total                                      2.175ns (2.077ns logic, 0.098ns route)
                                                       (95.5% logic, 4.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_datain_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp186.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X8Y3.CLK0     net (fanout=418)      0.933   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.428ns (-1.611ns logic, 3.039ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_3 (ILOGIC_X20Y2.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.489ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<3> (PAD)
  Destination:          okHI/hi_datain_3 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.173ns (Levels of Logic = 3)
  Clock Path Delay:     1.409ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<3> to okHI/hi_datain_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB18.I               Tiopi                 0.763   hi_inout<3>
                                                       hi_inout<3>
                                                       hi_inout_3_IOBUF/IBUF
                                                       ProtoComp187.IMUX.3
    IODELAY_X20Y2.IDATAINnet (fanout=1)        0.091   N42
    IODELAY_X20Y2.DATAOUTTioddo_IDATAIN        1.178   okHI/g1[3].idcomp
                                                       okHI/g1[3].idcomp
    ILOGIC_X20Y2.DDLY    net (fanout=1)        0.005   okHI/hi_datain_delay<3>
    ILOGIC_X20Y2.CLK0    Tiockdd     (-Th)    -0.136   okHI/hi_datain<3>
                                                       ProtoComp188.D2OFFBYP_SRC.3
                                                       okHI/hi_datain_3
    -------------------------------------------------  ---------------------------
    Total                                      2.173ns (2.077ns logic, 0.096ns route)
                                                       (95.6% logic, 4.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_datain_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp186.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X20Y2.CLK0    net (fanout=418)      0.914   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.409ns (-1.611ns logic, 3.020ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_2 (ILOGIC_X14Y3.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.490ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<2> (PAD)
  Destination:          okHI/hi_datain_2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.175ns (Levels of Logic = 3)
  Clock Path Delay:     1.410ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<2> to okHI/hi_datain_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y13.I                Tiopi                 0.763   hi_inout<2>
                                                       hi_inout<2>
                                                       hi_inout_2_IOBUF/IBUF
                                                       ProtoComp187.IMUX.2
    IODELAY_X14Y3.IDATAINnet (fanout=1)        0.093   N43
    IODELAY_X14Y3.DATAOUTTioddo_IDATAIN        1.178   okHI/g1[2].idcomp
                                                       okHI/g1[2].idcomp
    ILOGIC_X14Y3.DDLY    net (fanout=1)        0.005   okHI/hi_datain_delay<2>
    ILOGIC_X14Y3.CLK0    Tiockdd     (-Th)    -0.136   okHI/hi_datain<2>
                                                       ProtoComp188.D2OFFBYP_SRC.2
                                                       okHI/hi_datain_2
    -------------------------------------------------  ---------------------------
    Total                                      2.175ns (2.077ns logic, 0.098ns route)
                                                       (95.5% logic, 4.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_datain_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp186.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X14Y3.CLK0    net (fanout=418)      0.915   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.410ns (-1.611ns logic, 3.021ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP 
"hi_in<0>"         "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.853ns.
--------------------------------------------------------------------------------

Paths for end point hi_inout<6> (AB2.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.777ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_dataout_reg_6 (FF)
  Destination:          hi_inout<6> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      8.941ns (Levels of Logic = 1)
  Clock Path Delay:     1.637ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_dataout_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp186.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.099   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X36Y25.CLK     net (fanout=418)      1.715   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.637ns (-5.143ns logic, 6.780ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_dataout_reg_6 to hi_inout<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y25.CQ      Tcko                  0.476   okHI/hi_dataout_reg<6>
                                                       okHI/hi_dataout_reg_6
    AB2.O                net (fanout=1)        5.743   okHI/hi_dataout_reg<6>
    AB2.PAD              Tioop                 2.722   hi_inout<6>
                                                       hi_inout_6_IOBUF/OBUFT
                                                       hi_inout<6>
    -------------------------------------------------  ---------------------------
    Total                                      8.941ns (3.198ns logic, 5.743ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.776ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<6> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      7.908ns (Levels of Logic = 1)
  Clock Path Delay:     1.671ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp186.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.099   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y17.CLK     net (fanout=418)      1.749   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.671ns (-5.143ns logic, 6.814ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_drive to hi_inout<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y17.DQ      Tcko                  0.430   okHI/hi_drive
                                                       okHI/hi_drive
    AB2.T                net (fanout=16)       4.756   okHI/hi_drive
    AB2.PAD              Tiotp                 2.722   hi_inout<6>
                                                       hi_inout_6_IOBUF/OBUFT
                                                       hi_inout<6>
    -------------------------------------------------  ---------------------------
    Total                                      7.908ns (3.152ns logic, 4.756ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<7> (AA2.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.123ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_dataout_reg_7 (FF)
  Destination:          hi_inout<7> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      8.565ns (Levels of Logic = 1)
  Clock Path Delay:     1.667ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_dataout_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp186.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.099   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y32.CLK     net (fanout=418)      1.745   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.667ns (-5.143ns logic, 6.810ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_dataout_reg_7 to hi_inout<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y32.CMUX    Tshcko                0.518   okHI/hi_dataout_reg<8>
                                                       okHI/hi_dataout_reg_7
    AA2.O                net (fanout=1)        5.325   okHI/hi_dataout_reg<7>
    AA2.PAD              Tioop                 2.722   hi_inout<7>
                                                       hi_inout_7_IOBUF/OBUFT
                                                       hi_inout<7>
    -------------------------------------------------  ---------------------------
    Total                                      8.565ns (3.240ns logic, 5.325ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.857ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<7> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      7.827ns (Levels of Logic = 1)
  Clock Path Delay:     1.671ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp186.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.099   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y17.CLK     net (fanout=418)      1.749   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.671ns (-5.143ns logic, 6.814ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_drive to hi_inout<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y17.DQ      Tcko                  0.430   okHI/hi_drive
                                                       okHI/hi_drive
    AA2.T                net (fanout=16)       4.675   okHI/hi_drive
    AA2.PAD              Tiotp                 2.722   hi_inout<7>
                                                       hi_inout_7_IOBUF/OBUFT
                                                       hi_inout<7>
    -------------------------------------------------  ---------------------------
    Total                                      7.827ns (3.152ns logic, 4.675ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<9> (Y4.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.177ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_dataout_reg_9 (FF)
  Destination:          hi_inout<9> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      8.512ns (Levels of Logic = 1)
  Clock Path Delay:     1.666ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_dataout_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp186.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.099   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X28Y28.CLK     net (fanout=418)      1.744   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.666ns (-5.143ns logic, 6.809ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_dataout_reg_9 to hi_inout<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y28.CQ      Tcko                  0.476   okHI/hi_dataout_reg<9>
                                                       okHI/hi_dataout_reg_9
    Y4.O                 net (fanout=1)        5.314   okHI/hi_dataout_reg<9>
    Y4.PAD               Tioop                 2.722   hi_inout<9>
                                                       hi_inout_9_IOBUF/OBUFT
                                                       hi_inout<9>
    -------------------------------------------------  ---------------------------
    Total                                      8.512ns (3.198ns logic, 5.314ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.114ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<9> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      7.570ns (Levels of Logic = 1)
  Clock Path Delay:     1.671ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp186.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.099   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y17.CLK     net (fanout=418)      1.749   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.671ns (-5.143ns logic, 6.814ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_drive to hi_inout<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y17.DQ      Tcko                  0.430   okHI/hi_drive
                                                       okHI/hi_drive
    Y4.T                 net (fanout=16)       4.418   okHI/hi_drive
    Y4.PAD               Tiotp                 2.722   hi_inout<9>
                                                       hi_inout_9_IOBUF/OBUFT
                                                       hi_inout<9>
    -------------------------------------------------  ---------------------------
    Total                                      7.570ns (3.152ns logic, 4.418ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point hi_inout<0> (AB12.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  4.851ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_dataout_reg_0 (FF)
  Destination:          hi_inout<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.983ns (Levels of Logic = 1)
  Clock Path Delay:     1.143ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_dataout_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp186.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.441   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X30Y28.CLK     net (fanout=418)      0.678   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.143ns (-1.497ns logic, 2.640ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_dataout_reg_0 to hi_inout<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y28.CQ      Tcko                  0.234   okHI/hi_dataout_reg<0>
                                                       okHI/hi_dataout_reg_0
    AB12.O               net (fanout=1)        2.353   okHI/hi_dataout_reg<0>
    AB12.PAD             Tioop                 1.396   hi_inout<0>
                                                       hi_inout_0_IOBUF/OBUFT
                                                       hi_inout<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.983ns (1.630ns logic, 2.353ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  3.988ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.093ns (Levels of Logic = 1)
  Clock Path Delay:     1.170ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp186.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.441   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y17.CLK     net (fanout=418)      0.705   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.170ns (-1.497ns logic, 2.667ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_drive to hi_inout<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y17.DQ      Tcko                  0.198   okHI/hi_drive
                                                       okHI/hi_drive
    AB12.T               net (fanout=16)       1.499   okHI/hi_drive
    AB12.PAD             Tiotp                 1.396   hi_inout<0>
                                                       hi_inout_0_IOBUF/OBUFT
                                                       hi_inout<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.093ns (1.594ns logic, 1.499ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<1> (AA12.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  4.563ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_dataout_reg_1 (FF)
  Destination:          hi_inout<1> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.699ns (Levels of Logic = 1)
  Clock Path Delay:     1.139ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_dataout_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp186.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.441   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X36Y26.CLK     net (fanout=418)      0.674   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.139ns (-1.497ns logic, 2.636ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_dataout_reg_1 to hi_inout<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y26.CMUX    Tshcko                0.238   okHI/hi_dataout_reg<4>
                                                       okHI/hi_dataout_reg_1
    AA12.O               net (fanout=1)        2.065   okHI/hi_dataout_reg<1>
    AA12.PAD             Tioop                 1.396   hi_inout<1>
                                                       hi_inout_1_IOBUF/OBUFT
                                                       hi_inout<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.699ns (1.634ns logic, 2.065ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  3.988ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<1> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.093ns (Levels of Logic = 1)
  Clock Path Delay:     1.170ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp186.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.441   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y17.CLK     net (fanout=418)      0.705   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.170ns (-1.497ns logic, 2.667ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_drive to hi_inout<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y17.DQ      Tcko                  0.198   okHI/hi_drive
                                                       okHI/hi_drive
    AA12.T               net (fanout=16)       1.499   okHI/hi_drive
    AA12.PAD             Tiotp                 1.396   hi_inout<1>
                                                       hi_inout_1_IOBUF/OBUFT
                                                       hi_inout<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.093ns (1.594ns logic, 1.499ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<11> (AB6.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  4.983ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_dataout_reg_11 (FF)
  Destination:          hi_inout<11> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      4.090ns (Levels of Logic = 1)
  Clock Path Delay:     1.168ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_dataout_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp186.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.441   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y29.CLK     net (fanout=418)      0.703   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.168ns (-1.497ns logic, 2.665ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_dataout_reg_11 to hi_inout<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y29.CQ      Tcko                  0.198   okHI/hi_dataout_reg<11>
                                                       okHI/hi_dataout_reg_11
    AB6.O                net (fanout=1)        2.496   okHI/hi_dataout_reg<11>
    AB6.PAD              Tioop                 1.396   hi_inout<11>
                                                       hi_inout_11_IOBUF/OBUFT
                                                       hi_inout<11>
    -------------------------------------------------  ---------------------------
    Total                                      4.090ns (1.594ns logic, 2.496ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  4.407ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<11> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.512ns (Levels of Logic = 1)
  Clock Path Delay:     1.170ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp186.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.441   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y17.CLK     net (fanout=418)      0.705   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.170ns (-1.497ns logic, 2.667ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_drive to hi_inout<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y17.DQ      Tcko                  0.198   okHI/hi_drive
                                                       okHI/hi_drive
    AB6.T                net (fanout=16)       1.918   okHI/hi_drive
    AB6.PAD              Tiotp                 1.396   hi_inout<11>
                                                       hi_inout_11_IOBUF/OBUFT
                                                       hi_inout<11>
    -------------------------------------------------  ---------------------------
    Total                                      3.512ns (1.594ns logic, 1.918ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_okHostClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_okHostClk                   |     20.830ns|     16.000ns|     11.523ns|            0|            0|            3|        25960|
| TS_okHI_dcm_clk0              |     20.830ns|     11.523ns|          N/A|            0|            0|        25960|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_Clk1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_Clk1                        |     10.000ns|      5.340ns|      8.489ns|            0|            0|            0|       224273|
| TS_pll_clk2x                  |      5.000ns|      3.738ns|          N/A|            0|            0|           65|            0|
| TS_pll_clk0                   |     10.000ns|      8.489ns|          N/A|            0|            0|       224208|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock hi_in<0>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
hi_in<1>    |    7.644(R)|      SLOW  |   -2.128(R)|      FAST  |ok1<24>           |   0.000|
hi_in<2>    |    6.423(R)|      SLOW  |   -1.178(R)|      FAST  |ok1<24>           |   0.000|
hi_in<3>    |    5.638(R)|      SLOW  |   -1.364(R)|      FAST  |ok1<24>           |   0.000|
hi_in<4>    |    9.127(R)|      SLOW  |   -1.752(R)|      FAST  |ok1<24>           |   0.000|
hi_in<5>    |    9.906(R)|      SLOW  |   -1.679(R)|      FAST  |ok1<24>           |   0.000|
hi_in<6>    |    9.460(R)|      SLOW  |   -1.804(R)|      FAST  |ok1<24>           |   0.000|
hi_in<7>    |    9.470(R)|      SLOW  |   -1.487(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<0> |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<1> |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<2> |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<3> |    5.660(R)|      SLOW  |   -0.489(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<4> |    5.662(R)|      SLOW  |   -0.491(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<5> |    5.720(R)|      SLOW  |   -0.549(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<6> |    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<7> |    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<8> |    5.643(R)|      SLOW  |   -0.472(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<9> |    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<10>|    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<11>|    5.700(R)|      SLOW  |   -0.529(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<12>|    5.700(R)|      SLOW  |   -0.529(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<13>|    5.662(R)|      SLOW  |   -0.491(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<14>|    5.664(R)|      SLOW  |   -0.493(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<15>|    5.721(R)|      SLOW  |   -0.550(R)|      FAST  |ok1<24>           |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock hi_in<0> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
hi_inout<0> |         9.548(R)|      SLOW  |         3.988(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<1> |         9.199(R)|      SLOW  |         3.988(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<2> |         9.290(R)|      SLOW  |         4.423(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<3> |         9.668(R)|      SLOW  |         4.866(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<4> |         9.668(R)|      SLOW  |         4.626(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<5> |         9.396(R)|      SLOW  |         4.656(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<6> |        10.853(R)|      SLOW  |         5.151(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<7> |        10.507(R)|      SLOW  |         5.016(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<8> |         9.595(R)|      SLOW  |         4.576(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<9> |        10.453(R)|      SLOW  |         4.914(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<10>|        10.307(R)|      SLOW  |         4.914(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<11>|         9.849(R)|      SLOW  |         4.407(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<12>|         9.605(R)|      SLOW  |         4.407(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<13>|        10.104(R)|      SLOW  |         5.083(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<14>|         9.966(R)|      SLOW  |         5.005(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<15>|        10.091(R)|      SLOW  |         5.131(R)|      FAST  |ok1<24>           |   0.000|
hi_out<0>   |        10.606(R)|      SLOW  |         5.388(R)|      FAST  |ok1<24>           |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1           |    8.489|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hi_in<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hi_in<0>       |   11.523|         |         |         |
---------------+---------+---------+---------+---------+

COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 7.983; Ideal Clock Offset To Actual Clock 2.564; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<7>          |    9.470(R)|      SLOW  |   -1.487(R)|      FAST  |    3.860|    8.987|       -2.564|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.470|         -  |      -1.487|         -  |    3.860|    8.987|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 7.656; Ideal Clock Offset To Actual Clock 2.717; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<6>          |    9.460(R)|      SLOW  |   -1.804(R)|      FAST  |    3.870|    9.304|       -2.717|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.460|         -  |      -1.804|         -  |    3.870|    9.304|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 8.227; Ideal Clock Offset To Actual Clock 2.878; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<5>          |    9.906(R)|      SLOW  |   -1.679(R)|      FAST  |    3.424|    9.179|       -2.878|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.906|         -  |      -1.679|         -  |    3.424|    9.179|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 7.375; Ideal Clock Offset To Actual Clock 2.525; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<4>          |    9.127(R)|      SLOW  |   -1.752(R)|      FAST  |    4.203|    9.252|       -2.525|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.127|         -  |      -1.752|         -  |    4.203|    9.252|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 4.274; Ideal Clock Offset To Actual Clock -0.214; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<3>          |    5.638(R)|      SLOW  |   -1.364(R)|      FAST  |    8.492|    8.064|        0.214|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.638|         -  |      -1.364|         -  |    8.492|    8.064|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 5.245; Ideal Clock Offset To Actual Clock 0.086; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<2>          |    6.423(R)|      SLOW  |   -1.178(R)|      FAST  |    7.707|    7.878|       -0.086|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       6.423|         -  |      -1.178|         -  |    7.707|    7.878|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 5.516; Ideal Clock Offset To Actual Clock 1.171; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<1>          |    7.644(R)|      SLOW  |   -2.128(R)|      FAST  |    6.486|    8.828|       -1.171|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       7.644|         -  |      -2.128|         -  |    6.486|    8.828|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP         "hi_in<0>" "RISING";
Worst Case Data Window 5.249; Ideal Clock Offset To Actual Clock -1.819; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_inout<0>       |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |    4.133|    0.526|        1.804|
hi_inout<1>       |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |    4.133|    0.526|        1.804|
hi_inout<2>       |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |    4.169|    0.490|        1.839|
hi_inout<3>       |    5.660(R)|      SLOW  |   -0.489(R)|      FAST  |    4.170|    0.489|        1.841|
hi_inout<4>       |    5.662(R)|      SLOW  |   -0.491(R)|      FAST  |    4.168|    0.491|        1.839|
hi_inout<5>       |    5.720(R)|      SLOW  |   -0.549(R)|      FAST  |    4.110|    0.549|        1.781|
hi_inout<6>       |    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |    4.131|    0.528|        1.802|
hi_inout<7>       |    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |    4.131|    0.528|        1.802|
hi_inout<8>       |    5.643(R)|      SLOW  |   -0.472(R)|      FAST  |    4.187|    0.472|        1.858|
hi_inout<9>       |    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |    4.131|    0.528|        1.802|
hi_inout<10>      |    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |    4.131|    0.528|        1.802|
hi_inout<11>      |    5.700(R)|      SLOW  |   -0.529(R)|      FAST  |    4.130|    0.529|        1.801|
hi_inout<12>      |    5.700(R)|      SLOW  |   -0.529(R)|      FAST  |    4.130|    0.529|        1.801|
hi_inout<13>      |    5.662(R)|      SLOW  |   -0.491(R)|      FAST  |    4.168|    0.491|        1.839|
hi_inout<14>      |    5.664(R)|      SLOW  |   -0.493(R)|      FAST  |    4.166|    0.493|        1.837|
hi_inout<15>      |    5.721(R)|      SLOW  |   -0.550(R)|      FAST  |    4.109|    0.550|        1.780|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.721|         -  |      -0.472|         -  |    4.109|    0.472|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
hi_out<0>                                      |       10.606|      SLOW  |        5.388|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"         "RISING";
Bus Skew: 1.654 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
hi_inout<0>                                    |        9.548|      SLOW  |        3.988|      FAST  |         0.349|
hi_inout<1>                                    |        9.199|      SLOW  |        3.988|      FAST  |         0.000|
hi_inout<2>                                    |        9.290|      SLOW  |        4.423|      FAST  |         0.091|
hi_inout<3>                                    |        9.668|      SLOW  |        4.866|      FAST  |         0.469|
hi_inout<4>                                    |        9.668|      SLOW  |        4.626|      FAST  |         0.469|
hi_inout<5>                                    |        9.396|      SLOW  |        4.656|      FAST  |         0.197|
hi_inout<6>                                    |       10.853|      SLOW  |        5.151|      FAST  |         1.654|
hi_inout<7>                                    |       10.507|      SLOW  |        5.016|      FAST  |         1.308|
hi_inout<8>                                    |        9.595|      SLOW  |        4.576|      FAST  |         0.396|
hi_inout<9>                                    |       10.453|      SLOW  |        4.914|      FAST  |         1.254|
hi_inout<10>                                   |       10.307|      SLOW  |        4.914|      FAST  |         1.108|
hi_inout<11>                                   |        9.849|      SLOW  |        4.407|      FAST  |         0.650|
hi_inout<12>                                   |        9.605|      SLOW  |        4.407|      FAST  |         0.406|
hi_inout<13>                                   |       10.104|      SLOW  |        5.083|      FAST  |         0.905|
hi_inout<14>                                   |        9.966|      SLOW  |        5.005|      FAST  |         0.767|
hi_inout<15>                                   |       10.091|      SLOW  |        5.131|      FAST  |         0.892|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 251295 paths, 0 nets, and 8873 connections

Design statistics:
   Minimum period:  16.000ns{1}   (Maximum frequency:  62.500MHz)
   Minimum input required time before clock:   9.906ns
   Minimum output required time after clock:  10.853ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jun 20 21:41:21 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 219 MB



