CNTRL_EDG_BOTH,VAR_0
ENOSYS,VAR_1
FIFO_RXTX,VAR_2
IRQEN_ROE,VAR_3
IRQEN_RSE,VAR_4
IRQEN_RTE,VAR_5
RX_FIFO_HALF_FULL,VAR_6
V4L2_SUBDEV_IR_MODE_PULSE_WIDTH,VAR_7
atomic_set,FUNC_0
clock_divider_to_resolution,FUNC_1
control_rx_demodulation_enable,FUNC_2
control_rx_enable,FUNC_3
control_rx_irq_watermark,FUNC_4
control_rx_s_carrier_window,FUNC_5
control_rx_s_edge_detection,FUNC_6
cx23888_ir_rx_shutdown,FUNC_7
filter_rx_s_min_width,FUNC_8
irqenable_rx,FUNC_9
kfifo_reset,FUNC_10
mutex_lock,FUNC_11
mutex_unlock,FUNC_12
pulse_width_count_to_ns,FUNC_13
rxclk_rx_s_carrier,FUNC_14
rxclk_rx_s_max_pulse_width,FUNC_15
to_state,FUNC_16
cx23888_ir_rx_s_parameters,FUNC_17
sd,VAR_8
p,VAR_9
state,VAR_10
dev,VAR_11
o,VAR_12
rxclk_divider,VAR_13
