Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Aug 27 21:35:25 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_480_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.515ns  (required time - arrival time)
  Source:                 Delay1No17_instance/Y_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.240ns  (logic 0.961ns (29.660%)  route 2.279ns (70.339%))
  Logic Levels:           9  (CARRY8=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.248ns = ( 6.248 - 4.000 ) 
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.894ns (routing 0.783ns, distribution 1.111ns)
  Clock Net Delay (Destination): 1.588ns (routing 0.712ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=35302, routed)       1.894     2.845    Delay1No17_instance/clk_IBUF_BUFG
    SLR Crossing[1->2]   
    SLICE_X142Y622       FDCE                                         r  Delay1No17_instance/Y_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y622       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.923 r  Delay1No17_instance/Y_reg[17]/Q
                         net (fo=4, routed)           0.573     3.496    Delay1No16_instance/Y_reg[33]_0[17]
    SLICE_X130Y599       LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.124     3.620 r  Delay1No16_instance/geqOp_carry__0_i_16/O
                         net (fo=1, routed)           0.009     3.629    Sum10_2_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[0]
    SLICE_X130Y599       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     3.819 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.845    Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X130Y600       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     3.897 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.416     4.313    Delay1No16_instance/CO[0]
    SLICE_X127Y599       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.066     4.379 r  Delay1No16_instance/shiftedFracY_d1[32]_i_16/O
                         net (fo=2, routed)           0.163     4.542    Delay1No16_instance/Sum10_2_impl_instance/FPAddSubOp_instance/expDiff__26[3]
    SLICE_X127Y600       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     4.632 r  Delay1No16_instance/shiftedFracY_d1[32]_i_9/O
                         net (fo=3, routed)           0.312     4.944    Delay1No16_instance/shiftedFracY_d1[32]_i_9_n_0
    SLICE_X126Y601       LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.037     4.981 r  Delay1No16_instance/shiftedFracY_d1[12]_i_3/O
                         net (fo=34, routed)          0.279     5.260    Delay1No17_instance/shiftVal__5[0]
    SLICE_X121Y600       LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.125     5.385 r  Delay1No17_instance/shiftedFracY_d1[39]_i_2/O
                         net (fo=4, routed)           0.219     5.604    Delay1No17_instance/Sum10_2_impl_instance/level2[16]
    SLICE_X120Y601       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     5.753 r  Delay1No17_instance/shiftedFracY_d1[35]_i_1/O
                         net (fo=2, routed)           0.232     5.985    Delay1No16_instance/Y_reg[26]_0[12]
    SLICE_X119Y598       LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050     6.035 r  Delay1No16_instance/shiftedFracY_d1[19]_i_1/O
                         net (fo=1, routed)           0.050     6.085    Sum10_2_impl_instance/FPAddSubOp_instance/D[8]
    SLICE_X119Y598       FDRE                                         r  Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=35302, routed)       1.588     6.248    Sum10_2_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->2]   
    SLICE_X119Y598       FDRE                                         r  Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[19]/C
                         clock pessimism              0.362     6.610    
                         clock uncertainty           -0.035     6.575    
    SLICE_X119Y598       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     6.600    Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[19]
  -------------------------------------------------------------------
                         required time                          6.600    
                         arrival time                          -6.085    
  -------------------------------------------------------------------
                         slack                                  0.515    




