;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 103
	DJN -9, -950
	JMP 890, 30
	JMZ @0, 705
	JMZ @0, 505
	SUB 400, -120
	SPL 0, <402
	SPL 30, 9
	DJN -9, #-50
	DJN -9, #-50
	SUB <0, -5
	MOV 141, -206
	MOV 101, @-6
	JMP 410, #60
	JMP <-189, 103
	JMZ @0, 505
	SUB <0, 95
	SUB -207, <-120
	JMP 190, 30
	JMP 190, 30
	JMP 190, 30
	ADD 541, -206
	SPL 0, <402
	SUB <0, -5
	SUB 190, 30
	SUB @127, 106
	SUB @121, 105
	SUB #-0, 0
	MOV -7, <-20
	ADD 30, 9
	MOV -7, <-20
	MOV -1, <-20
	MOV 101, @-6
	SUB <0, -5
	SUB <0, -5
	MOV 141, -206
	MOV 141, -206
	SUB <0, -5
	SUB <0, -5
	DJN -1, @-20
	MOV 141, -206
	DJN -1, @-20
	DJN -1, @-20
	MOV 141, -206
	SPL 0, <402
	SUB 400, 120
	MOV -1, <-20
