set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {DemLui4to1.vo DemLui4to1_v.sdo}}
	{{"Fast Model"} {DemLui4to1_fast.vo DemLui4to1_v_fast.sdo}}
}
