mainboard_cpu_usage_latency : 3
mainboard_cpu_usage_latency_80 : 3
mainboard_cpu_usage_latency_90 : 3
mainboard_cpu_usage_latency_99 : 3
mainboard_cpu_usage_latency_999 : 3
mainboard_cpu_usage_latency_9999 : 3
mainboard_cpu_usage_max_latency : 3
mainboard_mem_resident_usage_latency : 293472
mainboard_mem_resident_usage_latency_80 : 293472
mainboard_mem_resident_usage_latency_90 : 293472
mainboard_mem_resident_usage_latency_99 : 293472
mainboard_mem_resident_usage_latency_999 : 293472
mainboard_mem_resident_usage_latency_9999 : 293472
mainboard_mem_resident_usage_max_latency : 293472
mainboard_message_reader_apollo_canbus_chassis_cyber_latency : 0
mainboard_message_reader_apollo_canbus_chassis_cyber_latency_80 : 0
mainboard_message_reader_apollo_canbus_chassis_cyber_latency_90 : 0
mainboard_message_reader_apollo_canbus_chassis_cyber_latency_99 : 0
mainboard_message_reader_apollo_canbus_chassis_cyber_latency_999 : 0
mainboard_message_reader_apollo_canbus_chassis_cyber_latency_9999 : 0
mainboard_message_reader_apollo_canbus_chassis_cyber_max_latency : 0
mainboard_message_reader_apollo_canbus_chassis_proc_latency : 0
mainboard_message_reader_apollo_canbus_chassis_proc_latency_80 : 0
mainboard_message_reader_apollo_canbus_chassis_proc_latency_90 : 0
mainboard_message_reader_apollo_canbus_chassis_proc_latency_99 : 0
mainboard_message_reader_apollo_canbus_chassis_proc_latency_999 : 0
mainboard_message_reader_apollo_canbus_chassis_proc_latency_9999 : 0
mainboard_message_reader_apollo_canbus_chassis_proc_max_latency : 0
mainboard_message_reader_apollo_canbus_chassis_tran_latency : 0
mainboard_message_reader_apollo_canbus_chassis_tran_latency_80 : 0
mainboard_message_reader_apollo_canbus_chassis_tran_latency_90 : 0
mainboard_message_reader_apollo_canbus_chassis_tran_latency_99 : 0
mainboard_message_reader_apollo_canbus_chassis_tran_latency_999 : 0
mainboard_message_reader_apollo_canbus_chassis_tran_latency_9999 : 0
mainboard_message_reader_apollo_canbus_chassis_tran_max_latency : 0
mainboard_message_reader_apollo_localization_pose_cyber_latency : 0
mainboard_message_reader_apollo_localization_pose_cyber_latency_80 : 0
mainboard_message_reader_apollo_localization_pose_cyber_latency_90 : 0
mainboard_message_reader_apollo_localization_pose_cyber_latency_99 : 0
mainboard_message_reader_apollo_localization_pose_cyber_latency_999 : 0
mainboard_message_reader_apollo_localization_pose_cyber_latency_9999 : 0
mainboard_message_reader_apollo_localization_pose_cyber_max_latency : 0
mainboard_message_reader_apollo_localization_pose_proc_latency : 0
mainboard_message_reader_apollo_localization_pose_proc_latency_80 : 0
mainboard_message_reader_apollo_localization_pose_proc_latency_90 : 0
mainboard_message_reader_apollo_localization_pose_proc_latency_99 : 0
mainboard_message_reader_apollo_localization_pose_proc_latency_999 : 0
mainboard_message_reader_apollo_localization_pose_proc_latency_9999 : 0
mainboard_message_reader_apollo_localization_pose_proc_max_latency : 0
mainboard_message_reader_apollo_localization_pose_tran_latency : 0
mainboard_message_reader_apollo_localization_pose_tran_latency_80 : 0
mainboard_message_reader_apollo_localization_pose_tran_latency_90 : 0
mainboard_message_reader_apollo_localization_pose_tran_latency_99 : 0
mainboard_message_reader_apollo_localization_pose_tran_latency_999 : 0
mainboard_message_reader_apollo_localization_pose_tran_latency_9999 : 0
mainboard_message_reader_apollo_localization_pose_tran_max_latency : 0
mainboard_message_reader_apollo_planning_command_status_cyber_latency : 0
mainboard_message_reader_apollo_planning_command_status_cyber_latency_80 : 0
mainboard_message_reader_apollo_planning_command_status_cyber_latency_90 : 0
mainboard_message_reader_apollo_planning_command_status_cyber_latency_99 : 0
mainboard_message_reader_apollo_planning_command_status_cyber_latency_999 : 0
mainboard_message_reader_apollo_planning_command_status_cyber_latency_9999 : 0
mainboard_message_reader_apollo_planning_command_status_cyber_max_latency : 0
mainboard_message_reader_apollo_planning_command_status_proc_latency : 0
mainboard_message_reader_apollo_planning_command_status_proc_latency_80 : 0
mainboard_message_reader_apollo_planning_command_status_proc_latency_90 : 0
mainboard_message_reader_apollo_planning_command_status_proc_latency_99 : 0
mainboard_message_reader_apollo_planning_command_status_proc_latency_999 : 0
mainboard_message_reader_apollo_planning_command_status_proc_latency_9999 : 0
mainboard_message_reader_apollo_planning_command_status_proc_max_latency : 0
mainboard_message_reader_apollo_planning_command_status_tran_latency : 0
mainboard_message_reader_apollo_planning_command_status_tran_latency_80 : 0
mainboard_message_reader_apollo_planning_command_status_tran_latency_90 : 0
mainboard_message_reader_apollo_planning_command_status_tran_latency_99 : 0
mainboard_message_reader_apollo_planning_command_status_tran_latency_999 : 0
mainboard_message_reader_apollo_planning_command_status_tran_latency_9999 : 0
mainboard_message_reader_apollo_planning_command_status_tran_max_latency : 0
mainboard_message_reader_apollo_planning_cyber_latency : 0
mainboard_message_reader_apollo_planning_cyber_latency_80 : 0
mainboard_message_reader_apollo_planning_cyber_latency_90 : 0
mainboard_message_reader_apollo_planning_cyber_latency_99 : 0
mainboard_message_reader_apollo_planning_cyber_latency_999 : 0
mainboard_message_reader_apollo_planning_cyber_latency_9999 : 0
mainboard_message_reader_apollo_planning_cyber_max_latency : 0
mainboard_message_reader_apollo_planning_proc_latency : 0
mainboard_message_reader_apollo_planning_proc_latency_80 : 0
mainboard_message_reader_apollo_planning_proc_latency_90 : 0
mainboard_message_reader_apollo_planning_proc_latency_99 : 0
mainboard_message_reader_apollo_planning_proc_latency_999 : 0
mainboard_message_reader_apollo_planning_proc_latency_9999 : 0
mainboard_message_reader_apollo_planning_proc_max_latency : 0
mainboard_message_reader_apollo_planning_tran_latency : 0
mainboard_message_reader_apollo_planning_tran_latency_80 : 0
mainboard_message_reader_apollo_planning_tran_latency_90 : 0
mainboard_message_reader_apollo_planning_tran_latency_99 : 0
mainboard_message_reader_apollo_planning_tran_latency_999 : 0
mainboard_message_reader_apollo_planning_tran_latency_9999 : 0
mainboard_message_reader_apollo_planning_tran_max_latency : 0
mainboard_planning_apollo_canbus_chassis_cyber_latency : 0
mainboard_planning_apollo_canbus_chassis_cyber_latency_80 : 0
mainboard_planning_apollo_canbus_chassis_cyber_latency_90 : 0
mainboard_planning_apollo_canbus_chassis_cyber_latency_99 : 0
mainboard_planning_apollo_canbus_chassis_cyber_latency_999 : 0
mainboard_planning_apollo_canbus_chassis_cyber_latency_9999 : 0
mainboard_planning_apollo_canbus_chassis_cyber_max_latency : 0
mainboard_planning_apollo_canbus_chassis_proc_latency : 0
mainboard_planning_apollo_canbus_chassis_proc_latency_80 : 0
mainboard_planning_apollo_canbus_chassis_proc_latency_90 : 0
mainboard_planning_apollo_canbus_chassis_proc_latency_99 : 0
mainboard_planning_apollo_canbus_chassis_proc_latency_999 : 0
mainboard_planning_apollo_canbus_chassis_proc_latency_9999 : 0
mainboard_planning_apollo_canbus_chassis_proc_max_latency : 0
mainboard_planning_apollo_canbus_chassis_tran_latency : 303
mainboard_planning_apollo_canbus_chassis_tran_latency_80 : 436
mainboard_planning_apollo_canbus_chassis_tran_latency_90 : 565
mainboard_planning_apollo_canbus_chassis_tran_latency_99 : 1062
mainboard_planning_apollo_canbus_chassis_tran_latency_999 : 1513
mainboard_planning_apollo_canbus_chassis_tran_latency_9999 : 1513
mainboard_planning_apollo_canbus_chassis_tran_max_latency : 1513
mainboard_planning_apollo_control_interactive_cyber_latency : 99
mainboard_planning_apollo_control_interactive_cyber_latency_80 : 119
mainboard_planning_apollo_control_interactive_cyber_latency_90 : 162
mainboard_planning_apollo_control_interactive_cyber_latency_99 : 384
mainboard_planning_apollo_control_interactive_cyber_latency_999 : 2611
mainboard_planning_apollo_control_interactive_cyber_latency_9999 : 2611
mainboard_planning_apollo_control_interactive_cyber_max_latency : 2611
mainboard_planning_apollo_control_interactive_proc_latency : 3
mainboard_planning_apollo_control_interactive_proc_latency_80 : 3
mainboard_planning_apollo_control_interactive_proc_latency_90 : 4
mainboard_planning_apollo_control_interactive_proc_latency_99 : 14
mainboard_planning_apollo_control_interactive_proc_latency_999 : 154
mainboard_planning_apollo_control_interactive_proc_latency_9999 : 154
mainboard_planning_apollo_control_interactive_proc_max_latency : 154
mainboard_planning_apollo_control_interactive_tran_latency : 224
mainboard_planning_apollo_control_interactive_tran_latency_80 : 305
mainboard_planning_apollo_control_interactive_tran_latency_90 : 401
mainboard_planning_apollo_control_interactive_tran_latency_99 : 657
mainboard_planning_apollo_control_interactive_tran_latency_999 : 1688
mainboard_planning_apollo_control_interactive_tran_latency_9999 : 1688
mainboard_planning_apollo_control_interactive_tran_max_latency : 1688
mainboard_planning_apollo_localization_pose_cyber_latency : 0
mainboard_planning_apollo_localization_pose_cyber_latency_80 : 0
mainboard_planning_apollo_localization_pose_cyber_latency_90 : 0
mainboard_planning_apollo_localization_pose_cyber_latency_99 : 0
mainboard_planning_apollo_localization_pose_cyber_latency_999 : 0
mainboard_planning_apollo_localization_pose_cyber_latency_9999 : 0
mainboard_planning_apollo_localization_pose_cyber_max_latency : 0
mainboard_planning_apollo_localization_pose_proc_latency : 0
mainboard_planning_apollo_localization_pose_proc_latency_80 : 0
mainboard_planning_apollo_localization_pose_proc_latency_90 : 0
mainboard_planning_apollo_localization_pose_proc_latency_99 : 0
mainboard_planning_apollo_localization_pose_proc_latency_999 : 0
mainboard_planning_apollo_localization_pose_proc_latency_9999 : 0
mainboard_planning_apollo_localization_pose_proc_max_latency : 0
mainboard_planning_apollo_localization_pose_tran_latency : 340
mainboard_planning_apollo_localization_pose_tran_latency_80 : 476
mainboard_planning_apollo_localization_pose_tran_latency_90 : 615
mainboard_planning_apollo_localization_pose_tran_latency_99 : 1117
mainboard_planning_apollo_localization_pose_tran_latency_999 : 1677
mainboard_planning_apollo_localization_pose_tran_latency_9999 : 1677
mainboard_planning_apollo_localization_pose_tran_max_latency : 1677
mainboard_planning_apollo_perception_traffic_light_cyber_latency : 0
mainboard_planning_apollo_perception_traffic_light_cyber_latency_80 : 0
mainboard_planning_apollo_perception_traffic_light_cyber_latency_90 : 0
mainboard_planning_apollo_perception_traffic_light_cyber_latency_99 : 0
mainboard_planning_apollo_perception_traffic_light_cyber_latency_999 : 0
mainboard_planning_apollo_perception_traffic_light_cyber_latency_9999 : 0
mainboard_planning_apollo_perception_traffic_light_cyber_max_latency : 0
mainboard_planning_apollo_perception_traffic_light_proc_latency : 0
mainboard_planning_apollo_perception_traffic_light_proc_latency_80 : 0
mainboard_planning_apollo_perception_traffic_light_proc_latency_90 : 0
mainboard_planning_apollo_perception_traffic_light_proc_latency_99 : 0
mainboard_planning_apollo_perception_traffic_light_proc_latency_999 : 0
mainboard_planning_apollo_perception_traffic_light_proc_latency_9999 : 0
mainboard_planning_apollo_perception_traffic_light_proc_max_latency : 0
mainboard_planning_apollo_perception_traffic_light_tran_latency : 0
mainboard_planning_apollo_perception_traffic_light_tran_latency_80 : 0
mainboard_planning_apollo_perception_traffic_light_tran_latency_90 : 0
mainboard_planning_apollo_perception_traffic_light_tran_latency_99 : 0
mainboard_planning_apollo_perception_traffic_light_tran_latency_999 : 0
mainboard_planning_apollo_perception_traffic_light_tran_latency_9999 : 0
mainboard_planning_apollo_perception_traffic_light_tran_max_latency : 0
mainboard_planning_apollo_planning_command_cyber_latency : 0
mainboard_planning_apollo_planning_command_cyber_latency_80 : 0
mainboard_planning_apollo_planning_command_cyber_latency_90 : 0
mainboard_planning_apollo_planning_command_cyber_latency_99 : 0
mainboard_planning_apollo_planning_command_cyber_latency_999 : 0
mainboard_planning_apollo_planning_command_cyber_latency_9999 : 0
mainboard_planning_apollo_planning_command_cyber_max_latency : 0
mainboard_planning_apollo_planning_command_proc_latency : 0
mainboard_planning_apollo_planning_command_proc_latency_80 : 0
mainboard_planning_apollo_planning_command_proc_latency_90 : 0
mainboard_planning_apollo_planning_command_proc_latency_99 : 0
mainboard_planning_apollo_planning_command_proc_latency_999 : 0
mainboard_planning_apollo_planning_command_proc_latency_9999 : 0
mainboard_planning_apollo_planning_command_proc_max_latency : 0
mainboard_planning_apollo_planning_command_tran_latency : 0
mainboard_planning_apollo_planning_command_tran_latency_80 : 0
mainboard_planning_apollo_planning_command_tran_latency_90 : 0
mainboard_planning_apollo_planning_command_tran_latency_99 : 0
mainboard_planning_apollo_planning_command_tran_latency_999 : 0
mainboard_planning_apollo_planning_command_tran_latency_9999 : 0
mainboard_planning_apollo_planning_command_tran_max_latency : 0
mainboard_planning_apollo_planning_pad_cyber_latency : 0
mainboard_planning_apollo_planning_pad_cyber_latency_80 : 0
mainboard_planning_apollo_planning_pad_cyber_latency_90 : 0
mainboard_planning_apollo_planning_pad_cyber_latency_99 : 0
mainboard_planning_apollo_planning_pad_cyber_latency_999 : 0
mainboard_planning_apollo_planning_pad_cyber_latency_9999 : 0
mainboard_planning_apollo_planning_pad_cyber_max_latency : 0
mainboard_planning_apollo_planning_pad_proc_latency : 0
mainboard_planning_apollo_planning_pad_proc_latency_80 : 0
mainboard_planning_apollo_planning_pad_proc_latency_90 : 0
mainboard_planning_apollo_planning_pad_proc_latency_99 : 0
mainboard_planning_apollo_planning_pad_proc_latency_999 : 0
mainboard_planning_apollo_planning_pad_proc_latency_9999 : 0
mainboard_planning_apollo_planning_pad_proc_max_latency : 0
mainboard_planning_apollo_planning_pad_tran_latency : 0
mainboard_planning_apollo_planning_pad_tran_latency_80 : 0
mainboard_planning_apollo_planning_pad_tran_latency_90 : 0
mainboard_planning_apollo_planning_pad_tran_latency_99 : 0
mainboard_planning_apollo_planning_pad_tran_latency_999 : 0
mainboard_planning_apollo_planning_pad_tran_latency_9999 : 0
mainboard_planning_apollo_planning_pad_tran_max_latency : 0
mainboard_planning_apollo_prediction_cyber_latency : 100
mainboard_planning_apollo_prediction_cyber_latency_80 : 120
mainboard_planning_apollo_prediction_cyber_latency_90 : 156
mainboard_planning_apollo_prediction_cyber_latency_99 : 323
mainboard_planning_apollo_prediction_cyber_latency_999 : 323
mainboard_planning_apollo_prediction_cyber_latency_9999 : 323
mainboard_planning_apollo_prediction_cyber_max_latency : 323
mainboard_planning_apollo_prediction_proc_latency : 183
mainboard_planning_apollo_prediction_proc_latency_80 : 214
mainboard_planning_apollo_prediction_proc_latency_90 : 251
mainboard_planning_apollo_prediction_proc_latency_99 : 447
mainboard_planning_apollo_prediction_proc_latency_999 : 447
mainboard_planning_apollo_prediction_proc_latency_9999 : 447
mainboard_planning_apollo_prediction_proc_max_latency : 1352
mainboard_planning_apollo_prediction_tran_latency : 341
mainboard_planning_apollo_prediction_tran_latency_80 : 479
mainboard_planning_apollo_prediction_tran_latency_90 : 582
mainboard_planning_apollo_prediction_tran_latency_99 : 1551
mainboard_planning_apollo_prediction_tran_latency_999 : 1551
mainboard_planning_apollo_prediction_tran_latency_9999 : 1551
mainboard_planning_apollo_prediction_tran_max_latency : 1551
mainboard_planning_apollo_storytelling_cyber_latency : 0
mainboard_planning_apollo_storytelling_cyber_latency_80 : 0
mainboard_planning_apollo_storytelling_cyber_latency_90 : 0
mainboard_planning_apollo_storytelling_cyber_latency_99 : 0
mainboard_planning_apollo_storytelling_cyber_latency_999 : 0
mainboard_planning_apollo_storytelling_cyber_latency_9999 : 0
mainboard_planning_apollo_storytelling_cyber_max_latency : 0
mainboard_planning_apollo_storytelling_proc_latency : 0
mainboard_planning_apollo_storytelling_proc_latency_80 : 0
mainboard_planning_apollo_storytelling_proc_latency_90 : 0
mainboard_planning_apollo_storytelling_proc_latency_99 : 0
mainboard_planning_apollo_storytelling_proc_latency_999 : 0
mainboard_planning_apollo_storytelling_proc_latency_9999 : 0
mainboard_planning_apollo_storytelling_proc_max_latency : 0
mainboard_planning_apollo_storytelling_tran_latency : 0
mainboard_planning_apollo_storytelling_tran_latency_80 : 0
mainboard_planning_apollo_storytelling_tran_latency_90 : 0
mainboard_planning_apollo_storytelling_tran_latency_99 : 0
mainboard_planning_apollo_storytelling_tran_latency_999 : 0
mainboard_planning_apollo_storytelling_tran_latency_9999 : 0
mainboard_planning_apollo_storytelling_tran_max_latency : 0
