// Copyright (C) 1991-2014 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 32-bit"
// VERSION "Version 13.1.4 Build 182 03/12/2014 SJ Full Version"

// DATE "10/05/2015 19:13:42"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module slc3 (
	S,
	Clk,
	Reset,
	Run,
	\Continue ,
	LED,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	CE,
	UB,
	LB,
	OE,
	WE,
	ADDR,
	Data);
input 	[15:0] S;
input 	Clk;
input 	Reset;
input 	Run;
input 	\Continue ;
output 	[11:0] LED;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	CE;
output 	UB;
output 	LB;
output 	OE;
output 	WE;
output 	[19:0] ADDR;
output 	[15:0] Data;

// Design Ports Information
// LED[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CE	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UB	=>  Location: PIN_AC4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LB	=>  Location: PIN_AD4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OE	=>  Location: PIN_AD5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WE	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[0]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[1]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[2]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[3]	=>  Location: PIN_AC7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[4]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[5]	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[6]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[7]	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[8]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[9]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[10]	=>  Location: PIN_AF2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[11]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[12]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[13]	=>  Location: PIN_AC3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[14]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[15]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[16]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[17]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[18]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[19]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[0]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[1]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[2]	=>  Location: PIN_AG4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[3]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[4]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[5]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[6]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[7]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[8]	=>  Location: PIN_AD1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[9]	=>  Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[10]	=>  Location: PIN_AE2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[11]	=>  Location: PIN_AE1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[12]	=>  Location: PIN_AE3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[13]	=>  Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[14]	=>  Location: PIN_AF3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[15]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clk	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reset	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Run	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Continue	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("slc3_7_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \Data[0]~output_o ;
wire \Data[1]~output_o ;
wire \Data[2]~output_o ;
wire \Data[3]~output_o ;
wire \Data[4]~output_o ;
wire \Data[5]~output_o ;
wire \Data[6]~output_o ;
wire \Data[7]~output_o ;
wire \Data[8]~output_o ;
wire \Data[9]~output_o ;
wire \Data[10]~output_o ;
wire \Data[11]~output_o ;
wire \Data[12]~output_o ;
wire \Data[13]~output_o ;
wire \Data[14]~output_o ;
wire \Data[15]~output_o ;
wire \LED[0]~output_o ;
wire \LED[1]~output_o ;
wire \LED[2]~output_o ;
wire \LED[3]~output_o ;
wire \LED[4]~output_o ;
wire \LED[5]~output_o ;
wire \LED[6]~output_o ;
wire \LED[7]~output_o ;
wire \LED[8]~output_o ;
wire \LED[9]~output_o ;
wire \LED[10]~output_o ;
wire \LED[11]~output_o ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \CE~output_o ;
wire \UB~output_o ;
wire \LB~output_o ;
wire \OE~output_o ;
wire \WE~output_o ;
wire \ADDR[0]~output_o ;
wire \ADDR[1]~output_o ;
wire \ADDR[2]~output_o ;
wire \ADDR[3]~output_o ;
wire \ADDR[4]~output_o ;
wire \ADDR[5]~output_o ;
wire \ADDR[6]~output_o ;
wire \ADDR[7]~output_o ;
wire \ADDR[8]~output_o ;
wire \ADDR[9]~output_o ;
wire \ADDR[10]~output_o ;
wire \ADDR[11]~output_o ;
wire \ADDR[12]~output_o ;
wire \ADDR[13]~output_o ;
wire \ADDR[14]~output_o ;
wire \ADDR[15]~output_o ;
wire \ADDR[16]~output_o ;
wire \ADDR[17]~output_o ;
wire \ADDR[18]~output_o ;
wire \ADDR[19]~output_o ;
wire \Clk~input_o ;
wire \Clk~inputclkctrl_outclk ;
wire \Run~input_o ;
wire \state_controller|State.Halted~0_combout ;
wire \Reset~input_o ;
wire \state_controller|State.Halted~q ;
wire \S[11]~input_o ;
wire \state_controller|State.S_16_1~q ;
wire \state_controller|State.S_16_2~feeder_combout ;
wire \state_controller|State.S_16_2~q ;
wire \state_controller|WideOr21~0_combout ;
wire \d0|mdrmux|f[0]~0_combout ;
wire \Data[11]~input_o ;
wire \d0|mar|data[13]~feeder_combout ;
wire \state_controller|WideOr20~combout ;
wire \S[14]~input_o ;
wire \Data[14]~input_o ;
wire \d0|mdrmux|f[14]~29_combout ;
wire \d0|mdrmux|f[14]~30_combout ;
wire \state_controller|WideOr22~0_combout ;
wire \d0|pc|data[0]~16_combout ;
wire \S[10]~input_o ;
wire \Data[10]~input_o ;
wire \d0|mdrmux|f[10]~21_combout ;
wire \d0|mdrmux|f[10]~22_combout ;
wire \muxforCPU_bus|Mux5~3_combout ;
wire \S[9]~input_o ;
wire \Data[9]~input_o ;
wire \d0|mdrmux|f[9]~19_combout ;
wire \d0|mdrmux|f[9]~20_combout ;
wire \S[6]~input_o ;
wire \Data[6]~input_o ;
wire \d0|mdrmux|f[6]~13_combout ;
wire \d0|mdrmux|f[6]~14_combout ;
wire \muxforCPU_bus|Mux9~3_combout ;
wire \state_controller|Decoder0~6_combout ;
wire \state_controller|Selector11~0_combout ;
wire \state_controller|State.S_04~q ;
wire \state_controller|Decoder0~1_combout ;
wire \state_controller|Selector7~0_combout ;
wire \state_controller|State.S_05~q ;
wire \state_controller|Decoder0~2_combout ;
wire \state_controller|Selector8~0_combout ;
wire \state_controller|State.S_09~q ;
wire \state_controller|WideOr25~0_combout ;
wire \d0|regfileunit|data~264_combout ;
wire \d0|regfileunit|data~269_combout ;
wire \d0|regfileunit|data~118_q ;
wire \d0|regfileunit|data~265_combout ;
wire \d0|regfileunit|data~86_q ;
wire \d0|regfileunit|data~266_combout ;
wire \d0|regfileunit|data~268_combout ;
wire \d0|regfileunit|data~70_q ;
wire \d0|regfileunit|data~267_combout ;
wire \d0|regfileunit|data~102_q ;
wire \d0|regfileunit|data~39_q ;
wire \d0|regfileunit|data~55feeder_combout ;
wire \d0|regfileunit|data~273_combout ;
wire \d0|regfileunit|data~55_q ;
wire \d0|regfileunit|data~271_combout ;
wire \d0|regfileunit|data~23_q ;
wire \d0|regfileunit|data~272_combout ;
wire \d0|regfileunit|data~7_q ;
wire \d0|regfileunit|data~185_combout ;
wire \d0|regfileunit|data~186_combout ;
wire \d0|regfileunit|data~87_q ;
wire \d0|regfileunit|data~119_q ;
wire \d0|regfileunit|data~71feeder_combout ;
wire \d0|regfileunit|data~71_q ;
wire \d0|regfileunit|data~103feeder_combout ;
wire \d0|regfileunit|data~103_q ;
wire \d0|regfileunit|data~183_combout ;
wire \d0|regfileunit|data~184_combout ;
wire \d0|regfileunit|data~187_combout ;
wire \d0|adder1mux|f[7]~37_combout ;
wire \S[5]~input_o ;
wire \Data[5]~input_o ;
wire \d0|mdrmux|f[5]~11_combout ;
wire \d0|mdrmux|f[5]~12_combout ;
wire \d0|regfileunit|data~85_q ;
wire \d0|regfileunit|data~117_q ;
wire \d0|regfileunit|data~69feeder_combout ;
wire \d0|regfileunit|data~69_q ;
wire \d0|regfileunit|data~101feeder_combout ;
wire \d0|regfileunit|data~101_q ;
wire \d0|regfileunit|data~165_combout ;
wire \d0|regfileunit|data~166_combout ;
wire \d0|regfileunit|data~37_q ;
wire \d0|regfileunit|data~21_q ;
wire \d0|regfileunit|data~5_q ;
wire \d0|regfileunit|data~167_combout ;
wire \d0|regfileunit|data~53feeder_combout ;
wire \d0|regfileunit|data~53_q ;
wire \d0|regfileunit|data~168_combout ;
wire \d0|regfileunit|data~169_combout ;
wire \d0|adder1mux|f[5]~35_combout ;
wire \S[4]~input_o ;
wire \Data[4]~input_o ;
wire \d0|mdrmux|f[4]~9_combout ;
wire \d0|mdrmux|f[4]~10_combout ;
wire \muxforCPU_bus|Mux11~3_combout ;
wire \d0|regfileunit|data~36_q ;
wire \d0|regfileunit|data~52feeder_combout ;
wire \d0|regfileunit|data~52_q ;
wire \d0|regfileunit|data~4_q ;
wire \d0|regfileunit|data~20_q ;
wire \d0|regfileunit|data~158_combout ;
wire \d0|regfileunit|data~159_combout ;
wire \d0|regfileunit|data~116_q ;
wire \d0|regfileunit|data~84_q ;
wire \d0|regfileunit|data~68_q ;
wire \d0|regfileunit|data~100_q ;
wire \d0|regfileunit|data~156_combout ;
wire \d0|regfileunit|data~157_combout ;
wire \d0|regfileunit|data~160_combout ;
wire \d0|adder1mux|f[4]~34_combout ;
wire \S[2]~input_o ;
wire \Data[2]~input_o ;
wire \d0|mdrmux|f[2]~5_combout ;
wire \d0|mdrmux|f[2]~6_combout ;
wire \muxforCPU_bus|Mux13~3_combout ;
wire \d0|regfileunit|data~49_q ;
wire \d0|regfileunit|data~33_q ;
wire \d0|regfileunit|data~17_q ;
wire \d0|regfileunit|data~1_q ;
wire \d0|regfileunit|data~135_combout ;
wire \d0|regfileunit|data~136_combout ;
wire \d0|regfileunit|data~81feeder_combout ;
wire \d0|regfileunit|data~81_q ;
wire \d0|regfileunit|data~113_q ;
wire \d0|regfileunit|data~65_q ;
wire \d0|regfileunit|data~97_q ;
wire \d0|regfileunit|data~133_combout ;
wire \d0|regfileunit|data~134_combout ;
wire \d0|regfileunit|data~137_combout ;
wire \d0|adder1mux|f[1]~31_combout ;
wire \d0|br_adder|f[0]~1 ;
wire \d0|br_adder|f[1]~2_combout ;
wire \S[1]~input_o ;
wire \Data[1]~input_o ;
wire \d0|mdrmux|f[1]~3_combout ;
wire \d0|mdrmux|f[1]~4_combout ;
wire \state_controller|Decoder0~0_combout ;
wire \state_controller|Selector10~0_combout ;
wire \state_controller|State.S_12~q ;
wire \state_controller|WideOr24~combout ;
wire \muxforCPU_bus|Mux14~8_combout ;
wire \state_controller|Selector23~0_combout ;
wire \d0|sr2mux|f[1]~7_combout ;
wire \d0|sr2mux|f[1]~8_combout ;
wire \d0|sr2mux|f[1]~5_combout ;
wire \d0|sr2mux|f[1]~6_combout ;
wire \d0|sr2mux|f[1]~9_combout ;
wire \muxforCPU_bus|Mux14~4_combout ;
wire \d0|regfileunit|data~64_q ;
wire \d0|regfileunit|data~96feeder_combout ;
wire \d0|regfileunit|data~96_q ;
wire \d0|regfileunit|data~0feeder_combout ;
wire \d0|regfileunit|data~0_q ;
wire \d0|regfileunit|data~32feeder_combout ;
wire \d0|regfileunit|data~32_q ;
wire \d0|sr2mux|f[0]~0_combout ;
wire \d0|sr2mux|f[0]~1_combout ;
wire \d0|regfileunit|data~48feeder_combout ;
wire \d0|regfileunit|data~48_q ;
wire \d0|regfileunit|data~16_q ;
wire \d0|regfileunit|data~112feeder_combout ;
wire \d0|regfileunit|data~112_q ;
wire \d0|regfileunit|data~80_q ;
wire \d0|sr2mux|f[0]~2_combout ;
wire \d0|sr2mux|f[0]~3_combout ;
wire \d0|sr2mux|f[0]~4_combout ;
wire \d0|ArithmeticLogicUnit|Add0~1 ;
wire \d0|ArithmeticLogicUnit|Add0~2_combout ;
wire \muxforCPU_bus|Mux14~5_combout ;
wire \muxforCPU_bus|Mux14~6_combout ;
wire \muxforCPU_bus|Mux14~7_combout ;
wire \d0|br_adder|f[1]~3 ;
wire \d0|br_adder|f[2]~4_combout ;
wire \d0|regfileunit|data~114_q ;
wire \d0|regfileunit|data~82_q ;
wire \d0|regfileunit|data~66_q ;
wire \d0|regfileunit|data~98_q ;
wire \d0|regfileunit|data~138_combout ;
wire \d0|regfileunit|data~139_combout ;
wire \muxforCPU_bus|Mux15~5_combout ;
wire \muxforCPU_bus|Mux13~1_combout ;
wire \d0|regfileunit|data~143_combout ;
wire \d0|regfileunit|data~144_combout ;
wire \d0|regfileunit|data~34_q ;
wire \d0|regfileunit|data~18_q ;
wire \d0|regfileunit|data~2_q ;
wire \d0|regfileunit|data~145_combout ;
wire \d0|regfileunit|data~146_combout ;
wire \d0|sr2mux|f[2]~10_combout ;
wire \muxforCPU_bus|Mux13~0_combout ;
wire \d0|ArithmeticLogicUnit|Add0~3 ;
wire \d0|ArithmeticLogicUnit|Add0~4_combout ;
wire \muxforCPU_bus|Mux13~2_combout ;
wire \muxforCPU_bus|Mux13~4_combout ;
wire \d0|regfileunit|data~50_q ;
wire \d0|regfileunit|data~140_combout ;
wire \d0|regfileunit|data~141_combout ;
wire \d0|regfileunit|data~142_combout ;
wire \d0|adder1mux|f[2]~32_combout ;
wire \d0|br_adder|f[2]~5 ;
wire \d0|br_adder|f[3]~6_combout ;
wire \S[3]~input_o ;
wire \Data[3]~input_o ;
wire \d0|mdrmux|f[3]~7_combout ;
wire \d0|mdrmux|f[3]~8_combout ;
wire \d0|regfileunit|data~35_q ;
wire \d0|regfileunit|data~3feeder_combout ;
wire \d0|regfileunit|data~3_q ;
wire \d0|regfileunit|data~19_q ;
wire \d0|regfileunit|data~154_combout ;
wire \d0|regfileunit|data~155_combout ;
wire \d0|regfileunit|data~115_q ;
wire \d0|regfileunit|data~83_q ;
wire \d0|regfileunit|data~99_q ;
wire \d0|regfileunit|data~67feeder_combout ;
wire \d0|regfileunit|data~67_q ;
wire \d0|regfileunit|data~152_combout ;
wire \d0|regfileunit|data~153_combout ;
wire \d0|sr2mux|f[3]~11_combout ;
wire \d0|sr2mux|f[3]~12_combout ;
wire \muxforCPU_bus|Mux12~0_combout ;
wire \d0|regfileunit|data~147_combout ;
wire \d0|regfileunit|data~148_combout ;
wire \muxforCPU_bus|Mux12~1_combout ;
wire \d0|ArithmeticLogicUnit|Add0~5 ;
wire \d0|ArithmeticLogicUnit|Add0~6_combout ;
wire \muxforCPU_bus|Mux12~2_combout ;
wire \muxforCPU_bus|Mux12~3_combout ;
wire \muxforCPU_bus|Mux12~4_combout ;
wire \d0|regfileunit|data~51_q ;
wire \d0|regfileunit|data~149_combout ;
wire \d0|regfileunit|data~150_combout ;
wire \d0|regfileunit|data~151_combout ;
wire \d0|adder1mux|f[3]~33_combout ;
wire \d0|br_adder|f[3]~7 ;
wire \d0|br_adder|f[4]~8_combout ;
wire \muxforCPU_bus|Mux11~1_combout ;
wire \d0|regfileunit|data~161_combout ;
wire \d0|regfileunit|data~162_combout ;
wire \d0|regfileunit|data~163_combout ;
wire \d0|regfileunit|data~164_combout ;
wire \d0|sr2mux|f[4]~13_combout ;
wire \d0|sr2mux|f[4]~14_combout ;
wire \d0|ArithmeticLogicUnit|Add0~7 ;
wire \d0|ArithmeticLogicUnit|Add0~8_combout ;
wire \muxforCPU_bus|Mux11~0_combout ;
wire \muxforCPU_bus|Mux11~2_combout ;
wire \muxforCPU_bus|Mux11~4_combout ;
wire \d0|br_adder|f[4]~9 ;
wire \d0|br_adder|f[5]~10_combout ;
wire \d0|regfileunit|data~170_combout ;
wire \d0|regfileunit|data~171_combout ;
wire \d0|regfileunit|data~172_combout ;
wire \d0|regfileunit|data~173_combout ;
wire \d0|sr2mux|f[5]~15_combout ;
wire \d0|sr2mux|f[5]~16_combout ;
wire \muxforCPU_bus|Mux10~0_combout ;
wire \muxforCPU_bus|Mux10~1_combout ;
wire \d0|ArithmeticLogicUnit|Add0~9 ;
wire \d0|ArithmeticLogicUnit|Add0~10_combout ;
wire \muxforCPU_bus|Mux10~2_combout ;
wire \muxforCPU_bus|Mux10~3_combout ;
wire \muxforCPU_bus|Mux10~4_combout ;
wire \state_controller|WideOr18~3_combout ;
wire \d0|adder2mux|Mux8~0_combout ;
wire \d0|adder2mux|Mux9~0_combout ;
wire \d0|br_adder|f[5]~11 ;
wire \d0|br_adder|f[6]~13 ;
wire \d0|br_adder|f[7]~14_combout ;
wire \S[7]~input_o ;
wire \Data[7]~input_o ;
wire \d0|mdrmux|f[7]~15_combout ;
wire \d0|mdrmux|f[7]~16_combout ;
wire \muxforCPU_bus|Mux8~1_combout ;
wire \d0|regfileunit|data~190_combout ;
wire \d0|regfileunit|data~191_combout ;
wire \d0|regfileunit|data~188_combout ;
wire \d0|regfileunit|data~189_combout ;
wire \d0|sr2mux|f[7]~19_combout ;
wire \d0|sr2mux|f[7]~20_combout ;
wire \d0|regfileunit|data~54feeder_combout ;
wire \d0|regfileunit|data~54_q ;
wire \d0|regfileunit|data~38_q ;
wire \d0|regfileunit|data~22_q ;
wire \d0|regfileunit|data~6_q ;
wire \d0|regfileunit|data~181_combout ;
wire \d0|regfileunit|data~182_combout ;
wire \d0|regfileunit|data~179_combout ;
wire \d0|regfileunit|data~180_combout ;
wire \d0|sr2mux|f[6]~17_combout ;
wire \d0|sr2mux|f[6]~18_combout ;
wire \d0|ArithmeticLogicUnit|Add0~11 ;
wire \d0|ArithmeticLogicUnit|Add0~13 ;
wire \d0|ArithmeticLogicUnit|Add0~14_combout ;
wire \muxforCPU_bus|Mux8~0_combout ;
wire \muxforCPU_bus|Mux8~2_combout ;
wire \muxforCPU_bus|Mux8~3_combout ;
wire \muxforCPU_bus|Mux8~4_combout ;
wire \d0|regfileunit|data~174_combout ;
wire \d0|regfileunit|data~175_combout ;
wire \d0|regfileunit|data~176_combout ;
wire \d0|regfileunit|data~177_combout ;
wire \d0|regfileunit|data~178_combout ;
wire \d0|adder1mux|f[6]~36_combout ;
wire \d0|br_adder|f[6]~12_combout ;
wire \muxforCPU_bus|Mux9~1_combout ;
wire \muxforCPU_bus|Mux9~0_combout ;
wire \d0|ArithmeticLogicUnit|Add0~12_combout ;
wire \muxforCPU_bus|Mux9~2_combout ;
wire \muxforCPU_bus|Mux9~4_combout ;
wire \d0|irunit|data[6]~feeder_combout ;
wire \d0|regfileunit|data~89feeder_combout ;
wire \d0|regfileunit|data~89_q ;
wire \d0|regfileunit|data~121_q ;
wire \d0|regfileunit|data~105feeder_combout ;
wire \d0|regfileunit|data~105_q ;
wire \d0|regfileunit|data~73feeder_combout ;
wire \d0|regfileunit|data~73_q ;
wire \d0|regfileunit|data~201_combout ;
wire \d0|regfileunit|data~202_combout ;
wire \d0|regfileunit|data~41feeder_combout ;
wire \d0|regfileunit|data~41_q ;
wire \d0|regfileunit|data~57feeder_combout ;
wire \d0|regfileunit|data~57_q ;
wire \d0|regfileunit|data~9feeder_combout ;
wire \d0|regfileunit|data~9_q ;
wire \d0|regfileunit|data~25feeder_combout ;
wire \d0|regfileunit|data~25_q ;
wire \d0|regfileunit|data~203_combout ;
wire \d0|regfileunit|data~204_combout ;
wire \d0|regfileunit|data~205_combout ;
wire \d0|adder1mux|f[9]~39_combout ;
wire \d0|adder2mux|Mux6~0_combout ;
wire \d0|adder2mux|Mux6~1_combout ;
wire \d0|adder2mux|Mux7~0_combout ;
wire \d0|br_adder|f[7]~15 ;
wire \d0|br_adder|f[8]~17 ;
wire \d0|br_adder|f[9]~18_combout ;
wire \muxforCPU_bus|Mux6~1_combout ;
wire \d0|regfileunit|data~206_combout ;
wire \d0|regfileunit|data~207_combout ;
wire \d0|regfileunit|data~208_combout ;
wire \d0|regfileunit|data~209_combout ;
wire \d0|sr2mux|f[9]~23_combout ;
wire \d0|sr2mux|f[9]~24_combout ;
wire \muxforCPU_bus|Mux6~0_combout ;
wire \d0|regfileunit|data~88_q ;
wire \d0|regfileunit|data~72_q ;
wire \d0|regfileunit|data~104_q ;
wire \d0|regfileunit|data~197_combout ;
wire \d0|regfileunit|data~120_q ;
wire \d0|regfileunit|data~198_combout ;
wire \d0|regfileunit|data~56feeder_combout ;
wire \d0|regfileunit|data~56_q ;
wire \d0|regfileunit|data~24_q ;
wire \d0|regfileunit|data~8_q ;
wire \d0|regfileunit|data~199_combout ;
wire \d0|regfileunit|data~200_combout ;
wire \d0|sr2mux|f[8]~21_combout ;
wire \d0|sr2mux|f[8]~22_combout ;
wire \d0|ArithmeticLogicUnit|Add0~15 ;
wire \d0|ArithmeticLogicUnit|Add0~17 ;
wire \d0|ArithmeticLogicUnit|Add0~18_combout ;
wire \muxforCPU_bus|Mux6~2_combout ;
wire \muxforCPU_bus|Mux6~3_combout ;
wire \muxforCPU_bus|Mux6~4_combout ;
wire \state_controller|Decoder0~7_combout ;
wire \state_controller|Selector9~0_combout ;
wire \state_controller|State.S_00~q ;
wire \d0|genccunit|WideOr0~1_combout ;
wire \d0|genccunit|WideOr0~2_combout ;
wire \d0|genccunit|WideOr0~3_combout ;
wire \d0|genccunit|WideOr0~0_combout ;
wire \d0|genccunit|WideOr0~4_combout ;
wire \d0|nzpcomparator|f~0_combout ;
wire \d0|genccunit|out[0]~0_combout ;
wire \d0|genccunit|out[0]~1_combout ;
wire \d0|genccunit|out[0]~2_combout ;
wire \state_controller|Selector14~0_combout ;
wire \state_controller|State.S_22~q ;
wire \d0|adder2mux|Mux0~0_combout ;
wire \d0|regfileunit|data~122_q ;
wire \d0|regfileunit|data~90_q ;
wire \d0|regfileunit|data~106feeder_combout ;
wire \d0|regfileunit|data~106_q ;
wire \d0|regfileunit|data~74_q ;
wire \d0|regfileunit|data~210_combout ;
wire \d0|regfileunit|data~211_combout ;
wire \d0|regfileunit|data~58feeder_combout ;
wire \d0|regfileunit|data~58_q ;
wire \d0|regfileunit|data~42feeder_combout ;
wire \d0|regfileunit|data~42_q ;
wire \d0|regfileunit|data~10_q ;
wire \d0|regfileunit|data~26_q ;
wire \d0|regfileunit|data~212_combout ;
wire \d0|regfileunit|data~213_combout ;
wire \d0|regfileunit|data~214_combout ;
wire \d0|adder1mux|f[10]~40_combout ;
wire \d0|br_adder|f[9]~19 ;
wire \d0|br_adder|f[10]~20_combout ;
wire \d0|regfileunit|data~215_combout ;
wire \d0|regfileunit|data~216_combout ;
wire \d0|regfileunit|data~217_combout ;
wire \d0|regfileunit|data~218_combout ;
wire \d0|sr2mux|f[10]~25_combout ;
wire \d0|sr2mux|f[10]~26_combout ;
wire \muxforCPU_bus|Mux5~0_combout ;
wire \muxforCPU_bus|Mux5~1_combout ;
wire \d0|ArithmeticLogicUnit|Add0~19 ;
wire \d0|ArithmeticLogicUnit|Add0~20_combout ;
wire \muxforCPU_bus|Mux5~2_combout ;
wire \muxforCPU_bus|Mux5~4_combout ;
wire \d0|regfileunit|data~270_combout ;
wire \d0|regfileunit|data~40_q ;
wire \d0|regfileunit|data~194_combout ;
wire \d0|regfileunit|data~195_combout ;
wire \d0|regfileunit|data~192_combout ;
wire \d0|regfileunit|data~193_combout ;
wire \d0|regfileunit|data~196_combout ;
wire \d0|adder1mux|f[8]~38_combout ;
wire \d0|br_adder|f[8]~16_combout ;
wire \S[8]~input_o ;
wire \Data[8]~input_o ;
wire \d0|mdrmux|f[8]~17_combout ;
wire \d0|mdrmux|f[8]~18_combout ;
wire \muxforCPU_bus|Mux7~3_combout ;
wire \muxforCPU_bus|Mux7~1_combout ;
wire \d0|ArithmeticLogicUnit|Add0~16_combout ;
wire \muxforCPU_bus|Mux7~0_combout ;
wire \muxforCPU_bus|Mux7~2_combout ;
wire \muxforCPU_bus|Mux7~4_combout ;
wire \d0|regfileunit|data~128_combout ;
wire \d0|regfileunit|data~129_combout ;
wire \d0|regfileunit|data~130_combout ;
wire \d0|regfileunit|data~131_combout ;
wire \d0|regfileunit|data~132_combout ;
wire \d0|adder1mux|f[0]~30_combout ;
wire \d0|br_adder|f[0]~0_combout ;
wire \muxforCPU_bus|Mux15~8_combout ;
wire \muxforCPU_bus|Mux15~4_combout ;
wire \muxforCPU_bus|Mux15~10_combout ;
wire \d0|ArithmeticLogicUnit|Add0~0_combout ;
wire \muxforCPU_bus|Mux15~7_combout ;
wire \muxforCPU_bus|Mux15~9_combout ;
wire \state_controller|Selector12~0_combout ;
wire \state_controller|State.S_21~q ;
wire \state_controller|WideOr17~0_combout ;
wire \state_controller|WideOr17~combout ;
wire \d0|pc|data[0]~17 ;
wire \d0|pc|data[1]~18_combout ;
wire \d0|pc|data[1]~19 ;
wire \d0|pc|data[2]~20_combout ;
wire \d0|pc|data[2]~21 ;
wire \d0|pc|data[3]~22_combout ;
wire \d0|pc|data[3]~23 ;
wire \d0|pc|data[4]~24_combout ;
wire \d0|pc|data[4]~25 ;
wire \d0|pc|data[5]~26_combout ;
wire \d0|pc|data[5]~27 ;
wire \d0|pc|data[6]~28_combout ;
wire \d0|pc|data[6]~29 ;
wire \d0|pc|data[7]~30_combout ;
wire \d0|pc|data[7]~31 ;
wire \d0|pc|data[8]~32_combout ;
wire \d0|pc|data[8]~33 ;
wire \d0|pc|data[9]~34_combout ;
wire \d0|pc|data[9]~35 ;
wire \d0|pc|data[10]~36_combout ;
wire \d0|pc|data[10]~37 ;
wire \d0|pc|data[11]~38_combout ;
wire \d0|pc|data[11]~39 ;
wire \d0|pc|data[12]~40_combout ;
wire \d0|pc|data[12]~41 ;
wire \d0|pc|data[13]~42_combout ;
wire \d0|pc|data[13]~43 ;
wire \d0|pc|data[14]~44_combout ;
wire \muxforCPU_bus|Mux1~3_combout ;
wire \d0|regfileunit|data~126_q ;
wire \d0|regfileunit|data~94_q ;
wire \d0|regfileunit|data~78_q ;
wire \d0|regfileunit|data~110_q ;
wire \d0|regfileunit|data~246_combout ;
wire \d0|regfileunit|data~247_combout ;
wire \d0|regfileunit|data~62feeder_combout ;
wire \d0|regfileunit|data~62_q ;
wire \d0|regfileunit|data~46_q ;
wire \d0|regfileunit|data~14feeder_combout ;
wire \d0|regfileunit|data~14_q ;
wire \d0|regfileunit|data~30feeder_combout ;
wire \d0|regfileunit|data~30_q ;
wire \d0|regfileunit|data~248_combout ;
wire \d0|regfileunit|data~249_combout ;
wire \d0|regfileunit|data~250_combout ;
wire \d0|adder1mux|f[14]~44_combout ;
wire \d0|regfileunit|data~45feeder_combout ;
wire \d0|regfileunit|data~45_q ;
wire \d0|regfileunit|data~61feeder_combout ;
wire \d0|regfileunit|data~61_q ;
wire \d0|regfileunit|data~29feeder_combout ;
wire \d0|regfileunit|data~29_q ;
wire \d0|regfileunit|data~13feeder_combout ;
wire \d0|regfileunit|data~13_q ;
wire \d0|regfileunit|data~239_combout ;
wire \d0|regfileunit|data~240_combout ;
wire \d0|regfileunit|data~77_q ;
wire \d0|regfileunit|data~109feeder_combout ;
wire \d0|regfileunit|data~109_q ;
wire \d0|regfileunit|data~237_combout ;
wire \d0|regfileunit|data~125feeder_combout ;
wire \d0|regfileunit|data~125_q ;
wire \d0|regfileunit|data~93_q ;
wire \d0|regfileunit|data~238_combout ;
wire \d0|regfileunit|data~241_combout ;
wire \d0|adder1mux|f[13]~43_combout ;
wire \d0|regfileunit|data~60feeder_combout ;
wire \d0|regfileunit|data~60_q ;
wire \d0|regfileunit|data~44feeder_combout ;
wire \d0|regfileunit|data~44_q ;
wire \d0|regfileunit|data~28_q ;
wire \d0|regfileunit|data~12_q ;
wire \d0|regfileunit|data~230_combout ;
wire \d0|regfileunit|data~231_combout ;
wire \d0|regfileunit|data~124_q ;
wire \d0|regfileunit|data~92_q ;
wire \d0|regfileunit|data~76_q ;
wire \d0|regfileunit|data~108_q ;
wire \d0|regfileunit|data~228_combout ;
wire \d0|regfileunit|data~229_combout ;
wire \d0|regfileunit|data~232_combout ;
wire \d0|adder1mux|f[12]~42_combout ;
wire \d0|regfileunit|data~59_q ;
wire \d0|regfileunit|data~43feeder_combout ;
wire \d0|regfileunit|data~43_q ;
wire \d0|regfileunit|data~27_q ;
wire \d0|regfileunit|data~11_q ;
wire \d0|regfileunit|data~221_combout ;
wire \d0|regfileunit|data~222_combout ;
wire \d0|regfileunit|data~123feeder_combout ;
wire \d0|regfileunit|data~123_q ;
wire \d0|regfileunit|data~91_q ;
wire \d0|regfileunit|data~75_q ;
wire \d0|regfileunit|data~107feeder_combout ;
wire \d0|regfileunit|data~107_q ;
wire \d0|regfileunit|data~219_combout ;
wire \d0|regfileunit|data~220_combout ;
wire \d0|regfileunit|data~223_combout ;
wire \d0|adder1mux|f[11]~41_combout ;
wire \d0|br_adder|f[10]~21 ;
wire \d0|br_adder|f[11]~23 ;
wire \d0|br_adder|f[12]~25 ;
wire \d0|br_adder|f[13]~27 ;
wire \d0|br_adder|f[14]~28_combout ;
wire \muxforCPU_bus|Mux1~0_combout ;
wire \d0|regfileunit|data~251_combout ;
wire \d0|regfileunit|data~252_combout ;
wire \d0|regfileunit|data~253_combout ;
wire \d0|regfileunit|data~254_combout ;
wire \d0|sr2mux|f[14]~33_combout ;
wire \d0|sr2mux|f[14]~34_combout ;
wire \muxforCPU_bus|Mux1~1_combout ;
wire \d0|regfileunit|data~242_combout ;
wire \d0|regfileunit|data~243_combout ;
wire \d0|regfileunit|data~244_combout ;
wire \d0|regfileunit|data~245_combout ;
wire \d0|sr2mux|f[13]~31_combout ;
wire \d0|sr2mux|f[13]~32_combout ;
wire \d0|regfileunit|data~233_combout ;
wire \d0|regfileunit|data~234_combout ;
wire \d0|regfileunit|data~235_combout ;
wire \d0|regfileunit|data~236_combout ;
wire \d0|sr2mux|f[12]~29_combout ;
wire \d0|sr2mux|f[12]~30_combout ;
wire \d0|regfileunit|data~226_combout ;
wire \d0|regfileunit|data~227_combout ;
wire \d0|regfileunit|data~224_combout ;
wire \d0|regfileunit|data~225_combout ;
wire \d0|sr2mux|f[11]~27_combout ;
wire \d0|sr2mux|f[11]~28_combout ;
wire \d0|ArithmeticLogicUnit|Add0~21 ;
wire \d0|ArithmeticLogicUnit|Add0~23 ;
wire \d0|ArithmeticLogicUnit|Add0~25 ;
wire \d0|ArithmeticLogicUnit|Add0~27 ;
wire \d0|ArithmeticLogicUnit|Add0~28_combout ;
wire \muxforCPU_bus|Mux1~2_combout ;
wire \muxforCPU_bus|Mux1~4_combout ;
wire \d0|mar|data[14]~feeder_combout ;
wire \d0|mar|data[12]~feeder_combout ;
wire \memory_subsystem|Equal0~3_combout ;
wire \d0|mar|data[4]~feeder_combout ;
wire \d0|mar|data[3]~feeder_combout ;
wire \d0|mar|data[2]~feeder_combout ;
wire \memory_subsystem|Equal0~0_combout ;
wire \d0|mar|data[8]~feeder_combout ;
wire \memory_subsystem|Equal0~2_combout ;
wire \d0|mar|data[5]~feeder_combout ;
wire \memory_subsystem|Equal0~1_combout ;
wire \memory_subsystem|Equal0~4_combout ;
wire \d0|mdrmux|f[11]~23_combout ;
wire \d0|mdrmux|f[11]~24_combout ;
wire \d0|br_adder|f[11]~22_combout ;
wire \muxforCPU_bus|Mux4~1_combout ;
wire \muxforCPU_bus|Mux4~0_combout ;
wire \d0|ArithmeticLogicUnit|Add0~22_combout ;
wire \muxforCPU_bus|Mux4~2_combout ;
wire \muxforCPU_bus|Mux4~3_combout ;
wire \muxforCPU_bus|Mux4~4_combout ;
wire \state_controller|Selector13~0_combout ;
wire \state_controller|State.S_20~q ;
wire \state_controller|WideOr23~combout ;
wire \muxforCPU_bus|Mux15~6_combout ;
wire \muxforCPU_bus|Mux2~1_combout ;
wire \muxforCPU_bus|Mux2~0_combout ;
wire \d0|ArithmeticLogicUnit|Add0~26_combout ;
wire \muxforCPU_bus|Mux2~2_combout ;
wire \S[13]~input_o ;
wire \Data[13]~input_o ;
wire \d0|mdrmux|f[13]~27_combout ;
wire \d0|mdrmux|f[13]~28_combout ;
wire \muxforCPU_bus|Mux2~3_combout ;
wire \d0|br_adder|f[13]~26_combout ;
wire \muxforCPU_bus|Mux2~4_combout ;
wire \state_controller|Decoder0~3_combout ;
wire \state_controller|Selector6~0_combout ;
wire \state_controller|State.S_01~q ;
wire \state_controller|WideOr18~2_combout ;
wire \state_controller|WideOr18~combout ;
wire \S[12]~input_o ;
wire \Data[12]~input_o ;
wire \d0|mdrmux|f[12]~25_combout ;
wire \d0|mdrmux|f[12]~26_combout ;
wire \muxforCPU_bus|Mux3~3_combout ;
wire \d0|br_adder|f[12]~24_combout ;
wire \muxforCPU_bus|Mux3~1_combout ;
wire \d0|ArithmeticLogicUnit|Add0~24_combout ;
wire \muxforCPU_bus|Mux3~0_combout ;
wire \muxforCPU_bus|Mux3~2_combout ;
wire \muxforCPU_bus|Mux3~4_combout ;
wire \state_controller|Decoder0~4_combout ;
wire \state_controller|Selector15~0_combout ;
wire \state_controller|State.S_06~q ;
wire \state_controller|State.S_25_1~q ;
wire \state_controller|State.S_25_2~q ;
wire \state_controller|State.S_27~q ;
wire \state_controller|WideOr19~0_combout ;
wire \state_controller|WideOr19~combout ;
wire \d0|pc|data[14]~45 ;
wire \d0|pc|data[15]~46_combout ;
wire \S[15]~input_o ;
wire \Data[15]~input_o ;
wire \d0|mdrmux|f[15]~31_combout ;
wire \d0|mdrmux|f[15]~32_combout ;
wire \muxforCPU_bus|Mux0~3_combout ;
wire \d0|regfileunit|data~47feeder_combout ;
wire \d0|regfileunit|data~47_q ;
wire \d0|regfileunit|data~63feeder_combout ;
wire \d0|regfileunit|data~63_q ;
wire \d0|regfileunit|data~31feeder_combout ;
wire \d0|regfileunit|data~31_q ;
wire \d0|regfileunit|data~15feeder_combout ;
wire \d0|regfileunit|data~15_q ;
wire \d0|regfileunit|data~257_combout ;
wire \d0|regfileunit|data~258_combout ;
wire \d0|regfileunit|data~95feeder_combout ;
wire \d0|regfileunit|data~95_q ;
wire \d0|regfileunit|data~127feeder_combout ;
wire \d0|regfileunit|data~127_q ;
wire \d0|regfileunit|data~79_q ;
wire \d0|regfileunit|data~111_q ;
wire \d0|regfileunit|data~255_combout ;
wire \d0|regfileunit|data~256_combout ;
wire \d0|regfileunit|data~259_combout ;
wire \d0|adder1mux|f[15]~45_combout ;
wire \d0|br_adder|f[14]~29 ;
wire \d0|br_adder|f[15]~30_combout ;
wire \muxforCPU_bus|Mux0~0_combout ;
wire \d0|regfileunit|data~262_combout ;
wire \d0|regfileunit|data~263_combout ;
wire \d0|regfileunit|data~260_combout ;
wire \d0|regfileunit|data~261_combout ;
wire \d0|sr2mux|f[15]~35_combout ;
wire \d0|sr2mux|f[15]~36_combout ;
wire \muxforCPU_bus|Mux0~1_combout ;
wire \d0|ArithmeticLogicUnit|Add0~29 ;
wire \d0|ArithmeticLogicUnit|Add0~30_combout ;
wire \muxforCPU_bus|Mux0~2_combout ;
wire \muxforCPU_bus|Mux0~4_combout ;
wire \d0|irunit|data[15]~feeder_combout ;
wire \state_controller|WideOr0~0_combout ;
wire \state_controller|Selector1~1_combout ;
wire \state_controller|Selector1~0_combout ;
wire \state_controller|Selector1~2_combout ;
wire \state_controller|Selector1~3_combout ;
wire \state_controller|State.S_18~q ;
wire \state_controller|State.S_33_1~q ;
wire \state_controller|State.S_33_2~q ;
wire \state_controller|State.S_35~q ;
wire \state_controller|Decoder0~8_combout ;
wire \Continue~input_o ;
wire \state_controller|Selector0~0_combout ;
wire \state_controller|Selector0~1_combout ;
wire \state_controller|State.Pause~q ;
wire \state_controller|Selector5~0_combout ;
wire \state_controller|State.S_32~q ;
wire \state_controller|Decoder0~5_combout ;
wire \state_controller|Selector19~0_combout ;
wire \state_controller|State.S_07~q ;
wire \state_controller|State.S_23~q ;
wire \S[0]~input_o ;
wire \Data[0]~input_o ;
wire \d0|mdrmux|f[0]~1_combout ;
wire \d0|mdrmux|f[0]~2_combout ;
wire \memory_subsystem|Data_Mem_Out[0]~0_combout ;
wire \state_controller|Mem_WE~0_combout ;
wire \memory_subsystem|Data_Mem_Out[1]~1_combout ;
wire \memory_subsystem|Data_Mem_Out[2]~2_combout ;
wire \memory_subsystem|Data_Mem_Out[3]~3_combout ;
wire \memory_subsystem|Data_Mem_Out[4]~4_combout ;
wire \memory_subsystem|Data_Mem_Out[5]~5_combout ;
wire \memory_subsystem|Data_Mem_Out[6]~6_combout ;
wire \memory_subsystem|Data_Mem_Out[7]~7_combout ;
wire \memory_subsystem|Data_Mem_Out[8]~8_combout ;
wire \memory_subsystem|Data_Mem_Out[9]~9_combout ;
wire \memory_subsystem|Data_Mem_Out[10]~10_combout ;
wire \memory_subsystem|Data_Mem_Out[11]~11_combout ;
wire \memory_subsystem|Data_Mem_Out[12]~12_combout ;
wire \memory_subsystem|Data_Mem_Out[13]~13_combout ;
wire \memory_subsystem|Data_Mem_Out[14]~14_combout ;
wire \memory_subsystem|Data_Mem_Out[15]~15_combout ;
wire \reg_to_hex0|WideOr6~0_combout ;
wire \reg_to_hex0|WideOr5~0_combout ;
wire \reg_to_hex0|WideOr4~0_combout ;
wire \reg_to_hex0|WideOr3~0_combout ;
wire \reg_to_hex0|WideOr2~0_combout ;
wire \reg_to_hex0|WideOr1~0_combout ;
wire \reg_to_hex0|WideOr0~0_combout ;
wire \reg_to_hex1|WideOr6~0_combout ;
wire \reg_to_hex1|WideOr5~0_combout ;
wire \reg_to_hex1|WideOr4~0_combout ;
wire \reg_to_hex1|WideOr3~0_combout ;
wire \reg_to_hex1|WideOr2~0_combout ;
wire \reg_to_hex1|WideOr1~0_combout ;
wire \reg_to_hex1|WideOr0~0_combout ;
wire \reg_to_hex2|WideOr6~0_combout ;
wire \reg_to_hex2|WideOr5~0_combout ;
wire \reg_to_hex2|WideOr4~0_combout ;
wire \reg_to_hex2|WideOr3~0_combout ;
wire \reg_to_hex2|WideOr2~0_combout ;
wire \reg_to_hex2|WideOr1~0_combout ;
wire \reg_to_hex2|WideOr0~0_combout ;
wire \reg_to_hex3|WideOr6~0_combout ;
wire \reg_to_hex3|WideOr5~0_combout ;
wire \reg_to_hex3|WideOr4~0_combout ;
wire \reg_to_hex3|WideOr3~0_combout ;
wire \reg_to_hex3|WideOr2~0_combout ;
wire \reg_to_hex3|WideOr1~0_combout ;
wire \reg_to_hex3|WideOr0~0_combout ;
wire [15:0] \d0|mar|data ;
wire [15:0] \d0|mdr|data ;
wire [15:0] \d0|pc|data ;
wire [15:0] \d0|irunit|data ;
wire [2:0] \d0|cc|data ;
wire [15:0] \tr0|b ;
wire [15:0] \tr0|a ;


// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \Data[0]~output (
	.i(\tr0|a [0]),
	.oe(\state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[0]~output .bus_hold = "false";
defparam \Data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \Data[1]~output (
	.i(\tr0|a [1]),
	.oe(\state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[1]~output .bus_hold = "false";
defparam \Data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \Data[2]~output (
	.i(\tr0|a [2]),
	.oe(\state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[2]~output .bus_hold = "false";
defparam \Data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \Data[3]~output (
	.i(\tr0|a [3]),
	.oe(\state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[3]~output .bus_hold = "false";
defparam \Data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \Data[4]~output (
	.i(\tr0|a [4]),
	.oe(\state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[4]~output .bus_hold = "false";
defparam \Data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \Data[5]~output (
	.i(\tr0|a [5]),
	.oe(\state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[5]~output .bus_hold = "false";
defparam \Data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \Data[6]~output (
	.i(\tr0|a [6]),
	.oe(\state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[6]~output .bus_hold = "false";
defparam \Data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \Data[7]~output (
	.i(\tr0|a [7]),
	.oe(\state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[7]~output .bus_hold = "false";
defparam \Data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneive_io_obuf \Data[8]~output (
	.i(\tr0|a [8]),
	.oe(\state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[8]~output .bus_hold = "false";
defparam \Data[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \Data[9]~output (
	.i(\tr0|a [9]),
	.oe(\state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[9]~output .bus_hold = "false";
defparam \Data[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N16
cycloneive_io_obuf \Data[10]~output (
	.i(\tr0|a [10]),
	.oe(\state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[10]~output .bus_hold = "false";
defparam \Data[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
cycloneive_io_obuf \Data[11]~output (
	.i(\tr0|a [11]),
	.oe(\state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[11]~output .bus_hold = "false";
defparam \Data[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \Data[12]~output (
	.i(\tr0|a [12]),
	.oe(\state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[12]~output .bus_hold = "false";
defparam \Data[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \Data[13]~output (
	.i(\tr0|a [13]),
	.oe(\state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[13]~output .bus_hold = "false";
defparam \Data[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \Data[14]~output (
	.i(\tr0|a [14]),
	.oe(\state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[14]~output .bus_hold = "false";
defparam \Data[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneive_io_obuf \Data[15]~output (
	.i(\tr0|a [15]),
	.oe(\state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[15]~output .bus_hold = "false";
defparam \Data[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \LED[0]~output (
	.i(\d0|irunit|data [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[0]~output .bus_hold = "false";
defparam \LED[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \LED[1]~output (
	.i(\d0|irunit|data [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[1]~output .bus_hold = "false";
defparam \LED[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \LED[2]~output (
	.i(\d0|irunit|data [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[2]~output .bus_hold = "false";
defparam \LED[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \LED[3]~output (
	.i(\d0|irunit|data [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[3]~output .bus_hold = "false";
defparam \LED[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \LED[4]~output (
	.i(\d0|irunit|data [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[4]~output .bus_hold = "false";
defparam \LED[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \LED[5]~output (
	.i(\d0|irunit|data [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[5]~output .bus_hold = "false";
defparam \LED[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \LED[6]~output (
	.i(\d0|irunit|data [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[6]~output .bus_hold = "false";
defparam \LED[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \LED[7]~output (
	.i(\d0|irunit|data [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[7]~output .bus_hold = "false";
defparam \LED[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \LED[8]~output (
	.i(\d0|irunit|data [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[8]~output .bus_hold = "false";
defparam \LED[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \LED[9]~output (
	.i(\d0|irunit|data [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[9]~output .bus_hold = "false";
defparam \LED[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \LED[10]~output (
	.i(\d0|irunit|data [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[10]~output .bus_hold = "false";
defparam \LED[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \LED[11]~output (
	.i(\d0|irunit|data [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[11]~output .bus_hold = "false";
defparam \LED[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \HEX0[0]~output (
	.i(\reg_to_hex0|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \HEX0[1]~output (
	.i(\reg_to_hex0|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \HEX0[2]~output (
	.i(\reg_to_hex0|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \HEX0[3]~output (
	.i(\reg_to_hex0|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \HEX0[4]~output (
	.i(\reg_to_hex0|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \HEX0[5]~output (
	.i(\reg_to_hex0|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \HEX0[6]~output (
	.i(!\reg_to_hex0|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \HEX1[0]~output (
	.i(\reg_to_hex1|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \HEX1[1]~output (
	.i(\reg_to_hex1|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \HEX1[2]~output (
	.i(\reg_to_hex1|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \HEX1[3]~output (
	.i(\reg_to_hex1|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \HEX1[4]~output (
	.i(\reg_to_hex1|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \HEX1[5]~output (
	.i(\reg_to_hex1|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \HEX1[6]~output (
	.i(!\reg_to_hex1|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \HEX2[0]~output (
	.i(\reg_to_hex2|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \HEX2[1]~output (
	.i(\reg_to_hex2|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \HEX2[2]~output (
	.i(\reg_to_hex2|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \HEX2[3]~output (
	.i(\reg_to_hex2|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \HEX2[4]~output (
	.i(\reg_to_hex2|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \HEX2[5]~output (
	.i(\reg_to_hex2|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \HEX2[6]~output (
	.i(!\reg_to_hex2|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \HEX3[0]~output (
	.i(\reg_to_hex3|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \HEX3[1]~output (
	.i(\reg_to_hex3|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \HEX3[2]~output (
	.i(\reg_to_hex3|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \HEX3[3]~output (
	.i(\reg_to_hex3|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \HEX3[4]~output (
	.i(\reg_to_hex3|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \HEX3[5]~output (
	.i(\reg_to_hex3|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \HEX3[6]~output (
	.i(!\reg_to_hex3|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \CE~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CE~output_o ),
	.obar());
// synopsys translate_off
defparam \CE~output .bus_hold = "false";
defparam \CE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N2
cycloneive_io_obuf \UB~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\UB~output_o ),
	.obar());
// synopsys translate_off
defparam \UB~output .bus_hold = "false";
defparam \UB~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \LB~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LB~output_o ),
	.obar());
// synopsys translate_off
defparam \LB~output .bus_hold = "false";
defparam \LB~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \OE~output (
	.i(!\state_controller|WideOr21~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OE~output_o ),
	.obar());
// synopsys translate_off
defparam \OE~output .bus_hold = "false";
defparam \OE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \WE~output (
	.i(!\state_controller|Mem_WE~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WE~output_o ),
	.obar());
// synopsys translate_off
defparam \WE~output .bus_hold = "false";
defparam \WE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \ADDR[0]~output (
	.i(\d0|mar|data [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[0]~output .bus_hold = "false";
defparam \ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \ADDR[1]~output (
	.i(\d0|mar|data [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[1]~output .bus_hold = "false";
defparam \ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \ADDR[2]~output (
	.i(\d0|mar|data [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[2]~output .bus_hold = "false";
defparam \ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \ADDR[3]~output (
	.i(\d0|mar|data [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[3]~output .bus_hold = "false";
defparam \ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N9
cycloneive_io_obuf \ADDR[4]~output (
	.i(\d0|mar|data [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[4]~output .bus_hold = "false";
defparam \ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \ADDR[5]~output (
	.i(\d0|mar|data [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[5]~output .bus_hold = "false";
defparam \ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \ADDR[6]~output (
	.i(\d0|mar|data [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[6]~output .bus_hold = "false";
defparam \ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \ADDR[7]~output (
	.i(\d0|mar|data [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[7]~output .bus_hold = "false";
defparam \ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \ADDR[8]~output (
	.i(\d0|mar|data [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[8]~output .bus_hold = "false";
defparam \ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \ADDR[9]~output (
	.i(\d0|mar|data [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[9]~output .bus_hold = "false";
defparam \ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N2
cycloneive_io_obuf \ADDR[10]~output (
	.i(\d0|mar|data [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[10]~output .bus_hold = "false";
defparam \ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \ADDR[11]~output (
	.i(\d0|mar|data [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[11]~output .bus_hold = "false";
defparam \ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \ADDR[12]~output (
	.i(\d0|mar|data [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[12]~output .bus_hold = "false";
defparam \ADDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \ADDR[13]~output (
	.i(\d0|mar|data [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[13]~output .bus_hold = "false";
defparam \ADDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \ADDR[14]~output (
	.i(\d0|mar|data [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[14]~output .bus_hold = "false";
defparam \ADDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \ADDR[15]~output (
	.i(\d0|mar|data [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[15]~output .bus_hold = "false";
defparam \ADDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \ADDR[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[16]~output .bus_hold = "false";
defparam \ADDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \ADDR[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[17]~output .bus_hold = "false";
defparam \ADDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \ADDR[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[18]~output .bus_hold = "false";
defparam \ADDR[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cycloneive_io_obuf \ADDR[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[19]~output .bus_hold = "false";
defparam \ADDR[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \Clk~input (
	.i(Clk),
	.ibar(gnd),
	.o(\Clk~input_o ));
// synopsys translate_off
defparam \Clk~input .bus_hold = "false";
defparam \Clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \Clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clk~inputclkctrl .clock_type = "global clock";
defparam \Clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \Run~input (
	.i(Run),
	.ibar(gnd),
	.o(\Run~input_o ));
// synopsys translate_off
defparam \Run~input .bus_hold = "false";
defparam \Run~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X87_Y34_N28
cycloneive_lcell_comb \state_controller|State.Halted~0 (
// Equation(s):
// \state_controller|State.Halted~0_combout  = (\state_controller|State.Halted~q ) # (!\Run~input_o )

	.dataa(\Run~input_o ),
	.datab(gnd),
	.datac(\state_controller|State.Halted~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\state_controller|State.Halted~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State.Halted~0 .lut_mask = 16'hF5F5;
defparam \state_controller|State.Halted~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \Reset~input (
	.i(Reset),
	.ibar(gnd),
	.o(\Reset~input_o ));
// synopsys translate_off
defparam \Reset~input .bus_hold = "false";
defparam \Reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X87_Y34_N29
dffeas \state_controller|State.Halted (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State.Halted~0_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.Halted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.Halted .is_wysiwyg = "true";
defparam \state_controller|State.Halted .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \S[11]~input (
	.i(S[11]),
	.ibar(gnd),
	.o(\S[11]~input_o ));
// synopsys translate_off
defparam \S[11]~input .bus_hold = "false";
defparam \S[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X88_Y34_N17
dffeas \state_controller|State.S_16_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\state_controller|State.S_23~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_16_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_16_1 .is_wysiwyg = "true";
defparam \state_controller|State.S_16_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y34_N14
cycloneive_lcell_comb \state_controller|State.S_16_2~feeder (
// Equation(s):
// \state_controller|State.S_16_2~feeder_combout  = \state_controller|State.S_16_1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\state_controller|State.S_16_1~q ),
	.cin(gnd),
	.combout(\state_controller|State.S_16_2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State.S_16_2~feeder .lut_mask = 16'hFF00;
defparam \state_controller|State.S_16_2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y34_N15
dffeas \state_controller|State.S_16_2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State.S_16_2~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_16_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_16_2 .is_wysiwyg = "true";
defparam \state_controller|State.S_16_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y34_N26
cycloneive_lcell_comb \state_controller|WideOr21~0 (
// Equation(s):
// \state_controller|WideOr21~0_combout  = (\state_controller|State.S_25_2~q ) # ((\state_controller|State.S_33_2~q ) # ((\state_controller|State.S_33_1~q ) # (\state_controller|State.S_25_1~q )))

	.dataa(\state_controller|State.S_25_2~q ),
	.datab(\state_controller|State.S_33_2~q ),
	.datac(\state_controller|State.S_33_1~q ),
	.datad(\state_controller|State.S_25_1~q ),
	.cin(gnd),
	.combout(\state_controller|WideOr21~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|WideOr21~0 .lut_mask = 16'hFFFE;
defparam \state_controller|WideOr21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y34_N8
cycloneive_lcell_comb \d0|mdrmux|f[0]~0 (
// Equation(s):
// \d0|mdrmux|f[0]~0_combout  = (\state_controller|State.S_16_2~q ) # ((\state_controller|State.S_16_1~q ) # ((\state_controller|State.S_23~q ) # (!\state_controller|WideOr21~0_combout )))

	.dataa(\state_controller|State.S_16_2~q ),
	.datab(\state_controller|State.S_16_1~q ),
	.datac(\state_controller|State.S_23~q ),
	.datad(\state_controller|WideOr21~0_combout ),
	.cin(gnd),
	.combout(\d0|mdrmux|f[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|mdrmux|f[0]~0 .lut_mask = 16'hFEFF;
defparam \d0|mdrmux|f[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N15
cycloneive_io_ibuf \Data[11]~input (
	.i(Data[11]),
	.ibar(gnd),
	.o(\Data[11]~input_o ));
// synopsys translate_off
defparam \Data[11]~input .bus_hold = "false";
defparam \Data[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X90_Y16_N17
dffeas \tr0|b[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|b [11]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|b[11] .is_wysiwyg = "true";
defparam \tr0|b[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y36_N8
cycloneive_lcell_comb \d0|mar|data[13]~feeder (
// Equation(s):
// \d0|mar|data[13]~feeder_combout  = \muxforCPU_bus|Mux2~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\muxforCPU_bus|Mux2~4_combout ),
	.cin(gnd),
	.combout(\d0|mar|data[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|mar|data[13]~feeder .lut_mask = 16'hFF00;
defparam \d0|mar|data[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y35_N18
cycloneive_lcell_comb \state_controller|WideOr20 (
// Equation(s):
// \state_controller|WideOr20~combout  = (\state_controller|State.S_18~q ) # ((\state_controller|State.S_06~q ) # (\state_controller|State.S_07~q ))

	.dataa(\state_controller|State.S_18~q ),
	.datab(\state_controller|State.S_06~q ),
	.datac(gnd),
	.datad(\state_controller|State.S_07~q ),
	.cin(gnd),
	.combout(\state_controller|WideOr20~combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|WideOr20 .lut_mask = 16'hFFEE;
defparam \state_controller|WideOr20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y36_N9
dffeas \d0|mar|data[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|mar|data[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state_controller|WideOr20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|mar|data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|mar|data[13] .is_wysiwyg = "true";
defparam \d0|mar|data[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \S[14]~input (
	.i(S[14]),
	.ibar(gnd),
	.o(\S[14]~input_o ));
// synopsys translate_off
defparam \S[14]~input .bus_hold = "false";
defparam \S[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N22
cycloneive_io_ibuf \Data[14]~input (
	.i(Data[14]),
	.ibar(gnd),
	.o(\Data[14]~input_o ));
// synopsys translate_off
defparam \Data[14]~input .bus_hold = "false";
defparam \Data[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X90_Y16_N31
dffeas \tr0|b[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|b [14]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|b[14] .is_wysiwyg = "true";
defparam \tr0|b[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y16_N30
cycloneive_lcell_comb \d0|mdrmux|f[14]~29 (
// Equation(s):
// \d0|mdrmux|f[14]~29_combout  = (!\d0|mdrmux|f[0]~0_combout  & ((\memory_subsystem|Equal0~4_combout  & (\S[14]~input_o )) # (!\memory_subsystem|Equal0~4_combout  & ((\tr0|b [14])))))

	.dataa(\S[14]~input_o ),
	.datab(\d0|mdrmux|f[0]~0_combout ),
	.datac(\tr0|b [14]),
	.datad(\memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\d0|mdrmux|f[14]~29_combout ),
	.cout());
// synopsys translate_off
defparam \d0|mdrmux|f[14]~29 .lut_mask = 16'h2230;
defparam \d0|mdrmux|f[14]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y36_N20
cycloneive_lcell_comb \d0|mdrmux|f[14]~30 (
// Equation(s):
// \d0|mdrmux|f[14]~30_combout  = (\d0|mdrmux|f[14]~29_combout ) # ((\muxforCPU_bus|Mux1~4_combout  & \state_controller|State.S_23~q ))

	.dataa(gnd),
	.datab(\muxforCPU_bus|Mux1~4_combout ),
	.datac(\d0|mdrmux|f[14]~29_combout ),
	.datad(\state_controller|State.S_23~q ),
	.cin(gnd),
	.combout(\d0|mdrmux|f[14]~30_combout ),
	.cout());
// synopsys translate_off
defparam \d0|mdrmux|f[14]~30 .lut_mask = 16'hFCF0;
defparam \d0|mdrmux|f[14]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y34_N30
cycloneive_lcell_comb \state_controller|WideOr22~0 (
// Equation(s):
// \state_controller|WideOr22~0_combout  = (\state_controller|State.S_25_2~q ) # ((\state_controller|State.S_23~q ) # ((\state_controller|State.S_33_2~q ) # (\state_controller|State.S_16_2~q )))

	.dataa(\state_controller|State.S_25_2~q ),
	.datab(\state_controller|State.S_23~q ),
	.datac(\state_controller|State.S_33_2~q ),
	.datad(\state_controller|State.S_16_2~q ),
	.cin(gnd),
	.combout(\state_controller|WideOr22~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|WideOr22~0 .lut_mask = 16'hFFFE;
defparam \state_controller|WideOr22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y36_N21
dffeas \d0|mdr|data[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|mdrmux|f[14]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state_controller|WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|mdr|data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|mdr|data[14] .is_wysiwyg = "true";
defparam \d0|mdr|data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y33_N0
cycloneive_lcell_comb \d0|pc|data[0]~16 (
// Equation(s):
// \d0|pc|data[0]~16_combout  = \d0|pc|data [0] $ (VCC)
// \d0|pc|data[0]~17  = CARRY(\d0|pc|data [0])

	.dataa(gnd),
	.datab(\d0|pc|data [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\d0|pc|data[0]~16_combout ),
	.cout(\d0|pc|data[0]~17 ));
// synopsys translate_off
defparam \d0|pc|data[0]~16 .lut_mask = 16'h33CC;
defparam \d0|pc|data[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \S[10]~input (
	.i(S[10]),
	.ibar(gnd),
	.o(\S[10]~input_o ));
// synopsys translate_off
defparam \S[10]~input .bus_hold = "false";
defparam \S[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y17_N15
cycloneive_io_ibuf \Data[10]~input (
	.i(Data[10]),
	.ibar(gnd),
	.o(\Data[10]~input_o ));
// synopsys translate_off
defparam \Data[10]~input .bus_hold = "false";
defparam \Data[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X87_Y33_N3
dffeas \tr0|b[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|b [10]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|b[10] .is_wysiwyg = "true";
defparam \tr0|b[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y33_N2
cycloneive_lcell_comb \d0|mdrmux|f[10]~21 (
// Equation(s):
// \d0|mdrmux|f[10]~21_combout  = (!\d0|mdrmux|f[0]~0_combout  & ((\memory_subsystem|Equal0~4_combout  & (\S[10]~input_o )) # (!\memory_subsystem|Equal0~4_combout  & ((\tr0|b [10])))))

	.dataa(\memory_subsystem|Equal0~4_combout ),
	.datab(\S[10]~input_o ),
	.datac(\tr0|b [10]),
	.datad(\d0|mdrmux|f[0]~0_combout ),
	.cin(gnd),
	.combout(\d0|mdrmux|f[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \d0|mdrmux|f[10]~21 .lut_mask = 16'h00D8;
defparam \d0|mdrmux|f[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y33_N12
cycloneive_lcell_comb \d0|mdrmux|f[10]~22 (
// Equation(s):
// \d0|mdrmux|f[10]~22_combout  = (\d0|mdrmux|f[10]~21_combout ) # ((\state_controller|State.S_23~q  & \muxforCPU_bus|Mux5~4_combout ))

	.dataa(gnd),
	.datab(\d0|mdrmux|f[10]~21_combout ),
	.datac(\state_controller|State.S_23~q ),
	.datad(\muxforCPU_bus|Mux5~4_combout ),
	.cin(gnd),
	.combout(\d0|mdrmux|f[10]~22_combout ),
	.cout());
// synopsys translate_off
defparam \d0|mdrmux|f[10]~22 .lut_mask = 16'hFCCC;
defparam \d0|mdrmux|f[10]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y33_N13
dffeas \d0|mdr|data[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|mdrmux|f[10]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state_controller|WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|mdr|data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|mdr|data[10] .is_wysiwyg = "true";
defparam \d0|mdr|data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y33_N16
cycloneive_lcell_comb \muxforCPU_bus|Mux5~3 (
// Equation(s):
// \muxforCPU_bus|Mux5~3_combout  = (\state_controller|WideOr18~combout  & (((\state_controller|WideOr19~combout )))) # (!\state_controller|WideOr18~combout  & ((\state_controller|WideOr19~combout  & (\d0|mdr|data [10])) # 
// (!\state_controller|WideOr19~combout  & ((\d0|pc|data [10])))))

	.dataa(\d0|mdr|data [10]),
	.datab(\state_controller|WideOr18~combout ),
	.datac(\d0|pc|data [10]),
	.datad(\state_controller|WideOr19~combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux5~3 .lut_mask = 16'hEE30;
defparam \muxforCPU_bus|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \S[9]~input (
	.i(S[9]),
	.ibar(gnd),
	.o(\S[9]~input_o ));
// synopsys translate_off
defparam \S[9]~input .bus_hold = "false";
defparam \S[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N22
cycloneive_io_ibuf \Data[9]~input (
	.i(Data[9]),
	.ibar(gnd),
	.o(\Data[9]~input_o ));
// synopsys translate_off
defparam \Data[9]~input .bus_hold = "false";
defparam \Data[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X87_Y33_N1
dffeas \tr0|b[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|b [9]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|b[9] .is_wysiwyg = "true";
defparam \tr0|b[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y33_N0
cycloneive_lcell_comb \d0|mdrmux|f[9]~19 (
// Equation(s):
// \d0|mdrmux|f[9]~19_combout  = (!\d0|mdrmux|f[0]~0_combout  & ((\memory_subsystem|Equal0~4_combout  & (\S[9]~input_o )) # (!\memory_subsystem|Equal0~4_combout  & ((\tr0|b [9])))))

	.dataa(\memory_subsystem|Equal0~4_combout ),
	.datab(\S[9]~input_o ),
	.datac(\tr0|b [9]),
	.datad(\d0|mdrmux|f[0]~0_combout ),
	.cin(gnd),
	.combout(\d0|mdrmux|f[9]~19_combout ),
	.cout());
// synopsys translate_off
defparam \d0|mdrmux|f[9]~19 .lut_mask = 16'h00D8;
defparam \d0|mdrmux|f[9]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y33_N30
cycloneive_lcell_comb \d0|mdrmux|f[9]~20 (
// Equation(s):
// \d0|mdrmux|f[9]~20_combout  = (\d0|mdrmux|f[9]~19_combout ) # ((\state_controller|State.S_23~q  & \muxforCPU_bus|Mux6~4_combout ))

	.dataa(gnd),
	.datab(\d0|mdrmux|f[9]~19_combout ),
	.datac(\state_controller|State.S_23~q ),
	.datad(\muxforCPU_bus|Mux6~4_combout ),
	.cin(gnd),
	.combout(\d0|mdrmux|f[9]~20_combout ),
	.cout());
// synopsys translate_off
defparam \d0|mdrmux|f[9]~20 .lut_mask = 16'hFCCC;
defparam \d0|mdrmux|f[9]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y33_N31
dffeas \d0|mdr|data[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|mdrmux|f[9]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state_controller|WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|mdr|data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|mdr|data[9] .is_wysiwyg = "true";
defparam \d0|mdr|data[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \S[6]~input (
	.i(S[6]),
	.ibar(gnd),
	.o(\S[6]~input_o ));
// synopsys translate_off
defparam \S[6]~input .bus_hold = "false";
defparam \S[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N15
cycloneive_io_ibuf \Data[6]~input (
	.i(Data[6]),
	.ibar(gnd),
	.o(\Data[6]~input_o ));
// synopsys translate_off
defparam \Data[6]~input .bus_hold = "false";
defparam \Data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X90_Y16_N29
dffeas \tr0|b[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|b [6]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|b[6] .is_wysiwyg = "true";
defparam \tr0|b[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y16_N28
cycloneive_lcell_comb \d0|mdrmux|f[6]~13 (
// Equation(s):
// \d0|mdrmux|f[6]~13_combout  = (!\d0|mdrmux|f[0]~0_combout  & ((\memory_subsystem|Equal0~4_combout  & (\S[6]~input_o )) # (!\memory_subsystem|Equal0~4_combout  & ((\tr0|b [6])))))

	.dataa(\S[6]~input_o ),
	.datab(\d0|mdrmux|f[0]~0_combout ),
	.datac(\tr0|b [6]),
	.datad(\memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\d0|mdrmux|f[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \d0|mdrmux|f[6]~13 .lut_mask = 16'h2230;
defparam \d0|mdrmux|f[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y32_N18
cycloneive_lcell_comb \d0|mdrmux|f[6]~14 (
// Equation(s):
// \d0|mdrmux|f[6]~14_combout  = (\d0|mdrmux|f[6]~13_combout ) # ((\state_controller|State.S_23~q  & \muxforCPU_bus|Mux9~4_combout ))

	.dataa(\state_controller|State.S_23~q ),
	.datab(gnd),
	.datac(\d0|mdrmux|f[6]~13_combout ),
	.datad(\muxforCPU_bus|Mux9~4_combout ),
	.cin(gnd),
	.combout(\d0|mdrmux|f[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \d0|mdrmux|f[6]~14 .lut_mask = 16'hFAF0;
defparam \d0|mdrmux|f[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y32_N19
dffeas \d0|mdr|data[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|mdrmux|f[6]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state_controller|WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|mdr|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|mdr|data[6] .is_wysiwyg = "true";
defparam \d0|mdr|data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y35_N12
cycloneive_lcell_comb \muxforCPU_bus|Mux9~3 (
// Equation(s):
// \muxforCPU_bus|Mux9~3_combout  = (\state_controller|WideOr18~combout  & (((\state_controller|WideOr19~combout )))) # (!\state_controller|WideOr18~combout  & ((\state_controller|WideOr19~combout  & ((\d0|mdr|data [6]))) # 
// (!\state_controller|WideOr19~combout  & (\d0|pc|data [6]))))

	.dataa(\d0|pc|data [6]),
	.datab(\state_controller|WideOr18~combout ),
	.datac(\state_controller|WideOr19~combout ),
	.datad(\d0|mdr|data [6]),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux9~3 .lut_mask = 16'hF2C2;
defparam \muxforCPU_bus|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y36_N19
dffeas \d0|irunit|data[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\muxforCPU_bus|Mux1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state_controller|State.S_35~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|irunit|data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|irunit|data[14] .is_wysiwyg = "true";
defparam \d0|irunit|data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y34_N4
cycloneive_lcell_comb \state_controller|Decoder0~6 (
// Equation(s):
// \state_controller|Decoder0~6_combout  = (!\d0|irunit|data [15] & (!\d0|irunit|data [12] & (\d0|irunit|data [14] & !\d0|irunit|data [13])))

	.dataa(\d0|irunit|data [15]),
	.datab(\d0|irunit|data [12]),
	.datac(\d0|irunit|data [14]),
	.datad(\d0|irunit|data [13]),
	.cin(gnd),
	.combout(\state_controller|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Decoder0~6 .lut_mask = 16'h0010;
defparam \state_controller|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y34_N6
cycloneive_lcell_comb \state_controller|Selector11~0 (
// Equation(s):
// \state_controller|Selector11~0_combout  = (\state_controller|Decoder0~6_combout  & \state_controller|State.S_32~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state_controller|Decoder0~6_combout ),
	.datad(\state_controller|State.S_32~q ),
	.cin(gnd),
	.combout(\state_controller|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Selector11~0 .lut_mask = 16'hF000;
defparam \state_controller|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y34_N7
dffeas \state_controller|State.S_04 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_04~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_04 .is_wysiwyg = "true";
defparam \state_controller|State.S_04 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y35_N6
cycloneive_lcell_comb \state_controller|Decoder0~1 (
// Equation(s):
// \state_controller|Decoder0~1_combout  = (!\d0|irunit|data [13] & (\d0|irunit|data [12] & (!\d0|irunit|data [15] & \d0|irunit|data [14])))

	.dataa(\d0|irunit|data [13]),
	.datab(\d0|irunit|data [12]),
	.datac(\d0|irunit|data [15]),
	.datad(\d0|irunit|data [14]),
	.cin(gnd),
	.combout(\state_controller|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Decoder0~1 .lut_mask = 16'h0400;
defparam \state_controller|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y37_N16
cycloneive_lcell_comb \state_controller|Selector7~0 (
// Equation(s):
// \state_controller|Selector7~0_combout  = (\state_controller|Decoder0~1_combout  & \state_controller|State.S_32~q )

	.dataa(gnd),
	.datab(\state_controller|Decoder0~1_combout ),
	.datac(gnd),
	.datad(\state_controller|State.S_32~q ),
	.cin(gnd),
	.combout(\state_controller|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Selector7~0 .lut_mask = 16'hCC00;
defparam \state_controller|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y37_N17
dffeas \state_controller|State.S_05 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_05~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_05 .is_wysiwyg = "true";
defparam \state_controller|State.S_05 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y35_N8
cycloneive_lcell_comb \state_controller|Decoder0~2 (
// Equation(s):
// \state_controller|Decoder0~2_combout  = (!\d0|irunit|data [13] & (\d0|irunit|data [12] & (\d0|irunit|data [15] & !\d0|irunit|data [14])))

	.dataa(\d0|irunit|data [13]),
	.datab(\d0|irunit|data [12]),
	.datac(\d0|irunit|data [15]),
	.datad(\d0|irunit|data [14]),
	.cin(gnd),
	.combout(\state_controller|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Decoder0~2 .lut_mask = 16'h0040;
defparam \state_controller|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y35_N20
cycloneive_lcell_comb \state_controller|Selector8~0 (
// Equation(s):
// \state_controller|Selector8~0_combout  = (\state_controller|Decoder0~2_combout  & \state_controller|State.S_32~q )

	.dataa(gnd),
	.datab(\state_controller|Decoder0~2_combout ),
	.datac(gnd),
	.datad(\state_controller|State.S_32~q ),
	.cin(gnd),
	.combout(\state_controller|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Selector8~0 .lut_mask = 16'hCC00;
defparam \state_controller|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y34_N1
dffeas \state_controller|State.S_09 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\state_controller|Selector8~0_combout ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_09~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_09 .is_wysiwyg = "true";
defparam \state_controller|State.S_09 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y34_N12
cycloneive_lcell_comb \state_controller|WideOr25~0 (
// Equation(s):
// \state_controller|WideOr25~0_combout  = (!\state_controller|State.S_01~q  & (!\state_controller|State.S_05~q  & (!\state_controller|State.S_27~q  & !\state_controller|State.S_09~q )))

	.dataa(\state_controller|State.S_01~q ),
	.datab(\state_controller|State.S_05~q ),
	.datac(\state_controller|State.S_27~q ),
	.datad(\state_controller|State.S_09~q ),
	.cin(gnd),
	.combout(\state_controller|WideOr25~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|WideOr25~0 .lut_mask = 16'h0001;
defparam \state_controller|WideOr25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y35_N30
cycloneive_lcell_comb \d0|regfileunit|data~264 (
// Equation(s):
// \d0|regfileunit|data~264_combout  = (\state_controller|State.S_04~q ) # ((\d0|irunit|data [9] & !\state_controller|WideOr25~0_combout ))

	.dataa(gnd),
	.datab(\state_controller|State.S_04~q ),
	.datac(\d0|irunit|data [9]),
	.datad(\state_controller|WideOr25~0_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~264_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~264 .lut_mask = 16'hCCFC;
defparam \d0|regfileunit|data~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y35_N20
cycloneive_lcell_comb \d0|regfileunit|data~269 (
// Equation(s):
// \d0|regfileunit|data~269_combout  = (\d0|regfileunit|data~264_combout  & ((\state_controller|State.S_04~q ) # ((\d0|irunit|data [10] & \d0|irunit|data [11]))))

	.dataa(\d0|irunit|data [10]),
	.datab(\d0|irunit|data [11]),
	.datac(\state_controller|State.S_04~q ),
	.datad(\d0|regfileunit|data~264_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~269_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~269 .lut_mask = 16'hF800;
defparam \d0|regfileunit|data~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y36_N15
dffeas \d0|regfileunit|data~118 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux9~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~269_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~118 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~118 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y34_N20
cycloneive_lcell_comb \d0|regfileunit|data~265 (
// Equation(s):
// \d0|regfileunit|data~265_combout  = (!\state_controller|State.S_04~q  & (\d0|irunit|data [11] & (\d0|regfileunit|data~264_combout  & !\d0|irunit|data [10])))

	.dataa(\state_controller|State.S_04~q ),
	.datab(\d0|irunit|data [11]),
	.datac(\d0|regfileunit|data~264_combout ),
	.datad(\d0|irunit|data [10]),
	.cin(gnd),
	.combout(\d0|regfileunit|data~265_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~265 .lut_mask = 16'h0040;
defparam \d0|regfileunit|data~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y36_N13
dffeas \d0|regfileunit|data~86 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux9~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~265_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~86 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~86 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y35_N0
cycloneive_lcell_comb \d0|regfileunit|data~266 (
// Equation(s):
// \d0|regfileunit|data~266_combout  = (!\state_controller|State.S_04~q  & (!\d0|irunit|data [9] & !\state_controller|WideOr25~0_combout ))

	.dataa(gnd),
	.datab(\state_controller|State.S_04~q ),
	.datac(\d0|irunit|data [9]),
	.datad(\state_controller|WideOr25~0_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~266_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~266 .lut_mask = 16'h0003;
defparam \d0|regfileunit|data~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y35_N22
cycloneive_lcell_comb \d0|regfileunit|data~268 (
// Equation(s):
// \d0|regfileunit|data~268_combout  = (!\state_controller|State.S_04~q  & (\d0|regfileunit|data~266_combout  & (!\d0|irunit|data [10] & \d0|irunit|data [11])))

	.dataa(\state_controller|State.S_04~q ),
	.datab(\d0|regfileunit|data~266_combout ),
	.datac(\d0|irunit|data [10]),
	.datad(\d0|irunit|data [11]),
	.cin(gnd),
	.combout(\d0|regfileunit|data~268_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~268 .lut_mask = 16'h0400;
defparam \d0|regfileunit|data~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y36_N17
dffeas \d0|regfileunit|data~70 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux9~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~268_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~70 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~70 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y35_N2
cycloneive_lcell_comb \d0|regfileunit|data~267 (
// Equation(s):
// \d0|regfileunit|data~267_combout  = (\d0|regfileunit|data~266_combout  & ((\state_controller|State.S_04~q ) # ((\d0|irunit|data [10] & \d0|irunit|data [11]))))

	.dataa(\state_controller|State.S_04~q ),
	.datab(\d0|regfileunit|data~266_combout ),
	.datac(\d0|irunit|data [10]),
	.datad(\d0|irunit|data [11]),
	.cin(gnd),
	.combout(\d0|regfileunit|data~267_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~267 .lut_mask = 16'hC888;
defparam \d0|regfileunit|data~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y36_N11
dffeas \d0|regfileunit|data~102 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux9~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~267_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~102 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~102 .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y34_N15
dffeas \d0|regfileunit|data~39 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux8~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~270_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~39 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~39 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y35_N30
cycloneive_lcell_comb \d0|regfileunit|data~55feeder (
// Equation(s):
// \d0|regfileunit|data~55feeder_combout  = \muxforCPU_bus|Mux8~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\muxforCPU_bus|Mux8~4_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~55feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~55feeder .lut_mask = 16'hFF00;
defparam \d0|regfileunit|data~55feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y35_N10
cycloneive_lcell_comb \d0|regfileunit|data~273 (
// Equation(s):
// \d0|regfileunit|data~273_combout  = (\d0|irunit|data [10] & (!\d0|irunit|data [11] & (\d0|regfileunit|data~264_combout  & !\state_controller|State.S_04~q )))

	.dataa(\d0|irunit|data [10]),
	.datab(\d0|irunit|data [11]),
	.datac(\d0|regfileunit|data~264_combout ),
	.datad(\state_controller|State.S_04~q ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~273_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~273 .lut_mask = 16'h0020;
defparam \d0|regfileunit|data~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y35_N31
dffeas \d0|regfileunit|data~55 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|regfileunit|data~55feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|regfileunit|data~273_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~55 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~55 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y35_N18
cycloneive_lcell_comb \d0|regfileunit|data~271 (
// Equation(s):
// \d0|regfileunit|data~271_combout  = (!\d0|irunit|data [10] & (!\d0|irunit|data [11] & (!\state_controller|State.S_04~q  & \d0|regfileunit|data~264_combout )))

	.dataa(\d0|irunit|data [10]),
	.datab(\d0|irunit|data [11]),
	.datac(\state_controller|State.S_04~q ),
	.datad(\d0|regfileunit|data~264_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~271_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~271 .lut_mask = 16'h0100;
defparam \d0|regfileunit|data~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y34_N29
dffeas \d0|regfileunit|data~23 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux8~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~271_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~23 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y35_N8
cycloneive_lcell_comb \d0|regfileunit|data~272 (
// Equation(s):
// \d0|regfileunit|data~272_combout  = (!\state_controller|State.S_04~q  & (\d0|regfileunit|data~266_combout  & (!\d0|irunit|data [10] & !\d0|irunit|data [11])))

	.dataa(\state_controller|State.S_04~q ),
	.datab(\d0|regfileunit|data~266_combout ),
	.datac(\d0|irunit|data [10]),
	.datad(\d0|irunit|data [11]),
	.cin(gnd),
	.combout(\d0|regfileunit|data~272_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~272 .lut_mask = 16'h0004;
defparam \d0|regfileunit|data~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y34_N5
dffeas \d0|regfileunit|data~7 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux8~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~272_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~7 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y34_N28
cycloneive_lcell_comb \d0|regfileunit|data~185 (
// Equation(s):
// \d0|regfileunit|data~185_combout  = (\d0|irunit|data [6] & ((\d0|irunit|data [7]) # ((\d0|regfileunit|data~23_q )))) # (!\d0|irunit|data [6] & (!\d0|irunit|data [7] & ((\d0|regfileunit|data~7_q ))))

	.dataa(\d0|irunit|data [6]),
	.datab(\d0|irunit|data [7]),
	.datac(\d0|regfileunit|data~23_q ),
	.datad(\d0|regfileunit|data~7_q ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~185_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~185 .lut_mask = 16'hB9A8;
defparam \d0|regfileunit|data~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y34_N26
cycloneive_lcell_comb \d0|regfileunit|data~186 (
// Equation(s):
// \d0|regfileunit|data~186_combout  = (\d0|irunit|data [7] & ((\d0|regfileunit|data~185_combout  & ((\d0|regfileunit|data~55_q ))) # (!\d0|regfileunit|data~185_combout  & (\d0|regfileunit|data~39_q )))) # (!\d0|irunit|data [7] & 
// (((\d0|regfileunit|data~185_combout ))))

	.dataa(\d0|regfileunit|data~39_q ),
	.datab(\d0|irunit|data [7]),
	.datac(\d0|regfileunit|data~55_q ),
	.datad(\d0|regfileunit|data~185_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~186_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~186 .lut_mask = 16'hF388;
defparam \d0|regfileunit|data~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y38_N17
dffeas \d0|regfileunit|data~87 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux8~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~265_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~87 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~87 .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y38_N3
dffeas \d0|regfileunit|data~119 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux8~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~269_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~119 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~119 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y38_N10
cycloneive_lcell_comb \d0|regfileunit|data~71feeder (
// Equation(s):
// \d0|regfileunit|data~71feeder_combout  = \muxforCPU_bus|Mux8~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\muxforCPU_bus|Mux8~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|regfileunit|data~71feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~71feeder .lut_mask = 16'hF0F0;
defparam \d0|regfileunit|data~71feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y38_N11
dffeas \d0|regfileunit|data~71 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|regfileunit|data~71feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|regfileunit|data~268_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~71 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~71 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y38_N0
cycloneive_lcell_comb \d0|regfileunit|data~103feeder (
// Equation(s):
// \d0|regfileunit|data~103feeder_combout  = \muxforCPU_bus|Mux8~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\muxforCPU_bus|Mux8~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|regfileunit|data~103feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~103feeder .lut_mask = 16'hF0F0;
defparam \d0|regfileunit|data~103feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y38_N1
dffeas \d0|regfileunit|data~103 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|regfileunit|data~103feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|regfileunit|data~267_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~103 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~103 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y38_N12
cycloneive_lcell_comb \d0|regfileunit|data~183 (
// Equation(s):
// \d0|regfileunit|data~183_combout  = (\d0|irunit|data [7] & (((\d0|regfileunit|data~103_q ) # (\d0|irunit|data [6])))) # (!\d0|irunit|data [7] & (\d0|regfileunit|data~71_q  & ((!\d0|irunit|data [6]))))

	.dataa(\d0|regfileunit|data~71_q ),
	.datab(\d0|regfileunit|data~103_q ),
	.datac(\d0|irunit|data [7]),
	.datad(\d0|irunit|data [6]),
	.cin(gnd),
	.combout(\d0|regfileunit|data~183_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~183 .lut_mask = 16'hF0CA;
defparam \d0|regfileunit|data~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y38_N2
cycloneive_lcell_comb \d0|regfileunit|data~184 (
// Equation(s):
// \d0|regfileunit|data~184_combout  = (\d0|irunit|data [6] & ((\d0|regfileunit|data~183_combout  & ((\d0|regfileunit|data~119_q ))) # (!\d0|regfileunit|data~183_combout  & (\d0|regfileunit|data~87_q )))) # (!\d0|irunit|data [6] & 
// (((\d0|regfileunit|data~183_combout ))))

	.dataa(\d0|irunit|data [6]),
	.datab(\d0|regfileunit|data~87_q ),
	.datac(\d0|regfileunit|data~119_q ),
	.datad(\d0|regfileunit|data~183_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~184_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~184 .lut_mask = 16'hF588;
defparam \d0|regfileunit|data~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y38_N28
cycloneive_lcell_comb \d0|regfileunit|data~187 (
// Equation(s):
// \d0|regfileunit|data~187_combout  = (\d0|irunit|data [8] & ((\d0|regfileunit|data~184_combout ))) # (!\d0|irunit|data [8] & (\d0|regfileunit|data~186_combout ))

	.dataa(\d0|irunit|data [8]),
	.datab(gnd),
	.datac(\d0|regfileunit|data~186_combout ),
	.datad(\d0|regfileunit|data~184_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~187_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~187 .lut_mask = 16'hFA50;
defparam \d0|regfileunit|data~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y35_N6
cycloneive_lcell_comb \d0|adder1mux|f[7]~37 (
// Equation(s):
// \d0|adder1mux|f[7]~37_combout  = (\state_controller|State.S_07~q  & (((\d0|regfileunit|data~187_combout )))) # (!\state_controller|State.S_07~q  & ((\state_controller|State.S_06~q  & ((\d0|regfileunit|data~187_combout ))) # 
// (!\state_controller|State.S_06~q  & (\d0|pc|data [7]))))

	.dataa(\state_controller|State.S_07~q ),
	.datab(\state_controller|State.S_06~q ),
	.datac(\d0|pc|data [7]),
	.datad(\d0|regfileunit|data~187_combout ),
	.cin(gnd),
	.combout(\d0|adder1mux|f[7]~37_combout ),
	.cout());
// synopsys translate_off
defparam \d0|adder1mux|f[7]~37 .lut_mask = 16'hFE10;
defparam \d0|adder1mux|f[7]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \S[5]~input (
	.i(S[5]),
	.ibar(gnd),
	.o(\S[5]~input_o ));
// synopsys translate_off
defparam \S[5]~input .bus_hold = "false";
defparam \S[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N22
cycloneive_io_ibuf \Data[5]~input (
	.i(Data[5]),
	.ibar(gnd),
	.o(\Data[5]~input_o ));
// synopsys translate_off
defparam \Data[5]~input .bus_hold = "false";
defparam \Data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X90_Y16_N7
dffeas \tr0|b[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|b[5] .is_wysiwyg = "true";
defparam \tr0|b[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y16_N6
cycloneive_lcell_comb \d0|mdrmux|f[5]~11 (
// Equation(s):
// \d0|mdrmux|f[5]~11_combout  = (!\d0|mdrmux|f[0]~0_combout  & ((\memory_subsystem|Equal0~4_combout  & (\S[5]~input_o )) # (!\memory_subsystem|Equal0~4_combout  & ((\tr0|b [5])))))

	.dataa(\S[5]~input_o ),
	.datab(\d0|mdrmux|f[0]~0_combout ),
	.datac(\tr0|b [5]),
	.datad(\memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\d0|mdrmux|f[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \d0|mdrmux|f[5]~11 .lut_mask = 16'h2230;
defparam \d0|mdrmux|f[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y32_N24
cycloneive_lcell_comb \d0|mdrmux|f[5]~12 (
// Equation(s):
// \d0|mdrmux|f[5]~12_combout  = (\d0|mdrmux|f[5]~11_combout ) # ((\state_controller|State.S_23~q  & \muxforCPU_bus|Mux10~4_combout ))

	.dataa(\state_controller|State.S_23~q ),
	.datab(gnd),
	.datac(\d0|mdrmux|f[5]~11_combout ),
	.datad(\muxforCPU_bus|Mux10~4_combout ),
	.cin(gnd),
	.combout(\d0|mdrmux|f[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \d0|mdrmux|f[5]~12 .lut_mask = 16'hFAF0;
defparam \d0|mdrmux|f[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y32_N25
dffeas \d0|mdr|data[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|mdrmux|f[5]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state_controller|WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|mdr|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|mdr|data[5] .is_wysiwyg = "true";
defparam \d0|mdr|data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y38_N27
dffeas \d0|regfileunit|data~85 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux10~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~265_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~85 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~85 .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y38_N9
dffeas \d0|regfileunit|data~117 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux10~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~269_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~117 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~117 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y38_N6
cycloneive_lcell_comb \d0|regfileunit|data~69feeder (
// Equation(s):
// \d0|regfileunit|data~69feeder_combout  = \muxforCPU_bus|Mux10~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\muxforCPU_bus|Mux10~4_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~69feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~69feeder .lut_mask = 16'hFF00;
defparam \d0|regfileunit|data~69feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y38_N7
dffeas \d0|regfileunit|data~69 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|regfileunit|data~69feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|regfileunit|data~268_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~69 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~69 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y38_N24
cycloneive_lcell_comb \d0|regfileunit|data~101feeder (
// Equation(s):
// \d0|regfileunit|data~101feeder_combout  = \muxforCPU_bus|Mux10~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\muxforCPU_bus|Mux10~4_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~101feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~101feeder .lut_mask = 16'hFF00;
defparam \d0|regfileunit|data~101feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y38_N25
dffeas \d0|regfileunit|data~101 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|regfileunit|data~101feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|regfileunit|data~267_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~101 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y38_N28
cycloneive_lcell_comb \d0|regfileunit|data~165 (
// Equation(s):
// \d0|regfileunit|data~165_combout  = (\d0|irunit|data [7] & (((\d0|regfileunit|data~101_q ) # (\d0|irunit|data [6])))) # (!\d0|irunit|data [7] & (\d0|regfileunit|data~69_q  & ((!\d0|irunit|data [6]))))

	.dataa(\d0|regfileunit|data~69_q ),
	.datab(\d0|regfileunit|data~101_q ),
	.datac(\d0|irunit|data [7]),
	.datad(\d0|irunit|data [6]),
	.cin(gnd),
	.combout(\d0|regfileunit|data~165_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~165 .lut_mask = 16'hF0CA;
defparam \d0|regfileunit|data~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y38_N8
cycloneive_lcell_comb \d0|regfileunit|data~166 (
// Equation(s):
// \d0|regfileunit|data~166_combout  = (\d0|irunit|data [6] & ((\d0|regfileunit|data~165_combout  & ((\d0|regfileunit|data~117_q ))) # (!\d0|regfileunit|data~165_combout  & (\d0|regfileunit|data~85_q )))) # (!\d0|irunit|data [6] & 
// (((\d0|regfileunit|data~165_combout ))))

	.dataa(\d0|irunit|data [6]),
	.datab(\d0|regfileunit|data~85_q ),
	.datac(\d0|regfileunit|data~117_q ),
	.datad(\d0|regfileunit|data~165_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~166_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~166 .lut_mask = 16'hF588;
defparam \d0|regfileunit|data~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y34_N19
dffeas \d0|regfileunit|data~37 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux10~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~270_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~37 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~37 .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y34_N15
dffeas \d0|regfileunit|data~21 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux10~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~271_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~21 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~21 .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y34_N17
dffeas \d0|regfileunit|data~5 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux10~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~272_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~5 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y34_N14
cycloneive_lcell_comb \d0|regfileunit|data~167 (
// Equation(s):
// \d0|regfileunit|data~167_combout  = (\d0|irunit|data [6] & ((\d0|irunit|data [7]) # ((\d0|regfileunit|data~21_q )))) # (!\d0|irunit|data [6] & (!\d0|irunit|data [7] & ((\d0|regfileunit|data~5_q ))))

	.dataa(\d0|irunit|data [6]),
	.datab(\d0|irunit|data [7]),
	.datac(\d0|regfileunit|data~21_q ),
	.datad(\d0|regfileunit|data~5_q ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~167_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~167 .lut_mask = 16'hB9A8;
defparam \d0|regfileunit|data~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y35_N8
cycloneive_lcell_comb \d0|regfileunit|data~53feeder (
// Equation(s):
// \d0|regfileunit|data~53feeder_combout  = \muxforCPU_bus|Mux10~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\muxforCPU_bus|Mux10~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|regfileunit|data~53feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~53feeder .lut_mask = 16'hF0F0;
defparam \d0|regfileunit|data~53feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y35_N9
dffeas \d0|regfileunit|data~53 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|regfileunit|data~53feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|regfileunit|data~273_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~53 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~53 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y34_N24
cycloneive_lcell_comb \d0|regfileunit|data~168 (
// Equation(s):
// \d0|regfileunit|data~168_combout  = (\d0|irunit|data [7] & ((\d0|regfileunit|data~167_combout  & ((\d0|regfileunit|data~53_q ))) # (!\d0|regfileunit|data~167_combout  & (\d0|regfileunit|data~37_q )))) # (!\d0|irunit|data [7] & 
// (((\d0|regfileunit|data~167_combout ))))

	.dataa(\d0|regfileunit|data~37_q ),
	.datab(\d0|irunit|data [7]),
	.datac(\d0|regfileunit|data~167_combout ),
	.datad(\d0|regfileunit|data~53_q ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~168_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~168 .lut_mask = 16'hF838;
defparam \d0|regfileunit|data~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y38_N22
cycloneive_lcell_comb \d0|regfileunit|data~169 (
// Equation(s):
// \d0|regfileunit|data~169_combout  = (\d0|irunit|data [8] & (\d0|regfileunit|data~166_combout )) # (!\d0|irunit|data [8] & ((\d0|regfileunit|data~168_combout )))

	.dataa(\d0|irunit|data [8]),
	.datab(gnd),
	.datac(\d0|regfileunit|data~166_combout ),
	.datad(\d0|regfileunit|data~168_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~169_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~169 .lut_mask = 16'hF5A0;
defparam \d0|regfileunit|data~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y38_N18
cycloneive_lcell_comb \d0|adder1mux|f[5]~35 (
// Equation(s):
// \d0|adder1mux|f[5]~35_combout  = (\state_controller|State.S_07~q  & (((\d0|regfileunit|data~169_combout )))) # (!\state_controller|State.S_07~q  & ((\state_controller|State.S_06~q  & ((\d0|regfileunit|data~169_combout ))) # 
// (!\state_controller|State.S_06~q  & (\d0|pc|data [5]))))

	.dataa(\state_controller|State.S_07~q ),
	.datab(\state_controller|State.S_06~q ),
	.datac(\d0|pc|data [5]),
	.datad(\d0|regfileunit|data~169_combout ),
	.cin(gnd),
	.combout(\d0|adder1mux|f[5]~35_combout ),
	.cout());
// synopsys translate_off
defparam \d0|adder1mux|f[5]~35 .lut_mask = 16'hFE10;
defparam \d0|adder1mux|f[5]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \S[4]~input (
	.i(S[4]),
	.ibar(gnd),
	.o(\S[4]~input_o ));
// synopsys translate_off
defparam \S[4]~input .bus_hold = "false";
defparam \S[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N15
cycloneive_io_ibuf \Data[4]~input (
	.i(Data[4]),
	.ibar(gnd),
	.o(\Data[4]~input_o ));
// synopsys translate_off
defparam \Data[4]~input .bus_hold = "false";
defparam \Data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X90_Y16_N21
dffeas \tr0|b[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|b[4] .is_wysiwyg = "true";
defparam \tr0|b[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y16_N20
cycloneive_lcell_comb \d0|mdrmux|f[4]~9 (
// Equation(s):
// \d0|mdrmux|f[4]~9_combout  = (!\d0|mdrmux|f[0]~0_combout  & ((\memory_subsystem|Equal0~4_combout  & (\S[4]~input_o )) # (!\memory_subsystem|Equal0~4_combout  & ((\tr0|b [4])))))

	.dataa(\S[4]~input_o ),
	.datab(\d0|mdrmux|f[0]~0_combout ),
	.datac(\tr0|b [4]),
	.datad(\memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\d0|mdrmux|f[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \d0|mdrmux|f[4]~9 .lut_mask = 16'h2230;
defparam \d0|mdrmux|f[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y32_N10
cycloneive_lcell_comb \d0|mdrmux|f[4]~10 (
// Equation(s):
// \d0|mdrmux|f[4]~10_combout  = (\d0|mdrmux|f[4]~9_combout ) # ((\state_controller|State.S_23~q  & \muxforCPU_bus|Mux11~4_combout ))

	.dataa(\state_controller|State.S_23~q ),
	.datab(gnd),
	.datac(\muxforCPU_bus|Mux11~4_combout ),
	.datad(\d0|mdrmux|f[4]~9_combout ),
	.cin(gnd),
	.combout(\d0|mdrmux|f[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \d0|mdrmux|f[4]~10 .lut_mask = 16'hFFA0;
defparam \d0|mdrmux|f[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y32_N11
dffeas \d0|mdr|data[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|mdrmux|f[4]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state_controller|WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|mdr|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|mdr|data[4] .is_wysiwyg = "true";
defparam \d0|mdr|data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y33_N2
cycloneive_lcell_comb \muxforCPU_bus|Mux11~3 (
// Equation(s):
// \muxforCPU_bus|Mux11~3_combout  = (\state_controller|WideOr19~combout  & (((\d0|mdr|data [4]) # (\state_controller|WideOr18~combout )))) # (!\state_controller|WideOr19~combout  & (\d0|pc|data [4] & ((!\state_controller|WideOr18~combout ))))

	.dataa(\d0|pc|data [4]),
	.datab(\state_controller|WideOr19~combout ),
	.datac(\d0|mdr|data [4]),
	.datad(\state_controller|WideOr18~combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux11~3 .lut_mask = 16'hCCE2;
defparam \muxforCPU_bus|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y34_N31
dffeas \d0|regfileunit|data~36 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux11~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~270_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~36 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~36 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y35_N20
cycloneive_lcell_comb \d0|regfileunit|data~52feeder (
// Equation(s):
// \d0|regfileunit|data~52feeder_combout  = \muxforCPU_bus|Mux11~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\muxforCPU_bus|Mux11~4_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~52feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~52feeder .lut_mask = 16'hFF00;
defparam \d0|regfileunit|data~52feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y35_N21
dffeas \d0|regfileunit|data~52 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|regfileunit|data~52feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|regfileunit|data~273_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~52 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~52 .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y34_N9
dffeas \d0|regfileunit|data~4 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux11~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~272_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~4 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~4 .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y34_N17
dffeas \d0|regfileunit|data~20 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux11~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~271_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~20 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y34_N16
cycloneive_lcell_comb \d0|regfileunit|data~158 (
// Equation(s):
// \d0|regfileunit|data~158_combout  = (\d0|irunit|data [6] & (((\d0|regfileunit|data~20_q ) # (\d0|irunit|data [7])))) # (!\d0|irunit|data [6] & (\d0|regfileunit|data~4_q  & ((!\d0|irunit|data [7]))))

	.dataa(\d0|irunit|data [6]),
	.datab(\d0|regfileunit|data~4_q ),
	.datac(\d0|regfileunit|data~20_q ),
	.datad(\d0|irunit|data [7]),
	.cin(gnd),
	.combout(\d0|regfileunit|data~158_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~158 .lut_mask = 16'hAAE4;
defparam \d0|regfileunit|data~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y34_N18
cycloneive_lcell_comb \d0|regfileunit|data~159 (
// Equation(s):
// \d0|regfileunit|data~159_combout  = (\d0|irunit|data [7] & ((\d0|regfileunit|data~158_combout  & ((\d0|regfileunit|data~52_q ))) # (!\d0|regfileunit|data~158_combout  & (\d0|regfileunit|data~36_q )))) # (!\d0|irunit|data [7] & 
// (((\d0|regfileunit|data~158_combout ))))

	.dataa(\d0|irunit|data [7]),
	.datab(\d0|regfileunit|data~36_q ),
	.datac(\d0|regfileunit|data~52_q ),
	.datad(\d0|regfileunit|data~158_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~159_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~159 .lut_mask = 16'hF588;
defparam \d0|regfileunit|data~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y36_N13
dffeas \d0|regfileunit|data~116 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux11~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~269_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~116 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~116 .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y36_N21
dffeas \d0|regfileunit|data~84 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux11~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~265_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~84 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~84 .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y36_N11
dffeas \d0|regfileunit|data~68 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux11~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~268_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~68 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~68 .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y36_N3
dffeas \d0|regfileunit|data~100 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux11~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~267_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~100 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y36_N2
cycloneive_lcell_comb \d0|regfileunit|data~156 (
// Equation(s):
// \d0|regfileunit|data~156_combout  = (\d0|irunit|data [6] & (((\d0|irunit|data [7])))) # (!\d0|irunit|data [6] & ((\d0|irunit|data [7] & ((\d0|regfileunit|data~100_q ))) # (!\d0|irunit|data [7] & (\d0|regfileunit|data~68_q ))))

	.dataa(\d0|regfileunit|data~68_q ),
	.datab(\d0|irunit|data [6]),
	.datac(\d0|regfileunit|data~100_q ),
	.datad(\d0|irunit|data [7]),
	.cin(gnd),
	.combout(\d0|regfileunit|data~156_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~156 .lut_mask = 16'hFC22;
defparam \d0|regfileunit|data~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y36_N20
cycloneive_lcell_comb \d0|regfileunit|data~157 (
// Equation(s):
// \d0|regfileunit|data~157_combout  = (\d0|irunit|data [6] & ((\d0|regfileunit|data~156_combout  & (\d0|regfileunit|data~116_q )) # (!\d0|regfileunit|data~156_combout  & ((\d0|regfileunit|data~84_q ))))) # (!\d0|irunit|data [6] & 
// (((\d0|regfileunit|data~156_combout ))))

	.dataa(\d0|regfileunit|data~116_q ),
	.datab(\d0|irunit|data [6]),
	.datac(\d0|regfileunit|data~84_q ),
	.datad(\d0|regfileunit|data~156_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~157_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~157 .lut_mask = 16'hBBC0;
defparam \d0|regfileunit|data~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y34_N4
cycloneive_lcell_comb \d0|regfileunit|data~160 (
// Equation(s):
// \d0|regfileunit|data~160_combout  = (\d0|irunit|data [8] & ((\d0|regfileunit|data~157_combout ))) # (!\d0|irunit|data [8] & (\d0|regfileunit|data~159_combout ))

	.dataa(\d0|irunit|data [8]),
	.datab(\d0|regfileunit|data~159_combout ),
	.datac(\d0|regfileunit|data~157_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|regfileunit|data~160_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~160 .lut_mask = 16'hE4E4;
defparam \d0|regfileunit|data~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y34_N0
cycloneive_lcell_comb \d0|adder1mux|f[4]~34 (
// Equation(s):
// \d0|adder1mux|f[4]~34_combout  = (\state_controller|State.S_07~q  & (((\d0|regfileunit|data~160_combout )))) # (!\state_controller|State.S_07~q  & ((\state_controller|State.S_06~q  & (\d0|regfileunit|data~160_combout )) # (!\state_controller|State.S_06~q  
// & ((\d0|pc|data [4])))))

	.dataa(\state_controller|State.S_07~q ),
	.datab(\state_controller|State.S_06~q ),
	.datac(\d0|regfileunit|data~160_combout ),
	.datad(\d0|pc|data [4]),
	.cin(gnd),
	.combout(\d0|adder1mux|f[4]~34_combout ),
	.cout());
// synopsys translate_off
defparam \d0|adder1mux|f[4]~34 .lut_mask = 16'hF1E0;
defparam \d0|adder1mux|f[4]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y37_N7
dffeas \d0|irunit|data[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux12~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\state_controller|State.S_35~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|irunit|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|irunit|data[3] .is_wysiwyg = "true";
defparam \d0|irunit|data[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \S[2]~input (
	.i(S[2]),
	.ibar(gnd),
	.o(\S[2]~input_o ));
// synopsys translate_off
defparam \S[2]~input .bus_hold = "false";
defparam \S[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N22
cycloneive_io_ibuf \Data[2]~input (
	.i(Data[2]),
	.ibar(gnd),
	.o(\Data[2]~input_o ));
// synopsys translate_off
defparam \Data[2]~input .bus_hold = "false";
defparam \Data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X90_Y16_N5
dffeas \tr0|b[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|b[2] .is_wysiwyg = "true";
defparam \tr0|b[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y16_N4
cycloneive_lcell_comb \d0|mdrmux|f[2]~5 (
// Equation(s):
// \d0|mdrmux|f[2]~5_combout  = (!\d0|mdrmux|f[0]~0_combout  & ((\memory_subsystem|Equal0~4_combout  & (\S[2]~input_o )) # (!\memory_subsystem|Equal0~4_combout  & ((\tr0|b [2])))))

	.dataa(\S[2]~input_o ),
	.datab(\d0|mdrmux|f[0]~0_combout ),
	.datac(\tr0|b [2]),
	.datad(\memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\d0|mdrmux|f[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \d0|mdrmux|f[2]~5 .lut_mask = 16'h2230;
defparam \d0|mdrmux|f[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y32_N12
cycloneive_lcell_comb \d0|mdrmux|f[2]~6 (
// Equation(s):
// \d0|mdrmux|f[2]~6_combout  = (\d0|mdrmux|f[2]~5_combout ) # ((\state_controller|State.S_23~q  & \muxforCPU_bus|Mux13~4_combout ))

	.dataa(\state_controller|State.S_23~q ),
	.datab(gnd),
	.datac(\muxforCPU_bus|Mux13~4_combout ),
	.datad(\d0|mdrmux|f[2]~5_combout ),
	.cin(gnd),
	.combout(\d0|mdrmux|f[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \d0|mdrmux|f[2]~6 .lut_mask = 16'hFFA0;
defparam \d0|mdrmux|f[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y32_N13
dffeas \d0|mdr|data[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|mdrmux|f[2]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state_controller|WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|mdr|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|mdr|data[2] .is_wysiwyg = "true";
defparam \d0|mdr|data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y33_N18
cycloneive_lcell_comb \muxforCPU_bus|Mux13~3 (
// Equation(s):
// \muxforCPU_bus|Mux13~3_combout  = (\state_controller|WideOr19~combout  & (((\d0|mdr|data [2]) # (\state_controller|WideOr18~combout )))) # (!\state_controller|WideOr19~combout  & (\d0|pc|data [2] & ((!\state_controller|WideOr18~combout ))))

	.dataa(\d0|pc|data [2]),
	.datab(\state_controller|WideOr19~combout ),
	.datac(\d0|mdr|data [2]),
	.datad(\state_controller|WideOr18~combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux13~3 .lut_mask = 16'hCCE2;
defparam \muxforCPU_bus|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y37_N25
dffeas \d0|irunit|data[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux13~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\state_controller|State.S_35~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|irunit|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|irunit|data[2] .is_wysiwyg = "true";
defparam \d0|irunit|data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y35_N17
dffeas \d0|regfileunit|data~49 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\muxforCPU_bus|Mux14~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|regfileunit|data~273_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~49 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~49 .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y37_N9
dffeas \d0|regfileunit|data~33 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux14~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~270_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~33 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~33 .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y34_N7
dffeas \d0|regfileunit|data~17 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux14~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~271_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~17 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~17 .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y34_N9
dffeas \d0|regfileunit|data~1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux14~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~272_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~1 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y34_N8
cycloneive_lcell_comb \d0|regfileunit|data~135 (
// Equation(s):
// \d0|regfileunit|data~135_combout  = (\d0|irunit|data [7] & (((\d0|irunit|data [6])))) # (!\d0|irunit|data [7] & ((\d0|irunit|data [6] & (\d0|regfileunit|data~17_q )) # (!\d0|irunit|data [6] & ((\d0|regfileunit|data~1_q )))))

	.dataa(\d0|irunit|data [7]),
	.datab(\d0|regfileunit|data~17_q ),
	.datac(\d0|regfileunit|data~1_q ),
	.datad(\d0|irunit|data [6]),
	.cin(gnd),
	.combout(\d0|regfileunit|data~135_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~135 .lut_mask = 16'hEE50;
defparam \d0|regfileunit|data~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y37_N26
cycloneive_lcell_comb \d0|regfileunit|data~136 (
// Equation(s):
// \d0|regfileunit|data~136_combout  = (\d0|irunit|data [7] & ((\d0|regfileunit|data~135_combout  & (\d0|regfileunit|data~49_q )) # (!\d0|regfileunit|data~135_combout  & ((\d0|regfileunit|data~33_q ))))) # (!\d0|irunit|data [7] & 
// (((\d0|regfileunit|data~135_combout ))))

	.dataa(\d0|regfileunit|data~49_q ),
	.datab(\d0|regfileunit|data~33_q ),
	.datac(\d0|irunit|data [7]),
	.datad(\d0|regfileunit|data~135_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~136_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~136 .lut_mask = 16'hAFC0;
defparam \d0|regfileunit|data~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y36_N24
cycloneive_lcell_comb \d0|regfileunit|data~81feeder (
// Equation(s):
// \d0|regfileunit|data~81feeder_combout  = \muxforCPU_bus|Mux14~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\muxforCPU_bus|Mux14~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|regfileunit|data~81feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~81feeder .lut_mask = 16'hF0F0;
defparam \d0|regfileunit|data~81feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y36_N25
dffeas \d0|regfileunit|data~81 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|regfileunit|data~81feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|regfileunit|data~265_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~81 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~81 .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y37_N7
dffeas \d0|regfileunit|data~113 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux14~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~269_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~113 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~113 .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y36_N1
dffeas \d0|regfileunit|data~65 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux14~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~268_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~65 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~65 .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y36_N23
dffeas \d0|regfileunit|data~97 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux14~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~267_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~97 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~97 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y36_N22
cycloneive_lcell_comb \d0|regfileunit|data~133 (
// Equation(s):
// \d0|regfileunit|data~133_combout  = (\d0|irunit|data [6] & (((\d0|irunit|data [7])))) # (!\d0|irunit|data [6] & ((\d0|irunit|data [7] & ((\d0|regfileunit|data~97_q ))) # (!\d0|irunit|data [7] & (\d0|regfileunit|data~65_q ))))

	.dataa(\d0|irunit|data [6]),
	.datab(\d0|regfileunit|data~65_q ),
	.datac(\d0|regfileunit|data~97_q ),
	.datad(\d0|irunit|data [7]),
	.cin(gnd),
	.combout(\d0|regfileunit|data~133_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~133 .lut_mask = 16'hFA44;
defparam \d0|regfileunit|data~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y37_N6
cycloneive_lcell_comb \d0|regfileunit|data~134 (
// Equation(s):
// \d0|regfileunit|data~134_combout  = (\d0|irunit|data [6] & ((\d0|regfileunit|data~133_combout  & ((\d0|regfileunit|data~113_q ))) # (!\d0|regfileunit|data~133_combout  & (\d0|regfileunit|data~81_q )))) # (!\d0|irunit|data [6] & 
// (((\d0|regfileunit|data~133_combout ))))

	.dataa(\d0|irunit|data [6]),
	.datab(\d0|regfileunit|data~81_q ),
	.datac(\d0|regfileunit|data~113_q ),
	.datad(\d0|regfileunit|data~133_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~134_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~134 .lut_mask = 16'hF588;
defparam \d0|regfileunit|data~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y37_N24
cycloneive_lcell_comb \d0|regfileunit|data~137 (
// Equation(s):
// \d0|regfileunit|data~137_combout  = (\d0|irunit|data [8] & ((\d0|regfileunit|data~134_combout ))) # (!\d0|irunit|data [8] & (\d0|regfileunit|data~136_combout ))

	.dataa(gnd),
	.datab(\d0|irunit|data [8]),
	.datac(\d0|regfileunit|data~136_combout ),
	.datad(\d0|regfileunit|data~134_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~137_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~137 .lut_mask = 16'hFC30;
defparam \d0|regfileunit|data~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y37_N20
cycloneive_lcell_comb \d0|adder1mux|f[1]~31 (
// Equation(s):
// \d0|adder1mux|f[1]~31_combout  = (\state_controller|State.S_07~q  & (((\d0|regfileunit|data~137_combout )))) # (!\state_controller|State.S_07~q  & ((\state_controller|State.S_06~q  & ((\d0|regfileunit|data~137_combout ))) # 
// (!\state_controller|State.S_06~q  & (\d0|pc|data [1]))))

	.dataa(\d0|pc|data [1]),
	.datab(\state_controller|State.S_07~q ),
	.datac(\state_controller|State.S_06~q ),
	.datad(\d0|regfileunit|data~137_combout ),
	.cin(gnd),
	.combout(\d0|adder1mux|f[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \d0|adder1mux|f[1]~31 .lut_mask = 16'hFE02;
defparam \d0|adder1mux|f[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y37_N1
dffeas \d0|irunit|data[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux15~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\state_controller|State.S_35~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|irunit|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|irunit|data[0] .is_wysiwyg = "true";
defparam \d0|irunit|data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y35_N0
cycloneive_lcell_comb \d0|br_adder|f[0]~0 (
// Equation(s):
// \d0|br_adder|f[0]~0_combout  = (\d0|adder1mux|f[0]~30_combout  & (\d0|irunit|data [0] $ (VCC))) # (!\d0|adder1mux|f[0]~30_combout  & (\d0|irunit|data [0] & VCC))
// \d0|br_adder|f[0]~1  = CARRY((\d0|adder1mux|f[0]~30_combout  & \d0|irunit|data [0]))

	.dataa(\d0|adder1mux|f[0]~30_combout ),
	.datab(\d0|irunit|data [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\d0|br_adder|f[0]~0_combout ),
	.cout(\d0|br_adder|f[0]~1 ));
// synopsys translate_off
defparam \d0|br_adder|f[0]~0 .lut_mask = 16'h6688;
defparam \d0|br_adder|f[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y35_N2
cycloneive_lcell_comb \d0|br_adder|f[1]~2 (
// Equation(s):
// \d0|br_adder|f[1]~2_combout  = (\d0|irunit|data [1] & ((\d0|adder1mux|f[1]~31_combout  & (\d0|br_adder|f[0]~1  & VCC)) # (!\d0|adder1mux|f[1]~31_combout  & (!\d0|br_adder|f[0]~1 )))) # (!\d0|irunit|data [1] & ((\d0|adder1mux|f[1]~31_combout  & 
// (!\d0|br_adder|f[0]~1 )) # (!\d0|adder1mux|f[1]~31_combout  & ((\d0|br_adder|f[0]~1 ) # (GND)))))
// \d0|br_adder|f[1]~3  = CARRY((\d0|irunit|data [1] & (!\d0|adder1mux|f[1]~31_combout  & !\d0|br_adder|f[0]~1 )) # (!\d0|irunit|data [1] & ((!\d0|br_adder|f[0]~1 ) # (!\d0|adder1mux|f[1]~31_combout ))))

	.dataa(\d0|irunit|data [1]),
	.datab(\d0|adder1mux|f[1]~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|br_adder|f[0]~1 ),
	.combout(\d0|br_adder|f[1]~2_combout ),
	.cout(\d0|br_adder|f[1]~3 ));
// synopsys translate_off
defparam \d0|br_adder|f[1]~2 .lut_mask = 16'h9617;
defparam \d0|br_adder|f[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \S[1]~input (
	.i(S[1]),
	.ibar(gnd),
	.o(\S[1]~input_o ));
// synopsys translate_off
defparam \S[1]~input .bus_hold = "false";
defparam \S[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N1
cycloneive_io_ibuf \Data[1]~input (
	.i(Data[1]),
	.ibar(gnd),
	.o(\Data[1]~input_o ));
// synopsys translate_off
defparam \Data[1]~input .bus_hold = "false";
defparam \Data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X90_Y16_N15
dffeas \tr0|b[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|b[1] .is_wysiwyg = "true";
defparam \tr0|b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y16_N14
cycloneive_lcell_comb \d0|mdrmux|f[1]~3 (
// Equation(s):
// \d0|mdrmux|f[1]~3_combout  = (!\d0|mdrmux|f[0]~0_combout  & ((\memory_subsystem|Equal0~4_combout  & (\S[1]~input_o )) # (!\memory_subsystem|Equal0~4_combout  & ((\tr0|b [1])))))

	.dataa(\S[1]~input_o ),
	.datab(\d0|mdrmux|f[0]~0_combout ),
	.datac(\tr0|b [1]),
	.datad(\memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\d0|mdrmux|f[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|mdrmux|f[1]~3 .lut_mask = 16'h2230;
defparam \d0|mdrmux|f[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y32_N26
cycloneive_lcell_comb \d0|mdrmux|f[1]~4 (
// Equation(s):
// \d0|mdrmux|f[1]~4_combout  = (\d0|mdrmux|f[1]~3_combout ) # ((\state_controller|State.S_23~q  & \muxforCPU_bus|Mux14~7_combout ))

	.dataa(\state_controller|State.S_23~q ),
	.datab(gnd),
	.datac(\d0|mdrmux|f[1]~3_combout ),
	.datad(\muxforCPU_bus|Mux14~7_combout ),
	.cin(gnd),
	.combout(\d0|mdrmux|f[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|mdrmux|f[1]~4 .lut_mask = 16'hFAF0;
defparam \d0|mdrmux|f[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y32_N27
dffeas \d0|mdr|data[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|mdrmux|f[1]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state_controller|WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|mdr|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|mdr|data[1] .is_wysiwyg = "true";
defparam \d0|mdr|data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y34_N8
cycloneive_lcell_comb \state_controller|Decoder0~0 (
// Equation(s):
// \state_controller|Decoder0~0_combout  = (\d0|irunit|data [15] & (!\d0|irunit|data [12] & (\d0|irunit|data [14] & !\d0|irunit|data [13])))

	.dataa(\d0|irunit|data [15]),
	.datab(\d0|irunit|data [12]),
	.datac(\d0|irunit|data [14]),
	.datad(\d0|irunit|data [13]),
	.cin(gnd),
	.combout(\state_controller|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Decoder0~0 .lut_mask = 16'h0020;
defparam \state_controller|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y34_N0
cycloneive_lcell_comb \state_controller|Selector10~0 (
// Equation(s):
// \state_controller|Selector10~0_combout  = (\state_controller|Decoder0~0_combout  & \state_controller|State.S_32~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state_controller|Decoder0~0_combout ),
	.datad(\state_controller|State.S_32~q ),
	.cin(gnd),
	.combout(\state_controller|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Selector10~0 .lut_mask = 16'hF000;
defparam \state_controller|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y34_N1
dffeas \state_controller|State.S_12 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_12 .is_wysiwyg = "true";
defparam \state_controller|State.S_12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y34_N16
cycloneive_lcell_comb \state_controller|WideOr24 (
// Equation(s):
// \state_controller|WideOr24~combout  = (\state_controller|State.S_12~q ) # ((\state_controller|State.S_05~q ) # ((\state_controller|State.S_23~q ) # (\state_controller|State.S_20~q )))

	.dataa(\state_controller|State.S_12~q ),
	.datab(\state_controller|State.S_05~q ),
	.datac(\state_controller|State.S_23~q ),
	.datad(\state_controller|State.S_20~q ),
	.cin(gnd),
	.combout(\state_controller|WideOr24~combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|WideOr24 .lut_mask = 16'hFFFE;
defparam \state_controller|WideOr24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y37_N0
cycloneive_lcell_comb \muxforCPU_bus|Mux14~8 (
// Equation(s):
// \muxforCPU_bus|Mux14~8_combout  = (!\state_controller|WideOr24~combout  & (\state_controller|WideOr23~combout  & !\d0|regfileunit|data~137_combout ))

	.dataa(\state_controller|WideOr24~combout ),
	.datab(\state_controller|WideOr23~combout ),
	.datac(gnd),
	.datad(\d0|regfileunit|data~137_combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux14~8_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux14~8 .lut_mask = 16'h0044;
defparam \muxforCPU_bus|Mux14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y37_N22
cycloneive_lcell_comb \state_controller|Selector23~0 (
// Equation(s):
// \state_controller|Selector23~0_combout  = (\d0|irunit|data [5] & ((\state_controller|State.S_05~q ) # (\state_controller|State.S_01~q )))

	.dataa(gnd),
	.datab(\state_controller|State.S_05~q ),
	.datac(\d0|irunit|data [5]),
	.datad(\state_controller|State.S_01~q ),
	.cin(gnd),
	.combout(\state_controller|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Selector23~0 .lut_mask = 16'hF0C0;
defparam \state_controller|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y37_N8
cycloneive_lcell_comb \d0|sr2mux|f[1]~7 (
// Equation(s):
// \d0|sr2mux|f[1]~7_combout  = (\d0|irunit|data [0] & ((\d0|irunit|data [2]) # ((\d0|regfileunit|data~49_q )))) # (!\d0|irunit|data [0] & (!\d0|irunit|data [2] & (\d0|regfileunit|data~33_q )))

	.dataa(\d0|irunit|data [0]),
	.datab(\d0|irunit|data [2]),
	.datac(\d0|regfileunit|data~33_q ),
	.datad(\d0|regfileunit|data~49_q ),
	.cin(gnd),
	.combout(\d0|sr2mux|f[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \d0|sr2mux|f[1]~7 .lut_mask = 16'hBA98;
defparam \d0|sr2mux|f[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y37_N22
cycloneive_lcell_comb \d0|sr2mux|f[1]~8 (
// Equation(s):
// \d0|sr2mux|f[1]~8_combout  = (\d0|irunit|data [2] & ((\d0|sr2mux|f[1]~7_combout  & (\d0|regfileunit|data~113_q )) # (!\d0|sr2mux|f[1]~7_combout  & ((\d0|regfileunit|data~97_q ))))) # (!\d0|irunit|data [2] & (((\d0|sr2mux|f[1]~7_combout ))))

	.dataa(\d0|regfileunit|data~113_q ),
	.datab(\d0|irunit|data [2]),
	.datac(\d0|sr2mux|f[1]~7_combout ),
	.datad(\d0|regfileunit|data~97_q ),
	.cin(gnd),
	.combout(\d0|sr2mux|f[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \d0|sr2mux|f[1]~8 .lut_mask = 16'hBCB0;
defparam \d0|sr2mux|f[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y36_N0
cycloneive_lcell_comb \d0|sr2mux|f[1]~5 (
// Equation(s):
// \d0|sr2mux|f[1]~5_combout  = (\d0|irunit|data [0] & ((\d0|regfileunit|data~81_q ) # ((!\d0|irunit|data [2])))) # (!\d0|irunit|data [0] & (((\d0|regfileunit|data~65_q  & \d0|irunit|data [2]))))

	.dataa(\d0|irunit|data [0]),
	.datab(\d0|regfileunit|data~81_q ),
	.datac(\d0|regfileunit|data~65_q ),
	.datad(\d0|irunit|data [2]),
	.cin(gnd),
	.combout(\d0|sr2mux|f[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \d0|sr2mux|f[1]~5 .lut_mask = 16'hD8AA;
defparam \d0|sr2mux|f[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y34_N6
cycloneive_lcell_comb \d0|sr2mux|f[1]~6 (
// Equation(s):
// \d0|sr2mux|f[1]~6_combout  = (\d0|irunit|data [2] & (((\d0|sr2mux|f[1]~5_combout )))) # (!\d0|irunit|data [2] & ((\d0|sr2mux|f[1]~5_combout  & ((\d0|regfileunit|data~17_q ))) # (!\d0|sr2mux|f[1]~5_combout  & (\d0|regfileunit|data~1_q ))))

	.dataa(\d0|regfileunit|data~1_q ),
	.datab(\d0|irunit|data [2]),
	.datac(\d0|regfileunit|data~17_q ),
	.datad(\d0|sr2mux|f[1]~5_combout ),
	.cin(gnd),
	.combout(\d0|sr2mux|f[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \d0|sr2mux|f[1]~6 .lut_mask = 16'hFC22;
defparam \d0|sr2mux|f[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y37_N28
cycloneive_lcell_comb \d0|sr2mux|f[1]~9 (
// Equation(s):
// \d0|sr2mux|f[1]~9_combout  = (\state_controller|Selector23~0_combout  & (\d0|irunit|data [1])) # (!\state_controller|Selector23~0_combout  & ((\d0|irunit|data [1] & (\d0|sr2mux|f[1]~8_combout )) # (!\d0|irunit|data [1] & ((\d0|sr2mux|f[1]~6_combout )))))

	.dataa(\state_controller|Selector23~0_combout ),
	.datab(\d0|irunit|data [1]),
	.datac(\d0|sr2mux|f[1]~8_combout ),
	.datad(\d0|sr2mux|f[1]~6_combout ),
	.cin(gnd),
	.combout(\d0|sr2mux|f[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \d0|sr2mux|f[1]~9 .lut_mask = 16'hD9C8;
defparam \d0|sr2mux|f[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y37_N14
cycloneive_lcell_comb \muxforCPU_bus|Mux14~4 (
// Equation(s):
// \muxforCPU_bus|Mux14~4_combout  = (\state_controller|WideOr24~combout  & (\d0|regfileunit|data~137_combout  & ((\state_controller|WideOr23~combout ) # (\d0|sr2mux|f[1]~9_combout ))))

	.dataa(\state_controller|WideOr24~combout ),
	.datab(\state_controller|WideOr23~combout ),
	.datac(\d0|sr2mux|f[1]~9_combout ),
	.datad(\d0|regfileunit|data~137_combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux14~4 .lut_mask = 16'hA800;
defparam \muxforCPU_bus|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y37_N29
dffeas \d0|regfileunit|data~64 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux15~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~268_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~64 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~64 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y33_N28
cycloneive_lcell_comb \d0|regfileunit|data~96feeder (
// Equation(s):
// \d0|regfileunit|data~96feeder_combout  = \muxforCPU_bus|Mux15~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\muxforCPU_bus|Mux15~9_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~96feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~96feeder .lut_mask = 16'hFF00;
defparam \d0|regfileunit|data~96feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y33_N29
dffeas \d0|regfileunit|data~96 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|regfileunit|data~96feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|regfileunit|data~267_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~96 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~96 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y33_N10
cycloneive_lcell_comb \d0|regfileunit|data~0feeder (
// Equation(s):
// \d0|regfileunit|data~0feeder_combout  = \muxforCPU_bus|Mux15~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\muxforCPU_bus|Mux15~9_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~0feeder .lut_mask = 16'hFF00;
defparam \d0|regfileunit|data~0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y33_N11
dffeas \d0|regfileunit|data~0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|regfileunit|data~0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|regfileunit|data~272_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~0 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y37_N10
cycloneive_lcell_comb \d0|regfileunit|data~32feeder (
// Equation(s):
// \d0|regfileunit|data~32feeder_combout  = \muxforCPU_bus|Mux15~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\muxforCPU_bus|Mux15~9_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~32feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~32feeder .lut_mask = 16'hFF00;
defparam \d0|regfileunit|data~32feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y37_N11
dffeas \d0|regfileunit|data~32 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|regfileunit|data~32feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|regfileunit|data~270_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~32 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y33_N24
cycloneive_lcell_comb \d0|sr2mux|f[0]~0 (
// Equation(s):
// \d0|sr2mux|f[0]~0_combout  = (\d0|irunit|data [2] & (((\d0|irunit|data [1])))) # (!\d0|irunit|data [2] & ((\d0|irunit|data [1] & ((\d0|regfileunit|data~32_q ))) # (!\d0|irunit|data [1] & (\d0|regfileunit|data~0_q ))))

	.dataa(\d0|regfileunit|data~0_q ),
	.datab(\d0|irunit|data [2]),
	.datac(\d0|irunit|data [1]),
	.datad(\d0|regfileunit|data~32_q ),
	.cin(gnd),
	.combout(\d0|sr2mux|f[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|sr2mux|f[0]~0 .lut_mask = 16'hF2C2;
defparam \d0|sr2mux|f[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y33_N22
cycloneive_lcell_comb \d0|sr2mux|f[0]~1 (
// Equation(s):
// \d0|sr2mux|f[0]~1_combout  = (\d0|irunit|data [2] & ((\d0|sr2mux|f[0]~0_combout  & ((\d0|regfileunit|data~96_q ))) # (!\d0|sr2mux|f[0]~0_combout  & (\d0|regfileunit|data~64_q )))) # (!\d0|irunit|data [2] & (((\d0|sr2mux|f[0]~0_combout ))))

	.dataa(\d0|regfileunit|data~64_q ),
	.datab(\d0|regfileunit|data~96_q ),
	.datac(\d0|irunit|data [2]),
	.datad(\d0|sr2mux|f[0]~0_combout ),
	.cin(gnd),
	.combout(\d0|sr2mux|f[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|sr2mux|f[0]~1 .lut_mask = 16'hCFA0;
defparam \d0|sr2mux|f[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y35_N26
cycloneive_lcell_comb \d0|regfileunit|data~48feeder (
// Equation(s):
// \d0|regfileunit|data~48feeder_combout  = \muxforCPU_bus|Mux15~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\muxforCPU_bus|Mux15~9_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~48feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~48feeder .lut_mask = 16'hFF00;
defparam \d0|regfileunit|data~48feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y35_N27
dffeas \d0|regfileunit|data~48 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|regfileunit|data~48feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|regfileunit|data~273_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~48 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~48 .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y34_N9
dffeas \d0|regfileunit|data~16 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux15~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~271_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~16 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y37_N14
cycloneive_lcell_comb \d0|regfileunit|data~112feeder (
// Equation(s):
// \d0|regfileunit|data~112feeder_combout  = \muxforCPU_bus|Mux15~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\muxforCPU_bus|Mux15~9_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~112feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~112feeder .lut_mask = 16'hFF00;
defparam \d0|regfileunit|data~112feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y37_N15
dffeas \d0|regfileunit|data~112 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|regfileunit|data~112feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|regfileunit|data~269_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~112 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~112 .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y37_N5
dffeas \d0|regfileunit|data~80 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux15~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~265_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~80 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~80 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y37_N24
cycloneive_lcell_comb \d0|sr2mux|f[0]~2 (
// Equation(s):
// \d0|sr2mux|f[0]~2_combout  = (\d0|irunit|data [2] & ((\d0|irunit|data [1] & (\d0|regfileunit|data~112_q )) # (!\d0|irunit|data [1] & ((\d0|regfileunit|data~80_q ))))) # (!\d0|irunit|data [2] & (((\d0|irunit|data [1]))))

	.dataa(\d0|regfileunit|data~112_q ),
	.datab(\d0|regfileunit|data~80_q ),
	.datac(\d0|irunit|data [2]),
	.datad(\d0|irunit|data [1]),
	.cin(gnd),
	.combout(\d0|sr2mux|f[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|sr2mux|f[0]~2 .lut_mask = 16'hAFC0;
defparam \d0|sr2mux|f[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y34_N8
cycloneive_lcell_comb \d0|sr2mux|f[0]~3 (
// Equation(s):
// \d0|sr2mux|f[0]~3_combout  = (\d0|irunit|data [2] & (((\d0|sr2mux|f[0]~2_combout )))) # (!\d0|irunit|data [2] & ((\d0|sr2mux|f[0]~2_combout  & (\d0|regfileunit|data~48_q )) # (!\d0|sr2mux|f[0]~2_combout  & ((\d0|regfileunit|data~16_q )))))

	.dataa(\d0|irunit|data [2]),
	.datab(\d0|regfileunit|data~48_q ),
	.datac(\d0|regfileunit|data~16_q ),
	.datad(\d0|sr2mux|f[0]~2_combout ),
	.cin(gnd),
	.combout(\d0|sr2mux|f[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|sr2mux|f[0]~3 .lut_mask = 16'hEE50;
defparam \d0|sr2mux|f[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y33_N8
cycloneive_lcell_comb \d0|sr2mux|f[0]~4 (
// Equation(s):
// \d0|sr2mux|f[0]~4_combout  = (\d0|irunit|data [0] & ((\state_controller|Selector23~0_combout ) # ((\d0|sr2mux|f[0]~3_combout )))) # (!\d0|irunit|data [0] & (!\state_controller|Selector23~0_combout  & (\d0|sr2mux|f[0]~1_combout )))

	.dataa(\d0|irunit|data [0]),
	.datab(\state_controller|Selector23~0_combout ),
	.datac(\d0|sr2mux|f[0]~1_combout ),
	.datad(\d0|sr2mux|f[0]~3_combout ),
	.cin(gnd),
	.combout(\d0|sr2mux|f[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|sr2mux|f[0]~4 .lut_mask = 16'hBA98;
defparam \d0|sr2mux|f[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y37_N0
cycloneive_lcell_comb \d0|ArithmeticLogicUnit|Add0~0 (
// Equation(s):
// \d0|ArithmeticLogicUnit|Add0~0_combout  = (\d0|sr2mux|f[0]~4_combout  & (\d0|regfileunit|data~132_combout  $ (VCC))) # (!\d0|sr2mux|f[0]~4_combout  & (\d0|regfileunit|data~132_combout  & VCC))
// \d0|ArithmeticLogicUnit|Add0~1  = CARRY((\d0|sr2mux|f[0]~4_combout  & \d0|regfileunit|data~132_combout ))

	.dataa(\d0|sr2mux|f[0]~4_combout ),
	.datab(\d0|regfileunit|data~132_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\d0|ArithmeticLogicUnit|Add0~0_combout ),
	.cout(\d0|ArithmeticLogicUnit|Add0~1 ));
// synopsys translate_off
defparam \d0|ArithmeticLogicUnit|Add0~0 .lut_mask = 16'h6688;
defparam \d0|ArithmeticLogicUnit|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y37_N2
cycloneive_lcell_comb \d0|ArithmeticLogicUnit|Add0~2 (
// Equation(s):
// \d0|ArithmeticLogicUnit|Add0~2_combout  = (\d0|regfileunit|data~137_combout  & ((\d0|sr2mux|f[1]~9_combout  & (\d0|ArithmeticLogicUnit|Add0~1  & VCC)) # (!\d0|sr2mux|f[1]~9_combout  & (!\d0|ArithmeticLogicUnit|Add0~1 )))) # 
// (!\d0|regfileunit|data~137_combout  & ((\d0|sr2mux|f[1]~9_combout  & (!\d0|ArithmeticLogicUnit|Add0~1 )) # (!\d0|sr2mux|f[1]~9_combout  & ((\d0|ArithmeticLogicUnit|Add0~1 ) # (GND)))))
// \d0|ArithmeticLogicUnit|Add0~3  = CARRY((\d0|regfileunit|data~137_combout  & (!\d0|sr2mux|f[1]~9_combout  & !\d0|ArithmeticLogicUnit|Add0~1 )) # (!\d0|regfileunit|data~137_combout  & ((!\d0|ArithmeticLogicUnit|Add0~1 ) # (!\d0|sr2mux|f[1]~9_combout ))))

	.dataa(\d0|regfileunit|data~137_combout ),
	.datab(\d0|sr2mux|f[1]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ArithmeticLogicUnit|Add0~1 ),
	.combout(\d0|ArithmeticLogicUnit|Add0~2_combout ),
	.cout(\d0|ArithmeticLogicUnit|Add0~3 ));
// synopsys translate_off
defparam \d0|ArithmeticLogicUnit|Add0~2 .lut_mask = 16'h9617;
defparam \d0|ArithmeticLogicUnit|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y37_N12
cycloneive_lcell_comb \muxforCPU_bus|Mux14~5 (
// Equation(s):
// \muxforCPU_bus|Mux14~5_combout  = (\muxforCPU_bus|Mux14~8_combout ) # ((\muxforCPU_bus|Mux14~4_combout ) # ((\muxforCPU_bus|Mux15~6_combout  & \d0|ArithmeticLogicUnit|Add0~2_combout )))

	.dataa(\muxforCPU_bus|Mux15~6_combout ),
	.datab(\muxforCPU_bus|Mux14~8_combout ),
	.datac(\muxforCPU_bus|Mux14~4_combout ),
	.datad(\d0|ArithmeticLogicUnit|Add0~2_combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux14~5 .lut_mask = 16'hFEFC;
defparam \muxforCPU_bus|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y37_N30
cycloneive_lcell_comb \muxforCPU_bus|Mux14~6 (
// Equation(s):
// \muxforCPU_bus|Mux14~6_combout  = (\state_controller|WideOr18~combout  & (((\state_controller|WideOr19~combout ) # (\muxforCPU_bus|Mux14~5_combout )))) # (!\state_controller|WideOr18~combout  & (\d0|pc|data [1] & (!\state_controller|WideOr19~combout )))

	.dataa(\d0|pc|data [1]),
	.datab(\state_controller|WideOr18~combout ),
	.datac(\state_controller|WideOr19~combout ),
	.datad(\muxforCPU_bus|Mux14~5_combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux14~6 .lut_mask = 16'hCEC2;
defparam \muxforCPU_bus|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y35_N16
cycloneive_lcell_comb \muxforCPU_bus|Mux14~7 (
// Equation(s):
// \muxforCPU_bus|Mux14~7_combout  = (\state_controller|WideOr19~combout  & ((\muxforCPU_bus|Mux14~6_combout  & (\d0|br_adder|f[1]~2_combout )) # (!\muxforCPU_bus|Mux14~6_combout  & ((\d0|mdr|data [1]))))) # (!\state_controller|WideOr19~combout  & 
// (((\muxforCPU_bus|Mux14~6_combout ))))

	.dataa(\d0|br_adder|f[1]~2_combout ),
	.datab(\state_controller|WideOr19~combout ),
	.datac(\d0|mdr|data [1]),
	.datad(\muxforCPU_bus|Mux14~6_combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux14~7 .lut_mask = 16'hBBC0;
defparam \muxforCPU_bus|Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y37_N11
dffeas \d0|irunit|data[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux14~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\state_controller|State.S_35~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|irunit|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|irunit|data[1] .is_wysiwyg = "true";
defparam \d0|irunit|data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y35_N4
cycloneive_lcell_comb \d0|br_adder|f[2]~4 (
// Equation(s):
// \d0|br_adder|f[2]~4_combout  = ((\d0|adder1mux|f[2]~32_combout  $ (\d0|irunit|data [2] $ (!\d0|br_adder|f[1]~3 )))) # (GND)
// \d0|br_adder|f[2]~5  = CARRY((\d0|adder1mux|f[2]~32_combout  & ((\d0|irunit|data [2]) # (!\d0|br_adder|f[1]~3 ))) # (!\d0|adder1mux|f[2]~32_combout  & (\d0|irunit|data [2] & !\d0|br_adder|f[1]~3 )))

	.dataa(\d0|adder1mux|f[2]~32_combout ),
	.datab(\d0|irunit|data [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|br_adder|f[1]~3 ),
	.combout(\d0|br_adder|f[2]~4_combout ),
	.cout(\d0|br_adder|f[2]~5 ));
// synopsys translate_off
defparam \d0|br_adder|f[2]~4 .lut_mask = 16'h698E;
defparam \d0|br_adder|f[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y36_N25
dffeas \d0|regfileunit|data~114 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux13~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~269_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~114 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~114 .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y36_N29
dffeas \d0|regfileunit|data~82 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux13~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~265_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~82 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~82 .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y36_N7
dffeas \d0|regfileunit|data~66 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux13~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~268_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~66 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~66 .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y36_N7
dffeas \d0|regfileunit|data~98 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux13~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~267_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~98 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~98 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y36_N6
cycloneive_lcell_comb \d0|regfileunit|data~138 (
// Equation(s):
// \d0|regfileunit|data~138_combout  = (\d0|irunit|data [6] & (((\d0|irunit|data [7])))) # (!\d0|irunit|data [6] & ((\d0|irunit|data [7] & ((\d0|regfileunit|data~98_q ))) # (!\d0|irunit|data [7] & (\d0|regfileunit|data~66_q ))))

	.dataa(\d0|regfileunit|data~66_q ),
	.datab(\d0|irunit|data [6]),
	.datac(\d0|regfileunit|data~98_q ),
	.datad(\d0|irunit|data [7]),
	.cin(gnd),
	.combout(\d0|regfileunit|data~138_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~138 .lut_mask = 16'hFC22;
defparam \d0|regfileunit|data~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y36_N28
cycloneive_lcell_comb \d0|regfileunit|data~139 (
// Equation(s):
// \d0|regfileunit|data~139_combout  = (\d0|irunit|data [6] & ((\d0|regfileunit|data~138_combout  & (\d0|regfileunit|data~114_q )) # (!\d0|regfileunit|data~138_combout  & ((\d0|regfileunit|data~82_q ))))) # (!\d0|irunit|data [6] & 
// (((\d0|regfileunit|data~138_combout ))))

	.dataa(\d0|irunit|data [6]),
	.datab(\d0|regfileunit|data~114_q ),
	.datac(\d0|regfileunit|data~82_q ),
	.datad(\d0|regfileunit|data~138_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~139_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~139 .lut_mask = 16'hDDA0;
defparam \d0|regfileunit|data~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y34_N28
cycloneive_lcell_comb \muxforCPU_bus|Mux15~5 (
// Equation(s):
// \muxforCPU_bus|Mux15~5_combout  = (\state_controller|WideOr23~combout  & !\state_controller|WideOr24~combout )

	.dataa(gnd),
	.datab(\state_controller|WideOr23~combout ),
	.datac(gnd),
	.datad(\state_controller|WideOr24~combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux15~5 .lut_mask = 16'h00CC;
defparam \muxforCPU_bus|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y33_N12
cycloneive_lcell_comb \muxforCPU_bus|Mux13~1 (
// Equation(s):
// \muxforCPU_bus|Mux13~1_combout  = (\muxforCPU_bus|Mux15~5_combout  & ((\d0|irunit|data [8] & (!\d0|regfileunit|data~139_combout )) # (!\d0|irunit|data [8] & ((!\d0|regfileunit|data~141_combout )))))

	.dataa(\d0|irunit|data [8]),
	.datab(\d0|regfileunit|data~139_combout ),
	.datac(\d0|regfileunit|data~141_combout ),
	.datad(\muxforCPU_bus|Mux15~5_combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux13~1 .lut_mask = 16'h2700;
defparam \muxforCPU_bus|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y36_N6
cycloneive_lcell_comb \d0|regfileunit|data~143 (
// Equation(s):
// \d0|regfileunit|data~143_combout  = (\d0|irunit|data [1] & ((\d0|regfileunit|data~98_q ) # ((\d0|irunit|data [0])))) # (!\d0|irunit|data [1] & (((\d0|regfileunit|data~66_q  & !\d0|irunit|data [0]))))

	.dataa(\d0|irunit|data [1]),
	.datab(\d0|regfileunit|data~98_q ),
	.datac(\d0|regfileunit|data~66_q ),
	.datad(\d0|irunit|data [0]),
	.cin(gnd),
	.combout(\d0|regfileunit|data~143_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~143 .lut_mask = 16'hAAD8;
defparam \d0|regfileunit|data~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y36_N24
cycloneive_lcell_comb \d0|regfileunit|data~144 (
// Equation(s):
// \d0|regfileunit|data~144_combout  = (\d0|irunit|data [0] & ((\d0|regfileunit|data~143_combout  & ((\d0|regfileunit|data~114_q ))) # (!\d0|regfileunit|data~143_combout  & (\d0|regfileunit|data~82_q )))) # (!\d0|irunit|data [0] & 
// (((\d0|regfileunit|data~143_combout ))))

	.dataa(\d0|irunit|data [0]),
	.datab(\d0|regfileunit|data~82_q ),
	.datac(\d0|regfileunit|data~114_q ),
	.datad(\d0|regfileunit|data~143_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~144_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~144 .lut_mask = 16'hF588;
defparam \d0|regfileunit|data~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y34_N23
dffeas \d0|regfileunit|data~34 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux13~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~270_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~34 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~34 .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y34_N31
dffeas \d0|regfileunit|data~18 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux13~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~271_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~18 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~18 .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y34_N1
dffeas \d0|regfileunit|data~2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux13~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~272_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~2 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y34_N0
cycloneive_lcell_comb \d0|regfileunit|data~145 (
// Equation(s):
// \d0|regfileunit|data~145_combout  = (\d0|irunit|data [0] & ((\d0|regfileunit|data~18_q ) # ((\d0|irunit|data [1])))) # (!\d0|irunit|data [0] & (((\d0|regfileunit|data~2_q  & !\d0|irunit|data [1]))))

	.dataa(\d0|irunit|data [0]),
	.datab(\d0|regfileunit|data~18_q ),
	.datac(\d0|regfileunit|data~2_q ),
	.datad(\d0|irunit|data [1]),
	.cin(gnd),
	.combout(\d0|regfileunit|data~145_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~145 .lut_mask = 16'hAAD8;
defparam \d0|regfileunit|data~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y34_N22
cycloneive_lcell_comb \d0|regfileunit|data~146 (
// Equation(s):
// \d0|regfileunit|data~146_combout  = (\d0|irunit|data [1] & ((\d0|regfileunit|data~145_combout  & (\d0|regfileunit|data~50_q )) # (!\d0|regfileunit|data~145_combout  & ((\d0|regfileunit|data~34_q ))))) # (!\d0|irunit|data [1] & 
// (((\d0|regfileunit|data~145_combout ))))

	.dataa(\d0|regfileunit|data~50_q ),
	.datab(\d0|irunit|data [1]),
	.datac(\d0|regfileunit|data~34_q ),
	.datad(\d0|regfileunit|data~145_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~146_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~146 .lut_mask = 16'hBBC0;
defparam \d0|regfileunit|data~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y34_N10
cycloneive_lcell_comb \d0|sr2mux|f[2]~10 (
// Equation(s):
// \d0|sr2mux|f[2]~10_combout  = (\state_controller|Selector23~0_combout  & (\d0|irunit|data [2])) # (!\state_controller|Selector23~0_combout  & ((\d0|irunit|data [2] & (\d0|regfileunit|data~144_combout )) # (!\d0|irunit|data [2] & 
// ((\d0|regfileunit|data~146_combout )))))

	.dataa(\state_controller|Selector23~0_combout ),
	.datab(\d0|irunit|data [2]),
	.datac(\d0|regfileunit|data~144_combout ),
	.datad(\d0|regfileunit|data~146_combout ),
	.cin(gnd),
	.combout(\d0|sr2mux|f[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \d0|sr2mux|f[2]~10 .lut_mask = 16'hD9C8;
defparam \d0|sr2mux|f[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y33_N6
cycloneive_lcell_comb \muxforCPU_bus|Mux13~0 (
// Equation(s):
// \muxforCPU_bus|Mux13~0_combout  = (\state_controller|WideOr24~combout  & (\d0|regfileunit|data~142_combout  & ((\d0|sr2mux|f[2]~10_combout ) # (\state_controller|WideOr23~combout ))))

	.dataa(\d0|sr2mux|f[2]~10_combout ),
	.datab(\state_controller|WideOr23~combout ),
	.datac(\state_controller|WideOr24~combout ),
	.datad(\d0|regfileunit|data~142_combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux13~0 .lut_mask = 16'hE000;
defparam \muxforCPU_bus|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y37_N4
cycloneive_lcell_comb \d0|ArithmeticLogicUnit|Add0~4 (
// Equation(s):
// \d0|ArithmeticLogicUnit|Add0~4_combout  = ((\d0|sr2mux|f[2]~10_combout  $ (\d0|regfileunit|data~142_combout  $ (!\d0|ArithmeticLogicUnit|Add0~3 )))) # (GND)
// \d0|ArithmeticLogicUnit|Add0~5  = CARRY((\d0|sr2mux|f[2]~10_combout  & ((\d0|regfileunit|data~142_combout ) # (!\d0|ArithmeticLogicUnit|Add0~3 ))) # (!\d0|sr2mux|f[2]~10_combout  & (\d0|regfileunit|data~142_combout  & !\d0|ArithmeticLogicUnit|Add0~3 )))

	.dataa(\d0|sr2mux|f[2]~10_combout ),
	.datab(\d0|regfileunit|data~142_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ArithmeticLogicUnit|Add0~3 ),
	.combout(\d0|ArithmeticLogicUnit|Add0~4_combout ),
	.cout(\d0|ArithmeticLogicUnit|Add0~5 ));
// synopsys translate_off
defparam \d0|ArithmeticLogicUnit|Add0~4 .lut_mask = 16'h698E;
defparam \d0|ArithmeticLogicUnit|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y35_N16
cycloneive_lcell_comb \muxforCPU_bus|Mux13~2 (
// Equation(s):
// \muxforCPU_bus|Mux13~2_combout  = (\muxforCPU_bus|Mux13~1_combout ) # ((\muxforCPU_bus|Mux13~0_combout ) # ((\muxforCPU_bus|Mux15~6_combout  & \d0|ArithmeticLogicUnit|Add0~4_combout )))

	.dataa(\muxforCPU_bus|Mux13~1_combout ),
	.datab(\muxforCPU_bus|Mux15~6_combout ),
	.datac(\muxforCPU_bus|Mux13~0_combout ),
	.datad(\d0|ArithmeticLogicUnit|Add0~4_combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux13~2 .lut_mask = 16'hFEFA;
defparam \muxforCPU_bus|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y35_N8
cycloneive_lcell_comb \muxforCPU_bus|Mux13~4 (
// Equation(s):
// \muxforCPU_bus|Mux13~4_combout  = (\muxforCPU_bus|Mux13~3_combout  & (((\d0|br_adder|f[2]~4_combout )) # (!\state_controller|WideOr18~combout ))) # (!\muxforCPU_bus|Mux13~3_combout  & (\state_controller|WideOr18~combout  & ((\muxforCPU_bus|Mux13~2_combout 
// ))))

	.dataa(\muxforCPU_bus|Mux13~3_combout ),
	.datab(\state_controller|WideOr18~combout ),
	.datac(\d0|br_adder|f[2]~4_combout ),
	.datad(\muxforCPU_bus|Mux13~2_combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux13~4 .lut_mask = 16'hE6A2;
defparam \muxforCPU_bus|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y35_N9
dffeas \d0|regfileunit|data~50 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\muxforCPU_bus|Mux13~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|regfileunit|data~273_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~50 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~50 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y34_N30
cycloneive_lcell_comb \d0|regfileunit|data~140 (
// Equation(s):
// \d0|regfileunit|data~140_combout  = (\d0|irunit|data [6] & (((\d0|regfileunit|data~18_q ) # (\d0|irunit|data [7])))) # (!\d0|irunit|data [6] & (\d0|regfileunit|data~2_q  & ((!\d0|irunit|data [7]))))

	.dataa(\d0|irunit|data [6]),
	.datab(\d0|regfileunit|data~2_q ),
	.datac(\d0|regfileunit|data~18_q ),
	.datad(\d0|irunit|data [7]),
	.cin(gnd),
	.combout(\d0|regfileunit|data~140_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~140 .lut_mask = 16'hAAE4;
defparam \d0|regfileunit|data~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y33_N30
cycloneive_lcell_comb \d0|regfileunit|data~141 (
// Equation(s):
// \d0|regfileunit|data~141_combout  = (\d0|regfileunit|data~140_combout  & ((\d0|regfileunit|data~50_q ) # ((!\d0|irunit|data [7])))) # (!\d0|regfileunit|data~140_combout  & (((\d0|irunit|data [7] & \d0|regfileunit|data~34_q ))))

	.dataa(\d0|regfileunit|data~50_q ),
	.datab(\d0|regfileunit|data~140_combout ),
	.datac(\d0|irunit|data [7]),
	.datad(\d0|regfileunit|data~34_q ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~141_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~141 .lut_mask = 16'hBC8C;
defparam \d0|regfileunit|data~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y33_N16
cycloneive_lcell_comb \d0|regfileunit|data~142 (
// Equation(s):
// \d0|regfileunit|data~142_combout  = (\d0|irunit|data [8] & ((\d0|regfileunit|data~139_combout ))) # (!\d0|irunit|data [8] & (\d0|regfileunit|data~141_combout ))

	.dataa(gnd),
	.datab(\d0|irunit|data [8]),
	.datac(\d0|regfileunit|data~141_combout ),
	.datad(\d0|regfileunit|data~139_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~142_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~142 .lut_mask = 16'hFC30;
defparam \d0|regfileunit|data~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y35_N4
cycloneive_lcell_comb \d0|adder1mux|f[2]~32 (
// Equation(s):
// \d0|adder1mux|f[2]~32_combout  = (\state_controller|State.S_07~q  & (((\d0|regfileunit|data~142_combout )))) # (!\state_controller|State.S_07~q  & ((\state_controller|State.S_06~q  & ((\d0|regfileunit|data~142_combout ))) # 
// (!\state_controller|State.S_06~q  & (\d0|pc|data [2]))))

	.dataa(\state_controller|State.S_07~q ),
	.datab(\state_controller|State.S_06~q ),
	.datac(\d0|pc|data [2]),
	.datad(\d0|regfileunit|data~142_combout ),
	.cin(gnd),
	.combout(\d0|adder1mux|f[2]~32_combout ),
	.cout());
// synopsys translate_off
defparam \d0|adder1mux|f[2]~32 .lut_mask = 16'hFE10;
defparam \d0|adder1mux|f[2]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y35_N6
cycloneive_lcell_comb \d0|br_adder|f[3]~6 (
// Equation(s):
// \d0|br_adder|f[3]~6_combout  = (\d0|adder1mux|f[3]~33_combout  & ((\d0|irunit|data [3] & (\d0|br_adder|f[2]~5  & VCC)) # (!\d0|irunit|data [3] & (!\d0|br_adder|f[2]~5 )))) # (!\d0|adder1mux|f[3]~33_combout  & ((\d0|irunit|data [3] & (!\d0|br_adder|f[2]~5 
// )) # (!\d0|irunit|data [3] & ((\d0|br_adder|f[2]~5 ) # (GND)))))
// \d0|br_adder|f[3]~7  = CARRY((\d0|adder1mux|f[3]~33_combout  & (!\d0|irunit|data [3] & !\d0|br_adder|f[2]~5 )) # (!\d0|adder1mux|f[3]~33_combout  & ((!\d0|br_adder|f[2]~5 ) # (!\d0|irunit|data [3]))))

	.dataa(\d0|adder1mux|f[3]~33_combout ),
	.datab(\d0|irunit|data [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|br_adder|f[2]~5 ),
	.combout(\d0|br_adder|f[3]~6_combout ),
	.cout(\d0|br_adder|f[3]~7 ));
// synopsys translate_off
defparam \d0|br_adder|f[3]~6 .lut_mask = 16'h9617;
defparam \d0|br_adder|f[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \S[3]~input (
	.i(S[3]),
	.ibar(gnd),
	.o(\S[3]~input_o ));
// synopsys translate_off
defparam \S[3]~input .bus_hold = "false";
defparam \S[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N15
cycloneive_io_ibuf \Data[3]~input (
	.i(Data[3]),
	.ibar(gnd),
	.o(\Data[3]~input_o ));
// synopsys translate_off
defparam \Data[3]~input .bus_hold = "false";
defparam \Data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X90_Y16_N3
dffeas \tr0|b[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|b[3] .is_wysiwyg = "true";
defparam \tr0|b[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y16_N2
cycloneive_lcell_comb \d0|mdrmux|f[3]~7 (
// Equation(s):
// \d0|mdrmux|f[3]~7_combout  = (!\d0|mdrmux|f[0]~0_combout  & ((\memory_subsystem|Equal0~4_combout  & (\S[3]~input_o )) # (!\memory_subsystem|Equal0~4_combout  & ((\tr0|b [3])))))

	.dataa(\S[3]~input_o ),
	.datab(\d0|mdrmux|f[0]~0_combout ),
	.datac(\tr0|b [3]),
	.datad(\memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\d0|mdrmux|f[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \d0|mdrmux|f[3]~7 .lut_mask = 16'h2230;
defparam \d0|mdrmux|f[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y32_N14
cycloneive_lcell_comb \d0|mdrmux|f[3]~8 (
// Equation(s):
// \d0|mdrmux|f[3]~8_combout  = (\d0|mdrmux|f[3]~7_combout ) # ((\state_controller|State.S_23~q  & \muxforCPU_bus|Mux12~4_combout ))

	.dataa(\state_controller|State.S_23~q ),
	.datab(gnd),
	.datac(\d0|mdrmux|f[3]~7_combout ),
	.datad(\muxforCPU_bus|Mux12~4_combout ),
	.cin(gnd),
	.combout(\d0|mdrmux|f[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \d0|mdrmux|f[3]~8 .lut_mask = 16'hFAF0;
defparam \d0|mdrmux|f[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y32_N15
dffeas \d0|mdr|data[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|mdrmux|f[3]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state_controller|WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|mdr|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|mdr|data[3] .is_wysiwyg = "true";
defparam \d0|mdr|data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y37_N5
dffeas \d0|regfileunit|data~35 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux12~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~270_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~35 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y34_N22
cycloneive_lcell_comb \d0|regfileunit|data~3feeder (
// Equation(s):
// \d0|regfileunit|data~3feeder_combout  = \muxforCPU_bus|Mux12~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\muxforCPU_bus|Mux12~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|regfileunit|data~3feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~3feeder .lut_mask = 16'hF0F0;
defparam \d0|regfileunit|data~3feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y34_N23
dffeas \d0|regfileunit|data~3 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|regfileunit|data~3feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|regfileunit|data~272_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~3 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~3 .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y34_N5
dffeas \d0|regfileunit|data~19 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux12~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~271_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~19 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y37_N18
cycloneive_lcell_comb \d0|regfileunit|data~154 (
// Equation(s):
// \d0|regfileunit|data~154_combout  = (\d0|irunit|data [0] & (((\d0|regfileunit|data~19_q ) # (\d0|irunit|data [1])))) # (!\d0|irunit|data [0] & (\d0|regfileunit|data~3_q  & ((!\d0|irunit|data [1]))))

	.dataa(\d0|irunit|data [0]),
	.datab(\d0|regfileunit|data~3_q ),
	.datac(\d0|regfileunit|data~19_q ),
	.datad(\d0|irunit|data [1]),
	.cin(gnd),
	.combout(\d0|regfileunit|data~154_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~154 .lut_mask = 16'hAAE4;
defparam \d0|regfileunit|data~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y37_N4
cycloneive_lcell_comb \d0|regfileunit|data~155 (
// Equation(s):
// \d0|regfileunit|data~155_combout  = (\d0|irunit|data [1] & ((\d0|regfileunit|data~154_combout  & (\d0|regfileunit|data~51_q )) # (!\d0|regfileunit|data~154_combout  & ((\d0|regfileunit|data~35_q ))))) # (!\d0|irunit|data [1] & 
// (((\d0|regfileunit|data~154_combout ))))

	.dataa(\d0|regfileunit|data~51_q ),
	.datab(\d0|irunit|data [1]),
	.datac(\d0|regfileunit|data~35_q ),
	.datad(\d0|regfileunit|data~154_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~155_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~155 .lut_mask = 16'hBBC0;
defparam \d0|regfileunit|data~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y38_N7
dffeas \d0|regfileunit|data~115 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux12~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~269_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~115 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~115 .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y38_N1
dffeas \d0|regfileunit|data~83 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux12~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~265_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~83 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~83 .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y37_N27
dffeas \d0|regfileunit|data~99 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux12~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~267_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~99 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~99 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y37_N8
cycloneive_lcell_comb \d0|regfileunit|data~67feeder (
// Equation(s):
// \d0|regfileunit|data~67feeder_combout  = \muxforCPU_bus|Mux12~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\muxforCPU_bus|Mux12~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|regfileunit|data~67feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~67feeder .lut_mask = 16'hF0F0;
defparam \d0|regfileunit|data~67feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y37_N9
dffeas \d0|regfileunit|data~67 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|regfileunit|data~67feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|regfileunit|data~268_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~67 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~67 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y37_N10
cycloneive_lcell_comb \d0|regfileunit|data~152 (
// Equation(s):
// \d0|regfileunit|data~152_combout  = (\d0|irunit|data [0] & (((\d0|irunit|data [1])))) # (!\d0|irunit|data [0] & ((\d0|irunit|data [1] & (\d0|regfileunit|data~99_q )) # (!\d0|irunit|data [1] & ((\d0|regfileunit|data~67_q )))))

	.dataa(\d0|irunit|data [0]),
	.datab(\d0|regfileunit|data~99_q ),
	.datac(\d0|irunit|data [1]),
	.datad(\d0|regfileunit|data~67_q ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~152_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~152 .lut_mask = 16'hE5E0;
defparam \d0|regfileunit|data~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y38_N0
cycloneive_lcell_comb \d0|regfileunit|data~153 (
// Equation(s):
// \d0|regfileunit|data~153_combout  = (\d0|irunit|data [0] & ((\d0|regfileunit|data~152_combout  & (\d0|regfileunit|data~115_q )) # (!\d0|regfileunit|data~152_combout  & ((\d0|regfileunit|data~83_q ))))) # (!\d0|irunit|data [0] & 
// (((\d0|regfileunit|data~152_combout ))))

	.dataa(\d0|irunit|data [0]),
	.datab(\d0|regfileunit|data~115_q ),
	.datac(\d0|regfileunit|data~83_q ),
	.datad(\d0|regfileunit|data~152_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~153_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~153 .lut_mask = 16'hDDA0;
defparam \d0|regfileunit|data~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y37_N16
cycloneive_lcell_comb \d0|sr2mux|f[3]~11 (
// Equation(s):
// \d0|sr2mux|f[3]~11_combout  = (!\state_controller|Selector23~0_combout  & ((\d0|irunit|data [2] & ((\d0|regfileunit|data~153_combout ))) # (!\d0|irunit|data [2] & (\d0|regfileunit|data~155_combout ))))

	.dataa(\state_controller|Selector23~0_combout ),
	.datab(\d0|irunit|data [2]),
	.datac(\d0|regfileunit|data~155_combout ),
	.datad(\d0|regfileunit|data~153_combout ),
	.cin(gnd),
	.combout(\d0|sr2mux|f[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \d0|sr2mux|f[3]~11 .lut_mask = 16'h5410;
defparam \d0|sr2mux|f[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y37_N6
cycloneive_lcell_comb \d0|sr2mux|f[3]~12 (
// Equation(s):
// \d0|sr2mux|f[3]~12_combout  = (\d0|sr2mux|f[3]~11_combout ) # ((\state_controller|Selector23~0_combout  & \d0|irunit|data [3]))

	.dataa(\state_controller|Selector23~0_combout ),
	.datab(gnd),
	.datac(\d0|irunit|data [3]),
	.datad(\d0|sr2mux|f[3]~11_combout ),
	.cin(gnd),
	.combout(\d0|sr2mux|f[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \d0|sr2mux|f[3]~12 .lut_mask = 16'hFFA0;
defparam \d0|sr2mux|f[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y37_N26
cycloneive_lcell_comb \muxforCPU_bus|Mux12~0 (
// Equation(s):
// \muxforCPU_bus|Mux12~0_combout  = (\state_controller|WideOr24~combout  & (\d0|regfileunit|data~151_combout  & ((\state_controller|WideOr23~combout ) # (\d0|sr2mux|f[3]~12_combout ))))

	.dataa(\state_controller|WideOr24~combout ),
	.datab(\state_controller|WideOr23~combout ),
	.datac(\d0|regfileunit|data~151_combout ),
	.datad(\d0|sr2mux|f[3]~12_combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux12~0 .lut_mask = 16'hA080;
defparam \muxforCPU_bus|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y37_N26
cycloneive_lcell_comb \d0|regfileunit|data~147 (
// Equation(s):
// \d0|regfileunit|data~147_combout  = (\d0|irunit|data [7] & ((\d0|regfileunit|data~99_q ) # ((\d0|irunit|data [6])))) # (!\d0|irunit|data [7] & (((\d0|regfileunit|data~67_q  & !\d0|irunit|data [6]))))

	.dataa(\d0|regfileunit|data~99_q ),
	.datab(\d0|regfileunit|data~67_q ),
	.datac(\d0|irunit|data [7]),
	.datad(\d0|irunit|data [6]),
	.cin(gnd),
	.combout(\d0|regfileunit|data~147_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~147 .lut_mask = 16'hF0AC;
defparam \d0|regfileunit|data~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y38_N6
cycloneive_lcell_comb \d0|regfileunit|data~148 (
// Equation(s):
// \d0|regfileunit|data~148_combout  = (\d0|irunit|data [6] & ((\d0|regfileunit|data~147_combout  & ((\d0|regfileunit|data~115_q ))) # (!\d0|regfileunit|data~147_combout  & (\d0|regfileunit|data~83_q )))) # (!\d0|irunit|data [6] & 
// (((\d0|regfileunit|data~147_combout ))))

	.dataa(\d0|irunit|data [6]),
	.datab(\d0|regfileunit|data~83_q ),
	.datac(\d0|regfileunit|data~115_q ),
	.datad(\d0|regfileunit|data~147_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~148_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~148 .lut_mask = 16'hF588;
defparam \d0|regfileunit|data~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y38_N12
cycloneive_lcell_comb \muxforCPU_bus|Mux12~1 (
// Equation(s):
// \muxforCPU_bus|Mux12~1_combout  = (\muxforCPU_bus|Mux15~5_combout  & ((\d0|irunit|data [8] & ((!\d0|regfileunit|data~148_combout ))) # (!\d0|irunit|data [8] & (!\d0|regfileunit|data~150_combout ))))

	.dataa(\d0|irunit|data [8]),
	.datab(\d0|regfileunit|data~150_combout ),
	.datac(\muxforCPU_bus|Mux15~5_combout ),
	.datad(\d0|regfileunit|data~148_combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux12~1 .lut_mask = 16'h10B0;
defparam \muxforCPU_bus|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y37_N6
cycloneive_lcell_comb \d0|ArithmeticLogicUnit|Add0~6 (
// Equation(s):
// \d0|ArithmeticLogicUnit|Add0~6_combout  = (\d0|regfileunit|data~151_combout  & ((\d0|sr2mux|f[3]~12_combout  & (\d0|ArithmeticLogicUnit|Add0~5  & VCC)) # (!\d0|sr2mux|f[3]~12_combout  & (!\d0|ArithmeticLogicUnit|Add0~5 )))) # 
// (!\d0|regfileunit|data~151_combout  & ((\d0|sr2mux|f[3]~12_combout  & (!\d0|ArithmeticLogicUnit|Add0~5 )) # (!\d0|sr2mux|f[3]~12_combout  & ((\d0|ArithmeticLogicUnit|Add0~5 ) # (GND)))))
// \d0|ArithmeticLogicUnit|Add0~7  = CARRY((\d0|regfileunit|data~151_combout  & (!\d0|sr2mux|f[3]~12_combout  & !\d0|ArithmeticLogicUnit|Add0~5 )) # (!\d0|regfileunit|data~151_combout  & ((!\d0|ArithmeticLogicUnit|Add0~5 ) # (!\d0|sr2mux|f[3]~12_combout ))))

	.dataa(\d0|regfileunit|data~151_combout ),
	.datab(\d0|sr2mux|f[3]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ArithmeticLogicUnit|Add0~5 ),
	.combout(\d0|ArithmeticLogicUnit|Add0~6_combout ),
	.cout(\d0|ArithmeticLogicUnit|Add0~7 ));
// synopsys translate_off
defparam \d0|ArithmeticLogicUnit|Add0~6 .lut_mask = 16'h9617;
defparam \d0|ArithmeticLogicUnit|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y37_N20
cycloneive_lcell_comb \muxforCPU_bus|Mux12~2 (
// Equation(s):
// \muxforCPU_bus|Mux12~2_combout  = (\muxforCPU_bus|Mux12~0_combout ) # ((\muxforCPU_bus|Mux12~1_combout ) # ((\muxforCPU_bus|Mux15~6_combout  & \d0|ArithmeticLogicUnit|Add0~6_combout )))

	.dataa(\muxforCPU_bus|Mux12~0_combout ),
	.datab(\muxforCPU_bus|Mux15~6_combout ),
	.datac(\muxforCPU_bus|Mux12~1_combout ),
	.datad(\d0|ArithmeticLogicUnit|Add0~6_combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux12~2 .lut_mask = 16'hFEFA;
defparam \muxforCPU_bus|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y37_N2
cycloneive_lcell_comb \muxforCPU_bus|Mux12~3 (
// Equation(s):
// \muxforCPU_bus|Mux12~3_combout  = (\state_controller|WideOr18~combout  & (((\state_controller|WideOr19~combout ) # (\muxforCPU_bus|Mux12~2_combout )))) # (!\state_controller|WideOr18~combout  & (\d0|pc|data [3] & (!\state_controller|WideOr19~combout )))

	.dataa(\d0|pc|data [3]),
	.datab(\state_controller|WideOr18~combout ),
	.datac(\state_controller|WideOr19~combout ),
	.datad(\muxforCPU_bus|Mux12~2_combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux12~3 .lut_mask = 16'hCEC2;
defparam \muxforCPU_bus|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y35_N22
cycloneive_lcell_comb \muxforCPU_bus|Mux12~4 (
// Equation(s):
// \muxforCPU_bus|Mux12~4_combout  = (\state_controller|WideOr19~combout  & ((\muxforCPU_bus|Mux12~3_combout  & (\d0|br_adder|f[3]~6_combout )) # (!\muxforCPU_bus|Mux12~3_combout  & ((\d0|mdr|data [3]))))) # (!\state_controller|WideOr19~combout  & 
// (((\muxforCPU_bus|Mux12~3_combout ))))

	.dataa(\d0|br_adder|f[3]~6_combout ),
	.datab(\d0|mdr|data [3]),
	.datac(\state_controller|WideOr19~combout ),
	.datad(\muxforCPU_bus|Mux12~3_combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux12~4 .lut_mask = 16'hAFC0;
defparam \muxforCPU_bus|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y35_N23
dffeas \d0|regfileunit|data~51 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\muxforCPU_bus|Mux12~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|regfileunit|data~273_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~51 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~51 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y34_N4
cycloneive_lcell_comb \d0|regfileunit|data~149 (
// Equation(s):
// \d0|regfileunit|data~149_combout  = (\d0|irunit|data [7] & (((\d0|irunit|data [6])))) # (!\d0|irunit|data [7] & ((\d0|irunit|data [6] & ((\d0|regfileunit|data~19_q ))) # (!\d0|irunit|data [6] & (\d0|regfileunit|data~3_q ))))

	.dataa(\d0|irunit|data [7]),
	.datab(\d0|regfileunit|data~3_q ),
	.datac(\d0|regfileunit|data~19_q ),
	.datad(\d0|irunit|data [6]),
	.cin(gnd),
	.combout(\d0|regfileunit|data~149_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~149 .lut_mask = 16'hFA44;
defparam \d0|regfileunit|data~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y38_N4
cycloneive_lcell_comb \d0|regfileunit|data~150 (
// Equation(s):
// \d0|regfileunit|data~150_combout  = (\d0|irunit|data [7] & ((\d0|regfileunit|data~149_combout  & (\d0|regfileunit|data~51_q )) # (!\d0|regfileunit|data~149_combout  & ((\d0|regfileunit|data~35_q ))))) # (!\d0|irunit|data [7] & 
// (((\d0|regfileunit|data~149_combout ))))

	.dataa(\d0|irunit|data [7]),
	.datab(\d0|regfileunit|data~51_q ),
	.datac(\d0|regfileunit|data~35_q ),
	.datad(\d0|regfileunit|data~149_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~150_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~150 .lut_mask = 16'hDDA0;
defparam \d0|regfileunit|data~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y38_N18
cycloneive_lcell_comb \d0|regfileunit|data~151 (
// Equation(s):
// \d0|regfileunit|data~151_combout  = (\d0|irunit|data [8] & ((\d0|regfileunit|data~148_combout ))) # (!\d0|irunit|data [8] & (\d0|regfileunit|data~150_combout ))

	.dataa(\d0|irunit|data [8]),
	.datab(gnd),
	.datac(\d0|regfileunit|data~150_combout ),
	.datad(\d0|regfileunit|data~148_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~151_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~151 .lut_mask = 16'hFA50;
defparam \d0|regfileunit|data~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y38_N20
cycloneive_lcell_comb \d0|adder1mux|f[3]~33 (
// Equation(s):
// \d0|adder1mux|f[3]~33_combout  = (\state_controller|State.S_07~q  & (((\d0|regfileunit|data~151_combout )))) # (!\state_controller|State.S_07~q  & ((\state_controller|State.S_06~q  & ((\d0|regfileunit|data~151_combout ))) # 
// (!\state_controller|State.S_06~q  & (\d0|pc|data [3]))))

	.dataa(\state_controller|State.S_07~q ),
	.datab(\state_controller|State.S_06~q ),
	.datac(\d0|pc|data [3]),
	.datad(\d0|regfileunit|data~151_combout ),
	.cin(gnd),
	.combout(\d0|adder1mux|f[3]~33_combout ),
	.cout());
// synopsys translate_off
defparam \d0|adder1mux|f[3]~33 .lut_mask = 16'hFE10;
defparam \d0|adder1mux|f[3]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y35_N8
cycloneive_lcell_comb \d0|br_adder|f[4]~8 (
// Equation(s):
// \d0|br_adder|f[4]~8_combout  = ((\d0|irunit|data [4] $ (\d0|adder1mux|f[4]~34_combout  $ (!\d0|br_adder|f[3]~7 )))) # (GND)
// \d0|br_adder|f[4]~9  = CARRY((\d0|irunit|data [4] & ((\d0|adder1mux|f[4]~34_combout ) # (!\d0|br_adder|f[3]~7 ))) # (!\d0|irunit|data [4] & (\d0|adder1mux|f[4]~34_combout  & !\d0|br_adder|f[3]~7 )))

	.dataa(\d0|irunit|data [4]),
	.datab(\d0|adder1mux|f[4]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|br_adder|f[3]~7 ),
	.combout(\d0|br_adder|f[4]~8_combout ),
	.cout(\d0|br_adder|f[4]~9 ));
// synopsys translate_off
defparam \d0|br_adder|f[4]~8 .lut_mask = 16'h698E;
defparam \d0|br_adder|f[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X92_Y37_N26
cycloneive_lcell_comb \muxforCPU_bus|Mux11~1 (
// Equation(s):
// \muxforCPU_bus|Mux11~1_combout  = (\state_controller|WideOr24~combout  & ((\d0|irunit|data [8] & (\d0|regfileunit|data~157_combout )) # (!\d0|irunit|data [8] & ((\d0|regfileunit|data~159_combout )))))

	.dataa(\d0|regfileunit|data~157_combout ),
	.datab(\d0|irunit|data [8]),
	.datac(\d0|regfileunit|data~159_combout ),
	.datad(\state_controller|WideOr24~combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux11~1 .lut_mask = 16'hB800;
defparam \muxforCPU_bus|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y36_N10
cycloneive_lcell_comb \d0|regfileunit|data~161 (
// Equation(s):
// \d0|regfileunit|data~161_combout  = (\d0|irunit|data [1] & ((\d0|regfileunit|data~100_q ) # ((\d0|irunit|data [0])))) # (!\d0|irunit|data [1] & (((\d0|regfileunit|data~68_q  & !\d0|irunit|data [0]))))

	.dataa(\d0|irunit|data [1]),
	.datab(\d0|regfileunit|data~100_q ),
	.datac(\d0|regfileunit|data~68_q ),
	.datad(\d0|irunit|data [0]),
	.cin(gnd),
	.combout(\d0|regfileunit|data~161_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~161 .lut_mask = 16'hAAD8;
defparam \d0|regfileunit|data~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y36_N12
cycloneive_lcell_comb \d0|regfileunit|data~162 (
// Equation(s):
// \d0|regfileunit|data~162_combout  = (\d0|irunit|data [0] & ((\d0|regfileunit|data~161_combout  & ((\d0|regfileunit|data~116_q ))) # (!\d0|regfileunit|data~161_combout  & (\d0|regfileunit|data~84_q )))) # (!\d0|irunit|data [0] & 
// (((\d0|regfileunit|data~161_combout ))))

	.dataa(\d0|irunit|data [0]),
	.datab(\d0|regfileunit|data~84_q ),
	.datac(\d0|regfileunit|data~116_q ),
	.datad(\d0|regfileunit|data~161_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~162_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~162 .lut_mask = 16'hF588;
defparam \d0|regfileunit|data~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y34_N28
cycloneive_lcell_comb \d0|regfileunit|data~163 (
// Equation(s):
// \d0|regfileunit|data~163_combout  = (\d0|irunit|data [1] & (((\d0|irunit|data [0])))) # (!\d0|irunit|data [1] & ((\d0|irunit|data [0] & (\d0|regfileunit|data~20_q )) # (!\d0|irunit|data [0] & ((\d0|regfileunit|data~4_q )))))

	.dataa(\d0|regfileunit|data~20_q ),
	.datab(\d0|regfileunit|data~4_q ),
	.datac(\d0|irunit|data [1]),
	.datad(\d0|irunit|data [0]),
	.cin(gnd),
	.combout(\d0|regfileunit|data~163_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~163 .lut_mask = 16'hFA0C;
defparam \d0|regfileunit|data~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y34_N30
cycloneive_lcell_comb \d0|regfileunit|data~164 (
// Equation(s):
// \d0|regfileunit|data~164_combout  = (\d0|irunit|data [1] & ((\d0|regfileunit|data~163_combout  & (\d0|regfileunit|data~52_q )) # (!\d0|regfileunit|data~163_combout  & ((\d0|regfileunit|data~36_q ))))) # (!\d0|irunit|data [1] & 
// (((\d0|regfileunit|data~163_combout ))))

	.dataa(\d0|regfileunit|data~52_q ),
	.datab(\d0|irunit|data [1]),
	.datac(\d0|regfileunit|data~36_q ),
	.datad(\d0|regfileunit|data~163_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~164_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~164 .lut_mask = 16'hBBC0;
defparam \d0|regfileunit|data~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y36_N22
cycloneive_lcell_comb \d0|sr2mux|f[4]~13 (
// Equation(s):
// \d0|sr2mux|f[4]~13_combout  = (!\state_controller|Selector23~0_combout  & ((\d0|irunit|data [2] & (\d0|regfileunit|data~162_combout )) # (!\d0|irunit|data [2] & ((\d0|regfileunit|data~164_combout )))))

	.dataa(\d0|regfileunit|data~162_combout ),
	.datab(\d0|irunit|data [2]),
	.datac(\state_controller|Selector23~0_combout ),
	.datad(\d0|regfileunit|data~164_combout ),
	.cin(gnd),
	.combout(\d0|sr2mux|f[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \d0|sr2mux|f[4]~13 .lut_mask = 16'h0B08;
defparam \d0|sr2mux|f[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y37_N0
cycloneive_lcell_comb \d0|sr2mux|f[4]~14 (
// Equation(s):
// \d0|sr2mux|f[4]~14_combout  = (\d0|sr2mux|f[4]~13_combout ) # ((\state_controller|Selector23~0_combout  & \d0|irunit|data [4]))

	.dataa(\state_controller|Selector23~0_combout ),
	.datab(gnd),
	.datac(\d0|irunit|data [4]),
	.datad(\d0|sr2mux|f[4]~13_combout ),
	.cin(gnd),
	.combout(\d0|sr2mux|f[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \d0|sr2mux|f[4]~14 .lut_mask = 16'hFFA0;
defparam \d0|sr2mux|f[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y37_N8
cycloneive_lcell_comb \d0|ArithmeticLogicUnit|Add0~8 (
// Equation(s):
// \d0|ArithmeticLogicUnit|Add0~8_combout  = ((\d0|regfileunit|data~160_combout  $ (\d0|sr2mux|f[4]~14_combout  $ (!\d0|ArithmeticLogicUnit|Add0~7 )))) # (GND)
// \d0|ArithmeticLogicUnit|Add0~9  = CARRY((\d0|regfileunit|data~160_combout  & ((\d0|sr2mux|f[4]~14_combout ) # (!\d0|ArithmeticLogicUnit|Add0~7 ))) # (!\d0|regfileunit|data~160_combout  & (\d0|sr2mux|f[4]~14_combout  & !\d0|ArithmeticLogicUnit|Add0~7 )))

	.dataa(\d0|regfileunit|data~160_combout ),
	.datab(\d0|sr2mux|f[4]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ArithmeticLogicUnit|Add0~7 ),
	.combout(\d0|ArithmeticLogicUnit|Add0~8_combout ),
	.cout(\d0|ArithmeticLogicUnit|Add0~9 ));
// synopsys translate_off
defparam \d0|ArithmeticLogicUnit|Add0~8 .lut_mask = 16'h698E;
defparam \d0|ArithmeticLogicUnit|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X92_Y37_N28
cycloneive_lcell_comb \muxforCPU_bus|Mux11~0 (
// Equation(s):
// \muxforCPU_bus|Mux11~0_combout  = (!\state_controller|WideOr24~combout  & ((\state_controller|WideOr23~combout  & (!\d0|regfileunit|data~160_combout )) # (!\state_controller|WideOr23~combout  & ((\d0|ArithmeticLogicUnit|Add0~8_combout )))))

	.dataa(\d0|regfileunit|data~160_combout ),
	.datab(\state_controller|WideOr24~combout ),
	.datac(\state_controller|WideOr23~combout ),
	.datad(\d0|ArithmeticLogicUnit|Add0~8_combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux11~0 .lut_mask = 16'h1310;
defparam \muxforCPU_bus|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y37_N8
cycloneive_lcell_comb \muxforCPU_bus|Mux11~2 (
// Equation(s):
// \muxforCPU_bus|Mux11~2_combout  = (\muxforCPU_bus|Mux11~0_combout ) # ((\muxforCPU_bus|Mux11~1_combout  & ((\d0|sr2mux|f[4]~14_combout ) # (\state_controller|WideOr23~combout ))))

	.dataa(\muxforCPU_bus|Mux11~1_combout ),
	.datab(\d0|sr2mux|f[4]~14_combout ),
	.datac(\state_controller|WideOr23~combout ),
	.datad(\muxforCPU_bus|Mux11~0_combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux11~2 .lut_mask = 16'hFFA8;
defparam \muxforCPU_bus|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y35_N2
cycloneive_lcell_comb \muxforCPU_bus|Mux11~4 (
// Equation(s):
// \muxforCPU_bus|Mux11~4_combout  = (\muxforCPU_bus|Mux11~3_combout  & (((\d0|br_adder|f[4]~8_combout )) # (!\state_controller|WideOr18~combout ))) # (!\muxforCPU_bus|Mux11~3_combout  & (\state_controller|WideOr18~combout  & ((\muxforCPU_bus|Mux11~2_combout 
// ))))

	.dataa(\muxforCPU_bus|Mux11~3_combout ),
	.datab(\state_controller|WideOr18~combout ),
	.datac(\d0|br_adder|f[4]~8_combout ),
	.datad(\muxforCPU_bus|Mux11~2_combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux11~4 .lut_mask = 16'hE6A2;
defparam \muxforCPU_bus|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y37_N1
dffeas \d0|irunit|data[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux11~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\state_controller|State.S_35~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|irunit|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|irunit|data[4] .is_wysiwyg = "true";
defparam \d0|irunit|data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y35_N10
cycloneive_lcell_comb \d0|br_adder|f[5]~10 (
// Equation(s):
// \d0|br_adder|f[5]~10_combout  = (\d0|irunit|data [5] & ((\d0|adder1mux|f[5]~35_combout  & (\d0|br_adder|f[4]~9  & VCC)) # (!\d0|adder1mux|f[5]~35_combout  & (!\d0|br_adder|f[4]~9 )))) # (!\d0|irunit|data [5] & ((\d0|adder1mux|f[5]~35_combout  & 
// (!\d0|br_adder|f[4]~9 )) # (!\d0|adder1mux|f[5]~35_combout  & ((\d0|br_adder|f[4]~9 ) # (GND)))))
// \d0|br_adder|f[5]~11  = CARRY((\d0|irunit|data [5] & (!\d0|adder1mux|f[5]~35_combout  & !\d0|br_adder|f[4]~9 )) # (!\d0|irunit|data [5] & ((!\d0|br_adder|f[4]~9 ) # (!\d0|adder1mux|f[5]~35_combout ))))

	.dataa(\d0|irunit|data [5]),
	.datab(\d0|adder1mux|f[5]~35_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|br_adder|f[4]~9 ),
	.combout(\d0|br_adder|f[5]~10_combout ),
	.cout(\d0|br_adder|f[5]~11 ));
// synopsys translate_off
defparam \d0|br_adder|f[5]~10 .lut_mask = 16'h9617;
defparam \d0|br_adder|f[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y38_N30
cycloneive_lcell_comb \d0|regfileunit|data~170 (
// Equation(s):
// \d0|regfileunit|data~170_combout  = (\d0|irunit|data [0] & (((\d0|irunit|data [1])))) # (!\d0|irunit|data [0] & ((\d0|irunit|data [1] & ((\d0|regfileunit|data~101_q ))) # (!\d0|irunit|data [1] & (\d0|regfileunit|data~69_q ))))

	.dataa(\d0|regfileunit|data~69_q ),
	.datab(\d0|regfileunit|data~101_q ),
	.datac(\d0|irunit|data [0]),
	.datad(\d0|irunit|data [1]),
	.cin(gnd),
	.combout(\d0|regfileunit|data~170_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~170 .lut_mask = 16'hFC0A;
defparam \d0|regfileunit|data~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y38_N26
cycloneive_lcell_comb \d0|regfileunit|data~171 (
// Equation(s):
// \d0|regfileunit|data~171_combout  = (\d0|irunit|data [0] & ((\d0|regfileunit|data~170_combout  & (\d0|regfileunit|data~117_q )) # (!\d0|regfileunit|data~170_combout  & ((\d0|regfileunit|data~85_q ))))) # (!\d0|irunit|data [0] & 
// (((\d0|regfileunit|data~170_combout ))))

	.dataa(\d0|regfileunit|data~117_q ),
	.datab(\d0|irunit|data [0]),
	.datac(\d0|regfileunit|data~85_q ),
	.datad(\d0|regfileunit|data~170_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~171_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~171 .lut_mask = 16'hBBC0;
defparam \d0|regfileunit|data~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y34_N16
cycloneive_lcell_comb \d0|regfileunit|data~172 (
// Equation(s):
// \d0|regfileunit|data~172_combout  = (\d0|irunit|data [1] & (((\d0|irunit|data [0])))) # (!\d0|irunit|data [1] & ((\d0|irunit|data [0] & (\d0|regfileunit|data~21_q )) # (!\d0|irunit|data [0] & ((\d0|regfileunit|data~5_q )))))

	.dataa(\d0|regfileunit|data~21_q ),
	.datab(\d0|irunit|data [1]),
	.datac(\d0|regfileunit|data~5_q ),
	.datad(\d0|irunit|data [0]),
	.cin(gnd),
	.combout(\d0|regfileunit|data~172_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~172 .lut_mask = 16'hEE30;
defparam \d0|regfileunit|data~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y34_N18
cycloneive_lcell_comb \d0|regfileunit|data~173 (
// Equation(s):
// \d0|regfileunit|data~173_combout  = (\d0|irunit|data [1] & ((\d0|regfileunit|data~172_combout  & (\d0|regfileunit|data~53_q )) # (!\d0|regfileunit|data~172_combout  & ((\d0|regfileunit|data~37_q ))))) # (!\d0|irunit|data [1] & 
// (((\d0|regfileunit|data~172_combout ))))

	.dataa(\d0|irunit|data [1]),
	.datab(\d0|regfileunit|data~53_q ),
	.datac(\d0|regfileunit|data~37_q ),
	.datad(\d0|regfileunit|data~172_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~173_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~173 .lut_mask = 16'hDDA0;
defparam \d0|regfileunit|data~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y38_N24
cycloneive_lcell_comb \d0|sr2mux|f[5]~15 (
// Equation(s):
// \d0|sr2mux|f[5]~15_combout  = (!\state_controller|Selector23~0_combout  & ((\d0|irunit|data [2] & (\d0|regfileunit|data~171_combout )) # (!\d0|irunit|data [2] & ((\d0|regfileunit|data~173_combout )))))

	.dataa(\d0|irunit|data [2]),
	.datab(\state_controller|Selector23~0_combout ),
	.datac(\d0|regfileunit|data~171_combout ),
	.datad(\d0|regfileunit|data~173_combout ),
	.cin(gnd),
	.combout(\d0|sr2mux|f[5]~15_combout ),
	.cout());
// synopsys translate_off
defparam \d0|sr2mux|f[5]~15 .lut_mask = 16'h3120;
defparam \d0|sr2mux|f[5]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y38_N30
cycloneive_lcell_comb \d0|sr2mux|f[5]~16 (
// Equation(s):
// \d0|sr2mux|f[5]~16_combout  = (\d0|sr2mux|f[5]~15_combout ) # ((\d0|irunit|data [4] & \state_controller|Selector23~0_combout ))

	.dataa(\d0|irunit|data [4]),
	.datab(gnd),
	.datac(\state_controller|Selector23~0_combout ),
	.datad(\d0|sr2mux|f[5]~15_combout ),
	.cin(gnd),
	.combout(\d0|sr2mux|f[5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \d0|sr2mux|f[5]~16 .lut_mask = 16'hFFA0;
defparam \d0|sr2mux|f[5]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y38_N20
cycloneive_lcell_comb \muxforCPU_bus|Mux10~0 (
// Equation(s):
// \muxforCPU_bus|Mux10~0_combout  = (\d0|regfileunit|data~169_combout  & (\state_controller|WideOr24~combout  & ((\d0|sr2mux|f[5]~16_combout ) # (\state_controller|WideOr23~combout ))))

	.dataa(\d0|regfileunit|data~169_combout ),
	.datab(\state_controller|WideOr24~combout ),
	.datac(\d0|sr2mux|f[5]~16_combout ),
	.datad(\state_controller|WideOr23~combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux10~0 .lut_mask = 16'h8880;
defparam \muxforCPU_bus|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y38_N10
cycloneive_lcell_comb \muxforCPU_bus|Mux10~1 (
// Equation(s):
// \muxforCPU_bus|Mux10~1_combout  = (\muxforCPU_bus|Mux15~5_combout  & ((\d0|irunit|data [8] & (!\d0|regfileunit|data~166_combout )) # (!\d0|irunit|data [8] & ((!\d0|regfileunit|data~168_combout )))))

	.dataa(\d0|irunit|data [8]),
	.datab(\d0|regfileunit|data~166_combout ),
	.datac(\muxforCPU_bus|Mux15~5_combout ),
	.datad(\d0|regfileunit|data~168_combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux10~1 .lut_mask = 16'h2070;
defparam \muxforCPU_bus|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y37_N10
cycloneive_lcell_comb \d0|ArithmeticLogicUnit|Add0~10 (
// Equation(s):
// \d0|ArithmeticLogicUnit|Add0~10_combout  = (\d0|sr2mux|f[5]~16_combout  & ((\d0|regfileunit|data~169_combout  & (\d0|ArithmeticLogicUnit|Add0~9  & VCC)) # (!\d0|regfileunit|data~169_combout  & (!\d0|ArithmeticLogicUnit|Add0~9 )))) # 
// (!\d0|sr2mux|f[5]~16_combout  & ((\d0|regfileunit|data~169_combout  & (!\d0|ArithmeticLogicUnit|Add0~9 )) # (!\d0|regfileunit|data~169_combout  & ((\d0|ArithmeticLogicUnit|Add0~9 ) # (GND)))))
// \d0|ArithmeticLogicUnit|Add0~11  = CARRY((\d0|sr2mux|f[5]~16_combout  & (!\d0|regfileunit|data~169_combout  & !\d0|ArithmeticLogicUnit|Add0~9 )) # (!\d0|sr2mux|f[5]~16_combout  & ((!\d0|ArithmeticLogicUnit|Add0~9 ) # (!\d0|regfileunit|data~169_combout 
// ))))

	.dataa(\d0|sr2mux|f[5]~16_combout ),
	.datab(\d0|regfileunit|data~169_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ArithmeticLogicUnit|Add0~9 ),
	.combout(\d0|ArithmeticLogicUnit|Add0~10_combout ),
	.cout(\d0|ArithmeticLogicUnit|Add0~11 ));
// synopsys translate_off
defparam \d0|ArithmeticLogicUnit|Add0~10 .lut_mask = 16'h9617;
defparam \d0|ArithmeticLogicUnit|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y35_N10
cycloneive_lcell_comb \muxforCPU_bus|Mux10~2 (
// Equation(s):
// \muxforCPU_bus|Mux10~2_combout  = (\muxforCPU_bus|Mux10~0_combout ) # ((\muxforCPU_bus|Mux10~1_combout ) # ((\muxforCPU_bus|Mux15~6_combout  & \d0|ArithmeticLogicUnit|Add0~10_combout )))

	.dataa(\muxforCPU_bus|Mux15~6_combout ),
	.datab(\muxforCPU_bus|Mux10~0_combout ),
	.datac(\muxforCPU_bus|Mux10~1_combout ),
	.datad(\d0|ArithmeticLogicUnit|Add0~10_combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux10~2 .lut_mask = 16'hFEFC;
defparam \muxforCPU_bus|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y35_N24
cycloneive_lcell_comb \muxforCPU_bus|Mux10~3 (
// Equation(s):
// \muxforCPU_bus|Mux10~3_combout  = (\state_controller|WideOr19~combout  & (\state_controller|WideOr18~combout )) # (!\state_controller|WideOr19~combout  & ((\state_controller|WideOr18~combout  & ((\muxforCPU_bus|Mux10~2_combout ))) # 
// (!\state_controller|WideOr18~combout  & (\d0|pc|data [5]))))

	.dataa(\state_controller|WideOr19~combout ),
	.datab(\state_controller|WideOr18~combout ),
	.datac(\d0|pc|data [5]),
	.datad(\muxforCPU_bus|Mux10~2_combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux10~3 .lut_mask = 16'hDC98;
defparam \muxforCPU_bus|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y35_N26
cycloneive_lcell_comb \muxforCPU_bus|Mux10~4 (
// Equation(s):
// \muxforCPU_bus|Mux10~4_combout  = (\state_controller|WideOr19~combout  & ((\muxforCPU_bus|Mux10~3_combout  & ((\d0|br_adder|f[5]~10_combout ))) # (!\muxforCPU_bus|Mux10~3_combout  & (\d0|mdr|data [5])))) # (!\state_controller|WideOr19~combout  & 
// (((\muxforCPU_bus|Mux10~3_combout ))))

	.dataa(\state_controller|WideOr19~combout ),
	.datab(\d0|mdr|data [5]),
	.datac(\d0|br_adder|f[5]~10_combout ),
	.datad(\muxforCPU_bus|Mux10~3_combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux10~4 .lut_mask = 16'hF588;
defparam \muxforCPU_bus|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y37_N23
dffeas \d0|irunit|data[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux10~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\state_controller|State.S_35~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|irunit|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|irunit|data[5] .is_wysiwyg = "true";
defparam \d0|irunit|data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y35_N14
cycloneive_lcell_comb \state_controller|WideOr18~3 (
// Equation(s):
// \state_controller|WideOr18~3_combout  = (!\state_controller|State.S_07~q  & !\state_controller|State.S_06~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state_controller|State.S_07~q ),
	.datad(\state_controller|State.S_06~q ),
	.cin(gnd),
	.combout(\state_controller|WideOr18~3_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|WideOr18~3 .lut_mask = 16'h000F;
defparam \state_controller|WideOr18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y35_N6
cycloneive_lcell_comb \d0|adder2mux|Mux8~0 (
// Equation(s):
// \d0|adder2mux|Mux8~0_combout  = (\state_controller|WideOr18~3_combout  & (((\d0|irunit|data [7])))) # (!\state_controller|WideOr18~3_combout  & ((\state_controller|State.S_22~q  & ((\d0|irunit|data [7]))) # (!\state_controller|State.S_22~q  & 
// (\d0|irunit|data [5]))))

	.dataa(\d0|irunit|data [5]),
	.datab(\d0|irunit|data [7]),
	.datac(\state_controller|WideOr18~3_combout ),
	.datad(\state_controller|State.S_22~q ),
	.cin(gnd),
	.combout(\d0|adder2mux|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|adder2mux|Mux8~0 .lut_mask = 16'hCCCA;
defparam \d0|adder2mux|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y35_N28
cycloneive_lcell_comb \d0|adder2mux|Mux9~0 (
// Equation(s):
// \d0|adder2mux|Mux9~0_combout  = (\state_controller|WideOr18~3_combout  & (((\d0|irunit|data [6])))) # (!\state_controller|WideOr18~3_combout  & ((\state_controller|State.S_22~q  & ((\d0|irunit|data [6]))) # (!\state_controller|State.S_22~q  & 
// (\d0|irunit|data [5]))))

	.dataa(\d0|irunit|data [5]),
	.datab(\d0|irunit|data [6]),
	.datac(\state_controller|WideOr18~3_combout ),
	.datad(\state_controller|State.S_22~q ),
	.cin(gnd),
	.combout(\d0|adder2mux|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|adder2mux|Mux9~0 .lut_mask = 16'hCCCA;
defparam \d0|adder2mux|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y35_N12
cycloneive_lcell_comb \d0|br_adder|f[6]~12 (
// Equation(s):
// \d0|br_adder|f[6]~12_combout  = ((\d0|adder1mux|f[6]~36_combout  $ (\d0|adder2mux|Mux9~0_combout  $ (!\d0|br_adder|f[5]~11 )))) # (GND)
// \d0|br_adder|f[6]~13  = CARRY((\d0|adder1mux|f[6]~36_combout  & ((\d0|adder2mux|Mux9~0_combout ) # (!\d0|br_adder|f[5]~11 ))) # (!\d0|adder1mux|f[6]~36_combout  & (\d0|adder2mux|Mux9~0_combout  & !\d0|br_adder|f[5]~11 )))

	.dataa(\d0|adder1mux|f[6]~36_combout ),
	.datab(\d0|adder2mux|Mux9~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|br_adder|f[5]~11 ),
	.combout(\d0|br_adder|f[6]~12_combout ),
	.cout(\d0|br_adder|f[6]~13 ));
// synopsys translate_off
defparam \d0|br_adder|f[6]~12 .lut_mask = 16'h698E;
defparam \d0|br_adder|f[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X88_Y35_N14
cycloneive_lcell_comb \d0|br_adder|f[7]~14 (
// Equation(s):
// \d0|br_adder|f[7]~14_combout  = (\d0|adder1mux|f[7]~37_combout  & ((\d0|adder2mux|Mux8~0_combout  & (\d0|br_adder|f[6]~13  & VCC)) # (!\d0|adder2mux|Mux8~0_combout  & (!\d0|br_adder|f[6]~13 )))) # (!\d0|adder1mux|f[7]~37_combout  & 
// ((\d0|adder2mux|Mux8~0_combout  & (!\d0|br_adder|f[6]~13 )) # (!\d0|adder2mux|Mux8~0_combout  & ((\d0|br_adder|f[6]~13 ) # (GND)))))
// \d0|br_adder|f[7]~15  = CARRY((\d0|adder1mux|f[7]~37_combout  & (!\d0|adder2mux|Mux8~0_combout  & !\d0|br_adder|f[6]~13 )) # (!\d0|adder1mux|f[7]~37_combout  & ((!\d0|br_adder|f[6]~13 ) # (!\d0|adder2mux|Mux8~0_combout ))))

	.dataa(\d0|adder1mux|f[7]~37_combout ),
	.datab(\d0|adder2mux|Mux8~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|br_adder|f[6]~13 ),
	.combout(\d0|br_adder|f[7]~14_combout ),
	.cout(\d0|br_adder|f[7]~15 ));
// synopsys translate_off
defparam \d0|br_adder|f[7]~14 .lut_mask = 16'h9617;
defparam \d0|br_adder|f[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \S[7]~input (
	.i(S[7]),
	.ibar(gnd),
	.o(\S[7]~input_o ));
// synopsys translate_off
defparam \S[7]~input .bus_hold = "false";
defparam \S[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N8
cycloneive_io_ibuf \Data[7]~input (
	.i(Data[7]),
	.ibar(gnd),
	.o(\Data[7]~input_o ));
// synopsys translate_off
defparam \Data[7]~input .bus_hold = "false";
defparam \Data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X90_Y16_N27
dffeas \tr0|b[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|b [7]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|b[7] .is_wysiwyg = "true";
defparam \tr0|b[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y16_N26
cycloneive_lcell_comb \d0|mdrmux|f[7]~15 (
// Equation(s):
// \d0|mdrmux|f[7]~15_combout  = (!\d0|mdrmux|f[0]~0_combout  & ((\memory_subsystem|Equal0~4_combout  & (\S[7]~input_o )) # (!\memory_subsystem|Equal0~4_combout  & ((\tr0|b [7])))))

	.dataa(\S[7]~input_o ),
	.datab(\d0|mdrmux|f[0]~0_combout ),
	.datac(\tr0|b [7]),
	.datad(\memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\d0|mdrmux|f[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \d0|mdrmux|f[7]~15 .lut_mask = 16'h2230;
defparam \d0|mdrmux|f[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y32_N8
cycloneive_lcell_comb \d0|mdrmux|f[7]~16 (
// Equation(s):
// \d0|mdrmux|f[7]~16_combout  = (\d0|mdrmux|f[7]~15_combout ) # ((\state_controller|State.S_23~q  & \muxforCPU_bus|Mux8~4_combout ))

	.dataa(\state_controller|State.S_23~q ),
	.datab(gnd),
	.datac(\d0|mdrmux|f[7]~15_combout ),
	.datad(\muxforCPU_bus|Mux8~4_combout ),
	.cin(gnd),
	.combout(\d0|mdrmux|f[7]~16_combout ),
	.cout());
// synopsys translate_off
defparam \d0|mdrmux|f[7]~16 .lut_mask = 16'hFAF0;
defparam \d0|mdrmux|f[7]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y32_N9
dffeas \d0|mdr|data[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|mdrmux|f[7]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state_controller|WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|mdr|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|mdr|data[7] .is_wysiwyg = "true";
defparam \d0|mdr|data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y38_N14
cycloneive_lcell_comb \muxforCPU_bus|Mux8~1 (
// Equation(s):
// \muxforCPU_bus|Mux8~1_combout  = (\muxforCPU_bus|Mux15~5_combout  & ((\d0|irunit|data [8] & (!\d0|regfileunit|data~184_combout )) # (!\d0|irunit|data [8] & ((!\d0|regfileunit|data~186_combout )))))

	.dataa(\d0|irunit|data [8]),
	.datab(\d0|regfileunit|data~184_combout ),
	.datac(\muxforCPU_bus|Mux15~5_combout ),
	.datad(\d0|regfileunit|data~186_combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux8~1 .lut_mask = 16'h2070;
defparam \muxforCPU_bus|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y34_N4
cycloneive_lcell_comb \d0|regfileunit|data~190 (
// Equation(s):
// \d0|regfileunit|data~190_combout  = (\d0|irunit|data [0] & ((\d0|irunit|data [1]) # ((\d0|regfileunit|data~23_q )))) # (!\d0|irunit|data [0] & (!\d0|irunit|data [1] & (\d0|regfileunit|data~7_q )))

	.dataa(\d0|irunit|data [0]),
	.datab(\d0|irunit|data [1]),
	.datac(\d0|regfileunit|data~7_q ),
	.datad(\d0|regfileunit|data~23_q ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~190_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~190 .lut_mask = 16'hBA98;
defparam \d0|regfileunit|data~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y34_N14
cycloneive_lcell_comb \d0|regfileunit|data~191 (
// Equation(s):
// \d0|regfileunit|data~191_combout  = (\d0|irunit|data [1] & ((\d0|regfileunit|data~190_combout  & ((\d0|regfileunit|data~55_q ))) # (!\d0|regfileunit|data~190_combout  & (\d0|regfileunit|data~39_q )))) # (!\d0|irunit|data [1] & 
// (\d0|regfileunit|data~190_combout ))

	.dataa(\d0|irunit|data [1]),
	.datab(\d0|regfileunit|data~190_combout ),
	.datac(\d0|regfileunit|data~39_q ),
	.datad(\d0|regfileunit|data~55_q ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~191_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~191 .lut_mask = 16'hEC64;
defparam \d0|regfileunit|data~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y38_N14
cycloneive_lcell_comb \d0|regfileunit|data~188 (
// Equation(s):
// \d0|regfileunit|data~188_combout  = (\d0|irunit|data [0] & (((\d0|irunit|data [1])))) # (!\d0|irunit|data [0] & ((\d0|irunit|data [1] & ((\d0|regfileunit|data~103_q ))) # (!\d0|irunit|data [1] & (\d0|regfileunit|data~71_q ))))

	.dataa(\d0|regfileunit|data~71_q ),
	.datab(\d0|regfileunit|data~103_q ),
	.datac(\d0|irunit|data [0]),
	.datad(\d0|irunit|data [1]),
	.cin(gnd),
	.combout(\d0|regfileunit|data~188_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~188 .lut_mask = 16'hFC0A;
defparam \d0|regfileunit|data~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y38_N16
cycloneive_lcell_comb \d0|regfileunit|data~189 (
// Equation(s):
// \d0|regfileunit|data~189_combout  = (\d0|irunit|data [0] & ((\d0|regfileunit|data~188_combout  & (\d0|regfileunit|data~119_q )) # (!\d0|regfileunit|data~188_combout  & ((\d0|regfileunit|data~87_q ))))) # (!\d0|irunit|data [0] & 
// (((\d0|regfileunit|data~188_combout ))))

	.dataa(\d0|irunit|data [0]),
	.datab(\d0|regfileunit|data~119_q ),
	.datac(\d0|regfileunit|data~87_q ),
	.datad(\d0|regfileunit|data~188_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~189_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~189 .lut_mask = 16'hDDA0;
defparam \d0|regfileunit|data~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y34_N6
cycloneive_lcell_comb \d0|sr2mux|f[7]~19 (
// Equation(s):
// \d0|sr2mux|f[7]~19_combout  = (!\state_controller|Selector23~0_combout  & ((\d0|irunit|data [2] & ((\d0|regfileunit|data~189_combout ))) # (!\d0|irunit|data [2] & (\d0|regfileunit|data~191_combout ))))

	.dataa(\d0|irunit|data [2]),
	.datab(\d0|regfileunit|data~191_combout ),
	.datac(\state_controller|Selector23~0_combout ),
	.datad(\d0|regfileunit|data~189_combout ),
	.cin(gnd),
	.combout(\d0|sr2mux|f[7]~19_combout ),
	.cout());
// synopsys translate_off
defparam \d0|sr2mux|f[7]~19 .lut_mask = 16'h0E04;
defparam \d0|sr2mux|f[7]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y34_N12
cycloneive_lcell_comb \d0|sr2mux|f[7]~20 (
// Equation(s):
// \d0|sr2mux|f[7]~20_combout  = (\d0|sr2mux|f[7]~19_combout ) # ((\d0|irunit|data [4] & \state_controller|Selector23~0_combout ))

	.dataa(gnd),
	.datab(\d0|irunit|data [4]),
	.datac(\state_controller|Selector23~0_combout ),
	.datad(\d0|sr2mux|f[7]~19_combout ),
	.cin(gnd),
	.combout(\d0|sr2mux|f[7]~20_combout ),
	.cout());
// synopsys translate_off
defparam \d0|sr2mux|f[7]~20 .lut_mask = 16'hFFC0;
defparam \d0|sr2mux|f[7]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y35_N26
cycloneive_lcell_comb \d0|regfileunit|data~54feeder (
// Equation(s):
// \d0|regfileunit|data~54feeder_combout  = \muxforCPU_bus|Mux9~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\muxforCPU_bus|Mux9~4_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~54feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~54feeder .lut_mask = 16'hFF00;
defparam \d0|regfileunit|data~54feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y35_N27
dffeas \d0|regfileunit|data~54 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|regfileunit|data~54feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|regfileunit|data~273_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~54 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~54 .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y34_N27
dffeas \d0|regfileunit|data~38 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux9~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~270_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~38 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~38 .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y34_N7
dffeas \d0|regfileunit|data~22 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux9~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~271_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~22 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~22 .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y34_N21
dffeas \d0|regfileunit|data~6 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux9~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~272_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~6 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y34_N20
cycloneive_lcell_comb \d0|regfileunit|data~181 (
// Equation(s):
// \d0|regfileunit|data~181_combout  = (\d0|irunit|data [1] & (((\d0|irunit|data [0])))) # (!\d0|irunit|data [1] & ((\d0|irunit|data [0] & (\d0|regfileunit|data~22_q )) # (!\d0|irunit|data [0] & ((\d0|regfileunit|data~6_q )))))

	.dataa(\d0|regfileunit|data~22_q ),
	.datab(\d0|irunit|data [1]),
	.datac(\d0|regfileunit|data~6_q ),
	.datad(\d0|irunit|data [0]),
	.cin(gnd),
	.combout(\d0|regfileunit|data~181_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~181 .lut_mask = 16'hEE30;
defparam \d0|regfileunit|data~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y34_N26
cycloneive_lcell_comb \d0|regfileunit|data~182 (
// Equation(s):
// \d0|regfileunit|data~182_combout  = (\d0|irunit|data [1] & ((\d0|regfileunit|data~181_combout  & (\d0|regfileunit|data~54_q )) # (!\d0|regfileunit|data~181_combout  & ((\d0|regfileunit|data~38_q ))))) # (!\d0|irunit|data [1] & 
// (((\d0|regfileunit|data~181_combout ))))

	.dataa(\d0|irunit|data [1]),
	.datab(\d0|regfileunit|data~54_q ),
	.datac(\d0|regfileunit|data~38_q ),
	.datad(\d0|regfileunit|data~181_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~182_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~182 .lut_mask = 16'hDDA0;
defparam \d0|regfileunit|data~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y36_N16
cycloneive_lcell_comb \d0|regfileunit|data~179 (
// Equation(s):
// \d0|regfileunit|data~179_combout  = (\d0|irunit|data [1] & ((\d0|regfileunit|data~102_q ) # ((\d0|irunit|data [0])))) # (!\d0|irunit|data [1] & (((\d0|regfileunit|data~70_q  & !\d0|irunit|data [0]))))

	.dataa(\d0|irunit|data [1]),
	.datab(\d0|regfileunit|data~102_q ),
	.datac(\d0|regfileunit|data~70_q ),
	.datad(\d0|irunit|data [0]),
	.cin(gnd),
	.combout(\d0|regfileunit|data~179_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~179 .lut_mask = 16'hAAD8;
defparam \d0|regfileunit|data~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y36_N14
cycloneive_lcell_comb \d0|regfileunit|data~180 (
// Equation(s):
// \d0|regfileunit|data~180_combout  = (\d0|irunit|data [0] & ((\d0|regfileunit|data~179_combout  & ((\d0|regfileunit|data~118_q ))) # (!\d0|regfileunit|data~179_combout  & (\d0|regfileunit|data~86_q )))) # (!\d0|irunit|data [0] & 
// (((\d0|regfileunit|data~179_combout ))))

	.dataa(\d0|irunit|data [0]),
	.datab(\d0|regfileunit|data~86_q ),
	.datac(\d0|regfileunit|data~118_q ),
	.datad(\d0|regfileunit|data~179_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~180_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~180 .lut_mask = 16'hF588;
defparam \d0|regfileunit|data~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y34_N16
cycloneive_lcell_comb \d0|sr2mux|f[6]~17 (
// Equation(s):
// \d0|sr2mux|f[6]~17_combout  = (!\state_controller|Selector23~0_combout  & ((\d0|irunit|data [2] & ((\d0|regfileunit|data~180_combout ))) # (!\d0|irunit|data [2] & (\d0|regfileunit|data~182_combout ))))

	.dataa(\state_controller|Selector23~0_combout ),
	.datab(\d0|irunit|data [2]),
	.datac(\d0|regfileunit|data~182_combout ),
	.datad(\d0|regfileunit|data~180_combout ),
	.cin(gnd),
	.combout(\d0|sr2mux|f[6]~17_combout ),
	.cout());
// synopsys translate_off
defparam \d0|sr2mux|f[6]~17 .lut_mask = 16'h5410;
defparam \d0|sr2mux|f[6]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y34_N18
cycloneive_lcell_comb \d0|sr2mux|f[6]~18 (
// Equation(s):
// \d0|sr2mux|f[6]~18_combout  = (\d0|sr2mux|f[6]~17_combout ) # ((\d0|irunit|data [4] & \state_controller|Selector23~0_combout ))

	.dataa(gnd),
	.datab(\d0|irunit|data [4]),
	.datac(\state_controller|Selector23~0_combout ),
	.datad(\d0|sr2mux|f[6]~17_combout ),
	.cin(gnd),
	.combout(\d0|sr2mux|f[6]~18_combout ),
	.cout());
// synopsys translate_off
defparam \d0|sr2mux|f[6]~18 .lut_mask = 16'hFFC0;
defparam \d0|sr2mux|f[6]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y37_N12
cycloneive_lcell_comb \d0|ArithmeticLogicUnit|Add0~12 (
// Equation(s):
// \d0|ArithmeticLogicUnit|Add0~12_combout  = ((\d0|regfileunit|data~178_combout  $ (\d0|sr2mux|f[6]~18_combout  $ (!\d0|ArithmeticLogicUnit|Add0~11 )))) # (GND)
// \d0|ArithmeticLogicUnit|Add0~13  = CARRY((\d0|regfileunit|data~178_combout  & ((\d0|sr2mux|f[6]~18_combout ) # (!\d0|ArithmeticLogicUnit|Add0~11 ))) # (!\d0|regfileunit|data~178_combout  & (\d0|sr2mux|f[6]~18_combout  & !\d0|ArithmeticLogicUnit|Add0~11 
// )))

	.dataa(\d0|regfileunit|data~178_combout ),
	.datab(\d0|sr2mux|f[6]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ArithmeticLogicUnit|Add0~11 ),
	.combout(\d0|ArithmeticLogicUnit|Add0~12_combout ),
	.cout(\d0|ArithmeticLogicUnit|Add0~13 ));
// synopsys translate_off
defparam \d0|ArithmeticLogicUnit|Add0~12 .lut_mask = 16'h698E;
defparam \d0|ArithmeticLogicUnit|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y37_N14
cycloneive_lcell_comb \d0|ArithmeticLogicUnit|Add0~14 (
// Equation(s):
// \d0|ArithmeticLogicUnit|Add0~14_combout  = (\d0|regfileunit|data~187_combout  & ((\d0|sr2mux|f[7]~20_combout  & (\d0|ArithmeticLogicUnit|Add0~13  & VCC)) # (!\d0|sr2mux|f[7]~20_combout  & (!\d0|ArithmeticLogicUnit|Add0~13 )))) # 
// (!\d0|regfileunit|data~187_combout  & ((\d0|sr2mux|f[7]~20_combout  & (!\d0|ArithmeticLogicUnit|Add0~13 )) # (!\d0|sr2mux|f[7]~20_combout  & ((\d0|ArithmeticLogicUnit|Add0~13 ) # (GND)))))
// \d0|ArithmeticLogicUnit|Add0~15  = CARRY((\d0|regfileunit|data~187_combout  & (!\d0|sr2mux|f[7]~20_combout  & !\d0|ArithmeticLogicUnit|Add0~13 )) # (!\d0|regfileunit|data~187_combout  & ((!\d0|ArithmeticLogicUnit|Add0~13 ) # (!\d0|sr2mux|f[7]~20_combout 
// ))))

	.dataa(\d0|regfileunit|data~187_combout ),
	.datab(\d0|sr2mux|f[7]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ArithmeticLogicUnit|Add0~13 ),
	.combout(\d0|ArithmeticLogicUnit|Add0~14_combout ),
	.cout(\d0|ArithmeticLogicUnit|Add0~15 ));
// synopsys translate_off
defparam \d0|ArithmeticLogicUnit|Add0~14 .lut_mask = 16'h9617;
defparam \d0|ArithmeticLogicUnit|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y34_N2
cycloneive_lcell_comb \muxforCPU_bus|Mux8~0 (
// Equation(s):
// \muxforCPU_bus|Mux8~0_combout  = (\state_controller|WideOr24~combout  & (\d0|regfileunit|data~187_combout  & ((\state_controller|WideOr23~combout ) # (\d0|sr2mux|f[7]~20_combout ))))

	.dataa(\state_controller|WideOr23~combout ),
	.datab(\state_controller|WideOr24~combout ),
	.datac(\d0|regfileunit|data~187_combout ),
	.datad(\d0|sr2mux|f[7]~20_combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux8~0 .lut_mask = 16'hC080;
defparam \muxforCPU_bus|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y34_N24
cycloneive_lcell_comb \muxforCPU_bus|Mux8~2 (
// Equation(s):
// \muxforCPU_bus|Mux8~2_combout  = (\muxforCPU_bus|Mux8~1_combout ) # ((\muxforCPU_bus|Mux8~0_combout ) # ((\muxforCPU_bus|Mux15~6_combout  & \d0|ArithmeticLogicUnit|Add0~14_combout )))

	.dataa(\muxforCPU_bus|Mux15~6_combout ),
	.datab(\muxforCPU_bus|Mux8~1_combout ),
	.datac(\d0|ArithmeticLogicUnit|Add0~14_combout ),
	.datad(\muxforCPU_bus|Mux8~0_combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux8~2 .lut_mask = 16'hFFEC;
defparam \muxforCPU_bus|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y34_N10
cycloneive_lcell_comb \muxforCPU_bus|Mux8~3 (
// Equation(s):
// \muxforCPU_bus|Mux8~3_combout  = (\state_controller|WideOr19~combout  & (((\state_controller|WideOr18~combout )))) # (!\state_controller|WideOr19~combout  & ((\state_controller|WideOr18~combout  & ((\muxforCPU_bus|Mux8~2_combout ))) # 
// (!\state_controller|WideOr18~combout  & (\d0|pc|data [7]))))

	.dataa(\d0|pc|data [7]),
	.datab(\state_controller|WideOr19~combout ),
	.datac(\state_controller|WideOr18~combout ),
	.datad(\muxforCPU_bus|Mux8~2_combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux8~3 .lut_mask = 16'hF2C2;
defparam \muxforCPU_bus|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y35_N10
cycloneive_lcell_comb \muxforCPU_bus|Mux8~4 (
// Equation(s):
// \muxforCPU_bus|Mux8~4_combout  = (\state_controller|WideOr19~combout  & ((\muxforCPU_bus|Mux8~3_combout  & (\d0|br_adder|f[7]~14_combout )) # (!\muxforCPU_bus|Mux8~3_combout  & ((\d0|mdr|data [7]))))) # (!\state_controller|WideOr19~combout  & 
// (((\muxforCPU_bus|Mux8~3_combout ))))

	.dataa(\d0|br_adder|f[7]~14_combout ),
	.datab(\state_controller|WideOr19~combout ),
	.datac(\d0|mdr|data [7]),
	.datad(\muxforCPU_bus|Mux8~3_combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux8~4 .lut_mask = 16'hBBC0;
defparam \muxforCPU_bus|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y34_N3
dffeas \d0|irunit|data[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux8~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\state_controller|State.S_35~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|irunit|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|irunit|data[7] .is_wysiwyg = "true";
defparam \d0|irunit|data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y36_N10
cycloneive_lcell_comb \d0|regfileunit|data~174 (
// Equation(s):
// \d0|regfileunit|data~174_combout  = (\d0|irunit|data [6] & (((\d0|irunit|data [7])))) # (!\d0|irunit|data [6] & ((\d0|irunit|data [7] & ((\d0|regfileunit|data~102_q ))) # (!\d0|irunit|data [7] & (\d0|regfileunit|data~70_q ))))

	.dataa(\d0|regfileunit|data~70_q ),
	.datab(\d0|irunit|data [6]),
	.datac(\d0|regfileunit|data~102_q ),
	.datad(\d0|irunit|data [7]),
	.cin(gnd),
	.combout(\d0|regfileunit|data~174_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~174 .lut_mask = 16'hFC22;
defparam \d0|regfileunit|data~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y36_N12
cycloneive_lcell_comb \d0|regfileunit|data~175 (
// Equation(s):
// \d0|regfileunit|data~175_combout  = (\d0|irunit|data [6] & ((\d0|regfileunit|data~174_combout  & (\d0|regfileunit|data~118_q )) # (!\d0|regfileunit|data~174_combout  & ((\d0|regfileunit|data~86_q ))))) # (!\d0|irunit|data [6] & 
// (((\d0|regfileunit|data~174_combout ))))

	.dataa(\d0|regfileunit|data~118_q ),
	.datab(\d0|irunit|data [6]),
	.datac(\d0|regfileunit|data~86_q ),
	.datad(\d0|regfileunit|data~174_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~175_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~175 .lut_mask = 16'hBBC0;
defparam \d0|regfileunit|data~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y34_N6
cycloneive_lcell_comb \d0|regfileunit|data~176 (
// Equation(s):
// \d0|regfileunit|data~176_combout  = (\d0|irunit|data [7] & (((\d0|irunit|data [6])))) # (!\d0|irunit|data [7] & ((\d0|irunit|data [6] & ((\d0|regfileunit|data~22_q ))) # (!\d0|irunit|data [6] & (\d0|regfileunit|data~6_q ))))

	.dataa(\d0|regfileunit|data~6_q ),
	.datab(\d0|irunit|data [7]),
	.datac(\d0|regfileunit|data~22_q ),
	.datad(\d0|irunit|data [6]),
	.cin(gnd),
	.combout(\d0|regfileunit|data~176_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~176 .lut_mask = 16'hFC22;
defparam \d0|regfileunit|data~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y34_N20
cycloneive_lcell_comb \d0|regfileunit|data~177 (
// Equation(s):
// \d0|regfileunit|data~177_combout  = (\d0|regfileunit|data~176_combout  & (((\d0|regfileunit|data~54_q ) # (!\d0|irunit|data [7])))) # (!\d0|regfileunit|data~176_combout  & (\d0|regfileunit|data~38_q  & ((\d0|irunit|data [7]))))

	.dataa(\d0|regfileunit|data~176_combout ),
	.datab(\d0|regfileunit|data~38_q ),
	.datac(\d0|regfileunit|data~54_q ),
	.datad(\d0|irunit|data [7]),
	.cin(gnd),
	.combout(\d0|regfileunit|data~177_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~177 .lut_mask = 16'hE4AA;
defparam \d0|regfileunit|data~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y34_N22
cycloneive_lcell_comb \d0|regfileunit|data~178 (
// Equation(s):
// \d0|regfileunit|data~178_combout  = (\d0|irunit|data [8] & (\d0|regfileunit|data~175_combout )) # (!\d0|irunit|data [8] & ((\d0|regfileunit|data~177_combout )))

	.dataa(\d0|irunit|data [8]),
	.datab(\d0|regfileunit|data~175_combout ),
	.datac(gnd),
	.datad(\d0|regfileunit|data~177_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~178_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~178 .lut_mask = 16'hDD88;
defparam \d0|regfileunit|data~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y34_N10
cycloneive_lcell_comb \d0|adder1mux|f[6]~36 (
// Equation(s):
// \d0|adder1mux|f[6]~36_combout  = (\state_controller|State.S_07~q  & (((\d0|regfileunit|data~178_combout )))) # (!\state_controller|State.S_07~q  & ((\state_controller|State.S_06~q  & ((\d0|regfileunit|data~178_combout ))) # 
// (!\state_controller|State.S_06~q  & (\d0|pc|data [6]))))

	.dataa(\d0|pc|data [6]),
	.datab(\state_controller|State.S_07~q ),
	.datac(\d0|regfileunit|data~178_combout ),
	.datad(\state_controller|State.S_06~q ),
	.cin(gnd),
	.combout(\d0|adder1mux|f[6]~36_combout ),
	.cout());
// synopsys translate_off
defparam \d0|adder1mux|f[6]~36 .lut_mask = 16'hF0E2;
defparam \d0|adder1mux|f[6]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y35_N24
cycloneive_lcell_comb \muxforCPU_bus|Mux9~1 (
// Equation(s):
// \muxforCPU_bus|Mux9~1_combout  = (\muxforCPU_bus|Mux15~5_combout  & ((\d0|irunit|data [8] & ((!\d0|regfileunit|data~175_combout ))) # (!\d0|irunit|data [8] & (!\d0|regfileunit|data~177_combout ))))

	.dataa(\muxforCPU_bus|Mux15~5_combout ),
	.datab(\d0|irunit|data [8]),
	.datac(\d0|regfileunit|data~177_combout ),
	.datad(\d0|regfileunit|data~175_combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux9~1 .lut_mask = 16'h028A;
defparam \muxforCPU_bus|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y34_N24
cycloneive_lcell_comb \muxforCPU_bus|Mux9~0 (
// Equation(s):
// \muxforCPU_bus|Mux9~0_combout  = (\d0|regfileunit|data~178_combout  & (\state_controller|WideOr24~combout  & ((\state_controller|WideOr23~combout ) # (\d0|sr2mux|f[6]~18_combout ))))

	.dataa(\d0|regfileunit|data~178_combout ),
	.datab(\state_controller|WideOr24~combout ),
	.datac(\state_controller|WideOr23~combout ),
	.datad(\d0|sr2mux|f[6]~18_combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux9~0 .lut_mask = 16'h8880;
defparam \muxforCPU_bus|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y35_N10
cycloneive_lcell_comb \muxforCPU_bus|Mux9~2 (
// Equation(s):
// \muxforCPU_bus|Mux9~2_combout  = (\muxforCPU_bus|Mux9~1_combout ) # ((\muxforCPU_bus|Mux9~0_combout ) # ((\muxforCPU_bus|Mux15~6_combout  & \d0|ArithmeticLogicUnit|Add0~12_combout )))

	.dataa(\muxforCPU_bus|Mux15~6_combout ),
	.datab(\muxforCPU_bus|Mux9~1_combout ),
	.datac(\muxforCPU_bus|Mux9~0_combout ),
	.datad(\d0|ArithmeticLogicUnit|Add0~12_combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux9~2 .lut_mask = 16'hFEFC;
defparam \muxforCPU_bus|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y35_N6
cycloneive_lcell_comb \muxforCPU_bus|Mux9~4 (
// Equation(s):
// \muxforCPU_bus|Mux9~4_combout  = (\muxforCPU_bus|Mux9~3_combout  & (((\d0|br_adder|f[6]~12_combout )) # (!\state_controller|WideOr18~combout ))) # (!\muxforCPU_bus|Mux9~3_combout  & (\state_controller|WideOr18~combout  & ((\muxforCPU_bus|Mux9~2_combout 
// ))))

	.dataa(\muxforCPU_bus|Mux9~3_combout ),
	.datab(\state_controller|WideOr18~combout ),
	.datac(\d0|br_adder|f[6]~12_combout ),
	.datad(\muxforCPU_bus|Mux9~2_combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux9~4 .lut_mask = 16'hE6A2;
defparam \muxforCPU_bus|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y34_N12
cycloneive_lcell_comb \d0|irunit|data[6]~feeder (
// Equation(s):
// \d0|irunit|data[6]~feeder_combout  = \muxforCPU_bus|Mux9~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\muxforCPU_bus|Mux9~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|irunit|data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|irunit|data[6]~feeder .lut_mask = 16'hF0F0;
defparam \d0|irunit|data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y34_N13
dffeas \d0|irunit|data[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|irunit|data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state_controller|State.S_35~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|irunit|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|irunit|data[6] .is_wysiwyg = "true";
defparam \d0|irunit|data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y37_N24
cycloneive_lcell_comb \d0|regfileunit|data~89feeder (
// Equation(s):
// \d0|regfileunit|data~89feeder_combout  = \muxforCPU_bus|Mux6~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\muxforCPU_bus|Mux6~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|regfileunit|data~89feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~89feeder .lut_mask = 16'hF0F0;
defparam \d0|regfileunit|data~89feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y37_N25
dffeas \d0|regfileunit|data~89 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|regfileunit|data~89feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|regfileunit|data~265_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~89 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~89 .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y37_N3
dffeas \d0|regfileunit|data~121 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux6~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~269_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~121 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~121 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y38_N30
cycloneive_lcell_comb \d0|regfileunit|data~105feeder (
// Equation(s):
// \d0|regfileunit|data~105feeder_combout  = \muxforCPU_bus|Mux6~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\muxforCPU_bus|Mux6~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|regfileunit|data~105feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~105feeder .lut_mask = 16'hF0F0;
defparam \d0|regfileunit|data~105feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y38_N31
dffeas \d0|regfileunit|data~105 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|regfileunit|data~105feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|regfileunit|data~267_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~105 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~105 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y37_N0
cycloneive_lcell_comb \d0|regfileunit|data~73feeder (
// Equation(s):
// \d0|regfileunit|data~73feeder_combout  = \muxforCPU_bus|Mux6~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\muxforCPU_bus|Mux6~4_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~73feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~73feeder .lut_mask = 16'hFF00;
defparam \d0|regfileunit|data~73feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y37_N1
dffeas \d0|regfileunit|data~73 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|regfileunit|data~73feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|regfileunit|data~268_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~73 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~73 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y38_N12
cycloneive_lcell_comb \d0|regfileunit|data~201 (
// Equation(s):
// \d0|regfileunit|data~201_combout  = (\d0|irunit|data [6] & (((\d0|irunit|data [7])))) # (!\d0|irunit|data [6] & ((\d0|irunit|data [7] & (\d0|regfileunit|data~105_q )) # (!\d0|irunit|data [7] & ((\d0|regfileunit|data~73_q )))))

	.dataa(\d0|regfileunit|data~105_q ),
	.datab(\d0|regfileunit|data~73_q ),
	.datac(\d0|irunit|data [6]),
	.datad(\d0|irunit|data [7]),
	.cin(gnd),
	.combout(\d0|regfileunit|data~201_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~201 .lut_mask = 16'hFA0C;
defparam \d0|regfileunit|data~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y37_N2
cycloneive_lcell_comb \d0|regfileunit|data~202 (
// Equation(s):
// \d0|regfileunit|data~202_combout  = (\d0|irunit|data [6] & ((\d0|regfileunit|data~201_combout  & ((\d0|regfileunit|data~121_q ))) # (!\d0|regfileunit|data~201_combout  & (\d0|regfileunit|data~89_q )))) # (!\d0|irunit|data [6] & 
// (((\d0|regfileunit|data~201_combout ))))

	.dataa(\d0|irunit|data [6]),
	.datab(\d0|regfileunit|data~89_q ),
	.datac(\d0|regfileunit|data~121_q ),
	.datad(\d0|regfileunit|data~201_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~202_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~202 .lut_mask = 16'hF588;
defparam \d0|regfileunit|data~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y37_N6
cycloneive_lcell_comb \d0|regfileunit|data~41feeder (
// Equation(s):
// \d0|regfileunit|data~41feeder_combout  = \muxforCPU_bus|Mux6~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\muxforCPU_bus|Mux6~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|regfileunit|data~41feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~41feeder .lut_mask = 16'hF0F0;
defparam \d0|regfileunit|data~41feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y37_N7
dffeas \d0|regfileunit|data~41 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|regfileunit|data~41feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|regfileunit|data~270_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~41 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~41 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y37_N2
cycloneive_lcell_comb \d0|regfileunit|data~57feeder (
// Equation(s):
// \d0|regfileunit|data~57feeder_combout  = \muxforCPU_bus|Mux6~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\muxforCPU_bus|Mux6~4_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~57feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~57feeder .lut_mask = 16'hFF00;
defparam \d0|regfileunit|data~57feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y37_N3
dffeas \d0|regfileunit|data~57 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|regfileunit|data~57feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|regfileunit|data~273_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~57 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~57 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y37_N26
cycloneive_lcell_comb \d0|regfileunit|data~9feeder (
// Equation(s):
// \d0|regfileunit|data~9feeder_combout  = \muxforCPU_bus|Mux6~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\muxforCPU_bus|Mux6~4_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~9feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~9feeder .lut_mask = 16'hFF00;
defparam \d0|regfileunit|data~9feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y37_N27
dffeas \d0|regfileunit|data~9 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|regfileunit|data~9feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|regfileunit|data~272_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~9 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y37_N4
cycloneive_lcell_comb \d0|regfileunit|data~25feeder (
// Equation(s):
// \d0|regfileunit|data~25feeder_combout  = \muxforCPU_bus|Mux6~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\muxforCPU_bus|Mux6~4_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~25feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~25feeder .lut_mask = 16'hFF00;
defparam \d0|regfileunit|data~25feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y37_N5
dffeas \d0|regfileunit|data~25 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|regfileunit|data~25feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|regfileunit|data~271_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~25 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~25 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y37_N0
cycloneive_lcell_comb \d0|regfileunit|data~203 (
// Equation(s):
// \d0|regfileunit|data~203_combout  = (\d0|irunit|data [6] & (((\d0|regfileunit|data~25_q ) # (\d0|irunit|data [7])))) # (!\d0|irunit|data [6] & (\d0|regfileunit|data~9_q  & ((!\d0|irunit|data [7]))))

	.dataa(\d0|regfileunit|data~9_q ),
	.datab(\d0|regfileunit|data~25_q ),
	.datac(\d0|irunit|data [6]),
	.datad(\d0|irunit|data [7]),
	.cin(gnd),
	.combout(\d0|regfileunit|data~203_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~203 .lut_mask = 16'hF0CA;
defparam \d0|regfileunit|data~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y37_N30
cycloneive_lcell_comb \d0|regfileunit|data~204 (
// Equation(s):
// \d0|regfileunit|data~204_combout  = (\d0|irunit|data [7] & ((\d0|regfileunit|data~203_combout  & ((\d0|regfileunit|data~57_q ))) # (!\d0|regfileunit|data~203_combout  & (\d0|regfileunit|data~41_q )))) # (!\d0|irunit|data [7] & 
// (((\d0|regfileunit|data~203_combout ))))

	.dataa(\d0|irunit|data [7]),
	.datab(\d0|regfileunit|data~41_q ),
	.datac(\d0|regfileunit|data~57_q ),
	.datad(\d0|regfileunit|data~203_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~204_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~204 .lut_mask = 16'hF588;
defparam \d0|regfileunit|data~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y37_N24
cycloneive_lcell_comb \d0|regfileunit|data~205 (
// Equation(s):
// \d0|regfileunit|data~205_combout  = (\d0|irunit|data [8] & (\d0|regfileunit|data~202_combout )) # (!\d0|irunit|data [8] & ((\d0|regfileunit|data~204_combout )))

	.dataa(gnd),
	.datab(\d0|irunit|data [8]),
	.datac(\d0|regfileunit|data~202_combout ),
	.datad(\d0|regfileunit|data~204_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~205_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~205 .lut_mask = 16'hF3C0;
defparam \d0|regfileunit|data~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y37_N20
cycloneive_lcell_comb \d0|adder1mux|f[9]~39 (
// Equation(s):
// \d0|adder1mux|f[9]~39_combout  = (\state_controller|State.S_07~q  & (((\d0|regfileunit|data~205_combout )))) # (!\state_controller|State.S_07~q  & ((\state_controller|State.S_06~q  & ((\d0|regfileunit|data~205_combout ))) # 
// (!\state_controller|State.S_06~q  & (\d0|pc|data [9]))))

	.dataa(\d0|pc|data [9]),
	.datab(\state_controller|State.S_07~q ),
	.datac(\state_controller|State.S_06~q ),
	.datad(\d0|regfileunit|data~205_combout ),
	.cin(gnd),
	.combout(\d0|adder1mux|f[9]~39_combout ),
	.cout());
// synopsys translate_off
defparam \d0|adder1mux|f[9]~39 .lut_mask = 16'hFE02;
defparam \d0|adder1mux|f[9]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y35_N26
cycloneive_lcell_comb \d0|adder2mux|Mux6~0 (
// Equation(s):
// \d0|adder2mux|Mux6~0_combout  = (\state_controller|WideOr18~3_combout  & (((\d0|irunit|data [8] & \state_controller|State.S_22~q )))) # (!\state_controller|WideOr18~3_combout  & (\d0|irunit|data [5]))

	.dataa(\d0|irunit|data [5]),
	.datab(\d0|irunit|data [8]),
	.datac(\state_controller|WideOr18~3_combout ),
	.datad(\state_controller|State.S_22~q ),
	.cin(gnd),
	.combout(\d0|adder2mux|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|adder2mux|Mux6~0 .lut_mask = 16'hCA0A;
defparam \d0|adder2mux|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y35_N4
cycloneive_lcell_comb \d0|adder2mux|Mux6~1 (
// Equation(s):
// \d0|adder2mux|Mux6~1_combout  = (\d0|adder2mux|Mux6~0_combout ) # ((\state_controller|WideOr18~3_combout  & (\d0|irunit|data [9] & !\state_controller|State.S_22~q )))

	.dataa(\d0|adder2mux|Mux6~0_combout ),
	.datab(\state_controller|WideOr18~3_combout ),
	.datac(\d0|irunit|data [9]),
	.datad(\state_controller|State.S_22~q ),
	.cin(gnd),
	.combout(\d0|adder2mux|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|adder2mux|Mux6~1 .lut_mask = 16'hAAEA;
defparam \d0|adder2mux|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y35_N12
cycloneive_lcell_comb \d0|adder2mux|Mux7~0 (
// Equation(s):
// \d0|adder2mux|Mux7~0_combout  = (\state_controller|WideOr18~3_combout  & (((\d0|irunit|data [8])))) # (!\state_controller|WideOr18~3_combout  & ((\state_controller|State.S_22~q  & ((\d0|irunit|data [8]))) # (!\state_controller|State.S_22~q  & 
// (\d0|irunit|data [5]))))

	.dataa(\d0|irunit|data [5]),
	.datab(\d0|irunit|data [8]),
	.datac(\state_controller|WideOr18~3_combout ),
	.datad(\state_controller|State.S_22~q ),
	.cin(gnd),
	.combout(\d0|adder2mux|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|adder2mux|Mux7~0 .lut_mask = 16'hCCCA;
defparam \d0|adder2mux|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y35_N16
cycloneive_lcell_comb \d0|br_adder|f[8]~16 (
// Equation(s):
// \d0|br_adder|f[8]~16_combout  = ((\d0|adder1mux|f[8]~38_combout  $ (\d0|adder2mux|Mux7~0_combout  $ (!\d0|br_adder|f[7]~15 )))) # (GND)
// \d0|br_adder|f[8]~17  = CARRY((\d0|adder1mux|f[8]~38_combout  & ((\d0|adder2mux|Mux7~0_combout ) # (!\d0|br_adder|f[7]~15 ))) # (!\d0|adder1mux|f[8]~38_combout  & (\d0|adder2mux|Mux7~0_combout  & !\d0|br_adder|f[7]~15 )))

	.dataa(\d0|adder1mux|f[8]~38_combout ),
	.datab(\d0|adder2mux|Mux7~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|br_adder|f[7]~15 ),
	.combout(\d0|br_adder|f[8]~16_combout ),
	.cout(\d0|br_adder|f[8]~17 ));
// synopsys translate_off
defparam \d0|br_adder|f[8]~16 .lut_mask = 16'h698E;
defparam \d0|br_adder|f[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X88_Y35_N18
cycloneive_lcell_comb \d0|br_adder|f[9]~18 (
// Equation(s):
// \d0|br_adder|f[9]~18_combout  = (\d0|adder1mux|f[9]~39_combout  & ((\d0|adder2mux|Mux6~1_combout  & (\d0|br_adder|f[8]~17  & VCC)) # (!\d0|adder2mux|Mux6~1_combout  & (!\d0|br_adder|f[8]~17 )))) # (!\d0|adder1mux|f[9]~39_combout  & 
// ((\d0|adder2mux|Mux6~1_combout  & (!\d0|br_adder|f[8]~17 )) # (!\d0|adder2mux|Mux6~1_combout  & ((\d0|br_adder|f[8]~17 ) # (GND)))))
// \d0|br_adder|f[9]~19  = CARRY((\d0|adder1mux|f[9]~39_combout  & (!\d0|adder2mux|Mux6~1_combout  & !\d0|br_adder|f[8]~17 )) # (!\d0|adder1mux|f[9]~39_combout  & ((!\d0|br_adder|f[8]~17 ) # (!\d0|adder2mux|Mux6~1_combout ))))

	.dataa(\d0|adder1mux|f[9]~39_combout ),
	.datab(\d0|adder2mux|Mux6~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|br_adder|f[8]~17 ),
	.combout(\d0|br_adder|f[9]~18_combout ),
	.cout(\d0|br_adder|f[9]~19 ));
// synopsys translate_off
defparam \d0|br_adder|f[9]~18 .lut_mask = 16'h9617;
defparam \d0|br_adder|f[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X92_Y37_N12
cycloneive_lcell_comb \muxforCPU_bus|Mux6~1 (
// Equation(s):
// \muxforCPU_bus|Mux6~1_combout  = (\muxforCPU_bus|Mux15~5_combout  & ((\d0|irunit|data [8] & (!\d0|regfileunit|data~202_combout )) # (!\d0|irunit|data [8] & ((!\d0|regfileunit|data~204_combout )))))

	.dataa(\d0|irunit|data [8]),
	.datab(\d0|regfileunit|data~202_combout ),
	.datac(\d0|regfileunit|data~204_combout ),
	.datad(\muxforCPU_bus|Mux15~5_combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux6~1 .lut_mask = 16'h2700;
defparam \muxforCPU_bus|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y37_N16
cycloneive_lcell_comb \d0|regfileunit|data~206 (
// Equation(s):
// \d0|regfileunit|data~206_combout  = (\d0|irunit|data [0] & (((\d0|irunit|data [1])))) # (!\d0|irunit|data [0] & ((\d0|irunit|data [1] & (\d0|regfileunit|data~105_q )) # (!\d0|irunit|data [1] & ((\d0|regfileunit|data~73_q )))))

	.dataa(\d0|regfileunit|data~105_q ),
	.datab(\d0|irunit|data [0]),
	.datac(\d0|irunit|data [1]),
	.datad(\d0|regfileunit|data~73_q ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~206_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~206 .lut_mask = 16'hE3E0;
defparam \d0|regfileunit|data~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y37_N20
cycloneive_lcell_comb \d0|regfileunit|data~207 (
// Equation(s):
// \d0|regfileunit|data~207_combout  = (\d0|irunit|data [0] & ((\d0|regfileunit|data~206_combout  & (\d0|regfileunit|data~121_q )) # (!\d0|regfileunit|data~206_combout  & ((\d0|regfileunit|data~89_q ))))) # (!\d0|irunit|data [0] & 
// (((\d0|regfileunit|data~206_combout ))))

	.dataa(\d0|regfileunit|data~121_q ),
	.datab(\d0|regfileunit|data~89_q ),
	.datac(\d0|irunit|data [0]),
	.datad(\d0|regfileunit|data~206_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~207_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~207 .lut_mask = 16'hAFC0;
defparam \d0|regfileunit|data~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y37_N24
cycloneive_lcell_comb \d0|regfileunit|data~208 (
// Equation(s):
// \d0|regfileunit|data~208_combout  = (\d0|irunit|data [0] & (((\d0|regfileunit|data~25_q ) # (\d0|irunit|data [1])))) # (!\d0|irunit|data [0] & (\d0|regfileunit|data~9_q  & ((!\d0|irunit|data [1]))))

	.dataa(\d0|regfileunit|data~9_q ),
	.datab(\d0|regfileunit|data~25_q ),
	.datac(\d0|irunit|data [0]),
	.datad(\d0|irunit|data [1]),
	.cin(gnd),
	.combout(\d0|regfileunit|data~208_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~208 .lut_mask = 16'hF0CA;
defparam \d0|regfileunit|data~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y37_N10
cycloneive_lcell_comb \d0|regfileunit|data~209 (
// Equation(s):
// \d0|regfileunit|data~209_combout  = (\d0|irunit|data [1] & ((\d0|regfileunit|data~208_combout  & (\d0|regfileunit|data~57_q )) # (!\d0|regfileunit|data~208_combout  & ((\d0|regfileunit|data~41_q ))))) # (!\d0|irunit|data [1] & 
// (((\d0|regfileunit|data~208_combout ))))

	.dataa(\d0|irunit|data [1]),
	.datab(\d0|regfileunit|data~57_q ),
	.datac(\d0|regfileunit|data~41_q ),
	.datad(\d0|regfileunit|data~208_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~209_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~209 .lut_mask = 16'hDDA0;
defparam \d0|regfileunit|data~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y37_N10
cycloneive_lcell_comb \d0|sr2mux|f[9]~23 (
// Equation(s):
// \d0|sr2mux|f[9]~23_combout  = (!\state_controller|Selector23~0_combout  & ((\d0|irunit|data [2] & (\d0|regfileunit|data~207_combout )) # (!\d0|irunit|data [2] & ((\d0|regfileunit|data~209_combout )))))

	.dataa(\state_controller|Selector23~0_combout ),
	.datab(\d0|irunit|data [2]),
	.datac(\d0|regfileunit|data~207_combout ),
	.datad(\d0|regfileunit|data~209_combout ),
	.cin(gnd),
	.combout(\d0|sr2mux|f[9]~23_combout ),
	.cout());
// synopsys translate_off
defparam \d0|sr2mux|f[9]~23 .lut_mask = 16'h5140;
defparam \d0|sr2mux|f[9]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y37_N4
cycloneive_lcell_comb \d0|sr2mux|f[9]~24 (
// Equation(s):
// \d0|sr2mux|f[9]~24_combout  = (\d0|sr2mux|f[9]~23_combout ) # ((\d0|irunit|data [4] & \state_controller|Selector23~0_combout ))

	.dataa(gnd),
	.datab(\d0|irunit|data [4]),
	.datac(\state_controller|Selector23~0_combout ),
	.datad(\d0|sr2mux|f[9]~23_combout ),
	.cin(gnd),
	.combout(\d0|sr2mux|f[9]~24_combout ),
	.cout());
// synopsys translate_off
defparam \d0|sr2mux|f[9]~24 .lut_mask = 16'hFFC0;
defparam \d0|sr2mux|f[9]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y37_N14
cycloneive_lcell_comb \muxforCPU_bus|Mux6~0 (
// Equation(s):
// \muxforCPU_bus|Mux6~0_combout  = (\d0|regfileunit|data~205_combout  & (\state_controller|WideOr24~combout  & ((\state_controller|WideOr23~combout ) # (\d0|sr2mux|f[9]~24_combout ))))

	.dataa(\d0|regfileunit|data~205_combout ),
	.datab(\state_controller|WideOr23~combout ),
	.datac(\d0|sr2mux|f[9]~24_combout ),
	.datad(\state_controller|WideOr24~combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux6~0 .lut_mask = 16'hA800;
defparam \muxforCPU_bus|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y36_N5
dffeas \d0|regfileunit|data~88 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux7~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~265_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~88 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~88 .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y37_N5
dffeas \d0|regfileunit|data~72 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux7~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~268_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~72 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~72 .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y36_N19
dffeas \d0|regfileunit|data~104 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux7~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~267_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~104 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~104 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y37_N4
cycloneive_lcell_comb \d0|regfileunit|data~197 (
// Equation(s):
// \d0|regfileunit|data~197_combout  = (\d0|irunit|data [1] & ((\d0|irunit|data [0]) # ((\d0|regfileunit|data~104_q )))) # (!\d0|irunit|data [1] & (!\d0|irunit|data [0] & (\d0|regfileunit|data~72_q )))

	.dataa(\d0|irunit|data [1]),
	.datab(\d0|irunit|data [0]),
	.datac(\d0|regfileunit|data~72_q ),
	.datad(\d0|regfileunit|data~104_q ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~197_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~197 .lut_mask = 16'hBA98;
defparam \d0|regfileunit|data~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y37_N11
dffeas \d0|regfileunit|data~120 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux7~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~269_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~120 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~120 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y37_N10
cycloneive_lcell_comb \d0|regfileunit|data~198 (
// Equation(s):
// \d0|regfileunit|data~198_combout  = (\d0|regfileunit|data~197_combout  & (((\d0|regfileunit|data~120_q ) # (!\d0|irunit|data [0])))) # (!\d0|regfileunit|data~197_combout  & (\d0|regfileunit|data~88_q  & ((\d0|irunit|data [0]))))

	.dataa(\d0|regfileunit|data~88_q ),
	.datab(\d0|regfileunit|data~197_combout ),
	.datac(\d0|regfileunit|data~120_q ),
	.datad(\d0|irunit|data [0]),
	.cin(gnd),
	.combout(\d0|regfileunit|data~198_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~198 .lut_mask = 16'hE2CC;
defparam \d0|regfileunit|data~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y37_N22
cycloneive_lcell_comb \d0|regfileunit|data~56feeder (
// Equation(s):
// \d0|regfileunit|data~56feeder_combout  = \muxforCPU_bus|Mux7~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\muxforCPU_bus|Mux7~4_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~56feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~56feeder .lut_mask = 16'hFF00;
defparam \d0|regfileunit|data~56feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y37_N23
dffeas \d0|regfileunit|data~56 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|regfileunit|data~56feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|regfileunit|data~273_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~56 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~56 .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y34_N27
dffeas \d0|regfileunit|data~24 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux7~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~271_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~24 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~24 .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y34_N13
dffeas \d0|regfileunit|data~8 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux7~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~272_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~8 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y34_N12
cycloneive_lcell_comb \d0|regfileunit|data~199 (
// Equation(s):
// \d0|regfileunit|data~199_combout  = (\d0|irunit|data [1] & (((\d0|irunit|data [0])))) # (!\d0|irunit|data [1] & ((\d0|irunit|data [0] & (\d0|regfileunit|data~24_q )) # (!\d0|irunit|data [0] & ((\d0|regfileunit|data~8_q )))))

	.dataa(\d0|irunit|data [1]),
	.datab(\d0|regfileunit|data~24_q ),
	.datac(\d0|regfileunit|data~8_q ),
	.datad(\d0|irunit|data [0]),
	.cin(gnd),
	.combout(\d0|regfileunit|data~199_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~199 .lut_mask = 16'hEE50;
defparam \d0|regfileunit|data~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y37_N6
cycloneive_lcell_comb \d0|regfileunit|data~200 (
// Equation(s):
// \d0|regfileunit|data~200_combout  = (\d0|irunit|data [1] & ((\d0|regfileunit|data~199_combout  & (\d0|regfileunit|data~56_q )) # (!\d0|regfileunit|data~199_combout  & ((\d0|regfileunit|data~40_q ))))) # (!\d0|irunit|data [1] & 
// (((\d0|regfileunit|data~199_combout ))))

	.dataa(\d0|regfileunit|data~56_q ),
	.datab(\d0|irunit|data [1]),
	.datac(\d0|regfileunit|data~40_q ),
	.datad(\d0|regfileunit|data~199_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~200_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~200 .lut_mask = 16'hBBC0;
defparam \d0|regfileunit|data~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y37_N0
cycloneive_lcell_comb \d0|sr2mux|f[8]~21 (
// Equation(s):
// \d0|sr2mux|f[8]~21_combout  = (!\state_controller|Selector23~0_combout  & ((\d0|irunit|data [2] & (\d0|regfileunit|data~198_combout )) # (!\d0|irunit|data [2] & ((\d0|regfileunit|data~200_combout )))))

	.dataa(\state_controller|Selector23~0_combout ),
	.datab(\d0|irunit|data [2]),
	.datac(\d0|regfileunit|data~198_combout ),
	.datad(\d0|regfileunit|data~200_combout ),
	.cin(gnd),
	.combout(\d0|sr2mux|f[8]~21_combout ),
	.cout());
// synopsys translate_off
defparam \d0|sr2mux|f[8]~21 .lut_mask = 16'h5140;
defparam \d0|sr2mux|f[8]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y37_N30
cycloneive_lcell_comb \d0|sr2mux|f[8]~22 (
// Equation(s):
// \d0|sr2mux|f[8]~22_combout  = (\d0|sr2mux|f[8]~21_combout ) # ((\state_controller|Selector23~0_combout  & \d0|irunit|data [4]))

	.dataa(\state_controller|Selector23~0_combout ),
	.datab(gnd),
	.datac(\d0|irunit|data [4]),
	.datad(\d0|sr2mux|f[8]~21_combout ),
	.cin(gnd),
	.combout(\d0|sr2mux|f[8]~22_combout ),
	.cout());
// synopsys translate_off
defparam \d0|sr2mux|f[8]~22 .lut_mask = 16'hFFA0;
defparam \d0|sr2mux|f[8]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y37_N16
cycloneive_lcell_comb \d0|ArithmeticLogicUnit|Add0~16 (
// Equation(s):
// \d0|ArithmeticLogicUnit|Add0~16_combout  = ((\d0|sr2mux|f[8]~22_combout  $ (\d0|regfileunit|data~196_combout  $ (!\d0|ArithmeticLogicUnit|Add0~15 )))) # (GND)
// \d0|ArithmeticLogicUnit|Add0~17  = CARRY((\d0|sr2mux|f[8]~22_combout  & ((\d0|regfileunit|data~196_combout ) # (!\d0|ArithmeticLogicUnit|Add0~15 ))) # (!\d0|sr2mux|f[8]~22_combout  & (\d0|regfileunit|data~196_combout  & !\d0|ArithmeticLogicUnit|Add0~15 
// )))

	.dataa(\d0|sr2mux|f[8]~22_combout ),
	.datab(\d0|regfileunit|data~196_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ArithmeticLogicUnit|Add0~15 ),
	.combout(\d0|ArithmeticLogicUnit|Add0~16_combout ),
	.cout(\d0|ArithmeticLogicUnit|Add0~17 ));
// synopsys translate_off
defparam \d0|ArithmeticLogicUnit|Add0~16 .lut_mask = 16'h698E;
defparam \d0|ArithmeticLogicUnit|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y37_N18
cycloneive_lcell_comb \d0|ArithmeticLogicUnit|Add0~18 (
// Equation(s):
// \d0|ArithmeticLogicUnit|Add0~18_combout  = (\d0|sr2mux|f[9]~24_combout  & ((\d0|regfileunit|data~205_combout  & (\d0|ArithmeticLogicUnit|Add0~17  & VCC)) # (!\d0|regfileunit|data~205_combout  & (!\d0|ArithmeticLogicUnit|Add0~17 )))) # 
// (!\d0|sr2mux|f[9]~24_combout  & ((\d0|regfileunit|data~205_combout  & (!\d0|ArithmeticLogicUnit|Add0~17 )) # (!\d0|regfileunit|data~205_combout  & ((\d0|ArithmeticLogicUnit|Add0~17 ) # (GND)))))
// \d0|ArithmeticLogicUnit|Add0~19  = CARRY((\d0|sr2mux|f[9]~24_combout  & (!\d0|regfileunit|data~205_combout  & !\d0|ArithmeticLogicUnit|Add0~17 )) # (!\d0|sr2mux|f[9]~24_combout  & ((!\d0|ArithmeticLogicUnit|Add0~17 ) # (!\d0|regfileunit|data~205_combout 
// ))))

	.dataa(\d0|sr2mux|f[9]~24_combout ),
	.datab(\d0|regfileunit|data~205_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ArithmeticLogicUnit|Add0~17 ),
	.combout(\d0|ArithmeticLogicUnit|Add0~18_combout ),
	.cout(\d0|ArithmeticLogicUnit|Add0~19 ));
// synopsys translate_off
defparam \d0|ArithmeticLogicUnit|Add0~18 .lut_mask = 16'h9617;
defparam \d0|ArithmeticLogicUnit|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X92_Y37_N2
cycloneive_lcell_comb \muxforCPU_bus|Mux6~2 (
// Equation(s):
// \muxforCPU_bus|Mux6~2_combout  = (\muxforCPU_bus|Mux6~1_combout ) # ((\muxforCPU_bus|Mux6~0_combout ) # ((\muxforCPU_bus|Mux15~6_combout  & \d0|ArithmeticLogicUnit|Add0~18_combout )))

	.dataa(\muxforCPU_bus|Mux6~1_combout ),
	.datab(\muxforCPU_bus|Mux15~6_combout ),
	.datac(\muxforCPU_bus|Mux6~0_combout ),
	.datad(\d0|ArithmeticLogicUnit|Add0~18_combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux6~2 .lut_mask = 16'hFEFA;
defparam \muxforCPU_bus|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y37_N24
cycloneive_lcell_comb \muxforCPU_bus|Mux6~3 (
// Equation(s):
// \muxforCPU_bus|Mux6~3_combout  = (\state_controller|WideOr18~combout  & (((\state_controller|WideOr19~combout ) # (\muxforCPU_bus|Mux6~2_combout )))) # (!\state_controller|WideOr18~combout  & (\d0|pc|data [9] & (!\state_controller|WideOr19~combout )))

	.dataa(\state_controller|WideOr18~combout ),
	.datab(\d0|pc|data [9]),
	.datac(\state_controller|WideOr19~combout ),
	.datad(\muxforCPU_bus|Mux6~2_combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux6~3 .lut_mask = 16'hAEA4;
defparam \muxforCPU_bus|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y37_N6
cycloneive_lcell_comb \muxforCPU_bus|Mux6~4 (
// Equation(s):
// \muxforCPU_bus|Mux6~4_combout  = (\state_controller|WideOr19~combout  & ((\muxforCPU_bus|Mux6~3_combout  & ((\d0|br_adder|f[9]~18_combout ))) # (!\muxforCPU_bus|Mux6~3_combout  & (\d0|mdr|data [9])))) # (!\state_controller|WideOr19~combout  & 
// (((\muxforCPU_bus|Mux6~3_combout ))))

	.dataa(\state_controller|WideOr19~combout ),
	.datab(\d0|mdr|data [9]),
	.datac(\d0|br_adder|f[9]~18_combout ),
	.datad(\muxforCPU_bus|Mux6~3_combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux6~4 .lut_mask = 16'hF588;
defparam \muxforCPU_bus|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y35_N5
dffeas \d0|irunit|data[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux6~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\state_controller|State.S_35~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|irunit|data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|irunit|data[9] .is_wysiwyg = "true";
defparam \d0|irunit|data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y34_N26
cycloneive_lcell_comb \state_controller|Decoder0~7 (
// Equation(s):
// \state_controller|Decoder0~7_combout  = (!\d0|irunit|data [15] & (!\d0|irunit|data [12] & (!\d0|irunit|data [14] & !\d0|irunit|data [13])))

	.dataa(\d0|irunit|data [15]),
	.datab(\d0|irunit|data [12]),
	.datac(\d0|irunit|data [14]),
	.datad(\d0|irunit|data [13]),
	.cin(gnd),
	.combout(\state_controller|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Decoder0~7 .lut_mask = 16'h0001;
defparam \state_controller|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y34_N24
cycloneive_lcell_comb \state_controller|Selector9~0 (
// Equation(s):
// \state_controller|Selector9~0_combout  = (\state_controller|Decoder0~7_combout  & \state_controller|State.S_32~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state_controller|Decoder0~7_combout ),
	.datad(\state_controller|State.S_32~q ),
	.cin(gnd),
	.combout(\state_controller|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Selector9~0 .lut_mask = 16'hF000;
defparam \state_controller|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y34_N25
dffeas \state_controller|State.S_00 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_00 .is_wysiwyg = "true";
defparam \state_controller|State.S_00 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y35_N18
cycloneive_lcell_comb \d0|genccunit|WideOr0~1 (
// Equation(s):
// \d0|genccunit|WideOr0~1_combout  = (\muxforCPU_bus|Mux15~9_combout ) # ((\muxforCPU_bus|Mux14~7_combout ) # ((\muxforCPU_bus|Mux12~4_combout ) # (\muxforCPU_bus|Mux13~4_combout )))

	.dataa(\muxforCPU_bus|Mux15~9_combout ),
	.datab(\muxforCPU_bus|Mux14~7_combout ),
	.datac(\muxforCPU_bus|Mux12~4_combout ),
	.datad(\muxforCPU_bus|Mux13~4_combout ),
	.cin(gnd),
	.combout(\d0|genccunit|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|genccunit|WideOr0~1 .lut_mask = 16'hFFFE;
defparam \d0|genccunit|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y35_N4
cycloneive_lcell_comb \d0|genccunit|WideOr0~2 (
// Equation(s):
// \d0|genccunit|WideOr0~2_combout  = (\muxforCPU_bus|Mux10~4_combout ) # ((\muxforCPU_bus|Mux11~4_combout ) # ((\muxforCPU_bus|Mux9~4_combout ) # (\d0|genccunit|WideOr0~1_combout )))

	.dataa(\muxforCPU_bus|Mux10~4_combout ),
	.datab(\muxforCPU_bus|Mux11~4_combout ),
	.datac(\muxforCPU_bus|Mux9~4_combout ),
	.datad(\d0|genccunit|WideOr0~1_combout ),
	.cin(gnd),
	.combout(\d0|genccunit|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|genccunit|WideOr0~2 .lut_mask = 16'hFFFE;
defparam \d0|genccunit|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y35_N30
cycloneive_lcell_comb \d0|genccunit|WideOr0~3 (
// Equation(s):
// \d0|genccunit|WideOr0~3_combout  = (\muxforCPU_bus|Mux2~4_combout ) # ((\muxforCPU_bus|Mux3~4_combout ) # ((\d0|genccunit|WideOr0~2_combout ) # (\muxforCPU_bus|Mux8~4_combout )))

	.dataa(\muxforCPU_bus|Mux2~4_combout ),
	.datab(\muxforCPU_bus|Mux3~4_combout ),
	.datac(\d0|genccunit|WideOr0~2_combout ),
	.datad(\muxforCPU_bus|Mux8~4_combout ),
	.cin(gnd),
	.combout(\d0|genccunit|WideOr0~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|genccunit|WideOr0~3 .lut_mask = 16'hFFFE;
defparam \d0|genccunit|WideOr0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y35_N12
cycloneive_lcell_comb \d0|genccunit|WideOr0~0 (
// Equation(s):
// \d0|genccunit|WideOr0~0_combout  = (\muxforCPU_bus|Mux5~4_combout ) # ((\muxforCPU_bus|Mux4~4_combout ) # ((\muxforCPU_bus|Mux7~4_combout ) # (\muxforCPU_bus|Mux6~4_combout )))

	.dataa(\muxforCPU_bus|Mux5~4_combout ),
	.datab(\muxforCPU_bus|Mux4~4_combout ),
	.datac(\muxforCPU_bus|Mux7~4_combout ),
	.datad(\muxforCPU_bus|Mux6~4_combout ),
	.cin(gnd),
	.combout(\d0|genccunit|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|genccunit|WideOr0~0 .lut_mask = 16'hFFFE;
defparam \d0|genccunit|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y35_N28
cycloneive_lcell_comb \d0|genccunit|WideOr0~4 (
// Equation(s):
// \d0|genccunit|WideOr0~4_combout  = (!\muxforCPU_bus|Mux0~4_combout  & (!\muxforCPU_bus|Mux1~4_combout  & (!\d0|genccunit|WideOr0~3_combout  & !\d0|genccunit|WideOr0~0_combout )))

	.dataa(\muxforCPU_bus|Mux0~4_combout ),
	.datab(\muxforCPU_bus|Mux1~4_combout ),
	.datac(\d0|genccunit|WideOr0~3_combout ),
	.datad(\d0|genccunit|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\d0|genccunit|WideOr0~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|genccunit|WideOr0~4 .lut_mask = 16'h0001;
defparam \d0|genccunit|WideOr0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y35_N29
dffeas \d0|cc|data[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|genccunit|WideOr0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\state_controller|WideOr25~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|cc|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|cc|data[1] .is_wysiwyg = "true";
defparam \d0|cc|data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y36_N5
dffeas \d0|cc|data[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\muxforCPU_bus|Mux0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\state_controller|WideOr25~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|cc|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|cc|data[2] .is_wysiwyg = "true";
defparam \d0|cc|data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y34_N2
cycloneive_lcell_comb \d0|nzpcomparator|f~0 (
// Equation(s):
// \d0|nzpcomparator|f~0_combout  = (\d0|irunit|data [10] & ((\d0|cc|data [1]) # ((\d0|irunit|data [11] & \d0|cc|data [2])))) # (!\d0|irunit|data [10] & (\d0|irunit|data [11] & ((\d0|cc|data [2]))))

	.dataa(\d0|irunit|data [10]),
	.datab(\d0|irunit|data [11]),
	.datac(\d0|cc|data [1]),
	.datad(\d0|cc|data [2]),
	.cin(gnd),
	.combout(\d0|nzpcomparator|f~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|nzpcomparator|f~0 .lut_mask = 16'hECA0;
defparam \d0|nzpcomparator|f~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y35_N0
cycloneive_lcell_comb \d0|genccunit|out[0]~0 (
// Equation(s):
// \d0|genccunit|out[0]~0_combout  = (\muxforCPU_bus|Mux10~4_combout ) # ((\muxforCPU_bus|Mux11~4_combout ) # ((\muxforCPU_bus|Mux9~4_combout ) # (\d0|genccunit|WideOr0~1_combout )))

	.dataa(\muxforCPU_bus|Mux10~4_combout ),
	.datab(\muxforCPU_bus|Mux11~4_combout ),
	.datac(\muxforCPU_bus|Mux9~4_combout ),
	.datad(\d0|genccunit|WideOr0~1_combout ),
	.cin(gnd),
	.combout(\d0|genccunit|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|genccunit|out[0]~0 .lut_mask = 16'hFFFE;
defparam \d0|genccunit|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y35_N14
cycloneive_lcell_comb \d0|genccunit|out[0]~1 (
// Equation(s):
// \d0|genccunit|out[0]~1_combout  = (\muxforCPU_bus|Mux8~4_combout ) # ((\muxforCPU_bus|Mux3~4_combout ) # ((\muxforCPU_bus|Mux2~4_combout ) # (\d0|genccunit|out[0]~0_combout )))

	.dataa(\muxforCPU_bus|Mux8~4_combout ),
	.datab(\muxforCPU_bus|Mux3~4_combout ),
	.datac(\muxforCPU_bus|Mux2~4_combout ),
	.datad(\d0|genccunit|out[0]~0_combout ),
	.cin(gnd),
	.combout(\d0|genccunit|out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|genccunit|out[0]~1 .lut_mask = 16'hFFFE;
defparam \d0|genccunit|out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y35_N6
cycloneive_lcell_comb \d0|genccunit|out[0]~2 (
// Equation(s):
// \d0|genccunit|out[0]~2_combout  = (!\muxforCPU_bus|Mux0~4_combout  & ((\muxforCPU_bus|Mux1~4_combout ) # ((\d0|genccunit|out[0]~1_combout ) # (\d0|genccunit|WideOr0~0_combout ))))

	.dataa(\muxforCPU_bus|Mux0~4_combout ),
	.datab(\muxforCPU_bus|Mux1~4_combout ),
	.datac(\d0|genccunit|out[0]~1_combout ),
	.datad(\d0|genccunit|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\d0|genccunit|out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|genccunit|out[0]~2 .lut_mask = 16'h5554;
defparam \d0|genccunit|out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y35_N7
dffeas \d0|cc|data[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|genccunit|out[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\state_controller|WideOr25~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|cc|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|cc|data[0] .is_wysiwyg = "true";
defparam \d0|cc|data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y34_N24
cycloneive_lcell_comb \state_controller|Selector14~0 (
// Equation(s):
// \state_controller|Selector14~0_combout  = (\state_controller|State.S_00~q  & ((\d0|nzpcomparator|f~0_combout ) # ((\d0|irunit|data [9] & \d0|cc|data [0]))))

	.dataa(\d0|irunit|data [9]),
	.datab(\state_controller|State.S_00~q ),
	.datac(\d0|nzpcomparator|f~0_combout ),
	.datad(\d0|cc|data [0]),
	.cin(gnd),
	.combout(\state_controller|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Selector14~0 .lut_mask = 16'hC8C0;
defparam \state_controller|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y34_N25
dffeas \state_controller|State.S_22 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_22 .is_wysiwyg = "true";
defparam \state_controller|State.S_22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y35_N16
cycloneive_lcell_comb \d0|adder2mux|Mux0~0 (
// Equation(s):
// \d0|adder2mux|Mux0~0_combout  = (\d0|adder2mux|Mux6~0_combout ) # ((!\state_controller|State.S_22~q  & (\d0|irunit|data [10] & \state_controller|WideOr18~3_combout )))

	.dataa(\state_controller|State.S_22~q ),
	.datab(\d0|irunit|data [10]),
	.datac(\state_controller|WideOr18~3_combout ),
	.datad(\d0|adder2mux|Mux6~0_combout ),
	.cin(gnd),
	.combout(\d0|adder2mux|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|adder2mux|Mux0~0 .lut_mask = 16'hFF40;
defparam \d0|adder2mux|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y37_N13
dffeas \d0|regfileunit|data~122 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux5~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~269_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~122 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~122 .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y36_N1
dffeas \d0|regfileunit|data~90 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux5~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~265_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~90 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~90 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y36_N8
cycloneive_lcell_comb \d0|regfileunit|data~106feeder (
// Equation(s):
// \d0|regfileunit|data~106feeder_combout  = \muxforCPU_bus|Mux5~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\muxforCPU_bus|Mux5~4_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~106feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~106feeder .lut_mask = 16'hFF00;
defparam \d0|regfileunit|data~106feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y36_N9
dffeas \d0|regfileunit|data~106 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|regfileunit|data~106feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|regfileunit|data~267_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~106 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~106 .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y37_N19
dffeas \d0|regfileunit|data~74 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux5~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~268_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~74 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~74 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y36_N18
cycloneive_lcell_comb \d0|regfileunit|data~210 (
// Equation(s):
// \d0|regfileunit|data~210_combout  = (\d0|irunit|data [6] & (((\d0|irunit|data [7])))) # (!\d0|irunit|data [6] & ((\d0|irunit|data [7] & (\d0|regfileunit|data~106_q )) # (!\d0|irunit|data [7] & ((\d0|regfileunit|data~74_q )))))

	.dataa(\d0|regfileunit|data~106_q ),
	.datab(\d0|regfileunit|data~74_q ),
	.datac(\d0|irunit|data [6]),
	.datad(\d0|irunit|data [7]),
	.cin(gnd),
	.combout(\d0|regfileunit|data~210_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~210 .lut_mask = 16'hFA0C;
defparam \d0|regfileunit|data~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y36_N4
cycloneive_lcell_comb \d0|regfileunit|data~211 (
// Equation(s):
// \d0|regfileunit|data~211_combout  = (\d0|irunit|data [6] & ((\d0|regfileunit|data~210_combout  & (\d0|regfileunit|data~122_q )) # (!\d0|regfileunit|data~210_combout  & ((\d0|regfileunit|data~90_q ))))) # (!\d0|irunit|data [6] & 
// (((\d0|regfileunit|data~210_combout ))))

	.dataa(\d0|regfileunit|data~122_q ),
	.datab(\d0|regfileunit|data~90_q ),
	.datac(\d0|irunit|data [6]),
	.datad(\d0|regfileunit|data~210_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~211_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~211 .lut_mask = 16'hAFC0;
defparam \d0|regfileunit|data~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y37_N10
cycloneive_lcell_comb \d0|regfileunit|data~58feeder (
// Equation(s):
// \d0|regfileunit|data~58feeder_combout  = \muxforCPU_bus|Mux5~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\muxforCPU_bus|Mux5~4_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~58feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~58feeder .lut_mask = 16'hFF00;
defparam \d0|regfileunit|data~58feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y37_N11
dffeas \d0|regfileunit|data~58 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|regfileunit|data~58feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|regfileunit|data~273_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~58 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~58 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y37_N12
cycloneive_lcell_comb \d0|regfileunit|data~42feeder (
// Equation(s):
// \d0|regfileunit|data~42feeder_combout  = \muxforCPU_bus|Mux5~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\muxforCPU_bus|Mux5~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|regfileunit|data~42feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~42feeder .lut_mask = 16'hF0F0;
defparam \d0|regfileunit|data~42feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y37_N13
dffeas \d0|regfileunit|data~42 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|regfileunit|data~42feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|regfileunit|data~270_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~42 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~42 .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y37_N29
dffeas \d0|regfileunit|data~10 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux5~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~272_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~10 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~10 .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y37_N23
dffeas \d0|regfileunit|data~26 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux5~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~271_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~26 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~26 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y37_N22
cycloneive_lcell_comb \d0|regfileunit|data~212 (
// Equation(s):
// \d0|regfileunit|data~212_combout  = (\d0|irunit|data [6] & (((\d0|regfileunit|data~26_q ) # (\d0|irunit|data [7])))) # (!\d0|irunit|data [6] & (\d0|regfileunit|data~10_q  & ((!\d0|irunit|data [7]))))

	.dataa(\d0|irunit|data [6]),
	.datab(\d0|regfileunit|data~10_q ),
	.datac(\d0|regfileunit|data~26_q ),
	.datad(\d0|irunit|data [7]),
	.cin(gnd),
	.combout(\d0|regfileunit|data~212_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~212 .lut_mask = 16'hAAE4;
defparam \d0|regfileunit|data~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y37_N28
cycloneive_lcell_comb \d0|regfileunit|data~213 (
// Equation(s):
// \d0|regfileunit|data~213_combout  = (\d0|irunit|data [7] & ((\d0|regfileunit|data~212_combout  & (\d0|regfileunit|data~58_q )) # (!\d0|regfileunit|data~212_combout  & ((\d0|regfileunit|data~42_q ))))) # (!\d0|irunit|data [7] & 
// (((\d0|regfileunit|data~212_combout ))))

	.dataa(\d0|regfileunit|data~58_q ),
	.datab(\d0|regfileunit|data~42_q ),
	.datac(\d0|irunit|data [7]),
	.datad(\d0|regfileunit|data~212_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~213_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~213 .lut_mask = 16'hAFC0;
defparam \d0|regfileunit|data~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y37_N14
cycloneive_lcell_comb \d0|regfileunit|data~214 (
// Equation(s):
// \d0|regfileunit|data~214_combout  = (\d0|irunit|data [8] & (\d0|regfileunit|data~211_combout )) # (!\d0|irunit|data [8] & ((\d0|regfileunit|data~213_combout )))

	.dataa(gnd),
	.datab(\d0|irunit|data [8]),
	.datac(\d0|regfileunit|data~211_combout ),
	.datad(\d0|regfileunit|data~213_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~214_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~214 .lut_mask = 16'hF3C0;
defparam \d0|regfileunit|data~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y37_N30
cycloneive_lcell_comb \d0|adder1mux|f[10]~40 (
// Equation(s):
// \d0|adder1mux|f[10]~40_combout  = (\state_controller|State.S_06~q  & (((\d0|regfileunit|data~214_combout )))) # (!\state_controller|State.S_06~q  & ((\state_controller|State.S_07~q  & (\d0|regfileunit|data~214_combout )) # (!\state_controller|State.S_07~q 
//  & ((\d0|pc|data [10])))))

	.dataa(\state_controller|State.S_06~q ),
	.datab(\state_controller|State.S_07~q ),
	.datac(\d0|regfileunit|data~214_combout ),
	.datad(\d0|pc|data [10]),
	.cin(gnd),
	.combout(\d0|adder1mux|f[10]~40_combout ),
	.cout());
// synopsys translate_off
defparam \d0|adder1mux|f[10]~40 .lut_mask = 16'hF1E0;
defparam \d0|adder1mux|f[10]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y35_N20
cycloneive_lcell_comb \d0|br_adder|f[10]~20 (
// Equation(s):
// \d0|br_adder|f[10]~20_combout  = ((\d0|adder2mux|Mux0~0_combout  $ (\d0|adder1mux|f[10]~40_combout  $ (!\d0|br_adder|f[9]~19 )))) # (GND)
// \d0|br_adder|f[10]~21  = CARRY((\d0|adder2mux|Mux0~0_combout  & ((\d0|adder1mux|f[10]~40_combout ) # (!\d0|br_adder|f[9]~19 ))) # (!\d0|adder2mux|Mux0~0_combout  & (\d0|adder1mux|f[10]~40_combout  & !\d0|br_adder|f[9]~19 )))

	.dataa(\d0|adder2mux|Mux0~0_combout ),
	.datab(\d0|adder1mux|f[10]~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|br_adder|f[9]~19 ),
	.combout(\d0|br_adder|f[10]~20_combout ),
	.cout(\d0|br_adder|f[10]~21 ));
// synopsys translate_off
defparam \d0|br_adder|f[10]~20 .lut_mask = 16'h698E;
defparam \d0|br_adder|f[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y37_N18
cycloneive_lcell_comb \d0|regfileunit|data~215 (
// Equation(s):
// \d0|regfileunit|data~215_combout  = (\d0|irunit|data [1] & ((\d0|irunit|data [0]) # ((\d0|regfileunit|data~106_q )))) # (!\d0|irunit|data [1] & (!\d0|irunit|data [0] & (\d0|regfileunit|data~74_q )))

	.dataa(\d0|irunit|data [1]),
	.datab(\d0|irunit|data [0]),
	.datac(\d0|regfileunit|data~74_q ),
	.datad(\d0|regfileunit|data~106_q ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~215_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~215 .lut_mask = 16'hBA98;
defparam \d0|regfileunit|data~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y37_N12
cycloneive_lcell_comb \d0|regfileunit|data~216 (
// Equation(s):
// \d0|regfileunit|data~216_combout  = (\d0|irunit|data [0] & ((\d0|regfileunit|data~215_combout  & ((\d0|regfileunit|data~122_q ))) # (!\d0|regfileunit|data~215_combout  & (\d0|regfileunit|data~90_q )))) # (!\d0|irunit|data [0] & 
// (((\d0|regfileunit|data~215_combout ))))

	.dataa(\d0|regfileunit|data~90_q ),
	.datab(\d0|irunit|data [0]),
	.datac(\d0|regfileunit|data~122_q ),
	.datad(\d0|regfileunit|data~215_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~216_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~216 .lut_mask = 16'hF388;
defparam \d0|regfileunit|data~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y37_N28
cycloneive_lcell_comb \d0|regfileunit|data~217 (
// Equation(s):
// \d0|regfileunit|data~217_combout  = (\d0|irunit|data [0] & ((\d0|regfileunit|data~26_q ) # ((\d0|irunit|data [1])))) # (!\d0|irunit|data [0] & (((\d0|regfileunit|data~10_q  & !\d0|irunit|data [1]))))

	.dataa(\d0|regfileunit|data~26_q ),
	.datab(\d0|irunit|data [0]),
	.datac(\d0|regfileunit|data~10_q ),
	.datad(\d0|irunit|data [1]),
	.cin(gnd),
	.combout(\d0|regfileunit|data~217_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~217 .lut_mask = 16'hCCB8;
defparam \d0|regfileunit|data~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y37_N14
cycloneive_lcell_comb \d0|regfileunit|data~218 (
// Equation(s):
// \d0|regfileunit|data~218_combout  = (\d0|irunit|data [1] & ((\d0|regfileunit|data~217_combout  & ((\d0|regfileunit|data~58_q ))) # (!\d0|regfileunit|data~217_combout  & (\d0|regfileunit|data~42_q )))) # (!\d0|irunit|data [1] & 
// (((\d0|regfileunit|data~217_combout ))))

	.dataa(\d0|regfileunit|data~42_q ),
	.datab(\d0|regfileunit|data~58_q ),
	.datac(\d0|irunit|data [1]),
	.datad(\d0|regfileunit|data~217_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~218_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~218 .lut_mask = 16'hCFA0;
defparam \d0|regfileunit|data~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y37_N10
cycloneive_lcell_comb \d0|sr2mux|f[10]~25 (
// Equation(s):
// \d0|sr2mux|f[10]~25_combout  = (!\state_controller|Selector23~0_combout  & ((\d0|irunit|data [2] & (\d0|regfileunit|data~216_combout )) # (!\d0|irunit|data [2] & ((\d0|regfileunit|data~218_combout )))))

	.dataa(\state_controller|Selector23~0_combout ),
	.datab(\d0|irunit|data [2]),
	.datac(\d0|regfileunit|data~216_combout ),
	.datad(\d0|regfileunit|data~218_combout ),
	.cin(gnd),
	.combout(\d0|sr2mux|f[10]~25_combout ),
	.cout());
// synopsys translate_off
defparam \d0|sr2mux|f[10]~25 .lut_mask = 16'h5140;
defparam \d0|sr2mux|f[10]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y37_N16
cycloneive_lcell_comb \d0|sr2mux|f[10]~26 (
// Equation(s):
// \d0|sr2mux|f[10]~26_combout  = (\d0|sr2mux|f[10]~25_combout ) # ((\d0|irunit|data [4] & \state_controller|Selector23~0_combout ))

	.dataa(gnd),
	.datab(\d0|irunit|data [4]),
	.datac(\state_controller|Selector23~0_combout ),
	.datad(\d0|sr2mux|f[10]~25_combout ),
	.cin(gnd),
	.combout(\d0|sr2mux|f[10]~26_combout ),
	.cout());
// synopsys translate_off
defparam \d0|sr2mux|f[10]~26 .lut_mask = 16'hFFC0;
defparam \d0|sr2mux|f[10]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y37_N4
cycloneive_lcell_comb \muxforCPU_bus|Mux5~0 (
// Equation(s):
// \muxforCPU_bus|Mux5~0_combout  = (\state_controller|WideOr24~combout  & (\d0|regfileunit|data~214_combout  & ((\d0|sr2mux|f[10]~26_combout ) # (\state_controller|WideOr23~combout ))))

	.dataa(\state_controller|WideOr24~combout ),
	.datab(\d0|regfileunit|data~214_combout ),
	.datac(\d0|sr2mux|f[10]~26_combout ),
	.datad(\state_controller|WideOr23~combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux5~0 .lut_mask = 16'h8880;
defparam \muxforCPU_bus|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y37_N26
cycloneive_lcell_comb \muxforCPU_bus|Mux5~1 (
// Equation(s):
// \muxforCPU_bus|Mux5~1_combout  = (\muxforCPU_bus|Mux15~5_combout  & ((\d0|irunit|data [8] & (!\d0|regfileunit|data~211_combout )) # (!\d0|irunit|data [8] & ((!\d0|regfileunit|data~213_combout )))))

	.dataa(\muxforCPU_bus|Mux15~5_combout ),
	.datab(\d0|irunit|data [8]),
	.datac(\d0|regfileunit|data~211_combout ),
	.datad(\d0|regfileunit|data~213_combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux5~1 .lut_mask = 16'h082A;
defparam \muxforCPU_bus|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y37_N20
cycloneive_lcell_comb \d0|ArithmeticLogicUnit|Add0~20 (
// Equation(s):
// \d0|ArithmeticLogicUnit|Add0~20_combout  = ((\d0|sr2mux|f[10]~26_combout  $ (\d0|regfileunit|data~214_combout  $ (!\d0|ArithmeticLogicUnit|Add0~19 )))) # (GND)
// \d0|ArithmeticLogicUnit|Add0~21  = CARRY((\d0|sr2mux|f[10]~26_combout  & ((\d0|regfileunit|data~214_combout ) # (!\d0|ArithmeticLogicUnit|Add0~19 ))) # (!\d0|sr2mux|f[10]~26_combout  & (\d0|regfileunit|data~214_combout  & !\d0|ArithmeticLogicUnit|Add0~19 
// )))

	.dataa(\d0|sr2mux|f[10]~26_combout ),
	.datab(\d0|regfileunit|data~214_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ArithmeticLogicUnit|Add0~19 ),
	.combout(\d0|ArithmeticLogicUnit|Add0~20_combout ),
	.cout(\d0|ArithmeticLogicUnit|Add0~21 ));
// synopsys translate_off
defparam \d0|ArithmeticLogicUnit|Add0~20 .lut_mask = 16'h698E;
defparam \d0|ArithmeticLogicUnit|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y37_N16
cycloneive_lcell_comb \muxforCPU_bus|Mux5~2 (
// Equation(s):
// \muxforCPU_bus|Mux5~2_combout  = (\muxforCPU_bus|Mux5~0_combout ) # ((\muxforCPU_bus|Mux5~1_combout ) # ((\muxforCPU_bus|Mux15~6_combout  & \d0|ArithmeticLogicUnit|Add0~20_combout )))

	.dataa(\muxforCPU_bus|Mux15~6_combout ),
	.datab(\muxforCPU_bus|Mux5~0_combout ),
	.datac(\muxforCPU_bus|Mux5~1_combout ),
	.datad(\d0|ArithmeticLogicUnit|Add0~20_combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux5~2 .lut_mask = 16'hFEFC;
defparam \muxforCPU_bus|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y37_N8
cycloneive_lcell_comb \muxforCPU_bus|Mux5~4 (
// Equation(s):
// \muxforCPU_bus|Mux5~4_combout  = (\state_controller|WideOr18~combout  & ((\muxforCPU_bus|Mux5~3_combout  & (\d0|br_adder|f[10]~20_combout )) # (!\muxforCPU_bus|Mux5~3_combout  & ((\muxforCPU_bus|Mux5~2_combout ))))) # (!\state_controller|WideOr18~combout  
// & (\muxforCPU_bus|Mux5~3_combout ))

	.dataa(\state_controller|WideOr18~combout ),
	.datab(\muxforCPU_bus|Mux5~3_combout ),
	.datac(\d0|br_adder|f[10]~20_combout ),
	.datad(\muxforCPU_bus|Mux5~2_combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux5~4 .lut_mask = 16'hE6C4;
defparam \muxforCPU_bus|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y35_N23
dffeas \d0|irunit|data[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux5~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\state_controller|State.S_35~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|irunit|data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|irunit|data[10] .is_wysiwyg = "true";
defparam \d0|irunit|data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y35_N24
cycloneive_lcell_comb \d0|regfileunit|data~270 (
// Equation(s):
// \d0|regfileunit|data~270_combout  = (\d0|irunit|data [10] & (\d0|regfileunit|data~266_combout  & (!\d0|irunit|data [11] & !\state_controller|State.S_04~q )))

	.dataa(\d0|irunit|data [10]),
	.datab(\d0|regfileunit|data~266_combout ),
	.datac(\d0|irunit|data [11]),
	.datad(\state_controller|State.S_04~q ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~270_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~270 .lut_mask = 16'h0008;
defparam \d0|regfileunit|data~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y37_N7
dffeas \d0|regfileunit|data~40 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux7~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~270_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~40 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~40 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y34_N26
cycloneive_lcell_comb \d0|regfileunit|data~194 (
// Equation(s):
// \d0|regfileunit|data~194_combout  = (\d0|irunit|data [7] & (((\d0|irunit|data [6])))) # (!\d0|irunit|data [7] & ((\d0|irunit|data [6] & ((\d0|regfileunit|data~24_q ))) # (!\d0|irunit|data [6] & (\d0|regfileunit|data~8_q ))))

	.dataa(\d0|irunit|data [7]),
	.datab(\d0|regfileunit|data~8_q ),
	.datac(\d0|regfileunit|data~24_q ),
	.datad(\d0|irunit|data [6]),
	.cin(gnd),
	.combout(\d0|regfileunit|data~194_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~194 .lut_mask = 16'hFA44;
defparam \d0|regfileunit|data~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y37_N4
cycloneive_lcell_comb \d0|regfileunit|data~195 (
// Equation(s):
// \d0|regfileunit|data~195_combout  = (\d0|irunit|data [7] & ((\d0|regfileunit|data~194_combout  & ((\d0|regfileunit|data~56_q ))) # (!\d0|regfileunit|data~194_combout  & (\d0|regfileunit|data~40_q )))) # (!\d0|irunit|data [7] & 
// (((\d0|regfileunit|data~194_combout ))))

	.dataa(\d0|regfileunit|data~40_q ),
	.datab(\d0|regfileunit|data~56_q ),
	.datac(\d0|irunit|data [7]),
	.datad(\d0|regfileunit|data~194_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~195_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~195 .lut_mask = 16'hCFA0;
defparam \d0|regfileunit|data~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y36_N18
cycloneive_lcell_comb \d0|regfileunit|data~192 (
// Equation(s):
// \d0|regfileunit|data~192_combout  = (\d0|irunit|data [6] & (\d0|irunit|data [7])) # (!\d0|irunit|data [6] & ((\d0|irunit|data [7] & (\d0|regfileunit|data~104_q )) # (!\d0|irunit|data [7] & ((\d0|regfileunit|data~72_q )))))

	.dataa(\d0|irunit|data [6]),
	.datab(\d0|irunit|data [7]),
	.datac(\d0|regfileunit|data~104_q ),
	.datad(\d0|regfileunit|data~72_q ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~192_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~192 .lut_mask = 16'hD9C8;
defparam \d0|regfileunit|data~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y36_N4
cycloneive_lcell_comb \d0|regfileunit|data~193 (
// Equation(s):
// \d0|regfileunit|data~193_combout  = (\d0|irunit|data [6] & ((\d0|regfileunit|data~192_combout  & (\d0|regfileunit|data~120_q )) # (!\d0|regfileunit|data~192_combout  & ((\d0|regfileunit|data~88_q ))))) # (!\d0|irunit|data [6] & 
// (((\d0|regfileunit|data~192_combout ))))

	.dataa(\d0|irunit|data [6]),
	.datab(\d0|regfileunit|data~120_q ),
	.datac(\d0|regfileunit|data~88_q ),
	.datad(\d0|regfileunit|data~192_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~193_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~193 .lut_mask = 16'hDDA0;
defparam \d0|regfileunit|data~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y37_N22
cycloneive_lcell_comb \d0|regfileunit|data~196 (
// Equation(s):
// \d0|regfileunit|data~196_combout  = (\d0|irunit|data [8] & ((\d0|regfileunit|data~193_combout ))) # (!\d0|irunit|data [8] & (\d0|regfileunit|data~195_combout ))

	.dataa(gnd),
	.datab(\d0|irunit|data [8]),
	.datac(\d0|regfileunit|data~195_combout ),
	.datad(\d0|regfileunit|data~193_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~196_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~196 .lut_mask = 16'hFC30;
defparam \d0|regfileunit|data~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y37_N14
cycloneive_lcell_comb \d0|adder1mux|f[8]~38 (
// Equation(s):
// \d0|adder1mux|f[8]~38_combout  = (\state_controller|State.S_06~q  & (((\d0|regfileunit|data~196_combout )))) # (!\state_controller|State.S_06~q  & ((\state_controller|State.S_07~q  & (\d0|regfileunit|data~196_combout )) # (!\state_controller|State.S_07~q  
// & ((\d0|pc|data [8])))))

	.dataa(\state_controller|State.S_06~q ),
	.datab(\state_controller|State.S_07~q ),
	.datac(\d0|regfileunit|data~196_combout ),
	.datad(\d0|pc|data [8]),
	.cin(gnd),
	.combout(\d0|adder1mux|f[8]~38_combout ),
	.cout());
// synopsys translate_off
defparam \d0|adder1mux|f[8]~38 .lut_mask = 16'hF1E0;
defparam \d0|adder1mux|f[8]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \S[8]~input (
	.i(S[8]),
	.ibar(gnd),
	.o(\S[8]~input_o ));
// synopsys translate_off
defparam \S[8]~input .bus_hold = "false";
defparam \S[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N15
cycloneive_io_ibuf \Data[8]~input (
	.i(Data[8]),
	.ibar(gnd),
	.o(\Data[8]~input_o ));
// synopsys translate_off
defparam \Data[8]~input .bus_hold = "false";
defparam \Data[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X87_Y33_N11
dffeas \tr0|b[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|b [8]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|b[8] .is_wysiwyg = "true";
defparam \tr0|b[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y33_N10
cycloneive_lcell_comb \d0|mdrmux|f[8]~17 (
// Equation(s):
// \d0|mdrmux|f[8]~17_combout  = (!\d0|mdrmux|f[0]~0_combout  & ((\memory_subsystem|Equal0~4_combout  & (\S[8]~input_o )) # (!\memory_subsystem|Equal0~4_combout  & ((\tr0|b [8])))))

	.dataa(\memory_subsystem|Equal0~4_combout ),
	.datab(\S[8]~input_o ),
	.datac(\tr0|b [8]),
	.datad(\d0|mdrmux|f[0]~0_combout ),
	.cin(gnd),
	.combout(\d0|mdrmux|f[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \d0|mdrmux|f[8]~17 .lut_mask = 16'h00D8;
defparam \d0|mdrmux|f[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y33_N28
cycloneive_lcell_comb \d0|mdrmux|f[8]~18 (
// Equation(s):
// \d0|mdrmux|f[8]~18_combout  = (\d0|mdrmux|f[8]~17_combout ) # ((\state_controller|State.S_23~q  & \muxforCPU_bus|Mux7~4_combout ))

	.dataa(\d0|mdrmux|f[8]~17_combout ),
	.datab(gnd),
	.datac(\state_controller|State.S_23~q ),
	.datad(\muxforCPU_bus|Mux7~4_combout ),
	.cin(gnd),
	.combout(\d0|mdrmux|f[8]~18_combout ),
	.cout());
// synopsys translate_off
defparam \d0|mdrmux|f[8]~18 .lut_mask = 16'hFAAA;
defparam \d0|mdrmux|f[8]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y33_N29
dffeas \d0|mdr|data[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|mdrmux|f[8]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state_controller|WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|mdr|data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|mdr|data[8] .is_wysiwyg = "true";
defparam \d0|mdr|data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y33_N26
cycloneive_lcell_comb \muxforCPU_bus|Mux7~3 (
// Equation(s):
// \muxforCPU_bus|Mux7~3_combout  = (\state_controller|WideOr18~combout  & (((\state_controller|WideOr19~combout )))) # (!\state_controller|WideOr18~combout  & ((\state_controller|WideOr19~combout  & ((\d0|mdr|data [8]))) # 
// (!\state_controller|WideOr19~combout  & (\d0|pc|data [8]))))

	.dataa(\d0|pc|data [8]),
	.datab(\state_controller|WideOr18~combout ),
	.datac(\d0|mdr|data [8]),
	.datad(\state_controller|WideOr19~combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux7~3 .lut_mask = 16'hFC22;
defparam \muxforCPU_bus|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y37_N8
cycloneive_lcell_comb \muxforCPU_bus|Mux7~1 (
// Equation(s):
// \muxforCPU_bus|Mux7~1_combout  = (\state_controller|WideOr24~combout  & ((\d0|irunit|data [8] & ((\d0|regfileunit|data~193_combout ))) # (!\d0|irunit|data [8] & (\d0|regfileunit|data~195_combout ))))

	.dataa(\state_controller|WideOr24~combout ),
	.datab(\d0|regfileunit|data~195_combout ),
	.datac(\d0|irunit|data [8]),
	.datad(\d0|regfileunit|data~193_combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux7~1 .lut_mask = 16'hA808;
defparam \muxforCPU_bus|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y37_N16
cycloneive_lcell_comb \muxforCPU_bus|Mux7~0 (
// Equation(s):
// \muxforCPU_bus|Mux7~0_combout  = (!\state_controller|WideOr24~combout  & ((\state_controller|WideOr23~combout  & (!\d0|regfileunit|data~196_combout )) # (!\state_controller|WideOr23~combout  & ((\d0|ArithmeticLogicUnit|Add0~16_combout )))))

	.dataa(\state_controller|WideOr24~combout ),
	.datab(\state_controller|WideOr23~combout ),
	.datac(\d0|regfileunit|data~196_combout ),
	.datad(\d0|ArithmeticLogicUnit|Add0~16_combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux7~0 .lut_mask = 16'h1504;
defparam \muxforCPU_bus|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y37_N18
cycloneive_lcell_comb \muxforCPU_bus|Mux7~2 (
// Equation(s):
// \muxforCPU_bus|Mux7~2_combout  = (\muxforCPU_bus|Mux7~0_combout ) # ((\muxforCPU_bus|Mux7~1_combout  & ((\state_controller|WideOr23~combout ) # (\d0|sr2mux|f[8]~22_combout ))))

	.dataa(\muxforCPU_bus|Mux7~1_combout ),
	.datab(\state_controller|WideOr23~combout ),
	.datac(\d0|sr2mux|f[8]~22_combout ),
	.datad(\muxforCPU_bus|Mux7~0_combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux7~2 .lut_mask = 16'hFFA8;
defparam \muxforCPU_bus|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y37_N0
cycloneive_lcell_comb \muxforCPU_bus|Mux7~4 (
// Equation(s):
// \muxforCPU_bus|Mux7~4_combout  = (\state_controller|WideOr18~combout  & ((\muxforCPU_bus|Mux7~3_combout  & (\d0|br_adder|f[8]~16_combout )) # (!\muxforCPU_bus|Mux7~3_combout  & ((\muxforCPU_bus|Mux7~2_combout ))))) # (!\state_controller|WideOr18~combout  
// & (((\muxforCPU_bus|Mux7~3_combout ))))

	.dataa(\state_controller|WideOr18~combout ),
	.datab(\d0|br_adder|f[8]~16_combout ),
	.datac(\muxforCPU_bus|Mux7~3_combout ),
	.datad(\muxforCPU_bus|Mux7~2_combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux7~4 .lut_mask = 16'hDAD0;
defparam \muxforCPU_bus|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y37_N9
dffeas \d0|irunit|data[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux7~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\state_controller|State.S_35~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|irunit|data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|irunit|data[8] .is_wysiwyg = "true";
defparam \d0|irunit|data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y37_N28
cycloneive_lcell_comb \d0|regfileunit|data~128 (
// Equation(s):
// \d0|regfileunit|data~128_combout  = (\d0|irunit|data [6] & (\d0|irunit|data [7])) # (!\d0|irunit|data [6] & ((\d0|irunit|data [7] & ((\d0|regfileunit|data~96_q ))) # (!\d0|irunit|data [7] & (\d0|regfileunit|data~64_q ))))

	.dataa(\d0|irunit|data [6]),
	.datab(\d0|irunit|data [7]),
	.datac(\d0|regfileunit|data~64_q ),
	.datad(\d0|regfileunit|data~96_q ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~128_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~128 .lut_mask = 16'hDC98;
defparam \d0|regfileunit|data~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y37_N20
cycloneive_lcell_comb \d0|regfileunit|data~129 (
// Equation(s):
// \d0|regfileunit|data~129_combout  = (\d0|irunit|data [6] & ((\d0|regfileunit|data~128_combout  & (\d0|regfileunit|data~112_q )) # (!\d0|regfileunit|data~128_combout  & ((\d0|regfileunit|data~80_q ))))) # (!\d0|irunit|data [6] & 
// (((\d0|regfileunit|data~128_combout ))))

	.dataa(\d0|irunit|data [6]),
	.datab(\d0|regfileunit|data~112_q ),
	.datac(\d0|regfileunit|data~80_q ),
	.datad(\d0|regfileunit|data~128_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~129_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~129 .lut_mask = 16'hDDA0;
defparam \d0|regfileunit|data~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y34_N2
cycloneive_lcell_comb \d0|regfileunit|data~130 (
// Equation(s):
// \d0|regfileunit|data~130_combout  = (\d0|irunit|data [6] & ((\d0|regfileunit|data~16_q ) # ((\d0|irunit|data [7])))) # (!\d0|irunit|data [6] & (((!\d0|irunit|data [7] & \d0|regfileunit|data~0_q ))))

	.dataa(\d0|irunit|data [6]),
	.datab(\d0|regfileunit|data~16_q ),
	.datac(\d0|irunit|data [7]),
	.datad(\d0|regfileunit|data~0_q ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~130_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~130 .lut_mask = 16'hADA8;
defparam \d0|regfileunit|data~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y37_N12
cycloneive_lcell_comb \d0|regfileunit|data~131 (
// Equation(s):
// \d0|regfileunit|data~131_combout  = (\d0|irunit|data [7] & ((\d0|regfileunit|data~130_combout  & ((\d0|regfileunit|data~48_q ))) # (!\d0|regfileunit|data~130_combout  & (\d0|regfileunit|data~32_q )))) # (!\d0|irunit|data [7] & 
// (((\d0|regfileunit|data~130_combout ))))

	.dataa(\d0|regfileunit|data~32_q ),
	.datab(\d0|regfileunit|data~48_q ),
	.datac(\d0|irunit|data [7]),
	.datad(\d0|regfileunit|data~130_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~131_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~131 .lut_mask = 16'hCFA0;
defparam \d0|regfileunit|data~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y37_N2
cycloneive_lcell_comb \d0|regfileunit|data~132 (
// Equation(s):
// \d0|regfileunit|data~132_combout  = (\d0|irunit|data [8] & (\d0|regfileunit|data~129_combout )) # (!\d0|irunit|data [8] & ((\d0|regfileunit|data~131_combout )))

	.dataa(gnd),
	.datab(\d0|irunit|data [8]),
	.datac(\d0|regfileunit|data~129_combout ),
	.datad(\d0|regfileunit|data~131_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~132_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~132 .lut_mask = 16'hF3C0;
defparam \d0|regfileunit|data~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y37_N28
cycloneive_lcell_comb \d0|adder1mux|f[0]~30 (
// Equation(s):
// \d0|adder1mux|f[0]~30_combout  = (\state_controller|State.S_07~q  & (((\d0|regfileunit|data~132_combout )))) # (!\state_controller|State.S_07~q  & ((\state_controller|State.S_06~q  & ((\d0|regfileunit|data~132_combout ))) # 
// (!\state_controller|State.S_06~q  & (\d0|pc|data [0]))))

	.dataa(\d0|pc|data [0]),
	.datab(\state_controller|State.S_07~q ),
	.datac(\state_controller|State.S_06~q ),
	.datad(\d0|regfileunit|data~132_combout ),
	.cin(gnd),
	.combout(\d0|adder1mux|f[0]~30_combout ),
	.cout());
// synopsys translate_off
defparam \d0|adder1mux|f[0]~30 .lut_mask = 16'hFE02;
defparam \d0|adder1mux|f[0]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y33_N20
cycloneive_lcell_comb \muxforCPU_bus|Mux15~8 (
// Equation(s):
// \muxforCPU_bus|Mux15~8_combout  = (\state_controller|WideOr19~combout  & ((\d0|mdr|data [0]) # ((\state_controller|WideOr18~combout )))) # (!\state_controller|WideOr19~combout  & (((\d0|pc|data [0] & !\state_controller|WideOr18~combout ))))

	.dataa(\d0|mdr|data [0]),
	.datab(\d0|pc|data [0]),
	.datac(\state_controller|WideOr19~combout ),
	.datad(\state_controller|WideOr18~combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux15~8_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux15~8 .lut_mask = 16'hF0AC;
defparam \muxforCPU_bus|Mux15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y33_N18
cycloneive_lcell_comb \muxforCPU_bus|Mux15~4 (
// Equation(s):
// \muxforCPU_bus|Mux15~4_combout  = (\d0|regfileunit|data~132_combout  & (\state_controller|WideOr24~combout  & ((\d0|sr2mux|f[0]~4_combout ) # (\state_controller|WideOr23~combout ))))

	.dataa(\d0|regfileunit|data~132_combout ),
	.datab(\state_controller|WideOr24~combout ),
	.datac(\d0|sr2mux|f[0]~4_combout ),
	.datad(\state_controller|WideOr23~combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux15~4 .lut_mask = 16'h8880;
defparam \muxforCPU_bus|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y33_N14
cycloneive_lcell_comb \muxforCPU_bus|Mux15~10 (
// Equation(s):
// \muxforCPU_bus|Mux15~10_combout  = (!\state_controller|WideOr24~combout  & (!\d0|regfileunit|data~132_combout  & \state_controller|WideOr23~combout ))

	.dataa(gnd),
	.datab(\state_controller|WideOr24~combout ),
	.datac(\d0|regfileunit|data~132_combout ),
	.datad(\state_controller|WideOr23~combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux15~10_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux15~10 .lut_mask = 16'h0300;
defparam \muxforCPU_bus|Mux15~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y33_N0
cycloneive_lcell_comb \muxforCPU_bus|Mux15~7 (
// Equation(s):
// \muxforCPU_bus|Mux15~7_combout  = (\muxforCPU_bus|Mux15~4_combout ) # ((\muxforCPU_bus|Mux15~10_combout ) # ((\muxforCPU_bus|Mux15~6_combout  & \d0|ArithmeticLogicUnit|Add0~0_combout )))

	.dataa(\muxforCPU_bus|Mux15~6_combout ),
	.datab(\muxforCPU_bus|Mux15~4_combout ),
	.datac(\muxforCPU_bus|Mux15~10_combout ),
	.datad(\d0|ArithmeticLogicUnit|Add0~0_combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux15~7 .lut_mask = 16'hFEFC;
defparam \muxforCPU_bus|Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y35_N16
cycloneive_lcell_comb \muxforCPU_bus|Mux15~9 (
// Equation(s):
// \muxforCPU_bus|Mux15~9_combout  = (\state_controller|WideOr18~combout  & ((\muxforCPU_bus|Mux15~8_combout  & (\d0|br_adder|f[0]~0_combout )) # (!\muxforCPU_bus|Mux15~8_combout  & ((\muxforCPU_bus|Mux15~7_combout ))))) # 
// (!\state_controller|WideOr18~combout  & (((\muxforCPU_bus|Mux15~8_combout ))))

	.dataa(\d0|br_adder|f[0]~0_combout ),
	.datab(\state_controller|WideOr18~combout ),
	.datac(\muxforCPU_bus|Mux15~8_combout ),
	.datad(\muxforCPU_bus|Mux15~7_combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux15~9_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux15~9 .lut_mask = 16'hBCB0;
defparam \muxforCPU_bus|Mux15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y34_N28
cycloneive_lcell_comb \state_controller|Selector12~0 (
// Equation(s):
// \state_controller|Selector12~0_combout  = (\d0|irunit|data [11] & \state_controller|State.S_04~q )

	.dataa(gnd),
	.datab(\d0|irunit|data [11]),
	.datac(gnd),
	.datad(\state_controller|State.S_04~q ),
	.cin(gnd),
	.combout(\state_controller|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Selector12~0 .lut_mask = 16'hCC00;
defparam \state_controller|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y34_N29
dffeas \state_controller|State.S_21 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_21~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_21 .is_wysiwyg = "true";
defparam \state_controller|State.S_21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y34_N10
cycloneive_lcell_comb \state_controller|WideOr17~0 (
// Equation(s):
// \state_controller|WideOr17~0_combout  = (!\state_controller|State.S_12~q  & (!\state_controller|State.S_21~q  & (!\state_controller|State.S_20~q  & !\state_controller|State.S_22~q )))

	.dataa(\state_controller|State.S_12~q ),
	.datab(\state_controller|State.S_21~q ),
	.datac(\state_controller|State.S_20~q ),
	.datad(\state_controller|State.S_22~q ),
	.cin(gnd),
	.combout(\state_controller|WideOr17~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|WideOr17~0 .lut_mask = 16'h0001;
defparam \state_controller|WideOr17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y34_N0
cycloneive_lcell_comb \state_controller|WideOr17 (
// Equation(s):
// \state_controller|WideOr17~combout  = (\state_controller|State.S_18~q ) # ((!\state_controller|State.Halted~q ) # (!\state_controller|WideOr17~0_combout ))

	.dataa(\state_controller|State.S_18~q ),
	.datab(\state_controller|WideOr17~0_combout ),
	.datac(gnd),
	.datad(\state_controller|State.Halted~q ),
	.cin(gnd),
	.combout(\state_controller|WideOr17~combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|WideOr17 .lut_mask = 16'hBBFF;
defparam \state_controller|WideOr17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y33_N1
dffeas \d0|pc|data[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|pc|data[0]~16_combout ),
	.asdata(\muxforCPU_bus|Mux15~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_controller|State.Halted~q ),
	.sload(\state_controller|State.S_12~q ),
	.ena(\state_controller|WideOr17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|pc|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|pc|data[0] .is_wysiwyg = "true";
defparam \d0|pc|data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y33_N2
cycloneive_lcell_comb \d0|pc|data[1]~18 (
// Equation(s):
// \d0|pc|data[1]~18_combout  = (\d0|pc|data [1] & (!\d0|pc|data[0]~17 )) # (!\d0|pc|data [1] & ((\d0|pc|data[0]~17 ) # (GND)))
// \d0|pc|data[1]~19  = CARRY((!\d0|pc|data[0]~17 ) # (!\d0|pc|data [1]))

	.dataa(gnd),
	.datab(\d0|pc|data [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|pc|data[0]~17 ),
	.combout(\d0|pc|data[1]~18_combout ),
	.cout(\d0|pc|data[1]~19 ));
// synopsys translate_off
defparam \d0|pc|data[1]~18 .lut_mask = 16'h3C3F;
defparam \d0|pc|data[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X89_Y33_N3
dffeas \d0|pc|data[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|pc|data[1]~18_combout ),
	.asdata(\muxforCPU_bus|Mux14~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_controller|State.Halted~q ),
	.sload(\state_controller|State.S_12~q ),
	.ena(\state_controller|WideOr17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|pc|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|pc|data[1] .is_wysiwyg = "true";
defparam \d0|pc|data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y33_N4
cycloneive_lcell_comb \d0|pc|data[2]~20 (
// Equation(s):
// \d0|pc|data[2]~20_combout  = (\d0|pc|data [2] & (\d0|pc|data[1]~19  $ (GND))) # (!\d0|pc|data [2] & (!\d0|pc|data[1]~19  & VCC))
// \d0|pc|data[2]~21  = CARRY((\d0|pc|data [2] & !\d0|pc|data[1]~19 ))

	.dataa(gnd),
	.datab(\d0|pc|data [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|pc|data[1]~19 ),
	.combout(\d0|pc|data[2]~20_combout ),
	.cout(\d0|pc|data[2]~21 ));
// synopsys translate_off
defparam \d0|pc|data[2]~20 .lut_mask = 16'hC30C;
defparam \d0|pc|data[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X89_Y33_N5
dffeas \d0|pc|data[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|pc|data[2]~20_combout ),
	.asdata(\muxforCPU_bus|Mux13~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_controller|State.Halted~q ),
	.sload(\state_controller|State.S_12~q ),
	.ena(\state_controller|WideOr17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|pc|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|pc|data[2] .is_wysiwyg = "true";
defparam \d0|pc|data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y33_N6
cycloneive_lcell_comb \d0|pc|data[3]~22 (
// Equation(s):
// \d0|pc|data[3]~22_combout  = (\d0|pc|data [3] & (!\d0|pc|data[2]~21 )) # (!\d0|pc|data [3] & ((\d0|pc|data[2]~21 ) # (GND)))
// \d0|pc|data[3]~23  = CARRY((!\d0|pc|data[2]~21 ) # (!\d0|pc|data [3]))

	.dataa(\d0|pc|data [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|pc|data[2]~21 ),
	.combout(\d0|pc|data[3]~22_combout ),
	.cout(\d0|pc|data[3]~23 ));
// synopsys translate_off
defparam \d0|pc|data[3]~22 .lut_mask = 16'h5A5F;
defparam \d0|pc|data[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X89_Y33_N7
dffeas \d0|pc|data[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|pc|data[3]~22_combout ),
	.asdata(\muxforCPU_bus|Mux12~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_controller|State.Halted~q ),
	.sload(\state_controller|State.S_12~q ),
	.ena(\state_controller|WideOr17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|pc|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|pc|data[3] .is_wysiwyg = "true";
defparam \d0|pc|data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y33_N8
cycloneive_lcell_comb \d0|pc|data[4]~24 (
// Equation(s):
// \d0|pc|data[4]~24_combout  = (\d0|pc|data [4] & (\d0|pc|data[3]~23  $ (GND))) # (!\d0|pc|data [4] & (!\d0|pc|data[3]~23  & VCC))
// \d0|pc|data[4]~25  = CARRY((\d0|pc|data [4] & !\d0|pc|data[3]~23 ))

	.dataa(gnd),
	.datab(\d0|pc|data [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|pc|data[3]~23 ),
	.combout(\d0|pc|data[4]~24_combout ),
	.cout(\d0|pc|data[4]~25 ));
// synopsys translate_off
defparam \d0|pc|data[4]~24 .lut_mask = 16'hC30C;
defparam \d0|pc|data[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X89_Y33_N9
dffeas \d0|pc|data[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|pc|data[4]~24_combout ),
	.asdata(\muxforCPU_bus|Mux11~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_controller|State.Halted~q ),
	.sload(\state_controller|State.S_12~q ),
	.ena(\state_controller|WideOr17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|pc|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|pc|data[4] .is_wysiwyg = "true";
defparam \d0|pc|data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y33_N10
cycloneive_lcell_comb \d0|pc|data[5]~26 (
// Equation(s):
// \d0|pc|data[5]~26_combout  = (\d0|pc|data [5] & (!\d0|pc|data[4]~25 )) # (!\d0|pc|data [5] & ((\d0|pc|data[4]~25 ) # (GND)))
// \d0|pc|data[5]~27  = CARRY((!\d0|pc|data[4]~25 ) # (!\d0|pc|data [5]))

	.dataa(\d0|pc|data [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|pc|data[4]~25 ),
	.combout(\d0|pc|data[5]~26_combout ),
	.cout(\d0|pc|data[5]~27 ));
// synopsys translate_off
defparam \d0|pc|data[5]~26 .lut_mask = 16'h5A5F;
defparam \d0|pc|data[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X89_Y33_N11
dffeas \d0|pc|data[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|pc|data[5]~26_combout ),
	.asdata(\muxforCPU_bus|Mux10~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_controller|State.Halted~q ),
	.sload(\state_controller|State.S_12~q ),
	.ena(\state_controller|WideOr17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|pc|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|pc|data[5] .is_wysiwyg = "true";
defparam \d0|pc|data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y33_N12
cycloneive_lcell_comb \d0|pc|data[6]~28 (
// Equation(s):
// \d0|pc|data[6]~28_combout  = (\d0|pc|data [6] & (\d0|pc|data[5]~27  $ (GND))) # (!\d0|pc|data [6] & (!\d0|pc|data[5]~27  & VCC))
// \d0|pc|data[6]~29  = CARRY((\d0|pc|data [6] & !\d0|pc|data[5]~27 ))

	.dataa(\d0|pc|data [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|pc|data[5]~27 ),
	.combout(\d0|pc|data[6]~28_combout ),
	.cout(\d0|pc|data[6]~29 ));
// synopsys translate_off
defparam \d0|pc|data[6]~28 .lut_mask = 16'hA50A;
defparam \d0|pc|data[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X89_Y33_N13
dffeas \d0|pc|data[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|pc|data[6]~28_combout ),
	.asdata(\muxforCPU_bus|Mux9~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_controller|State.Halted~q ),
	.sload(\state_controller|State.S_12~q ),
	.ena(\state_controller|WideOr17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|pc|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|pc|data[6] .is_wysiwyg = "true";
defparam \d0|pc|data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y33_N14
cycloneive_lcell_comb \d0|pc|data[7]~30 (
// Equation(s):
// \d0|pc|data[7]~30_combout  = (\d0|pc|data [7] & (!\d0|pc|data[6]~29 )) # (!\d0|pc|data [7] & ((\d0|pc|data[6]~29 ) # (GND)))
// \d0|pc|data[7]~31  = CARRY((!\d0|pc|data[6]~29 ) # (!\d0|pc|data [7]))

	.dataa(gnd),
	.datab(\d0|pc|data [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|pc|data[6]~29 ),
	.combout(\d0|pc|data[7]~30_combout ),
	.cout(\d0|pc|data[7]~31 ));
// synopsys translate_off
defparam \d0|pc|data[7]~30 .lut_mask = 16'h3C3F;
defparam \d0|pc|data[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X89_Y33_N15
dffeas \d0|pc|data[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|pc|data[7]~30_combout ),
	.asdata(\muxforCPU_bus|Mux8~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_controller|State.Halted~q ),
	.sload(\state_controller|State.S_12~q ),
	.ena(\state_controller|WideOr17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|pc|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|pc|data[7] .is_wysiwyg = "true";
defparam \d0|pc|data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y33_N16
cycloneive_lcell_comb \d0|pc|data[8]~32 (
// Equation(s):
// \d0|pc|data[8]~32_combout  = (\d0|pc|data [8] & (\d0|pc|data[7]~31  $ (GND))) # (!\d0|pc|data [8] & (!\d0|pc|data[7]~31  & VCC))
// \d0|pc|data[8]~33  = CARRY((\d0|pc|data [8] & !\d0|pc|data[7]~31 ))

	.dataa(gnd),
	.datab(\d0|pc|data [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|pc|data[7]~31 ),
	.combout(\d0|pc|data[8]~32_combout ),
	.cout(\d0|pc|data[8]~33 ));
// synopsys translate_off
defparam \d0|pc|data[8]~32 .lut_mask = 16'hC30C;
defparam \d0|pc|data[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X89_Y33_N17
dffeas \d0|pc|data[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|pc|data[8]~32_combout ),
	.asdata(\muxforCPU_bus|Mux7~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_controller|State.Halted~q ),
	.sload(\state_controller|State.S_12~q ),
	.ena(\state_controller|WideOr17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|pc|data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|pc|data[8] .is_wysiwyg = "true";
defparam \d0|pc|data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y33_N18
cycloneive_lcell_comb \d0|pc|data[9]~34 (
// Equation(s):
// \d0|pc|data[9]~34_combout  = (\d0|pc|data [9] & (!\d0|pc|data[8]~33 )) # (!\d0|pc|data [9] & ((\d0|pc|data[8]~33 ) # (GND)))
// \d0|pc|data[9]~35  = CARRY((!\d0|pc|data[8]~33 ) # (!\d0|pc|data [9]))

	.dataa(gnd),
	.datab(\d0|pc|data [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|pc|data[8]~33 ),
	.combout(\d0|pc|data[9]~34_combout ),
	.cout(\d0|pc|data[9]~35 ));
// synopsys translate_off
defparam \d0|pc|data[9]~34 .lut_mask = 16'h3C3F;
defparam \d0|pc|data[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X89_Y33_N19
dffeas \d0|pc|data[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|pc|data[9]~34_combout ),
	.asdata(\muxforCPU_bus|Mux6~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_controller|State.Halted~q ),
	.sload(\state_controller|State.S_12~q ),
	.ena(\state_controller|WideOr17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|pc|data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|pc|data[9] .is_wysiwyg = "true";
defparam \d0|pc|data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y33_N20
cycloneive_lcell_comb \d0|pc|data[10]~36 (
// Equation(s):
// \d0|pc|data[10]~36_combout  = (\d0|pc|data [10] & (\d0|pc|data[9]~35  $ (GND))) # (!\d0|pc|data [10] & (!\d0|pc|data[9]~35  & VCC))
// \d0|pc|data[10]~37  = CARRY((\d0|pc|data [10] & !\d0|pc|data[9]~35 ))

	.dataa(gnd),
	.datab(\d0|pc|data [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|pc|data[9]~35 ),
	.combout(\d0|pc|data[10]~36_combout ),
	.cout(\d0|pc|data[10]~37 ));
// synopsys translate_off
defparam \d0|pc|data[10]~36 .lut_mask = 16'hC30C;
defparam \d0|pc|data[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X89_Y33_N21
dffeas \d0|pc|data[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|pc|data[10]~36_combout ),
	.asdata(\muxforCPU_bus|Mux5~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_controller|State.Halted~q ),
	.sload(\state_controller|State.S_12~q ),
	.ena(\state_controller|WideOr17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|pc|data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|pc|data[10] .is_wysiwyg = "true";
defparam \d0|pc|data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y33_N22
cycloneive_lcell_comb \d0|pc|data[11]~38 (
// Equation(s):
// \d0|pc|data[11]~38_combout  = (\d0|pc|data [11] & (!\d0|pc|data[10]~37 )) # (!\d0|pc|data [11] & ((\d0|pc|data[10]~37 ) # (GND)))
// \d0|pc|data[11]~39  = CARRY((!\d0|pc|data[10]~37 ) # (!\d0|pc|data [11]))

	.dataa(\d0|pc|data [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|pc|data[10]~37 ),
	.combout(\d0|pc|data[11]~38_combout ),
	.cout(\d0|pc|data[11]~39 ));
// synopsys translate_off
defparam \d0|pc|data[11]~38 .lut_mask = 16'h5A5F;
defparam \d0|pc|data[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X89_Y33_N23
dffeas \d0|pc|data[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|pc|data[11]~38_combout ),
	.asdata(\muxforCPU_bus|Mux4~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_controller|State.Halted~q ),
	.sload(\state_controller|State.S_12~q ),
	.ena(\state_controller|WideOr17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|pc|data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|pc|data[11] .is_wysiwyg = "true";
defparam \d0|pc|data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y33_N24
cycloneive_lcell_comb \d0|pc|data[12]~40 (
// Equation(s):
// \d0|pc|data[12]~40_combout  = (\d0|pc|data [12] & (\d0|pc|data[11]~39  $ (GND))) # (!\d0|pc|data [12] & (!\d0|pc|data[11]~39  & VCC))
// \d0|pc|data[12]~41  = CARRY((\d0|pc|data [12] & !\d0|pc|data[11]~39 ))

	.dataa(gnd),
	.datab(\d0|pc|data [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|pc|data[11]~39 ),
	.combout(\d0|pc|data[12]~40_combout ),
	.cout(\d0|pc|data[12]~41 ));
// synopsys translate_off
defparam \d0|pc|data[12]~40 .lut_mask = 16'hC30C;
defparam \d0|pc|data[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X89_Y33_N25
dffeas \d0|pc|data[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|pc|data[12]~40_combout ),
	.asdata(\muxforCPU_bus|Mux3~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_controller|State.Halted~q ),
	.sload(\state_controller|State.S_12~q ),
	.ena(\state_controller|WideOr17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|pc|data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|pc|data[12] .is_wysiwyg = "true";
defparam \d0|pc|data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y33_N26
cycloneive_lcell_comb \d0|pc|data[13]~42 (
// Equation(s):
// \d0|pc|data[13]~42_combout  = (\d0|pc|data [13] & (!\d0|pc|data[12]~41 )) # (!\d0|pc|data [13] & ((\d0|pc|data[12]~41 ) # (GND)))
// \d0|pc|data[13]~43  = CARRY((!\d0|pc|data[12]~41 ) # (!\d0|pc|data [13]))

	.dataa(\d0|pc|data [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|pc|data[12]~41 ),
	.combout(\d0|pc|data[13]~42_combout ),
	.cout(\d0|pc|data[13]~43 ));
// synopsys translate_off
defparam \d0|pc|data[13]~42 .lut_mask = 16'h5A5F;
defparam \d0|pc|data[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X89_Y33_N27
dffeas \d0|pc|data[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|pc|data[13]~42_combout ),
	.asdata(\muxforCPU_bus|Mux2~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_controller|State.Halted~q ),
	.sload(\state_controller|State.S_12~q ),
	.ena(\state_controller|WideOr17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|pc|data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|pc|data[13] .is_wysiwyg = "true";
defparam \d0|pc|data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y33_N28
cycloneive_lcell_comb \d0|pc|data[14]~44 (
// Equation(s):
// \d0|pc|data[14]~44_combout  = (\d0|pc|data [14] & (\d0|pc|data[13]~43  $ (GND))) # (!\d0|pc|data [14] & (!\d0|pc|data[13]~43  & VCC))
// \d0|pc|data[14]~45  = CARRY((\d0|pc|data [14] & !\d0|pc|data[13]~43 ))

	.dataa(gnd),
	.datab(\d0|pc|data [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|pc|data[13]~43 ),
	.combout(\d0|pc|data[14]~44_combout ),
	.cout(\d0|pc|data[14]~45 ));
// synopsys translate_off
defparam \d0|pc|data[14]~44 .lut_mask = 16'hC30C;
defparam \d0|pc|data[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X89_Y33_N29
dffeas \d0|pc|data[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|pc|data[14]~44_combout ),
	.asdata(\muxforCPU_bus|Mux1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_controller|State.Halted~q ),
	.sload(\state_controller|State.S_12~q ),
	.ena(\state_controller|WideOr17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|pc|data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|pc|data[14] .is_wysiwyg = "true";
defparam \d0|pc|data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y36_N4
cycloneive_lcell_comb \muxforCPU_bus|Mux1~3 (
// Equation(s):
// \muxforCPU_bus|Mux1~3_combout  = (\state_controller|WideOr19~combout  & ((\d0|mdr|data [14]) # ((\state_controller|WideOr18~combout )))) # (!\state_controller|WideOr19~combout  & (((\d0|pc|data [14] & !\state_controller|WideOr18~combout ))))

	.dataa(\state_controller|WideOr19~combout ),
	.datab(\d0|mdr|data [14]),
	.datac(\d0|pc|data [14]),
	.datad(\state_controller|WideOr18~combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux1~3 .lut_mask = 16'hAAD8;
defparam \muxforCPU_bus|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y36_N3
dffeas \d0|regfileunit|data~126 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~269_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~126 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~126 .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y36_N31
dffeas \d0|regfileunit|data~94 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~265_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~94 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~94 .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y36_N29
dffeas \d0|regfileunit|data~78 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~268_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~78 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~78 .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y36_N1
dffeas \d0|regfileunit|data~110 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~267_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~110 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y36_N0
cycloneive_lcell_comb \d0|regfileunit|data~246 (
// Equation(s):
// \d0|regfileunit|data~246_combout  = (\d0|irunit|data [6] & (((\d0|irunit|data [7])))) # (!\d0|irunit|data [6] & ((\d0|irunit|data [7] & ((\d0|regfileunit|data~110_q ))) # (!\d0|irunit|data [7] & (\d0|regfileunit|data~78_q ))))

	.dataa(\d0|irunit|data [6]),
	.datab(\d0|regfileunit|data~78_q ),
	.datac(\d0|regfileunit|data~110_q ),
	.datad(\d0|irunit|data [7]),
	.cin(gnd),
	.combout(\d0|regfileunit|data~246_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~246 .lut_mask = 16'hFA44;
defparam \d0|regfileunit|data~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y36_N30
cycloneive_lcell_comb \d0|regfileunit|data~247 (
// Equation(s):
// \d0|regfileunit|data~247_combout  = (\d0|irunit|data [6] & ((\d0|regfileunit|data~246_combout  & (\d0|regfileunit|data~126_q )) # (!\d0|regfileunit|data~246_combout  & ((\d0|regfileunit|data~94_q ))))) # (!\d0|irunit|data [6] & 
// (((\d0|regfileunit|data~246_combout ))))

	.dataa(\d0|irunit|data [6]),
	.datab(\d0|regfileunit|data~126_q ),
	.datac(\d0|regfileunit|data~94_q ),
	.datad(\d0|regfileunit|data~246_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~247_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~247 .lut_mask = 16'hDDA0;
defparam \d0|regfileunit|data~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y35_N0
cycloneive_lcell_comb \d0|regfileunit|data~62feeder (
// Equation(s):
// \d0|regfileunit|data~62feeder_combout  = \muxforCPU_bus|Mux1~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\muxforCPU_bus|Mux1~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|regfileunit|data~62feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~62feeder .lut_mask = 16'hF0F0;
defparam \d0|regfileunit|data~62feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y35_N1
dffeas \d0|regfileunit|data~62 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|regfileunit|data~62feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|regfileunit|data~273_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~62 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~62 .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y36_N13
dffeas \d0|regfileunit|data~46 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~270_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~46 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~46 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y37_N14
cycloneive_lcell_comb \d0|regfileunit|data~14feeder (
// Equation(s):
// \d0|regfileunit|data~14feeder_combout  = \muxforCPU_bus|Mux1~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\muxforCPU_bus|Mux1~4_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~14feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~14feeder .lut_mask = 16'hFF00;
defparam \d0|regfileunit|data~14feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y37_N15
dffeas \d0|regfileunit|data~14 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|regfileunit|data~14feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|regfileunit|data~272_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~14 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y37_N20
cycloneive_lcell_comb \d0|regfileunit|data~30feeder (
// Equation(s):
// \d0|regfileunit|data~30feeder_combout  = \muxforCPU_bus|Mux1~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\muxforCPU_bus|Mux1~4_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~30feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~30feeder .lut_mask = 16'hFF00;
defparam \d0|regfileunit|data~30feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y37_N21
dffeas \d0|regfileunit|data~30 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|regfileunit|data~30feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|regfileunit|data~271_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~30 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y37_N12
cycloneive_lcell_comb \d0|regfileunit|data~248 (
// Equation(s):
// \d0|regfileunit|data~248_combout  = (\d0|irunit|data [6] & (((\d0|regfileunit|data~30_q ) # (\d0|irunit|data [7])))) # (!\d0|irunit|data [6] & (\d0|regfileunit|data~14_q  & ((!\d0|irunit|data [7]))))

	.dataa(\d0|regfileunit|data~14_q ),
	.datab(\d0|regfileunit|data~30_q ),
	.datac(\d0|irunit|data [6]),
	.datad(\d0|irunit|data [7]),
	.cin(gnd),
	.combout(\d0|regfileunit|data~248_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~248 .lut_mask = 16'hF0CA;
defparam \d0|regfileunit|data~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y36_N12
cycloneive_lcell_comb \d0|regfileunit|data~249 (
// Equation(s):
// \d0|regfileunit|data~249_combout  = (\d0|irunit|data [7] & ((\d0|regfileunit|data~248_combout  & (\d0|regfileunit|data~62_q )) # (!\d0|regfileunit|data~248_combout  & ((\d0|regfileunit|data~46_q ))))) # (!\d0|irunit|data [7] & 
// (((\d0|regfileunit|data~248_combout ))))

	.dataa(\d0|regfileunit|data~62_q ),
	.datab(\d0|irunit|data [7]),
	.datac(\d0|regfileunit|data~46_q ),
	.datad(\d0|regfileunit|data~248_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~249_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~249 .lut_mask = 16'hBBC0;
defparam \d0|regfileunit|data~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y36_N2
cycloneive_lcell_comb \d0|regfileunit|data~250 (
// Equation(s):
// \d0|regfileunit|data~250_combout  = (\d0|irunit|data [8] & (\d0|regfileunit|data~247_combout )) # (!\d0|irunit|data [8] & ((\d0|regfileunit|data~249_combout )))

	.dataa(gnd),
	.datab(\d0|irunit|data [8]),
	.datac(\d0|regfileunit|data~247_combout ),
	.datad(\d0|regfileunit|data~249_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~250_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~250 .lut_mask = 16'hF3C0;
defparam \d0|regfileunit|data~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y36_N30
cycloneive_lcell_comb \d0|adder1mux|f[14]~44 (
// Equation(s):
// \d0|adder1mux|f[14]~44_combout  = (\state_controller|State.S_06~q  & (((\d0|regfileunit|data~250_combout )))) # (!\state_controller|State.S_06~q  & ((\state_controller|State.S_07~q  & ((\d0|regfileunit|data~250_combout ))) # 
// (!\state_controller|State.S_07~q  & (\d0|pc|data [14]))))

	.dataa(\state_controller|State.S_06~q ),
	.datab(\state_controller|State.S_07~q ),
	.datac(\d0|pc|data [14]),
	.datad(\d0|regfileunit|data~250_combout ),
	.cin(gnd),
	.combout(\d0|adder1mux|f[14]~44_combout ),
	.cout());
// synopsys translate_off
defparam \d0|adder1mux|f[14]~44 .lut_mask = 16'hFE10;
defparam \d0|adder1mux|f[14]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y36_N16
cycloneive_lcell_comb \d0|regfileunit|data~45feeder (
// Equation(s):
// \d0|regfileunit|data~45feeder_combout  = \muxforCPU_bus|Mux2~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\muxforCPU_bus|Mux2~4_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~45feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~45feeder .lut_mask = 16'hFF00;
defparam \d0|regfileunit|data~45feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y36_N17
dffeas \d0|regfileunit|data~45 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|regfileunit|data~45feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|regfileunit|data~270_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~45 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~45 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y33_N14
cycloneive_lcell_comb \d0|regfileunit|data~61feeder (
// Equation(s):
// \d0|regfileunit|data~61feeder_combout  = \muxforCPU_bus|Mux2~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\muxforCPU_bus|Mux2~4_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~61feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~61feeder .lut_mask = 16'hFF00;
defparam \d0|regfileunit|data~61feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y33_N15
dffeas \d0|regfileunit|data~61 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|regfileunit|data~61feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|regfileunit|data~273_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~61 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~61 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y37_N6
cycloneive_lcell_comb \d0|regfileunit|data~29feeder (
// Equation(s):
// \d0|regfileunit|data~29feeder_combout  = \muxforCPU_bus|Mux2~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\muxforCPU_bus|Mux2~4_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~29feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~29feeder .lut_mask = 16'hFF00;
defparam \d0|regfileunit|data~29feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y37_N7
dffeas \d0|regfileunit|data~29 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|regfileunit|data~29feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|regfileunit|data~271_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~29 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y37_N8
cycloneive_lcell_comb \d0|regfileunit|data~13feeder (
// Equation(s):
// \d0|regfileunit|data~13feeder_combout  = \muxforCPU_bus|Mux2~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\muxforCPU_bus|Mux2~4_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~13feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~13feeder .lut_mask = 16'hFF00;
defparam \d0|regfileunit|data~13feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y37_N9
dffeas \d0|regfileunit|data~13 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|regfileunit|data~13feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|regfileunit|data~272_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~13 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y33_N20
cycloneive_lcell_comb \d0|regfileunit|data~239 (
// Equation(s):
// \d0|regfileunit|data~239_combout  = (\d0|irunit|data [6] & ((\d0|regfileunit|data~29_q ) # ((\d0|irunit|data [7])))) # (!\d0|irunit|data [6] & (((!\d0|irunit|data [7] & \d0|regfileunit|data~13_q ))))

	.dataa(\d0|irunit|data [6]),
	.datab(\d0|regfileunit|data~29_q ),
	.datac(\d0|irunit|data [7]),
	.datad(\d0|regfileunit|data~13_q ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~239_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~239 .lut_mask = 16'hADA8;
defparam \d0|regfileunit|data~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y33_N8
cycloneive_lcell_comb \d0|regfileunit|data~240 (
// Equation(s):
// \d0|regfileunit|data~240_combout  = (\d0|irunit|data [7] & ((\d0|regfileunit|data~239_combout  & ((\d0|regfileunit|data~61_q ))) # (!\d0|regfileunit|data~239_combout  & (\d0|regfileunit|data~45_q )))) # (!\d0|irunit|data [7] & 
// (((\d0|regfileunit|data~239_combout ))))

	.dataa(\d0|regfileunit|data~45_q ),
	.datab(\d0|irunit|data [7]),
	.datac(\d0|regfileunit|data~61_q ),
	.datad(\d0|regfileunit|data~239_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~240_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~240 .lut_mask = 16'hF388;
defparam \d0|regfileunit|data~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y37_N31
dffeas \d0|regfileunit|data~77 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux2~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~268_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~77 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~77 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y33_N4
cycloneive_lcell_comb \d0|regfileunit|data~109feeder (
// Equation(s):
// \d0|regfileunit|data~109feeder_combout  = \muxforCPU_bus|Mux2~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\muxforCPU_bus|Mux2~4_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~109feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~109feeder .lut_mask = 16'hFF00;
defparam \d0|regfileunit|data~109feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y33_N5
dffeas \d0|regfileunit|data~109 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|regfileunit|data~109feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|regfileunit|data~267_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~109 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~109 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y33_N26
cycloneive_lcell_comb \d0|regfileunit|data~237 (
// Equation(s):
// \d0|regfileunit|data~237_combout  = (\d0|irunit|data [6] & (((\d0|irunit|data [7])))) # (!\d0|irunit|data [6] & ((\d0|irunit|data [7] & ((\d0|regfileunit|data~109_q ))) # (!\d0|irunit|data [7] & (\d0|regfileunit|data~77_q ))))

	.dataa(\d0|irunit|data [6]),
	.datab(\d0|regfileunit|data~77_q ),
	.datac(\d0|regfileunit|data~109_q ),
	.datad(\d0|irunit|data [7]),
	.cin(gnd),
	.combout(\d0|regfileunit|data~237_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~237 .lut_mask = 16'hFA44;
defparam \d0|regfileunit|data~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y36_N18
cycloneive_lcell_comb \d0|regfileunit|data~125feeder (
// Equation(s):
// \d0|regfileunit|data~125feeder_combout  = \muxforCPU_bus|Mux2~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\muxforCPU_bus|Mux2~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|regfileunit|data~125feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~125feeder .lut_mask = 16'hF0F0;
defparam \d0|regfileunit|data~125feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y36_N19
dffeas \d0|regfileunit|data~125 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|regfileunit|data~125feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|regfileunit|data~269_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~125 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~125 .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y36_N15
dffeas \d0|regfileunit|data~93 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux2~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~265_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~93 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~93 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y33_N28
cycloneive_lcell_comb \d0|regfileunit|data~238 (
// Equation(s):
// \d0|regfileunit|data~238_combout  = (\d0|regfileunit|data~237_combout  & ((\d0|regfileunit|data~125_q ) # ((!\d0|irunit|data [6])))) # (!\d0|regfileunit|data~237_combout  & (((\d0|irunit|data [6] & \d0|regfileunit|data~93_q ))))

	.dataa(\d0|regfileunit|data~237_combout ),
	.datab(\d0|regfileunit|data~125_q ),
	.datac(\d0|irunit|data [6]),
	.datad(\d0|regfileunit|data~93_q ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~238_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~238 .lut_mask = 16'hDA8A;
defparam \d0|regfileunit|data~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y33_N18
cycloneive_lcell_comb \d0|regfileunit|data~241 (
// Equation(s):
// \d0|regfileunit|data~241_combout  = (\d0|irunit|data [8] & ((\d0|regfileunit|data~238_combout ))) # (!\d0|irunit|data [8] & (\d0|regfileunit|data~240_combout ))

	.dataa(gnd),
	.datab(\d0|irunit|data [8]),
	.datac(\d0|regfileunit|data~240_combout ),
	.datad(\d0|regfileunit|data~238_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~241_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~241 .lut_mask = 16'hFC30;
defparam \d0|regfileunit|data~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y33_N22
cycloneive_lcell_comb \d0|adder1mux|f[13]~43 (
// Equation(s):
// \d0|adder1mux|f[13]~43_combout  = (\state_controller|State.S_06~q  & (((\d0|regfileunit|data~241_combout )))) # (!\state_controller|State.S_06~q  & ((\state_controller|State.S_07~q  & ((\d0|regfileunit|data~241_combout ))) # 
// (!\state_controller|State.S_07~q  & (\d0|pc|data [13]))))

	.dataa(\d0|pc|data [13]),
	.datab(\state_controller|State.S_06~q ),
	.datac(\state_controller|State.S_07~q ),
	.datad(\d0|regfileunit|data~241_combout ),
	.cin(gnd),
	.combout(\d0|adder1mux|f[13]~43_combout ),
	.cout());
// synopsys translate_off
defparam \d0|adder1mux|f[13]~43 .lut_mask = 16'hFE02;
defparam \d0|adder1mux|f[13]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y33_N24
cycloneive_lcell_comb \d0|regfileunit|data~60feeder (
// Equation(s):
// \d0|regfileunit|data~60feeder_combout  = \muxforCPU_bus|Mux3~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\muxforCPU_bus|Mux3~4_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~60feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~60feeder .lut_mask = 16'hFF00;
defparam \d0|regfileunit|data~60feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y33_N25
dffeas \d0|regfileunit|data~60 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|regfileunit|data~60feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|regfileunit|data~273_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~60 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~60 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y36_N26
cycloneive_lcell_comb \d0|regfileunit|data~44feeder (
// Equation(s):
// \d0|regfileunit|data~44feeder_combout  = \muxforCPU_bus|Mux3~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\muxforCPU_bus|Mux3~4_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~44feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~44feeder .lut_mask = 16'hFF00;
defparam \d0|regfileunit|data~44feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y36_N27
dffeas \d0|regfileunit|data~44 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|regfileunit|data~44feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|regfileunit|data~270_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~44 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~44 .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y34_N31
dffeas \d0|regfileunit|data~28 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux3~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~271_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~28 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~28 .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y34_N29
dffeas \d0|regfileunit|data~12 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux3~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~272_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~12 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y36_N28
cycloneive_lcell_comb \d0|regfileunit|data~230 (
// Equation(s):
// \d0|regfileunit|data~230_combout  = (\d0|irunit|data [6] & ((\d0|regfileunit|data~28_q ) # ((\d0|irunit|data [7])))) # (!\d0|irunit|data [6] & (((\d0|regfileunit|data~12_q  & !\d0|irunit|data [7]))))

	.dataa(\d0|regfileunit|data~28_q ),
	.datab(\d0|regfileunit|data~12_q ),
	.datac(\d0|irunit|data [6]),
	.datad(\d0|irunit|data [7]),
	.cin(gnd),
	.combout(\d0|regfileunit|data~230_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~230 .lut_mask = 16'hF0AC;
defparam \d0|regfileunit|data~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y36_N22
cycloneive_lcell_comb \d0|regfileunit|data~231 (
// Equation(s):
// \d0|regfileunit|data~231_combout  = (\d0|irunit|data [7] & ((\d0|regfileunit|data~230_combout  & (\d0|regfileunit|data~60_q )) # (!\d0|regfileunit|data~230_combout  & ((\d0|regfileunit|data~44_q ))))) # (!\d0|irunit|data [7] & 
// (((\d0|regfileunit|data~230_combout ))))

	.dataa(\d0|regfileunit|data~60_q ),
	.datab(\d0|irunit|data [7]),
	.datac(\d0|regfileunit|data~44_q ),
	.datad(\d0|regfileunit|data~230_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~231_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~231 .lut_mask = 16'hBBC0;
defparam \d0|regfileunit|data~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y37_N25
dffeas \d0|regfileunit|data~124 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux3~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~269_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~124 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~124 .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y36_N27
dffeas \d0|regfileunit|data~92 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux3~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~265_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~92 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~92 .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y37_N23
dffeas \d0|regfileunit|data~76 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux3~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~268_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~76 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~76 .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y36_N17
dffeas \d0|regfileunit|data~108 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux3~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~267_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~108 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~108 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y36_N16
cycloneive_lcell_comb \d0|regfileunit|data~228 (
// Equation(s):
// \d0|regfileunit|data~228_combout  = (\d0|irunit|data [7] & (((\d0|regfileunit|data~108_q ) # (\d0|irunit|data [6])))) # (!\d0|irunit|data [7] & (\d0|regfileunit|data~76_q  & ((!\d0|irunit|data [6]))))

	.dataa(\d0|irunit|data [7]),
	.datab(\d0|regfileunit|data~76_q ),
	.datac(\d0|regfileunit|data~108_q ),
	.datad(\d0|irunit|data [6]),
	.cin(gnd),
	.combout(\d0|regfileunit|data~228_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~228 .lut_mask = 16'hAAE4;
defparam \d0|regfileunit|data~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y36_N26
cycloneive_lcell_comb \d0|regfileunit|data~229 (
// Equation(s):
// \d0|regfileunit|data~229_combout  = (\d0|irunit|data [6] & ((\d0|regfileunit|data~228_combout  & (\d0|regfileunit|data~124_q )) # (!\d0|regfileunit|data~228_combout  & ((\d0|regfileunit|data~92_q ))))) # (!\d0|irunit|data [6] & 
// (((\d0|regfileunit|data~228_combout ))))

	.dataa(\d0|regfileunit|data~124_q ),
	.datab(\d0|irunit|data [6]),
	.datac(\d0|regfileunit|data~92_q ),
	.datad(\d0|regfileunit|data~228_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~229_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~229 .lut_mask = 16'hBBC0;
defparam \d0|regfileunit|data~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y36_N8
cycloneive_lcell_comb \d0|regfileunit|data~232 (
// Equation(s):
// \d0|regfileunit|data~232_combout  = (\d0|irunit|data [8] & ((\d0|regfileunit|data~229_combout ))) # (!\d0|irunit|data [8] & (\d0|regfileunit|data~231_combout ))

	.dataa(gnd),
	.datab(\d0|irunit|data [8]),
	.datac(\d0|regfileunit|data~231_combout ),
	.datad(\d0|regfileunit|data~229_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~232_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~232 .lut_mask = 16'hFC30;
defparam \d0|regfileunit|data~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y36_N20
cycloneive_lcell_comb \d0|adder1mux|f[12]~42 (
// Equation(s):
// \d0|adder1mux|f[12]~42_combout  = (\state_controller|State.S_06~q  & (((\d0|regfileunit|data~232_combout )))) # (!\state_controller|State.S_06~q  & ((\state_controller|State.S_07~q  & ((\d0|regfileunit|data~232_combout ))) # 
// (!\state_controller|State.S_07~q  & (\d0|pc|data [12]))))

	.dataa(\state_controller|State.S_06~q ),
	.datab(\state_controller|State.S_07~q ),
	.datac(\d0|pc|data [12]),
	.datad(\d0|regfileunit|data~232_combout ),
	.cin(gnd),
	.combout(\d0|adder1mux|f[12]~42_combout ),
	.cout());
// synopsys translate_off
defparam \d0|adder1mux|f[12]~42 .lut_mask = 16'hFE10;
defparam \d0|adder1mux|f[12]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y35_N31
dffeas \d0|regfileunit|data~59 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\muxforCPU_bus|Mux4~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|regfileunit|data~273_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~59 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~59 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y35_N20
cycloneive_lcell_comb \d0|regfileunit|data~43feeder (
// Equation(s):
// \d0|regfileunit|data~43feeder_combout  = \muxforCPU_bus|Mux4~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\muxforCPU_bus|Mux4~4_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~43feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~43feeder .lut_mask = 16'hFF00;
defparam \d0|regfileunit|data~43feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y35_N21
dffeas \d0|regfileunit|data~43 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|regfileunit|data~43feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|regfileunit|data~270_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~43 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~43 .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y34_N15
dffeas \d0|regfileunit|data~27 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux4~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~271_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~27 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~27 .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y34_N1
dffeas \d0|regfileunit|data~11 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux4~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~272_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~11 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y34_N14
cycloneive_lcell_comb \d0|regfileunit|data~221 (
// Equation(s):
// \d0|regfileunit|data~221_combout  = (\d0|irunit|data [7] & (\d0|irunit|data [6])) # (!\d0|irunit|data [7] & ((\d0|irunit|data [6] & (\d0|regfileunit|data~27_q )) # (!\d0|irunit|data [6] & ((\d0|regfileunit|data~11_q )))))

	.dataa(\d0|irunit|data [7]),
	.datab(\d0|irunit|data [6]),
	.datac(\d0|regfileunit|data~27_q ),
	.datad(\d0|regfileunit|data~11_q ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~221_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~221 .lut_mask = 16'hD9C8;
defparam \d0|regfileunit|data~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y35_N4
cycloneive_lcell_comb \d0|regfileunit|data~222 (
// Equation(s):
// \d0|regfileunit|data~222_combout  = (\d0|regfileunit|data~221_combout  & ((\d0|regfileunit|data~59_q ) # ((!\d0|irunit|data [7])))) # (!\d0|regfileunit|data~221_combout  & (((\d0|regfileunit|data~43_q  & \d0|irunit|data [7]))))

	.dataa(\d0|regfileunit|data~59_q ),
	.datab(\d0|regfileunit|data~43_q ),
	.datac(\d0|regfileunit|data~221_combout ),
	.datad(\d0|irunit|data [7]),
	.cin(gnd),
	.combout(\d0|regfileunit|data~222_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~222 .lut_mask = 16'hACF0;
defparam \d0|regfileunit|data~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y35_N22
cycloneive_lcell_comb \d0|regfileunit|data~123feeder (
// Equation(s):
// \d0|regfileunit|data~123feeder_combout  = \muxforCPU_bus|Mux4~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\muxforCPU_bus|Mux4~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|regfileunit|data~123feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~123feeder .lut_mask = 16'hF0F0;
defparam \d0|regfileunit|data~123feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y35_N23
dffeas \d0|regfileunit|data~123 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|regfileunit|data~123feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|regfileunit|data~269_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~123 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~123 .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y35_N21
dffeas \d0|regfileunit|data~91 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux4~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~265_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~91 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~91 .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y36_N21
dffeas \d0|regfileunit|data~75 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux4~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~268_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~75 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~75 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y33_N20
cycloneive_lcell_comb \d0|regfileunit|data~107feeder (
// Equation(s):
// \d0|regfileunit|data~107feeder_combout  = \muxforCPU_bus|Mux4~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\muxforCPU_bus|Mux4~4_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~107feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~107feeder .lut_mask = 16'hFF00;
defparam \d0|regfileunit|data~107feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y33_N21
dffeas \d0|regfileunit|data~107 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|regfileunit|data~107feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|regfileunit|data~267_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~107 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~107 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y33_N6
cycloneive_lcell_comb \d0|regfileunit|data~219 (
// Equation(s):
// \d0|regfileunit|data~219_combout  = (\d0|irunit|data [6] & (((\d0|irunit|data [7])))) # (!\d0|irunit|data [6] & ((\d0|irunit|data [7] & ((\d0|regfileunit|data~107_q ))) # (!\d0|irunit|data [7] & (\d0|regfileunit|data~75_q ))))

	.dataa(\d0|regfileunit|data~75_q ),
	.datab(\d0|regfileunit|data~107_q ),
	.datac(\d0|irunit|data [6]),
	.datad(\d0|irunit|data [7]),
	.cin(gnd),
	.combout(\d0|regfileunit|data~219_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~219 .lut_mask = 16'hFC0A;
defparam \d0|regfileunit|data~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y35_N4
cycloneive_lcell_comb \d0|regfileunit|data~220 (
// Equation(s):
// \d0|regfileunit|data~220_combout  = (\d0|irunit|data [6] & ((\d0|regfileunit|data~219_combout  & (\d0|regfileunit|data~123_q )) # (!\d0|regfileunit|data~219_combout  & ((\d0|regfileunit|data~91_q ))))) # (!\d0|irunit|data [6] & 
// (((\d0|regfileunit|data~219_combout ))))

	.dataa(\d0|regfileunit|data~123_q ),
	.datab(\d0|regfileunit|data~91_q ),
	.datac(\d0|irunit|data [6]),
	.datad(\d0|regfileunit|data~219_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~220_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~220 .lut_mask = 16'hAFC0;
defparam \d0|regfileunit|data~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y35_N18
cycloneive_lcell_comb \d0|regfileunit|data~223 (
// Equation(s):
// \d0|regfileunit|data~223_combout  = (\d0|irunit|data [8] & ((\d0|regfileunit|data~220_combout ))) # (!\d0|irunit|data [8] & (\d0|regfileunit|data~222_combout ))

	.dataa(gnd),
	.datab(\d0|irunit|data [8]),
	.datac(\d0|regfileunit|data~222_combout ),
	.datad(\d0|regfileunit|data~220_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~223_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~223 .lut_mask = 16'hFC30;
defparam \d0|regfileunit|data~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y35_N22
cycloneive_lcell_comb \d0|adder1mux|f[11]~41 (
// Equation(s):
// \d0|adder1mux|f[11]~41_combout  = (\state_controller|State.S_07~q  & (((\d0|regfileunit|data~223_combout )))) # (!\state_controller|State.S_07~q  & ((\state_controller|State.S_06~q  & ((\d0|regfileunit|data~223_combout ))) # 
// (!\state_controller|State.S_06~q  & (\d0|pc|data [11]))))

	.dataa(\state_controller|State.S_07~q ),
	.datab(\d0|pc|data [11]),
	.datac(\state_controller|State.S_06~q ),
	.datad(\d0|regfileunit|data~223_combout ),
	.cin(gnd),
	.combout(\d0|adder1mux|f[11]~41_combout ),
	.cout());
// synopsys translate_off
defparam \d0|adder1mux|f[11]~41 .lut_mask = 16'hFE04;
defparam \d0|adder1mux|f[11]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y35_N22
cycloneive_lcell_comb \d0|br_adder|f[11]~22 (
// Equation(s):
// \d0|br_adder|f[11]~22_combout  = (\d0|adder2mux|Mux0~0_combout  & ((\d0|adder1mux|f[11]~41_combout  & (\d0|br_adder|f[10]~21  & VCC)) # (!\d0|adder1mux|f[11]~41_combout  & (!\d0|br_adder|f[10]~21 )))) # (!\d0|adder2mux|Mux0~0_combout  & 
// ((\d0|adder1mux|f[11]~41_combout  & (!\d0|br_adder|f[10]~21 )) # (!\d0|adder1mux|f[11]~41_combout  & ((\d0|br_adder|f[10]~21 ) # (GND)))))
// \d0|br_adder|f[11]~23  = CARRY((\d0|adder2mux|Mux0~0_combout  & (!\d0|adder1mux|f[11]~41_combout  & !\d0|br_adder|f[10]~21 )) # (!\d0|adder2mux|Mux0~0_combout  & ((!\d0|br_adder|f[10]~21 ) # (!\d0|adder1mux|f[11]~41_combout ))))

	.dataa(\d0|adder2mux|Mux0~0_combout ),
	.datab(\d0|adder1mux|f[11]~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|br_adder|f[10]~21 ),
	.combout(\d0|br_adder|f[11]~22_combout ),
	.cout(\d0|br_adder|f[11]~23 ));
// synopsys translate_off
defparam \d0|br_adder|f[11]~22 .lut_mask = 16'h9617;
defparam \d0|br_adder|f[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X88_Y35_N24
cycloneive_lcell_comb \d0|br_adder|f[12]~24 (
// Equation(s):
// \d0|br_adder|f[12]~24_combout  = ((\d0|adder1mux|f[12]~42_combout  $ (\d0|adder2mux|Mux0~0_combout  $ (!\d0|br_adder|f[11]~23 )))) # (GND)
// \d0|br_adder|f[12]~25  = CARRY((\d0|adder1mux|f[12]~42_combout  & ((\d0|adder2mux|Mux0~0_combout ) # (!\d0|br_adder|f[11]~23 ))) # (!\d0|adder1mux|f[12]~42_combout  & (\d0|adder2mux|Mux0~0_combout  & !\d0|br_adder|f[11]~23 )))

	.dataa(\d0|adder1mux|f[12]~42_combout ),
	.datab(\d0|adder2mux|Mux0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|br_adder|f[11]~23 ),
	.combout(\d0|br_adder|f[12]~24_combout ),
	.cout(\d0|br_adder|f[12]~25 ));
// synopsys translate_off
defparam \d0|br_adder|f[12]~24 .lut_mask = 16'h698E;
defparam \d0|br_adder|f[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X88_Y35_N26
cycloneive_lcell_comb \d0|br_adder|f[13]~26 (
// Equation(s):
// \d0|br_adder|f[13]~26_combout  = (\d0|adder2mux|Mux0~0_combout  & ((\d0|adder1mux|f[13]~43_combout  & (\d0|br_adder|f[12]~25  & VCC)) # (!\d0|adder1mux|f[13]~43_combout  & (!\d0|br_adder|f[12]~25 )))) # (!\d0|adder2mux|Mux0~0_combout  & 
// ((\d0|adder1mux|f[13]~43_combout  & (!\d0|br_adder|f[12]~25 )) # (!\d0|adder1mux|f[13]~43_combout  & ((\d0|br_adder|f[12]~25 ) # (GND)))))
// \d0|br_adder|f[13]~27  = CARRY((\d0|adder2mux|Mux0~0_combout  & (!\d0|adder1mux|f[13]~43_combout  & !\d0|br_adder|f[12]~25 )) # (!\d0|adder2mux|Mux0~0_combout  & ((!\d0|br_adder|f[12]~25 ) # (!\d0|adder1mux|f[13]~43_combout ))))

	.dataa(\d0|adder2mux|Mux0~0_combout ),
	.datab(\d0|adder1mux|f[13]~43_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|br_adder|f[12]~25 ),
	.combout(\d0|br_adder|f[13]~26_combout ),
	.cout(\d0|br_adder|f[13]~27 ));
// synopsys translate_off
defparam \d0|br_adder|f[13]~26 .lut_mask = 16'h9617;
defparam \d0|br_adder|f[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X88_Y35_N28
cycloneive_lcell_comb \d0|br_adder|f[14]~28 (
// Equation(s):
// \d0|br_adder|f[14]~28_combout  = ((\d0|adder2mux|Mux0~0_combout  $ (\d0|adder1mux|f[14]~44_combout  $ (!\d0|br_adder|f[13]~27 )))) # (GND)
// \d0|br_adder|f[14]~29  = CARRY((\d0|adder2mux|Mux0~0_combout  & ((\d0|adder1mux|f[14]~44_combout ) # (!\d0|br_adder|f[13]~27 ))) # (!\d0|adder2mux|Mux0~0_combout  & (\d0|adder1mux|f[14]~44_combout  & !\d0|br_adder|f[13]~27 )))

	.dataa(\d0|adder2mux|Mux0~0_combout ),
	.datab(\d0|adder1mux|f[14]~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|br_adder|f[13]~27 ),
	.combout(\d0|br_adder|f[14]~28_combout ),
	.cout(\d0|br_adder|f[14]~29 ));
// synopsys translate_off
defparam \d0|br_adder|f[14]~28 .lut_mask = 16'h698E;
defparam \d0|br_adder|f[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X88_Y36_N0
cycloneive_lcell_comb \muxforCPU_bus|Mux1~0 (
// Equation(s):
// \muxforCPU_bus|Mux1~0_combout  = (\d0|irunit|data [8] & (\d0|regfileunit|data~247_combout )) # (!\d0|irunit|data [8] & ((\d0|regfileunit|data~249_combout )))

	.dataa(\d0|regfileunit|data~247_combout ),
	.datab(\d0|irunit|data [8]),
	.datac(gnd),
	.datad(\d0|regfileunit|data~249_combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux1~0 .lut_mask = 16'hBB88;
defparam \muxforCPU_bus|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y36_N28
cycloneive_lcell_comb \d0|regfileunit|data~251 (
// Equation(s):
// \d0|regfileunit|data~251_combout  = (\d0|irunit|data [1] & ((\d0|irunit|data [0]) # ((\d0|regfileunit|data~110_q )))) # (!\d0|irunit|data [1] & (!\d0|irunit|data [0] & (\d0|regfileunit|data~78_q )))

	.dataa(\d0|irunit|data [1]),
	.datab(\d0|irunit|data [0]),
	.datac(\d0|regfileunit|data~78_q ),
	.datad(\d0|regfileunit|data~110_q ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~251_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~251 .lut_mask = 16'hBA98;
defparam \d0|regfileunit|data~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y36_N2
cycloneive_lcell_comb \d0|regfileunit|data~252 (
// Equation(s):
// \d0|regfileunit|data~252_combout  = (\d0|irunit|data [0] & ((\d0|regfileunit|data~251_combout  & ((\d0|regfileunit|data~126_q ))) # (!\d0|regfileunit|data~251_combout  & (\d0|regfileunit|data~94_q )))) # (!\d0|irunit|data [0] & 
// (((\d0|regfileunit|data~251_combout ))))

	.dataa(\d0|irunit|data [0]),
	.datab(\d0|regfileunit|data~94_q ),
	.datac(\d0|regfileunit|data~126_q ),
	.datad(\d0|regfileunit|data~251_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~252_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~252 .lut_mask = 16'hF588;
defparam \d0|regfileunit|data~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y37_N2
cycloneive_lcell_comb \d0|regfileunit|data~253 (
// Equation(s):
// \d0|regfileunit|data~253_combout  = (\d0|irunit|data [0] & (((\d0|regfileunit|data~30_q ) # (\d0|irunit|data [1])))) # (!\d0|irunit|data [0] & (\d0|regfileunit|data~14_q  & ((!\d0|irunit|data [1]))))

	.dataa(\d0|regfileunit|data~14_q ),
	.datab(\d0|regfileunit|data~30_q ),
	.datac(\d0|irunit|data [0]),
	.datad(\d0|irunit|data [1]),
	.cin(gnd),
	.combout(\d0|regfileunit|data~253_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~253 .lut_mask = 16'hF0CA;
defparam \d0|regfileunit|data~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y35_N28
cycloneive_lcell_comb \d0|regfileunit|data~254 (
// Equation(s):
// \d0|regfileunit|data~254_combout  = (\d0|irunit|data [1] & ((\d0|regfileunit|data~253_combout  & ((\d0|regfileunit|data~62_q ))) # (!\d0|regfileunit|data~253_combout  & (\d0|regfileunit|data~46_q )))) # (!\d0|irunit|data [1] & 
// (((\d0|regfileunit|data~253_combout ))))

	.dataa(\d0|regfileunit|data~46_q ),
	.datab(\d0|irunit|data [1]),
	.datac(\d0|regfileunit|data~62_q ),
	.datad(\d0|regfileunit|data~253_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~254_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~254 .lut_mask = 16'hF388;
defparam \d0|regfileunit|data~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y35_N10
cycloneive_lcell_comb \d0|sr2mux|f[14]~33 (
// Equation(s):
// \d0|sr2mux|f[14]~33_combout  = (!\state_controller|Selector23~0_combout  & ((\d0|irunit|data [2] & (\d0|regfileunit|data~252_combout )) # (!\d0|irunit|data [2] & ((\d0|regfileunit|data~254_combout )))))

	.dataa(\d0|irunit|data [2]),
	.datab(\state_controller|Selector23~0_combout ),
	.datac(\d0|regfileunit|data~252_combout ),
	.datad(\d0|regfileunit|data~254_combout ),
	.cin(gnd),
	.combout(\d0|sr2mux|f[14]~33_combout ),
	.cout());
// synopsys translate_off
defparam \d0|sr2mux|f[14]~33 .lut_mask = 16'h3120;
defparam \d0|sr2mux|f[14]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y35_N0
cycloneive_lcell_comb \d0|sr2mux|f[14]~34 (
// Equation(s):
// \d0|sr2mux|f[14]~34_combout  = (\d0|sr2mux|f[14]~33_combout ) # ((\state_controller|Selector23~0_combout  & \d0|irunit|data [4]))

	.dataa(\state_controller|Selector23~0_combout ),
	.datab(gnd),
	.datac(\d0|irunit|data [4]),
	.datad(\d0|sr2mux|f[14]~33_combout ),
	.cin(gnd),
	.combout(\d0|sr2mux|f[14]~34_combout ),
	.cout());
// synopsys translate_off
defparam \d0|sr2mux|f[14]~34 .lut_mask = 16'hFFA0;
defparam \d0|sr2mux|f[14]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y36_N4
cycloneive_lcell_comb \muxforCPU_bus|Mux1~1 (
// Equation(s):
// \muxforCPU_bus|Mux1~1_combout  = (\state_controller|WideOr24~combout  & (\muxforCPU_bus|Mux1~0_combout  & ((\state_controller|WideOr23~combout ) # (\d0|sr2mux|f[14]~34_combout )))) # (!\state_controller|WideOr24~combout  & 
// (((\state_controller|WideOr23~combout ))))

	.dataa(\state_controller|WideOr24~combout ),
	.datab(\muxforCPU_bus|Mux1~0_combout ),
	.datac(\state_controller|WideOr23~combout ),
	.datad(\d0|sr2mux|f[14]~34_combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux1~1 .lut_mask = 16'hD8D0;
defparam \muxforCPU_bus|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y37_N30
cycloneive_lcell_comb \d0|regfileunit|data~242 (
// Equation(s):
// \d0|regfileunit|data~242_combout  = (\d0|irunit|data [1] & ((\d0|irunit|data [0]) # ((\d0|regfileunit|data~109_q )))) # (!\d0|irunit|data [1] & (!\d0|irunit|data [0] & (\d0|regfileunit|data~77_q )))

	.dataa(\d0|irunit|data [1]),
	.datab(\d0|irunit|data [0]),
	.datac(\d0|regfileunit|data~77_q ),
	.datad(\d0|regfileunit|data~109_q ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~242_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~242 .lut_mask = 16'hBA98;
defparam \d0|regfileunit|data~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y36_N14
cycloneive_lcell_comb \d0|regfileunit|data~243 (
// Equation(s):
// \d0|regfileunit|data~243_combout  = (\d0|irunit|data [0] & ((\d0|regfileunit|data~242_combout  & ((\d0|regfileunit|data~125_q ))) # (!\d0|regfileunit|data~242_combout  & (\d0|regfileunit|data~93_q )))) # (!\d0|irunit|data [0] & 
// (\d0|regfileunit|data~242_combout ))

	.dataa(\d0|irunit|data [0]),
	.datab(\d0|regfileunit|data~242_combout ),
	.datac(\d0|regfileunit|data~93_q ),
	.datad(\d0|regfileunit|data~125_q ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~243_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~243 .lut_mask = 16'hEC64;
defparam \d0|regfileunit|data~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y37_N18
cycloneive_lcell_comb \d0|regfileunit|data~244 (
// Equation(s):
// \d0|regfileunit|data~244_combout  = (\d0|irunit|data [0] & ((\d0|regfileunit|data~29_q ) # ((\d0|irunit|data [1])))) # (!\d0|irunit|data [0] & (((\d0|regfileunit|data~13_q  & !\d0|irunit|data [1]))))

	.dataa(\d0|regfileunit|data~29_q ),
	.datab(\d0|regfileunit|data~13_q ),
	.datac(\d0|irunit|data [0]),
	.datad(\d0|irunit|data [1]),
	.cin(gnd),
	.combout(\d0|regfileunit|data~244_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~244 .lut_mask = 16'hF0AC;
defparam \d0|regfileunit|data~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y36_N10
cycloneive_lcell_comb \d0|regfileunit|data~245 (
// Equation(s):
// \d0|regfileunit|data~245_combout  = (\d0|irunit|data [1] & ((\d0|regfileunit|data~244_combout  & (\d0|regfileunit|data~61_q )) # (!\d0|regfileunit|data~244_combout  & ((\d0|regfileunit|data~45_q ))))) # (!\d0|irunit|data [1] & 
// (((\d0|regfileunit|data~244_combout ))))

	.dataa(\d0|regfileunit|data~61_q ),
	.datab(\d0|regfileunit|data~45_q ),
	.datac(\d0|irunit|data [1]),
	.datad(\d0|regfileunit|data~244_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~245_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~245 .lut_mask = 16'hAFC0;
defparam \d0|regfileunit|data~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y36_N24
cycloneive_lcell_comb \d0|sr2mux|f[13]~31 (
// Equation(s):
// \d0|sr2mux|f[13]~31_combout  = (!\state_controller|Selector23~0_combout  & ((\d0|irunit|data [2] & (\d0|regfileunit|data~243_combout )) # (!\d0|irunit|data [2] & ((\d0|regfileunit|data~245_combout )))))

	.dataa(\d0|irunit|data [2]),
	.datab(\state_controller|Selector23~0_combout ),
	.datac(\d0|regfileunit|data~243_combout ),
	.datad(\d0|regfileunit|data~245_combout ),
	.cin(gnd),
	.combout(\d0|sr2mux|f[13]~31_combout ),
	.cout());
// synopsys translate_off
defparam \d0|sr2mux|f[13]~31 .lut_mask = 16'h3120;
defparam \d0|sr2mux|f[13]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y36_N6
cycloneive_lcell_comb \d0|sr2mux|f[13]~32 (
// Equation(s):
// \d0|sr2mux|f[13]~32_combout  = (\d0|sr2mux|f[13]~31_combout ) # ((\state_controller|Selector23~0_combout  & \d0|irunit|data [4]))

	.dataa(gnd),
	.datab(\state_controller|Selector23~0_combout ),
	.datac(\d0|irunit|data [4]),
	.datad(\d0|sr2mux|f[13]~31_combout ),
	.cin(gnd),
	.combout(\d0|sr2mux|f[13]~32_combout ),
	.cout());
// synopsys translate_off
defparam \d0|sr2mux|f[13]~32 .lut_mask = 16'hFFC0;
defparam \d0|sr2mux|f[13]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y37_N22
cycloneive_lcell_comb \d0|regfileunit|data~233 (
// Equation(s):
// \d0|regfileunit|data~233_combout  = (\d0|irunit|data [1] & ((\d0|irunit|data [0]) # ((\d0|regfileunit|data~108_q )))) # (!\d0|irunit|data [1] & (!\d0|irunit|data [0] & (\d0|regfileunit|data~76_q )))

	.dataa(\d0|irunit|data [1]),
	.datab(\d0|irunit|data [0]),
	.datac(\d0|regfileunit|data~76_q ),
	.datad(\d0|regfileunit|data~108_q ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~233_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~233 .lut_mask = 16'hBA98;
defparam \d0|regfileunit|data~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y37_N24
cycloneive_lcell_comb \d0|regfileunit|data~234 (
// Equation(s):
// \d0|regfileunit|data~234_combout  = (\d0|regfileunit|data~233_combout  & (((\d0|regfileunit|data~124_q )) # (!\d0|irunit|data [0]))) # (!\d0|regfileunit|data~233_combout  & (\d0|irunit|data [0] & ((\d0|regfileunit|data~92_q ))))

	.dataa(\d0|regfileunit|data~233_combout ),
	.datab(\d0|irunit|data [0]),
	.datac(\d0|regfileunit|data~124_q ),
	.datad(\d0|regfileunit|data~92_q ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~234_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~234 .lut_mask = 16'hE6A2;
defparam \d0|regfileunit|data~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y34_N30
cycloneive_lcell_comb \d0|regfileunit|data~235 (
// Equation(s):
// \d0|regfileunit|data~235_combout  = (\d0|irunit|data [1] & (((\d0|irunit|data [0])))) # (!\d0|irunit|data [1] & ((\d0|irunit|data [0] & ((\d0|regfileunit|data~28_q ))) # (!\d0|irunit|data [0] & (\d0|regfileunit|data~12_q ))))

	.dataa(\d0|irunit|data [1]),
	.datab(\d0|regfileunit|data~12_q ),
	.datac(\d0|regfileunit|data~28_q ),
	.datad(\d0|irunit|data [0]),
	.cin(gnd),
	.combout(\d0|regfileunit|data~235_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~235 .lut_mask = 16'hFA44;
defparam \d0|regfileunit|data~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y33_N2
cycloneive_lcell_comb \d0|regfileunit|data~236 (
// Equation(s):
// \d0|regfileunit|data~236_combout  = (\d0|irunit|data [1] & ((\d0|regfileunit|data~235_combout  & (\d0|regfileunit|data~60_q )) # (!\d0|regfileunit|data~235_combout  & ((\d0|regfileunit|data~44_q ))))) # (!\d0|irunit|data [1] & 
// (((\d0|regfileunit|data~235_combout ))))

	.dataa(\d0|irunit|data [1]),
	.datab(\d0|regfileunit|data~60_q ),
	.datac(\d0|regfileunit|data~235_combout ),
	.datad(\d0|regfileunit|data~44_q ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~236_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~236 .lut_mask = 16'hDAD0;
defparam \d0|regfileunit|data~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y36_N6
cycloneive_lcell_comb \d0|sr2mux|f[12]~29 (
// Equation(s):
// \d0|sr2mux|f[12]~29_combout  = (!\state_controller|Selector23~0_combout  & ((\d0|irunit|data [2] & (\d0|regfileunit|data~234_combout )) # (!\d0|irunit|data [2] & ((\d0|regfileunit|data~236_combout )))))

	.dataa(\d0|irunit|data [2]),
	.datab(\state_controller|Selector23~0_combout ),
	.datac(\d0|regfileunit|data~234_combout ),
	.datad(\d0|regfileunit|data~236_combout ),
	.cin(gnd),
	.combout(\d0|sr2mux|f[12]~29_combout ),
	.cout());
// synopsys translate_off
defparam \d0|sr2mux|f[12]~29 .lut_mask = 16'h3120;
defparam \d0|sr2mux|f[12]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y36_N16
cycloneive_lcell_comb \d0|sr2mux|f[12]~30 (
// Equation(s):
// \d0|sr2mux|f[12]~30_combout  = (\d0|sr2mux|f[12]~29_combout ) # ((\d0|irunit|data [4] & \state_controller|Selector23~0_combout ))

	.dataa(gnd),
	.datab(\d0|irunit|data [4]),
	.datac(\state_controller|Selector23~0_combout ),
	.datad(\d0|sr2mux|f[12]~29_combout ),
	.cin(gnd),
	.combout(\d0|sr2mux|f[12]~30_combout ),
	.cout());
// synopsys translate_off
defparam \d0|sr2mux|f[12]~30 .lut_mask = 16'hFFC0;
defparam \d0|sr2mux|f[12]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y34_N0
cycloneive_lcell_comb \d0|regfileunit|data~226 (
// Equation(s):
// \d0|regfileunit|data~226_combout  = (\d0|irunit|data [1] & (((\d0|irunit|data [0])))) # (!\d0|irunit|data [1] & ((\d0|irunit|data [0] & (\d0|regfileunit|data~27_q )) # (!\d0|irunit|data [0] & ((\d0|regfileunit|data~11_q )))))

	.dataa(\d0|irunit|data [1]),
	.datab(\d0|regfileunit|data~27_q ),
	.datac(\d0|regfileunit|data~11_q ),
	.datad(\d0|irunit|data [0]),
	.cin(gnd),
	.combout(\d0|regfileunit|data~226_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~226 .lut_mask = 16'hEE50;
defparam \d0|regfileunit|data~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y35_N8
cycloneive_lcell_comb \d0|regfileunit|data~227 (
// Equation(s):
// \d0|regfileunit|data~227_combout  = (\d0|irunit|data [1] & ((\d0|regfileunit|data~226_combout  & (\d0|regfileunit|data~59_q )) # (!\d0|regfileunit|data~226_combout  & ((\d0|regfileunit|data~43_q ))))) # (!\d0|irunit|data [1] & 
// (((\d0|regfileunit|data~226_combout ))))

	.dataa(\d0|regfileunit|data~59_q ),
	.datab(\d0|regfileunit|data~43_q ),
	.datac(\d0|irunit|data [1]),
	.datad(\d0|regfileunit|data~226_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~227_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~227 .lut_mask = 16'hAFC0;
defparam \d0|regfileunit|data~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y36_N20
cycloneive_lcell_comb \d0|regfileunit|data~224 (
// Equation(s):
// \d0|regfileunit|data~224_combout  = (\d0|irunit|data [0] & (\d0|irunit|data [1])) # (!\d0|irunit|data [0] & ((\d0|irunit|data [1] & ((\d0|regfileunit|data~107_q ))) # (!\d0|irunit|data [1] & (\d0|regfileunit|data~75_q ))))

	.dataa(\d0|irunit|data [0]),
	.datab(\d0|irunit|data [1]),
	.datac(\d0|regfileunit|data~75_q ),
	.datad(\d0|regfileunit|data~107_q ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~224_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~224 .lut_mask = 16'hDC98;
defparam \d0|regfileunit|data~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y35_N26
cycloneive_lcell_comb \d0|regfileunit|data~225 (
// Equation(s):
// \d0|regfileunit|data~225_combout  = (\d0|irunit|data [0] & ((\d0|regfileunit|data~224_combout  & (\d0|regfileunit|data~123_q )) # (!\d0|regfileunit|data~224_combout  & ((\d0|regfileunit|data~91_q ))))) # (!\d0|irunit|data [0] & 
// (((\d0|regfileunit|data~224_combout ))))

	.dataa(\d0|regfileunit|data~123_q ),
	.datab(\d0|regfileunit|data~91_q ),
	.datac(\d0|irunit|data [0]),
	.datad(\d0|regfileunit|data~224_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~225_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~225 .lut_mask = 16'hAFC0;
defparam \d0|regfileunit|data~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y37_N18
cycloneive_lcell_comb \d0|sr2mux|f[11]~27 (
// Equation(s):
// \d0|sr2mux|f[11]~27_combout  = (!\state_controller|Selector23~0_combout  & ((\d0|irunit|data [2] & ((\d0|regfileunit|data~225_combout ))) # (!\d0|irunit|data [2] & (\d0|regfileunit|data~227_combout ))))

	.dataa(\state_controller|Selector23~0_combout ),
	.datab(\d0|irunit|data [2]),
	.datac(\d0|regfileunit|data~227_combout ),
	.datad(\d0|regfileunit|data~225_combout ),
	.cin(gnd),
	.combout(\d0|sr2mux|f[11]~27_combout ),
	.cout());
// synopsys translate_off
defparam \d0|sr2mux|f[11]~27 .lut_mask = 16'h5410;
defparam \d0|sr2mux|f[11]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y37_N20
cycloneive_lcell_comb \d0|sr2mux|f[11]~28 (
// Equation(s):
// \d0|sr2mux|f[11]~28_combout  = (\d0|sr2mux|f[11]~27_combout ) # ((\d0|irunit|data [4] & \state_controller|Selector23~0_combout ))

	.dataa(gnd),
	.datab(\d0|irunit|data [4]),
	.datac(\state_controller|Selector23~0_combout ),
	.datad(\d0|sr2mux|f[11]~27_combout ),
	.cin(gnd),
	.combout(\d0|sr2mux|f[11]~28_combout ),
	.cout());
// synopsys translate_off
defparam \d0|sr2mux|f[11]~28 .lut_mask = 16'hFFC0;
defparam \d0|sr2mux|f[11]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y37_N22
cycloneive_lcell_comb \d0|ArithmeticLogicUnit|Add0~22 (
// Equation(s):
// \d0|ArithmeticLogicUnit|Add0~22_combout  = (\d0|sr2mux|f[11]~28_combout  & ((\d0|regfileunit|data~223_combout  & (\d0|ArithmeticLogicUnit|Add0~21  & VCC)) # (!\d0|regfileunit|data~223_combout  & (!\d0|ArithmeticLogicUnit|Add0~21 )))) # 
// (!\d0|sr2mux|f[11]~28_combout  & ((\d0|regfileunit|data~223_combout  & (!\d0|ArithmeticLogicUnit|Add0~21 )) # (!\d0|regfileunit|data~223_combout  & ((\d0|ArithmeticLogicUnit|Add0~21 ) # (GND)))))
// \d0|ArithmeticLogicUnit|Add0~23  = CARRY((\d0|sr2mux|f[11]~28_combout  & (!\d0|regfileunit|data~223_combout  & !\d0|ArithmeticLogicUnit|Add0~21 )) # (!\d0|sr2mux|f[11]~28_combout  & ((!\d0|ArithmeticLogicUnit|Add0~21 ) # (!\d0|regfileunit|data~223_combout 
// ))))

	.dataa(\d0|sr2mux|f[11]~28_combout ),
	.datab(\d0|regfileunit|data~223_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ArithmeticLogicUnit|Add0~21 ),
	.combout(\d0|ArithmeticLogicUnit|Add0~22_combout ),
	.cout(\d0|ArithmeticLogicUnit|Add0~23 ));
// synopsys translate_off
defparam \d0|ArithmeticLogicUnit|Add0~22 .lut_mask = 16'h9617;
defparam \d0|ArithmeticLogicUnit|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y37_N24
cycloneive_lcell_comb \d0|ArithmeticLogicUnit|Add0~24 (
// Equation(s):
// \d0|ArithmeticLogicUnit|Add0~24_combout  = ((\d0|sr2mux|f[12]~30_combout  $ (\d0|regfileunit|data~232_combout  $ (!\d0|ArithmeticLogicUnit|Add0~23 )))) # (GND)
// \d0|ArithmeticLogicUnit|Add0~25  = CARRY((\d0|sr2mux|f[12]~30_combout  & ((\d0|regfileunit|data~232_combout ) # (!\d0|ArithmeticLogicUnit|Add0~23 ))) # (!\d0|sr2mux|f[12]~30_combout  & (\d0|regfileunit|data~232_combout  & !\d0|ArithmeticLogicUnit|Add0~23 
// )))

	.dataa(\d0|sr2mux|f[12]~30_combout ),
	.datab(\d0|regfileunit|data~232_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ArithmeticLogicUnit|Add0~23 ),
	.combout(\d0|ArithmeticLogicUnit|Add0~24_combout ),
	.cout(\d0|ArithmeticLogicUnit|Add0~25 ));
// synopsys translate_off
defparam \d0|ArithmeticLogicUnit|Add0~24 .lut_mask = 16'h698E;
defparam \d0|ArithmeticLogicUnit|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y37_N26
cycloneive_lcell_comb \d0|ArithmeticLogicUnit|Add0~26 (
// Equation(s):
// \d0|ArithmeticLogicUnit|Add0~26_combout  = (\d0|sr2mux|f[13]~32_combout  & ((\d0|regfileunit|data~241_combout  & (\d0|ArithmeticLogicUnit|Add0~25  & VCC)) # (!\d0|regfileunit|data~241_combout  & (!\d0|ArithmeticLogicUnit|Add0~25 )))) # 
// (!\d0|sr2mux|f[13]~32_combout  & ((\d0|regfileunit|data~241_combout  & (!\d0|ArithmeticLogicUnit|Add0~25 )) # (!\d0|regfileunit|data~241_combout  & ((\d0|ArithmeticLogicUnit|Add0~25 ) # (GND)))))
// \d0|ArithmeticLogicUnit|Add0~27  = CARRY((\d0|sr2mux|f[13]~32_combout  & (!\d0|regfileunit|data~241_combout  & !\d0|ArithmeticLogicUnit|Add0~25 )) # (!\d0|sr2mux|f[13]~32_combout  & ((!\d0|ArithmeticLogicUnit|Add0~25 ) # (!\d0|regfileunit|data~241_combout 
// ))))

	.dataa(\d0|sr2mux|f[13]~32_combout ),
	.datab(\d0|regfileunit|data~241_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ArithmeticLogicUnit|Add0~25 ),
	.combout(\d0|ArithmeticLogicUnit|Add0~26_combout ),
	.cout(\d0|ArithmeticLogicUnit|Add0~27 ));
// synopsys translate_off
defparam \d0|ArithmeticLogicUnit|Add0~26 .lut_mask = 16'h9617;
defparam \d0|ArithmeticLogicUnit|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y37_N28
cycloneive_lcell_comb \d0|ArithmeticLogicUnit|Add0~28 (
// Equation(s):
// \d0|ArithmeticLogicUnit|Add0~28_combout  = ((\d0|regfileunit|data~250_combout  $ (\d0|sr2mux|f[14]~34_combout  $ (!\d0|ArithmeticLogicUnit|Add0~27 )))) # (GND)
// \d0|ArithmeticLogicUnit|Add0~29  = CARRY((\d0|regfileunit|data~250_combout  & ((\d0|sr2mux|f[14]~34_combout ) # (!\d0|ArithmeticLogicUnit|Add0~27 ))) # (!\d0|regfileunit|data~250_combout  & (\d0|sr2mux|f[14]~34_combout  & !\d0|ArithmeticLogicUnit|Add0~27 
// )))

	.dataa(\d0|regfileunit|data~250_combout ),
	.datab(\d0|sr2mux|f[14]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ArithmeticLogicUnit|Add0~27 ),
	.combout(\d0|ArithmeticLogicUnit|Add0~28_combout ),
	.cout(\d0|ArithmeticLogicUnit|Add0~29 ));
// synopsys translate_off
defparam \d0|ArithmeticLogicUnit|Add0~28 .lut_mask = 16'h698E;
defparam \d0|ArithmeticLogicUnit|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y36_N26
cycloneive_lcell_comb \muxforCPU_bus|Mux1~2 (
// Equation(s):
// \muxforCPU_bus|Mux1~2_combout  = (\state_controller|WideOr24~combout  & (((\muxforCPU_bus|Mux1~1_combout )))) # (!\state_controller|WideOr24~combout  & ((\muxforCPU_bus|Mux1~1_combout  & (!\d0|regfileunit|data~250_combout )) # 
// (!\muxforCPU_bus|Mux1~1_combout  & ((\d0|ArithmeticLogicUnit|Add0~28_combout )))))

	.dataa(\state_controller|WideOr24~combout ),
	.datab(\d0|regfileunit|data~250_combout ),
	.datac(\muxforCPU_bus|Mux1~1_combout ),
	.datad(\d0|ArithmeticLogicUnit|Add0~28_combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux1~2 .lut_mask = 16'hB5B0;
defparam \muxforCPU_bus|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y36_N18
cycloneive_lcell_comb \muxforCPU_bus|Mux1~4 (
// Equation(s):
// \muxforCPU_bus|Mux1~4_combout  = (\state_controller|WideOr18~combout  & ((\muxforCPU_bus|Mux1~3_combout  & (\d0|br_adder|f[14]~28_combout )) # (!\muxforCPU_bus|Mux1~3_combout  & ((\muxforCPU_bus|Mux1~2_combout ))))) # (!\state_controller|WideOr18~combout  
// & (\muxforCPU_bus|Mux1~3_combout ))

	.dataa(\state_controller|WideOr18~combout ),
	.datab(\muxforCPU_bus|Mux1~3_combout ),
	.datac(\d0|br_adder|f[14]~28_combout ),
	.datad(\muxforCPU_bus|Mux1~2_combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux1~4 .lut_mask = 16'hE6C4;
defparam \muxforCPU_bus|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y36_N30
cycloneive_lcell_comb \d0|mar|data[14]~feeder (
// Equation(s):
// \d0|mar|data[14]~feeder_combout  = \muxforCPU_bus|Mux1~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\muxforCPU_bus|Mux1~4_combout ),
	.cin(gnd),
	.combout(\d0|mar|data[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|mar|data[14]~feeder .lut_mask = 16'hFF00;
defparam \d0|mar|data[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y36_N31
dffeas \d0|mar|data[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|mar|data[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state_controller|WideOr20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|mar|data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|mar|data[14] .is_wysiwyg = "true";
defparam \d0|mar|data[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y35_N13
dffeas \d0|mar|data[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\state_controller|WideOr20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|mar|data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|mar|data[15] .is_wysiwyg = "true";
defparam \d0|mar|data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y36_N16
cycloneive_lcell_comb \d0|mar|data[12]~feeder (
// Equation(s):
// \d0|mar|data[12]~feeder_combout  = \muxforCPU_bus|Mux3~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\muxforCPU_bus|Mux3~4_combout ),
	.cin(gnd),
	.combout(\d0|mar|data[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|mar|data[12]~feeder .lut_mask = 16'hFF00;
defparam \d0|mar|data[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y36_N17
dffeas \d0|mar|data[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|mar|data[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state_controller|WideOr20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|mar|data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|mar|data[12] .is_wysiwyg = "true";
defparam \d0|mar|data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y35_N12
cycloneive_lcell_comb \memory_subsystem|Equal0~3 (
// Equation(s):
// \memory_subsystem|Equal0~3_combout  = (\d0|mar|data [13] & (\d0|mar|data [14] & (\d0|mar|data [15] & \d0|mar|data [12])))

	.dataa(\d0|mar|data [13]),
	.datab(\d0|mar|data [14]),
	.datac(\d0|mar|data [15]),
	.datad(\d0|mar|data [12]),
	.cin(gnd),
	.combout(\memory_subsystem|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|Equal0~3 .lut_mask = 16'h8000;
defparam \memory_subsystem|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y35_N19
dffeas \d0|mar|data[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux14~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\state_controller|WideOr20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|mar|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|mar|data[1] .is_wysiwyg = "true";
defparam \d0|mar|data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y35_N20
cycloneive_lcell_comb \d0|mar|data[4]~feeder (
// Equation(s):
// \d0|mar|data[4]~feeder_combout  = \muxforCPU_bus|Mux11~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\muxforCPU_bus|Mux11~4_combout ),
	.cin(gnd),
	.combout(\d0|mar|data[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|mar|data[4]~feeder .lut_mask = 16'hFF00;
defparam \d0|mar|data[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y35_N21
dffeas \d0|mar|data[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|mar|data[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state_controller|WideOr20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|mar|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|mar|data[4] .is_wysiwyg = "true";
defparam \d0|mar|data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y35_N22
cycloneive_lcell_comb \d0|mar|data[3]~feeder (
// Equation(s):
// \d0|mar|data[3]~feeder_combout  = \muxforCPU_bus|Mux12~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\muxforCPU_bus|Mux12~4_combout ),
	.cin(gnd),
	.combout(\d0|mar|data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|mar|data[3]~feeder .lut_mask = 16'hFF00;
defparam \d0|mar|data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y35_N23
dffeas \d0|mar|data[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|mar|data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state_controller|WideOr20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|mar|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|mar|data[3] .is_wysiwyg = "true";
defparam \d0|mar|data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y35_N0
cycloneive_lcell_comb \d0|mar|data[2]~feeder (
// Equation(s):
// \d0|mar|data[2]~feeder_combout  = \muxforCPU_bus|Mux13~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\muxforCPU_bus|Mux13~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|mar|data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|mar|data[2]~feeder .lut_mask = 16'hF0F0;
defparam \d0|mar|data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y35_N1
dffeas \d0|mar|data[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|mar|data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state_controller|WideOr20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|mar|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|mar|data[2] .is_wysiwyg = "true";
defparam \d0|mar|data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y35_N24
cycloneive_lcell_comb \memory_subsystem|Equal0~0 (
// Equation(s):
// \memory_subsystem|Equal0~0_combout  = (\d0|mar|data [1] & (\d0|mar|data [4] & (\d0|mar|data [3] & \d0|mar|data [2])))

	.dataa(\d0|mar|data [1]),
	.datab(\d0|mar|data [4]),
	.datac(\d0|mar|data [3]),
	.datad(\d0|mar|data [2]),
	.cin(gnd),
	.combout(\memory_subsystem|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|Equal0~0 .lut_mask = 16'h8000;
defparam \memory_subsystem|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y37_N12
cycloneive_lcell_comb \d0|mar|data[8]~feeder (
// Equation(s):
// \d0|mar|data[8]~feeder_combout  = \muxforCPU_bus|Mux7~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\muxforCPU_bus|Mux7~4_combout ),
	.cin(gnd),
	.combout(\d0|mar|data[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|mar|data[8]~feeder .lut_mask = 16'hFF00;
defparam \d0|mar|data[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y37_N13
dffeas \d0|mar|data[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|mar|data[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state_controller|WideOr20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|mar|data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|mar|data[8] .is_wysiwyg = "true";
defparam \d0|mar|data[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y37_N9
dffeas \d0|mar|data[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\muxforCPU_bus|Mux5~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state_controller|WideOr20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|mar|data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|mar|data[10] .is_wysiwyg = "true";
defparam \d0|mar|data[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y37_N7
dffeas \d0|mar|data[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\muxforCPU_bus|Mux6~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state_controller|WideOr20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|mar|data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|mar|data[9] .is_wysiwyg = "true";
defparam \d0|mar|data[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y35_N15
dffeas \d0|mar|data[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux4~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\state_controller|WideOr20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|mar|data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|mar|data[11] .is_wysiwyg = "true";
defparam \d0|mar|data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y37_N18
cycloneive_lcell_comb \memory_subsystem|Equal0~2 (
// Equation(s):
// \memory_subsystem|Equal0~2_combout  = (\d0|mar|data [8] & (\d0|mar|data [10] & (\d0|mar|data [9] & \d0|mar|data [11])))

	.dataa(\d0|mar|data [8]),
	.datab(\d0|mar|data [10]),
	.datac(\d0|mar|data [9]),
	.datad(\d0|mar|data [11]),
	.cin(gnd),
	.combout(\memory_subsystem|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|Equal0~2 .lut_mask = 16'h8000;
defparam \memory_subsystem|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y35_N11
dffeas \d0|mar|data[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\muxforCPU_bus|Mux8~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state_controller|WideOr20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|mar|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|mar|data[7] .is_wysiwyg = "true";
defparam \d0|mar|data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y35_N14
cycloneive_lcell_comb \d0|mar|data[5]~feeder (
// Equation(s):
// \d0|mar|data[5]~feeder_combout  = \muxforCPU_bus|Mux10~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\muxforCPU_bus|Mux10~4_combout ),
	.cin(gnd),
	.combout(\d0|mar|data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|mar|data[5]~feeder .lut_mask = 16'hFF00;
defparam \d0|mar|data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y35_N15
dffeas \d0|mar|data[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|mar|data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state_controller|WideOr20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|mar|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|mar|data[5] .is_wysiwyg = "true";
defparam \d0|mar|data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y35_N29
dffeas \d0|mar|data[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux9~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\state_controller|WideOr20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|mar|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|mar|data[6] .is_wysiwyg = "true";
defparam \d0|mar|data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y35_N17
dffeas \d0|mar|data[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\muxforCPU_bus|Mux15~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state_controller|WideOr20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|mar|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|mar|data[0] .is_wysiwyg = "true";
defparam \d0|mar|data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y35_N28
cycloneive_lcell_comb \memory_subsystem|Equal0~1 (
// Equation(s):
// \memory_subsystem|Equal0~1_combout  = (\d0|mar|data [7] & (\d0|mar|data [5] & (\d0|mar|data [6] & \d0|mar|data [0])))

	.dataa(\d0|mar|data [7]),
	.datab(\d0|mar|data [5]),
	.datac(\d0|mar|data [6]),
	.datad(\d0|mar|data [0]),
	.cin(gnd),
	.combout(\memory_subsystem|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|Equal0~1 .lut_mask = 16'h8000;
defparam \memory_subsystem|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y35_N2
cycloneive_lcell_comb \memory_subsystem|Equal0~4 (
// Equation(s):
// \memory_subsystem|Equal0~4_combout  = (\memory_subsystem|Equal0~3_combout  & (\memory_subsystem|Equal0~0_combout  & (\memory_subsystem|Equal0~2_combout  & \memory_subsystem|Equal0~1_combout )))

	.dataa(\memory_subsystem|Equal0~3_combout ),
	.datab(\memory_subsystem|Equal0~0_combout ),
	.datac(\memory_subsystem|Equal0~2_combout ),
	.datad(\memory_subsystem|Equal0~1_combout ),
	.cin(gnd),
	.combout(\memory_subsystem|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|Equal0~4 .lut_mask = 16'h8000;
defparam \memory_subsystem|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y16_N16
cycloneive_lcell_comb \d0|mdrmux|f[11]~23 (
// Equation(s):
// \d0|mdrmux|f[11]~23_combout  = (!\d0|mdrmux|f[0]~0_combout  & ((\memory_subsystem|Equal0~4_combout  & (\S[11]~input_o )) # (!\memory_subsystem|Equal0~4_combout  & ((\tr0|b [11])))))

	.dataa(\S[11]~input_o ),
	.datab(\d0|mdrmux|f[0]~0_combout ),
	.datac(\tr0|b [11]),
	.datad(\memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\d0|mdrmux|f[11]~23_combout ),
	.cout());
// synopsys translate_off
defparam \d0|mdrmux|f[11]~23 .lut_mask = 16'h2230;
defparam \d0|mdrmux|f[11]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y32_N22
cycloneive_lcell_comb \d0|mdrmux|f[11]~24 (
// Equation(s):
// \d0|mdrmux|f[11]~24_combout  = (\d0|mdrmux|f[11]~23_combout ) # ((\state_controller|State.S_23~q  & \muxforCPU_bus|Mux4~4_combout ))

	.dataa(\state_controller|State.S_23~q ),
	.datab(gnd),
	.datac(\d0|mdrmux|f[11]~23_combout ),
	.datad(\muxforCPU_bus|Mux4~4_combout ),
	.cin(gnd),
	.combout(\d0|mdrmux|f[11]~24_combout ),
	.cout());
// synopsys translate_off
defparam \d0|mdrmux|f[11]~24 .lut_mask = 16'hFAF0;
defparam \d0|mdrmux|f[11]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y32_N23
dffeas \d0|mdr|data[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|mdrmux|f[11]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state_controller|WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|mdr|data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|mdr|data[11] .is_wysiwyg = "true";
defparam \d0|mdr|data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y35_N14
cycloneive_lcell_comb \muxforCPU_bus|Mux4~1 (
// Equation(s):
// \muxforCPU_bus|Mux4~1_combout  = (\muxforCPU_bus|Mux15~5_combout  & ((\d0|irunit|data [8] & ((!\d0|regfileunit|data~220_combout ))) # (!\d0|irunit|data [8] & (!\d0|regfileunit|data~222_combout ))))

	.dataa(\d0|regfileunit|data~222_combout ),
	.datab(\d0|regfileunit|data~220_combout ),
	.datac(\d0|irunit|data [8]),
	.datad(\muxforCPU_bus|Mux15~5_combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux4~1 .lut_mask = 16'h3500;
defparam \muxforCPU_bus|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y37_N30
cycloneive_lcell_comb \muxforCPU_bus|Mux4~0 (
// Equation(s):
// \muxforCPU_bus|Mux4~0_combout  = (\state_controller|WideOr24~combout  & (\d0|regfileunit|data~223_combout  & ((\d0|sr2mux|f[11]~28_combout ) # (\state_controller|WideOr23~combout ))))

	.dataa(\state_controller|WideOr24~combout ),
	.datab(\d0|sr2mux|f[11]~28_combout ),
	.datac(\state_controller|WideOr23~combout ),
	.datad(\d0|regfileunit|data~223_combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux4~0 .lut_mask = 16'hA800;
defparam \muxforCPU_bus|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y35_N28
cycloneive_lcell_comb \muxforCPU_bus|Mux4~2 (
// Equation(s):
// \muxforCPU_bus|Mux4~2_combout  = (\muxforCPU_bus|Mux4~1_combout ) # ((\muxforCPU_bus|Mux4~0_combout ) # ((\muxforCPU_bus|Mux15~6_combout  & \d0|ArithmeticLogicUnit|Add0~22_combout )))

	.dataa(\muxforCPU_bus|Mux15~6_combout ),
	.datab(\muxforCPU_bus|Mux4~1_combout ),
	.datac(\muxforCPU_bus|Mux4~0_combout ),
	.datad(\d0|ArithmeticLogicUnit|Add0~22_combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux4~2 .lut_mask = 16'hFEFC;
defparam \muxforCPU_bus|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y35_N2
cycloneive_lcell_comb \muxforCPU_bus|Mux4~3 (
// Equation(s):
// \muxforCPU_bus|Mux4~3_combout  = (\state_controller|WideOr18~combout  & (((\state_controller|WideOr19~combout ) # (\muxforCPU_bus|Mux4~2_combout )))) # (!\state_controller|WideOr18~combout  & (\d0|pc|data [11] & (!\state_controller|WideOr19~combout )))

	.dataa(\state_controller|WideOr18~combout ),
	.datab(\d0|pc|data [11]),
	.datac(\state_controller|WideOr19~combout ),
	.datad(\muxforCPU_bus|Mux4~2_combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux4~3 .lut_mask = 16'hAEA4;
defparam \muxforCPU_bus|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y35_N30
cycloneive_lcell_comb \muxforCPU_bus|Mux4~4 (
// Equation(s):
// \muxforCPU_bus|Mux4~4_combout  = (\state_controller|WideOr19~combout  & ((\muxforCPU_bus|Mux4~3_combout  & ((\d0|br_adder|f[11]~22_combout ))) # (!\muxforCPU_bus|Mux4~3_combout  & (\d0|mdr|data [11])))) # (!\state_controller|WideOr19~combout  & 
// (((\muxforCPU_bus|Mux4~3_combout ))))

	.dataa(\d0|mdr|data [11]),
	.datab(\state_controller|WideOr19~combout ),
	.datac(\d0|br_adder|f[11]~22_combout ),
	.datad(\muxforCPU_bus|Mux4~3_combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux4~4 .lut_mask = 16'hF388;
defparam \muxforCPU_bus|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y35_N25
dffeas \d0|irunit|data[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux4~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\state_controller|State.S_35~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|irunit|data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|irunit|data[11] .is_wysiwyg = "true";
defparam \d0|irunit|data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y34_N26
cycloneive_lcell_comb \state_controller|Selector13~0 (
// Equation(s):
// \state_controller|Selector13~0_combout  = (!\d0|irunit|data [11] & \state_controller|State.S_04~q )

	.dataa(gnd),
	.datab(\d0|irunit|data [11]),
	.datac(gnd),
	.datad(\state_controller|State.S_04~q ),
	.cin(gnd),
	.combout(\state_controller|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Selector13~0 .lut_mask = 16'h3300;
defparam \state_controller|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y34_N11
dffeas \state_controller|State.S_20 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\state_controller|Selector13~0_combout ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_20 .is_wysiwyg = "true";
defparam \state_controller|State.S_20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y34_N6
cycloneive_lcell_comb \state_controller|WideOr23 (
// Equation(s):
// \state_controller|WideOr23~combout  = (\state_controller|State.S_20~q ) # ((\state_controller|State.S_23~q ) # ((\state_controller|State.S_12~q ) # (\state_controller|State.S_09~q )))

	.dataa(\state_controller|State.S_20~q ),
	.datab(\state_controller|State.S_23~q ),
	.datac(\state_controller|State.S_12~q ),
	.datad(\state_controller|State.S_09~q ),
	.cin(gnd),
	.combout(\state_controller|WideOr23~combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|WideOr23 .lut_mask = 16'hFFFE;
defparam \state_controller|WideOr23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y34_N8
cycloneive_lcell_comb \muxforCPU_bus|Mux15~6 (
// Equation(s):
// \muxforCPU_bus|Mux15~6_combout  = (!\state_controller|WideOr23~combout  & !\state_controller|WideOr24~combout )

	.dataa(\state_controller|WideOr23~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\state_controller|WideOr24~combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux15~6 .lut_mask = 16'h0055;
defparam \muxforCPU_bus|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y36_N28
cycloneive_lcell_comb \muxforCPU_bus|Mux2~1 (
// Equation(s):
// \muxforCPU_bus|Mux2~1_combout  = (\state_controller|WideOr24~combout  & (\d0|regfileunit|data~241_combout  & ((\state_controller|WideOr23~combout ) # (\d0|sr2mux|f[13]~32_combout ))))

	.dataa(\state_controller|WideOr23~combout ),
	.datab(\state_controller|WideOr24~combout ),
	.datac(\d0|sr2mux|f[13]~32_combout ),
	.datad(\d0|regfileunit|data~241_combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux2~1 .lut_mask = 16'hC800;
defparam \muxforCPU_bus|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y33_N12
cycloneive_lcell_comb \muxforCPU_bus|Mux2~0 (
// Equation(s):
// \muxforCPU_bus|Mux2~0_combout  = (\muxforCPU_bus|Mux15~5_combout  & ((\d0|irunit|data [8] & ((!\d0|regfileunit|data~238_combout ))) # (!\d0|irunit|data [8] & (!\d0|regfileunit|data~240_combout ))))

	.dataa(\d0|regfileunit|data~240_combout ),
	.datab(\d0|irunit|data [8]),
	.datac(\muxforCPU_bus|Mux15~5_combout ),
	.datad(\d0|regfileunit|data~238_combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux2~0 .lut_mask = 16'h10D0;
defparam \muxforCPU_bus|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y36_N22
cycloneive_lcell_comb \muxforCPU_bus|Mux2~2 (
// Equation(s):
// \muxforCPU_bus|Mux2~2_combout  = (\muxforCPU_bus|Mux2~1_combout ) # ((\muxforCPU_bus|Mux2~0_combout ) # ((\muxforCPU_bus|Mux15~6_combout  & \d0|ArithmeticLogicUnit|Add0~26_combout )))

	.dataa(\muxforCPU_bus|Mux15~6_combout ),
	.datab(\muxforCPU_bus|Mux2~1_combout ),
	.datac(\muxforCPU_bus|Mux2~0_combout ),
	.datad(\d0|ArithmeticLogicUnit|Add0~26_combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux2~2 .lut_mask = 16'hFEFC;
defparam \muxforCPU_bus|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \S[13]~input (
	.i(S[13]),
	.ibar(gnd),
	.o(\S[13]~input_o ));
// synopsys translate_off
defparam \S[13]~input .bus_hold = "false";
defparam \S[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N22
cycloneive_io_ibuf \Data[13]~input (
	.i(Data[13]),
	.ibar(gnd),
	.o(\Data[13]~input_o ));
// synopsys translate_off
defparam \Data[13]~input .bus_hold = "false";
defparam \Data[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X90_Y16_N1
dffeas \tr0|b[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|b [13]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|b[13] .is_wysiwyg = "true";
defparam \tr0|b[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y16_N0
cycloneive_lcell_comb \d0|mdrmux|f[13]~27 (
// Equation(s):
// \d0|mdrmux|f[13]~27_combout  = (!\d0|mdrmux|f[0]~0_combout  & ((\memory_subsystem|Equal0~4_combout  & (\S[13]~input_o )) # (!\memory_subsystem|Equal0~4_combout  & ((\tr0|b [13])))))

	.dataa(\S[13]~input_o ),
	.datab(\d0|mdrmux|f[0]~0_combout ),
	.datac(\tr0|b [13]),
	.datad(\memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\d0|mdrmux|f[13]~27_combout ),
	.cout());
// synopsys translate_off
defparam \d0|mdrmux|f[13]~27 .lut_mask = 16'h2230;
defparam \d0|mdrmux|f[13]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y36_N26
cycloneive_lcell_comb \d0|mdrmux|f[13]~28 (
// Equation(s):
// \d0|mdrmux|f[13]~28_combout  = (\d0|mdrmux|f[13]~27_combout ) # ((\state_controller|State.S_23~q  & \muxforCPU_bus|Mux2~4_combout ))

	.dataa(gnd),
	.datab(\state_controller|State.S_23~q ),
	.datac(\muxforCPU_bus|Mux2~4_combout ),
	.datad(\d0|mdrmux|f[13]~27_combout ),
	.cin(gnd),
	.combout(\d0|mdrmux|f[13]~28_combout ),
	.cout());
// synopsys translate_off
defparam \d0|mdrmux|f[13]~28 .lut_mask = 16'hFFC0;
defparam \d0|mdrmux|f[13]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y36_N27
dffeas \d0|mdr|data[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|mdrmux|f[13]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state_controller|WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|mdr|data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|mdr|data[13] .is_wysiwyg = "true";
defparam \d0|mdr|data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y36_N0
cycloneive_lcell_comb \muxforCPU_bus|Mux2~3 (
// Equation(s):
// \muxforCPU_bus|Mux2~3_combout  = (\state_controller|WideOr19~combout  & (((\d0|mdr|data [13]) # (\state_controller|WideOr18~combout )))) # (!\state_controller|WideOr19~combout  & (\d0|pc|data [13] & ((!\state_controller|WideOr18~combout ))))

	.dataa(\state_controller|WideOr19~combout ),
	.datab(\d0|pc|data [13]),
	.datac(\d0|mdr|data [13]),
	.datad(\state_controller|WideOr18~combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux2~3 .lut_mask = 16'hAAE4;
defparam \muxforCPU_bus|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y36_N14
cycloneive_lcell_comb \muxforCPU_bus|Mux2~4 (
// Equation(s):
// \muxforCPU_bus|Mux2~4_combout  = (\muxforCPU_bus|Mux2~3_combout  & (((\d0|br_adder|f[13]~26_combout ) # (!\state_controller|WideOr18~combout )))) # (!\muxforCPU_bus|Mux2~3_combout  & (\muxforCPU_bus|Mux2~2_combout  & ((\state_controller|WideOr18~combout 
// ))))

	.dataa(\muxforCPU_bus|Mux2~2_combout ),
	.datab(\muxforCPU_bus|Mux2~3_combout ),
	.datac(\d0|br_adder|f[13]~26_combout ),
	.datad(\state_controller|WideOr18~combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux2~4 .lut_mask = 16'hE2CC;
defparam \muxforCPU_bus|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y36_N15
dffeas \d0|irunit|data[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\muxforCPU_bus|Mux2~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state_controller|State.S_35~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|irunit|data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|irunit|data[13] .is_wysiwyg = "true";
defparam \d0|irunit|data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y35_N2
cycloneive_lcell_comb \state_controller|Decoder0~3 (
// Equation(s):
// \state_controller|Decoder0~3_combout  = (!\d0|irunit|data [13] & (\d0|irunit|data [12] & (!\d0|irunit|data [15] & !\d0|irunit|data [14])))

	.dataa(\d0|irunit|data [13]),
	.datab(\d0|irunit|data [12]),
	.datac(\d0|irunit|data [15]),
	.datad(\d0|irunit|data [14]),
	.cin(gnd),
	.combout(\state_controller|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Decoder0~3 .lut_mask = 16'h0004;
defparam \state_controller|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y37_N6
cycloneive_lcell_comb \state_controller|Selector6~0 (
// Equation(s):
// \state_controller|Selector6~0_combout  = (\state_controller|Decoder0~3_combout  & \state_controller|State.S_32~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state_controller|Decoder0~3_combout ),
	.datad(\state_controller|State.S_32~q ),
	.cin(gnd),
	.combout(\state_controller|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Selector6~0 .lut_mask = 16'hF000;
defparam \state_controller|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y37_N7
dffeas \state_controller|State.S_01 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_01~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_01 .is_wysiwyg = "true";
defparam \state_controller|State.S_01 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y34_N14
cycloneive_lcell_comb \state_controller|WideOr18~2 (
// Equation(s):
// \state_controller|WideOr18~2_combout  = (!\state_controller|State.S_01~q  & (!\state_controller|State.S_09~q  & (\state_controller|WideOr17~0_combout  & !\state_controller|State.S_05~q )))

	.dataa(\state_controller|State.S_01~q ),
	.datab(\state_controller|State.S_09~q ),
	.datac(\state_controller|WideOr17~0_combout ),
	.datad(\state_controller|State.S_05~q ),
	.cin(gnd),
	.combout(\state_controller|WideOr18~2_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|WideOr18~2 .lut_mask = 16'h0010;
defparam \state_controller|WideOr18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y34_N2
cycloneive_lcell_comb \state_controller|WideOr18 (
// Equation(s):
// \state_controller|WideOr18~combout  = (\state_controller|State.S_06~q ) # ((\state_controller|State.S_23~q ) # ((\state_controller|State.S_07~q ) # (!\state_controller|WideOr18~2_combout )))

	.dataa(\state_controller|State.S_06~q ),
	.datab(\state_controller|State.S_23~q ),
	.datac(\state_controller|State.S_07~q ),
	.datad(\state_controller|WideOr18~2_combout ),
	.cin(gnd),
	.combout(\state_controller|WideOr18~combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|WideOr18 .lut_mask = 16'hFEFF;
defparam \state_controller|WideOr18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y7_N15
cycloneive_io_ibuf \S[12]~input (
	.i(S[12]),
	.ibar(gnd),
	.o(\S[12]~input_o ));
// synopsys translate_off
defparam \S[12]~input .bus_hold = "false";
defparam \S[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N8
cycloneive_io_ibuf \Data[12]~input (
	.i(Data[12]),
	.ibar(gnd),
	.o(\Data[12]~input_o ));
// synopsys translate_off
defparam \Data[12]~input .bus_hold = "false";
defparam \Data[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X90_Y16_N11
dffeas \tr0|b[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|b [12]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|b[12] .is_wysiwyg = "true";
defparam \tr0|b[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y16_N10
cycloneive_lcell_comb \d0|mdrmux|f[12]~25 (
// Equation(s):
// \d0|mdrmux|f[12]~25_combout  = (!\d0|mdrmux|f[0]~0_combout  & ((\memory_subsystem|Equal0~4_combout  & (\S[12]~input_o )) # (!\memory_subsystem|Equal0~4_combout  & ((\tr0|b [12])))))

	.dataa(\S[12]~input_o ),
	.datab(\d0|mdrmux|f[0]~0_combout ),
	.datac(\tr0|b [12]),
	.datad(\memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\d0|mdrmux|f[12]~25_combout ),
	.cout());
// synopsys translate_off
defparam \d0|mdrmux|f[12]~25 .lut_mask = 16'h2230;
defparam \d0|mdrmux|f[12]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y36_N24
cycloneive_lcell_comb \d0|mdrmux|f[12]~26 (
// Equation(s):
// \d0|mdrmux|f[12]~26_combout  = (\d0|mdrmux|f[12]~25_combout ) # ((\muxforCPU_bus|Mux3~4_combout  & \state_controller|State.S_23~q ))

	.dataa(\muxforCPU_bus|Mux3~4_combout ),
	.datab(\state_controller|State.S_23~q ),
	.datac(\d0|mdrmux|f[12]~25_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|mdrmux|f[12]~26_combout ),
	.cout());
// synopsys translate_off
defparam \d0|mdrmux|f[12]~26 .lut_mask = 16'hF8F8;
defparam \d0|mdrmux|f[12]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y36_N25
dffeas \d0|mdr|data[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|mdrmux|f[12]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state_controller|WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|mdr|data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|mdr|data[12] .is_wysiwyg = "true";
defparam \d0|mdr|data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y36_N12
cycloneive_lcell_comb \muxforCPU_bus|Mux3~3 (
// Equation(s):
// \muxforCPU_bus|Mux3~3_combout  = (\state_controller|WideOr19~combout  & ((\state_controller|WideOr18~combout ) # ((\d0|mdr|data [12])))) # (!\state_controller|WideOr19~combout  & (!\state_controller|WideOr18~combout  & (\d0|pc|data [12])))

	.dataa(\state_controller|WideOr19~combout ),
	.datab(\state_controller|WideOr18~combout ),
	.datac(\d0|pc|data [12]),
	.datad(\d0|mdr|data [12]),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux3~3 .lut_mask = 16'hBA98;
defparam \muxforCPU_bus|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y36_N8
cycloneive_lcell_comb \muxforCPU_bus|Mux3~1 (
// Equation(s):
// \muxforCPU_bus|Mux3~1_combout  = (\state_controller|WideOr24~combout  & ((\d0|irunit|data [8] & (\d0|regfileunit|data~229_combout )) # (!\d0|irunit|data [8] & ((\d0|regfileunit|data~231_combout )))))

	.dataa(\d0|regfileunit|data~229_combout ),
	.datab(\state_controller|WideOr24~combout ),
	.datac(\d0|regfileunit|data~231_combout ),
	.datad(\d0|irunit|data [8]),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux3~1 .lut_mask = 16'h88C0;
defparam \muxforCPU_bus|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y36_N10
cycloneive_lcell_comb \muxforCPU_bus|Mux3~0 (
// Equation(s):
// \muxforCPU_bus|Mux3~0_combout  = (!\state_controller|WideOr24~combout  & ((\state_controller|WideOr23~combout  & (!\d0|regfileunit|data~232_combout )) # (!\state_controller|WideOr23~combout  & ((\d0|ArithmeticLogicUnit|Add0~24_combout )))))

	.dataa(\state_controller|WideOr23~combout ),
	.datab(\state_controller|WideOr24~combout ),
	.datac(\d0|regfileunit|data~232_combout ),
	.datad(\d0|ArithmeticLogicUnit|Add0~24_combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux3~0 .lut_mask = 16'h1302;
defparam \muxforCPU_bus|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y36_N2
cycloneive_lcell_comb \muxforCPU_bus|Mux3~2 (
// Equation(s):
// \muxforCPU_bus|Mux3~2_combout  = (\muxforCPU_bus|Mux3~0_combout ) # ((\muxforCPU_bus|Mux3~1_combout  & ((\state_controller|WideOr23~combout ) # (\d0|sr2mux|f[12]~30_combout ))))

	.dataa(\state_controller|WideOr23~combout ),
	.datab(\d0|sr2mux|f[12]~30_combout ),
	.datac(\muxforCPU_bus|Mux3~1_combout ),
	.datad(\muxforCPU_bus|Mux3~0_combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux3~2 .lut_mask = 16'hFFE0;
defparam \muxforCPU_bus|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y36_N30
cycloneive_lcell_comb \muxforCPU_bus|Mux3~4 (
// Equation(s):
// \muxforCPU_bus|Mux3~4_combout  = (\muxforCPU_bus|Mux3~3_combout  & (((\d0|br_adder|f[12]~24_combout )) # (!\state_controller|WideOr18~combout ))) # (!\muxforCPU_bus|Mux3~3_combout  & (\state_controller|WideOr18~combout  & ((\muxforCPU_bus|Mux3~2_combout 
// ))))

	.dataa(\muxforCPU_bus|Mux3~3_combout ),
	.datab(\state_controller|WideOr18~combout ),
	.datac(\d0|br_adder|f[12]~24_combout ),
	.datad(\muxforCPU_bus|Mux3~2_combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux3~4 .lut_mask = 16'hE6A2;
defparam \muxforCPU_bus|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y36_N31
dffeas \d0|irunit|data[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\muxforCPU_bus|Mux3~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state_controller|State.S_35~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|irunit|data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|irunit|data[12] .is_wysiwyg = "true";
defparam \d0|irunit|data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y34_N10
cycloneive_lcell_comb \state_controller|Decoder0~4 (
// Equation(s):
// \state_controller|Decoder0~4_combout  = (!\d0|irunit|data [15] & (!\d0|irunit|data [12] & (\d0|irunit|data [14] & \d0|irunit|data [13])))

	.dataa(\d0|irunit|data [15]),
	.datab(\d0|irunit|data [12]),
	.datac(\d0|irunit|data [14]),
	.datad(\d0|irunit|data [13]),
	.cin(gnd),
	.combout(\state_controller|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Decoder0~4 .lut_mask = 16'h1000;
defparam \state_controller|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y34_N22
cycloneive_lcell_comb \state_controller|Selector15~0 (
// Equation(s):
// \state_controller|Selector15~0_combout  = (\state_controller|Decoder0~4_combout  & \state_controller|State.S_32~q )

	.dataa(\state_controller|Decoder0~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\state_controller|State.S_32~q ),
	.cin(gnd),
	.combout(\state_controller|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Selector15~0 .lut_mask = 16'hAA00;
defparam \state_controller|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y34_N23
dffeas \state_controller|State.S_06 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_06~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_06 .is_wysiwyg = "true";
defparam \state_controller|State.S_06 .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y34_N19
dffeas \state_controller|State.S_25_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\state_controller|State.S_06~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_25_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_25_1 .is_wysiwyg = "true";
defparam \state_controller|State.S_25_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y34_N17
dffeas \state_controller|State.S_25_2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\state_controller|State.S_25_1~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_25_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_25_2 .is_wysiwyg = "true";
defparam \state_controller|State.S_25_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y34_N13
dffeas \state_controller|State.S_27 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\state_controller|State.S_25_2~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_27 .is_wysiwyg = "true";
defparam \state_controller|State.S_27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y34_N28
cycloneive_lcell_comb \state_controller|WideOr19~0 (
// Equation(s):
// \state_controller|WideOr19~0_combout  = (\state_controller|State.S_06~q ) # ((\state_controller|State.S_22~q ) # ((\state_controller|State.S_35~q ) # (\state_controller|State.S_07~q )))

	.dataa(\state_controller|State.S_06~q ),
	.datab(\state_controller|State.S_22~q ),
	.datac(\state_controller|State.S_35~q ),
	.datad(\state_controller|State.S_07~q ),
	.cin(gnd),
	.combout(\state_controller|WideOr19~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|WideOr19~0 .lut_mask = 16'hFFFE;
defparam \state_controller|WideOr19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y34_N18
cycloneive_lcell_comb \state_controller|WideOr19 (
// Equation(s):
// \state_controller|WideOr19~combout  = (\state_controller|State.S_27~q ) # ((\state_controller|State.S_21~q ) # (\state_controller|WideOr19~0_combout ))

	.dataa(\state_controller|State.S_27~q ),
	.datab(\state_controller|State.S_21~q ),
	.datac(gnd),
	.datad(\state_controller|WideOr19~0_combout ),
	.cin(gnd),
	.combout(\state_controller|WideOr19~combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|WideOr19 .lut_mask = 16'hFFEE;
defparam \state_controller|WideOr19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y33_N30
cycloneive_lcell_comb \d0|pc|data[15]~46 (
// Equation(s):
// \d0|pc|data[15]~46_combout  = \d0|pc|data [15] $ (\d0|pc|data[14]~45 )

	.dataa(\d0|pc|data [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\d0|pc|data[14]~45 ),
	.combout(\d0|pc|data[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \d0|pc|data[15]~46 .lut_mask = 16'h5A5A;
defparam \d0|pc|data[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X89_Y33_N31
dffeas \d0|pc|data[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|pc|data[15]~46_combout ),
	.asdata(\muxforCPU_bus|Mux0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_controller|State.Halted~q ),
	.sload(\state_controller|State.S_12~q ),
	.ena(\state_controller|WideOr17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|pc|data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|pc|data[15] .is_wysiwyg = "true";
defparam \d0|pc|data[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \S[15]~input (
	.i(S[15]),
	.ibar(gnd),
	.o(\S[15]~input_o ));
// synopsys translate_off
defparam \S[15]~input .bus_hold = "false";
defparam \S[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N15
cycloneive_io_ibuf \Data[15]~input (
	.i(Data[15]),
	.ibar(gnd),
	.o(\Data[15]~input_o ));
// synopsys translate_off
defparam \Data[15]~input .bus_hold = "false";
defparam \Data[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X90_Y16_N25
dffeas \tr0|b[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|b [15]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|b[15] .is_wysiwyg = "true";
defparam \tr0|b[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y16_N24
cycloneive_lcell_comb \d0|mdrmux|f[15]~31 (
// Equation(s):
// \d0|mdrmux|f[15]~31_combout  = (!\d0|mdrmux|f[0]~0_combout  & ((\memory_subsystem|Equal0~4_combout  & (\S[15]~input_o )) # (!\memory_subsystem|Equal0~4_combout  & ((\tr0|b [15])))))

	.dataa(\S[15]~input_o ),
	.datab(\d0|mdrmux|f[0]~0_combout ),
	.datac(\tr0|b [15]),
	.datad(\memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\d0|mdrmux|f[15]~31_combout ),
	.cout());
// synopsys translate_off
defparam \d0|mdrmux|f[15]~31 .lut_mask = 16'h2230;
defparam \d0|mdrmux|f[15]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y32_N24
cycloneive_lcell_comb \d0|mdrmux|f[15]~32 (
// Equation(s):
// \d0|mdrmux|f[15]~32_combout  = (\d0|mdrmux|f[15]~31_combout ) # ((\state_controller|State.S_23~q  & \muxforCPU_bus|Mux0~4_combout ))

	.dataa(gnd),
	.datab(\state_controller|State.S_23~q ),
	.datac(\d0|mdrmux|f[15]~31_combout ),
	.datad(\muxforCPU_bus|Mux0~4_combout ),
	.cin(gnd),
	.combout(\d0|mdrmux|f[15]~32_combout ),
	.cout());
// synopsys translate_off
defparam \d0|mdrmux|f[15]~32 .lut_mask = 16'hFCF0;
defparam \d0|mdrmux|f[15]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y32_N25
dffeas \d0|mdr|data[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|mdrmux|f[15]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state_controller|WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|mdr|data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|mdr|data[15] .is_wysiwyg = "true";
defparam \d0|mdr|data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y36_N6
cycloneive_lcell_comb \muxforCPU_bus|Mux0~3 (
// Equation(s):
// \muxforCPU_bus|Mux0~3_combout  = (\state_controller|WideOr19~combout  & (((\d0|mdr|data [15]) # (\state_controller|WideOr18~combout )))) # (!\state_controller|WideOr19~combout  & (\d0|pc|data [15] & ((!\state_controller|WideOr18~combout ))))

	.dataa(\state_controller|WideOr19~combout ),
	.datab(\d0|pc|data [15]),
	.datac(\d0|mdr|data [15]),
	.datad(\state_controller|WideOr18~combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux0~3 .lut_mask = 16'hAAE4;
defparam \muxforCPU_bus|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y34_N20
cycloneive_lcell_comb \d0|regfileunit|data~47feeder (
// Equation(s):
// \d0|regfileunit|data~47feeder_combout  = \muxforCPU_bus|Mux0~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\muxforCPU_bus|Mux0~4_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~47feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~47feeder .lut_mask = 16'hFF00;
defparam \d0|regfileunit|data~47feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y34_N21
dffeas \d0|regfileunit|data~47 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|regfileunit|data~47feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|regfileunit|data~270_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~47 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~47 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y34_N26
cycloneive_lcell_comb \d0|regfileunit|data~63feeder (
// Equation(s):
// \d0|regfileunit|data~63feeder_combout  = \muxforCPU_bus|Mux0~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\muxforCPU_bus|Mux0~4_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~63feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~63feeder .lut_mask = 16'hFF00;
defparam \d0|regfileunit|data~63feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y34_N27
dffeas \d0|regfileunit|data~63 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|regfileunit|data~63feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|regfileunit|data~273_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~63 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~63 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y36_N28
cycloneive_lcell_comb \d0|regfileunit|data~31feeder (
// Equation(s):
// \d0|regfileunit|data~31feeder_combout  = \muxforCPU_bus|Mux0~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\muxforCPU_bus|Mux0~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|regfileunit|data~31feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~31feeder .lut_mask = 16'hF0F0;
defparam \d0|regfileunit|data~31feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y36_N29
dffeas \d0|regfileunit|data~31 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|regfileunit|data~31feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|regfileunit|data~271_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~31 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y36_N26
cycloneive_lcell_comb \d0|regfileunit|data~15feeder (
// Equation(s):
// \d0|regfileunit|data~15feeder_combout  = \muxforCPU_bus|Mux0~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\muxforCPU_bus|Mux0~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|regfileunit|data~15feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~15feeder .lut_mask = 16'hF0F0;
defparam \d0|regfileunit|data~15feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y36_N27
dffeas \d0|regfileunit|data~15 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|regfileunit|data~15feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|regfileunit|data~272_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~15 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y34_N20
cycloneive_lcell_comb \d0|regfileunit|data~257 (
// Equation(s):
// \d0|regfileunit|data~257_combout  = (\d0|irunit|data [6] & ((\d0|regfileunit|data~31_q ) # ((\d0|irunit|data [7])))) # (!\d0|irunit|data [6] & (((!\d0|irunit|data [7] & \d0|regfileunit|data~15_q ))))

	.dataa(\d0|regfileunit|data~31_q ),
	.datab(\d0|irunit|data [6]),
	.datac(\d0|irunit|data [7]),
	.datad(\d0|regfileunit|data~15_q ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~257_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~257 .lut_mask = 16'hCBC8;
defparam \d0|regfileunit|data~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y34_N2
cycloneive_lcell_comb \d0|regfileunit|data~258 (
// Equation(s):
// \d0|regfileunit|data~258_combout  = (\d0|irunit|data [7] & ((\d0|regfileunit|data~257_combout  & ((\d0|regfileunit|data~63_q ))) # (!\d0|regfileunit|data~257_combout  & (\d0|regfileunit|data~47_q )))) # (!\d0|irunit|data [7] & 
// (((\d0|regfileunit|data~257_combout ))))

	.dataa(\d0|regfileunit|data~47_q ),
	.datab(\d0|regfileunit|data~63_q ),
	.datac(\d0|irunit|data [7]),
	.datad(\d0|regfileunit|data~257_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~258_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~258 .lut_mask = 16'hCFA0;
defparam \d0|regfileunit|data~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y35_N14
cycloneive_lcell_comb \d0|regfileunit|data~95feeder (
// Equation(s):
// \d0|regfileunit|data~95feeder_combout  = \muxforCPU_bus|Mux0~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\muxforCPU_bus|Mux0~4_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~95feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~95feeder .lut_mask = 16'hFF00;
defparam \d0|regfileunit|data~95feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y35_N15
dffeas \d0|regfileunit|data~95 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|regfileunit|data~95feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|regfileunit|data~265_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~95 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~95 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y36_N30
cycloneive_lcell_comb \d0|regfileunit|data~127feeder (
// Equation(s):
// \d0|regfileunit|data~127feeder_combout  = \muxforCPU_bus|Mux0~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\muxforCPU_bus|Mux0~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|regfileunit|data~127feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~127feeder .lut_mask = 16'hF0F0;
defparam \d0|regfileunit|data~127feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y36_N31
dffeas \d0|regfileunit|data~127 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|regfileunit|data~127feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|regfileunit|data~269_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~127 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~127 .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y36_N9
dffeas \d0|regfileunit|data~79 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~268_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~79 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~79 .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y36_N15
dffeas \d0|regfileunit|data~111 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxforCPU_bus|Mux0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|regfileunit|data~267_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|regfileunit|data~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|regfileunit|data~111 .is_wysiwyg = "true";
defparam \d0|regfileunit|data~111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y36_N14
cycloneive_lcell_comb \d0|regfileunit|data~255 (
// Equation(s):
// \d0|regfileunit|data~255_combout  = (\d0|irunit|data [6] & (((\d0|irunit|data [7])))) # (!\d0|irunit|data [6] & ((\d0|irunit|data [7] & ((\d0|regfileunit|data~111_q ))) # (!\d0|irunit|data [7] & (\d0|regfileunit|data~79_q ))))

	.dataa(\d0|regfileunit|data~79_q ),
	.datab(\d0|irunit|data [6]),
	.datac(\d0|regfileunit|data~111_q ),
	.datad(\d0|irunit|data [7]),
	.cin(gnd),
	.combout(\d0|regfileunit|data~255_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~255 .lut_mask = 16'hFC22;
defparam \d0|regfileunit|data~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y36_N24
cycloneive_lcell_comb \d0|regfileunit|data~256 (
// Equation(s):
// \d0|regfileunit|data~256_combout  = (\d0|irunit|data [6] & ((\d0|regfileunit|data~255_combout  & ((\d0|regfileunit|data~127_q ))) # (!\d0|regfileunit|data~255_combout  & (\d0|regfileunit|data~95_q )))) # (!\d0|irunit|data [6] & 
// (((\d0|regfileunit|data~255_combout ))))

	.dataa(\d0|regfileunit|data~95_q ),
	.datab(\d0|regfileunit|data~127_q ),
	.datac(\d0|irunit|data [6]),
	.datad(\d0|regfileunit|data~255_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~256_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~256 .lut_mask = 16'hCFA0;
defparam \d0|regfileunit|data~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y36_N26
cycloneive_lcell_comb \d0|regfileunit|data~259 (
// Equation(s):
// \d0|regfileunit|data~259_combout  = (\d0|irunit|data [8] & ((\d0|regfileunit|data~256_combout ))) # (!\d0|irunit|data [8] & (\d0|regfileunit|data~258_combout ))

	.dataa(\d0|irunit|data [8]),
	.datab(gnd),
	.datac(\d0|regfileunit|data~258_combout ),
	.datad(\d0|regfileunit|data~256_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~259_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~259 .lut_mask = 16'hFA50;
defparam \d0|regfileunit|data~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y36_N28
cycloneive_lcell_comb \d0|adder1mux|f[15]~45 (
// Equation(s):
// \d0|adder1mux|f[15]~45_combout  = (\state_controller|State.S_06~q  & (((\d0|regfileunit|data~259_combout )))) # (!\state_controller|State.S_06~q  & ((\state_controller|State.S_07~q  & ((\d0|regfileunit|data~259_combout ))) # 
// (!\state_controller|State.S_07~q  & (\d0|pc|data [15]))))

	.dataa(\state_controller|State.S_06~q ),
	.datab(\d0|pc|data [15]),
	.datac(\state_controller|State.S_07~q ),
	.datad(\d0|regfileunit|data~259_combout ),
	.cin(gnd),
	.combout(\d0|adder1mux|f[15]~45_combout ),
	.cout());
// synopsys translate_off
defparam \d0|adder1mux|f[15]~45 .lut_mask = 16'hFE04;
defparam \d0|adder1mux|f[15]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y35_N30
cycloneive_lcell_comb \d0|br_adder|f[15]~30 (
// Equation(s):
// \d0|br_adder|f[15]~30_combout  = \d0|adder2mux|Mux0~0_combout  $ (\d0|br_adder|f[14]~29  $ (\d0|adder1mux|f[15]~45_combout ))

	.dataa(\d0|adder2mux|Mux0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|adder1mux|f[15]~45_combout ),
	.cin(\d0|br_adder|f[14]~29 ),
	.combout(\d0|br_adder|f[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \d0|br_adder|f[15]~30 .lut_mask = 16'hA55A;
defparam \d0|br_adder|f[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X92_Y36_N20
cycloneive_lcell_comb \muxforCPU_bus|Mux0~0 (
// Equation(s):
// \muxforCPU_bus|Mux0~0_combout  = (\muxforCPU_bus|Mux15~5_combout  & ((\d0|irunit|data [8] & (!\d0|regfileunit|data~256_combout )) # (!\d0|irunit|data [8] & ((!\d0|regfileunit|data~258_combout )))))

	.dataa(\d0|irunit|data [8]),
	.datab(\d0|regfileunit|data~256_combout ),
	.datac(\d0|regfileunit|data~258_combout ),
	.datad(\muxforCPU_bus|Mux15~5_combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux0~0 .lut_mask = 16'h2700;
defparam \muxforCPU_bus|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y36_N12
cycloneive_lcell_comb \d0|regfileunit|data~262 (
// Equation(s):
// \d0|regfileunit|data~262_combout  = (\d0|irunit|data [0] & (((\d0|regfileunit|data~31_q ) # (\d0|irunit|data [1])))) # (!\d0|irunit|data [0] & (\d0|regfileunit|data~15_q  & ((!\d0|irunit|data [1]))))

	.dataa(\d0|regfileunit|data~15_q ),
	.datab(\d0|regfileunit|data~31_q ),
	.datac(\d0|irunit|data [0]),
	.datad(\d0|irunit|data [1]),
	.cin(gnd),
	.combout(\d0|regfileunit|data~262_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~262 .lut_mask = 16'hF0CA;
defparam \d0|regfileunit|data~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y36_N30
cycloneive_lcell_comb \d0|regfileunit|data~263 (
// Equation(s):
// \d0|regfileunit|data~263_combout  = (\d0|irunit|data [1] & ((\d0|regfileunit|data~262_combout  & ((\d0|regfileunit|data~63_q ))) # (!\d0|regfileunit|data~262_combout  & (\d0|regfileunit|data~47_q )))) # (!\d0|irunit|data [1] & 
// (((\d0|regfileunit|data~262_combout ))))

	.dataa(\d0|regfileunit|data~47_q ),
	.datab(\d0|irunit|data [1]),
	.datac(\d0|regfileunit|data~63_q ),
	.datad(\d0|regfileunit|data~262_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~263_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~263 .lut_mask = 16'hF388;
defparam \d0|regfileunit|data~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y36_N8
cycloneive_lcell_comb \d0|regfileunit|data~260 (
// Equation(s):
// \d0|regfileunit|data~260_combout  = (\d0|irunit|data [1] & ((\d0|regfileunit|data~111_q ) # ((\d0|irunit|data [0])))) # (!\d0|irunit|data [1] & (((\d0|regfileunit|data~79_q  & !\d0|irunit|data [0]))))

	.dataa(\d0|irunit|data [1]),
	.datab(\d0|regfileunit|data~111_q ),
	.datac(\d0|regfileunit|data~79_q ),
	.datad(\d0|irunit|data [0]),
	.cin(gnd),
	.combout(\d0|regfileunit|data~260_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~260 .lut_mask = 16'hAAD8;
defparam \d0|regfileunit|data~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y35_N16
cycloneive_lcell_comb \d0|regfileunit|data~261 (
// Equation(s):
// \d0|regfileunit|data~261_combout  = (\d0|irunit|data [0] & ((\d0|regfileunit|data~260_combout  & ((\d0|regfileunit|data~127_q ))) # (!\d0|regfileunit|data~260_combout  & (\d0|regfileunit|data~95_q )))) # (!\d0|irunit|data [0] & 
// (((\d0|regfileunit|data~260_combout ))))

	.dataa(\d0|irunit|data [0]),
	.datab(\d0|regfileunit|data~95_q ),
	.datac(\d0|regfileunit|data~127_q ),
	.datad(\d0|regfileunit|data~260_combout ),
	.cin(gnd),
	.combout(\d0|regfileunit|data~261_combout ),
	.cout());
// synopsys translate_off
defparam \d0|regfileunit|data~261 .lut_mask = 16'hF588;
defparam \d0|regfileunit|data~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y35_N18
cycloneive_lcell_comb \d0|sr2mux|f[15]~35 (
// Equation(s):
// \d0|sr2mux|f[15]~35_combout  = (!\state_controller|Selector23~0_combout  & ((\d0|irunit|data [2] & ((\d0|regfileunit|data~261_combout ))) # (!\d0|irunit|data [2] & (\d0|regfileunit|data~263_combout ))))

	.dataa(\d0|irunit|data [2]),
	.datab(\state_controller|Selector23~0_combout ),
	.datac(\d0|regfileunit|data~263_combout ),
	.datad(\d0|regfileunit|data~261_combout ),
	.cin(gnd),
	.combout(\d0|sr2mux|f[15]~35_combout ),
	.cout());
// synopsys translate_off
defparam \d0|sr2mux|f[15]~35 .lut_mask = 16'h3210;
defparam \d0|sr2mux|f[15]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y35_N12
cycloneive_lcell_comb \d0|sr2mux|f[15]~36 (
// Equation(s):
// \d0|sr2mux|f[15]~36_combout  = (\d0|sr2mux|f[15]~35_combout ) # ((\state_controller|Selector23~0_combout  & \d0|irunit|data [4]))

	.dataa(\state_controller|Selector23~0_combout ),
	.datab(gnd),
	.datac(\d0|irunit|data [4]),
	.datad(\d0|sr2mux|f[15]~35_combout ),
	.cin(gnd),
	.combout(\d0|sr2mux|f[15]~36_combout ),
	.cout());
// synopsys translate_off
defparam \d0|sr2mux|f[15]~36 .lut_mask = 16'hFFA0;
defparam \d0|sr2mux|f[15]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y36_N30
cycloneive_lcell_comb \muxforCPU_bus|Mux0~1 (
// Equation(s):
// \muxforCPU_bus|Mux0~1_combout  = (\state_controller|WideOr24~combout  & (\d0|regfileunit|data~259_combout  & ((\state_controller|WideOr23~combout ) # (\d0|sr2mux|f[15]~36_combout ))))

	.dataa(\state_controller|WideOr24~combout ),
	.datab(\state_controller|WideOr23~combout ),
	.datac(\d0|sr2mux|f[15]~36_combout ),
	.datad(\d0|regfileunit|data~259_combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux0~1 .lut_mask = 16'hA800;
defparam \muxforCPU_bus|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y37_N30
cycloneive_lcell_comb \d0|ArithmeticLogicUnit|Add0~30 (
// Equation(s):
// \d0|ArithmeticLogicUnit|Add0~30_combout  = \d0|regfileunit|data~259_combout  $ (\d0|ArithmeticLogicUnit|Add0~29  $ (\d0|sr2mux|f[15]~36_combout ))

	.dataa(gnd),
	.datab(\d0|regfileunit|data~259_combout ),
	.datac(gnd),
	.datad(\d0|sr2mux|f[15]~36_combout ),
	.cin(\d0|ArithmeticLogicUnit|Add0~29 ),
	.combout(\d0|ArithmeticLogicUnit|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ArithmeticLogicUnit|Add0~30 .lut_mask = 16'hC33C;
defparam \d0|ArithmeticLogicUnit|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X92_Y36_N16
cycloneive_lcell_comb \muxforCPU_bus|Mux0~2 (
// Equation(s):
// \muxforCPU_bus|Mux0~2_combout  = (\muxforCPU_bus|Mux0~0_combout ) # ((\muxforCPU_bus|Mux0~1_combout ) # ((\muxforCPU_bus|Mux15~6_combout  & \d0|ArithmeticLogicUnit|Add0~30_combout )))

	.dataa(\muxforCPU_bus|Mux15~6_combout ),
	.datab(\muxforCPU_bus|Mux0~0_combout ),
	.datac(\muxforCPU_bus|Mux0~1_combout ),
	.datad(\d0|ArithmeticLogicUnit|Add0~30_combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux0~2 .lut_mask = 16'hFEFC;
defparam \muxforCPU_bus|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y36_N4
cycloneive_lcell_comb \muxforCPU_bus|Mux0~4 (
// Equation(s):
// \muxforCPU_bus|Mux0~4_combout  = (\muxforCPU_bus|Mux0~3_combout  & (((\d0|br_adder|f[15]~30_combout )) # (!\state_controller|WideOr18~combout ))) # (!\muxforCPU_bus|Mux0~3_combout  & (\state_controller|WideOr18~combout  & ((\muxforCPU_bus|Mux0~2_combout 
// ))))

	.dataa(\muxforCPU_bus|Mux0~3_combout ),
	.datab(\state_controller|WideOr18~combout ),
	.datac(\d0|br_adder|f[15]~30_combout ),
	.datad(\muxforCPU_bus|Mux0~2_combout ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux0~4 .lut_mask = 16'hE6A2;
defparam \muxforCPU_bus|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y36_N22
cycloneive_lcell_comb \d0|irunit|data[15]~feeder (
// Equation(s):
// \d0|irunit|data[15]~feeder_combout  = \muxforCPU_bus|Mux0~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\muxforCPU_bus|Mux0~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|irunit|data[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|irunit|data[15]~feeder .lut_mask = 16'hF0F0;
defparam \d0|irunit|data[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y36_N23
dffeas \d0|irunit|data[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|irunit|data[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state_controller|State.S_35~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|irunit|data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|irunit|data[15] .is_wysiwyg = "true";
defparam \d0|irunit|data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y34_N30
cycloneive_lcell_comb \state_controller|WideOr0~0 (
// Equation(s):
// \state_controller|WideOr0~0_combout  = (\d0|irunit|data [15] & ((\d0|irunit|data [13]) # ((!\d0|irunit|data [12] & !\d0|irunit|data [14])))) # (!\d0|irunit|data [15] & (((!\d0|irunit|data [14] & \d0|irunit|data [13]))))

	.dataa(\d0|irunit|data [15]),
	.datab(\d0|irunit|data [12]),
	.datac(\d0|irunit|data [14]),
	.datad(\d0|irunit|data [13]),
	.cin(gnd),
	.combout(\state_controller|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|WideOr0~0 .lut_mask = 16'hAF02;
defparam \state_controller|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y34_N12
cycloneive_lcell_comb \state_controller|Selector1~1 (
// Equation(s):
// \state_controller|Selector1~1_combout  = (\Run~input_o  & (((\state_controller|WideOr0~0_combout  & \state_controller|State.S_32~q )))) # (!\Run~input_o  & (((\state_controller|WideOr0~0_combout  & \state_controller|State.S_32~q )) # 
// (!\state_controller|State.Halted~q )))

	.dataa(\Run~input_o ),
	.datab(\state_controller|State.Halted~q ),
	.datac(\state_controller|WideOr0~0_combout ),
	.datad(\state_controller|State.S_32~q ),
	.cin(gnd),
	.combout(\state_controller|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Selector1~1 .lut_mask = 16'hF111;
defparam \state_controller|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y34_N20
cycloneive_lcell_comb \state_controller|Selector1~0 (
// Equation(s):
// \state_controller|Selector1~0_combout  = (\state_controller|State.S_00~q  & (!\d0|nzpcomparator|f~0_combout  & ((!\d0|cc|data [0]) # (!\d0|irunit|data [9]))))

	.dataa(\d0|irunit|data [9]),
	.datab(\state_controller|State.S_00~q ),
	.datac(\d0|nzpcomparator|f~0_combout ),
	.datad(\d0|cc|data [0]),
	.cin(gnd),
	.combout(\state_controller|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Selector1~0 .lut_mask = 16'h040C;
defparam \state_controller|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y34_N16
cycloneive_lcell_comb \state_controller|Selector1~2 (
// Equation(s):
// \state_controller|Selector1~2_combout  = (\state_controller|State.S_27~q ) # (\state_controller|State.S_16_2~q )

	.dataa(gnd),
	.datab(\state_controller|State.S_27~q ),
	.datac(gnd),
	.datad(\state_controller|State.S_16_2~q ),
	.cin(gnd),
	.combout(\state_controller|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Selector1~2 .lut_mask = 16'hFFCC;
defparam \state_controller|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y34_N4
cycloneive_lcell_comb \state_controller|Selector1~3 (
// Equation(s):
// \state_controller|Selector1~3_combout  = (\state_controller|Selector1~1_combout ) # ((\state_controller|Selector1~0_combout ) # ((\state_controller|Selector1~2_combout ) # (!\state_controller|WideOr18~2_combout )))

	.dataa(\state_controller|Selector1~1_combout ),
	.datab(\state_controller|Selector1~0_combout ),
	.datac(\state_controller|Selector1~2_combout ),
	.datad(\state_controller|WideOr18~2_combout ),
	.cin(gnd),
	.combout(\state_controller|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Selector1~3 .lut_mask = 16'hFEFF;
defparam \state_controller|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y34_N5
dffeas \state_controller|State.S_18 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|Selector1~3_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_18 .is_wysiwyg = "true";
defparam \state_controller|State.S_18 .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y34_N27
dffeas \state_controller|State.S_33_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\state_controller|State.S_18~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_33_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_33_1 .is_wysiwyg = "true";
defparam \state_controller|State.S_33_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y34_N31
dffeas \state_controller|State.S_33_2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\state_controller|State.S_33_1~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_33_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_33_2 .is_wysiwyg = "true";
defparam \state_controller|State.S_33_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y34_N29
dffeas \state_controller|State.S_35 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\state_controller|State.S_33_2~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_35~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_35 .is_wysiwyg = "true";
defparam \state_controller|State.S_35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y34_N22
cycloneive_lcell_comb \state_controller|Decoder0~8 (
// Equation(s):
// \state_controller|Decoder0~8_combout  = (\d0|irunit|data [15] & (\d0|irunit|data [12] & (\d0|irunit|data [14] & !\d0|irunit|data [13])))

	.dataa(\d0|irunit|data [15]),
	.datab(\d0|irunit|data [12]),
	.datac(\d0|irunit|data [14]),
	.datad(\d0|irunit|data [13]),
	.cin(gnd),
	.combout(\state_controller|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Decoder0~8 .lut_mask = 16'h0080;
defparam \state_controller|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \Continue~input (
	.i(\Continue ),
	.ibar(gnd),
	.o(\Continue~input_o ));
// synopsys translate_off
defparam \Continue~input .bus_hold = "false";
defparam \Continue~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X87_Y34_N20
cycloneive_lcell_comb \state_controller|Selector0~0 (
// Equation(s):
// \state_controller|Selector0~0_combout  = (\state_controller|State.Pause~q  & \Continue~input_o )

	.dataa(gnd),
	.datab(\state_controller|State.Pause~q ),
	.datac(gnd),
	.datad(\Continue~input_o ),
	.cin(gnd),
	.combout(\state_controller|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Selector0~0 .lut_mask = 16'hCC00;
defparam \state_controller|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y34_N18
cycloneive_lcell_comb \state_controller|Selector0~1 (
// Equation(s):
// \state_controller|Selector0~1_combout  = (\state_controller|State.S_35~q ) # ((\state_controller|Selector0~0_combout ) # ((\state_controller|State.S_32~q  & \state_controller|Decoder0~8_combout )))

	.dataa(\state_controller|State.S_35~q ),
	.datab(\state_controller|State.S_32~q ),
	.datac(\state_controller|Decoder0~8_combout ),
	.datad(\state_controller|Selector0~0_combout ),
	.cin(gnd),
	.combout(\state_controller|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Selector0~1 .lut_mask = 16'hFFEA;
defparam \state_controller|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y34_N19
dffeas \state_controller|State.Pause (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.Pause~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.Pause .is_wysiwyg = "true";
defparam \state_controller|State.Pause .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y34_N2
cycloneive_lcell_comb \state_controller|Selector5~0 (
// Equation(s):
// \state_controller|Selector5~0_combout  = (\state_controller|State.Pause~q  & !\Continue~input_o )

	.dataa(gnd),
	.datab(\state_controller|State.Pause~q ),
	.datac(gnd),
	.datad(\Continue~input_o ),
	.cin(gnd),
	.combout(\state_controller|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Selector5~0 .lut_mask = 16'h00CC;
defparam \state_controller|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y34_N3
dffeas \state_controller|State.S_32 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_32 .is_wysiwyg = "true";
defparam \state_controller|State.S_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y35_N24
cycloneive_lcell_comb \state_controller|Decoder0~5 (
// Equation(s):
// \state_controller|Decoder0~5_combout  = (\d0|irunit|data [13] & (\d0|irunit|data [12] & (!\d0|irunit|data [15] & \d0|irunit|data [14])))

	.dataa(\d0|irunit|data [13]),
	.datab(\d0|irunit|data [12]),
	.datac(\d0|irunit|data [15]),
	.datad(\d0|irunit|data [14]),
	.cin(gnd),
	.combout(\state_controller|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Decoder0~5 .lut_mask = 16'h0800;
defparam \state_controller|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y38_N8
cycloneive_lcell_comb \state_controller|Selector19~0 (
// Equation(s):
// \state_controller|Selector19~0_combout  = (\state_controller|State.S_32~q  & \state_controller|Decoder0~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state_controller|State.S_32~q ),
	.datad(\state_controller|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\state_controller|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Selector19~0 .lut_mask = 16'hF000;
defparam \state_controller|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y38_N9
dffeas \state_controller|State.S_07 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_07~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_07 .is_wysiwyg = "true";
defparam \state_controller|State.S_07 .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y34_N9
dffeas \state_controller|State.S_23 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\state_controller|State.S_07~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_23 .is_wysiwyg = "true";
defparam \state_controller|State.S_23 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \S[0]~input (
	.i(S[0]),
	.ibar(gnd),
	.o(\S[0]~input_o ));
// synopsys translate_off
defparam \S[0]~input .bus_hold = "false";
defparam \S[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N8
cycloneive_io_ibuf \Data[0]~input (
	.i(Data[0]),
	.ibar(gnd),
	.o(\Data[0]~input_o ));
// synopsys translate_off
defparam \Data[0]~input .bus_hold = "false";
defparam \Data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X90_Y16_N13
dffeas \tr0|b[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|b[0] .is_wysiwyg = "true";
defparam \tr0|b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y16_N12
cycloneive_lcell_comb \d0|mdrmux|f[0]~1 (
// Equation(s):
// \d0|mdrmux|f[0]~1_combout  = (!\d0|mdrmux|f[0]~0_combout  & ((\memory_subsystem|Equal0~4_combout  & (\S[0]~input_o )) # (!\memory_subsystem|Equal0~4_combout  & ((\tr0|b [0])))))

	.dataa(\memory_subsystem|Equal0~4_combout ),
	.datab(\S[0]~input_o ),
	.datac(\tr0|b [0]),
	.datad(\d0|mdrmux|f[0]~0_combout ),
	.cin(gnd),
	.combout(\d0|mdrmux|f[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|mdrmux|f[0]~1 .lut_mask = 16'h00D8;
defparam \d0|mdrmux|f[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y32_N0
cycloneive_lcell_comb \d0|mdrmux|f[0]~2 (
// Equation(s):
// \d0|mdrmux|f[0]~2_combout  = (\d0|mdrmux|f[0]~1_combout ) # ((\state_controller|State.S_23~q  & \muxforCPU_bus|Mux15~9_combout ))

	.dataa(\state_controller|State.S_23~q ),
	.datab(gnd),
	.datac(\muxforCPU_bus|Mux15~9_combout ),
	.datad(\d0|mdrmux|f[0]~1_combout ),
	.cin(gnd),
	.combout(\d0|mdrmux|f[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|mdrmux|f[0]~2 .lut_mask = 16'hFFA0;
defparam \d0|mdrmux|f[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y32_N1
dffeas \d0|mdr|data[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|mdrmux|f[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state_controller|WideOr22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|mdr|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|mdr|data[0] .is_wysiwyg = "true";
defparam \d0|mdr|data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y32_N20
cycloneive_lcell_comb \memory_subsystem|Data_Mem_Out[0]~0 (
// Equation(s):
// \memory_subsystem|Data_Mem_Out[0]~0_combout  = (\d0|mdr|data [0] & ((\state_controller|State.S_16_1~q ) # (\state_controller|State.S_16_2~q )))

	.dataa(\d0|mdr|data [0]),
	.datab(\state_controller|State.S_16_1~q ),
	.datac(gnd),
	.datad(\state_controller|State.S_16_2~q ),
	.cin(gnd),
	.combout(\memory_subsystem|Data_Mem_Out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|Data_Mem_Out[0]~0 .lut_mask = 16'hAA88;
defparam \memory_subsystem|Data_Mem_Out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y32_N21
dffeas \tr0|a[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\memory_subsystem|Data_Mem_Out[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|a[0] .is_wysiwyg = "true";
defparam \tr0|a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y21_N22
cycloneive_lcell_comb \state_controller|Mem_WE~0 (
// Equation(s):
// \state_controller|Mem_WE~0_combout  = (\state_controller|State.S_16_1~q ) # (\state_controller|State.S_16_2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state_controller|State.S_16_1~q ),
	.datad(\state_controller|State.S_16_2~q ),
	.cin(gnd),
	.combout(\state_controller|Mem_WE~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Mem_WE~0 .lut_mask = 16'hFFF0;
defparam \state_controller|Mem_WE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y32_N10
cycloneive_lcell_comb \memory_subsystem|Data_Mem_Out[1]~1 (
// Equation(s):
// \memory_subsystem|Data_Mem_Out[1]~1_combout  = (\d0|mdr|data [1] & ((\state_controller|State.S_16_2~q ) # (\state_controller|State.S_16_1~q )))

	.dataa(gnd),
	.datab(\state_controller|State.S_16_2~q ),
	.datac(\d0|mdr|data [1]),
	.datad(\state_controller|State.S_16_1~q ),
	.cin(gnd),
	.combout(\memory_subsystem|Data_Mem_Out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|Data_Mem_Out[1]~1 .lut_mask = 16'hF0C0;
defparam \memory_subsystem|Data_Mem_Out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y32_N11
dffeas \tr0|a[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\memory_subsystem|Data_Mem_Out[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|a[1] .is_wysiwyg = "true";
defparam \tr0|a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y32_N24
cycloneive_lcell_comb \memory_subsystem|Data_Mem_Out[2]~2 (
// Equation(s):
// \memory_subsystem|Data_Mem_Out[2]~2_combout  = (\d0|mdr|data [2] & ((\state_controller|State.S_16_1~q ) # (\state_controller|State.S_16_2~q )))

	.dataa(\d0|mdr|data [2]),
	.datab(\state_controller|State.S_16_1~q ),
	.datac(gnd),
	.datad(\state_controller|State.S_16_2~q ),
	.cin(gnd),
	.combout(\memory_subsystem|Data_Mem_Out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|Data_Mem_Out[2]~2 .lut_mask = 16'hAA88;
defparam \memory_subsystem|Data_Mem_Out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y32_N25
dffeas \tr0|a[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\memory_subsystem|Data_Mem_Out[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|a[2] .is_wysiwyg = "true";
defparam \tr0|a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y32_N26
cycloneive_lcell_comb \memory_subsystem|Data_Mem_Out[3]~3 (
// Equation(s):
// \memory_subsystem|Data_Mem_Out[3]~3_combout  = (\d0|mdr|data [3] & ((\state_controller|State.S_16_1~q ) # (\state_controller|State.S_16_2~q )))

	.dataa(\d0|mdr|data [3]),
	.datab(\state_controller|State.S_16_1~q ),
	.datac(gnd),
	.datad(\state_controller|State.S_16_2~q ),
	.cin(gnd),
	.combout(\memory_subsystem|Data_Mem_Out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|Data_Mem_Out[3]~3 .lut_mask = 16'hAA88;
defparam \memory_subsystem|Data_Mem_Out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y32_N27
dffeas \tr0|a[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\memory_subsystem|Data_Mem_Out[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|a[3] .is_wysiwyg = "true";
defparam \tr0|a[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y21_N20
cycloneive_lcell_comb \memory_subsystem|Data_Mem_Out[4]~4 (
// Equation(s):
// \memory_subsystem|Data_Mem_Out[4]~4_combout  = (\d0|mdr|data [4] & ((\state_controller|State.S_16_1~q ) # (\state_controller|State.S_16_2~q )))

	.dataa(gnd),
	.datab(\state_controller|State.S_16_1~q ),
	.datac(\state_controller|State.S_16_2~q ),
	.datad(\d0|mdr|data [4]),
	.cin(gnd),
	.combout(\memory_subsystem|Data_Mem_Out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|Data_Mem_Out[4]~4 .lut_mask = 16'hFC00;
defparam \memory_subsystem|Data_Mem_Out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y21_N21
dffeas \tr0|a[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\memory_subsystem|Data_Mem_Out[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|a[4] .is_wysiwyg = "true";
defparam \tr0|a[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y21_N2
cycloneive_lcell_comb \memory_subsystem|Data_Mem_Out[5]~5 (
// Equation(s):
// \memory_subsystem|Data_Mem_Out[5]~5_combout  = (\d0|mdr|data [5] & ((\state_controller|State.S_16_1~q ) # (\state_controller|State.S_16_2~q )))

	.dataa(gnd),
	.datab(\state_controller|State.S_16_1~q ),
	.datac(\state_controller|State.S_16_2~q ),
	.datad(\d0|mdr|data [5]),
	.cin(gnd),
	.combout(\memory_subsystem|Data_Mem_Out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|Data_Mem_Out[5]~5 .lut_mask = 16'hFC00;
defparam \memory_subsystem|Data_Mem_Out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y21_N3
dffeas \tr0|a[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\memory_subsystem|Data_Mem_Out[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|a[5] .is_wysiwyg = "true";
defparam \tr0|a[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y21_N4
cycloneive_lcell_comb \memory_subsystem|Data_Mem_Out[6]~6 (
// Equation(s):
// \memory_subsystem|Data_Mem_Out[6]~6_combout  = (\d0|mdr|data [6] & ((\state_controller|State.S_16_1~q ) # (\state_controller|State.S_16_2~q )))

	.dataa(gnd),
	.datab(\state_controller|State.S_16_1~q ),
	.datac(\state_controller|State.S_16_2~q ),
	.datad(\d0|mdr|data [6]),
	.cin(gnd),
	.combout(\memory_subsystem|Data_Mem_Out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|Data_Mem_Out[6]~6 .lut_mask = 16'hFC00;
defparam \memory_subsystem|Data_Mem_Out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y21_N5
dffeas \tr0|a[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\memory_subsystem|Data_Mem_Out[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|a[6] .is_wysiwyg = "true";
defparam \tr0|a[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y21_N30
cycloneive_lcell_comb \memory_subsystem|Data_Mem_Out[7]~7 (
// Equation(s):
// \memory_subsystem|Data_Mem_Out[7]~7_combout  = (\d0|mdr|data [7] & ((\state_controller|State.S_16_1~q ) # (\state_controller|State.S_16_2~q )))

	.dataa(gnd),
	.datab(\state_controller|State.S_16_1~q ),
	.datac(\state_controller|State.S_16_2~q ),
	.datad(\d0|mdr|data [7]),
	.cin(gnd),
	.combout(\memory_subsystem|Data_Mem_Out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|Data_Mem_Out[7]~7 .lut_mask = 16'hFC00;
defparam \memory_subsystem|Data_Mem_Out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y21_N31
dffeas \tr0|a[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\memory_subsystem|Data_Mem_Out[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|a[7] .is_wysiwyg = "true";
defparam \tr0|a[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y21_N8
cycloneive_lcell_comb \memory_subsystem|Data_Mem_Out[8]~8 (
// Equation(s):
// \memory_subsystem|Data_Mem_Out[8]~8_combout  = (\d0|mdr|data [8] & ((\state_controller|State.S_16_2~q ) # (\state_controller|State.S_16_1~q )))

	.dataa(gnd),
	.datab(\state_controller|State.S_16_2~q ),
	.datac(\state_controller|State.S_16_1~q ),
	.datad(\d0|mdr|data [8]),
	.cin(gnd),
	.combout(\memory_subsystem|Data_Mem_Out[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|Data_Mem_Out[8]~8 .lut_mask = 16'hFC00;
defparam \memory_subsystem|Data_Mem_Out[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y21_N9
dffeas \tr0|a[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\memory_subsystem|Data_Mem_Out[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|a[8] .is_wysiwyg = "true";
defparam \tr0|a[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y21_N14
cycloneive_lcell_comb \memory_subsystem|Data_Mem_Out[9]~9 (
// Equation(s):
// \memory_subsystem|Data_Mem_Out[9]~9_combout  = (\d0|mdr|data [9] & ((\state_controller|State.S_16_1~q ) # (\state_controller|State.S_16_2~q )))

	.dataa(gnd),
	.datab(\d0|mdr|data [9]),
	.datac(\state_controller|State.S_16_1~q ),
	.datad(\state_controller|State.S_16_2~q ),
	.cin(gnd),
	.combout(\memory_subsystem|Data_Mem_Out[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|Data_Mem_Out[9]~9 .lut_mask = 16'hCCC0;
defparam \memory_subsystem|Data_Mem_Out[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y21_N15
dffeas \tr0|a[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\memory_subsystem|Data_Mem_Out[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|a[9] .is_wysiwyg = "true";
defparam \tr0|a[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y21_N28
cycloneive_lcell_comb \memory_subsystem|Data_Mem_Out[10]~10 (
// Equation(s):
// \memory_subsystem|Data_Mem_Out[10]~10_combout  = (\d0|mdr|data [10] & ((\state_controller|State.S_16_1~q ) # (\state_controller|State.S_16_2~q )))

	.dataa(gnd),
	.datab(\d0|mdr|data [10]),
	.datac(\state_controller|State.S_16_1~q ),
	.datad(\state_controller|State.S_16_2~q ),
	.cin(gnd),
	.combout(\memory_subsystem|Data_Mem_Out[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|Data_Mem_Out[10]~10 .lut_mask = 16'hCCC0;
defparam \memory_subsystem|Data_Mem_Out[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y21_N29
dffeas \tr0|a[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\memory_subsystem|Data_Mem_Out[10]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|a[10] .is_wysiwyg = "true";
defparam \tr0|a[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y21_N6
cycloneive_lcell_comb \memory_subsystem|Data_Mem_Out[11]~11 (
// Equation(s):
// \memory_subsystem|Data_Mem_Out[11]~11_combout  = (\d0|mdr|data [11] & ((\state_controller|State.S_16_1~q ) # (\state_controller|State.S_16_2~q )))

	.dataa(gnd),
	.datab(\state_controller|State.S_16_1~q ),
	.datac(\state_controller|State.S_16_2~q ),
	.datad(\d0|mdr|data [11]),
	.cin(gnd),
	.combout(\memory_subsystem|Data_Mem_Out[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|Data_Mem_Out[11]~11 .lut_mask = 16'hFC00;
defparam \memory_subsystem|Data_Mem_Out[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y21_N7
dffeas \tr0|a[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\memory_subsystem|Data_Mem_Out[11]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|a[11] .is_wysiwyg = "true";
defparam \tr0|a[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y32_N16
cycloneive_lcell_comb \memory_subsystem|Data_Mem_Out[12]~12 (
// Equation(s):
// \memory_subsystem|Data_Mem_Out[12]~12_combout  = (\d0|mdr|data [12] & ((\state_controller|State.S_16_2~q ) # (\state_controller|State.S_16_1~q )))

	.dataa(gnd),
	.datab(\state_controller|State.S_16_2~q ),
	.datac(\d0|mdr|data [12]),
	.datad(\state_controller|State.S_16_1~q ),
	.cin(gnd),
	.combout(\memory_subsystem|Data_Mem_Out[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|Data_Mem_Out[12]~12 .lut_mask = 16'hF0C0;
defparam \memory_subsystem|Data_Mem_Out[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y32_N17
dffeas \tr0|a[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\memory_subsystem|Data_Mem_Out[12]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|a [12]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|a[12] .is_wysiwyg = "true";
defparam \tr0|a[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y32_N2
cycloneive_lcell_comb \memory_subsystem|Data_Mem_Out[13]~13 (
// Equation(s):
// \memory_subsystem|Data_Mem_Out[13]~13_combout  = (\d0|mdr|data [13] & ((\state_controller|State.S_16_1~q ) # (\state_controller|State.S_16_2~q )))

	.dataa(\d0|mdr|data [13]),
	.datab(\state_controller|State.S_16_1~q ),
	.datac(gnd),
	.datad(\state_controller|State.S_16_2~q ),
	.cin(gnd),
	.combout(\memory_subsystem|Data_Mem_Out[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|Data_Mem_Out[13]~13 .lut_mask = 16'hAA88;
defparam \memory_subsystem|Data_Mem_Out[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y32_N3
dffeas \tr0|a[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\memory_subsystem|Data_Mem_Out[13]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|a [13]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|a[13] .is_wysiwyg = "true";
defparam \tr0|a[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y32_N4
cycloneive_lcell_comb \memory_subsystem|Data_Mem_Out[14]~14 (
// Equation(s):
// \memory_subsystem|Data_Mem_Out[14]~14_combout  = (\d0|mdr|data [14] & ((\state_controller|State.S_16_2~q ) # (\state_controller|State.S_16_1~q )))

	.dataa(\d0|mdr|data [14]),
	.datab(\state_controller|State.S_16_2~q ),
	.datac(gnd),
	.datad(\state_controller|State.S_16_1~q ),
	.cin(gnd),
	.combout(\memory_subsystem|Data_Mem_Out[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|Data_Mem_Out[14]~14 .lut_mask = 16'hAA88;
defparam \memory_subsystem|Data_Mem_Out[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y32_N5
dffeas \tr0|a[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\memory_subsystem|Data_Mem_Out[14]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|a [14]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|a[14] .is_wysiwyg = "true";
defparam \tr0|a[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y32_N10
cycloneive_lcell_comb \memory_subsystem|Data_Mem_Out[15]~15 (
// Equation(s):
// \memory_subsystem|Data_Mem_Out[15]~15_combout  = (\d0|mdr|data [15] & ((\state_controller|State.S_16_2~q ) # (\state_controller|State.S_16_1~q )))

	.dataa(gnd),
	.datab(\state_controller|State.S_16_2~q ),
	.datac(\d0|mdr|data [15]),
	.datad(\state_controller|State.S_16_1~q ),
	.cin(gnd),
	.combout(\memory_subsystem|Data_Mem_Out[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|Data_Mem_Out[15]~15 .lut_mask = 16'hF0C0;
defparam \memory_subsystem|Data_Mem_Out[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y32_N11
dffeas \tr0|a[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\memory_subsystem|Data_Mem_Out[15]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|a [15]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|a[15] .is_wysiwyg = "true";
defparam \tr0|a[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y32_N12
cycloneive_lcell_comb \reg_to_hex0|WideOr6~0 (
// Equation(s):
// \reg_to_hex0|WideOr6~0_combout  = (\d0|mdr|data [3] & (\d0|mdr|data [0] & (\d0|mdr|data [1] $ (\d0|mdr|data [2])))) # (!\d0|mdr|data [3] & (!\d0|mdr|data [1] & (\d0|mdr|data [2] $ (\d0|mdr|data [0]))))

	.dataa(\d0|mdr|data [3]),
	.datab(\d0|mdr|data [1]),
	.datac(\d0|mdr|data [2]),
	.datad(\d0|mdr|data [0]),
	.cin(gnd),
	.combout(\reg_to_hex0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_to_hex0|WideOr6~0 .lut_mask = 16'h2910;
defparam \reg_to_hex0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y32_N20
cycloneive_lcell_comb \reg_to_hex0|WideOr5~0 (
// Equation(s):
// \reg_to_hex0|WideOr5~0_combout  = (\d0|mdr|data [1] & ((\d0|mdr|data [0] & (\d0|mdr|data [3])) # (!\d0|mdr|data [0] & ((\d0|mdr|data [2]))))) # (!\d0|mdr|data [1] & (\d0|mdr|data [2] & (\d0|mdr|data [0] $ (\d0|mdr|data [3]))))

	.dataa(\d0|mdr|data [1]),
	.datab(\d0|mdr|data [0]),
	.datac(\d0|mdr|data [3]),
	.datad(\d0|mdr|data [2]),
	.cin(gnd),
	.combout(\reg_to_hex0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_to_hex0|WideOr5~0 .lut_mask = 16'hB680;
defparam \reg_to_hex0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y32_N22
cycloneive_lcell_comb \reg_to_hex0|WideOr4~0 (
// Equation(s):
// \reg_to_hex0|WideOr4~0_combout  = (\d0|mdr|data [3] & (\d0|mdr|data [2] & ((\d0|mdr|data [1]) # (!\d0|mdr|data [0])))) # (!\d0|mdr|data [3] & (\d0|mdr|data [1] & (!\d0|mdr|data [2] & !\d0|mdr|data [0])))

	.dataa(\d0|mdr|data [3]),
	.datab(\d0|mdr|data [1]),
	.datac(\d0|mdr|data [2]),
	.datad(\d0|mdr|data [0]),
	.cin(gnd),
	.combout(\reg_to_hex0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_to_hex0|WideOr4~0 .lut_mask = 16'h80A4;
defparam \reg_to_hex0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y32_N0
cycloneive_lcell_comb \reg_to_hex0|WideOr3~0 (
// Equation(s):
// \reg_to_hex0|WideOr3~0_combout  = (\d0|mdr|data [1] & ((\d0|mdr|data [2] & ((\d0|mdr|data [0]))) # (!\d0|mdr|data [2] & (\d0|mdr|data [3] & !\d0|mdr|data [0])))) # (!\d0|mdr|data [1] & (!\d0|mdr|data [3] & (\d0|mdr|data [2] $ (\d0|mdr|data [0]))))

	.dataa(\d0|mdr|data [3]),
	.datab(\d0|mdr|data [1]),
	.datac(\d0|mdr|data [2]),
	.datad(\d0|mdr|data [0]),
	.cin(gnd),
	.combout(\reg_to_hex0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_to_hex0|WideOr3~0 .lut_mask = 16'hC118;
defparam \reg_to_hex0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y32_N2
cycloneive_lcell_comb \reg_to_hex0|WideOr2~0 (
// Equation(s):
// \reg_to_hex0|WideOr2~0_combout  = (\d0|mdr|data [1] & (\d0|mdr|data [0] & (!\d0|mdr|data [3]))) # (!\d0|mdr|data [1] & ((\d0|mdr|data [2] & ((!\d0|mdr|data [3]))) # (!\d0|mdr|data [2] & (\d0|mdr|data [0]))))

	.dataa(\d0|mdr|data [1]),
	.datab(\d0|mdr|data [0]),
	.datac(\d0|mdr|data [3]),
	.datad(\d0|mdr|data [2]),
	.cin(gnd),
	.combout(\reg_to_hex0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_to_hex0|WideOr2~0 .lut_mask = 16'h0D4C;
defparam \reg_to_hex0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y32_N28
cycloneive_lcell_comb \reg_to_hex0|WideOr1~0 (
// Equation(s):
// \reg_to_hex0|WideOr1~0_combout  = (\d0|mdr|data [1] & (!\d0|mdr|data [3] & ((\d0|mdr|data [0]) # (!\d0|mdr|data [2])))) # (!\d0|mdr|data [1] & (\d0|mdr|data [0] & (\d0|mdr|data [3] $ (!\d0|mdr|data [2]))))

	.dataa(\d0|mdr|data [1]),
	.datab(\d0|mdr|data [0]),
	.datac(\d0|mdr|data [3]),
	.datad(\d0|mdr|data [2]),
	.cin(gnd),
	.combout(\reg_to_hex0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_to_hex0|WideOr1~0 .lut_mask = 16'h480E;
defparam \reg_to_hex0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y32_N24
cycloneive_lcell_comb \reg_to_hex0|WideOr0~0 (
// Equation(s):
// \reg_to_hex0|WideOr0~0_combout  = (\d0|mdr|data [0] & ((\d0|mdr|data [3]) # (\d0|mdr|data [1] $ (\d0|mdr|data [2])))) # (!\d0|mdr|data [0] & ((\d0|mdr|data [1]) # (\d0|mdr|data [3] $ (\d0|mdr|data [2]))))

	.dataa(\d0|mdr|data [3]),
	.datab(\d0|mdr|data [1]),
	.datac(\d0|mdr|data [0]),
	.datad(\d0|mdr|data [2]),
	.cin(gnd),
	.combout(\reg_to_hex0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_to_hex0|WideOr0~0 .lut_mask = 16'hBDEE;
defparam \reg_to_hex0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y26_N12
cycloneive_lcell_comb \reg_to_hex1|WideOr6~0 (
// Equation(s):
// \reg_to_hex1|WideOr6~0_combout  = (\d0|mdr|data [6] & (!\d0|mdr|data [5] & (\d0|mdr|data [4] $ (!\d0|mdr|data [7])))) # (!\d0|mdr|data [6] & (\d0|mdr|data [4] & (\d0|mdr|data [7] $ (!\d0|mdr|data [5]))))

	.dataa(\d0|mdr|data [4]),
	.datab(\d0|mdr|data [6]),
	.datac(\d0|mdr|data [7]),
	.datad(\d0|mdr|data [5]),
	.cin(gnd),
	.combout(\reg_to_hex1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_to_hex1|WideOr6~0 .lut_mask = 16'h2086;
defparam \reg_to_hex1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y26_N10
cycloneive_lcell_comb \reg_to_hex1|WideOr5~0 (
// Equation(s):
// \reg_to_hex1|WideOr5~0_combout  = (\d0|mdr|data [7] & ((\d0|mdr|data [4] & ((\d0|mdr|data [5]))) # (!\d0|mdr|data [4] & (\d0|mdr|data [6])))) # (!\d0|mdr|data [7] & (\d0|mdr|data [6] & (\d0|mdr|data [4] $ (\d0|mdr|data [5]))))

	.dataa(\d0|mdr|data [4]),
	.datab(\d0|mdr|data [6]),
	.datac(\d0|mdr|data [7]),
	.datad(\d0|mdr|data [5]),
	.cin(gnd),
	.combout(\reg_to_hex1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_to_hex1|WideOr5~0 .lut_mask = 16'hE448;
defparam \reg_to_hex1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y26_N0
cycloneive_lcell_comb \reg_to_hex1|WideOr4~0 (
// Equation(s):
// \reg_to_hex1|WideOr4~0_combout  = (\d0|mdr|data [6] & (\d0|mdr|data [7] & ((\d0|mdr|data [5]) # (!\d0|mdr|data [4])))) # (!\d0|mdr|data [6] & (!\d0|mdr|data [4] & (!\d0|mdr|data [7] & \d0|mdr|data [5])))

	.dataa(\d0|mdr|data [4]),
	.datab(\d0|mdr|data [6]),
	.datac(\d0|mdr|data [7]),
	.datad(\d0|mdr|data [5]),
	.cin(gnd),
	.combout(\reg_to_hex1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_to_hex1|WideOr4~0 .lut_mask = 16'hC140;
defparam \reg_to_hex1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y26_N2
cycloneive_lcell_comb \reg_to_hex1|WideOr3~0 (
// Equation(s):
// \reg_to_hex1|WideOr3~0_combout  = (\d0|mdr|data [5] & ((\d0|mdr|data [4] & (\d0|mdr|data [6])) # (!\d0|mdr|data [4] & (!\d0|mdr|data [6] & \d0|mdr|data [7])))) # (!\d0|mdr|data [5] & (!\d0|mdr|data [7] & (\d0|mdr|data [4] $ (\d0|mdr|data [6]))))

	.dataa(\d0|mdr|data [4]),
	.datab(\d0|mdr|data [6]),
	.datac(\d0|mdr|data [7]),
	.datad(\d0|mdr|data [5]),
	.cin(gnd),
	.combout(\reg_to_hex1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_to_hex1|WideOr3~0 .lut_mask = 16'h9806;
defparam \reg_to_hex1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y26_N28
cycloneive_lcell_comb \reg_to_hex1|WideOr2~0 (
// Equation(s):
// \reg_to_hex1|WideOr2~0_combout  = (\d0|mdr|data [5] & (\d0|mdr|data [4] & ((!\d0|mdr|data [7])))) # (!\d0|mdr|data [5] & ((\d0|mdr|data [6] & ((!\d0|mdr|data [7]))) # (!\d0|mdr|data [6] & (\d0|mdr|data [4]))))

	.dataa(\d0|mdr|data [4]),
	.datab(\d0|mdr|data [6]),
	.datac(\d0|mdr|data [7]),
	.datad(\d0|mdr|data [5]),
	.cin(gnd),
	.combout(\reg_to_hex1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_to_hex1|WideOr2~0 .lut_mask = 16'h0A2E;
defparam \reg_to_hex1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y26_N22
cycloneive_lcell_comb \reg_to_hex1|WideOr1~0 (
// Equation(s):
// \reg_to_hex1|WideOr1~0_combout  = (\d0|mdr|data [4] & (\d0|mdr|data [7] $ (((\d0|mdr|data [5]) # (!\d0|mdr|data [6]))))) # (!\d0|mdr|data [4] & (!\d0|mdr|data [6] & (!\d0|mdr|data [7] & \d0|mdr|data [5])))

	.dataa(\d0|mdr|data [4]),
	.datab(\d0|mdr|data [6]),
	.datac(\d0|mdr|data [7]),
	.datad(\d0|mdr|data [5]),
	.cin(gnd),
	.combout(\reg_to_hex1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_to_hex1|WideOr1~0 .lut_mask = 16'h0B82;
defparam \reg_to_hex1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y26_N16
cycloneive_lcell_comb \reg_to_hex1|WideOr0~0 (
// Equation(s):
// \reg_to_hex1|WideOr0~0_combout  = (\d0|mdr|data [4] & ((\d0|mdr|data [7]) # (\d0|mdr|data [6] $ (\d0|mdr|data [5])))) # (!\d0|mdr|data [4] & ((\d0|mdr|data [5]) # (\d0|mdr|data [6] $ (\d0|mdr|data [7]))))

	.dataa(\d0|mdr|data [4]),
	.datab(\d0|mdr|data [6]),
	.datac(\d0|mdr|data [7]),
	.datad(\d0|mdr|data [5]),
	.cin(gnd),
	.combout(\reg_to_hex1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_to_hex1|WideOr0~0 .lut_mask = 16'hF7BC;
defparam \reg_to_hex1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y21_N12
cycloneive_lcell_comb \reg_to_hex2|WideOr6~0 (
// Equation(s):
// \reg_to_hex2|WideOr6~0_combout  = (\d0|mdr|data [10] & (!\d0|mdr|data [9] & (\d0|mdr|data [8] $ (!\d0|mdr|data [11])))) # (!\d0|mdr|data [10] & (\d0|mdr|data [8] & (\d0|mdr|data [9] $ (!\d0|mdr|data [11]))))

	.dataa(\d0|mdr|data [8]),
	.datab(\d0|mdr|data [9]),
	.datac(\d0|mdr|data [10]),
	.datad(\d0|mdr|data [11]),
	.cin(gnd),
	.combout(\reg_to_hex2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_to_hex2|WideOr6~0 .lut_mask = 16'h2812;
defparam \reg_to_hex2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y21_N18
cycloneive_lcell_comb \reg_to_hex2|WideOr5~0 (
// Equation(s):
// \reg_to_hex2|WideOr5~0_combout  = (\d0|mdr|data [9] & ((\d0|mdr|data [8] & ((\d0|mdr|data [11]))) # (!\d0|mdr|data [8] & (\d0|mdr|data [10])))) # (!\d0|mdr|data [9] & (\d0|mdr|data [10] & (\d0|mdr|data [8] $ (\d0|mdr|data [11]))))

	.dataa(\d0|mdr|data [8]),
	.datab(\d0|mdr|data [9]),
	.datac(\d0|mdr|data [10]),
	.datad(\d0|mdr|data [11]),
	.cin(gnd),
	.combout(\reg_to_hex2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_to_hex2|WideOr5~0 .lut_mask = 16'hD860;
defparam \reg_to_hex2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y21_N24
cycloneive_lcell_comb \reg_to_hex2|WideOr4~0 (
// Equation(s):
// \reg_to_hex2|WideOr4~0_combout  = (\d0|mdr|data [10] & (\d0|mdr|data [11] & ((\d0|mdr|data [9]) # (!\d0|mdr|data [8])))) # (!\d0|mdr|data [10] & (!\d0|mdr|data [8] & (\d0|mdr|data [9] & !\d0|mdr|data [11])))

	.dataa(\d0|mdr|data [8]),
	.datab(\d0|mdr|data [9]),
	.datac(\d0|mdr|data [10]),
	.datad(\d0|mdr|data [11]),
	.cin(gnd),
	.combout(\reg_to_hex2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_to_hex2|WideOr4~0 .lut_mask = 16'hD004;
defparam \reg_to_hex2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y21_N26
cycloneive_lcell_comb \reg_to_hex2|WideOr3~0 (
// Equation(s):
// \reg_to_hex2|WideOr3~0_combout  = (\d0|mdr|data [9] & ((\d0|mdr|data [8] & (\d0|mdr|data [10])) # (!\d0|mdr|data [8] & (!\d0|mdr|data [10] & \d0|mdr|data [11])))) # (!\d0|mdr|data [9] & (!\d0|mdr|data [11] & (\d0|mdr|data [8] $ (\d0|mdr|data [10]))))

	.dataa(\d0|mdr|data [8]),
	.datab(\d0|mdr|data [9]),
	.datac(\d0|mdr|data [10]),
	.datad(\d0|mdr|data [11]),
	.cin(gnd),
	.combout(\reg_to_hex2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_to_hex2|WideOr3~0 .lut_mask = 16'h8492;
defparam \reg_to_hex2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y21_N0
cycloneive_lcell_comb \reg_to_hex2|WideOr2~0 (
// Equation(s):
// \reg_to_hex2|WideOr2~0_combout  = (\d0|mdr|data [9] & (\d0|mdr|data [8] & ((!\d0|mdr|data [11])))) # (!\d0|mdr|data [9] & ((\d0|mdr|data [10] & ((!\d0|mdr|data [11]))) # (!\d0|mdr|data [10] & (\d0|mdr|data [8]))))

	.dataa(\d0|mdr|data [8]),
	.datab(\d0|mdr|data [9]),
	.datac(\d0|mdr|data [10]),
	.datad(\d0|mdr|data [11]),
	.cin(gnd),
	.combout(\reg_to_hex2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_to_hex2|WideOr2~0 .lut_mask = 16'h02BA;
defparam \reg_to_hex2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y21_N10
cycloneive_lcell_comb \reg_to_hex2|WideOr1~0 (
// Equation(s):
// \reg_to_hex2|WideOr1~0_combout  = (\d0|mdr|data [8] & (\d0|mdr|data [11] $ (((\d0|mdr|data [9]) # (!\d0|mdr|data [10]))))) # (!\d0|mdr|data [8] & (\d0|mdr|data [9] & (!\d0|mdr|data [10] & !\d0|mdr|data [11])))

	.dataa(\d0|mdr|data [8]),
	.datab(\d0|mdr|data [9]),
	.datac(\d0|mdr|data [10]),
	.datad(\d0|mdr|data [11]),
	.cin(gnd),
	.combout(\reg_to_hex2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_to_hex2|WideOr1~0 .lut_mask = 16'h208E;
defparam \reg_to_hex2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y21_N16
cycloneive_lcell_comb \reg_to_hex2|WideOr0~0 (
// Equation(s):
// \reg_to_hex2|WideOr0~0_combout  = (\d0|mdr|data [8] & ((\d0|mdr|data [11]) # (\d0|mdr|data [9] $ (\d0|mdr|data [10])))) # (!\d0|mdr|data [8] & ((\d0|mdr|data [9]) # (\d0|mdr|data [10] $ (\d0|mdr|data [11]))))

	.dataa(\d0|mdr|data [8]),
	.datab(\d0|mdr|data [9]),
	.datac(\d0|mdr|data [10]),
	.datad(\d0|mdr|data [11]),
	.cin(gnd),
	.combout(\reg_to_hex2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_to_hex2|WideOr0~0 .lut_mask = 16'hEF7C;
defparam \reg_to_hex2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y32_N14
cycloneive_lcell_comb \reg_to_hex3|WideOr6~0 (
// Equation(s):
// \reg_to_hex3|WideOr6~0_combout  = (\d0|mdr|data [14] & (!\d0|mdr|data [13] & (\d0|mdr|data [15] $ (!\d0|mdr|data [12])))) # (!\d0|mdr|data [14] & (\d0|mdr|data [12] & (\d0|mdr|data [15] $ (!\d0|mdr|data [13]))))

	.dataa(\d0|mdr|data [14]),
	.datab(\d0|mdr|data [15]),
	.datac(\d0|mdr|data [12]),
	.datad(\d0|mdr|data [13]),
	.cin(gnd),
	.combout(\reg_to_hex3|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_to_hex3|WideOr6~0 .lut_mask = 16'h4092;
defparam \reg_to_hex3|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y32_N12
cycloneive_lcell_comb \reg_to_hex3|WideOr5~0 (
// Equation(s):
// \reg_to_hex3|WideOr5~0_combout  = (\d0|mdr|data [15] & ((\d0|mdr|data [12] & ((\d0|mdr|data [13]))) # (!\d0|mdr|data [12] & (\d0|mdr|data [14])))) # (!\d0|mdr|data [15] & (\d0|mdr|data [14] & (\d0|mdr|data [12] $ (\d0|mdr|data [13]))))

	.dataa(\d0|mdr|data [14]),
	.datab(\d0|mdr|data [15]),
	.datac(\d0|mdr|data [12]),
	.datad(\d0|mdr|data [13]),
	.cin(gnd),
	.combout(\reg_to_hex3|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_to_hex3|WideOr5~0 .lut_mask = 16'hCA28;
defparam \reg_to_hex3|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y32_N22
cycloneive_lcell_comb \reg_to_hex3|WideOr4~0 (
// Equation(s):
// \reg_to_hex3|WideOr4~0_combout  = (\d0|mdr|data [14] & (\d0|mdr|data [15] & ((\d0|mdr|data [13]) # (!\d0|mdr|data [12])))) # (!\d0|mdr|data [14] & (!\d0|mdr|data [15] & (!\d0|mdr|data [12] & \d0|mdr|data [13])))

	.dataa(\d0|mdr|data [14]),
	.datab(\d0|mdr|data [15]),
	.datac(\d0|mdr|data [12]),
	.datad(\d0|mdr|data [13]),
	.cin(gnd),
	.combout(\reg_to_hex3|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_to_hex3|WideOr4~0 .lut_mask = 16'h8908;
defparam \reg_to_hex3|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y32_N28
cycloneive_lcell_comb \reg_to_hex3|WideOr3~0 (
// Equation(s):
// \reg_to_hex3|WideOr3~0_combout  = (\d0|mdr|data [13] & ((\d0|mdr|data [14] & ((\d0|mdr|data [12]))) # (!\d0|mdr|data [14] & (\d0|mdr|data [15] & !\d0|mdr|data [12])))) # (!\d0|mdr|data [13] & (!\d0|mdr|data [15] & (\d0|mdr|data [14] $ (\d0|mdr|data 
// [12]))))

	.dataa(\d0|mdr|data [14]),
	.datab(\d0|mdr|data [15]),
	.datac(\d0|mdr|data [12]),
	.datad(\d0|mdr|data [13]),
	.cin(gnd),
	.combout(\reg_to_hex3|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_to_hex3|WideOr3~0 .lut_mask = 16'hA412;
defparam \reg_to_hex3|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y32_N26
cycloneive_lcell_comb \reg_to_hex3|WideOr2~0 (
// Equation(s):
// \reg_to_hex3|WideOr2~0_combout  = (\d0|mdr|data [13] & (((!\d0|mdr|data [15] & \d0|mdr|data [12])))) # (!\d0|mdr|data [13] & ((\d0|mdr|data [14] & (!\d0|mdr|data [15])) # (!\d0|mdr|data [14] & ((\d0|mdr|data [12])))))

	.dataa(\d0|mdr|data [14]),
	.datab(\d0|mdr|data [15]),
	.datac(\d0|mdr|data [12]),
	.datad(\d0|mdr|data [13]),
	.cin(gnd),
	.combout(\reg_to_hex3|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_to_hex3|WideOr2~0 .lut_mask = 16'h3072;
defparam \reg_to_hex3|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y32_N0
cycloneive_lcell_comb \reg_to_hex3|WideOr1~0 (
// Equation(s):
// \reg_to_hex3|WideOr1~0_combout  = (\d0|mdr|data [14] & (\d0|mdr|data [12] & (\d0|mdr|data [15] $ (\d0|mdr|data [13])))) # (!\d0|mdr|data [14] & (!\d0|mdr|data [15] & ((\d0|mdr|data [12]) # (\d0|mdr|data [13]))))

	.dataa(\d0|mdr|data [14]),
	.datab(\d0|mdr|data [15]),
	.datac(\d0|mdr|data [12]),
	.datad(\d0|mdr|data [13]),
	.cin(gnd),
	.combout(\reg_to_hex3|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_to_hex3|WideOr1~0 .lut_mask = 16'h3190;
defparam \reg_to_hex3|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y32_N6
cycloneive_lcell_comb \reg_to_hex3|WideOr0~0 (
// Equation(s):
// \reg_to_hex3|WideOr0~0_combout  = (\d0|mdr|data [12] & ((\d0|mdr|data [15]) # (\d0|mdr|data [14] $ (\d0|mdr|data [13])))) # (!\d0|mdr|data [12] & ((\d0|mdr|data [13]) # (\d0|mdr|data [14] $ (\d0|mdr|data [15]))))

	.dataa(\d0|mdr|data [14]),
	.datab(\d0|mdr|data [15]),
	.datac(\d0|mdr|data [12]),
	.datad(\d0|mdr|data [13]),
	.cin(gnd),
	.combout(\reg_to_hex3|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_to_hex3|WideOr0~0 .lut_mask = 16'hDFE6;
defparam \reg_to_hex3|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

assign LED[0] = \LED[0]~output_o ;

assign LED[1] = \LED[1]~output_o ;

assign LED[2] = \LED[2]~output_o ;

assign LED[3] = \LED[3]~output_o ;

assign LED[4] = \LED[4]~output_o ;

assign LED[5] = \LED[5]~output_o ;

assign LED[6] = \LED[6]~output_o ;

assign LED[7] = \LED[7]~output_o ;

assign LED[8] = \LED[8]~output_o ;

assign LED[9] = \LED[9]~output_o ;

assign LED[10] = \LED[10]~output_o ;

assign LED[11] = \LED[11]~output_o ;

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign CE = \CE~output_o ;

assign UB = \UB~output_o ;

assign LB = \LB~output_o ;

assign OE = \OE~output_o ;

assign WE = \WE~output_o ;

assign ADDR[0] = \ADDR[0]~output_o ;

assign ADDR[1] = \ADDR[1]~output_o ;

assign ADDR[2] = \ADDR[2]~output_o ;

assign ADDR[3] = \ADDR[3]~output_o ;

assign ADDR[4] = \ADDR[4]~output_o ;

assign ADDR[5] = \ADDR[5]~output_o ;

assign ADDR[6] = \ADDR[6]~output_o ;

assign ADDR[7] = \ADDR[7]~output_o ;

assign ADDR[8] = \ADDR[8]~output_o ;

assign ADDR[9] = \ADDR[9]~output_o ;

assign ADDR[10] = \ADDR[10]~output_o ;

assign ADDR[11] = \ADDR[11]~output_o ;

assign ADDR[12] = \ADDR[12]~output_o ;

assign ADDR[13] = \ADDR[13]~output_o ;

assign ADDR[14] = \ADDR[14]~output_o ;

assign ADDR[15] = \ADDR[15]~output_o ;

assign ADDR[16] = \ADDR[16]~output_o ;

assign ADDR[17] = \ADDR[17]~output_o ;

assign ADDR[18] = \ADDR[18]~output_o ;

assign ADDR[19] = \ADDR[19]~output_o ;

assign Data[0] = \Data[0]~output_o ;

assign Data[1] = \Data[1]~output_o ;

assign Data[2] = \Data[2]~output_o ;

assign Data[3] = \Data[3]~output_o ;

assign Data[4] = \Data[4]~output_o ;

assign Data[5] = \Data[5]~output_o ;

assign Data[6] = \Data[6]~output_o ;

assign Data[7] = \Data[7]~output_o ;

assign Data[8] = \Data[8]~output_o ;

assign Data[9] = \Data[9]~output_o ;

assign Data[10] = \Data[10]~output_o ;

assign Data[11] = \Data[11]~output_o ;

assign Data[12] = \Data[12]~output_o ;

assign Data[13] = \Data[13]~output_o ;

assign Data[14] = \Data[14]~output_o ;

assign Data[15] = \Data[15]~output_o ;

endmodule
