$date
	Wed May 07 06:16:22 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mux4_tb $end
$var wire 1 ! y $end
$var reg 4 " a [3:0] $end
$var reg 2 # s [1:0] $end
$scope module uut $end
$var wire 4 $ a [3:0] $end
$var wire 2 % s [1:0] $end
$var reg 1 & y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
b0 %
b100 $
b0 #
b100 "
0!
$end
#10000
b1 #
b1 %
#20000
1&
1!
b10 #
b10 %
#30000
0&
0!
b11 #
b11 %
#40000
1&
1!
b0 #
b0 %
b1 "
b1 $
#50000
0&
0!
b1 #
b1 %
#60000
b10 #
b10 %
#70000
b11 #
b11 %
#80000
1&
1!
b0 #
b0 %
b1001 "
b1001 $
#90000
0&
0!
b1 #
b1 %
#100000
b10 #
b10 %
#110000
1&
1!
b11 #
b11 %
#120000
b0 #
b0 %
b11 "
b11 $
#130000
b1 #
b1 %
#140000
0&
0!
b10 #
b10 %
#150000
b11 #
b11 %
#160000
1&
1!
b0 #
b0 %
b1101 "
b1101 $
#170000
0&
0!
b1 #
b1 %
#180000
1&
1!
b10 #
b10 %
#190000
b11 #
b11 %
#200000
0&
0!
b0 #
b0 %
b0 "
b0 $
#210000
1&
1!
b11 #
b11 %
b1111 "
b1111 $
#220000
0&
0!
b1 #
b1 %
b101 "
b101 $
#230000
b10 #
b10 %
b1010 "
b1010 $
#240000
