

================================================================
== Vitis HLS Report for 'module4_fine_cfo_apply_Pipeline_POLL_FINE'
================================================================
* Date:           Wed Feb  4 07:58:06 2026

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        module4_fine_cfo_apply
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.731 ns|     1.25 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        4|  30.000 ns|  40.000 ns|    3|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- POLL_FINE  |        1|        1|         2|          1|          1|     0|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     88|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     70|    -|
|Register         |        -|    -|     106|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     106|    158|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |n_6_fu_173_p2                          |         +|   0|  0|  39|          32|           1|
    |ap_block_pp0_stage0_11001              |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1_grp1  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_tran3to4_state2           |       and|   0|  0|   2|           1|           1|
    |tmp_5_nbreadreq_fu_82_p3               |       and|   0|  0|   2|           1|           0|
    |icmp_ln104_fu_168_p2                   |      icmp|   0|  0|  39|          32|          32|
    |ap_enable_pp0                          |       xor|   0|  0|   2|           1|           2|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |Total                                  |          |   0|  0|  88|          69|          38|
    +---------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  25|          5|    1|          5|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_phi_mux_UnifiedRetVal_phi_fu_148_p4  |   9|          2|    1|          2|
    |ap_return                               |   9|          2|    1|          2|
    |data_in_blk_n                           |   9|          2|    1|          2|
    |n_fu_66                                 |   9|          2|   32|         64|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  70|         15|   37|         77|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |UnifiedRetVal_reg_144    |   1|   0|    1|          0|
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_exit_tran_regpp0      |   1|   0|    2|          1|
    |ap_return_preg           |   1|   0|    1|          0|
    |icmp_ln104_reg_227       |   1|   0|    1|          0|
    |n_4_reg_221              |  32|   0|   32|          0|
    |n_6_reg_231              |  32|   0|   32|          0|
    |n_fu_66                  |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 106|   0|  107|          1|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+-----------------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  module4_fine_cfo_apply_Pipeline_POLL_FINE|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  module4_fine_cfo_apply_Pipeline_POLL_FINE|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  module4_fine_cfo_apply_Pipeline_POLL_FINE|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  module4_fine_cfo_apply_Pipeline_POLL_FINE|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  module4_fine_cfo_apply_Pipeline_POLL_FINE|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  module4_fine_cfo_apply_Pipeline_POLL_FINE|  return value|
|ap_return              |  out|    1|  ap_ctrl_hs|  module4_fine_cfo_apply_Pipeline_POLL_FINE|  return value|
|zext_ln80              |   in|   31|     ap_none|                                  zext_ln80|        scalar|
|num_samples            |   in|   32|     ap_none|                                num_samples|        scalar|
|data_in_dout           |   in|   32|     ap_fifo|                                    data_in|       pointer|
|data_in_empty_n        |   in|    1|     ap_fifo|                                    data_in|       pointer|
|data_in_read           |  out|    1|     ap_fifo|                                    data_in|       pointer|
|fineOffset_in_dout     |   in|   16|     ap_fifo|                              fineOffset_in|       pointer|
|fineOffset_in_empty_n  |   in|    1|     ap_fifo|                              fineOffset_in|       pointer|
|fineOffset_in_read     |  out|    1|     ap_fifo|                              fineOffset_in|       pointer|
|n_4_out                |  out|   32|      ap_vld|                                    n_4_out|       pointer|
|n_4_out_ap_vld         |  out|    1|      ap_vld|                                    n_4_out|       pointer|
|n_6_out                |  out|   32|      ap_vld|                                    n_6_out|       pointer|
|n_6_out_ap_vld         |  out|    1|      ap_vld|                                    n_6_out|       pointer|
|circ_buf_re_address1   |  out|   13|   ap_memory|                                circ_buf_re|         array|
|circ_buf_re_ce1        |  out|    1|   ap_memory|                                circ_buf_re|         array|
|circ_buf_re_we1        |  out|    1|   ap_memory|                                circ_buf_re|         array|
|circ_buf_re_d1         |  out|   16|   ap_memory|                                circ_buf_re|         array|
|circ_buf_im_address1   |  out|   13|   ap_memory|                                circ_buf_im|         array|
|circ_buf_im_ce1        |  out|    1|   ap_memory|                                circ_buf_im|         array|
|circ_buf_im_we1        |  out|    1|   ap_memory|                                circ_buf_im|         array|
|circ_buf_im_d1         |  out|   16|   ap_memory|                                circ_buf_im|         array|
+-----------------------+-----+-----+------------+-------------------------------------------+--------------+

