
ee186_lab4_part3_4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009b58  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000424  08009d18  08009d18  0000ad18  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a13c  0800a13c  0000c270  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a13c  0800a13c  0000b13c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a144  0800a144  0000c270  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a144  0800a144  0000b144  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a148  0800a148  0000b148  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000270  20040000  0800a14c  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000338  20040270  0800a3bc  0000c270  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200405a8  0800a3bc  0000c5a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c270  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b785  00000000  00000000  0000c2a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003a48  00000000  00000000  00027a25  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001648  00000000  00000000  0002b470  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001129  00000000  00000000  0002cab8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002ead0  00000000  00000000  0002dbe1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001bcc7  00000000  00000000  0005c6b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011d3e9  00000000  00000000  00078378  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00195761  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006d18  00000000  00000000  001957a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  0019c4bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20040270 	.word	0x20040270
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08009d00 	.word	0x08009d00

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20040274 	.word	0x20040274
 80001fc:	08009d00 	.word	0x08009d00

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_uldivmod>:
 8000bd8:	b953      	cbnz	r3, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bda:	b94a      	cbnz	r2, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bdc:	2900      	cmp	r1, #0
 8000bde:	bf08      	it	eq
 8000be0:	2800      	cmpeq	r0, #0
 8000be2:	bf1c      	itt	ne
 8000be4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000be8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bec:	f000 b988 	b.w	8000f00 <__aeabi_idiv0>
 8000bf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bf8:	f000 f806 	bl	8000c08 <__udivmoddi4>
 8000bfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c04:	b004      	add	sp, #16
 8000c06:	4770      	bx	lr

08000c08 <__udivmoddi4>:
 8000c08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c0c:	9d08      	ldr	r5, [sp, #32]
 8000c0e:	468e      	mov	lr, r1
 8000c10:	4604      	mov	r4, r0
 8000c12:	4688      	mov	r8, r1
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d14a      	bne.n	8000cae <__udivmoddi4+0xa6>
 8000c18:	428a      	cmp	r2, r1
 8000c1a:	4617      	mov	r7, r2
 8000c1c:	d962      	bls.n	8000ce4 <__udivmoddi4+0xdc>
 8000c1e:	fab2 f682 	clz	r6, r2
 8000c22:	b14e      	cbz	r6, 8000c38 <__udivmoddi4+0x30>
 8000c24:	f1c6 0320 	rsb	r3, r6, #32
 8000c28:	fa01 f806 	lsl.w	r8, r1, r6
 8000c2c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c30:	40b7      	lsls	r7, r6
 8000c32:	ea43 0808 	orr.w	r8, r3, r8
 8000c36:	40b4      	lsls	r4, r6
 8000c38:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c3c:	fa1f fc87 	uxth.w	ip, r7
 8000c40:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c44:	0c23      	lsrs	r3, r4, #16
 8000c46:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c4a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c4e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c52:	429a      	cmp	r2, r3
 8000c54:	d909      	bls.n	8000c6a <__udivmoddi4+0x62>
 8000c56:	18fb      	adds	r3, r7, r3
 8000c58:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000c5c:	f080 80ea 	bcs.w	8000e34 <__udivmoddi4+0x22c>
 8000c60:	429a      	cmp	r2, r3
 8000c62:	f240 80e7 	bls.w	8000e34 <__udivmoddi4+0x22c>
 8000c66:	3902      	subs	r1, #2
 8000c68:	443b      	add	r3, r7
 8000c6a:	1a9a      	subs	r2, r3, r2
 8000c6c:	b2a3      	uxth	r3, r4
 8000c6e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c72:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c7a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c7e:	459c      	cmp	ip, r3
 8000c80:	d909      	bls.n	8000c96 <__udivmoddi4+0x8e>
 8000c82:	18fb      	adds	r3, r7, r3
 8000c84:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000c88:	f080 80d6 	bcs.w	8000e38 <__udivmoddi4+0x230>
 8000c8c:	459c      	cmp	ip, r3
 8000c8e:	f240 80d3 	bls.w	8000e38 <__udivmoddi4+0x230>
 8000c92:	443b      	add	r3, r7
 8000c94:	3802      	subs	r0, #2
 8000c96:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c9a:	eba3 030c 	sub.w	r3, r3, ip
 8000c9e:	2100      	movs	r1, #0
 8000ca0:	b11d      	cbz	r5, 8000caa <__udivmoddi4+0xa2>
 8000ca2:	40f3      	lsrs	r3, r6
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	e9c5 3200 	strd	r3, r2, [r5]
 8000caa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cae:	428b      	cmp	r3, r1
 8000cb0:	d905      	bls.n	8000cbe <__udivmoddi4+0xb6>
 8000cb2:	b10d      	cbz	r5, 8000cb8 <__udivmoddi4+0xb0>
 8000cb4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cb8:	2100      	movs	r1, #0
 8000cba:	4608      	mov	r0, r1
 8000cbc:	e7f5      	b.n	8000caa <__udivmoddi4+0xa2>
 8000cbe:	fab3 f183 	clz	r1, r3
 8000cc2:	2900      	cmp	r1, #0
 8000cc4:	d146      	bne.n	8000d54 <__udivmoddi4+0x14c>
 8000cc6:	4573      	cmp	r3, lr
 8000cc8:	d302      	bcc.n	8000cd0 <__udivmoddi4+0xc8>
 8000cca:	4282      	cmp	r2, r0
 8000ccc:	f200 8105 	bhi.w	8000eda <__udivmoddi4+0x2d2>
 8000cd0:	1a84      	subs	r4, r0, r2
 8000cd2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cd6:	2001      	movs	r0, #1
 8000cd8:	4690      	mov	r8, r2
 8000cda:	2d00      	cmp	r5, #0
 8000cdc:	d0e5      	beq.n	8000caa <__udivmoddi4+0xa2>
 8000cde:	e9c5 4800 	strd	r4, r8, [r5]
 8000ce2:	e7e2      	b.n	8000caa <__udivmoddi4+0xa2>
 8000ce4:	2a00      	cmp	r2, #0
 8000ce6:	f000 8090 	beq.w	8000e0a <__udivmoddi4+0x202>
 8000cea:	fab2 f682 	clz	r6, r2
 8000cee:	2e00      	cmp	r6, #0
 8000cf0:	f040 80a4 	bne.w	8000e3c <__udivmoddi4+0x234>
 8000cf4:	1a8a      	subs	r2, r1, r2
 8000cf6:	0c03      	lsrs	r3, r0, #16
 8000cf8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cfc:	b280      	uxth	r0, r0
 8000cfe:	b2bc      	uxth	r4, r7
 8000d00:	2101      	movs	r1, #1
 8000d02:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d06:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d0a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d0e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d12:	429a      	cmp	r2, r3
 8000d14:	d907      	bls.n	8000d26 <__udivmoddi4+0x11e>
 8000d16:	18fb      	adds	r3, r7, r3
 8000d18:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000d1c:	d202      	bcs.n	8000d24 <__udivmoddi4+0x11c>
 8000d1e:	429a      	cmp	r2, r3
 8000d20:	f200 80e0 	bhi.w	8000ee4 <__udivmoddi4+0x2dc>
 8000d24:	46c4      	mov	ip, r8
 8000d26:	1a9b      	subs	r3, r3, r2
 8000d28:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d2c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d30:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d34:	fb02 f404 	mul.w	r4, r2, r4
 8000d38:	429c      	cmp	r4, r3
 8000d3a:	d907      	bls.n	8000d4c <__udivmoddi4+0x144>
 8000d3c:	18fb      	adds	r3, r7, r3
 8000d3e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000d42:	d202      	bcs.n	8000d4a <__udivmoddi4+0x142>
 8000d44:	429c      	cmp	r4, r3
 8000d46:	f200 80ca 	bhi.w	8000ede <__udivmoddi4+0x2d6>
 8000d4a:	4602      	mov	r2, r0
 8000d4c:	1b1b      	subs	r3, r3, r4
 8000d4e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d52:	e7a5      	b.n	8000ca0 <__udivmoddi4+0x98>
 8000d54:	f1c1 0620 	rsb	r6, r1, #32
 8000d58:	408b      	lsls	r3, r1
 8000d5a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d5e:	431f      	orrs	r7, r3
 8000d60:	fa0e f401 	lsl.w	r4, lr, r1
 8000d64:	fa20 f306 	lsr.w	r3, r0, r6
 8000d68:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d6c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d70:	4323      	orrs	r3, r4
 8000d72:	fa00 f801 	lsl.w	r8, r0, r1
 8000d76:	fa1f fc87 	uxth.w	ip, r7
 8000d7a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d7e:	0c1c      	lsrs	r4, r3, #16
 8000d80:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d84:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d88:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d8c:	45a6      	cmp	lr, r4
 8000d8e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d92:	d909      	bls.n	8000da8 <__udivmoddi4+0x1a0>
 8000d94:	193c      	adds	r4, r7, r4
 8000d96:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000d9a:	f080 809c 	bcs.w	8000ed6 <__udivmoddi4+0x2ce>
 8000d9e:	45a6      	cmp	lr, r4
 8000da0:	f240 8099 	bls.w	8000ed6 <__udivmoddi4+0x2ce>
 8000da4:	3802      	subs	r0, #2
 8000da6:	443c      	add	r4, r7
 8000da8:	eba4 040e 	sub.w	r4, r4, lr
 8000dac:	fa1f fe83 	uxth.w	lr, r3
 8000db0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000db4:	fb09 4413 	mls	r4, r9, r3, r4
 8000db8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dbc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dc0:	45a4      	cmp	ip, r4
 8000dc2:	d908      	bls.n	8000dd6 <__udivmoddi4+0x1ce>
 8000dc4:	193c      	adds	r4, r7, r4
 8000dc6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000dca:	f080 8082 	bcs.w	8000ed2 <__udivmoddi4+0x2ca>
 8000dce:	45a4      	cmp	ip, r4
 8000dd0:	d97f      	bls.n	8000ed2 <__udivmoddi4+0x2ca>
 8000dd2:	3b02      	subs	r3, #2
 8000dd4:	443c      	add	r4, r7
 8000dd6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dda:	eba4 040c 	sub.w	r4, r4, ip
 8000dde:	fba0 ec02 	umull	lr, ip, r0, r2
 8000de2:	4564      	cmp	r4, ip
 8000de4:	4673      	mov	r3, lr
 8000de6:	46e1      	mov	r9, ip
 8000de8:	d362      	bcc.n	8000eb0 <__udivmoddi4+0x2a8>
 8000dea:	d05f      	beq.n	8000eac <__udivmoddi4+0x2a4>
 8000dec:	b15d      	cbz	r5, 8000e06 <__udivmoddi4+0x1fe>
 8000dee:	ebb8 0203 	subs.w	r2, r8, r3
 8000df2:	eb64 0409 	sbc.w	r4, r4, r9
 8000df6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dfa:	fa22 f301 	lsr.w	r3, r2, r1
 8000dfe:	431e      	orrs	r6, r3
 8000e00:	40cc      	lsrs	r4, r1
 8000e02:	e9c5 6400 	strd	r6, r4, [r5]
 8000e06:	2100      	movs	r1, #0
 8000e08:	e74f      	b.n	8000caa <__udivmoddi4+0xa2>
 8000e0a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e0e:	0c01      	lsrs	r1, r0, #16
 8000e10:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e14:	b280      	uxth	r0, r0
 8000e16:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e1a:	463b      	mov	r3, r7
 8000e1c:	4638      	mov	r0, r7
 8000e1e:	463c      	mov	r4, r7
 8000e20:	46b8      	mov	r8, r7
 8000e22:	46be      	mov	lr, r7
 8000e24:	2620      	movs	r6, #32
 8000e26:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e2a:	eba2 0208 	sub.w	r2, r2, r8
 8000e2e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e32:	e766      	b.n	8000d02 <__udivmoddi4+0xfa>
 8000e34:	4601      	mov	r1, r0
 8000e36:	e718      	b.n	8000c6a <__udivmoddi4+0x62>
 8000e38:	4610      	mov	r0, r2
 8000e3a:	e72c      	b.n	8000c96 <__udivmoddi4+0x8e>
 8000e3c:	f1c6 0220 	rsb	r2, r6, #32
 8000e40:	fa2e f302 	lsr.w	r3, lr, r2
 8000e44:	40b7      	lsls	r7, r6
 8000e46:	40b1      	lsls	r1, r6
 8000e48:	fa20 f202 	lsr.w	r2, r0, r2
 8000e4c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e50:	430a      	orrs	r2, r1
 8000e52:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e56:	b2bc      	uxth	r4, r7
 8000e58:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e5c:	0c11      	lsrs	r1, r2, #16
 8000e5e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e62:	fb08 f904 	mul.w	r9, r8, r4
 8000e66:	40b0      	lsls	r0, r6
 8000e68:	4589      	cmp	r9, r1
 8000e6a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e6e:	b280      	uxth	r0, r0
 8000e70:	d93e      	bls.n	8000ef0 <__udivmoddi4+0x2e8>
 8000e72:	1879      	adds	r1, r7, r1
 8000e74:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000e78:	d201      	bcs.n	8000e7e <__udivmoddi4+0x276>
 8000e7a:	4589      	cmp	r9, r1
 8000e7c:	d81f      	bhi.n	8000ebe <__udivmoddi4+0x2b6>
 8000e7e:	eba1 0109 	sub.w	r1, r1, r9
 8000e82:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e86:	fb09 f804 	mul.w	r8, r9, r4
 8000e8a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e8e:	b292      	uxth	r2, r2
 8000e90:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e94:	4542      	cmp	r2, r8
 8000e96:	d229      	bcs.n	8000eec <__udivmoddi4+0x2e4>
 8000e98:	18ba      	adds	r2, r7, r2
 8000e9a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000e9e:	d2c4      	bcs.n	8000e2a <__udivmoddi4+0x222>
 8000ea0:	4542      	cmp	r2, r8
 8000ea2:	d2c2      	bcs.n	8000e2a <__udivmoddi4+0x222>
 8000ea4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ea8:	443a      	add	r2, r7
 8000eaa:	e7be      	b.n	8000e2a <__udivmoddi4+0x222>
 8000eac:	45f0      	cmp	r8, lr
 8000eae:	d29d      	bcs.n	8000dec <__udivmoddi4+0x1e4>
 8000eb0:	ebbe 0302 	subs.w	r3, lr, r2
 8000eb4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000eb8:	3801      	subs	r0, #1
 8000eba:	46e1      	mov	r9, ip
 8000ebc:	e796      	b.n	8000dec <__udivmoddi4+0x1e4>
 8000ebe:	eba7 0909 	sub.w	r9, r7, r9
 8000ec2:	4449      	add	r1, r9
 8000ec4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ec8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ecc:	fb09 f804 	mul.w	r8, r9, r4
 8000ed0:	e7db      	b.n	8000e8a <__udivmoddi4+0x282>
 8000ed2:	4673      	mov	r3, lr
 8000ed4:	e77f      	b.n	8000dd6 <__udivmoddi4+0x1ce>
 8000ed6:	4650      	mov	r0, sl
 8000ed8:	e766      	b.n	8000da8 <__udivmoddi4+0x1a0>
 8000eda:	4608      	mov	r0, r1
 8000edc:	e6fd      	b.n	8000cda <__udivmoddi4+0xd2>
 8000ede:	443b      	add	r3, r7
 8000ee0:	3a02      	subs	r2, #2
 8000ee2:	e733      	b.n	8000d4c <__udivmoddi4+0x144>
 8000ee4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ee8:	443b      	add	r3, r7
 8000eea:	e71c      	b.n	8000d26 <__udivmoddi4+0x11e>
 8000eec:	4649      	mov	r1, r9
 8000eee:	e79c      	b.n	8000e2a <__udivmoddi4+0x222>
 8000ef0:	eba1 0109 	sub.w	r1, r1, r9
 8000ef4:	46c4      	mov	ip, r8
 8000ef6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000efa:	fb09 f804 	mul.w	r8, r9, r4
 8000efe:	e7c4      	b.n	8000e8a <__udivmoddi4+0x282>

08000f00 <__aeabi_idiv0>:
 8000f00:	4770      	bx	lr
 8000f02:	bf00      	nop

08000f04 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b086      	sub	sp, #24
 8000f08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000f0a:	463b      	mov	r3, r7
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	601a      	str	r2, [r3, #0]
 8000f10:	605a      	str	r2, [r3, #4]
 8000f12:	609a      	str	r2, [r3, #8]
 8000f14:	60da      	str	r2, [r3, #12]
 8000f16:	611a      	str	r2, [r3, #16]
 8000f18:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000f1a:	4b29      	ldr	r3, [pc, #164]	@ (8000fc0 <MX_ADC1_Init+0xbc>)
 8000f1c:	4a29      	ldr	r2, [pc, #164]	@ (8000fc4 <MX_ADC1_Init+0xc0>)
 8000f1e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV8;
 8000f20:	4b27      	ldr	r3, [pc, #156]	@ (8000fc0 <MX_ADC1_Init+0xbc>)
 8000f22:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8000f26:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000f28:	4b25      	ldr	r3, [pc, #148]	@ (8000fc0 <MX_ADC1_Init+0xbc>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f2e:	4b24      	ldr	r3, [pc, #144]	@ (8000fc0 <MX_ADC1_Init+0xbc>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000f34:	4b22      	ldr	r3, [pc, #136]	@ (8000fc0 <MX_ADC1_Init+0xbc>)
 8000f36:	2200      	movs	r2, #0
 8000f38:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f3a:	4b21      	ldr	r3, [pc, #132]	@ (8000fc0 <MX_ADC1_Init+0xbc>)
 8000f3c:	2204      	movs	r2, #4
 8000f3e:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000f40:	4b1f      	ldr	r3, [pc, #124]	@ (8000fc0 <MX_ADC1_Init+0xbc>)
 8000f42:	2200      	movs	r2, #0
 8000f44:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000f46:	4b1e      	ldr	r3, [pc, #120]	@ (8000fc0 <MX_ADC1_Init+0xbc>)
 8000f48:	2201      	movs	r2, #1
 8000f4a:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000f4c:	4b1c      	ldr	r3, [pc, #112]	@ (8000fc0 <MX_ADC1_Init+0xbc>)
 8000f4e:	2201      	movs	r2, #1
 8000f50:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f52:	4b1b      	ldr	r3, [pc, #108]	@ (8000fc0 <MX_ADC1_Init+0xbc>)
 8000f54:	2200      	movs	r2, #0
 8000f56:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f5a:	4b19      	ldr	r3, [pc, #100]	@ (8000fc0 <MX_ADC1_Init+0xbc>)
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f60:	4b17      	ldr	r3, [pc, #92]	@ (8000fc0 <MX_ADC1_Init+0xbc>)
 8000f62:	2200      	movs	r2, #0
 8000f64:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000f66:	4b16      	ldr	r3, [pc, #88]	@ (8000fc0 <MX_ADC1_Init+0xbc>)
 8000f68:	2201      	movs	r2, #1
 8000f6a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000f6e:	4b14      	ldr	r3, [pc, #80]	@ (8000fc0 <MX_ADC1_Init+0xbc>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000f74:	4b12      	ldr	r3, [pc, #72]	@ (8000fc0 <MX_ADC1_Init+0xbc>)
 8000f76:	2200      	movs	r2, #0
 8000f78:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f7c:	4810      	ldr	r0, [pc, #64]	@ (8000fc0 <MX_ADC1_Init+0xbc>)
 8000f7e:	f001 fa8d 	bl	800249c <HAL_ADC_Init>
 8000f82:	4603      	mov	r3, r0
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d001      	beq.n	8000f8c <MX_ADC1_Init+0x88>
  {
    Error_Handler();
 8000f88:	f000 fc2f 	bl	80017ea <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000f8c:	4b0e      	ldr	r3, [pc, #56]	@ (8000fc8 <MX_ADC1_Init+0xc4>)
 8000f8e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000f90:	2306      	movs	r3, #6
 8000f92:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_92CYCLES_5;
 8000f94:	2305      	movs	r3, #5
 8000f96:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000f98:	237f      	movs	r3, #127	@ 0x7f
 8000f9a:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000f9c:	2304      	movs	r3, #4
 8000f9e:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fa4:	463b      	mov	r3, r7
 8000fa6:	4619      	mov	r1, r3
 8000fa8:	4805      	ldr	r0, [pc, #20]	@ (8000fc0 <MX_ADC1_Init+0xbc>)
 8000faa:	f001 fc5f 	bl	800286c <HAL_ADC_ConfigChannel>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d001      	beq.n	8000fb8 <MX_ADC1_Init+0xb4>
  {
    Error_Handler();
 8000fb4:	f000 fc19 	bl	80017ea <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000fb8:	bf00      	nop
 8000fba:	3718      	adds	r7, #24
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	bd80      	pop	{r7, pc}
 8000fc0:	2004028c 	.word	0x2004028c
 8000fc4:	50040000 	.word	0x50040000
 8000fc8:	21800100 	.word	0x21800100

08000fcc <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b0b0      	sub	sp, #192	@ 0xc0
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fd4:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8000fd8:	2200      	movs	r2, #0
 8000fda:	601a      	str	r2, [r3, #0]
 8000fdc:	605a      	str	r2, [r3, #4]
 8000fde:	609a      	str	r2, [r3, #8]
 8000fe0:	60da      	str	r2, [r3, #12]
 8000fe2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000fe4:	f107 0318 	add.w	r3, r7, #24
 8000fe8:	2294      	movs	r2, #148	@ 0x94
 8000fea:	2100      	movs	r1, #0
 8000fec:	4618      	mov	r0, r3
 8000fee:	f006 ffd5 	bl	8007f9c <memset>
  if(adcHandle->Instance==ADC1)
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	4a58      	ldr	r2, [pc, #352]	@ (8001158 <HAL_ADC_MspInit+0x18c>)
 8000ff8:	4293      	cmp	r3, r2
 8000ffa:	f040 80a9 	bne.w	8001150 <HAL_ADC_MspInit+0x184>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000ffe:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001002:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001004:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001008:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 800100c:	2301      	movs	r3, #1
 800100e:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001010:	2301      	movs	r3, #1
 8001012:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8001014:	2318      	movs	r3, #24
 8001016:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 8001018:	2302      	movs	r3, #2
 800101a:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800101c:	2302      	movs	r3, #2
 800101e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001020:	2302      	movs	r3, #2
 8001022:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8001024:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001028:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800102a:	f107 0318 	add.w	r3, r7, #24
 800102e:	4618      	mov	r0, r3
 8001030:	f004 f8c4 	bl	80051bc <HAL_RCCEx_PeriphCLKConfig>
 8001034:	4603      	mov	r3, r0
 8001036:	2b00      	cmp	r3, #0
 8001038:	d001      	beq.n	800103e <HAL_ADC_MspInit+0x72>
    {
      Error_Handler();
 800103a:	f000 fbd6 	bl	80017ea <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800103e:	4b47      	ldr	r3, [pc, #284]	@ (800115c <HAL_ADC_MspInit+0x190>)
 8001040:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001042:	4a46      	ldr	r2, [pc, #280]	@ (800115c <HAL_ADC_MspInit+0x190>)
 8001044:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001048:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800104a:	4b44      	ldr	r3, [pc, #272]	@ (800115c <HAL_ADC_MspInit+0x190>)
 800104c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800104e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001052:	617b      	str	r3, [r7, #20]
 8001054:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001056:	4b41      	ldr	r3, [pc, #260]	@ (800115c <HAL_ADC_MspInit+0x190>)
 8001058:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800105a:	4a40      	ldr	r2, [pc, #256]	@ (800115c <HAL_ADC_MspInit+0x190>)
 800105c:	f043 0304 	orr.w	r3, r3, #4
 8001060:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001062:	4b3e      	ldr	r3, [pc, #248]	@ (800115c <HAL_ADC_MspInit+0x190>)
 8001064:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001066:	f003 0304 	and.w	r3, r3, #4
 800106a:	613b      	str	r3, [r7, #16]
 800106c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800106e:	4b3b      	ldr	r3, [pc, #236]	@ (800115c <HAL_ADC_MspInit+0x190>)
 8001070:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001072:	4a3a      	ldr	r2, [pc, #232]	@ (800115c <HAL_ADC_MspInit+0x190>)
 8001074:	f043 0301 	orr.w	r3, r3, #1
 8001078:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800107a:	4b38      	ldr	r3, [pc, #224]	@ (800115c <HAL_ADC_MspInit+0x190>)
 800107c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800107e:	f003 0301 	and.w	r3, r3, #1
 8001082:	60fb      	str	r3, [r7, #12]
 8001084:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001086:	4b35      	ldr	r3, [pc, #212]	@ (800115c <HAL_ADC_MspInit+0x190>)
 8001088:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800108a:	4a34      	ldr	r2, [pc, #208]	@ (800115c <HAL_ADC_MspInit+0x190>)
 800108c:	f043 0302 	orr.w	r3, r3, #2
 8001090:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001092:	4b32      	ldr	r3, [pc, #200]	@ (800115c <HAL_ADC_MspInit+0x190>)
 8001094:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001096:	f003 0302 	and.w	r3, r3, #2
 800109a:	60bb      	str	r3, [r7, #8]
 800109c:	68bb      	ldr	r3, [r7, #8]
    PA3     ------> ADC1_IN8
    PC4     ------> ADC1_IN13
    PC5     ------> ADC1_IN14
    PB1     ------> ADC1_IN16
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800109e:	233f      	movs	r3, #63	@ 0x3f
 80010a0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
                          |GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80010a4:	230b      	movs	r3, #11
 80010a6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010aa:	2300      	movs	r3, #0
 80010ac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010b0:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80010b4:	4619      	mov	r1, r3
 80010b6:	482a      	ldr	r0, [pc, #168]	@ (8001160 <HAL_ADC_MspInit+0x194>)
 80010b8:	f002 ff42 	bl	8003f40 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 80010bc:	230a      	movs	r3, #10
 80010be:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80010c2:	230b      	movs	r3, #11
 80010c4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010c8:	2300      	movs	r3, #0
 80010ca:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010ce:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80010d2:	4619      	mov	r1, r3
 80010d4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010d8:	f002 ff32 	bl	8003f40 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80010dc:	2302      	movs	r3, #2
 80010de:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80010e2:	230b      	movs	r3, #11
 80010e4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e8:	2300      	movs	r3, #0
 80010ea:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010ee:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80010f2:	4619      	mov	r1, r3
 80010f4:	481b      	ldr	r0, [pc, #108]	@ (8001164 <HAL_ADC_MspInit+0x198>)
 80010f6:	f002 ff23 	bl	8003f40 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80010fa:	4b1b      	ldr	r3, [pc, #108]	@ (8001168 <HAL_ADC_MspInit+0x19c>)
 80010fc:	4a1b      	ldr	r2, [pc, #108]	@ (800116c <HAL_ADC_MspInit+0x1a0>)
 80010fe:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8001100:	4b19      	ldr	r3, [pc, #100]	@ (8001168 <HAL_ADC_MspInit+0x19c>)
 8001102:	2205      	movs	r2, #5
 8001104:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001106:	4b18      	ldr	r3, [pc, #96]	@ (8001168 <HAL_ADC_MspInit+0x19c>)
 8001108:	2200      	movs	r2, #0
 800110a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800110c:	4b16      	ldr	r3, [pc, #88]	@ (8001168 <HAL_ADC_MspInit+0x19c>)
 800110e:	2200      	movs	r2, #0
 8001110:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001112:	4b15      	ldr	r3, [pc, #84]	@ (8001168 <HAL_ADC_MspInit+0x19c>)
 8001114:	2280      	movs	r2, #128	@ 0x80
 8001116:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001118:	4b13      	ldr	r3, [pc, #76]	@ (8001168 <HAL_ADC_MspInit+0x19c>)
 800111a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800111e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001120:	4b11      	ldr	r3, [pc, #68]	@ (8001168 <HAL_ADC_MspInit+0x19c>)
 8001122:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001126:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001128:	4b0f      	ldr	r3, [pc, #60]	@ (8001168 <HAL_ADC_MspInit+0x19c>)
 800112a:	2220      	movs	r2, #32
 800112c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800112e:	4b0e      	ldr	r3, [pc, #56]	@ (8001168 <HAL_ADC_MspInit+0x19c>)
 8001130:	2200      	movs	r2, #0
 8001132:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001134:	480c      	ldr	r0, [pc, #48]	@ (8001168 <HAL_ADC_MspInit+0x19c>)
 8001136:	f002 fc91 	bl	8003a5c <HAL_DMA_Init>
 800113a:	4603      	mov	r3, r0
 800113c:	2b00      	cmp	r3, #0
 800113e:	d001      	beq.n	8001144 <HAL_ADC_MspInit+0x178>
    {
      Error_Handler();
 8001140:	f000 fb53 	bl	80017ea <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	4a08      	ldr	r2, [pc, #32]	@ (8001168 <HAL_ADC_MspInit+0x19c>)
 8001148:	651a      	str	r2, [r3, #80]	@ 0x50
 800114a:	4a07      	ldr	r2, [pc, #28]	@ (8001168 <HAL_ADC_MspInit+0x19c>)
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001150:	bf00      	nop
 8001152:	37c0      	adds	r7, #192	@ 0xc0
 8001154:	46bd      	mov	sp, r7
 8001156:	bd80      	pop	{r7, pc}
 8001158:	50040000 	.word	0x50040000
 800115c:	40021000 	.word	0x40021000
 8001160:	48000800 	.word	0x48000800
 8001164:	48000400 	.word	0x48000400
 8001168:	200402f4 	.word	0x200402f4
 800116c:	40020008 	.word	0x40020008

08001170 <MX_DAC1_Init>:

DAC_HandleTypeDef hdac1;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b08a      	sub	sp, #40	@ 0x28
 8001174:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001176:	463b      	mov	r3, r7
 8001178:	2228      	movs	r2, #40	@ 0x28
 800117a:	2100      	movs	r1, #0
 800117c:	4618      	mov	r0, r3
 800117e:	f006 ff0d 	bl	8007f9c <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8001182:	4b13      	ldr	r3, [pc, #76]	@ (80011d0 <MX_DAC1_Init+0x60>)
 8001184:	4a13      	ldr	r2, [pc, #76]	@ (80011d4 <MX_DAC1_Init+0x64>)
 8001186:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8001188:	4811      	ldr	r0, [pc, #68]	@ (80011d0 <MX_DAC1_Init+0x60>)
 800118a:	f002 fa82 	bl	8003692 <HAL_DAC_Init>
 800118e:	4603      	mov	r3, r0
 8001190:	2b00      	cmp	r3, #0
 8001192:	d001      	beq.n	8001198 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8001194:	f000 fb29 	bl	80017ea <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001198:	2300      	movs	r3, #0
 800119a:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 800119c:	2300      	movs	r3, #0
 800119e:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 80011a0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80011a4:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80011a6:	2300      	movs	r3, #0
 80011a8:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 80011aa:	2300      	movs	r3, #0
 80011ac:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80011ae:	2300      	movs	r3, #0
 80011b0:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80011b2:	463b      	mov	r3, r7
 80011b4:	2200      	movs	r2, #0
 80011b6:	4619      	mov	r1, r3
 80011b8:	4805      	ldr	r0, [pc, #20]	@ (80011d0 <MX_DAC1_Init+0x60>)
 80011ba:	f002 fb03 	bl	80037c4 <HAL_DAC_ConfigChannel>
 80011be:	4603      	mov	r3, r0
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d001      	beq.n	80011c8 <MX_DAC1_Init+0x58>
  {
    Error_Handler();
 80011c4:	f000 fb11 	bl	80017ea <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 80011c8:	bf00      	nop
 80011ca:	3728      	adds	r7, #40	@ 0x28
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bd80      	pop	{r7, pc}
 80011d0:	20040354 	.word	0x20040354
 80011d4:	40007400 	.word	0x40007400

080011d8 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b08a      	sub	sp, #40	@ 0x28
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011e0:	f107 0314 	add.w	r3, r7, #20
 80011e4:	2200      	movs	r2, #0
 80011e6:	601a      	str	r2, [r3, #0]
 80011e8:	605a      	str	r2, [r3, #4]
 80011ea:	609a      	str	r2, [r3, #8]
 80011ec:	60da      	str	r2, [r3, #12]
 80011ee:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC1)
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	4a15      	ldr	r2, [pc, #84]	@ (800124c <HAL_DAC_MspInit+0x74>)
 80011f6:	4293      	cmp	r3, r2
 80011f8:	d124      	bne.n	8001244 <HAL_DAC_MspInit+0x6c>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* DAC1 clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 80011fa:	4b15      	ldr	r3, [pc, #84]	@ (8001250 <HAL_DAC_MspInit+0x78>)
 80011fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011fe:	4a14      	ldr	r2, [pc, #80]	@ (8001250 <HAL_DAC_MspInit+0x78>)
 8001200:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8001204:	6593      	str	r3, [r2, #88]	@ 0x58
 8001206:	4b12      	ldr	r3, [pc, #72]	@ (8001250 <HAL_DAC_MspInit+0x78>)
 8001208:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800120a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800120e:	613b      	str	r3, [r7, #16]
 8001210:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001212:	4b0f      	ldr	r3, [pc, #60]	@ (8001250 <HAL_DAC_MspInit+0x78>)
 8001214:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001216:	4a0e      	ldr	r2, [pc, #56]	@ (8001250 <HAL_DAC_MspInit+0x78>)
 8001218:	f043 0301 	orr.w	r3, r3, #1
 800121c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800121e:	4b0c      	ldr	r3, [pc, #48]	@ (8001250 <HAL_DAC_MspInit+0x78>)
 8001220:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001222:	f003 0301 	and.w	r3, r3, #1
 8001226:	60fb      	str	r3, [r7, #12]
 8001228:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800122a:	2310      	movs	r3, #16
 800122c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800122e:	2303      	movs	r3, #3
 8001230:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001232:	2300      	movs	r3, #0
 8001234:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001236:	f107 0314 	add.w	r3, r7, #20
 800123a:	4619      	mov	r1, r3
 800123c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001240:	f002 fe7e 	bl	8003f40 <HAL_GPIO_Init>

  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }
}
 8001244:	bf00      	nop
 8001246:	3728      	adds	r7, #40	@ 0x28
 8001248:	46bd      	mov	sp, r7
 800124a:	bd80      	pop	{r7, pc}
 800124c:	40007400 	.word	0x40007400
 8001250:	40021000 	.word	0x40021000

08001254 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b082      	sub	sp, #8
 8001258:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800125a:	4b12      	ldr	r3, [pc, #72]	@ (80012a4 <MX_DMA_Init+0x50>)
 800125c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800125e:	4a11      	ldr	r2, [pc, #68]	@ (80012a4 <MX_DMA_Init+0x50>)
 8001260:	f043 0304 	orr.w	r3, r3, #4
 8001264:	6493      	str	r3, [r2, #72]	@ 0x48
 8001266:	4b0f      	ldr	r3, [pc, #60]	@ (80012a4 <MX_DMA_Init+0x50>)
 8001268:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800126a:	f003 0304 	and.w	r3, r3, #4
 800126e:	607b      	str	r3, [r7, #4]
 8001270:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001272:	4b0c      	ldr	r3, [pc, #48]	@ (80012a4 <MX_DMA_Init+0x50>)
 8001274:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001276:	4a0b      	ldr	r2, [pc, #44]	@ (80012a4 <MX_DMA_Init+0x50>)
 8001278:	f043 0301 	orr.w	r3, r3, #1
 800127c:	6493      	str	r3, [r2, #72]	@ 0x48
 800127e:	4b09      	ldr	r3, [pc, #36]	@ (80012a4 <MX_DMA_Init+0x50>)
 8001280:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001282:	f003 0301 	and.w	r3, r3, #1
 8001286:	603b      	str	r3, [r7, #0]
 8001288:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800128a:	2200      	movs	r2, #0
 800128c:	2100      	movs	r1, #0
 800128e:	200b      	movs	r0, #11
 8001290:	f002 f9c9 	bl	8003626 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001294:	200b      	movs	r0, #11
 8001296:	f002 f9e2 	bl	800365e <HAL_NVIC_EnableIRQ>

}
 800129a:	bf00      	nop
 800129c:	3708      	adds	r7, #8
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}
 80012a2:	bf00      	nop
 80012a4:	40021000 	.word	0x40021000

080012a8 <MX_GPIO_Init>:
     PB8   ------> I2C1_SCL
     PB9   ------> I2C1_SDA
     PE0   ------> S_TIM4_ETR
*/
void MX_GPIO_Init(void)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b08e      	sub	sp, #56	@ 0x38
 80012ac:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012ae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012b2:	2200      	movs	r2, #0
 80012b4:	601a      	str	r2, [r3, #0]
 80012b6:	605a      	str	r2, [r3, #4]
 80012b8:	609a      	str	r2, [r3, #8]
 80012ba:	60da      	str	r2, [r3, #12]
 80012bc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80012be:	4bb1      	ldr	r3, [pc, #708]	@ (8001584 <MX_GPIO_Init+0x2dc>)
 80012c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012c2:	4ab0      	ldr	r2, [pc, #704]	@ (8001584 <MX_GPIO_Init+0x2dc>)
 80012c4:	f043 0310 	orr.w	r3, r3, #16
 80012c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012ca:	4bae      	ldr	r3, [pc, #696]	@ (8001584 <MX_GPIO_Init+0x2dc>)
 80012cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012ce:	f003 0310 	and.w	r3, r3, #16
 80012d2:	623b      	str	r3, [r7, #32]
 80012d4:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012d6:	4bab      	ldr	r3, [pc, #684]	@ (8001584 <MX_GPIO_Init+0x2dc>)
 80012d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012da:	4aaa      	ldr	r2, [pc, #680]	@ (8001584 <MX_GPIO_Init+0x2dc>)
 80012dc:	f043 0304 	orr.w	r3, r3, #4
 80012e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012e2:	4ba8      	ldr	r3, [pc, #672]	@ (8001584 <MX_GPIO_Init+0x2dc>)
 80012e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012e6:	f003 0304 	and.w	r3, r3, #4
 80012ea:	61fb      	str	r3, [r7, #28]
 80012ec:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80012ee:	4ba5      	ldr	r3, [pc, #660]	@ (8001584 <MX_GPIO_Init+0x2dc>)
 80012f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012f2:	4aa4      	ldr	r2, [pc, #656]	@ (8001584 <MX_GPIO_Init+0x2dc>)
 80012f4:	f043 0320 	orr.w	r3, r3, #32
 80012f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012fa:	4ba2      	ldr	r3, [pc, #648]	@ (8001584 <MX_GPIO_Init+0x2dc>)
 80012fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012fe:	f003 0320 	and.w	r3, r3, #32
 8001302:	61bb      	str	r3, [r7, #24]
 8001304:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001306:	4b9f      	ldr	r3, [pc, #636]	@ (8001584 <MX_GPIO_Init+0x2dc>)
 8001308:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800130a:	4a9e      	ldr	r2, [pc, #632]	@ (8001584 <MX_GPIO_Init+0x2dc>)
 800130c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001310:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001312:	4b9c      	ldr	r3, [pc, #624]	@ (8001584 <MX_GPIO_Init+0x2dc>)
 8001314:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001316:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800131a:	617b      	str	r3, [r7, #20]
 800131c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800131e:	4b99      	ldr	r3, [pc, #612]	@ (8001584 <MX_GPIO_Init+0x2dc>)
 8001320:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001322:	4a98      	ldr	r2, [pc, #608]	@ (8001584 <MX_GPIO_Init+0x2dc>)
 8001324:	f043 0301 	orr.w	r3, r3, #1
 8001328:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800132a:	4b96      	ldr	r3, [pc, #600]	@ (8001584 <MX_GPIO_Init+0x2dc>)
 800132c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800132e:	f003 0301 	and.w	r3, r3, #1
 8001332:	613b      	str	r3, [r7, #16]
 8001334:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001336:	4b93      	ldr	r3, [pc, #588]	@ (8001584 <MX_GPIO_Init+0x2dc>)
 8001338:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800133a:	4a92      	ldr	r2, [pc, #584]	@ (8001584 <MX_GPIO_Init+0x2dc>)
 800133c:	f043 0302 	orr.w	r3, r3, #2
 8001340:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001342:	4b90      	ldr	r3, [pc, #576]	@ (8001584 <MX_GPIO_Init+0x2dc>)
 8001344:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001346:	f003 0302 	and.w	r3, r3, #2
 800134a:	60fb      	str	r3, [r7, #12]
 800134c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800134e:	4b8d      	ldr	r3, [pc, #564]	@ (8001584 <MX_GPIO_Init+0x2dc>)
 8001350:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001352:	4a8c      	ldr	r2, [pc, #560]	@ (8001584 <MX_GPIO_Init+0x2dc>)
 8001354:	f043 0308 	orr.w	r3, r3, #8
 8001358:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800135a:	4b8a      	ldr	r3, [pc, #552]	@ (8001584 <MX_GPIO_Init+0x2dc>)
 800135c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800135e:	f003 0308 	and.w	r3, r3, #8
 8001362:	60bb      	str	r3, [r7, #8]
 8001364:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001366:	4b87      	ldr	r3, [pc, #540]	@ (8001584 <MX_GPIO_Init+0x2dc>)
 8001368:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800136a:	4a86      	ldr	r2, [pc, #536]	@ (8001584 <MX_GPIO_Init+0x2dc>)
 800136c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001370:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001372:	4b84      	ldr	r3, [pc, #528]	@ (8001584 <MX_GPIO_Init+0x2dc>)
 8001374:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001376:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800137a:	607b      	str	r3, [r7, #4]
 800137c:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 800137e:	f003 f835 	bl	80043ec <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pins : PE2 PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001382:	230c      	movs	r3, #12
 8001384:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001386:	2302      	movs	r3, #2
 8001388:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800138a:	2300      	movs	r3, #0
 800138c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800138e:	2300      	movs	r3, #0
 8001390:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8001392:	230d      	movs	r3, #13
 8001394:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001396:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800139a:	4619      	mov	r1, r3
 800139c:	487a      	ldr	r0, [pc, #488]	@ (8001588 <MX_GPIO_Init+0x2e0>)
 800139e:	f002 fdcf 	bl	8003f40 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 PF2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 80013a2:	2307      	movs	r3, #7
 80013a4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80013a6:	2312      	movs	r3, #18
 80013a8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013aa:	2300      	movs	r3, #0
 80013ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013ae:	2303      	movs	r3, #3
 80013b0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80013b2:	2304      	movs	r3, #4
 80013b4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80013b6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013ba:	4619      	mov	r1, r3
 80013bc:	4873      	ldr	r0, [pc, #460]	@ (800158c <MX_GPIO_Init+0x2e4>)
 80013be:	f002 fdbf 	bl	8003f40 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80013c2:	2380      	movs	r3, #128	@ 0x80
 80013c4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013c6:	2302      	movs	r3, #2
 80013c8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ca:	2300      	movs	r3, #0
 80013cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013ce:	2300      	movs	r3, #0
 80013d0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 80013d2:	230d      	movs	r3, #13
 80013d4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80013d6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013da:	4619      	mov	r1, r3
 80013dc:	486b      	ldr	r0, [pc, #428]	@ (800158c <MX_GPIO_Init+0x2e4>)
 80013de:	f002 fdaf 	bl	8003f40 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80013e2:	2301      	movs	r3, #1
 80013e4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013e6:	2302      	movs	r3, #2
 80013e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ea:	2300      	movs	r3, #0
 80013ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013ee:	2300      	movs	r3, #0
 80013f0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80013f2:	2301      	movs	r3, #1
 80013f4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013f6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013fa:	4619      	mov	r1, r3
 80013fc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001400:	f002 fd9e 	bl	8003f40 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001404:	23e0      	movs	r3, #224	@ 0xe0
 8001406:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001408:	2302      	movs	r3, #2
 800140a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800140c:	2300      	movs	r3, #0
 800140e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001410:	2303      	movs	r3, #3
 8001412:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001414:	2305      	movs	r3, #5
 8001416:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001418:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800141c:	4619      	mov	r1, r3
 800141e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001422:	f002 fd8d 	bl	8003f40 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_6;
 8001426:	2344      	movs	r3, #68	@ 0x44
 8001428:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800142a:	2303      	movs	r3, #3
 800142c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800142e:	2300      	movs	r3, #0
 8001430:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001432:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001436:	4619      	mov	r1, r3
 8001438:	4855      	ldr	r0, [pc, #340]	@ (8001590 <MX_GPIO_Init+0x2e8>)
 800143a:	f002 fd81 	bl	8003f40 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE9 PE10
                           PE11 PE12 PE13 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 800143e:	f44f 537e 	mov.w	r3, #16256	@ 0x3f80
 8001442:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001444:	2302      	movs	r3, #2
 8001446:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001448:	2300      	movs	r3, #0
 800144a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800144c:	2300      	movs	r3, #0
 800144e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001450:	2301      	movs	r3, #1
 8001452:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001454:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001458:	4619      	mov	r1, r3
 800145a:	484b      	ldr	r0, [pc, #300]	@ (8001588 <MX_GPIO_Init+0x2e0>)
 800145c:	f002 fd70 	bl	8003f40 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE14 PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001460:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001464:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001466:	2302      	movs	r3, #2
 8001468:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800146a:	2300      	movs	r3, #0
 800146c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800146e:	2300      	movs	r3, #0
 8001470:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM1_COMP1;
 8001472:	2303      	movs	r3, #3
 8001474:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001476:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800147a:	4619      	mov	r1, r3
 800147c:	4842      	ldr	r0, [pc, #264]	@ (8001588 <MX_GPIO_Init+0x2e0>)
 800147e:	f002 fd5f 	bl	8003f40 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001482:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001486:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001488:	2302      	movs	r3, #2
 800148a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800148c:	2300      	movs	r3, #0
 800148e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001490:	2300      	movs	r3, #0
 8001492:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001494:	2301      	movs	r3, #1
 8001496:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001498:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800149c:	4619      	mov	r1, r3
 800149e:	483c      	ldr	r0, [pc, #240]	@ (8001590 <MX_GPIO_Init+0x2e8>)
 80014a0:	f002 fd4e 	bl	8003f40 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 80014a4:	f44f 4330 	mov.w	r3, #45056	@ 0xb000
 80014a8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014aa:	2302      	movs	r3, #2
 80014ac:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ae:	2300      	movs	r3, #0
 80014b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014b2:	2300      	movs	r3, #0
 80014b4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 80014b6:	230d      	movs	r3, #13
 80014b8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014ba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014be:	4619      	mov	r1, r3
 80014c0:	4833      	ldr	r0, [pc, #204]	@ (8001590 <MX_GPIO_Init+0x2e8>)
 80014c2:	f002 fd3d 	bl	8003f40 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 80014c6:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80014ca:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014cc:	2302      	movs	r3, #2
 80014ce:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014d0:	2300      	movs	r3, #0
 80014d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014d4:	2300      	movs	r3, #0
 80014d6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 80014d8:	230e      	movs	r3, #14
 80014da:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014dc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014e0:	4619      	mov	r1, r3
 80014e2:	482b      	ldr	r0, [pc, #172]	@ (8001590 <MX_GPIO_Init+0x2e8>)
 80014e4:	f002 fd2c 	bl	8003f40 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80014e8:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80014ec:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014ee:	2302      	movs	r3, #2
 80014f0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014f2:	2300      	movs	r3, #0
 80014f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014f6:	2303      	movs	r3, #3
 80014f8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80014fa:	2307      	movs	r3, #7
 80014fc:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80014fe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001502:	4619      	mov	r1, r3
 8001504:	4823      	ldr	r0, [pc, #140]	@ (8001594 <MX_GPIO_Init+0x2ec>)
 8001506:	f002 fd1b 	bl	8003f40 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800150a:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 800150e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001510:	2302      	movs	r3, #2
 8001512:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001514:	2300      	movs	r3, #0
 8001516:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001518:	2300      	movs	r3, #0
 800151a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800151c:	2302      	movs	r3, #2
 800151e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001520:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001524:	4619      	mov	r1, r3
 8001526:	481b      	ldr	r0, [pc, #108]	@ (8001594 <MX_GPIO_Init+0x2ec>)
 8001528:	f002 fd0a 	bl	8003f40 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 800152c:	2340      	movs	r3, #64	@ 0x40
 800152e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001530:	2302      	movs	r3, #2
 8001532:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001534:	2300      	movs	r3, #0
 8001536:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001538:	2300      	movs	r3, #0
 800153a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 800153c:	230d      	movs	r3, #13
 800153e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001540:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001544:	4619      	mov	r1, r3
 8001546:	4814      	ldr	r0, [pc, #80]	@ (8001598 <MX_GPIO_Init+0x2f0>)
 8001548:	f002 fcfa 	bl	8003f40 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 PC10 PC11
                           PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 800154c:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 8001550:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001552:	2302      	movs	r3, #2
 8001554:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001556:	2300      	movs	r3, #0
 8001558:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800155a:	2303      	movs	r3, #3
 800155c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800155e:	230c      	movs	r3, #12
 8001560:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001562:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001566:	4619      	mov	r1, r3
 8001568:	480b      	ldr	r0, [pc, #44]	@ (8001598 <MX_GPIO_Init+0x2f0>)
 800156a:	f002 fce9 	bl	8003f40 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 800156e:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 8001572:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001574:	2302      	movs	r3, #2
 8001576:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001578:	2300      	movs	r3, #0
 800157a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800157c:	2303      	movs	r3, #3
 800157e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001580:	230a      	movs	r3, #10
 8001582:	e00b      	b.n	800159c <MX_GPIO_Init+0x2f4>
 8001584:	40021000 	.word	0x40021000
 8001588:	48001000 	.word	0x48001000
 800158c:	48001400 	.word	0x48001400
 8001590:	48000400 	.word	0x48000400
 8001594:	48000c00 	.word	0x48000c00
 8001598:	48000800 	.word	0x48000800
 800159c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800159e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015a2:	4619      	mov	r1, r3
 80015a4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015a8:	f002 fcca 	bl	8003f40 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 80015ac:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80015b0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015b2:	2300      	movs	r3, #0
 80015b4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b6:	2300      	movs	r3, #0
 80015b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015ba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015be:	4619      	mov	r1, r3
 80015c0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015c4:	f002 fcbc 	bl	8003f40 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80015c8:	2301      	movs	r3, #1
 80015ca:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015cc:	2302      	movs	r3, #2
 80015ce:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d0:	2300      	movs	r3, #0
 80015d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015d4:	2303      	movs	r3, #3
 80015d6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80015d8:	2309      	movs	r3, #9
 80015da:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80015dc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015e0:	4619      	mov	r1, r3
 80015e2:	4834      	ldr	r0, [pc, #208]	@ (80016b4 <MX_GPIO_Init+0x40c>)
 80015e4:	f002 fcac 	bl	8003f40 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80015e8:	2304      	movs	r3, #4
 80015ea:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015ec:	2302      	movs	r3, #2
 80015ee:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f0:	2300      	movs	r3, #0
 80015f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015f4:	2303      	movs	r3, #3
 80015f6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80015f8:	230c      	movs	r3, #12
 80015fa:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80015fc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001600:	4619      	mov	r1, r3
 8001602:	482c      	ldr	r0, [pc, #176]	@ (80016b4 <MX_GPIO_Init+0x40c>)
 8001604:	f002 fc9c 	bl	8003f40 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD3 PD4 PD5 PD6 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8001608:	2378      	movs	r3, #120	@ 0x78
 800160a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800160c:	2302      	movs	r3, #2
 800160e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001610:	2300      	movs	r3, #0
 8001612:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001614:	2303      	movs	r3, #3
 8001616:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001618:	2307      	movs	r3, #7
 800161a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800161c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001620:	4619      	mov	r1, r3
 8001622:	4824      	ldr	r0, [pc, #144]	@ (80016b4 <MX_GPIO_Init+0x40c>)
 8001624:	f002 fc8c 	bl	8003f40 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001628:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800162c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800162e:	2302      	movs	r3, #2
 8001630:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001632:	2300      	movs	r3, #0
 8001634:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001636:	2303      	movs	r3, #3
 8001638:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800163a:	2307      	movs	r3, #7
 800163c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800163e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001642:	4619      	mov	r1, r3
 8001644:	481c      	ldr	r0, [pc, #112]	@ (80016b8 <MX_GPIO_Init+0x410>)
 8001646:	f002 fc7b 	bl	8003f40 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 800164a:	2338      	movs	r3, #56	@ 0x38
 800164c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800164e:	2302      	movs	r3, #2
 8001650:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001652:	2300      	movs	r3, #0
 8001654:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001656:	2303      	movs	r3, #3
 8001658:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800165a:	2306      	movs	r3, #6
 800165c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800165e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001662:	4619      	mov	r1, r3
 8001664:	4815      	ldr	r0, [pc, #84]	@ (80016bc <MX_GPIO_Init+0x414>)
 8001666:	f002 fc6b 	bl	8003f40 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800166a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800166e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001670:	2312      	movs	r3, #18
 8001672:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001674:	2300      	movs	r3, #0
 8001676:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001678:	2303      	movs	r3, #3
 800167a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800167c:	2304      	movs	r3, #4
 800167e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001680:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001684:	4619      	mov	r1, r3
 8001686:	480d      	ldr	r0, [pc, #52]	@ (80016bc <MX_GPIO_Init+0x414>)
 8001688:	f002 fc5a 	bl	8003f40 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800168c:	2301      	movs	r3, #1
 800168e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001690:	2302      	movs	r3, #2
 8001692:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001694:	2300      	movs	r3, #0
 8001696:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001698:	2300      	movs	r3, #0
 800169a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800169c:	2302      	movs	r3, #2
 800169e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80016a0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016a4:	4619      	mov	r1, r3
 80016a6:	4806      	ldr	r0, [pc, #24]	@ (80016c0 <MX_GPIO_Init+0x418>)
 80016a8:	f002 fc4a 	bl	8003f40 <HAL_GPIO_Init>

}
 80016ac:	bf00      	nop
 80016ae:	3738      	adds	r7, #56	@ 0x38
 80016b0:	46bd      	mov	sp, r7
 80016b2:	bd80      	pop	{r7, pc}
 80016b4:	48000c00 	.word	0x48000c00
 80016b8:	48001800 	.word	0x48001800
 80016bc:	48000400 	.word	0x48000400
 80016c0:	48001000 	.word	0x48001000

080016c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80016c8:	f000 fc4f 	bl	8001f6a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016cc:	f000 f83c 	bl	8001748 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016d0:	f7ff fdea 	bl	80012a8 <MX_GPIO_Init>
  MX_DMA_Init();
 80016d4:	f7ff fdbe 	bl	8001254 <MX_DMA_Init>
  MX_ADC1_Init();
 80016d8:	f7ff fc14 	bl	8000f04 <MX_ADC1_Init>
  MX_LPUART1_UART_Init();
 80016dc:	f000 fb5e 	bl	8001d9c <MX_LPUART1_UART_Init>
  MX_DAC1_Init();
 80016e0:	f7ff fd46 	bl	8001170 <MX_DAC1_Init>
  MX_TIM3_Init();
 80016e4:	f000 faa2 	bl	8001c2c <MX_TIM3_Init>

  /* USER CODE BEGIN 2 */

  HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 80016e8:	2100      	movs	r1, #0
 80016ea:	4812      	ldr	r0, [pc, #72]	@ (8001734 <main+0x70>)
 80016ec:	f001 fff3 	bl	80036d6 <HAL_DAC_Start>

  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 80016f0:	217f      	movs	r1, #127	@ 0x7f
 80016f2:	4811      	ldr	r0, [pc, #68]	@ (8001738 <main+0x74>)
 80016f4:	f001 fe5c 	bl	80033b0 <HAL_ADCEx_Calibration_Start>
  // configure direct memory access to value_adc
  HAL_ADC_Start_DMA(&hadc1,(uint32_t*)&value_adc,1);
 80016f8:	2201      	movs	r2, #1
 80016fa:	4910      	ldr	r1, [pc, #64]	@ (800173c <main+0x78>)
 80016fc:	480e      	ldr	r0, [pc, #56]	@ (8001738 <main+0x74>)
 80016fe:	f001 f813 	bl	8002728 <HAL_ADC_Start_DMA>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  printf("\r\n Beginning primary software loop \n");
 8001702:	480f      	ldr	r0, [pc, #60]	@ (8001740 <main+0x7c>)
 8001704:	f006 fc42 	bl	8007f8c <puts>


  // FOR PART 3
  set_note_freq(262); // 262 Hz -> Middle C
 8001708:	f44f 7083 	mov.w	r0, #262	@ 0x106
 800170c:	f000 f874 	bl	80017f8 <set_note_freq>

  HAL_Delay(1000);
 8001710:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001714:	f000 fc9e 	bl	8002054 <HAL_Delay>


  HAL_TIM_Base_Start_IT(&htim3);
 8001718:	480a      	ldr	r0, [pc, #40]	@ (8001744 <main+0x80>)
 800171a:	f004 fabf 	bl	8005c9c <HAL_TIM_Base_Start_IT>
  HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800171e:	2200      	movs	r2, #0
 8001720:	2100      	movs	r1, #0
 8001722:	201d      	movs	r0, #29
 8001724:	f001 ff7f 	bl	8003626 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001728:	201d      	movs	r0, #29
 800172a:	f001 ff98 	bl	800365e <HAL_NVIC_EnableIRQ>



  while (1)
 800172e:	bf00      	nop
 8001730:	e7fd      	b.n	800172e <main+0x6a>
 8001732:	bf00      	nop
 8001734:	20040354 	.word	0x20040354
 8001738:	2004028c 	.word	0x2004028c
 800173c:	20040368 	.word	0x20040368
 8001740:	08009d18 	.word	0x08009d18
 8001744:	20040378 	.word	0x20040378

08001748 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b096      	sub	sp, #88	@ 0x58
 800174c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800174e:	f107 0314 	add.w	r3, r7, #20
 8001752:	2244      	movs	r2, #68	@ 0x44
 8001754:	2100      	movs	r1, #0
 8001756:	4618      	mov	r0, r3
 8001758:	f006 fc20 	bl	8007f9c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800175c:	463b      	mov	r3, r7
 800175e:	2200      	movs	r2, #0
 8001760:	601a      	str	r2, [r3, #0]
 8001762:	605a      	str	r2, [r3, #4]
 8001764:	609a      	str	r2, [r3, #8]
 8001766:	60da      	str	r2, [r3, #12]
 8001768:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 800176a:	2000      	movs	r0, #0
 800176c:	f002 fd9a 	bl	80042a4 <HAL_PWREx_ControlVoltageScaling>
 8001770:	4603      	mov	r3, r0
 8001772:	2b00      	cmp	r3, #0
 8001774:	d001      	beq.n	800177a <SystemClock_Config+0x32>
  {
    Error_Handler();
 8001776:	f000 f838 	bl	80017ea <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800177a:	2310      	movs	r3, #16
 800177c:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800177e:	2301      	movs	r3, #1
 8001780:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001782:	2300      	movs	r3, #0
 8001784:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001786:	2360      	movs	r3, #96	@ 0x60
 8001788:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800178a:	2302      	movs	r3, #2
 800178c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800178e:	2301      	movs	r3, #1
 8001790:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001792:	2301      	movs	r3, #1
 8001794:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 8001796:	233c      	movs	r3, #60	@ 0x3c
 8001798:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800179a:	2302      	movs	r3, #2
 800179c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800179e:	2302      	movs	r3, #2
 80017a0:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80017a2:	2302      	movs	r3, #2
 80017a4:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017a6:	f107 0314 	add.w	r3, r7, #20
 80017aa:	4618      	mov	r0, r3
 80017ac:	f002 fe2e 	bl	800440c <HAL_RCC_OscConfig>
 80017b0:	4603      	mov	r3, r0
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d001      	beq.n	80017ba <SystemClock_Config+0x72>
  {
    Error_Handler();
 80017b6:	f000 f818 	bl	80017ea <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017ba:	230f      	movs	r3, #15
 80017bc:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017be:	2303      	movs	r3, #3
 80017c0:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017c2:	2300      	movs	r3, #0
 80017c4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80017c6:	2300      	movs	r3, #0
 80017c8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80017ca:	2300      	movs	r3, #0
 80017cc:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80017ce:	463b      	mov	r3, r7
 80017d0:	2105      	movs	r1, #5
 80017d2:	4618      	mov	r0, r3
 80017d4:	f003 fa34 	bl	8004c40 <HAL_RCC_ClockConfig>
 80017d8:	4603      	mov	r3, r0
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d001      	beq.n	80017e2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80017de:	f000 f804 	bl	80017ea <Error_Handler>
  }
}
 80017e2:	bf00      	nop
 80017e4:	3758      	adds	r7, #88	@ 0x58
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bd80      	pop	{r7, pc}

080017ea <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017ea:	b480      	push	{r7}
 80017ec:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017ee:	b672      	cpsid	i
}
 80017f0:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017f2:	bf00      	nop
 80017f4:	e7fd      	b.n	80017f2 <Error_Handler+0x8>
	...

080017f8 <set_note_freq>:
	return arr;
}



void set_note_freq(int freq_hz) {
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b086      	sub	sp, #24
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
    uint32_t timer_clk = HAL_RCC_GetPCLK1Freq(); // for APB1 timers on STM32L4
 8001800:	f003 fbf0 	bl	8004fe4 <HAL_RCC_GetPCLK1Freq>
 8001804:	6178      	str	r0, [r7, #20]
    uint32_t prescaler = htim3.Init.Prescaler + 1;
 8001806:	4b0e      	ldr	r3, [pc, #56]	@ (8001840 <set_note_freq+0x48>)
 8001808:	685b      	ldr	r3, [r3, #4]
 800180a:	3301      	adds	r3, #1
 800180c:	613b      	str	r3, [r7, #16]
    uint32_t timer_tick = timer_clk / prescaler;
 800180e:	697a      	ldr	r2, [r7, #20]
 8001810:	693b      	ldr	r3, [r7, #16]
 8001812:	fbb2 f3f3 	udiv	r3, r2, r3
 8001816:	60fb      	str	r3, [r7, #12]

    uint32_t arr = timer_tick / (freq_hz * SINE_TABLE_LEN) - 1;
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	021b      	lsls	r3, r3, #8
 800181c:	461a      	mov	r2, r3
 800181e:	68fb      	ldr	r3, [r7, #12]
 8001820:	fbb3 f3f2 	udiv	r3, r3, r2
 8001824:	3b01      	subs	r3, #1
 8001826:	60bb      	str	r3, [r7, #8]
    __HAL_TIM_SET_AUTORELOAD(&htim3, arr);
 8001828:	4b05      	ldr	r3, [pc, #20]	@ (8001840 <set_note_freq+0x48>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	68ba      	ldr	r2, [r7, #8]
 800182e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001830:	4a03      	ldr	r2, [pc, #12]	@ (8001840 <set_note_freq+0x48>)
 8001832:	68bb      	ldr	r3, [r7, #8]
 8001834:	60d3      	str	r3, [r2, #12]
}
 8001836:	bf00      	nop
 8001838:	3718      	adds	r7, #24
 800183a:	46bd      	mov	sp, r7
 800183c:	bd80      	pop	{r7, pc}
 800183e:	bf00      	nop
 8001840:	20040378 	.word	0x20040378

08001844 <snap_freq_to_note>:

int snap_freq_to_note(int f_in, Musical_Scale* scale) {
 8001844:	b480      	push	{r7}
 8001846:	b089      	sub	sp, #36	@ 0x24
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
 800184c:	6039      	str	r1, [r7, #0]
	int best = scale->freqs[0];
 800184e:	683b      	ldr	r3, [r7, #0]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	61fb      	str	r3, [r7, #28]
	int best_diff = fabsf(f_in - best);
 8001856:	687a      	ldr	r2, [r7, #4]
 8001858:	69fb      	ldr	r3, [r7, #28]
 800185a:	1ad3      	subs	r3, r2, r3
 800185c:	ee07 3a90 	vmov	s15, r3
 8001860:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001864:	eef0 7ae7 	vabs.f32	s15, s15
 8001868:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800186c:	ee17 3a90 	vmov	r3, s15
 8001870:	61bb      	str	r3, [r7, #24]
	int best_note_i = 0;
 8001872:	2300      	movs	r3, #0
 8001874:	613b      	str	r3, [r7, #16]

	for (int i = 1; i < scale->count; i++) {
 8001876:	2301      	movs	r3, #1
 8001878:	617b      	str	r3, [r7, #20]
 800187a:	e02e      	b.n	80018da <snap_freq_to_note+0x96>
		float diff = fabsf(f_in - scale->freqs[i]);
 800187c:	683b      	ldr	r3, [r7, #0]
 800187e:	681a      	ldr	r2, [r3, #0]
 8001880:	697b      	ldr	r3, [r7, #20]
 8001882:	009b      	lsls	r3, r3, #2
 8001884:	4413      	add	r3, r2
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	687a      	ldr	r2, [r7, #4]
 800188a:	1ad3      	subs	r3, r2, r3
 800188c:	ee07 3a90 	vmov	s15, r3
 8001890:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001894:	eef0 7ae7 	vabs.f32	s15, s15
 8001898:	edc7 7a03 	vstr	s15, [r7, #12]
		if (diff < best_diff) {
 800189c:	69bb      	ldr	r3, [r7, #24]
 800189e:	ee07 3a90 	vmov	s15, r3
 80018a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80018a6:	ed97 7a03 	vldr	s14, [r7, #12]
 80018aa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80018ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018b2:	d50f      	bpl.n	80018d4 <snap_freq_to_note+0x90>
			best = scale->freqs[i];
 80018b4:	683b      	ldr	r3, [r7, #0]
 80018b6:	681a      	ldr	r2, [r3, #0]
 80018b8:	697b      	ldr	r3, [r7, #20]
 80018ba:	009b      	lsls	r3, r3, #2
 80018bc:	4413      	add	r3, r2
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	61fb      	str	r3, [r7, #28]
			best_diff = diff;
 80018c2:	edd7 7a03 	vldr	s15, [r7, #12]
 80018c6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80018ca:	ee17 3a90 	vmov	r3, s15
 80018ce:	61bb      	str	r3, [r7, #24]
			best_note_i = i;
 80018d0:	697b      	ldr	r3, [r7, #20]
 80018d2:	613b      	str	r3, [r7, #16]
	for (int i = 1; i < scale->count; i++) {
 80018d4:	697b      	ldr	r3, [r7, #20]
 80018d6:	3301      	adds	r3, #1
 80018d8:	617b      	str	r3, [r7, #20]
 80018da:	683b      	ldr	r3, [r7, #0]
 80018dc:	689b      	ldr	r3, [r3, #8]
 80018de:	697a      	ldr	r2, [r7, #20]
 80018e0:	429a      	cmp	r2, r3
 80018e2:	dbcb      	blt.n	800187c <snap_freq_to_note+0x38>
		}
	}

	// printf("Converted %dHz to %d (%s)\r\n", f_in, best,  scale->notes[best_note_i]);
	return best;
 80018e4:	69fb      	ldr	r3, [r7, #28]

}
 80018e6:	4618      	mov	r0, r3
 80018e8:	3724      	adds	r7, #36	@ 0x24
 80018ea:	46bd      	mov	sp, r7
 80018ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f0:	4770      	bx	lr
	...

080018f4 <music_player_update_frequency>:

void music_player_init() {
	sine_table_arr = sine_table_init();
}

void music_player_update_frequency(uint16_t adc_copy) {
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b084      	sub	sp, #16
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	4603      	mov	r3, r0
 80018fc:	80fb      	strh	r3, [r7, #6]
	int scale_freq = F_MIN + adc_copy*(F_MAX-F_MIN)/DAC_MAX;
 80018fe:	88fb      	ldrh	r3, [r7, #6]
 8001900:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8001904:	fb02 f303 	mul.w	r3, r2, r3
 8001908:	4a0a      	ldr	r2, [pc, #40]	@ (8001934 <music_player_update_frequency+0x40>)
 800190a:	fb82 1203 	smull	r1, r2, r2, r3
 800190e:	441a      	add	r2, r3
 8001910:	12d2      	asrs	r2, r2, #11
 8001912:	17db      	asrs	r3, r3, #31
 8001914:	1ad3      	subs	r3, r2, r3
 8001916:	3364      	adds	r3, #100	@ 0x64
 8001918:	60fb      	str	r3, [r7, #12]
	int note = snap_freq_to_note(scale_freq, &A_Minor_Blues_Scale);
 800191a:	4907      	ldr	r1, [pc, #28]	@ (8001938 <music_player_update_frequency+0x44>)
 800191c:	68f8      	ldr	r0, [r7, #12]
 800191e:	f7ff ff91 	bl	8001844 <snap_freq_to_note>
 8001922:	60b8      	str	r0, [r7, #8]
	set_note_freq(note);
 8001924:	68b8      	ldr	r0, [r7, #8]
 8001926:	f7ff ff67 	bl	80017f8 <set_note_freq>
}
 800192a:	bf00      	nop
 800192c:	3710      	adds	r7, #16
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}
 8001932:	bf00      	nop
 8001934:	80080081 	.word	0x80080081
 8001938:	20040090 	.word	0x20040090

0800193c <music_player_get_dac_output>:


uint16_t music_player_get_dac_output() {
 800193c:	b480      	push	{r7}
 800193e:	b083      	sub	sp, #12
 8001940:	af00      	add	r7, sp, #0
	sine_cycle = (sine_cycle + 1) % SINE_TABLE_LEN; // so it wraps back to 0
 8001942:	4b0c      	ldr	r3, [pc, #48]	@ (8001974 <music_player_get_dac_output+0x38>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	3301      	adds	r3, #1
 8001948:	425a      	negs	r2, r3
 800194a:	b2db      	uxtb	r3, r3
 800194c:	b2d2      	uxtb	r2, r2
 800194e:	bf58      	it	pl
 8001950:	4253      	negpl	r3, r2
 8001952:	4a08      	ldr	r2, [pc, #32]	@ (8001974 <music_player_get_dac_output+0x38>)
 8001954:	6013      	str	r3, [r2, #0]
	uint16_t output_dac = sine_table_arr[sine_cycle];
 8001956:	4b08      	ldr	r3, [pc, #32]	@ (8001978 <music_player_get_dac_output+0x3c>)
 8001958:	681a      	ldr	r2, [r3, #0]
 800195a:	4b06      	ldr	r3, [pc, #24]	@ (8001974 <music_player_get_dac_output+0x38>)
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	005b      	lsls	r3, r3, #1
 8001960:	4413      	add	r3, r2
 8001962:	881b      	ldrh	r3, [r3, #0]
 8001964:	80fb      	strh	r3, [r7, #6]
	return output_dac;
 8001966:	88fb      	ldrh	r3, [r7, #6]
}
 8001968:	4618      	mov	r0, r3
 800196a:	370c      	adds	r7, #12
 800196c:	46bd      	mov	sp, r7
 800196e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001972:	4770      	bx	lr
 8001974:	2004036c 	.word	0x2004036c
 8001978:	20040370 	.word	0x20040370

0800197c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800197c:	b480      	push	{r7}
 800197e:	b083      	sub	sp, #12
 8001980:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001982:	4b0f      	ldr	r3, [pc, #60]	@ (80019c0 <HAL_MspInit+0x44>)
 8001984:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001986:	4a0e      	ldr	r2, [pc, #56]	@ (80019c0 <HAL_MspInit+0x44>)
 8001988:	f043 0301 	orr.w	r3, r3, #1
 800198c:	6613      	str	r3, [r2, #96]	@ 0x60
 800198e:	4b0c      	ldr	r3, [pc, #48]	@ (80019c0 <HAL_MspInit+0x44>)
 8001990:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001992:	f003 0301 	and.w	r3, r3, #1
 8001996:	607b      	str	r3, [r7, #4]
 8001998:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800199a:	4b09      	ldr	r3, [pc, #36]	@ (80019c0 <HAL_MspInit+0x44>)
 800199c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800199e:	4a08      	ldr	r2, [pc, #32]	@ (80019c0 <HAL_MspInit+0x44>)
 80019a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019a4:	6593      	str	r3, [r2, #88]	@ 0x58
 80019a6:	4b06      	ldr	r3, [pc, #24]	@ (80019c0 <HAL_MspInit+0x44>)
 80019a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019ae:	603b      	str	r3, [r7, #0]
 80019b0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019b2:	bf00      	nop
 80019b4:	370c      	adds	r7, #12
 80019b6:	46bd      	mov	sp, r7
 80019b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019bc:	4770      	bx	lr
 80019be:	bf00      	nop
 80019c0:	40021000 	.word	0x40021000

080019c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019c4:	b480      	push	{r7}
 80019c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80019c8:	bf00      	nop
 80019ca:	e7fd      	b.n	80019c8 <NMI_Handler+0x4>

080019cc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019cc:	b480      	push	{r7}
 80019ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019d0:	bf00      	nop
 80019d2:	e7fd      	b.n	80019d0 <HardFault_Handler+0x4>

080019d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019d4:	b480      	push	{r7}
 80019d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019d8:	bf00      	nop
 80019da:	e7fd      	b.n	80019d8 <MemManage_Handler+0x4>

080019dc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019dc:	b480      	push	{r7}
 80019de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019e0:	bf00      	nop
 80019e2:	e7fd      	b.n	80019e0 <BusFault_Handler+0x4>

080019e4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019e4:	b480      	push	{r7}
 80019e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019e8:	bf00      	nop
 80019ea:	e7fd      	b.n	80019e8 <UsageFault_Handler+0x4>

080019ec <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019ec:	b480      	push	{r7}
 80019ee:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80019f0:	bf00      	nop
 80019f2:	46bd      	mov	sp, r7
 80019f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f8:	4770      	bx	lr

080019fa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019fa:	b480      	push	{r7}
 80019fc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019fe:	bf00      	nop
 8001a00:	46bd      	mov	sp, r7
 8001a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a06:	4770      	bx	lr

08001a08 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a0c:	bf00      	nop
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a14:	4770      	bx	lr

08001a16 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a16:	b580      	push	{r7, lr}
 8001a18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a1a:	f000 fafb 	bl	8002014 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a1e:	bf00      	nop
 8001a20:	bd80      	pop	{r7, pc}
	...

08001a24 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001a28:	4802      	ldr	r0, [pc, #8]	@ (8001a34 <DMA1_Channel1_IRQHandler+0x10>)
 8001a2a:	f002 f93a 	bl	8003ca2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001a2e:	bf00      	nop
 8001a30:	bd80      	pop	{r7, pc}
 8001a32:	bf00      	nop
 8001a34:	200402f4 	.word	0x200402f4

08001a38 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b082      	sub	sp, #8
 8001a3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */


  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3); // <- clears flag
 8001a3e:	480c      	ldr	r0, [pc, #48]	@ (8001a70 <TIM3_IRQHandler+0x38>)
 8001a40:	f004 f99c 	bl	8005d7c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */


  uint16_t output_dac = music_player_get_dac_output();
 8001a44:	f7ff ff7a 	bl	800193c <music_player_get_dac_output>
 8001a48:	4603      	mov	r3, r0
 8001a4a:	80fb      	strh	r3, [r7, #6]

  // uint16_t output_dac = sine_cycle;
  HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, output_dac);
 8001a4c:	88fb      	ldrh	r3, [r7, #6]
 8001a4e:	2200      	movs	r2, #0
 8001a50:	2100      	movs	r1, #0
 8001a52:	4808      	ldr	r0, [pc, #32]	@ (8001a74 <TIM3_IRQHandler+0x3c>)
 8001a54:	f001 fe91 	bl	800377a <HAL_DAC_SetValue>
  // FOR DEBUG DAC OUTPUT
  // for(int i = 0; i < 100; i++);
  // printf("DAC: %u,\tADC: %lu\r\n", output_dac, value_adc);

  // a snappier place to set the new frequency so each subsequent sample has the new frequency
  uint16_t copy = value_adc;
 8001a58:	4b07      	ldr	r3, [pc, #28]	@ (8001a78 <TIM3_IRQHandler+0x40>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	80bb      	strh	r3, [r7, #4]
  music_player_update_frequency(copy);
 8001a5e:	88bb      	ldrh	r3, [r7, #4]
 8001a60:	4618      	mov	r0, r3
 8001a62:	f7ff ff47 	bl	80018f4 <music_player_update_frequency>
//	uint32_t arr = __HAL_TIM_GET_AUTORELOAD(&htim3);
//	printf("\r%lu\n", arr);


  /* USER CODE END TIM3_IRQn 1 */
}
 8001a66:	bf00      	nop
 8001a68:	3708      	adds	r7, #8
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bd80      	pop	{r7, pc}
 8001a6e:	bf00      	nop
 8001a70:	20040378 	.word	0x20040378
 8001a74:	20040354 	.word	0x20040354
 8001a78:	20040368 	.word	0x20040368

08001a7c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	af00      	add	r7, sp, #0
  return 1;
 8001a80:	2301      	movs	r3, #1
}
 8001a82:	4618      	mov	r0, r3
 8001a84:	46bd      	mov	sp, r7
 8001a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8a:	4770      	bx	lr

08001a8c <_kill>:

int _kill(int pid, int sig)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b082      	sub	sp, #8
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
 8001a94:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001a96:	f006 fa99 	bl	8007fcc <__errno>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	2216      	movs	r2, #22
 8001a9e:	601a      	str	r2, [r3, #0]
  return -1;
 8001aa0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	3708      	adds	r7, #8
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	bd80      	pop	{r7, pc}

08001aac <_exit>:

void _exit (int status)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b082      	sub	sp, #8
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001ab4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001ab8:	6878      	ldr	r0, [r7, #4]
 8001aba:	f7ff ffe7 	bl	8001a8c <_kill>
  while (1) {}    /* Make sure we hang here */
 8001abe:	bf00      	nop
 8001ac0:	e7fd      	b.n	8001abe <_exit+0x12>

08001ac2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001ac2:	b580      	push	{r7, lr}
 8001ac4:	b086      	sub	sp, #24
 8001ac6:	af00      	add	r7, sp, #0
 8001ac8:	60f8      	str	r0, [r7, #12]
 8001aca:	60b9      	str	r1, [r7, #8]
 8001acc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ace:	2300      	movs	r3, #0
 8001ad0:	617b      	str	r3, [r7, #20]
 8001ad2:	e00a      	b.n	8001aea <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001ad4:	f3af 8000 	nop.w
 8001ad8:	4601      	mov	r1, r0
 8001ada:	68bb      	ldr	r3, [r7, #8]
 8001adc:	1c5a      	adds	r2, r3, #1
 8001ade:	60ba      	str	r2, [r7, #8]
 8001ae0:	b2ca      	uxtb	r2, r1
 8001ae2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ae4:	697b      	ldr	r3, [r7, #20]
 8001ae6:	3301      	adds	r3, #1
 8001ae8:	617b      	str	r3, [r7, #20]
 8001aea:	697a      	ldr	r2, [r7, #20]
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	429a      	cmp	r2, r3
 8001af0:	dbf0      	blt.n	8001ad4 <_read+0x12>
  }

  return len;
 8001af2:	687b      	ldr	r3, [r7, #4]
}
 8001af4:	4618      	mov	r0, r3
 8001af6:	3718      	adds	r7, #24
 8001af8:	46bd      	mov	sp, r7
 8001afa:	bd80      	pop	{r7, pc}

08001afc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b086      	sub	sp, #24
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	60f8      	str	r0, [r7, #12]
 8001b04:	60b9      	str	r1, [r7, #8]
 8001b06:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b08:	2300      	movs	r3, #0
 8001b0a:	617b      	str	r3, [r7, #20]
 8001b0c:	e009      	b.n	8001b22 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001b0e:	68bb      	ldr	r3, [r7, #8]
 8001b10:	1c5a      	adds	r2, r3, #1
 8001b12:	60ba      	str	r2, [r7, #8]
 8001b14:	781b      	ldrb	r3, [r3, #0]
 8001b16:	4618      	mov	r0, r3
 8001b18:	f000 f9ec 	bl	8001ef4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b1c:	697b      	ldr	r3, [r7, #20]
 8001b1e:	3301      	adds	r3, #1
 8001b20:	617b      	str	r3, [r7, #20]
 8001b22:	697a      	ldr	r2, [r7, #20]
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	429a      	cmp	r2, r3
 8001b28:	dbf1      	blt.n	8001b0e <_write+0x12>
  }
  return len;
 8001b2a:	687b      	ldr	r3, [r7, #4]
}
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	3718      	adds	r7, #24
 8001b30:	46bd      	mov	sp, r7
 8001b32:	bd80      	pop	{r7, pc}

08001b34 <_close>:

int _close(int file)
{
 8001b34:	b480      	push	{r7}
 8001b36:	b083      	sub	sp, #12
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001b3c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001b40:	4618      	mov	r0, r3
 8001b42:	370c      	adds	r7, #12
 8001b44:	46bd      	mov	sp, r7
 8001b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4a:	4770      	bx	lr

08001b4c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	b083      	sub	sp, #12
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
 8001b54:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001b56:	683b      	ldr	r3, [r7, #0]
 8001b58:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001b5c:	605a      	str	r2, [r3, #4]
  return 0;
 8001b5e:	2300      	movs	r3, #0
}
 8001b60:	4618      	mov	r0, r3
 8001b62:	370c      	adds	r7, #12
 8001b64:	46bd      	mov	sp, r7
 8001b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6a:	4770      	bx	lr

08001b6c <_isatty>:

int _isatty(int file)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	b083      	sub	sp, #12
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001b74:	2301      	movs	r3, #1
}
 8001b76:	4618      	mov	r0, r3
 8001b78:	370c      	adds	r7, #12
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b80:	4770      	bx	lr

08001b82 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b82:	b480      	push	{r7}
 8001b84:	b085      	sub	sp, #20
 8001b86:	af00      	add	r7, sp, #0
 8001b88:	60f8      	str	r0, [r7, #12]
 8001b8a:	60b9      	str	r1, [r7, #8]
 8001b8c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001b8e:	2300      	movs	r3, #0
}
 8001b90:	4618      	mov	r0, r3
 8001b92:	3714      	adds	r7, #20
 8001b94:	46bd      	mov	sp, r7
 8001b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9a:	4770      	bx	lr

08001b9c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b086      	sub	sp, #24
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ba4:	4a14      	ldr	r2, [pc, #80]	@ (8001bf8 <_sbrk+0x5c>)
 8001ba6:	4b15      	ldr	r3, [pc, #84]	@ (8001bfc <_sbrk+0x60>)
 8001ba8:	1ad3      	subs	r3, r2, r3
 8001baa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001bac:	697b      	ldr	r3, [r7, #20]
 8001bae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001bb0:	4b13      	ldr	r3, [pc, #76]	@ (8001c00 <_sbrk+0x64>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d102      	bne.n	8001bbe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001bb8:	4b11      	ldr	r3, [pc, #68]	@ (8001c00 <_sbrk+0x64>)
 8001bba:	4a12      	ldr	r2, [pc, #72]	@ (8001c04 <_sbrk+0x68>)
 8001bbc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001bbe:	4b10      	ldr	r3, [pc, #64]	@ (8001c00 <_sbrk+0x64>)
 8001bc0:	681a      	ldr	r2, [r3, #0]
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	4413      	add	r3, r2
 8001bc6:	693a      	ldr	r2, [r7, #16]
 8001bc8:	429a      	cmp	r2, r3
 8001bca:	d207      	bcs.n	8001bdc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001bcc:	f006 f9fe 	bl	8007fcc <__errno>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	220c      	movs	r2, #12
 8001bd4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001bd6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001bda:	e009      	b.n	8001bf0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001bdc:	4b08      	ldr	r3, [pc, #32]	@ (8001c00 <_sbrk+0x64>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001be2:	4b07      	ldr	r3, [pc, #28]	@ (8001c00 <_sbrk+0x64>)
 8001be4:	681a      	ldr	r2, [r3, #0]
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	4413      	add	r3, r2
 8001bea:	4a05      	ldr	r2, [pc, #20]	@ (8001c00 <_sbrk+0x64>)
 8001bec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001bee:	68fb      	ldr	r3, [r7, #12]
}
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	3718      	adds	r7, #24
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	bd80      	pop	{r7, pc}
 8001bf8:	200a0000 	.word	0x200a0000
 8001bfc:	00000400 	.word	0x00000400
 8001c00:	20040374 	.word	0x20040374
 8001c04:	200405a8 	.word	0x200405a8

08001c08 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001c08:	b480      	push	{r7}
 8001c0a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001c0c:	4b06      	ldr	r3, [pc, #24]	@ (8001c28 <SystemInit+0x20>)
 8001c0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c12:	4a05      	ldr	r2, [pc, #20]	@ (8001c28 <SystemInit+0x20>)
 8001c14:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001c18:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001c1c:	bf00      	nop
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c24:	4770      	bx	lr
 8001c26:	bf00      	nop
 8001c28:	e000ed00 	.word	0xe000ed00

08001c2c <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b088      	sub	sp, #32
 8001c30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c32:	f107 0310 	add.w	r3, r7, #16
 8001c36:	2200      	movs	r2, #0
 8001c38:	601a      	str	r2, [r3, #0]
 8001c3a:	605a      	str	r2, [r3, #4]
 8001c3c:	609a      	str	r2, [r3, #8]
 8001c3e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c40:	1d3b      	adds	r3, r7, #4
 8001c42:	2200      	movs	r2, #0
 8001c44:	601a      	str	r2, [r3, #0]
 8001c46:	605a      	str	r2, [r3, #4]
 8001c48:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001c4a:	4b1d      	ldr	r3, [pc, #116]	@ (8001cc0 <MX_TIM3_Init+0x94>)
 8001c4c:	4a1d      	ldr	r2, [pc, #116]	@ (8001cc4 <MX_TIM3_Init+0x98>)
 8001c4e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001c50:	4b1b      	ldr	r3, [pc, #108]	@ (8001cc0 <MX_TIM3_Init+0x94>)
 8001c52:	2200      	movs	r2, #0
 8001c54:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c56:	4b1a      	ldr	r3, [pc, #104]	@ (8001cc0 <MX_TIM3_Init+0x94>)
 8001c58:	2200      	movs	r2, #0
 8001c5a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000;
 8001c5c:	4b18      	ldr	r3, [pc, #96]	@ (8001cc0 <MX_TIM3_Init+0x94>)
 8001c5e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001c62:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c64:	4b16      	ldr	r3, [pc, #88]	@ (8001cc0 <MX_TIM3_Init+0x94>)
 8001c66:	2200      	movs	r2, #0
 8001c68:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c6a:	4b15      	ldr	r3, [pc, #84]	@ (8001cc0 <MX_TIM3_Init+0x94>)
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001c70:	4813      	ldr	r0, [pc, #76]	@ (8001cc0 <MX_TIM3_Init+0x94>)
 8001c72:	f003 ffbb 	bl	8005bec <HAL_TIM_Base_Init>
 8001c76:	4603      	mov	r3, r0
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d001      	beq.n	8001c80 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8001c7c:	f7ff fdb5 	bl	80017ea <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c80:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c84:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001c86:	f107 0310 	add.w	r3, r7, #16
 8001c8a:	4619      	mov	r1, r3
 8001c8c:	480c      	ldr	r0, [pc, #48]	@ (8001cc0 <MX_TIM3_Init+0x94>)
 8001c8e:	f004 f97c 	bl	8005f8a <HAL_TIM_ConfigClockSource>
 8001c92:	4603      	mov	r3, r0
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d001      	beq.n	8001c9c <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001c98:	f7ff fda7 	bl	80017ea <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001ca4:	1d3b      	adds	r3, r7, #4
 8001ca6:	4619      	mov	r1, r3
 8001ca8:	4805      	ldr	r0, [pc, #20]	@ (8001cc0 <MX_TIM3_Init+0x94>)
 8001caa:	f004 fba9 	bl	8006400 <HAL_TIMEx_MasterConfigSynchronization>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d001      	beq.n	8001cb8 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001cb4:	f7ff fd99 	bl	80017ea <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001cb8:	bf00      	nop
 8001cba:	3720      	adds	r7, #32
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	bd80      	pop	{r7, pc}
 8001cc0:	20040378 	.word	0x20040378
 8001cc4:	40000400 	.word	0x40000400

08001cc8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b08a      	sub	sp, #40	@ 0x28
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cd0:	f107 0314 	add.w	r3, r7, #20
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	601a      	str	r2, [r3, #0]
 8001cd8:	605a      	str	r2, [r3, #4]
 8001cda:	609a      	str	r2, [r3, #8]
 8001cdc:	60da      	str	r2, [r3, #12]
 8001cde:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM3)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	4a29      	ldr	r2, [pc, #164]	@ (8001d8c <HAL_TIM_Base_MspInit+0xc4>)
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d14b      	bne.n	8001d82 <HAL_TIM_Base_MspInit+0xba>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001cea:	4b29      	ldr	r3, [pc, #164]	@ (8001d90 <HAL_TIM_Base_MspInit+0xc8>)
 8001cec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cee:	4a28      	ldr	r2, [pc, #160]	@ (8001d90 <HAL_TIM_Base_MspInit+0xc8>)
 8001cf0:	f043 0302 	orr.w	r3, r3, #2
 8001cf4:	6593      	str	r3, [r2, #88]	@ 0x58
 8001cf6:	4b26      	ldr	r3, [pc, #152]	@ (8001d90 <HAL_TIM_Base_MspInit+0xc8>)
 8001cf8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cfa:	f003 0302 	and.w	r3, r3, #2
 8001cfe:	613b      	str	r3, [r7, #16]
 8001d00:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d02:	4b23      	ldr	r3, [pc, #140]	@ (8001d90 <HAL_TIM_Base_MspInit+0xc8>)
 8001d04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d06:	4a22      	ldr	r2, [pc, #136]	@ (8001d90 <HAL_TIM_Base_MspInit+0xc8>)
 8001d08:	f043 0302 	orr.w	r3, r3, #2
 8001d0c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d0e:	4b20      	ldr	r3, [pc, #128]	@ (8001d90 <HAL_TIM_Base_MspInit+0xc8>)
 8001d10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d12:	f003 0302 	and.w	r3, r3, #2
 8001d16:	60fb      	str	r3, [r7, #12]
 8001d18:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d1a:	4b1d      	ldr	r3, [pc, #116]	@ (8001d90 <HAL_TIM_Base_MspInit+0xc8>)
 8001d1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d1e:	4a1c      	ldr	r2, [pc, #112]	@ (8001d90 <HAL_TIM_Base_MspInit+0xc8>)
 8001d20:	f043 0304 	orr.w	r3, r3, #4
 8001d24:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d26:	4b1a      	ldr	r3, [pc, #104]	@ (8001d90 <HAL_TIM_Base_MspInit+0xc8>)
 8001d28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d2a:	f003 0304 	and.w	r3, r3, #4
 8001d2e:	60bb      	str	r3, [r7, #8]
 8001d30:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    PC7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001d32:	2301      	movs	r3, #1
 8001d34:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d36:	2302      	movs	r3, #2
 8001d38:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001d42:	2302      	movs	r3, #2
 8001d44:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d46:	f107 0314 	add.w	r3, r7, #20
 8001d4a:	4619      	mov	r1, r3
 8001d4c:	4811      	ldr	r0, [pc, #68]	@ (8001d94 <HAL_TIM_Base_MspInit+0xcc>)
 8001d4e:	f002 f8f7 	bl	8003f40 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001d52:	2380      	movs	r3, #128	@ 0x80
 8001d54:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d56:	2302      	movs	r3, #2
 8001d58:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d5e:	2300      	movs	r3, #0
 8001d60:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001d62:	2302      	movs	r3, #2
 8001d64:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d66:	f107 0314 	add.w	r3, r7, #20
 8001d6a:	4619      	mov	r1, r3
 8001d6c:	480a      	ldr	r0, [pc, #40]	@ (8001d98 <HAL_TIM_Base_MspInit+0xd0>)
 8001d6e:	f002 f8e7 	bl	8003f40 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001d72:	2200      	movs	r2, #0
 8001d74:	2100      	movs	r1, #0
 8001d76:	201d      	movs	r0, #29
 8001d78:	f001 fc55 	bl	8003626 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001d7c:	201d      	movs	r0, #29
 8001d7e:	f001 fc6e 	bl	800365e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001d82:	bf00      	nop
 8001d84:	3728      	adds	r7, #40	@ 0x28
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bd80      	pop	{r7, pc}
 8001d8a:	bf00      	nop
 8001d8c:	40000400 	.word	0x40000400
 8001d90:	40021000 	.word	0x40021000
 8001d94:	48000400 	.word	0x48000400
 8001d98:	48000800 	.word	0x48000800

08001d9c <MX_LPUART1_UART_Init>:
UART_HandleTypeDef hlpuart1;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8001da0:	4b22      	ldr	r3, [pc, #136]	@ (8001e2c <MX_LPUART1_UART_Init+0x90>)
 8001da2:	4a23      	ldr	r2, [pc, #140]	@ (8001e30 <MX_LPUART1_UART_Init+0x94>)
 8001da4:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8001da6:	4b21      	ldr	r3, [pc, #132]	@ (8001e2c <MX_LPUART1_UART_Init+0x90>)
 8001da8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001dac:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001dae:	4b1f      	ldr	r3, [pc, #124]	@ (8001e2c <MX_LPUART1_UART_Init+0x90>)
 8001db0:	2200      	movs	r2, #0
 8001db2:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001db4:	4b1d      	ldr	r3, [pc, #116]	@ (8001e2c <MX_LPUART1_UART_Init+0x90>)
 8001db6:	2200      	movs	r2, #0
 8001db8:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8001dba:	4b1c      	ldr	r3, [pc, #112]	@ (8001e2c <MX_LPUART1_UART_Init+0x90>)
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001dc0:	4b1a      	ldr	r3, [pc, #104]	@ (8001e2c <MX_LPUART1_UART_Init+0x90>)
 8001dc2:	220c      	movs	r2, #12
 8001dc4:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001dc6:	4b19      	ldr	r3, [pc, #100]	@ (8001e2c <MX_LPUART1_UART_Init+0x90>)
 8001dc8:	2200      	movs	r2, #0
 8001dca:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001dcc:	4b17      	ldr	r3, [pc, #92]	@ (8001e2c <MX_LPUART1_UART_Init+0x90>)
 8001dce:	2200      	movs	r2, #0
 8001dd0:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001dd2:	4b16      	ldr	r3, [pc, #88]	@ (8001e2c <MX_LPUART1_UART_Init+0x90>)
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001dd8:	4b14      	ldr	r3, [pc, #80]	@ (8001e2c <MX_LPUART1_UART_Init+0x90>)
 8001dda:	2200      	movs	r2, #0
 8001ddc:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8001dde:	4b13      	ldr	r3, [pc, #76]	@ (8001e2c <MX_LPUART1_UART_Init+0x90>)
 8001de0:	2200      	movs	r2, #0
 8001de2:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001de4:	4811      	ldr	r0, [pc, #68]	@ (8001e2c <MX_LPUART1_UART_Init+0x90>)
 8001de6:	f004 fbb1 	bl	800654c <HAL_UART_Init>
 8001dea:	4603      	mov	r3, r0
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d001      	beq.n	8001df4 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 8001df0:	f7ff fcfb 	bl	80017ea <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001df4:	2100      	movs	r1, #0
 8001df6:	480d      	ldr	r0, [pc, #52]	@ (8001e2c <MX_LPUART1_UART_Init+0x90>)
 8001df8:	f005 f9da 	bl	80071b0 <HAL_UARTEx_SetTxFifoThreshold>
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d001      	beq.n	8001e06 <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001e02:	f7ff fcf2 	bl	80017ea <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001e06:	2100      	movs	r1, #0
 8001e08:	4808      	ldr	r0, [pc, #32]	@ (8001e2c <MX_LPUART1_UART_Init+0x90>)
 8001e0a:	f005 fa0f 	bl	800722c <HAL_UARTEx_SetRxFifoThreshold>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d001      	beq.n	8001e18 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001e14:	f7ff fce9 	bl	80017ea <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8001e18:	4804      	ldr	r0, [pc, #16]	@ (8001e2c <MX_LPUART1_UART_Init+0x90>)
 8001e1a:	f005 f990 	bl	800713e <HAL_UARTEx_DisableFifoMode>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d001      	beq.n	8001e28 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001e24:	f7ff fce1 	bl	80017ea <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8001e28:	bf00      	nop
 8001e2a:	bd80      	pop	{r7, pc}
 8001e2c:	200403c4 	.word	0x200403c4
 8001e30:	40008000 	.word	0x40008000

08001e34 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b0ae      	sub	sp, #184	@ 0xb8
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e3c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001e40:	2200      	movs	r2, #0
 8001e42:	601a      	str	r2, [r3, #0]
 8001e44:	605a      	str	r2, [r3, #4]
 8001e46:	609a      	str	r2, [r3, #8]
 8001e48:	60da      	str	r2, [r3, #12]
 8001e4a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001e4c:	f107 0310 	add.w	r3, r7, #16
 8001e50:	2294      	movs	r2, #148	@ 0x94
 8001e52:	2100      	movs	r1, #0
 8001e54:	4618      	mov	r0, r3
 8001e56:	f006 f8a1 	bl	8007f9c <memset>
  if(uartHandle->Instance==LPUART1)
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	4a22      	ldr	r2, [pc, #136]	@ (8001ee8 <HAL_UART_MspInit+0xb4>)
 8001e60:	4293      	cmp	r3, r2
 8001e62:	d13d      	bne.n	8001ee0 <HAL_UART_MspInit+0xac>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001e64:	2320      	movs	r3, #32
 8001e66:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001e68:	2300      	movs	r3, #0
 8001e6a:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001e6c:	f107 0310 	add.w	r3, r7, #16
 8001e70:	4618      	mov	r0, r3
 8001e72:	f003 f9a3 	bl	80051bc <HAL_RCCEx_PeriphCLKConfig>
 8001e76:	4603      	mov	r3, r0
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d001      	beq.n	8001e80 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001e7c:	f7ff fcb5 	bl	80017ea <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001e80:	4b1a      	ldr	r3, [pc, #104]	@ (8001eec <HAL_UART_MspInit+0xb8>)
 8001e82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e84:	4a19      	ldr	r2, [pc, #100]	@ (8001eec <HAL_UART_MspInit+0xb8>)
 8001e86:	f043 0301 	orr.w	r3, r3, #1
 8001e8a:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8001e8c:	4b17      	ldr	r3, [pc, #92]	@ (8001eec <HAL_UART_MspInit+0xb8>)
 8001e8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e90:	f003 0301 	and.w	r3, r3, #1
 8001e94:	60fb      	str	r3, [r7, #12]
 8001e96:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001e98:	4b14      	ldr	r3, [pc, #80]	@ (8001eec <HAL_UART_MspInit+0xb8>)
 8001e9a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e9c:	4a13      	ldr	r2, [pc, #76]	@ (8001eec <HAL_UART_MspInit+0xb8>)
 8001e9e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001ea2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ea4:	4b11      	ldr	r3, [pc, #68]	@ (8001eec <HAL_UART_MspInit+0xb8>)
 8001ea6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ea8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001eac:	60bb      	str	r3, [r7, #8]
 8001eae:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 8001eb0:	f002 fa9c 	bl	80043ec <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8001eb4:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8001eb8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ebc:	2302      	movs	r3, #2
 8001ebe:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ec8:	2303      	movs	r3, #3
 8001eca:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8001ece:	2308      	movs	r3, #8
 8001ed0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001ed4:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001ed8:	4619      	mov	r1, r3
 8001eda:	4805      	ldr	r0, [pc, #20]	@ (8001ef0 <HAL_UART_MspInit+0xbc>)
 8001edc:	f002 f830 	bl	8003f40 <HAL_GPIO_Init>

  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
}
 8001ee0:	bf00      	nop
 8001ee2:	37b8      	adds	r7, #184	@ 0xb8
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	bd80      	pop	{r7, pc}
 8001ee8:	40008000 	.word	0x40008000
 8001eec:	40021000 	.word	0x40021000
 8001ef0:	48001800 	.word	0x48001800

08001ef4 <__io_putchar>:
#include "utils.h"
#include "usart.h"
#include <stdint.h>


int __io_putchar(int ch) {
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b082      	sub	sp, #8
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, 10);
 8001efc:	1d39      	adds	r1, r7, #4
 8001efe:	230a      	movs	r3, #10
 8001f00:	2201      	movs	r2, #1
 8001f02:	4804      	ldr	r0, [pc, #16]	@ (8001f14 <__io_putchar+0x20>)
 8001f04:	f004 fb72 	bl	80065ec <HAL_UART_Transmit>
	return ch;
 8001f08:	687b      	ldr	r3, [r7, #4]
}
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	3708      	adds	r7, #8
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bd80      	pop	{r7, pc}
 8001f12:	bf00      	nop
 8001f14:	200403c4 	.word	0x200403c4

08001f18 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001f18:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001f50 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001f1c:	f7ff fe74 	bl	8001c08 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001f20:	480c      	ldr	r0, [pc, #48]	@ (8001f54 <LoopForever+0x6>)
  ldr r1, =_edata
 8001f22:	490d      	ldr	r1, [pc, #52]	@ (8001f58 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001f24:	4a0d      	ldr	r2, [pc, #52]	@ (8001f5c <LoopForever+0xe>)
  movs r3, #0
 8001f26:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f28:	e002      	b.n	8001f30 <LoopCopyDataInit>

08001f2a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f2a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f2c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f2e:	3304      	adds	r3, #4

08001f30 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f30:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f32:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f34:	d3f9      	bcc.n	8001f2a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f36:	4a0a      	ldr	r2, [pc, #40]	@ (8001f60 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001f38:	4c0a      	ldr	r4, [pc, #40]	@ (8001f64 <LoopForever+0x16>)
  movs r3, #0
 8001f3a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f3c:	e001      	b.n	8001f42 <LoopFillZerobss>

08001f3e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f3e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f40:	3204      	adds	r2, #4

08001f42 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f42:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f44:	d3fb      	bcc.n	8001f3e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001f46:	f006 f847 	bl	8007fd8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001f4a:	f7ff fbbb 	bl	80016c4 <main>

08001f4e <LoopForever>:

LoopForever:
    b LoopForever
 8001f4e:	e7fe      	b.n	8001f4e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001f50:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8001f54:	20040000 	.word	0x20040000
  ldr r1, =_edata
 8001f58:	20040270 	.word	0x20040270
  ldr r2, =_sidata
 8001f5c:	0800a14c 	.word	0x0800a14c
  ldr r2, =_sbss
 8001f60:	20040270 	.word	0x20040270
  ldr r4, =_ebss
 8001f64:	200405a8 	.word	0x200405a8

08001f68 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001f68:	e7fe      	b.n	8001f68 <ADC1_IRQHandler>

08001f6a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f6a:	b580      	push	{r7, lr}
 8001f6c:	b082      	sub	sp, #8
 8001f6e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001f70:	2300      	movs	r3, #0
 8001f72:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f74:	2003      	movs	r0, #3
 8001f76:	f001 fb4b 	bl	8003610 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001f7a:	2000      	movs	r0, #0
 8001f7c:	f000 f80e 	bl	8001f9c <HAL_InitTick>
 8001f80:	4603      	mov	r3, r0
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d002      	beq.n	8001f8c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001f86:	2301      	movs	r3, #1
 8001f88:	71fb      	strb	r3, [r7, #7]
 8001f8a:	e001      	b.n	8001f90 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001f8c:	f7ff fcf6 	bl	800197c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001f90:	79fb      	ldrb	r3, [r7, #7]
}
 8001f92:	4618      	mov	r0, r3
 8001f94:	3708      	adds	r7, #8
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bd80      	pop	{r7, pc}
	...

08001f9c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b084      	sub	sp, #16
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001fa8:	4b17      	ldr	r3, [pc, #92]	@ (8002008 <HAL_InitTick+0x6c>)
 8001faa:	781b      	ldrb	r3, [r3, #0]
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d023      	beq.n	8001ff8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001fb0:	4b16      	ldr	r3, [pc, #88]	@ (800200c <HAL_InitTick+0x70>)
 8001fb2:	681a      	ldr	r2, [r3, #0]
 8001fb4:	4b14      	ldr	r3, [pc, #80]	@ (8002008 <HAL_InitTick+0x6c>)
 8001fb6:	781b      	ldrb	r3, [r3, #0]
 8001fb8:	4619      	mov	r1, r3
 8001fba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001fbe:	fbb3 f3f1 	udiv	r3, r3, r1
 8001fc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	f001 fb57 	bl	800367a <HAL_SYSTICK_Config>
 8001fcc:	4603      	mov	r3, r0
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d10f      	bne.n	8001ff2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	2b0f      	cmp	r3, #15
 8001fd6:	d809      	bhi.n	8001fec <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001fd8:	2200      	movs	r2, #0
 8001fda:	6879      	ldr	r1, [r7, #4]
 8001fdc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001fe0:	f001 fb21 	bl	8003626 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001fe4:	4a0a      	ldr	r2, [pc, #40]	@ (8002010 <HAL_InitTick+0x74>)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	6013      	str	r3, [r2, #0]
 8001fea:	e007      	b.n	8001ffc <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001fec:	2301      	movs	r3, #1
 8001fee:	73fb      	strb	r3, [r7, #15]
 8001ff0:	e004      	b.n	8001ffc <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001ff2:	2301      	movs	r3, #1
 8001ff4:	73fb      	strb	r3, [r7, #15]
 8001ff6:	e001      	b.n	8001ffc <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001ff8:	2301      	movs	r3, #1
 8001ffa:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001ffc:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ffe:	4618      	mov	r0, r3
 8002000:	3710      	adds	r7, #16
 8002002:	46bd      	mov	sp, r7
 8002004:	bd80      	pop	{r7, pc}
 8002006:	bf00      	nop
 8002008:	200400a4 	.word	0x200400a4
 800200c:	2004009c 	.word	0x2004009c
 8002010:	200400a0 	.word	0x200400a0

08002014 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002014:	b480      	push	{r7}
 8002016:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002018:	4b06      	ldr	r3, [pc, #24]	@ (8002034 <HAL_IncTick+0x20>)
 800201a:	781b      	ldrb	r3, [r3, #0]
 800201c:	461a      	mov	r2, r3
 800201e:	4b06      	ldr	r3, [pc, #24]	@ (8002038 <HAL_IncTick+0x24>)
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	4413      	add	r3, r2
 8002024:	4a04      	ldr	r2, [pc, #16]	@ (8002038 <HAL_IncTick+0x24>)
 8002026:	6013      	str	r3, [r2, #0]
}
 8002028:	bf00      	nop
 800202a:	46bd      	mov	sp, r7
 800202c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002030:	4770      	bx	lr
 8002032:	bf00      	nop
 8002034:	200400a4 	.word	0x200400a4
 8002038:	20040458 	.word	0x20040458

0800203c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800203c:	b480      	push	{r7}
 800203e:	af00      	add	r7, sp, #0
  return uwTick;
 8002040:	4b03      	ldr	r3, [pc, #12]	@ (8002050 <HAL_GetTick+0x14>)
 8002042:	681b      	ldr	r3, [r3, #0]
}
 8002044:	4618      	mov	r0, r3
 8002046:	46bd      	mov	sp, r7
 8002048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204c:	4770      	bx	lr
 800204e:	bf00      	nop
 8002050:	20040458 	.word	0x20040458

08002054 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b084      	sub	sp, #16
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800205c:	f7ff ffee 	bl	800203c <HAL_GetTick>
 8002060:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800206c:	d005      	beq.n	800207a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800206e:	4b0a      	ldr	r3, [pc, #40]	@ (8002098 <HAL_Delay+0x44>)
 8002070:	781b      	ldrb	r3, [r3, #0]
 8002072:	461a      	mov	r2, r3
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	4413      	add	r3, r2
 8002078:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800207a:	bf00      	nop
 800207c:	f7ff ffde 	bl	800203c <HAL_GetTick>
 8002080:	4602      	mov	r2, r0
 8002082:	68bb      	ldr	r3, [r7, #8]
 8002084:	1ad3      	subs	r3, r2, r3
 8002086:	68fa      	ldr	r2, [r7, #12]
 8002088:	429a      	cmp	r2, r3
 800208a:	d8f7      	bhi.n	800207c <HAL_Delay+0x28>
  {
  }
}
 800208c:	bf00      	nop
 800208e:	bf00      	nop
 8002090:	3710      	adds	r7, #16
 8002092:	46bd      	mov	sp, r7
 8002094:	bd80      	pop	{r7, pc}
 8002096:	bf00      	nop
 8002098:	200400a4 	.word	0x200400a4

0800209c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800209c:	b480      	push	{r7}
 800209e:	b083      	sub	sp, #12
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
 80020a4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	689b      	ldr	r3, [r3, #8]
 80020aa:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	431a      	orrs	r2, r3
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	609a      	str	r2, [r3, #8]
}
 80020b6:	bf00      	nop
 80020b8:	370c      	adds	r7, #12
 80020ba:	46bd      	mov	sp, r7
 80020bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c0:	4770      	bx	lr

080020c2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80020c2:	b480      	push	{r7}
 80020c4:	b083      	sub	sp, #12
 80020c6:	af00      	add	r7, sp, #0
 80020c8:	6078      	str	r0, [r7, #4]
 80020ca:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	689b      	ldr	r3, [r3, #8]
 80020d0:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80020d4:	683b      	ldr	r3, [r7, #0]
 80020d6:	431a      	orrs	r2, r3
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	609a      	str	r2, [r3, #8]
}
 80020dc:	bf00      	nop
 80020de:	370c      	adds	r7, #12
 80020e0:	46bd      	mov	sp, r7
 80020e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e6:	4770      	bx	lr

080020e8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80020e8:	b480      	push	{r7}
 80020ea:	b083      	sub	sp, #12
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	689b      	ldr	r3, [r3, #8]
 80020f4:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80020f8:	4618      	mov	r0, r3
 80020fa:	370c      	adds	r7, #12
 80020fc:	46bd      	mov	sp, r7
 80020fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002102:	4770      	bx	lr

08002104 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002104:	b480      	push	{r7}
 8002106:	b087      	sub	sp, #28
 8002108:	af00      	add	r7, sp, #0
 800210a:	60f8      	str	r0, [r7, #12]
 800210c:	60b9      	str	r1, [r7, #8]
 800210e:	607a      	str	r2, [r7, #4]
 8002110:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	3360      	adds	r3, #96	@ 0x60
 8002116:	461a      	mov	r2, r3
 8002118:	68bb      	ldr	r3, [r7, #8]
 800211a:	009b      	lsls	r3, r3, #2
 800211c:	4413      	add	r3, r2
 800211e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002120:	697b      	ldr	r3, [r7, #20]
 8002122:	681a      	ldr	r2, [r3, #0]
 8002124:	4b08      	ldr	r3, [pc, #32]	@ (8002148 <LL_ADC_SetOffset+0x44>)
 8002126:	4013      	ands	r3, r2
 8002128:	687a      	ldr	r2, [r7, #4]
 800212a:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800212e:	683a      	ldr	r2, [r7, #0]
 8002130:	430a      	orrs	r2, r1
 8002132:	4313      	orrs	r3, r2
 8002134:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002138:	697b      	ldr	r3, [r7, #20]
 800213a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800213c:	bf00      	nop
 800213e:	371c      	adds	r7, #28
 8002140:	46bd      	mov	sp, r7
 8002142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002146:	4770      	bx	lr
 8002148:	03fff000 	.word	0x03fff000

0800214c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800214c:	b480      	push	{r7}
 800214e:	b085      	sub	sp, #20
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
 8002154:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	3360      	adds	r3, #96	@ 0x60
 800215a:	461a      	mov	r2, r3
 800215c:	683b      	ldr	r3, [r7, #0]
 800215e:	009b      	lsls	r3, r3, #2
 8002160:	4413      	add	r3, r2
 8002162:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 800216c:	4618      	mov	r0, r3
 800216e:	3714      	adds	r7, #20
 8002170:	46bd      	mov	sp, r7
 8002172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002176:	4770      	bx	lr

08002178 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002178:	b480      	push	{r7}
 800217a:	b087      	sub	sp, #28
 800217c:	af00      	add	r7, sp, #0
 800217e:	60f8      	str	r0, [r7, #12]
 8002180:	60b9      	str	r1, [r7, #8]
 8002182:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	3360      	adds	r3, #96	@ 0x60
 8002188:	461a      	mov	r2, r3
 800218a:	68bb      	ldr	r3, [r7, #8]
 800218c:	009b      	lsls	r3, r3, #2
 800218e:	4413      	add	r3, r2
 8002190:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002192:	697b      	ldr	r3, [r7, #20]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	431a      	orrs	r2, r3
 800219e:	697b      	ldr	r3, [r7, #20]
 80021a0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80021a2:	bf00      	nop
 80021a4:	371c      	adds	r7, #28
 80021a6:	46bd      	mov	sp, r7
 80021a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ac:	4770      	bx	lr

080021ae <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80021ae:	b480      	push	{r7}
 80021b0:	b083      	sub	sp, #12
 80021b2:	af00      	add	r7, sp, #0
 80021b4:	6078      	str	r0, [r7, #4]
 80021b6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	695b      	ldr	r3, [r3, #20]
 80021bc:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	431a      	orrs	r2, r3
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	615a      	str	r2, [r3, #20]
}
 80021c8:	bf00      	nop
 80021ca:	370c      	adds	r7, #12
 80021cc:	46bd      	mov	sp, r7
 80021ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d2:	4770      	bx	lr

080021d4 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80021d4:	b480      	push	{r7}
 80021d6:	b083      	sub	sp, #12
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	68db      	ldr	r3, [r3, #12]
 80021e0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d101      	bne.n	80021ec <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80021e8:	2301      	movs	r3, #1
 80021ea:	e000      	b.n	80021ee <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80021ec:	2300      	movs	r3, #0
}
 80021ee:	4618      	mov	r0, r3
 80021f0:	370c      	adds	r7, #12
 80021f2:	46bd      	mov	sp, r7
 80021f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f8:	4770      	bx	lr

080021fa <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80021fa:	b480      	push	{r7}
 80021fc:	b087      	sub	sp, #28
 80021fe:	af00      	add	r7, sp, #0
 8002200:	60f8      	str	r0, [r7, #12]
 8002202:	60b9      	str	r1, [r7, #8]
 8002204:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	3330      	adds	r3, #48	@ 0x30
 800220a:	461a      	mov	r2, r3
 800220c:	68bb      	ldr	r3, [r7, #8]
 800220e:	0a1b      	lsrs	r3, r3, #8
 8002210:	009b      	lsls	r3, r3, #2
 8002212:	f003 030c 	and.w	r3, r3, #12
 8002216:	4413      	add	r3, r2
 8002218:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800221a:	697b      	ldr	r3, [r7, #20]
 800221c:	681a      	ldr	r2, [r3, #0]
 800221e:	68bb      	ldr	r3, [r7, #8]
 8002220:	f003 031f 	and.w	r3, r3, #31
 8002224:	211f      	movs	r1, #31
 8002226:	fa01 f303 	lsl.w	r3, r1, r3
 800222a:	43db      	mvns	r3, r3
 800222c:	401a      	ands	r2, r3
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	0e9b      	lsrs	r3, r3, #26
 8002232:	f003 011f 	and.w	r1, r3, #31
 8002236:	68bb      	ldr	r3, [r7, #8]
 8002238:	f003 031f 	and.w	r3, r3, #31
 800223c:	fa01 f303 	lsl.w	r3, r1, r3
 8002240:	431a      	orrs	r2, r3
 8002242:	697b      	ldr	r3, [r7, #20]
 8002244:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002246:	bf00      	nop
 8002248:	371c      	adds	r7, #28
 800224a:	46bd      	mov	sp, r7
 800224c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002250:	4770      	bx	lr

08002252 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002252:	b480      	push	{r7}
 8002254:	b087      	sub	sp, #28
 8002256:	af00      	add	r7, sp, #0
 8002258:	60f8      	str	r0, [r7, #12]
 800225a:	60b9      	str	r1, [r7, #8]
 800225c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	3314      	adds	r3, #20
 8002262:	461a      	mov	r2, r3
 8002264:	68bb      	ldr	r3, [r7, #8]
 8002266:	0e5b      	lsrs	r3, r3, #25
 8002268:	009b      	lsls	r3, r3, #2
 800226a:	f003 0304 	and.w	r3, r3, #4
 800226e:	4413      	add	r3, r2
 8002270:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002272:	697b      	ldr	r3, [r7, #20]
 8002274:	681a      	ldr	r2, [r3, #0]
 8002276:	68bb      	ldr	r3, [r7, #8]
 8002278:	0d1b      	lsrs	r3, r3, #20
 800227a:	f003 031f 	and.w	r3, r3, #31
 800227e:	2107      	movs	r1, #7
 8002280:	fa01 f303 	lsl.w	r3, r1, r3
 8002284:	43db      	mvns	r3, r3
 8002286:	401a      	ands	r2, r3
 8002288:	68bb      	ldr	r3, [r7, #8]
 800228a:	0d1b      	lsrs	r3, r3, #20
 800228c:	f003 031f 	and.w	r3, r3, #31
 8002290:	6879      	ldr	r1, [r7, #4]
 8002292:	fa01 f303 	lsl.w	r3, r1, r3
 8002296:	431a      	orrs	r2, r3
 8002298:	697b      	ldr	r3, [r7, #20]
 800229a:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800229c:	bf00      	nop
 800229e:	371c      	adds	r7, #28
 80022a0:	46bd      	mov	sp, r7
 80022a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a6:	4770      	bx	lr

080022a8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80022a8:	b480      	push	{r7}
 80022aa:	b085      	sub	sp, #20
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	60f8      	str	r0, [r7, #12]
 80022b0:	60b9      	str	r1, [r7, #8]
 80022b2:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80022ba:	68bb      	ldr	r3, [r7, #8]
 80022bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80022c0:	43db      	mvns	r3, r3
 80022c2:	401a      	ands	r2, r3
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	f003 0318 	and.w	r3, r3, #24
 80022ca:	4908      	ldr	r1, [pc, #32]	@ (80022ec <LL_ADC_SetChannelSingleDiff+0x44>)
 80022cc:	40d9      	lsrs	r1, r3
 80022ce:	68bb      	ldr	r3, [r7, #8]
 80022d0:	400b      	ands	r3, r1
 80022d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80022d6:	431a      	orrs	r2, r3
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80022de:	bf00      	nop
 80022e0:	3714      	adds	r7, #20
 80022e2:	46bd      	mov	sp, r7
 80022e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e8:	4770      	bx	lr
 80022ea:	bf00      	nop
 80022ec:	0007ffff 	.word	0x0007ffff

080022f0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80022f0:	b480      	push	{r7}
 80022f2:	b083      	sub	sp, #12
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	689b      	ldr	r3, [r3, #8]
 80022fc:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002300:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002304:	687a      	ldr	r2, [r7, #4]
 8002306:	6093      	str	r3, [r2, #8]
}
 8002308:	bf00      	nop
 800230a:	370c      	adds	r7, #12
 800230c:	46bd      	mov	sp, r7
 800230e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002312:	4770      	bx	lr

08002314 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002314:	b480      	push	{r7}
 8002316:	b083      	sub	sp, #12
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	689b      	ldr	r3, [r3, #8]
 8002320:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002324:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002328:	d101      	bne.n	800232e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800232a:	2301      	movs	r3, #1
 800232c:	e000      	b.n	8002330 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800232e:	2300      	movs	r3, #0
}
 8002330:	4618      	mov	r0, r3
 8002332:	370c      	adds	r7, #12
 8002334:	46bd      	mov	sp, r7
 8002336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233a:	4770      	bx	lr

0800233c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800233c:	b480      	push	{r7}
 800233e:	b083      	sub	sp, #12
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	689b      	ldr	r3, [r3, #8]
 8002348:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 800234c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002350:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002358:	bf00      	nop
 800235a:	370c      	adds	r7, #12
 800235c:	46bd      	mov	sp, r7
 800235e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002362:	4770      	bx	lr

08002364 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002364:	b480      	push	{r7}
 8002366:	b083      	sub	sp, #12
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	689b      	ldr	r3, [r3, #8]
 8002370:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002374:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002378:	d101      	bne.n	800237e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800237a:	2301      	movs	r3, #1
 800237c:	e000      	b.n	8002380 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800237e:	2300      	movs	r3, #0
}
 8002380:	4618      	mov	r0, r3
 8002382:	370c      	adds	r7, #12
 8002384:	46bd      	mov	sp, r7
 8002386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238a:	4770      	bx	lr

0800238c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800238c:	b480      	push	{r7}
 800238e:	b083      	sub	sp, #12
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	689b      	ldr	r3, [r3, #8]
 8002398:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800239c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80023a0:	f043 0201 	orr.w	r2, r3, #1
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80023a8:	bf00      	nop
 80023aa:	370c      	adds	r7, #12
 80023ac:	46bd      	mov	sp, r7
 80023ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b2:	4770      	bx	lr

080023b4 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80023b4:	b480      	push	{r7}
 80023b6:	b083      	sub	sp, #12
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	689b      	ldr	r3, [r3, #8]
 80023c0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80023c4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80023c8:	f043 0202 	orr.w	r2, r3, #2
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80023d0:	bf00      	nop
 80023d2:	370c      	adds	r7, #12
 80023d4:	46bd      	mov	sp, r7
 80023d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023da:	4770      	bx	lr

080023dc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80023dc:	b480      	push	{r7}
 80023de:	b083      	sub	sp, #12
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	689b      	ldr	r3, [r3, #8]
 80023e8:	f003 0301 	and.w	r3, r3, #1
 80023ec:	2b01      	cmp	r3, #1
 80023ee:	d101      	bne.n	80023f4 <LL_ADC_IsEnabled+0x18>
 80023f0:	2301      	movs	r3, #1
 80023f2:	e000      	b.n	80023f6 <LL_ADC_IsEnabled+0x1a>
 80023f4:	2300      	movs	r3, #0
}
 80023f6:	4618      	mov	r0, r3
 80023f8:	370c      	adds	r7, #12
 80023fa:	46bd      	mov	sp, r7
 80023fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002400:	4770      	bx	lr

08002402 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8002402:	b480      	push	{r7}
 8002404:	b083      	sub	sp, #12
 8002406:	af00      	add	r7, sp, #0
 8002408:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	689b      	ldr	r3, [r3, #8]
 800240e:	f003 0302 	and.w	r3, r3, #2
 8002412:	2b02      	cmp	r3, #2
 8002414:	d101      	bne.n	800241a <LL_ADC_IsDisableOngoing+0x18>
 8002416:	2301      	movs	r3, #1
 8002418:	e000      	b.n	800241c <LL_ADC_IsDisableOngoing+0x1a>
 800241a:	2300      	movs	r3, #0
}
 800241c:	4618      	mov	r0, r3
 800241e:	370c      	adds	r7, #12
 8002420:	46bd      	mov	sp, r7
 8002422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002426:	4770      	bx	lr

08002428 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002428:	b480      	push	{r7}
 800242a:	b083      	sub	sp, #12
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	689b      	ldr	r3, [r3, #8]
 8002434:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002438:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800243c:	f043 0204 	orr.w	r2, r3, #4
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002444:	bf00      	nop
 8002446:	370c      	adds	r7, #12
 8002448:	46bd      	mov	sp, r7
 800244a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244e:	4770      	bx	lr

08002450 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002450:	b480      	push	{r7}
 8002452:	b083      	sub	sp, #12
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	689b      	ldr	r3, [r3, #8]
 800245c:	f003 0304 	and.w	r3, r3, #4
 8002460:	2b04      	cmp	r3, #4
 8002462:	d101      	bne.n	8002468 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002464:	2301      	movs	r3, #1
 8002466:	e000      	b.n	800246a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002468:	2300      	movs	r3, #0
}
 800246a:	4618      	mov	r0, r3
 800246c:	370c      	adds	r7, #12
 800246e:	46bd      	mov	sp, r7
 8002470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002474:	4770      	bx	lr

08002476 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002476:	b480      	push	{r7}
 8002478:	b083      	sub	sp, #12
 800247a:	af00      	add	r7, sp, #0
 800247c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	689b      	ldr	r3, [r3, #8]
 8002482:	f003 0308 	and.w	r3, r3, #8
 8002486:	2b08      	cmp	r3, #8
 8002488:	d101      	bne.n	800248e <LL_ADC_INJ_IsConversionOngoing+0x18>
 800248a:	2301      	movs	r3, #1
 800248c:	e000      	b.n	8002490 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800248e:	2300      	movs	r3, #0
}
 8002490:	4618      	mov	r0, r3
 8002492:	370c      	adds	r7, #12
 8002494:	46bd      	mov	sp, r7
 8002496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249a:	4770      	bx	lr

0800249c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b088      	sub	sp, #32
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80024a4:	2300      	movs	r3, #0
 80024a6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80024a8:	2300      	movs	r3, #0
 80024aa:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d101      	bne.n	80024b6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80024b2:	2301      	movs	r3, #1
 80024b4:	e129      	b.n	800270a <HAL_ADC_Init+0x26e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	691b      	ldr	r3, [r3, #16]
 80024ba:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d109      	bne.n	80024d8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80024c4:	6878      	ldr	r0, [r7, #4]
 80024c6:	f7fe fd81 	bl	8000fcc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	2200      	movs	r2, #0
 80024ce:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	2200      	movs	r2, #0
 80024d4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	4618      	mov	r0, r3
 80024de:	f7ff ff19 	bl	8002314 <LL_ADC_IsDeepPowerDownEnabled>
 80024e2:	4603      	mov	r3, r0
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d004      	beq.n	80024f2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	4618      	mov	r0, r3
 80024ee:	f7ff feff 	bl	80022f0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	4618      	mov	r0, r3
 80024f8:	f7ff ff34 	bl	8002364 <LL_ADC_IsInternalRegulatorEnabled>
 80024fc:	4603      	mov	r3, r0
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d115      	bne.n	800252e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	4618      	mov	r0, r3
 8002508:	f7ff ff18 	bl	800233c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800250c:	4b81      	ldr	r3, [pc, #516]	@ (8002714 <HAL_ADC_Init+0x278>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	099b      	lsrs	r3, r3, #6
 8002512:	4a81      	ldr	r2, [pc, #516]	@ (8002718 <HAL_ADC_Init+0x27c>)
 8002514:	fba2 2303 	umull	r2, r3, r2, r3
 8002518:	099b      	lsrs	r3, r3, #6
 800251a:	3301      	adds	r3, #1
 800251c:	005b      	lsls	r3, r3, #1
 800251e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002520:	e002      	b.n	8002528 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	3b01      	subs	r3, #1
 8002526:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	2b00      	cmp	r3, #0
 800252c:	d1f9      	bne.n	8002522 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	4618      	mov	r0, r3
 8002534:	f7ff ff16 	bl	8002364 <LL_ADC_IsInternalRegulatorEnabled>
 8002538:	4603      	mov	r3, r0
 800253a:	2b00      	cmp	r3, #0
 800253c:	d10d      	bne.n	800255a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002542:	f043 0210 	orr.w	r2, r3, #16
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800254e:	f043 0201 	orr.w	r2, r3, #1
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002556:	2301      	movs	r3, #1
 8002558:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	4618      	mov	r0, r3
 8002560:	f7ff ff76 	bl	8002450 <LL_ADC_REG_IsConversionOngoing>
 8002564:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800256a:	f003 0310 	and.w	r3, r3, #16
 800256e:	2b00      	cmp	r3, #0
 8002570:	f040 80c2 	bne.w	80026f8 <HAL_ADC_Init+0x25c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002574:	697b      	ldr	r3, [r7, #20]
 8002576:	2b00      	cmp	r3, #0
 8002578:	f040 80be 	bne.w	80026f8 <HAL_ADC_Init+0x25c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002580:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002584:	f043 0202 	orr.w	r2, r3, #2
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	4618      	mov	r0, r3
 8002592:	f7ff ff23 	bl	80023dc <LL_ADC_IsEnabled>
 8002596:	4603      	mov	r3, r0
 8002598:	2b00      	cmp	r3, #0
 800259a:	d10b      	bne.n	80025b4 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800259c:	485f      	ldr	r0, [pc, #380]	@ (800271c <HAL_ADC_Init+0x280>)
 800259e:	f7ff ff1d 	bl	80023dc <LL_ADC_IsEnabled>
 80025a2:	4603      	mov	r3, r0
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d105      	bne.n	80025b4 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	685b      	ldr	r3, [r3, #4]
 80025ac:	4619      	mov	r1, r3
 80025ae:	485c      	ldr	r0, [pc, #368]	@ (8002720 <HAL_ADC_Init+0x284>)
 80025b0:	f7ff fd74 	bl	800209c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	7e5b      	ldrb	r3, [r3, #25]
 80025b8:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80025be:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80025c4:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80025ca:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	f893 3020 	ldrb.w	r3, [r3, #32]
 80025d2:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80025d4:	4313      	orrs	r3, r2
 80025d6:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	f893 3020 	ldrb.w	r3, [r3, #32]
 80025de:	2b01      	cmp	r3, #1
 80025e0:	d106      	bne.n	80025f0 <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025e6:	3b01      	subs	r3, #1
 80025e8:	045b      	lsls	r3, r3, #17
 80025ea:	69ba      	ldr	r2, [r7, #24]
 80025ec:	4313      	orrs	r3, r2
 80025ee:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d009      	beq.n	800260c <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025fc:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002604:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002606:	69ba      	ldr	r2, [r7, #24]
 8002608:	4313      	orrs	r3, r2
 800260a:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	68da      	ldr	r2, [r3, #12]
 8002612:	4b44      	ldr	r3, [pc, #272]	@ (8002724 <HAL_ADC_Init+0x288>)
 8002614:	4013      	ands	r3, r2
 8002616:	687a      	ldr	r2, [r7, #4]
 8002618:	6812      	ldr	r2, [r2, #0]
 800261a:	69b9      	ldr	r1, [r7, #24]
 800261c:	430b      	orrs	r3, r1
 800261e:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	4618      	mov	r0, r3
 8002626:	f7ff ff26 	bl	8002476 <LL_ADC_INJ_IsConversionOngoing>
 800262a:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800262c:	697b      	ldr	r3, [r7, #20]
 800262e:	2b00      	cmp	r3, #0
 8002630:	d140      	bne.n	80026b4 <HAL_ADC_Init+0x218>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002632:	693b      	ldr	r3, [r7, #16]
 8002634:	2b00      	cmp	r3, #0
 8002636:	d13d      	bne.n	80026b4 <HAL_ADC_Init+0x218>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	7e1b      	ldrb	r3, [r3, #24]
 8002640:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002642:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800264a:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800264c:	4313      	orrs	r3, r2
 800264e:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	68db      	ldr	r3, [r3, #12]
 8002656:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800265a:	f023 0306 	bic.w	r3, r3, #6
 800265e:	687a      	ldr	r2, [r7, #4]
 8002660:	6812      	ldr	r2, [r2, #0]
 8002662:	69b9      	ldr	r1, [r7, #24]
 8002664:	430b      	orrs	r3, r1
 8002666:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800266e:	2b01      	cmp	r3, #1
 8002670:	d118      	bne.n	80026a4 <HAL_ADC_Init+0x208>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	691b      	ldr	r3, [r3, #16]
 8002678:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800267c:	f023 0304 	bic.w	r3, r3, #4
 8002680:	687a      	ldr	r2, [r7, #4]
 8002682:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8002684:	687a      	ldr	r2, [r7, #4]
 8002686:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002688:	4311      	orrs	r1, r2
 800268a:	687a      	ldr	r2, [r7, #4]
 800268c:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800268e:	4311      	orrs	r1, r2
 8002690:	687a      	ldr	r2, [r7, #4]
 8002692:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002694:	430a      	orrs	r2, r1
 8002696:	431a      	orrs	r2, r3
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	f042 0201 	orr.w	r2, r2, #1
 80026a0:	611a      	str	r2, [r3, #16]
 80026a2:	e007      	b.n	80026b4 <HAL_ADC_Init+0x218>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	691a      	ldr	r2, [r3, #16]
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f022 0201 	bic.w	r2, r2, #1
 80026b2:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	691b      	ldr	r3, [r3, #16]
 80026b8:	2b01      	cmp	r3, #1
 80026ba:	d10c      	bne.n	80026d6 <HAL_ADC_Init+0x23a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026c2:	f023 010f 	bic.w	r1, r3, #15
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	69db      	ldr	r3, [r3, #28]
 80026ca:	1e5a      	subs	r2, r3, #1
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	430a      	orrs	r2, r1
 80026d2:	631a      	str	r2, [r3, #48]	@ 0x30
 80026d4:	e007      	b.n	80026e6 <HAL_ADC_Init+0x24a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f022 020f 	bic.w	r2, r2, #15
 80026e4:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026ea:	f023 0303 	bic.w	r3, r3, #3
 80026ee:	f043 0201 	orr.w	r2, r3, #1
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	659a      	str	r2, [r3, #88]	@ 0x58
 80026f6:	e007      	b.n	8002708 <HAL_ADC_Init+0x26c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026fc:	f043 0210 	orr.w	r2, r3, #16
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002704:	2301      	movs	r3, #1
 8002706:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002708:	7ffb      	ldrb	r3, [r7, #31]
}
 800270a:	4618      	mov	r0, r3
 800270c:	3720      	adds	r7, #32
 800270e:	46bd      	mov	sp, r7
 8002710:	bd80      	pop	{r7, pc}
 8002712:	bf00      	nop
 8002714:	2004009c 	.word	0x2004009c
 8002718:	053e2d63 	.word	0x053e2d63
 800271c:	50040000 	.word	0x50040000
 8002720:	50040300 	.word	0x50040300
 8002724:	fff0c007 	.word	0xfff0c007

08002728 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b086      	sub	sp, #24
 800272c:	af00      	add	r7, sp, #0
 800272e:	60f8      	str	r0, [r7, #12]
 8002730:	60b9      	str	r1, [r7, #8]
 8002732:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	4618      	mov	r0, r3
 800273a:	f7ff fe89 	bl	8002450 <LL_ADC_REG_IsConversionOngoing>
 800273e:	4603      	mov	r3, r0
 8002740:	2b00      	cmp	r3, #0
 8002742:	d167      	bne.n	8002814 <HAL_ADC_Start_DMA+0xec>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800274a:	2b01      	cmp	r3, #1
 800274c:	d101      	bne.n	8002752 <HAL_ADC_Start_DMA+0x2a>
 800274e:	2302      	movs	r3, #2
 8002750:	e063      	b.n	800281a <HAL_ADC_Start_DMA+0xf2>
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	2201      	movs	r2, #1
 8002756:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800275a:	68f8      	ldr	r0, [r7, #12]
 800275c:	f000 fc82 	bl	8003064 <ADC_Enable>
 8002760:	4603      	mov	r3, r0
 8002762:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002764:	7dfb      	ldrb	r3, [r7, #23]
 8002766:	2b00      	cmp	r3, #0
 8002768:	d14f      	bne.n	800280a <HAL_ADC_Start_DMA+0xe2>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800276e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002772:	f023 0301 	bic.w	r3, r3, #1
 8002776:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	659a      	str	r2, [r3, #88]	@ 0x58
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002782:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002786:	2b00      	cmp	r3, #0
 8002788:	d006      	beq.n	8002798 <HAL_ADC_Start_DMA+0x70>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800278e:	f023 0206 	bic.w	r2, r3, #6
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002796:	e002      	b.n	800279e <HAL_ADC_Start_DMA+0x76>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	2200      	movs	r2, #0
 800279c:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80027a2:	4a20      	ldr	r2, [pc, #128]	@ (8002824 <HAL_ADC_Start_DMA+0xfc>)
 80027a4:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80027aa:	4a1f      	ldr	r2, [pc, #124]	@ (8002828 <HAL_ADC_Start_DMA+0x100>)
 80027ac:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80027b2:	4a1e      	ldr	r2, [pc, #120]	@ (800282c <HAL_ADC_Start_DMA+0x104>)
 80027b4:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	221c      	movs	r2, #28
 80027bc:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	2200      	movs	r2, #0
 80027c2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	685a      	ldr	r2, [r3, #4]
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f042 0210 	orr.w	r2, r2, #16
 80027d4:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	68da      	ldr	r2, [r3, #12]
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f042 0201 	orr.w	r2, r2, #1
 80027e4:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	3340      	adds	r3, #64	@ 0x40
 80027f0:	4619      	mov	r1, r3
 80027f2:	68ba      	ldr	r2, [r7, #8]
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	f001 f9d9 	bl	8003bac <HAL_DMA_Start_IT>
 80027fa:	4603      	mov	r3, r0
 80027fc:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	4618      	mov	r0, r3
 8002804:	f7ff fe10 	bl	8002428 <LL_ADC_REG_StartConversion>
 8002808:	e006      	b.n	8002818 <HAL_ADC_Start_DMA+0xf0>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	2200      	movs	r2, #0
 800280e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 8002812:	e001      	b.n	8002818 <HAL_ADC_Start_DMA+0xf0>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002814:	2302      	movs	r3, #2
 8002816:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002818:	7dfb      	ldrb	r3, [r7, #23]
}
 800281a:	4618      	mov	r0, r3
 800281c:	3718      	adds	r7, #24
 800281e:	46bd      	mov	sp, r7
 8002820:	bd80      	pop	{r7, pc}
 8002822:	bf00      	nop
 8002824:	0800322f 	.word	0x0800322f
 8002828:	08003307 	.word	0x08003307
 800282c:	08003323 	.word	0x08003323

08002830 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002830:	b480      	push	{r7}
 8002832:	b083      	sub	sp, #12
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002838:	bf00      	nop
 800283a:	370c      	adds	r7, #12
 800283c:	46bd      	mov	sp, r7
 800283e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002842:	4770      	bx	lr

08002844 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002844:	b480      	push	{r7}
 8002846:	b083      	sub	sp, #12
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800284c:	bf00      	nop
 800284e:	370c      	adds	r7, #12
 8002850:	46bd      	mov	sp, r7
 8002852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002856:	4770      	bx	lr

08002858 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002858:	b480      	push	{r7}
 800285a:	b083      	sub	sp, #12
 800285c:	af00      	add	r7, sp, #0
 800285e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002860:	bf00      	nop
 8002862:	370c      	adds	r7, #12
 8002864:	46bd      	mov	sp, r7
 8002866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286a:	4770      	bx	lr

0800286c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	b0b6      	sub	sp, #216	@ 0xd8
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
 8002874:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002876:	2300      	movs	r3, #0
 8002878:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800287c:	2300      	movs	r3, #0
 800287e:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002886:	2b01      	cmp	r3, #1
 8002888:	d101      	bne.n	800288e <HAL_ADC_ConfigChannel+0x22>
 800288a:	2302      	movs	r3, #2
 800288c:	e3d5      	b.n	800303a <HAL_ADC_ConfigChannel+0x7ce>
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	2201      	movs	r2, #1
 8002892:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	4618      	mov	r0, r3
 800289c:	f7ff fdd8 	bl	8002450 <LL_ADC_REG_IsConversionOngoing>
 80028a0:	4603      	mov	r3, r0
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	f040 83ba 	bne.w	800301c <HAL_ADC_ConfigChannel+0x7b0>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 80028a8:	683b      	ldr	r3, [r7, #0]
 80028aa:	685b      	ldr	r3, [r3, #4]
 80028ac:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	685b      	ldr	r3, [r3, #4]
 80028b4:	2b05      	cmp	r3, #5
 80028b6:	d824      	bhi.n	8002902 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 80028b8:	683b      	ldr	r3, [r7, #0]
 80028ba:	685b      	ldr	r3, [r3, #4]
 80028bc:	3b02      	subs	r3, #2
 80028be:	2b03      	cmp	r3, #3
 80028c0:	d81b      	bhi.n	80028fa <HAL_ADC_ConfigChannel+0x8e>
 80028c2:	a201      	add	r2, pc, #4	@ (adr r2, 80028c8 <HAL_ADC_ConfigChannel+0x5c>)
 80028c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028c8:	080028d9 	.word	0x080028d9
 80028cc:	080028e1 	.word	0x080028e1
 80028d0:	080028e9 	.word	0x080028e9
 80028d4:	080028f1 	.word	0x080028f1
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 80028d8:	230c      	movs	r3, #12
 80028da:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80028de:	e010      	b.n	8002902 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 80028e0:	2312      	movs	r3, #18
 80028e2:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80028e6:	e00c      	b.n	8002902 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 80028e8:	2318      	movs	r3, #24
 80028ea:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80028ee:	e008      	b.n	8002902 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 80028f0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80028f4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80028f8:	e003      	b.n	8002902 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 80028fa:	2306      	movs	r3, #6
 80028fc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002900:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	6818      	ldr	r0, [r3, #0]
 8002906:	683b      	ldr	r3, [r7, #0]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	461a      	mov	r2, r3
 800290c:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8002910:	f7ff fc73 	bl	80021fa <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	4618      	mov	r0, r3
 800291a:	f7ff fd99 	bl	8002450 <LL_ADC_REG_IsConversionOngoing>
 800291e:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	4618      	mov	r0, r3
 8002928:	f7ff fda5 	bl	8002476 <LL_ADC_INJ_IsConversionOngoing>
 800292c:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002930:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002934:	2b00      	cmp	r3, #0
 8002936:	f040 81bf 	bne.w	8002cb8 <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800293a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800293e:	2b00      	cmp	r3, #0
 8002940:	f040 81ba 	bne.w	8002cb8 <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	689b      	ldr	r3, [r3, #8]
 8002948:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800294c:	d10f      	bne.n	800296e <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6818      	ldr	r0, [r3, #0]
 8002952:	683b      	ldr	r3, [r7, #0]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	2200      	movs	r2, #0
 8002958:	4619      	mov	r1, r3
 800295a:	f7ff fc7a 	bl	8002252 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8002966:	4618      	mov	r0, r3
 8002968:	f7ff fc21 	bl	80021ae <LL_ADC_SetSamplingTimeCommonConfig>
 800296c:	e00e      	b.n	800298c <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6818      	ldr	r0, [r3, #0]
 8002972:	683b      	ldr	r3, [r7, #0]
 8002974:	6819      	ldr	r1, [r3, #0]
 8002976:	683b      	ldr	r3, [r7, #0]
 8002978:	689b      	ldr	r3, [r3, #8]
 800297a:	461a      	mov	r2, r3
 800297c:	f7ff fc69 	bl	8002252 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	2100      	movs	r1, #0
 8002986:	4618      	mov	r0, r3
 8002988:	f7ff fc11 	bl	80021ae <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800298c:	683b      	ldr	r3, [r7, #0]
 800298e:	695a      	ldr	r2, [r3, #20]
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	68db      	ldr	r3, [r3, #12]
 8002996:	08db      	lsrs	r3, r3, #3
 8002998:	f003 0303 	and.w	r3, r3, #3
 800299c:	005b      	lsls	r3, r3, #1
 800299e:	fa02 f303 	lsl.w	r3, r2, r3
 80029a2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80029a6:	683b      	ldr	r3, [r7, #0]
 80029a8:	691b      	ldr	r3, [r3, #16]
 80029aa:	2b04      	cmp	r3, #4
 80029ac:	d00a      	beq.n	80029c4 <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	6818      	ldr	r0, [r3, #0]
 80029b2:	683b      	ldr	r3, [r7, #0]
 80029b4:	6919      	ldr	r1, [r3, #16]
 80029b6:	683b      	ldr	r3, [r7, #0]
 80029b8:	681a      	ldr	r2, [r3, #0]
 80029ba:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80029be:	f7ff fba1 	bl	8002104 <LL_ADC_SetOffset>
 80029c2:	e179      	b.n	8002cb8 <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	2100      	movs	r1, #0
 80029ca:	4618      	mov	r0, r3
 80029cc:	f7ff fbbe 	bl	800214c <LL_ADC_GetOffsetChannel>
 80029d0:	4603      	mov	r3, r0
 80029d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d10a      	bne.n	80029f0 <HAL_ADC_ConfigChannel+0x184>
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	2100      	movs	r1, #0
 80029e0:	4618      	mov	r0, r3
 80029e2:	f7ff fbb3 	bl	800214c <LL_ADC_GetOffsetChannel>
 80029e6:	4603      	mov	r3, r0
 80029e8:	0e9b      	lsrs	r3, r3, #26
 80029ea:	f003 021f 	and.w	r2, r3, #31
 80029ee:	e01e      	b.n	8002a2e <HAL_ADC_ConfigChannel+0x1c2>
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	2100      	movs	r1, #0
 80029f6:	4618      	mov	r0, r3
 80029f8:	f7ff fba8 	bl	800214c <LL_ADC_GetOffsetChannel>
 80029fc:	4603      	mov	r3, r0
 80029fe:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a02:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002a06:	fa93 f3a3 	rbit	r3, r3
 8002a0a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002a0e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002a12:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002a16:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d101      	bne.n	8002a22 <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 8002a1e:	2320      	movs	r3, #32
 8002a20:	e004      	b.n	8002a2c <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 8002a22:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002a26:	fab3 f383 	clz	r3, r3
 8002a2a:	b2db      	uxtb	r3, r3
 8002a2c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002a2e:	683b      	ldr	r3, [r7, #0]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d105      	bne.n	8002a46 <HAL_ADC_ConfigChannel+0x1da>
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	0e9b      	lsrs	r3, r3, #26
 8002a40:	f003 031f 	and.w	r3, r3, #31
 8002a44:	e018      	b.n	8002a78 <HAL_ADC_ConfigChannel+0x20c>
 8002a46:	683b      	ldr	r3, [r7, #0]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a4e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002a52:	fa93 f3a3 	rbit	r3, r3
 8002a56:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8002a5a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002a5e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8002a62:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d101      	bne.n	8002a6e <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 8002a6a:	2320      	movs	r3, #32
 8002a6c:	e004      	b.n	8002a78 <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 8002a6e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002a72:	fab3 f383 	clz	r3, r3
 8002a76:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002a78:	429a      	cmp	r2, r3
 8002a7a:	d106      	bne.n	8002a8a <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	2200      	movs	r2, #0
 8002a82:	2100      	movs	r1, #0
 8002a84:	4618      	mov	r0, r3
 8002a86:	f7ff fb77 	bl	8002178 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	2101      	movs	r1, #1
 8002a90:	4618      	mov	r0, r3
 8002a92:	f7ff fb5b 	bl	800214c <LL_ADC_GetOffsetChannel>
 8002a96:	4603      	mov	r3, r0
 8002a98:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d10a      	bne.n	8002ab6 <HAL_ADC_ConfigChannel+0x24a>
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	2101      	movs	r1, #1
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	f7ff fb50 	bl	800214c <LL_ADC_GetOffsetChannel>
 8002aac:	4603      	mov	r3, r0
 8002aae:	0e9b      	lsrs	r3, r3, #26
 8002ab0:	f003 021f 	and.w	r2, r3, #31
 8002ab4:	e01e      	b.n	8002af4 <HAL_ADC_ConfigChannel+0x288>
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	2101      	movs	r1, #1
 8002abc:	4618      	mov	r0, r3
 8002abe:	f7ff fb45 	bl	800214c <LL_ADC_GetOffsetChannel>
 8002ac2:	4603      	mov	r3, r0
 8002ac4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ac8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002acc:	fa93 f3a3 	rbit	r3, r3
 8002ad0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8002ad4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002ad8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8002adc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d101      	bne.n	8002ae8 <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 8002ae4:	2320      	movs	r3, #32
 8002ae6:	e004      	b.n	8002af2 <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 8002ae8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002aec:	fab3 f383 	clz	r3, r3
 8002af0:	b2db      	uxtb	r3, r3
 8002af2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002af4:	683b      	ldr	r3, [r7, #0]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d105      	bne.n	8002b0c <HAL_ADC_ConfigChannel+0x2a0>
 8002b00:	683b      	ldr	r3, [r7, #0]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	0e9b      	lsrs	r3, r3, #26
 8002b06:	f003 031f 	and.w	r3, r3, #31
 8002b0a:	e018      	b.n	8002b3e <HAL_ADC_ConfigChannel+0x2d2>
 8002b0c:	683b      	ldr	r3, [r7, #0]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b14:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002b18:	fa93 f3a3 	rbit	r3, r3
 8002b1c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8002b20:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002b24:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8002b28:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d101      	bne.n	8002b34 <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 8002b30:	2320      	movs	r3, #32
 8002b32:	e004      	b.n	8002b3e <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 8002b34:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002b38:	fab3 f383 	clz	r3, r3
 8002b3c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002b3e:	429a      	cmp	r2, r3
 8002b40:	d106      	bne.n	8002b50 <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	2200      	movs	r2, #0
 8002b48:	2101      	movs	r1, #1
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	f7ff fb14 	bl	8002178 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	2102      	movs	r1, #2
 8002b56:	4618      	mov	r0, r3
 8002b58:	f7ff faf8 	bl	800214c <LL_ADC_GetOffsetChannel>
 8002b5c:	4603      	mov	r3, r0
 8002b5e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d10a      	bne.n	8002b7c <HAL_ADC_ConfigChannel+0x310>
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	2102      	movs	r1, #2
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	f7ff faed 	bl	800214c <LL_ADC_GetOffsetChannel>
 8002b72:	4603      	mov	r3, r0
 8002b74:	0e9b      	lsrs	r3, r3, #26
 8002b76:	f003 021f 	and.w	r2, r3, #31
 8002b7a:	e01e      	b.n	8002bba <HAL_ADC_ConfigChannel+0x34e>
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	2102      	movs	r1, #2
 8002b82:	4618      	mov	r0, r3
 8002b84:	f7ff fae2 	bl	800214c <LL_ADC_GetOffsetChannel>
 8002b88:	4603      	mov	r3, r0
 8002b8a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b8e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002b92:	fa93 f3a3 	rbit	r3, r3
 8002b96:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8002b9a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002b9e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8002ba2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d101      	bne.n	8002bae <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 8002baa:	2320      	movs	r3, #32
 8002bac:	e004      	b.n	8002bb8 <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 8002bae:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002bb2:	fab3 f383 	clz	r3, r3
 8002bb6:	b2db      	uxtb	r3, r3
 8002bb8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002bba:	683b      	ldr	r3, [r7, #0]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d105      	bne.n	8002bd2 <HAL_ADC_ConfigChannel+0x366>
 8002bc6:	683b      	ldr	r3, [r7, #0]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	0e9b      	lsrs	r3, r3, #26
 8002bcc:	f003 031f 	and.w	r3, r3, #31
 8002bd0:	e014      	b.n	8002bfc <HAL_ADC_ConfigChannel+0x390>
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bd8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002bda:	fa93 f3a3 	rbit	r3, r3
 8002bde:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8002be0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002be2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8002be6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d101      	bne.n	8002bf2 <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 8002bee:	2320      	movs	r3, #32
 8002bf0:	e004      	b.n	8002bfc <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 8002bf2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002bf6:	fab3 f383 	clz	r3, r3
 8002bfa:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002bfc:	429a      	cmp	r2, r3
 8002bfe:	d106      	bne.n	8002c0e <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	2200      	movs	r2, #0
 8002c06:	2102      	movs	r1, #2
 8002c08:	4618      	mov	r0, r3
 8002c0a:	f7ff fab5 	bl	8002178 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	2103      	movs	r1, #3
 8002c14:	4618      	mov	r0, r3
 8002c16:	f7ff fa99 	bl	800214c <LL_ADC_GetOffsetChannel>
 8002c1a:	4603      	mov	r3, r0
 8002c1c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d10a      	bne.n	8002c3a <HAL_ADC_ConfigChannel+0x3ce>
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	2103      	movs	r1, #3
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	f7ff fa8e 	bl	800214c <LL_ADC_GetOffsetChannel>
 8002c30:	4603      	mov	r3, r0
 8002c32:	0e9b      	lsrs	r3, r3, #26
 8002c34:	f003 021f 	and.w	r2, r3, #31
 8002c38:	e017      	b.n	8002c6a <HAL_ADC_ConfigChannel+0x3fe>
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	2103      	movs	r1, #3
 8002c40:	4618      	mov	r0, r3
 8002c42:	f7ff fa83 	bl	800214c <LL_ADC_GetOffsetChannel>
 8002c46:	4603      	mov	r3, r0
 8002c48:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c4a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002c4c:	fa93 f3a3 	rbit	r3, r3
 8002c50:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8002c52:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002c54:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8002c56:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d101      	bne.n	8002c60 <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 8002c5c:	2320      	movs	r3, #32
 8002c5e:	e003      	b.n	8002c68 <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 8002c60:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002c62:	fab3 f383 	clz	r3, r3
 8002c66:	b2db      	uxtb	r3, r3
 8002c68:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d105      	bne.n	8002c82 <HAL_ADC_ConfigChannel+0x416>
 8002c76:	683b      	ldr	r3, [r7, #0]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	0e9b      	lsrs	r3, r3, #26
 8002c7c:	f003 031f 	and.w	r3, r3, #31
 8002c80:	e011      	b.n	8002ca6 <HAL_ADC_ConfigChannel+0x43a>
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c88:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002c8a:	fa93 f3a3 	rbit	r3, r3
 8002c8e:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8002c90:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002c92:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8002c94:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d101      	bne.n	8002c9e <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 8002c9a:	2320      	movs	r3, #32
 8002c9c:	e003      	b.n	8002ca6 <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 8002c9e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002ca0:	fab3 f383 	clz	r3, r3
 8002ca4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002ca6:	429a      	cmp	r2, r3
 8002ca8:	d106      	bne.n	8002cb8 <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	2200      	movs	r2, #0
 8002cb0:	2103      	movs	r1, #3
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	f7ff fa60 	bl	8002178 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	4618      	mov	r0, r3
 8002cbe:	f7ff fb8d 	bl	80023dc <LL_ADC_IsEnabled>
 8002cc2:	4603      	mov	r3, r0
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	f040 813f 	bne.w	8002f48 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6818      	ldr	r0, [r3, #0]
 8002cce:	683b      	ldr	r3, [r7, #0]
 8002cd0:	6819      	ldr	r1, [r3, #0]
 8002cd2:	683b      	ldr	r3, [r7, #0]
 8002cd4:	68db      	ldr	r3, [r3, #12]
 8002cd6:	461a      	mov	r2, r3
 8002cd8:	f7ff fae6 	bl	80022a8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002cdc:	683b      	ldr	r3, [r7, #0]
 8002cde:	68db      	ldr	r3, [r3, #12]
 8002ce0:	4a8e      	ldr	r2, [pc, #568]	@ (8002f1c <HAL_ADC_ConfigChannel+0x6b0>)
 8002ce2:	4293      	cmp	r3, r2
 8002ce4:	f040 8130 	bne.w	8002f48 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002cec:	683b      	ldr	r3, [r7, #0]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d10b      	bne.n	8002d10 <HAL_ADC_ConfigChannel+0x4a4>
 8002cf8:	683b      	ldr	r3, [r7, #0]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	0e9b      	lsrs	r3, r3, #26
 8002cfe:	3301      	adds	r3, #1
 8002d00:	f003 031f 	and.w	r3, r3, #31
 8002d04:	2b09      	cmp	r3, #9
 8002d06:	bf94      	ite	ls
 8002d08:	2301      	movls	r3, #1
 8002d0a:	2300      	movhi	r3, #0
 8002d0c:	b2db      	uxtb	r3, r3
 8002d0e:	e019      	b.n	8002d44 <HAL_ADC_ConfigChannel+0x4d8>
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d16:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002d18:	fa93 f3a3 	rbit	r3, r3
 8002d1c:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8002d1e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d20:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8002d22:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d101      	bne.n	8002d2c <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 8002d28:	2320      	movs	r3, #32
 8002d2a:	e003      	b.n	8002d34 <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 8002d2c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002d2e:	fab3 f383 	clz	r3, r3
 8002d32:	b2db      	uxtb	r3, r3
 8002d34:	3301      	adds	r3, #1
 8002d36:	f003 031f 	and.w	r3, r3, #31
 8002d3a:	2b09      	cmp	r3, #9
 8002d3c:	bf94      	ite	ls
 8002d3e:	2301      	movls	r3, #1
 8002d40:	2300      	movhi	r3, #0
 8002d42:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d079      	beq.n	8002e3c <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002d48:	683b      	ldr	r3, [r7, #0]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d107      	bne.n	8002d64 <HAL_ADC_ConfigChannel+0x4f8>
 8002d54:	683b      	ldr	r3, [r7, #0]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	0e9b      	lsrs	r3, r3, #26
 8002d5a:	3301      	adds	r3, #1
 8002d5c:	069b      	lsls	r3, r3, #26
 8002d5e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002d62:	e015      	b.n	8002d90 <HAL_ADC_ConfigChannel+0x524>
 8002d64:	683b      	ldr	r3, [r7, #0]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d6a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002d6c:	fa93 f3a3 	rbit	r3, r3
 8002d70:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8002d72:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002d74:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8002d76:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d101      	bne.n	8002d80 <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 8002d7c:	2320      	movs	r3, #32
 8002d7e:	e003      	b.n	8002d88 <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 8002d80:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002d82:	fab3 f383 	clz	r3, r3
 8002d86:	b2db      	uxtb	r3, r3
 8002d88:	3301      	adds	r3, #1
 8002d8a:	069b      	lsls	r3, r3, #26
 8002d8c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d109      	bne.n	8002db0 <HAL_ADC_ConfigChannel+0x544>
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	0e9b      	lsrs	r3, r3, #26
 8002da2:	3301      	adds	r3, #1
 8002da4:	f003 031f 	and.w	r3, r3, #31
 8002da8:	2101      	movs	r1, #1
 8002daa:	fa01 f303 	lsl.w	r3, r1, r3
 8002dae:	e017      	b.n	8002de0 <HAL_ADC_ConfigChannel+0x574>
 8002db0:	683b      	ldr	r3, [r7, #0]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002db6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002db8:	fa93 f3a3 	rbit	r3, r3
 8002dbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8002dbe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002dc0:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8002dc2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d101      	bne.n	8002dcc <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 8002dc8:	2320      	movs	r3, #32
 8002dca:	e003      	b.n	8002dd4 <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 8002dcc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002dce:	fab3 f383 	clz	r3, r3
 8002dd2:	b2db      	uxtb	r3, r3
 8002dd4:	3301      	adds	r3, #1
 8002dd6:	f003 031f 	and.w	r3, r3, #31
 8002dda:	2101      	movs	r1, #1
 8002ddc:	fa01 f303 	lsl.w	r3, r1, r3
 8002de0:	ea42 0103 	orr.w	r1, r2, r3
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d10a      	bne.n	8002e06 <HAL_ADC_ConfigChannel+0x59a>
 8002df0:	683b      	ldr	r3, [r7, #0]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	0e9b      	lsrs	r3, r3, #26
 8002df6:	3301      	adds	r3, #1
 8002df8:	f003 021f 	and.w	r2, r3, #31
 8002dfc:	4613      	mov	r3, r2
 8002dfe:	005b      	lsls	r3, r3, #1
 8002e00:	4413      	add	r3, r2
 8002e02:	051b      	lsls	r3, r3, #20
 8002e04:	e018      	b.n	8002e38 <HAL_ADC_ConfigChannel+0x5cc>
 8002e06:	683b      	ldr	r3, [r7, #0]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e0e:	fa93 f3a3 	rbit	r3, r3
 8002e12:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8002e14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e16:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8002e18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d101      	bne.n	8002e22 <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 8002e1e:	2320      	movs	r3, #32
 8002e20:	e003      	b.n	8002e2a <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 8002e22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e24:	fab3 f383 	clz	r3, r3
 8002e28:	b2db      	uxtb	r3, r3
 8002e2a:	3301      	adds	r3, #1
 8002e2c:	f003 021f 	and.w	r2, r3, #31
 8002e30:	4613      	mov	r3, r2
 8002e32:	005b      	lsls	r3, r3, #1
 8002e34:	4413      	add	r3, r2
 8002e36:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002e38:	430b      	orrs	r3, r1
 8002e3a:	e080      	b.n	8002f3e <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002e3c:	683b      	ldr	r3, [r7, #0]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d107      	bne.n	8002e58 <HAL_ADC_ConfigChannel+0x5ec>
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	0e9b      	lsrs	r3, r3, #26
 8002e4e:	3301      	adds	r3, #1
 8002e50:	069b      	lsls	r3, r3, #26
 8002e52:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002e56:	e015      	b.n	8002e84 <HAL_ADC_ConfigChannel+0x618>
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e60:	fa93 f3a3 	rbit	r3, r3
 8002e64:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8002e66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e68:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8002e6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d101      	bne.n	8002e74 <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 8002e70:	2320      	movs	r3, #32
 8002e72:	e003      	b.n	8002e7c <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 8002e74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e76:	fab3 f383 	clz	r3, r3
 8002e7a:	b2db      	uxtb	r3, r3
 8002e7c:	3301      	adds	r3, #1
 8002e7e:	069b      	lsls	r3, r3, #26
 8002e80:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d109      	bne.n	8002ea4 <HAL_ADC_ConfigChannel+0x638>
 8002e90:	683b      	ldr	r3, [r7, #0]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	0e9b      	lsrs	r3, r3, #26
 8002e96:	3301      	adds	r3, #1
 8002e98:	f003 031f 	and.w	r3, r3, #31
 8002e9c:	2101      	movs	r1, #1
 8002e9e:	fa01 f303 	lsl.w	r3, r1, r3
 8002ea2:	e017      	b.n	8002ed4 <HAL_ADC_ConfigChannel+0x668>
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eaa:	69fb      	ldr	r3, [r7, #28]
 8002eac:	fa93 f3a3 	rbit	r3, r3
 8002eb0:	61bb      	str	r3, [r7, #24]
  return result;
 8002eb2:	69bb      	ldr	r3, [r7, #24]
 8002eb4:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8002eb6:	6a3b      	ldr	r3, [r7, #32]
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d101      	bne.n	8002ec0 <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 8002ebc:	2320      	movs	r3, #32
 8002ebe:	e003      	b.n	8002ec8 <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 8002ec0:	6a3b      	ldr	r3, [r7, #32]
 8002ec2:	fab3 f383 	clz	r3, r3
 8002ec6:	b2db      	uxtb	r3, r3
 8002ec8:	3301      	adds	r3, #1
 8002eca:	f003 031f 	and.w	r3, r3, #31
 8002ece:	2101      	movs	r1, #1
 8002ed0:	fa01 f303 	lsl.w	r3, r1, r3
 8002ed4:	ea42 0103 	orr.w	r1, r2, r3
 8002ed8:	683b      	ldr	r3, [r7, #0]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d10d      	bne.n	8002f00 <HAL_ADC_ConfigChannel+0x694>
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	0e9b      	lsrs	r3, r3, #26
 8002eea:	3301      	adds	r3, #1
 8002eec:	f003 021f 	and.w	r2, r3, #31
 8002ef0:	4613      	mov	r3, r2
 8002ef2:	005b      	lsls	r3, r3, #1
 8002ef4:	4413      	add	r3, r2
 8002ef6:	3b1e      	subs	r3, #30
 8002ef8:	051b      	lsls	r3, r3, #20
 8002efa:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002efe:	e01d      	b.n	8002f3c <HAL_ADC_ConfigChannel+0x6d0>
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f06:	693b      	ldr	r3, [r7, #16]
 8002f08:	fa93 f3a3 	rbit	r3, r3
 8002f0c:	60fb      	str	r3, [r7, #12]
  return result;
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8002f12:	697b      	ldr	r3, [r7, #20]
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d103      	bne.n	8002f20 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 8002f18:	2320      	movs	r3, #32
 8002f1a:	e005      	b.n	8002f28 <HAL_ADC_ConfigChannel+0x6bc>
 8002f1c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002f20:	697b      	ldr	r3, [r7, #20]
 8002f22:	fab3 f383 	clz	r3, r3
 8002f26:	b2db      	uxtb	r3, r3
 8002f28:	3301      	adds	r3, #1
 8002f2a:	f003 021f 	and.w	r2, r3, #31
 8002f2e:	4613      	mov	r3, r2
 8002f30:	005b      	lsls	r3, r3, #1
 8002f32:	4413      	add	r3, r2
 8002f34:	3b1e      	subs	r3, #30
 8002f36:	051b      	lsls	r3, r3, #20
 8002f38:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002f3c:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8002f3e:	683a      	ldr	r2, [r7, #0]
 8002f40:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002f42:	4619      	mov	r1, r3
 8002f44:	f7ff f985 	bl	8002252 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	681a      	ldr	r2, [r3, #0]
 8002f4c:	4b3d      	ldr	r3, [pc, #244]	@ (8003044 <HAL_ADC_ConfigChannel+0x7d8>)
 8002f4e:	4013      	ands	r3, r2
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d06c      	beq.n	800302e <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002f54:	483c      	ldr	r0, [pc, #240]	@ (8003048 <HAL_ADC_ConfigChannel+0x7dc>)
 8002f56:	f7ff f8c7 	bl	80020e8 <LL_ADC_GetCommonPathInternalCh>
 8002f5a:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	4a3a      	ldr	r2, [pc, #232]	@ (800304c <HAL_ADC_ConfigChannel+0x7e0>)
 8002f64:	4293      	cmp	r3, r2
 8002f66:	d127      	bne.n	8002fb8 <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002f68:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002f6c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d121      	bne.n	8002fb8 <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	4a35      	ldr	r2, [pc, #212]	@ (8003050 <HAL_ADC_ConfigChannel+0x7e4>)
 8002f7a:	4293      	cmp	r3, r2
 8002f7c:	d157      	bne.n	800302e <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002f7e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002f82:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002f86:	4619      	mov	r1, r3
 8002f88:	482f      	ldr	r0, [pc, #188]	@ (8003048 <HAL_ADC_ConfigChannel+0x7dc>)
 8002f8a:	f7ff f89a 	bl	80020c2 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002f8e:	4b31      	ldr	r3, [pc, #196]	@ (8003054 <HAL_ADC_ConfigChannel+0x7e8>)
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	099b      	lsrs	r3, r3, #6
 8002f94:	4a30      	ldr	r2, [pc, #192]	@ (8003058 <HAL_ADC_ConfigChannel+0x7ec>)
 8002f96:	fba2 2303 	umull	r2, r3, r2, r3
 8002f9a:	099b      	lsrs	r3, r3, #6
 8002f9c:	1c5a      	adds	r2, r3, #1
 8002f9e:	4613      	mov	r3, r2
 8002fa0:	005b      	lsls	r3, r3, #1
 8002fa2:	4413      	add	r3, r2
 8002fa4:	009b      	lsls	r3, r3, #2
 8002fa6:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002fa8:	e002      	b.n	8002fb0 <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 8002faa:	68bb      	ldr	r3, [r7, #8]
 8002fac:	3b01      	subs	r3, #1
 8002fae:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002fb0:	68bb      	ldr	r3, [r7, #8]
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d1f9      	bne.n	8002faa <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002fb6:	e03a      	b.n	800302e <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	4a27      	ldr	r2, [pc, #156]	@ (800305c <HAL_ADC_ConfigChannel+0x7f0>)
 8002fbe:	4293      	cmp	r3, r2
 8002fc0:	d113      	bne.n	8002fea <HAL_ADC_ConfigChannel+0x77e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002fc2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002fc6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d10d      	bne.n	8002fea <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	4a1f      	ldr	r2, [pc, #124]	@ (8003050 <HAL_ADC_ConfigChannel+0x7e4>)
 8002fd4:	4293      	cmp	r3, r2
 8002fd6:	d12a      	bne.n	800302e <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002fd8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002fdc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002fe0:	4619      	mov	r1, r3
 8002fe2:	4819      	ldr	r0, [pc, #100]	@ (8003048 <HAL_ADC_ConfigChannel+0x7dc>)
 8002fe4:	f7ff f86d 	bl	80020c2 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002fe8:	e021      	b.n	800302e <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002fea:	683b      	ldr	r3, [r7, #0]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	4a1c      	ldr	r2, [pc, #112]	@ (8003060 <HAL_ADC_ConfigChannel+0x7f4>)
 8002ff0:	4293      	cmp	r3, r2
 8002ff2:	d11c      	bne.n	800302e <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002ff4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002ff8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d116      	bne.n	800302e <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	4a12      	ldr	r2, [pc, #72]	@ (8003050 <HAL_ADC_ConfigChannel+0x7e4>)
 8003006:	4293      	cmp	r3, r2
 8003008:	d111      	bne.n	800302e <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800300a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800300e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003012:	4619      	mov	r1, r3
 8003014:	480c      	ldr	r0, [pc, #48]	@ (8003048 <HAL_ADC_ConfigChannel+0x7dc>)
 8003016:	f7ff f854 	bl	80020c2 <LL_ADC_SetCommonPathInternalCh>
 800301a:	e008      	b.n	800302e <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003020:	f043 0220 	orr.w	r2, r3, #32
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8003028:	2301      	movs	r3, #1
 800302a:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	2200      	movs	r2, #0
 8003032:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8003036:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800303a:	4618      	mov	r0, r3
 800303c:	37d8      	adds	r7, #216	@ 0xd8
 800303e:	46bd      	mov	sp, r7
 8003040:	bd80      	pop	{r7, pc}
 8003042:	bf00      	nop
 8003044:	80080000 	.word	0x80080000
 8003048:	50040300 	.word	0x50040300
 800304c:	c7520000 	.word	0xc7520000
 8003050:	50040000 	.word	0x50040000
 8003054:	2004009c 	.word	0x2004009c
 8003058:	053e2d63 	.word	0x053e2d63
 800305c:	cb840000 	.word	0xcb840000
 8003060:	80000001 	.word	0x80000001

08003064 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	b084      	sub	sp, #16
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800306c:	2300      	movs	r3, #0
 800306e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	4618      	mov	r0, r3
 8003076:	f7ff f9b1 	bl	80023dc <LL_ADC_IsEnabled>
 800307a:	4603      	mov	r3, r0
 800307c:	2b00      	cmp	r3, #0
 800307e:	d169      	bne.n	8003154 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	689a      	ldr	r2, [r3, #8]
 8003086:	4b36      	ldr	r3, [pc, #216]	@ (8003160 <ADC_Enable+0xfc>)
 8003088:	4013      	ands	r3, r2
 800308a:	2b00      	cmp	r3, #0
 800308c:	d00d      	beq.n	80030aa <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003092:	f043 0210 	orr.w	r2, r3, #16
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800309e:	f043 0201 	orr.w	r2, r3, #1
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 80030a6:	2301      	movs	r3, #1
 80030a8:	e055      	b.n	8003156 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	4618      	mov	r0, r3
 80030b0:	f7ff f96c 	bl	800238c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80030b4:	482b      	ldr	r0, [pc, #172]	@ (8003164 <ADC_Enable+0x100>)
 80030b6:	f7ff f817 	bl	80020e8 <LL_ADC_GetCommonPathInternalCh>
 80030ba:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80030bc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d013      	beq.n	80030ec <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80030c4:	4b28      	ldr	r3, [pc, #160]	@ (8003168 <ADC_Enable+0x104>)
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	099b      	lsrs	r3, r3, #6
 80030ca:	4a28      	ldr	r2, [pc, #160]	@ (800316c <ADC_Enable+0x108>)
 80030cc:	fba2 2303 	umull	r2, r3, r2, r3
 80030d0:	099b      	lsrs	r3, r3, #6
 80030d2:	1c5a      	adds	r2, r3, #1
 80030d4:	4613      	mov	r3, r2
 80030d6:	005b      	lsls	r3, r3, #1
 80030d8:	4413      	add	r3, r2
 80030da:	009b      	lsls	r3, r3, #2
 80030dc:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80030de:	e002      	b.n	80030e6 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80030e0:	68bb      	ldr	r3, [r7, #8]
 80030e2:	3b01      	subs	r3, #1
 80030e4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80030e6:	68bb      	ldr	r3, [r7, #8]
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d1f9      	bne.n	80030e0 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80030ec:	f7fe ffa6 	bl	800203c <HAL_GetTick>
 80030f0:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80030f2:	e028      	b.n	8003146 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	4618      	mov	r0, r3
 80030fa:	f7ff f96f 	bl	80023dc <LL_ADC_IsEnabled>
 80030fe:	4603      	mov	r3, r0
 8003100:	2b00      	cmp	r3, #0
 8003102:	d104      	bne.n	800310e <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	4618      	mov	r0, r3
 800310a:	f7ff f93f 	bl	800238c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800310e:	f7fe ff95 	bl	800203c <HAL_GetTick>
 8003112:	4602      	mov	r2, r0
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	1ad3      	subs	r3, r2, r3
 8003118:	2b02      	cmp	r3, #2
 800311a:	d914      	bls.n	8003146 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f003 0301 	and.w	r3, r3, #1
 8003126:	2b01      	cmp	r3, #1
 8003128:	d00d      	beq.n	8003146 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800312e:	f043 0210 	orr.w	r2, r3, #16
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800313a:	f043 0201 	orr.w	r2, r3, #1
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8003142:	2301      	movs	r3, #1
 8003144:	e007      	b.n	8003156 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f003 0301 	and.w	r3, r3, #1
 8003150:	2b01      	cmp	r3, #1
 8003152:	d1cf      	bne.n	80030f4 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003154:	2300      	movs	r3, #0
}
 8003156:	4618      	mov	r0, r3
 8003158:	3710      	adds	r7, #16
 800315a:	46bd      	mov	sp, r7
 800315c:	bd80      	pop	{r7, pc}
 800315e:	bf00      	nop
 8003160:	8000003f 	.word	0x8000003f
 8003164:	50040300 	.word	0x50040300
 8003168:	2004009c 	.word	0x2004009c
 800316c:	053e2d63 	.word	0x053e2d63

08003170 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	b084      	sub	sp, #16
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	4618      	mov	r0, r3
 800317e:	f7ff f940 	bl	8002402 <LL_ADC_IsDisableOngoing>
 8003182:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	4618      	mov	r0, r3
 800318a:	f7ff f927 	bl	80023dc <LL_ADC_IsEnabled>
 800318e:	4603      	mov	r3, r0
 8003190:	2b00      	cmp	r3, #0
 8003192:	d047      	beq.n	8003224 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	2b00      	cmp	r3, #0
 8003198:	d144      	bne.n	8003224 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	689b      	ldr	r3, [r3, #8]
 80031a0:	f003 030d 	and.w	r3, r3, #13
 80031a4:	2b01      	cmp	r3, #1
 80031a6:	d10c      	bne.n	80031c2 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	4618      	mov	r0, r3
 80031ae:	f7ff f901 	bl	80023b4 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	2203      	movs	r2, #3
 80031b8:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80031ba:	f7fe ff3f 	bl	800203c <HAL_GetTick>
 80031be:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80031c0:	e029      	b.n	8003216 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031c6:	f043 0210 	orr.w	r2, r3, #16
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031d2:	f043 0201 	orr.w	r2, r3, #1
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 80031da:	2301      	movs	r3, #1
 80031dc:	e023      	b.n	8003226 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80031de:	f7fe ff2d 	bl	800203c <HAL_GetTick>
 80031e2:	4602      	mov	r2, r0
 80031e4:	68bb      	ldr	r3, [r7, #8]
 80031e6:	1ad3      	subs	r3, r2, r3
 80031e8:	2b02      	cmp	r3, #2
 80031ea:	d914      	bls.n	8003216 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	689b      	ldr	r3, [r3, #8]
 80031f2:	f003 0301 	and.w	r3, r3, #1
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d00d      	beq.n	8003216 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031fe:	f043 0210 	orr.w	r2, r3, #16
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800320a:	f043 0201 	orr.w	r2, r3, #1
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8003212:	2301      	movs	r3, #1
 8003214:	e007      	b.n	8003226 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	689b      	ldr	r3, [r3, #8]
 800321c:	f003 0301 	and.w	r3, r3, #1
 8003220:	2b00      	cmp	r3, #0
 8003222:	d1dc      	bne.n	80031de <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003224:	2300      	movs	r3, #0
}
 8003226:	4618      	mov	r0, r3
 8003228:	3710      	adds	r7, #16
 800322a:	46bd      	mov	sp, r7
 800322c:	bd80      	pop	{r7, pc}

0800322e <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800322e:	b580      	push	{r7, lr}
 8003230:	b084      	sub	sp, #16
 8003232:	af00      	add	r7, sp, #0
 8003234:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800323a:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003240:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003244:	2b00      	cmp	r3, #0
 8003246:	d14b      	bne.n	80032e0 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800324c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f003 0308 	and.w	r3, r3, #8
 800325e:	2b00      	cmp	r3, #0
 8003260:	d021      	beq.n	80032a6 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	4618      	mov	r0, r3
 8003268:	f7fe ffb4 	bl	80021d4 <LL_ADC_REG_IsTriggerSourceSWStart>
 800326c:	4603      	mov	r3, r0
 800326e:	2b00      	cmp	r3, #0
 8003270:	d032      	beq.n	80032d8 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	68db      	ldr	r3, [r3, #12]
 8003278:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800327c:	2b00      	cmp	r3, #0
 800327e:	d12b      	bne.n	80032d8 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003284:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	659a      	str	r2, [r3, #88]	@ 0x58
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003290:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003294:	2b00      	cmp	r3, #0
 8003296:	d11f      	bne.n	80032d8 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800329c:	f043 0201 	orr.w	r2, r3, #1
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	659a      	str	r2, [r3, #88]	@ 0x58
 80032a4:	e018      	b.n	80032d8 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	68db      	ldr	r3, [r3, #12]
 80032ac:	f003 0302 	and.w	r3, r3, #2
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d111      	bne.n	80032d8 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032b8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	659a      	str	r2, [r3, #88]	@ 0x58
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032c4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d105      	bne.n	80032d8 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032d0:	f043 0201 	orr.w	r2, r3, #1
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80032d8:	68f8      	ldr	r0, [r7, #12]
 80032da:	f7ff faa9 	bl	8002830 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80032de:	e00e      	b.n	80032fe <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032e4:	f003 0310 	and.w	r3, r3, #16
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d003      	beq.n	80032f4 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80032ec:	68f8      	ldr	r0, [r7, #12]
 80032ee:	f7ff fab3 	bl	8002858 <HAL_ADC_ErrorCallback>
}
 80032f2:	e004      	b.n	80032fe <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80032f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80032fa:	6878      	ldr	r0, [r7, #4]
 80032fc:	4798      	blx	r3
}
 80032fe:	bf00      	nop
 8003300:	3710      	adds	r7, #16
 8003302:	46bd      	mov	sp, r7
 8003304:	bd80      	pop	{r7, pc}

08003306 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003306:	b580      	push	{r7, lr}
 8003308:	b084      	sub	sp, #16
 800330a:	af00      	add	r7, sp, #0
 800330c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003312:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003314:	68f8      	ldr	r0, [r7, #12]
 8003316:	f7ff fa95 	bl	8002844 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800331a:	bf00      	nop
 800331c:	3710      	adds	r7, #16
 800331e:	46bd      	mov	sp, r7
 8003320:	bd80      	pop	{r7, pc}

08003322 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003322:	b580      	push	{r7, lr}
 8003324:	b084      	sub	sp, #16
 8003326:	af00      	add	r7, sp, #0
 8003328:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800332e:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003334:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003340:	f043 0204 	orr.w	r2, r3, #4
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003348:	68f8      	ldr	r0, [r7, #12]
 800334a:	f7ff fa85 	bl	8002858 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800334e:	bf00      	nop
 8003350:	3710      	adds	r7, #16
 8003352:	46bd      	mov	sp, r7
 8003354:	bd80      	pop	{r7, pc}

08003356 <LL_ADC_StartCalibration>:
{
 8003356:	b480      	push	{r7}
 8003358:	b083      	sub	sp, #12
 800335a:	af00      	add	r7, sp, #0
 800335c:	6078      	str	r0, [r7, #4]
 800335e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	689b      	ldr	r3, [r3, #8]
 8003364:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8003368:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800336c:	683a      	ldr	r2, [r7, #0]
 800336e:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8003372:	4313      	orrs	r3, r2
 8003374:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	609a      	str	r2, [r3, #8]
}
 800337c:	bf00      	nop
 800337e:	370c      	adds	r7, #12
 8003380:	46bd      	mov	sp, r7
 8003382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003386:	4770      	bx	lr

08003388 <LL_ADC_IsCalibrationOnGoing>:
{
 8003388:	b480      	push	{r7}
 800338a:	b083      	sub	sp, #12
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	689b      	ldr	r3, [r3, #8]
 8003394:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003398:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800339c:	d101      	bne.n	80033a2 <LL_ADC_IsCalibrationOnGoing+0x1a>
 800339e:	2301      	movs	r3, #1
 80033a0:	e000      	b.n	80033a4 <LL_ADC_IsCalibrationOnGoing+0x1c>
 80033a2:	2300      	movs	r3, #0
}
 80033a4:	4618      	mov	r0, r3
 80033a6:	370c      	adds	r7, #12
 80033a8:	46bd      	mov	sp, r7
 80033aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ae:	4770      	bx	lr

080033b0 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b084      	sub	sp, #16
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
 80033b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80033ba:	2300      	movs	r3, #0
 80033bc:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80033c4:	2b01      	cmp	r3, #1
 80033c6:	d101      	bne.n	80033cc <HAL_ADCEx_Calibration_Start+0x1c>
 80033c8:	2302      	movs	r3, #2
 80033ca:	e04d      	b.n	8003468 <HAL_ADCEx_Calibration_Start+0xb8>
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2201      	movs	r2, #1
 80033d0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80033d4:	6878      	ldr	r0, [r7, #4]
 80033d6:	f7ff fecb 	bl	8003170 <ADC_Disable>
 80033da:	4603      	mov	r3, r0
 80033dc:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80033de:	7bfb      	ldrb	r3, [r7, #15]
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d136      	bne.n	8003452 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033e8:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80033ec:	f023 0302 	bic.w	r3, r3, #2
 80033f0:	f043 0202 	orr.w	r2, r3, #2
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	659a      	str	r2, [r3, #88]	@ 0x58
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	6839      	ldr	r1, [r7, #0]
 80033fe:	4618      	mov	r0, r3
 8003400:	f7ff ffa9 	bl	8003356 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003404:	e014      	b.n	8003430 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8003406:	68bb      	ldr	r3, [r7, #8]
 8003408:	3301      	adds	r3, #1
 800340a:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 800340c:	68bb      	ldr	r3, [r7, #8]
 800340e:	f5b3 2f91 	cmp.w	r3, #296960	@ 0x48800
 8003412:	d30d      	bcc.n	8003430 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003418:	f023 0312 	bic.w	r3, r3, #18
 800341c:	f043 0210 	orr.w	r2, r3, #16
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	659a      	str	r2, [r3, #88]	@ 0x58
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2200      	movs	r2, #0
 8003428:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        return HAL_ERROR;
 800342c:	2301      	movs	r3, #1
 800342e:	e01b      	b.n	8003468 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	4618      	mov	r0, r3
 8003436:	f7ff ffa7 	bl	8003388 <LL_ADC_IsCalibrationOnGoing>
 800343a:	4603      	mov	r3, r0
 800343c:	2b00      	cmp	r3, #0
 800343e:	d1e2      	bne.n	8003406 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003444:	f023 0303 	bic.w	r3, r3, #3
 8003448:	f043 0201 	orr.w	r2, r3, #1
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	659a      	str	r2, [r3, #88]	@ 0x58
 8003450:	e005      	b.n	800345e <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003456:	f043 0210 	orr.w	r2, r3, #16
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	2200      	movs	r2, #0
 8003462:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8003466:	7bfb      	ldrb	r3, [r7, #15]
}
 8003468:	4618      	mov	r0, r3
 800346a:	3710      	adds	r7, #16
 800346c:	46bd      	mov	sp, r7
 800346e:	bd80      	pop	{r7, pc}

08003470 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003470:	b480      	push	{r7}
 8003472:	b085      	sub	sp, #20
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	f003 0307 	and.w	r3, r3, #7
 800347e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003480:	4b0c      	ldr	r3, [pc, #48]	@ (80034b4 <__NVIC_SetPriorityGrouping+0x44>)
 8003482:	68db      	ldr	r3, [r3, #12]
 8003484:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003486:	68ba      	ldr	r2, [r7, #8]
 8003488:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800348c:	4013      	ands	r3, r2
 800348e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003494:	68bb      	ldr	r3, [r7, #8]
 8003496:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003498:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800349c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80034a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80034a2:	4a04      	ldr	r2, [pc, #16]	@ (80034b4 <__NVIC_SetPriorityGrouping+0x44>)
 80034a4:	68bb      	ldr	r3, [r7, #8]
 80034a6:	60d3      	str	r3, [r2, #12]
}
 80034a8:	bf00      	nop
 80034aa:	3714      	adds	r7, #20
 80034ac:	46bd      	mov	sp, r7
 80034ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b2:	4770      	bx	lr
 80034b4:	e000ed00 	.word	0xe000ed00

080034b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80034b8:	b480      	push	{r7}
 80034ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80034bc:	4b04      	ldr	r3, [pc, #16]	@ (80034d0 <__NVIC_GetPriorityGrouping+0x18>)
 80034be:	68db      	ldr	r3, [r3, #12]
 80034c0:	0a1b      	lsrs	r3, r3, #8
 80034c2:	f003 0307 	and.w	r3, r3, #7
}
 80034c6:	4618      	mov	r0, r3
 80034c8:	46bd      	mov	sp, r7
 80034ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ce:	4770      	bx	lr
 80034d0:	e000ed00 	.word	0xe000ed00

080034d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80034d4:	b480      	push	{r7}
 80034d6:	b083      	sub	sp, #12
 80034d8:	af00      	add	r7, sp, #0
 80034da:	4603      	mov	r3, r0
 80034dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	db0b      	blt.n	80034fe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80034e6:	79fb      	ldrb	r3, [r7, #7]
 80034e8:	f003 021f 	and.w	r2, r3, #31
 80034ec:	4907      	ldr	r1, [pc, #28]	@ (800350c <__NVIC_EnableIRQ+0x38>)
 80034ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034f2:	095b      	lsrs	r3, r3, #5
 80034f4:	2001      	movs	r0, #1
 80034f6:	fa00 f202 	lsl.w	r2, r0, r2
 80034fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80034fe:	bf00      	nop
 8003500:	370c      	adds	r7, #12
 8003502:	46bd      	mov	sp, r7
 8003504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003508:	4770      	bx	lr
 800350a:	bf00      	nop
 800350c:	e000e100 	.word	0xe000e100

08003510 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003510:	b480      	push	{r7}
 8003512:	b083      	sub	sp, #12
 8003514:	af00      	add	r7, sp, #0
 8003516:	4603      	mov	r3, r0
 8003518:	6039      	str	r1, [r7, #0]
 800351a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800351c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003520:	2b00      	cmp	r3, #0
 8003522:	db0a      	blt.n	800353a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003524:	683b      	ldr	r3, [r7, #0]
 8003526:	b2da      	uxtb	r2, r3
 8003528:	490c      	ldr	r1, [pc, #48]	@ (800355c <__NVIC_SetPriority+0x4c>)
 800352a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800352e:	0112      	lsls	r2, r2, #4
 8003530:	b2d2      	uxtb	r2, r2
 8003532:	440b      	add	r3, r1
 8003534:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003538:	e00a      	b.n	8003550 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800353a:	683b      	ldr	r3, [r7, #0]
 800353c:	b2da      	uxtb	r2, r3
 800353e:	4908      	ldr	r1, [pc, #32]	@ (8003560 <__NVIC_SetPriority+0x50>)
 8003540:	79fb      	ldrb	r3, [r7, #7]
 8003542:	f003 030f 	and.w	r3, r3, #15
 8003546:	3b04      	subs	r3, #4
 8003548:	0112      	lsls	r2, r2, #4
 800354a:	b2d2      	uxtb	r2, r2
 800354c:	440b      	add	r3, r1
 800354e:	761a      	strb	r2, [r3, #24]
}
 8003550:	bf00      	nop
 8003552:	370c      	adds	r7, #12
 8003554:	46bd      	mov	sp, r7
 8003556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355a:	4770      	bx	lr
 800355c:	e000e100 	.word	0xe000e100
 8003560:	e000ed00 	.word	0xe000ed00

08003564 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003564:	b480      	push	{r7}
 8003566:	b089      	sub	sp, #36	@ 0x24
 8003568:	af00      	add	r7, sp, #0
 800356a:	60f8      	str	r0, [r7, #12]
 800356c:	60b9      	str	r1, [r7, #8]
 800356e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	f003 0307 	and.w	r3, r3, #7
 8003576:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003578:	69fb      	ldr	r3, [r7, #28]
 800357a:	f1c3 0307 	rsb	r3, r3, #7
 800357e:	2b04      	cmp	r3, #4
 8003580:	bf28      	it	cs
 8003582:	2304      	movcs	r3, #4
 8003584:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003586:	69fb      	ldr	r3, [r7, #28]
 8003588:	3304      	adds	r3, #4
 800358a:	2b06      	cmp	r3, #6
 800358c:	d902      	bls.n	8003594 <NVIC_EncodePriority+0x30>
 800358e:	69fb      	ldr	r3, [r7, #28]
 8003590:	3b03      	subs	r3, #3
 8003592:	e000      	b.n	8003596 <NVIC_EncodePriority+0x32>
 8003594:	2300      	movs	r3, #0
 8003596:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003598:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800359c:	69bb      	ldr	r3, [r7, #24]
 800359e:	fa02 f303 	lsl.w	r3, r2, r3
 80035a2:	43da      	mvns	r2, r3
 80035a4:	68bb      	ldr	r3, [r7, #8]
 80035a6:	401a      	ands	r2, r3
 80035a8:	697b      	ldr	r3, [r7, #20]
 80035aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80035ac:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80035b0:	697b      	ldr	r3, [r7, #20]
 80035b2:	fa01 f303 	lsl.w	r3, r1, r3
 80035b6:	43d9      	mvns	r1, r3
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80035bc:	4313      	orrs	r3, r2
         );
}
 80035be:	4618      	mov	r0, r3
 80035c0:	3724      	adds	r7, #36	@ 0x24
 80035c2:	46bd      	mov	sp, r7
 80035c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c8:	4770      	bx	lr
	...

080035cc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80035cc:	b580      	push	{r7, lr}
 80035ce:	b082      	sub	sp, #8
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	3b01      	subs	r3, #1
 80035d8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80035dc:	d301      	bcc.n	80035e2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80035de:	2301      	movs	r3, #1
 80035e0:	e00f      	b.n	8003602 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80035e2:	4a0a      	ldr	r2, [pc, #40]	@ (800360c <SysTick_Config+0x40>)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	3b01      	subs	r3, #1
 80035e8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80035ea:	210f      	movs	r1, #15
 80035ec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80035f0:	f7ff ff8e 	bl	8003510 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80035f4:	4b05      	ldr	r3, [pc, #20]	@ (800360c <SysTick_Config+0x40>)
 80035f6:	2200      	movs	r2, #0
 80035f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80035fa:	4b04      	ldr	r3, [pc, #16]	@ (800360c <SysTick_Config+0x40>)
 80035fc:	2207      	movs	r2, #7
 80035fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003600:	2300      	movs	r3, #0
}
 8003602:	4618      	mov	r0, r3
 8003604:	3708      	adds	r7, #8
 8003606:	46bd      	mov	sp, r7
 8003608:	bd80      	pop	{r7, pc}
 800360a:	bf00      	nop
 800360c:	e000e010 	.word	0xe000e010

08003610 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003610:	b580      	push	{r7, lr}
 8003612:	b082      	sub	sp, #8
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003618:	6878      	ldr	r0, [r7, #4]
 800361a:	f7ff ff29 	bl	8003470 <__NVIC_SetPriorityGrouping>
}
 800361e:	bf00      	nop
 8003620:	3708      	adds	r7, #8
 8003622:	46bd      	mov	sp, r7
 8003624:	bd80      	pop	{r7, pc}

08003626 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003626:	b580      	push	{r7, lr}
 8003628:	b086      	sub	sp, #24
 800362a:	af00      	add	r7, sp, #0
 800362c:	4603      	mov	r3, r0
 800362e:	60b9      	str	r1, [r7, #8]
 8003630:	607a      	str	r2, [r7, #4]
 8003632:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003634:	2300      	movs	r3, #0
 8003636:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003638:	f7ff ff3e 	bl	80034b8 <__NVIC_GetPriorityGrouping>
 800363c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800363e:	687a      	ldr	r2, [r7, #4]
 8003640:	68b9      	ldr	r1, [r7, #8]
 8003642:	6978      	ldr	r0, [r7, #20]
 8003644:	f7ff ff8e 	bl	8003564 <NVIC_EncodePriority>
 8003648:	4602      	mov	r2, r0
 800364a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800364e:	4611      	mov	r1, r2
 8003650:	4618      	mov	r0, r3
 8003652:	f7ff ff5d 	bl	8003510 <__NVIC_SetPriority>
}
 8003656:	bf00      	nop
 8003658:	3718      	adds	r7, #24
 800365a:	46bd      	mov	sp, r7
 800365c:	bd80      	pop	{r7, pc}

0800365e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800365e:	b580      	push	{r7, lr}
 8003660:	b082      	sub	sp, #8
 8003662:	af00      	add	r7, sp, #0
 8003664:	4603      	mov	r3, r0
 8003666:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003668:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800366c:	4618      	mov	r0, r3
 800366e:	f7ff ff31 	bl	80034d4 <__NVIC_EnableIRQ>
}
 8003672:	bf00      	nop
 8003674:	3708      	adds	r7, #8
 8003676:	46bd      	mov	sp, r7
 8003678:	bd80      	pop	{r7, pc}

0800367a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800367a:	b580      	push	{r7, lr}
 800367c:	b082      	sub	sp, #8
 800367e:	af00      	add	r7, sp, #0
 8003680:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003682:	6878      	ldr	r0, [r7, #4]
 8003684:	f7ff ffa2 	bl	80035cc <SysTick_Config>
 8003688:	4603      	mov	r3, r0
}
 800368a:	4618      	mov	r0, r3
 800368c:	3708      	adds	r7, #8
 800368e:	46bd      	mov	sp, r7
 8003690:	bd80      	pop	{r7, pc}

08003692 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8003692:	b580      	push	{r7, lr}
 8003694:	b082      	sub	sp, #8
 8003696:	af00      	add	r7, sp, #0
 8003698:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	2b00      	cmp	r3, #0
 800369e:	d101      	bne.n	80036a4 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 80036a0:	2301      	movs	r3, #1
 80036a2:	e014      	b.n	80036ce <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	791b      	ldrb	r3, [r3, #4]
 80036a8:	b2db      	uxtb	r3, r3
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d105      	bne.n	80036ba <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	2200      	movs	r2, #0
 80036b2:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80036b4:	6878      	ldr	r0, [r7, #4]
 80036b6:	f7fd fd8f 	bl	80011d8 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	2202      	movs	r2, #2
 80036be:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2200      	movs	r2, #0
 80036c4:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	2201      	movs	r2, #1
 80036ca:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80036cc:	2300      	movs	r3, #0
}
 80036ce:	4618      	mov	r0, r3
 80036d0:	3708      	adds	r7, #8
 80036d2:	46bd      	mov	sp, r7
 80036d4:	bd80      	pop	{r7, pc}

080036d6 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (when supported)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 80036d6:	b480      	push	{r7}
 80036d8:	b083      	sub	sp, #12
 80036da:	af00      	add	r7, sp, #0
 80036dc:	6078      	str	r0, [r7, #4]
 80036de:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	795b      	ldrb	r3, [r3, #5]
 80036e4:	2b01      	cmp	r3, #1
 80036e6:	d101      	bne.n	80036ec <HAL_DAC_Start+0x16>
 80036e8:	2302      	movs	r3, #2
 80036ea:	e040      	b.n	800376e <HAL_DAC_Start+0x98>
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2201      	movs	r2, #1
 80036f0:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	2202      	movs	r2, #2
 80036f6:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	6819      	ldr	r1, [r3, #0]
 80036fe:	683b      	ldr	r3, [r7, #0]
 8003700:	f003 0310 	and.w	r3, r3, #16
 8003704:	2201      	movs	r2, #1
 8003706:	409a      	lsls	r2, r3
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	430a      	orrs	r2, r1
 800370e:	601a      	str	r2, [r3, #0]

#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (Channel == DAC_CHANNEL_1)
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	2b00      	cmp	r3, #0
 8003714:	d10f      	bne.n	8003736 <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8003720:	2b02      	cmp	r3, #2
 8003722:	d11d      	bne.n	8003760 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	685a      	ldr	r2, [r3, #4]
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f042 0201 	orr.w	r2, r2, #1
 8003732:	605a      	str	r2, [r3, #4]
 8003734:	e014      	b.n	8003760 <HAL_DAC_Start+0x8a>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 8003740:	683b      	ldr	r3, [r7, #0]
 8003742:	f003 0310 	and.w	r3, r3, #16
 8003746:	2102      	movs	r1, #2
 8003748:	fa01 f303 	lsl.w	r3, r1, r3
 800374c:	429a      	cmp	r2, r3
 800374e:	d107      	bne.n	8003760 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	685a      	ldr	r2, [r3, #4]
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f042 0202 	orr.w	r2, r2, #2
 800375e:	605a      	str	r2, [r3, #4]
    /* Enable the selected DAC software conversion */
    SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
  }
#endif /* STM32L451xx STM32L452xx STM32L462xx */
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2201      	movs	r2, #1
 8003764:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	2200      	movs	r2, #0
 800376a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800376c:	2300      	movs	r3, #0
}
 800376e:	4618      	mov	r0, r3
 8003770:	370c      	adds	r7, #12
 8003772:	46bd      	mov	sp, r7
 8003774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003778:	4770      	bx	lr

0800377a <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 800377a:	b480      	push	{r7}
 800377c:	b087      	sub	sp, #28
 800377e:	af00      	add	r7, sp, #0
 8003780:	60f8      	str	r0, [r7, #12]
 8003782:	60b9      	str	r1, [r7, #8]
 8003784:	607a      	str	r2, [r7, #4]
 8003786:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0;
 8003788:	2300      	movs	r3, #0
 800378a:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8003792:	68bb      	ldr	r3, [r7, #8]
 8003794:	2b00      	cmp	r3, #0
 8003796:	d105      	bne.n	80037a4 <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8003798:	697a      	ldr	r2, [r7, #20]
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	4413      	add	r3, r2
 800379e:	3308      	adds	r3, #8
 80037a0:	617b      	str	r3, [r7, #20]
 80037a2:	e004      	b.n	80037ae <HAL_DAC_SetValue+0x34>
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 80037a4:	697a      	ldr	r2, [r7, #20]
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	4413      	add	r3, r2
 80037aa:	3314      	adds	r3, #20
 80037ac:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80037ae:	697b      	ldr	r3, [r7, #20]
 80037b0:	461a      	mov	r2, r3
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80037b6:	2300      	movs	r3, #0
}
 80037b8:	4618      	mov	r0, r3
 80037ba:	371c      	adds	r7, #28
 80037bc:	46bd      	mov	sp, r7
 80037be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c2:	4770      	bx	lr

080037c4 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	b088      	sub	sp, #32
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	60f8      	str	r0, [r7, #12]
 80037cc:	60b9      	str	r1, [r7, #8]
 80037ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 80037d0:	2300      	movs	r3, #0
 80037d2:	61bb      	str	r3, [r7, #24]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	795b      	ldrb	r3, [r3, #5]
 80037d8:	2b01      	cmp	r3, #1
 80037da:	d101      	bne.n	80037e0 <HAL_DAC_ConfigChannel+0x1c>
 80037dc:	2302      	movs	r3, #2
 80037de:	e137      	b.n	8003a50 <HAL_DAC_ConfigChannel+0x28c>
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	2201      	movs	r2, #1
 80037e4:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	2202      	movs	r2, #2
 80037ea:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80037ec:	68bb      	ldr	r3, [r7, #8]
 80037ee:	685b      	ldr	r3, [r3, #4]
 80037f0:	2b04      	cmp	r3, #4
 80037f2:	f040 8081 	bne.w	80038f8 <HAL_DAC_ConfigChannel+0x134>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 80037f6:	f7fe fc21 	bl	800203c <HAL_GetTick>
 80037fa:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d140      	bne.n	8003884 <HAL_DAC_ConfigChannel+0xc0>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003802:	e018      	b.n	8003836 <HAL_DAC_ConfigChannel+0x72>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8003804:	f7fe fc1a 	bl	800203c <HAL_GetTick>
 8003808:	4602      	mov	r2, r0
 800380a:	69bb      	ldr	r3, [r7, #24]
 800380c:	1ad3      	subs	r3, r2, r3
 800380e:	2b01      	cmp	r3, #1
 8003810:	d911      	bls.n	8003836 <HAL_DAC_ConfigChannel+0x72>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003818:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800381c:	2b00      	cmp	r3, #0
 800381e:	d00a      	beq.n	8003836 <HAL_DAC_ConfigChannel+0x72>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	691b      	ldr	r3, [r3, #16]
 8003824:	f043 0208 	orr.w	r2, r3, #8
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	2203      	movs	r2, #3
 8003830:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8003832:	2303      	movs	r3, #3
 8003834:	e10c      	b.n	8003a50 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800383c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003840:	2b00      	cmp	r3, #0
 8003842:	d1df      	bne.n	8003804 <HAL_DAC_ConfigChannel+0x40>
          }
        }
      }
      HAL_Delay(1);
 8003844:	2001      	movs	r0, #1
 8003846:	f7fe fc05 	bl	8002054 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	68ba      	ldr	r2, [r7, #8]
 8003850:	69d2      	ldr	r2, [r2, #28]
 8003852:	641a      	str	r2, [r3, #64]	@ 0x40
 8003854:	e023      	b.n	800389e <HAL_DAC_ConfigChannel+0xda>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8003856:	f7fe fbf1 	bl	800203c <HAL_GetTick>
 800385a:	4602      	mov	r2, r0
 800385c:	69bb      	ldr	r3, [r7, #24]
 800385e:	1ad3      	subs	r3, r2, r3
 8003860:	2b01      	cmp	r3, #1
 8003862:	d90f      	bls.n	8003884 <HAL_DAC_ConfigChannel+0xc0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800386a:	2b00      	cmp	r3, #0
 800386c:	da0a      	bge.n	8003884 <HAL_DAC_ConfigChannel+0xc0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	691b      	ldr	r3, [r3, #16]
 8003872:	f043 0208 	orr.w	r2, r3, #8
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	2203      	movs	r2, #3
 800387e:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8003880:	2303      	movs	r3, #3
 8003882:	e0e5      	b.n	8003a50 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800388a:	2b00      	cmp	r3, #0
 800388c:	dbe3      	blt.n	8003856 <HAL_DAC_ConfigChannel+0x92>
          }
        }
      }
      HAL_Delay(1U);
 800388e:	2001      	movs	r0, #1
 8003890:	f7fe fbe0 	bl	8002054 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	68ba      	ldr	r2, [r7, #8]
 800389a:	69d2      	ldr	r2, [r2, #28]
 800389c:	645a      	str	r2, [r3, #68]	@ 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	f003 0310 	and.w	r3, r3, #16
 80038aa:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 80038ae:	fa01 f303 	lsl.w	r3, r1, r3
 80038b2:	43db      	mvns	r3, r3
 80038b4:	ea02 0103 	and.w	r1, r2, r3
 80038b8:	68bb      	ldr	r3, [r7, #8]
 80038ba:	6a1a      	ldr	r2, [r3, #32]
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	f003 0310 	and.w	r3, r3, #16
 80038c2:	409a      	lsls	r2, r3
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	430a      	orrs	r2, r1
 80038ca:	649a      	str	r2, [r3, #72]	@ 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	f003 0310 	and.w	r3, r3, #16
 80038d8:	21ff      	movs	r1, #255	@ 0xff
 80038da:	fa01 f303 	lsl.w	r3, r1, r3
 80038de:	43db      	mvns	r3, r3
 80038e0:	ea02 0103 	and.w	r1, r2, r3
 80038e4:	68bb      	ldr	r3, [r7, #8]
 80038e6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	f003 0310 	and.w	r3, r3, #16
 80038ee:	409a      	lsls	r2, r3
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	430a      	orrs	r2, r1
 80038f6:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80038f8:	68bb      	ldr	r3, [r7, #8]
 80038fa:	695b      	ldr	r3, [r3, #20]
 80038fc:	2b01      	cmp	r3, #1
 80038fe:	d11d      	bne.n	800393c <HAL_DAC_ConfigChannel+0x178>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003906:	61fb      	str	r3, [r7, #28]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	f003 0310 	and.w	r3, r3, #16
 800390e:	221f      	movs	r2, #31
 8003910:	fa02 f303 	lsl.w	r3, r2, r3
 8003914:	43db      	mvns	r3, r3
 8003916:	69fa      	ldr	r2, [r7, #28]
 8003918:	4013      	ands	r3, r2
 800391a:	61fb      	str	r3, [r7, #28]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 800391c:	68bb      	ldr	r3, [r7, #8]
 800391e:	699b      	ldr	r3, [r3, #24]
 8003920:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	f003 0310 	and.w	r3, r3, #16
 8003928:	697a      	ldr	r2, [r7, #20]
 800392a:	fa02 f303 	lsl.w	r3, r2, r3
 800392e:	69fa      	ldr	r2, [r7, #28]
 8003930:	4313      	orrs	r3, r2
 8003932:	61fb      	str	r3, [r7, #28]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	69fa      	ldr	r2, [r7, #28]
 800393a:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003942:	61fb      	str	r3, [r7, #28]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	f003 0310 	and.w	r3, r3, #16
 800394a:	2207      	movs	r2, #7
 800394c:	fa02 f303 	lsl.w	r3, r2, r3
 8003950:	43db      	mvns	r3, r3
 8003952:	69fa      	ldr	r2, [r7, #28]
 8003954:	4013      	ands	r3, r2
 8003956:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8003958:	68bb      	ldr	r3, [r7, #8]
 800395a:	685a      	ldr	r2, [r3, #4]
 800395c:	68bb      	ldr	r3, [r7, #8]
 800395e:	68db      	ldr	r3, [r3, #12]
 8003960:	431a      	orrs	r2, r3
 8003962:	68bb      	ldr	r3, [r7, #8]
 8003964:	691b      	ldr	r3, [r3, #16]
 8003966:	4313      	orrs	r3, r2
 8003968:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	f003 0310 	and.w	r3, r3, #16
 8003970:	697a      	ldr	r2, [r7, #20]
 8003972:	fa02 f303 	lsl.w	r3, r2, r3
 8003976:	69fa      	ldr	r2, [r7, #28]
 8003978:	4313      	orrs	r3, r2
 800397a:	61fb      	str	r3, [r7, #28]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	69fa      	ldr	r2, [r7, #28]
 8003982:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	6819      	ldr	r1, [r3, #0]
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	f003 0310 	and.w	r3, r3, #16
 8003990:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003994:	fa02 f303 	lsl.w	r3, r2, r3
 8003998:	43da      	mvns	r2, r3
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	400a      	ands	r2, r1
 80039a0:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	61fb      	str	r3, [r7, #28]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	f003 0310 	and.w	r3, r3, #16
 80039b0:	f640 72fe 	movw	r2, #4094	@ 0xffe
 80039b4:	fa02 f303 	lsl.w	r3, r2, r3
 80039b8:	43db      	mvns	r3, r3
 80039ba:	69fa      	ldr	r2, [r7, #28]
 80039bc:	4013      	ands	r3, r2
 80039be:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 80039c0:	68bb      	ldr	r3, [r7, #8]
 80039c2:	689b      	ldr	r3, [r3, #8]
 80039c4:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	f003 0310 	and.w	r3, r3, #16
 80039cc:	697a      	ldr	r2, [r7, #20]
 80039ce:	fa02 f303 	lsl.w	r3, r2, r3
 80039d2:	69fa      	ldr	r2, [r7, #28]
 80039d4:	4313      	orrs	r3, r2
 80039d6:	61fb      	str	r3, [r7, #28]
#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ == sConfig->DAC_HighFrequency)
 80039d8:	68bb      	ldr	r3, [r7, #8]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80039e0:	d104      	bne.n	80039ec <HAL_DAC_ConfigChannel+0x228>
  {
    tmpreg1 |= DAC_CR_HFSEL;
 80039e2:	69fb      	ldr	r3, [r7, #28]
 80039e4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80039e8:	61fb      	str	r3, [r7, #28]
 80039ea:	e018      	b.n	8003a1e <HAL_DAC_ConfigChannel+0x25a>
  }
  else
  {
    if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE == sConfig->DAC_HighFrequency)
 80039ec:	68bb      	ldr	r3, [r7, #8]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d104      	bne.n	80039fe <HAL_DAC_ConfigChannel+0x23a>
    {
      tmpreg1 &= ~(DAC_CR_HFSEL);
 80039f4:	69fb      	ldr	r3, [r7, #28]
 80039f6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80039fa:	61fb      	str	r3, [r7, #28]
 80039fc:	e00f      	b.n	8003a1e <HAL_DAC_ConfigChannel+0x25a>
    }
    else /* Automatic selection */
    {
      hclkfreq = HAL_RCC_GetHCLKFreq();
 80039fe:	f001 fae5 	bl	8004fcc <HAL_RCC_GetHCLKFreq>
 8003a02:	6138      	str	r0, [r7, #16]
      if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8003a04:	693b      	ldr	r3, [r7, #16]
 8003a06:	4a14      	ldr	r2, [pc, #80]	@ (8003a58 <HAL_DAC_ConfigChannel+0x294>)
 8003a08:	4293      	cmp	r3, r2
 8003a0a:	d904      	bls.n	8003a16 <HAL_DAC_ConfigChannel+0x252>
      {
        /* High frequency enable when HCLK frequency higher than 80   */
         tmpreg1 |= DAC_CR_HFSEL;
 8003a0c:	69fb      	ldr	r3, [r7, #28]
 8003a0e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003a12:	61fb      	str	r3, [r7, #28]
 8003a14:	e003      	b.n	8003a1e <HAL_DAC_ConfigChannel+0x25a>
      }
      else
      {
        /* High frequency disable when HCLK frequency higher than 80  */
        tmpreg1 &= ~(DAC_CR_HFSEL);
 8003a16:	69fb      	ldr	r3, [r7, #28]
 8003a18:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8003a1c:	61fb      	str	r3, [r7, #28]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	69fa      	ldr	r2, [r7, #28]
 8003a24:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	6819      	ldr	r1, [r3, #0]
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	f003 0310 	and.w	r3, r3, #16
 8003a32:	22c0      	movs	r2, #192	@ 0xc0
 8003a34:	fa02 f303 	lsl.w	r3, r2, r3
 8003a38:	43da      	mvns	r2, r3
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	400a      	ands	r2, r1
 8003a40:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	2201      	movs	r2, #1
 8003a46:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8003a4e:	2300      	movs	r3, #0
}
 8003a50:	4618      	mov	r0, r3
 8003a52:	3720      	adds	r7, #32
 8003a54:	46bd      	mov	sp, r7
 8003a56:	bd80      	pop	{r7, pc}
 8003a58:	04c4b400 	.word	0x04c4b400

08003a5c <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	b084      	sub	sp, #16
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d101      	bne.n	8003a6e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003a6a:	2301      	movs	r3, #1
 8003a6c:	e08d      	b.n	8003b8a <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	461a      	mov	r2, r3
 8003a74:	4b47      	ldr	r3, [pc, #284]	@ (8003b94 <HAL_DMA_Init+0x138>)
 8003a76:	429a      	cmp	r2, r3
 8003a78:	d80f      	bhi.n	8003a9a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	461a      	mov	r2, r3
 8003a80:	4b45      	ldr	r3, [pc, #276]	@ (8003b98 <HAL_DMA_Init+0x13c>)
 8003a82:	4413      	add	r3, r2
 8003a84:	4a45      	ldr	r2, [pc, #276]	@ (8003b9c <HAL_DMA_Init+0x140>)
 8003a86:	fba2 2303 	umull	r2, r3, r2, r3
 8003a8a:	091b      	lsrs	r3, r3, #4
 8003a8c:	009a      	lsls	r2, r3, #2
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	4a42      	ldr	r2, [pc, #264]	@ (8003ba0 <HAL_DMA_Init+0x144>)
 8003a96:	641a      	str	r2, [r3, #64]	@ 0x40
 8003a98:	e00e      	b.n	8003ab8 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	461a      	mov	r2, r3
 8003aa0:	4b40      	ldr	r3, [pc, #256]	@ (8003ba4 <HAL_DMA_Init+0x148>)
 8003aa2:	4413      	add	r3, r2
 8003aa4:	4a3d      	ldr	r2, [pc, #244]	@ (8003b9c <HAL_DMA_Init+0x140>)
 8003aa6:	fba2 2303 	umull	r2, r3, r2, r3
 8003aaa:	091b      	lsrs	r3, r3, #4
 8003aac:	009a      	lsls	r2, r3, #2
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	4a3c      	ldr	r2, [pc, #240]	@ (8003ba8 <HAL_DMA_Init+0x14c>)
 8003ab6:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2202      	movs	r2, #2
 8003abc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8003ace:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ad2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003adc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	691b      	ldr	r3, [r3, #16]
 8003ae2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ae8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	699b      	ldr	r3, [r3, #24]
 8003aee:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003af4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	6a1b      	ldr	r3, [r3, #32]
 8003afa:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003afc:	68fa      	ldr	r2, [r7, #12]
 8003afe:	4313      	orrs	r3, r2
 8003b00:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	68fa      	ldr	r2, [r7, #12]
 8003b08:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003b0a:	6878      	ldr	r0, [r7, #4]
 8003b0c:	f000 f9b6 	bl	8003e7c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	689b      	ldr	r3, [r3, #8]
 8003b14:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003b18:	d102      	bne.n	8003b20 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	685a      	ldr	r2, [r3, #4]
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b28:	b2d2      	uxtb	r2, r2
 8003b2a:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b30:	687a      	ldr	r2, [r7, #4]
 8003b32:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003b34:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	685b      	ldr	r3, [r3, #4]
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d010      	beq.n	8003b60 <HAL_DMA_Init+0x104>
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	685b      	ldr	r3, [r3, #4]
 8003b42:	2b04      	cmp	r3, #4
 8003b44:	d80c      	bhi.n	8003b60 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003b46:	6878      	ldr	r0, [r7, #4]
 8003b48:	f000 f9d6 	bl	8003ef8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b50:	2200      	movs	r2, #0
 8003b52:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b58:	687a      	ldr	r2, [r7, #4]
 8003b5a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003b5c:	605a      	str	r2, [r3, #4]
 8003b5e:	e008      	b.n	8003b72 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	2200      	movs	r2, #0
 8003b64:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	2200      	movs	r2, #0
 8003b6a:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2200      	movs	r2, #0
 8003b70:	65da      	str	r2, [r3, #92]	@ 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	2200      	movs	r2, #0
 8003b76:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2201      	movs	r2, #1
 8003b7c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2200      	movs	r2, #0
 8003b84:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8003b88:	2300      	movs	r3, #0
}
 8003b8a:	4618      	mov	r0, r3
 8003b8c:	3710      	adds	r7, #16
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	bd80      	pop	{r7, pc}
 8003b92:	bf00      	nop
 8003b94:	40020407 	.word	0x40020407
 8003b98:	bffdfff8 	.word	0xbffdfff8
 8003b9c:	cccccccd 	.word	0xcccccccd
 8003ba0:	40020000 	.word	0x40020000
 8003ba4:	bffdfbf8 	.word	0xbffdfbf8
 8003ba8:	40020400 	.word	0x40020400

08003bac <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003bac:	b580      	push	{r7, lr}
 8003bae:	b086      	sub	sp, #24
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	60f8      	str	r0, [r7, #12]
 8003bb4:	60b9      	str	r1, [r7, #8]
 8003bb6:	607a      	str	r2, [r7, #4]
 8003bb8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003bba:	2300      	movs	r3, #0
 8003bbc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003bc4:	2b01      	cmp	r3, #1
 8003bc6:	d101      	bne.n	8003bcc <HAL_DMA_Start_IT+0x20>
 8003bc8:	2302      	movs	r3, #2
 8003bca:	e066      	b.n	8003c9a <HAL_DMA_Start_IT+0xee>
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	2201      	movs	r2, #1
 8003bd0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003bda:	b2db      	uxtb	r3, r3
 8003bdc:	2b01      	cmp	r3, #1
 8003bde:	d155      	bne.n	8003c8c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	2202      	movs	r2, #2
 8003be4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	2200      	movs	r2, #0
 8003bec:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	681a      	ldr	r2, [r3, #0]
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f022 0201 	bic.w	r2, r2, #1
 8003bfc:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003bfe:	683b      	ldr	r3, [r7, #0]
 8003c00:	687a      	ldr	r2, [r7, #4]
 8003c02:	68b9      	ldr	r1, [r7, #8]
 8003c04:	68f8      	ldr	r0, [r7, #12]
 8003c06:	f000 f8fb 	bl	8003e00 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d008      	beq.n	8003c24 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	681a      	ldr	r2, [r3, #0]
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f042 020e 	orr.w	r2, r2, #14
 8003c20:	601a      	str	r2, [r3, #0]
 8003c22:	e00f      	b.n	8003c44 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	681a      	ldr	r2, [r3, #0]
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f022 0204 	bic.w	r2, r2, #4
 8003c32:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	681a      	ldr	r2, [r3, #0]
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f042 020a 	orr.w	r2, r2, #10
 8003c42:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d007      	beq.n	8003c62 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c56:	681a      	ldr	r2, [r3, #0]
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c5c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003c60:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d007      	beq.n	8003c7a <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c6e:	681a      	ldr	r2, [r3, #0]
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c74:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003c78:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	681a      	ldr	r2, [r3, #0]
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f042 0201 	orr.w	r2, r2, #1
 8003c88:	601a      	str	r2, [r3, #0]
 8003c8a:	e005      	b.n	8003c98 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	2200      	movs	r2, #0
 8003c90:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003c94:	2302      	movs	r3, #2
 8003c96:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003c98:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	3718      	adds	r7, #24
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	bd80      	pop	{r7, pc}

08003ca2 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003ca2:	b580      	push	{r7, lr}
 8003ca4:	b084      	sub	sp, #16
 8003ca6:	af00      	add	r7, sp, #0
 8003ca8:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cbe:	f003 031c 	and.w	r3, r3, #28
 8003cc2:	2204      	movs	r2, #4
 8003cc4:	409a      	lsls	r2, r3
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	4013      	ands	r3, r2
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d026      	beq.n	8003d1c <HAL_DMA_IRQHandler+0x7a>
 8003cce:	68bb      	ldr	r3, [r7, #8]
 8003cd0:	f003 0304 	and.w	r3, r3, #4
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d021      	beq.n	8003d1c <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f003 0320 	and.w	r3, r3, #32
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d107      	bne.n	8003cf6 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	681a      	ldr	r2, [r3, #0]
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f022 0204 	bic.w	r2, r2, #4
 8003cf4:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cfa:	f003 021c 	and.w	r2, r3, #28
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d02:	2104      	movs	r1, #4
 8003d04:	fa01 f202 	lsl.w	r2, r1, r2
 8003d08:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d071      	beq.n	8003df6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d16:	6878      	ldr	r0, [r7, #4]
 8003d18:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8003d1a:	e06c      	b.n	8003df6 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d20:	f003 031c 	and.w	r3, r3, #28
 8003d24:	2202      	movs	r2, #2
 8003d26:	409a      	lsls	r2, r3
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	4013      	ands	r3, r2
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d02e      	beq.n	8003d8e <HAL_DMA_IRQHandler+0xec>
 8003d30:	68bb      	ldr	r3, [r7, #8]
 8003d32:	f003 0302 	and.w	r3, r3, #2
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d029      	beq.n	8003d8e <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f003 0320 	and.w	r3, r3, #32
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d10b      	bne.n	8003d60 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	681a      	ldr	r2, [r3, #0]
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f022 020a 	bic.w	r2, r2, #10
 8003d56:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	2201      	movs	r2, #1
 8003d5c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d64:	f003 021c 	and.w	r2, r3, #28
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d6c:	2102      	movs	r1, #2
 8003d6e:	fa01 f202 	lsl.w	r2, r1, r2
 8003d72:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	2200      	movs	r2, #0
 8003d78:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d038      	beq.n	8003df6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d88:	6878      	ldr	r0, [r7, #4]
 8003d8a:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8003d8c:	e033      	b.n	8003df6 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d92:	f003 031c 	and.w	r3, r3, #28
 8003d96:	2208      	movs	r2, #8
 8003d98:	409a      	lsls	r2, r3
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	4013      	ands	r3, r2
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d02a      	beq.n	8003df8 <HAL_DMA_IRQHandler+0x156>
 8003da2:	68bb      	ldr	r3, [r7, #8]
 8003da4:	f003 0308 	and.w	r3, r3, #8
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d025      	beq.n	8003df8 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	681a      	ldr	r2, [r3, #0]
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f022 020e 	bic.w	r2, r2, #14
 8003dba:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003dc0:	f003 021c 	and.w	r2, r3, #28
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dc8:	2101      	movs	r1, #1
 8003dca:	fa01 f202 	lsl.w	r2, r1, r2
 8003dce:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	2201      	movs	r2, #1
 8003dd4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	2201      	movs	r2, #1
 8003dda:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	2200      	movs	r2, #0
 8003de2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d004      	beq.n	8003df8 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003df2:	6878      	ldr	r0, [r7, #4]
 8003df4:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003df6:	bf00      	nop
 8003df8:	bf00      	nop
}
 8003dfa:	3710      	adds	r7, #16
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	bd80      	pop	{r7, pc}

08003e00 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003e00:	b480      	push	{r7}
 8003e02:	b085      	sub	sp, #20
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	60f8      	str	r0, [r7, #12]
 8003e08:	60b9      	str	r1, [r7, #8]
 8003e0a:	607a      	str	r2, [r7, #4]
 8003e0c:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e12:	68fa      	ldr	r2, [r7, #12]
 8003e14:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003e16:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d004      	beq.n	8003e2a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e24:	68fa      	ldr	r2, [r7, #12]
 8003e26:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003e28:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e2e:	f003 021c 	and.w	r2, r3, #28
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e36:	2101      	movs	r1, #1
 8003e38:	fa01 f202 	lsl.w	r2, r1, r2
 8003e3c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	683a      	ldr	r2, [r7, #0]
 8003e44:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	689b      	ldr	r3, [r3, #8]
 8003e4a:	2b10      	cmp	r3, #16
 8003e4c:	d108      	bne.n	8003e60 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	687a      	ldr	r2, [r7, #4]
 8003e54:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	68ba      	ldr	r2, [r7, #8]
 8003e5c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003e5e:	e007      	b.n	8003e70 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	68ba      	ldr	r2, [r7, #8]
 8003e66:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	687a      	ldr	r2, [r7, #4]
 8003e6e:	60da      	str	r2, [r3, #12]
}
 8003e70:	bf00      	nop
 8003e72:	3714      	adds	r7, #20
 8003e74:	46bd      	mov	sp, r7
 8003e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e7a:	4770      	bx	lr

08003e7c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003e7c:	b480      	push	{r7}
 8003e7e:	b085      	sub	sp, #20
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	461a      	mov	r2, r3
 8003e8a:	4b17      	ldr	r3, [pc, #92]	@ (8003ee8 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8003e8c:	429a      	cmp	r2, r3
 8003e8e:	d80a      	bhi.n	8003ea6 <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e94:	089b      	lsrs	r3, r3, #2
 8003e96:	009b      	lsls	r3, r3, #2
 8003e98:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003e9c:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8003ea0:	687a      	ldr	r2, [r7, #4]
 8003ea2:	6493      	str	r3, [r2, #72]	@ 0x48
 8003ea4:	e007      	b.n	8003eb6 <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003eaa:	089b      	lsrs	r3, r3, #2
 8003eac:	009a      	lsls	r2, r3, #2
 8003eae:	4b0f      	ldr	r3, [pc, #60]	@ (8003eec <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8003eb0:	4413      	add	r3, r2
 8003eb2:	687a      	ldr	r2, [r7, #4]
 8003eb4:	6493      	str	r3, [r2, #72]	@ 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	b2db      	uxtb	r3, r3
 8003ebc:	3b08      	subs	r3, #8
 8003ebe:	4a0c      	ldr	r2, [pc, #48]	@ (8003ef0 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8003ec0:	fba2 2303 	umull	r2, r3, r2, r3
 8003ec4:	091b      	lsrs	r3, r3, #4
 8003ec6:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	4a0a      	ldr	r2, [pc, #40]	@ (8003ef4 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8003ecc:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	f003 031f 	and.w	r3, r3, #31
 8003ed4:	2201      	movs	r2, #1
 8003ed6:	409a      	lsls	r2, r3
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003edc:	bf00      	nop
 8003ede:	3714      	adds	r7, #20
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee6:	4770      	bx	lr
 8003ee8:	40020407 	.word	0x40020407
 8003eec:	4002081c 	.word	0x4002081c
 8003ef0:	cccccccd 	.word	0xcccccccd
 8003ef4:	40020880 	.word	0x40020880

08003ef8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003ef8:	b480      	push	{r7}
 8003efa:	b085      	sub	sp, #20
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	685b      	ldr	r3, [r3, #4]
 8003f04:	b2db      	uxtb	r3, r3
 8003f06:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003f08:	68fa      	ldr	r2, [r7, #12]
 8003f0a:	4b0b      	ldr	r3, [pc, #44]	@ (8003f38 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8003f0c:	4413      	add	r3, r2
 8003f0e:	009b      	lsls	r3, r3, #2
 8003f10:	461a      	mov	r2, r3
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	4a08      	ldr	r2, [pc, #32]	@ (8003f3c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8003f1a:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	3b01      	subs	r3, #1
 8003f20:	f003 0303 	and.w	r3, r3, #3
 8003f24:	2201      	movs	r2, #1
 8003f26:	409a      	lsls	r2, r3
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8003f2c:	bf00      	nop
 8003f2e:	3714      	adds	r7, #20
 8003f30:	46bd      	mov	sp, r7
 8003f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f36:	4770      	bx	lr
 8003f38:	1000823f 	.word	0x1000823f
 8003f3c:	40020940 	.word	0x40020940

08003f40 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003f40:	b480      	push	{r7}
 8003f42:	b087      	sub	sp, #28
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	6078      	str	r0, [r7, #4]
 8003f48:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003f4a:	2300      	movs	r3, #0
 8003f4c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003f4e:	e166      	b.n	800421e <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003f50:	683b      	ldr	r3, [r7, #0]
 8003f52:	681a      	ldr	r2, [r3, #0]
 8003f54:	2101      	movs	r1, #1
 8003f56:	697b      	ldr	r3, [r7, #20]
 8003f58:	fa01 f303 	lsl.w	r3, r1, r3
 8003f5c:	4013      	ands	r3, r2
 8003f5e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	f000 8158 	beq.w	8004218 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003f68:	683b      	ldr	r3, [r7, #0]
 8003f6a:	685b      	ldr	r3, [r3, #4]
 8003f6c:	f003 0303 	and.w	r3, r3, #3
 8003f70:	2b01      	cmp	r3, #1
 8003f72:	d005      	beq.n	8003f80 <HAL_GPIO_Init+0x40>
 8003f74:	683b      	ldr	r3, [r7, #0]
 8003f76:	685b      	ldr	r3, [r3, #4]
 8003f78:	f003 0303 	and.w	r3, r3, #3
 8003f7c:	2b02      	cmp	r3, #2
 8003f7e:	d130      	bne.n	8003fe2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	689b      	ldr	r3, [r3, #8]
 8003f84:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003f86:	697b      	ldr	r3, [r7, #20]
 8003f88:	005b      	lsls	r3, r3, #1
 8003f8a:	2203      	movs	r2, #3
 8003f8c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f90:	43db      	mvns	r3, r3
 8003f92:	693a      	ldr	r2, [r7, #16]
 8003f94:	4013      	ands	r3, r2
 8003f96:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003f98:	683b      	ldr	r3, [r7, #0]
 8003f9a:	68da      	ldr	r2, [r3, #12]
 8003f9c:	697b      	ldr	r3, [r7, #20]
 8003f9e:	005b      	lsls	r3, r3, #1
 8003fa0:	fa02 f303 	lsl.w	r3, r2, r3
 8003fa4:	693a      	ldr	r2, [r7, #16]
 8003fa6:	4313      	orrs	r3, r2
 8003fa8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	693a      	ldr	r2, [r7, #16]
 8003fae:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	685b      	ldr	r3, [r3, #4]
 8003fb4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003fb6:	2201      	movs	r2, #1
 8003fb8:	697b      	ldr	r3, [r7, #20]
 8003fba:	fa02 f303 	lsl.w	r3, r2, r3
 8003fbe:	43db      	mvns	r3, r3
 8003fc0:	693a      	ldr	r2, [r7, #16]
 8003fc2:	4013      	ands	r3, r2
 8003fc4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003fc6:	683b      	ldr	r3, [r7, #0]
 8003fc8:	685b      	ldr	r3, [r3, #4]
 8003fca:	091b      	lsrs	r3, r3, #4
 8003fcc:	f003 0201 	and.w	r2, r3, #1
 8003fd0:	697b      	ldr	r3, [r7, #20]
 8003fd2:	fa02 f303 	lsl.w	r3, r2, r3
 8003fd6:	693a      	ldr	r2, [r7, #16]
 8003fd8:	4313      	orrs	r3, r2
 8003fda:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	693a      	ldr	r2, [r7, #16]
 8003fe0:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003fe2:	683b      	ldr	r3, [r7, #0]
 8003fe4:	685b      	ldr	r3, [r3, #4]
 8003fe6:	f003 0303 	and.w	r3, r3, #3
 8003fea:	2b03      	cmp	r3, #3
 8003fec:	d017      	beq.n	800401e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	68db      	ldr	r3, [r3, #12]
 8003ff2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003ff4:	697b      	ldr	r3, [r7, #20]
 8003ff6:	005b      	lsls	r3, r3, #1
 8003ff8:	2203      	movs	r2, #3
 8003ffa:	fa02 f303 	lsl.w	r3, r2, r3
 8003ffe:	43db      	mvns	r3, r3
 8004000:	693a      	ldr	r2, [r7, #16]
 8004002:	4013      	ands	r3, r2
 8004004:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004006:	683b      	ldr	r3, [r7, #0]
 8004008:	689a      	ldr	r2, [r3, #8]
 800400a:	697b      	ldr	r3, [r7, #20]
 800400c:	005b      	lsls	r3, r3, #1
 800400e:	fa02 f303 	lsl.w	r3, r2, r3
 8004012:	693a      	ldr	r2, [r7, #16]
 8004014:	4313      	orrs	r3, r2
 8004016:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	693a      	ldr	r2, [r7, #16]
 800401c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800401e:	683b      	ldr	r3, [r7, #0]
 8004020:	685b      	ldr	r3, [r3, #4]
 8004022:	f003 0303 	and.w	r3, r3, #3
 8004026:	2b02      	cmp	r3, #2
 8004028:	d123      	bne.n	8004072 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800402a:	697b      	ldr	r3, [r7, #20]
 800402c:	08da      	lsrs	r2, r3, #3
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	3208      	adds	r2, #8
 8004032:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004036:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004038:	697b      	ldr	r3, [r7, #20]
 800403a:	f003 0307 	and.w	r3, r3, #7
 800403e:	009b      	lsls	r3, r3, #2
 8004040:	220f      	movs	r2, #15
 8004042:	fa02 f303 	lsl.w	r3, r2, r3
 8004046:	43db      	mvns	r3, r3
 8004048:	693a      	ldr	r2, [r7, #16]
 800404a:	4013      	ands	r3, r2
 800404c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800404e:	683b      	ldr	r3, [r7, #0]
 8004050:	691a      	ldr	r2, [r3, #16]
 8004052:	697b      	ldr	r3, [r7, #20]
 8004054:	f003 0307 	and.w	r3, r3, #7
 8004058:	009b      	lsls	r3, r3, #2
 800405a:	fa02 f303 	lsl.w	r3, r2, r3
 800405e:	693a      	ldr	r2, [r7, #16]
 8004060:	4313      	orrs	r3, r2
 8004062:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004064:	697b      	ldr	r3, [r7, #20]
 8004066:	08da      	lsrs	r2, r3, #3
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	3208      	adds	r2, #8
 800406c:	6939      	ldr	r1, [r7, #16]
 800406e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004078:	697b      	ldr	r3, [r7, #20]
 800407a:	005b      	lsls	r3, r3, #1
 800407c:	2203      	movs	r2, #3
 800407e:	fa02 f303 	lsl.w	r3, r2, r3
 8004082:	43db      	mvns	r3, r3
 8004084:	693a      	ldr	r2, [r7, #16]
 8004086:	4013      	ands	r3, r2
 8004088:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800408a:	683b      	ldr	r3, [r7, #0]
 800408c:	685b      	ldr	r3, [r3, #4]
 800408e:	f003 0203 	and.w	r2, r3, #3
 8004092:	697b      	ldr	r3, [r7, #20]
 8004094:	005b      	lsls	r3, r3, #1
 8004096:	fa02 f303 	lsl.w	r3, r2, r3
 800409a:	693a      	ldr	r2, [r7, #16]
 800409c:	4313      	orrs	r3, r2
 800409e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	693a      	ldr	r2, [r7, #16]
 80040a4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80040a6:	683b      	ldr	r3, [r7, #0]
 80040a8:	685b      	ldr	r3, [r3, #4]
 80040aa:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	f000 80b2 	beq.w	8004218 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80040b4:	4b61      	ldr	r3, [pc, #388]	@ (800423c <HAL_GPIO_Init+0x2fc>)
 80040b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80040b8:	4a60      	ldr	r2, [pc, #384]	@ (800423c <HAL_GPIO_Init+0x2fc>)
 80040ba:	f043 0301 	orr.w	r3, r3, #1
 80040be:	6613      	str	r3, [r2, #96]	@ 0x60
 80040c0:	4b5e      	ldr	r3, [pc, #376]	@ (800423c <HAL_GPIO_Init+0x2fc>)
 80040c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80040c4:	f003 0301 	and.w	r3, r3, #1
 80040c8:	60bb      	str	r3, [r7, #8]
 80040ca:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80040cc:	4a5c      	ldr	r2, [pc, #368]	@ (8004240 <HAL_GPIO_Init+0x300>)
 80040ce:	697b      	ldr	r3, [r7, #20]
 80040d0:	089b      	lsrs	r3, r3, #2
 80040d2:	3302      	adds	r3, #2
 80040d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80040d8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80040da:	697b      	ldr	r3, [r7, #20]
 80040dc:	f003 0303 	and.w	r3, r3, #3
 80040e0:	009b      	lsls	r3, r3, #2
 80040e2:	220f      	movs	r2, #15
 80040e4:	fa02 f303 	lsl.w	r3, r2, r3
 80040e8:	43db      	mvns	r3, r3
 80040ea:	693a      	ldr	r2, [r7, #16]
 80040ec:	4013      	ands	r3, r2
 80040ee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80040f6:	d02b      	beq.n	8004150 <HAL_GPIO_Init+0x210>
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	4a52      	ldr	r2, [pc, #328]	@ (8004244 <HAL_GPIO_Init+0x304>)
 80040fc:	4293      	cmp	r3, r2
 80040fe:	d025      	beq.n	800414c <HAL_GPIO_Init+0x20c>
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	4a51      	ldr	r2, [pc, #324]	@ (8004248 <HAL_GPIO_Init+0x308>)
 8004104:	4293      	cmp	r3, r2
 8004106:	d01f      	beq.n	8004148 <HAL_GPIO_Init+0x208>
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	4a50      	ldr	r2, [pc, #320]	@ (800424c <HAL_GPIO_Init+0x30c>)
 800410c:	4293      	cmp	r3, r2
 800410e:	d019      	beq.n	8004144 <HAL_GPIO_Init+0x204>
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	4a4f      	ldr	r2, [pc, #316]	@ (8004250 <HAL_GPIO_Init+0x310>)
 8004114:	4293      	cmp	r3, r2
 8004116:	d013      	beq.n	8004140 <HAL_GPIO_Init+0x200>
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	4a4e      	ldr	r2, [pc, #312]	@ (8004254 <HAL_GPIO_Init+0x314>)
 800411c:	4293      	cmp	r3, r2
 800411e:	d00d      	beq.n	800413c <HAL_GPIO_Init+0x1fc>
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	4a4d      	ldr	r2, [pc, #308]	@ (8004258 <HAL_GPIO_Init+0x318>)
 8004124:	4293      	cmp	r3, r2
 8004126:	d007      	beq.n	8004138 <HAL_GPIO_Init+0x1f8>
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	4a4c      	ldr	r2, [pc, #304]	@ (800425c <HAL_GPIO_Init+0x31c>)
 800412c:	4293      	cmp	r3, r2
 800412e:	d101      	bne.n	8004134 <HAL_GPIO_Init+0x1f4>
 8004130:	2307      	movs	r3, #7
 8004132:	e00e      	b.n	8004152 <HAL_GPIO_Init+0x212>
 8004134:	2308      	movs	r3, #8
 8004136:	e00c      	b.n	8004152 <HAL_GPIO_Init+0x212>
 8004138:	2306      	movs	r3, #6
 800413a:	e00a      	b.n	8004152 <HAL_GPIO_Init+0x212>
 800413c:	2305      	movs	r3, #5
 800413e:	e008      	b.n	8004152 <HAL_GPIO_Init+0x212>
 8004140:	2304      	movs	r3, #4
 8004142:	e006      	b.n	8004152 <HAL_GPIO_Init+0x212>
 8004144:	2303      	movs	r3, #3
 8004146:	e004      	b.n	8004152 <HAL_GPIO_Init+0x212>
 8004148:	2302      	movs	r3, #2
 800414a:	e002      	b.n	8004152 <HAL_GPIO_Init+0x212>
 800414c:	2301      	movs	r3, #1
 800414e:	e000      	b.n	8004152 <HAL_GPIO_Init+0x212>
 8004150:	2300      	movs	r3, #0
 8004152:	697a      	ldr	r2, [r7, #20]
 8004154:	f002 0203 	and.w	r2, r2, #3
 8004158:	0092      	lsls	r2, r2, #2
 800415a:	4093      	lsls	r3, r2
 800415c:	693a      	ldr	r2, [r7, #16]
 800415e:	4313      	orrs	r3, r2
 8004160:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004162:	4937      	ldr	r1, [pc, #220]	@ (8004240 <HAL_GPIO_Init+0x300>)
 8004164:	697b      	ldr	r3, [r7, #20]
 8004166:	089b      	lsrs	r3, r3, #2
 8004168:	3302      	adds	r3, #2
 800416a:	693a      	ldr	r2, [r7, #16]
 800416c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004170:	4b3b      	ldr	r3, [pc, #236]	@ (8004260 <HAL_GPIO_Init+0x320>)
 8004172:	689b      	ldr	r3, [r3, #8]
 8004174:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	43db      	mvns	r3, r3
 800417a:	693a      	ldr	r2, [r7, #16]
 800417c:	4013      	ands	r3, r2
 800417e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004180:	683b      	ldr	r3, [r7, #0]
 8004182:	685b      	ldr	r3, [r3, #4]
 8004184:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004188:	2b00      	cmp	r3, #0
 800418a:	d003      	beq.n	8004194 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 800418c:	693a      	ldr	r2, [r7, #16]
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	4313      	orrs	r3, r2
 8004192:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004194:	4a32      	ldr	r2, [pc, #200]	@ (8004260 <HAL_GPIO_Init+0x320>)
 8004196:	693b      	ldr	r3, [r7, #16]
 8004198:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800419a:	4b31      	ldr	r3, [pc, #196]	@ (8004260 <HAL_GPIO_Init+0x320>)
 800419c:	68db      	ldr	r3, [r3, #12]
 800419e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	43db      	mvns	r3, r3
 80041a4:	693a      	ldr	r2, [r7, #16]
 80041a6:	4013      	ands	r3, r2
 80041a8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80041aa:	683b      	ldr	r3, [r7, #0]
 80041ac:	685b      	ldr	r3, [r3, #4]
 80041ae:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d003      	beq.n	80041be <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 80041b6:	693a      	ldr	r2, [r7, #16]
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	4313      	orrs	r3, r2
 80041bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80041be:	4a28      	ldr	r2, [pc, #160]	@ (8004260 <HAL_GPIO_Init+0x320>)
 80041c0:	693b      	ldr	r3, [r7, #16]
 80041c2:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80041c4:	4b26      	ldr	r3, [pc, #152]	@ (8004260 <HAL_GPIO_Init+0x320>)
 80041c6:	685b      	ldr	r3, [r3, #4]
 80041c8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	43db      	mvns	r3, r3
 80041ce:	693a      	ldr	r2, [r7, #16]
 80041d0:	4013      	ands	r3, r2
 80041d2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80041d4:	683b      	ldr	r3, [r7, #0]
 80041d6:	685b      	ldr	r3, [r3, #4]
 80041d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d003      	beq.n	80041e8 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 80041e0:	693a      	ldr	r2, [r7, #16]
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	4313      	orrs	r3, r2
 80041e6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80041e8:	4a1d      	ldr	r2, [pc, #116]	@ (8004260 <HAL_GPIO_Init+0x320>)
 80041ea:	693b      	ldr	r3, [r7, #16]
 80041ec:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80041ee:	4b1c      	ldr	r3, [pc, #112]	@ (8004260 <HAL_GPIO_Init+0x320>)
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	43db      	mvns	r3, r3
 80041f8:	693a      	ldr	r2, [r7, #16]
 80041fa:	4013      	ands	r3, r2
 80041fc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	685b      	ldr	r3, [r3, #4]
 8004202:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004206:	2b00      	cmp	r3, #0
 8004208:	d003      	beq.n	8004212 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 800420a:	693a      	ldr	r2, [r7, #16]
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	4313      	orrs	r3, r2
 8004210:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004212:	4a13      	ldr	r2, [pc, #76]	@ (8004260 <HAL_GPIO_Init+0x320>)
 8004214:	693b      	ldr	r3, [r7, #16]
 8004216:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004218:	697b      	ldr	r3, [r7, #20]
 800421a:	3301      	adds	r3, #1
 800421c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800421e:	683b      	ldr	r3, [r7, #0]
 8004220:	681a      	ldr	r2, [r3, #0]
 8004222:	697b      	ldr	r3, [r7, #20]
 8004224:	fa22 f303 	lsr.w	r3, r2, r3
 8004228:	2b00      	cmp	r3, #0
 800422a:	f47f ae91 	bne.w	8003f50 <HAL_GPIO_Init+0x10>
  }
}
 800422e:	bf00      	nop
 8004230:	bf00      	nop
 8004232:	371c      	adds	r7, #28
 8004234:	46bd      	mov	sp, r7
 8004236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423a:	4770      	bx	lr
 800423c:	40021000 	.word	0x40021000
 8004240:	40010000 	.word	0x40010000
 8004244:	48000400 	.word	0x48000400
 8004248:	48000800 	.word	0x48000800
 800424c:	48000c00 	.word	0x48000c00
 8004250:	48001000 	.word	0x48001000
 8004254:	48001400 	.word	0x48001400
 8004258:	48001800 	.word	0x48001800
 800425c:	48001c00 	.word	0x48001c00
 8004260:	40010400 	.word	0x40010400

08004264 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004264:	b480      	push	{r7}
 8004266:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004268:	4b0d      	ldr	r3, [pc, #52]	@ (80042a0 <HAL_PWREx_GetVoltageRange+0x3c>)
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004270:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004274:	d102      	bne.n	800427c <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8004276:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800427a:	e00b      	b.n	8004294 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 800427c:	4b08      	ldr	r3, [pc, #32]	@ (80042a0 <HAL_PWREx_GetVoltageRange+0x3c>)
 800427e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004282:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004286:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800428a:	d102      	bne.n	8004292 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 800428c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004290:	e000      	b.n	8004294 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8004292:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8004294:	4618      	mov	r0, r3
 8004296:	46bd      	mov	sp, r7
 8004298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800429c:	4770      	bx	lr
 800429e:	bf00      	nop
 80042a0:	40007000 	.word	0x40007000

080042a4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80042a4:	b480      	push	{r7}
 80042a6:	b085      	sub	sp, #20
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d141      	bne.n	8004336 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80042b2:	4b4b      	ldr	r3, [pc, #300]	@ (80043e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80042ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80042be:	d131      	bne.n	8004324 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80042c0:	4b47      	ldr	r3, [pc, #284]	@ (80043e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80042c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80042c6:	4a46      	ldr	r2, [pc, #280]	@ (80043e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80042c8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80042cc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80042d0:	4b43      	ldr	r3, [pc, #268]	@ (80043e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80042d8:	4a41      	ldr	r2, [pc, #260]	@ (80043e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80042da:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80042de:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80042e0:	4b40      	ldr	r3, [pc, #256]	@ (80043e4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	2232      	movs	r2, #50	@ 0x32
 80042e6:	fb02 f303 	mul.w	r3, r2, r3
 80042ea:	4a3f      	ldr	r2, [pc, #252]	@ (80043e8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80042ec:	fba2 2303 	umull	r2, r3, r2, r3
 80042f0:	0c9b      	lsrs	r3, r3, #18
 80042f2:	3301      	adds	r3, #1
 80042f4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80042f6:	e002      	b.n	80042fe <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	3b01      	subs	r3, #1
 80042fc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80042fe:	4b38      	ldr	r3, [pc, #224]	@ (80043e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004300:	695b      	ldr	r3, [r3, #20]
 8004302:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004306:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800430a:	d102      	bne.n	8004312 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	2b00      	cmp	r3, #0
 8004310:	d1f2      	bne.n	80042f8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004312:	4b33      	ldr	r3, [pc, #204]	@ (80043e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004314:	695b      	ldr	r3, [r3, #20]
 8004316:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800431a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800431e:	d158      	bne.n	80043d2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004320:	2303      	movs	r3, #3
 8004322:	e057      	b.n	80043d4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004324:	4b2e      	ldr	r3, [pc, #184]	@ (80043e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004326:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800432a:	4a2d      	ldr	r2, [pc, #180]	@ (80043e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800432c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004330:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004334:	e04d      	b.n	80043d2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800433c:	d141      	bne.n	80043c2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800433e:	4b28      	ldr	r3, [pc, #160]	@ (80043e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004346:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800434a:	d131      	bne.n	80043b0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800434c:	4b24      	ldr	r3, [pc, #144]	@ (80043e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800434e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004352:	4a23      	ldr	r2, [pc, #140]	@ (80043e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004354:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004358:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800435c:	4b20      	ldr	r3, [pc, #128]	@ (80043e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004364:	4a1e      	ldr	r2, [pc, #120]	@ (80043e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004366:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800436a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 800436c:	4b1d      	ldr	r3, [pc, #116]	@ (80043e4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	2232      	movs	r2, #50	@ 0x32
 8004372:	fb02 f303 	mul.w	r3, r2, r3
 8004376:	4a1c      	ldr	r2, [pc, #112]	@ (80043e8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004378:	fba2 2303 	umull	r2, r3, r2, r3
 800437c:	0c9b      	lsrs	r3, r3, #18
 800437e:	3301      	adds	r3, #1
 8004380:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004382:	e002      	b.n	800438a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	3b01      	subs	r3, #1
 8004388:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800438a:	4b15      	ldr	r3, [pc, #84]	@ (80043e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800438c:	695b      	ldr	r3, [r3, #20]
 800438e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004392:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004396:	d102      	bne.n	800439e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	2b00      	cmp	r3, #0
 800439c:	d1f2      	bne.n	8004384 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800439e:	4b10      	ldr	r3, [pc, #64]	@ (80043e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043a0:	695b      	ldr	r3, [r3, #20]
 80043a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80043a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80043aa:	d112      	bne.n	80043d2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80043ac:	2303      	movs	r3, #3
 80043ae:	e011      	b.n	80043d4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80043b0:	4b0b      	ldr	r3, [pc, #44]	@ (80043e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80043b6:	4a0a      	ldr	r2, [pc, #40]	@ (80043e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80043bc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80043c0:	e007      	b.n	80043d2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80043c2:	4b07      	ldr	r3, [pc, #28]	@ (80043e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80043ca:	4a05      	ldr	r2, [pc, #20]	@ (80043e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043cc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80043d0:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80043d2:	2300      	movs	r3, #0
}
 80043d4:	4618      	mov	r0, r3
 80043d6:	3714      	adds	r7, #20
 80043d8:	46bd      	mov	sp, r7
 80043da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043de:	4770      	bx	lr
 80043e0:	40007000 	.word	0x40007000
 80043e4:	2004009c 	.word	0x2004009c
 80043e8:	431bde83 	.word	0x431bde83

080043ec <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 80043ec:	b480      	push	{r7}
 80043ee:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 80043f0:	4b05      	ldr	r3, [pc, #20]	@ (8004408 <HAL_PWREx_EnableVddIO2+0x1c>)
 80043f2:	685b      	ldr	r3, [r3, #4]
 80043f4:	4a04      	ldr	r2, [pc, #16]	@ (8004408 <HAL_PWREx_EnableVddIO2+0x1c>)
 80043f6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80043fa:	6053      	str	r3, [r2, #4]
}
 80043fc:	bf00      	nop
 80043fe:	46bd      	mov	sp, r7
 8004400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004404:	4770      	bx	lr
 8004406:	bf00      	nop
 8004408:	40007000 	.word	0x40007000

0800440c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800440c:	b580      	push	{r7, lr}
 800440e:	b088      	sub	sp, #32
 8004410:	af00      	add	r7, sp, #0
 8004412:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2b00      	cmp	r3, #0
 8004418:	d102      	bne.n	8004420 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800441a:	2301      	movs	r3, #1
 800441c:	f000 bc08 	b.w	8004c30 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004420:	4b96      	ldr	r3, [pc, #600]	@ (800467c <HAL_RCC_OscConfig+0x270>)
 8004422:	689b      	ldr	r3, [r3, #8]
 8004424:	f003 030c 	and.w	r3, r3, #12
 8004428:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800442a:	4b94      	ldr	r3, [pc, #592]	@ (800467c <HAL_RCC_OscConfig+0x270>)
 800442c:	68db      	ldr	r3, [r3, #12]
 800442e:	f003 0303 	and.w	r3, r3, #3
 8004432:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f003 0310 	and.w	r3, r3, #16
 800443c:	2b00      	cmp	r3, #0
 800443e:	f000 80e4 	beq.w	800460a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004442:	69bb      	ldr	r3, [r7, #24]
 8004444:	2b00      	cmp	r3, #0
 8004446:	d007      	beq.n	8004458 <HAL_RCC_OscConfig+0x4c>
 8004448:	69bb      	ldr	r3, [r7, #24]
 800444a:	2b0c      	cmp	r3, #12
 800444c:	f040 808b 	bne.w	8004566 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004450:	697b      	ldr	r3, [r7, #20]
 8004452:	2b01      	cmp	r3, #1
 8004454:	f040 8087 	bne.w	8004566 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004458:	4b88      	ldr	r3, [pc, #544]	@ (800467c <HAL_RCC_OscConfig+0x270>)
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f003 0302 	and.w	r3, r3, #2
 8004460:	2b00      	cmp	r3, #0
 8004462:	d005      	beq.n	8004470 <HAL_RCC_OscConfig+0x64>
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	699b      	ldr	r3, [r3, #24]
 8004468:	2b00      	cmp	r3, #0
 800446a:	d101      	bne.n	8004470 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 800446c:	2301      	movs	r3, #1
 800446e:	e3df      	b.n	8004c30 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	6a1a      	ldr	r2, [r3, #32]
 8004474:	4b81      	ldr	r3, [pc, #516]	@ (800467c <HAL_RCC_OscConfig+0x270>)
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	f003 0308 	and.w	r3, r3, #8
 800447c:	2b00      	cmp	r3, #0
 800447e:	d004      	beq.n	800448a <HAL_RCC_OscConfig+0x7e>
 8004480:	4b7e      	ldr	r3, [pc, #504]	@ (800467c <HAL_RCC_OscConfig+0x270>)
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004488:	e005      	b.n	8004496 <HAL_RCC_OscConfig+0x8a>
 800448a:	4b7c      	ldr	r3, [pc, #496]	@ (800467c <HAL_RCC_OscConfig+0x270>)
 800448c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004490:	091b      	lsrs	r3, r3, #4
 8004492:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004496:	4293      	cmp	r3, r2
 8004498:	d223      	bcs.n	80044e2 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	6a1b      	ldr	r3, [r3, #32]
 800449e:	4618      	mov	r0, r3
 80044a0:	f000 fdcc 	bl	800503c <RCC_SetFlashLatencyFromMSIRange>
 80044a4:	4603      	mov	r3, r0
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d001      	beq.n	80044ae <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80044aa:	2301      	movs	r3, #1
 80044ac:	e3c0      	b.n	8004c30 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80044ae:	4b73      	ldr	r3, [pc, #460]	@ (800467c <HAL_RCC_OscConfig+0x270>)
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	4a72      	ldr	r2, [pc, #456]	@ (800467c <HAL_RCC_OscConfig+0x270>)
 80044b4:	f043 0308 	orr.w	r3, r3, #8
 80044b8:	6013      	str	r3, [r2, #0]
 80044ba:	4b70      	ldr	r3, [pc, #448]	@ (800467c <HAL_RCC_OscConfig+0x270>)
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6a1b      	ldr	r3, [r3, #32]
 80044c6:	496d      	ldr	r1, [pc, #436]	@ (800467c <HAL_RCC_OscConfig+0x270>)
 80044c8:	4313      	orrs	r3, r2
 80044ca:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80044cc:	4b6b      	ldr	r3, [pc, #428]	@ (800467c <HAL_RCC_OscConfig+0x270>)
 80044ce:	685b      	ldr	r3, [r3, #4]
 80044d0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	69db      	ldr	r3, [r3, #28]
 80044d8:	021b      	lsls	r3, r3, #8
 80044da:	4968      	ldr	r1, [pc, #416]	@ (800467c <HAL_RCC_OscConfig+0x270>)
 80044dc:	4313      	orrs	r3, r2
 80044de:	604b      	str	r3, [r1, #4]
 80044e0:	e025      	b.n	800452e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80044e2:	4b66      	ldr	r3, [pc, #408]	@ (800467c <HAL_RCC_OscConfig+0x270>)
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	4a65      	ldr	r2, [pc, #404]	@ (800467c <HAL_RCC_OscConfig+0x270>)
 80044e8:	f043 0308 	orr.w	r3, r3, #8
 80044ec:	6013      	str	r3, [r2, #0]
 80044ee:	4b63      	ldr	r3, [pc, #396]	@ (800467c <HAL_RCC_OscConfig+0x270>)
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	6a1b      	ldr	r3, [r3, #32]
 80044fa:	4960      	ldr	r1, [pc, #384]	@ (800467c <HAL_RCC_OscConfig+0x270>)
 80044fc:	4313      	orrs	r3, r2
 80044fe:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004500:	4b5e      	ldr	r3, [pc, #376]	@ (800467c <HAL_RCC_OscConfig+0x270>)
 8004502:	685b      	ldr	r3, [r3, #4]
 8004504:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	69db      	ldr	r3, [r3, #28]
 800450c:	021b      	lsls	r3, r3, #8
 800450e:	495b      	ldr	r1, [pc, #364]	@ (800467c <HAL_RCC_OscConfig+0x270>)
 8004510:	4313      	orrs	r3, r2
 8004512:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004514:	69bb      	ldr	r3, [r7, #24]
 8004516:	2b00      	cmp	r3, #0
 8004518:	d109      	bne.n	800452e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	6a1b      	ldr	r3, [r3, #32]
 800451e:	4618      	mov	r0, r3
 8004520:	f000 fd8c 	bl	800503c <RCC_SetFlashLatencyFromMSIRange>
 8004524:	4603      	mov	r3, r0
 8004526:	2b00      	cmp	r3, #0
 8004528:	d001      	beq.n	800452e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800452a:	2301      	movs	r3, #1
 800452c:	e380      	b.n	8004c30 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800452e:	f000 fcc1 	bl	8004eb4 <HAL_RCC_GetSysClockFreq>
 8004532:	4602      	mov	r2, r0
 8004534:	4b51      	ldr	r3, [pc, #324]	@ (800467c <HAL_RCC_OscConfig+0x270>)
 8004536:	689b      	ldr	r3, [r3, #8]
 8004538:	091b      	lsrs	r3, r3, #4
 800453a:	f003 030f 	and.w	r3, r3, #15
 800453e:	4950      	ldr	r1, [pc, #320]	@ (8004680 <HAL_RCC_OscConfig+0x274>)
 8004540:	5ccb      	ldrb	r3, [r1, r3]
 8004542:	f003 031f 	and.w	r3, r3, #31
 8004546:	fa22 f303 	lsr.w	r3, r2, r3
 800454a:	4a4e      	ldr	r2, [pc, #312]	@ (8004684 <HAL_RCC_OscConfig+0x278>)
 800454c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800454e:	4b4e      	ldr	r3, [pc, #312]	@ (8004688 <HAL_RCC_OscConfig+0x27c>)
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	4618      	mov	r0, r3
 8004554:	f7fd fd22 	bl	8001f9c <HAL_InitTick>
 8004558:	4603      	mov	r3, r0
 800455a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800455c:	7bfb      	ldrb	r3, [r7, #15]
 800455e:	2b00      	cmp	r3, #0
 8004560:	d052      	beq.n	8004608 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8004562:	7bfb      	ldrb	r3, [r7, #15]
 8004564:	e364      	b.n	8004c30 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	699b      	ldr	r3, [r3, #24]
 800456a:	2b00      	cmp	r3, #0
 800456c:	d032      	beq.n	80045d4 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800456e:	4b43      	ldr	r3, [pc, #268]	@ (800467c <HAL_RCC_OscConfig+0x270>)
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	4a42      	ldr	r2, [pc, #264]	@ (800467c <HAL_RCC_OscConfig+0x270>)
 8004574:	f043 0301 	orr.w	r3, r3, #1
 8004578:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800457a:	f7fd fd5f 	bl	800203c <HAL_GetTick>
 800457e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004580:	e008      	b.n	8004594 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004582:	f7fd fd5b 	bl	800203c <HAL_GetTick>
 8004586:	4602      	mov	r2, r0
 8004588:	693b      	ldr	r3, [r7, #16]
 800458a:	1ad3      	subs	r3, r2, r3
 800458c:	2b02      	cmp	r3, #2
 800458e:	d901      	bls.n	8004594 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8004590:	2303      	movs	r3, #3
 8004592:	e34d      	b.n	8004c30 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004594:	4b39      	ldr	r3, [pc, #228]	@ (800467c <HAL_RCC_OscConfig+0x270>)
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f003 0302 	and.w	r3, r3, #2
 800459c:	2b00      	cmp	r3, #0
 800459e:	d0f0      	beq.n	8004582 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80045a0:	4b36      	ldr	r3, [pc, #216]	@ (800467c <HAL_RCC_OscConfig+0x270>)
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	4a35      	ldr	r2, [pc, #212]	@ (800467c <HAL_RCC_OscConfig+0x270>)
 80045a6:	f043 0308 	orr.w	r3, r3, #8
 80045aa:	6013      	str	r3, [r2, #0]
 80045ac:	4b33      	ldr	r3, [pc, #204]	@ (800467c <HAL_RCC_OscConfig+0x270>)
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	6a1b      	ldr	r3, [r3, #32]
 80045b8:	4930      	ldr	r1, [pc, #192]	@ (800467c <HAL_RCC_OscConfig+0x270>)
 80045ba:	4313      	orrs	r3, r2
 80045bc:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80045be:	4b2f      	ldr	r3, [pc, #188]	@ (800467c <HAL_RCC_OscConfig+0x270>)
 80045c0:	685b      	ldr	r3, [r3, #4]
 80045c2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	69db      	ldr	r3, [r3, #28]
 80045ca:	021b      	lsls	r3, r3, #8
 80045cc:	492b      	ldr	r1, [pc, #172]	@ (800467c <HAL_RCC_OscConfig+0x270>)
 80045ce:	4313      	orrs	r3, r2
 80045d0:	604b      	str	r3, [r1, #4]
 80045d2:	e01a      	b.n	800460a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80045d4:	4b29      	ldr	r3, [pc, #164]	@ (800467c <HAL_RCC_OscConfig+0x270>)
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	4a28      	ldr	r2, [pc, #160]	@ (800467c <HAL_RCC_OscConfig+0x270>)
 80045da:	f023 0301 	bic.w	r3, r3, #1
 80045de:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80045e0:	f7fd fd2c 	bl	800203c <HAL_GetTick>
 80045e4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80045e6:	e008      	b.n	80045fa <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80045e8:	f7fd fd28 	bl	800203c <HAL_GetTick>
 80045ec:	4602      	mov	r2, r0
 80045ee:	693b      	ldr	r3, [r7, #16]
 80045f0:	1ad3      	subs	r3, r2, r3
 80045f2:	2b02      	cmp	r3, #2
 80045f4:	d901      	bls.n	80045fa <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80045f6:	2303      	movs	r3, #3
 80045f8:	e31a      	b.n	8004c30 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80045fa:	4b20      	ldr	r3, [pc, #128]	@ (800467c <HAL_RCC_OscConfig+0x270>)
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f003 0302 	and.w	r3, r3, #2
 8004602:	2b00      	cmp	r3, #0
 8004604:	d1f0      	bne.n	80045e8 <HAL_RCC_OscConfig+0x1dc>
 8004606:	e000      	b.n	800460a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004608:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f003 0301 	and.w	r3, r3, #1
 8004612:	2b00      	cmp	r3, #0
 8004614:	d073      	beq.n	80046fe <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004616:	69bb      	ldr	r3, [r7, #24]
 8004618:	2b08      	cmp	r3, #8
 800461a:	d005      	beq.n	8004628 <HAL_RCC_OscConfig+0x21c>
 800461c:	69bb      	ldr	r3, [r7, #24]
 800461e:	2b0c      	cmp	r3, #12
 8004620:	d10e      	bne.n	8004640 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004622:	697b      	ldr	r3, [r7, #20]
 8004624:	2b03      	cmp	r3, #3
 8004626:	d10b      	bne.n	8004640 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004628:	4b14      	ldr	r3, [pc, #80]	@ (800467c <HAL_RCC_OscConfig+0x270>)
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004630:	2b00      	cmp	r3, #0
 8004632:	d063      	beq.n	80046fc <HAL_RCC_OscConfig+0x2f0>
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	685b      	ldr	r3, [r3, #4]
 8004638:	2b00      	cmp	r3, #0
 800463a:	d15f      	bne.n	80046fc <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800463c:	2301      	movs	r3, #1
 800463e:	e2f7      	b.n	8004c30 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	685b      	ldr	r3, [r3, #4]
 8004644:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004648:	d106      	bne.n	8004658 <HAL_RCC_OscConfig+0x24c>
 800464a:	4b0c      	ldr	r3, [pc, #48]	@ (800467c <HAL_RCC_OscConfig+0x270>)
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	4a0b      	ldr	r2, [pc, #44]	@ (800467c <HAL_RCC_OscConfig+0x270>)
 8004650:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004654:	6013      	str	r3, [r2, #0]
 8004656:	e025      	b.n	80046a4 <HAL_RCC_OscConfig+0x298>
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	685b      	ldr	r3, [r3, #4]
 800465c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004660:	d114      	bne.n	800468c <HAL_RCC_OscConfig+0x280>
 8004662:	4b06      	ldr	r3, [pc, #24]	@ (800467c <HAL_RCC_OscConfig+0x270>)
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	4a05      	ldr	r2, [pc, #20]	@ (800467c <HAL_RCC_OscConfig+0x270>)
 8004668:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800466c:	6013      	str	r3, [r2, #0]
 800466e:	4b03      	ldr	r3, [pc, #12]	@ (800467c <HAL_RCC_OscConfig+0x270>)
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	4a02      	ldr	r2, [pc, #8]	@ (800467c <HAL_RCC_OscConfig+0x270>)
 8004674:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004678:	6013      	str	r3, [r2, #0]
 800467a:	e013      	b.n	80046a4 <HAL_RCC_OscConfig+0x298>
 800467c:	40021000 	.word	0x40021000
 8004680:	08009d54 	.word	0x08009d54
 8004684:	2004009c 	.word	0x2004009c
 8004688:	200400a0 	.word	0x200400a0
 800468c:	4ba0      	ldr	r3, [pc, #640]	@ (8004910 <HAL_RCC_OscConfig+0x504>)
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	4a9f      	ldr	r2, [pc, #636]	@ (8004910 <HAL_RCC_OscConfig+0x504>)
 8004692:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004696:	6013      	str	r3, [r2, #0]
 8004698:	4b9d      	ldr	r3, [pc, #628]	@ (8004910 <HAL_RCC_OscConfig+0x504>)
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	4a9c      	ldr	r2, [pc, #624]	@ (8004910 <HAL_RCC_OscConfig+0x504>)
 800469e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80046a2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	685b      	ldr	r3, [r3, #4]
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d013      	beq.n	80046d4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046ac:	f7fd fcc6 	bl	800203c <HAL_GetTick>
 80046b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80046b2:	e008      	b.n	80046c6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80046b4:	f7fd fcc2 	bl	800203c <HAL_GetTick>
 80046b8:	4602      	mov	r2, r0
 80046ba:	693b      	ldr	r3, [r7, #16]
 80046bc:	1ad3      	subs	r3, r2, r3
 80046be:	2b64      	cmp	r3, #100	@ 0x64
 80046c0:	d901      	bls.n	80046c6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80046c2:	2303      	movs	r3, #3
 80046c4:	e2b4      	b.n	8004c30 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80046c6:	4b92      	ldr	r3, [pc, #584]	@ (8004910 <HAL_RCC_OscConfig+0x504>)
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d0f0      	beq.n	80046b4 <HAL_RCC_OscConfig+0x2a8>
 80046d2:	e014      	b.n	80046fe <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046d4:	f7fd fcb2 	bl	800203c <HAL_GetTick>
 80046d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80046da:	e008      	b.n	80046ee <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80046dc:	f7fd fcae 	bl	800203c <HAL_GetTick>
 80046e0:	4602      	mov	r2, r0
 80046e2:	693b      	ldr	r3, [r7, #16]
 80046e4:	1ad3      	subs	r3, r2, r3
 80046e6:	2b64      	cmp	r3, #100	@ 0x64
 80046e8:	d901      	bls.n	80046ee <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80046ea:	2303      	movs	r3, #3
 80046ec:	e2a0      	b.n	8004c30 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80046ee:	4b88      	ldr	r3, [pc, #544]	@ (8004910 <HAL_RCC_OscConfig+0x504>)
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d1f0      	bne.n	80046dc <HAL_RCC_OscConfig+0x2d0>
 80046fa:	e000      	b.n	80046fe <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80046fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f003 0302 	and.w	r3, r3, #2
 8004706:	2b00      	cmp	r3, #0
 8004708:	d060      	beq.n	80047cc <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800470a:	69bb      	ldr	r3, [r7, #24]
 800470c:	2b04      	cmp	r3, #4
 800470e:	d005      	beq.n	800471c <HAL_RCC_OscConfig+0x310>
 8004710:	69bb      	ldr	r3, [r7, #24]
 8004712:	2b0c      	cmp	r3, #12
 8004714:	d119      	bne.n	800474a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004716:	697b      	ldr	r3, [r7, #20]
 8004718:	2b02      	cmp	r3, #2
 800471a:	d116      	bne.n	800474a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800471c:	4b7c      	ldr	r3, [pc, #496]	@ (8004910 <HAL_RCC_OscConfig+0x504>)
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004724:	2b00      	cmp	r3, #0
 8004726:	d005      	beq.n	8004734 <HAL_RCC_OscConfig+0x328>
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	68db      	ldr	r3, [r3, #12]
 800472c:	2b00      	cmp	r3, #0
 800472e:	d101      	bne.n	8004734 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004730:	2301      	movs	r3, #1
 8004732:	e27d      	b.n	8004c30 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004734:	4b76      	ldr	r3, [pc, #472]	@ (8004910 <HAL_RCC_OscConfig+0x504>)
 8004736:	685b      	ldr	r3, [r3, #4]
 8004738:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	691b      	ldr	r3, [r3, #16]
 8004740:	061b      	lsls	r3, r3, #24
 8004742:	4973      	ldr	r1, [pc, #460]	@ (8004910 <HAL_RCC_OscConfig+0x504>)
 8004744:	4313      	orrs	r3, r2
 8004746:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004748:	e040      	b.n	80047cc <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	68db      	ldr	r3, [r3, #12]
 800474e:	2b00      	cmp	r3, #0
 8004750:	d023      	beq.n	800479a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004752:	4b6f      	ldr	r3, [pc, #444]	@ (8004910 <HAL_RCC_OscConfig+0x504>)
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	4a6e      	ldr	r2, [pc, #440]	@ (8004910 <HAL_RCC_OscConfig+0x504>)
 8004758:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800475c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800475e:	f7fd fc6d 	bl	800203c <HAL_GetTick>
 8004762:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004764:	e008      	b.n	8004778 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004766:	f7fd fc69 	bl	800203c <HAL_GetTick>
 800476a:	4602      	mov	r2, r0
 800476c:	693b      	ldr	r3, [r7, #16]
 800476e:	1ad3      	subs	r3, r2, r3
 8004770:	2b02      	cmp	r3, #2
 8004772:	d901      	bls.n	8004778 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004774:	2303      	movs	r3, #3
 8004776:	e25b      	b.n	8004c30 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004778:	4b65      	ldr	r3, [pc, #404]	@ (8004910 <HAL_RCC_OscConfig+0x504>)
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004780:	2b00      	cmp	r3, #0
 8004782:	d0f0      	beq.n	8004766 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004784:	4b62      	ldr	r3, [pc, #392]	@ (8004910 <HAL_RCC_OscConfig+0x504>)
 8004786:	685b      	ldr	r3, [r3, #4]
 8004788:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	691b      	ldr	r3, [r3, #16]
 8004790:	061b      	lsls	r3, r3, #24
 8004792:	495f      	ldr	r1, [pc, #380]	@ (8004910 <HAL_RCC_OscConfig+0x504>)
 8004794:	4313      	orrs	r3, r2
 8004796:	604b      	str	r3, [r1, #4]
 8004798:	e018      	b.n	80047cc <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800479a:	4b5d      	ldr	r3, [pc, #372]	@ (8004910 <HAL_RCC_OscConfig+0x504>)
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	4a5c      	ldr	r2, [pc, #368]	@ (8004910 <HAL_RCC_OscConfig+0x504>)
 80047a0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80047a4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047a6:	f7fd fc49 	bl	800203c <HAL_GetTick>
 80047aa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80047ac:	e008      	b.n	80047c0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80047ae:	f7fd fc45 	bl	800203c <HAL_GetTick>
 80047b2:	4602      	mov	r2, r0
 80047b4:	693b      	ldr	r3, [r7, #16]
 80047b6:	1ad3      	subs	r3, r2, r3
 80047b8:	2b02      	cmp	r3, #2
 80047ba:	d901      	bls.n	80047c0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80047bc:	2303      	movs	r3, #3
 80047be:	e237      	b.n	8004c30 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80047c0:	4b53      	ldr	r3, [pc, #332]	@ (8004910 <HAL_RCC_OscConfig+0x504>)
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d1f0      	bne.n	80047ae <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f003 0308 	and.w	r3, r3, #8
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d03c      	beq.n	8004852 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	695b      	ldr	r3, [r3, #20]
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d01c      	beq.n	800481a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80047e0:	4b4b      	ldr	r3, [pc, #300]	@ (8004910 <HAL_RCC_OscConfig+0x504>)
 80047e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80047e6:	4a4a      	ldr	r2, [pc, #296]	@ (8004910 <HAL_RCC_OscConfig+0x504>)
 80047e8:	f043 0301 	orr.w	r3, r3, #1
 80047ec:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047f0:	f7fd fc24 	bl	800203c <HAL_GetTick>
 80047f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80047f6:	e008      	b.n	800480a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80047f8:	f7fd fc20 	bl	800203c <HAL_GetTick>
 80047fc:	4602      	mov	r2, r0
 80047fe:	693b      	ldr	r3, [r7, #16]
 8004800:	1ad3      	subs	r3, r2, r3
 8004802:	2b02      	cmp	r3, #2
 8004804:	d901      	bls.n	800480a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004806:	2303      	movs	r3, #3
 8004808:	e212      	b.n	8004c30 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800480a:	4b41      	ldr	r3, [pc, #260]	@ (8004910 <HAL_RCC_OscConfig+0x504>)
 800480c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004810:	f003 0302 	and.w	r3, r3, #2
 8004814:	2b00      	cmp	r3, #0
 8004816:	d0ef      	beq.n	80047f8 <HAL_RCC_OscConfig+0x3ec>
 8004818:	e01b      	b.n	8004852 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800481a:	4b3d      	ldr	r3, [pc, #244]	@ (8004910 <HAL_RCC_OscConfig+0x504>)
 800481c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004820:	4a3b      	ldr	r2, [pc, #236]	@ (8004910 <HAL_RCC_OscConfig+0x504>)
 8004822:	f023 0301 	bic.w	r3, r3, #1
 8004826:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800482a:	f7fd fc07 	bl	800203c <HAL_GetTick>
 800482e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004830:	e008      	b.n	8004844 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004832:	f7fd fc03 	bl	800203c <HAL_GetTick>
 8004836:	4602      	mov	r2, r0
 8004838:	693b      	ldr	r3, [r7, #16]
 800483a:	1ad3      	subs	r3, r2, r3
 800483c:	2b02      	cmp	r3, #2
 800483e:	d901      	bls.n	8004844 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004840:	2303      	movs	r3, #3
 8004842:	e1f5      	b.n	8004c30 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004844:	4b32      	ldr	r3, [pc, #200]	@ (8004910 <HAL_RCC_OscConfig+0x504>)
 8004846:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800484a:	f003 0302 	and.w	r3, r3, #2
 800484e:	2b00      	cmp	r3, #0
 8004850:	d1ef      	bne.n	8004832 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f003 0304 	and.w	r3, r3, #4
 800485a:	2b00      	cmp	r3, #0
 800485c:	f000 80a6 	beq.w	80049ac <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004860:	2300      	movs	r3, #0
 8004862:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004864:	4b2a      	ldr	r3, [pc, #168]	@ (8004910 <HAL_RCC_OscConfig+0x504>)
 8004866:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004868:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800486c:	2b00      	cmp	r3, #0
 800486e:	d10d      	bne.n	800488c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004870:	4b27      	ldr	r3, [pc, #156]	@ (8004910 <HAL_RCC_OscConfig+0x504>)
 8004872:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004874:	4a26      	ldr	r2, [pc, #152]	@ (8004910 <HAL_RCC_OscConfig+0x504>)
 8004876:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800487a:	6593      	str	r3, [r2, #88]	@ 0x58
 800487c:	4b24      	ldr	r3, [pc, #144]	@ (8004910 <HAL_RCC_OscConfig+0x504>)
 800487e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004880:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004884:	60bb      	str	r3, [r7, #8]
 8004886:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004888:	2301      	movs	r3, #1
 800488a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800488c:	4b21      	ldr	r3, [pc, #132]	@ (8004914 <HAL_RCC_OscConfig+0x508>)
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004894:	2b00      	cmp	r3, #0
 8004896:	d118      	bne.n	80048ca <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004898:	4b1e      	ldr	r3, [pc, #120]	@ (8004914 <HAL_RCC_OscConfig+0x508>)
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	4a1d      	ldr	r2, [pc, #116]	@ (8004914 <HAL_RCC_OscConfig+0x508>)
 800489e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80048a2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80048a4:	f7fd fbca 	bl	800203c <HAL_GetTick>
 80048a8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80048aa:	e008      	b.n	80048be <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80048ac:	f7fd fbc6 	bl	800203c <HAL_GetTick>
 80048b0:	4602      	mov	r2, r0
 80048b2:	693b      	ldr	r3, [r7, #16]
 80048b4:	1ad3      	subs	r3, r2, r3
 80048b6:	2b02      	cmp	r3, #2
 80048b8:	d901      	bls.n	80048be <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80048ba:	2303      	movs	r3, #3
 80048bc:	e1b8      	b.n	8004c30 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80048be:	4b15      	ldr	r3, [pc, #84]	@ (8004914 <HAL_RCC_OscConfig+0x508>)
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d0f0      	beq.n	80048ac <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	689b      	ldr	r3, [r3, #8]
 80048ce:	2b01      	cmp	r3, #1
 80048d0:	d108      	bne.n	80048e4 <HAL_RCC_OscConfig+0x4d8>
 80048d2:	4b0f      	ldr	r3, [pc, #60]	@ (8004910 <HAL_RCC_OscConfig+0x504>)
 80048d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048d8:	4a0d      	ldr	r2, [pc, #52]	@ (8004910 <HAL_RCC_OscConfig+0x504>)
 80048da:	f043 0301 	orr.w	r3, r3, #1
 80048de:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80048e2:	e029      	b.n	8004938 <HAL_RCC_OscConfig+0x52c>
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	689b      	ldr	r3, [r3, #8]
 80048e8:	2b05      	cmp	r3, #5
 80048ea:	d115      	bne.n	8004918 <HAL_RCC_OscConfig+0x50c>
 80048ec:	4b08      	ldr	r3, [pc, #32]	@ (8004910 <HAL_RCC_OscConfig+0x504>)
 80048ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048f2:	4a07      	ldr	r2, [pc, #28]	@ (8004910 <HAL_RCC_OscConfig+0x504>)
 80048f4:	f043 0304 	orr.w	r3, r3, #4
 80048f8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80048fc:	4b04      	ldr	r3, [pc, #16]	@ (8004910 <HAL_RCC_OscConfig+0x504>)
 80048fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004902:	4a03      	ldr	r2, [pc, #12]	@ (8004910 <HAL_RCC_OscConfig+0x504>)
 8004904:	f043 0301 	orr.w	r3, r3, #1
 8004908:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800490c:	e014      	b.n	8004938 <HAL_RCC_OscConfig+0x52c>
 800490e:	bf00      	nop
 8004910:	40021000 	.word	0x40021000
 8004914:	40007000 	.word	0x40007000
 8004918:	4b9d      	ldr	r3, [pc, #628]	@ (8004b90 <HAL_RCC_OscConfig+0x784>)
 800491a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800491e:	4a9c      	ldr	r2, [pc, #624]	@ (8004b90 <HAL_RCC_OscConfig+0x784>)
 8004920:	f023 0301 	bic.w	r3, r3, #1
 8004924:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004928:	4b99      	ldr	r3, [pc, #612]	@ (8004b90 <HAL_RCC_OscConfig+0x784>)
 800492a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800492e:	4a98      	ldr	r2, [pc, #608]	@ (8004b90 <HAL_RCC_OscConfig+0x784>)
 8004930:	f023 0304 	bic.w	r3, r3, #4
 8004934:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	689b      	ldr	r3, [r3, #8]
 800493c:	2b00      	cmp	r3, #0
 800493e:	d016      	beq.n	800496e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004940:	f7fd fb7c 	bl	800203c <HAL_GetTick>
 8004944:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004946:	e00a      	b.n	800495e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004948:	f7fd fb78 	bl	800203c <HAL_GetTick>
 800494c:	4602      	mov	r2, r0
 800494e:	693b      	ldr	r3, [r7, #16]
 8004950:	1ad3      	subs	r3, r2, r3
 8004952:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004956:	4293      	cmp	r3, r2
 8004958:	d901      	bls.n	800495e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800495a:	2303      	movs	r3, #3
 800495c:	e168      	b.n	8004c30 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800495e:	4b8c      	ldr	r3, [pc, #560]	@ (8004b90 <HAL_RCC_OscConfig+0x784>)
 8004960:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004964:	f003 0302 	and.w	r3, r3, #2
 8004968:	2b00      	cmp	r3, #0
 800496a:	d0ed      	beq.n	8004948 <HAL_RCC_OscConfig+0x53c>
 800496c:	e015      	b.n	800499a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800496e:	f7fd fb65 	bl	800203c <HAL_GetTick>
 8004972:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004974:	e00a      	b.n	800498c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004976:	f7fd fb61 	bl	800203c <HAL_GetTick>
 800497a:	4602      	mov	r2, r0
 800497c:	693b      	ldr	r3, [r7, #16]
 800497e:	1ad3      	subs	r3, r2, r3
 8004980:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004984:	4293      	cmp	r3, r2
 8004986:	d901      	bls.n	800498c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004988:	2303      	movs	r3, #3
 800498a:	e151      	b.n	8004c30 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800498c:	4b80      	ldr	r3, [pc, #512]	@ (8004b90 <HAL_RCC_OscConfig+0x784>)
 800498e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004992:	f003 0302 	and.w	r3, r3, #2
 8004996:	2b00      	cmp	r3, #0
 8004998:	d1ed      	bne.n	8004976 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800499a:	7ffb      	ldrb	r3, [r7, #31]
 800499c:	2b01      	cmp	r3, #1
 800499e:	d105      	bne.n	80049ac <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80049a0:	4b7b      	ldr	r3, [pc, #492]	@ (8004b90 <HAL_RCC_OscConfig+0x784>)
 80049a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049a4:	4a7a      	ldr	r2, [pc, #488]	@ (8004b90 <HAL_RCC_OscConfig+0x784>)
 80049a6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80049aa:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f003 0320 	and.w	r3, r3, #32
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d03c      	beq.n	8004a32 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d01c      	beq.n	80049fa <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80049c0:	4b73      	ldr	r3, [pc, #460]	@ (8004b90 <HAL_RCC_OscConfig+0x784>)
 80049c2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80049c6:	4a72      	ldr	r2, [pc, #456]	@ (8004b90 <HAL_RCC_OscConfig+0x784>)
 80049c8:	f043 0301 	orr.w	r3, r3, #1
 80049cc:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049d0:	f7fd fb34 	bl	800203c <HAL_GetTick>
 80049d4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80049d6:	e008      	b.n	80049ea <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80049d8:	f7fd fb30 	bl	800203c <HAL_GetTick>
 80049dc:	4602      	mov	r2, r0
 80049de:	693b      	ldr	r3, [r7, #16]
 80049e0:	1ad3      	subs	r3, r2, r3
 80049e2:	2b02      	cmp	r3, #2
 80049e4:	d901      	bls.n	80049ea <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80049e6:	2303      	movs	r3, #3
 80049e8:	e122      	b.n	8004c30 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80049ea:	4b69      	ldr	r3, [pc, #420]	@ (8004b90 <HAL_RCC_OscConfig+0x784>)
 80049ec:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80049f0:	f003 0302 	and.w	r3, r3, #2
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d0ef      	beq.n	80049d8 <HAL_RCC_OscConfig+0x5cc>
 80049f8:	e01b      	b.n	8004a32 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80049fa:	4b65      	ldr	r3, [pc, #404]	@ (8004b90 <HAL_RCC_OscConfig+0x784>)
 80049fc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004a00:	4a63      	ldr	r2, [pc, #396]	@ (8004b90 <HAL_RCC_OscConfig+0x784>)
 8004a02:	f023 0301 	bic.w	r3, r3, #1
 8004a06:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a0a:	f7fd fb17 	bl	800203c <HAL_GetTick>
 8004a0e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004a10:	e008      	b.n	8004a24 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004a12:	f7fd fb13 	bl	800203c <HAL_GetTick>
 8004a16:	4602      	mov	r2, r0
 8004a18:	693b      	ldr	r3, [r7, #16]
 8004a1a:	1ad3      	subs	r3, r2, r3
 8004a1c:	2b02      	cmp	r3, #2
 8004a1e:	d901      	bls.n	8004a24 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8004a20:	2303      	movs	r3, #3
 8004a22:	e105      	b.n	8004c30 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004a24:	4b5a      	ldr	r3, [pc, #360]	@ (8004b90 <HAL_RCC_OscConfig+0x784>)
 8004a26:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004a2a:	f003 0302 	and.w	r3, r3, #2
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d1ef      	bne.n	8004a12 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	f000 80f9 	beq.w	8004c2e <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a40:	2b02      	cmp	r3, #2
 8004a42:	f040 80cf 	bne.w	8004be4 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004a46:	4b52      	ldr	r3, [pc, #328]	@ (8004b90 <HAL_RCC_OscConfig+0x784>)
 8004a48:	68db      	ldr	r3, [r3, #12]
 8004a4a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a4c:	697b      	ldr	r3, [r7, #20]
 8004a4e:	f003 0203 	and.w	r2, r3, #3
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a56:	429a      	cmp	r2, r3
 8004a58:	d12c      	bne.n	8004ab4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004a5a:	697b      	ldr	r3, [r7, #20]
 8004a5c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a64:	3b01      	subs	r3, #1
 8004a66:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a68:	429a      	cmp	r2, r3
 8004a6a:	d123      	bne.n	8004ab4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004a6c:	697b      	ldr	r3, [r7, #20]
 8004a6e:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a76:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004a78:	429a      	cmp	r2, r3
 8004a7a:	d11b      	bne.n	8004ab4 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004a7c:	697b      	ldr	r3, [r7, #20]
 8004a7e:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a86:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004a88:	429a      	cmp	r2, r3
 8004a8a:	d113      	bne.n	8004ab4 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004a8c:	697b      	ldr	r3, [r7, #20]
 8004a8e:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a96:	085b      	lsrs	r3, r3, #1
 8004a98:	3b01      	subs	r3, #1
 8004a9a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004a9c:	429a      	cmp	r2, r3
 8004a9e:	d109      	bne.n	8004ab4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004aa0:	697b      	ldr	r3, [r7, #20]
 8004aa2:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004aaa:	085b      	lsrs	r3, r3, #1
 8004aac:	3b01      	subs	r3, #1
 8004aae:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004ab0:	429a      	cmp	r2, r3
 8004ab2:	d071      	beq.n	8004b98 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004ab4:	69bb      	ldr	r3, [r7, #24]
 8004ab6:	2b0c      	cmp	r3, #12
 8004ab8:	d068      	beq.n	8004b8c <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004aba:	4b35      	ldr	r3, [pc, #212]	@ (8004b90 <HAL_RCC_OscConfig+0x784>)
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d105      	bne.n	8004ad2 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004ac6:	4b32      	ldr	r3, [pc, #200]	@ (8004b90 <HAL_RCC_OscConfig+0x784>)
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d001      	beq.n	8004ad6 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8004ad2:	2301      	movs	r3, #1
 8004ad4:	e0ac      	b.n	8004c30 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004ad6:	4b2e      	ldr	r3, [pc, #184]	@ (8004b90 <HAL_RCC_OscConfig+0x784>)
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	4a2d      	ldr	r2, [pc, #180]	@ (8004b90 <HAL_RCC_OscConfig+0x784>)
 8004adc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004ae0:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004ae2:	f7fd faab 	bl	800203c <HAL_GetTick>
 8004ae6:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004ae8:	e008      	b.n	8004afc <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004aea:	f7fd faa7 	bl	800203c <HAL_GetTick>
 8004aee:	4602      	mov	r2, r0
 8004af0:	693b      	ldr	r3, [r7, #16]
 8004af2:	1ad3      	subs	r3, r2, r3
 8004af4:	2b02      	cmp	r3, #2
 8004af6:	d901      	bls.n	8004afc <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8004af8:	2303      	movs	r3, #3
 8004afa:	e099      	b.n	8004c30 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004afc:	4b24      	ldr	r3, [pc, #144]	@ (8004b90 <HAL_RCC_OscConfig+0x784>)
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d1f0      	bne.n	8004aea <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004b08:	4b21      	ldr	r3, [pc, #132]	@ (8004b90 <HAL_RCC_OscConfig+0x784>)
 8004b0a:	68da      	ldr	r2, [r3, #12]
 8004b0c:	4b21      	ldr	r3, [pc, #132]	@ (8004b94 <HAL_RCC_OscConfig+0x788>)
 8004b0e:	4013      	ands	r3, r2
 8004b10:	687a      	ldr	r2, [r7, #4]
 8004b12:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8004b14:	687a      	ldr	r2, [r7, #4]
 8004b16:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004b18:	3a01      	subs	r2, #1
 8004b1a:	0112      	lsls	r2, r2, #4
 8004b1c:	4311      	orrs	r1, r2
 8004b1e:	687a      	ldr	r2, [r7, #4]
 8004b20:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004b22:	0212      	lsls	r2, r2, #8
 8004b24:	4311      	orrs	r1, r2
 8004b26:	687a      	ldr	r2, [r7, #4]
 8004b28:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004b2a:	0852      	lsrs	r2, r2, #1
 8004b2c:	3a01      	subs	r2, #1
 8004b2e:	0552      	lsls	r2, r2, #21
 8004b30:	4311      	orrs	r1, r2
 8004b32:	687a      	ldr	r2, [r7, #4]
 8004b34:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004b36:	0852      	lsrs	r2, r2, #1
 8004b38:	3a01      	subs	r2, #1
 8004b3a:	0652      	lsls	r2, r2, #25
 8004b3c:	4311      	orrs	r1, r2
 8004b3e:	687a      	ldr	r2, [r7, #4]
 8004b40:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004b42:	06d2      	lsls	r2, r2, #27
 8004b44:	430a      	orrs	r2, r1
 8004b46:	4912      	ldr	r1, [pc, #72]	@ (8004b90 <HAL_RCC_OscConfig+0x784>)
 8004b48:	4313      	orrs	r3, r2
 8004b4a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004b4c:	4b10      	ldr	r3, [pc, #64]	@ (8004b90 <HAL_RCC_OscConfig+0x784>)
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	4a0f      	ldr	r2, [pc, #60]	@ (8004b90 <HAL_RCC_OscConfig+0x784>)
 8004b52:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004b56:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004b58:	4b0d      	ldr	r3, [pc, #52]	@ (8004b90 <HAL_RCC_OscConfig+0x784>)
 8004b5a:	68db      	ldr	r3, [r3, #12]
 8004b5c:	4a0c      	ldr	r2, [pc, #48]	@ (8004b90 <HAL_RCC_OscConfig+0x784>)
 8004b5e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004b62:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004b64:	f7fd fa6a 	bl	800203c <HAL_GetTick>
 8004b68:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004b6a:	e008      	b.n	8004b7e <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b6c:	f7fd fa66 	bl	800203c <HAL_GetTick>
 8004b70:	4602      	mov	r2, r0
 8004b72:	693b      	ldr	r3, [r7, #16]
 8004b74:	1ad3      	subs	r3, r2, r3
 8004b76:	2b02      	cmp	r3, #2
 8004b78:	d901      	bls.n	8004b7e <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8004b7a:	2303      	movs	r3, #3
 8004b7c:	e058      	b.n	8004c30 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004b7e:	4b04      	ldr	r3, [pc, #16]	@ (8004b90 <HAL_RCC_OscConfig+0x784>)
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d0f0      	beq.n	8004b6c <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004b8a:	e050      	b.n	8004c2e <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004b8c:	2301      	movs	r3, #1
 8004b8e:	e04f      	b.n	8004c30 <HAL_RCC_OscConfig+0x824>
 8004b90:	40021000 	.word	0x40021000
 8004b94:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004b98:	4b27      	ldr	r3, [pc, #156]	@ (8004c38 <HAL_RCC_OscConfig+0x82c>)
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d144      	bne.n	8004c2e <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004ba4:	4b24      	ldr	r3, [pc, #144]	@ (8004c38 <HAL_RCC_OscConfig+0x82c>)
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	4a23      	ldr	r2, [pc, #140]	@ (8004c38 <HAL_RCC_OscConfig+0x82c>)
 8004baa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004bae:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004bb0:	4b21      	ldr	r3, [pc, #132]	@ (8004c38 <HAL_RCC_OscConfig+0x82c>)
 8004bb2:	68db      	ldr	r3, [r3, #12]
 8004bb4:	4a20      	ldr	r2, [pc, #128]	@ (8004c38 <HAL_RCC_OscConfig+0x82c>)
 8004bb6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004bba:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004bbc:	f7fd fa3e 	bl	800203c <HAL_GetTick>
 8004bc0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004bc2:	e008      	b.n	8004bd6 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004bc4:	f7fd fa3a 	bl	800203c <HAL_GetTick>
 8004bc8:	4602      	mov	r2, r0
 8004bca:	693b      	ldr	r3, [r7, #16]
 8004bcc:	1ad3      	subs	r3, r2, r3
 8004bce:	2b02      	cmp	r3, #2
 8004bd0:	d901      	bls.n	8004bd6 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8004bd2:	2303      	movs	r3, #3
 8004bd4:	e02c      	b.n	8004c30 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004bd6:	4b18      	ldr	r3, [pc, #96]	@ (8004c38 <HAL_RCC_OscConfig+0x82c>)
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d0f0      	beq.n	8004bc4 <HAL_RCC_OscConfig+0x7b8>
 8004be2:	e024      	b.n	8004c2e <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004be4:	69bb      	ldr	r3, [r7, #24]
 8004be6:	2b0c      	cmp	r3, #12
 8004be8:	d01f      	beq.n	8004c2a <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004bea:	4b13      	ldr	r3, [pc, #76]	@ (8004c38 <HAL_RCC_OscConfig+0x82c>)
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	4a12      	ldr	r2, [pc, #72]	@ (8004c38 <HAL_RCC_OscConfig+0x82c>)
 8004bf0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004bf4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bf6:	f7fd fa21 	bl	800203c <HAL_GetTick>
 8004bfa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004bfc:	e008      	b.n	8004c10 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004bfe:	f7fd fa1d 	bl	800203c <HAL_GetTick>
 8004c02:	4602      	mov	r2, r0
 8004c04:	693b      	ldr	r3, [r7, #16]
 8004c06:	1ad3      	subs	r3, r2, r3
 8004c08:	2b02      	cmp	r3, #2
 8004c0a:	d901      	bls.n	8004c10 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8004c0c:	2303      	movs	r3, #3
 8004c0e:	e00f      	b.n	8004c30 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c10:	4b09      	ldr	r3, [pc, #36]	@ (8004c38 <HAL_RCC_OscConfig+0x82c>)
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d1f0      	bne.n	8004bfe <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004c1c:	4b06      	ldr	r3, [pc, #24]	@ (8004c38 <HAL_RCC_OscConfig+0x82c>)
 8004c1e:	68da      	ldr	r2, [r3, #12]
 8004c20:	4905      	ldr	r1, [pc, #20]	@ (8004c38 <HAL_RCC_OscConfig+0x82c>)
 8004c22:	4b06      	ldr	r3, [pc, #24]	@ (8004c3c <HAL_RCC_OscConfig+0x830>)
 8004c24:	4013      	ands	r3, r2
 8004c26:	60cb      	str	r3, [r1, #12]
 8004c28:	e001      	b.n	8004c2e <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004c2a:	2301      	movs	r3, #1
 8004c2c:	e000      	b.n	8004c30 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8004c2e:	2300      	movs	r3, #0
}
 8004c30:	4618      	mov	r0, r3
 8004c32:	3720      	adds	r7, #32
 8004c34:	46bd      	mov	sp, r7
 8004c36:	bd80      	pop	{r7, pc}
 8004c38:	40021000 	.word	0x40021000
 8004c3c:	feeefffc 	.word	0xfeeefffc

08004c40 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004c40:	b580      	push	{r7, lr}
 8004c42:	b086      	sub	sp, #24
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	6078      	str	r0, [r7, #4]
 8004c48:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004c4a:	2300      	movs	r3, #0
 8004c4c:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d101      	bne.n	8004c58 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004c54:	2301      	movs	r3, #1
 8004c56:	e11d      	b.n	8004e94 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004c58:	4b90      	ldr	r3, [pc, #576]	@ (8004e9c <HAL_RCC_ClockConfig+0x25c>)
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f003 030f 	and.w	r3, r3, #15
 8004c60:	683a      	ldr	r2, [r7, #0]
 8004c62:	429a      	cmp	r2, r3
 8004c64:	d910      	bls.n	8004c88 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c66:	4b8d      	ldr	r3, [pc, #564]	@ (8004e9c <HAL_RCC_ClockConfig+0x25c>)
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f023 020f 	bic.w	r2, r3, #15
 8004c6e:	498b      	ldr	r1, [pc, #556]	@ (8004e9c <HAL_RCC_ClockConfig+0x25c>)
 8004c70:	683b      	ldr	r3, [r7, #0]
 8004c72:	4313      	orrs	r3, r2
 8004c74:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c76:	4b89      	ldr	r3, [pc, #548]	@ (8004e9c <HAL_RCC_ClockConfig+0x25c>)
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f003 030f 	and.w	r3, r3, #15
 8004c7e:	683a      	ldr	r2, [r7, #0]
 8004c80:	429a      	cmp	r2, r3
 8004c82:	d001      	beq.n	8004c88 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004c84:	2301      	movs	r3, #1
 8004c86:	e105      	b.n	8004e94 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	f003 0302 	and.w	r3, r3, #2
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d010      	beq.n	8004cb6 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	689a      	ldr	r2, [r3, #8]
 8004c98:	4b81      	ldr	r3, [pc, #516]	@ (8004ea0 <HAL_RCC_ClockConfig+0x260>)
 8004c9a:	689b      	ldr	r3, [r3, #8]
 8004c9c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004ca0:	429a      	cmp	r2, r3
 8004ca2:	d908      	bls.n	8004cb6 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004ca4:	4b7e      	ldr	r3, [pc, #504]	@ (8004ea0 <HAL_RCC_ClockConfig+0x260>)
 8004ca6:	689b      	ldr	r3, [r3, #8]
 8004ca8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	689b      	ldr	r3, [r3, #8]
 8004cb0:	497b      	ldr	r1, [pc, #492]	@ (8004ea0 <HAL_RCC_ClockConfig+0x260>)
 8004cb2:	4313      	orrs	r3, r2
 8004cb4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f003 0301 	and.w	r3, r3, #1
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d079      	beq.n	8004db6 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	685b      	ldr	r3, [r3, #4]
 8004cc6:	2b03      	cmp	r3, #3
 8004cc8:	d11e      	bne.n	8004d08 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004cca:	4b75      	ldr	r3, [pc, #468]	@ (8004ea0 <HAL_RCC_ClockConfig+0x260>)
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d101      	bne.n	8004cda <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8004cd6:	2301      	movs	r3, #1
 8004cd8:	e0dc      	b.n	8004e94 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8004cda:	f000 fa09 	bl	80050f0 <RCC_GetSysClockFreqFromPLLSource>
 8004cde:	4603      	mov	r3, r0
 8004ce0:	4a70      	ldr	r2, [pc, #448]	@ (8004ea4 <HAL_RCC_ClockConfig+0x264>)
 8004ce2:	4293      	cmp	r3, r2
 8004ce4:	d946      	bls.n	8004d74 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8004ce6:	4b6e      	ldr	r3, [pc, #440]	@ (8004ea0 <HAL_RCC_ClockConfig+0x260>)
 8004ce8:	689b      	ldr	r3, [r3, #8]
 8004cea:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d140      	bne.n	8004d74 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004cf2:	4b6b      	ldr	r3, [pc, #428]	@ (8004ea0 <HAL_RCC_ClockConfig+0x260>)
 8004cf4:	689b      	ldr	r3, [r3, #8]
 8004cf6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004cfa:	4a69      	ldr	r2, [pc, #420]	@ (8004ea0 <HAL_RCC_ClockConfig+0x260>)
 8004cfc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004d00:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004d02:	2380      	movs	r3, #128	@ 0x80
 8004d04:	617b      	str	r3, [r7, #20]
 8004d06:	e035      	b.n	8004d74 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	685b      	ldr	r3, [r3, #4]
 8004d0c:	2b02      	cmp	r3, #2
 8004d0e:	d107      	bne.n	8004d20 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004d10:	4b63      	ldr	r3, [pc, #396]	@ (8004ea0 <HAL_RCC_ClockConfig+0x260>)
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d115      	bne.n	8004d48 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8004d1c:	2301      	movs	r3, #1
 8004d1e:	e0b9      	b.n	8004e94 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	685b      	ldr	r3, [r3, #4]
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d107      	bne.n	8004d38 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004d28:	4b5d      	ldr	r3, [pc, #372]	@ (8004ea0 <HAL_RCC_ClockConfig+0x260>)
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f003 0302 	and.w	r3, r3, #2
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d109      	bne.n	8004d48 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8004d34:	2301      	movs	r3, #1
 8004d36:	e0ad      	b.n	8004e94 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004d38:	4b59      	ldr	r3, [pc, #356]	@ (8004ea0 <HAL_RCC_ClockConfig+0x260>)
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d101      	bne.n	8004d48 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8004d44:	2301      	movs	r3, #1
 8004d46:	e0a5      	b.n	8004e94 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8004d48:	f000 f8b4 	bl	8004eb4 <HAL_RCC_GetSysClockFreq>
 8004d4c:	4603      	mov	r3, r0
 8004d4e:	4a55      	ldr	r2, [pc, #340]	@ (8004ea4 <HAL_RCC_ClockConfig+0x264>)
 8004d50:	4293      	cmp	r3, r2
 8004d52:	d90f      	bls.n	8004d74 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8004d54:	4b52      	ldr	r3, [pc, #328]	@ (8004ea0 <HAL_RCC_ClockConfig+0x260>)
 8004d56:	689b      	ldr	r3, [r3, #8]
 8004d58:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d109      	bne.n	8004d74 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004d60:	4b4f      	ldr	r3, [pc, #316]	@ (8004ea0 <HAL_RCC_ClockConfig+0x260>)
 8004d62:	689b      	ldr	r3, [r3, #8]
 8004d64:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004d68:	4a4d      	ldr	r2, [pc, #308]	@ (8004ea0 <HAL_RCC_ClockConfig+0x260>)
 8004d6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004d6e:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004d70:	2380      	movs	r3, #128	@ 0x80
 8004d72:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004d74:	4b4a      	ldr	r3, [pc, #296]	@ (8004ea0 <HAL_RCC_ClockConfig+0x260>)
 8004d76:	689b      	ldr	r3, [r3, #8]
 8004d78:	f023 0203 	bic.w	r2, r3, #3
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	685b      	ldr	r3, [r3, #4]
 8004d80:	4947      	ldr	r1, [pc, #284]	@ (8004ea0 <HAL_RCC_ClockConfig+0x260>)
 8004d82:	4313      	orrs	r3, r2
 8004d84:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004d86:	f7fd f959 	bl	800203c <HAL_GetTick>
 8004d8a:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d8c:	e00a      	b.n	8004da4 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004d8e:	f7fd f955 	bl	800203c <HAL_GetTick>
 8004d92:	4602      	mov	r2, r0
 8004d94:	693b      	ldr	r3, [r7, #16]
 8004d96:	1ad3      	subs	r3, r2, r3
 8004d98:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d9c:	4293      	cmp	r3, r2
 8004d9e:	d901      	bls.n	8004da4 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8004da0:	2303      	movs	r3, #3
 8004da2:	e077      	b.n	8004e94 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004da4:	4b3e      	ldr	r3, [pc, #248]	@ (8004ea0 <HAL_RCC_ClockConfig+0x260>)
 8004da6:	689b      	ldr	r3, [r3, #8]
 8004da8:	f003 020c 	and.w	r2, r3, #12
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	685b      	ldr	r3, [r3, #4]
 8004db0:	009b      	lsls	r3, r3, #2
 8004db2:	429a      	cmp	r2, r3
 8004db4:	d1eb      	bne.n	8004d8e <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8004db6:	697b      	ldr	r3, [r7, #20]
 8004db8:	2b80      	cmp	r3, #128	@ 0x80
 8004dba:	d105      	bne.n	8004dc8 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004dbc:	4b38      	ldr	r3, [pc, #224]	@ (8004ea0 <HAL_RCC_ClockConfig+0x260>)
 8004dbe:	689b      	ldr	r3, [r3, #8]
 8004dc0:	4a37      	ldr	r2, [pc, #220]	@ (8004ea0 <HAL_RCC_ClockConfig+0x260>)
 8004dc2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004dc6:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	f003 0302 	and.w	r3, r3, #2
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d010      	beq.n	8004df6 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	689a      	ldr	r2, [r3, #8]
 8004dd8:	4b31      	ldr	r3, [pc, #196]	@ (8004ea0 <HAL_RCC_ClockConfig+0x260>)
 8004dda:	689b      	ldr	r3, [r3, #8]
 8004ddc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004de0:	429a      	cmp	r2, r3
 8004de2:	d208      	bcs.n	8004df6 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004de4:	4b2e      	ldr	r3, [pc, #184]	@ (8004ea0 <HAL_RCC_ClockConfig+0x260>)
 8004de6:	689b      	ldr	r3, [r3, #8]
 8004de8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	689b      	ldr	r3, [r3, #8]
 8004df0:	492b      	ldr	r1, [pc, #172]	@ (8004ea0 <HAL_RCC_ClockConfig+0x260>)
 8004df2:	4313      	orrs	r3, r2
 8004df4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004df6:	4b29      	ldr	r3, [pc, #164]	@ (8004e9c <HAL_RCC_ClockConfig+0x25c>)
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	f003 030f 	and.w	r3, r3, #15
 8004dfe:	683a      	ldr	r2, [r7, #0]
 8004e00:	429a      	cmp	r2, r3
 8004e02:	d210      	bcs.n	8004e26 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e04:	4b25      	ldr	r3, [pc, #148]	@ (8004e9c <HAL_RCC_ClockConfig+0x25c>)
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	f023 020f 	bic.w	r2, r3, #15
 8004e0c:	4923      	ldr	r1, [pc, #140]	@ (8004e9c <HAL_RCC_ClockConfig+0x25c>)
 8004e0e:	683b      	ldr	r3, [r7, #0]
 8004e10:	4313      	orrs	r3, r2
 8004e12:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e14:	4b21      	ldr	r3, [pc, #132]	@ (8004e9c <HAL_RCC_ClockConfig+0x25c>)
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	f003 030f 	and.w	r3, r3, #15
 8004e1c:	683a      	ldr	r2, [r7, #0]
 8004e1e:	429a      	cmp	r2, r3
 8004e20:	d001      	beq.n	8004e26 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8004e22:	2301      	movs	r3, #1
 8004e24:	e036      	b.n	8004e94 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	f003 0304 	and.w	r3, r3, #4
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d008      	beq.n	8004e44 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004e32:	4b1b      	ldr	r3, [pc, #108]	@ (8004ea0 <HAL_RCC_ClockConfig+0x260>)
 8004e34:	689b      	ldr	r3, [r3, #8]
 8004e36:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	68db      	ldr	r3, [r3, #12]
 8004e3e:	4918      	ldr	r1, [pc, #96]	@ (8004ea0 <HAL_RCC_ClockConfig+0x260>)
 8004e40:	4313      	orrs	r3, r2
 8004e42:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f003 0308 	and.w	r3, r3, #8
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d009      	beq.n	8004e64 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004e50:	4b13      	ldr	r3, [pc, #76]	@ (8004ea0 <HAL_RCC_ClockConfig+0x260>)
 8004e52:	689b      	ldr	r3, [r3, #8]
 8004e54:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	691b      	ldr	r3, [r3, #16]
 8004e5c:	00db      	lsls	r3, r3, #3
 8004e5e:	4910      	ldr	r1, [pc, #64]	@ (8004ea0 <HAL_RCC_ClockConfig+0x260>)
 8004e60:	4313      	orrs	r3, r2
 8004e62:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004e64:	f000 f826 	bl	8004eb4 <HAL_RCC_GetSysClockFreq>
 8004e68:	4602      	mov	r2, r0
 8004e6a:	4b0d      	ldr	r3, [pc, #52]	@ (8004ea0 <HAL_RCC_ClockConfig+0x260>)
 8004e6c:	689b      	ldr	r3, [r3, #8]
 8004e6e:	091b      	lsrs	r3, r3, #4
 8004e70:	f003 030f 	and.w	r3, r3, #15
 8004e74:	490c      	ldr	r1, [pc, #48]	@ (8004ea8 <HAL_RCC_ClockConfig+0x268>)
 8004e76:	5ccb      	ldrb	r3, [r1, r3]
 8004e78:	f003 031f 	and.w	r3, r3, #31
 8004e7c:	fa22 f303 	lsr.w	r3, r2, r3
 8004e80:	4a0a      	ldr	r2, [pc, #40]	@ (8004eac <HAL_RCC_ClockConfig+0x26c>)
 8004e82:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004e84:	4b0a      	ldr	r3, [pc, #40]	@ (8004eb0 <HAL_RCC_ClockConfig+0x270>)
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	4618      	mov	r0, r3
 8004e8a:	f7fd f887 	bl	8001f9c <HAL_InitTick>
 8004e8e:	4603      	mov	r3, r0
 8004e90:	73fb      	strb	r3, [r7, #15]

  return status;
 8004e92:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e94:	4618      	mov	r0, r3
 8004e96:	3718      	adds	r7, #24
 8004e98:	46bd      	mov	sp, r7
 8004e9a:	bd80      	pop	{r7, pc}
 8004e9c:	40022000 	.word	0x40022000
 8004ea0:	40021000 	.word	0x40021000
 8004ea4:	04c4b400 	.word	0x04c4b400
 8004ea8:	08009d54 	.word	0x08009d54
 8004eac:	2004009c 	.word	0x2004009c
 8004eb0:	200400a0 	.word	0x200400a0

08004eb4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004eb4:	b480      	push	{r7}
 8004eb6:	b089      	sub	sp, #36	@ 0x24
 8004eb8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004eba:	2300      	movs	r3, #0
 8004ebc:	61fb      	str	r3, [r7, #28]
 8004ebe:	2300      	movs	r3, #0
 8004ec0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004ec2:	4b3e      	ldr	r3, [pc, #248]	@ (8004fbc <HAL_RCC_GetSysClockFreq+0x108>)
 8004ec4:	689b      	ldr	r3, [r3, #8]
 8004ec6:	f003 030c 	and.w	r3, r3, #12
 8004eca:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004ecc:	4b3b      	ldr	r3, [pc, #236]	@ (8004fbc <HAL_RCC_GetSysClockFreq+0x108>)
 8004ece:	68db      	ldr	r3, [r3, #12]
 8004ed0:	f003 0303 	and.w	r3, r3, #3
 8004ed4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004ed6:	693b      	ldr	r3, [r7, #16]
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d005      	beq.n	8004ee8 <HAL_RCC_GetSysClockFreq+0x34>
 8004edc:	693b      	ldr	r3, [r7, #16]
 8004ede:	2b0c      	cmp	r3, #12
 8004ee0:	d121      	bne.n	8004f26 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	2b01      	cmp	r3, #1
 8004ee6:	d11e      	bne.n	8004f26 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004ee8:	4b34      	ldr	r3, [pc, #208]	@ (8004fbc <HAL_RCC_GetSysClockFreq+0x108>)
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f003 0308 	and.w	r3, r3, #8
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d107      	bne.n	8004f04 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004ef4:	4b31      	ldr	r3, [pc, #196]	@ (8004fbc <HAL_RCC_GetSysClockFreq+0x108>)
 8004ef6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004efa:	0a1b      	lsrs	r3, r3, #8
 8004efc:	f003 030f 	and.w	r3, r3, #15
 8004f00:	61fb      	str	r3, [r7, #28]
 8004f02:	e005      	b.n	8004f10 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004f04:	4b2d      	ldr	r3, [pc, #180]	@ (8004fbc <HAL_RCC_GetSysClockFreq+0x108>)
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	091b      	lsrs	r3, r3, #4
 8004f0a:	f003 030f 	and.w	r3, r3, #15
 8004f0e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004f10:	4a2b      	ldr	r2, [pc, #172]	@ (8004fc0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004f12:	69fb      	ldr	r3, [r7, #28]
 8004f14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f18:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004f1a:	693b      	ldr	r3, [r7, #16]
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d10d      	bne.n	8004f3c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004f20:	69fb      	ldr	r3, [r7, #28]
 8004f22:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004f24:	e00a      	b.n	8004f3c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004f26:	693b      	ldr	r3, [r7, #16]
 8004f28:	2b04      	cmp	r3, #4
 8004f2a:	d102      	bne.n	8004f32 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004f2c:	4b25      	ldr	r3, [pc, #148]	@ (8004fc4 <HAL_RCC_GetSysClockFreq+0x110>)
 8004f2e:	61bb      	str	r3, [r7, #24]
 8004f30:	e004      	b.n	8004f3c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004f32:	693b      	ldr	r3, [r7, #16]
 8004f34:	2b08      	cmp	r3, #8
 8004f36:	d101      	bne.n	8004f3c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004f38:	4b23      	ldr	r3, [pc, #140]	@ (8004fc8 <HAL_RCC_GetSysClockFreq+0x114>)
 8004f3a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004f3c:	693b      	ldr	r3, [r7, #16]
 8004f3e:	2b0c      	cmp	r3, #12
 8004f40:	d134      	bne.n	8004fac <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004f42:	4b1e      	ldr	r3, [pc, #120]	@ (8004fbc <HAL_RCC_GetSysClockFreq+0x108>)
 8004f44:	68db      	ldr	r3, [r3, #12]
 8004f46:	f003 0303 	and.w	r3, r3, #3
 8004f4a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004f4c:	68bb      	ldr	r3, [r7, #8]
 8004f4e:	2b02      	cmp	r3, #2
 8004f50:	d003      	beq.n	8004f5a <HAL_RCC_GetSysClockFreq+0xa6>
 8004f52:	68bb      	ldr	r3, [r7, #8]
 8004f54:	2b03      	cmp	r3, #3
 8004f56:	d003      	beq.n	8004f60 <HAL_RCC_GetSysClockFreq+0xac>
 8004f58:	e005      	b.n	8004f66 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004f5a:	4b1a      	ldr	r3, [pc, #104]	@ (8004fc4 <HAL_RCC_GetSysClockFreq+0x110>)
 8004f5c:	617b      	str	r3, [r7, #20]
      break;
 8004f5e:	e005      	b.n	8004f6c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004f60:	4b19      	ldr	r3, [pc, #100]	@ (8004fc8 <HAL_RCC_GetSysClockFreq+0x114>)
 8004f62:	617b      	str	r3, [r7, #20]
      break;
 8004f64:	e002      	b.n	8004f6c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004f66:	69fb      	ldr	r3, [r7, #28]
 8004f68:	617b      	str	r3, [r7, #20]
      break;
 8004f6a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004f6c:	4b13      	ldr	r3, [pc, #76]	@ (8004fbc <HAL_RCC_GetSysClockFreq+0x108>)
 8004f6e:	68db      	ldr	r3, [r3, #12]
 8004f70:	091b      	lsrs	r3, r3, #4
 8004f72:	f003 030f 	and.w	r3, r3, #15
 8004f76:	3301      	adds	r3, #1
 8004f78:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004f7a:	4b10      	ldr	r3, [pc, #64]	@ (8004fbc <HAL_RCC_GetSysClockFreq+0x108>)
 8004f7c:	68db      	ldr	r3, [r3, #12]
 8004f7e:	0a1b      	lsrs	r3, r3, #8
 8004f80:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004f84:	697a      	ldr	r2, [r7, #20]
 8004f86:	fb03 f202 	mul.w	r2, r3, r2
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f90:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004f92:	4b0a      	ldr	r3, [pc, #40]	@ (8004fbc <HAL_RCC_GetSysClockFreq+0x108>)
 8004f94:	68db      	ldr	r3, [r3, #12]
 8004f96:	0e5b      	lsrs	r3, r3, #25
 8004f98:	f003 0303 	and.w	r3, r3, #3
 8004f9c:	3301      	adds	r3, #1
 8004f9e:	005b      	lsls	r3, r3, #1
 8004fa0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004fa2:	697a      	ldr	r2, [r7, #20]
 8004fa4:	683b      	ldr	r3, [r7, #0]
 8004fa6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004faa:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004fac:	69bb      	ldr	r3, [r7, #24]
}
 8004fae:	4618      	mov	r0, r3
 8004fb0:	3724      	adds	r7, #36	@ 0x24
 8004fb2:	46bd      	mov	sp, r7
 8004fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb8:	4770      	bx	lr
 8004fba:	bf00      	nop
 8004fbc:	40021000 	.word	0x40021000
 8004fc0:	08009d6c 	.word	0x08009d6c
 8004fc4:	00f42400 	.word	0x00f42400
 8004fc8:	007a1200 	.word	0x007a1200

08004fcc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004fcc:	b480      	push	{r7}
 8004fce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004fd0:	4b03      	ldr	r3, [pc, #12]	@ (8004fe0 <HAL_RCC_GetHCLKFreq+0x14>)
 8004fd2:	681b      	ldr	r3, [r3, #0]
}
 8004fd4:	4618      	mov	r0, r3
 8004fd6:	46bd      	mov	sp, r7
 8004fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fdc:	4770      	bx	lr
 8004fde:	bf00      	nop
 8004fe0:	2004009c 	.word	0x2004009c

08004fe4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004fe4:	b580      	push	{r7, lr}
 8004fe6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004fe8:	f7ff fff0 	bl	8004fcc <HAL_RCC_GetHCLKFreq>
 8004fec:	4602      	mov	r2, r0
 8004fee:	4b06      	ldr	r3, [pc, #24]	@ (8005008 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004ff0:	689b      	ldr	r3, [r3, #8]
 8004ff2:	0a1b      	lsrs	r3, r3, #8
 8004ff4:	f003 0307 	and.w	r3, r3, #7
 8004ff8:	4904      	ldr	r1, [pc, #16]	@ (800500c <HAL_RCC_GetPCLK1Freq+0x28>)
 8004ffa:	5ccb      	ldrb	r3, [r1, r3]
 8004ffc:	f003 031f 	and.w	r3, r3, #31
 8005000:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005004:	4618      	mov	r0, r3
 8005006:	bd80      	pop	{r7, pc}
 8005008:	40021000 	.word	0x40021000
 800500c:	08009d64 	.word	0x08009d64

08005010 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005010:	b580      	push	{r7, lr}
 8005012:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005014:	f7ff ffda 	bl	8004fcc <HAL_RCC_GetHCLKFreq>
 8005018:	4602      	mov	r2, r0
 800501a:	4b06      	ldr	r3, [pc, #24]	@ (8005034 <HAL_RCC_GetPCLK2Freq+0x24>)
 800501c:	689b      	ldr	r3, [r3, #8]
 800501e:	0adb      	lsrs	r3, r3, #11
 8005020:	f003 0307 	and.w	r3, r3, #7
 8005024:	4904      	ldr	r1, [pc, #16]	@ (8005038 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005026:	5ccb      	ldrb	r3, [r1, r3]
 8005028:	f003 031f 	and.w	r3, r3, #31
 800502c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005030:	4618      	mov	r0, r3
 8005032:	bd80      	pop	{r7, pc}
 8005034:	40021000 	.word	0x40021000
 8005038:	08009d64 	.word	0x08009d64

0800503c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800503c:	b580      	push	{r7, lr}
 800503e:	b086      	sub	sp, #24
 8005040:	af00      	add	r7, sp, #0
 8005042:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005044:	2300      	movs	r3, #0
 8005046:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005048:	4b27      	ldr	r3, [pc, #156]	@ (80050e8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800504a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800504c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005050:	2b00      	cmp	r3, #0
 8005052:	d003      	beq.n	800505c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005054:	f7ff f906 	bl	8004264 <HAL_PWREx_GetVoltageRange>
 8005058:	6178      	str	r0, [r7, #20]
 800505a:	e014      	b.n	8005086 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800505c:	4b22      	ldr	r3, [pc, #136]	@ (80050e8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800505e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005060:	4a21      	ldr	r2, [pc, #132]	@ (80050e8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005062:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005066:	6593      	str	r3, [r2, #88]	@ 0x58
 8005068:	4b1f      	ldr	r3, [pc, #124]	@ (80050e8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800506a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800506c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005070:	60fb      	str	r3, [r7, #12]
 8005072:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005074:	f7ff f8f6 	bl	8004264 <HAL_PWREx_GetVoltageRange>
 8005078:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800507a:	4b1b      	ldr	r3, [pc, #108]	@ (80050e8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800507c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800507e:	4a1a      	ldr	r2, [pc, #104]	@ (80050e8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005080:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005084:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005086:	697b      	ldr	r3, [r7, #20]
 8005088:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800508c:	d10b      	bne.n	80050a6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	2b80      	cmp	r3, #128	@ 0x80
 8005092:	d913      	bls.n	80050bc <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	2ba0      	cmp	r3, #160	@ 0xa0
 8005098:	d902      	bls.n	80050a0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800509a:	2302      	movs	r3, #2
 800509c:	613b      	str	r3, [r7, #16]
 800509e:	e00d      	b.n	80050bc <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80050a0:	2301      	movs	r3, #1
 80050a2:	613b      	str	r3, [r7, #16]
 80050a4:	e00a      	b.n	80050bc <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	2b7f      	cmp	r3, #127	@ 0x7f
 80050aa:	d902      	bls.n	80050b2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 80050ac:	2302      	movs	r3, #2
 80050ae:	613b      	str	r3, [r7, #16]
 80050b0:	e004      	b.n	80050bc <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	2b70      	cmp	r3, #112	@ 0x70
 80050b6:	d101      	bne.n	80050bc <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80050b8:	2301      	movs	r3, #1
 80050ba:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80050bc:	4b0b      	ldr	r3, [pc, #44]	@ (80050ec <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	f023 020f 	bic.w	r2, r3, #15
 80050c4:	4909      	ldr	r1, [pc, #36]	@ (80050ec <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80050c6:	693b      	ldr	r3, [r7, #16]
 80050c8:	4313      	orrs	r3, r2
 80050ca:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80050cc:	4b07      	ldr	r3, [pc, #28]	@ (80050ec <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	f003 030f 	and.w	r3, r3, #15
 80050d4:	693a      	ldr	r2, [r7, #16]
 80050d6:	429a      	cmp	r2, r3
 80050d8:	d001      	beq.n	80050de <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 80050da:	2301      	movs	r3, #1
 80050dc:	e000      	b.n	80050e0 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 80050de:	2300      	movs	r3, #0
}
 80050e0:	4618      	mov	r0, r3
 80050e2:	3718      	adds	r7, #24
 80050e4:	46bd      	mov	sp, r7
 80050e6:	bd80      	pop	{r7, pc}
 80050e8:	40021000 	.word	0x40021000
 80050ec:	40022000 	.word	0x40022000

080050f0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80050f0:	b480      	push	{r7}
 80050f2:	b087      	sub	sp, #28
 80050f4:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80050f6:	4b2d      	ldr	r3, [pc, #180]	@ (80051ac <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80050f8:	68db      	ldr	r3, [r3, #12]
 80050fa:	f003 0303 	and.w	r3, r3, #3
 80050fe:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	2b03      	cmp	r3, #3
 8005104:	d00b      	beq.n	800511e <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	2b03      	cmp	r3, #3
 800510a:	d825      	bhi.n	8005158 <RCC_GetSysClockFreqFromPLLSource+0x68>
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	2b01      	cmp	r3, #1
 8005110:	d008      	beq.n	8005124 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	2b02      	cmp	r3, #2
 8005116:	d11f      	bne.n	8005158 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8005118:	4b25      	ldr	r3, [pc, #148]	@ (80051b0 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800511a:	613b      	str	r3, [r7, #16]
    break;
 800511c:	e01f      	b.n	800515e <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 800511e:	4b25      	ldr	r3, [pc, #148]	@ (80051b4 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8005120:	613b      	str	r3, [r7, #16]
    break;
 8005122:	e01c      	b.n	800515e <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005124:	4b21      	ldr	r3, [pc, #132]	@ (80051ac <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	f003 0308 	and.w	r3, r3, #8
 800512c:	2b00      	cmp	r3, #0
 800512e:	d107      	bne.n	8005140 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005130:	4b1e      	ldr	r3, [pc, #120]	@ (80051ac <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005132:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005136:	0a1b      	lsrs	r3, r3, #8
 8005138:	f003 030f 	and.w	r3, r3, #15
 800513c:	617b      	str	r3, [r7, #20]
 800513e:	e005      	b.n	800514c <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005140:	4b1a      	ldr	r3, [pc, #104]	@ (80051ac <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	091b      	lsrs	r3, r3, #4
 8005146:	f003 030f 	and.w	r3, r3, #15
 800514a:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 800514c:	4a1a      	ldr	r2, [pc, #104]	@ (80051b8 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 800514e:	697b      	ldr	r3, [r7, #20]
 8005150:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005154:	613b      	str	r3, [r7, #16]
    break;
 8005156:	e002      	b.n	800515e <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8005158:	2300      	movs	r3, #0
 800515a:	613b      	str	r3, [r7, #16]
    break;
 800515c:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800515e:	4b13      	ldr	r3, [pc, #76]	@ (80051ac <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005160:	68db      	ldr	r3, [r3, #12]
 8005162:	091b      	lsrs	r3, r3, #4
 8005164:	f003 030f 	and.w	r3, r3, #15
 8005168:	3301      	adds	r3, #1
 800516a:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800516c:	4b0f      	ldr	r3, [pc, #60]	@ (80051ac <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800516e:	68db      	ldr	r3, [r3, #12]
 8005170:	0a1b      	lsrs	r3, r3, #8
 8005172:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005176:	693a      	ldr	r2, [r7, #16]
 8005178:	fb03 f202 	mul.w	r2, r3, r2
 800517c:	68bb      	ldr	r3, [r7, #8]
 800517e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005182:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005184:	4b09      	ldr	r3, [pc, #36]	@ (80051ac <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005186:	68db      	ldr	r3, [r3, #12]
 8005188:	0e5b      	lsrs	r3, r3, #25
 800518a:	f003 0303 	and.w	r3, r3, #3
 800518e:	3301      	adds	r3, #1
 8005190:	005b      	lsls	r3, r3, #1
 8005192:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8005194:	693a      	ldr	r2, [r7, #16]
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	fbb2 f3f3 	udiv	r3, r2, r3
 800519c:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 800519e:	683b      	ldr	r3, [r7, #0]
}
 80051a0:	4618      	mov	r0, r3
 80051a2:	371c      	adds	r7, #28
 80051a4:	46bd      	mov	sp, r7
 80051a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051aa:	4770      	bx	lr
 80051ac:	40021000 	.word	0x40021000
 80051b0:	00f42400 	.word	0x00f42400
 80051b4:	007a1200 	.word	0x007a1200
 80051b8:	08009d6c 	.word	0x08009d6c

080051bc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80051bc:	b580      	push	{r7, lr}
 80051be:	b086      	sub	sp, #24
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80051c4:	2300      	movs	r3, #0
 80051c6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80051c8:	2300      	movs	r3, #0
 80051ca:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d040      	beq.n	800525a <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80051dc:	2b80      	cmp	r3, #128	@ 0x80
 80051de:	d02a      	beq.n	8005236 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80051e0:	2b80      	cmp	r3, #128	@ 0x80
 80051e2:	d825      	bhi.n	8005230 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80051e4:	2b60      	cmp	r3, #96	@ 0x60
 80051e6:	d026      	beq.n	8005236 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80051e8:	2b60      	cmp	r3, #96	@ 0x60
 80051ea:	d821      	bhi.n	8005230 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80051ec:	2b40      	cmp	r3, #64	@ 0x40
 80051ee:	d006      	beq.n	80051fe <HAL_RCCEx_PeriphCLKConfig+0x42>
 80051f0:	2b40      	cmp	r3, #64	@ 0x40
 80051f2:	d81d      	bhi.n	8005230 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d009      	beq.n	800520c <HAL_RCCEx_PeriphCLKConfig+0x50>
 80051f8:	2b20      	cmp	r3, #32
 80051fa:	d010      	beq.n	800521e <HAL_RCCEx_PeriphCLKConfig+0x62>
 80051fc:	e018      	b.n	8005230 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80051fe:	4b89      	ldr	r3, [pc, #548]	@ (8005424 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005200:	68db      	ldr	r3, [r3, #12]
 8005202:	4a88      	ldr	r2, [pc, #544]	@ (8005424 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005204:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005208:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800520a:	e015      	b.n	8005238 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	3304      	adds	r3, #4
 8005210:	2100      	movs	r1, #0
 8005212:	4618      	mov	r0, r3
 8005214:	f000 fb02 	bl	800581c <RCCEx_PLLSAI1_Config>
 8005218:	4603      	mov	r3, r0
 800521a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800521c:	e00c      	b.n	8005238 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	3320      	adds	r3, #32
 8005222:	2100      	movs	r1, #0
 8005224:	4618      	mov	r0, r3
 8005226:	f000 fbed 	bl	8005a04 <RCCEx_PLLSAI2_Config>
 800522a:	4603      	mov	r3, r0
 800522c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800522e:	e003      	b.n	8005238 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005230:	2301      	movs	r3, #1
 8005232:	74fb      	strb	r3, [r7, #19]
      break;
 8005234:	e000      	b.n	8005238 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8005236:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005238:	7cfb      	ldrb	r3, [r7, #19]
 800523a:	2b00      	cmp	r3, #0
 800523c:	d10b      	bne.n	8005256 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800523e:	4b79      	ldr	r3, [pc, #484]	@ (8005424 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005240:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005244:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800524c:	4975      	ldr	r1, [pc, #468]	@ (8005424 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800524e:	4313      	orrs	r3, r2
 8005250:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8005254:	e001      	b.n	800525a <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005256:	7cfb      	ldrb	r3, [r7, #19]
 8005258:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005262:	2b00      	cmp	r3, #0
 8005264:	d047      	beq.n	80052f6 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800526a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800526e:	d030      	beq.n	80052d2 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8005270:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005274:	d82a      	bhi.n	80052cc <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005276:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800527a:	d02a      	beq.n	80052d2 <HAL_RCCEx_PeriphCLKConfig+0x116>
 800527c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005280:	d824      	bhi.n	80052cc <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005282:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005286:	d008      	beq.n	800529a <HAL_RCCEx_PeriphCLKConfig+0xde>
 8005288:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800528c:	d81e      	bhi.n	80052cc <HAL_RCCEx_PeriphCLKConfig+0x110>
 800528e:	2b00      	cmp	r3, #0
 8005290:	d00a      	beq.n	80052a8 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8005292:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005296:	d010      	beq.n	80052ba <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8005298:	e018      	b.n	80052cc <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800529a:	4b62      	ldr	r3, [pc, #392]	@ (8005424 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800529c:	68db      	ldr	r3, [r3, #12]
 800529e:	4a61      	ldr	r2, [pc, #388]	@ (8005424 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80052a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80052a4:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80052a6:	e015      	b.n	80052d4 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	3304      	adds	r3, #4
 80052ac:	2100      	movs	r1, #0
 80052ae:	4618      	mov	r0, r3
 80052b0:	f000 fab4 	bl	800581c <RCCEx_PLLSAI1_Config>
 80052b4:	4603      	mov	r3, r0
 80052b6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80052b8:	e00c      	b.n	80052d4 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	3320      	adds	r3, #32
 80052be:	2100      	movs	r1, #0
 80052c0:	4618      	mov	r0, r3
 80052c2:	f000 fb9f 	bl	8005a04 <RCCEx_PLLSAI2_Config>
 80052c6:	4603      	mov	r3, r0
 80052c8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80052ca:	e003      	b.n	80052d4 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80052cc:	2301      	movs	r3, #1
 80052ce:	74fb      	strb	r3, [r7, #19]
      break;
 80052d0:	e000      	b.n	80052d4 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 80052d2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80052d4:	7cfb      	ldrb	r3, [r7, #19]
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d10b      	bne.n	80052f2 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80052da:	4b52      	ldr	r3, [pc, #328]	@ (8005424 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80052dc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80052e0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052e8:	494e      	ldr	r1, [pc, #312]	@ (8005424 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80052ea:	4313      	orrs	r3, r2
 80052ec:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 80052f0:	e001      	b.n	80052f6 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052f2:	7cfb      	ldrb	r3, [r7, #19]
 80052f4:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80052fe:	2b00      	cmp	r3, #0
 8005300:	f000 809f 	beq.w	8005442 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005304:	2300      	movs	r3, #0
 8005306:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005308:	4b46      	ldr	r3, [pc, #280]	@ (8005424 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800530a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800530c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005310:	2b00      	cmp	r3, #0
 8005312:	d101      	bne.n	8005318 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8005314:	2301      	movs	r3, #1
 8005316:	e000      	b.n	800531a <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8005318:	2300      	movs	r3, #0
 800531a:	2b00      	cmp	r3, #0
 800531c:	d00d      	beq.n	800533a <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800531e:	4b41      	ldr	r3, [pc, #260]	@ (8005424 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005320:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005322:	4a40      	ldr	r2, [pc, #256]	@ (8005424 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005324:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005328:	6593      	str	r3, [r2, #88]	@ 0x58
 800532a:	4b3e      	ldr	r3, [pc, #248]	@ (8005424 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800532c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800532e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005332:	60bb      	str	r3, [r7, #8]
 8005334:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005336:	2301      	movs	r3, #1
 8005338:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800533a:	4b3b      	ldr	r3, [pc, #236]	@ (8005428 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	4a3a      	ldr	r2, [pc, #232]	@ (8005428 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005340:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005344:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005346:	f7fc fe79 	bl	800203c <HAL_GetTick>
 800534a:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800534c:	e009      	b.n	8005362 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800534e:	f7fc fe75 	bl	800203c <HAL_GetTick>
 8005352:	4602      	mov	r2, r0
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	1ad3      	subs	r3, r2, r3
 8005358:	2b02      	cmp	r3, #2
 800535a:	d902      	bls.n	8005362 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 800535c:	2303      	movs	r3, #3
 800535e:	74fb      	strb	r3, [r7, #19]
        break;
 8005360:	e005      	b.n	800536e <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005362:	4b31      	ldr	r3, [pc, #196]	@ (8005428 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800536a:	2b00      	cmp	r3, #0
 800536c:	d0ef      	beq.n	800534e <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 800536e:	7cfb      	ldrb	r3, [r7, #19]
 8005370:	2b00      	cmp	r3, #0
 8005372:	d15b      	bne.n	800542c <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005374:	4b2b      	ldr	r3, [pc, #172]	@ (8005424 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005376:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800537a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800537e:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005380:	697b      	ldr	r3, [r7, #20]
 8005382:	2b00      	cmp	r3, #0
 8005384:	d01f      	beq.n	80053c6 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800538c:	697a      	ldr	r2, [r7, #20]
 800538e:	429a      	cmp	r2, r3
 8005390:	d019      	beq.n	80053c6 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005392:	4b24      	ldr	r3, [pc, #144]	@ (8005424 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005394:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005398:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800539c:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800539e:	4b21      	ldr	r3, [pc, #132]	@ (8005424 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80053a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80053a4:	4a1f      	ldr	r2, [pc, #124]	@ (8005424 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80053a6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80053aa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80053ae:	4b1d      	ldr	r3, [pc, #116]	@ (8005424 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80053b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80053b4:	4a1b      	ldr	r2, [pc, #108]	@ (8005424 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80053b6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80053ba:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80053be:	4a19      	ldr	r2, [pc, #100]	@ (8005424 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80053c0:	697b      	ldr	r3, [r7, #20]
 80053c2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80053c6:	697b      	ldr	r3, [r7, #20]
 80053c8:	f003 0301 	and.w	r3, r3, #1
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d016      	beq.n	80053fe <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053d0:	f7fc fe34 	bl	800203c <HAL_GetTick>
 80053d4:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80053d6:	e00b      	b.n	80053f0 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80053d8:	f7fc fe30 	bl	800203c <HAL_GetTick>
 80053dc:	4602      	mov	r2, r0
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	1ad3      	subs	r3, r2, r3
 80053e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80053e6:	4293      	cmp	r3, r2
 80053e8:	d902      	bls.n	80053f0 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 80053ea:	2303      	movs	r3, #3
 80053ec:	74fb      	strb	r3, [r7, #19]
            break;
 80053ee:	e006      	b.n	80053fe <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80053f0:	4b0c      	ldr	r3, [pc, #48]	@ (8005424 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80053f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80053f6:	f003 0302 	and.w	r3, r3, #2
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d0ec      	beq.n	80053d8 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 80053fe:	7cfb      	ldrb	r3, [r7, #19]
 8005400:	2b00      	cmp	r3, #0
 8005402:	d10c      	bne.n	800541e <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005404:	4b07      	ldr	r3, [pc, #28]	@ (8005424 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005406:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800540a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005414:	4903      	ldr	r1, [pc, #12]	@ (8005424 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005416:	4313      	orrs	r3, r2
 8005418:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800541c:	e008      	b.n	8005430 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800541e:	7cfb      	ldrb	r3, [r7, #19]
 8005420:	74bb      	strb	r3, [r7, #18]
 8005422:	e005      	b.n	8005430 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8005424:	40021000 	.word	0x40021000
 8005428:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800542c:	7cfb      	ldrb	r3, [r7, #19]
 800542e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005430:	7c7b      	ldrb	r3, [r7, #17]
 8005432:	2b01      	cmp	r3, #1
 8005434:	d105      	bne.n	8005442 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005436:	4ba0      	ldr	r3, [pc, #640]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005438:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800543a:	4a9f      	ldr	r2, [pc, #636]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800543c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005440:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	f003 0301 	and.w	r3, r3, #1
 800544a:	2b00      	cmp	r3, #0
 800544c:	d00a      	beq.n	8005464 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800544e:	4b9a      	ldr	r3, [pc, #616]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005450:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005454:	f023 0203 	bic.w	r2, r3, #3
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800545c:	4996      	ldr	r1, [pc, #600]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800545e:	4313      	orrs	r3, r2
 8005460:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	f003 0302 	and.w	r3, r3, #2
 800546c:	2b00      	cmp	r3, #0
 800546e:	d00a      	beq.n	8005486 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005470:	4b91      	ldr	r3, [pc, #580]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005472:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005476:	f023 020c 	bic.w	r2, r3, #12
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800547e:	498e      	ldr	r1, [pc, #568]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005480:	4313      	orrs	r3, r2
 8005482:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	f003 0304 	and.w	r3, r3, #4
 800548e:	2b00      	cmp	r3, #0
 8005490:	d00a      	beq.n	80054a8 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005492:	4b89      	ldr	r3, [pc, #548]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005494:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005498:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054a0:	4985      	ldr	r1, [pc, #532]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80054a2:	4313      	orrs	r3, r2
 80054a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	f003 0308 	and.w	r3, r3, #8
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d00a      	beq.n	80054ca <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80054b4:	4b80      	ldr	r3, [pc, #512]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80054b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054ba:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80054c2:	497d      	ldr	r1, [pc, #500]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80054c4:	4313      	orrs	r3, r2
 80054c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	f003 0310 	and.w	r3, r3, #16
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d00a      	beq.n	80054ec <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80054d6:	4b78      	ldr	r3, [pc, #480]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80054d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054dc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80054e4:	4974      	ldr	r1, [pc, #464]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80054e6:	4313      	orrs	r3, r2
 80054e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	f003 0320 	and.w	r3, r3, #32
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d00a      	beq.n	800550e <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80054f8:	4b6f      	ldr	r3, [pc, #444]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80054fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054fe:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005506:	496c      	ldr	r1, [pc, #432]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005508:	4313      	orrs	r3, r2
 800550a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005516:	2b00      	cmp	r3, #0
 8005518:	d00a      	beq.n	8005530 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800551a:	4b67      	ldr	r3, [pc, #412]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800551c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005520:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005528:	4963      	ldr	r1, [pc, #396]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800552a:	4313      	orrs	r3, r2
 800552c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005538:	2b00      	cmp	r3, #0
 800553a:	d00a      	beq.n	8005552 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800553c:	4b5e      	ldr	r3, [pc, #376]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800553e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005542:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800554a:	495b      	ldr	r1, [pc, #364]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800554c:	4313      	orrs	r3, r2
 800554e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800555a:	2b00      	cmp	r3, #0
 800555c:	d00a      	beq.n	8005574 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800555e:	4b56      	ldr	r3, [pc, #344]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005560:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005564:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800556c:	4952      	ldr	r1, [pc, #328]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800556e:	4313      	orrs	r3, r2
 8005570:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800557c:	2b00      	cmp	r3, #0
 800557e:	d00a      	beq.n	8005596 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005580:	4b4d      	ldr	r3, [pc, #308]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005582:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005586:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800558e:	494a      	ldr	r1, [pc, #296]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005590:	4313      	orrs	r3, r2
 8005592:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d00a      	beq.n	80055b8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80055a2:	4b45      	ldr	r3, [pc, #276]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80055a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055a8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80055b0:	4941      	ldr	r1, [pc, #260]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80055b2:	4313      	orrs	r3, r2
 80055b4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d00a      	beq.n	80055da <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80055c4:	4b3c      	ldr	r3, [pc, #240]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80055c6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80055ca:	f023 0203 	bic.w	r2, r3, #3
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80055d2:	4939      	ldr	r1, [pc, #228]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80055d4:	4313      	orrs	r3, r2
 80055d6:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d028      	beq.n	8005638 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80055e6:	4b34      	ldr	r3, [pc, #208]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80055e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055ec:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80055f4:	4930      	ldr	r1, [pc, #192]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80055f6:	4313      	orrs	r3, r2
 80055f8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005600:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005604:	d106      	bne.n	8005614 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005606:	4b2c      	ldr	r3, [pc, #176]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005608:	68db      	ldr	r3, [r3, #12]
 800560a:	4a2b      	ldr	r2, [pc, #172]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800560c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005610:	60d3      	str	r3, [r2, #12]
 8005612:	e011      	b.n	8005638 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005618:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800561c:	d10c      	bne.n	8005638 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	3304      	adds	r3, #4
 8005622:	2101      	movs	r1, #1
 8005624:	4618      	mov	r0, r3
 8005626:	f000 f8f9 	bl	800581c <RCCEx_PLLSAI1_Config>
 800562a:	4603      	mov	r3, r0
 800562c:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800562e:	7cfb      	ldrb	r3, [r7, #19]
 8005630:	2b00      	cmp	r3, #0
 8005632:	d001      	beq.n	8005638 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8005634:	7cfb      	ldrb	r3, [r7, #19]
 8005636:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005640:	2b00      	cmp	r3, #0
 8005642:	d04d      	beq.n	80056e0 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005648:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800564c:	d108      	bne.n	8005660 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 800564e:	4b1a      	ldr	r3, [pc, #104]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005650:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005654:	4a18      	ldr	r2, [pc, #96]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005656:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800565a:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800565e:	e012      	b.n	8005686 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8005660:	4b15      	ldr	r3, [pc, #84]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005662:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005666:	4a14      	ldr	r2, [pc, #80]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005668:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800566c:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8005670:	4b11      	ldr	r3, [pc, #68]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005672:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005676:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800567e:	490e      	ldr	r1, [pc, #56]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005680:	4313      	orrs	r3, r2
 8005682:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800568a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800568e:	d106      	bne.n	800569e <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005690:	4b09      	ldr	r3, [pc, #36]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005692:	68db      	ldr	r3, [r3, #12]
 8005694:	4a08      	ldr	r2, [pc, #32]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005696:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800569a:	60d3      	str	r3, [r2, #12]
 800569c:	e020      	b.n	80056e0 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80056a2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80056a6:	d109      	bne.n	80056bc <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80056a8:	4b03      	ldr	r3, [pc, #12]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80056aa:	68db      	ldr	r3, [r3, #12]
 80056ac:	4a02      	ldr	r2, [pc, #8]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80056ae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80056b2:	60d3      	str	r3, [r2, #12]
 80056b4:	e014      	b.n	80056e0 <HAL_RCCEx_PeriphCLKConfig+0x524>
 80056b6:	bf00      	nop
 80056b8:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80056c0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80056c4:	d10c      	bne.n	80056e0 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	3304      	adds	r3, #4
 80056ca:	2101      	movs	r1, #1
 80056cc:	4618      	mov	r0, r3
 80056ce:	f000 f8a5 	bl	800581c <RCCEx_PLLSAI1_Config>
 80056d2:	4603      	mov	r3, r0
 80056d4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80056d6:	7cfb      	ldrb	r3, [r7, #19]
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d001      	beq.n	80056e0 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 80056dc:	7cfb      	ldrb	r3, [r7, #19]
 80056de:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d028      	beq.n	800573e <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80056ec:	4b4a      	ldr	r3, [pc, #296]	@ (8005818 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80056ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056f2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80056fa:	4947      	ldr	r1, [pc, #284]	@ (8005818 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80056fc:	4313      	orrs	r3, r2
 80056fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005706:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800570a:	d106      	bne.n	800571a <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800570c:	4b42      	ldr	r3, [pc, #264]	@ (8005818 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800570e:	68db      	ldr	r3, [r3, #12]
 8005710:	4a41      	ldr	r2, [pc, #260]	@ (8005818 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005712:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005716:	60d3      	str	r3, [r2, #12]
 8005718:	e011      	b.n	800573e <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800571e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005722:	d10c      	bne.n	800573e <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	3304      	adds	r3, #4
 8005728:	2101      	movs	r1, #1
 800572a:	4618      	mov	r0, r3
 800572c:	f000 f876 	bl	800581c <RCCEx_PLLSAI1_Config>
 8005730:	4603      	mov	r3, r0
 8005732:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005734:	7cfb      	ldrb	r3, [r7, #19]
 8005736:	2b00      	cmp	r3, #0
 8005738:	d001      	beq.n	800573e <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 800573a:	7cfb      	ldrb	r3, [r7, #19]
 800573c:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005746:	2b00      	cmp	r3, #0
 8005748:	d01e      	beq.n	8005788 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800574a:	4b33      	ldr	r3, [pc, #204]	@ (8005818 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800574c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005750:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800575a:	492f      	ldr	r1, [pc, #188]	@ (8005818 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800575c:	4313      	orrs	r3, r2
 800575e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005768:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800576c:	d10c      	bne.n	8005788 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	3304      	adds	r3, #4
 8005772:	2102      	movs	r1, #2
 8005774:	4618      	mov	r0, r3
 8005776:	f000 f851 	bl	800581c <RCCEx_PLLSAI1_Config>
 800577a:	4603      	mov	r3, r0
 800577c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800577e:	7cfb      	ldrb	r3, [r7, #19]
 8005780:	2b00      	cmp	r3, #0
 8005782:	d001      	beq.n	8005788 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8005784:	7cfb      	ldrb	r3, [r7, #19]
 8005786:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005790:	2b00      	cmp	r3, #0
 8005792:	d00b      	beq.n	80057ac <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005794:	4b20      	ldr	r3, [pc, #128]	@ (8005818 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005796:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800579a:	f023 0204 	bic.w	r2, r3, #4
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80057a4:	491c      	ldr	r1, [pc, #112]	@ (8005818 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80057a6:	4313      	orrs	r3, r2
 80057a8:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d00b      	beq.n	80057d0 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80057b8:	4b17      	ldr	r3, [pc, #92]	@ (8005818 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80057ba:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80057be:	f023 0218 	bic.w	r2, r3, #24
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057c8:	4913      	ldr	r1, [pc, #76]	@ (8005818 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80057ca:	4313      	orrs	r3, r2
 80057cc:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d017      	beq.n	800580c <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80057dc:	4b0e      	ldr	r3, [pc, #56]	@ (8005818 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80057de:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80057e2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80057ec:	490a      	ldr	r1, [pc, #40]	@ (8005818 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80057ee:	4313      	orrs	r3, r2
 80057f0:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80057fa:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80057fe:	d105      	bne.n	800580c <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005800:	4b05      	ldr	r3, [pc, #20]	@ (8005818 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005802:	68db      	ldr	r3, [r3, #12]
 8005804:	4a04      	ldr	r2, [pc, #16]	@ (8005818 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005806:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800580a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800580c:	7cbb      	ldrb	r3, [r7, #18]
}
 800580e:	4618      	mov	r0, r3
 8005810:	3718      	adds	r7, #24
 8005812:	46bd      	mov	sp, r7
 8005814:	bd80      	pop	{r7, pc}
 8005816:	bf00      	nop
 8005818:	40021000 	.word	0x40021000

0800581c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800581c:	b580      	push	{r7, lr}
 800581e:	b084      	sub	sp, #16
 8005820:	af00      	add	r7, sp, #0
 8005822:	6078      	str	r0, [r7, #4]
 8005824:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005826:	2300      	movs	r3, #0
 8005828:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800582a:	4b72      	ldr	r3, [pc, #456]	@ (80059f4 <RCCEx_PLLSAI1_Config+0x1d8>)
 800582c:	68db      	ldr	r3, [r3, #12]
 800582e:	f003 0303 	and.w	r3, r3, #3
 8005832:	2b00      	cmp	r3, #0
 8005834:	d00e      	beq.n	8005854 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005836:	4b6f      	ldr	r3, [pc, #444]	@ (80059f4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005838:	68db      	ldr	r3, [r3, #12]
 800583a:	f003 0203 	and.w	r2, r3, #3
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	429a      	cmp	r2, r3
 8005844:	d103      	bne.n	800584e <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
       ||
 800584a:	2b00      	cmp	r3, #0
 800584c:	d142      	bne.n	80058d4 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 800584e:	2301      	movs	r3, #1
 8005850:	73fb      	strb	r3, [r7, #15]
 8005852:	e03f      	b.n	80058d4 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	2b03      	cmp	r3, #3
 800585a:	d018      	beq.n	800588e <RCCEx_PLLSAI1_Config+0x72>
 800585c:	2b03      	cmp	r3, #3
 800585e:	d825      	bhi.n	80058ac <RCCEx_PLLSAI1_Config+0x90>
 8005860:	2b01      	cmp	r3, #1
 8005862:	d002      	beq.n	800586a <RCCEx_PLLSAI1_Config+0x4e>
 8005864:	2b02      	cmp	r3, #2
 8005866:	d009      	beq.n	800587c <RCCEx_PLLSAI1_Config+0x60>
 8005868:	e020      	b.n	80058ac <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800586a:	4b62      	ldr	r3, [pc, #392]	@ (80059f4 <RCCEx_PLLSAI1_Config+0x1d8>)
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	f003 0302 	and.w	r3, r3, #2
 8005872:	2b00      	cmp	r3, #0
 8005874:	d11d      	bne.n	80058b2 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8005876:	2301      	movs	r3, #1
 8005878:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800587a:	e01a      	b.n	80058b2 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800587c:	4b5d      	ldr	r3, [pc, #372]	@ (80059f4 <RCCEx_PLLSAI1_Config+0x1d8>)
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005884:	2b00      	cmp	r3, #0
 8005886:	d116      	bne.n	80058b6 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8005888:	2301      	movs	r3, #1
 800588a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800588c:	e013      	b.n	80058b6 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800588e:	4b59      	ldr	r3, [pc, #356]	@ (80059f4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005896:	2b00      	cmp	r3, #0
 8005898:	d10f      	bne.n	80058ba <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800589a:	4b56      	ldr	r3, [pc, #344]	@ (80059f4 <RCCEx_PLLSAI1_Config+0x1d8>)
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d109      	bne.n	80058ba <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 80058a6:	2301      	movs	r3, #1
 80058a8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80058aa:	e006      	b.n	80058ba <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 80058ac:	2301      	movs	r3, #1
 80058ae:	73fb      	strb	r3, [r7, #15]
      break;
 80058b0:	e004      	b.n	80058bc <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80058b2:	bf00      	nop
 80058b4:	e002      	b.n	80058bc <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80058b6:	bf00      	nop
 80058b8:	e000      	b.n	80058bc <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80058ba:	bf00      	nop
    }

    if(status == HAL_OK)
 80058bc:	7bfb      	ldrb	r3, [r7, #15]
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d108      	bne.n	80058d4 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 80058c2:	4b4c      	ldr	r3, [pc, #304]	@ (80059f4 <RCCEx_PLLSAI1_Config+0x1d8>)
 80058c4:	68db      	ldr	r3, [r3, #12]
 80058c6:	f023 0203 	bic.w	r2, r3, #3
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	4949      	ldr	r1, [pc, #292]	@ (80059f4 <RCCEx_PLLSAI1_Config+0x1d8>)
 80058d0:	4313      	orrs	r3, r2
 80058d2:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80058d4:	7bfb      	ldrb	r3, [r7, #15]
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	f040 8086 	bne.w	80059e8 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80058dc:	4b45      	ldr	r3, [pc, #276]	@ (80059f4 <RCCEx_PLLSAI1_Config+0x1d8>)
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	4a44      	ldr	r2, [pc, #272]	@ (80059f4 <RCCEx_PLLSAI1_Config+0x1d8>)
 80058e2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80058e6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80058e8:	f7fc fba8 	bl	800203c <HAL_GetTick>
 80058ec:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80058ee:	e009      	b.n	8005904 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80058f0:	f7fc fba4 	bl	800203c <HAL_GetTick>
 80058f4:	4602      	mov	r2, r0
 80058f6:	68bb      	ldr	r3, [r7, #8]
 80058f8:	1ad3      	subs	r3, r2, r3
 80058fa:	2b02      	cmp	r3, #2
 80058fc:	d902      	bls.n	8005904 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80058fe:	2303      	movs	r3, #3
 8005900:	73fb      	strb	r3, [r7, #15]
        break;
 8005902:	e005      	b.n	8005910 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005904:	4b3b      	ldr	r3, [pc, #236]	@ (80059f4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800590c:	2b00      	cmp	r3, #0
 800590e:	d1ef      	bne.n	80058f0 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8005910:	7bfb      	ldrb	r3, [r7, #15]
 8005912:	2b00      	cmp	r3, #0
 8005914:	d168      	bne.n	80059e8 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005916:	683b      	ldr	r3, [r7, #0]
 8005918:	2b00      	cmp	r3, #0
 800591a:	d113      	bne.n	8005944 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800591c:	4b35      	ldr	r3, [pc, #212]	@ (80059f4 <RCCEx_PLLSAI1_Config+0x1d8>)
 800591e:	691a      	ldr	r2, [r3, #16]
 8005920:	4b35      	ldr	r3, [pc, #212]	@ (80059f8 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005922:	4013      	ands	r3, r2
 8005924:	687a      	ldr	r2, [r7, #4]
 8005926:	6892      	ldr	r2, [r2, #8]
 8005928:	0211      	lsls	r1, r2, #8
 800592a:	687a      	ldr	r2, [r7, #4]
 800592c:	68d2      	ldr	r2, [r2, #12]
 800592e:	06d2      	lsls	r2, r2, #27
 8005930:	4311      	orrs	r1, r2
 8005932:	687a      	ldr	r2, [r7, #4]
 8005934:	6852      	ldr	r2, [r2, #4]
 8005936:	3a01      	subs	r2, #1
 8005938:	0112      	lsls	r2, r2, #4
 800593a:	430a      	orrs	r2, r1
 800593c:	492d      	ldr	r1, [pc, #180]	@ (80059f4 <RCCEx_PLLSAI1_Config+0x1d8>)
 800593e:	4313      	orrs	r3, r2
 8005940:	610b      	str	r3, [r1, #16]
 8005942:	e02d      	b.n	80059a0 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005944:	683b      	ldr	r3, [r7, #0]
 8005946:	2b01      	cmp	r3, #1
 8005948:	d115      	bne.n	8005976 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800594a:	4b2a      	ldr	r3, [pc, #168]	@ (80059f4 <RCCEx_PLLSAI1_Config+0x1d8>)
 800594c:	691a      	ldr	r2, [r3, #16]
 800594e:	4b2b      	ldr	r3, [pc, #172]	@ (80059fc <RCCEx_PLLSAI1_Config+0x1e0>)
 8005950:	4013      	ands	r3, r2
 8005952:	687a      	ldr	r2, [r7, #4]
 8005954:	6892      	ldr	r2, [r2, #8]
 8005956:	0211      	lsls	r1, r2, #8
 8005958:	687a      	ldr	r2, [r7, #4]
 800595a:	6912      	ldr	r2, [r2, #16]
 800595c:	0852      	lsrs	r2, r2, #1
 800595e:	3a01      	subs	r2, #1
 8005960:	0552      	lsls	r2, r2, #21
 8005962:	4311      	orrs	r1, r2
 8005964:	687a      	ldr	r2, [r7, #4]
 8005966:	6852      	ldr	r2, [r2, #4]
 8005968:	3a01      	subs	r2, #1
 800596a:	0112      	lsls	r2, r2, #4
 800596c:	430a      	orrs	r2, r1
 800596e:	4921      	ldr	r1, [pc, #132]	@ (80059f4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005970:	4313      	orrs	r3, r2
 8005972:	610b      	str	r3, [r1, #16]
 8005974:	e014      	b.n	80059a0 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005976:	4b1f      	ldr	r3, [pc, #124]	@ (80059f4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005978:	691a      	ldr	r2, [r3, #16]
 800597a:	4b21      	ldr	r3, [pc, #132]	@ (8005a00 <RCCEx_PLLSAI1_Config+0x1e4>)
 800597c:	4013      	ands	r3, r2
 800597e:	687a      	ldr	r2, [r7, #4]
 8005980:	6892      	ldr	r2, [r2, #8]
 8005982:	0211      	lsls	r1, r2, #8
 8005984:	687a      	ldr	r2, [r7, #4]
 8005986:	6952      	ldr	r2, [r2, #20]
 8005988:	0852      	lsrs	r2, r2, #1
 800598a:	3a01      	subs	r2, #1
 800598c:	0652      	lsls	r2, r2, #25
 800598e:	4311      	orrs	r1, r2
 8005990:	687a      	ldr	r2, [r7, #4]
 8005992:	6852      	ldr	r2, [r2, #4]
 8005994:	3a01      	subs	r2, #1
 8005996:	0112      	lsls	r2, r2, #4
 8005998:	430a      	orrs	r2, r1
 800599a:	4916      	ldr	r1, [pc, #88]	@ (80059f4 <RCCEx_PLLSAI1_Config+0x1d8>)
 800599c:	4313      	orrs	r3, r2
 800599e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80059a0:	4b14      	ldr	r3, [pc, #80]	@ (80059f4 <RCCEx_PLLSAI1_Config+0x1d8>)
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	4a13      	ldr	r2, [pc, #76]	@ (80059f4 <RCCEx_PLLSAI1_Config+0x1d8>)
 80059a6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80059aa:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80059ac:	f7fc fb46 	bl	800203c <HAL_GetTick>
 80059b0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80059b2:	e009      	b.n	80059c8 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80059b4:	f7fc fb42 	bl	800203c <HAL_GetTick>
 80059b8:	4602      	mov	r2, r0
 80059ba:	68bb      	ldr	r3, [r7, #8]
 80059bc:	1ad3      	subs	r3, r2, r3
 80059be:	2b02      	cmp	r3, #2
 80059c0:	d902      	bls.n	80059c8 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80059c2:	2303      	movs	r3, #3
 80059c4:	73fb      	strb	r3, [r7, #15]
          break;
 80059c6:	e005      	b.n	80059d4 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80059c8:	4b0a      	ldr	r3, [pc, #40]	@ (80059f4 <RCCEx_PLLSAI1_Config+0x1d8>)
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d0ef      	beq.n	80059b4 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80059d4:	7bfb      	ldrb	r3, [r7, #15]
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d106      	bne.n	80059e8 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80059da:	4b06      	ldr	r3, [pc, #24]	@ (80059f4 <RCCEx_PLLSAI1_Config+0x1d8>)
 80059dc:	691a      	ldr	r2, [r3, #16]
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	699b      	ldr	r3, [r3, #24]
 80059e2:	4904      	ldr	r1, [pc, #16]	@ (80059f4 <RCCEx_PLLSAI1_Config+0x1d8>)
 80059e4:	4313      	orrs	r3, r2
 80059e6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80059e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80059ea:	4618      	mov	r0, r3
 80059ec:	3710      	adds	r7, #16
 80059ee:	46bd      	mov	sp, r7
 80059f0:	bd80      	pop	{r7, pc}
 80059f2:	bf00      	nop
 80059f4:	40021000 	.word	0x40021000
 80059f8:	07ff800f 	.word	0x07ff800f
 80059fc:	ff9f800f 	.word	0xff9f800f
 8005a00:	f9ff800f 	.word	0xf9ff800f

08005a04 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005a04:	b580      	push	{r7, lr}
 8005a06:	b084      	sub	sp, #16
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	6078      	str	r0, [r7, #4]
 8005a0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005a0e:	2300      	movs	r3, #0
 8005a10:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005a12:	4b72      	ldr	r3, [pc, #456]	@ (8005bdc <RCCEx_PLLSAI2_Config+0x1d8>)
 8005a14:	68db      	ldr	r3, [r3, #12]
 8005a16:	f003 0303 	and.w	r3, r3, #3
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d00e      	beq.n	8005a3c <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8005a1e:	4b6f      	ldr	r3, [pc, #444]	@ (8005bdc <RCCEx_PLLSAI2_Config+0x1d8>)
 8005a20:	68db      	ldr	r3, [r3, #12]
 8005a22:	f003 0203 	and.w	r2, r3, #3
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	429a      	cmp	r2, r3
 8005a2c:	d103      	bne.n	8005a36 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
       ||
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d142      	bne.n	8005abc <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8005a36:	2301      	movs	r3, #1
 8005a38:	73fb      	strb	r3, [r7, #15]
 8005a3a:	e03f      	b.n	8005abc <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	2b03      	cmp	r3, #3
 8005a42:	d018      	beq.n	8005a76 <RCCEx_PLLSAI2_Config+0x72>
 8005a44:	2b03      	cmp	r3, #3
 8005a46:	d825      	bhi.n	8005a94 <RCCEx_PLLSAI2_Config+0x90>
 8005a48:	2b01      	cmp	r3, #1
 8005a4a:	d002      	beq.n	8005a52 <RCCEx_PLLSAI2_Config+0x4e>
 8005a4c:	2b02      	cmp	r3, #2
 8005a4e:	d009      	beq.n	8005a64 <RCCEx_PLLSAI2_Config+0x60>
 8005a50:	e020      	b.n	8005a94 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005a52:	4b62      	ldr	r3, [pc, #392]	@ (8005bdc <RCCEx_PLLSAI2_Config+0x1d8>)
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	f003 0302 	and.w	r3, r3, #2
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d11d      	bne.n	8005a9a <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8005a5e:	2301      	movs	r3, #1
 8005a60:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005a62:	e01a      	b.n	8005a9a <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005a64:	4b5d      	ldr	r3, [pc, #372]	@ (8005bdc <RCCEx_PLLSAI2_Config+0x1d8>)
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d116      	bne.n	8005a9e <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8005a70:	2301      	movs	r3, #1
 8005a72:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005a74:	e013      	b.n	8005a9e <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005a76:	4b59      	ldr	r3, [pc, #356]	@ (8005bdc <RCCEx_PLLSAI2_Config+0x1d8>)
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d10f      	bne.n	8005aa2 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005a82:	4b56      	ldr	r3, [pc, #344]	@ (8005bdc <RCCEx_PLLSAI2_Config+0x1d8>)
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d109      	bne.n	8005aa2 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8005a8e:	2301      	movs	r3, #1
 8005a90:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005a92:	e006      	b.n	8005aa2 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8005a94:	2301      	movs	r3, #1
 8005a96:	73fb      	strb	r3, [r7, #15]
      break;
 8005a98:	e004      	b.n	8005aa4 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8005a9a:	bf00      	nop
 8005a9c:	e002      	b.n	8005aa4 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8005a9e:	bf00      	nop
 8005aa0:	e000      	b.n	8005aa4 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8005aa2:	bf00      	nop
    }

    if(status == HAL_OK)
 8005aa4:	7bfb      	ldrb	r3, [r7, #15]
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d108      	bne.n	8005abc <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8005aaa:	4b4c      	ldr	r3, [pc, #304]	@ (8005bdc <RCCEx_PLLSAI2_Config+0x1d8>)
 8005aac:	68db      	ldr	r3, [r3, #12]
 8005aae:	f023 0203 	bic.w	r2, r3, #3
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	4949      	ldr	r1, [pc, #292]	@ (8005bdc <RCCEx_PLLSAI2_Config+0x1d8>)
 8005ab8:	4313      	orrs	r3, r2
 8005aba:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8005abc:	7bfb      	ldrb	r3, [r7, #15]
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	f040 8086 	bne.w	8005bd0 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005ac4:	4b45      	ldr	r3, [pc, #276]	@ (8005bdc <RCCEx_PLLSAI2_Config+0x1d8>)
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	4a44      	ldr	r2, [pc, #272]	@ (8005bdc <RCCEx_PLLSAI2_Config+0x1d8>)
 8005aca:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005ace:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005ad0:	f7fc fab4 	bl	800203c <HAL_GetTick>
 8005ad4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005ad6:	e009      	b.n	8005aec <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005ad8:	f7fc fab0 	bl	800203c <HAL_GetTick>
 8005adc:	4602      	mov	r2, r0
 8005ade:	68bb      	ldr	r3, [r7, #8]
 8005ae0:	1ad3      	subs	r3, r2, r3
 8005ae2:	2b02      	cmp	r3, #2
 8005ae4:	d902      	bls.n	8005aec <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8005ae6:	2303      	movs	r3, #3
 8005ae8:	73fb      	strb	r3, [r7, #15]
        break;
 8005aea:	e005      	b.n	8005af8 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005aec:	4b3b      	ldr	r3, [pc, #236]	@ (8005bdc <RCCEx_PLLSAI2_Config+0x1d8>)
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d1ef      	bne.n	8005ad8 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8005af8:	7bfb      	ldrb	r3, [r7, #15]
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d168      	bne.n	8005bd0 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005afe:	683b      	ldr	r3, [r7, #0]
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d113      	bne.n	8005b2c <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005b04:	4b35      	ldr	r3, [pc, #212]	@ (8005bdc <RCCEx_PLLSAI2_Config+0x1d8>)
 8005b06:	695a      	ldr	r2, [r3, #20]
 8005b08:	4b35      	ldr	r3, [pc, #212]	@ (8005be0 <RCCEx_PLLSAI2_Config+0x1dc>)
 8005b0a:	4013      	ands	r3, r2
 8005b0c:	687a      	ldr	r2, [r7, #4]
 8005b0e:	6892      	ldr	r2, [r2, #8]
 8005b10:	0211      	lsls	r1, r2, #8
 8005b12:	687a      	ldr	r2, [r7, #4]
 8005b14:	68d2      	ldr	r2, [r2, #12]
 8005b16:	06d2      	lsls	r2, r2, #27
 8005b18:	4311      	orrs	r1, r2
 8005b1a:	687a      	ldr	r2, [r7, #4]
 8005b1c:	6852      	ldr	r2, [r2, #4]
 8005b1e:	3a01      	subs	r2, #1
 8005b20:	0112      	lsls	r2, r2, #4
 8005b22:	430a      	orrs	r2, r1
 8005b24:	492d      	ldr	r1, [pc, #180]	@ (8005bdc <RCCEx_PLLSAI2_Config+0x1d8>)
 8005b26:	4313      	orrs	r3, r2
 8005b28:	614b      	str	r3, [r1, #20]
 8005b2a:	e02d      	b.n	8005b88 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8005b2c:	683b      	ldr	r3, [r7, #0]
 8005b2e:	2b01      	cmp	r3, #1
 8005b30:	d115      	bne.n	8005b5e <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005b32:	4b2a      	ldr	r3, [pc, #168]	@ (8005bdc <RCCEx_PLLSAI2_Config+0x1d8>)
 8005b34:	695a      	ldr	r2, [r3, #20]
 8005b36:	4b2b      	ldr	r3, [pc, #172]	@ (8005be4 <RCCEx_PLLSAI2_Config+0x1e0>)
 8005b38:	4013      	ands	r3, r2
 8005b3a:	687a      	ldr	r2, [r7, #4]
 8005b3c:	6892      	ldr	r2, [r2, #8]
 8005b3e:	0211      	lsls	r1, r2, #8
 8005b40:	687a      	ldr	r2, [r7, #4]
 8005b42:	6912      	ldr	r2, [r2, #16]
 8005b44:	0852      	lsrs	r2, r2, #1
 8005b46:	3a01      	subs	r2, #1
 8005b48:	0552      	lsls	r2, r2, #21
 8005b4a:	4311      	orrs	r1, r2
 8005b4c:	687a      	ldr	r2, [r7, #4]
 8005b4e:	6852      	ldr	r2, [r2, #4]
 8005b50:	3a01      	subs	r2, #1
 8005b52:	0112      	lsls	r2, r2, #4
 8005b54:	430a      	orrs	r2, r1
 8005b56:	4921      	ldr	r1, [pc, #132]	@ (8005bdc <RCCEx_PLLSAI2_Config+0x1d8>)
 8005b58:	4313      	orrs	r3, r2
 8005b5a:	614b      	str	r3, [r1, #20]
 8005b5c:	e014      	b.n	8005b88 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005b5e:	4b1f      	ldr	r3, [pc, #124]	@ (8005bdc <RCCEx_PLLSAI2_Config+0x1d8>)
 8005b60:	695a      	ldr	r2, [r3, #20]
 8005b62:	4b21      	ldr	r3, [pc, #132]	@ (8005be8 <RCCEx_PLLSAI2_Config+0x1e4>)
 8005b64:	4013      	ands	r3, r2
 8005b66:	687a      	ldr	r2, [r7, #4]
 8005b68:	6892      	ldr	r2, [r2, #8]
 8005b6a:	0211      	lsls	r1, r2, #8
 8005b6c:	687a      	ldr	r2, [r7, #4]
 8005b6e:	6952      	ldr	r2, [r2, #20]
 8005b70:	0852      	lsrs	r2, r2, #1
 8005b72:	3a01      	subs	r2, #1
 8005b74:	0652      	lsls	r2, r2, #25
 8005b76:	4311      	orrs	r1, r2
 8005b78:	687a      	ldr	r2, [r7, #4]
 8005b7a:	6852      	ldr	r2, [r2, #4]
 8005b7c:	3a01      	subs	r2, #1
 8005b7e:	0112      	lsls	r2, r2, #4
 8005b80:	430a      	orrs	r2, r1
 8005b82:	4916      	ldr	r1, [pc, #88]	@ (8005bdc <RCCEx_PLLSAI2_Config+0x1d8>)
 8005b84:	4313      	orrs	r3, r2
 8005b86:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005b88:	4b14      	ldr	r3, [pc, #80]	@ (8005bdc <RCCEx_PLLSAI2_Config+0x1d8>)
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	4a13      	ldr	r2, [pc, #76]	@ (8005bdc <RCCEx_PLLSAI2_Config+0x1d8>)
 8005b8e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005b92:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b94:	f7fc fa52 	bl	800203c <HAL_GetTick>
 8005b98:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005b9a:	e009      	b.n	8005bb0 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005b9c:	f7fc fa4e 	bl	800203c <HAL_GetTick>
 8005ba0:	4602      	mov	r2, r0
 8005ba2:	68bb      	ldr	r3, [r7, #8]
 8005ba4:	1ad3      	subs	r3, r2, r3
 8005ba6:	2b02      	cmp	r3, #2
 8005ba8:	d902      	bls.n	8005bb0 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8005baa:	2303      	movs	r3, #3
 8005bac:	73fb      	strb	r3, [r7, #15]
          break;
 8005bae:	e005      	b.n	8005bbc <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005bb0:	4b0a      	ldr	r3, [pc, #40]	@ (8005bdc <RCCEx_PLLSAI2_Config+0x1d8>)
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d0ef      	beq.n	8005b9c <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8005bbc:	7bfb      	ldrb	r3, [r7, #15]
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d106      	bne.n	8005bd0 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005bc2:	4b06      	ldr	r3, [pc, #24]	@ (8005bdc <RCCEx_PLLSAI2_Config+0x1d8>)
 8005bc4:	695a      	ldr	r2, [r3, #20]
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	699b      	ldr	r3, [r3, #24]
 8005bca:	4904      	ldr	r1, [pc, #16]	@ (8005bdc <RCCEx_PLLSAI2_Config+0x1d8>)
 8005bcc:	4313      	orrs	r3, r2
 8005bce:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005bd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8005bd2:	4618      	mov	r0, r3
 8005bd4:	3710      	adds	r7, #16
 8005bd6:	46bd      	mov	sp, r7
 8005bd8:	bd80      	pop	{r7, pc}
 8005bda:	bf00      	nop
 8005bdc:	40021000 	.word	0x40021000
 8005be0:	07ff800f 	.word	0x07ff800f
 8005be4:	ff9f800f 	.word	0xff9f800f
 8005be8:	f9ff800f 	.word	0xf9ff800f

08005bec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005bec:	b580      	push	{r7, lr}
 8005bee:	b082      	sub	sp, #8
 8005bf0:	af00      	add	r7, sp, #0
 8005bf2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d101      	bne.n	8005bfe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005bfa:	2301      	movs	r3, #1
 8005bfc:	e049      	b.n	8005c92 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c04:	b2db      	uxtb	r3, r3
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d106      	bne.n	8005c18 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	2200      	movs	r2, #0
 8005c0e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005c12:	6878      	ldr	r0, [r7, #4]
 8005c14:	f7fc f858 	bl	8001cc8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	2202      	movs	r2, #2
 8005c1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681a      	ldr	r2, [r3, #0]
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	3304      	adds	r3, #4
 8005c28:	4619      	mov	r1, r3
 8005c2a:	4610      	mov	r0, r2
 8005c2c:	f000 faa8 	bl	8006180 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	2201      	movs	r2, #1
 8005c34:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	2201      	movs	r2, #1
 8005c3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	2201      	movs	r2, #1
 8005c44:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	2201      	movs	r2, #1
 8005c4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	2201      	movs	r2, #1
 8005c54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2201      	movs	r2, #1
 8005c5c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	2201      	movs	r2, #1
 8005c64:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	2201      	movs	r2, #1
 8005c6c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	2201      	movs	r2, #1
 8005c74:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	2201      	movs	r2, #1
 8005c7c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	2201      	movs	r2, #1
 8005c84:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	2201      	movs	r2, #1
 8005c8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005c90:	2300      	movs	r3, #0
}
 8005c92:	4618      	mov	r0, r3
 8005c94:	3708      	adds	r7, #8
 8005c96:	46bd      	mov	sp, r7
 8005c98:	bd80      	pop	{r7, pc}
	...

08005c9c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005c9c:	b480      	push	{r7}
 8005c9e:	b085      	sub	sp, #20
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005caa:	b2db      	uxtb	r3, r3
 8005cac:	2b01      	cmp	r3, #1
 8005cae:	d001      	beq.n	8005cb4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005cb0:	2301      	movs	r3, #1
 8005cb2:	e04f      	b.n	8005d54 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	2202      	movs	r2, #2
 8005cb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	68da      	ldr	r2, [r3, #12]
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	f042 0201 	orr.w	r2, r2, #1
 8005cca:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	4a23      	ldr	r2, [pc, #140]	@ (8005d60 <HAL_TIM_Base_Start_IT+0xc4>)
 8005cd2:	4293      	cmp	r3, r2
 8005cd4:	d01d      	beq.n	8005d12 <HAL_TIM_Base_Start_IT+0x76>
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005cde:	d018      	beq.n	8005d12 <HAL_TIM_Base_Start_IT+0x76>
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	4a1f      	ldr	r2, [pc, #124]	@ (8005d64 <HAL_TIM_Base_Start_IT+0xc8>)
 8005ce6:	4293      	cmp	r3, r2
 8005ce8:	d013      	beq.n	8005d12 <HAL_TIM_Base_Start_IT+0x76>
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	4a1e      	ldr	r2, [pc, #120]	@ (8005d68 <HAL_TIM_Base_Start_IT+0xcc>)
 8005cf0:	4293      	cmp	r3, r2
 8005cf2:	d00e      	beq.n	8005d12 <HAL_TIM_Base_Start_IT+0x76>
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	4a1c      	ldr	r2, [pc, #112]	@ (8005d6c <HAL_TIM_Base_Start_IT+0xd0>)
 8005cfa:	4293      	cmp	r3, r2
 8005cfc:	d009      	beq.n	8005d12 <HAL_TIM_Base_Start_IT+0x76>
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	4a1b      	ldr	r2, [pc, #108]	@ (8005d70 <HAL_TIM_Base_Start_IT+0xd4>)
 8005d04:	4293      	cmp	r3, r2
 8005d06:	d004      	beq.n	8005d12 <HAL_TIM_Base_Start_IT+0x76>
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	4a19      	ldr	r2, [pc, #100]	@ (8005d74 <HAL_TIM_Base_Start_IT+0xd8>)
 8005d0e:	4293      	cmp	r3, r2
 8005d10:	d115      	bne.n	8005d3e <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	689a      	ldr	r2, [r3, #8]
 8005d18:	4b17      	ldr	r3, [pc, #92]	@ (8005d78 <HAL_TIM_Base_Start_IT+0xdc>)
 8005d1a:	4013      	ands	r3, r2
 8005d1c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	2b06      	cmp	r3, #6
 8005d22:	d015      	beq.n	8005d50 <HAL_TIM_Base_Start_IT+0xb4>
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005d2a:	d011      	beq.n	8005d50 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	681a      	ldr	r2, [r3, #0]
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	f042 0201 	orr.w	r2, r2, #1
 8005d3a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d3c:	e008      	b.n	8005d50 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	681a      	ldr	r2, [r3, #0]
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	f042 0201 	orr.w	r2, r2, #1
 8005d4c:	601a      	str	r2, [r3, #0]
 8005d4e:	e000      	b.n	8005d52 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d50:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005d52:	2300      	movs	r3, #0
}
 8005d54:	4618      	mov	r0, r3
 8005d56:	3714      	adds	r7, #20
 8005d58:	46bd      	mov	sp, r7
 8005d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5e:	4770      	bx	lr
 8005d60:	40012c00 	.word	0x40012c00
 8005d64:	40000400 	.word	0x40000400
 8005d68:	40000800 	.word	0x40000800
 8005d6c:	40000c00 	.word	0x40000c00
 8005d70:	40013400 	.word	0x40013400
 8005d74:	40014000 	.word	0x40014000
 8005d78:	00010007 	.word	0x00010007

08005d7c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005d7c:	b580      	push	{r7, lr}
 8005d7e:	b084      	sub	sp, #16
 8005d80:	af00      	add	r7, sp, #0
 8005d82:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	68db      	ldr	r3, [r3, #12]
 8005d8a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	691b      	ldr	r3, [r3, #16]
 8005d92:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005d94:	68bb      	ldr	r3, [r7, #8]
 8005d96:	f003 0302 	and.w	r3, r3, #2
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d020      	beq.n	8005de0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	f003 0302 	and.w	r3, r3, #2
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d01b      	beq.n	8005de0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	f06f 0202 	mvn.w	r2, #2
 8005db0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	2201      	movs	r2, #1
 8005db6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	699b      	ldr	r3, [r3, #24]
 8005dbe:	f003 0303 	and.w	r3, r3, #3
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d003      	beq.n	8005dce <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005dc6:	6878      	ldr	r0, [r7, #4]
 8005dc8:	f000 f9bc 	bl	8006144 <HAL_TIM_IC_CaptureCallback>
 8005dcc:	e005      	b.n	8005dda <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005dce:	6878      	ldr	r0, [r7, #4]
 8005dd0:	f000 f9ae 	bl	8006130 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005dd4:	6878      	ldr	r0, [r7, #4]
 8005dd6:	f000 f9bf 	bl	8006158 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	2200      	movs	r2, #0
 8005dde:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005de0:	68bb      	ldr	r3, [r7, #8]
 8005de2:	f003 0304 	and.w	r3, r3, #4
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d020      	beq.n	8005e2c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	f003 0304 	and.w	r3, r3, #4
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d01b      	beq.n	8005e2c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	f06f 0204 	mvn.w	r2, #4
 8005dfc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	2202      	movs	r2, #2
 8005e02:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	699b      	ldr	r3, [r3, #24]
 8005e0a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d003      	beq.n	8005e1a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e12:	6878      	ldr	r0, [r7, #4]
 8005e14:	f000 f996 	bl	8006144 <HAL_TIM_IC_CaptureCallback>
 8005e18:	e005      	b.n	8005e26 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e1a:	6878      	ldr	r0, [r7, #4]
 8005e1c:	f000 f988 	bl	8006130 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e20:	6878      	ldr	r0, [r7, #4]
 8005e22:	f000 f999 	bl	8006158 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	2200      	movs	r2, #0
 8005e2a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005e2c:	68bb      	ldr	r3, [r7, #8]
 8005e2e:	f003 0308 	and.w	r3, r3, #8
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d020      	beq.n	8005e78 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	f003 0308 	and.w	r3, r3, #8
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d01b      	beq.n	8005e78 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	f06f 0208 	mvn.w	r2, #8
 8005e48:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	2204      	movs	r2, #4
 8005e4e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	69db      	ldr	r3, [r3, #28]
 8005e56:	f003 0303 	and.w	r3, r3, #3
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d003      	beq.n	8005e66 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e5e:	6878      	ldr	r0, [r7, #4]
 8005e60:	f000 f970 	bl	8006144 <HAL_TIM_IC_CaptureCallback>
 8005e64:	e005      	b.n	8005e72 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e66:	6878      	ldr	r0, [r7, #4]
 8005e68:	f000 f962 	bl	8006130 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e6c:	6878      	ldr	r0, [r7, #4]
 8005e6e:	f000 f973 	bl	8006158 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	2200      	movs	r2, #0
 8005e76:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005e78:	68bb      	ldr	r3, [r7, #8]
 8005e7a:	f003 0310 	and.w	r3, r3, #16
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d020      	beq.n	8005ec4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	f003 0310 	and.w	r3, r3, #16
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d01b      	beq.n	8005ec4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	f06f 0210 	mvn.w	r2, #16
 8005e94:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	2208      	movs	r2, #8
 8005e9a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	69db      	ldr	r3, [r3, #28]
 8005ea2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d003      	beq.n	8005eb2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005eaa:	6878      	ldr	r0, [r7, #4]
 8005eac:	f000 f94a 	bl	8006144 <HAL_TIM_IC_CaptureCallback>
 8005eb0:	e005      	b.n	8005ebe <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005eb2:	6878      	ldr	r0, [r7, #4]
 8005eb4:	f000 f93c 	bl	8006130 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005eb8:	6878      	ldr	r0, [r7, #4]
 8005eba:	f000 f94d 	bl	8006158 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	2200      	movs	r2, #0
 8005ec2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005ec4:	68bb      	ldr	r3, [r7, #8]
 8005ec6:	f003 0301 	and.w	r3, r3, #1
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d00c      	beq.n	8005ee8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	f003 0301 	and.w	r3, r3, #1
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d007      	beq.n	8005ee8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	f06f 0201 	mvn.w	r2, #1
 8005ee0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005ee2:	6878      	ldr	r0, [r7, #4]
 8005ee4:	f000 f91a 	bl	800611c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005ee8:	68bb      	ldr	r3, [r7, #8]
 8005eea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d104      	bne.n	8005efc <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8005ef2:	68bb      	ldr	r3, [r7, #8]
 8005ef4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d00c      	beq.n	8005f16 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d007      	beq.n	8005f16 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8005f0e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005f10:	6878      	ldr	r0, [r7, #4]
 8005f12:	f000 fb07 	bl	8006524 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005f16:	68bb      	ldr	r3, [r7, #8]
 8005f18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d00c      	beq.n	8005f3a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d007      	beq.n	8005f3a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005f32:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005f34:	6878      	ldr	r0, [r7, #4]
 8005f36:	f000 faff 	bl	8006538 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005f3a:	68bb      	ldr	r3, [r7, #8]
 8005f3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d00c      	beq.n	8005f5e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d007      	beq.n	8005f5e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005f56:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005f58:	6878      	ldr	r0, [r7, #4]
 8005f5a:	f000 f907 	bl	800616c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005f5e:	68bb      	ldr	r3, [r7, #8]
 8005f60:	f003 0320 	and.w	r3, r3, #32
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d00c      	beq.n	8005f82 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	f003 0320 	and.w	r3, r3, #32
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d007      	beq.n	8005f82 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	f06f 0220 	mvn.w	r2, #32
 8005f7a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005f7c:	6878      	ldr	r0, [r7, #4]
 8005f7e:	f000 fac7 	bl	8006510 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005f82:	bf00      	nop
 8005f84:	3710      	adds	r7, #16
 8005f86:	46bd      	mov	sp, r7
 8005f88:	bd80      	pop	{r7, pc}

08005f8a <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005f8a:	b580      	push	{r7, lr}
 8005f8c:	b084      	sub	sp, #16
 8005f8e:	af00      	add	r7, sp, #0
 8005f90:	6078      	str	r0, [r7, #4]
 8005f92:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005f94:	2300      	movs	r3, #0
 8005f96:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005f9e:	2b01      	cmp	r3, #1
 8005fa0:	d101      	bne.n	8005fa6 <HAL_TIM_ConfigClockSource+0x1c>
 8005fa2:	2302      	movs	r3, #2
 8005fa4:	e0b6      	b.n	8006114 <HAL_TIM_ConfigClockSource+0x18a>
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	2201      	movs	r2, #1
 8005faa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	2202      	movs	r2, #2
 8005fb2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	689b      	ldr	r3, [r3, #8]
 8005fbc:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005fbe:	68bb      	ldr	r3, [r7, #8]
 8005fc0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005fc4:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005fc8:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005fca:	68bb      	ldr	r3, [r7, #8]
 8005fcc:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005fd0:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	68ba      	ldr	r2, [r7, #8]
 8005fd8:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005fda:	683b      	ldr	r3, [r7, #0]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005fe2:	d03e      	beq.n	8006062 <HAL_TIM_ConfigClockSource+0xd8>
 8005fe4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005fe8:	f200 8087 	bhi.w	80060fa <HAL_TIM_ConfigClockSource+0x170>
 8005fec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ff0:	f000 8086 	beq.w	8006100 <HAL_TIM_ConfigClockSource+0x176>
 8005ff4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ff8:	d87f      	bhi.n	80060fa <HAL_TIM_ConfigClockSource+0x170>
 8005ffa:	2b70      	cmp	r3, #112	@ 0x70
 8005ffc:	d01a      	beq.n	8006034 <HAL_TIM_ConfigClockSource+0xaa>
 8005ffe:	2b70      	cmp	r3, #112	@ 0x70
 8006000:	d87b      	bhi.n	80060fa <HAL_TIM_ConfigClockSource+0x170>
 8006002:	2b60      	cmp	r3, #96	@ 0x60
 8006004:	d050      	beq.n	80060a8 <HAL_TIM_ConfigClockSource+0x11e>
 8006006:	2b60      	cmp	r3, #96	@ 0x60
 8006008:	d877      	bhi.n	80060fa <HAL_TIM_ConfigClockSource+0x170>
 800600a:	2b50      	cmp	r3, #80	@ 0x50
 800600c:	d03c      	beq.n	8006088 <HAL_TIM_ConfigClockSource+0xfe>
 800600e:	2b50      	cmp	r3, #80	@ 0x50
 8006010:	d873      	bhi.n	80060fa <HAL_TIM_ConfigClockSource+0x170>
 8006012:	2b40      	cmp	r3, #64	@ 0x40
 8006014:	d058      	beq.n	80060c8 <HAL_TIM_ConfigClockSource+0x13e>
 8006016:	2b40      	cmp	r3, #64	@ 0x40
 8006018:	d86f      	bhi.n	80060fa <HAL_TIM_ConfigClockSource+0x170>
 800601a:	2b30      	cmp	r3, #48	@ 0x30
 800601c:	d064      	beq.n	80060e8 <HAL_TIM_ConfigClockSource+0x15e>
 800601e:	2b30      	cmp	r3, #48	@ 0x30
 8006020:	d86b      	bhi.n	80060fa <HAL_TIM_ConfigClockSource+0x170>
 8006022:	2b20      	cmp	r3, #32
 8006024:	d060      	beq.n	80060e8 <HAL_TIM_ConfigClockSource+0x15e>
 8006026:	2b20      	cmp	r3, #32
 8006028:	d867      	bhi.n	80060fa <HAL_TIM_ConfigClockSource+0x170>
 800602a:	2b00      	cmp	r3, #0
 800602c:	d05c      	beq.n	80060e8 <HAL_TIM_ConfigClockSource+0x15e>
 800602e:	2b10      	cmp	r3, #16
 8006030:	d05a      	beq.n	80060e8 <HAL_TIM_ConfigClockSource+0x15e>
 8006032:	e062      	b.n	80060fa <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006038:	683b      	ldr	r3, [r7, #0]
 800603a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800603c:	683b      	ldr	r3, [r7, #0]
 800603e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006040:	683b      	ldr	r3, [r7, #0]
 8006042:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006044:	f000 f9bc 	bl	80063c0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	689b      	ldr	r3, [r3, #8]
 800604e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006050:	68bb      	ldr	r3, [r7, #8]
 8006052:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006056:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	68ba      	ldr	r2, [r7, #8]
 800605e:	609a      	str	r2, [r3, #8]
      break;
 8006060:	e04f      	b.n	8006102 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006066:	683b      	ldr	r3, [r7, #0]
 8006068:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800606a:	683b      	ldr	r3, [r7, #0]
 800606c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800606e:	683b      	ldr	r3, [r7, #0]
 8006070:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006072:	f000 f9a5 	bl	80063c0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	689a      	ldr	r2, [r3, #8]
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006084:	609a      	str	r2, [r3, #8]
      break;
 8006086:	e03c      	b.n	8006102 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800608c:	683b      	ldr	r3, [r7, #0]
 800608e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006090:	683b      	ldr	r3, [r7, #0]
 8006092:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006094:	461a      	mov	r2, r3
 8006096:	f000 f919 	bl	80062cc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	2150      	movs	r1, #80	@ 0x50
 80060a0:	4618      	mov	r0, r3
 80060a2:	f000 f972 	bl	800638a <TIM_ITRx_SetConfig>
      break;
 80060a6:	e02c      	b.n	8006102 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80060ac:	683b      	ldr	r3, [r7, #0]
 80060ae:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80060b0:	683b      	ldr	r3, [r7, #0]
 80060b2:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80060b4:	461a      	mov	r2, r3
 80060b6:	f000 f938 	bl	800632a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	2160      	movs	r1, #96	@ 0x60
 80060c0:	4618      	mov	r0, r3
 80060c2:	f000 f962 	bl	800638a <TIM_ITRx_SetConfig>
      break;
 80060c6:	e01c      	b.n	8006102 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80060cc:	683b      	ldr	r3, [r7, #0]
 80060ce:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80060d0:	683b      	ldr	r3, [r7, #0]
 80060d2:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80060d4:	461a      	mov	r2, r3
 80060d6:	f000 f8f9 	bl	80062cc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	2140      	movs	r1, #64	@ 0x40
 80060e0:	4618      	mov	r0, r3
 80060e2:	f000 f952 	bl	800638a <TIM_ITRx_SetConfig>
      break;
 80060e6:	e00c      	b.n	8006102 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681a      	ldr	r2, [r3, #0]
 80060ec:	683b      	ldr	r3, [r7, #0]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	4619      	mov	r1, r3
 80060f2:	4610      	mov	r0, r2
 80060f4:	f000 f949 	bl	800638a <TIM_ITRx_SetConfig>
      break;
 80060f8:	e003      	b.n	8006102 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80060fa:	2301      	movs	r3, #1
 80060fc:	73fb      	strb	r3, [r7, #15]
      break;
 80060fe:	e000      	b.n	8006102 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8006100:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	2201      	movs	r2, #1
 8006106:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	2200      	movs	r2, #0
 800610e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006112:	7bfb      	ldrb	r3, [r7, #15]
}
 8006114:	4618      	mov	r0, r3
 8006116:	3710      	adds	r7, #16
 8006118:	46bd      	mov	sp, r7
 800611a:	bd80      	pop	{r7, pc}

0800611c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800611c:	b480      	push	{r7}
 800611e:	b083      	sub	sp, #12
 8006120:	af00      	add	r7, sp, #0
 8006122:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8006124:	bf00      	nop
 8006126:	370c      	adds	r7, #12
 8006128:	46bd      	mov	sp, r7
 800612a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800612e:	4770      	bx	lr

08006130 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006130:	b480      	push	{r7}
 8006132:	b083      	sub	sp, #12
 8006134:	af00      	add	r7, sp, #0
 8006136:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006138:	bf00      	nop
 800613a:	370c      	adds	r7, #12
 800613c:	46bd      	mov	sp, r7
 800613e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006142:	4770      	bx	lr

08006144 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006144:	b480      	push	{r7}
 8006146:	b083      	sub	sp, #12
 8006148:	af00      	add	r7, sp, #0
 800614a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800614c:	bf00      	nop
 800614e:	370c      	adds	r7, #12
 8006150:	46bd      	mov	sp, r7
 8006152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006156:	4770      	bx	lr

08006158 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006158:	b480      	push	{r7}
 800615a:	b083      	sub	sp, #12
 800615c:	af00      	add	r7, sp, #0
 800615e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006160:	bf00      	nop
 8006162:	370c      	adds	r7, #12
 8006164:	46bd      	mov	sp, r7
 8006166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800616a:	4770      	bx	lr

0800616c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800616c:	b480      	push	{r7}
 800616e:	b083      	sub	sp, #12
 8006170:	af00      	add	r7, sp, #0
 8006172:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006174:	bf00      	nop
 8006176:	370c      	adds	r7, #12
 8006178:	46bd      	mov	sp, r7
 800617a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800617e:	4770      	bx	lr

08006180 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006180:	b480      	push	{r7}
 8006182:	b085      	sub	sp, #20
 8006184:	af00      	add	r7, sp, #0
 8006186:	6078      	str	r0, [r7, #4]
 8006188:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	4a46      	ldr	r2, [pc, #280]	@ (80062ac <TIM_Base_SetConfig+0x12c>)
 8006194:	4293      	cmp	r3, r2
 8006196:	d013      	beq.n	80061c0 <TIM_Base_SetConfig+0x40>
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800619e:	d00f      	beq.n	80061c0 <TIM_Base_SetConfig+0x40>
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	4a43      	ldr	r2, [pc, #268]	@ (80062b0 <TIM_Base_SetConfig+0x130>)
 80061a4:	4293      	cmp	r3, r2
 80061a6:	d00b      	beq.n	80061c0 <TIM_Base_SetConfig+0x40>
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	4a42      	ldr	r2, [pc, #264]	@ (80062b4 <TIM_Base_SetConfig+0x134>)
 80061ac:	4293      	cmp	r3, r2
 80061ae:	d007      	beq.n	80061c0 <TIM_Base_SetConfig+0x40>
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	4a41      	ldr	r2, [pc, #260]	@ (80062b8 <TIM_Base_SetConfig+0x138>)
 80061b4:	4293      	cmp	r3, r2
 80061b6:	d003      	beq.n	80061c0 <TIM_Base_SetConfig+0x40>
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	4a40      	ldr	r2, [pc, #256]	@ (80062bc <TIM_Base_SetConfig+0x13c>)
 80061bc:	4293      	cmp	r3, r2
 80061be:	d108      	bne.n	80061d2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80061c6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80061c8:	683b      	ldr	r3, [r7, #0]
 80061ca:	685b      	ldr	r3, [r3, #4]
 80061cc:	68fa      	ldr	r2, [r7, #12]
 80061ce:	4313      	orrs	r3, r2
 80061d0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	4a35      	ldr	r2, [pc, #212]	@ (80062ac <TIM_Base_SetConfig+0x12c>)
 80061d6:	4293      	cmp	r3, r2
 80061d8:	d01f      	beq.n	800621a <TIM_Base_SetConfig+0x9a>
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80061e0:	d01b      	beq.n	800621a <TIM_Base_SetConfig+0x9a>
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	4a32      	ldr	r2, [pc, #200]	@ (80062b0 <TIM_Base_SetConfig+0x130>)
 80061e6:	4293      	cmp	r3, r2
 80061e8:	d017      	beq.n	800621a <TIM_Base_SetConfig+0x9a>
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	4a31      	ldr	r2, [pc, #196]	@ (80062b4 <TIM_Base_SetConfig+0x134>)
 80061ee:	4293      	cmp	r3, r2
 80061f0:	d013      	beq.n	800621a <TIM_Base_SetConfig+0x9a>
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	4a30      	ldr	r2, [pc, #192]	@ (80062b8 <TIM_Base_SetConfig+0x138>)
 80061f6:	4293      	cmp	r3, r2
 80061f8:	d00f      	beq.n	800621a <TIM_Base_SetConfig+0x9a>
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	4a2f      	ldr	r2, [pc, #188]	@ (80062bc <TIM_Base_SetConfig+0x13c>)
 80061fe:	4293      	cmp	r3, r2
 8006200:	d00b      	beq.n	800621a <TIM_Base_SetConfig+0x9a>
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	4a2e      	ldr	r2, [pc, #184]	@ (80062c0 <TIM_Base_SetConfig+0x140>)
 8006206:	4293      	cmp	r3, r2
 8006208:	d007      	beq.n	800621a <TIM_Base_SetConfig+0x9a>
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	4a2d      	ldr	r2, [pc, #180]	@ (80062c4 <TIM_Base_SetConfig+0x144>)
 800620e:	4293      	cmp	r3, r2
 8006210:	d003      	beq.n	800621a <TIM_Base_SetConfig+0x9a>
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	4a2c      	ldr	r2, [pc, #176]	@ (80062c8 <TIM_Base_SetConfig+0x148>)
 8006216:	4293      	cmp	r3, r2
 8006218:	d108      	bne.n	800622c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006220:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006222:	683b      	ldr	r3, [r7, #0]
 8006224:	68db      	ldr	r3, [r3, #12]
 8006226:	68fa      	ldr	r2, [r7, #12]
 8006228:	4313      	orrs	r3, r2
 800622a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006232:	683b      	ldr	r3, [r7, #0]
 8006234:	695b      	ldr	r3, [r3, #20]
 8006236:	4313      	orrs	r3, r2
 8006238:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	68fa      	ldr	r2, [r7, #12]
 800623e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006240:	683b      	ldr	r3, [r7, #0]
 8006242:	689a      	ldr	r2, [r3, #8]
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006248:	683b      	ldr	r3, [r7, #0]
 800624a:	681a      	ldr	r2, [r3, #0]
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	4a16      	ldr	r2, [pc, #88]	@ (80062ac <TIM_Base_SetConfig+0x12c>)
 8006254:	4293      	cmp	r3, r2
 8006256:	d00f      	beq.n	8006278 <TIM_Base_SetConfig+0xf8>
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	4a18      	ldr	r2, [pc, #96]	@ (80062bc <TIM_Base_SetConfig+0x13c>)
 800625c:	4293      	cmp	r3, r2
 800625e:	d00b      	beq.n	8006278 <TIM_Base_SetConfig+0xf8>
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	4a17      	ldr	r2, [pc, #92]	@ (80062c0 <TIM_Base_SetConfig+0x140>)
 8006264:	4293      	cmp	r3, r2
 8006266:	d007      	beq.n	8006278 <TIM_Base_SetConfig+0xf8>
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	4a16      	ldr	r2, [pc, #88]	@ (80062c4 <TIM_Base_SetConfig+0x144>)
 800626c:	4293      	cmp	r3, r2
 800626e:	d003      	beq.n	8006278 <TIM_Base_SetConfig+0xf8>
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	4a15      	ldr	r2, [pc, #84]	@ (80062c8 <TIM_Base_SetConfig+0x148>)
 8006274:	4293      	cmp	r3, r2
 8006276:	d103      	bne.n	8006280 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006278:	683b      	ldr	r3, [r7, #0]
 800627a:	691a      	ldr	r2, [r3, #16]
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	2201      	movs	r2, #1
 8006284:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	691b      	ldr	r3, [r3, #16]
 800628a:	f003 0301 	and.w	r3, r3, #1
 800628e:	2b01      	cmp	r3, #1
 8006290:	d105      	bne.n	800629e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	691b      	ldr	r3, [r3, #16]
 8006296:	f023 0201 	bic.w	r2, r3, #1
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	611a      	str	r2, [r3, #16]
  }
}
 800629e:	bf00      	nop
 80062a0:	3714      	adds	r7, #20
 80062a2:	46bd      	mov	sp, r7
 80062a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a8:	4770      	bx	lr
 80062aa:	bf00      	nop
 80062ac:	40012c00 	.word	0x40012c00
 80062b0:	40000400 	.word	0x40000400
 80062b4:	40000800 	.word	0x40000800
 80062b8:	40000c00 	.word	0x40000c00
 80062bc:	40013400 	.word	0x40013400
 80062c0:	40014000 	.word	0x40014000
 80062c4:	40014400 	.word	0x40014400
 80062c8:	40014800 	.word	0x40014800

080062cc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80062cc:	b480      	push	{r7}
 80062ce:	b087      	sub	sp, #28
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	60f8      	str	r0, [r7, #12]
 80062d4:	60b9      	str	r1, [r7, #8]
 80062d6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	6a1b      	ldr	r3, [r3, #32]
 80062dc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	6a1b      	ldr	r3, [r3, #32]
 80062e2:	f023 0201 	bic.w	r2, r3, #1
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	699b      	ldr	r3, [r3, #24]
 80062ee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80062f0:	693b      	ldr	r3, [r7, #16]
 80062f2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80062f6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	011b      	lsls	r3, r3, #4
 80062fc:	693a      	ldr	r2, [r7, #16]
 80062fe:	4313      	orrs	r3, r2
 8006300:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006302:	697b      	ldr	r3, [r7, #20]
 8006304:	f023 030a 	bic.w	r3, r3, #10
 8006308:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800630a:	697a      	ldr	r2, [r7, #20]
 800630c:	68bb      	ldr	r3, [r7, #8]
 800630e:	4313      	orrs	r3, r2
 8006310:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	693a      	ldr	r2, [r7, #16]
 8006316:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	697a      	ldr	r2, [r7, #20]
 800631c:	621a      	str	r2, [r3, #32]
}
 800631e:	bf00      	nop
 8006320:	371c      	adds	r7, #28
 8006322:	46bd      	mov	sp, r7
 8006324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006328:	4770      	bx	lr

0800632a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800632a:	b480      	push	{r7}
 800632c:	b087      	sub	sp, #28
 800632e:	af00      	add	r7, sp, #0
 8006330:	60f8      	str	r0, [r7, #12]
 8006332:	60b9      	str	r1, [r7, #8]
 8006334:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	6a1b      	ldr	r3, [r3, #32]
 800633a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	6a1b      	ldr	r3, [r3, #32]
 8006340:	f023 0210 	bic.w	r2, r3, #16
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	699b      	ldr	r3, [r3, #24]
 800634c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800634e:	693b      	ldr	r3, [r7, #16]
 8006350:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006354:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	031b      	lsls	r3, r3, #12
 800635a:	693a      	ldr	r2, [r7, #16]
 800635c:	4313      	orrs	r3, r2
 800635e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006360:	697b      	ldr	r3, [r7, #20]
 8006362:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006366:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006368:	68bb      	ldr	r3, [r7, #8]
 800636a:	011b      	lsls	r3, r3, #4
 800636c:	697a      	ldr	r2, [r7, #20]
 800636e:	4313      	orrs	r3, r2
 8006370:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	693a      	ldr	r2, [r7, #16]
 8006376:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	697a      	ldr	r2, [r7, #20]
 800637c:	621a      	str	r2, [r3, #32]
}
 800637e:	bf00      	nop
 8006380:	371c      	adds	r7, #28
 8006382:	46bd      	mov	sp, r7
 8006384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006388:	4770      	bx	lr

0800638a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800638a:	b480      	push	{r7}
 800638c:	b085      	sub	sp, #20
 800638e:	af00      	add	r7, sp, #0
 8006390:	6078      	str	r0, [r7, #4]
 8006392:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	689b      	ldr	r3, [r3, #8]
 8006398:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80063a0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80063a2:	683a      	ldr	r2, [r7, #0]
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	4313      	orrs	r3, r2
 80063a8:	f043 0307 	orr.w	r3, r3, #7
 80063ac:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	68fa      	ldr	r2, [r7, #12]
 80063b2:	609a      	str	r2, [r3, #8]
}
 80063b4:	bf00      	nop
 80063b6:	3714      	adds	r7, #20
 80063b8:	46bd      	mov	sp, r7
 80063ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063be:	4770      	bx	lr

080063c0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80063c0:	b480      	push	{r7}
 80063c2:	b087      	sub	sp, #28
 80063c4:	af00      	add	r7, sp, #0
 80063c6:	60f8      	str	r0, [r7, #12]
 80063c8:	60b9      	str	r1, [r7, #8]
 80063ca:	607a      	str	r2, [r7, #4]
 80063cc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	689b      	ldr	r3, [r3, #8]
 80063d2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80063d4:	697b      	ldr	r3, [r7, #20]
 80063d6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80063da:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80063dc:	683b      	ldr	r3, [r7, #0]
 80063de:	021a      	lsls	r2, r3, #8
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	431a      	orrs	r2, r3
 80063e4:	68bb      	ldr	r3, [r7, #8]
 80063e6:	4313      	orrs	r3, r2
 80063e8:	697a      	ldr	r2, [r7, #20]
 80063ea:	4313      	orrs	r3, r2
 80063ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	697a      	ldr	r2, [r7, #20]
 80063f2:	609a      	str	r2, [r3, #8]
}
 80063f4:	bf00      	nop
 80063f6:	371c      	adds	r7, #28
 80063f8:	46bd      	mov	sp, r7
 80063fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063fe:	4770      	bx	lr

08006400 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006400:	b480      	push	{r7}
 8006402:	b085      	sub	sp, #20
 8006404:	af00      	add	r7, sp, #0
 8006406:	6078      	str	r0, [r7, #4]
 8006408:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006410:	2b01      	cmp	r3, #1
 8006412:	d101      	bne.n	8006418 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006414:	2302      	movs	r3, #2
 8006416:	e068      	b.n	80064ea <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	2201      	movs	r2, #1
 800641c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	2202      	movs	r2, #2
 8006424:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	685b      	ldr	r3, [r3, #4]
 800642e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	689b      	ldr	r3, [r3, #8]
 8006436:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	4a2e      	ldr	r2, [pc, #184]	@ (80064f8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800643e:	4293      	cmp	r3, r2
 8006440:	d004      	beq.n	800644c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	4a2d      	ldr	r2, [pc, #180]	@ (80064fc <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006448:	4293      	cmp	r3, r2
 800644a:	d108      	bne.n	800645e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006452:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006454:	683b      	ldr	r3, [r7, #0]
 8006456:	685b      	ldr	r3, [r3, #4]
 8006458:	68fa      	ldr	r2, [r7, #12]
 800645a:	4313      	orrs	r3, r2
 800645c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006464:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006466:	683b      	ldr	r3, [r7, #0]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	68fa      	ldr	r2, [r7, #12]
 800646c:	4313      	orrs	r3, r2
 800646e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	68fa      	ldr	r2, [r7, #12]
 8006476:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	4a1e      	ldr	r2, [pc, #120]	@ (80064f8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800647e:	4293      	cmp	r3, r2
 8006480:	d01d      	beq.n	80064be <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800648a:	d018      	beq.n	80064be <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	4a1b      	ldr	r2, [pc, #108]	@ (8006500 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006492:	4293      	cmp	r3, r2
 8006494:	d013      	beq.n	80064be <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	4a1a      	ldr	r2, [pc, #104]	@ (8006504 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800649c:	4293      	cmp	r3, r2
 800649e:	d00e      	beq.n	80064be <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	4a18      	ldr	r2, [pc, #96]	@ (8006508 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80064a6:	4293      	cmp	r3, r2
 80064a8:	d009      	beq.n	80064be <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	4a13      	ldr	r2, [pc, #76]	@ (80064fc <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80064b0:	4293      	cmp	r3, r2
 80064b2:	d004      	beq.n	80064be <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	4a14      	ldr	r2, [pc, #80]	@ (800650c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80064ba:	4293      	cmp	r3, r2
 80064bc:	d10c      	bne.n	80064d8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80064be:	68bb      	ldr	r3, [r7, #8]
 80064c0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80064c4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80064c6:	683b      	ldr	r3, [r7, #0]
 80064c8:	689b      	ldr	r3, [r3, #8]
 80064ca:	68ba      	ldr	r2, [r7, #8]
 80064cc:	4313      	orrs	r3, r2
 80064ce:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	68ba      	ldr	r2, [r7, #8]
 80064d6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	2201      	movs	r2, #1
 80064dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	2200      	movs	r2, #0
 80064e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80064e8:	2300      	movs	r3, #0
}
 80064ea:	4618      	mov	r0, r3
 80064ec:	3714      	adds	r7, #20
 80064ee:	46bd      	mov	sp, r7
 80064f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f4:	4770      	bx	lr
 80064f6:	bf00      	nop
 80064f8:	40012c00 	.word	0x40012c00
 80064fc:	40013400 	.word	0x40013400
 8006500:	40000400 	.word	0x40000400
 8006504:	40000800 	.word	0x40000800
 8006508:	40000c00 	.word	0x40000c00
 800650c:	40014000 	.word	0x40014000

08006510 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006510:	b480      	push	{r7}
 8006512:	b083      	sub	sp, #12
 8006514:	af00      	add	r7, sp, #0
 8006516:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006518:	bf00      	nop
 800651a:	370c      	adds	r7, #12
 800651c:	46bd      	mov	sp, r7
 800651e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006522:	4770      	bx	lr

08006524 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006524:	b480      	push	{r7}
 8006526:	b083      	sub	sp, #12
 8006528:	af00      	add	r7, sp, #0
 800652a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800652c:	bf00      	nop
 800652e:	370c      	adds	r7, #12
 8006530:	46bd      	mov	sp, r7
 8006532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006536:	4770      	bx	lr

08006538 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006538:	b480      	push	{r7}
 800653a:	b083      	sub	sp, #12
 800653c:	af00      	add	r7, sp, #0
 800653e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006540:	bf00      	nop
 8006542:	370c      	adds	r7, #12
 8006544:	46bd      	mov	sp, r7
 8006546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800654a:	4770      	bx	lr

0800654c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800654c:	b580      	push	{r7, lr}
 800654e:	b082      	sub	sp, #8
 8006550:	af00      	add	r7, sp, #0
 8006552:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	2b00      	cmp	r3, #0
 8006558:	d101      	bne.n	800655e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800655a:	2301      	movs	r3, #1
 800655c:	e042      	b.n	80065e4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006564:	2b00      	cmp	r3, #0
 8006566:	d106      	bne.n	8006576 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	2200      	movs	r2, #0
 800656c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006570:	6878      	ldr	r0, [r7, #4]
 8006572:	f7fb fc5f 	bl	8001e34 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	2224      	movs	r2, #36	@ 0x24
 800657a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	681a      	ldr	r2, [r3, #0]
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	f022 0201 	bic.w	r2, r2, #1
 800658c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006592:	2b00      	cmp	r3, #0
 8006594:	d002      	beq.n	800659c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006596:	6878      	ldr	r0, [r7, #4]
 8006598:	f000 fbb2 	bl	8006d00 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800659c:	6878      	ldr	r0, [r7, #4]
 800659e:	f000 f8b3 	bl	8006708 <UART_SetConfig>
 80065a2:	4603      	mov	r3, r0
 80065a4:	2b01      	cmp	r3, #1
 80065a6:	d101      	bne.n	80065ac <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80065a8:	2301      	movs	r3, #1
 80065aa:	e01b      	b.n	80065e4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	685a      	ldr	r2, [r3, #4]
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80065ba:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	689a      	ldr	r2, [r3, #8]
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80065ca:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	681a      	ldr	r2, [r3, #0]
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	f042 0201 	orr.w	r2, r2, #1
 80065da:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80065dc:	6878      	ldr	r0, [r7, #4]
 80065de:	f000 fc31 	bl	8006e44 <UART_CheckIdleState>
 80065e2:	4603      	mov	r3, r0
}
 80065e4:	4618      	mov	r0, r3
 80065e6:	3708      	adds	r7, #8
 80065e8:	46bd      	mov	sp, r7
 80065ea:	bd80      	pop	{r7, pc}

080065ec <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80065ec:	b580      	push	{r7, lr}
 80065ee:	b08a      	sub	sp, #40	@ 0x28
 80065f0:	af02      	add	r7, sp, #8
 80065f2:	60f8      	str	r0, [r7, #12]
 80065f4:	60b9      	str	r1, [r7, #8]
 80065f6:	603b      	str	r3, [r7, #0]
 80065f8:	4613      	mov	r3, r2
 80065fa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006602:	2b20      	cmp	r3, #32
 8006604:	d17b      	bne.n	80066fe <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8006606:	68bb      	ldr	r3, [r7, #8]
 8006608:	2b00      	cmp	r3, #0
 800660a:	d002      	beq.n	8006612 <HAL_UART_Transmit+0x26>
 800660c:	88fb      	ldrh	r3, [r7, #6]
 800660e:	2b00      	cmp	r3, #0
 8006610:	d101      	bne.n	8006616 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8006612:	2301      	movs	r3, #1
 8006614:	e074      	b.n	8006700 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	2200      	movs	r2, #0
 800661a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	2221      	movs	r2, #33	@ 0x21
 8006622:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006626:	f7fb fd09 	bl	800203c <HAL_GetTick>
 800662a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	88fa      	ldrh	r2, [r7, #6]
 8006630:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	88fa      	ldrh	r2, [r7, #6]
 8006638:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	689b      	ldr	r3, [r3, #8]
 8006640:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006644:	d108      	bne.n	8006658 <HAL_UART_Transmit+0x6c>
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	691b      	ldr	r3, [r3, #16]
 800664a:	2b00      	cmp	r3, #0
 800664c:	d104      	bne.n	8006658 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800664e:	2300      	movs	r3, #0
 8006650:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006652:	68bb      	ldr	r3, [r7, #8]
 8006654:	61bb      	str	r3, [r7, #24]
 8006656:	e003      	b.n	8006660 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006658:	68bb      	ldr	r3, [r7, #8]
 800665a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800665c:	2300      	movs	r3, #0
 800665e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006660:	e030      	b.n	80066c4 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006662:	683b      	ldr	r3, [r7, #0]
 8006664:	9300      	str	r3, [sp, #0]
 8006666:	697b      	ldr	r3, [r7, #20]
 8006668:	2200      	movs	r2, #0
 800666a:	2180      	movs	r1, #128	@ 0x80
 800666c:	68f8      	ldr	r0, [r7, #12]
 800666e:	f000 fc93 	bl	8006f98 <UART_WaitOnFlagUntilTimeout>
 8006672:	4603      	mov	r3, r0
 8006674:	2b00      	cmp	r3, #0
 8006676:	d005      	beq.n	8006684 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	2220      	movs	r2, #32
 800667c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8006680:	2303      	movs	r3, #3
 8006682:	e03d      	b.n	8006700 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8006684:	69fb      	ldr	r3, [r7, #28]
 8006686:	2b00      	cmp	r3, #0
 8006688:	d10b      	bne.n	80066a2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800668a:	69bb      	ldr	r3, [r7, #24]
 800668c:	881a      	ldrh	r2, [r3, #0]
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006696:	b292      	uxth	r2, r2
 8006698:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800669a:	69bb      	ldr	r3, [r7, #24]
 800669c:	3302      	adds	r3, #2
 800669e:	61bb      	str	r3, [r7, #24]
 80066a0:	e007      	b.n	80066b2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80066a2:	69fb      	ldr	r3, [r7, #28]
 80066a4:	781a      	ldrb	r2, [r3, #0]
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80066ac:	69fb      	ldr	r3, [r7, #28]
 80066ae:	3301      	adds	r3, #1
 80066b0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80066b8:	b29b      	uxth	r3, r3
 80066ba:	3b01      	subs	r3, #1
 80066bc:	b29a      	uxth	r2, r3
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80066ca:	b29b      	uxth	r3, r3
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d1c8      	bne.n	8006662 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80066d0:	683b      	ldr	r3, [r7, #0]
 80066d2:	9300      	str	r3, [sp, #0]
 80066d4:	697b      	ldr	r3, [r7, #20]
 80066d6:	2200      	movs	r2, #0
 80066d8:	2140      	movs	r1, #64	@ 0x40
 80066da:	68f8      	ldr	r0, [r7, #12]
 80066dc:	f000 fc5c 	bl	8006f98 <UART_WaitOnFlagUntilTimeout>
 80066e0:	4603      	mov	r3, r0
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d005      	beq.n	80066f2 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	2220      	movs	r2, #32
 80066ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80066ee:	2303      	movs	r3, #3
 80066f0:	e006      	b.n	8006700 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	2220      	movs	r2, #32
 80066f6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80066fa:	2300      	movs	r3, #0
 80066fc:	e000      	b.n	8006700 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80066fe:	2302      	movs	r3, #2
  }
}
 8006700:	4618      	mov	r0, r3
 8006702:	3720      	adds	r7, #32
 8006704:	46bd      	mov	sp, r7
 8006706:	bd80      	pop	{r7, pc}

08006708 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006708:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800670c:	b08c      	sub	sp, #48	@ 0x30
 800670e:	af00      	add	r7, sp, #0
 8006710:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006712:	2300      	movs	r3, #0
 8006714:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006718:	697b      	ldr	r3, [r7, #20]
 800671a:	689a      	ldr	r2, [r3, #8]
 800671c:	697b      	ldr	r3, [r7, #20]
 800671e:	691b      	ldr	r3, [r3, #16]
 8006720:	431a      	orrs	r2, r3
 8006722:	697b      	ldr	r3, [r7, #20]
 8006724:	695b      	ldr	r3, [r3, #20]
 8006726:	431a      	orrs	r2, r3
 8006728:	697b      	ldr	r3, [r7, #20]
 800672a:	69db      	ldr	r3, [r3, #28]
 800672c:	4313      	orrs	r3, r2
 800672e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006730:	697b      	ldr	r3, [r7, #20]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	681a      	ldr	r2, [r3, #0]
 8006736:	4baa      	ldr	r3, [pc, #680]	@ (80069e0 <UART_SetConfig+0x2d8>)
 8006738:	4013      	ands	r3, r2
 800673a:	697a      	ldr	r2, [r7, #20]
 800673c:	6812      	ldr	r2, [r2, #0]
 800673e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006740:	430b      	orrs	r3, r1
 8006742:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006744:	697b      	ldr	r3, [r7, #20]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	685b      	ldr	r3, [r3, #4]
 800674a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800674e:	697b      	ldr	r3, [r7, #20]
 8006750:	68da      	ldr	r2, [r3, #12]
 8006752:	697b      	ldr	r3, [r7, #20]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	430a      	orrs	r2, r1
 8006758:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800675a:	697b      	ldr	r3, [r7, #20]
 800675c:	699b      	ldr	r3, [r3, #24]
 800675e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006760:	697b      	ldr	r3, [r7, #20]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	4a9f      	ldr	r2, [pc, #636]	@ (80069e4 <UART_SetConfig+0x2dc>)
 8006766:	4293      	cmp	r3, r2
 8006768:	d004      	beq.n	8006774 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800676a:	697b      	ldr	r3, [r7, #20]
 800676c:	6a1b      	ldr	r3, [r3, #32]
 800676e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006770:	4313      	orrs	r3, r2
 8006772:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006774:	697b      	ldr	r3, [r7, #20]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	689b      	ldr	r3, [r3, #8]
 800677a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800677e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8006782:	697a      	ldr	r2, [r7, #20]
 8006784:	6812      	ldr	r2, [r2, #0]
 8006786:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006788:	430b      	orrs	r3, r1
 800678a:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800678c:	697b      	ldr	r3, [r7, #20]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006792:	f023 010f 	bic.w	r1, r3, #15
 8006796:	697b      	ldr	r3, [r7, #20]
 8006798:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800679a:	697b      	ldr	r3, [r7, #20]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	430a      	orrs	r2, r1
 80067a0:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80067a2:	697b      	ldr	r3, [r7, #20]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	4a90      	ldr	r2, [pc, #576]	@ (80069e8 <UART_SetConfig+0x2e0>)
 80067a8:	4293      	cmp	r3, r2
 80067aa:	d125      	bne.n	80067f8 <UART_SetConfig+0xf0>
 80067ac:	4b8f      	ldr	r3, [pc, #572]	@ (80069ec <UART_SetConfig+0x2e4>)
 80067ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80067b2:	f003 0303 	and.w	r3, r3, #3
 80067b6:	2b03      	cmp	r3, #3
 80067b8:	d81a      	bhi.n	80067f0 <UART_SetConfig+0xe8>
 80067ba:	a201      	add	r2, pc, #4	@ (adr r2, 80067c0 <UART_SetConfig+0xb8>)
 80067bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067c0:	080067d1 	.word	0x080067d1
 80067c4:	080067e1 	.word	0x080067e1
 80067c8:	080067d9 	.word	0x080067d9
 80067cc:	080067e9 	.word	0x080067e9
 80067d0:	2301      	movs	r3, #1
 80067d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80067d6:	e116      	b.n	8006a06 <UART_SetConfig+0x2fe>
 80067d8:	2302      	movs	r3, #2
 80067da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80067de:	e112      	b.n	8006a06 <UART_SetConfig+0x2fe>
 80067e0:	2304      	movs	r3, #4
 80067e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80067e6:	e10e      	b.n	8006a06 <UART_SetConfig+0x2fe>
 80067e8:	2308      	movs	r3, #8
 80067ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80067ee:	e10a      	b.n	8006a06 <UART_SetConfig+0x2fe>
 80067f0:	2310      	movs	r3, #16
 80067f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80067f6:	e106      	b.n	8006a06 <UART_SetConfig+0x2fe>
 80067f8:	697b      	ldr	r3, [r7, #20]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	4a7c      	ldr	r2, [pc, #496]	@ (80069f0 <UART_SetConfig+0x2e8>)
 80067fe:	4293      	cmp	r3, r2
 8006800:	d138      	bne.n	8006874 <UART_SetConfig+0x16c>
 8006802:	4b7a      	ldr	r3, [pc, #488]	@ (80069ec <UART_SetConfig+0x2e4>)
 8006804:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006808:	f003 030c 	and.w	r3, r3, #12
 800680c:	2b0c      	cmp	r3, #12
 800680e:	d82d      	bhi.n	800686c <UART_SetConfig+0x164>
 8006810:	a201      	add	r2, pc, #4	@ (adr r2, 8006818 <UART_SetConfig+0x110>)
 8006812:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006816:	bf00      	nop
 8006818:	0800684d 	.word	0x0800684d
 800681c:	0800686d 	.word	0x0800686d
 8006820:	0800686d 	.word	0x0800686d
 8006824:	0800686d 	.word	0x0800686d
 8006828:	0800685d 	.word	0x0800685d
 800682c:	0800686d 	.word	0x0800686d
 8006830:	0800686d 	.word	0x0800686d
 8006834:	0800686d 	.word	0x0800686d
 8006838:	08006855 	.word	0x08006855
 800683c:	0800686d 	.word	0x0800686d
 8006840:	0800686d 	.word	0x0800686d
 8006844:	0800686d 	.word	0x0800686d
 8006848:	08006865 	.word	0x08006865
 800684c:	2300      	movs	r3, #0
 800684e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006852:	e0d8      	b.n	8006a06 <UART_SetConfig+0x2fe>
 8006854:	2302      	movs	r3, #2
 8006856:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800685a:	e0d4      	b.n	8006a06 <UART_SetConfig+0x2fe>
 800685c:	2304      	movs	r3, #4
 800685e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006862:	e0d0      	b.n	8006a06 <UART_SetConfig+0x2fe>
 8006864:	2308      	movs	r3, #8
 8006866:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800686a:	e0cc      	b.n	8006a06 <UART_SetConfig+0x2fe>
 800686c:	2310      	movs	r3, #16
 800686e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006872:	e0c8      	b.n	8006a06 <UART_SetConfig+0x2fe>
 8006874:	697b      	ldr	r3, [r7, #20]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	4a5e      	ldr	r2, [pc, #376]	@ (80069f4 <UART_SetConfig+0x2ec>)
 800687a:	4293      	cmp	r3, r2
 800687c:	d125      	bne.n	80068ca <UART_SetConfig+0x1c2>
 800687e:	4b5b      	ldr	r3, [pc, #364]	@ (80069ec <UART_SetConfig+0x2e4>)
 8006880:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006884:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006888:	2b30      	cmp	r3, #48	@ 0x30
 800688a:	d016      	beq.n	80068ba <UART_SetConfig+0x1b2>
 800688c:	2b30      	cmp	r3, #48	@ 0x30
 800688e:	d818      	bhi.n	80068c2 <UART_SetConfig+0x1ba>
 8006890:	2b20      	cmp	r3, #32
 8006892:	d00a      	beq.n	80068aa <UART_SetConfig+0x1a2>
 8006894:	2b20      	cmp	r3, #32
 8006896:	d814      	bhi.n	80068c2 <UART_SetConfig+0x1ba>
 8006898:	2b00      	cmp	r3, #0
 800689a:	d002      	beq.n	80068a2 <UART_SetConfig+0x19a>
 800689c:	2b10      	cmp	r3, #16
 800689e:	d008      	beq.n	80068b2 <UART_SetConfig+0x1aa>
 80068a0:	e00f      	b.n	80068c2 <UART_SetConfig+0x1ba>
 80068a2:	2300      	movs	r3, #0
 80068a4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80068a8:	e0ad      	b.n	8006a06 <UART_SetConfig+0x2fe>
 80068aa:	2302      	movs	r3, #2
 80068ac:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80068b0:	e0a9      	b.n	8006a06 <UART_SetConfig+0x2fe>
 80068b2:	2304      	movs	r3, #4
 80068b4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80068b8:	e0a5      	b.n	8006a06 <UART_SetConfig+0x2fe>
 80068ba:	2308      	movs	r3, #8
 80068bc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80068c0:	e0a1      	b.n	8006a06 <UART_SetConfig+0x2fe>
 80068c2:	2310      	movs	r3, #16
 80068c4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80068c8:	e09d      	b.n	8006a06 <UART_SetConfig+0x2fe>
 80068ca:	697b      	ldr	r3, [r7, #20]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	4a4a      	ldr	r2, [pc, #296]	@ (80069f8 <UART_SetConfig+0x2f0>)
 80068d0:	4293      	cmp	r3, r2
 80068d2:	d125      	bne.n	8006920 <UART_SetConfig+0x218>
 80068d4:	4b45      	ldr	r3, [pc, #276]	@ (80069ec <UART_SetConfig+0x2e4>)
 80068d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80068da:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80068de:	2bc0      	cmp	r3, #192	@ 0xc0
 80068e0:	d016      	beq.n	8006910 <UART_SetConfig+0x208>
 80068e2:	2bc0      	cmp	r3, #192	@ 0xc0
 80068e4:	d818      	bhi.n	8006918 <UART_SetConfig+0x210>
 80068e6:	2b80      	cmp	r3, #128	@ 0x80
 80068e8:	d00a      	beq.n	8006900 <UART_SetConfig+0x1f8>
 80068ea:	2b80      	cmp	r3, #128	@ 0x80
 80068ec:	d814      	bhi.n	8006918 <UART_SetConfig+0x210>
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d002      	beq.n	80068f8 <UART_SetConfig+0x1f0>
 80068f2:	2b40      	cmp	r3, #64	@ 0x40
 80068f4:	d008      	beq.n	8006908 <UART_SetConfig+0x200>
 80068f6:	e00f      	b.n	8006918 <UART_SetConfig+0x210>
 80068f8:	2300      	movs	r3, #0
 80068fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80068fe:	e082      	b.n	8006a06 <UART_SetConfig+0x2fe>
 8006900:	2302      	movs	r3, #2
 8006902:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006906:	e07e      	b.n	8006a06 <UART_SetConfig+0x2fe>
 8006908:	2304      	movs	r3, #4
 800690a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800690e:	e07a      	b.n	8006a06 <UART_SetConfig+0x2fe>
 8006910:	2308      	movs	r3, #8
 8006912:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006916:	e076      	b.n	8006a06 <UART_SetConfig+0x2fe>
 8006918:	2310      	movs	r3, #16
 800691a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800691e:	e072      	b.n	8006a06 <UART_SetConfig+0x2fe>
 8006920:	697b      	ldr	r3, [r7, #20]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	4a35      	ldr	r2, [pc, #212]	@ (80069fc <UART_SetConfig+0x2f4>)
 8006926:	4293      	cmp	r3, r2
 8006928:	d12a      	bne.n	8006980 <UART_SetConfig+0x278>
 800692a:	4b30      	ldr	r3, [pc, #192]	@ (80069ec <UART_SetConfig+0x2e4>)
 800692c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006930:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006934:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006938:	d01a      	beq.n	8006970 <UART_SetConfig+0x268>
 800693a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800693e:	d81b      	bhi.n	8006978 <UART_SetConfig+0x270>
 8006940:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006944:	d00c      	beq.n	8006960 <UART_SetConfig+0x258>
 8006946:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800694a:	d815      	bhi.n	8006978 <UART_SetConfig+0x270>
 800694c:	2b00      	cmp	r3, #0
 800694e:	d003      	beq.n	8006958 <UART_SetConfig+0x250>
 8006950:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006954:	d008      	beq.n	8006968 <UART_SetConfig+0x260>
 8006956:	e00f      	b.n	8006978 <UART_SetConfig+0x270>
 8006958:	2300      	movs	r3, #0
 800695a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800695e:	e052      	b.n	8006a06 <UART_SetConfig+0x2fe>
 8006960:	2302      	movs	r3, #2
 8006962:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006966:	e04e      	b.n	8006a06 <UART_SetConfig+0x2fe>
 8006968:	2304      	movs	r3, #4
 800696a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800696e:	e04a      	b.n	8006a06 <UART_SetConfig+0x2fe>
 8006970:	2308      	movs	r3, #8
 8006972:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006976:	e046      	b.n	8006a06 <UART_SetConfig+0x2fe>
 8006978:	2310      	movs	r3, #16
 800697a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800697e:	e042      	b.n	8006a06 <UART_SetConfig+0x2fe>
 8006980:	697b      	ldr	r3, [r7, #20]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	4a17      	ldr	r2, [pc, #92]	@ (80069e4 <UART_SetConfig+0x2dc>)
 8006986:	4293      	cmp	r3, r2
 8006988:	d13a      	bne.n	8006a00 <UART_SetConfig+0x2f8>
 800698a:	4b18      	ldr	r3, [pc, #96]	@ (80069ec <UART_SetConfig+0x2e4>)
 800698c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006990:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006994:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006998:	d01a      	beq.n	80069d0 <UART_SetConfig+0x2c8>
 800699a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800699e:	d81b      	bhi.n	80069d8 <UART_SetConfig+0x2d0>
 80069a0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80069a4:	d00c      	beq.n	80069c0 <UART_SetConfig+0x2b8>
 80069a6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80069aa:	d815      	bhi.n	80069d8 <UART_SetConfig+0x2d0>
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d003      	beq.n	80069b8 <UART_SetConfig+0x2b0>
 80069b0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80069b4:	d008      	beq.n	80069c8 <UART_SetConfig+0x2c0>
 80069b6:	e00f      	b.n	80069d8 <UART_SetConfig+0x2d0>
 80069b8:	2300      	movs	r3, #0
 80069ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80069be:	e022      	b.n	8006a06 <UART_SetConfig+0x2fe>
 80069c0:	2302      	movs	r3, #2
 80069c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80069c6:	e01e      	b.n	8006a06 <UART_SetConfig+0x2fe>
 80069c8:	2304      	movs	r3, #4
 80069ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80069ce:	e01a      	b.n	8006a06 <UART_SetConfig+0x2fe>
 80069d0:	2308      	movs	r3, #8
 80069d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80069d6:	e016      	b.n	8006a06 <UART_SetConfig+0x2fe>
 80069d8:	2310      	movs	r3, #16
 80069da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80069de:	e012      	b.n	8006a06 <UART_SetConfig+0x2fe>
 80069e0:	cfff69f3 	.word	0xcfff69f3
 80069e4:	40008000 	.word	0x40008000
 80069e8:	40013800 	.word	0x40013800
 80069ec:	40021000 	.word	0x40021000
 80069f0:	40004400 	.word	0x40004400
 80069f4:	40004800 	.word	0x40004800
 80069f8:	40004c00 	.word	0x40004c00
 80069fc:	40005000 	.word	0x40005000
 8006a00:	2310      	movs	r3, #16
 8006a02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006a06:	697b      	ldr	r3, [r7, #20]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	4aae      	ldr	r2, [pc, #696]	@ (8006cc4 <UART_SetConfig+0x5bc>)
 8006a0c:	4293      	cmp	r3, r2
 8006a0e:	f040 8097 	bne.w	8006b40 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006a12:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006a16:	2b08      	cmp	r3, #8
 8006a18:	d823      	bhi.n	8006a62 <UART_SetConfig+0x35a>
 8006a1a:	a201      	add	r2, pc, #4	@ (adr r2, 8006a20 <UART_SetConfig+0x318>)
 8006a1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a20:	08006a45 	.word	0x08006a45
 8006a24:	08006a63 	.word	0x08006a63
 8006a28:	08006a4d 	.word	0x08006a4d
 8006a2c:	08006a63 	.word	0x08006a63
 8006a30:	08006a53 	.word	0x08006a53
 8006a34:	08006a63 	.word	0x08006a63
 8006a38:	08006a63 	.word	0x08006a63
 8006a3c:	08006a63 	.word	0x08006a63
 8006a40:	08006a5b 	.word	0x08006a5b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006a44:	f7fe face 	bl	8004fe4 <HAL_RCC_GetPCLK1Freq>
 8006a48:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006a4a:	e010      	b.n	8006a6e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006a4c:	4b9e      	ldr	r3, [pc, #632]	@ (8006cc8 <UART_SetConfig+0x5c0>)
 8006a4e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006a50:	e00d      	b.n	8006a6e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006a52:	f7fe fa2f 	bl	8004eb4 <HAL_RCC_GetSysClockFreq>
 8006a56:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006a58:	e009      	b.n	8006a6e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006a5a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006a5e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006a60:	e005      	b.n	8006a6e <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8006a62:	2300      	movs	r3, #0
 8006a64:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006a66:	2301      	movs	r3, #1
 8006a68:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006a6c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006a6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	f000 8130 	beq.w	8006cd6 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006a76:	697b      	ldr	r3, [r7, #20]
 8006a78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a7a:	4a94      	ldr	r2, [pc, #592]	@ (8006ccc <UART_SetConfig+0x5c4>)
 8006a7c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006a80:	461a      	mov	r2, r3
 8006a82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a84:	fbb3 f3f2 	udiv	r3, r3, r2
 8006a88:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006a8a:	697b      	ldr	r3, [r7, #20]
 8006a8c:	685a      	ldr	r2, [r3, #4]
 8006a8e:	4613      	mov	r3, r2
 8006a90:	005b      	lsls	r3, r3, #1
 8006a92:	4413      	add	r3, r2
 8006a94:	69ba      	ldr	r2, [r7, #24]
 8006a96:	429a      	cmp	r2, r3
 8006a98:	d305      	bcc.n	8006aa6 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006a9a:	697b      	ldr	r3, [r7, #20]
 8006a9c:	685b      	ldr	r3, [r3, #4]
 8006a9e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006aa0:	69ba      	ldr	r2, [r7, #24]
 8006aa2:	429a      	cmp	r2, r3
 8006aa4:	d903      	bls.n	8006aae <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8006aa6:	2301      	movs	r3, #1
 8006aa8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006aac:	e113      	b.n	8006cd6 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006aae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ab0:	2200      	movs	r2, #0
 8006ab2:	60bb      	str	r3, [r7, #8]
 8006ab4:	60fa      	str	r2, [r7, #12]
 8006ab6:	697b      	ldr	r3, [r7, #20]
 8006ab8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006aba:	4a84      	ldr	r2, [pc, #528]	@ (8006ccc <UART_SetConfig+0x5c4>)
 8006abc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006ac0:	b29b      	uxth	r3, r3
 8006ac2:	2200      	movs	r2, #0
 8006ac4:	603b      	str	r3, [r7, #0]
 8006ac6:	607a      	str	r2, [r7, #4]
 8006ac8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006acc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006ad0:	f7fa f882 	bl	8000bd8 <__aeabi_uldivmod>
 8006ad4:	4602      	mov	r2, r0
 8006ad6:	460b      	mov	r3, r1
 8006ad8:	4610      	mov	r0, r2
 8006ada:	4619      	mov	r1, r3
 8006adc:	f04f 0200 	mov.w	r2, #0
 8006ae0:	f04f 0300 	mov.w	r3, #0
 8006ae4:	020b      	lsls	r3, r1, #8
 8006ae6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006aea:	0202      	lsls	r2, r0, #8
 8006aec:	6979      	ldr	r1, [r7, #20]
 8006aee:	6849      	ldr	r1, [r1, #4]
 8006af0:	0849      	lsrs	r1, r1, #1
 8006af2:	2000      	movs	r0, #0
 8006af4:	460c      	mov	r4, r1
 8006af6:	4605      	mov	r5, r0
 8006af8:	eb12 0804 	adds.w	r8, r2, r4
 8006afc:	eb43 0905 	adc.w	r9, r3, r5
 8006b00:	697b      	ldr	r3, [r7, #20]
 8006b02:	685b      	ldr	r3, [r3, #4]
 8006b04:	2200      	movs	r2, #0
 8006b06:	469a      	mov	sl, r3
 8006b08:	4693      	mov	fp, r2
 8006b0a:	4652      	mov	r2, sl
 8006b0c:	465b      	mov	r3, fp
 8006b0e:	4640      	mov	r0, r8
 8006b10:	4649      	mov	r1, r9
 8006b12:	f7fa f861 	bl	8000bd8 <__aeabi_uldivmod>
 8006b16:	4602      	mov	r2, r0
 8006b18:	460b      	mov	r3, r1
 8006b1a:	4613      	mov	r3, r2
 8006b1c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006b1e:	6a3b      	ldr	r3, [r7, #32]
 8006b20:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006b24:	d308      	bcc.n	8006b38 <UART_SetConfig+0x430>
 8006b26:	6a3b      	ldr	r3, [r7, #32]
 8006b28:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006b2c:	d204      	bcs.n	8006b38 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8006b2e:	697b      	ldr	r3, [r7, #20]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	6a3a      	ldr	r2, [r7, #32]
 8006b34:	60da      	str	r2, [r3, #12]
 8006b36:	e0ce      	b.n	8006cd6 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8006b38:	2301      	movs	r3, #1
 8006b3a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006b3e:	e0ca      	b.n	8006cd6 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006b40:	697b      	ldr	r3, [r7, #20]
 8006b42:	69db      	ldr	r3, [r3, #28]
 8006b44:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006b48:	d166      	bne.n	8006c18 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8006b4a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006b4e:	2b08      	cmp	r3, #8
 8006b50:	d827      	bhi.n	8006ba2 <UART_SetConfig+0x49a>
 8006b52:	a201      	add	r2, pc, #4	@ (adr r2, 8006b58 <UART_SetConfig+0x450>)
 8006b54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b58:	08006b7d 	.word	0x08006b7d
 8006b5c:	08006b85 	.word	0x08006b85
 8006b60:	08006b8d 	.word	0x08006b8d
 8006b64:	08006ba3 	.word	0x08006ba3
 8006b68:	08006b93 	.word	0x08006b93
 8006b6c:	08006ba3 	.word	0x08006ba3
 8006b70:	08006ba3 	.word	0x08006ba3
 8006b74:	08006ba3 	.word	0x08006ba3
 8006b78:	08006b9b 	.word	0x08006b9b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006b7c:	f7fe fa32 	bl	8004fe4 <HAL_RCC_GetPCLK1Freq>
 8006b80:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006b82:	e014      	b.n	8006bae <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006b84:	f7fe fa44 	bl	8005010 <HAL_RCC_GetPCLK2Freq>
 8006b88:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006b8a:	e010      	b.n	8006bae <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006b8c:	4b4e      	ldr	r3, [pc, #312]	@ (8006cc8 <UART_SetConfig+0x5c0>)
 8006b8e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006b90:	e00d      	b.n	8006bae <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006b92:	f7fe f98f 	bl	8004eb4 <HAL_RCC_GetSysClockFreq>
 8006b96:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006b98:	e009      	b.n	8006bae <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006b9a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006b9e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006ba0:	e005      	b.n	8006bae <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8006ba2:	2300      	movs	r3, #0
 8006ba4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006ba6:	2301      	movs	r3, #1
 8006ba8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006bac:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006bae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	f000 8090 	beq.w	8006cd6 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006bb6:	697b      	ldr	r3, [r7, #20]
 8006bb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bba:	4a44      	ldr	r2, [pc, #272]	@ (8006ccc <UART_SetConfig+0x5c4>)
 8006bbc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006bc0:	461a      	mov	r2, r3
 8006bc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bc4:	fbb3 f3f2 	udiv	r3, r3, r2
 8006bc8:	005a      	lsls	r2, r3, #1
 8006bca:	697b      	ldr	r3, [r7, #20]
 8006bcc:	685b      	ldr	r3, [r3, #4]
 8006bce:	085b      	lsrs	r3, r3, #1
 8006bd0:	441a      	add	r2, r3
 8006bd2:	697b      	ldr	r3, [r7, #20]
 8006bd4:	685b      	ldr	r3, [r3, #4]
 8006bd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8006bda:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006bdc:	6a3b      	ldr	r3, [r7, #32]
 8006bde:	2b0f      	cmp	r3, #15
 8006be0:	d916      	bls.n	8006c10 <UART_SetConfig+0x508>
 8006be2:	6a3b      	ldr	r3, [r7, #32]
 8006be4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006be8:	d212      	bcs.n	8006c10 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006bea:	6a3b      	ldr	r3, [r7, #32]
 8006bec:	b29b      	uxth	r3, r3
 8006bee:	f023 030f 	bic.w	r3, r3, #15
 8006bf2:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006bf4:	6a3b      	ldr	r3, [r7, #32]
 8006bf6:	085b      	lsrs	r3, r3, #1
 8006bf8:	b29b      	uxth	r3, r3
 8006bfa:	f003 0307 	and.w	r3, r3, #7
 8006bfe:	b29a      	uxth	r2, r3
 8006c00:	8bfb      	ldrh	r3, [r7, #30]
 8006c02:	4313      	orrs	r3, r2
 8006c04:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8006c06:	697b      	ldr	r3, [r7, #20]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	8bfa      	ldrh	r2, [r7, #30]
 8006c0c:	60da      	str	r2, [r3, #12]
 8006c0e:	e062      	b.n	8006cd6 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8006c10:	2301      	movs	r3, #1
 8006c12:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006c16:	e05e      	b.n	8006cd6 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006c18:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006c1c:	2b08      	cmp	r3, #8
 8006c1e:	d828      	bhi.n	8006c72 <UART_SetConfig+0x56a>
 8006c20:	a201      	add	r2, pc, #4	@ (adr r2, 8006c28 <UART_SetConfig+0x520>)
 8006c22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c26:	bf00      	nop
 8006c28:	08006c4d 	.word	0x08006c4d
 8006c2c:	08006c55 	.word	0x08006c55
 8006c30:	08006c5d 	.word	0x08006c5d
 8006c34:	08006c73 	.word	0x08006c73
 8006c38:	08006c63 	.word	0x08006c63
 8006c3c:	08006c73 	.word	0x08006c73
 8006c40:	08006c73 	.word	0x08006c73
 8006c44:	08006c73 	.word	0x08006c73
 8006c48:	08006c6b 	.word	0x08006c6b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006c4c:	f7fe f9ca 	bl	8004fe4 <HAL_RCC_GetPCLK1Freq>
 8006c50:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006c52:	e014      	b.n	8006c7e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006c54:	f7fe f9dc 	bl	8005010 <HAL_RCC_GetPCLK2Freq>
 8006c58:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006c5a:	e010      	b.n	8006c7e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006c5c:	4b1a      	ldr	r3, [pc, #104]	@ (8006cc8 <UART_SetConfig+0x5c0>)
 8006c5e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006c60:	e00d      	b.n	8006c7e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006c62:	f7fe f927 	bl	8004eb4 <HAL_RCC_GetSysClockFreq>
 8006c66:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006c68:	e009      	b.n	8006c7e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006c6a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006c6e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006c70:	e005      	b.n	8006c7e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8006c72:	2300      	movs	r3, #0
 8006c74:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006c76:	2301      	movs	r3, #1
 8006c78:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006c7c:	bf00      	nop
    }

    if (pclk != 0U)
 8006c7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d028      	beq.n	8006cd6 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006c84:	697b      	ldr	r3, [r7, #20]
 8006c86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c88:	4a10      	ldr	r2, [pc, #64]	@ (8006ccc <UART_SetConfig+0x5c4>)
 8006c8a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006c8e:	461a      	mov	r2, r3
 8006c90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c92:	fbb3 f2f2 	udiv	r2, r3, r2
 8006c96:	697b      	ldr	r3, [r7, #20]
 8006c98:	685b      	ldr	r3, [r3, #4]
 8006c9a:	085b      	lsrs	r3, r3, #1
 8006c9c:	441a      	add	r2, r3
 8006c9e:	697b      	ldr	r3, [r7, #20]
 8006ca0:	685b      	ldr	r3, [r3, #4]
 8006ca2:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ca6:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006ca8:	6a3b      	ldr	r3, [r7, #32]
 8006caa:	2b0f      	cmp	r3, #15
 8006cac:	d910      	bls.n	8006cd0 <UART_SetConfig+0x5c8>
 8006cae:	6a3b      	ldr	r3, [r7, #32]
 8006cb0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006cb4:	d20c      	bcs.n	8006cd0 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006cb6:	6a3b      	ldr	r3, [r7, #32]
 8006cb8:	b29a      	uxth	r2, r3
 8006cba:	697b      	ldr	r3, [r7, #20]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	60da      	str	r2, [r3, #12]
 8006cc0:	e009      	b.n	8006cd6 <UART_SetConfig+0x5ce>
 8006cc2:	bf00      	nop
 8006cc4:	40008000 	.word	0x40008000
 8006cc8:	00f42400 	.word	0x00f42400
 8006ccc:	08009d9c 	.word	0x08009d9c
      }
      else
      {
        ret = HAL_ERROR;
 8006cd0:	2301      	movs	r3, #1
 8006cd2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006cd6:	697b      	ldr	r3, [r7, #20]
 8006cd8:	2201      	movs	r2, #1
 8006cda:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006cde:	697b      	ldr	r3, [r7, #20]
 8006ce0:	2201      	movs	r2, #1
 8006ce2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006ce6:	697b      	ldr	r3, [r7, #20]
 8006ce8:	2200      	movs	r2, #0
 8006cea:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006cec:	697b      	ldr	r3, [r7, #20]
 8006cee:	2200      	movs	r2, #0
 8006cf0:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8006cf2:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8006cf6:	4618      	mov	r0, r3
 8006cf8:	3730      	adds	r7, #48	@ 0x30
 8006cfa:	46bd      	mov	sp, r7
 8006cfc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08006d00 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006d00:	b480      	push	{r7}
 8006d02:	b083      	sub	sp, #12
 8006d04:	af00      	add	r7, sp, #0
 8006d06:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d0c:	f003 0308 	and.w	r3, r3, #8
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d00a      	beq.n	8006d2a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	685b      	ldr	r3, [r3, #4]
 8006d1a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	430a      	orrs	r2, r1
 8006d28:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d2e:	f003 0301 	and.w	r3, r3, #1
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d00a      	beq.n	8006d4c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	685b      	ldr	r3, [r3, #4]
 8006d3c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	430a      	orrs	r2, r1
 8006d4a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d50:	f003 0302 	and.w	r3, r3, #2
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d00a      	beq.n	8006d6e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	685b      	ldr	r3, [r3, #4]
 8006d5e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	430a      	orrs	r2, r1
 8006d6c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d72:	f003 0304 	and.w	r3, r3, #4
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d00a      	beq.n	8006d90 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	685b      	ldr	r3, [r3, #4]
 8006d80:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	430a      	orrs	r2, r1
 8006d8e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d94:	f003 0310 	and.w	r3, r3, #16
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d00a      	beq.n	8006db2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	689b      	ldr	r3, [r3, #8]
 8006da2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	430a      	orrs	r2, r1
 8006db0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006db6:	f003 0320 	and.w	r3, r3, #32
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d00a      	beq.n	8006dd4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	689b      	ldr	r3, [r3, #8]
 8006dc4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	430a      	orrs	r2, r1
 8006dd2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006dd8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d01a      	beq.n	8006e16 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	685b      	ldr	r3, [r3, #4]
 8006de6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	430a      	orrs	r2, r1
 8006df4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006dfa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006dfe:	d10a      	bne.n	8006e16 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	685b      	ldr	r3, [r3, #4]
 8006e06:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	430a      	orrs	r2, r1
 8006e14:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d00a      	beq.n	8006e38 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	685b      	ldr	r3, [r3, #4]
 8006e28:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	430a      	orrs	r2, r1
 8006e36:	605a      	str	r2, [r3, #4]
  }
}
 8006e38:	bf00      	nop
 8006e3a:	370c      	adds	r7, #12
 8006e3c:	46bd      	mov	sp, r7
 8006e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e42:	4770      	bx	lr

08006e44 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006e44:	b580      	push	{r7, lr}
 8006e46:	b098      	sub	sp, #96	@ 0x60
 8006e48:	af02      	add	r7, sp, #8
 8006e4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	2200      	movs	r2, #0
 8006e50:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006e54:	f7fb f8f2 	bl	800203c <HAL_GetTick>
 8006e58:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	f003 0308 	and.w	r3, r3, #8
 8006e64:	2b08      	cmp	r3, #8
 8006e66:	d12f      	bne.n	8006ec8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006e68:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006e6c:	9300      	str	r3, [sp, #0]
 8006e6e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006e70:	2200      	movs	r2, #0
 8006e72:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006e76:	6878      	ldr	r0, [r7, #4]
 8006e78:	f000 f88e 	bl	8006f98 <UART_WaitOnFlagUntilTimeout>
 8006e7c:	4603      	mov	r3, r0
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d022      	beq.n	8006ec8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e8a:	e853 3f00 	ldrex	r3, [r3]
 8006e8e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006e90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e92:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006e96:	653b      	str	r3, [r7, #80]	@ 0x50
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	461a      	mov	r2, r3
 8006e9e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006ea0:	647b      	str	r3, [r7, #68]	@ 0x44
 8006ea2:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ea4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006ea6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006ea8:	e841 2300 	strex	r3, r2, [r1]
 8006eac:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006eae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d1e6      	bne.n	8006e82 <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	2220      	movs	r2, #32
 8006eb8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	2200      	movs	r2, #0
 8006ec0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006ec4:	2303      	movs	r3, #3
 8006ec6:	e063      	b.n	8006f90 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	f003 0304 	and.w	r3, r3, #4
 8006ed2:	2b04      	cmp	r3, #4
 8006ed4:	d149      	bne.n	8006f6a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006ed6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006eda:	9300      	str	r3, [sp, #0]
 8006edc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006ede:	2200      	movs	r2, #0
 8006ee0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006ee4:	6878      	ldr	r0, [r7, #4]
 8006ee6:	f000 f857 	bl	8006f98 <UART_WaitOnFlagUntilTimeout>
 8006eea:	4603      	mov	r3, r0
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d03c      	beq.n	8006f6a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ef6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ef8:	e853 3f00 	ldrex	r3, [r3]
 8006efc:	623b      	str	r3, [r7, #32]
   return(result);
 8006efe:	6a3b      	ldr	r3, [r7, #32]
 8006f00:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006f04:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	461a      	mov	r2, r3
 8006f0c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006f0e:	633b      	str	r3, [r7, #48]	@ 0x30
 8006f10:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f12:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006f14:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006f16:	e841 2300 	strex	r3, r2, [r1]
 8006f1a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006f1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d1e6      	bne.n	8006ef0 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	3308      	adds	r3, #8
 8006f28:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f2a:	693b      	ldr	r3, [r7, #16]
 8006f2c:	e853 3f00 	ldrex	r3, [r3]
 8006f30:	60fb      	str	r3, [r7, #12]
   return(result);
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	f023 0301 	bic.w	r3, r3, #1
 8006f38:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	3308      	adds	r3, #8
 8006f40:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006f42:	61fa      	str	r2, [r7, #28]
 8006f44:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f46:	69b9      	ldr	r1, [r7, #24]
 8006f48:	69fa      	ldr	r2, [r7, #28]
 8006f4a:	e841 2300 	strex	r3, r2, [r1]
 8006f4e:	617b      	str	r3, [r7, #20]
   return(result);
 8006f50:	697b      	ldr	r3, [r7, #20]
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d1e5      	bne.n	8006f22 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	2220      	movs	r2, #32
 8006f5a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	2200      	movs	r2, #0
 8006f62:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006f66:	2303      	movs	r3, #3
 8006f68:	e012      	b.n	8006f90 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	2220      	movs	r2, #32
 8006f6e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	2220      	movs	r2, #32
 8006f76:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	2200      	movs	r2, #0
 8006f7e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	2200      	movs	r2, #0
 8006f84:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	2200      	movs	r2, #0
 8006f8a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006f8e:	2300      	movs	r3, #0
}
 8006f90:	4618      	mov	r0, r3
 8006f92:	3758      	adds	r7, #88	@ 0x58
 8006f94:	46bd      	mov	sp, r7
 8006f96:	bd80      	pop	{r7, pc}

08006f98 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006f98:	b580      	push	{r7, lr}
 8006f9a:	b084      	sub	sp, #16
 8006f9c:	af00      	add	r7, sp, #0
 8006f9e:	60f8      	str	r0, [r7, #12]
 8006fa0:	60b9      	str	r1, [r7, #8]
 8006fa2:	603b      	str	r3, [r7, #0]
 8006fa4:	4613      	mov	r3, r2
 8006fa6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006fa8:	e04f      	b.n	800704a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006faa:	69bb      	ldr	r3, [r7, #24]
 8006fac:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006fb0:	d04b      	beq.n	800704a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006fb2:	f7fb f843 	bl	800203c <HAL_GetTick>
 8006fb6:	4602      	mov	r2, r0
 8006fb8:	683b      	ldr	r3, [r7, #0]
 8006fba:	1ad3      	subs	r3, r2, r3
 8006fbc:	69ba      	ldr	r2, [r7, #24]
 8006fbe:	429a      	cmp	r2, r3
 8006fc0:	d302      	bcc.n	8006fc8 <UART_WaitOnFlagUntilTimeout+0x30>
 8006fc2:	69bb      	ldr	r3, [r7, #24]
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d101      	bne.n	8006fcc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006fc8:	2303      	movs	r3, #3
 8006fca:	e04e      	b.n	800706a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	f003 0304 	and.w	r3, r3, #4
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d037      	beq.n	800704a <UART_WaitOnFlagUntilTimeout+0xb2>
 8006fda:	68bb      	ldr	r3, [r7, #8]
 8006fdc:	2b80      	cmp	r3, #128	@ 0x80
 8006fde:	d034      	beq.n	800704a <UART_WaitOnFlagUntilTimeout+0xb2>
 8006fe0:	68bb      	ldr	r3, [r7, #8]
 8006fe2:	2b40      	cmp	r3, #64	@ 0x40
 8006fe4:	d031      	beq.n	800704a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	69db      	ldr	r3, [r3, #28]
 8006fec:	f003 0308 	and.w	r3, r3, #8
 8006ff0:	2b08      	cmp	r3, #8
 8006ff2:	d110      	bne.n	8007016 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	2208      	movs	r2, #8
 8006ffa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006ffc:	68f8      	ldr	r0, [r7, #12]
 8006ffe:	f000 f838 	bl	8007072 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	2208      	movs	r2, #8
 8007006:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	2200      	movs	r2, #0
 800700e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8007012:	2301      	movs	r3, #1
 8007014:	e029      	b.n	800706a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	69db      	ldr	r3, [r3, #28]
 800701c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007020:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007024:	d111      	bne.n	800704a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800702e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007030:	68f8      	ldr	r0, [r7, #12]
 8007032:	f000 f81e 	bl	8007072 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	2220      	movs	r2, #32
 800703a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	2200      	movs	r2, #0
 8007042:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8007046:	2303      	movs	r3, #3
 8007048:	e00f      	b.n	800706a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	69da      	ldr	r2, [r3, #28]
 8007050:	68bb      	ldr	r3, [r7, #8]
 8007052:	4013      	ands	r3, r2
 8007054:	68ba      	ldr	r2, [r7, #8]
 8007056:	429a      	cmp	r2, r3
 8007058:	bf0c      	ite	eq
 800705a:	2301      	moveq	r3, #1
 800705c:	2300      	movne	r3, #0
 800705e:	b2db      	uxtb	r3, r3
 8007060:	461a      	mov	r2, r3
 8007062:	79fb      	ldrb	r3, [r7, #7]
 8007064:	429a      	cmp	r2, r3
 8007066:	d0a0      	beq.n	8006faa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007068:	2300      	movs	r3, #0
}
 800706a:	4618      	mov	r0, r3
 800706c:	3710      	adds	r7, #16
 800706e:	46bd      	mov	sp, r7
 8007070:	bd80      	pop	{r7, pc}

08007072 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007072:	b480      	push	{r7}
 8007074:	b095      	sub	sp, #84	@ 0x54
 8007076:	af00      	add	r7, sp, #0
 8007078:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007080:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007082:	e853 3f00 	ldrex	r3, [r3]
 8007086:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007088:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800708a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800708e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	461a      	mov	r2, r3
 8007096:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007098:	643b      	str	r3, [r7, #64]	@ 0x40
 800709a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800709c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800709e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80070a0:	e841 2300 	strex	r3, r2, [r1]
 80070a4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80070a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d1e6      	bne.n	800707a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	3308      	adds	r3, #8
 80070b2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070b4:	6a3b      	ldr	r3, [r7, #32]
 80070b6:	e853 3f00 	ldrex	r3, [r3]
 80070ba:	61fb      	str	r3, [r7, #28]
   return(result);
 80070bc:	69fb      	ldr	r3, [r7, #28]
 80070be:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80070c2:	f023 0301 	bic.w	r3, r3, #1
 80070c6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	3308      	adds	r3, #8
 80070ce:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80070d0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80070d2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070d4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80070d6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80070d8:	e841 2300 	strex	r3, r2, [r1]
 80070dc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80070de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d1e3      	bne.n	80070ac <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80070e8:	2b01      	cmp	r3, #1
 80070ea:	d118      	bne.n	800711e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	e853 3f00 	ldrex	r3, [r3]
 80070f8:	60bb      	str	r3, [r7, #8]
   return(result);
 80070fa:	68bb      	ldr	r3, [r7, #8]
 80070fc:	f023 0310 	bic.w	r3, r3, #16
 8007100:	647b      	str	r3, [r7, #68]	@ 0x44
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	461a      	mov	r2, r3
 8007108:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800710a:	61bb      	str	r3, [r7, #24]
 800710c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800710e:	6979      	ldr	r1, [r7, #20]
 8007110:	69ba      	ldr	r2, [r7, #24]
 8007112:	e841 2300 	strex	r3, r2, [r1]
 8007116:	613b      	str	r3, [r7, #16]
   return(result);
 8007118:	693b      	ldr	r3, [r7, #16]
 800711a:	2b00      	cmp	r3, #0
 800711c:	d1e6      	bne.n	80070ec <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	2220      	movs	r2, #32
 8007122:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	2200      	movs	r2, #0
 800712a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	2200      	movs	r2, #0
 8007130:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8007132:	bf00      	nop
 8007134:	3754      	adds	r7, #84	@ 0x54
 8007136:	46bd      	mov	sp, r7
 8007138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800713c:	4770      	bx	lr

0800713e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800713e:	b480      	push	{r7}
 8007140:	b085      	sub	sp, #20
 8007142:	af00      	add	r7, sp, #0
 8007144:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800714c:	2b01      	cmp	r3, #1
 800714e:	d101      	bne.n	8007154 <HAL_UARTEx_DisableFifoMode+0x16>
 8007150:	2302      	movs	r3, #2
 8007152:	e027      	b.n	80071a4 <HAL_UARTEx_DisableFifoMode+0x66>
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	2201      	movs	r2, #1
 8007158:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	2224      	movs	r2, #36	@ 0x24
 8007160:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	681a      	ldr	r2, [r3, #0]
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	f022 0201 	bic.w	r2, r2, #1
 800717a:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007182:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	2200      	movs	r2, #0
 8007188:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	68fa      	ldr	r2, [r7, #12]
 8007190:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	2220      	movs	r2, #32
 8007196:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	2200      	movs	r2, #0
 800719e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80071a2:	2300      	movs	r3, #0
}
 80071a4:	4618      	mov	r0, r3
 80071a6:	3714      	adds	r7, #20
 80071a8:	46bd      	mov	sp, r7
 80071aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ae:	4770      	bx	lr

080071b0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80071b0:	b580      	push	{r7, lr}
 80071b2:	b084      	sub	sp, #16
 80071b4:	af00      	add	r7, sp, #0
 80071b6:	6078      	str	r0, [r7, #4]
 80071b8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80071c0:	2b01      	cmp	r3, #1
 80071c2:	d101      	bne.n	80071c8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80071c4:	2302      	movs	r3, #2
 80071c6:	e02d      	b.n	8007224 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	2201      	movs	r2, #1
 80071cc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	2224      	movs	r2, #36	@ 0x24
 80071d4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	681a      	ldr	r2, [r3, #0]
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	f022 0201 	bic.w	r2, r2, #1
 80071ee:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	689b      	ldr	r3, [r3, #8]
 80071f6:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	683a      	ldr	r2, [r7, #0]
 8007200:	430a      	orrs	r2, r1
 8007202:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007204:	6878      	ldr	r0, [r7, #4]
 8007206:	f000 f84f 	bl	80072a8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	68fa      	ldr	r2, [r7, #12]
 8007210:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	2220      	movs	r2, #32
 8007216:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	2200      	movs	r2, #0
 800721e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007222:	2300      	movs	r3, #0
}
 8007224:	4618      	mov	r0, r3
 8007226:	3710      	adds	r7, #16
 8007228:	46bd      	mov	sp, r7
 800722a:	bd80      	pop	{r7, pc}

0800722c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800722c:	b580      	push	{r7, lr}
 800722e:	b084      	sub	sp, #16
 8007230:	af00      	add	r7, sp, #0
 8007232:	6078      	str	r0, [r7, #4]
 8007234:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800723c:	2b01      	cmp	r3, #1
 800723e:	d101      	bne.n	8007244 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007240:	2302      	movs	r3, #2
 8007242:	e02d      	b.n	80072a0 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	2201      	movs	r2, #1
 8007248:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	2224      	movs	r2, #36	@ 0x24
 8007250:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	681a      	ldr	r2, [r3, #0]
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	f022 0201 	bic.w	r2, r2, #1
 800726a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	689b      	ldr	r3, [r3, #8]
 8007272:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	683a      	ldr	r2, [r7, #0]
 800727c:	430a      	orrs	r2, r1
 800727e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007280:	6878      	ldr	r0, [r7, #4]
 8007282:	f000 f811 	bl	80072a8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	68fa      	ldr	r2, [r7, #12]
 800728c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	2220      	movs	r2, #32
 8007292:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	2200      	movs	r2, #0
 800729a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800729e:	2300      	movs	r3, #0
}
 80072a0:	4618      	mov	r0, r3
 80072a2:	3710      	adds	r7, #16
 80072a4:	46bd      	mov	sp, r7
 80072a6:	bd80      	pop	{r7, pc}

080072a8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80072a8:	b480      	push	{r7}
 80072aa:	b085      	sub	sp, #20
 80072ac:	af00      	add	r7, sp, #0
 80072ae:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d108      	bne.n	80072ca <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	2201      	movs	r2, #1
 80072bc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	2201      	movs	r2, #1
 80072c4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80072c8:	e031      	b.n	800732e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80072ca:	2308      	movs	r3, #8
 80072cc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80072ce:	2308      	movs	r3, #8
 80072d0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	689b      	ldr	r3, [r3, #8]
 80072d8:	0e5b      	lsrs	r3, r3, #25
 80072da:	b2db      	uxtb	r3, r3
 80072dc:	f003 0307 	and.w	r3, r3, #7
 80072e0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	689b      	ldr	r3, [r3, #8]
 80072e8:	0f5b      	lsrs	r3, r3, #29
 80072ea:	b2db      	uxtb	r3, r3
 80072ec:	f003 0307 	and.w	r3, r3, #7
 80072f0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80072f2:	7bbb      	ldrb	r3, [r7, #14]
 80072f4:	7b3a      	ldrb	r2, [r7, #12]
 80072f6:	4911      	ldr	r1, [pc, #68]	@ (800733c <UARTEx_SetNbDataToProcess+0x94>)
 80072f8:	5c8a      	ldrb	r2, [r1, r2]
 80072fa:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80072fe:	7b3a      	ldrb	r2, [r7, #12]
 8007300:	490f      	ldr	r1, [pc, #60]	@ (8007340 <UARTEx_SetNbDataToProcess+0x98>)
 8007302:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007304:	fb93 f3f2 	sdiv	r3, r3, r2
 8007308:	b29a      	uxth	r2, r3
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007310:	7bfb      	ldrb	r3, [r7, #15]
 8007312:	7b7a      	ldrb	r2, [r7, #13]
 8007314:	4909      	ldr	r1, [pc, #36]	@ (800733c <UARTEx_SetNbDataToProcess+0x94>)
 8007316:	5c8a      	ldrb	r2, [r1, r2]
 8007318:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800731c:	7b7a      	ldrb	r2, [r7, #13]
 800731e:	4908      	ldr	r1, [pc, #32]	@ (8007340 <UARTEx_SetNbDataToProcess+0x98>)
 8007320:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007322:	fb93 f3f2 	sdiv	r3, r3, r2
 8007326:	b29a      	uxth	r2, r3
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800732e:	bf00      	nop
 8007330:	3714      	adds	r7, #20
 8007332:	46bd      	mov	sp, r7
 8007334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007338:	4770      	bx	lr
 800733a:	bf00      	nop
 800733c:	08009db4 	.word	0x08009db4
 8007340:	08009dbc 	.word	0x08009dbc

08007344 <__cvt>:
 8007344:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007348:	ec57 6b10 	vmov	r6, r7, d0
 800734c:	2f00      	cmp	r7, #0
 800734e:	460c      	mov	r4, r1
 8007350:	4619      	mov	r1, r3
 8007352:	463b      	mov	r3, r7
 8007354:	bfbb      	ittet	lt
 8007356:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800735a:	461f      	movlt	r7, r3
 800735c:	2300      	movge	r3, #0
 800735e:	232d      	movlt	r3, #45	@ 0x2d
 8007360:	700b      	strb	r3, [r1, #0]
 8007362:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007364:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8007368:	4691      	mov	r9, r2
 800736a:	f023 0820 	bic.w	r8, r3, #32
 800736e:	bfbc      	itt	lt
 8007370:	4632      	movlt	r2, r6
 8007372:	4616      	movlt	r6, r2
 8007374:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007378:	d005      	beq.n	8007386 <__cvt+0x42>
 800737a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800737e:	d100      	bne.n	8007382 <__cvt+0x3e>
 8007380:	3401      	adds	r4, #1
 8007382:	2102      	movs	r1, #2
 8007384:	e000      	b.n	8007388 <__cvt+0x44>
 8007386:	2103      	movs	r1, #3
 8007388:	ab03      	add	r3, sp, #12
 800738a:	9301      	str	r3, [sp, #4]
 800738c:	ab02      	add	r3, sp, #8
 800738e:	9300      	str	r3, [sp, #0]
 8007390:	ec47 6b10 	vmov	d0, r6, r7
 8007394:	4653      	mov	r3, sl
 8007396:	4622      	mov	r2, r4
 8007398:	f000 fed2 	bl	8008140 <_dtoa_r>
 800739c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80073a0:	4605      	mov	r5, r0
 80073a2:	d119      	bne.n	80073d8 <__cvt+0x94>
 80073a4:	f019 0f01 	tst.w	r9, #1
 80073a8:	d00e      	beq.n	80073c8 <__cvt+0x84>
 80073aa:	eb00 0904 	add.w	r9, r0, r4
 80073ae:	2200      	movs	r2, #0
 80073b0:	2300      	movs	r3, #0
 80073b2:	4630      	mov	r0, r6
 80073b4:	4639      	mov	r1, r7
 80073b6:	f7f9 fb9f 	bl	8000af8 <__aeabi_dcmpeq>
 80073ba:	b108      	cbz	r0, 80073c0 <__cvt+0x7c>
 80073bc:	f8cd 900c 	str.w	r9, [sp, #12]
 80073c0:	2230      	movs	r2, #48	@ 0x30
 80073c2:	9b03      	ldr	r3, [sp, #12]
 80073c4:	454b      	cmp	r3, r9
 80073c6:	d31e      	bcc.n	8007406 <__cvt+0xc2>
 80073c8:	9b03      	ldr	r3, [sp, #12]
 80073ca:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80073cc:	1b5b      	subs	r3, r3, r5
 80073ce:	4628      	mov	r0, r5
 80073d0:	6013      	str	r3, [r2, #0]
 80073d2:	b004      	add	sp, #16
 80073d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80073d8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80073dc:	eb00 0904 	add.w	r9, r0, r4
 80073e0:	d1e5      	bne.n	80073ae <__cvt+0x6a>
 80073e2:	7803      	ldrb	r3, [r0, #0]
 80073e4:	2b30      	cmp	r3, #48	@ 0x30
 80073e6:	d10a      	bne.n	80073fe <__cvt+0xba>
 80073e8:	2200      	movs	r2, #0
 80073ea:	2300      	movs	r3, #0
 80073ec:	4630      	mov	r0, r6
 80073ee:	4639      	mov	r1, r7
 80073f0:	f7f9 fb82 	bl	8000af8 <__aeabi_dcmpeq>
 80073f4:	b918      	cbnz	r0, 80073fe <__cvt+0xba>
 80073f6:	f1c4 0401 	rsb	r4, r4, #1
 80073fa:	f8ca 4000 	str.w	r4, [sl]
 80073fe:	f8da 3000 	ldr.w	r3, [sl]
 8007402:	4499      	add	r9, r3
 8007404:	e7d3      	b.n	80073ae <__cvt+0x6a>
 8007406:	1c59      	adds	r1, r3, #1
 8007408:	9103      	str	r1, [sp, #12]
 800740a:	701a      	strb	r2, [r3, #0]
 800740c:	e7d9      	b.n	80073c2 <__cvt+0x7e>

0800740e <__exponent>:
 800740e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007410:	2900      	cmp	r1, #0
 8007412:	bfba      	itte	lt
 8007414:	4249      	neglt	r1, r1
 8007416:	232d      	movlt	r3, #45	@ 0x2d
 8007418:	232b      	movge	r3, #43	@ 0x2b
 800741a:	2909      	cmp	r1, #9
 800741c:	7002      	strb	r2, [r0, #0]
 800741e:	7043      	strb	r3, [r0, #1]
 8007420:	dd29      	ble.n	8007476 <__exponent+0x68>
 8007422:	f10d 0307 	add.w	r3, sp, #7
 8007426:	461d      	mov	r5, r3
 8007428:	270a      	movs	r7, #10
 800742a:	461a      	mov	r2, r3
 800742c:	fbb1 f6f7 	udiv	r6, r1, r7
 8007430:	fb07 1416 	mls	r4, r7, r6, r1
 8007434:	3430      	adds	r4, #48	@ 0x30
 8007436:	f802 4c01 	strb.w	r4, [r2, #-1]
 800743a:	460c      	mov	r4, r1
 800743c:	2c63      	cmp	r4, #99	@ 0x63
 800743e:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8007442:	4631      	mov	r1, r6
 8007444:	dcf1      	bgt.n	800742a <__exponent+0x1c>
 8007446:	3130      	adds	r1, #48	@ 0x30
 8007448:	1e94      	subs	r4, r2, #2
 800744a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800744e:	1c41      	adds	r1, r0, #1
 8007450:	4623      	mov	r3, r4
 8007452:	42ab      	cmp	r3, r5
 8007454:	d30a      	bcc.n	800746c <__exponent+0x5e>
 8007456:	f10d 0309 	add.w	r3, sp, #9
 800745a:	1a9b      	subs	r3, r3, r2
 800745c:	42ac      	cmp	r4, r5
 800745e:	bf88      	it	hi
 8007460:	2300      	movhi	r3, #0
 8007462:	3302      	adds	r3, #2
 8007464:	4403      	add	r3, r0
 8007466:	1a18      	subs	r0, r3, r0
 8007468:	b003      	add	sp, #12
 800746a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800746c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007470:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007474:	e7ed      	b.n	8007452 <__exponent+0x44>
 8007476:	2330      	movs	r3, #48	@ 0x30
 8007478:	3130      	adds	r1, #48	@ 0x30
 800747a:	7083      	strb	r3, [r0, #2]
 800747c:	70c1      	strb	r1, [r0, #3]
 800747e:	1d03      	adds	r3, r0, #4
 8007480:	e7f1      	b.n	8007466 <__exponent+0x58>
	...

08007484 <_printf_float>:
 8007484:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007488:	b08d      	sub	sp, #52	@ 0x34
 800748a:	460c      	mov	r4, r1
 800748c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8007490:	4616      	mov	r6, r2
 8007492:	461f      	mov	r7, r3
 8007494:	4605      	mov	r5, r0
 8007496:	f000 fdc7 	bl	8008028 <_localeconv_r>
 800749a:	6803      	ldr	r3, [r0, #0]
 800749c:	9304      	str	r3, [sp, #16]
 800749e:	4618      	mov	r0, r3
 80074a0:	f7f8 fefe 	bl	80002a0 <strlen>
 80074a4:	2300      	movs	r3, #0
 80074a6:	930a      	str	r3, [sp, #40]	@ 0x28
 80074a8:	f8d8 3000 	ldr.w	r3, [r8]
 80074ac:	9005      	str	r0, [sp, #20]
 80074ae:	3307      	adds	r3, #7
 80074b0:	f023 0307 	bic.w	r3, r3, #7
 80074b4:	f103 0208 	add.w	r2, r3, #8
 80074b8:	f894 a018 	ldrb.w	sl, [r4, #24]
 80074bc:	f8d4 b000 	ldr.w	fp, [r4]
 80074c0:	f8c8 2000 	str.w	r2, [r8]
 80074c4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80074c8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80074cc:	9307      	str	r3, [sp, #28]
 80074ce:	f8cd 8018 	str.w	r8, [sp, #24]
 80074d2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80074d6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80074da:	4b9c      	ldr	r3, [pc, #624]	@ (800774c <_printf_float+0x2c8>)
 80074dc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80074e0:	f7f9 fb3c 	bl	8000b5c <__aeabi_dcmpun>
 80074e4:	bb70      	cbnz	r0, 8007544 <_printf_float+0xc0>
 80074e6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80074ea:	4b98      	ldr	r3, [pc, #608]	@ (800774c <_printf_float+0x2c8>)
 80074ec:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80074f0:	f7f9 fb16 	bl	8000b20 <__aeabi_dcmple>
 80074f4:	bb30      	cbnz	r0, 8007544 <_printf_float+0xc0>
 80074f6:	2200      	movs	r2, #0
 80074f8:	2300      	movs	r3, #0
 80074fa:	4640      	mov	r0, r8
 80074fc:	4649      	mov	r1, r9
 80074fe:	f7f9 fb05 	bl	8000b0c <__aeabi_dcmplt>
 8007502:	b110      	cbz	r0, 800750a <_printf_float+0x86>
 8007504:	232d      	movs	r3, #45	@ 0x2d
 8007506:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800750a:	4a91      	ldr	r2, [pc, #580]	@ (8007750 <_printf_float+0x2cc>)
 800750c:	4b91      	ldr	r3, [pc, #580]	@ (8007754 <_printf_float+0x2d0>)
 800750e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007512:	bf8c      	ite	hi
 8007514:	4690      	movhi	r8, r2
 8007516:	4698      	movls	r8, r3
 8007518:	2303      	movs	r3, #3
 800751a:	6123      	str	r3, [r4, #16]
 800751c:	f02b 0304 	bic.w	r3, fp, #4
 8007520:	6023      	str	r3, [r4, #0]
 8007522:	f04f 0900 	mov.w	r9, #0
 8007526:	9700      	str	r7, [sp, #0]
 8007528:	4633      	mov	r3, r6
 800752a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800752c:	4621      	mov	r1, r4
 800752e:	4628      	mov	r0, r5
 8007530:	f000 fa7c 	bl	8007a2c <_printf_common>
 8007534:	3001      	adds	r0, #1
 8007536:	f040 808d 	bne.w	8007654 <_printf_float+0x1d0>
 800753a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800753e:	b00d      	add	sp, #52	@ 0x34
 8007540:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007544:	4642      	mov	r2, r8
 8007546:	464b      	mov	r3, r9
 8007548:	4640      	mov	r0, r8
 800754a:	4649      	mov	r1, r9
 800754c:	f7f9 fb06 	bl	8000b5c <__aeabi_dcmpun>
 8007550:	b140      	cbz	r0, 8007564 <_printf_float+0xe0>
 8007552:	464b      	mov	r3, r9
 8007554:	2b00      	cmp	r3, #0
 8007556:	bfbc      	itt	lt
 8007558:	232d      	movlt	r3, #45	@ 0x2d
 800755a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800755e:	4a7e      	ldr	r2, [pc, #504]	@ (8007758 <_printf_float+0x2d4>)
 8007560:	4b7e      	ldr	r3, [pc, #504]	@ (800775c <_printf_float+0x2d8>)
 8007562:	e7d4      	b.n	800750e <_printf_float+0x8a>
 8007564:	6863      	ldr	r3, [r4, #4]
 8007566:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800756a:	9206      	str	r2, [sp, #24]
 800756c:	1c5a      	adds	r2, r3, #1
 800756e:	d13b      	bne.n	80075e8 <_printf_float+0x164>
 8007570:	2306      	movs	r3, #6
 8007572:	6063      	str	r3, [r4, #4]
 8007574:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8007578:	2300      	movs	r3, #0
 800757a:	6022      	str	r2, [r4, #0]
 800757c:	9303      	str	r3, [sp, #12]
 800757e:	ab0a      	add	r3, sp, #40	@ 0x28
 8007580:	e9cd a301 	strd	sl, r3, [sp, #4]
 8007584:	ab09      	add	r3, sp, #36	@ 0x24
 8007586:	9300      	str	r3, [sp, #0]
 8007588:	6861      	ldr	r1, [r4, #4]
 800758a:	ec49 8b10 	vmov	d0, r8, r9
 800758e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8007592:	4628      	mov	r0, r5
 8007594:	f7ff fed6 	bl	8007344 <__cvt>
 8007598:	9b06      	ldr	r3, [sp, #24]
 800759a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800759c:	2b47      	cmp	r3, #71	@ 0x47
 800759e:	4680      	mov	r8, r0
 80075a0:	d129      	bne.n	80075f6 <_printf_float+0x172>
 80075a2:	1cc8      	adds	r0, r1, #3
 80075a4:	db02      	blt.n	80075ac <_printf_float+0x128>
 80075a6:	6863      	ldr	r3, [r4, #4]
 80075a8:	4299      	cmp	r1, r3
 80075aa:	dd41      	ble.n	8007630 <_printf_float+0x1ac>
 80075ac:	f1aa 0a02 	sub.w	sl, sl, #2
 80075b0:	fa5f fa8a 	uxtb.w	sl, sl
 80075b4:	3901      	subs	r1, #1
 80075b6:	4652      	mov	r2, sl
 80075b8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80075bc:	9109      	str	r1, [sp, #36]	@ 0x24
 80075be:	f7ff ff26 	bl	800740e <__exponent>
 80075c2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80075c4:	1813      	adds	r3, r2, r0
 80075c6:	2a01      	cmp	r2, #1
 80075c8:	4681      	mov	r9, r0
 80075ca:	6123      	str	r3, [r4, #16]
 80075cc:	dc02      	bgt.n	80075d4 <_printf_float+0x150>
 80075ce:	6822      	ldr	r2, [r4, #0]
 80075d0:	07d2      	lsls	r2, r2, #31
 80075d2:	d501      	bpl.n	80075d8 <_printf_float+0x154>
 80075d4:	3301      	adds	r3, #1
 80075d6:	6123      	str	r3, [r4, #16]
 80075d8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d0a2      	beq.n	8007526 <_printf_float+0xa2>
 80075e0:	232d      	movs	r3, #45	@ 0x2d
 80075e2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80075e6:	e79e      	b.n	8007526 <_printf_float+0xa2>
 80075e8:	9a06      	ldr	r2, [sp, #24]
 80075ea:	2a47      	cmp	r2, #71	@ 0x47
 80075ec:	d1c2      	bne.n	8007574 <_printf_float+0xf0>
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d1c0      	bne.n	8007574 <_printf_float+0xf0>
 80075f2:	2301      	movs	r3, #1
 80075f4:	e7bd      	b.n	8007572 <_printf_float+0xee>
 80075f6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80075fa:	d9db      	bls.n	80075b4 <_printf_float+0x130>
 80075fc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007600:	d118      	bne.n	8007634 <_printf_float+0x1b0>
 8007602:	2900      	cmp	r1, #0
 8007604:	6863      	ldr	r3, [r4, #4]
 8007606:	dd0b      	ble.n	8007620 <_printf_float+0x19c>
 8007608:	6121      	str	r1, [r4, #16]
 800760a:	b913      	cbnz	r3, 8007612 <_printf_float+0x18e>
 800760c:	6822      	ldr	r2, [r4, #0]
 800760e:	07d0      	lsls	r0, r2, #31
 8007610:	d502      	bpl.n	8007618 <_printf_float+0x194>
 8007612:	3301      	adds	r3, #1
 8007614:	440b      	add	r3, r1
 8007616:	6123      	str	r3, [r4, #16]
 8007618:	65a1      	str	r1, [r4, #88]	@ 0x58
 800761a:	f04f 0900 	mov.w	r9, #0
 800761e:	e7db      	b.n	80075d8 <_printf_float+0x154>
 8007620:	b913      	cbnz	r3, 8007628 <_printf_float+0x1a4>
 8007622:	6822      	ldr	r2, [r4, #0]
 8007624:	07d2      	lsls	r2, r2, #31
 8007626:	d501      	bpl.n	800762c <_printf_float+0x1a8>
 8007628:	3302      	adds	r3, #2
 800762a:	e7f4      	b.n	8007616 <_printf_float+0x192>
 800762c:	2301      	movs	r3, #1
 800762e:	e7f2      	b.n	8007616 <_printf_float+0x192>
 8007630:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007634:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007636:	4299      	cmp	r1, r3
 8007638:	db05      	blt.n	8007646 <_printf_float+0x1c2>
 800763a:	6823      	ldr	r3, [r4, #0]
 800763c:	6121      	str	r1, [r4, #16]
 800763e:	07d8      	lsls	r0, r3, #31
 8007640:	d5ea      	bpl.n	8007618 <_printf_float+0x194>
 8007642:	1c4b      	adds	r3, r1, #1
 8007644:	e7e7      	b.n	8007616 <_printf_float+0x192>
 8007646:	2900      	cmp	r1, #0
 8007648:	bfd4      	ite	le
 800764a:	f1c1 0202 	rsble	r2, r1, #2
 800764e:	2201      	movgt	r2, #1
 8007650:	4413      	add	r3, r2
 8007652:	e7e0      	b.n	8007616 <_printf_float+0x192>
 8007654:	6823      	ldr	r3, [r4, #0]
 8007656:	055a      	lsls	r2, r3, #21
 8007658:	d407      	bmi.n	800766a <_printf_float+0x1e6>
 800765a:	6923      	ldr	r3, [r4, #16]
 800765c:	4642      	mov	r2, r8
 800765e:	4631      	mov	r1, r6
 8007660:	4628      	mov	r0, r5
 8007662:	47b8      	blx	r7
 8007664:	3001      	adds	r0, #1
 8007666:	d12b      	bne.n	80076c0 <_printf_float+0x23c>
 8007668:	e767      	b.n	800753a <_printf_float+0xb6>
 800766a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800766e:	f240 80dd 	bls.w	800782c <_printf_float+0x3a8>
 8007672:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007676:	2200      	movs	r2, #0
 8007678:	2300      	movs	r3, #0
 800767a:	f7f9 fa3d 	bl	8000af8 <__aeabi_dcmpeq>
 800767e:	2800      	cmp	r0, #0
 8007680:	d033      	beq.n	80076ea <_printf_float+0x266>
 8007682:	4a37      	ldr	r2, [pc, #220]	@ (8007760 <_printf_float+0x2dc>)
 8007684:	2301      	movs	r3, #1
 8007686:	4631      	mov	r1, r6
 8007688:	4628      	mov	r0, r5
 800768a:	47b8      	blx	r7
 800768c:	3001      	adds	r0, #1
 800768e:	f43f af54 	beq.w	800753a <_printf_float+0xb6>
 8007692:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8007696:	4543      	cmp	r3, r8
 8007698:	db02      	blt.n	80076a0 <_printf_float+0x21c>
 800769a:	6823      	ldr	r3, [r4, #0]
 800769c:	07d8      	lsls	r0, r3, #31
 800769e:	d50f      	bpl.n	80076c0 <_printf_float+0x23c>
 80076a0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80076a4:	4631      	mov	r1, r6
 80076a6:	4628      	mov	r0, r5
 80076a8:	47b8      	blx	r7
 80076aa:	3001      	adds	r0, #1
 80076ac:	f43f af45 	beq.w	800753a <_printf_float+0xb6>
 80076b0:	f04f 0900 	mov.w	r9, #0
 80076b4:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 80076b8:	f104 0a1a 	add.w	sl, r4, #26
 80076bc:	45c8      	cmp	r8, r9
 80076be:	dc09      	bgt.n	80076d4 <_printf_float+0x250>
 80076c0:	6823      	ldr	r3, [r4, #0]
 80076c2:	079b      	lsls	r3, r3, #30
 80076c4:	f100 8103 	bmi.w	80078ce <_printf_float+0x44a>
 80076c8:	68e0      	ldr	r0, [r4, #12]
 80076ca:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80076cc:	4298      	cmp	r0, r3
 80076ce:	bfb8      	it	lt
 80076d0:	4618      	movlt	r0, r3
 80076d2:	e734      	b.n	800753e <_printf_float+0xba>
 80076d4:	2301      	movs	r3, #1
 80076d6:	4652      	mov	r2, sl
 80076d8:	4631      	mov	r1, r6
 80076da:	4628      	mov	r0, r5
 80076dc:	47b8      	blx	r7
 80076de:	3001      	adds	r0, #1
 80076e0:	f43f af2b 	beq.w	800753a <_printf_float+0xb6>
 80076e4:	f109 0901 	add.w	r9, r9, #1
 80076e8:	e7e8      	b.n	80076bc <_printf_float+0x238>
 80076ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	dc39      	bgt.n	8007764 <_printf_float+0x2e0>
 80076f0:	4a1b      	ldr	r2, [pc, #108]	@ (8007760 <_printf_float+0x2dc>)
 80076f2:	2301      	movs	r3, #1
 80076f4:	4631      	mov	r1, r6
 80076f6:	4628      	mov	r0, r5
 80076f8:	47b8      	blx	r7
 80076fa:	3001      	adds	r0, #1
 80076fc:	f43f af1d 	beq.w	800753a <_printf_float+0xb6>
 8007700:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007704:	ea59 0303 	orrs.w	r3, r9, r3
 8007708:	d102      	bne.n	8007710 <_printf_float+0x28c>
 800770a:	6823      	ldr	r3, [r4, #0]
 800770c:	07d9      	lsls	r1, r3, #31
 800770e:	d5d7      	bpl.n	80076c0 <_printf_float+0x23c>
 8007710:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007714:	4631      	mov	r1, r6
 8007716:	4628      	mov	r0, r5
 8007718:	47b8      	blx	r7
 800771a:	3001      	adds	r0, #1
 800771c:	f43f af0d 	beq.w	800753a <_printf_float+0xb6>
 8007720:	f04f 0a00 	mov.w	sl, #0
 8007724:	f104 0b1a 	add.w	fp, r4, #26
 8007728:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800772a:	425b      	negs	r3, r3
 800772c:	4553      	cmp	r3, sl
 800772e:	dc01      	bgt.n	8007734 <_printf_float+0x2b0>
 8007730:	464b      	mov	r3, r9
 8007732:	e793      	b.n	800765c <_printf_float+0x1d8>
 8007734:	2301      	movs	r3, #1
 8007736:	465a      	mov	r2, fp
 8007738:	4631      	mov	r1, r6
 800773a:	4628      	mov	r0, r5
 800773c:	47b8      	blx	r7
 800773e:	3001      	adds	r0, #1
 8007740:	f43f aefb 	beq.w	800753a <_printf_float+0xb6>
 8007744:	f10a 0a01 	add.w	sl, sl, #1
 8007748:	e7ee      	b.n	8007728 <_printf_float+0x2a4>
 800774a:	bf00      	nop
 800774c:	7fefffff 	.word	0x7fefffff
 8007750:	08009dc8 	.word	0x08009dc8
 8007754:	08009dc4 	.word	0x08009dc4
 8007758:	08009dd0 	.word	0x08009dd0
 800775c:	08009dcc 	.word	0x08009dcc
 8007760:	08009dd4 	.word	0x08009dd4
 8007764:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007766:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800776a:	4553      	cmp	r3, sl
 800776c:	bfa8      	it	ge
 800776e:	4653      	movge	r3, sl
 8007770:	2b00      	cmp	r3, #0
 8007772:	4699      	mov	r9, r3
 8007774:	dc36      	bgt.n	80077e4 <_printf_float+0x360>
 8007776:	f04f 0b00 	mov.w	fp, #0
 800777a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800777e:	f104 021a 	add.w	r2, r4, #26
 8007782:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007784:	9306      	str	r3, [sp, #24]
 8007786:	eba3 0309 	sub.w	r3, r3, r9
 800778a:	455b      	cmp	r3, fp
 800778c:	dc31      	bgt.n	80077f2 <_printf_float+0x36e>
 800778e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007790:	459a      	cmp	sl, r3
 8007792:	dc3a      	bgt.n	800780a <_printf_float+0x386>
 8007794:	6823      	ldr	r3, [r4, #0]
 8007796:	07da      	lsls	r2, r3, #31
 8007798:	d437      	bmi.n	800780a <_printf_float+0x386>
 800779a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800779c:	ebaa 0903 	sub.w	r9, sl, r3
 80077a0:	9b06      	ldr	r3, [sp, #24]
 80077a2:	ebaa 0303 	sub.w	r3, sl, r3
 80077a6:	4599      	cmp	r9, r3
 80077a8:	bfa8      	it	ge
 80077aa:	4699      	movge	r9, r3
 80077ac:	f1b9 0f00 	cmp.w	r9, #0
 80077b0:	dc33      	bgt.n	800781a <_printf_float+0x396>
 80077b2:	f04f 0800 	mov.w	r8, #0
 80077b6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80077ba:	f104 0b1a 	add.w	fp, r4, #26
 80077be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80077c0:	ebaa 0303 	sub.w	r3, sl, r3
 80077c4:	eba3 0309 	sub.w	r3, r3, r9
 80077c8:	4543      	cmp	r3, r8
 80077ca:	f77f af79 	ble.w	80076c0 <_printf_float+0x23c>
 80077ce:	2301      	movs	r3, #1
 80077d0:	465a      	mov	r2, fp
 80077d2:	4631      	mov	r1, r6
 80077d4:	4628      	mov	r0, r5
 80077d6:	47b8      	blx	r7
 80077d8:	3001      	adds	r0, #1
 80077da:	f43f aeae 	beq.w	800753a <_printf_float+0xb6>
 80077de:	f108 0801 	add.w	r8, r8, #1
 80077e2:	e7ec      	b.n	80077be <_printf_float+0x33a>
 80077e4:	4642      	mov	r2, r8
 80077e6:	4631      	mov	r1, r6
 80077e8:	4628      	mov	r0, r5
 80077ea:	47b8      	blx	r7
 80077ec:	3001      	adds	r0, #1
 80077ee:	d1c2      	bne.n	8007776 <_printf_float+0x2f2>
 80077f0:	e6a3      	b.n	800753a <_printf_float+0xb6>
 80077f2:	2301      	movs	r3, #1
 80077f4:	4631      	mov	r1, r6
 80077f6:	4628      	mov	r0, r5
 80077f8:	9206      	str	r2, [sp, #24]
 80077fa:	47b8      	blx	r7
 80077fc:	3001      	adds	r0, #1
 80077fe:	f43f ae9c 	beq.w	800753a <_printf_float+0xb6>
 8007802:	9a06      	ldr	r2, [sp, #24]
 8007804:	f10b 0b01 	add.w	fp, fp, #1
 8007808:	e7bb      	b.n	8007782 <_printf_float+0x2fe>
 800780a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800780e:	4631      	mov	r1, r6
 8007810:	4628      	mov	r0, r5
 8007812:	47b8      	blx	r7
 8007814:	3001      	adds	r0, #1
 8007816:	d1c0      	bne.n	800779a <_printf_float+0x316>
 8007818:	e68f      	b.n	800753a <_printf_float+0xb6>
 800781a:	9a06      	ldr	r2, [sp, #24]
 800781c:	464b      	mov	r3, r9
 800781e:	4442      	add	r2, r8
 8007820:	4631      	mov	r1, r6
 8007822:	4628      	mov	r0, r5
 8007824:	47b8      	blx	r7
 8007826:	3001      	adds	r0, #1
 8007828:	d1c3      	bne.n	80077b2 <_printf_float+0x32e>
 800782a:	e686      	b.n	800753a <_printf_float+0xb6>
 800782c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007830:	f1ba 0f01 	cmp.w	sl, #1
 8007834:	dc01      	bgt.n	800783a <_printf_float+0x3b6>
 8007836:	07db      	lsls	r3, r3, #31
 8007838:	d536      	bpl.n	80078a8 <_printf_float+0x424>
 800783a:	2301      	movs	r3, #1
 800783c:	4642      	mov	r2, r8
 800783e:	4631      	mov	r1, r6
 8007840:	4628      	mov	r0, r5
 8007842:	47b8      	blx	r7
 8007844:	3001      	adds	r0, #1
 8007846:	f43f ae78 	beq.w	800753a <_printf_float+0xb6>
 800784a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800784e:	4631      	mov	r1, r6
 8007850:	4628      	mov	r0, r5
 8007852:	47b8      	blx	r7
 8007854:	3001      	adds	r0, #1
 8007856:	f43f ae70 	beq.w	800753a <_printf_float+0xb6>
 800785a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800785e:	2200      	movs	r2, #0
 8007860:	2300      	movs	r3, #0
 8007862:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8007866:	f7f9 f947 	bl	8000af8 <__aeabi_dcmpeq>
 800786a:	b9c0      	cbnz	r0, 800789e <_printf_float+0x41a>
 800786c:	4653      	mov	r3, sl
 800786e:	f108 0201 	add.w	r2, r8, #1
 8007872:	4631      	mov	r1, r6
 8007874:	4628      	mov	r0, r5
 8007876:	47b8      	blx	r7
 8007878:	3001      	adds	r0, #1
 800787a:	d10c      	bne.n	8007896 <_printf_float+0x412>
 800787c:	e65d      	b.n	800753a <_printf_float+0xb6>
 800787e:	2301      	movs	r3, #1
 8007880:	465a      	mov	r2, fp
 8007882:	4631      	mov	r1, r6
 8007884:	4628      	mov	r0, r5
 8007886:	47b8      	blx	r7
 8007888:	3001      	adds	r0, #1
 800788a:	f43f ae56 	beq.w	800753a <_printf_float+0xb6>
 800788e:	f108 0801 	add.w	r8, r8, #1
 8007892:	45d0      	cmp	r8, sl
 8007894:	dbf3      	blt.n	800787e <_printf_float+0x3fa>
 8007896:	464b      	mov	r3, r9
 8007898:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800789c:	e6df      	b.n	800765e <_printf_float+0x1da>
 800789e:	f04f 0800 	mov.w	r8, #0
 80078a2:	f104 0b1a 	add.w	fp, r4, #26
 80078a6:	e7f4      	b.n	8007892 <_printf_float+0x40e>
 80078a8:	2301      	movs	r3, #1
 80078aa:	4642      	mov	r2, r8
 80078ac:	e7e1      	b.n	8007872 <_printf_float+0x3ee>
 80078ae:	2301      	movs	r3, #1
 80078b0:	464a      	mov	r2, r9
 80078b2:	4631      	mov	r1, r6
 80078b4:	4628      	mov	r0, r5
 80078b6:	47b8      	blx	r7
 80078b8:	3001      	adds	r0, #1
 80078ba:	f43f ae3e 	beq.w	800753a <_printf_float+0xb6>
 80078be:	f108 0801 	add.w	r8, r8, #1
 80078c2:	68e3      	ldr	r3, [r4, #12]
 80078c4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80078c6:	1a5b      	subs	r3, r3, r1
 80078c8:	4543      	cmp	r3, r8
 80078ca:	dcf0      	bgt.n	80078ae <_printf_float+0x42a>
 80078cc:	e6fc      	b.n	80076c8 <_printf_float+0x244>
 80078ce:	f04f 0800 	mov.w	r8, #0
 80078d2:	f104 0919 	add.w	r9, r4, #25
 80078d6:	e7f4      	b.n	80078c2 <_printf_float+0x43e>

080078d8 <malloc>:
 80078d8:	4b02      	ldr	r3, [pc, #8]	@ (80078e4 <malloc+0xc>)
 80078da:	4601      	mov	r1, r0
 80078dc:	6818      	ldr	r0, [r3, #0]
 80078de:	f000 b825 	b.w	800792c <_malloc_r>
 80078e2:	bf00      	nop
 80078e4:	200400b4 	.word	0x200400b4

080078e8 <sbrk_aligned>:
 80078e8:	b570      	push	{r4, r5, r6, lr}
 80078ea:	4e0f      	ldr	r6, [pc, #60]	@ (8007928 <sbrk_aligned+0x40>)
 80078ec:	460c      	mov	r4, r1
 80078ee:	6831      	ldr	r1, [r6, #0]
 80078f0:	4605      	mov	r5, r0
 80078f2:	b911      	cbnz	r1, 80078fa <sbrk_aligned+0x12>
 80078f4:	f000 fb5a 	bl	8007fac <_sbrk_r>
 80078f8:	6030      	str	r0, [r6, #0]
 80078fa:	4621      	mov	r1, r4
 80078fc:	4628      	mov	r0, r5
 80078fe:	f000 fb55 	bl	8007fac <_sbrk_r>
 8007902:	1c43      	adds	r3, r0, #1
 8007904:	d103      	bne.n	800790e <sbrk_aligned+0x26>
 8007906:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800790a:	4620      	mov	r0, r4
 800790c:	bd70      	pop	{r4, r5, r6, pc}
 800790e:	1cc4      	adds	r4, r0, #3
 8007910:	f024 0403 	bic.w	r4, r4, #3
 8007914:	42a0      	cmp	r0, r4
 8007916:	d0f8      	beq.n	800790a <sbrk_aligned+0x22>
 8007918:	1a21      	subs	r1, r4, r0
 800791a:	4628      	mov	r0, r5
 800791c:	f000 fb46 	bl	8007fac <_sbrk_r>
 8007920:	3001      	adds	r0, #1
 8007922:	d1f2      	bne.n	800790a <sbrk_aligned+0x22>
 8007924:	e7ef      	b.n	8007906 <sbrk_aligned+0x1e>
 8007926:	bf00      	nop
 8007928:	2004045c 	.word	0x2004045c

0800792c <_malloc_r>:
 800792c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007930:	1ccd      	adds	r5, r1, #3
 8007932:	f025 0503 	bic.w	r5, r5, #3
 8007936:	3508      	adds	r5, #8
 8007938:	2d0c      	cmp	r5, #12
 800793a:	bf38      	it	cc
 800793c:	250c      	movcc	r5, #12
 800793e:	2d00      	cmp	r5, #0
 8007940:	4606      	mov	r6, r0
 8007942:	db01      	blt.n	8007948 <_malloc_r+0x1c>
 8007944:	42a9      	cmp	r1, r5
 8007946:	d904      	bls.n	8007952 <_malloc_r+0x26>
 8007948:	230c      	movs	r3, #12
 800794a:	6033      	str	r3, [r6, #0]
 800794c:	2000      	movs	r0, #0
 800794e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007952:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007a28 <_malloc_r+0xfc>
 8007956:	f000 f9f5 	bl	8007d44 <__malloc_lock>
 800795a:	f8d8 3000 	ldr.w	r3, [r8]
 800795e:	461c      	mov	r4, r3
 8007960:	bb44      	cbnz	r4, 80079b4 <_malloc_r+0x88>
 8007962:	4629      	mov	r1, r5
 8007964:	4630      	mov	r0, r6
 8007966:	f7ff ffbf 	bl	80078e8 <sbrk_aligned>
 800796a:	1c43      	adds	r3, r0, #1
 800796c:	4604      	mov	r4, r0
 800796e:	d158      	bne.n	8007a22 <_malloc_r+0xf6>
 8007970:	f8d8 4000 	ldr.w	r4, [r8]
 8007974:	4627      	mov	r7, r4
 8007976:	2f00      	cmp	r7, #0
 8007978:	d143      	bne.n	8007a02 <_malloc_r+0xd6>
 800797a:	2c00      	cmp	r4, #0
 800797c:	d04b      	beq.n	8007a16 <_malloc_r+0xea>
 800797e:	6823      	ldr	r3, [r4, #0]
 8007980:	4639      	mov	r1, r7
 8007982:	4630      	mov	r0, r6
 8007984:	eb04 0903 	add.w	r9, r4, r3
 8007988:	f000 fb10 	bl	8007fac <_sbrk_r>
 800798c:	4581      	cmp	r9, r0
 800798e:	d142      	bne.n	8007a16 <_malloc_r+0xea>
 8007990:	6821      	ldr	r1, [r4, #0]
 8007992:	1a6d      	subs	r5, r5, r1
 8007994:	4629      	mov	r1, r5
 8007996:	4630      	mov	r0, r6
 8007998:	f7ff ffa6 	bl	80078e8 <sbrk_aligned>
 800799c:	3001      	adds	r0, #1
 800799e:	d03a      	beq.n	8007a16 <_malloc_r+0xea>
 80079a0:	6823      	ldr	r3, [r4, #0]
 80079a2:	442b      	add	r3, r5
 80079a4:	6023      	str	r3, [r4, #0]
 80079a6:	f8d8 3000 	ldr.w	r3, [r8]
 80079aa:	685a      	ldr	r2, [r3, #4]
 80079ac:	bb62      	cbnz	r2, 8007a08 <_malloc_r+0xdc>
 80079ae:	f8c8 7000 	str.w	r7, [r8]
 80079b2:	e00f      	b.n	80079d4 <_malloc_r+0xa8>
 80079b4:	6822      	ldr	r2, [r4, #0]
 80079b6:	1b52      	subs	r2, r2, r5
 80079b8:	d420      	bmi.n	80079fc <_malloc_r+0xd0>
 80079ba:	2a0b      	cmp	r2, #11
 80079bc:	d917      	bls.n	80079ee <_malloc_r+0xc2>
 80079be:	1961      	adds	r1, r4, r5
 80079c0:	42a3      	cmp	r3, r4
 80079c2:	6025      	str	r5, [r4, #0]
 80079c4:	bf18      	it	ne
 80079c6:	6059      	strne	r1, [r3, #4]
 80079c8:	6863      	ldr	r3, [r4, #4]
 80079ca:	bf08      	it	eq
 80079cc:	f8c8 1000 	streq.w	r1, [r8]
 80079d0:	5162      	str	r2, [r4, r5]
 80079d2:	604b      	str	r3, [r1, #4]
 80079d4:	4630      	mov	r0, r6
 80079d6:	f000 f9bb 	bl	8007d50 <__malloc_unlock>
 80079da:	f104 000b 	add.w	r0, r4, #11
 80079de:	1d23      	adds	r3, r4, #4
 80079e0:	f020 0007 	bic.w	r0, r0, #7
 80079e4:	1ac2      	subs	r2, r0, r3
 80079e6:	bf1c      	itt	ne
 80079e8:	1a1b      	subne	r3, r3, r0
 80079ea:	50a3      	strne	r3, [r4, r2]
 80079ec:	e7af      	b.n	800794e <_malloc_r+0x22>
 80079ee:	6862      	ldr	r2, [r4, #4]
 80079f0:	42a3      	cmp	r3, r4
 80079f2:	bf0c      	ite	eq
 80079f4:	f8c8 2000 	streq.w	r2, [r8]
 80079f8:	605a      	strne	r2, [r3, #4]
 80079fa:	e7eb      	b.n	80079d4 <_malloc_r+0xa8>
 80079fc:	4623      	mov	r3, r4
 80079fe:	6864      	ldr	r4, [r4, #4]
 8007a00:	e7ae      	b.n	8007960 <_malloc_r+0x34>
 8007a02:	463c      	mov	r4, r7
 8007a04:	687f      	ldr	r7, [r7, #4]
 8007a06:	e7b6      	b.n	8007976 <_malloc_r+0x4a>
 8007a08:	461a      	mov	r2, r3
 8007a0a:	685b      	ldr	r3, [r3, #4]
 8007a0c:	42a3      	cmp	r3, r4
 8007a0e:	d1fb      	bne.n	8007a08 <_malloc_r+0xdc>
 8007a10:	2300      	movs	r3, #0
 8007a12:	6053      	str	r3, [r2, #4]
 8007a14:	e7de      	b.n	80079d4 <_malloc_r+0xa8>
 8007a16:	230c      	movs	r3, #12
 8007a18:	6033      	str	r3, [r6, #0]
 8007a1a:	4630      	mov	r0, r6
 8007a1c:	f000 f998 	bl	8007d50 <__malloc_unlock>
 8007a20:	e794      	b.n	800794c <_malloc_r+0x20>
 8007a22:	6005      	str	r5, [r0, #0]
 8007a24:	e7d6      	b.n	80079d4 <_malloc_r+0xa8>
 8007a26:	bf00      	nop
 8007a28:	20040460 	.word	0x20040460

08007a2c <_printf_common>:
 8007a2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007a30:	4616      	mov	r6, r2
 8007a32:	4698      	mov	r8, r3
 8007a34:	688a      	ldr	r2, [r1, #8]
 8007a36:	690b      	ldr	r3, [r1, #16]
 8007a38:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007a3c:	4293      	cmp	r3, r2
 8007a3e:	bfb8      	it	lt
 8007a40:	4613      	movlt	r3, r2
 8007a42:	6033      	str	r3, [r6, #0]
 8007a44:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007a48:	4607      	mov	r7, r0
 8007a4a:	460c      	mov	r4, r1
 8007a4c:	b10a      	cbz	r2, 8007a52 <_printf_common+0x26>
 8007a4e:	3301      	adds	r3, #1
 8007a50:	6033      	str	r3, [r6, #0]
 8007a52:	6823      	ldr	r3, [r4, #0]
 8007a54:	0699      	lsls	r1, r3, #26
 8007a56:	bf42      	ittt	mi
 8007a58:	6833      	ldrmi	r3, [r6, #0]
 8007a5a:	3302      	addmi	r3, #2
 8007a5c:	6033      	strmi	r3, [r6, #0]
 8007a5e:	6825      	ldr	r5, [r4, #0]
 8007a60:	f015 0506 	ands.w	r5, r5, #6
 8007a64:	d106      	bne.n	8007a74 <_printf_common+0x48>
 8007a66:	f104 0a19 	add.w	sl, r4, #25
 8007a6a:	68e3      	ldr	r3, [r4, #12]
 8007a6c:	6832      	ldr	r2, [r6, #0]
 8007a6e:	1a9b      	subs	r3, r3, r2
 8007a70:	42ab      	cmp	r3, r5
 8007a72:	dc26      	bgt.n	8007ac2 <_printf_common+0x96>
 8007a74:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007a78:	6822      	ldr	r2, [r4, #0]
 8007a7a:	3b00      	subs	r3, #0
 8007a7c:	bf18      	it	ne
 8007a7e:	2301      	movne	r3, #1
 8007a80:	0692      	lsls	r2, r2, #26
 8007a82:	d42b      	bmi.n	8007adc <_printf_common+0xb0>
 8007a84:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007a88:	4641      	mov	r1, r8
 8007a8a:	4638      	mov	r0, r7
 8007a8c:	47c8      	blx	r9
 8007a8e:	3001      	adds	r0, #1
 8007a90:	d01e      	beq.n	8007ad0 <_printf_common+0xa4>
 8007a92:	6823      	ldr	r3, [r4, #0]
 8007a94:	6922      	ldr	r2, [r4, #16]
 8007a96:	f003 0306 	and.w	r3, r3, #6
 8007a9a:	2b04      	cmp	r3, #4
 8007a9c:	bf02      	ittt	eq
 8007a9e:	68e5      	ldreq	r5, [r4, #12]
 8007aa0:	6833      	ldreq	r3, [r6, #0]
 8007aa2:	1aed      	subeq	r5, r5, r3
 8007aa4:	68a3      	ldr	r3, [r4, #8]
 8007aa6:	bf0c      	ite	eq
 8007aa8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007aac:	2500      	movne	r5, #0
 8007aae:	4293      	cmp	r3, r2
 8007ab0:	bfc4      	itt	gt
 8007ab2:	1a9b      	subgt	r3, r3, r2
 8007ab4:	18ed      	addgt	r5, r5, r3
 8007ab6:	2600      	movs	r6, #0
 8007ab8:	341a      	adds	r4, #26
 8007aba:	42b5      	cmp	r5, r6
 8007abc:	d11a      	bne.n	8007af4 <_printf_common+0xc8>
 8007abe:	2000      	movs	r0, #0
 8007ac0:	e008      	b.n	8007ad4 <_printf_common+0xa8>
 8007ac2:	2301      	movs	r3, #1
 8007ac4:	4652      	mov	r2, sl
 8007ac6:	4641      	mov	r1, r8
 8007ac8:	4638      	mov	r0, r7
 8007aca:	47c8      	blx	r9
 8007acc:	3001      	adds	r0, #1
 8007ace:	d103      	bne.n	8007ad8 <_printf_common+0xac>
 8007ad0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007ad4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ad8:	3501      	adds	r5, #1
 8007ada:	e7c6      	b.n	8007a6a <_printf_common+0x3e>
 8007adc:	18e1      	adds	r1, r4, r3
 8007ade:	1c5a      	adds	r2, r3, #1
 8007ae0:	2030      	movs	r0, #48	@ 0x30
 8007ae2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007ae6:	4422      	add	r2, r4
 8007ae8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007aec:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007af0:	3302      	adds	r3, #2
 8007af2:	e7c7      	b.n	8007a84 <_printf_common+0x58>
 8007af4:	2301      	movs	r3, #1
 8007af6:	4622      	mov	r2, r4
 8007af8:	4641      	mov	r1, r8
 8007afa:	4638      	mov	r0, r7
 8007afc:	47c8      	blx	r9
 8007afe:	3001      	adds	r0, #1
 8007b00:	d0e6      	beq.n	8007ad0 <_printf_common+0xa4>
 8007b02:	3601      	adds	r6, #1
 8007b04:	e7d9      	b.n	8007aba <_printf_common+0x8e>
	...

08007b08 <_printf_i>:
 8007b08:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007b0c:	7e0f      	ldrb	r7, [r1, #24]
 8007b0e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007b10:	2f78      	cmp	r7, #120	@ 0x78
 8007b12:	4691      	mov	r9, r2
 8007b14:	4680      	mov	r8, r0
 8007b16:	460c      	mov	r4, r1
 8007b18:	469a      	mov	sl, r3
 8007b1a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007b1e:	d807      	bhi.n	8007b30 <_printf_i+0x28>
 8007b20:	2f62      	cmp	r7, #98	@ 0x62
 8007b22:	d80a      	bhi.n	8007b3a <_printf_i+0x32>
 8007b24:	2f00      	cmp	r7, #0
 8007b26:	f000 80d1 	beq.w	8007ccc <_printf_i+0x1c4>
 8007b2a:	2f58      	cmp	r7, #88	@ 0x58
 8007b2c:	f000 80b8 	beq.w	8007ca0 <_printf_i+0x198>
 8007b30:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007b34:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007b38:	e03a      	b.n	8007bb0 <_printf_i+0xa8>
 8007b3a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007b3e:	2b15      	cmp	r3, #21
 8007b40:	d8f6      	bhi.n	8007b30 <_printf_i+0x28>
 8007b42:	a101      	add	r1, pc, #4	@ (adr r1, 8007b48 <_printf_i+0x40>)
 8007b44:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007b48:	08007ba1 	.word	0x08007ba1
 8007b4c:	08007bb5 	.word	0x08007bb5
 8007b50:	08007b31 	.word	0x08007b31
 8007b54:	08007b31 	.word	0x08007b31
 8007b58:	08007b31 	.word	0x08007b31
 8007b5c:	08007b31 	.word	0x08007b31
 8007b60:	08007bb5 	.word	0x08007bb5
 8007b64:	08007b31 	.word	0x08007b31
 8007b68:	08007b31 	.word	0x08007b31
 8007b6c:	08007b31 	.word	0x08007b31
 8007b70:	08007b31 	.word	0x08007b31
 8007b74:	08007cb3 	.word	0x08007cb3
 8007b78:	08007bdf 	.word	0x08007bdf
 8007b7c:	08007c6d 	.word	0x08007c6d
 8007b80:	08007b31 	.word	0x08007b31
 8007b84:	08007b31 	.word	0x08007b31
 8007b88:	08007cd5 	.word	0x08007cd5
 8007b8c:	08007b31 	.word	0x08007b31
 8007b90:	08007bdf 	.word	0x08007bdf
 8007b94:	08007b31 	.word	0x08007b31
 8007b98:	08007b31 	.word	0x08007b31
 8007b9c:	08007c75 	.word	0x08007c75
 8007ba0:	6833      	ldr	r3, [r6, #0]
 8007ba2:	1d1a      	adds	r2, r3, #4
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	6032      	str	r2, [r6, #0]
 8007ba8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007bac:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007bb0:	2301      	movs	r3, #1
 8007bb2:	e09c      	b.n	8007cee <_printf_i+0x1e6>
 8007bb4:	6833      	ldr	r3, [r6, #0]
 8007bb6:	6820      	ldr	r0, [r4, #0]
 8007bb8:	1d19      	adds	r1, r3, #4
 8007bba:	6031      	str	r1, [r6, #0]
 8007bbc:	0606      	lsls	r6, r0, #24
 8007bbe:	d501      	bpl.n	8007bc4 <_printf_i+0xbc>
 8007bc0:	681d      	ldr	r5, [r3, #0]
 8007bc2:	e003      	b.n	8007bcc <_printf_i+0xc4>
 8007bc4:	0645      	lsls	r5, r0, #25
 8007bc6:	d5fb      	bpl.n	8007bc0 <_printf_i+0xb8>
 8007bc8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007bcc:	2d00      	cmp	r5, #0
 8007bce:	da03      	bge.n	8007bd8 <_printf_i+0xd0>
 8007bd0:	232d      	movs	r3, #45	@ 0x2d
 8007bd2:	426d      	negs	r5, r5
 8007bd4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007bd8:	4858      	ldr	r0, [pc, #352]	@ (8007d3c <_printf_i+0x234>)
 8007bda:	230a      	movs	r3, #10
 8007bdc:	e011      	b.n	8007c02 <_printf_i+0xfa>
 8007bde:	6821      	ldr	r1, [r4, #0]
 8007be0:	6833      	ldr	r3, [r6, #0]
 8007be2:	0608      	lsls	r0, r1, #24
 8007be4:	f853 5b04 	ldr.w	r5, [r3], #4
 8007be8:	d402      	bmi.n	8007bf0 <_printf_i+0xe8>
 8007bea:	0649      	lsls	r1, r1, #25
 8007bec:	bf48      	it	mi
 8007bee:	b2ad      	uxthmi	r5, r5
 8007bf0:	2f6f      	cmp	r7, #111	@ 0x6f
 8007bf2:	4852      	ldr	r0, [pc, #328]	@ (8007d3c <_printf_i+0x234>)
 8007bf4:	6033      	str	r3, [r6, #0]
 8007bf6:	bf14      	ite	ne
 8007bf8:	230a      	movne	r3, #10
 8007bfa:	2308      	moveq	r3, #8
 8007bfc:	2100      	movs	r1, #0
 8007bfe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007c02:	6866      	ldr	r6, [r4, #4]
 8007c04:	60a6      	str	r6, [r4, #8]
 8007c06:	2e00      	cmp	r6, #0
 8007c08:	db05      	blt.n	8007c16 <_printf_i+0x10e>
 8007c0a:	6821      	ldr	r1, [r4, #0]
 8007c0c:	432e      	orrs	r6, r5
 8007c0e:	f021 0104 	bic.w	r1, r1, #4
 8007c12:	6021      	str	r1, [r4, #0]
 8007c14:	d04b      	beq.n	8007cae <_printf_i+0x1a6>
 8007c16:	4616      	mov	r6, r2
 8007c18:	fbb5 f1f3 	udiv	r1, r5, r3
 8007c1c:	fb03 5711 	mls	r7, r3, r1, r5
 8007c20:	5dc7      	ldrb	r7, [r0, r7]
 8007c22:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007c26:	462f      	mov	r7, r5
 8007c28:	42bb      	cmp	r3, r7
 8007c2a:	460d      	mov	r5, r1
 8007c2c:	d9f4      	bls.n	8007c18 <_printf_i+0x110>
 8007c2e:	2b08      	cmp	r3, #8
 8007c30:	d10b      	bne.n	8007c4a <_printf_i+0x142>
 8007c32:	6823      	ldr	r3, [r4, #0]
 8007c34:	07df      	lsls	r7, r3, #31
 8007c36:	d508      	bpl.n	8007c4a <_printf_i+0x142>
 8007c38:	6923      	ldr	r3, [r4, #16]
 8007c3a:	6861      	ldr	r1, [r4, #4]
 8007c3c:	4299      	cmp	r1, r3
 8007c3e:	bfde      	ittt	le
 8007c40:	2330      	movle	r3, #48	@ 0x30
 8007c42:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007c46:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8007c4a:	1b92      	subs	r2, r2, r6
 8007c4c:	6122      	str	r2, [r4, #16]
 8007c4e:	f8cd a000 	str.w	sl, [sp]
 8007c52:	464b      	mov	r3, r9
 8007c54:	aa03      	add	r2, sp, #12
 8007c56:	4621      	mov	r1, r4
 8007c58:	4640      	mov	r0, r8
 8007c5a:	f7ff fee7 	bl	8007a2c <_printf_common>
 8007c5e:	3001      	adds	r0, #1
 8007c60:	d14a      	bne.n	8007cf8 <_printf_i+0x1f0>
 8007c62:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007c66:	b004      	add	sp, #16
 8007c68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c6c:	6823      	ldr	r3, [r4, #0]
 8007c6e:	f043 0320 	orr.w	r3, r3, #32
 8007c72:	6023      	str	r3, [r4, #0]
 8007c74:	4832      	ldr	r0, [pc, #200]	@ (8007d40 <_printf_i+0x238>)
 8007c76:	2778      	movs	r7, #120	@ 0x78
 8007c78:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007c7c:	6823      	ldr	r3, [r4, #0]
 8007c7e:	6831      	ldr	r1, [r6, #0]
 8007c80:	061f      	lsls	r7, r3, #24
 8007c82:	f851 5b04 	ldr.w	r5, [r1], #4
 8007c86:	d402      	bmi.n	8007c8e <_printf_i+0x186>
 8007c88:	065f      	lsls	r7, r3, #25
 8007c8a:	bf48      	it	mi
 8007c8c:	b2ad      	uxthmi	r5, r5
 8007c8e:	6031      	str	r1, [r6, #0]
 8007c90:	07d9      	lsls	r1, r3, #31
 8007c92:	bf44      	itt	mi
 8007c94:	f043 0320 	orrmi.w	r3, r3, #32
 8007c98:	6023      	strmi	r3, [r4, #0]
 8007c9a:	b11d      	cbz	r5, 8007ca4 <_printf_i+0x19c>
 8007c9c:	2310      	movs	r3, #16
 8007c9e:	e7ad      	b.n	8007bfc <_printf_i+0xf4>
 8007ca0:	4826      	ldr	r0, [pc, #152]	@ (8007d3c <_printf_i+0x234>)
 8007ca2:	e7e9      	b.n	8007c78 <_printf_i+0x170>
 8007ca4:	6823      	ldr	r3, [r4, #0]
 8007ca6:	f023 0320 	bic.w	r3, r3, #32
 8007caa:	6023      	str	r3, [r4, #0]
 8007cac:	e7f6      	b.n	8007c9c <_printf_i+0x194>
 8007cae:	4616      	mov	r6, r2
 8007cb0:	e7bd      	b.n	8007c2e <_printf_i+0x126>
 8007cb2:	6833      	ldr	r3, [r6, #0]
 8007cb4:	6825      	ldr	r5, [r4, #0]
 8007cb6:	6961      	ldr	r1, [r4, #20]
 8007cb8:	1d18      	adds	r0, r3, #4
 8007cba:	6030      	str	r0, [r6, #0]
 8007cbc:	062e      	lsls	r6, r5, #24
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	d501      	bpl.n	8007cc6 <_printf_i+0x1be>
 8007cc2:	6019      	str	r1, [r3, #0]
 8007cc4:	e002      	b.n	8007ccc <_printf_i+0x1c4>
 8007cc6:	0668      	lsls	r0, r5, #25
 8007cc8:	d5fb      	bpl.n	8007cc2 <_printf_i+0x1ba>
 8007cca:	8019      	strh	r1, [r3, #0]
 8007ccc:	2300      	movs	r3, #0
 8007cce:	6123      	str	r3, [r4, #16]
 8007cd0:	4616      	mov	r6, r2
 8007cd2:	e7bc      	b.n	8007c4e <_printf_i+0x146>
 8007cd4:	6833      	ldr	r3, [r6, #0]
 8007cd6:	1d1a      	adds	r2, r3, #4
 8007cd8:	6032      	str	r2, [r6, #0]
 8007cda:	681e      	ldr	r6, [r3, #0]
 8007cdc:	6862      	ldr	r2, [r4, #4]
 8007cde:	2100      	movs	r1, #0
 8007ce0:	4630      	mov	r0, r6
 8007ce2:	f7f8 fa8d 	bl	8000200 <memchr>
 8007ce6:	b108      	cbz	r0, 8007cec <_printf_i+0x1e4>
 8007ce8:	1b80      	subs	r0, r0, r6
 8007cea:	6060      	str	r0, [r4, #4]
 8007cec:	6863      	ldr	r3, [r4, #4]
 8007cee:	6123      	str	r3, [r4, #16]
 8007cf0:	2300      	movs	r3, #0
 8007cf2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007cf6:	e7aa      	b.n	8007c4e <_printf_i+0x146>
 8007cf8:	6923      	ldr	r3, [r4, #16]
 8007cfa:	4632      	mov	r2, r6
 8007cfc:	4649      	mov	r1, r9
 8007cfe:	4640      	mov	r0, r8
 8007d00:	47d0      	blx	sl
 8007d02:	3001      	adds	r0, #1
 8007d04:	d0ad      	beq.n	8007c62 <_printf_i+0x15a>
 8007d06:	6823      	ldr	r3, [r4, #0]
 8007d08:	079b      	lsls	r3, r3, #30
 8007d0a:	d413      	bmi.n	8007d34 <_printf_i+0x22c>
 8007d0c:	68e0      	ldr	r0, [r4, #12]
 8007d0e:	9b03      	ldr	r3, [sp, #12]
 8007d10:	4298      	cmp	r0, r3
 8007d12:	bfb8      	it	lt
 8007d14:	4618      	movlt	r0, r3
 8007d16:	e7a6      	b.n	8007c66 <_printf_i+0x15e>
 8007d18:	2301      	movs	r3, #1
 8007d1a:	4632      	mov	r2, r6
 8007d1c:	4649      	mov	r1, r9
 8007d1e:	4640      	mov	r0, r8
 8007d20:	47d0      	blx	sl
 8007d22:	3001      	adds	r0, #1
 8007d24:	d09d      	beq.n	8007c62 <_printf_i+0x15a>
 8007d26:	3501      	adds	r5, #1
 8007d28:	68e3      	ldr	r3, [r4, #12]
 8007d2a:	9903      	ldr	r1, [sp, #12]
 8007d2c:	1a5b      	subs	r3, r3, r1
 8007d2e:	42ab      	cmp	r3, r5
 8007d30:	dcf2      	bgt.n	8007d18 <_printf_i+0x210>
 8007d32:	e7eb      	b.n	8007d0c <_printf_i+0x204>
 8007d34:	2500      	movs	r5, #0
 8007d36:	f104 0619 	add.w	r6, r4, #25
 8007d3a:	e7f5      	b.n	8007d28 <_printf_i+0x220>
 8007d3c:	08009dd6 	.word	0x08009dd6
 8007d40:	08009de7 	.word	0x08009de7

08007d44 <__malloc_lock>:
 8007d44:	4801      	ldr	r0, [pc, #4]	@ (8007d4c <__malloc_lock+0x8>)
 8007d46:	f000 b96c 	b.w	8008022 <__retarget_lock_acquire_recursive>
 8007d4a:	bf00      	nop
 8007d4c:	200405a0 	.word	0x200405a0

08007d50 <__malloc_unlock>:
 8007d50:	4801      	ldr	r0, [pc, #4]	@ (8007d58 <__malloc_unlock+0x8>)
 8007d52:	f000 b967 	b.w	8008024 <__retarget_lock_release_recursive>
 8007d56:	bf00      	nop
 8007d58:	200405a0 	.word	0x200405a0

08007d5c <std>:
 8007d5c:	2300      	movs	r3, #0
 8007d5e:	b510      	push	{r4, lr}
 8007d60:	4604      	mov	r4, r0
 8007d62:	e9c0 3300 	strd	r3, r3, [r0]
 8007d66:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007d6a:	6083      	str	r3, [r0, #8]
 8007d6c:	8181      	strh	r1, [r0, #12]
 8007d6e:	6643      	str	r3, [r0, #100]	@ 0x64
 8007d70:	81c2      	strh	r2, [r0, #14]
 8007d72:	6183      	str	r3, [r0, #24]
 8007d74:	4619      	mov	r1, r3
 8007d76:	2208      	movs	r2, #8
 8007d78:	305c      	adds	r0, #92	@ 0x5c
 8007d7a:	f000 f90f 	bl	8007f9c <memset>
 8007d7e:	4b0d      	ldr	r3, [pc, #52]	@ (8007db4 <std+0x58>)
 8007d80:	6263      	str	r3, [r4, #36]	@ 0x24
 8007d82:	4b0d      	ldr	r3, [pc, #52]	@ (8007db8 <std+0x5c>)
 8007d84:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007d86:	4b0d      	ldr	r3, [pc, #52]	@ (8007dbc <std+0x60>)
 8007d88:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007d8a:	4b0d      	ldr	r3, [pc, #52]	@ (8007dc0 <std+0x64>)
 8007d8c:	6323      	str	r3, [r4, #48]	@ 0x30
 8007d8e:	4b0d      	ldr	r3, [pc, #52]	@ (8007dc4 <std+0x68>)
 8007d90:	6224      	str	r4, [r4, #32]
 8007d92:	429c      	cmp	r4, r3
 8007d94:	d006      	beq.n	8007da4 <std+0x48>
 8007d96:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007d9a:	4294      	cmp	r4, r2
 8007d9c:	d002      	beq.n	8007da4 <std+0x48>
 8007d9e:	33d0      	adds	r3, #208	@ 0xd0
 8007da0:	429c      	cmp	r4, r3
 8007da2:	d105      	bne.n	8007db0 <std+0x54>
 8007da4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007da8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007dac:	f000 b938 	b.w	8008020 <__retarget_lock_init_recursive>
 8007db0:	bd10      	pop	{r4, pc}
 8007db2:	bf00      	nop
 8007db4:	080095c1 	.word	0x080095c1
 8007db8:	080095e3 	.word	0x080095e3
 8007dbc:	0800961b 	.word	0x0800961b
 8007dc0:	0800963f 	.word	0x0800963f
 8007dc4:	20040464 	.word	0x20040464

08007dc8 <stdio_exit_handler>:
 8007dc8:	4a02      	ldr	r2, [pc, #8]	@ (8007dd4 <stdio_exit_handler+0xc>)
 8007dca:	4903      	ldr	r1, [pc, #12]	@ (8007dd8 <stdio_exit_handler+0x10>)
 8007dcc:	4803      	ldr	r0, [pc, #12]	@ (8007ddc <stdio_exit_handler+0x14>)
 8007dce:	f000 b869 	b.w	8007ea4 <_fwalk_sglue>
 8007dd2:	bf00      	nop
 8007dd4:	200400a8 	.word	0x200400a8
 8007dd8:	08008e7d 	.word	0x08008e7d
 8007ddc:	200400b8 	.word	0x200400b8

08007de0 <cleanup_stdio>:
 8007de0:	6841      	ldr	r1, [r0, #4]
 8007de2:	4b0c      	ldr	r3, [pc, #48]	@ (8007e14 <cleanup_stdio+0x34>)
 8007de4:	4299      	cmp	r1, r3
 8007de6:	b510      	push	{r4, lr}
 8007de8:	4604      	mov	r4, r0
 8007dea:	d001      	beq.n	8007df0 <cleanup_stdio+0x10>
 8007dec:	f001 f846 	bl	8008e7c <_fflush_r>
 8007df0:	68a1      	ldr	r1, [r4, #8]
 8007df2:	4b09      	ldr	r3, [pc, #36]	@ (8007e18 <cleanup_stdio+0x38>)
 8007df4:	4299      	cmp	r1, r3
 8007df6:	d002      	beq.n	8007dfe <cleanup_stdio+0x1e>
 8007df8:	4620      	mov	r0, r4
 8007dfa:	f001 f83f 	bl	8008e7c <_fflush_r>
 8007dfe:	68e1      	ldr	r1, [r4, #12]
 8007e00:	4b06      	ldr	r3, [pc, #24]	@ (8007e1c <cleanup_stdio+0x3c>)
 8007e02:	4299      	cmp	r1, r3
 8007e04:	d004      	beq.n	8007e10 <cleanup_stdio+0x30>
 8007e06:	4620      	mov	r0, r4
 8007e08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e0c:	f001 b836 	b.w	8008e7c <_fflush_r>
 8007e10:	bd10      	pop	{r4, pc}
 8007e12:	bf00      	nop
 8007e14:	20040464 	.word	0x20040464
 8007e18:	200404cc 	.word	0x200404cc
 8007e1c:	20040534 	.word	0x20040534

08007e20 <global_stdio_init.part.0>:
 8007e20:	b510      	push	{r4, lr}
 8007e22:	4b0b      	ldr	r3, [pc, #44]	@ (8007e50 <global_stdio_init.part.0+0x30>)
 8007e24:	4c0b      	ldr	r4, [pc, #44]	@ (8007e54 <global_stdio_init.part.0+0x34>)
 8007e26:	4a0c      	ldr	r2, [pc, #48]	@ (8007e58 <global_stdio_init.part.0+0x38>)
 8007e28:	601a      	str	r2, [r3, #0]
 8007e2a:	4620      	mov	r0, r4
 8007e2c:	2200      	movs	r2, #0
 8007e2e:	2104      	movs	r1, #4
 8007e30:	f7ff ff94 	bl	8007d5c <std>
 8007e34:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007e38:	2201      	movs	r2, #1
 8007e3a:	2109      	movs	r1, #9
 8007e3c:	f7ff ff8e 	bl	8007d5c <std>
 8007e40:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007e44:	2202      	movs	r2, #2
 8007e46:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e4a:	2112      	movs	r1, #18
 8007e4c:	f7ff bf86 	b.w	8007d5c <std>
 8007e50:	2004059c 	.word	0x2004059c
 8007e54:	20040464 	.word	0x20040464
 8007e58:	08007dc9 	.word	0x08007dc9

08007e5c <__sfp_lock_acquire>:
 8007e5c:	4801      	ldr	r0, [pc, #4]	@ (8007e64 <__sfp_lock_acquire+0x8>)
 8007e5e:	f000 b8e0 	b.w	8008022 <__retarget_lock_acquire_recursive>
 8007e62:	bf00      	nop
 8007e64:	200405a1 	.word	0x200405a1

08007e68 <__sfp_lock_release>:
 8007e68:	4801      	ldr	r0, [pc, #4]	@ (8007e70 <__sfp_lock_release+0x8>)
 8007e6a:	f000 b8db 	b.w	8008024 <__retarget_lock_release_recursive>
 8007e6e:	bf00      	nop
 8007e70:	200405a1 	.word	0x200405a1

08007e74 <__sinit>:
 8007e74:	b510      	push	{r4, lr}
 8007e76:	4604      	mov	r4, r0
 8007e78:	f7ff fff0 	bl	8007e5c <__sfp_lock_acquire>
 8007e7c:	6a23      	ldr	r3, [r4, #32]
 8007e7e:	b11b      	cbz	r3, 8007e88 <__sinit+0x14>
 8007e80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e84:	f7ff bff0 	b.w	8007e68 <__sfp_lock_release>
 8007e88:	4b04      	ldr	r3, [pc, #16]	@ (8007e9c <__sinit+0x28>)
 8007e8a:	6223      	str	r3, [r4, #32]
 8007e8c:	4b04      	ldr	r3, [pc, #16]	@ (8007ea0 <__sinit+0x2c>)
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d1f5      	bne.n	8007e80 <__sinit+0xc>
 8007e94:	f7ff ffc4 	bl	8007e20 <global_stdio_init.part.0>
 8007e98:	e7f2      	b.n	8007e80 <__sinit+0xc>
 8007e9a:	bf00      	nop
 8007e9c:	08007de1 	.word	0x08007de1
 8007ea0:	2004059c 	.word	0x2004059c

08007ea4 <_fwalk_sglue>:
 8007ea4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007ea8:	4607      	mov	r7, r0
 8007eaa:	4688      	mov	r8, r1
 8007eac:	4614      	mov	r4, r2
 8007eae:	2600      	movs	r6, #0
 8007eb0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007eb4:	f1b9 0901 	subs.w	r9, r9, #1
 8007eb8:	d505      	bpl.n	8007ec6 <_fwalk_sglue+0x22>
 8007eba:	6824      	ldr	r4, [r4, #0]
 8007ebc:	2c00      	cmp	r4, #0
 8007ebe:	d1f7      	bne.n	8007eb0 <_fwalk_sglue+0xc>
 8007ec0:	4630      	mov	r0, r6
 8007ec2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007ec6:	89ab      	ldrh	r3, [r5, #12]
 8007ec8:	2b01      	cmp	r3, #1
 8007eca:	d907      	bls.n	8007edc <_fwalk_sglue+0x38>
 8007ecc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007ed0:	3301      	adds	r3, #1
 8007ed2:	d003      	beq.n	8007edc <_fwalk_sglue+0x38>
 8007ed4:	4629      	mov	r1, r5
 8007ed6:	4638      	mov	r0, r7
 8007ed8:	47c0      	blx	r8
 8007eda:	4306      	orrs	r6, r0
 8007edc:	3568      	adds	r5, #104	@ 0x68
 8007ede:	e7e9      	b.n	8007eb4 <_fwalk_sglue+0x10>

08007ee0 <_puts_r>:
 8007ee0:	6a03      	ldr	r3, [r0, #32]
 8007ee2:	b570      	push	{r4, r5, r6, lr}
 8007ee4:	6884      	ldr	r4, [r0, #8]
 8007ee6:	4605      	mov	r5, r0
 8007ee8:	460e      	mov	r6, r1
 8007eea:	b90b      	cbnz	r3, 8007ef0 <_puts_r+0x10>
 8007eec:	f7ff ffc2 	bl	8007e74 <__sinit>
 8007ef0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007ef2:	07db      	lsls	r3, r3, #31
 8007ef4:	d405      	bmi.n	8007f02 <_puts_r+0x22>
 8007ef6:	89a3      	ldrh	r3, [r4, #12]
 8007ef8:	0598      	lsls	r0, r3, #22
 8007efa:	d402      	bmi.n	8007f02 <_puts_r+0x22>
 8007efc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007efe:	f000 f890 	bl	8008022 <__retarget_lock_acquire_recursive>
 8007f02:	89a3      	ldrh	r3, [r4, #12]
 8007f04:	0719      	lsls	r1, r3, #28
 8007f06:	d502      	bpl.n	8007f0e <_puts_r+0x2e>
 8007f08:	6923      	ldr	r3, [r4, #16]
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d135      	bne.n	8007f7a <_puts_r+0x9a>
 8007f0e:	4621      	mov	r1, r4
 8007f10:	4628      	mov	r0, r5
 8007f12:	f001 fbd7 	bl	80096c4 <__swsetup_r>
 8007f16:	b380      	cbz	r0, 8007f7a <_puts_r+0x9a>
 8007f18:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8007f1c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007f1e:	07da      	lsls	r2, r3, #31
 8007f20:	d405      	bmi.n	8007f2e <_puts_r+0x4e>
 8007f22:	89a3      	ldrh	r3, [r4, #12]
 8007f24:	059b      	lsls	r3, r3, #22
 8007f26:	d402      	bmi.n	8007f2e <_puts_r+0x4e>
 8007f28:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007f2a:	f000 f87b 	bl	8008024 <__retarget_lock_release_recursive>
 8007f2e:	4628      	mov	r0, r5
 8007f30:	bd70      	pop	{r4, r5, r6, pc}
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	da04      	bge.n	8007f40 <_puts_r+0x60>
 8007f36:	69a2      	ldr	r2, [r4, #24]
 8007f38:	429a      	cmp	r2, r3
 8007f3a:	dc17      	bgt.n	8007f6c <_puts_r+0x8c>
 8007f3c:	290a      	cmp	r1, #10
 8007f3e:	d015      	beq.n	8007f6c <_puts_r+0x8c>
 8007f40:	6823      	ldr	r3, [r4, #0]
 8007f42:	1c5a      	adds	r2, r3, #1
 8007f44:	6022      	str	r2, [r4, #0]
 8007f46:	7019      	strb	r1, [r3, #0]
 8007f48:	68a3      	ldr	r3, [r4, #8]
 8007f4a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007f4e:	3b01      	subs	r3, #1
 8007f50:	60a3      	str	r3, [r4, #8]
 8007f52:	2900      	cmp	r1, #0
 8007f54:	d1ed      	bne.n	8007f32 <_puts_r+0x52>
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	da11      	bge.n	8007f7e <_puts_r+0x9e>
 8007f5a:	4622      	mov	r2, r4
 8007f5c:	210a      	movs	r1, #10
 8007f5e:	4628      	mov	r0, r5
 8007f60:	f001 fb71 	bl	8009646 <__swbuf_r>
 8007f64:	3001      	adds	r0, #1
 8007f66:	d0d7      	beq.n	8007f18 <_puts_r+0x38>
 8007f68:	250a      	movs	r5, #10
 8007f6a:	e7d7      	b.n	8007f1c <_puts_r+0x3c>
 8007f6c:	4622      	mov	r2, r4
 8007f6e:	4628      	mov	r0, r5
 8007f70:	f001 fb69 	bl	8009646 <__swbuf_r>
 8007f74:	3001      	adds	r0, #1
 8007f76:	d1e7      	bne.n	8007f48 <_puts_r+0x68>
 8007f78:	e7ce      	b.n	8007f18 <_puts_r+0x38>
 8007f7a:	3e01      	subs	r6, #1
 8007f7c:	e7e4      	b.n	8007f48 <_puts_r+0x68>
 8007f7e:	6823      	ldr	r3, [r4, #0]
 8007f80:	1c5a      	adds	r2, r3, #1
 8007f82:	6022      	str	r2, [r4, #0]
 8007f84:	220a      	movs	r2, #10
 8007f86:	701a      	strb	r2, [r3, #0]
 8007f88:	e7ee      	b.n	8007f68 <_puts_r+0x88>
	...

08007f8c <puts>:
 8007f8c:	4b02      	ldr	r3, [pc, #8]	@ (8007f98 <puts+0xc>)
 8007f8e:	4601      	mov	r1, r0
 8007f90:	6818      	ldr	r0, [r3, #0]
 8007f92:	f7ff bfa5 	b.w	8007ee0 <_puts_r>
 8007f96:	bf00      	nop
 8007f98:	200400b4 	.word	0x200400b4

08007f9c <memset>:
 8007f9c:	4402      	add	r2, r0
 8007f9e:	4603      	mov	r3, r0
 8007fa0:	4293      	cmp	r3, r2
 8007fa2:	d100      	bne.n	8007fa6 <memset+0xa>
 8007fa4:	4770      	bx	lr
 8007fa6:	f803 1b01 	strb.w	r1, [r3], #1
 8007faa:	e7f9      	b.n	8007fa0 <memset+0x4>

08007fac <_sbrk_r>:
 8007fac:	b538      	push	{r3, r4, r5, lr}
 8007fae:	4d06      	ldr	r5, [pc, #24]	@ (8007fc8 <_sbrk_r+0x1c>)
 8007fb0:	2300      	movs	r3, #0
 8007fb2:	4604      	mov	r4, r0
 8007fb4:	4608      	mov	r0, r1
 8007fb6:	602b      	str	r3, [r5, #0]
 8007fb8:	f7f9 fdf0 	bl	8001b9c <_sbrk>
 8007fbc:	1c43      	adds	r3, r0, #1
 8007fbe:	d102      	bne.n	8007fc6 <_sbrk_r+0x1a>
 8007fc0:	682b      	ldr	r3, [r5, #0]
 8007fc2:	b103      	cbz	r3, 8007fc6 <_sbrk_r+0x1a>
 8007fc4:	6023      	str	r3, [r4, #0]
 8007fc6:	bd38      	pop	{r3, r4, r5, pc}
 8007fc8:	200405a4 	.word	0x200405a4

08007fcc <__errno>:
 8007fcc:	4b01      	ldr	r3, [pc, #4]	@ (8007fd4 <__errno+0x8>)
 8007fce:	6818      	ldr	r0, [r3, #0]
 8007fd0:	4770      	bx	lr
 8007fd2:	bf00      	nop
 8007fd4:	200400b4 	.word	0x200400b4

08007fd8 <__libc_init_array>:
 8007fd8:	b570      	push	{r4, r5, r6, lr}
 8007fda:	4d0d      	ldr	r5, [pc, #52]	@ (8008010 <__libc_init_array+0x38>)
 8007fdc:	4c0d      	ldr	r4, [pc, #52]	@ (8008014 <__libc_init_array+0x3c>)
 8007fde:	1b64      	subs	r4, r4, r5
 8007fe0:	10a4      	asrs	r4, r4, #2
 8007fe2:	2600      	movs	r6, #0
 8007fe4:	42a6      	cmp	r6, r4
 8007fe6:	d109      	bne.n	8007ffc <__libc_init_array+0x24>
 8007fe8:	4d0b      	ldr	r5, [pc, #44]	@ (8008018 <__libc_init_array+0x40>)
 8007fea:	4c0c      	ldr	r4, [pc, #48]	@ (800801c <__libc_init_array+0x44>)
 8007fec:	f001 fe88 	bl	8009d00 <_init>
 8007ff0:	1b64      	subs	r4, r4, r5
 8007ff2:	10a4      	asrs	r4, r4, #2
 8007ff4:	2600      	movs	r6, #0
 8007ff6:	42a6      	cmp	r6, r4
 8007ff8:	d105      	bne.n	8008006 <__libc_init_array+0x2e>
 8007ffa:	bd70      	pop	{r4, r5, r6, pc}
 8007ffc:	f855 3b04 	ldr.w	r3, [r5], #4
 8008000:	4798      	blx	r3
 8008002:	3601      	adds	r6, #1
 8008004:	e7ee      	b.n	8007fe4 <__libc_init_array+0xc>
 8008006:	f855 3b04 	ldr.w	r3, [r5], #4
 800800a:	4798      	blx	r3
 800800c:	3601      	adds	r6, #1
 800800e:	e7f2      	b.n	8007ff6 <__libc_init_array+0x1e>
 8008010:	0800a144 	.word	0x0800a144
 8008014:	0800a144 	.word	0x0800a144
 8008018:	0800a144 	.word	0x0800a144
 800801c:	0800a148 	.word	0x0800a148

08008020 <__retarget_lock_init_recursive>:
 8008020:	4770      	bx	lr

08008022 <__retarget_lock_acquire_recursive>:
 8008022:	4770      	bx	lr

08008024 <__retarget_lock_release_recursive>:
 8008024:	4770      	bx	lr
	...

08008028 <_localeconv_r>:
 8008028:	4800      	ldr	r0, [pc, #0]	@ (800802c <_localeconv_r+0x4>)
 800802a:	4770      	bx	lr
 800802c:	200401f4 	.word	0x200401f4

08008030 <quorem>:
 8008030:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008034:	6903      	ldr	r3, [r0, #16]
 8008036:	690c      	ldr	r4, [r1, #16]
 8008038:	42a3      	cmp	r3, r4
 800803a:	4607      	mov	r7, r0
 800803c:	db7e      	blt.n	800813c <quorem+0x10c>
 800803e:	3c01      	subs	r4, #1
 8008040:	f101 0814 	add.w	r8, r1, #20
 8008044:	00a3      	lsls	r3, r4, #2
 8008046:	f100 0514 	add.w	r5, r0, #20
 800804a:	9300      	str	r3, [sp, #0]
 800804c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008050:	9301      	str	r3, [sp, #4]
 8008052:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008056:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800805a:	3301      	adds	r3, #1
 800805c:	429a      	cmp	r2, r3
 800805e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008062:	fbb2 f6f3 	udiv	r6, r2, r3
 8008066:	d32e      	bcc.n	80080c6 <quorem+0x96>
 8008068:	f04f 0a00 	mov.w	sl, #0
 800806c:	46c4      	mov	ip, r8
 800806e:	46ae      	mov	lr, r5
 8008070:	46d3      	mov	fp, sl
 8008072:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008076:	b298      	uxth	r0, r3
 8008078:	fb06 a000 	mla	r0, r6, r0, sl
 800807c:	0c02      	lsrs	r2, r0, #16
 800807e:	0c1b      	lsrs	r3, r3, #16
 8008080:	fb06 2303 	mla	r3, r6, r3, r2
 8008084:	f8de 2000 	ldr.w	r2, [lr]
 8008088:	b280      	uxth	r0, r0
 800808a:	b292      	uxth	r2, r2
 800808c:	1a12      	subs	r2, r2, r0
 800808e:	445a      	add	r2, fp
 8008090:	f8de 0000 	ldr.w	r0, [lr]
 8008094:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008098:	b29b      	uxth	r3, r3
 800809a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800809e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80080a2:	b292      	uxth	r2, r2
 80080a4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80080a8:	45e1      	cmp	r9, ip
 80080aa:	f84e 2b04 	str.w	r2, [lr], #4
 80080ae:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80080b2:	d2de      	bcs.n	8008072 <quorem+0x42>
 80080b4:	9b00      	ldr	r3, [sp, #0]
 80080b6:	58eb      	ldr	r3, [r5, r3]
 80080b8:	b92b      	cbnz	r3, 80080c6 <quorem+0x96>
 80080ba:	9b01      	ldr	r3, [sp, #4]
 80080bc:	3b04      	subs	r3, #4
 80080be:	429d      	cmp	r5, r3
 80080c0:	461a      	mov	r2, r3
 80080c2:	d32f      	bcc.n	8008124 <quorem+0xf4>
 80080c4:	613c      	str	r4, [r7, #16]
 80080c6:	4638      	mov	r0, r7
 80080c8:	f001 f972 	bl	80093b0 <__mcmp>
 80080cc:	2800      	cmp	r0, #0
 80080ce:	db25      	blt.n	800811c <quorem+0xec>
 80080d0:	4629      	mov	r1, r5
 80080d2:	2000      	movs	r0, #0
 80080d4:	f858 2b04 	ldr.w	r2, [r8], #4
 80080d8:	f8d1 c000 	ldr.w	ip, [r1]
 80080dc:	fa1f fe82 	uxth.w	lr, r2
 80080e0:	fa1f f38c 	uxth.w	r3, ip
 80080e4:	eba3 030e 	sub.w	r3, r3, lr
 80080e8:	4403      	add	r3, r0
 80080ea:	0c12      	lsrs	r2, r2, #16
 80080ec:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80080f0:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80080f4:	b29b      	uxth	r3, r3
 80080f6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80080fa:	45c1      	cmp	r9, r8
 80080fc:	f841 3b04 	str.w	r3, [r1], #4
 8008100:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008104:	d2e6      	bcs.n	80080d4 <quorem+0xa4>
 8008106:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800810a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800810e:	b922      	cbnz	r2, 800811a <quorem+0xea>
 8008110:	3b04      	subs	r3, #4
 8008112:	429d      	cmp	r5, r3
 8008114:	461a      	mov	r2, r3
 8008116:	d30b      	bcc.n	8008130 <quorem+0x100>
 8008118:	613c      	str	r4, [r7, #16]
 800811a:	3601      	adds	r6, #1
 800811c:	4630      	mov	r0, r6
 800811e:	b003      	add	sp, #12
 8008120:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008124:	6812      	ldr	r2, [r2, #0]
 8008126:	3b04      	subs	r3, #4
 8008128:	2a00      	cmp	r2, #0
 800812a:	d1cb      	bne.n	80080c4 <quorem+0x94>
 800812c:	3c01      	subs	r4, #1
 800812e:	e7c6      	b.n	80080be <quorem+0x8e>
 8008130:	6812      	ldr	r2, [r2, #0]
 8008132:	3b04      	subs	r3, #4
 8008134:	2a00      	cmp	r2, #0
 8008136:	d1ef      	bne.n	8008118 <quorem+0xe8>
 8008138:	3c01      	subs	r4, #1
 800813a:	e7ea      	b.n	8008112 <quorem+0xe2>
 800813c:	2000      	movs	r0, #0
 800813e:	e7ee      	b.n	800811e <quorem+0xee>

08008140 <_dtoa_r>:
 8008140:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008144:	69c7      	ldr	r7, [r0, #28]
 8008146:	b097      	sub	sp, #92	@ 0x5c
 8008148:	ed8d 0b04 	vstr	d0, [sp, #16]
 800814c:	ec55 4b10 	vmov	r4, r5, d0
 8008150:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8008152:	9107      	str	r1, [sp, #28]
 8008154:	4681      	mov	r9, r0
 8008156:	920c      	str	r2, [sp, #48]	@ 0x30
 8008158:	9311      	str	r3, [sp, #68]	@ 0x44
 800815a:	b97f      	cbnz	r7, 800817c <_dtoa_r+0x3c>
 800815c:	2010      	movs	r0, #16
 800815e:	f7ff fbbb 	bl	80078d8 <malloc>
 8008162:	4602      	mov	r2, r0
 8008164:	f8c9 001c 	str.w	r0, [r9, #28]
 8008168:	b920      	cbnz	r0, 8008174 <_dtoa_r+0x34>
 800816a:	4ba9      	ldr	r3, [pc, #676]	@ (8008410 <_dtoa_r+0x2d0>)
 800816c:	21ef      	movs	r1, #239	@ 0xef
 800816e:	48a9      	ldr	r0, [pc, #676]	@ (8008414 <_dtoa_r+0x2d4>)
 8008170:	f001 fbd6 	bl	8009920 <__assert_func>
 8008174:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008178:	6007      	str	r7, [r0, #0]
 800817a:	60c7      	str	r7, [r0, #12]
 800817c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008180:	6819      	ldr	r1, [r3, #0]
 8008182:	b159      	cbz	r1, 800819c <_dtoa_r+0x5c>
 8008184:	685a      	ldr	r2, [r3, #4]
 8008186:	604a      	str	r2, [r1, #4]
 8008188:	2301      	movs	r3, #1
 800818a:	4093      	lsls	r3, r2
 800818c:	608b      	str	r3, [r1, #8]
 800818e:	4648      	mov	r0, r9
 8008190:	f000 fedc 	bl	8008f4c <_Bfree>
 8008194:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008198:	2200      	movs	r2, #0
 800819a:	601a      	str	r2, [r3, #0]
 800819c:	1e2b      	subs	r3, r5, #0
 800819e:	bfb9      	ittee	lt
 80081a0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80081a4:	9305      	strlt	r3, [sp, #20]
 80081a6:	2300      	movge	r3, #0
 80081a8:	6033      	strge	r3, [r6, #0]
 80081aa:	9f05      	ldr	r7, [sp, #20]
 80081ac:	4b9a      	ldr	r3, [pc, #616]	@ (8008418 <_dtoa_r+0x2d8>)
 80081ae:	bfbc      	itt	lt
 80081b0:	2201      	movlt	r2, #1
 80081b2:	6032      	strlt	r2, [r6, #0]
 80081b4:	43bb      	bics	r3, r7
 80081b6:	d112      	bne.n	80081de <_dtoa_r+0x9e>
 80081b8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80081ba:	f242 730f 	movw	r3, #9999	@ 0x270f
 80081be:	6013      	str	r3, [r2, #0]
 80081c0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80081c4:	4323      	orrs	r3, r4
 80081c6:	f000 855a 	beq.w	8008c7e <_dtoa_r+0xb3e>
 80081ca:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80081cc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800842c <_dtoa_r+0x2ec>
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	f000 855c 	beq.w	8008c8e <_dtoa_r+0xb4e>
 80081d6:	f10a 0303 	add.w	r3, sl, #3
 80081da:	f000 bd56 	b.w	8008c8a <_dtoa_r+0xb4a>
 80081de:	ed9d 7b04 	vldr	d7, [sp, #16]
 80081e2:	2200      	movs	r2, #0
 80081e4:	ec51 0b17 	vmov	r0, r1, d7
 80081e8:	2300      	movs	r3, #0
 80081ea:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80081ee:	f7f8 fc83 	bl	8000af8 <__aeabi_dcmpeq>
 80081f2:	4680      	mov	r8, r0
 80081f4:	b158      	cbz	r0, 800820e <_dtoa_r+0xce>
 80081f6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80081f8:	2301      	movs	r3, #1
 80081fa:	6013      	str	r3, [r2, #0]
 80081fc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80081fe:	b113      	cbz	r3, 8008206 <_dtoa_r+0xc6>
 8008200:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8008202:	4b86      	ldr	r3, [pc, #536]	@ (800841c <_dtoa_r+0x2dc>)
 8008204:	6013      	str	r3, [r2, #0]
 8008206:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8008430 <_dtoa_r+0x2f0>
 800820a:	f000 bd40 	b.w	8008c8e <_dtoa_r+0xb4e>
 800820e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8008212:	aa14      	add	r2, sp, #80	@ 0x50
 8008214:	a915      	add	r1, sp, #84	@ 0x54
 8008216:	4648      	mov	r0, r9
 8008218:	f001 f97a 	bl	8009510 <__d2b>
 800821c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008220:	9002      	str	r0, [sp, #8]
 8008222:	2e00      	cmp	r6, #0
 8008224:	d078      	beq.n	8008318 <_dtoa_r+0x1d8>
 8008226:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008228:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800822c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008230:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008234:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008238:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800823c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008240:	4619      	mov	r1, r3
 8008242:	2200      	movs	r2, #0
 8008244:	4b76      	ldr	r3, [pc, #472]	@ (8008420 <_dtoa_r+0x2e0>)
 8008246:	f7f8 f837 	bl	80002b8 <__aeabi_dsub>
 800824a:	a36b      	add	r3, pc, #428	@ (adr r3, 80083f8 <_dtoa_r+0x2b8>)
 800824c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008250:	f7f8 f9ea 	bl	8000628 <__aeabi_dmul>
 8008254:	a36a      	add	r3, pc, #424	@ (adr r3, 8008400 <_dtoa_r+0x2c0>)
 8008256:	e9d3 2300 	ldrd	r2, r3, [r3]
 800825a:	f7f8 f82f 	bl	80002bc <__adddf3>
 800825e:	4604      	mov	r4, r0
 8008260:	4630      	mov	r0, r6
 8008262:	460d      	mov	r5, r1
 8008264:	f7f8 f976 	bl	8000554 <__aeabi_i2d>
 8008268:	a367      	add	r3, pc, #412	@ (adr r3, 8008408 <_dtoa_r+0x2c8>)
 800826a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800826e:	f7f8 f9db 	bl	8000628 <__aeabi_dmul>
 8008272:	4602      	mov	r2, r0
 8008274:	460b      	mov	r3, r1
 8008276:	4620      	mov	r0, r4
 8008278:	4629      	mov	r1, r5
 800827a:	f7f8 f81f 	bl	80002bc <__adddf3>
 800827e:	4604      	mov	r4, r0
 8008280:	460d      	mov	r5, r1
 8008282:	f7f8 fc81 	bl	8000b88 <__aeabi_d2iz>
 8008286:	2200      	movs	r2, #0
 8008288:	4607      	mov	r7, r0
 800828a:	2300      	movs	r3, #0
 800828c:	4620      	mov	r0, r4
 800828e:	4629      	mov	r1, r5
 8008290:	f7f8 fc3c 	bl	8000b0c <__aeabi_dcmplt>
 8008294:	b140      	cbz	r0, 80082a8 <_dtoa_r+0x168>
 8008296:	4638      	mov	r0, r7
 8008298:	f7f8 f95c 	bl	8000554 <__aeabi_i2d>
 800829c:	4622      	mov	r2, r4
 800829e:	462b      	mov	r3, r5
 80082a0:	f7f8 fc2a 	bl	8000af8 <__aeabi_dcmpeq>
 80082a4:	b900      	cbnz	r0, 80082a8 <_dtoa_r+0x168>
 80082a6:	3f01      	subs	r7, #1
 80082a8:	2f16      	cmp	r7, #22
 80082aa:	d852      	bhi.n	8008352 <_dtoa_r+0x212>
 80082ac:	4b5d      	ldr	r3, [pc, #372]	@ (8008424 <_dtoa_r+0x2e4>)
 80082ae:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80082b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082b6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80082ba:	f7f8 fc27 	bl	8000b0c <__aeabi_dcmplt>
 80082be:	2800      	cmp	r0, #0
 80082c0:	d049      	beq.n	8008356 <_dtoa_r+0x216>
 80082c2:	3f01      	subs	r7, #1
 80082c4:	2300      	movs	r3, #0
 80082c6:	9310      	str	r3, [sp, #64]	@ 0x40
 80082c8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80082ca:	1b9b      	subs	r3, r3, r6
 80082cc:	1e5a      	subs	r2, r3, #1
 80082ce:	bf45      	ittet	mi
 80082d0:	f1c3 0301 	rsbmi	r3, r3, #1
 80082d4:	9300      	strmi	r3, [sp, #0]
 80082d6:	2300      	movpl	r3, #0
 80082d8:	2300      	movmi	r3, #0
 80082da:	9206      	str	r2, [sp, #24]
 80082dc:	bf54      	ite	pl
 80082de:	9300      	strpl	r3, [sp, #0]
 80082e0:	9306      	strmi	r3, [sp, #24]
 80082e2:	2f00      	cmp	r7, #0
 80082e4:	db39      	blt.n	800835a <_dtoa_r+0x21a>
 80082e6:	9b06      	ldr	r3, [sp, #24]
 80082e8:	970d      	str	r7, [sp, #52]	@ 0x34
 80082ea:	443b      	add	r3, r7
 80082ec:	9306      	str	r3, [sp, #24]
 80082ee:	2300      	movs	r3, #0
 80082f0:	9308      	str	r3, [sp, #32]
 80082f2:	9b07      	ldr	r3, [sp, #28]
 80082f4:	2b09      	cmp	r3, #9
 80082f6:	d863      	bhi.n	80083c0 <_dtoa_r+0x280>
 80082f8:	2b05      	cmp	r3, #5
 80082fa:	bfc4      	itt	gt
 80082fc:	3b04      	subgt	r3, #4
 80082fe:	9307      	strgt	r3, [sp, #28]
 8008300:	9b07      	ldr	r3, [sp, #28]
 8008302:	f1a3 0302 	sub.w	r3, r3, #2
 8008306:	bfcc      	ite	gt
 8008308:	2400      	movgt	r4, #0
 800830a:	2401      	movle	r4, #1
 800830c:	2b03      	cmp	r3, #3
 800830e:	d863      	bhi.n	80083d8 <_dtoa_r+0x298>
 8008310:	e8df f003 	tbb	[pc, r3]
 8008314:	2b375452 	.word	0x2b375452
 8008318:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800831c:	441e      	add	r6, r3
 800831e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008322:	2b20      	cmp	r3, #32
 8008324:	bfc1      	itttt	gt
 8008326:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800832a:	409f      	lslgt	r7, r3
 800832c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008330:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008334:	bfd6      	itet	le
 8008336:	f1c3 0320 	rsble	r3, r3, #32
 800833a:	ea47 0003 	orrgt.w	r0, r7, r3
 800833e:	fa04 f003 	lslle.w	r0, r4, r3
 8008342:	f7f8 f8f7 	bl	8000534 <__aeabi_ui2d>
 8008346:	2201      	movs	r2, #1
 8008348:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800834c:	3e01      	subs	r6, #1
 800834e:	9212      	str	r2, [sp, #72]	@ 0x48
 8008350:	e776      	b.n	8008240 <_dtoa_r+0x100>
 8008352:	2301      	movs	r3, #1
 8008354:	e7b7      	b.n	80082c6 <_dtoa_r+0x186>
 8008356:	9010      	str	r0, [sp, #64]	@ 0x40
 8008358:	e7b6      	b.n	80082c8 <_dtoa_r+0x188>
 800835a:	9b00      	ldr	r3, [sp, #0]
 800835c:	1bdb      	subs	r3, r3, r7
 800835e:	9300      	str	r3, [sp, #0]
 8008360:	427b      	negs	r3, r7
 8008362:	9308      	str	r3, [sp, #32]
 8008364:	2300      	movs	r3, #0
 8008366:	930d      	str	r3, [sp, #52]	@ 0x34
 8008368:	e7c3      	b.n	80082f2 <_dtoa_r+0x1b2>
 800836a:	2301      	movs	r3, #1
 800836c:	9309      	str	r3, [sp, #36]	@ 0x24
 800836e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008370:	eb07 0b03 	add.w	fp, r7, r3
 8008374:	f10b 0301 	add.w	r3, fp, #1
 8008378:	2b01      	cmp	r3, #1
 800837a:	9303      	str	r3, [sp, #12]
 800837c:	bfb8      	it	lt
 800837e:	2301      	movlt	r3, #1
 8008380:	e006      	b.n	8008390 <_dtoa_r+0x250>
 8008382:	2301      	movs	r3, #1
 8008384:	9309      	str	r3, [sp, #36]	@ 0x24
 8008386:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008388:	2b00      	cmp	r3, #0
 800838a:	dd28      	ble.n	80083de <_dtoa_r+0x29e>
 800838c:	469b      	mov	fp, r3
 800838e:	9303      	str	r3, [sp, #12]
 8008390:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8008394:	2100      	movs	r1, #0
 8008396:	2204      	movs	r2, #4
 8008398:	f102 0514 	add.w	r5, r2, #20
 800839c:	429d      	cmp	r5, r3
 800839e:	d926      	bls.n	80083ee <_dtoa_r+0x2ae>
 80083a0:	6041      	str	r1, [r0, #4]
 80083a2:	4648      	mov	r0, r9
 80083a4:	f000 fd92 	bl	8008ecc <_Balloc>
 80083a8:	4682      	mov	sl, r0
 80083aa:	2800      	cmp	r0, #0
 80083ac:	d142      	bne.n	8008434 <_dtoa_r+0x2f4>
 80083ae:	4b1e      	ldr	r3, [pc, #120]	@ (8008428 <_dtoa_r+0x2e8>)
 80083b0:	4602      	mov	r2, r0
 80083b2:	f240 11af 	movw	r1, #431	@ 0x1af
 80083b6:	e6da      	b.n	800816e <_dtoa_r+0x2e>
 80083b8:	2300      	movs	r3, #0
 80083ba:	e7e3      	b.n	8008384 <_dtoa_r+0x244>
 80083bc:	2300      	movs	r3, #0
 80083be:	e7d5      	b.n	800836c <_dtoa_r+0x22c>
 80083c0:	2401      	movs	r4, #1
 80083c2:	2300      	movs	r3, #0
 80083c4:	9307      	str	r3, [sp, #28]
 80083c6:	9409      	str	r4, [sp, #36]	@ 0x24
 80083c8:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 80083cc:	2200      	movs	r2, #0
 80083ce:	f8cd b00c 	str.w	fp, [sp, #12]
 80083d2:	2312      	movs	r3, #18
 80083d4:	920c      	str	r2, [sp, #48]	@ 0x30
 80083d6:	e7db      	b.n	8008390 <_dtoa_r+0x250>
 80083d8:	2301      	movs	r3, #1
 80083da:	9309      	str	r3, [sp, #36]	@ 0x24
 80083dc:	e7f4      	b.n	80083c8 <_dtoa_r+0x288>
 80083de:	f04f 0b01 	mov.w	fp, #1
 80083e2:	f8cd b00c 	str.w	fp, [sp, #12]
 80083e6:	465b      	mov	r3, fp
 80083e8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80083ec:	e7d0      	b.n	8008390 <_dtoa_r+0x250>
 80083ee:	3101      	adds	r1, #1
 80083f0:	0052      	lsls	r2, r2, #1
 80083f2:	e7d1      	b.n	8008398 <_dtoa_r+0x258>
 80083f4:	f3af 8000 	nop.w
 80083f8:	636f4361 	.word	0x636f4361
 80083fc:	3fd287a7 	.word	0x3fd287a7
 8008400:	8b60c8b3 	.word	0x8b60c8b3
 8008404:	3fc68a28 	.word	0x3fc68a28
 8008408:	509f79fb 	.word	0x509f79fb
 800840c:	3fd34413 	.word	0x3fd34413
 8008410:	08009e05 	.word	0x08009e05
 8008414:	08009e1c 	.word	0x08009e1c
 8008418:	7ff00000 	.word	0x7ff00000
 800841c:	08009dd5 	.word	0x08009dd5
 8008420:	3ff80000 	.word	0x3ff80000
 8008424:	08009f70 	.word	0x08009f70
 8008428:	08009e74 	.word	0x08009e74
 800842c:	08009e01 	.word	0x08009e01
 8008430:	08009dd4 	.word	0x08009dd4
 8008434:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008438:	6018      	str	r0, [r3, #0]
 800843a:	9b03      	ldr	r3, [sp, #12]
 800843c:	2b0e      	cmp	r3, #14
 800843e:	f200 80a1 	bhi.w	8008584 <_dtoa_r+0x444>
 8008442:	2c00      	cmp	r4, #0
 8008444:	f000 809e 	beq.w	8008584 <_dtoa_r+0x444>
 8008448:	2f00      	cmp	r7, #0
 800844a:	dd33      	ble.n	80084b4 <_dtoa_r+0x374>
 800844c:	4b9c      	ldr	r3, [pc, #624]	@ (80086c0 <_dtoa_r+0x580>)
 800844e:	f007 020f 	and.w	r2, r7, #15
 8008452:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008456:	ed93 7b00 	vldr	d7, [r3]
 800845a:	05f8      	lsls	r0, r7, #23
 800845c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8008460:	ea4f 1427 	mov.w	r4, r7, asr #4
 8008464:	d516      	bpl.n	8008494 <_dtoa_r+0x354>
 8008466:	4b97      	ldr	r3, [pc, #604]	@ (80086c4 <_dtoa_r+0x584>)
 8008468:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800846c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008470:	f7f8 fa04 	bl	800087c <__aeabi_ddiv>
 8008474:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008478:	f004 040f 	and.w	r4, r4, #15
 800847c:	2603      	movs	r6, #3
 800847e:	4d91      	ldr	r5, [pc, #580]	@ (80086c4 <_dtoa_r+0x584>)
 8008480:	b954      	cbnz	r4, 8008498 <_dtoa_r+0x358>
 8008482:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008486:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800848a:	f7f8 f9f7 	bl	800087c <__aeabi_ddiv>
 800848e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008492:	e028      	b.n	80084e6 <_dtoa_r+0x3a6>
 8008494:	2602      	movs	r6, #2
 8008496:	e7f2      	b.n	800847e <_dtoa_r+0x33e>
 8008498:	07e1      	lsls	r1, r4, #31
 800849a:	d508      	bpl.n	80084ae <_dtoa_r+0x36e>
 800849c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80084a0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80084a4:	f7f8 f8c0 	bl	8000628 <__aeabi_dmul>
 80084a8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80084ac:	3601      	adds	r6, #1
 80084ae:	1064      	asrs	r4, r4, #1
 80084b0:	3508      	adds	r5, #8
 80084b2:	e7e5      	b.n	8008480 <_dtoa_r+0x340>
 80084b4:	f000 80af 	beq.w	8008616 <_dtoa_r+0x4d6>
 80084b8:	427c      	negs	r4, r7
 80084ba:	4b81      	ldr	r3, [pc, #516]	@ (80086c0 <_dtoa_r+0x580>)
 80084bc:	4d81      	ldr	r5, [pc, #516]	@ (80086c4 <_dtoa_r+0x584>)
 80084be:	f004 020f 	and.w	r2, r4, #15
 80084c2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80084c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084ca:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80084ce:	f7f8 f8ab 	bl	8000628 <__aeabi_dmul>
 80084d2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80084d6:	1124      	asrs	r4, r4, #4
 80084d8:	2300      	movs	r3, #0
 80084da:	2602      	movs	r6, #2
 80084dc:	2c00      	cmp	r4, #0
 80084de:	f040 808f 	bne.w	8008600 <_dtoa_r+0x4c0>
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d1d3      	bne.n	800848e <_dtoa_r+0x34e>
 80084e6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80084e8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	f000 8094 	beq.w	800861a <_dtoa_r+0x4da>
 80084f2:	4b75      	ldr	r3, [pc, #468]	@ (80086c8 <_dtoa_r+0x588>)
 80084f4:	2200      	movs	r2, #0
 80084f6:	4620      	mov	r0, r4
 80084f8:	4629      	mov	r1, r5
 80084fa:	f7f8 fb07 	bl	8000b0c <__aeabi_dcmplt>
 80084fe:	2800      	cmp	r0, #0
 8008500:	f000 808b 	beq.w	800861a <_dtoa_r+0x4da>
 8008504:	9b03      	ldr	r3, [sp, #12]
 8008506:	2b00      	cmp	r3, #0
 8008508:	f000 8087 	beq.w	800861a <_dtoa_r+0x4da>
 800850c:	f1bb 0f00 	cmp.w	fp, #0
 8008510:	dd34      	ble.n	800857c <_dtoa_r+0x43c>
 8008512:	4620      	mov	r0, r4
 8008514:	4b6d      	ldr	r3, [pc, #436]	@ (80086cc <_dtoa_r+0x58c>)
 8008516:	2200      	movs	r2, #0
 8008518:	4629      	mov	r1, r5
 800851a:	f7f8 f885 	bl	8000628 <__aeabi_dmul>
 800851e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008522:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8008526:	3601      	adds	r6, #1
 8008528:	465c      	mov	r4, fp
 800852a:	4630      	mov	r0, r6
 800852c:	f7f8 f812 	bl	8000554 <__aeabi_i2d>
 8008530:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008534:	f7f8 f878 	bl	8000628 <__aeabi_dmul>
 8008538:	4b65      	ldr	r3, [pc, #404]	@ (80086d0 <_dtoa_r+0x590>)
 800853a:	2200      	movs	r2, #0
 800853c:	f7f7 febe 	bl	80002bc <__adddf3>
 8008540:	4605      	mov	r5, r0
 8008542:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8008546:	2c00      	cmp	r4, #0
 8008548:	d16a      	bne.n	8008620 <_dtoa_r+0x4e0>
 800854a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800854e:	4b61      	ldr	r3, [pc, #388]	@ (80086d4 <_dtoa_r+0x594>)
 8008550:	2200      	movs	r2, #0
 8008552:	f7f7 feb1 	bl	80002b8 <__aeabi_dsub>
 8008556:	4602      	mov	r2, r0
 8008558:	460b      	mov	r3, r1
 800855a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800855e:	462a      	mov	r2, r5
 8008560:	4633      	mov	r3, r6
 8008562:	f7f8 faf1 	bl	8000b48 <__aeabi_dcmpgt>
 8008566:	2800      	cmp	r0, #0
 8008568:	f040 8298 	bne.w	8008a9c <_dtoa_r+0x95c>
 800856c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008570:	462a      	mov	r2, r5
 8008572:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008576:	f7f8 fac9 	bl	8000b0c <__aeabi_dcmplt>
 800857a:	bb38      	cbnz	r0, 80085cc <_dtoa_r+0x48c>
 800857c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8008580:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8008584:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8008586:	2b00      	cmp	r3, #0
 8008588:	f2c0 8157 	blt.w	800883a <_dtoa_r+0x6fa>
 800858c:	2f0e      	cmp	r7, #14
 800858e:	f300 8154 	bgt.w	800883a <_dtoa_r+0x6fa>
 8008592:	4b4b      	ldr	r3, [pc, #300]	@ (80086c0 <_dtoa_r+0x580>)
 8008594:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008598:	ed93 7b00 	vldr	d7, [r3]
 800859c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800859e:	2b00      	cmp	r3, #0
 80085a0:	ed8d 7b00 	vstr	d7, [sp]
 80085a4:	f280 80e5 	bge.w	8008772 <_dtoa_r+0x632>
 80085a8:	9b03      	ldr	r3, [sp, #12]
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	f300 80e1 	bgt.w	8008772 <_dtoa_r+0x632>
 80085b0:	d10c      	bne.n	80085cc <_dtoa_r+0x48c>
 80085b2:	4b48      	ldr	r3, [pc, #288]	@ (80086d4 <_dtoa_r+0x594>)
 80085b4:	2200      	movs	r2, #0
 80085b6:	ec51 0b17 	vmov	r0, r1, d7
 80085ba:	f7f8 f835 	bl	8000628 <__aeabi_dmul>
 80085be:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80085c2:	f7f8 fab7 	bl	8000b34 <__aeabi_dcmpge>
 80085c6:	2800      	cmp	r0, #0
 80085c8:	f000 8266 	beq.w	8008a98 <_dtoa_r+0x958>
 80085cc:	2400      	movs	r4, #0
 80085ce:	4625      	mov	r5, r4
 80085d0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80085d2:	4656      	mov	r6, sl
 80085d4:	ea6f 0803 	mvn.w	r8, r3
 80085d8:	2700      	movs	r7, #0
 80085da:	4621      	mov	r1, r4
 80085dc:	4648      	mov	r0, r9
 80085de:	f000 fcb5 	bl	8008f4c <_Bfree>
 80085e2:	2d00      	cmp	r5, #0
 80085e4:	f000 80bd 	beq.w	8008762 <_dtoa_r+0x622>
 80085e8:	b12f      	cbz	r7, 80085f6 <_dtoa_r+0x4b6>
 80085ea:	42af      	cmp	r7, r5
 80085ec:	d003      	beq.n	80085f6 <_dtoa_r+0x4b6>
 80085ee:	4639      	mov	r1, r7
 80085f0:	4648      	mov	r0, r9
 80085f2:	f000 fcab 	bl	8008f4c <_Bfree>
 80085f6:	4629      	mov	r1, r5
 80085f8:	4648      	mov	r0, r9
 80085fa:	f000 fca7 	bl	8008f4c <_Bfree>
 80085fe:	e0b0      	b.n	8008762 <_dtoa_r+0x622>
 8008600:	07e2      	lsls	r2, r4, #31
 8008602:	d505      	bpl.n	8008610 <_dtoa_r+0x4d0>
 8008604:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008608:	f7f8 f80e 	bl	8000628 <__aeabi_dmul>
 800860c:	3601      	adds	r6, #1
 800860e:	2301      	movs	r3, #1
 8008610:	1064      	asrs	r4, r4, #1
 8008612:	3508      	adds	r5, #8
 8008614:	e762      	b.n	80084dc <_dtoa_r+0x39c>
 8008616:	2602      	movs	r6, #2
 8008618:	e765      	b.n	80084e6 <_dtoa_r+0x3a6>
 800861a:	9c03      	ldr	r4, [sp, #12]
 800861c:	46b8      	mov	r8, r7
 800861e:	e784      	b.n	800852a <_dtoa_r+0x3ea>
 8008620:	4b27      	ldr	r3, [pc, #156]	@ (80086c0 <_dtoa_r+0x580>)
 8008622:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008624:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008628:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800862c:	4454      	add	r4, sl
 800862e:	2900      	cmp	r1, #0
 8008630:	d054      	beq.n	80086dc <_dtoa_r+0x59c>
 8008632:	4929      	ldr	r1, [pc, #164]	@ (80086d8 <_dtoa_r+0x598>)
 8008634:	2000      	movs	r0, #0
 8008636:	f7f8 f921 	bl	800087c <__aeabi_ddiv>
 800863a:	4633      	mov	r3, r6
 800863c:	462a      	mov	r2, r5
 800863e:	f7f7 fe3b 	bl	80002b8 <__aeabi_dsub>
 8008642:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008646:	4656      	mov	r6, sl
 8008648:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800864c:	f7f8 fa9c 	bl	8000b88 <__aeabi_d2iz>
 8008650:	4605      	mov	r5, r0
 8008652:	f7f7 ff7f 	bl	8000554 <__aeabi_i2d>
 8008656:	4602      	mov	r2, r0
 8008658:	460b      	mov	r3, r1
 800865a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800865e:	f7f7 fe2b 	bl	80002b8 <__aeabi_dsub>
 8008662:	3530      	adds	r5, #48	@ 0x30
 8008664:	4602      	mov	r2, r0
 8008666:	460b      	mov	r3, r1
 8008668:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800866c:	f806 5b01 	strb.w	r5, [r6], #1
 8008670:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008674:	f7f8 fa4a 	bl	8000b0c <__aeabi_dcmplt>
 8008678:	2800      	cmp	r0, #0
 800867a:	d172      	bne.n	8008762 <_dtoa_r+0x622>
 800867c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008680:	4911      	ldr	r1, [pc, #68]	@ (80086c8 <_dtoa_r+0x588>)
 8008682:	2000      	movs	r0, #0
 8008684:	f7f7 fe18 	bl	80002b8 <__aeabi_dsub>
 8008688:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800868c:	f7f8 fa3e 	bl	8000b0c <__aeabi_dcmplt>
 8008690:	2800      	cmp	r0, #0
 8008692:	f040 80b4 	bne.w	80087fe <_dtoa_r+0x6be>
 8008696:	42a6      	cmp	r6, r4
 8008698:	f43f af70 	beq.w	800857c <_dtoa_r+0x43c>
 800869c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80086a0:	4b0a      	ldr	r3, [pc, #40]	@ (80086cc <_dtoa_r+0x58c>)
 80086a2:	2200      	movs	r2, #0
 80086a4:	f7f7 ffc0 	bl	8000628 <__aeabi_dmul>
 80086a8:	4b08      	ldr	r3, [pc, #32]	@ (80086cc <_dtoa_r+0x58c>)
 80086aa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80086ae:	2200      	movs	r2, #0
 80086b0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80086b4:	f7f7 ffb8 	bl	8000628 <__aeabi_dmul>
 80086b8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80086bc:	e7c4      	b.n	8008648 <_dtoa_r+0x508>
 80086be:	bf00      	nop
 80086c0:	08009f70 	.word	0x08009f70
 80086c4:	08009f48 	.word	0x08009f48
 80086c8:	3ff00000 	.word	0x3ff00000
 80086cc:	40240000 	.word	0x40240000
 80086d0:	401c0000 	.word	0x401c0000
 80086d4:	40140000 	.word	0x40140000
 80086d8:	3fe00000 	.word	0x3fe00000
 80086dc:	4631      	mov	r1, r6
 80086de:	4628      	mov	r0, r5
 80086e0:	f7f7 ffa2 	bl	8000628 <__aeabi_dmul>
 80086e4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80086e8:	9413      	str	r4, [sp, #76]	@ 0x4c
 80086ea:	4656      	mov	r6, sl
 80086ec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80086f0:	f7f8 fa4a 	bl	8000b88 <__aeabi_d2iz>
 80086f4:	4605      	mov	r5, r0
 80086f6:	f7f7 ff2d 	bl	8000554 <__aeabi_i2d>
 80086fa:	4602      	mov	r2, r0
 80086fc:	460b      	mov	r3, r1
 80086fe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008702:	f7f7 fdd9 	bl	80002b8 <__aeabi_dsub>
 8008706:	3530      	adds	r5, #48	@ 0x30
 8008708:	f806 5b01 	strb.w	r5, [r6], #1
 800870c:	4602      	mov	r2, r0
 800870e:	460b      	mov	r3, r1
 8008710:	42a6      	cmp	r6, r4
 8008712:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008716:	f04f 0200 	mov.w	r2, #0
 800871a:	d124      	bne.n	8008766 <_dtoa_r+0x626>
 800871c:	4baf      	ldr	r3, [pc, #700]	@ (80089dc <_dtoa_r+0x89c>)
 800871e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008722:	f7f7 fdcb 	bl	80002bc <__adddf3>
 8008726:	4602      	mov	r2, r0
 8008728:	460b      	mov	r3, r1
 800872a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800872e:	f7f8 fa0b 	bl	8000b48 <__aeabi_dcmpgt>
 8008732:	2800      	cmp	r0, #0
 8008734:	d163      	bne.n	80087fe <_dtoa_r+0x6be>
 8008736:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800873a:	49a8      	ldr	r1, [pc, #672]	@ (80089dc <_dtoa_r+0x89c>)
 800873c:	2000      	movs	r0, #0
 800873e:	f7f7 fdbb 	bl	80002b8 <__aeabi_dsub>
 8008742:	4602      	mov	r2, r0
 8008744:	460b      	mov	r3, r1
 8008746:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800874a:	f7f8 f9df 	bl	8000b0c <__aeabi_dcmplt>
 800874e:	2800      	cmp	r0, #0
 8008750:	f43f af14 	beq.w	800857c <_dtoa_r+0x43c>
 8008754:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8008756:	1e73      	subs	r3, r6, #1
 8008758:	9313      	str	r3, [sp, #76]	@ 0x4c
 800875a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800875e:	2b30      	cmp	r3, #48	@ 0x30
 8008760:	d0f8      	beq.n	8008754 <_dtoa_r+0x614>
 8008762:	4647      	mov	r7, r8
 8008764:	e03b      	b.n	80087de <_dtoa_r+0x69e>
 8008766:	4b9e      	ldr	r3, [pc, #632]	@ (80089e0 <_dtoa_r+0x8a0>)
 8008768:	f7f7 ff5e 	bl	8000628 <__aeabi_dmul>
 800876c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008770:	e7bc      	b.n	80086ec <_dtoa_r+0x5ac>
 8008772:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8008776:	4656      	mov	r6, sl
 8008778:	e9dd 2300 	ldrd	r2, r3, [sp]
 800877c:	4620      	mov	r0, r4
 800877e:	4629      	mov	r1, r5
 8008780:	f7f8 f87c 	bl	800087c <__aeabi_ddiv>
 8008784:	f7f8 fa00 	bl	8000b88 <__aeabi_d2iz>
 8008788:	4680      	mov	r8, r0
 800878a:	f7f7 fee3 	bl	8000554 <__aeabi_i2d>
 800878e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008792:	f7f7 ff49 	bl	8000628 <__aeabi_dmul>
 8008796:	4602      	mov	r2, r0
 8008798:	460b      	mov	r3, r1
 800879a:	4620      	mov	r0, r4
 800879c:	4629      	mov	r1, r5
 800879e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80087a2:	f7f7 fd89 	bl	80002b8 <__aeabi_dsub>
 80087a6:	f806 4b01 	strb.w	r4, [r6], #1
 80087aa:	9d03      	ldr	r5, [sp, #12]
 80087ac:	eba6 040a 	sub.w	r4, r6, sl
 80087b0:	42a5      	cmp	r5, r4
 80087b2:	4602      	mov	r2, r0
 80087b4:	460b      	mov	r3, r1
 80087b6:	d133      	bne.n	8008820 <_dtoa_r+0x6e0>
 80087b8:	f7f7 fd80 	bl	80002bc <__adddf3>
 80087bc:	e9dd 2300 	ldrd	r2, r3, [sp]
 80087c0:	4604      	mov	r4, r0
 80087c2:	460d      	mov	r5, r1
 80087c4:	f7f8 f9c0 	bl	8000b48 <__aeabi_dcmpgt>
 80087c8:	b9c0      	cbnz	r0, 80087fc <_dtoa_r+0x6bc>
 80087ca:	e9dd 2300 	ldrd	r2, r3, [sp]
 80087ce:	4620      	mov	r0, r4
 80087d0:	4629      	mov	r1, r5
 80087d2:	f7f8 f991 	bl	8000af8 <__aeabi_dcmpeq>
 80087d6:	b110      	cbz	r0, 80087de <_dtoa_r+0x69e>
 80087d8:	f018 0f01 	tst.w	r8, #1
 80087dc:	d10e      	bne.n	80087fc <_dtoa_r+0x6bc>
 80087de:	9902      	ldr	r1, [sp, #8]
 80087e0:	4648      	mov	r0, r9
 80087e2:	f000 fbb3 	bl	8008f4c <_Bfree>
 80087e6:	2300      	movs	r3, #0
 80087e8:	7033      	strb	r3, [r6, #0]
 80087ea:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80087ec:	3701      	adds	r7, #1
 80087ee:	601f      	str	r7, [r3, #0]
 80087f0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	f000 824b 	beq.w	8008c8e <_dtoa_r+0xb4e>
 80087f8:	601e      	str	r6, [r3, #0]
 80087fa:	e248      	b.n	8008c8e <_dtoa_r+0xb4e>
 80087fc:	46b8      	mov	r8, r7
 80087fe:	4633      	mov	r3, r6
 8008800:	461e      	mov	r6, r3
 8008802:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008806:	2a39      	cmp	r2, #57	@ 0x39
 8008808:	d106      	bne.n	8008818 <_dtoa_r+0x6d8>
 800880a:	459a      	cmp	sl, r3
 800880c:	d1f8      	bne.n	8008800 <_dtoa_r+0x6c0>
 800880e:	2230      	movs	r2, #48	@ 0x30
 8008810:	f108 0801 	add.w	r8, r8, #1
 8008814:	f88a 2000 	strb.w	r2, [sl]
 8008818:	781a      	ldrb	r2, [r3, #0]
 800881a:	3201      	adds	r2, #1
 800881c:	701a      	strb	r2, [r3, #0]
 800881e:	e7a0      	b.n	8008762 <_dtoa_r+0x622>
 8008820:	4b6f      	ldr	r3, [pc, #444]	@ (80089e0 <_dtoa_r+0x8a0>)
 8008822:	2200      	movs	r2, #0
 8008824:	f7f7 ff00 	bl	8000628 <__aeabi_dmul>
 8008828:	2200      	movs	r2, #0
 800882a:	2300      	movs	r3, #0
 800882c:	4604      	mov	r4, r0
 800882e:	460d      	mov	r5, r1
 8008830:	f7f8 f962 	bl	8000af8 <__aeabi_dcmpeq>
 8008834:	2800      	cmp	r0, #0
 8008836:	d09f      	beq.n	8008778 <_dtoa_r+0x638>
 8008838:	e7d1      	b.n	80087de <_dtoa_r+0x69e>
 800883a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800883c:	2a00      	cmp	r2, #0
 800883e:	f000 80ea 	beq.w	8008a16 <_dtoa_r+0x8d6>
 8008842:	9a07      	ldr	r2, [sp, #28]
 8008844:	2a01      	cmp	r2, #1
 8008846:	f300 80cd 	bgt.w	80089e4 <_dtoa_r+0x8a4>
 800884a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800884c:	2a00      	cmp	r2, #0
 800884e:	f000 80c1 	beq.w	80089d4 <_dtoa_r+0x894>
 8008852:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8008856:	9c08      	ldr	r4, [sp, #32]
 8008858:	9e00      	ldr	r6, [sp, #0]
 800885a:	9a00      	ldr	r2, [sp, #0]
 800885c:	441a      	add	r2, r3
 800885e:	9200      	str	r2, [sp, #0]
 8008860:	9a06      	ldr	r2, [sp, #24]
 8008862:	2101      	movs	r1, #1
 8008864:	441a      	add	r2, r3
 8008866:	4648      	mov	r0, r9
 8008868:	9206      	str	r2, [sp, #24]
 800886a:	f000 fc23 	bl	80090b4 <__i2b>
 800886e:	4605      	mov	r5, r0
 8008870:	b166      	cbz	r6, 800888c <_dtoa_r+0x74c>
 8008872:	9b06      	ldr	r3, [sp, #24]
 8008874:	2b00      	cmp	r3, #0
 8008876:	dd09      	ble.n	800888c <_dtoa_r+0x74c>
 8008878:	42b3      	cmp	r3, r6
 800887a:	9a00      	ldr	r2, [sp, #0]
 800887c:	bfa8      	it	ge
 800887e:	4633      	movge	r3, r6
 8008880:	1ad2      	subs	r2, r2, r3
 8008882:	9200      	str	r2, [sp, #0]
 8008884:	9a06      	ldr	r2, [sp, #24]
 8008886:	1af6      	subs	r6, r6, r3
 8008888:	1ad3      	subs	r3, r2, r3
 800888a:	9306      	str	r3, [sp, #24]
 800888c:	9b08      	ldr	r3, [sp, #32]
 800888e:	b30b      	cbz	r3, 80088d4 <_dtoa_r+0x794>
 8008890:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008892:	2b00      	cmp	r3, #0
 8008894:	f000 80c6 	beq.w	8008a24 <_dtoa_r+0x8e4>
 8008898:	2c00      	cmp	r4, #0
 800889a:	f000 80c0 	beq.w	8008a1e <_dtoa_r+0x8de>
 800889e:	4629      	mov	r1, r5
 80088a0:	4622      	mov	r2, r4
 80088a2:	4648      	mov	r0, r9
 80088a4:	f000 fcbe 	bl	8009224 <__pow5mult>
 80088a8:	9a02      	ldr	r2, [sp, #8]
 80088aa:	4601      	mov	r1, r0
 80088ac:	4605      	mov	r5, r0
 80088ae:	4648      	mov	r0, r9
 80088b0:	f000 fc16 	bl	80090e0 <__multiply>
 80088b4:	9902      	ldr	r1, [sp, #8]
 80088b6:	4680      	mov	r8, r0
 80088b8:	4648      	mov	r0, r9
 80088ba:	f000 fb47 	bl	8008f4c <_Bfree>
 80088be:	9b08      	ldr	r3, [sp, #32]
 80088c0:	1b1b      	subs	r3, r3, r4
 80088c2:	9308      	str	r3, [sp, #32]
 80088c4:	f000 80b1 	beq.w	8008a2a <_dtoa_r+0x8ea>
 80088c8:	9a08      	ldr	r2, [sp, #32]
 80088ca:	4641      	mov	r1, r8
 80088cc:	4648      	mov	r0, r9
 80088ce:	f000 fca9 	bl	8009224 <__pow5mult>
 80088d2:	9002      	str	r0, [sp, #8]
 80088d4:	2101      	movs	r1, #1
 80088d6:	4648      	mov	r0, r9
 80088d8:	f000 fbec 	bl	80090b4 <__i2b>
 80088dc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80088de:	4604      	mov	r4, r0
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	f000 81d8 	beq.w	8008c96 <_dtoa_r+0xb56>
 80088e6:	461a      	mov	r2, r3
 80088e8:	4601      	mov	r1, r0
 80088ea:	4648      	mov	r0, r9
 80088ec:	f000 fc9a 	bl	8009224 <__pow5mult>
 80088f0:	9b07      	ldr	r3, [sp, #28]
 80088f2:	2b01      	cmp	r3, #1
 80088f4:	4604      	mov	r4, r0
 80088f6:	f300 809f 	bgt.w	8008a38 <_dtoa_r+0x8f8>
 80088fa:	9b04      	ldr	r3, [sp, #16]
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	f040 8097 	bne.w	8008a30 <_dtoa_r+0x8f0>
 8008902:	9b05      	ldr	r3, [sp, #20]
 8008904:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008908:	2b00      	cmp	r3, #0
 800890a:	f040 8093 	bne.w	8008a34 <_dtoa_r+0x8f4>
 800890e:	9b05      	ldr	r3, [sp, #20]
 8008910:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008914:	0d1b      	lsrs	r3, r3, #20
 8008916:	051b      	lsls	r3, r3, #20
 8008918:	b133      	cbz	r3, 8008928 <_dtoa_r+0x7e8>
 800891a:	9b00      	ldr	r3, [sp, #0]
 800891c:	3301      	adds	r3, #1
 800891e:	9300      	str	r3, [sp, #0]
 8008920:	9b06      	ldr	r3, [sp, #24]
 8008922:	3301      	adds	r3, #1
 8008924:	9306      	str	r3, [sp, #24]
 8008926:	2301      	movs	r3, #1
 8008928:	9308      	str	r3, [sp, #32]
 800892a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800892c:	2b00      	cmp	r3, #0
 800892e:	f000 81b8 	beq.w	8008ca2 <_dtoa_r+0xb62>
 8008932:	6923      	ldr	r3, [r4, #16]
 8008934:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008938:	6918      	ldr	r0, [r3, #16]
 800893a:	f000 fb6f 	bl	800901c <__hi0bits>
 800893e:	f1c0 0020 	rsb	r0, r0, #32
 8008942:	9b06      	ldr	r3, [sp, #24]
 8008944:	4418      	add	r0, r3
 8008946:	f010 001f 	ands.w	r0, r0, #31
 800894a:	f000 8082 	beq.w	8008a52 <_dtoa_r+0x912>
 800894e:	f1c0 0320 	rsb	r3, r0, #32
 8008952:	2b04      	cmp	r3, #4
 8008954:	dd73      	ble.n	8008a3e <_dtoa_r+0x8fe>
 8008956:	9b00      	ldr	r3, [sp, #0]
 8008958:	f1c0 001c 	rsb	r0, r0, #28
 800895c:	4403      	add	r3, r0
 800895e:	9300      	str	r3, [sp, #0]
 8008960:	9b06      	ldr	r3, [sp, #24]
 8008962:	4403      	add	r3, r0
 8008964:	4406      	add	r6, r0
 8008966:	9306      	str	r3, [sp, #24]
 8008968:	9b00      	ldr	r3, [sp, #0]
 800896a:	2b00      	cmp	r3, #0
 800896c:	dd05      	ble.n	800897a <_dtoa_r+0x83a>
 800896e:	9902      	ldr	r1, [sp, #8]
 8008970:	461a      	mov	r2, r3
 8008972:	4648      	mov	r0, r9
 8008974:	f000 fcb0 	bl	80092d8 <__lshift>
 8008978:	9002      	str	r0, [sp, #8]
 800897a:	9b06      	ldr	r3, [sp, #24]
 800897c:	2b00      	cmp	r3, #0
 800897e:	dd05      	ble.n	800898c <_dtoa_r+0x84c>
 8008980:	4621      	mov	r1, r4
 8008982:	461a      	mov	r2, r3
 8008984:	4648      	mov	r0, r9
 8008986:	f000 fca7 	bl	80092d8 <__lshift>
 800898a:	4604      	mov	r4, r0
 800898c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800898e:	2b00      	cmp	r3, #0
 8008990:	d061      	beq.n	8008a56 <_dtoa_r+0x916>
 8008992:	9802      	ldr	r0, [sp, #8]
 8008994:	4621      	mov	r1, r4
 8008996:	f000 fd0b 	bl	80093b0 <__mcmp>
 800899a:	2800      	cmp	r0, #0
 800899c:	da5b      	bge.n	8008a56 <_dtoa_r+0x916>
 800899e:	2300      	movs	r3, #0
 80089a0:	9902      	ldr	r1, [sp, #8]
 80089a2:	220a      	movs	r2, #10
 80089a4:	4648      	mov	r0, r9
 80089a6:	f000 faf3 	bl	8008f90 <__multadd>
 80089aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80089ac:	9002      	str	r0, [sp, #8]
 80089ae:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	f000 8177 	beq.w	8008ca6 <_dtoa_r+0xb66>
 80089b8:	4629      	mov	r1, r5
 80089ba:	2300      	movs	r3, #0
 80089bc:	220a      	movs	r2, #10
 80089be:	4648      	mov	r0, r9
 80089c0:	f000 fae6 	bl	8008f90 <__multadd>
 80089c4:	f1bb 0f00 	cmp.w	fp, #0
 80089c8:	4605      	mov	r5, r0
 80089ca:	dc6f      	bgt.n	8008aac <_dtoa_r+0x96c>
 80089cc:	9b07      	ldr	r3, [sp, #28]
 80089ce:	2b02      	cmp	r3, #2
 80089d0:	dc49      	bgt.n	8008a66 <_dtoa_r+0x926>
 80089d2:	e06b      	b.n	8008aac <_dtoa_r+0x96c>
 80089d4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80089d6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80089da:	e73c      	b.n	8008856 <_dtoa_r+0x716>
 80089dc:	3fe00000 	.word	0x3fe00000
 80089e0:	40240000 	.word	0x40240000
 80089e4:	9b03      	ldr	r3, [sp, #12]
 80089e6:	1e5c      	subs	r4, r3, #1
 80089e8:	9b08      	ldr	r3, [sp, #32]
 80089ea:	42a3      	cmp	r3, r4
 80089ec:	db09      	blt.n	8008a02 <_dtoa_r+0x8c2>
 80089ee:	1b1c      	subs	r4, r3, r4
 80089f0:	9b03      	ldr	r3, [sp, #12]
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	f6bf af30 	bge.w	8008858 <_dtoa_r+0x718>
 80089f8:	9b00      	ldr	r3, [sp, #0]
 80089fa:	9a03      	ldr	r2, [sp, #12]
 80089fc:	1a9e      	subs	r6, r3, r2
 80089fe:	2300      	movs	r3, #0
 8008a00:	e72b      	b.n	800885a <_dtoa_r+0x71a>
 8008a02:	9b08      	ldr	r3, [sp, #32]
 8008a04:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008a06:	9408      	str	r4, [sp, #32]
 8008a08:	1ae3      	subs	r3, r4, r3
 8008a0a:	441a      	add	r2, r3
 8008a0c:	9e00      	ldr	r6, [sp, #0]
 8008a0e:	9b03      	ldr	r3, [sp, #12]
 8008a10:	920d      	str	r2, [sp, #52]	@ 0x34
 8008a12:	2400      	movs	r4, #0
 8008a14:	e721      	b.n	800885a <_dtoa_r+0x71a>
 8008a16:	9c08      	ldr	r4, [sp, #32]
 8008a18:	9e00      	ldr	r6, [sp, #0]
 8008a1a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8008a1c:	e728      	b.n	8008870 <_dtoa_r+0x730>
 8008a1e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8008a22:	e751      	b.n	80088c8 <_dtoa_r+0x788>
 8008a24:	9a08      	ldr	r2, [sp, #32]
 8008a26:	9902      	ldr	r1, [sp, #8]
 8008a28:	e750      	b.n	80088cc <_dtoa_r+0x78c>
 8008a2a:	f8cd 8008 	str.w	r8, [sp, #8]
 8008a2e:	e751      	b.n	80088d4 <_dtoa_r+0x794>
 8008a30:	2300      	movs	r3, #0
 8008a32:	e779      	b.n	8008928 <_dtoa_r+0x7e8>
 8008a34:	9b04      	ldr	r3, [sp, #16]
 8008a36:	e777      	b.n	8008928 <_dtoa_r+0x7e8>
 8008a38:	2300      	movs	r3, #0
 8008a3a:	9308      	str	r3, [sp, #32]
 8008a3c:	e779      	b.n	8008932 <_dtoa_r+0x7f2>
 8008a3e:	d093      	beq.n	8008968 <_dtoa_r+0x828>
 8008a40:	9a00      	ldr	r2, [sp, #0]
 8008a42:	331c      	adds	r3, #28
 8008a44:	441a      	add	r2, r3
 8008a46:	9200      	str	r2, [sp, #0]
 8008a48:	9a06      	ldr	r2, [sp, #24]
 8008a4a:	441a      	add	r2, r3
 8008a4c:	441e      	add	r6, r3
 8008a4e:	9206      	str	r2, [sp, #24]
 8008a50:	e78a      	b.n	8008968 <_dtoa_r+0x828>
 8008a52:	4603      	mov	r3, r0
 8008a54:	e7f4      	b.n	8008a40 <_dtoa_r+0x900>
 8008a56:	9b03      	ldr	r3, [sp, #12]
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	46b8      	mov	r8, r7
 8008a5c:	dc20      	bgt.n	8008aa0 <_dtoa_r+0x960>
 8008a5e:	469b      	mov	fp, r3
 8008a60:	9b07      	ldr	r3, [sp, #28]
 8008a62:	2b02      	cmp	r3, #2
 8008a64:	dd1e      	ble.n	8008aa4 <_dtoa_r+0x964>
 8008a66:	f1bb 0f00 	cmp.w	fp, #0
 8008a6a:	f47f adb1 	bne.w	80085d0 <_dtoa_r+0x490>
 8008a6e:	4621      	mov	r1, r4
 8008a70:	465b      	mov	r3, fp
 8008a72:	2205      	movs	r2, #5
 8008a74:	4648      	mov	r0, r9
 8008a76:	f000 fa8b 	bl	8008f90 <__multadd>
 8008a7a:	4601      	mov	r1, r0
 8008a7c:	4604      	mov	r4, r0
 8008a7e:	9802      	ldr	r0, [sp, #8]
 8008a80:	f000 fc96 	bl	80093b0 <__mcmp>
 8008a84:	2800      	cmp	r0, #0
 8008a86:	f77f ada3 	ble.w	80085d0 <_dtoa_r+0x490>
 8008a8a:	4656      	mov	r6, sl
 8008a8c:	2331      	movs	r3, #49	@ 0x31
 8008a8e:	f806 3b01 	strb.w	r3, [r6], #1
 8008a92:	f108 0801 	add.w	r8, r8, #1
 8008a96:	e59f      	b.n	80085d8 <_dtoa_r+0x498>
 8008a98:	9c03      	ldr	r4, [sp, #12]
 8008a9a:	46b8      	mov	r8, r7
 8008a9c:	4625      	mov	r5, r4
 8008a9e:	e7f4      	b.n	8008a8a <_dtoa_r+0x94a>
 8008aa0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8008aa4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	f000 8101 	beq.w	8008cae <_dtoa_r+0xb6e>
 8008aac:	2e00      	cmp	r6, #0
 8008aae:	dd05      	ble.n	8008abc <_dtoa_r+0x97c>
 8008ab0:	4629      	mov	r1, r5
 8008ab2:	4632      	mov	r2, r6
 8008ab4:	4648      	mov	r0, r9
 8008ab6:	f000 fc0f 	bl	80092d8 <__lshift>
 8008aba:	4605      	mov	r5, r0
 8008abc:	9b08      	ldr	r3, [sp, #32]
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d05c      	beq.n	8008b7c <_dtoa_r+0xa3c>
 8008ac2:	6869      	ldr	r1, [r5, #4]
 8008ac4:	4648      	mov	r0, r9
 8008ac6:	f000 fa01 	bl	8008ecc <_Balloc>
 8008aca:	4606      	mov	r6, r0
 8008acc:	b928      	cbnz	r0, 8008ada <_dtoa_r+0x99a>
 8008ace:	4b82      	ldr	r3, [pc, #520]	@ (8008cd8 <_dtoa_r+0xb98>)
 8008ad0:	4602      	mov	r2, r0
 8008ad2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008ad6:	f7ff bb4a 	b.w	800816e <_dtoa_r+0x2e>
 8008ada:	692a      	ldr	r2, [r5, #16]
 8008adc:	3202      	adds	r2, #2
 8008ade:	0092      	lsls	r2, r2, #2
 8008ae0:	f105 010c 	add.w	r1, r5, #12
 8008ae4:	300c      	adds	r0, #12
 8008ae6:	f000 ff0d 	bl	8009904 <memcpy>
 8008aea:	2201      	movs	r2, #1
 8008aec:	4631      	mov	r1, r6
 8008aee:	4648      	mov	r0, r9
 8008af0:	f000 fbf2 	bl	80092d8 <__lshift>
 8008af4:	f10a 0301 	add.w	r3, sl, #1
 8008af8:	9300      	str	r3, [sp, #0]
 8008afa:	eb0a 030b 	add.w	r3, sl, fp
 8008afe:	9308      	str	r3, [sp, #32]
 8008b00:	9b04      	ldr	r3, [sp, #16]
 8008b02:	f003 0301 	and.w	r3, r3, #1
 8008b06:	462f      	mov	r7, r5
 8008b08:	9306      	str	r3, [sp, #24]
 8008b0a:	4605      	mov	r5, r0
 8008b0c:	9b00      	ldr	r3, [sp, #0]
 8008b0e:	9802      	ldr	r0, [sp, #8]
 8008b10:	4621      	mov	r1, r4
 8008b12:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 8008b16:	f7ff fa8b 	bl	8008030 <quorem>
 8008b1a:	4603      	mov	r3, r0
 8008b1c:	3330      	adds	r3, #48	@ 0x30
 8008b1e:	9003      	str	r0, [sp, #12]
 8008b20:	4639      	mov	r1, r7
 8008b22:	9802      	ldr	r0, [sp, #8]
 8008b24:	9309      	str	r3, [sp, #36]	@ 0x24
 8008b26:	f000 fc43 	bl	80093b0 <__mcmp>
 8008b2a:	462a      	mov	r2, r5
 8008b2c:	9004      	str	r0, [sp, #16]
 8008b2e:	4621      	mov	r1, r4
 8008b30:	4648      	mov	r0, r9
 8008b32:	f000 fc59 	bl	80093e8 <__mdiff>
 8008b36:	68c2      	ldr	r2, [r0, #12]
 8008b38:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b3a:	4606      	mov	r6, r0
 8008b3c:	bb02      	cbnz	r2, 8008b80 <_dtoa_r+0xa40>
 8008b3e:	4601      	mov	r1, r0
 8008b40:	9802      	ldr	r0, [sp, #8]
 8008b42:	f000 fc35 	bl	80093b0 <__mcmp>
 8008b46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b48:	4602      	mov	r2, r0
 8008b4a:	4631      	mov	r1, r6
 8008b4c:	4648      	mov	r0, r9
 8008b4e:	920c      	str	r2, [sp, #48]	@ 0x30
 8008b50:	9309      	str	r3, [sp, #36]	@ 0x24
 8008b52:	f000 f9fb 	bl	8008f4c <_Bfree>
 8008b56:	9b07      	ldr	r3, [sp, #28]
 8008b58:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008b5a:	9e00      	ldr	r6, [sp, #0]
 8008b5c:	ea42 0103 	orr.w	r1, r2, r3
 8008b60:	9b06      	ldr	r3, [sp, #24]
 8008b62:	4319      	orrs	r1, r3
 8008b64:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b66:	d10d      	bne.n	8008b84 <_dtoa_r+0xa44>
 8008b68:	2b39      	cmp	r3, #57	@ 0x39
 8008b6a:	d027      	beq.n	8008bbc <_dtoa_r+0xa7c>
 8008b6c:	9a04      	ldr	r2, [sp, #16]
 8008b6e:	2a00      	cmp	r2, #0
 8008b70:	dd01      	ble.n	8008b76 <_dtoa_r+0xa36>
 8008b72:	9b03      	ldr	r3, [sp, #12]
 8008b74:	3331      	adds	r3, #49	@ 0x31
 8008b76:	f88b 3000 	strb.w	r3, [fp]
 8008b7a:	e52e      	b.n	80085da <_dtoa_r+0x49a>
 8008b7c:	4628      	mov	r0, r5
 8008b7e:	e7b9      	b.n	8008af4 <_dtoa_r+0x9b4>
 8008b80:	2201      	movs	r2, #1
 8008b82:	e7e2      	b.n	8008b4a <_dtoa_r+0xa0a>
 8008b84:	9904      	ldr	r1, [sp, #16]
 8008b86:	2900      	cmp	r1, #0
 8008b88:	db04      	blt.n	8008b94 <_dtoa_r+0xa54>
 8008b8a:	9807      	ldr	r0, [sp, #28]
 8008b8c:	4301      	orrs	r1, r0
 8008b8e:	9806      	ldr	r0, [sp, #24]
 8008b90:	4301      	orrs	r1, r0
 8008b92:	d120      	bne.n	8008bd6 <_dtoa_r+0xa96>
 8008b94:	2a00      	cmp	r2, #0
 8008b96:	ddee      	ble.n	8008b76 <_dtoa_r+0xa36>
 8008b98:	9902      	ldr	r1, [sp, #8]
 8008b9a:	9300      	str	r3, [sp, #0]
 8008b9c:	2201      	movs	r2, #1
 8008b9e:	4648      	mov	r0, r9
 8008ba0:	f000 fb9a 	bl	80092d8 <__lshift>
 8008ba4:	4621      	mov	r1, r4
 8008ba6:	9002      	str	r0, [sp, #8]
 8008ba8:	f000 fc02 	bl	80093b0 <__mcmp>
 8008bac:	2800      	cmp	r0, #0
 8008bae:	9b00      	ldr	r3, [sp, #0]
 8008bb0:	dc02      	bgt.n	8008bb8 <_dtoa_r+0xa78>
 8008bb2:	d1e0      	bne.n	8008b76 <_dtoa_r+0xa36>
 8008bb4:	07da      	lsls	r2, r3, #31
 8008bb6:	d5de      	bpl.n	8008b76 <_dtoa_r+0xa36>
 8008bb8:	2b39      	cmp	r3, #57	@ 0x39
 8008bba:	d1da      	bne.n	8008b72 <_dtoa_r+0xa32>
 8008bbc:	2339      	movs	r3, #57	@ 0x39
 8008bbe:	f88b 3000 	strb.w	r3, [fp]
 8008bc2:	4633      	mov	r3, r6
 8008bc4:	461e      	mov	r6, r3
 8008bc6:	3b01      	subs	r3, #1
 8008bc8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008bcc:	2a39      	cmp	r2, #57	@ 0x39
 8008bce:	d04e      	beq.n	8008c6e <_dtoa_r+0xb2e>
 8008bd0:	3201      	adds	r2, #1
 8008bd2:	701a      	strb	r2, [r3, #0]
 8008bd4:	e501      	b.n	80085da <_dtoa_r+0x49a>
 8008bd6:	2a00      	cmp	r2, #0
 8008bd8:	dd03      	ble.n	8008be2 <_dtoa_r+0xaa2>
 8008bda:	2b39      	cmp	r3, #57	@ 0x39
 8008bdc:	d0ee      	beq.n	8008bbc <_dtoa_r+0xa7c>
 8008bde:	3301      	adds	r3, #1
 8008be0:	e7c9      	b.n	8008b76 <_dtoa_r+0xa36>
 8008be2:	9a00      	ldr	r2, [sp, #0]
 8008be4:	9908      	ldr	r1, [sp, #32]
 8008be6:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008bea:	428a      	cmp	r2, r1
 8008bec:	d028      	beq.n	8008c40 <_dtoa_r+0xb00>
 8008bee:	9902      	ldr	r1, [sp, #8]
 8008bf0:	2300      	movs	r3, #0
 8008bf2:	220a      	movs	r2, #10
 8008bf4:	4648      	mov	r0, r9
 8008bf6:	f000 f9cb 	bl	8008f90 <__multadd>
 8008bfa:	42af      	cmp	r7, r5
 8008bfc:	9002      	str	r0, [sp, #8]
 8008bfe:	f04f 0300 	mov.w	r3, #0
 8008c02:	f04f 020a 	mov.w	r2, #10
 8008c06:	4639      	mov	r1, r7
 8008c08:	4648      	mov	r0, r9
 8008c0a:	d107      	bne.n	8008c1c <_dtoa_r+0xadc>
 8008c0c:	f000 f9c0 	bl	8008f90 <__multadd>
 8008c10:	4607      	mov	r7, r0
 8008c12:	4605      	mov	r5, r0
 8008c14:	9b00      	ldr	r3, [sp, #0]
 8008c16:	3301      	adds	r3, #1
 8008c18:	9300      	str	r3, [sp, #0]
 8008c1a:	e777      	b.n	8008b0c <_dtoa_r+0x9cc>
 8008c1c:	f000 f9b8 	bl	8008f90 <__multadd>
 8008c20:	4629      	mov	r1, r5
 8008c22:	4607      	mov	r7, r0
 8008c24:	2300      	movs	r3, #0
 8008c26:	220a      	movs	r2, #10
 8008c28:	4648      	mov	r0, r9
 8008c2a:	f000 f9b1 	bl	8008f90 <__multadd>
 8008c2e:	4605      	mov	r5, r0
 8008c30:	e7f0      	b.n	8008c14 <_dtoa_r+0xad4>
 8008c32:	f1bb 0f00 	cmp.w	fp, #0
 8008c36:	bfcc      	ite	gt
 8008c38:	465e      	movgt	r6, fp
 8008c3a:	2601      	movle	r6, #1
 8008c3c:	4456      	add	r6, sl
 8008c3e:	2700      	movs	r7, #0
 8008c40:	9902      	ldr	r1, [sp, #8]
 8008c42:	9300      	str	r3, [sp, #0]
 8008c44:	2201      	movs	r2, #1
 8008c46:	4648      	mov	r0, r9
 8008c48:	f000 fb46 	bl	80092d8 <__lshift>
 8008c4c:	4621      	mov	r1, r4
 8008c4e:	9002      	str	r0, [sp, #8]
 8008c50:	f000 fbae 	bl	80093b0 <__mcmp>
 8008c54:	2800      	cmp	r0, #0
 8008c56:	dcb4      	bgt.n	8008bc2 <_dtoa_r+0xa82>
 8008c58:	d102      	bne.n	8008c60 <_dtoa_r+0xb20>
 8008c5a:	9b00      	ldr	r3, [sp, #0]
 8008c5c:	07db      	lsls	r3, r3, #31
 8008c5e:	d4b0      	bmi.n	8008bc2 <_dtoa_r+0xa82>
 8008c60:	4633      	mov	r3, r6
 8008c62:	461e      	mov	r6, r3
 8008c64:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008c68:	2a30      	cmp	r2, #48	@ 0x30
 8008c6a:	d0fa      	beq.n	8008c62 <_dtoa_r+0xb22>
 8008c6c:	e4b5      	b.n	80085da <_dtoa_r+0x49a>
 8008c6e:	459a      	cmp	sl, r3
 8008c70:	d1a8      	bne.n	8008bc4 <_dtoa_r+0xa84>
 8008c72:	2331      	movs	r3, #49	@ 0x31
 8008c74:	f108 0801 	add.w	r8, r8, #1
 8008c78:	f88a 3000 	strb.w	r3, [sl]
 8008c7c:	e4ad      	b.n	80085da <_dtoa_r+0x49a>
 8008c7e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008c80:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8008cdc <_dtoa_r+0xb9c>
 8008c84:	b11b      	cbz	r3, 8008c8e <_dtoa_r+0xb4e>
 8008c86:	f10a 0308 	add.w	r3, sl, #8
 8008c8a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8008c8c:	6013      	str	r3, [r2, #0]
 8008c8e:	4650      	mov	r0, sl
 8008c90:	b017      	add	sp, #92	@ 0x5c
 8008c92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c96:	9b07      	ldr	r3, [sp, #28]
 8008c98:	2b01      	cmp	r3, #1
 8008c9a:	f77f ae2e 	ble.w	80088fa <_dtoa_r+0x7ba>
 8008c9e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008ca0:	9308      	str	r3, [sp, #32]
 8008ca2:	2001      	movs	r0, #1
 8008ca4:	e64d      	b.n	8008942 <_dtoa_r+0x802>
 8008ca6:	f1bb 0f00 	cmp.w	fp, #0
 8008caa:	f77f aed9 	ble.w	8008a60 <_dtoa_r+0x920>
 8008cae:	4656      	mov	r6, sl
 8008cb0:	9802      	ldr	r0, [sp, #8]
 8008cb2:	4621      	mov	r1, r4
 8008cb4:	f7ff f9bc 	bl	8008030 <quorem>
 8008cb8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8008cbc:	f806 3b01 	strb.w	r3, [r6], #1
 8008cc0:	eba6 020a 	sub.w	r2, r6, sl
 8008cc4:	4593      	cmp	fp, r2
 8008cc6:	ddb4      	ble.n	8008c32 <_dtoa_r+0xaf2>
 8008cc8:	9902      	ldr	r1, [sp, #8]
 8008cca:	2300      	movs	r3, #0
 8008ccc:	220a      	movs	r2, #10
 8008cce:	4648      	mov	r0, r9
 8008cd0:	f000 f95e 	bl	8008f90 <__multadd>
 8008cd4:	9002      	str	r0, [sp, #8]
 8008cd6:	e7eb      	b.n	8008cb0 <_dtoa_r+0xb70>
 8008cd8:	08009e74 	.word	0x08009e74
 8008cdc:	08009df8 	.word	0x08009df8

08008ce0 <_free_r>:
 8008ce0:	b538      	push	{r3, r4, r5, lr}
 8008ce2:	4605      	mov	r5, r0
 8008ce4:	2900      	cmp	r1, #0
 8008ce6:	d041      	beq.n	8008d6c <_free_r+0x8c>
 8008ce8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008cec:	1f0c      	subs	r4, r1, #4
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	bfb8      	it	lt
 8008cf2:	18e4      	addlt	r4, r4, r3
 8008cf4:	f7ff f826 	bl	8007d44 <__malloc_lock>
 8008cf8:	4a1d      	ldr	r2, [pc, #116]	@ (8008d70 <_free_r+0x90>)
 8008cfa:	6813      	ldr	r3, [r2, #0]
 8008cfc:	b933      	cbnz	r3, 8008d0c <_free_r+0x2c>
 8008cfe:	6063      	str	r3, [r4, #4]
 8008d00:	6014      	str	r4, [r2, #0]
 8008d02:	4628      	mov	r0, r5
 8008d04:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008d08:	f7ff b822 	b.w	8007d50 <__malloc_unlock>
 8008d0c:	42a3      	cmp	r3, r4
 8008d0e:	d908      	bls.n	8008d22 <_free_r+0x42>
 8008d10:	6820      	ldr	r0, [r4, #0]
 8008d12:	1821      	adds	r1, r4, r0
 8008d14:	428b      	cmp	r3, r1
 8008d16:	bf01      	itttt	eq
 8008d18:	6819      	ldreq	r1, [r3, #0]
 8008d1a:	685b      	ldreq	r3, [r3, #4]
 8008d1c:	1809      	addeq	r1, r1, r0
 8008d1e:	6021      	streq	r1, [r4, #0]
 8008d20:	e7ed      	b.n	8008cfe <_free_r+0x1e>
 8008d22:	461a      	mov	r2, r3
 8008d24:	685b      	ldr	r3, [r3, #4]
 8008d26:	b10b      	cbz	r3, 8008d2c <_free_r+0x4c>
 8008d28:	42a3      	cmp	r3, r4
 8008d2a:	d9fa      	bls.n	8008d22 <_free_r+0x42>
 8008d2c:	6811      	ldr	r1, [r2, #0]
 8008d2e:	1850      	adds	r0, r2, r1
 8008d30:	42a0      	cmp	r0, r4
 8008d32:	d10b      	bne.n	8008d4c <_free_r+0x6c>
 8008d34:	6820      	ldr	r0, [r4, #0]
 8008d36:	4401      	add	r1, r0
 8008d38:	1850      	adds	r0, r2, r1
 8008d3a:	4283      	cmp	r3, r0
 8008d3c:	6011      	str	r1, [r2, #0]
 8008d3e:	d1e0      	bne.n	8008d02 <_free_r+0x22>
 8008d40:	6818      	ldr	r0, [r3, #0]
 8008d42:	685b      	ldr	r3, [r3, #4]
 8008d44:	6053      	str	r3, [r2, #4]
 8008d46:	4408      	add	r0, r1
 8008d48:	6010      	str	r0, [r2, #0]
 8008d4a:	e7da      	b.n	8008d02 <_free_r+0x22>
 8008d4c:	d902      	bls.n	8008d54 <_free_r+0x74>
 8008d4e:	230c      	movs	r3, #12
 8008d50:	602b      	str	r3, [r5, #0]
 8008d52:	e7d6      	b.n	8008d02 <_free_r+0x22>
 8008d54:	6820      	ldr	r0, [r4, #0]
 8008d56:	1821      	adds	r1, r4, r0
 8008d58:	428b      	cmp	r3, r1
 8008d5a:	bf04      	itt	eq
 8008d5c:	6819      	ldreq	r1, [r3, #0]
 8008d5e:	685b      	ldreq	r3, [r3, #4]
 8008d60:	6063      	str	r3, [r4, #4]
 8008d62:	bf04      	itt	eq
 8008d64:	1809      	addeq	r1, r1, r0
 8008d66:	6021      	streq	r1, [r4, #0]
 8008d68:	6054      	str	r4, [r2, #4]
 8008d6a:	e7ca      	b.n	8008d02 <_free_r+0x22>
 8008d6c:	bd38      	pop	{r3, r4, r5, pc}
 8008d6e:	bf00      	nop
 8008d70:	20040460 	.word	0x20040460

08008d74 <__sflush_r>:
 8008d74:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008d78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008d7c:	0716      	lsls	r6, r2, #28
 8008d7e:	4605      	mov	r5, r0
 8008d80:	460c      	mov	r4, r1
 8008d82:	d454      	bmi.n	8008e2e <__sflush_r+0xba>
 8008d84:	684b      	ldr	r3, [r1, #4]
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	dc02      	bgt.n	8008d90 <__sflush_r+0x1c>
 8008d8a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	dd48      	ble.n	8008e22 <__sflush_r+0xae>
 8008d90:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008d92:	2e00      	cmp	r6, #0
 8008d94:	d045      	beq.n	8008e22 <__sflush_r+0xae>
 8008d96:	2300      	movs	r3, #0
 8008d98:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008d9c:	682f      	ldr	r7, [r5, #0]
 8008d9e:	6a21      	ldr	r1, [r4, #32]
 8008da0:	602b      	str	r3, [r5, #0]
 8008da2:	d030      	beq.n	8008e06 <__sflush_r+0x92>
 8008da4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008da6:	89a3      	ldrh	r3, [r4, #12]
 8008da8:	0759      	lsls	r1, r3, #29
 8008daa:	d505      	bpl.n	8008db8 <__sflush_r+0x44>
 8008dac:	6863      	ldr	r3, [r4, #4]
 8008dae:	1ad2      	subs	r2, r2, r3
 8008db0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008db2:	b10b      	cbz	r3, 8008db8 <__sflush_r+0x44>
 8008db4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008db6:	1ad2      	subs	r2, r2, r3
 8008db8:	2300      	movs	r3, #0
 8008dba:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008dbc:	6a21      	ldr	r1, [r4, #32]
 8008dbe:	4628      	mov	r0, r5
 8008dc0:	47b0      	blx	r6
 8008dc2:	1c43      	adds	r3, r0, #1
 8008dc4:	89a3      	ldrh	r3, [r4, #12]
 8008dc6:	d106      	bne.n	8008dd6 <__sflush_r+0x62>
 8008dc8:	6829      	ldr	r1, [r5, #0]
 8008dca:	291d      	cmp	r1, #29
 8008dcc:	d82b      	bhi.n	8008e26 <__sflush_r+0xb2>
 8008dce:	4a2a      	ldr	r2, [pc, #168]	@ (8008e78 <__sflush_r+0x104>)
 8008dd0:	40ca      	lsrs	r2, r1
 8008dd2:	07d6      	lsls	r6, r2, #31
 8008dd4:	d527      	bpl.n	8008e26 <__sflush_r+0xb2>
 8008dd6:	2200      	movs	r2, #0
 8008dd8:	6062      	str	r2, [r4, #4]
 8008dda:	04d9      	lsls	r1, r3, #19
 8008ddc:	6922      	ldr	r2, [r4, #16]
 8008dde:	6022      	str	r2, [r4, #0]
 8008de0:	d504      	bpl.n	8008dec <__sflush_r+0x78>
 8008de2:	1c42      	adds	r2, r0, #1
 8008de4:	d101      	bne.n	8008dea <__sflush_r+0x76>
 8008de6:	682b      	ldr	r3, [r5, #0]
 8008de8:	b903      	cbnz	r3, 8008dec <__sflush_r+0x78>
 8008dea:	6560      	str	r0, [r4, #84]	@ 0x54
 8008dec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008dee:	602f      	str	r7, [r5, #0]
 8008df0:	b1b9      	cbz	r1, 8008e22 <__sflush_r+0xae>
 8008df2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008df6:	4299      	cmp	r1, r3
 8008df8:	d002      	beq.n	8008e00 <__sflush_r+0x8c>
 8008dfa:	4628      	mov	r0, r5
 8008dfc:	f7ff ff70 	bl	8008ce0 <_free_r>
 8008e00:	2300      	movs	r3, #0
 8008e02:	6363      	str	r3, [r4, #52]	@ 0x34
 8008e04:	e00d      	b.n	8008e22 <__sflush_r+0xae>
 8008e06:	2301      	movs	r3, #1
 8008e08:	4628      	mov	r0, r5
 8008e0a:	47b0      	blx	r6
 8008e0c:	4602      	mov	r2, r0
 8008e0e:	1c50      	adds	r0, r2, #1
 8008e10:	d1c9      	bne.n	8008da6 <__sflush_r+0x32>
 8008e12:	682b      	ldr	r3, [r5, #0]
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d0c6      	beq.n	8008da6 <__sflush_r+0x32>
 8008e18:	2b1d      	cmp	r3, #29
 8008e1a:	d001      	beq.n	8008e20 <__sflush_r+0xac>
 8008e1c:	2b16      	cmp	r3, #22
 8008e1e:	d11e      	bne.n	8008e5e <__sflush_r+0xea>
 8008e20:	602f      	str	r7, [r5, #0]
 8008e22:	2000      	movs	r0, #0
 8008e24:	e022      	b.n	8008e6c <__sflush_r+0xf8>
 8008e26:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008e2a:	b21b      	sxth	r3, r3
 8008e2c:	e01b      	b.n	8008e66 <__sflush_r+0xf2>
 8008e2e:	690f      	ldr	r7, [r1, #16]
 8008e30:	2f00      	cmp	r7, #0
 8008e32:	d0f6      	beq.n	8008e22 <__sflush_r+0xae>
 8008e34:	0793      	lsls	r3, r2, #30
 8008e36:	680e      	ldr	r6, [r1, #0]
 8008e38:	bf08      	it	eq
 8008e3a:	694b      	ldreq	r3, [r1, #20]
 8008e3c:	600f      	str	r7, [r1, #0]
 8008e3e:	bf18      	it	ne
 8008e40:	2300      	movne	r3, #0
 8008e42:	eba6 0807 	sub.w	r8, r6, r7
 8008e46:	608b      	str	r3, [r1, #8]
 8008e48:	f1b8 0f00 	cmp.w	r8, #0
 8008e4c:	dde9      	ble.n	8008e22 <__sflush_r+0xae>
 8008e4e:	6a21      	ldr	r1, [r4, #32]
 8008e50:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008e52:	4643      	mov	r3, r8
 8008e54:	463a      	mov	r2, r7
 8008e56:	4628      	mov	r0, r5
 8008e58:	47b0      	blx	r6
 8008e5a:	2800      	cmp	r0, #0
 8008e5c:	dc08      	bgt.n	8008e70 <__sflush_r+0xfc>
 8008e5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e62:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008e66:	81a3      	strh	r3, [r4, #12]
 8008e68:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008e6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008e70:	4407      	add	r7, r0
 8008e72:	eba8 0800 	sub.w	r8, r8, r0
 8008e76:	e7e7      	b.n	8008e48 <__sflush_r+0xd4>
 8008e78:	20400001 	.word	0x20400001

08008e7c <_fflush_r>:
 8008e7c:	b538      	push	{r3, r4, r5, lr}
 8008e7e:	690b      	ldr	r3, [r1, #16]
 8008e80:	4605      	mov	r5, r0
 8008e82:	460c      	mov	r4, r1
 8008e84:	b913      	cbnz	r3, 8008e8c <_fflush_r+0x10>
 8008e86:	2500      	movs	r5, #0
 8008e88:	4628      	mov	r0, r5
 8008e8a:	bd38      	pop	{r3, r4, r5, pc}
 8008e8c:	b118      	cbz	r0, 8008e96 <_fflush_r+0x1a>
 8008e8e:	6a03      	ldr	r3, [r0, #32]
 8008e90:	b90b      	cbnz	r3, 8008e96 <_fflush_r+0x1a>
 8008e92:	f7fe ffef 	bl	8007e74 <__sinit>
 8008e96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d0f3      	beq.n	8008e86 <_fflush_r+0xa>
 8008e9e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008ea0:	07d0      	lsls	r0, r2, #31
 8008ea2:	d404      	bmi.n	8008eae <_fflush_r+0x32>
 8008ea4:	0599      	lsls	r1, r3, #22
 8008ea6:	d402      	bmi.n	8008eae <_fflush_r+0x32>
 8008ea8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008eaa:	f7ff f8ba 	bl	8008022 <__retarget_lock_acquire_recursive>
 8008eae:	4628      	mov	r0, r5
 8008eb0:	4621      	mov	r1, r4
 8008eb2:	f7ff ff5f 	bl	8008d74 <__sflush_r>
 8008eb6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008eb8:	07da      	lsls	r2, r3, #31
 8008eba:	4605      	mov	r5, r0
 8008ebc:	d4e4      	bmi.n	8008e88 <_fflush_r+0xc>
 8008ebe:	89a3      	ldrh	r3, [r4, #12]
 8008ec0:	059b      	lsls	r3, r3, #22
 8008ec2:	d4e1      	bmi.n	8008e88 <_fflush_r+0xc>
 8008ec4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008ec6:	f7ff f8ad 	bl	8008024 <__retarget_lock_release_recursive>
 8008eca:	e7dd      	b.n	8008e88 <_fflush_r+0xc>

08008ecc <_Balloc>:
 8008ecc:	b570      	push	{r4, r5, r6, lr}
 8008ece:	69c6      	ldr	r6, [r0, #28]
 8008ed0:	4604      	mov	r4, r0
 8008ed2:	460d      	mov	r5, r1
 8008ed4:	b976      	cbnz	r6, 8008ef4 <_Balloc+0x28>
 8008ed6:	2010      	movs	r0, #16
 8008ed8:	f7fe fcfe 	bl	80078d8 <malloc>
 8008edc:	4602      	mov	r2, r0
 8008ede:	61e0      	str	r0, [r4, #28]
 8008ee0:	b920      	cbnz	r0, 8008eec <_Balloc+0x20>
 8008ee2:	4b18      	ldr	r3, [pc, #96]	@ (8008f44 <_Balloc+0x78>)
 8008ee4:	4818      	ldr	r0, [pc, #96]	@ (8008f48 <_Balloc+0x7c>)
 8008ee6:	216b      	movs	r1, #107	@ 0x6b
 8008ee8:	f000 fd1a 	bl	8009920 <__assert_func>
 8008eec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008ef0:	6006      	str	r6, [r0, #0]
 8008ef2:	60c6      	str	r6, [r0, #12]
 8008ef4:	69e6      	ldr	r6, [r4, #28]
 8008ef6:	68f3      	ldr	r3, [r6, #12]
 8008ef8:	b183      	cbz	r3, 8008f1c <_Balloc+0x50>
 8008efa:	69e3      	ldr	r3, [r4, #28]
 8008efc:	68db      	ldr	r3, [r3, #12]
 8008efe:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008f02:	b9b8      	cbnz	r0, 8008f34 <_Balloc+0x68>
 8008f04:	2101      	movs	r1, #1
 8008f06:	fa01 f605 	lsl.w	r6, r1, r5
 8008f0a:	1d72      	adds	r2, r6, #5
 8008f0c:	0092      	lsls	r2, r2, #2
 8008f0e:	4620      	mov	r0, r4
 8008f10:	f000 fd24 	bl	800995c <_calloc_r>
 8008f14:	b160      	cbz	r0, 8008f30 <_Balloc+0x64>
 8008f16:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008f1a:	e00e      	b.n	8008f3a <_Balloc+0x6e>
 8008f1c:	2221      	movs	r2, #33	@ 0x21
 8008f1e:	2104      	movs	r1, #4
 8008f20:	4620      	mov	r0, r4
 8008f22:	f000 fd1b 	bl	800995c <_calloc_r>
 8008f26:	69e3      	ldr	r3, [r4, #28]
 8008f28:	60f0      	str	r0, [r6, #12]
 8008f2a:	68db      	ldr	r3, [r3, #12]
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d1e4      	bne.n	8008efa <_Balloc+0x2e>
 8008f30:	2000      	movs	r0, #0
 8008f32:	bd70      	pop	{r4, r5, r6, pc}
 8008f34:	6802      	ldr	r2, [r0, #0]
 8008f36:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008f3a:	2300      	movs	r3, #0
 8008f3c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008f40:	e7f7      	b.n	8008f32 <_Balloc+0x66>
 8008f42:	bf00      	nop
 8008f44:	08009e05 	.word	0x08009e05
 8008f48:	08009e85 	.word	0x08009e85

08008f4c <_Bfree>:
 8008f4c:	b570      	push	{r4, r5, r6, lr}
 8008f4e:	69c6      	ldr	r6, [r0, #28]
 8008f50:	4605      	mov	r5, r0
 8008f52:	460c      	mov	r4, r1
 8008f54:	b976      	cbnz	r6, 8008f74 <_Bfree+0x28>
 8008f56:	2010      	movs	r0, #16
 8008f58:	f7fe fcbe 	bl	80078d8 <malloc>
 8008f5c:	4602      	mov	r2, r0
 8008f5e:	61e8      	str	r0, [r5, #28]
 8008f60:	b920      	cbnz	r0, 8008f6c <_Bfree+0x20>
 8008f62:	4b09      	ldr	r3, [pc, #36]	@ (8008f88 <_Bfree+0x3c>)
 8008f64:	4809      	ldr	r0, [pc, #36]	@ (8008f8c <_Bfree+0x40>)
 8008f66:	218f      	movs	r1, #143	@ 0x8f
 8008f68:	f000 fcda 	bl	8009920 <__assert_func>
 8008f6c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008f70:	6006      	str	r6, [r0, #0]
 8008f72:	60c6      	str	r6, [r0, #12]
 8008f74:	b13c      	cbz	r4, 8008f86 <_Bfree+0x3a>
 8008f76:	69eb      	ldr	r3, [r5, #28]
 8008f78:	6862      	ldr	r2, [r4, #4]
 8008f7a:	68db      	ldr	r3, [r3, #12]
 8008f7c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008f80:	6021      	str	r1, [r4, #0]
 8008f82:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008f86:	bd70      	pop	{r4, r5, r6, pc}
 8008f88:	08009e05 	.word	0x08009e05
 8008f8c:	08009e85 	.word	0x08009e85

08008f90 <__multadd>:
 8008f90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f94:	690d      	ldr	r5, [r1, #16]
 8008f96:	4607      	mov	r7, r0
 8008f98:	460c      	mov	r4, r1
 8008f9a:	461e      	mov	r6, r3
 8008f9c:	f101 0c14 	add.w	ip, r1, #20
 8008fa0:	2000      	movs	r0, #0
 8008fa2:	f8dc 3000 	ldr.w	r3, [ip]
 8008fa6:	b299      	uxth	r1, r3
 8008fa8:	fb02 6101 	mla	r1, r2, r1, r6
 8008fac:	0c1e      	lsrs	r6, r3, #16
 8008fae:	0c0b      	lsrs	r3, r1, #16
 8008fb0:	fb02 3306 	mla	r3, r2, r6, r3
 8008fb4:	b289      	uxth	r1, r1
 8008fb6:	3001      	adds	r0, #1
 8008fb8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008fbc:	4285      	cmp	r5, r0
 8008fbe:	f84c 1b04 	str.w	r1, [ip], #4
 8008fc2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008fc6:	dcec      	bgt.n	8008fa2 <__multadd+0x12>
 8008fc8:	b30e      	cbz	r6, 800900e <__multadd+0x7e>
 8008fca:	68a3      	ldr	r3, [r4, #8]
 8008fcc:	42ab      	cmp	r3, r5
 8008fce:	dc19      	bgt.n	8009004 <__multadd+0x74>
 8008fd0:	6861      	ldr	r1, [r4, #4]
 8008fd2:	4638      	mov	r0, r7
 8008fd4:	3101      	adds	r1, #1
 8008fd6:	f7ff ff79 	bl	8008ecc <_Balloc>
 8008fda:	4680      	mov	r8, r0
 8008fdc:	b928      	cbnz	r0, 8008fea <__multadd+0x5a>
 8008fde:	4602      	mov	r2, r0
 8008fe0:	4b0c      	ldr	r3, [pc, #48]	@ (8009014 <__multadd+0x84>)
 8008fe2:	480d      	ldr	r0, [pc, #52]	@ (8009018 <__multadd+0x88>)
 8008fe4:	21ba      	movs	r1, #186	@ 0xba
 8008fe6:	f000 fc9b 	bl	8009920 <__assert_func>
 8008fea:	6922      	ldr	r2, [r4, #16]
 8008fec:	3202      	adds	r2, #2
 8008fee:	f104 010c 	add.w	r1, r4, #12
 8008ff2:	0092      	lsls	r2, r2, #2
 8008ff4:	300c      	adds	r0, #12
 8008ff6:	f000 fc85 	bl	8009904 <memcpy>
 8008ffa:	4621      	mov	r1, r4
 8008ffc:	4638      	mov	r0, r7
 8008ffe:	f7ff ffa5 	bl	8008f4c <_Bfree>
 8009002:	4644      	mov	r4, r8
 8009004:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009008:	3501      	adds	r5, #1
 800900a:	615e      	str	r6, [r3, #20]
 800900c:	6125      	str	r5, [r4, #16]
 800900e:	4620      	mov	r0, r4
 8009010:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009014:	08009e74 	.word	0x08009e74
 8009018:	08009e85 	.word	0x08009e85

0800901c <__hi0bits>:
 800901c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009020:	4603      	mov	r3, r0
 8009022:	bf36      	itet	cc
 8009024:	0403      	lslcc	r3, r0, #16
 8009026:	2000      	movcs	r0, #0
 8009028:	2010      	movcc	r0, #16
 800902a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800902e:	bf3c      	itt	cc
 8009030:	021b      	lslcc	r3, r3, #8
 8009032:	3008      	addcc	r0, #8
 8009034:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009038:	bf3c      	itt	cc
 800903a:	011b      	lslcc	r3, r3, #4
 800903c:	3004      	addcc	r0, #4
 800903e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009042:	bf3c      	itt	cc
 8009044:	009b      	lslcc	r3, r3, #2
 8009046:	3002      	addcc	r0, #2
 8009048:	2b00      	cmp	r3, #0
 800904a:	db05      	blt.n	8009058 <__hi0bits+0x3c>
 800904c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009050:	f100 0001 	add.w	r0, r0, #1
 8009054:	bf08      	it	eq
 8009056:	2020      	moveq	r0, #32
 8009058:	4770      	bx	lr

0800905a <__lo0bits>:
 800905a:	6803      	ldr	r3, [r0, #0]
 800905c:	4602      	mov	r2, r0
 800905e:	f013 0007 	ands.w	r0, r3, #7
 8009062:	d00b      	beq.n	800907c <__lo0bits+0x22>
 8009064:	07d9      	lsls	r1, r3, #31
 8009066:	d421      	bmi.n	80090ac <__lo0bits+0x52>
 8009068:	0798      	lsls	r0, r3, #30
 800906a:	bf49      	itett	mi
 800906c:	085b      	lsrmi	r3, r3, #1
 800906e:	089b      	lsrpl	r3, r3, #2
 8009070:	2001      	movmi	r0, #1
 8009072:	6013      	strmi	r3, [r2, #0]
 8009074:	bf5c      	itt	pl
 8009076:	6013      	strpl	r3, [r2, #0]
 8009078:	2002      	movpl	r0, #2
 800907a:	4770      	bx	lr
 800907c:	b299      	uxth	r1, r3
 800907e:	b909      	cbnz	r1, 8009084 <__lo0bits+0x2a>
 8009080:	0c1b      	lsrs	r3, r3, #16
 8009082:	2010      	movs	r0, #16
 8009084:	b2d9      	uxtb	r1, r3
 8009086:	b909      	cbnz	r1, 800908c <__lo0bits+0x32>
 8009088:	3008      	adds	r0, #8
 800908a:	0a1b      	lsrs	r3, r3, #8
 800908c:	0719      	lsls	r1, r3, #28
 800908e:	bf04      	itt	eq
 8009090:	091b      	lsreq	r3, r3, #4
 8009092:	3004      	addeq	r0, #4
 8009094:	0799      	lsls	r1, r3, #30
 8009096:	bf04      	itt	eq
 8009098:	089b      	lsreq	r3, r3, #2
 800909a:	3002      	addeq	r0, #2
 800909c:	07d9      	lsls	r1, r3, #31
 800909e:	d403      	bmi.n	80090a8 <__lo0bits+0x4e>
 80090a0:	085b      	lsrs	r3, r3, #1
 80090a2:	f100 0001 	add.w	r0, r0, #1
 80090a6:	d003      	beq.n	80090b0 <__lo0bits+0x56>
 80090a8:	6013      	str	r3, [r2, #0]
 80090aa:	4770      	bx	lr
 80090ac:	2000      	movs	r0, #0
 80090ae:	4770      	bx	lr
 80090b0:	2020      	movs	r0, #32
 80090b2:	4770      	bx	lr

080090b4 <__i2b>:
 80090b4:	b510      	push	{r4, lr}
 80090b6:	460c      	mov	r4, r1
 80090b8:	2101      	movs	r1, #1
 80090ba:	f7ff ff07 	bl	8008ecc <_Balloc>
 80090be:	4602      	mov	r2, r0
 80090c0:	b928      	cbnz	r0, 80090ce <__i2b+0x1a>
 80090c2:	4b05      	ldr	r3, [pc, #20]	@ (80090d8 <__i2b+0x24>)
 80090c4:	4805      	ldr	r0, [pc, #20]	@ (80090dc <__i2b+0x28>)
 80090c6:	f240 1145 	movw	r1, #325	@ 0x145
 80090ca:	f000 fc29 	bl	8009920 <__assert_func>
 80090ce:	2301      	movs	r3, #1
 80090d0:	6144      	str	r4, [r0, #20]
 80090d2:	6103      	str	r3, [r0, #16]
 80090d4:	bd10      	pop	{r4, pc}
 80090d6:	bf00      	nop
 80090d8:	08009e74 	.word	0x08009e74
 80090dc:	08009e85 	.word	0x08009e85

080090e0 <__multiply>:
 80090e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090e4:	4617      	mov	r7, r2
 80090e6:	690a      	ldr	r2, [r1, #16]
 80090e8:	693b      	ldr	r3, [r7, #16]
 80090ea:	429a      	cmp	r2, r3
 80090ec:	bfa8      	it	ge
 80090ee:	463b      	movge	r3, r7
 80090f0:	4689      	mov	r9, r1
 80090f2:	bfa4      	itt	ge
 80090f4:	460f      	movge	r7, r1
 80090f6:	4699      	movge	r9, r3
 80090f8:	693d      	ldr	r5, [r7, #16]
 80090fa:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80090fe:	68bb      	ldr	r3, [r7, #8]
 8009100:	6879      	ldr	r1, [r7, #4]
 8009102:	eb05 060a 	add.w	r6, r5, sl
 8009106:	42b3      	cmp	r3, r6
 8009108:	b085      	sub	sp, #20
 800910a:	bfb8      	it	lt
 800910c:	3101      	addlt	r1, #1
 800910e:	f7ff fedd 	bl	8008ecc <_Balloc>
 8009112:	b930      	cbnz	r0, 8009122 <__multiply+0x42>
 8009114:	4602      	mov	r2, r0
 8009116:	4b41      	ldr	r3, [pc, #260]	@ (800921c <__multiply+0x13c>)
 8009118:	4841      	ldr	r0, [pc, #260]	@ (8009220 <__multiply+0x140>)
 800911a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800911e:	f000 fbff 	bl	8009920 <__assert_func>
 8009122:	f100 0414 	add.w	r4, r0, #20
 8009126:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800912a:	4623      	mov	r3, r4
 800912c:	2200      	movs	r2, #0
 800912e:	4573      	cmp	r3, lr
 8009130:	d320      	bcc.n	8009174 <__multiply+0x94>
 8009132:	f107 0814 	add.w	r8, r7, #20
 8009136:	f109 0114 	add.w	r1, r9, #20
 800913a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800913e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8009142:	9302      	str	r3, [sp, #8]
 8009144:	1beb      	subs	r3, r5, r7
 8009146:	3b15      	subs	r3, #21
 8009148:	f023 0303 	bic.w	r3, r3, #3
 800914c:	3304      	adds	r3, #4
 800914e:	3715      	adds	r7, #21
 8009150:	42bd      	cmp	r5, r7
 8009152:	bf38      	it	cc
 8009154:	2304      	movcc	r3, #4
 8009156:	9301      	str	r3, [sp, #4]
 8009158:	9b02      	ldr	r3, [sp, #8]
 800915a:	9103      	str	r1, [sp, #12]
 800915c:	428b      	cmp	r3, r1
 800915e:	d80c      	bhi.n	800917a <__multiply+0x9a>
 8009160:	2e00      	cmp	r6, #0
 8009162:	dd03      	ble.n	800916c <__multiply+0x8c>
 8009164:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8009168:	2b00      	cmp	r3, #0
 800916a:	d055      	beq.n	8009218 <__multiply+0x138>
 800916c:	6106      	str	r6, [r0, #16]
 800916e:	b005      	add	sp, #20
 8009170:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009174:	f843 2b04 	str.w	r2, [r3], #4
 8009178:	e7d9      	b.n	800912e <__multiply+0x4e>
 800917a:	f8b1 a000 	ldrh.w	sl, [r1]
 800917e:	f1ba 0f00 	cmp.w	sl, #0
 8009182:	d01f      	beq.n	80091c4 <__multiply+0xe4>
 8009184:	46c4      	mov	ip, r8
 8009186:	46a1      	mov	r9, r4
 8009188:	2700      	movs	r7, #0
 800918a:	f85c 2b04 	ldr.w	r2, [ip], #4
 800918e:	f8d9 3000 	ldr.w	r3, [r9]
 8009192:	fa1f fb82 	uxth.w	fp, r2
 8009196:	b29b      	uxth	r3, r3
 8009198:	fb0a 330b 	mla	r3, sl, fp, r3
 800919c:	443b      	add	r3, r7
 800919e:	f8d9 7000 	ldr.w	r7, [r9]
 80091a2:	0c12      	lsrs	r2, r2, #16
 80091a4:	0c3f      	lsrs	r7, r7, #16
 80091a6:	fb0a 7202 	mla	r2, sl, r2, r7
 80091aa:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80091ae:	b29b      	uxth	r3, r3
 80091b0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80091b4:	4565      	cmp	r5, ip
 80091b6:	f849 3b04 	str.w	r3, [r9], #4
 80091ba:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80091be:	d8e4      	bhi.n	800918a <__multiply+0xaa>
 80091c0:	9b01      	ldr	r3, [sp, #4]
 80091c2:	50e7      	str	r7, [r4, r3]
 80091c4:	9b03      	ldr	r3, [sp, #12]
 80091c6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80091ca:	3104      	adds	r1, #4
 80091cc:	f1b9 0f00 	cmp.w	r9, #0
 80091d0:	d020      	beq.n	8009214 <__multiply+0x134>
 80091d2:	6823      	ldr	r3, [r4, #0]
 80091d4:	4647      	mov	r7, r8
 80091d6:	46a4      	mov	ip, r4
 80091d8:	f04f 0a00 	mov.w	sl, #0
 80091dc:	f8b7 b000 	ldrh.w	fp, [r7]
 80091e0:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80091e4:	fb09 220b 	mla	r2, r9, fp, r2
 80091e8:	4452      	add	r2, sl
 80091ea:	b29b      	uxth	r3, r3
 80091ec:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80091f0:	f84c 3b04 	str.w	r3, [ip], #4
 80091f4:	f857 3b04 	ldr.w	r3, [r7], #4
 80091f8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80091fc:	f8bc 3000 	ldrh.w	r3, [ip]
 8009200:	fb09 330a 	mla	r3, r9, sl, r3
 8009204:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8009208:	42bd      	cmp	r5, r7
 800920a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800920e:	d8e5      	bhi.n	80091dc <__multiply+0xfc>
 8009210:	9a01      	ldr	r2, [sp, #4]
 8009212:	50a3      	str	r3, [r4, r2]
 8009214:	3404      	adds	r4, #4
 8009216:	e79f      	b.n	8009158 <__multiply+0x78>
 8009218:	3e01      	subs	r6, #1
 800921a:	e7a1      	b.n	8009160 <__multiply+0x80>
 800921c:	08009e74 	.word	0x08009e74
 8009220:	08009e85 	.word	0x08009e85

08009224 <__pow5mult>:
 8009224:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009228:	4615      	mov	r5, r2
 800922a:	f012 0203 	ands.w	r2, r2, #3
 800922e:	4607      	mov	r7, r0
 8009230:	460e      	mov	r6, r1
 8009232:	d007      	beq.n	8009244 <__pow5mult+0x20>
 8009234:	4c25      	ldr	r4, [pc, #148]	@ (80092cc <__pow5mult+0xa8>)
 8009236:	3a01      	subs	r2, #1
 8009238:	2300      	movs	r3, #0
 800923a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800923e:	f7ff fea7 	bl	8008f90 <__multadd>
 8009242:	4606      	mov	r6, r0
 8009244:	10ad      	asrs	r5, r5, #2
 8009246:	d03d      	beq.n	80092c4 <__pow5mult+0xa0>
 8009248:	69fc      	ldr	r4, [r7, #28]
 800924a:	b97c      	cbnz	r4, 800926c <__pow5mult+0x48>
 800924c:	2010      	movs	r0, #16
 800924e:	f7fe fb43 	bl	80078d8 <malloc>
 8009252:	4602      	mov	r2, r0
 8009254:	61f8      	str	r0, [r7, #28]
 8009256:	b928      	cbnz	r0, 8009264 <__pow5mult+0x40>
 8009258:	4b1d      	ldr	r3, [pc, #116]	@ (80092d0 <__pow5mult+0xac>)
 800925a:	481e      	ldr	r0, [pc, #120]	@ (80092d4 <__pow5mult+0xb0>)
 800925c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009260:	f000 fb5e 	bl	8009920 <__assert_func>
 8009264:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009268:	6004      	str	r4, [r0, #0]
 800926a:	60c4      	str	r4, [r0, #12]
 800926c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009270:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009274:	b94c      	cbnz	r4, 800928a <__pow5mult+0x66>
 8009276:	f240 2171 	movw	r1, #625	@ 0x271
 800927a:	4638      	mov	r0, r7
 800927c:	f7ff ff1a 	bl	80090b4 <__i2b>
 8009280:	2300      	movs	r3, #0
 8009282:	f8c8 0008 	str.w	r0, [r8, #8]
 8009286:	4604      	mov	r4, r0
 8009288:	6003      	str	r3, [r0, #0]
 800928a:	f04f 0900 	mov.w	r9, #0
 800928e:	07eb      	lsls	r3, r5, #31
 8009290:	d50a      	bpl.n	80092a8 <__pow5mult+0x84>
 8009292:	4631      	mov	r1, r6
 8009294:	4622      	mov	r2, r4
 8009296:	4638      	mov	r0, r7
 8009298:	f7ff ff22 	bl	80090e0 <__multiply>
 800929c:	4631      	mov	r1, r6
 800929e:	4680      	mov	r8, r0
 80092a0:	4638      	mov	r0, r7
 80092a2:	f7ff fe53 	bl	8008f4c <_Bfree>
 80092a6:	4646      	mov	r6, r8
 80092a8:	106d      	asrs	r5, r5, #1
 80092aa:	d00b      	beq.n	80092c4 <__pow5mult+0xa0>
 80092ac:	6820      	ldr	r0, [r4, #0]
 80092ae:	b938      	cbnz	r0, 80092c0 <__pow5mult+0x9c>
 80092b0:	4622      	mov	r2, r4
 80092b2:	4621      	mov	r1, r4
 80092b4:	4638      	mov	r0, r7
 80092b6:	f7ff ff13 	bl	80090e0 <__multiply>
 80092ba:	6020      	str	r0, [r4, #0]
 80092bc:	f8c0 9000 	str.w	r9, [r0]
 80092c0:	4604      	mov	r4, r0
 80092c2:	e7e4      	b.n	800928e <__pow5mult+0x6a>
 80092c4:	4630      	mov	r0, r6
 80092c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80092ca:	bf00      	nop
 80092cc:	08009f38 	.word	0x08009f38
 80092d0:	08009e05 	.word	0x08009e05
 80092d4:	08009e85 	.word	0x08009e85

080092d8 <__lshift>:
 80092d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80092dc:	460c      	mov	r4, r1
 80092de:	6849      	ldr	r1, [r1, #4]
 80092e0:	6923      	ldr	r3, [r4, #16]
 80092e2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80092e6:	68a3      	ldr	r3, [r4, #8]
 80092e8:	4607      	mov	r7, r0
 80092ea:	4691      	mov	r9, r2
 80092ec:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80092f0:	f108 0601 	add.w	r6, r8, #1
 80092f4:	42b3      	cmp	r3, r6
 80092f6:	db0b      	blt.n	8009310 <__lshift+0x38>
 80092f8:	4638      	mov	r0, r7
 80092fa:	f7ff fde7 	bl	8008ecc <_Balloc>
 80092fe:	4605      	mov	r5, r0
 8009300:	b948      	cbnz	r0, 8009316 <__lshift+0x3e>
 8009302:	4602      	mov	r2, r0
 8009304:	4b28      	ldr	r3, [pc, #160]	@ (80093a8 <__lshift+0xd0>)
 8009306:	4829      	ldr	r0, [pc, #164]	@ (80093ac <__lshift+0xd4>)
 8009308:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800930c:	f000 fb08 	bl	8009920 <__assert_func>
 8009310:	3101      	adds	r1, #1
 8009312:	005b      	lsls	r3, r3, #1
 8009314:	e7ee      	b.n	80092f4 <__lshift+0x1c>
 8009316:	2300      	movs	r3, #0
 8009318:	f100 0114 	add.w	r1, r0, #20
 800931c:	f100 0210 	add.w	r2, r0, #16
 8009320:	4618      	mov	r0, r3
 8009322:	4553      	cmp	r3, sl
 8009324:	db33      	blt.n	800938e <__lshift+0xb6>
 8009326:	6920      	ldr	r0, [r4, #16]
 8009328:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800932c:	f104 0314 	add.w	r3, r4, #20
 8009330:	f019 091f 	ands.w	r9, r9, #31
 8009334:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009338:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800933c:	d02b      	beq.n	8009396 <__lshift+0xbe>
 800933e:	f1c9 0e20 	rsb	lr, r9, #32
 8009342:	468a      	mov	sl, r1
 8009344:	2200      	movs	r2, #0
 8009346:	6818      	ldr	r0, [r3, #0]
 8009348:	fa00 f009 	lsl.w	r0, r0, r9
 800934c:	4310      	orrs	r0, r2
 800934e:	f84a 0b04 	str.w	r0, [sl], #4
 8009352:	f853 2b04 	ldr.w	r2, [r3], #4
 8009356:	459c      	cmp	ip, r3
 8009358:	fa22 f20e 	lsr.w	r2, r2, lr
 800935c:	d8f3      	bhi.n	8009346 <__lshift+0x6e>
 800935e:	ebac 0304 	sub.w	r3, ip, r4
 8009362:	3b15      	subs	r3, #21
 8009364:	f023 0303 	bic.w	r3, r3, #3
 8009368:	3304      	adds	r3, #4
 800936a:	f104 0015 	add.w	r0, r4, #21
 800936e:	4560      	cmp	r0, ip
 8009370:	bf88      	it	hi
 8009372:	2304      	movhi	r3, #4
 8009374:	50ca      	str	r2, [r1, r3]
 8009376:	b10a      	cbz	r2, 800937c <__lshift+0xa4>
 8009378:	f108 0602 	add.w	r6, r8, #2
 800937c:	3e01      	subs	r6, #1
 800937e:	4638      	mov	r0, r7
 8009380:	612e      	str	r6, [r5, #16]
 8009382:	4621      	mov	r1, r4
 8009384:	f7ff fde2 	bl	8008f4c <_Bfree>
 8009388:	4628      	mov	r0, r5
 800938a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800938e:	f842 0f04 	str.w	r0, [r2, #4]!
 8009392:	3301      	adds	r3, #1
 8009394:	e7c5      	b.n	8009322 <__lshift+0x4a>
 8009396:	3904      	subs	r1, #4
 8009398:	f853 2b04 	ldr.w	r2, [r3], #4
 800939c:	f841 2f04 	str.w	r2, [r1, #4]!
 80093a0:	459c      	cmp	ip, r3
 80093a2:	d8f9      	bhi.n	8009398 <__lshift+0xc0>
 80093a4:	e7ea      	b.n	800937c <__lshift+0xa4>
 80093a6:	bf00      	nop
 80093a8:	08009e74 	.word	0x08009e74
 80093ac:	08009e85 	.word	0x08009e85

080093b0 <__mcmp>:
 80093b0:	690a      	ldr	r2, [r1, #16]
 80093b2:	4603      	mov	r3, r0
 80093b4:	6900      	ldr	r0, [r0, #16]
 80093b6:	1a80      	subs	r0, r0, r2
 80093b8:	b530      	push	{r4, r5, lr}
 80093ba:	d10e      	bne.n	80093da <__mcmp+0x2a>
 80093bc:	3314      	adds	r3, #20
 80093be:	3114      	adds	r1, #20
 80093c0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80093c4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80093c8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80093cc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80093d0:	4295      	cmp	r5, r2
 80093d2:	d003      	beq.n	80093dc <__mcmp+0x2c>
 80093d4:	d205      	bcs.n	80093e2 <__mcmp+0x32>
 80093d6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80093da:	bd30      	pop	{r4, r5, pc}
 80093dc:	42a3      	cmp	r3, r4
 80093de:	d3f3      	bcc.n	80093c8 <__mcmp+0x18>
 80093e0:	e7fb      	b.n	80093da <__mcmp+0x2a>
 80093e2:	2001      	movs	r0, #1
 80093e4:	e7f9      	b.n	80093da <__mcmp+0x2a>
	...

080093e8 <__mdiff>:
 80093e8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093ec:	4689      	mov	r9, r1
 80093ee:	4606      	mov	r6, r0
 80093f0:	4611      	mov	r1, r2
 80093f2:	4648      	mov	r0, r9
 80093f4:	4614      	mov	r4, r2
 80093f6:	f7ff ffdb 	bl	80093b0 <__mcmp>
 80093fa:	1e05      	subs	r5, r0, #0
 80093fc:	d112      	bne.n	8009424 <__mdiff+0x3c>
 80093fe:	4629      	mov	r1, r5
 8009400:	4630      	mov	r0, r6
 8009402:	f7ff fd63 	bl	8008ecc <_Balloc>
 8009406:	4602      	mov	r2, r0
 8009408:	b928      	cbnz	r0, 8009416 <__mdiff+0x2e>
 800940a:	4b3f      	ldr	r3, [pc, #252]	@ (8009508 <__mdiff+0x120>)
 800940c:	f240 2137 	movw	r1, #567	@ 0x237
 8009410:	483e      	ldr	r0, [pc, #248]	@ (800950c <__mdiff+0x124>)
 8009412:	f000 fa85 	bl	8009920 <__assert_func>
 8009416:	2301      	movs	r3, #1
 8009418:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800941c:	4610      	mov	r0, r2
 800941e:	b003      	add	sp, #12
 8009420:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009424:	bfbc      	itt	lt
 8009426:	464b      	movlt	r3, r9
 8009428:	46a1      	movlt	r9, r4
 800942a:	4630      	mov	r0, r6
 800942c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009430:	bfba      	itte	lt
 8009432:	461c      	movlt	r4, r3
 8009434:	2501      	movlt	r5, #1
 8009436:	2500      	movge	r5, #0
 8009438:	f7ff fd48 	bl	8008ecc <_Balloc>
 800943c:	4602      	mov	r2, r0
 800943e:	b918      	cbnz	r0, 8009448 <__mdiff+0x60>
 8009440:	4b31      	ldr	r3, [pc, #196]	@ (8009508 <__mdiff+0x120>)
 8009442:	f240 2145 	movw	r1, #581	@ 0x245
 8009446:	e7e3      	b.n	8009410 <__mdiff+0x28>
 8009448:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800944c:	6926      	ldr	r6, [r4, #16]
 800944e:	60c5      	str	r5, [r0, #12]
 8009450:	f109 0310 	add.w	r3, r9, #16
 8009454:	f109 0514 	add.w	r5, r9, #20
 8009458:	f104 0e14 	add.w	lr, r4, #20
 800945c:	f100 0b14 	add.w	fp, r0, #20
 8009460:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009464:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009468:	9301      	str	r3, [sp, #4]
 800946a:	46d9      	mov	r9, fp
 800946c:	f04f 0c00 	mov.w	ip, #0
 8009470:	9b01      	ldr	r3, [sp, #4]
 8009472:	f85e 0b04 	ldr.w	r0, [lr], #4
 8009476:	f853 af04 	ldr.w	sl, [r3, #4]!
 800947a:	9301      	str	r3, [sp, #4]
 800947c:	fa1f f38a 	uxth.w	r3, sl
 8009480:	4619      	mov	r1, r3
 8009482:	b283      	uxth	r3, r0
 8009484:	1acb      	subs	r3, r1, r3
 8009486:	0c00      	lsrs	r0, r0, #16
 8009488:	4463      	add	r3, ip
 800948a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800948e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009492:	b29b      	uxth	r3, r3
 8009494:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009498:	4576      	cmp	r6, lr
 800949a:	f849 3b04 	str.w	r3, [r9], #4
 800949e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80094a2:	d8e5      	bhi.n	8009470 <__mdiff+0x88>
 80094a4:	1b33      	subs	r3, r6, r4
 80094a6:	3b15      	subs	r3, #21
 80094a8:	f023 0303 	bic.w	r3, r3, #3
 80094ac:	3415      	adds	r4, #21
 80094ae:	3304      	adds	r3, #4
 80094b0:	42a6      	cmp	r6, r4
 80094b2:	bf38      	it	cc
 80094b4:	2304      	movcc	r3, #4
 80094b6:	441d      	add	r5, r3
 80094b8:	445b      	add	r3, fp
 80094ba:	461e      	mov	r6, r3
 80094bc:	462c      	mov	r4, r5
 80094be:	4544      	cmp	r4, r8
 80094c0:	d30e      	bcc.n	80094e0 <__mdiff+0xf8>
 80094c2:	f108 0103 	add.w	r1, r8, #3
 80094c6:	1b49      	subs	r1, r1, r5
 80094c8:	f021 0103 	bic.w	r1, r1, #3
 80094cc:	3d03      	subs	r5, #3
 80094ce:	45a8      	cmp	r8, r5
 80094d0:	bf38      	it	cc
 80094d2:	2100      	movcc	r1, #0
 80094d4:	440b      	add	r3, r1
 80094d6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80094da:	b191      	cbz	r1, 8009502 <__mdiff+0x11a>
 80094dc:	6117      	str	r7, [r2, #16]
 80094de:	e79d      	b.n	800941c <__mdiff+0x34>
 80094e0:	f854 1b04 	ldr.w	r1, [r4], #4
 80094e4:	46e6      	mov	lr, ip
 80094e6:	0c08      	lsrs	r0, r1, #16
 80094e8:	fa1c fc81 	uxtah	ip, ip, r1
 80094ec:	4471      	add	r1, lr
 80094ee:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80094f2:	b289      	uxth	r1, r1
 80094f4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80094f8:	f846 1b04 	str.w	r1, [r6], #4
 80094fc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009500:	e7dd      	b.n	80094be <__mdiff+0xd6>
 8009502:	3f01      	subs	r7, #1
 8009504:	e7e7      	b.n	80094d6 <__mdiff+0xee>
 8009506:	bf00      	nop
 8009508:	08009e74 	.word	0x08009e74
 800950c:	08009e85 	.word	0x08009e85

08009510 <__d2b>:
 8009510:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009514:	460f      	mov	r7, r1
 8009516:	2101      	movs	r1, #1
 8009518:	ec59 8b10 	vmov	r8, r9, d0
 800951c:	4616      	mov	r6, r2
 800951e:	f7ff fcd5 	bl	8008ecc <_Balloc>
 8009522:	4604      	mov	r4, r0
 8009524:	b930      	cbnz	r0, 8009534 <__d2b+0x24>
 8009526:	4602      	mov	r2, r0
 8009528:	4b23      	ldr	r3, [pc, #140]	@ (80095b8 <__d2b+0xa8>)
 800952a:	4824      	ldr	r0, [pc, #144]	@ (80095bc <__d2b+0xac>)
 800952c:	f240 310f 	movw	r1, #783	@ 0x30f
 8009530:	f000 f9f6 	bl	8009920 <__assert_func>
 8009534:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009538:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800953c:	b10d      	cbz	r5, 8009542 <__d2b+0x32>
 800953e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009542:	9301      	str	r3, [sp, #4]
 8009544:	f1b8 0300 	subs.w	r3, r8, #0
 8009548:	d023      	beq.n	8009592 <__d2b+0x82>
 800954a:	4668      	mov	r0, sp
 800954c:	9300      	str	r3, [sp, #0]
 800954e:	f7ff fd84 	bl	800905a <__lo0bits>
 8009552:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009556:	b1d0      	cbz	r0, 800958e <__d2b+0x7e>
 8009558:	f1c0 0320 	rsb	r3, r0, #32
 800955c:	fa02 f303 	lsl.w	r3, r2, r3
 8009560:	430b      	orrs	r3, r1
 8009562:	40c2      	lsrs	r2, r0
 8009564:	6163      	str	r3, [r4, #20]
 8009566:	9201      	str	r2, [sp, #4]
 8009568:	9b01      	ldr	r3, [sp, #4]
 800956a:	61a3      	str	r3, [r4, #24]
 800956c:	2b00      	cmp	r3, #0
 800956e:	bf0c      	ite	eq
 8009570:	2201      	moveq	r2, #1
 8009572:	2202      	movne	r2, #2
 8009574:	6122      	str	r2, [r4, #16]
 8009576:	b1a5      	cbz	r5, 80095a2 <__d2b+0x92>
 8009578:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800957c:	4405      	add	r5, r0
 800957e:	603d      	str	r5, [r7, #0]
 8009580:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009584:	6030      	str	r0, [r6, #0]
 8009586:	4620      	mov	r0, r4
 8009588:	b003      	add	sp, #12
 800958a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800958e:	6161      	str	r1, [r4, #20]
 8009590:	e7ea      	b.n	8009568 <__d2b+0x58>
 8009592:	a801      	add	r0, sp, #4
 8009594:	f7ff fd61 	bl	800905a <__lo0bits>
 8009598:	9b01      	ldr	r3, [sp, #4]
 800959a:	6163      	str	r3, [r4, #20]
 800959c:	3020      	adds	r0, #32
 800959e:	2201      	movs	r2, #1
 80095a0:	e7e8      	b.n	8009574 <__d2b+0x64>
 80095a2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80095a6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80095aa:	6038      	str	r0, [r7, #0]
 80095ac:	6918      	ldr	r0, [r3, #16]
 80095ae:	f7ff fd35 	bl	800901c <__hi0bits>
 80095b2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80095b6:	e7e5      	b.n	8009584 <__d2b+0x74>
 80095b8:	08009e74 	.word	0x08009e74
 80095bc:	08009e85 	.word	0x08009e85

080095c0 <__sread>:
 80095c0:	b510      	push	{r4, lr}
 80095c2:	460c      	mov	r4, r1
 80095c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80095c8:	f000 f956 	bl	8009878 <_read_r>
 80095cc:	2800      	cmp	r0, #0
 80095ce:	bfab      	itete	ge
 80095d0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80095d2:	89a3      	ldrhlt	r3, [r4, #12]
 80095d4:	181b      	addge	r3, r3, r0
 80095d6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80095da:	bfac      	ite	ge
 80095dc:	6563      	strge	r3, [r4, #84]	@ 0x54
 80095de:	81a3      	strhlt	r3, [r4, #12]
 80095e0:	bd10      	pop	{r4, pc}

080095e2 <__swrite>:
 80095e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80095e6:	461f      	mov	r7, r3
 80095e8:	898b      	ldrh	r3, [r1, #12]
 80095ea:	05db      	lsls	r3, r3, #23
 80095ec:	4605      	mov	r5, r0
 80095ee:	460c      	mov	r4, r1
 80095f0:	4616      	mov	r6, r2
 80095f2:	d505      	bpl.n	8009600 <__swrite+0x1e>
 80095f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80095f8:	2302      	movs	r3, #2
 80095fa:	2200      	movs	r2, #0
 80095fc:	f000 f92a 	bl	8009854 <_lseek_r>
 8009600:	89a3      	ldrh	r3, [r4, #12]
 8009602:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009606:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800960a:	81a3      	strh	r3, [r4, #12]
 800960c:	4632      	mov	r2, r6
 800960e:	463b      	mov	r3, r7
 8009610:	4628      	mov	r0, r5
 8009612:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009616:	f000 b941 	b.w	800989c <_write_r>

0800961a <__sseek>:
 800961a:	b510      	push	{r4, lr}
 800961c:	460c      	mov	r4, r1
 800961e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009622:	f000 f917 	bl	8009854 <_lseek_r>
 8009626:	1c43      	adds	r3, r0, #1
 8009628:	89a3      	ldrh	r3, [r4, #12]
 800962a:	bf15      	itete	ne
 800962c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800962e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009632:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009636:	81a3      	strheq	r3, [r4, #12]
 8009638:	bf18      	it	ne
 800963a:	81a3      	strhne	r3, [r4, #12]
 800963c:	bd10      	pop	{r4, pc}

0800963e <__sclose>:
 800963e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009642:	f000 b93d 	b.w	80098c0 <_close_r>

08009646 <__swbuf_r>:
 8009646:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009648:	460e      	mov	r6, r1
 800964a:	4614      	mov	r4, r2
 800964c:	4605      	mov	r5, r0
 800964e:	b118      	cbz	r0, 8009658 <__swbuf_r+0x12>
 8009650:	6a03      	ldr	r3, [r0, #32]
 8009652:	b90b      	cbnz	r3, 8009658 <__swbuf_r+0x12>
 8009654:	f7fe fc0e 	bl	8007e74 <__sinit>
 8009658:	69a3      	ldr	r3, [r4, #24]
 800965a:	60a3      	str	r3, [r4, #8]
 800965c:	89a3      	ldrh	r3, [r4, #12]
 800965e:	071a      	lsls	r2, r3, #28
 8009660:	d501      	bpl.n	8009666 <__swbuf_r+0x20>
 8009662:	6923      	ldr	r3, [r4, #16]
 8009664:	b943      	cbnz	r3, 8009678 <__swbuf_r+0x32>
 8009666:	4621      	mov	r1, r4
 8009668:	4628      	mov	r0, r5
 800966a:	f000 f82b 	bl	80096c4 <__swsetup_r>
 800966e:	b118      	cbz	r0, 8009678 <__swbuf_r+0x32>
 8009670:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8009674:	4638      	mov	r0, r7
 8009676:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009678:	6823      	ldr	r3, [r4, #0]
 800967a:	6922      	ldr	r2, [r4, #16]
 800967c:	1a98      	subs	r0, r3, r2
 800967e:	6963      	ldr	r3, [r4, #20]
 8009680:	b2f6      	uxtb	r6, r6
 8009682:	4283      	cmp	r3, r0
 8009684:	4637      	mov	r7, r6
 8009686:	dc05      	bgt.n	8009694 <__swbuf_r+0x4e>
 8009688:	4621      	mov	r1, r4
 800968a:	4628      	mov	r0, r5
 800968c:	f7ff fbf6 	bl	8008e7c <_fflush_r>
 8009690:	2800      	cmp	r0, #0
 8009692:	d1ed      	bne.n	8009670 <__swbuf_r+0x2a>
 8009694:	68a3      	ldr	r3, [r4, #8]
 8009696:	3b01      	subs	r3, #1
 8009698:	60a3      	str	r3, [r4, #8]
 800969a:	6823      	ldr	r3, [r4, #0]
 800969c:	1c5a      	adds	r2, r3, #1
 800969e:	6022      	str	r2, [r4, #0]
 80096a0:	701e      	strb	r6, [r3, #0]
 80096a2:	6962      	ldr	r2, [r4, #20]
 80096a4:	1c43      	adds	r3, r0, #1
 80096a6:	429a      	cmp	r2, r3
 80096a8:	d004      	beq.n	80096b4 <__swbuf_r+0x6e>
 80096aa:	89a3      	ldrh	r3, [r4, #12]
 80096ac:	07db      	lsls	r3, r3, #31
 80096ae:	d5e1      	bpl.n	8009674 <__swbuf_r+0x2e>
 80096b0:	2e0a      	cmp	r6, #10
 80096b2:	d1df      	bne.n	8009674 <__swbuf_r+0x2e>
 80096b4:	4621      	mov	r1, r4
 80096b6:	4628      	mov	r0, r5
 80096b8:	f7ff fbe0 	bl	8008e7c <_fflush_r>
 80096bc:	2800      	cmp	r0, #0
 80096be:	d0d9      	beq.n	8009674 <__swbuf_r+0x2e>
 80096c0:	e7d6      	b.n	8009670 <__swbuf_r+0x2a>
	...

080096c4 <__swsetup_r>:
 80096c4:	b538      	push	{r3, r4, r5, lr}
 80096c6:	4b29      	ldr	r3, [pc, #164]	@ (800976c <__swsetup_r+0xa8>)
 80096c8:	4605      	mov	r5, r0
 80096ca:	6818      	ldr	r0, [r3, #0]
 80096cc:	460c      	mov	r4, r1
 80096ce:	b118      	cbz	r0, 80096d8 <__swsetup_r+0x14>
 80096d0:	6a03      	ldr	r3, [r0, #32]
 80096d2:	b90b      	cbnz	r3, 80096d8 <__swsetup_r+0x14>
 80096d4:	f7fe fbce 	bl	8007e74 <__sinit>
 80096d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80096dc:	0719      	lsls	r1, r3, #28
 80096de:	d422      	bmi.n	8009726 <__swsetup_r+0x62>
 80096e0:	06da      	lsls	r2, r3, #27
 80096e2:	d407      	bmi.n	80096f4 <__swsetup_r+0x30>
 80096e4:	2209      	movs	r2, #9
 80096e6:	602a      	str	r2, [r5, #0]
 80096e8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80096ec:	81a3      	strh	r3, [r4, #12]
 80096ee:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80096f2:	e033      	b.n	800975c <__swsetup_r+0x98>
 80096f4:	0758      	lsls	r0, r3, #29
 80096f6:	d512      	bpl.n	800971e <__swsetup_r+0x5a>
 80096f8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80096fa:	b141      	cbz	r1, 800970e <__swsetup_r+0x4a>
 80096fc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009700:	4299      	cmp	r1, r3
 8009702:	d002      	beq.n	800970a <__swsetup_r+0x46>
 8009704:	4628      	mov	r0, r5
 8009706:	f7ff faeb 	bl	8008ce0 <_free_r>
 800970a:	2300      	movs	r3, #0
 800970c:	6363      	str	r3, [r4, #52]	@ 0x34
 800970e:	89a3      	ldrh	r3, [r4, #12]
 8009710:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009714:	81a3      	strh	r3, [r4, #12]
 8009716:	2300      	movs	r3, #0
 8009718:	6063      	str	r3, [r4, #4]
 800971a:	6923      	ldr	r3, [r4, #16]
 800971c:	6023      	str	r3, [r4, #0]
 800971e:	89a3      	ldrh	r3, [r4, #12]
 8009720:	f043 0308 	orr.w	r3, r3, #8
 8009724:	81a3      	strh	r3, [r4, #12]
 8009726:	6923      	ldr	r3, [r4, #16]
 8009728:	b94b      	cbnz	r3, 800973e <__swsetup_r+0x7a>
 800972a:	89a3      	ldrh	r3, [r4, #12]
 800972c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009730:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009734:	d003      	beq.n	800973e <__swsetup_r+0x7a>
 8009736:	4621      	mov	r1, r4
 8009738:	4628      	mov	r0, r5
 800973a:	f000 f83f 	bl	80097bc <__smakebuf_r>
 800973e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009742:	f013 0201 	ands.w	r2, r3, #1
 8009746:	d00a      	beq.n	800975e <__swsetup_r+0x9a>
 8009748:	2200      	movs	r2, #0
 800974a:	60a2      	str	r2, [r4, #8]
 800974c:	6962      	ldr	r2, [r4, #20]
 800974e:	4252      	negs	r2, r2
 8009750:	61a2      	str	r2, [r4, #24]
 8009752:	6922      	ldr	r2, [r4, #16]
 8009754:	b942      	cbnz	r2, 8009768 <__swsetup_r+0xa4>
 8009756:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800975a:	d1c5      	bne.n	80096e8 <__swsetup_r+0x24>
 800975c:	bd38      	pop	{r3, r4, r5, pc}
 800975e:	0799      	lsls	r1, r3, #30
 8009760:	bf58      	it	pl
 8009762:	6962      	ldrpl	r2, [r4, #20]
 8009764:	60a2      	str	r2, [r4, #8]
 8009766:	e7f4      	b.n	8009752 <__swsetup_r+0x8e>
 8009768:	2000      	movs	r0, #0
 800976a:	e7f7      	b.n	800975c <__swsetup_r+0x98>
 800976c:	200400b4 	.word	0x200400b4

08009770 <__swhatbuf_r>:
 8009770:	b570      	push	{r4, r5, r6, lr}
 8009772:	460c      	mov	r4, r1
 8009774:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009778:	2900      	cmp	r1, #0
 800977a:	b096      	sub	sp, #88	@ 0x58
 800977c:	4615      	mov	r5, r2
 800977e:	461e      	mov	r6, r3
 8009780:	da0d      	bge.n	800979e <__swhatbuf_r+0x2e>
 8009782:	89a3      	ldrh	r3, [r4, #12]
 8009784:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009788:	f04f 0100 	mov.w	r1, #0
 800978c:	bf14      	ite	ne
 800978e:	2340      	movne	r3, #64	@ 0x40
 8009790:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009794:	2000      	movs	r0, #0
 8009796:	6031      	str	r1, [r6, #0]
 8009798:	602b      	str	r3, [r5, #0]
 800979a:	b016      	add	sp, #88	@ 0x58
 800979c:	bd70      	pop	{r4, r5, r6, pc}
 800979e:	466a      	mov	r2, sp
 80097a0:	f000 f89e 	bl	80098e0 <_fstat_r>
 80097a4:	2800      	cmp	r0, #0
 80097a6:	dbec      	blt.n	8009782 <__swhatbuf_r+0x12>
 80097a8:	9901      	ldr	r1, [sp, #4]
 80097aa:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80097ae:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80097b2:	4259      	negs	r1, r3
 80097b4:	4159      	adcs	r1, r3
 80097b6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80097ba:	e7eb      	b.n	8009794 <__swhatbuf_r+0x24>

080097bc <__smakebuf_r>:
 80097bc:	898b      	ldrh	r3, [r1, #12]
 80097be:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80097c0:	079d      	lsls	r5, r3, #30
 80097c2:	4606      	mov	r6, r0
 80097c4:	460c      	mov	r4, r1
 80097c6:	d507      	bpl.n	80097d8 <__smakebuf_r+0x1c>
 80097c8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80097cc:	6023      	str	r3, [r4, #0]
 80097ce:	6123      	str	r3, [r4, #16]
 80097d0:	2301      	movs	r3, #1
 80097d2:	6163      	str	r3, [r4, #20]
 80097d4:	b003      	add	sp, #12
 80097d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80097d8:	ab01      	add	r3, sp, #4
 80097da:	466a      	mov	r2, sp
 80097dc:	f7ff ffc8 	bl	8009770 <__swhatbuf_r>
 80097e0:	9f00      	ldr	r7, [sp, #0]
 80097e2:	4605      	mov	r5, r0
 80097e4:	4639      	mov	r1, r7
 80097e6:	4630      	mov	r0, r6
 80097e8:	f7fe f8a0 	bl	800792c <_malloc_r>
 80097ec:	b948      	cbnz	r0, 8009802 <__smakebuf_r+0x46>
 80097ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80097f2:	059a      	lsls	r2, r3, #22
 80097f4:	d4ee      	bmi.n	80097d4 <__smakebuf_r+0x18>
 80097f6:	f023 0303 	bic.w	r3, r3, #3
 80097fa:	f043 0302 	orr.w	r3, r3, #2
 80097fe:	81a3      	strh	r3, [r4, #12]
 8009800:	e7e2      	b.n	80097c8 <__smakebuf_r+0xc>
 8009802:	89a3      	ldrh	r3, [r4, #12]
 8009804:	6020      	str	r0, [r4, #0]
 8009806:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800980a:	81a3      	strh	r3, [r4, #12]
 800980c:	9b01      	ldr	r3, [sp, #4]
 800980e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009812:	b15b      	cbz	r3, 800982c <__smakebuf_r+0x70>
 8009814:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009818:	4630      	mov	r0, r6
 800981a:	f000 f80b 	bl	8009834 <_isatty_r>
 800981e:	b128      	cbz	r0, 800982c <__smakebuf_r+0x70>
 8009820:	89a3      	ldrh	r3, [r4, #12]
 8009822:	f023 0303 	bic.w	r3, r3, #3
 8009826:	f043 0301 	orr.w	r3, r3, #1
 800982a:	81a3      	strh	r3, [r4, #12]
 800982c:	89a3      	ldrh	r3, [r4, #12]
 800982e:	431d      	orrs	r5, r3
 8009830:	81a5      	strh	r5, [r4, #12]
 8009832:	e7cf      	b.n	80097d4 <__smakebuf_r+0x18>

08009834 <_isatty_r>:
 8009834:	b538      	push	{r3, r4, r5, lr}
 8009836:	4d06      	ldr	r5, [pc, #24]	@ (8009850 <_isatty_r+0x1c>)
 8009838:	2300      	movs	r3, #0
 800983a:	4604      	mov	r4, r0
 800983c:	4608      	mov	r0, r1
 800983e:	602b      	str	r3, [r5, #0]
 8009840:	f7f8 f994 	bl	8001b6c <_isatty>
 8009844:	1c43      	adds	r3, r0, #1
 8009846:	d102      	bne.n	800984e <_isatty_r+0x1a>
 8009848:	682b      	ldr	r3, [r5, #0]
 800984a:	b103      	cbz	r3, 800984e <_isatty_r+0x1a>
 800984c:	6023      	str	r3, [r4, #0]
 800984e:	bd38      	pop	{r3, r4, r5, pc}
 8009850:	200405a4 	.word	0x200405a4

08009854 <_lseek_r>:
 8009854:	b538      	push	{r3, r4, r5, lr}
 8009856:	4d07      	ldr	r5, [pc, #28]	@ (8009874 <_lseek_r+0x20>)
 8009858:	4604      	mov	r4, r0
 800985a:	4608      	mov	r0, r1
 800985c:	4611      	mov	r1, r2
 800985e:	2200      	movs	r2, #0
 8009860:	602a      	str	r2, [r5, #0]
 8009862:	461a      	mov	r2, r3
 8009864:	f7f8 f98d 	bl	8001b82 <_lseek>
 8009868:	1c43      	adds	r3, r0, #1
 800986a:	d102      	bne.n	8009872 <_lseek_r+0x1e>
 800986c:	682b      	ldr	r3, [r5, #0]
 800986e:	b103      	cbz	r3, 8009872 <_lseek_r+0x1e>
 8009870:	6023      	str	r3, [r4, #0]
 8009872:	bd38      	pop	{r3, r4, r5, pc}
 8009874:	200405a4 	.word	0x200405a4

08009878 <_read_r>:
 8009878:	b538      	push	{r3, r4, r5, lr}
 800987a:	4d07      	ldr	r5, [pc, #28]	@ (8009898 <_read_r+0x20>)
 800987c:	4604      	mov	r4, r0
 800987e:	4608      	mov	r0, r1
 8009880:	4611      	mov	r1, r2
 8009882:	2200      	movs	r2, #0
 8009884:	602a      	str	r2, [r5, #0]
 8009886:	461a      	mov	r2, r3
 8009888:	f7f8 f91b 	bl	8001ac2 <_read>
 800988c:	1c43      	adds	r3, r0, #1
 800988e:	d102      	bne.n	8009896 <_read_r+0x1e>
 8009890:	682b      	ldr	r3, [r5, #0]
 8009892:	b103      	cbz	r3, 8009896 <_read_r+0x1e>
 8009894:	6023      	str	r3, [r4, #0]
 8009896:	bd38      	pop	{r3, r4, r5, pc}
 8009898:	200405a4 	.word	0x200405a4

0800989c <_write_r>:
 800989c:	b538      	push	{r3, r4, r5, lr}
 800989e:	4d07      	ldr	r5, [pc, #28]	@ (80098bc <_write_r+0x20>)
 80098a0:	4604      	mov	r4, r0
 80098a2:	4608      	mov	r0, r1
 80098a4:	4611      	mov	r1, r2
 80098a6:	2200      	movs	r2, #0
 80098a8:	602a      	str	r2, [r5, #0]
 80098aa:	461a      	mov	r2, r3
 80098ac:	f7f8 f926 	bl	8001afc <_write>
 80098b0:	1c43      	adds	r3, r0, #1
 80098b2:	d102      	bne.n	80098ba <_write_r+0x1e>
 80098b4:	682b      	ldr	r3, [r5, #0]
 80098b6:	b103      	cbz	r3, 80098ba <_write_r+0x1e>
 80098b8:	6023      	str	r3, [r4, #0]
 80098ba:	bd38      	pop	{r3, r4, r5, pc}
 80098bc:	200405a4 	.word	0x200405a4

080098c0 <_close_r>:
 80098c0:	b538      	push	{r3, r4, r5, lr}
 80098c2:	4d06      	ldr	r5, [pc, #24]	@ (80098dc <_close_r+0x1c>)
 80098c4:	2300      	movs	r3, #0
 80098c6:	4604      	mov	r4, r0
 80098c8:	4608      	mov	r0, r1
 80098ca:	602b      	str	r3, [r5, #0]
 80098cc:	f7f8 f932 	bl	8001b34 <_close>
 80098d0:	1c43      	adds	r3, r0, #1
 80098d2:	d102      	bne.n	80098da <_close_r+0x1a>
 80098d4:	682b      	ldr	r3, [r5, #0]
 80098d6:	b103      	cbz	r3, 80098da <_close_r+0x1a>
 80098d8:	6023      	str	r3, [r4, #0]
 80098da:	bd38      	pop	{r3, r4, r5, pc}
 80098dc:	200405a4 	.word	0x200405a4

080098e0 <_fstat_r>:
 80098e0:	b538      	push	{r3, r4, r5, lr}
 80098e2:	4d07      	ldr	r5, [pc, #28]	@ (8009900 <_fstat_r+0x20>)
 80098e4:	2300      	movs	r3, #0
 80098e6:	4604      	mov	r4, r0
 80098e8:	4608      	mov	r0, r1
 80098ea:	4611      	mov	r1, r2
 80098ec:	602b      	str	r3, [r5, #0]
 80098ee:	f7f8 f92d 	bl	8001b4c <_fstat>
 80098f2:	1c43      	adds	r3, r0, #1
 80098f4:	d102      	bne.n	80098fc <_fstat_r+0x1c>
 80098f6:	682b      	ldr	r3, [r5, #0]
 80098f8:	b103      	cbz	r3, 80098fc <_fstat_r+0x1c>
 80098fa:	6023      	str	r3, [r4, #0]
 80098fc:	bd38      	pop	{r3, r4, r5, pc}
 80098fe:	bf00      	nop
 8009900:	200405a4 	.word	0x200405a4

08009904 <memcpy>:
 8009904:	440a      	add	r2, r1
 8009906:	4291      	cmp	r1, r2
 8009908:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800990c:	d100      	bne.n	8009910 <memcpy+0xc>
 800990e:	4770      	bx	lr
 8009910:	b510      	push	{r4, lr}
 8009912:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009916:	f803 4f01 	strb.w	r4, [r3, #1]!
 800991a:	4291      	cmp	r1, r2
 800991c:	d1f9      	bne.n	8009912 <memcpy+0xe>
 800991e:	bd10      	pop	{r4, pc}

08009920 <__assert_func>:
 8009920:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009922:	4614      	mov	r4, r2
 8009924:	461a      	mov	r2, r3
 8009926:	4b09      	ldr	r3, [pc, #36]	@ (800994c <__assert_func+0x2c>)
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	4605      	mov	r5, r0
 800992c:	68d8      	ldr	r0, [r3, #12]
 800992e:	b14c      	cbz	r4, 8009944 <__assert_func+0x24>
 8009930:	4b07      	ldr	r3, [pc, #28]	@ (8009950 <__assert_func+0x30>)
 8009932:	9100      	str	r1, [sp, #0]
 8009934:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009938:	4906      	ldr	r1, [pc, #24]	@ (8009954 <__assert_func+0x34>)
 800993a:	462b      	mov	r3, r5
 800993c:	f000 f834 	bl	80099a8 <fiprintf>
 8009940:	f000 f851 	bl	80099e6 <abort>
 8009944:	4b04      	ldr	r3, [pc, #16]	@ (8009958 <__assert_func+0x38>)
 8009946:	461c      	mov	r4, r3
 8009948:	e7f3      	b.n	8009932 <__assert_func+0x12>
 800994a:	bf00      	nop
 800994c:	200400b4 	.word	0x200400b4
 8009950:	08009ee8 	.word	0x08009ee8
 8009954:	08009ef5 	.word	0x08009ef5
 8009958:	08009f23 	.word	0x08009f23

0800995c <_calloc_r>:
 800995c:	b570      	push	{r4, r5, r6, lr}
 800995e:	fba1 5402 	umull	r5, r4, r1, r2
 8009962:	b934      	cbnz	r4, 8009972 <_calloc_r+0x16>
 8009964:	4629      	mov	r1, r5
 8009966:	f7fd ffe1 	bl	800792c <_malloc_r>
 800996a:	4606      	mov	r6, r0
 800996c:	b928      	cbnz	r0, 800997a <_calloc_r+0x1e>
 800996e:	4630      	mov	r0, r6
 8009970:	bd70      	pop	{r4, r5, r6, pc}
 8009972:	220c      	movs	r2, #12
 8009974:	6002      	str	r2, [r0, #0]
 8009976:	2600      	movs	r6, #0
 8009978:	e7f9      	b.n	800996e <_calloc_r+0x12>
 800997a:	462a      	mov	r2, r5
 800997c:	4621      	mov	r1, r4
 800997e:	f7fe fb0d 	bl	8007f9c <memset>
 8009982:	e7f4      	b.n	800996e <_calloc_r+0x12>

08009984 <__ascii_mbtowc>:
 8009984:	b082      	sub	sp, #8
 8009986:	b901      	cbnz	r1, 800998a <__ascii_mbtowc+0x6>
 8009988:	a901      	add	r1, sp, #4
 800998a:	b142      	cbz	r2, 800999e <__ascii_mbtowc+0x1a>
 800998c:	b14b      	cbz	r3, 80099a2 <__ascii_mbtowc+0x1e>
 800998e:	7813      	ldrb	r3, [r2, #0]
 8009990:	600b      	str	r3, [r1, #0]
 8009992:	7812      	ldrb	r2, [r2, #0]
 8009994:	1e10      	subs	r0, r2, #0
 8009996:	bf18      	it	ne
 8009998:	2001      	movne	r0, #1
 800999a:	b002      	add	sp, #8
 800999c:	4770      	bx	lr
 800999e:	4610      	mov	r0, r2
 80099a0:	e7fb      	b.n	800999a <__ascii_mbtowc+0x16>
 80099a2:	f06f 0001 	mvn.w	r0, #1
 80099a6:	e7f8      	b.n	800999a <__ascii_mbtowc+0x16>

080099a8 <fiprintf>:
 80099a8:	b40e      	push	{r1, r2, r3}
 80099aa:	b503      	push	{r0, r1, lr}
 80099ac:	4601      	mov	r1, r0
 80099ae:	ab03      	add	r3, sp, #12
 80099b0:	4805      	ldr	r0, [pc, #20]	@ (80099c8 <fiprintf+0x20>)
 80099b2:	f853 2b04 	ldr.w	r2, [r3], #4
 80099b6:	6800      	ldr	r0, [r0, #0]
 80099b8:	9301      	str	r3, [sp, #4]
 80099ba:	f000 f845 	bl	8009a48 <_vfiprintf_r>
 80099be:	b002      	add	sp, #8
 80099c0:	f85d eb04 	ldr.w	lr, [sp], #4
 80099c4:	b003      	add	sp, #12
 80099c6:	4770      	bx	lr
 80099c8:	200400b4 	.word	0x200400b4

080099cc <__ascii_wctomb>:
 80099cc:	4603      	mov	r3, r0
 80099ce:	4608      	mov	r0, r1
 80099d0:	b141      	cbz	r1, 80099e4 <__ascii_wctomb+0x18>
 80099d2:	2aff      	cmp	r2, #255	@ 0xff
 80099d4:	d904      	bls.n	80099e0 <__ascii_wctomb+0x14>
 80099d6:	228a      	movs	r2, #138	@ 0x8a
 80099d8:	601a      	str	r2, [r3, #0]
 80099da:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80099de:	4770      	bx	lr
 80099e0:	700a      	strb	r2, [r1, #0]
 80099e2:	2001      	movs	r0, #1
 80099e4:	4770      	bx	lr

080099e6 <abort>:
 80099e6:	b508      	push	{r3, lr}
 80099e8:	2006      	movs	r0, #6
 80099ea:	f000 f96d 	bl	8009cc8 <raise>
 80099ee:	2001      	movs	r0, #1
 80099f0:	f7f8 f85c 	bl	8001aac <_exit>

080099f4 <__sfputc_r>:
 80099f4:	6893      	ldr	r3, [r2, #8]
 80099f6:	3b01      	subs	r3, #1
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	b410      	push	{r4}
 80099fc:	6093      	str	r3, [r2, #8]
 80099fe:	da08      	bge.n	8009a12 <__sfputc_r+0x1e>
 8009a00:	6994      	ldr	r4, [r2, #24]
 8009a02:	42a3      	cmp	r3, r4
 8009a04:	db01      	blt.n	8009a0a <__sfputc_r+0x16>
 8009a06:	290a      	cmp	r1, #10
 8009a08:	d103      	bne.n	8009a12 <__sfputc_r+0x1e>
 8009a0a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009a0e:	f7ff be1a 	b.w	8009646 <__swbuf_r>
 8009a12:	6813      	ldr	r3, [r2, #0]
 8009a14:	1c58      	adds	r0, r3, #1
 8009a16:	6010      	str	r0, [r2, #0]
 8009a18:	7019      	strb	r1, [r3, #0]
 8009a1a:	4608      	mov	r0, r1
 8009a1c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009a20:	4770      	bx	lr

08009a22 <__sfputs_r>:
 8009a22:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a24:	4606      	mov	r6, r0
 8009a26:	460f      	mov	r7, r1
 8009a28:	4614      	mov	r4, r2
 8009a2a:	18d5      	adds	r5, r2, r3
 8009a2c:	42ac      	cmp	r4, r5
 8009a2e:	d101      	bne.n	8009a34 <__sfputs_r+0x12>
 8009a30:	2000      	movs	r0, #0
 8009a32:	e007      	b.n	8009a44 <__sfputs_r+0x22>
 8009a34:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a38:	463a      	mov	r2, r7
 8009a3a:	4630      	mov	r0, r6
 8009a3c:	f7ff ffda 	bl	80099f4 <__sfputc_r>
 8009a40:	1c43      	adds	r3, r0, #1
 8009a42:	d1f3      	bne.n	8009a2c <__sfputs_r+0xa>
 8009a44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009a48 <_vfiprintf_r>:
 8009a48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a4c:	460d      	mov	r5, r1
 8009a4e:	b09d      	sub	sp, #116	@ 0x74
 8009a50:	4614      	mov	r4, r2
 8009a52:	4698      	mov	r8, r3
 8009a54:	4606      	mov	r6, r0
 8009a56:	b118      	cbz	r0, 8009a60 <_vfiprintf_r+0x18>
 8009a58:	6a03      	ldr	r3, [r0, #32]
 8009a5a:	b90b      	cbnz	r3, 8009a60 <_vfiprintf_r+0x18>
 8009a5c:	f7fe fa0a 	bl	8007e74 <__sinit>
 8009a60:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009a62:	07d9      	lsls	r1, r3, #31
 8009a64:	d405      	bmi.n	8009a72 <_vfiprintf_r+0x2a>
 8009a66:	89ab      	ldrh	r3, [r5, #12]
 8009a68:	059a      	lsls	r2, r3, #22
 8009a6a:	d402      	bmi.n	8009a72 <_vfiprintf_r+0x2a>
 8009a6c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009a6e:	f7fe fad8 	bl	8008022 <__retarget_lock_acquire_recursive>
 8009a72:	89ab      	ldrh	r3, [r5, #12]
 8009a74:	071b      	lsls	r3, r3, #28
 8009a76:	d501      	bpl.n	8009a7c <_vfiprintf_r+0x34>
 8009a78:	692b      	ldr	r3, [r5, #16]
 8009a7a:	b99b      	cbnz	r3, 8009aa4 <_vfiprintf_r+0x5c>
 8009a7c:	4629      	mov	r1, r5
 8009a7e:	4630      	mov	r0, r6
 8009a80:	f7ff fe20 	bl	80096c4 <__swsetup_r>
 8009a84:	b170      	cbz	r0, 8009aa4 <_vfiprintf_r+0x5c>
 8009a86:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009a88:	07dc      	lsls	r4, r3, #31
 8009a8a:	d504      	bpl.n	8009a96 <_vfiprintf_r+0x4e>
 8009a8c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009a90:	b01d      	add	sp, #116	@ 0x74
 8009a92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a96:	89ab      	ldrh	r3, [r5, #12]
 8009a98:	0598      	lsls	r0, r3, #22
 8009a9a:	d4f7      	bmi.n	8009a8c <_vfiprintf_r+0x44>
 8009a9c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009a9e:	f7fe fac1 	bl	8008024 <__retarget_lock_release_recursive>
 8009aa2:	e7f3      	b.n	8009a8c <_vfiprintf_r+0x44>
 8009aa4:	2300      	movs	r3, #0
 8009aa6:	9309      	str	r3, [sp, #36]	@ 0x24
 8009aa8:	2320      	movs	r3, #32
 8009aaa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009aae:	f8cd 800c 	str.w	r8, [sp, #12]
 8009ab2:	2330      	movs	r3, #48	@ 0x30
 8009ab4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009c64 <_vfiprintf_r+0x21c>
 8009ab8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009abc:	f04f 0901 	mov.w	r9, #1
 8009ac0:	4623      	mov	r3, r4
 8009ac2:	469a      	mov	sl, r3
 8009ac4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009ac8:	b10a      	cbz	r2, 8009ace <_vfiprintf_r+0x86>
 8009aca:	2a25      	cmp	r2, #37	@ 0x25
 8009acc:	d1f9      	bne.n	8009ac2 <_vfiprintf_r+0x7a>
 8009ace:	ebba 0b04 	subs.w	fp, sl, r4
 8009ad2:	d00b      	beq.n	8009aec <_vfiprintf_r+0xa4>
 8009ad4:	465b      	mov	r3, fp
 8009ad6:	4622      	mov	r2, r4
 8009ad8:	4629      	mov	r1, r5
 8009ada:	4630      	mov	r0, r6
 8009adc:	f7ff ffa1 	bl	8009a22 <__sfputs_r>
 8009ae0:	3001      	adds	r0, #1
 8009ae2:	f000 80a7 	beq.w	8009c34 <_vfiprintf_r+0x1ec>
 8009ae6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009ae8:	445a      	add	r2, fp
 8009aea:	9209      	str	r2, [sp, #36]	@ 0x24
 8009aec:	f89a 3000 	ldrb.w	r3, [sl]
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	f000 809f 	beq.w	8009c34 <_vfiprintf_r+0x1ec>
 8009af6:	2300      	movs	r3, #0
 8009af8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009afc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009b00:	f10a 0a01 	add.w	sl, sl, #1
 8009b04:	9304      	str	r3, [sp, #16]
 8009b06:	9307      	str	r3, [sp, #28]
 8009b08:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009b0c:	931a      	str	r3, [sp, #104]	@ 0x68
 8009b0e:	4654      	mov	r4, sl
 8009b10:	2205      	movs	r2, #5
 8009b12:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b16:	4853      	ldr	r0, [pc, #332]	@ (8009c64 <_vfiprintf_r+0x21c>)
 8009b18:	f7f6 fb72 	bl	8000200 <memchr>
 8009b1c:	9a04      	ldr	r2, [sp, #16]
 8009b1e:	b9d8      	cbnz	r0, 8009b58 <_vfiprintf_r+0x110>
 8009b20:	06d1      	lsls	r1, r2, #27
 8009b22:	bf44      	itt	mi
 8009b24:	2320      	movmi	r3, #32
 8009b26:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009b2a:	0713      	lsls	r3, r2, #28
 8009b2c:	bf44      	itt	mi
 8009b2e:	232b      	movmi	r3, #43	@ 0x2b
 8009b30:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009b34:	f89a 3000 	ldrb.w	r3, [sl]
 8009b38:	2b2a      	cmp	r3, #42	@ 0x2a
 8009b3a:	d015      	beq.n	8009b68 <_vfiprintf_r+0x120>
 8009b3c:	9a07      	ldr	r2, [sp, #28]
 8009b3e:	4654      	mov	r4, sl
 8009b40:	2000      	movs	r0, #0
 8009b42:	f04f 0c0a 	mov.w	ip, #10
 8009b46:	4621      	mov	r1, r4
 8009b48:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009b4c:	3b30      	subs	r3, #48	@ 0x30
 8009b4e:	2b09      	cmp	r3, #9
 8009b50:	d94b      	bls.n	8009bea <_vfiprintf_r+0x1a2>
 8009b52:	b1b0      	cbz	r0, 8009b82 <_vfiprintf_r+0x13a>
 8009b54:	9207      	str	r2, [sp, #28]
 8009b56:	e014      	b.n	8009b82 <_vfiprintf_r+0x13a>
 8009b58:	eba0 0308 	sub.w	r3, r0, r8
 8009b5c:	fa09 f303 	lsl.w	r3, r9, r3
 8009b60:	4313      	orrs	r3, r2
 8009b62:	9304      	str	r3, [sp, #16]
 8009b64:	46a2      	mov	sl, r4
 8009b66:	e7d2      	b.n	8009b0e <_vfiprintf_r+0xc6>
 8009b68:	9b03      	ldr	r3, [sp, #12]
 8009b6a:	1d19      	adds	r1, r3, #4
 8009b6c:	681b      	ldr	r3, [r3, #0]
 8009b6e:	9103      	str	r1, [sp, #12]
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	bfbb      	ittet	lt
 8009b74:	425b      	neglt	r3, r3
 8009b76:	f042 0202 	orrlt.w	r2, r2, #2
 8009b7a:	9307      	strge	r3, [sp, #28]
 8009b7c:	9307      	strlt	r3, [sp, #28]
 8009b7e:	bfb8      	it	lt
 8009b80:	9204      	strlt	r2, [sp, #16]
 8009b82:	7823      	ldrb	r3, [r4, #0]
 8009b84:	2b2e      	cmp	r3, #46	@ 0x2e
 8009b86:	d10a      	bne.n	8009b9e <_vfiprintf_r+0x156>
 8009b88:	7863      	ldrb	r3, [r4, #1]
 8009b8a:	2b2a      	cmp	r3, #42	@ 0x2a
 8009b8c:	d132      	bne.n	8009bf4 <_vfiprintf_r+0x1ac>
 8009b8e:	9b03      	ldr	r3, [sp, #12]
 8009b90:	1d1a      	adds	r2, r3, #4
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	9203      	str	r2, [sp, #12]
 8009b96:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009b9a:	3402      	adds	r4, #2
 8009b9c:	9305      	str	r3, [sp, #20]
 8009b9e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009c74 <_vfiprintf_r+0x22c>
 8009ba2:	7821      	ldrb	r1, [r4, #0]
 8009ba4:	2203      	movs	r2, #3
 8009ba6:	4650      	mov	r0, sl
 8009ba8:	f7f6 fb2a 	bl	8000200 <memchr>
 8009bac:	b138      	cbz	r0, 8009bbe <_vfiprintf_r+0x176>
 8009bae:	9b04      	ldr	r3, [sp, #16]
 8009bb0:	eba0 000a 	sub.w	r0, r0, sl
 8009bb4:	2240      	movs	r2, #64	@ 0x40
 8009bb6:	4082      	lsls	r2, r0
 8009bb8:	4313      	orrs	r3, r2
 8009bba:	3401      	adds	r4, #1
 8009bbc:	9304      	str	r3, [sp, #16]
 8009bbe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009bc2:	4829      	ldr	r0, [pc, #164]	@ (8009c68 <_vfiprintf_r+0x220>)
 8009bc4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009bc8:	2206      	movs	r2, #6
 8009bca:	f7f6 fb19 	bl	8000200 <memchr>
 8009bce:	2800      	cmp	r0, #0
 8009bd0:	d03f      	beq.n	8009c52 <_vfiprintf_r+0x20a>
 8009bd2:	4b26      	ldr	r3, [pc, #152]	@ (8009c6c <_vfiprintf_r+0x224>)
 8009bd4:	bb1b      	cbnz	r3, 8009c1e <_vfiprintf_r+0x1d6>
 8009bd6:	9b03      	ldr	r3, [sp, #12]
 8009bd8:	3307      	adds	r3, #7
 8009bda:	f023 0307 	bic.w	r3, r3, #7
 8009bde:	3308      	adds	r3, #8
 8009be0:	9303      	str	r3, [sp, #12]
 8009be2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009be4:	443b      	add	r3, r7
 8009be6:	9309      	str	r3, [sp, #36]	@ 0x24
 8009be8:	e76a      	b.n	8009ac0 <_vfiprintf_r+0x78>
 8009bea:	fb0c 3202 	mla	r2, ip, r2, r3
 8009bee:	460c      	mov	r4, r1
 8009bf0:	2001      	movs	r0, #1
 8009bf2:	e7a8      	b.n	8009b46 <_vfiprintf_r+0xfe>
 8009bf4:	2300      	movs	r3, #0
 8009bf6:	3401      	adds	r4, #1
 8009bf8:	9305      	str	r3, [sp, #20]
 8009bfa:	4619      	mov	r1, r3
 8009bfc:	f04f 0c0a 	mov.w	ip, #10
 8009c00:	4620      	mov	r0, r4
 8009c02:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009c06:	3a30      	subs	r2, #48	@ 0x30
 8009c08:	2a09      	cmp	r2, #9
 8009c0a:	d903      	bls.n	8009c14 <_vfiprintf_r+0x1cc>
 8009c0c:	2b00      	cmp	r3, #0
 8009c0e:	d0c6      	beq.n	8009b9e <_vfiprintf_r+0x156>
 8009c10:	9105      	str	r1, [sp, #20]
 8009c12:	e7c4      	b.n	8009b9e <_vfiprintf_r+0x156>
 8009c14:	fb0c 2101 	mla	r1, ip, r1, r2
 8009c18:	4604      	mov	r4, r0
 8009c1a:	2301      	movs	r3, #1
 8009c1c:	e7f0      	b.n	8009c00 <_vfiprintf_r+0x1b8>
 8009c1e:	ab03      	add	r3, sp, #12
 8009c20:	9300      	str	r3, [sp, #0]
 8009c22:	462a      	mov	r2, r5
 8009c24:	4b12      	ldr	r3, [pc, #72]	@ (8009c70 <_vfiprintf_r+0x228>)
 8009c26:	a904      	add	r1, sp, #16
 8009c28:	4630      	mov	r0, r6
 8009c2a:	f7fd fc2b 	bl	8007484 <_printf_float>
 8009c2e:	4607      	mov	r7, r0
 8009c30:	1c78      	adds	r0, r7, #1
 8009c32:	d1d6      	bne.n	8009be2 <_vfiprintf_r+0x19a>
 8009c34:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009c36:	07d9      	lsls	r1, r3, #31
 8009c38:	d405      	bmi.n	8009c46 <_vfiprintf_r+0x1fe>
 8009c3a:	89ab      	ldrh	r3, [r5, #12]
 8009c3c:	059a      	lsls	r2, r3, #22
 8009c3e:	d402      	bmi.n	8009c46 <_vfiprintf_r+0x1fe>
 8009c40:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009c42:	f7fe f9ef 	bl	8008024 <__retarget_lock_release_recursive>
 8009c46:	89ab      	ldrh	r3, [r5, #12]
 8009c48:	065b      	lsls	r3, r3, #25
 8009c4a:	f53f af1f 	bmi.w	8009a8c <_vfiprintf_r+0x44>
 8009c4e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009c50:	e71e      	b.n	8009a90 <_vfiprintf_r+0x48>
 8009c52:	ab03      	add	r3, sp, #12
 8009c54:	9300      	str	r3, [sp, #0]
 8009c56:	462a      	mov	r2, r5
 8009c58:	4b05      	ldr	r3, [pc, #20]	@ (8009c70 <_vfiprintf_r+0x228>)
 8009c5a:	a904      	add	r1, sp, #16
 8009c5c:	4630      	mov	r0, r6
 8009c5e:	f7fd ff53 	bl	8007b08 <_printf_i>
 8009c62:	e7e4      	b.n	8009c2e <_vfiprintf_r+0x1e6>
 8009c64:	08009f24 	.word	0x08009f24
 8009c68:	08009f2e 	.word	0x08009f2e
 8009c6c:	08007485 	.word	0x08007485
 8009c70:	08009a23 	.word	0x08009a23
 8009c74:	08009f2a 	.word	0x08009f2a

08009c78 <_raise_r>:
 8009c78:	291f      	cmp	r1, #31
 8009c7a:	b538      	push	{r3, r4, r5, lr}
 8009c7c:	4605      	mov	r5, r0
 8009c7e:	460c      	mov	r4, r1
 8009c80:	d904      	bls.n	8009c8c <_raise_r+0x14>
 8009c82:	2316      	movs	r3, #22
 8009c84:	6003      	str	r3, [r0, #0]
 8009c86:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009c8a:	bd38      	pop	{r3, r4, r5, pc}
 8009c8c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009c8e:	b112      	cbz	r2, 8009c96 <_raise_r+0x1e>
 8009c90:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009c94:	b94b      	cbnz	r3, 8009caa <_raise_r+0x32>
 8009c96:	4628      	mov	r0, r5
 8009c98:	f000 f830 	bl	8009cfc <_getpid_r>
 8009c9c:	4622      	mov	r2, r4
 8009c9e:	4601      	mov	r1, r0
 8009ca0:	4628      	mov	r0, r5
 8009ca2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009ca6:	f000 b817 	b.w	8009cd8 <_kill_r>
 8009caa:	2b01      	cmp	r3, #1
 8009cac:	d00a      	beq.n	8009cc4 <_raise_r+0x4c>
 8009cae:	1c59      	adds	r1, r3, #1
 8009cb0:	d103      	bne.n	8009cba <_raise_r+0x42>
 8009cb2:	2316      	movs	r3, #22
 8009cb4:	6003      	str	r3, [r0, #0]
 8009cb6:	2001      	movs	r0, #1
 8009cb8:	e7e7      	b.n	8009c8a <_raise_r+0x12>
 8009cba:	2100      	movs	r1, #0
 8009cbc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009cc0:	4620      	mov	r0, r4
 8009cc2:	4798      	blx	r3
 8009cc4:	2000      	movs	r0, #0
 8009cc6:	e7e0      	b.n	8009c8a <_raise_r+0x12>

08009cc8 <raise>:
 8009cc8:	4b02      	ldr	r3, [pc, #8]	@ (8009cd4 <raise+0xc>)
 8009cca:	4601      	mov	r1, r0
 8009ccc:	6818      	ldr	r0, [r3, #0]
 8009cce:	f7ff bfd3 	b.w	8009c78 <_raise_r>
 8009cd2:	bf00      	nop
 8009cd4:	200400b4 	.word	0x200400b4

08009cd8 <_kill_r>:
 8009cd8:	b538      	push	{r3, r4, r5, lr}
 8009cda:	4d07      	ldr	r5, [pc, #28]	@ (8009cf8 <_kill_r+0x20>)
 8009cdc:	2300      	movs	r3, #0
 8009cde:	4604      	mov	r4, r0
 8009ce0:	4608      	mov	r0, r1
 8009ce2:	4611      	mov	r1, r2
 8009ce4:	602b      	str	r3, [r5, #0]
 8009ce6:	f7f7 fed1 	bl	8001a8c <_kill>
 8009cea:	1c43      	adds	r3, r0, #1
 8009cec:	d102      	bne.n	8009cf4 <_kill_r+0x1c>
 8009cee:	682b      	ldr	r3, [r5, #0]
 8009cf0:	b103      	cbz	r3, 8009cf4 <_kill_r+0x1c>
 8009cf2:	6023      	str	r3, [r4, #0]
 8009cf4:	bd38      	pop	{r3, r4, r5, pc}
 8009cf6:	bf00      	nop
 8009cf8:	200405a4 	.word	0x200405a4

08009cfc <_getpid_r>:
 8009cfc:	f7f7 bebe 	b.w	8001a7c <_getpid>

08009d00 <_init>:
 8009d00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d02:	bf00      	nop
 8009d04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d06:	bc08      	pop	{r3}
 8009d08:	469e      	mov	lr, r3
 8009d0a:	4770      	bx	lr

08009d0c <_fini>:
 8009d0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d0e:	bf00      	nop
 8009d10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d12:	bc08      	pop	{r3}
 8009d14:	469e      	mov	lr, r3
 8009d16:	4770      	bx	lr
