[INF:CM0023] Creating log file ../../build/tests/ImplicitPort/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<67> s<66> l<1>
n<> u<1> t<Module_keyword> p<42> s<2> l<1>
n<add> u<2> t<StringConst> p<42> s<41> l<1>
n<> u<3> t<PortDir_Inp> p<16> s<15> l<2>
n<31> u<4> t<IntConst> p<5> l<2>
n<> u<5> t<Primary_literal> p<6> c<4> l<2>
n<> u<6> t<Constant_primary> p<7> c<5> l<2>
n<> u<7> t<Constant_expression> p<12> c<6> s<11> l<2>
n<0> u<8> t<IntConst> p<9> l<2>
n<> u<9> t<Primary_literal> p<10> c<8> l<2>
n<> u<10> t<Constant_primary> p<11> c<9> l<2>
n<> u<11> t<Constant_expression> p<12> c<10> l<2>
n<> u<12> t<Constant_range> p<13> c<7> l<2>
n<> u<13> t<Packed_dimension> p<14> c<12> l<2>
n<> u<14> t<Data_type_or_implicit> p<15> c<13> l<2>
n<> u<15> t<Net_port_type> p<16> c<14> l<2>
n<> u<16> t<Net_port_header> p<18> c<3> s<17> l<2>
n<a> u<17> t<StringConst> p<18> l<2>
n<> u<18> t<Ansi_port_declaration> p<41> c<16> s<23> l<2>
n<> u<19> t<Data_type_or_implicit> p<20> l<2>
n<> u<20> t<Net_port_type> p<21> c<19> l<2>
n<> u<21> t<Net_port_header> p<23> c<20> s<22> l<2>
n<b> u<22> t<StringConst> p<23> l<2>
n<> u<23> t<Ansi_port_declaration> p<41> c<21> s<40> l<2>
n<> u<24> t<PortDir_Out> p<38> s<37> l<3>
n<> u<25> t<Signing_Signed> p<36> s<35> l<3>
n<31> u<26> t<IntConst> p<27> l<3>
n<> u<27> t<Primary_literal> p<28> c<26> l<3>
n<> u<28> t<Constant_primary> p<29> c<27> l<3>
n<> u<29> t<Constant_expression> p<34> c<28> s<33> l<3>
n<0> u<30> t<IntConst> p<31> l<3>
n<> u<31> t<Primary_literal> p<32> c<30> l<3>
n<> u<32> t<Constant_primary> p<33> c<31> l<3>
n<> u<33> t<Constant_expression> p<34> c<32> l<3>
n<> u<34> t<Constant_range> p<35> c<29> l<3>
n<> u<35> t<Packed_dimension> p<36> c<34> l<3>
n<> u<36> t<Data_type_or_implicit> p<37> c<25> l<3>
n<> u<37> t<Net_port_type> p<38> c<36> l<3>
n<> u<38> t<Net_port_header> p<40> c<24> s<39> l<3>
n<sum> u<39> t<StringConst> p<40> l<3>
n<> u<40> t<Ansi_port_declaration> p<41> c<38> l<3>
n<> u<41> t<List_of_port_declarations> p<42> c<18> l<1>
n<> u<42> t<Module_ansi_header> p<64> c<1> s<63> l<1>
n<sum> u<43> t<StringConst> p<44> l<5>
n<> u<44> t<Ps_or_hierarchical_identifier> p<47> c<43> s<46> l<5>
n<> u<45> t<Constant_bit_select> p<46> l<5>
n<> u<46> t<Constant_select> p<47> c<45> l<5>
n<> u<47> t<Net_lvalue> p<58> c<44> s<57> l<5>
n<a> u<48> t<StringConst> p<49> l<5>
n<> u<49> t<Primary_literal> p<50> c<48> l<5>
n<> u<50> t<Primary> p<51> c<49> l<5>
n<> u<51> t<Expression> p<57> c<50> s<56> l<5>
n<b> u<52> t<StringConst> p<53> l<5>
n<> u<53> t<Primary_literal> p<54> c<52> l<5>
n<> u<54> t<Primary> p<55> c<53> l<5>
n<> u<55> t<Expression> p<57> c<54> l<5>
n<> u<56> t<BinOp_Plus> p<57> s<55> l<5>
n<> u<57> t<Expression> p<58> c<51> l<5>
n<> u<58> t<Net_assignment> p<59> c<47> l<5>
n<> u<59> t<List_of_net_assignments> p<60> c<58> l<5>
n<> u<60> t<Continuous_assign> p<61> c<59> l<5>
n<> u<61> t<Module_common_item> p<62> c<60> l<5>
n<> u<62> t<Module_or_generate_item> p<63> c<61> l<5>
n<> u<63> t<Non_port_module_item> p<64> c<62> l<5>
n<> u<64> t<Module_declaration> p<65> c<42> l<1>
n<> u<65> t<Description> p<66> c<64> l<1>
n<> u<66> t<Source_text> p<67> c<65> l<1>
n<> u<67> t<Top_level_rule> l<1>
[WRN:PA0205] dut.sv:1: No timescale set for "add".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1: Compile module "work@add".

[INF:CP0302] builtin.sv:4: Compile class "work@mailbox".

[INF:CP0302] builtin.sv:33: Compile class "work@process".

[INF:CP0302] builtin.sv:58: Compile class "work@semaphore".

[NTE:CP0309] dut.sv:3: Implicit port type (wire) for "sum".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1: Top level module "work@add".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

UHDM HTML COVERAGE REPORT: ../../build/tests/ImplicitPort/slpp_all//surelog.uhdm.chk
====== UHDM =======
design: (work@add)
|vpiName:work@add
|uhdmallPackages:
\_package: builtin (builtin), parent:work@add
  |vpiDefName:builtin
  |vpiFullName:builtin
  |vpiClassDefn:
  \_class_defn: (builtin::array), parent:builtin
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue), parent:builtin
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string), parent:builtin
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system), parent:builtin
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:${SURELOG_DIR}/build/bin/sv/builtin.sv, line:4, parent:work@add
  |vpiName:work@mailbox
|uhdmallClasses:
\_class_defn: (work@process), file:${SURELOG_DIR}/build/bin/sv/builtin.sv, line:33, parent:work@add
  |vpiName:work@process
|uhdmallClasses:
\_class_defn: (work@semaphore), file:${SURELOG_DIR}/build/bin/sv/builtin.sv, line:58, parent:work@add
  |vpiName:work@semaphore
|uhdmallModules:
\_module: work@add (work@add), file:dut.sv, line:1, parent:work@add
  |vpiDefName:work@add
  |vpiFullName:work@add
  |vpiPort:
  \_port: (a), line:2, parent:work@add
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@add.a), line:2, parent:work@add
        |vpiName:a
        |vpiFullName:work@add.a
  |vpiPort:
  \_port: (b), line:2, parent:work@add
    |vpiName:b
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@add.b), line:2, parent:work@add
        |vpiName:b
        |vpiFullName:work@add.b
  |vpiPort:
  \_port: (sum), line:3, parent:work@add
    |vpiName:sum
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@add.sum), line:3, parent:work@add
        |vpiName:sum
        |vpiFullName:work@add.sum
  |vpiContAssign:
  \_cont_assign: , line:5, parent:work@add
    |vpiRhs:
    \_operation: , line:5
      |vpiOpType:24
      |vpiOperand:
      \_ref_obj: (work@add.a), line:5
        |vpiName:a
        |vpiFullName:work@add.a
      |vpiOperand:
      \_ref_obj: (work@add.b), line:5
        |vpiName:b
        |vpiFullName:work@add.b
        |vpiActual:
        \_logic_net: (work@add.b), line:2, parent:work@add
          |vpiName:b
          |vpiFullName:work@add.b
          |vpiRange:
          \_range: , line:2
            |vpiLeftRange:
            \_constant: , line:2
              |vpiConstType:7
              |vpiDecompile:31
              |vpiSize:64
              |INT:31
            |vpiRightRange:
            \_constant: , line:2
              |vpiConstType:7
              |vpiDecompile:0
              |vpiSize:64
              |INT:0
    |vpiLhs:
    \_ref_obj: (work@add.sum), line:5
      |vpiName:sum
      |vpiFullName:work@add.sum
  |vpiNet:
  \_logic_net: (work@add.a), line:2, parent:work@add
  |vpiNet:
  \_logic_net: (work@add.b), line:2, parent:work@add
  |vpiNet:
  \_logic_net: (work@add.sum), line:3, parent:work@add
|uhdmtopModules:
\_module: work@add (work@add), file:dut.sv, line:1
  |vpiDefName:work@add
  |vpiName:work@add
  |vpiPort:
  \_port: (a), line:2, parent:work@add
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@add.a), line:2, parent:work@add
        |vpiName:a
        |vpiFullName:work@add.a
        |vpiRange:
        \_range: , line:2
          |vpiLeftRange:
          \_constant: , line:2
            |vpiConstType:7
            |vpiDecompile:31
            |vpiSize:64
            |INT:31
          |vpiRightRange:
          \_constant: , line:2
            |vpiConstType:7
            |vpiDecompile:0
            |vpiSize:64
            |INT:0
  |vpiPort:
  \_port: (b), line:2, parent:work@add
    |vpiName:b
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@add.b), line:2, parent:work@add
        |vpiName:b
        |vpiFullName:work@add.b
        |vpiRange:
        \_range: , line:2
          |vpiLeftRange:
          \_constant: , line:2
            |vpiConstType:7
            |vpiDecompile:31
            |vpiSize:64
            |INT:31
          |vpiRightRange:
          \_constant: , line:2
            |vpiConstType:7
            |vpiDecompile:0
            |vpiSize:64
            |INT:0
  |vpiPort:
  \_port: (sum), line:3, parent:work@add
    |vpiName:sum
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@add.sum), line:3, parent:work@add
        |vpiName:sum
        |vpiFullName:work@add.sum
        |vpiSigned:1
        |vpiRange:
        \_range: , line:3
          |vpiLeftRange:
          \_constant: , line:3
            |vpiConstType:7
            |vpiDecompile:31
            |vpiSize:64
            |INT:31
          |vpiRightRange:
          \_constant: , line:3
            |vpiConstType:7
            |vpiDecompile:0
            |vpiSize:64
            |INT:0
  |vpiContAssign:
  \_cont_assign: , line:5, parent:work@add
    |vpiRhs:
    \_operation: , line:5
      |vpiOpType:24
      |vpiOperand:
      \_ref_obj: (work@add.a), line:5
        |vpiName:a
        |vpiFullName:work@add.a
        |vpiActual:
        \_logic_net: (work@add.a), line:2, parent:work@add
      |vpiOperand:
      \_ref_obj: (work@add.b), line:5
        |vpiName:b
        |vpiFullName:work@add.b
        |vpiActual:
        \_logic_net: (work@add.b), line:2, parent:work@add
    |vpiLhs:
    \_ref_obj: (work@add.sum), line:5
      |vpiName:sum
      |vpiFullName:work@add.sum
      |vpiActual:
      \_logic_net: (work@add.sum), line:3, parent:work@add
  |vpiNet:
  \_logic_net: (work@add.a), line:2, parent:work@add
  |vpiNet:
  \_logic_net: (work@add.b), line:2, parent:work@add
  |vpiNet:
  \_logic_net: (work@add.sum), line:3, parent:work@add
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 6

