/home/giom/repos/RiscV-i32/CPU/Design/src/sign_extender.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/giom/repos/RiscV-i32/CPU/Design/src/sign_extender.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package types
-- Loading package utils
-- Compiling entity sign_extender
-- Compiling architecture a_sign_extender of sign_extender

} {} {}} /home/giom/repos/RiscV-i32/CPU/Design/src/registers.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/giom/repos/RiscV-i32/CPU/Design/src/registers.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity registers
-- Compiling architecture a_registers of registers

} {} {}} /home/giom/repos/RiscV-i32/CPU/Design/src/memory.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/giom/repos/RiscV-i32/CPU/Design/src/memory.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package types
-- Compiling entity memory
-- Compiling architecture a_memory of memory

} {} {}} /home/giom/repos/RiscV-i32/CPU/Design/src/store_coding.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/giom/repos/RiscV-i32/CPU/Design/src/store_coding.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package types
-- Compiling entity store_coding
-- Compiling architecture a_store_coding of store_coding

} {} {}} /home/giom/repos/RiscV-i32/CPU/Design/src/utils.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/giom/repos/RiscV-i32/CPU/Design/src/utils.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package types
-- Compiling package utils
-- Compiling package body utils
-- Loading package utils

} {} {}} /home/giom/repos/RiscV-i32/CPU/Design/src/pc.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/giom/repos/RiscV-i32/CPU/Design/src/pc.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package types
-- Loading package utils
-- Compiling entity pc
-- Compiling architecture a_pc of pc

} {} {}} /home/giom/repos/RiscV-i32/CPU/Design/src/UART.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/giom/repos/RiscV-i32/CPU/Design/src/UART.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity uart
-- Compiling architecture logic of uart

} {} {}}
