###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        69162   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        54274   # Number of read row buffer hits
num_read_cmds                  =        69162   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        14898   # Number of ACT commands
num_pre_cmds                   =        14883   # Number of PRE commands
num_ondemand_pres              =         3708   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6610055   # Cyles of rank active rank.0
rank_active_cycles.1           =      6015375   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3389945   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3984625   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        62002   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          184   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           48   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           33   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           35   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           13   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            9   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            5   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            6   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            3   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         6824   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        36587   # Read request latency (cycles)
read_latency[40-59]            =        15756   # Read request latency (cycles)
read_latency[60-79]            =         6712   # Read request latency (cycles)
read_latency[80-99]            =         1913   # Read request latency (cycles)
read_latency[100-119]          =         1410   # Read request latency (cycles)
read_latency[120-139]          =          960   # Read request latency (cycles)
read_latency[140-159]          =          555   # Read request latency (cycles)
read_latency[160-179]          =          398   # Read request latency (cycles)
read_latency[180-199]          =          373   # Read request latency (cycles)
read_latency[200-]             =         4498   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  2.78861e+08   # Read energy
act_energy                     =  4.07609e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.62717e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.91262e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  4.12467e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.75359e+09   # Active standby energy rank.1
average_read_latency           =      73.6018   # Average read request latency (cycles)
average_interarrival           =      144.557   # Average request interarrival latency (cycles)
total_energy                   =  1.24423e+10   # Total energy (pJ)
average_power                  =      1244.23   # Average power (mW)
average_bandwidth              =     0.590182   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        70268   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        54179   # Number of read row buffer hits
num_read_cmds                  =        70268   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        16104   # Number of ACT commands
num_pre_cmds                   =        16090   # Number of PRE commands
num_ondemand_pres              =         4796   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6255619   # Cyles of rank active rank.0
rank_active_cycles.1           =      6232027   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3744381   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3767973   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        63102   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          156   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           53   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           37   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           35   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           16   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           18   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            3   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            4   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            4   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         6840   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        36724   # Read request latency (cycles)
read_latency[40-59]            =        15887   # Read request latency (cycles)
read_latency[60-79]            =         7641   # Read request latency (cycles)
read_latency[80-99]            =         2081   # Read request latency (cycles)
read_latency[100-119]          =         1582   # Read request latency (cycles)
read_latency[120-139]          =          969   # Read request latency (cycles)
read_latency[140-159]          =          469   # Read request latency (cycles)
read_latency[160-179]          =          428   # Read request latency (cycles)
read_latency[180-199]          =          400   # Read request latency (cycles)
read_latency[200-]             =         4087   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  2.83321e+08   # Read energy
act_energy                     =  4.40605e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   1.7973e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.80863e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  3.90351e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.88878e+09   # Active standby energy rank.1
average_read_latency           =      66.4672   # Average read request latency (cycles)
average_interarrival           =      142.281   # Average request interarrival latency (cycles)
total_energy                   =  1.24303e+10   # Total energy (pJ)
average_power                  =      1243.03   # Average power (mW)
average_bandwidth              =      0.59962   # Average bandwidth
