// Seed: 1814478781
module module_0 (
    output wand id_0,
    input wor id_1,
    input supply0 id_2,
    input uwire id_3,
    output wire id_4,
    input tri0 id_5,
    output wor id_6
    , id_9,
    input tri1 id_7
);
  assign id_4 = 1;
  assign id_0 = -1;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    output supply1 id_1,
    output logic   id_2,
    input  uwire   id_3
);
  wire id_5;
  tri  id_6 = id_3 - -1, id_7 = -1'b0, id_8 = -1'b0, id_9 = id_8;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_3,
      id_3,
      id_0,
      id_3,
      id_0,
      id_3
  );
  initial begin : LABEL_0
    begin : LABEL_1
      id_2 <= "";
      if (1) id_2 = id_9;
    end
  end
endmodule
