INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspaces/ODTU/EE446/ee446_project/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspaces/ODTU/EE446/ee446_project/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspaces/ODTU/EE446/ee446_project/Constant.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Constant15
INFO: [VRFC 10-311] analyzing module Constant4
INFO: [VRFC 10-311] analyzing module Constant0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspaces/ODTU/EE446/ee446_project/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspaces/ODTU/EE446/ee446_project/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspaces/ODTU/EE446/ee446_project/Decoder_4to16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_4to16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspaces/ODTU/EE446/ee446_project/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspaces/ODTU/EE446/ee446_project/Instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspaces/ODTU/EE446/ee446_project/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspaces/ODTU/EE446/ee446_project/Mux_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspaces/ODTU/EE446/ee446_project/Mux_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspaces/ODTU/EE446/ee446_project/Pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP_IF
INFO: [VRFC 10-311] analyzing module DP_ID
INFO: [VRFC 10-311] analyzing module DP_EX
INFO: [VRFC 10-311] analyzing module DP_MEM
INFO: [VRFC 10-311] analyzing module DP_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspaces/ODTU/EE446/ee446_project/Register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspaces/ODTU/EE446/ee446_project/Register_sync_rw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_sync_rw
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspaces/ODTU/EE446/ee446_project/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
