// Seed: 2811987421
module module_0 (
    input tri0 id_0,
    input tri  id_1
);
  logic id_3 = id_3, id_4;
  assign module_1.id_11 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd47,
    parameter id_3 = 32'd72
) (
    input  uwire _id_0,
    output uwire id_1,
    input  wor   id_2,
    input  tri0  _id_3,
    output wire  id_4,
    input  wire  id_5,
    output tri1  id_6,
    output wire  id_7
);
  wire [1 : id_0] id_9;
  logic [id_3  *  -1  -  1  <  id_3 : 1  |  -1] id_10;
  tri0 id_11, id_12, id_13, id_14, id_15;
  logic [7:0] id_16;
  wire id_17 = id_5;
  wire id_18;
  module_0 modCall_1 (
      id_5,
      id_5
  );
  assign id_11 = -1;
  assign id_16[-1] = 1;
  wire id_19;
  ;
endmodule
