// Seed: 3989592789
module module_0 (
    input wand id_0,
    input tri id_1,
    input tri1 id_2,
    input supply1 id_3,
    input wand id_4,
    input wire id_5,
    input wand id_6
);
  assign id_8 = id_6;
endmodule
module module_1 (
    output logic id_0,
    output supply1 id_1,
    input wor id_2,
    output wire id_3,
    output supply0 id_4,
    output supply0 id_5,
    input wor id_6,
    input tri id_7,
    input supply1 id_8,
    input wor id_9,
    input tri id_10,
    input uwire id_11
);
  reg id_13;
  always @(negedge 1) begin
    id_13 <= 1;
    id_4 = 1;
    id_1 = 1;
    id_0 <= id_13;
  end
  module_0(
      id_11, id_11, id_8, id_7, id_11, id_9, id_7
  );
endmodule
