[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/HierPathLhs/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/HierPathLhs/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<144> s<143> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<4> s<3> l<1:1> el<1:7>
n<alert_handler_reg_wrap> u<3> t<StringConst> p<4> l<1:8> el<1:30>
n<> u<4> t<Module_ansi_header> p<55> c<2> s<53> l<1:1> el<1:31>
n<k> u<5> t<StringConst> p<10> s<9> l<2:15> el<2:16>
n<0> u<6> t<IntConst> p<7> l<2:19> el<2:20>
n<> u<7> t<Primary_literal> p<8> c<6> l<2:19> el<2:20>
n<> u<8> t<Constant_primary> p<9> c<7> l<2:19> el<2:20>
n<> u<9> t<Constant_expression> p<10> c<8> l<2:19> el<2:20>
n<> u<10> t<Genvar_initialization> p<50> c<5> s<20> l<2:8> el<2:20>
n<k> u<11> t<StringConst> p<12> l<2:22> el<2:23>
n<> u<12> t<Primary_literal> p<13> c<11> l<2:22> el<2:23>
n<> u<13> t<Constant_primary> p<14> c<12> l<2:22> el<2:23>
n<> u<14> t<Constant_expression> p<20> c<13> s<19> l<2:22> el<2:23>
n<1> u<15> t<IntConst> p<16> l<2:26> el<2:27>
n<> u<16> t<Primary_literal> p<17> c<15> l<2:26> el<2:27>
n<> u<17> t<Constant_primary> p<18> c<16> l<2:26> el<2:27>
n<> u<18> t<Constant_expression> p<20> c<17> l<2:26> el<2:27>
n<> u<19> t<BinOp_Less> p<20> s<18> l<2:24> el<2:25>
n<> u<20> t<Constant_expression> p<50> c<14> s<23> l<2:22> el<2:27>
n<k> u<21> t<StringConst> p<23> s<22> l<2:29> el<2:30>
n<> u<22> t<IncDec_PlusPlus> p<23> l<2:30> el<2:32>
n<> u<23> t<Genvar_iteration> p<50> c<21> s<49> l<2:29> el<2:32>
n<gen_alert_cause> u<24> t<StringConst> p<48> s<46> l<2:42> el<2:57>
n<hw2reg> u<25> t<StringConst> p<26> l<3:12> el<3:18>
n<> u<26> t<Ps_or_hierarchical_identifier> p<36> c<25> s<35> l<3:12> el<3:18>
n<alert_cause> u<27> t<StringConst> p<35> s<32> l<3:19> el<3:30>
n<k> u<28> t<StringConst> p<29> l<3:31> el<3:32>
n<> u<29> t<Primary_literal> p<30> c<28> l<3:31> el<3:32>
n<> u<30> t<Constant_primary> p<31> c<29> l<3:31> el<3:32>
n<> u<31> t<Constant_expression> p<32> c<30> l<3:31> el<3:32>
n<> u<32> t<Constant_bit_select> p<35> c<31> s<33> l<3:30> el<3:33>
n<d> u<33> t<StringConst> p<35> s<34> l<3:34> el<3:35>
n<> u<34> t<Constant_bit_select> p<35> l<3:37> el<3:37>
n<> u<35> t<Constant_select> p<36> c<27> l<3:18> el<3:35>
n<> u<36> t<Net_lvalue> p<41> c<26> s<40> l<3:12> el<3:35>
n<> u<37> t<Number_1Tickb1> p<38> l<3:39> el<3:43>
n<> u<38> t<Primary_literal> p<39> c<37> l<3:39> el<3:43>
n<> u<39> t<Primary> p<40> c<38> l<3:39> el<3:43>
n<> u<40> t<Expression> p<41> c<39> l<3:39> el<3:43>
n<> u<41> t<Net_assignment> p<42> c<36> l<3:12> el<3:43>
n<> u<42> t<List_of_net_assignments> p<43> c<41> l<3:12> el<3:43>
n<> u<43> t<Continuous_assign> p<44> c<42> l<3:5> el<3:44>
n<> u<44> t<Module_common_item> p<45> c<43> l<3:5> el<3:44>
n<> u<45> t<Module_or_generate_item> p<46> c<44> l<3:5> el<3:44>
n<> u<46> t<Generate_item> p<48> c<45> s<47> l<3:5> el<3:44>
n<> u<47> t<END> p<48> l<4:3> el<4:6>
n<> u<48> t<Generate_begin_end_block> p<49> c<24> l<2:34> el<4:6>
n<> u<49> t<Generate_item> p<50> c<48> l<2:34> el<4:6>
n<> u<50> t<Loop_generate_construct> p<51> c<10> l<2:3> el<4:6>
n<> u<51> t<Module_common_item> p<52> c<50> l<2:3> el<4:6>
n<> u<52> t<Module_or_generate_item> p<53> c<51> l<2:3> el<4:6>
n<> u<53> t<Non_port_module_item> p<55> c<52> s<54> l<2:3> el<4:6>
n<> u<54> t<ENDMODULE> p<55> l<5:1> el<5:10>
n<> u<55> t<Module_declaration> p<56> c<4> l<1:1> el<5:10>
n<> u<56> t<Description> p<143> c<55> s<142> l<1:1> el<5:10>
n<module> u<57> t<Module_keyword> p<59> s<58> l<8:1> el<8:7>
n<top> u<58> t<StringConst> p<59> l<8:8> el<8:11>
n<> u<59> t<Module_ansi_header> p<141> c<57> s<78> l<8:1> el<8:12>
n<> u<60> t<Struct_keyword> p<61> l<9:11> el<9:17>
n<> u<61> t<Struct_union> p<70> c<60> s<62> l<9:11> el<9:17>
n<> u<62> t<Packed_keyword> p<70> s<69> l<9:18> el<9:24>
n<> u<63> t<IntegerAtomType_Int> p<64> l<10:5> el<10:8>
n<> u<64> t<Data_type> p<65> c<63> l<10:5> el<10:8>
n<> u<65> t<Data_type_or_void> p<69> c<64> s<68> l<10:5> el<10:8>
n<x> u<66> t<StringConst> p<67> l<10:9> el<10:10>
n<> u<67> t<Variable_decl_assignment> p<68> c<66> l<10:9> el<10:10>
n<> u<68> t<List_of_variable_decl_assignments> p<69> c<67> l<10:9> el<10:10>
n<> u<69> t<Struct_union_member> p<70> c<65> l<10:5> el<10:11>
n<> u<70> t<Data_type> p<72> c<61> s<71> l<9:11> el<11:4>
n<struct_t> u<71> t<StringConst> p<72> l<11:5> el<11:13>
n<> u<72> t<Type_declaration> p<73> c<70> l<9:3> el<11:14>
n<> u<73> t<Data_declaration> p<74> c<72> l<9:3> el<11:14>
n<> u<74> t<Package_or_generate_item_declaration> p<75> c<73> l<9:3> el<11:14>
n<> u<75> t<Module_or_generate_item_declaration> p<76> c<74> l<9:3> el<11:14>
n<> u<76> t<Module_common_item> p<77> c<75> l<9:3> el<11:14>
n<> u<77> t<Module_or_generate_item> p<78> c<76> l<9:3> el<11:14>
n<> u<78> t<Non_port_module_item> p<141> c<77> s<110> l<9:3> el<11:14>
n<struct_t> u<79> t<StringConst> p<100> s<89> l<13:3> el<13:11>
n<1> u<80> t<IntConst> p<81> l<13:13> el<13:14>
n<> u<81> t<Primary_literal> p<82> c<80> l<13:13> el<13:14>
n<> u<82> t<Constant_primary> p<83> c<81> l<13:13> el<13:14>
n<> u<83> t<Constant_expression> p<88> c<82> s<87> l<13:13> el<13:14>
n<0> u<84> t<IntConst> p<85> l<13:15> el<13:16>
n<> u<85> t<Primary_literal> p<86> c<84> l<13:15> el<13:16>
n<> u<86> t<Constant_primary> p<87> c<85> l<13:15> el<13:16>
n<> u<87> t<Constant_expression> p<88> c<86> l<13:15> el<13:16>
n<> u<88> t<Constant_range> p<89> c<83> l<13:13> el<13:16>
n<> u<89> t<Packed_dimension> p<100> c<88> s<99> l<13:12> el<13:17>
n<2> u<90> t<IntConst> p<91> l<13:18> el<13:19>
n<> u<91> t<Primary_literal> p<92> c<90> l<13:18> el<13:19>
n<> u<92> t<Constant_primary> p<93> c<91> l<13:18> el<13:19>
n<> u<93> t<Constant_expression> p<98> c<92> s<97> l<13:18> el<13:19>
n<0> u<94> t<IntConst> p<95> l<13:20> el<13:21>
n<> u<95> t<Primary_literal> p<96> c<94> l<13:20> el<13:21>
n<> u<96> t<Constant_primary> p<97> c<95> l<13:20> el<13:21>
n<> u<97> t<Constant_expression> p<98> c<96> l<13:20> el<13:21>
n<> u<98> t<Constant_range> p<99> c<93> l<13:18> el<13:21>
n<> u<99> t<Packed_dimension> p<100> c<98> l<13:17> el<13:22>
n<> u<100> t<Data_type> p<104> c<79> s<103> l<13:3> el<13:22>
n<a> u<101> t<StringConst> p<102> l<13:23> el<13:24>
n<> u<102> t<Variable_decl_assignment> p<103> c<101> l<13:23> el<13:24>
n<> u<103> t<List_of_variable_decl_assignments> p<104> c<102> l<13:23> el<13:24>
n<> u<104> t<Variable_declaration> p<105> c<100> l<13:3> el<13:25>
n<> u<105> t<Data_declaration> p<106> c<104> l<13:3> el<13:25>
n<> u<106> t<Package_or_generate_item_declaration> p<107> c<105> l<13:3> el<13:25>
n<> u<107> t<Module_or_generate_item_declaration> p<108> c<106> l<13:3> el<13:25>
n<> u<108> t<Module_common_item> p<109> c<107> l<13:3> el<13:25>
n<> u<109> t<Module_or_generate_item> p<110> c<108> l<13:3> el<13:25>
n<> u<110> t<Non_port_module_item> p<141> c<109> s<139> l<13:3> el<13:25>
n<a> u<111> t<StringConst> p<121> s<115> l<15:10> el<15:11>
n<0> u<112> t<IntConst> p<113> l<15:12> el<15:13>
n<> u<113> t<Primary_literal> p<114> c<112> l<15:12> el<15:13>
n<> u<114> t<Constant_primary> p<115> c<113> l<15:12> el<15:13>
n<> u<115> t<Constant_expression> p<121> c<114> s<119> l<15:12> el<15:13>
n<0> u<116> t<IntConst> p<117> l<15:15> el<15:16>
n<> u<117> t<Primary_literal> p<118> c<116> l<15:15> el<15:16>
n<> u<118> t<Constant_primary> p<119> c<117> l<15:15> el<15:16>
n<> u<119> t<Constant_expression> p<121> c<118> s<120> l<15:15> el<15:16>
n<x> u<120> t<StringConst> p<121> l<15:18> el<15:19>
n<> u<121> t<Hierarchical_identifier> p<122> c<111> l<15:10> el<15:19>
n<> u<122> t<Ps_or_hierarchical_identifier> p<129> c<121> s<128> l<15:10> el<15:19>
n<0> u<123> t<IntConst> p<124> l<15:20> el<15:21>
n<> u<124> t<Primary_literal> p<125> c<123> l<15:20> el<15:21>
n<> u<125> t<Constant_primary> p<126> c<124> l<15:20> el<15:21>
n<> u<126> t<Constant_expression> p<127> c<125> l<15:20> el<15:21>
n<> u<127> t<Constant_bit_select> p<128> c<126> l<15:19> el<15:22>
n<> u<128> t<Constant_select> p<129> c<127> l<15:19> el<15:22>
n<> u<129> t<Net_lvalue> p<134> c<122> s<133> l<15:10> el<15:22>
n<1> u<130> t<IntConst> p<131> l<15:25> el<15:26>
n<> u<131> t<Primary_literal> p<132> c<130> l<15:25> el<15:26>
n<> u<132> t<Primary> p<133> c<131> l<15:25> el<15:26>
n<> u<133> t<Expression> p<134> c<132> l<15:25> el<15:26>
n<> u<134> t<Net_assignment> p<135> c<129> l<15:10> el<15:26>
n<> u<135> t<List_of_net_assignments> p<136> c<134> l<15:10> el<15:26>
n<> u<136> t<Continuous_assign> p<137> c<135> l<15:3> el<15:27>
n<> u<137> t<Module_common_item> p<138> c<136> l<15:3> el<15:27>
n<> u<138> t<Module_or_generate_item> p<139> c<137> l<15:3> el<15:27>
n<> u<139> t<Non_port_module_item> p<141> c<138> s<140> l<15:3> el<15:27>
n<> u<140> t<ENDMODULE> p<141> l<16:1> el<16:10>
n<> u<141> t<Module_declaration> p<142> c<59> l<8:1> el<16:10>
n<> u<142> t<Description> p<143> c<141> l<8:1> el<16:10>
n<> u<143> t<Source_text> p<144> c<56> l<1:1> el<16:10>
n<> u<144> t<Top_level_rule> c<1> l<1:1> el<17:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/HierPathLhs/dut.sv:1:1: No timescale set for "alert_handler_reg_wrap".

[WRN:PA0205] ${SURELOG_DIR}/tests/HierPathLhs/dut.sv:8:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/HierPathLhs/dut.sv:1:1: Compile module "work@alert_handler_reg_wrap".

[INF:CP0303] ${SURELOG_DIR}/tests/HierPathLhs/dut.sv:8:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[INF:CP0335] ${SURELOG_DIR}/tests/HierPathLhs/dut.sv:2:34: Compile generate block "work@alert_handler_reg_wrap.gen_alert_cause[0]".

[NTE:EL0503] ${SURELOG_DIR}/tests/HierPathLhs/dut.sv:1:1: Top level module "work@alert_handler_reg_wrap".

[NTE:EL0503] ${SURELOG_DIR}/tests/HierPathLhs/dut.sv:8:1: Top level module "work@top".

[NTE:EL0504] Multiple top level modules in design.

[NTE:EL0508] Nb Top level modules: 2.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
assign_stmt                                            1
bit_select                                             9
constant                                              32
cont_assign                                            5
design                                                 1
gen_for                                                1
gen_scope                                              2
gen_scope_array                                        2
hier_path                                              7
int_typespec                                           4
int_var                                                2
logic_net                                              2
module_inst                                            7
named_begin                                            1
operation                                              4
packed_array_typespec                                  2
packed_array_var                                       1
parameter                                              1
range                                                  6
ref_obj                                               21
ref_var                                                1
struct_typespec                                        1
struct_var                                             1
typespec_member                                        1
unsupported_typespec                                   1
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
assign_stmt                                            1
bit_select                                            13
constant                                              32
cont_assign                                            7
design                                                 1
gen_for                                                1
gen_scope                                              3
gen_scope_array                                        3
hier_path                                              9
int_typespec                                           4
int_var                                                2
logic_net                                              2
module_inst                                            7
named_begin                                            1
operation                                              4
packed_array_typespec                                  2
packed_array_var                                       1
parameter                                              1
range                                                  6
ref_obj                                               25
ref_var                                                1
struct_typespec                                        1
struct_var                                             1
typespec_member                                        1
unsupported_typespec                                   1
=== UHDM Object Stats End ===
[ERR:UH0725] ${SURELOG_DIR}/tests/HierPathLhs/dut.sv:3:12: Unresolved hierarchical reference "hw2reg.alert_cause[k].d".

[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/HierPathLhs/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/HierPathLhs/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/HierPathLhs/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@alert_handler_reg_wrap)
|vpiElaborated:1
|vpiName:work@alert_handler_reg_wrap
|uhdmallModules:
\_module_inst: work@alert_handler_reg_wrap (work@alert_handler_reg_wrap), file:${SURELOG_DIR}/tests/HierPathLhs/dut.sv, line:1:1, endln:5:10
  |vpiParent:
  \_design: (work@alert_handler_reg_wrap)
  |vpiFullName:work@alert_handler_reg_wrap
  |vpiDefName:work@alert_handler_reg_wrap
  |vpiNet:
  \_logic_net: (work@alert_handler_reg_wrap.k), line:2:22, endln:2:23
    |vpiParent:
    \_module_inst: work@alert_handler_reg_wrap (work@alert_handler_reg_wrap), file:${SURELOG_DIR}/tests/HierPathLhs/dut.sv, line:1:1, endln:5:10
    |vpiName:k
    |vpiFullName:work@alert_handler_reg_wrap.k
    |vpiNetType:1
  |vpiGenStmt:
  \_gen_for: 
    |vpiParent:
    \_module_inst: work@alert_handler_reg_wrap (work@alert_handler_reg_wrap), file:${SURELOG_DIR}/tests/HierPathLhs/dut.sv, line:1:1, endln:5:10
    |vpiForInitStmt:
    \_assign_stmt: , line:2:8, endln:2:20
      |vpiParent:
      \_gen_for: 
      |vpiRhs:
      \_constant: , line:2:19, endln:2:20
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_int_var: (work@alert_handler_reg_wrap.k), line:2:15, endln:2:16
        |vpiParent:
        \_assign_stmt: , line:2:8, endln:2:20
        |vpiTypespec:
        \_ref_obj: (work@alert_handler_reg_wrap.k)
          |vpiParent:
          \_int_var: (work@alert_handler_reg_wrap.k), line:2:15, endln:2:16
          |vpiFullName:work@alert_handler_reg_wrap.k
          |vpiActual:
          \_int_typespec: 
        |vpiName:k
        |vpiFullName:work@alert_handler_reg_wrap.k
    |vpiCondition:
    \_operation: , line:2:22, endln:2:27
      |vpiParent:
      \_gen_for: 
      |vpiOpType:20
      |vpiOperand:
      \_ref_obj: (work@alert_handler_reg_wrap.k), line:2:22, endln:2:23
        |vpiParent:
        \_operation: , line:2:22, endln:2:27
        |vpiName:k
        |vpiFullName:work@alert_handler_reg_wrap.k
        |vpiActual:
        \_logic_net: (work@alert_handler_reg_wrap.k), line:2:22, endln:2:23
      |vpiOperand:
      \_constant: , line:2:26, endln:2:27
        |vpiParent:
        \_operation: , line:2:22, endln:2:27
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiForIncStmt:
    \_operation: , line:2:29, endln:2:30
      |vpiParent:
      \_gen_for: 
      |vpiOpType:62
      |vpiOperand:
      \_ref_obj: (work@alert_handler_reg_wrap.k)
        |vpiParent:
        \_gen_for: 
        |vpiName:k
        |vpiFullName:work@alert_handler_reg_wrap.k
        |vpiActual:
        \_logic_net: (work@alert_handler_reg_wrap.k), line:2:22, endln:2:23
    |vpiStmt:
    \_named_begin: (work@alert_handler_reg_wrap.gen_alert_cause)
      |vpiParent:
      \_gen_for: 
      |vpiName:gen_alert_cause
      |vpiFullName:work@alert_handler_reg_wrap.gen_alert_cause
      |vpiStmt:
      \_cont_assign: , line:3:12, endln:3:43
        |vpiParent:
        \_named_begin: (work@alert_handler_reg_wrap.gen_alert_cause)
        |vpiRhs:
        \_constant: , line:3:39, endln:3:43
          |vpiParent:
          \_cont_assign: , line:3:12, endln:3:43
          |vpiDecompile:1'b1
          |vpiSize:1
          |BIN:1
          |vpiConstType:3
        |vpiLhs:
        \_hier_path: (hw2reg.alert_cause[k].d), line:3:12, endln:3:35
          |vpiParent:
          \_cont_assign: , line:3:12, endln:3:43
          |vpiName:hw2reg.alert_cause[k].d
          |vpiActual:
          \_ref_obj: (hw2reg), line:3:19, endln:3:30
            |vpiParent:
            \_hier_path: (hw2reg.alert_cause[k].d), line:3:12, endln:3:35
            |vpiName:hw2reg
          |vpiActual:
          \_bit_select: (alert_cause[k]), line:3:19, endln:3:30
            |vpiParent:
            \_hier_path: (hw2reg.alert_cause[k].d), line:3:12, endln:3:35
            |vpiName:alert_cause
            |vpiFullName:alert_cause[k]
            |vpiIndex:
            \_ref_obj: (k), line:3:31, endln:3:32
              |vpiParent:
              \_hier_path: (alert_cause[k].d), line:3:19, endln:3:30
              |vpiName:k
          |vpiActual:
          \_ref_obj: (alert_cause[k].d), line:3:37, endln:3:37
            |vpiParent:
            \_hier_path: (hw2reg.alert_cause[k].d), line:3:12, endln:3:35
            |vpiName:d
            |vpiFullName:alert_cause[k].d
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/HierPathLhs/dut.sv, line:8:1, endln:16:10
  |vpiParent:
  \_design: (work@alert_handler_reg_wrap)
  |vpiFullName:work@top
  |vpiTypedef:
  \_struct_typespec: (struct_t), line:9:11, endln:11:4
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/HierPathLhs/dut.sv, line:8:1, endln:16:10
    |vpiName:struct_t
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/HierPathLhs/dut.sv, line:8:1, endln:16:10
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (x), line:10:9, endln:10:10
      |vpiParent:
      \_struct_typespec: (struct_t), line:9:11, endln:11:4
      |vpiName:x
      |vpiTypespec:
      \_ref_obj: (work@top.struct_t.x)
        |vpiParent:
        \_typespec_member: (x), line:10:9, endln:10:10
        |vpiFullName:work@top.struct_t.x
        |vpiActual:
        \_int_typespec: , line:10:5, endln:10:8
      |vpiRefFile:${SURELOG_DIR}/tests/HierPathLhs/dut.sv
      |vpiRefLineNo:10
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:10
      |vpiRefEndColumnNo:8
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.a), line:13:23, endln:13:24
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/HierPathLhs/dut.sv, line:8:1, endln:16:10
    |vpiTypespec:
    \_ref_obj: (work@top.a)
      |vpiParent:
      \_logic_net: (work@top.a), line:13:23, endln:13:24
      |vpiFullName:work@top.a
      |vpiActual:
      \_packed_array_typespec: , line:13:3, endln:13:17
    |vpiName:a
    |vpiFullName:work@top.a
  |vpiContAssign:
  \_cont_assign: , line:15:10, endln:15:26
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/HierPathLhs/dut.sv, line:8:1, endln:16:10
    |vpiRhs:
    \_constant: , line:15:25, endln:15:26
      |vpiParent:
      \_cont_assign: , line:15:10, endln:15:26
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiLhs:
    \_hier_path: (a[0][0].x[0]), line:15:10, endln:15:11
      |vpiParent:
      \_cont_assign: , line:15:10, endln:15:26
      |vpiName:a[0][0].x[0]
      |vpiActual:
      \_bit_select: (a[0]), line:15:10, endln:15:11
        |vpiParent:
        \_hier_path: (a[0][0].x[0]), line:15:10, endln:15:11
        |vpiName:a
        |vpiFullName:a[0]
        |vpiIndex:
        \_constant: , line:15:12, endln:15:13
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiActual:
      \_bit_select: (a[0][0]), line:15:12, endln:15:13
        |vpiParent:
        \_hier_path: (a[0][0].x[0]), line:15:10, endln:15:11
        |vpiFullName:a[0][0]
        |vpiIndex:
        \_constant: , line:15:15, endln:15:16
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiActual:
      \_bit_select: (a[0][0].x[0]), line:15:20, endln:15:21
        |vpiParent:
        \_hier_path: (a[0][0].x[0]), line:15:10, endln:15:11
        |vpiName:x
        |vpiFullName:a[0][0].x[0]
        |vpiIndex:
        \_constant: , line:15:20, endln:15:21
          |vpiParent:
          \_bit_select: (a[0][0].x[0]), line:15:20, endln:15:21
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
|uhdmtopModules:
\_module_inst: work@alert_handler_reg_wrap (work@alert_handler_reg_wrap), file:${SURELOG_DIR}/tests/HierPathLhs/dut.sv, line:1:1, endln:5:10
  |vpiName:work@alert_handler_reg_wrap
  |vpiDefName:work@alert_handler_reg_wrap
  |vpiTop:1
  |vpiTopModule:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@alert_handler_reg_wrap.gen_alert_cause[0]), line:2:34, endln:4:6
    |vpiParent:
    \_module_inst: work@alert_handler_reg_wrap (work@alert_handler_reg_wrap), file:${SURELOG_DIR}/tests/HierPathLhs/dut.sv, line:1:1, endln:5:10
    |vpiName:gen_alert_cause[0]
    |vpiFullName:work@alert_handler_reg_wrap.gen_alert_cause[0]
    |vpiGenScope:
    \_gen_scope: (work@alert_handler_reg_wrap.gen_alert_cause[0]), line:2:34, endln:4:6
      |vpiParent:
      \_gen_scope_array: (work@alert_handler_reg_wrap.gen_alert_cause[0]), line:2:34, endln:4:6
      |vpiFullName:work@alert_handler_reg_wrap.gen_alert_cause[0]
      |vpiParameter:
      \_parameter: (work@alert_handler_reg_wrap.gen_alert_cause[0].k), line:2:0
        |vpiParent:
        \_gen_scope: (work@alert_handler_reg_wrap.gen_alert_cause[0]), line:2:34, endln:4:6
        |UINT:0
        |vpiTypespec:
        \_ref_obj: (work@alert_handler_reg_wrap.gen_alert_cause[0].k)
          |vpiParent:
          \_parameter: (work@alert_handler_reg_wrap.gen_alert_cause[0].k), line:2:0
          |vpiFullName:work@alert_handler_reg_wrap.gen_alert_cause[0].k
          |vpiActual:
          \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:k
        |vpiFullName:work@alert_handler_reg_wrap.gen_alert_cause[0].k
      |vpiContAssign:
      \_cont_assign: , line:3:12, endln:3:43
        |vpiParent:
        \_gen_scope: (work@alert_handler_reg_wrap.gen_alert_cause[0]), line:2:34, endln:4:6
        |vpiRhs:
        \_constant: , line:3:39, endln:3:43
          |vpiParent:
          \_cont_assign: , line:3:12, endln:3:43
          |vpiDecompile:1'b1
          |vpiSize:1
          |BIN:1
          |vpiConstType:3
        |vpiLhs:
        \_hier_path: (hw2reg.alert_cause[k].d), line:3:12, endln:3:35
          |vpiParent:
          \_cont_assign: , line:3:12, endln:3:43
          |vpiName:hw2reg.alert_cause[k].d
          |vpiActual:
          \_ref_obj: (hw2reg), line:3:19, endln:3:30
            |vpiParent:
            \_hier_path: (hw2reg.alert_cause[k].d), line:3:12, endln:3:35
            |vpiName:hw2reg
          |vpiActual:
          \_bit_select: (alert_cause[k]), line:3:19, endln:3:30
            |vpiParent:
            \_hier_path: (hw2reg.alert_cause[k].d), line:3:12, endln:3:35
            |vpiName:alert_cause
            |vpiFullName:alert_cause[k]
            |vpiIndex:
            \_ref_obj: (work@alert_handler_reg_wrap.gen_alert_cause[0].hw2reg.alert_cause[k].d.k), line:3:31, endln:3:32
              |vpiParent:
              \_bit_select: (alert_cause[k]), line:3:19, endln:3:30
              |vpiName:k
              |vpiFullName:work@alert_handler_reg_wrap.gen_alert_cause[0].hw2reg.alert_cause[k].d.k
              |vpiActual:
              \_parameter: (work@alert_handler_reg_wrap.gen_alert_cause[0].k), line:2:0
          |vpiActual:
          \_ref_obj: (alert_cause[k].d), line:3:37, endln:3:37
            |vpiParent:
            \_hier_path: (hw2reg.alert_cause[k].d), line:3:12, endln:3:35
            |vpiName:d
            |vpiFullName:alert_cause[k].d
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/HierPathLhs/dut.sv, line:8:1, endln:16:10
  |vpiName:work@top
  |vpiVariables:
  \_packed_array_var: (work@top.a), line:13:23, endln:13:24
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/HierPathLhs/dut.sv, line:8:1, endln:16:10
    |vpiName:a
    |vpiFullName:work@top.a
    |vpiVisibility:1
    |vpiRange:
    \_range: , line:13:12, endln:13:17
      |vpiParent:
      \_packed_array_var: (work@top.a), line:13:23, endln:13:24
      |vpiLeftRange:
      \_constant: , line:13:13, endln:13:14
        |vpiParent:
        \_range: , line:13:12, endln:13:17
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:13:15, endln:13:16
        |vpiParent:
        \_range: , line:13:12, endln:13:17
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiRange:
    \_range: , line:13:17, endln:13:22
      |vpiParent:
      \_packed_array_var: (work@top.a), line:13:23, endln:13:24
      |vpiLeftRange:
      \_constant: , line:13:18, endln:13:19
        |vpiParent:
        \_range: , line:13:17, endln:13:22
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:13:20, endln:13:21
        |vpiParent:
        \_range: , line:13:17, endln:13:22
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElement:
    \_struct_var: (work@top.a)
      |vpiParent:
      \_packed_array_var: (work@top.a), line:13:23, endln:13:24
      |vpiTypespec:
      \_ref_obj: (work@top.a)
        |vpiParent:
        \_struct_var: (work@top.a)
        |vpiFullName:work@top.a
        |vpiActual:
        \_struct_typespec: (struct_t), line:9:11, endln:11:4
      |vpiFullName:work@top.a
  |vpiTypedef:
  \_struct_typespec: (struct_t), line:9:11, endln:11:4
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiContAssign:
  \_cont_assign: , line:15:10, endln:15:26
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/HierPathLhs/dut.sv, line:8:1, endln:16:10
    |vpiRhs:
    \_constant: , line:15:25, endln:15:26
    |vpiLhs:
    \_hier_path: (a[0][0].x[0]), line:15:10, endln:15:11
      |vpiParent:
      \_cont_assign: , line:15:10, endln:15:26
      |vpiName:a[0][0].x[0]
      |vpiActual:
      \_bit_select: (a[0]), line:15:10, endln:15:11
        |vpiParent:
        \_hier_path: (a[0][0].x[0]), line:15:10, endln:15:11
        |vpiName:a
        |vpiFullName:a[0]
        |vpiActual:
        \_packed_array_var: (work@top.a), line:13:23, endln:13:24
        |vpiIndex:
        \_constant: , line:15:12, endln:15:13
          |vpiParent:
          \_bit_select: (a[0]), line:15:10, endln:15:11
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiActual:
      \_bit_select: (a[0][0]), line:15:12, endln:15:13
        |vpiParent:
        \_hier_path: (a[0][0].x[0]), line:15:10, endln:15:11
        |vpiFullName:a[0][0]
        |vpiIndex:
        \_constant: , line:15:15, endln:15:16
          |vpiParent:
          \_bit_select: (a[0][0]), line:15:12, endln:15:13
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiActual:
      \_bit_select: (a[0][0].x[0]), line:15:20, endln:15:21
        |vpiParent:
        \_hier_path: (a[0][0].x[0]), line:15:10, endln:15:11
        |vpiName:x
        |vpiFullName:a[0][0].x[0]
        |vpiActual:
        \_typespec_member: (x), line:10:9, endln:10:10
        |vpiIndex:
        \_constant: , line:15:20, endln:15:21
          |vpiParent:
          \_bit_select: (a[0][0].x[0]), line:15:20, endln:15:21
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
\_weaklyReferenced:
\_hier_path: (alert_cause[k].d), line:3:19, endln:3:30
  |vpiName:alert_cause[k].d
  |vpiActual:
  \_bit_select: (alert_cause[k]), line:3:19, endln:3:30
  |vpiActual:
  \_ref_obj: (alert_cause[k].d), line:3:37, endln:3:37
\_int_typespec: , line:10:5, endln:10:8
  |vpiParent:
  \_typespec_member: (x), line:10:9, endln:10:10
  |vpiSigned:1
\_packed_array_typespec: , line:13:3, endln:13:17
  |vpiRange:
  \_range: , line:13:12, endln:13:17
    |vpiParent:
    \_packed_array_typespec: , line:13:3, endln:13:17
    |vpiLeftRange:
    \_constant: , line:13:13, endln:13:14
      |vpiParent:
      \_range: , line:13:12, endln:13:17
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:13:15, endln:13:16
      |vpiParent:
      \_range: , line:13:12, endln:13:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_range: , line:13:17, endln:13:22
    |vpiParent:
    \_packed_array_typespec: , line:13:3, endln:13:17
    |vpiLeftRange:
    \_constant: , line:13:18, endln:13:19
      |vpiParent:
      \_range: , line:13:17, endln:13:22
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:13:20, endln:13:21
      |vpiParent:
      \_range: , line:13:17, endln:13:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiElemTypespec:
  \_ref_obj: 
    |vpiParent:
    \_packed_array_typespec: , line:13:3, endln:13:17
    |vpiActual:
    \_struct_typespec: (struct_t), line:9:11, endln:11:4
\_cont_assign: , line:3:12, endln:3:43
  |vpiParent:
  \_gen_scope: (work@alert_handler_reg_wrap.gen_alert_cause[0]), line:2:34, endln:4:6
  |vpiRhs:
  \_constant: , line:3:39, endln:3:43
  |vpiLhs:
  \_hier_path: (hw2reg.alert_cause[k].d), line:3:12, endln:3:35
    |vpiParent:
    \_cont_assign: , line:3:12, endln:3:43
    |vpiName:hw2reg.alert_cause[k].d
    |vpiActual:
    \_ref_obj: (hw2reg), line:3:19, endln:3:30
      |vpiParent:
      \_hier_path: (hw2reg.alert_cause[k].d), line:3:12, endln:3:35
      |vpiName:hw2reg
    |vpiActual:
    \_bit_select: (alert_cause[k]), line:3:19, endln:3:30
      |vpiParent:
      \_hier_path: (hw2reg.alert_cause[k].d), line:3:12, endln:3:35
      |vpiName:alert_cause
      |vpiFullName:alert_cause[k]
      |vpiIndex:
      \_ref_obj: (work@alert_handler_reg_wrap.gen_alert_cause[0].hw2reg.alert_cause[k].d.k), line:3:31, endln:3:32
        |vpiParent:
        \_bit_select: (alert_cause[k]), line:3:19, endln:3:30
        |vpiName:k
        |vpiFullName:work@alert_handler_reg_wrap.gen_alert_cause[0].hw2reg.alert_cause[k].d.k
    |vpiActual:
    \_ref_obj: (alert_cause[k].d), line:3:37, endln:3:37
      |vpiParent:
      \_hier_path: (hw2reg.alert_cause[k].d), line:3:12, endln:3:35
      |vpiName:d
      |vpiFullName:alert_cause[k].d
\_gen_scope: (work@alert_handler_reg_wrap.gen_alert_cause[0]), line:2:34, endln:4:6
  |vpiParent:
  \_gen_scope_array: (work@alert_handler_reg_wrap.gen_alert_cause[0]), line:2:34, endln:4:6
  |vpiFullName:work@alert_handler_reg_wrap.gen_alert_cause[0]
  |vpiParameter:
  \_parameter: (work@alert_handler_reg_wrap.gen_alert_cause[0].k), line:2:0
  |vpiContAssign:
  \_cont_assign: , line:3:12, endln:3:43
\_gen_scope_array: (work@alert_handler_reg_wrap.gen_alert_cause[0]), line:2:34, endln:4:6
  |vpiParent:
  \_module_inst: work@alert_handler_reg_wrap (work@alert_handler_reg_wrap), file:${SURELOG_DIR}/tests/HierPathLhs/dut.sv, line:1:1, endln:5:10
  |vpiName:gen_alert_cause[0]
  |vpiFullName:work@alert_handler_reg_wrap.gen_alert_cause[0]
  |vpiGenScope:
  \_gen_scope: (work@alert_handler_reg_wrap.gen_alert_cause[0]), line:2:34, endln:4:6
\_int_typespec: 
\_int_typespec: 
\_cont_assign: , line:15:10, endln:15:26
  |vpiParent:
  \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/HierPathLhs/dut.sv, line:8:1, endln:16:10
  |vpiRhs:
  \_constant: , line:15:25, endln:15:26
  |vpiLhs:
  \_hier_path: (a[0][0].x[0]), line:15:10, endln:15:11
    |vpiParent:
    \_cont_assign: , line:15:10, endln:15:26
    |vpiName:a[0][0].x[0]
    |vpiActual:
    \_bit_select: (a[0]), line:15:10, endln:15:11
      |vpiParent:
      \_hier_path: (a[0][0].x[0]), line:15:10, endln:15:11
      |vpiName:a
      |vpiFullName:a[0]
      |vpiIndex:
      \_constant: , line:15:12, endln:15:13
    |vpiActual:
    \_bit_select: (a[0][0]), line:15:12, endln:15:13
      |vpiParent:
      \_hier_path: (a[0][0].x[0]), line:15:10, endln:15:11
      |vpiFullName:a[0][0]
      |vpiActual:
      \_packed_array_var: (work@top.a), line:13:23, endln:13:24
      |vpiIndex:
      \_constant: , line:15:15, endln:15:16
    |vpiActual:
    \_bit_select: (a[0][0].x[0]), line:15:20, endln:15:21
      |vpiParent:
      \_hier_path: (a[0][0].x[0]), line:15:10, endln:15:11
      |vpiName:x
      |vpiFullName:a[0][0].x[0]
      |vpiIndex:
      \_constant: , line:15:20, endln:15:21
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 2
[   NOTE] : 7
