#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sun Jun 30 17:33:52 2024
# Process ID: 3588206
# Current directory: /home/users/alessandro.marina/Desktop/2024punto1_component/2024punto1_component/hls/impl/ip
# Command line: vivado -notrace -mode batch -source run_ippack.tcl
# Log file: /home/users/alessandro.marina/Desktop/2024punto1_component/2024punto1_component/hls/impl/ip/vivado.log
# Journal file: /home/users/alessandro.marina/Desktop/2024punto1_component/2024punto1_component/hls/impl/ip/vivado.jou
# Running On        :nags26
# Platform          :Ubuntu
# Operating System  :Ubuntu 22.04.4 LTS
# Processor Detail  :Intel(R) Xeon(R) CPU E5-2680 v2 @ 2.80GHz
# CPU Frequency     :1199.638 MHz
# CPU Physical cores:20
# CPU Logical cores :40
# Host memory       :405687 MB
# Swap memory       :32475 MB
# Total Virtual     :438163 MB
# Available Virtual :383783 MB
#-----------------------------------------------------------
source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/home/users/alessandro.marina/Desktop/2024punto1_component/2024punto1_component/hls/hls_data.json outdir=/home/users/alessandro.marina/Desktop/2024punto1_component/2024punto1_component/hls/impl/ip srcdir=/home/users/alessandro.marina/Desktop/2024punto1_component/2024punto1_component/hls sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to /home/users/alessandro.marina/Desktop/2024punto1_component/2024punto1_component/hls/impl/ip/misc
INFO: Copied 27 verilog file(s) to /home/users/alessandro.marina/Desktop/2024punto1_component/2024punto1_component/hls/impl/ip/hdl/verilog
INFO: Copied 24 vhdl file(s) to /home/users/alessandro.marina/Desktop/2024punto1_component/2024punto1_component/hls/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to /home/users/alessandro.marina/Desktop/2024punto1_component/2024punto1_component/hls/impl/ip/drivers
Generating 1 subcores in /home/users/alessandro.marina/Desktop/2024punto1_component/2024punto1_component/hls/impl/ip/hdl/ip.tmp:
impl/misc/ldl_dsolve_ddiv_64ns_64ns_64_22_no_dsp_1_ip.tcl
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1446.777 ; gain = 44.836 ; free physical = 159886 ; free virtual = 365582
INFO: Using COE_DIR=/home/users/alessandro.marina/Desktop/2024punto1_component/2024punto1_component/hls/impl/ip/hdl/verilog
INFO: Generating ldl_dsolve_ddiv_64ns_64ns_64_22_no_dsp_1_ip via file impl/misc/ldl_dsolve_ddiv_64ns_64ns_64_22_no_dsp_1_ip.tcl
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/xilinx/software/Vivado/2024.1/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ldl_dsolve_ddiv_64ns_64ns_64_22_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ldl_dsolve_ddiv_64ns_64ns_64_22_no_dsp_1_ip'...
INFO: Done generating ldl_dsolve_ddiv_64ns_64ns_64_22_no_dsp_1_ip via file impl/misc/ldl_dsolve_ddiv_64ns_64ns_64_22_no_dsp_1_ip.tcl
INFO: Import ports from HDL: /home/users/alessandro.marina/Desktop/2024punto1_component/2024punto1_component/hls/impl/ip/hdl/vhdl/ldl_dsolve.vhd (ldl_dsolve)
INFO: Add axi4lite interface s_axi_control
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add interrupt interface interrupt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/xilinx/software/Vivado/2024.1/data/ip'.
INFO: Add axi4full interface m_axi_gmem0
INFO: Add axi4full interface m_axi_gmem1
INFO: Add axi4full interface m_axi_gmem2
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP /home/users/alessandro.marina/Desktop/2024punto1_component/2024punto1_component/hls/impl/ip/component.xml
INFO: Created IP archive /home/users/alessandro.marina/Desktop/2024punto1_component/2024punto1_component/hls/impl/ip/xilinx_com_hls_ldl_dsolve_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Sun Jun 30 17:34:16 2024...
