<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p142" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_142{left:96px;bottom:48px;letter-spacing:-0.1px;}
#t2_142{left:590px;bottom:48px;letter-spacing:-0.13px;word-spacing:0.11px;}
#t3_142{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.15px;}
#t4_142{left:576px;bottom:1116px;letter-spacing:-0.18px;word-spacing:2.8px;}
#t5_142{left:124px;bottom:1038px;letter-spacing:0.13px;word-spacing:-0.55px;}
#t6_142{left:124px;bottom:1017px;letter-spacing:0.1px;word-spacing:-0.52px;}
#t7_142{left:124px;bottom:996px;letter-spacing:0.13px;word-spacing:-0.41px;}
#t8_142{left:601px;bottom:996px;letter-spacing:0.17px;}
#t9_142{left:639px;bottom:996px;letter-spacing:0.13px;word-spacing:-0.56px;}
#ta_142{left:124px;bottom:974px;letter-spacing:0.15px;word-spacing:-1.05px;}
#tb_142{left:711px;bottom:974px;letter-spacing:0.08px;}
#tc_142{left:750px;bottom:974px;letter-spacing:0.12px;}
#td_142{left:124px;bottom:953px;letter-spacing:0.15px;word-spacing:-0.49px;}
#te_142{left:344px;bottom:953px;letter-spacing:0.14px;word-spacing:-0.38px;}
#tf_142{left:124px;bottom:931px;letter-spacing:0.08px;}
#tg_142{left:205px;bottom:931px;letter-spacing:0.11px;word-spacing:-0.5px;}
#th_142{left:124px;bottom:904px;}
#ti_142{left:151px;bottom:904px;letter-spacing:0.13px;word-spacing:-0.54px;}
#tj_142{left:124px;bottom:876px;}
#tk_142{left:151px;bottom:876px;letter-spacing:0.14px;word-spacing:-0.51px;}
#tl_142{left:151px;bottom:855px;letter-spacing:0.13px;word-spacing:-0.48px;}
#tm_142{left:124px;bottom:827px;}
#tn_142{left:151px;bottom:827px;letter-spacing:0.14px;word-spacing:-0.51px;}
#to_142{left:151px;bottom:806px;letter-spacing:0.14px;word-spacing:-0.51px;}
#tp_142{left:124px;bottom:779px;}
#tq_142{left:151px;bottom:779px;letter-spacing:0.11px;word-spacing:-0.41px;}
#tr_142{left:151px;bottom:757px;letter-spacing:0.12px;word-spacing:-0.74px;}
#ts_142{left:151px;bottom:736px;letter-spacing:0.1px;word-spacing:-0.39px;}
#tt_142{left:151px;bottom:714px;letter-spacing:0.11px;word-spacing:-0.39px;}
#tu_142{left:96px;bottom:687px;}
#tv_142{left:124px;bottom:687px;letter-spacing:0.21px;}
#tw_142{left:215px;bottom:687px;letter-spacing:0.13px;word-spacing:-0.49px;}
#tx_142{left:124px;bottom:665px;letter-spacing:0.12px;word-spacing:-0.54px;}
#ty_142{left:124px;bottom:644px;letter-spacing:0.12px;word-spacing:-0.41px;}
#tz_142{left:124px;bottom:623px;letter-spacing:0.1px;word-spacing:-0.35px;}
#t10_142{left:96px;bottom:595px;}
#t11_142{left:124px;bottom:595px;letter-spacing:0.22px;}
#t12_142{left:231px;bottom:595px;letter-spacing:0.12px;word-spacing:-0.49px;}
#t13_142{left:124px;bottom:574px;letter-spacing:0.1px;word-spacing:-0.38px;}
#t14_142{left:124px;bottom:552px;letter-spacing:0.15px;}
#t15_142{left:192px;bottom:552px;letter-spacing:0.1px;word-spacing:-1.09px;}
#t16_142{left:124px;bottom:531px;letter-spacing:0.12px;word-spacing:-0.59px;}
#t17_142{left:124px;bottom:510px;letter-spacing:0.14px;word-spacing:-0.51px;}
#t18_142{left:124px;bottom:488px;letter-spacing:0.12px;word-spacing:-0.48px;}
#t19_142{left:96px;bottom:453px;letter-spacing:0.12px;word-spacing:-0.42px;}
#t1a_142{left:96px;bottom:432px;letter-spacing:0.13px;word-spacing:-0.49px;}
#t1b_142{left:96px;bottom:410px;letter-spacing:0.12px;word-spacing:-0.44px;}
#t1c_142{left:96px;bottom:389px;letter-spacing:0.12px;word-spacing:-0.38px;}
#t1d_142{left:96px;bottom:367px;letter-spacing:0.11px;word-spacing:-0.35px;}
#t1e_142{left:96px;bottom:332px;letter-spacing:0.11px;word-spacing:-0.41px;}
#t1f_142{left:96px;bottom:311px;letter-spacing:0.15px;word-spacing:-0.57px;}
#t1g_142{left:281px;bottom:311px;}
#t1h_142{left:287px;bottom:311px;letter-spacing:0.12px;word-spacing:-0.42px;}
#t1i_142{left:96px;bottom:290px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t1j_142{left:96px;bottom:268px;letter-spacing:0.13px;word-spacing:-0.48px;}
#t1k_142{left:96px;bottom:228px;letter-spacing:0.12px;}
#t1l_142{left:162px;bottom:228px;letter-spacing:0.1px;word-spacing:0.12px;}
#t1m_142{left:96px;bottom:195px;letter-spacing:0.12px;word-spacing:-1.06px;}
#t1n_142{left:96px;bottom:173px;letter-spacing:0.13px;word-spacing:-0.53px;}
#t1o_142{left:96px;bottom:152px;letter-spacing:0.11px;word-spacing:-0.35px;}
#t1p_142{left:96px;bottom:121px;}
#t1q_142{left:124px;bottom:121px;letter-spacing:0.11px;word-spacing:-0.32px;}
#t1r_142{left:316px;bottom:121px;letter-spacing:0.22px;}
#t1s_142{left:369px;bottom:26px;letter-spacing:-0.67px;word-spacing:1.1px;}

.s1_142{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_142{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s3_142{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s4_142{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s5_142{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s6_142{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s7_142{font-size:31px;font-family:sub_ArialNarrow_nr;color:#40AB54;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts142" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

@font-face {
	font-family: sub_ArialNarrow_nr;
	src: url("fonts/sub_ArialNarrow_nr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg142Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg142" style="-webkit-user-select: none;"><object width="935" height="1210" data="142/142.svg" type="image/svg+xml" id="pdf142" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_142" class="t s1_142">106 </span><span id="t2_142" class="t s1_142">General-Purpose Programming </span>
<span id="t3_142" class="t s1_142">AMD64 Technology </span><span id="t4_142" class="t s1_142">24592—Rev. 3.23—October 2020 </span>
<span id="t5_142" class="t s2_142">memory address, no exception occurs, and the instruction has no effect. Attempts to prefetch data </span>
<span id="t6_142" class="t s2_142">from non-cacheable memory, such as video frame buffers, or data from write-combining memory, </span>
<span id="t7_142" class="t s2_142">are also ignored. The exact actions performed by the PREFETCH</span><span id="t8_142" class="t s3_142">level </span><span id="t9_142" class="t s2_142">instructions depend on the </span>
<span id="ta_142" class="t s2_142">processor implementation. Current AMD processor families map all PREFETCH</span><span id="tb_142" class="t s3_142">level </span><span id="tc_142" class="t s2_142">instructions </span>
<span id="td_142" class="t s2_142">to a PREFETCH. Refer to the </span><span id="te_142" class="t s3_142">Optimization Guide for AMD Athlon™ 64 and AMD Opteron™ </span>
<span id="tf_142" class="t s3_142">Processors</span><span id="tg_142" class="t s2_142">, order# 25112, for details relating to a particular processor family, brand or model. </span>
<span id="th_142" class="t s2_142">- </span><span id="ti_142" class="t s2_142">PREFETCHT0—Prefetches temporal data into the entire cache hierarchy. </span>
<span id="tj_142" class="t s2_142">- </span><span id="tk_142" class="t s2_142">PREFETCHT1—Prefetches temporal data into the second-level (L2) and higher-level caches, </span>
<span id="tl_142" class="t s2_142">but not into the L1 cache. </span>
<span id="tm_142" class="t s2_142">- </span><span id="tn_142" class="t s2_142">PREFETCHT2—Prefetches temporal data into the third-level (L3) and higher-level caches, </span>
<span id="to_142" class="t s2_142">but not into the L1 or L2 cache. </span>
<span id="tp_142" class="t s2_142">- </span><span id="tq_142" class="t s2_142">PREFETCHNTA—Prefetches non-temporal data into the processor, minimizing cache </span>
<span id="tr_142" class="t s2_142">pollution. The specific technique for minimizing cache pollution is implementation-dependent </span>
<span id="ts_142" class="t s2_142">and can include such techniques as allocating space in a software-invisible buffer, allocating a </span>
<span id="tt_142" class="t s2_142">cache line in a single cache or a specific way of a cache, etc. </span>
<span id="tu_142" class="t s4_142">• </span><span id="tv_142" class="t s3_142">PREFETCH</span><span id="tw_142" class="t s2_142">—(a 3DNow! instruction) Prefetches read data into the L1 data cache. Data can be </span>
<span id="tx_142" class="t s2_142">written to such a cache line, but doing so can result in additional delay because the processor must </span>
<span id="ty_142" class="t s2_142">signal externally to negotiate the right to change the cache line’s cache-coherency state for the </span>
<span id="tz_142" class="t s2_142">purpose of writing to it. </span>
<span id="t10_142" class="t s4_142">• </span><span id="t11_142" class="t s3_142">PREFETCHW</span><span id="t12_142" class="t s2_142">—(a 3DNow! instruction) Prefetches write data into the L1 data cache. Data can be </span>
<span id="t13_142" class="t s2_142">written to the cache line without additional delay, because the data is already prefetched in the </span>
<span id="t14_142" class="t s3_142">modified </span><span id="t15_142" class="t s2_142">cache-coherency state. Data can also be read from the cache line without additional delay. </span>
<span id="t16_142" class="t s2_142">However, prefetching write data takes longer than prefetching read data if the processor must wait </span>
<span id="t17_142" class="t s2_142">for another caching master to first write-back its modified copy of the requested data to memory </span>
<span id="t18_142" class="t s2_142">before the prefetch request is satisfied. </span>
<span id="t19_142" class="t s2_142">The PREFETCHW instruction provides a hint to the processor that the cache line is to be modified, </span>
<span id="t1a_142" class="t s2_142">and is intended for use when the cache line will be written to shortly after the prefetch is performed. </span>
<span id="t1b_142" class="t s2_142">The processor can place the cache line in the modified state when it is prefetched, but before it is </span>
<span id="t1c_142" class="t s2_142">actually written. Doing so can save time compared to a PREFETCH instruction, followed by a </span>
<span id="t1d_142" class="t s2_142">subsequent cache-state change due to a write. </span>
<span id="t1e_142" class="t s2_142">To prevent a false-store dependency from stalling a prefetch instruction, prefetched data should be </span>
<span id="t1f_142" class="t s2_142">located at least one cache</span><span id="t1g_142" class="t s5_142">-</span><span id="t1h_142" class="t s2_142">line away from the address of any surrounding data write. For example, if </span>
<span id="t1i_142" class="t s2_142">the cache-line size is 32 bytes, avoid prefetching from data addresses within 32 bytes of the data </span>
<span id="t1j_142" class="t s2_142">address in a preceding write instruction. </span>
<span id="t1k_142" class="t s6_142">3.9.6.2 </span><span id="t1l_142" class="t s6_142">Non-Temporal Stores </span>
<span id="t1m_142" class="t s2_142">Non-temporal store instructions are provided to prevent memory writes from being stored in the cache, </span>
<span id="t1n_142" class="t s2_142">thereby reducing cache pollution. These non-temporal store instructions are specific to the type of </span>
<span id="t1o_142" class="t s2_142">register they write: </span>
<span id="t1p_142" class="t s4_142">• </span><span id="t1q_142" class="t s3_142">GPR Non-temporal Stores</span><span id="t1r_142" class="t s2_142">—MOVNTI. </span>
<span id="t1s_142" class="t s7_142">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
