Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun May 17 19:04:26 2020
| Host         : LAPTOP-HBP2TUAB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.421        0.000                      0                  232        0.117        0.000                      0                  232        4.500        0.000                       0                   111  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.421        0.000                      0                  232        0.117        0.000                      0                  232        4.500        0.000                       0                   111  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.421ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.421ns  (required time - arrival time)
  Source:                 note_switch_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addra_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.250ns  (logic 2.343ns (37.485%)  route 3.907ns (62.515%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.709     5.311    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y101         FDRE                                         r  note_switch_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.518     5.829 r  note_switch_reg[0]/Q
                         net (fo=3, routed)           0.648     6.477    note_switch_reg[0]
    SLICE_X7Y101         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.057 r  note_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.057    note_reg[1]_i_6_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.171 r  note_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.171    note_reg[1]_i_9_n_0
    SLICE_X7Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.285 r  note_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.285    note_reg[1]_i_10_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.399 r  note_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.399    note_reg[1]_i_12_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  note_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.513    note_reg[1]_i_13_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.752 f  note_reg[1]_i_15/O[2]
                         net (fo=1, routed)           0.809     8.561    p_0_in[23]
    SLICE_X5Y106         LUT4 (Prop_lut4_I0_O)        0.302     8.863 r  note[1]_i_7/O
                         net (fo=1, routed)           0.646     9.508    note[1]_i_7_n_0
    SLICE_X6Y100         LUT5 (Prop_lut5_I3_O)        0.124     9.632 r  note[1]_i_2/O
                         net (fo=17, routed)          1.098    10.730    change_state/addra_reg[7]_1
    SLICE_X5Y107         LUT6 (Prop_lut6_I3_O)        0.124    10.854 r  change_state/addra[7]_i_1/O
                         net (fo=8, routed)           0.707    11.562    change_state_n_0
    SLICE_X8Y109         FDRE                                         r  addra_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.506    14.928    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y109         FDRE                                         r  addra_reg[3]/C
                         clock pessimism              0.259    15.187    
                         clock uncertainty           -0.035    15.152    
    SLICE_X8Y109         FDRE (Setup_fdre_C_CE)      -0.169    14.983    addra_reg[3]
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                         -11.562    
  -------------------------------------------------------------------
                         slack                                  3.421    

Slack (MET) :             3.421ns  (required time - arrival time)
  Source:                 note_switch_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addra_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.250ns  (logic 2.343ns (37.485%)  route 3.907ns (62.515%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.709     5.311    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y101         FDRE                                         r  note_switch_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.518     5.829 r  note_switch_reg[0]/Q
                         net (fo=3, routed)           0.648     6.477    note_switch_reg[0]
    SLICE_X7Y101         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.057 r  note_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.057    note_reg[1]_i_6_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.171 r  note_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.171    note_reg[1]_i_9_n_0
    SLICE_X7Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.285 r  note_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.285    note_reg[1]_i_10_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.399 r  note_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.399    note_reg[1]_i_12_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  note_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.513    note_reg[1]_i_13_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.752 f  note_reg[1]_i_15/O[2]
                         net (fo=1, routed)           0.809     8.561    p_0_in[23]
    SLICE_X5Y106         LUT4 (Prop_lut4_I0_O)        0.302     8.863 r  note[1]_i_7/O
                         net (fo=1, routed)           0.646     9.508    note[1]_i_7_n_0
    SLICE_X6Y100         LUT5 (Prop_lut5_I3_O)        0.124     9.632 r  note[1]_i_2/O
                         net (fo=17, routed)          1.098    10.730    change_state/addra_reg[7]_1
    SLICE_X5Y107         LUT6 (Prop_lut6_I3_O)        0.124    10.854 r  change_state/addra[7]_i_1/O
                         net (fo=8, routed)           0.707    11.562    change_state_n_0
    SLICE_X8Y109         FDRE                                         r  addra_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.506    14.928    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y109         FDRE                                         r  addra_reg[4]/C
                         clock pessimism              0.259    15.187    
                         clock uncertainty           -0.035    15.152    
    SLICE_X8Y109         FDRE (Setup_fdre_C_CE)      -0.169    14.983    addra_reg[4]
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                         -11.562    
  -------------------------------------------------------------------
                         slack                                  3.421    

Slack (MET) :             3.421ns  (required time - arrival time)
  Source:                 note_switch_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addra_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.250ns  (logic 2.343ns (37.485%)  route 3.907ns (62.515%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.709     5.311    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y101         FDRE                                         r  note_switch_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.518     5.829 r  note_switch_reg[0]/Q
                         net (fo=3, routed)           0.648     6.477    note_switch_reg[0]
    SLICE_X7Y101         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.057 r  note_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.057    note_reg[1]_i_6_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.171 r  note_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.171    note_reg[1]_i_9_n_0
    SLICE_X7Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.285 r  note_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.285    note_reg[1]_i_10_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.399 r  note_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.399    note_reg[1]_i_12_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  note_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.513    note_reg[1]_i_13_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.752 f  note_reg[1]_i_15/O[2]
                         net (fo=1, routed)           0.809     8.561    p_0_in[23]
    SLICE_X5Y106         LUT4 (Prop_lut4_I0_O)        0.302     8.863 r  note[1]_i_7/O
                         net (fo=1, routed)           0.646     9.508    note[1]_i_7_n_0
    SLICE_X6Y100         LUT5 (Prop_lut5_I3_O)        0.124     9.632 r  note[1]_i_2/O
                         net (fo=17, routed)          1.098    10.730    change_state/addra_reg[7]_1
    SLICE_X5Y107         LUT6 (Prop_lut6_I3_O)        0.124    10.854 r  change_state/addra[7]_i_1/O
                         net (fo=8, routed)           0.707    11.562    change_state_n_0
    SLICE_X8Y109         FDRE                                         r  addra_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.506    14.928    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y109         FDRE                                         r  addra_reg[5]/C
                         clock pessimism              0.259    15.187    
                         clock uncertainty           -0.035    15.152    
    SLICE_X8Y109         FDRE (Setup_fdre_C_CE)      -0.169    14.983    addra_reg[5]
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                         -11.562    
  -------------------------------------------------------------------
                         slack                                  3.421    

Slack (MET) :             3.421ns  (required time - arrival time)
  Source:                 note_switch_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addra_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.250ns  (logic 2.343ns (37.485%)  route 3.907ns (62.515%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.709     5.311    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y101         FDRE                                         r  note_switch_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.518     5.829 r  note_switch_reg[0]/Q
                         net (fo=3, routed)           0.648     6.477    note_switch_reg[0]
    SLICE_X7Y101         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.057 r  note_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.057    note_reg[1]_i_6_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.171 r  note_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.171    note_reg[1]_i_9_n_0
    SLICE_X7Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.285 r  note_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.285    note_reg[1]_i_10_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.399 r  note_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.399    note_reg[1]_i_12_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  note_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.513    note_reg[1]_i_13_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.752 f  note_reg[1]_i_15/O[2]
                         net (fo=1, routed)           0.809     8.561    p_0_in[23]
    SLICE_X5Y106         LUT4 (Prop_lut4_I0_O)        0.302     8.863 r  note[1]_i_7/O
                         net (fo=1, routed)           0.646     9.508    note[1]_i_7_n_0
    SLICE_X6Y100         LUT5 (Prop_lut5_I3_O)        0.124     9.632 r  note[1]_i_2/O
                         net (fo=17, routed)          1.098    10.730    change_state/addra_reg[7]_1
    SLICE_X5Y107         LUT6 (Prop_lut6_I3_O)        0.124    10.854 r  change_state/addra[7]_i_1/O
                         net (fo=8, routed)           0.707    11.562    change_state_n_0
    SLICE_X8Y109         FDRE                                         r  addra_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.506    14.928    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y109         FDRE                                         r  addra_reg[6]/C
                         clock pessimism              0.259    15.187    
                         clock uncertainty           -0.035    15.152    
    SLICE_X8Y109         FDRE (Setup_fdre_C_CE)      -0.169    14.983    addra_reg[6]
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                         -11.562    
  -------------------------------------------------------------------
                         slack                                  3.421    

Slack (MET) :             3.421ns  (required time - arrival time)
  Source:                 note_switch_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addra_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.250ns  (logic 2.343ns (37.485%)  route 3.907ns (62.515%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.709     5.311    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y101         FDRE                                         r  note_switch_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.518     5.829 r  note_switch_reg[0]/Q
                         net (fo=3, routed)           0.648     6.477    note_switch_reg[0]
    SLICE_X7Y101         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.057 r  note_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.057    note_reg[1]_i_6_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.171 r  note_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.171    note_reg[1]_i_9_n_0
    SLICE_X7Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.285 r  note_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.285    note_reg[1]_i_10_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.399 r  note_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.399    note_reg[1]_i_12_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  note_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.513    note_reg[1]_i_13_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.752 f  note_reg[1]_i_15/O[2]
                         net (fo=1, routed)           0.809     8.561    p_0_in[23]
    SLICE_X5Y106         LUT4 (Prop_lut4_I0_O)        0.302     8.863 r  note[1]_i_7/O
                         net (fo=1, routed)           0.646     9.508    note[1]_i_7_n_0
    SLICE_X6Y100         LUT5 (Prop_lut5_I3_O)        0.124     9.632 r  note[1]_i_2/O
                         net (fo=17, routed)          1.098    10.730    change_state/addra_reg[7]_1
    SLICE_X5Y107         LUT6 (Prop_lut6_I3_O)        0.124    10.854 r  change_state/addra[7]_i_1/O
                         net (fo=8, routed)           0.707    11.562    change_state_n_0
    SLICE_X8Y109         FDRE                                         r  addra_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.506    14.928    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y109         FDRE                                         r  addra_reg[7]/C
                         clock pessimism              0.259    15.187    
                         clock uncertainty           -0.035    15.152    
    SLICE_X8Y109         FDRE (Setup_fdre_C_CE)      -0.169    14.983    addra_reg[7]
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                         -11.562    
  -------------------------------------------------------------------
                         slack                                  3.421    

Slack (MET) :             3.500ns  (required time - arrival time)
  Source:                 note_switch_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addra_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.171ns  (logic 2.343ns (37.971%)  route 3.828ns (62.029%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.709     5.311    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y101         FDRE                                         r  note_switch_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.518     5.829 r  note_switch_reg[0]/Q
                         net (fo=3, routed)           0.648     6.477    note_switch_reg[0]
    SLICE_X7Y101         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.057 r  note_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.057    note_reg[1]_i_6_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.171 r  note_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.171    note_reg[1]_i_9_n_0
    SLICE_X7Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.285 r  note_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.285    note_reg[1]_i_10_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.399 r  note_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.399    note_reg[1]_i_12_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  note_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.513    note_reg[1]_i_13_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.752 f  note_reg[1]_i_15/O[2]
                         net (fo=1, routed)           0.809     8.561    p_0_in[23]
    SLICE_X5Y106         LUT4 (Prop_lut4_I0_O)        0.302     8.863 r  note[1]_i_7/O
                         net (fo=1, routed)           0.646     9.508    note[1]_i_7_n_0
    SLICE_X6Y100         LUT5 (Prop_lut5_I3_O)        0.124     9.632 r  note[1]_i_2/O
                         net (fo=17, routed)          1.098    10.730    change_state/addra_reg[7]_1
    SLICE_X5Y107         LUT6 (Prop_lut6_I3_O)        0.124    10.854 r  change_state/addra[7]_i_1/O
                         net (fo=8, routed)           0.627    11.482    change_state_n_0
    SLICE_X8Y111         FDRE                                         r  addra_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.505    14.927    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y111         FDRE                                         r  addra_reg[0]/C
                         clock pessimism              0.259    15.186    
                         clock uncertainty           -0.035    15.151    
    SLICE_X8Y111         FDRE (Setup_fdre_C_CE)      -0.169    14.982    addra_reg[0]
  -------------------------------------------------------------------
                         required time                         14.982    
                         arrival time                         -11.482    
  -------------------------------------------------------------------
                         slack                                  3.500    

Slack (MET) :             3.500ns  (required time - arrival time)
  Source:                 note_switch_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addra_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.171ns  (logic 2.343ns (37.971%)  route 3.828ns (62.029%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.709     5.311    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y101         FDRE                                         r  note_switch_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.518     5.829 r  note_switch_reg[0]/Q
                         net (fo=3, routed)           0.648     6.477    note_switch_reg[0]
    SLICE_X7Y101         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.057 r  note_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.057    note_reg[1]_i_6_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.171 r  note_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.171    note_reg[1]_i_9_n_0
    SLICE_X7Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.285 r  note_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.285    note_reg[1]_i_10_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.399 r  note_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.399    note_reg[1]_i_12_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  note_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.513    note_reg[1]_i_13_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.752 f  note_reg[1]_i_15/O[2]
                         net (fo=1, routed)           0.809     8.561    p_0_in[23]
    SLICE_X5Y106         LUT4 (Prop_lut4_I0_O)        0.302     8.863 r  note[1]_i_7/O
                         net (fo=1, routed)           0.646     9.508    note[1]_i_7_n_0
    SLICE_X6Y100         LUT5 (Prop_lut5_I3_O)        0.124     9.632 r  note[1]_i_2/O
                         net (fo=17, routed)          1.098    10.730    change_state/addra_reg[7]_1
    SLICE_X5Y107         LUT6 (Prop_lut6_I3_O)        0.124    10.854 r  change_state/addra[7]_i_1/O
                         net (fo=8, routed)           0.627    11.482    change_state_n_0
    SLICE_X8Y111         FDRE                                         r  addra_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.505    14.927    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y111         FDRE                                         r  addra_reg[1]/C
                         clock pessimism              0.259    15.186    
                         clock uncertainty           -0.035    15.151    
    SLICE_X8Y111         FDRE (Setup_fdre_C_CE)      -0.169    14.982    addra_reg[1]
  -------------------------------------------------------------------
                         required time                         14.982    
                         arrival time                         -11.482    
  -------------------------------------------------------------------
                         slack                                  3.500    

Slack (MET) :             3.500ns  (required time - arrival time)
  Source:                 note_switch_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addra_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.171ns  (logic 2.343ns (37.971%)  route 3.828ns (62.029%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.709     5.311    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y101         FDRE                                         r  note_switch_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.518     5.829 r  note_switch_reg[0]/Q
                         net (fo=3, routed)           0.648     6.477    note_switch_reg[0]
    SLICE_X7Y101         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.057 r  note_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.057    note_reg[1]_i_6_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.171 r  note_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.171    note_reg[1]_i_9_n_0
    SLICE_X7Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.285 r  note_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.285    note_reg[1]_i_10_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.399 r  note_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.399    note_reg[1]_i_12_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  note_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.513    note_reg[1]_i_13_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.752 f  note_reg[1]_i_15/O[2]
                         net (fo=1, routed)           0.809     8.561    p_0_in[23]
    SLICE_X5Y106         LUT4 (Prop_lut4_I0_O)        0.302     8.863 r  note[1]_i_7/O
                         net (fo=1, routed)           0.646     9.508    note[1]_i_7_n_0
    SLICE_X6Y100         LUT5 (Prop_lut5_I3_O)        0.124     9.632 r  note[1]_i_2/O
                         net (fo=17, routed)          1.098    10.730    change_state/addra_reg[7]_1
    SLICE_X5Y107         LUT6 (Prop_lut6_I3_O)        0.124    10.854 r  change_state/addra[7]_i_1/O
                         net (fo=8, routed)           0.627    11.482    change_state_n_0
    SLICE_X8Y111         FDRE                                         r  addra_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.505    14.927    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y111         FDRE                                         r  addra_reg[2]/C
                         clock pessimism              0.259    15.186    
                         clock uncertainty           -0.035    15.151    
    SLICE_X8Y111         FDRE (Setup_fdre_C_CE)      -0.169    14.982    addra_reg[2]
  -------------------------------------------------------------------
                         required time                         14.982    
                         arrival time                         -11.482    
  -------------------------------------------------------------------
                         slack                                  3.500    

Slack (MET) :             3.641ns  (required time - arrival time)
  Source:                 note_switch_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_switch_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.774ns  (logic 2.343ns (40.580%)  route 3.431ns (59.420%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.709     5.311    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y101         FDRE                                         r  note_switch_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.518     5.829 r  note_switch_reg[0]/Q
                         net (fo=3, routed)           0.648     6.477    note_switch_reg[0]
    SLICE_X7Y101         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.057 r  note_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.057    note_reg[1]_i_6_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.171 r  note_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.171    note_reg[1]_i_9_n_0
    SLICE_X7Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.285 r  note_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.285    note_reg[1]_i_10_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.399 r  note_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.399    note_reg[1]_i_12_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  note_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.513    note_reg[1]_i_13_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.752 r  note_reg[1]_i_15/O[2]
                         net (fo=1, routed)           0.809     8.561    p_0_in[23]
    SLICE_X5Y106         LUT4 (Prop_lut4_I0_O)        0.302     8.863 f  note[1]_i_7/O
                         net (fo=1, routed)           0.646     9.508    note[1]_i_7_n_0
    SLICE_X6Y100         LUT5 (Prop_lut5_I3_O)        0.124     9.632 f  note[1]_i_2/O
                         net (fo=17, routed)          0.657    10.289    note[1]_i_2_n_0
    SLICE_X5Y103         LUT3 (Prop_lut3_I0_O)        0.124    10.413 r  note_switch[0]_i_1/O
                         net (fo=27, routed)          0.672    11.085    clear
    SLICE_X6Y106         FDRE                                         r  note_switch_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.587    15.009    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y106         FDRE                                         r  note_switch_reg[20]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X6Y106         FDRE (Setup_fdre_C_R)       -0.524    14.726    note_switch_reg[20]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                         -11.085    
  -------------------------------------------------------------------
                         slack                                  3.641    

Slack (MET) :             3.641ns  (required time - arrival time)
  Source:                 note_switch_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_switch_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.774ns  (logic 2.343ns (40.580%)  route 3.431ns (59.420%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.709     5.311    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y101         FDRE                                         r  note_switch_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.518     5.829 r  note_switch_reg[0]/Q
                         net (fo=3, routed)           0.648     6.477    note_switch_reg[0]
    SLICE_X7Y101         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.057 r  note_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.057    note_reg[1]_i_6_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.171 r  note_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.171    note_reg[1]_i_9_n_0
    SLICE_X7Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.285 r  note_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.285    note_reg[1]_i_10_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.399 r  note_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.399    note_reg[1]_i_12_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  note_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.513    note_reg[1]_i_13_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.752 r  note_reg[1]_i_15/O[2]
                         net (fo=1, routed)           0.809     8.561    p_0_in[23]
    SLICE_X5Y106         LUT4 (Prop_lut4_I0_O)        0.302     8.863 f  note[1]_i_7/O
                         net (fo=1, routed)           0.646     9.508    note[1]_i_7_n_0
    SLICE_X6Y100         LUT5 (Prop_lut5_I3_O)        0.124     9.632 f  note[1]_i_2/O
                         net (fo=17, routed)          0.657    10.289    note[1]_i_2_n_0
    SLICE_X5Y103         LUT3 (Prop_lut3_I0_O)        0.124    10.413 r  note_switch[0]_i_1/O
                         net (fo=27, routed)          0.672    11.085    clear
    SLICE_X6Y106         FDRE                                         r  note_switch_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.587    15.009    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y106         FDRE                                         r  note_switch_reg[21]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X6Y106         FDRE (Setup_fdre_C_R)       -0.524    14.726    note_switch_reg[21]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                         -11.085    
  -------------------------------------------------------------------
                         slack                                  3.641    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 change_state/Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            change_state/Count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.605     1.524    change_state/CLK
    SLICE_X0Y99          FDRE                                         r  change_state/Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  change_state/Count_reg[10]/Q
                         net (fo=2, routed)           0.134     1.799    change_state/Count_reg[10]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.959 r  change_state/Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.960    change_state/Count_reg[8]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.014 r  change_state/Count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.014    change_state/Count_reg[12]_i_1_n_7
    SLICE_X0Y100         FDRE                                         r  change_state/Count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.872     2.037    change_state/CLK
    SLICE_X0Y100         FDRE                                         r  change_state/Count_reg[12]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    change_state/Count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 change_state/Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            change_state/Count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.149%)  route 0.134ns (26.851%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.605     1.524    change_state/CLK
    SLICE_X0Y99          FDRE                                         r  change_state/Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  change_state/Count_reg[10]/Q
                         net (fo=2, routed)           0.134     1.799    change_state/Count_reg[10]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.959 r  change_state/Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.960    change_state/Count_reg[8]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.025 r  change_state/Count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.025    change_state/Count_reg[12]_i_1_n_5
    SLICE_X0Y100         FDRE                                         r  change_state/Count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.872     2.037    change_state/CLK
    SLICE_X0Y100         FDRE                                         r  change_state/Count_reg[14]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    change_state/Count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 addra_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.148ns (46.797%)  route 0.168ns (53.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.567     1.486    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y111         FDRE                                         r  addra_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y111         FDRE (Prop_fdre_C_Q)         0.148     1.634 r  addra_reg[2]/Q
                         net (fo=7, routed)           0.168     1.803    myMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y44         RAMB18E1                                     r  myMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.877     2.042    myMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y44         RAMB18E1                                     r  myMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.500     1.542    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.130     1.672    myMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 change_state/Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            change_state/Count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.427%)  route 0.134ns (25.573%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.605     1.524    change_state/CLK
    SLICE_X0Y99          FDRE                                         r  change_state/Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  change_state/Count_reg[10]/Q
                         net (fo=2, routed)           0.134     1.799    change_state/Count_reg[10]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.959 r  change_state/Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.960    change_state/Count_reg[8]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.050 r  change_state/Count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.050    change_state/Count_reg[12]_i_1_n_6
    SLICE_X0Y100         FDRE                                         r  change_state/Count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.872     2.037    change_state/CLK
    SLICE_X0Y100         FDRE                                         r  change_state/Count_reg[13]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    change_state/Count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 change_state/Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            change_state/Count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.427%)  route 0.134ns (25.573%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.605     1.524    change_state/CLK
    SLICE_X0Y99          FDRE                                         r  change_state/Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  change_state/Count_reg[10]/Q
                         net (fo=2, routed)           0.134     1.799    change_state/Count_reg[10]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.959 r  change_state/Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.960    change_state/Count_reg[8]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.050 r  change_state/Count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.050    change_state/Count_reg[12]_i_1_n_4
    SLICE_X0Y100         FDRE                                         r  change_state/Count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.872     2.037    change_state/CLK
    SLICE_X0Y100         FDRE                                         r  change_state/Count_reg[15]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    change_state/Count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 change_state/Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            change_state/Count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.394ns (74.572%)  route 0.134ns (25.428%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.605     1.524    change_state/CLK
    SLICE_X0Y99          FDRE                                         r  change_state/Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  change_state/Count_reg[10]/Q
                         net (fo=2, routed)           0.134     1.799    change_state/Count_reg[10]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.959 r  change_state/Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.960    change_state/Count_reg[8]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.999 r  change_state/Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.999    change_state/Count_reg[12]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.053 r  change_state/Count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.053    change_state/Count_reg[16]_i_1_n_7
    SLICE_X0Y101         FDRE                                         r  change_state/Count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.872     2.037    change_state/CLK
    SLICE_X0Y101         FDRE                                         r  change_state/Count_reg[16]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    change_state/Count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.921%)  route 0.237ns (59.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.567     1.486    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y111         FDRE                                         r  addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y111         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  addra_reg[1]/Q
                         net (fo=8, routed)           0.237     1.887    myMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y44         RAMB18E1                                     r  myMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.877     2.042    myMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y44         RAMB18E1                                     r  myMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.500     1.542    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.725    myMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 addra_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.573%)  route 0.240ns (59.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.568     1.487    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y109         FDRE                                         r  addra_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y109         FDRE (Prop_fdre_C_Q)         0.164     1.651 r  addra_reg[5]/Q
                         net (fo=4, routed)           0.240     1.892    myMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y44         RAMB18E1                                     r  myMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.880     2.045    myMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y44         RAMB18E1                                     r  myMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.500     1.545    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.728    myMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 addra_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.573%)  route 0.240ns (59.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.568     1.487    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y109         FDRE                                         r  addra_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y109         FDRE (Prop_fdre_C_Q)         0.164     1.651 r  addra_reg[5]/Q
                         net (fo=4, routed)           0.240     1.892    myMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y44         RAMB18E1                                     r  myMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.877     2.042    myMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y44         RAMB18E1                                     r  myMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.500     1.542    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.725    myMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.164ns (40.156%)  route 0.244ns (59.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.567     1.486    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y111         FDRE                                         r  addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y111         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  addra_reg[0]/Q
                         net (fo=9, routed)           0.244     1.895    myMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y44         RAMB18E1                                     r  myMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.880     2.045    myMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y44         RAMB18E1                                     r  myMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.500     1.545    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.728    myMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y44    myMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y44    myMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y110    PWM_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y110   PWM_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y110    PWM_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y110    PWM_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y110    PWM_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y110    PWM_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y110    PWM_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y110    PWM_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y110    PWM_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y110    PWM_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y110    PWM_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y110    PWM_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y110    PWM_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y110    PWM_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y109    PWM_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y107    clkdiv_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y107    clkdiv_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y112    myPWM/PWM_ramp_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y112    myPWM/PWM_ramp_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y112    myPWM/PWM_ramp_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y112    myPWM/PWM_ramp_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y112    myPWM/PWM_ramp_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y112    myPWM/PWM_ramp_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y110    PWM_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y110    PWM_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y110   PWM_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y110   PWM_reg[10]/C



