#pragma once

#define FPGA_MAJOR      1
#define FPGA_MINOR      0
#define FPGA_NUM        1
#define FPGA_INC        3
#define FPGA_SYSID      0x00000401
#define FPGA_PID        0x00
#define FPGA_MAP        0
#define FPGA_LOGIC      0
#define FPGA_MAP_DATE   0x00000000
#define FPGA_VER_HEX    0x01000103
#define FPGA_TIME       "13:44"
#define FPGA_DATE       "12.JUN.23"
#define FPGA_USER       "Aaron"
#define FPGA_STR        "1.0.1.3"
#define FPGA_LO         "1.0.1 build 3"
#define FPGA_HI         "1.0.1 build 3, 13:44 12.JUN.23 0x00000401 [Aaron] 96cd518290b0ca68*"
#define FPGA_STRING     "1.0.1.3"
#define FPGA_EPOCH      1686602691
#define FPGA_EPOCH_HEX  0x648783C3
#define FPGA_DATE_HEX   0x20230612
#define FPGA_TIME_HEX   0x00134451
#define FPGA_GIT_REV    "96cd518290b0ca68*"
#define FPGA_GIT_AUTH   "Aaron "
#define FPGA_GIT_EMAIL  "aaron@omniware.us"
#define FPGA_GIT_DATE   "  Sat Jun 10 09:21:32 2023 -0700"
