static void F_1 ( T_1 * V_1 , T_2 V_2 )\r\n{\r\nif ( V_2 ^ V_3 ) {\r\nF_2 ( V_1 ) ^= V_4 ;\r\nF_3 () ;\r\n} else\r\nF_4 () ;\r\n}\r\nstatic void fabs ( T_1 * V_1 , T_2 V_2 )\r\n{\r\nif ( V_2 ^ V_3 ) {\r\nF_5 ( V_1 ) ;\r\nF_3 () ;\r\n} else\r\nF_4 () ;\r\n}\r\nstatic void F_6 ( T_1 * V_1 , T_2 V_2 )\r\n{\r\nswitch ( V_2 ) {\r\ncase V_5 :\r\nF_7 ( V_6 ) ;\r\nbreak;\r\ncase V_7 :\r\nif ( F_8 ( V_1 ) == V_8 )\r\nF_7 ( 0 ) ;\r\nelse\r\nF_7 ( V_9 ) ;\r\nbreak;\r\ncase V_10 :\r\nswitch ( F_9 ( V_1 ) ) {\r\ncase V_11 :\r\nif ( F_8 ( V_1 ) == V_8 )\r\nF_7 ( 0 ) ;\r\nelse\r\nF_7 ( V_9 ) ;\r\nif ( F_10 () < 0 ) {\r\n#ifdef F_11\r\nif ( F_8 ( V_1 ) == V_8 )\r\nF_7 ( V_6 ) ;\r\n#endif\r\nreturn;\r\n}\r\nbreak;\r\ncase V_12 :\r\nF_7 ( V_9 | V_13 | V_6 ) ;\r\nF_12 ( V_14 ) ;\r\nbreak;\r\ncase V_15 :\r\nif ( F_8 ( V_1 ) == V_8 )\r\nF_7 ( 0 ) ;\r\nelse\r\nF_7 ( V_9 ) ;\r\nbreak;\r\ndefault:\r\nF_7 ( V_9 | V_13 | V_6 ) ;\r\nF_12 ( V_16 | 0x14 ) ;\r\nbreak;\r\n}\r\nbreak;\r\ncase V_3 :\r\nF_7 ( V_9 | V_13 | V_6 ) ;\r\nF_12 ( V_17 ) ;\r\nbreak;\r\n}\r\n}\r\nstatic void F_13 ( T_1 * V_1 , T_2 V_2 )\r\n{\r\nint V_18 = 0 ;\r\nswitch ( V_2 ) {\r\ncase V_3 :\r\nV_18 = V_6 | V_9 ;\r\nbreak;\r\ncase V_5 :\r\nV_18 = V_6 ;\r\nbreak;\r\ncase V_7 :\r\nV_18 = V_13 ;\r\nbreak;\r\ncase V_10 :\r\nswitch ( F_9 ( V_1 ) ) {\r\ncase V_11 :\r\nV_18 = V_13 | V_6 ;\r\nbreak;\r\ncase V_12 :\r\nif ( ( V_1 -> V_19 & 0x80000000 )\r\n&& ( F_14 ( V_1 ) == V_20 ) )\r\nV_18 = V_9 ;\r\nbreak;\r\ncase V_15 :\r\nV_18 = V_13 | V_9 ;\r\nbreak;\r\n}\r\n}\r\nif ( F_8 ( V_1 ) == V_4 )\r\nV_18 |= V_21 ;\r\nF_7 ( V_18 ) ;\r\n}\r\nvoid F_15 ( void )\r\n{\r\n( V_22 [ V_23 ] ) ( & F_16 ( 0 ) , F_17 () ) ;\r\n}
