<profile>

<section name = "Vitis HLS Report for 'pe'" level="0">
<item name = "Date">Thu Oct 15 19:28:55 2020
</item>
<item name = "Version">2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)</item>
<item name = "Project">CONV_LAYER</item>
<item name = "Solution">using_index_ROM (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu200-fsgd2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.00 ns, 2.027 ns, 0.81 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">43, 43, 0.129 us, 0.129 us, 43, 43, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- LOOP_3_VITIS_LOOP_58_2_PIPELINE">41, 41, 7, 1, 1, 36, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 578, -</column>
<column name="FIFO">-, -, 594, 408, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">0, -, 70, 13, -</column>
<column name="Multiplexer">-, -, -, 351, -</column>
<column name="Register">-, -, 828, 288, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="index_table_U">pe_index_table, 0, 54, 11, 0, 108, 6, 1, 648</column>
<column name="weight_registers_V_U">pe_weight_registers_V, 0, 16, 2, 0, 9, 8, 1, 72</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="inner_fifos_0_0_V_V_fifo_U">0, 99, 0, -, 6, 8, 48</column>
<column name="inner_fifos_0_1_V_V_fifo_U">0, 99, 0, -, 6, 8, 48</column>
<column name="inner_fifos_0_2_V_V_fifo_U">0, 99, 0, -, 6, 8, 48</column>
<column name="inner_fifos_1_0_V_V_fifo_U">0, 99, 0, -, 6, 8, 48</column>
<column name="inner_fifos_1_1_V_V_fifo_U">0, 99, 0, -, 6, 8, 48</column>
<column name="inner_fifos_1_2_V_V_fifo_U">0, 99, 0, -, 6, 8, 48</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln109_1_fu_1499_p2">+, 0, 0, 15, 7, 3</column>
<column name="add_ln109_2_fu_1509_p2">+, 0, 0, 15, 7, 3</column>
<column name="add_ln109_3_fu_1519_p2">+, 0, 0, 15, 7, 3</column>
<column name="add_ln109_4_fu_1529_p2">+, 0, 0, 15, 7, 4</column>
<column name="add_ln109_5_fu_1539_p2">+, 0, 0, 15, 7, 4</column>
<column name="add_ln109_6_fu_1549_p2">+, 0, 0, 15, 7, 4</column>
<column name="add_ln109_fu_1568_p2">+, 0, 0, 15, 7, 1</column>
<column name="add_ln113_fu_1559_p2">+, 0, 0, 12, 4, 4</column>
<column name="add_ln53_1_fu_1071_p2">+, 0, 0, 9, 1, 2</column>
<column name="add_ln53_fu_1051_p2">+, 0, 0, 15, 1, 6</column>
<column name="add_ln55_1_fu_1175_p2">+, 0, 0, 15, 6, 1</column>
<column name="add_ln58_1_fu_1161_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln58_fu_1294_p2">+, 0, 0, 9, 1, 2</column>
<column name="add_ln61_fu_1431_p2">+, 0, 0, 9, 2, 1</column>
<column name="add_ln66_fu_1446_p2">+, 0, 0, 12, 4, 4</column>
<column name="add_ln69_1_fu_1437_p2">+, 0, 0, 15, 7, 4</column>
<column name="add_ln69_fu_1300_p2">+, 0, 0, 15, 6, 7</column>
<column name="output_y_2_fu_1123_p2">+, 0, 0, 9, 1, 2</column>
<column name="empty_13_fu_1201_p2">-, 0, 0, 12, 4, 4</column>
<column name="p_mid1_fu_1344_p2">-, 0, 0, 12, 4, 4</column>
<column name="and_ln53_1_fu_1109_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln53_fu_1235_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln55_fu_1288_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln74_1_fu_1494_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln74_fu_1425_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln75_fu_1583_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter2">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_540">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_553">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op144_read_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op713_read_state6">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op756_read_state7">and, 0, 0, 2, 1, 1</column>
<column name="cmp38_fu_1207_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="cmp38_mid1_fu_1358_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="cmp45_fu_1402_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="icmp_ln53_fu_1045_p2">icmp, 0, 0, 11, 6, 6</column>
<column name="icmp_ln55_fu_1057_p2">icmp, 0, 0, 11, 6, 5</column>
<column name="icmp_ln58_fu_1103_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="icmp_ln61_fu_1229_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="icmp_ln73_1_fu_1472_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="icmp_ln73_fu_1463_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="notrhs_fu_1213_p2">icmp, 0, 0, 9, 2, 3</column>
<column name="notrhs_mid1_fu_1372_p2">icmp, 0, 0, 9, 2, 3</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_pp0_stage0_iter4">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state7_pp0_stage0_iter5">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state8_pp0_stage0_iter6">or, 0, 0, 2, 1, 1</column>
<column name="empty_12_fu_1039_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln109_1_fu_1478_p2">or, 0, 0, 7, 7, 2</column>
<column name="or_ln109_fu_1408_p2">or, 0, 0, 7, 7, 1</column>
<column name="or_ln53_1_fu_1224_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln53_fu_1219_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln55_1_fu_1268_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln55_2_fu_1273_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln55_3_fu_1283_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln55_fu_1129_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln58_1_fu_1319_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln58_fu_1314_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln73_fu_1468_p2">or, 0, 0, 2, 2, 2</column>
<column name="or_ln78_fu_1587_p2">or, 0, 0, 2, 1, 1</column>
<column name="p_mid136_fu_1139_p2">or, 0, 0, 2, 1, 1</column>
<column name="inner_fifos_1_0_V_V_din">select, 0, 0, 8, 1, 1</column>
<column name="select_ln53_1_fu_1081_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln53_2_fu_1089_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln53_3_fu_1115_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln53_fu_1063_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln55_1_fu_1247_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln55_2_fu_1254_p3">select, 0, 0, 7, 1, 1</column>
<column name="select_ln55_3_fu_1145_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln55_4_fu_1261_p3">select, 0, 0, 4, 1, 1</column>
<column name="select_ln55_5_fu_1153_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln55_6_fu_1181_p3">select, 0, 0, 6, 1, 1</column>
<column name="select_ln55_fu_1240_p3">select, 0, 0, 7, 1, 1</column>
<column name="select_ln58_1_fu_1324_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln58_2_fu_1350_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln58_3_fu_1364_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln58_4_fu_1378_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln58_5_fu_1386_p3">select, 0, 0, 7, 1, 7</column>
<column name="select_ln58_6_fu_1394_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln58_7_fu_1167_p3">select, 0, 0, 4, 1, 1</column>
<column name="select_ln58_fu_1306_p3">select, 0, 0, 7, 1, 7</column>
<column name="select_ln78_1_fu_1732_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln78_2_fu_1606_p3">select, 0, 0, 8, 1, 1</column>
<column name="select_ln78_3_fu_1613_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln78_fu_1725_p3">select, 0, 0, 8, 1, 1</column>
<column name="select_ln82_1_fu_1777_p3">select, 0, 0, 8, 1, 1</column>
<column name="select_ln82_2_fu_1637_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln82_3_fu_1666_p3">select, 0, 0, 8, 1, 1</column>
<column name="select_ln82_fu_1752_p3">select, 0, 0, 8, 1, 8</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln53_fu_1097_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln55_fu_1278_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln74_1_fu_1488_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln74_fu_1419_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_enable_reg_pp0_iter4">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter6">9, 2, 1, 2</column>
<column name="ap_phi_mux_input_registers_V_2_2_3_phi_fu_681_p4">9, 2, 8, 16</column>
<column name="ap_phi_mux_kernel_y_phi_fu_648_p4">9, 2, 2, 4</column>
<column name="ap_phi_reg_pp0_iter4_input_registers_2_1_V_reg_856">15, 3, 8, 24</column>
<column name="indvar_flatten124_reg_578">9, 2, 6, 12</column>
<column name="indvar_flatten50_reg_600">9, 2, 6, 12</column>
<column name="indvar_flatten_reg_622">9, 2, 4, 8</column>
<column name="input_registers_0_0_V_1_fu_238">15, 3, 8, 24</column>
<column name="input_registers_0_0_V_fu_242">15, 3, 8, 24</column>
<column name="input_registers_0_1_V_fu_246">15, 3, 8, 24</column>
<column name="input_registers_1_0_V_1_fu_250">9, 2, 8, 16</column>
<column name="input_registers_1_0_V_fu_254">15, 3, 8, 24</column>
<column name="input_registers_1_1_V_fu_258">15, 3, 8, 24</column>
<column name="input_registers_2_2_V_reg_689">15, 3, 8, 24</column>
<column name="kernel_x_reg_666">9, 2, 2, 4</column>
<column name="kernel_y_reg_644">9, 2, 2, 4</column>
<column name="output_x_reg_589">9, 2, 2, 4</column>
<column name="output_y_reg_611">9, 2, 2, 4</column>
<column name="pe_input_stream_1_V_V_blk_n">9, 2, 1, 2</column>
<column name="pe_input_stream_2_V_V_blk_n">9, 2, 1, 2</column>
<column name="pe_input_stream_3_V_V_blk_n">9, 2, 1, 2</column>
<column name="pe_input_stream_4_V_V_blk_n">9, 2, 1, 2</column>
<column name="pe_input_stream_5_V_V_blk_n">9, 2, 1, 2</column>
<column name="pe_input_stream_6_V_V_blk_n">9, 2, 1, 2</column>
<column name="pe_input_stream_7_V_V_blk_n">9, 2, 1, 2</column>
<column name="pe_input_stream_8_V_V_blk_n">9, 2, 1, 2</column>
<column name="pe_input_stream_V_V_blk_n">9, 2, 1, 2</column>
<column name="pe_weight_stream_V_blk_n">9, 2, 1, 2</column>
<column name="table_index_1_reg_655">9, 2, 7, 14</column>
<column name="table_index_reg_633">9, 2, 7, 14</column>
<column name="weight_stream_V_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln113_reg_2166">4, 0, 4, 0</column>
<column name="and_ln53_1_reg_1993">1, 0, 1, 0</column>
<column name="and_ln74_1_reg_2127">1, 0, 1, 0</column>
<column name="and_ln74_reg_2088">1, 0, 1, 0</column>
<column name="and_ln75_reg_2203">1, 0, 1, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_input_registers_2_1_V_reg_856">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter2_input_registers_2_1_V_reg_856">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter3_input_registers_2_1_V_reg_856">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter4_input_registers_2_1_V_reg_856">8, 0, 8, 0</column>
<column name="cmp45_reg_2078">1, 0, 1, 0</column>
<column name="icmp_ln53_reg_1966">1, 0, 1, 0</column>
<column name="icmp_ln55_reg_1975">1, 0, 1, 0</column>
<column name="icmp_ln58_reg_1988">1, 0, 1, 0</column>
<column name="icmp_ln73_1_reg_2116">1, 0, 1, 0</column>
<column name="icmp_ln73_reg_2111">1, 0, 1, 0</column>
<column name="icmp_ln73_reg_2111_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="index_table_load_1_reg_2214">6, 0, 6, 0</column>
<column name="index_table_load_2_reg_2176">6, 0, 6, 0</column>
<column name="index_table_load_2_reg_2176_pp0_iter4_reg">6, 0, 6, 0</column>
<column name="index_table_load_3_reg_2180">6, 0, 6, 0</column>
<column name="index_table_load_4_reg_2184">6, 0, 6, 0</column>
<column name="index_table_load_5_reg_2188">6, 0, 6, 0</column>
<column name="index_table_load_reg_2123">6, 0, 6, 0</column>
<column name="indvar_flatten124_reg_578">6, 0, 6, 0</column>
<column name="indvar_flatten50_reg_600">6, 0, 6, 0</column>
<column name="indvar_flatten_reg_622">4, 0, 4, 0</column>
<column name="input_registers_0_0_V_1_fu_238">8, 0, 8, 0</column>
<column name="input_registers_0_0_V_fu_242">8, 0, 8, 0</column>
<column name="input_registers_0_1_V_fu_246">8, 0, 8, 0</column>
<column name="input_registers_1_0_V_1_fu_250">8, 0, 8, 0</column>
<column name="input_registers_1_0_V_fu_254">8, 0, 8, 0</column>
<column name="input_registers_1_1_V_fu_258">8, 0, 8, 0</column>
<column name="input_registers_2_0_V_fu_234">8, 0, 8, 0</column>
<column name="input_registers_2_2_V_reg_689">8, 0, 8, 0</column>
<column name="input_registers_V_2_0_3_fu_230">8, 0, 8, 0</column>
<column name="input_registers_V_2_2_3_reg_677">8, 0, 8, 0</column>
<column name="kernel_x_reg_666">2, 0, 2, 0</column>
<column name="kernel_y_reg_644">2, 0, 2, 0</column>
<column name="or_ln109_reg_2083">6, 0, 7, 1</column>
<column name="or_ln109_reg_2083_pp0_iter2_reg">6, 0, 7, 1</column>
<column name="or_ln55_reg_2005">1, 0, 1, 0</column>
<column name="or_ln78_reg_2209">1, 0, 1, 0</column>
<column name="output_x_reg_589">2, 0, 2, 0</column>
<column name="output_y_reg_611">2, 0, 2, 0</column>
<column name="select_ln55_3_reg_2013">1, 0, 1, 0</column>
<column name="select_ln55_3_reg_2013_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="select_ln58_1_reg_2043">2, 0, 2, 0</column>
<column name="select_ln58_2_reg_2051">4, 0, 4, 0</column>
<column name="select_ln58_3_reg_2057">1, 0, 1, 0</column>
<column name="select_ln58_4_reg_2063">1, 0, 1, 0</column>
<column name="select_ln58_6_reg_2072">2, 0, 2, 0</column>
<column name="select_ln58_reg_2032">7, 0, 7, 0</column>
<column name="table_index_1_reg_655">7, 0, 7, 0</column>
<column name="table_index_reg_633">7, 0, 7, 0</column>
<column name="tmp_reg_2107">1, 0, 1, 0</column>
<column name="xor_ln53_reg_1983">1, 0, 1, 0</column>
<column name="add_ln113_reg_2166">64, 32, 4, 0</column>
<column name="and_ln74_1_reg_2127">64, 32, 1, 0</column>
<column name="and_ln74_reg_2088">64, 32, 1, 0</column>
<column name="cmp45_reg_2078">64, 32, 1, 0</column>
<column name="icmp_ln53_reg_1966">64, 32, 1, 0</column>
<column name="icmp_ln73_1_reg_2116">64, 32, 1, 0</column>
<column name="index_table_load_reg_2123">64, 32, 6, 0</column>
<column name="select_ln58_3_reg_2057">64, 32, 1, 0</column>
<column name="select_ln58_4_reg_2063">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, pe, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, pe, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, pe, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, pe, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, pe, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, pe, return value</column>
<column name="weight_stream_V_dout">in, 8, ap_fifo, weight_stream_V, pointer</column>
<column name="weight_stream_V_empty_n">in, 1, ap_fifo, weight_stream_V, pointer</column>
<column name="weight_stream_V_read">out, 1, ap_fifo, weight_stream_V, pointer</column>
<column name="pe_weight_stream_V_din">out, 8, ap_fifo, pe_weight_stream_V, pointer</column>
<column name="pe_weight_stream_V_full_n">in, 1, ap_fifo, pe_weight_stream_V, pointer</column>
<column name="pe_weight_stream_V_write">out, 1, ap_fifo, pe_weight_stream_V, pointer</column>
<column name="pe_input_stream_V_V_din">out, 8, ap_fifo, pe_input_stream_V_V, pointer</column>
<column name="pe_input_stream_V_V_full_n">in, 1, ap_fifo, pe_input_stream_V_V, pointer</column>
<column name="pe_input_stream_V_V_write">out, 1, ap_fifo, pe_input_stream_V_V, pointer</column>
<column name="pe_input_stream_1_V_V_din">out, 8, ap_fifo, pe_input_stream_1_V_V, pointer</column>
<column name="pe_input_stream_1_V_V_full_n">in, 1, ap_fifo, pe_input_stream_1_V_V, pointer</column>
<column name="pe_input_stream_1_V_V_write">out, 1, ap_fifo, pe_input_stream_1_V_V, pointer</column>
<column name="pe_input_stream_2_V_V_din">out, 8, ap_fifo, pe_input_stream_2_V_V, pointer</column>
<column name="pe_input_stream_2_V_V_full_n">in, 1, ap_fifo, pe_input_stream_2_V_V, pointer</column>
<column name="pe_input_stream_2_V_V_write">out, 1, ap_fifo, pe_input_stream_2_V_V, pointer</column>
<column name="pe_input_stream_3_V_V_din">out, 8, ap_fifo, pe_input_stream_3_V_V, pointer</column>
<column name="pe_input_stream_3_V_V_full_n">in, 1, ap_fifo, pe_input_stream_3_V_V, pointer</column>
<column name="pe_input_stream_3_V_V_write">out, 1, ap_fifo, pe_input_stream_3_V_V, pointer</column>
<column name="pe_input_stream_4_V_V_din">out, 8, ap_fifo, pe_input_stream_4_V_V, pointer</column>
<column name="pe_input_stream_4_V_V_full_n">in, 1, ap_fifo, pe_input_stream_4_V_V, pointer</column>
<column name="pe_input_stream_4_V_V_write">out, 1, ap_fifo, pe_input_stream_4_V_V, pointer</column>
<column name="pe_input_stream_5_V_V_din">out, 8, ap_fifo, pe_input_stream_5_V_V, pointer</column>
<column name="pe_input_stream_5_V_V_full_n">in, 1, ap_fifo, pe_input_stream_5_V_V, pointer</column>
<column name="pe_input_stream_5_V_V_write">out, 1, ap_fifo, pe_input_stream_5_V_V, pointer</column>
<column name="pe_input_stream_6_V_V_din">out, 8, ap_fifo, pe_input_stream_6_V_V, pointer</column>
<column name="pe_input_stream_6_V_V_full_n">in, 1, ap_fifo, pe_input_stream_6_V_V, pointer</column>
<column name="pe_input_stream_6_V_V_write">out, 1, ap_fifo, pe_input_stream_6_V_V, pointer</column>
<column name="pe_input_stream_7_V_V_din">out, 8, ap_fifo, pe_input_stream_7_V_V, pointer</column>
<column name="pe_input_stream_7_V_V_full_n">in, 1, ap_fifo, pe_input_stream_7_V_V, pointer</column>
<column name="pe_input_stream_7_V_V_write">out, 1, ap_fifo, pe_input_stream_7_V_V, pointer</column>
<column name="pe_input_stream_8_V_V_din">out, 8, ap_fifo, pe_input_stream_8_V_V, pointer</column>
<column name="pe_input_stream_8_V_V_full_n">in, 1, ap_fifo, pe_input_stream_8_V_V, pointer</column>
<column name="pe_input_stream_8_V_V_write">out, 1, ap_fifo, pe_input_stream_8_V_V, pointer</column>
</table>
</item>
</section>
</profile>
