# compile vhdl design source files
vhdl work  \
".ip_user_files/bd/design_1/ipshared/9831/src/axi_lite.vhd" \
".ip_user_files/bd/design_1/ip/design_1_axi_lite_0_0_25/sim/design_1_axi_lite_0_0.vhd" \

# Do not sort compile order
nosort
