/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/fir_compiler_v5_2_5
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap fir_compiler_v5_2_5 /home/feilong/Storages/fpga/000_vivado_sim_linux32/fir_compiler_v5_2_5
/opt/intelFPGA/18.0/modelsim_ase/bin/vcom  -32 -93 -work fir_compiler_v5_2_5 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/fir_compiler_v5_2_5/.cxl.vhdl.fir_compiler_v5_2_5.fir_compiler_v5_2_5.lin64.cmf
