<def f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='47' type='unsigned int llvm::MCRegisterClass::getID() const'/>
<doc f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='45'>/// getID() - Return the register class ID number.
  ///</doc>
<use f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='69' u='c' c='_ZNK4llvm19TargetRegisterClass5getIDEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='1458' u='c' c='_ZN4llvm6AMDGPU14getRegBitWidthERKNS_15MCRegisterClassE'/>
<use f='llvm/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp' l='4447' u='c' c='_ZN12_GLOBAL__N_112ARMAsmParser17parseRegisterListERN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEEb'/>
<use f='llvm/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp' l='4447' u='c' c='_ZN12_GLOBAL__N_112ARMAsmParser17parseRegisterListERN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEEb'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='3698' u='c' c='_ZN12_GLOBAL__N_113MipsAsmParser15expandMem16InstERN4llvm6MCInstENS1_5SMLocERNS1_10MCStreamerEPKNS1_15MCSubtargetInfoEb'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='3825' u='c' c='_ZN12_GLOBAL__N_113MipsAsmParser14expandMem9InstERN4llvm6MCInstENS1_5SMLocERNS1_10MCStreamerEPKNS1_15MCSubtargetInfoEb'/>
