$date
	Sun Oct 23 03:59:43 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#521452
b10110 !
1"
#521454
b10110 &
b10110 %
1$
#521455
0"
#521458
b1011 &
b1011 %
#521462
b100010 &
b100010 %
#521466
b10001 &
b10001 %
#521470
b110100 &
b110100 %
#521474
b11010 &
b11010 %
#521478
b1101 &
b1101 %
#521482
b101000 &
b101000 %
#521486
b10100 &
b10100 %
#521490
b1010 &
b1010 %
#521494
b101 &
b101 %
#521498
b10000 &
b10000 %
#521502
b1000 &
b1000 %
#521506
b100 &
b100 %
#521510
b10 &
b10 %
#521514
b1 &
b1 %
1#
#521518
b0 &
0#
b0 %
0$
#1542577
b10100 !
1"
#1542578
b10100 &
b10100 %
1$
#1542579
0"
#1542582
b1010 &
b1010 %
#1542586
b101 &
b101 %
#1542590
b10000 &
b10000 %
#1542594
b1000 &
b1000 %
#1542598
b100 &
b100 %
#1542602
b10 &
b10 %
#1542606
b1 &
1#
b1 %
#1542610
b0 &
b0 %
0#
0$
#2453239
b10 !
1"
#2453242
b10 &
b10 %
1$
#2453243
0"
#2453246
b1 &
1#
b1 %
#2453250
b0 &
b0 %
0#
0$
#4500012
