-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
-- Date        : Thu Nov 19 12:28:58 2020
-- Host        : DESKTOP-V5A9UPS running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ bd_0_hls_inst_0_sim_netlist.vhdl
-- Design      : bd_0_hls_inst_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tcpg236-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compose_mac_frame is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    mac_data_we1 : out STD_LOGIC;
    mac_data_ce0 : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \ap_CS_fsm_reg[10]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[11]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    up_1_sp_1 : out STD_LOGIC;
    source_addr_mac_address1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \k_0_reg_539_reg[2]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[18]_0\ : out STD_LOGIC;
    \k_0_reg_539_reg[2]_1\ : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    mac_data_ce1 : out STD_LOGIC;
    DIBDI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    source_addr_mac_ce0 : out STD_LOGIC;
    DIADI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    llc_data_address0 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \k_0_reg_539_reg[2]_2\ : out STD_LOGIC;
    \k_0_reg_539_reg[2]_3\ : out STD_LOGIC;
    up_3_sp_1 : out STD_LOGIC;
    up_0_sp_1 : out STD_LOGIC;
    \up[1]_0\ : out STD_LOGIC;
    \icmp_ln80_reg_693_reg[0]\ : out STD_LOGIC;
    \k_0_reg_539_reg[1]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_compose_mac_frame_fu_303_ap_start_reg_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_compose_mac_frame_fu_303_ap_start_reg : in STD_LOGIC;
    up : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_2 : in STD_LOGIC;
    mac_frame_d0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_i_60__0_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    source_addr_mac_q0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    source_addr_mac_ce0_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    source_addr_mac_q1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    empty_34_reg_685 : in STD_LOGIC;
    icmp_ln41_reg_681 : in STD_LOGIC;
    icmp_ln67_reg_689 : in STD_LOGIC;
    icmp_ln80_reg_693 : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compose_mac_frame;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compose_mac_frame is
  signal \ap_CS_fsm[1]_i_2__10_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_3__7_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_4__8_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_2__0_n_1\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[11]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm_reg_n_1_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state11 : STD_LOGIC;
  signal ap_CS_fsm_state13 : STD_LOGIC;
  signal ap_CS_fsm_state15 : STD_LOGIC;
  signal ap_CS_fsm_state16 : STD_LOGIC;
  signal ap_CS_fsm_state17 : STD_LOGIC;
  signal ap_CS_fsm_state18 : STD_LOGIC;
  signal ap_CS_fsm_state19 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_NS_fsm10_out : STD_LOGIC;
  signal ap_NS_fsm11_out : STD_LOGIC;
  signal crc_1_fu_646_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal crc_1_reg_837 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \crc_1_reg_837[31]_i_3_n_1\ : STD_LOGIC;
  signal crc_fu_138 : STD_LOGIC;
  signal crc_fu_1381 : STD_LOGIC;
  signal \crc_fu_138_reg_n_1_[31]\ : STD_LOGIC;
  signal grp_compose_mac_frame_fu_303_data_address0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal grp_compose_mac_frame_fu_303_data_ce0 : STD_LOGIC;
  signal i_0_i_reg_517 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \i_0_i_reg_517[6]_i_3_n_1\ : STD_LOGIC;
  signal i_fu_635_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal i_reg_827 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \i_reg_827[6]_i_2_n_1\ : STD_LOGIC;
  signal j_0_i_reg_528 : STD_LOGIC;
  signal j_0_i_reg_528_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal j_0_reg_505 : STD_LOGIC;
  signal j_1_fu_677_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal j_fu_602_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal j_reg_806 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \j_reg_806[6]_i_2_n_1\ : STD_LOGIC;
  signal k_0_reg_5390 : STD_LOGIC;
  signal \k_0_reg_539[0]_i_1_n_1\ : STD_LOGIC;
  signal \k_0_reg_539[1]_i_1_n_1\ : STD_LOGIC;
  signal \k_0_reg_539[2]_i_1_n_1\ : STD_LOGIC;
  signal \k_0_reg_539_reg_n_1_[2]\ : STD_LOGIC;
  signal \^mac_data_we1\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_364_in : STD_LOGIC;
  signal ram_reg_i_100_n_1 : STD_LOGIC;
  signal ram_reg_i_101_n_1 : STD_LOGIC;
  signal \ram_reg_i_102__0_n_1\ : STD_LOGIC;
  signal \ram_reg_i_103__0_n_1\ : STD_LOGIC;
  signal \ram_reg_i_104__0_n_1\ : STD_LOGIC;
  signal \ram_reg_i_105__0_n_1\ : STD_LOGIC;
  signal \ram_reg_i_111__0_n_1\ : STD_LOGIC;
  signal \ram_reg_i_112__0_n_1\ : STD_LOGIC;
  signal ram_reg_i_36_n_1 : STD_LOGIC;
  signal \ram_reg_i_37__0_n_1\ : STD_LOGIC;
  signal \ram_reg_i_38__0_n_1\ : STD_LOGIC;
  signal ram_reg_i_39_n_1 : STD_LOGIC;
  signal \ram_reg_i_53__0_n_1\ : STD_LOGIC;
  signal ram_reg_i_54_n_1 : STD_LOGIC;
  signal \ram_reg_i_55__0_n_1\ : STD_LOGIC;
  signal \ram_reg_i_56__0_n_1\ : STD_LOGIC;
  signal \ram_reg_i_57__0_n_1\ : STD_LOGIC;
  signal \ram_reg_i_58__0_n_1\ : STD_LOGIC;
  signal \ram_reg_i_59__0_n_1\ : STD_LOGIC;
  signal \ram_reg_i_60__0_n_1\ : STD_LOGIC;
  signal ram_reg_i_61_n_1 : STD_LOGIC;
  signal \ram_reg_i_62__0_n_1\ : STD_LOGIC;
  signal \ram_reg_i_63__0_n_1\ : STD_LOGIC;
  signal ram_reg_i_64_n_1 : STD_LOGIC;
  signal \ram_reg_i_65__0_n_1\ : STD_LOGIC;
  signal \ram_reg_i_66__0_n_1\ : STD_LOGIC;
  signal \ram_reg_i_67__0_n_1\ : STD_LOGIC;
  signal \ram_reg_i_68__0_n_1\ : STD_LOGIC;
  signal \ram_reg_i_69__0_n_1\ : STD_LOGIC;
  signal \ram_reg_i_70__0_n_1\ : STD_LOGIC;
  signal \ram_reg_i_74__0_n_1\ : STD_LOGIC;
  signal \ram_reg_i_75__0_n_1\ : STD_LOGIC;
  signal \ram_reg_i_78__0_n_1\ : STD_LOGIC;
  signal ram_reg_i_82_n_1 : STD_LOGIC;
  signal \ram_reg_i_85__0_n_1\ : STD_LOGIC;
  signal \ram_reg_i_86__0_n_1\ : STD_LOGIC;
  signal \ram_reg_i_88__0_n_1\ : STD_LOGIC;
  signal ram_reg_i_91_n_1 : STD_LOGIC;
  signal ram_reg_i_92_n_1 : STD_LOGIC;
  signal ram_reg_i_95_n_1 : STD_LOGIC;
  signal \ram_reg_i_96__0_n_1\ : STD_LOGIC;
  signal ram_reg_i_97_n_1 : STD_LOGIC;
  signal \ram_reg_i_98__0_n_1\ : STD_LOGIC;
  signal \ram_reg_i_99__0_n_1\ : STD_LOGIC;
  signal remainder_1_fu_691_p2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal up_0_sn_1 : STD_LOGIC;
  signal up_1_sn_1 : STD_LOGIC;
  signal up_3_sn_1 : STD_LOGIC;
  signal zext_ln74_1_fu_744_p1 : STD_LOGIC_VECTOR ( 4 downto 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[11]_i_1__1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \ap_CS_fsm[13]_i_1__4\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \ap_CS_fsm[13]_i_1__5\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \ap_CS_fsm[13]_i_2__1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \ap_CS_fsm[18]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_1__4\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1__5\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_4\ : label is "soft_lutpair155";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[17]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[18]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of \crc_1_reg_837[31]_i_3\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \crc_fu_138[0]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \crc_fu_138[10]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \crc_fu_138[11]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \crc_fu_138[12]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \crc_fu_138[13]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \crc_fu_138[14]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \crc_fu_138[15]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \crc_fu_138[16]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \crc_fu_138[17]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \crc_fu_138[18]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \crc_fu_138[1]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \crc_fu_138[20]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \crc_fu_138[21]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \crc_fu_138[22]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \crc_fu_138[23]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \crc_fu_138[2]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \crc_fu_138[31]_i_2\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \crc_fu_138[3]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \crc_fu_138[4]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \crc_fu_138[5]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \crc_fu_138[6]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \crc_fu_138[7]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \crc_fu_138[8]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \crc_fu_138[9]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \i_0_i_reg_517[6]_i_3\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \i_reg_827[1]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \i_reg_827[2]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \i_reg_827[3]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \i_reg_827[4]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \i_reg_827[6]_i_2\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \icmp_ln67_reg_689[0]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \icmp_ln80_reg_693[0]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \j_0_i_reg_528[0]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \j_0_i_reg_528[1]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \j_0_i_reg_528[2]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \j_0_i_reg_528[3]_i_3\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \j_reg_806[1]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \j_reg_806[2]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \j_reg_806[3]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \j_reg_806[4]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \j_reg_806[6]_i_2\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \k_0_reg_539[0]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \k_0_reg_539[2]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \q0[7]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \q0[7]_i_3\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of ram_reg_i_101 : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \ram_reg_i_102__0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \ram_reg_i_104__0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \ram_reg_i_105__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \ram_reg_i_111__0\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \ram_reg_i_112__0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \ram_reg_i_37__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \ram_reg_i_69__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of ram_reg_i_72 : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \ram_reg_i_74__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \ram_reg_i_78__0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \ram_reg_i_86__0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of ram_reg_i_91 : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of ram_reg_i_92 : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \source_addr_mac_address1[1]_INST_0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of source_addr_mac_ce1_INST_0 : label is "soft_lutpair151";
begin
  \ap_CS_fsm_reg[11]_0\(0) <= \^ap_cs_fsm_reg[11]_0\(0);
  mac_data_we1 <= \^mac_data_we1\;
  up_0_sp_1 <= up_0_sn_1;
  up_1_sp_1 <= up_1_sn_1;
  up_3_sp_1 <= up_3_sn_1;
\ap_CS_fsm[0]_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222222F222222"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[0]\,
      I1 => grp_compose_mac_frame_fu_303_ap_start_reg,
      I2 => zext_ln74_1_fu_744_p1(3),
      I3 => \k_0_reg_539_reg_n_1_[2]\,
      I4 => ap_CS_fsm_state19,
      I5 => zext_ln74_1_fu_744_p1(4),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[11]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000082"
    )
        port map (
      I0 => p_364_in,
      I1 => up(1),
      I2 => up(0),
      I3 => up(3),
      I4 => up(2),
      O => D(3)
    );
\ap_CS_fsm[13]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020200"
    )
        port map (
      I0 => p_364_in,
      I1 => up(3),
      I2 => up(2),
      I3 => up(1),
      I4 => up(0),
      O => D(4)
    );
\ap_CS_fsm[13]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state15,
      I1 => ap_CS_fsm_state13,
      O => ap_NS_fsm(13)
    );
\ap_CS_fsm[13]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => \ap_CS_fsm[5]_i_2__0_n_1\,
      O => p_364_in
    );
\ap_CS_fsm[14]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_compose_mac_frame_fu_303_data_ce0,
      I1 => ap_NS_fsm11_out,
      O => ap_NS_fsm(14)
    );
\ap_CS_fsm[15]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABAAAAAAAAAA"
    )
        port map (
      I0 => ap_NS_fsm11_out,
      I1 => j_0_i_reg_528_reg(1),
      I2 => j_0_i_reg_528_reg(0),
      I3 => j_0_i_reg_528_reg(3),
      I4 => j_0_i_reg_528_reg(2),
      I5 => ap_CS_fsm_state18,
      O => ap_NS_fsm(15)
    );
\ap_CS_fsm[16]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state16,
      I1 => ap_NS_fsm10_out,
      O => ap_NS_fsm(16)
    );
\ap_CS_fsm[17]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFAAAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state17,
      I1 => j_0_i_reg_528_reg(1),
      I2 => j_0_i_reg_528_reg(0),
      I3 => j_0_i_reg_528_reg(3),
      I4 => j_0_i_reg_528_reg(2),
      I5 => ap_CS_fsm_state18,
      O => ap_NS_fsm(17)
    );
\ap_CS_fsm[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAAEFAA"
    )
        port map (
      I0 => ap_NS_fsm10_out,
      I1 => zext_ln74_1_fu_744_p1(3),
      I2 => \k_0_reg_539_reg_n_1_[2]\,
      I3 => ap_CS_fsm_state19,
      I4 => zext_ln74_1_fu_744_p1(4),
      O => ap_NS_fsm(18)
    );
\ap_CS_fsm[1]_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2__10_n_1\,
      I1 => ap_CS_fsm_state4,
      I2 => ap_CS_fsm_state3,
      I3 => \ap_CS_fsm[1]_i_3__7_n_1\,
      I4 => \ram_reg_i_37__0_n_1\,
      I5 => ap_CS_fsm_state16,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => ap_CS_fsm_state7,
      I2 => ap_CS_fsm_state5,
      I3 => ap_CS_fsm_state9,
      I4 => ap_CS_fsm_state8,
      I5 => ap_CS_fsm_state10,
      O => \ap_CS_fsm[1]_i_2__10_n_1\
    );
\ap_CS_fsm[1]_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => ap_CS_fsm_state17,
      I1 => ap_CS_fsm_state2,
      I2 => grp_compose_mac_frame_fu_303_data_ce0,
      I3 => ap_CS_fsm_state18,
      I4 => ram_reg_i_92_n_1,
      I5 => \ap_CS_fsm[1]_i_4__8_n_1\,
      O => \ap_CS_fsm[1]_i_3__7_n_1\
    );
\ap_CS_fsm[1]_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[0]\,
      I1 => grp_compose_mac_frame_fu_303_ap_start_reg,
      O => \ap_CS_fsm[1]_i_4__8_n_1\
    );
\ap_CS_fsm[5]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => grp_compose_mac_frame_fu_303_ap_start_reg_reg(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \ap_CS_fsm[5]_i_2__0_n_1\,
      O => D(0)
    );
\ap_CS_fsm[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBF0000FFBFFFBF"
    )
        port map (
      I0 => zext_ln74_1_fu_744_p1(4),
      I1 => ap_CS_fsm_state19,
      I2 => \k_0_reg_539_reg_n_1_[2]\,
      I3 => zext_ln74_1_fu_744_p1(3),
      I4 => grp_compose_mac_frame_fu_303_ap_start_reg,
      I5 => \ap_CS_fsm_reg_n_1_[0]\,
      O => \ap_CS_fsm[5]_i_2__0_n_1\
    );
\ap_CS_fsm[6]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => p_364_in,
      I1 => up(3),
      I2 => up(1),
      I3 => up(2),
      O => D(1)
    );
\ap_CS_fsm[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"53FF"
    )
        port map (
      I0 => up(1),
      I1 => up(3),
      I2 => up(2),
      I3 => p_364_in,
      O => up_1_sn_1
    );
\ap_CS_fsm[9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => p_364_in,
      I1 => up(1),
      I2 => up(2),
      O => D(2)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_1_[0]\,
      S => ap_rst
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state10,
      Q => ap_CS_fsm_state11,
      R => ap_rst
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state11,
      Q => \^ap_cs_fsm_reg[11]_0\(0),
      R => ap_rst
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_cs_fsm_reg[11]_0\(0),
      Q => ap_CS_fsm_state13,
      R => ap_rst
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(13),
      Q => grp_compose_mac_frame_fu_303_data_ce0,
      R => ap_rst
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(14),
      Q => ap_CS_fsm_state15,
      R => ap_rst
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(15),
      Q => ap_CS_fsm_state16,
      R => ap_rst
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(16),
      Q => ap_CS_fsm_state17,
      R => ap_rst
    );
\ap_CS_fsm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(17),
      Q => ap_CS_fsm_state18,
      R => ap_rst
    );
\ap_CS_fsm_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(18),
      Q => ap_CS_fsm_state19,
      R => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state2,
      Q => ap_CS_fsm_state3,
      R => ap_rst
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state3,
      Q => ap_CS_fsm_state4,
      R => ap_rst
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state4,
      Q => ap_CS_fsm_state5,
      R => ap_rst
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state5,
      Q => ap_CS_fsm_state6,
      R => ap_rst
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state6,
      Q => ap_CS_fsm_state7,
      R => ap_rst
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state7,
      Q => ap_CS_fsm_state8,
      R => ap_rst
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state8,
      Q => ap_CS_fsm_state9,
      R => ap_rst
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state9,
      Q => ap_CS_fsm_state10,
      R => ap_rst
    );
\crc_1_reg_837[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => remainder_1_fu_691_p2(1),
      O => crc_1_fu_646_p2(0)
    );
\crc_1_reg_837[10]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => remainder_1_fu_691_p2(11),
      O => crc_1_fu_646_p2(10)
    );
\crc_1_reg_837[11]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => remainder_1_fu_691_p2(12),
      O => crc_1_fu_646_p2(11)
    );
\crc_1_reg_837[12]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => remainder_1_fu_691_p2(13),
      O => crc_1_fu_646_p2(12)
    );
\crc_1_reg_837[13]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => remainder_1_fu_691_p2(14),
      O => crc_1_fu_646_p2(13)
    );
\crc_1_reg_837[14]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => remainder_1_fu_691_p2(15),
      O => crc_1_fu_646_p2(14)
    );
\crc_1_reg_837[15]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => remainder_1_fu_691_p2(16),
      O => crc_1_fu_646_p2(15)
    );
\crc_1_reg_837[16]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => remainder_1_fu_691_p2(17),
      O => crc_1_fu_646_p2(16)
    );
\crc_1_reg_837[17]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => remainder_1_fu_691_p2(18),
      O => crc_1_fu_646_p2(17)
    );
\crc_1_reg_837[18]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => remainder_1_fu_691_p2(19),
      O => crc_1_fu_646_p2(18)
    );
\crc_1_reg_837[19]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => remainder_1_fu_691_p2(20),
      O => crc_1_fu_646_p2(19)
    );
\crc_1_reg_837[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => remainder_1_fu_691_p2(2),
      O => crc_1_fu_646_p2(1)
    );
\crc_1_reg_837[20]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => remainder_1_fu_691_p2(21),
      O => crc_1_fu_646_p2(20)
    );
\crc_1_reg_837[21]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => remainder_1_fu_691_p2(22),
      O => crc_1_fu_646_p2(21)
    );
\crc_1_reg_837[22]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => remainder_1_fu_691_p2(23),
      O => crc_1_fu_646_p2(22)
    );
\crc_1_reg_837[23]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => remainder_1_fu_691_p2(24),
      O => crc_1_fu_646_p2(23)
    );
\crc_1_reg_837[24]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => remainder_1_fu_691_p2(25),
      O => crc_1_fu_646_p2(24)
    );
\crc_1_reg_837[25]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => remainder_1_fu_691_p2(26),
      O => crc_1_fu_646_p2(25)
    );
\crc_1_reg_837[26]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => remainder_1_fu_691_p2(27),
      O => crc_1_fu_646_p2(26)
    );
\crc_1_reg_837[27]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => remainder_1_fu_691_p2(28),
      O => crc_1_fu_646_p2(27)
    );
\crc_1_reg_837[28]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => remainder_1_fu_691_p2(29),
      O => crc_1_fu_646_p2(28)
    );
\crc_1_reg_837[29]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => remainder_1_fu_691_p2(30),
      O => crc_1_fu_646_p2(29)
    );
\crc_1_reg_837[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => remainder_1_fu_691_p2(3),
      O => crc_1_fu_646_p2(2)
    );
\crc_1_reg_837[30]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => remainder_1_fu_691_p2(31),
      O => crc_1_fu_646_p2(30)
    );
\crc_1_reg_837[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => i_0_i_reg_517(2),
      I1 => i_0_i_reg_517(4),
      I2 => i_0_i_reg_517(5),
      I3 => i_0_i_reg_517(3),
      I4 => \crc_1_reg_837[31]_i_3_n_1\,
      O => ap_NS_fsm10_out
    );
\crc_1_reg_837[31]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \crc_fu_138_reg_n_1_[31]\,
      O => crc_1_fu_646_p2(31)
    );
\crc_1_reg_837[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => i_0_i_reg_517(6),
      I1 => ap_CS_fsm_state16,
      I2 => i_0_i_reg_517(1),
      I3 => i_0_i_reg_517(0),
      O => \crc_1_reg_837[31]_i_3_n_1\
    );
\crc_1_reg_837[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => remainder_1_fu_691_p2(4),
      O => crc_1_fu_646_p2(3)
    );
\crc_1_reg_837[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => remainder_1_fu_691_p2(5),
      O => crc_1_fu_646_p2(4)
    );
\crc_1_reg_837[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => remainder_1_fu_691_p2(6),
      O => crc_1_fu_646_p2(5)
    );
\crc_1_reg_837[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => remainder_1_fu_691_p2(7),
      O => crc_1_fu_646_p2(6)
    );
\crc_1_reg_837[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => remainder_1_fu_691_p2(8),
      O => crc_1_fu_646_p2(7)
    );
\crc_1_reg_837[8]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => remainder_1_fu_691_p2(9),
      O => crc_1_fu_646_p2(8)
    );
\crc_1_reg_837[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => remainder_1_fu_691_p2(10),
      O => crc_1_fu_646_p2(9)
    );
\crc_1_reg_837_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => crc_1_fu_646_p2(0),
      Q => crc_1_reg_837(0),
      R => '0'
    );
\crc_1_reg_837_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => crc_1_fu_646_p2(10),
      Q => crc_1_reg_837(10),
      R => '0'
    );
\crc_1_reg_837_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => crc_1_fu_646_p2(11),
      Q => crc_1_reg_837(11),
      R => '0'
    );
\crc_1_reg_837_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => crc_1_fu_646_p2(12),
      Q => crc_1_reg_837(12),
      R => '0'
    );
\crc_1_reg_837_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => crc_1_fu_646_p2(13),
      Q => crc_1_reg_837(13),
      R => '0'
    );
\crc_1_reg_837_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => crc_1_fu_646_p2(14),
      Q => crc_1_reg_837(14),
      R => '0'
    );
\crc_1_reg_837_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => crc_1_fu_646_p2(15),
      Q => crc_1_reg_837(15),
      R => '0'
    );
\crc_1_reg_837_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => crc_1_fu_646_p2(16),
      Q => crc_1_reg_837(16),
      R => '0'
    );
\crc_1_reg_837_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => crc_1_fu_646_p2(17),
      Q => crc_1_reg_837(17),
      R => '0'
    );
\crc_1_reg_837_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => crc_1_fu_646_p2(18),
      Q => crc_1_reg_837(18),
      R => '0'
    );
\crc_1_reg_837_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => crc_1_fu_646_p2(19),
      Q => crc_1_reg_837(19),
      R => '0'
    );
\crc_1_reg_837_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => crc_1_fu_646_p2(1),
      Q => crc_1_reg_837(1),
      R => '0'
    );
\crc_1_reg_837_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => crc_1_fu_646_p2(20),
      Q => crc_1_reg_837(20),
      R => '0'
    );
\crc_1_reg_837_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => crc_1_fu_646_p2(21),
      Q => crc_1_reg_837(21),
      R => '0'
    );
\crc_1_reg_837_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => crc_1_fu_646_p2(22),
      Q => crc_1_reg_837(22),
      R => '0'
    );
\crc_1_reg_837_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => crc_1_fu_646_p2(23),
      Q => crc_1_reg_837(23),
      R => '0'
    );
\crc_1_reg_837_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => crc_1_fu_646_p2(24),
      Q => crc_1_reg_837(24),
      R => '0'
    );
\crc_1_reg_837_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => crc_1_fu_646_p2(25),
      Q => crc_1_reg_837(25),
      R => '0'
    );
\crc_1_reg_837_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => crc_1_fu_646_p2(26),
      Q => crc_1_reg_837(26),
      R => '0'
    );
\crc_1_reg_837_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => crc_1_fu_646_p2(27),
      Q => crc_1_reg_837(27),
      R => '0'
    );
\crc_1_reg_837_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => crc_1_fu_646_p2(28),
      Q => crc_1_reg_837(28),
      R => '0'
    );
\crc_1_reg_837_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => crc_1_fu_646_p2(29),
      Q => crc_1_reg_837(29),
      R => '0'
    );
\crc_1_reg_837_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => crc_1_fu_646_p2(2),
      Q => crc_1_reg_837(2),
      R => '0'
    );
\crc_1_reg_837_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => crc_1_fu_646_p2(30),
      Q => crc_1_reg_837(30),
      R => '0'
    );
\crc_1_reg_837_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => crc_1_fu_646_p2(31),
      Q => crc_1_reg_837(31),
      R => '0'
    );
\crc_1_reg_837_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => crc_1_fu_646_p2(3),
      Q => crc_1_reg_837(3),
      R => '0'
    );
\crc_1_reg_837_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => crc_1_fu_646_p2(4),
      Q => crc_1_reg_837(4),
      R => '0'
    );
\crc_1_reg_837_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => crc_1_fu_646_p2(5),
      Q => crc_1_reg_837(5),
      R => '0'
    );
\crc_1_reg_837_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => crc_1_fu_646_p2(6),
      Q => crc_1_reg_837(6),
      R => '0'
    );
\crc_1_reg_837_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => crc_1_fu_646_p2(7),
      Q => crc_1_reg_837(7),
      R => '0'
    );
\crc_1_reg_837_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => crc_1_fu_646_p2(8),
      Q => crc_1_reg_837(8),
      R => '0'
    );
\crc_1_reg_837_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => crc_1_fu_646_p2(9),
      Q => crc_1_reg_837(9),
      R => '0'
    );
\crc_fu_138[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \crc_fu_138_reg_n_1_[31]\,
      I1 => crc_fu_1381,
      I2 => remainder_1_fu_691_p2(1),
      O => p_1_in(0)
    );
\crc_fu_138[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \crc_fu_138_reg_n_1_[31]\,
      I1 => remainder_1_fu_691_p2(10),
      I2 => crc_fu_1381,
      I3 => remainder_1_fu_691_p2(11),
      O => p_1_in(10)
    );
\crc_fu_138[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \crc_fu_138_reg_n_1_[31]\,
      I1 => remainder_1_fu_691_p2(11),
      I2 => crc_fu_1381,
      I3 => remainder_1_fu_691_p2(12),
      O => p_1_in(11)
    );
\crc_fu_138[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \crc_fu_138_reg_n_1_[31]\,
      I1 => remainder_1_fu_691_p2(12),
      I2 => crc_fu_1381,
      I3 => remainder_1_fu_691_p2(13),
      O => p_1_in(12)
    );
\crc_fu_138[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => remainder_1_fu_691_p2(13),
      I1 => crc_fu_1381,
      I2 => remainder_1_fu_691_p2(14),
      O => p_1_in(13)
    );
\crc_fu_138[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => remainder_1_fu_691_p2(14),
      I1 => crc_fu_1381,
      I2 => remainder_1_fu_691_p2(15),
      O => p_1_in(14)
    );
\crc_fu_138[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => remainder_1_fu_691_p2(15),
      I1 => crc_fu_1381,
      I2 => remainder_1_fu_691_p2(16),
      O => p_1_in(15)
    );
\crc_fu_138[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \crc_fu_138_reg_n_1_[31]\,
      I1 => remainder_1_fu_691_p2(16),
      I2 => crc_fu_1381,
      I3 => remainder_1_fu_691_p2(17),
      O => p_1_in(16)
    );
\crc_fu_138[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => remainder_1_fu_691_p2(17),
      I1 => crc_fu_1381,
      I2 => remainder_1_fu_691_p2(18),
      O => p_1_in(17)
    );
\crc_fu_138[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => remainder_1_fu_691_p2(18),
      I1 => crc_fu_1381,
      I2 => remainder_1_fu_691_p2(19),
      O => p_1_in(18)
    );
\crc_fu_138[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => remainder_1_fu_691_p2(19),
      I1 => crc_fu_1381,
      I2 => remainder_1_fu_691_p2(20),
      O => p_1_in(19)
    );
\crc_fu_138[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \crc_fu_138_reg_n_1_[31]\,
      I1 => remainder_1_fu_691_p2(1),
      I2 => crc_fu_1381,
      I3 => remainder_1_fu_691_p2(2),
      O => p_1_in(1)
    );
\crc_fu_138[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => remainder_1_fu_691_p2(20),
      I1 => crc_fu_1381,
      I2 => remainder_1_fu_691_p2(21),
      O => p_1_in(20)
    );
\crc_fu_138[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => remainder_1_fu_691_p2(21),
      I1 => crc_fu_1381,
      I2 => remainder_1_fu_691_p2(22),
      O => p_1_in(21)
    );
\crc_fu_138[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \crc_fu_138_reg_n_1_[31]\,
      I1 => remainder_1_fu_691_p2(22),
      I2 => crc_fu_1381,
      I3 => remainder_1_fu_691_p2(23),
      O => p_1_in(22)
    );
\crc_fu_138[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \crc_fu_138_reg_n_1_[31]\,
      I1 => remainder_1_fu_691_p2(23),
      I2 => crc_fu_1381,
      I3 => remainder_1_fu_691_p2(24),
      O => p_1_in(23)
    );
\crc_fu_138[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => remainder_1_fu_691_p2(24),
      I1 => crc_fu_1381,
      I2 => DOADO(0),
      I3 => remainder_1_fu_691_p2(25),
      O => p_1_in(24)
    );
\crc_fu_138[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => remainder_1_fu_691_p2(25),
      I1 => crc_fu_1381,
      I2 => DOADO(1),
      I3 => remainder_1_fu_691_p2(26),
      O => p_1_in(25)
    );
\crc_fu_138[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"606F6F60"
    )
        port map (
      I0 => remainder_1_fu_691_p2(26),
      I1 => \crc_fu_138_reg_n_1_[31]\,
      I2 => crc_fu_1381,
      I3 => DOADO(2),
      I4 => remainder_1_fu_691_p2(27),
      O => p_1_in(26)
    );
\crc_fu_138[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => remainder_1_fu_691_p2(27),
      I1 => crc_fu_1381,
      I2 => DOADO(3),
      I3 => remainder_1_fu_691_p2(28),
      O => p_1_in(27)
    );
\crc_fu_138[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => remainder_1_fu_691_p2(28),
      I1 => crc_fu_1381,
      I2 => DOADO(4),
      I3 => remainder_1_fu_691_p2(29),
      O => p_1_in(28)
    );
\crc_fu_138[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => remainder_1_fu_691_p2(29),
      I1 => crc_fu_1381,
      I2 => DOADO(5),
      I3 => remainder_1_fu_691_p2(30),
      O => p_1_in(29)
    );
\crc_fu_138[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \crc_fu_138_reg_n_1_[31]\,
      I1 => remainder_1_fu_691_p2(2),
      I2 => crc_fu_1381,
      I3 => remainder_1_fu_691_p2(3),
      O => p_1_in(2)
    );
\crc_fu_138[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => remainder_1_fu_691_p2(30),
      I1 => crc_fu_1381,
      I2 => DOADO(6),
      I3 => remainder_1_fu_691_p2(31),
      O => p_1_in(30)
    );
\crc_fu_138[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ap_NS_fsm11_out,
      I1 => crc_fu_1381,
      I2 => ap_CS_fsm_state17,
      O => crc_fu_138
    );
\crc_fu_138[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => remainder_1_fu_691_p2(31),
      I1 => crc_fu_1381,
      I2 => DOADO(7),
      I3 => \crc_fu_138_reg_n_1_[31]\,
      O => p_1_in(31)
    );
\crc_fu_138[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => remainder_1_fu_691_p2(3),
      I1 => crc_fu_1381,
      I2 => remainder_1_fu_691_p2(4),
      O => p_1_in(3)
    );
\crc_fu_138[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \crc_fu_138_reg_n_1_[31]\,
      I1 => remainder_1_fu_691_p2(4),
      I2 => crc_fu_1381,
      I3 => remainder_1_fu_691_p2(5),
      O => p_1_in(4)
    );
\crc_fu_138[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \crc_fu_138_reg_n_1_[31]\,
      I1 => remainder_1_fu_691_p2(5),
      I2 => crc_fu_1381,
      I3 => remainder_1_fu_691_p2(6),
      O => p_1_in(5)
    );
\crc_fu_138[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => remainder_1_fu_691_p2(6),
      I1 => crc_fu_1381,
      I2 => remainder_1_fu_691_p2(7),
      O => p_1_in(6)
    );
\crc_fu_138[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \crc_fu_138_reg_n_1_[31]\,
      I1 => remainder_1_fu_691_p2(7),
      I2 => crc_fu_1381,
      I3 => remainder_1_fu_691_p2(8),
      O => p_1_in(7)
    );
\crc_fu_138[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \crc_fu_138_reg_n_1_[31]\,
      I1 => remainder_1_fu_691_p2(8),
      I2 => crc_fu_1381,
      I3 => remainder_1_fu_691_p2(9),
      O => p_1_in(8)
    );
\crc_fu_138[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => remainder_1_fu_691_p2(9),
      I1 => crc_fu_1381,
      I2 => remainder_1_fu_691_p2(10),
      O => p_1_in(9)
    );
\crc_fu_138_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(17),
      D => p_1_in(0),
      Q => remainder_1_fu_691_p2(1),
      S => crc_fu_138
    );
\crc_fu_138_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(17),
      D => p_1_in(10),
      Q => remainder_1_fu_691_p2(11),
      S => crc_fu_138
    );
\crc_fu_138_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(17),
      D => p_1_in(11),
      Q => remainder_1_fu_691_p2(12),
      S => crc_fu_138
    );
\crc_fu_138_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(17),
      D => p_1_in(12),
      Q => remainder_1_fu_691_p2(13),
      S => crc_fu_138
    );
\crc_fu_138_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(17),
      D => p_1_in(13),
      Q => remainder_1_fu_691_p2(14),
      S => crc_fu_138
    );
\crc_fu_138_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(17),
      D => p_1_in(14),
      Q => remainder_1_fu_691_p2(15),
      S => crc_fu_138
    );
\crc_fu_138_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(17),
      D => p_1_in(15),
      Q => remainder_1_fu_691_p2(16),
      S => crc_fu_138
    );
\crc_fu_138_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(17),
      D => p_1_in(16),
      Q => remainder_1_fu_691_p2(17),
      S => crc_fu_138
    );
\crc_fu_138_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(17),
      D => p_1_in(17),
      Q => remainder_1_fu_691_p2(18),
      S => crc_fu_138
    );
\crc_fu_138_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(17),
      D => p_1_in(18),
      Q => remainder_1_fu_691_p2(19),
      S => crc_fu_138
    );
\crc_fu_138_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(17),
      D => p_1_in(19),
      Q => remainder_1_fu_691_p2(20),
      S => crc_fu_138
    );
\crc_fu_138_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(17),
      D => p_1_in(1),
      Q => remainder_1_fu_691_p2(2),
      S => crc_fu_138
    );
\crc_fu_138_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(17),
      D => p_1_in(20),
      Q => remainder_1_fu_691_p2(21),
      S => crc_fu_138
    );
\crc_fu_138_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(17),
      D => p_1_in(21),
      Q => remainder_1_fu_691_p2(22),
      S => crc_fu_138
    );
\crc_fu_138_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(17),
      D => p_1_in(22),
      Q => remainder_1_fu_691_p2(23),
      S => crc_fu_138
    );
\crc_fu_138_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(17),
      D => p_1_in(23),
      Q => remainder_1_fu_691_p2(24),
      S => crc_fu_138
    );
\crc_fu_138_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(17),
      D => p_1_in(24),
      Q => remainder_1_fu_691_p2(25),
      S => crc_fu_138
    );
\crc_fu_138_reg[25]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(17),
      D => p_1_in(25),
      Q => remainder_1_fu_691_p2(26),
      S => crc_fu_138
    );
\crc_fu_138_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(17),
      D => p_1_in(26),
      Q => remainder_1_fu_691_p2(27),
      S => crc_fu_138
    );
\crc_fu_138_reg[27]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(17),
      D => p_1_in(27),
      Q => remainder_1_fu_691_p2(28),
      S => crc_fu_138
    );
\crc_fu_138_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(17),
      D => p_1_in(28),
      Q => remainder_1_fu_691_p2(29),
      S => crc_fu_138
    );
\crc_fu_138_reg[29]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(17),
      D => p_1_in(29),
      Q => remainder_1_fu_691_p2(30),
      S => crc_fu_138
    );
\crc_fu_138_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(17),
      D => p_1_in(2),
      Q => remainder_1_fu_691_p2(3),
      S => crc_fu_138
    );
\crc_fu_138_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(17),
      D => p_1_in(30),
      Q => remainder_1_fu_691_p2(31),
      S => crc_fu_138
    );
\crc_fu_138_reg[31]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(17),
      D => p_1_in(31),
      Q => \crc_fu_138_reg_n_1_[31]\,
      S => crc_fu_138
    );
\crc_fu_138_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(17),
      D => p_1_in(3),
      Q => remainder_1_fu_691_p2(4),
      S => crc_fu_138
    );
\crc_fu_138_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(17),
      D => p_1_in(4),
      Q => remainder_1_fu_691_p2(5),
      S => crc_fu_138
    );
\crc_fu_138_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(17),
      D => p_1_in(5),
      Q => remainder_1_fu_691_p2(6),
      S => crc_fu_138
    );
\crc_fu_138_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(17),
      D => p_1_in(6),
      Q => remainder_1_fu_691_p2(7),
      S => crc_fu_138
    );
\crc_fu_138_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(17),
      D => p_1_in(7),
      Q => remainder_1_fu_691_p2(8),
      S => crc_fu_138
    );
\crc_fu_138_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(17),
      D => p_1_in(8),
      Q => remainder_1_fu_691_p2(9),
      S => crc_fu_138
    );
\crc_fu_138_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(17),
      D => p_1_in(9),
      Q => remainder_1_fu_691_p2(10),
      S => crc_fu_138
    );
\empty_34_reg_685[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5757575702000002"
    )
        port map (
      I0 => p_364_in,
      I1 => up(3),
      I2 => up(2),
      I3 => up(1),
      I4 => up(0),
      I5 => empty_34_reg_685,
      O => up_3_sn_1
    );
grp_compose_mac_frame_fu_303_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBFFFFF0000"
    )
        port map (
      I0 => zext_ln74_1_fu_744_p1(4),
      I1 => ap_CS_fsm_state19,
      I2 => \k_0_reg_539_reg_n_1_[2]\,
      I3 => zext_ln74_1_fu_744_p1(3),
      I4 => grp_compose_mac_frame_fu_303_ap_start_reg_reg(0),
      I5 => grp_compose_mac_frame_fu_303_ap_start_reg,
      O => \k_0_reg_539_reg[1]_0\
    );
\i_0_i_reg_517[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => grp_compose_mac_frame_fu_303_data_address0(0),
      I1 => grp_compose_mac_frame_fu_303_data_ce0,
      I2 => grp_compose_mac_frame_fu_303_data_address0(1),
      I3 => grp_compose_mac_frame_fu_303_data_address0(6),
      I4 => \i_0_i_reg_517[6]_i_3_n_1\,
      O => ap_NS_fsm11_out
    );
\i_0_i_reg_517[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => ap_CS_fsm_state18,
      I1 => j_0_i_reg_528_reg(2),
      I2 => j_0_i_reg_528_reg(3),
      I3 => j_0_i_reg_528_reg(0),
      I4 => j_0_i_reg_528_reg(1),
      O => ap_NS_fsm1
    );
\i_0_i_reg_517[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => grp_compose_mac_frame_fu_303_data_address0(4),
      I1 => grp_compose_mac_frame_fu_303_data_address0(3),
      I2 => grp_compose_mac_frame_fu_303_data_address0(2),
      I3 => grp_compose_mac_frame_fu_303_data_address0(5),
      O => \i_0_i_reg_517[6]_i_3_n_1\
    );
\i_0_i_reg_517_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_reg_827(0),
      Q => i_0_i_reg_517(0),
      R => ap_NS_fsm11_out
    );
\i_0_i_reg_517_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_reg_827(1),
      Q => i_0_i_reg_517(1),
      R => ap_NS_fsm11_out
    );
\i_0_i_reg_517_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_reg_827(2),
      Q => i_0_i_reg_517(2),
      R => ap_NS_fsm11_out
    );
\i_0_i_reg_517_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_reg_827(3),
      Q => i_0_i_reg_517(3),
      R => ap_NS_fsm11_out
    );
\i_0_i_reg_517_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_reg_827(4),
      Q => i_0_i_reg_517(4),
      R => ap_NS_fsm11_out
    );
\i_0_i_reg_517_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_reg_827(5),
      Q => i_0_i_reg_517(5),
      R => ap_NS_fsm11_out
    );
\i_0_i_reg_517_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_reg_827(6),
      Q => i_0_i_reg_517(6),
      R => ap_NS_fsm11_out
    );
\i_reg_827[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_0_i_reg_517(0),
      O => i_fu_635_p2(0)
    );
\i_reg_827[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_0_i_reg_517(0),
      I1 => i_0_i_reg_517(1),
      O => i_fu_635_p2(1)
    );
\i_reg_827[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => i_0_i_reg_517(2),
      I1 => i_0_i_reg_517(1),
      I2 => i_0_i_reg_517(0),
      O => i_fu_635_p2(2)
    );
\i_reg_827[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => i_0_i_reg_517(3),
      I1 => i_0_i_reg_517(0),
      I2 => i_0_i_reg_517(1),
      I3 => i_0_i_reg_517(2),
      O => i_fu_635_p2(3)
    );
\i_reg_827[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => i_0_i_reg_517(4),
      I1 => i_0_i_reg_517(2),
      I2 => i_0_i_reg_517(1),
      I3 => i_0_i_reg_517(0),
      I4 => i_0_i_reg_517(3),
      O => i_fu_635_p2(4)
    );
\i_reg_827[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => i_0_i_reg_517(5),
      I1 => i_0_i_reg_517(3),
      I2 => i_0_i_reg_517(0),
      I3 => i_0_i_reg_517(1),
      I4 => i_0_i_reg_517(2),
      I5 => i_0_i_reg_517(4),
      O => i_fu_635_p2(5)
    );
\i_reg_827[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => i_0_i_reg_517(6),
      I1 => \i_reg_827[6]_i_2_n_1\,
      I2 => i_0_i_reg_517(5),
      O => i_fu_635_p2(6)
    );
\i_reg_827[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => i_0_i_reg_517(4),
      I1 => i_0_i_reg_517(2),
      I2 => i_0_i_reg_517(1),
      I3 => i_0_i_reg_517(0),
      I4 => i_0_i_reg_517(3),
      O => \i_reg_827[6]_i_2_n_1\
    );
\i_reg_827_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => i_fu_635_p2(0),
      Q => i_reg_827(0),
      R => '0'
    );
\i_reg_827_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => i_fu_635_p2(1),
      Q => i_reg_827(1),
      R => '0'
    );
\i_reg_827_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => i_fu_635_p2(2),
      Q => i_reg_827(2),
      R => '0'
    );
\i_reg_827_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => i_fu_635_p2(3),
      Q => i_reg_827(3),
      R => '0'
    );
\i_reg_827_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => i_fu_635_p2(4),
      Q => i_reg_827(4),
      R => '0'
    );
\i_reg_827_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => i_fu_635_p2(5),
      Q => i_reg_827(5),
      R => '0'
    );
\i_reg_827_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => i_fu_635_p2(6),
      Q => i_reg_827(6),
      R => '0'
    );
\icmp_ln41_reg_681[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0006FFFF00060000"
    )
        port map (
      I0 => up(0),
      I1 => up(1),
      I2 => up(2),
      I3 => up(3),
      I4 => p_364_in,
      I5 => icmp_ln41_reg_681,
      O => up_0_sn_1
    );
\icmp_ln67_reg_689[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"737F4040"
    )
        port map (
      I0 => up(1),
      I1 => p_364_in,
      I2 => up(2),
      I3 => up(3),
      I4 => icmp_ln67_reg_689,
      O => \up[1]_0\
    );
\icmp_ln80_reg_693[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2E0AAAAA"
    )
        port map (
      I0 => icmp_ln80_reg_693,
      I1 => up(1),
      I2 => up(3),
      I3 => up(2),
      I4 => p_364_in,
      O => \icmp_ln80_reg_693_reg[0]\
    );
\j_0_i_reg_528[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => j_0_i_reg_528_reg(0),
      O => j_1_fu_677_p2(0)
    );
\j_0_i_reg_528[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => j_0_i_reg_528_reg(0),
      I1 => j_0_i_reg_528_reg(1),
      O => j_1_fu_677_p2(1)
    );
\j_0_i_reg_528[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => j_0_i_reg_528_reg(2),
      I1 => j_0_i_reg_528_reg(1),
      I2 => j_0_i_reg_528_reg(0),
      O => j_1_fu_677_p2(2)
    );
\j_0_i_reg_528[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000200AAAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state17,
      I1 => j_0_i_reg_528_reg(1),
      I2 => j_0_i_reg_528_reg(0),
      I3 => j_0_i_reg_528_reg(3),
      I4 => j_0_i_reg_528_reg(2),
      I5 => ap_CS_fsm_state18,
      O => j_0_i_reg_528
    );
\j_0_i_reg_528[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA8A"
    )
        port map (
      I0 => ap_CS_fsm_state18,
      I1 => j_0_i_reg_528_reg(2),
      I2 => j_0_i_reg_528_reg(3),
      I3 => j_0_i_reg_528_reg(0),
      I4 => j_0_i_reg_528_reg(1),
      O => crc_fu_1381
    );
\j_0_i_reg_528[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => j_0_i_reg_528_reg(3),
      I1 => j_0_i_reg_528_reg(0),
      I2 => j_0_i_reg_528_reg(1),
      I3 => j_0_i_reg_528_reg(2),
      O => j_1_fu_677_p2(3)
    );
\j_0_i_reg_528_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => crc_fu_1381,
      D => j_1_fu_677_p2(0),
      Q => j_0_i_reg_528_reg(0),
      R => j_0_i_reg_528
    );
\j_0_i_reg_528_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => crc_fu_1381,
      D => j_1_fu_677_p2(1),
      Q => j_0_i_reg_528_reg(1),
      R => j_0_i_reg_528
    );
\j_0_i_reg_528_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => crc_fu_1381,
      D => j_1_fu_677_p2(2),
      Q => j_0_i_reg_528_reg(2),
      R => j_0_i_reg_528
    );
\j_0_i_reg_528_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => crc_fu_1381,
      D => j_1_fu_677_p2(3),
      Q => j_0_i_reg_528_reg(3),
      R => j_0_i_reg_528
    );
\j_0_reg_505[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state13,
      I1 => ap_CS_fsm_state15,
      O => j_0_reg_505
    );
\j_0_reg_505_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => j_reg_806(0),
      Q => grp_compose_mac_frame_fu_303_data_address0(0),
      R => j_0_reg_505
    );
\j_0_reg_505_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => j_reg_806(1),
      Q => grp_compose_mac_frame_fu_303_data_address0(1),
      R => j_0_reg_505
    );
\j_0_reg_505_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => j_reg_806(2),
      Q => grp_compose_mac_frame_fu_303_data_address0(2),
      R => j_0_reg_505
    );
\j_0_reg_505_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => j_reg_806(3),
      Q => grp_compose_mac_frame_fu_303_data_address0(3),
      R => j_0_reg_505
    );
\j_0_reg_505_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => j_reg_806(4),
      Q => grp_compose_mac_frame_fu_303_data_address0(4),
      R => j_0_reg_505
    );
\j_0_reg_505_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => j_reg_806(5),
      Q => grp_compose_mac_frame_fu_303_data_address0(5),
      R => j_0_reg_505
    );
\j_0_reg_505_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => j_reg_806(6),
      Q => grp_compose_mac_frame_fu_303_data_address0(6),
      R => j_0_reg_505
    );
\j_reg_806[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => grp_compose_mac_frame_fu_303_data_address0(0),
      O => j_fu_602_p2(0)
    );
\j_reg_806[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_compose_mac_frame_fu_303_data_address0(1),
      I1 => grp_compose_mac_frame_fu_303_data_address0(0),
      O => j_fu_602_p2(1)
    );
\j_reg_806[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => grp_compose_mac_frame_fu_303_data_address0(2),
      I1 => grp_compose_mac_frame_fu_303_data_address0(0),
      I2 => grp_compose_mac_frame_fu_303_data_address0(1),
      O => j_fu_602_p2(2)
    );
\j_reg_806[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => grp_compose_mac_frame_fu_303_data_address0(3),
      I1 => grp_compose_mac_frame_fu_303_data_address0(1),
      I2 => grp_compose_mac_frame_fu_303_data_address0(0),
      I3 => grp_compose_mac_frame_fu_303_data_address0(2),
      O => j_fu_602_p2(3)
    );
\j_reg_806[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => grp_compose_mac_frame_fu_303_data_address0(4),
      I1 => grp_compose_mac_frame_fu_303_data_address0(3),
      I2 => grp_compose_mac_frame_fu_303_data_address0(2),
      I3 => grp_compose_mac_frame_fu_303_data_address0(0),
      I4 => grp_compose_mac_frame_fu_303_data_address0(1),
      O => j_fu_602_p2(4)
    );
\j_reg_806[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => grp_compose_mac_frame_fu_303_data_address0(5),
      I1 => grp_compose_mac_frame_fu_303_data_address0(4),
      I2 => grp_compose_mac_frame_fu_303_data_address0(1),
      I3 => grp_compose_mac_frame_fu_303_data_address0(0),
      I4 => grp_compose_mac_frame_fu_303_data_address0(2),
      I5 => grp_compose_mac_frame_fu_303_data_address0(3),
      O => j_fu_602_p2(5)
    );
\j_reg_806[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => grp_compose_mac_frame_fu_303_data_address0(6),
      I1 => \j_reg_806[6]_i_2_n_1\,
      I2 => grp_compose_mac_frame_fu_303_data_address0(5),
      O => j_fu_602_p2(6)
    );
\j_reg_806[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => grp_compose_mac_frame_fu_303_data_address0(3),
      I1 => grp_compose_mac_frame_fu_303_data_address0(2),
      I2 => grp_compose_mac_frame_fu_303_data_address0(0),
      I3 => grp_compose_mac_frame_fu_303_data_address0(1),
      I4 => grp_compose_mac_frame_fu_303_data_address0(4),
      O => \j_reg_806[6]_i_2_n_1\
    );
\j_reg_806_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_compose_mac_frame_fu_303_data_ce0,
      D => j_fu_602_p2(0),
      Q => j_reg_806(0),
      R => '0'
    );
\j_reg_806_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_compose_mac_frame_fu_303_data_ce0,
      D => j_fu_602_p2(1),
      Q => j_reg_806(1),
      R => '0'
    );
\j_reg_806_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_compose_mac_frame_fu_303_data_ce0,
      D => j_fu_602_p2(2),
      Q => j_reg_806(2),
      R => '0'
    );
\j_reg_806_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_compose_mac_frame_fu_303_data_ce0,
      D => j_fu_602_p2(3),
      Q => j_reg_806(3),
      R => '0'
    );
\j_reg_806_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_compose_mac_frame_fu_303_data_ce0,
      D => j_fu_602_p2(4),
      Q => j_reg_806(4),
      R => '0'
    );
\j_reg_806_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_compose_mac_frame_fu_303_data_ce0,
      D => j_fu_602_p2(5),
      Q => j_reg_806(5),
      R => '0'
    );
\j_reg_806_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_compose_mac_frame_fu_303_data_ce0,
      D => j_fu_602_p2(6),
      Q => j_reg_806(6),
      R => '0'
    );
\k_0_reg_539[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008C338C"
    )
        port map (
      I0 => zext_ln74_1_fu_744_p1(4),
      I1 => ap_CS_fsm_state19,
      I2 => \k_0_reg_539_reg_n_1_[2]\,
      I3 => zext_ln74_1_fu_744_p1(3),
      I4 => ap_NS_fsm10_out,
      O => \k_0_reg_539[0]_i_1_n_1\
    );
\k_0_reg_539[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"486A"
    )
        port map (
      I0 => zext_ln74_1_fu_744_p1(4),
      I1 => ap_CS_fsm_state19,
      I2 => zext_ln74_1_fu_744_p1(3),
      I3 => ap_NS_fsm10_out,
      O => \k_0_reg_539[1]_i_1_n_1\
    );
\k_0_reg_539[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"488078F0"
    )
        port map (
      I0 => zext_ln74_1_fu_744_p1(4),
      I1 => ap_CS_fsm_state19,
      I2 => \k_0_reg_539_reg_n_1_[2]\,
      I3 => zext_ln74_1_fu_744_p1(3),
      I4 => ap_NS_fsm10_out,
      O => \k_0_reg_539[2]_i_1_n_1\
    );
\k_0_reg_539_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \k_0_reg_539[0]_i_1_n_1\,
      Q => zext_ln74_1_fu_744_p1(3),
      R => '0'
    );
\k_0_reg_539_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \k_0_reg_539[1]_i_1_n_1\,
      Q => zext_ln74_1_fu_744_p1(4),
      R => '0'
    );
\k_0_reg_539_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \k_0_reg_539[2]_i_1_n_1\,
      Q => \k_0_reg_539_reg_n_1_[2]\,
      R => '0'
    );
\q0[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => grp_compose_mac_frame_fu_303_data_ce0,
      O => E(0)
    );
\q0[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q0_reg[7]\(6),
      I1 => Q(1),
      I2 => grp_compose_mac_frame_fu_303_data_address0(6),
      O => llc_data_address0(6)
    );
ram_reg_0_63_0_0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q0_reg[7]\(0),
      I1 => Q(1),
      I2 => grp_compose_mac_frame_fu_303_data_address0(0),
      O => llc_data_address0(0)
    );
ram_reg_0_63_0_0_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q0_reg[7]\(1),
      I1 => Q(1),
      I2 => grp_compose_mac_frame_fu_303_data_address0(1),
      O => llc_data_address0(1)
    );
ram_reg_0_63_0_0_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q0_reg[7]\(2),
      I1 => Q(1),
      I2 => grp_compose_mac_frame_fu_303_data_address0(2),
      O => llc_data_address0(2)
    );
ram_reg_0_63_0_0_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q0_reg[7]\(3),
      I1 => Q(1),
      I2 => grp_compose_mac_frame_fu_303_data_address0(3),
      O => llc_data_address0(3)
    );
ram_reg_0_63_0_0_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q0_reg[7]\(4),
      I1 => Q(1),
      I2 => grp_compose_mac_frame_fu_303_data_address0(4),
      O => llc_data_address0(4)
    );
ram_reg_0_63_0_0_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q0_reg[7]\(5),
      I1 => Q(1),
      I2 => grp_compose_mac_frame_fu_303_data_address0(5),
      O => llc_data_address0(5)
    );
ram_reg_i_100: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDFFFDDFFDF"
    )
        port map (
      I0 => \ram_reg_i_112__0_n_1\,
      I1 => ap_CS_fsm_state19,
      I2 => source_addr_mac_q0(4),
      I3 => ap_CS_fsm_state15,
      I4 => \ram_reg_i_37__0_n_1\,
      I5 => q0(4),
      O => ram_reg_i_100_n_1
    );
ram_reg_i_101: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => ap_CS_fsm_state10,
      I1 => ap_CS_fsm_state15,
      I2 => ap_CS_fsm_state13,
      I3 => \^ap_cs_fsm_reg[11]_0\(0),
      I4 => ap_CS_fsm_state11,
      O => ram_reg_i_101_n_1
    );
\ram_reg_i_102__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \ram_reg_i_69__0_n_1\,
      I1 => ap_CS_fsm_state9,
      I2 => \ram_reg_i_60__0_0\(11),
      I3 => \ram_reg_i_53__0_n_1\,
      O => \ram_reg_i_102__0_n_1\
    );
\ram_reg_i_103__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5444545554445444"
    )
        port map (
      I0 => ap_CS_fsm_state19,
      I1 => ram_reg_i_101_n_1,
      I2 => q0(2),
      I3 => ap_CS_fsm_state15,
      I4 => \ram_reg_i_37__0_n_1\,
      I5 => source_addr_mac_q0(2),
      O => \ram_reg_i_103__0_n_1\
    );
\ram_reg_i_104__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \ram_reg_i_69__0_n_1\,
      I1 => ap_CS_fsm_state9,
      I2 => \ram_reg_i_60__0_0\(9),
      I3 => \ram_reg_i_53__0_n_1\,
      O => \ram_reg_i_104__0_n_1\
    );
\ram_reg_i_105__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => ap_CS_fsm_state4,
      I2 => ap_CS_fsm_state6,
      I3 => ap_CS_fsm_state7,
      I4 => ap_CS_fsm_state5,
      O => \ram_reg_i_105__0_n_1\
    );
\ram_reg_i_111__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state13,
      I1 => \^ap_cs_fsm_reg[11]_0\(0),
      O => \ram_reg_i_111__0_n_1\
    );
\ram_reg_i_112__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[11]_0\(0),
      I1 => ap_CS_fsm_state11,
      I2 => ap_CS_fsm_state10,
      I3 => ap_CS_fsm_state13,
      I4 => ap_CS_fsm_state15,
      O => \ram_reg_i_112__0_n_1\
    );
ram_reg_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55C0FFFF55C00000"
    )
        port map (
      I0 => zext_ln74_1_fu_744_p1(3),
      I1 => grp_compose_mac_frame_fu_303_data_address0(0),
      I2 => ap_CS_fsm_state15,
      I3 => ap_CS_fsm_state19,
      I4 => Q(2),
      I5 => ram_reg_2,
      O => ADDRBWRADDR(0)
    );
ram_reg_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5FFD500"
    )
        port map (
      I0 => \ram_reg_i_53__0_n_1\,
      I1 => \ram_reg_i_60__0_0\(7),
      I2 => ap_CS_fsm_state9,
      I3 => \ram_reg_i_37__0_n_1\,
      I4 => source_addr_mac_q1(7),
      O => DIADI(7)
    );
ram_reg_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5FFD500"
    )
        port map (
      I0 => \ram_reg_i_53__0_n_1\,
      I1 => \ram_reg_i_60__0_0\(6),
      I2 => ap_CS_fsm_state9,
      I3 => \ram_reg_i_37__0_n_1\,
      I4 => source_addr_mac_q1(6),
      O => DIADI(6)
    );
ram_reg_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5FFD500"
    )
        port map (
      I0 => \ram_reg_i_53__0_n_1\,
      I1 => \ram_reg_i_60__0_0\(5),
      I2 => ap_CS_fsm_state9,
      I3 => \ram_reg_i_37__0_n_1\,
      I4 => source_addr_mac_q1(5),
      O => DIADI(5)
    );
\ram_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^mac_data_we1\,
      I1 => Q(2),
      I2 => ap_CS_fsm_state16,
      O => mac_data_ce1
    );
ram_reg_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5FFD500"
    )
        port map (
      I0 => \ram_reg_i_53__0_n_1\,
      I1 => \ram_reg_i_60__0_0\(4),
      I2 => ap_CS_fsm_state9,
      I3 => \ram_reg_i_37__0_n_1\,
      I4 => source_addr_mac_q1(4),
      O => DIADI(4)
    );
\ram_reg_i_21__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5FFD500"
    )
        port map (
      I0 => \ram_reg_i_53__0_n_1\,
      I1 => \ram_reg_i_60__0_0\(3),
      I2 => ap_CS_fsm_state9,
      I3 => \ram_reg_i_37__0_n_1\,
      I4 => source_addr_mac_q1(3),
      O => DIADI(3)
    );
ram_reg_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5FFD500"
    )
        port map (
      I0 => \ram_reg_i_53__0_n_1\,
      I1 => \ram_reg_i_60__0_0\(2),
      I2 => ap_CS_fsm_state9,
      I3 => \ram_reg_i_37__0_n_1\,
      I4 => source_addr_mac_q1(2),
      O => DIADI(2)
    );
ram_reg_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5FFD500"
    )
        port map (
      I0 => \ram_reg_i_53__0_n_1\,
      I1 => \ram_reg_i_60__0_0\(1),
      I2 => ap_CS_fsm_state9,
      I3 => \ram_reg_i_37__0_n_1\,
      I4 => source_addr_mac_q1(1),
      O => DIADI(1)
    );
ram_reg_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5FFD500"
    )
        port map (
      I0 => \ram_reg_i_53__0_n_1\,
      I1 => ap_CS_fsm_state9,
      I2 => \ram_reg_i_60__0_0\(0),
      I3 => \ram_reg_i_37__0_n_1\,
      I4 => source_addr_mac_q1(0),
      O => DIADI(0)
    );
\ram_reg_i_25__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABABFF00"
    )
        port map (
      I0 => ram_reg_i_54_n_1,
      I1 => \ram_reg_i_55__0_n_1\,
      I2 => \ram_reg_i_53__0_n_1\,
      I3 => mac_frame_d0(7),
      I4 => Q(2),
      O => DIBDI(7)
    );
ram_reg_i_26: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03AAFFAA"
    )
        port map (
      I0 => mac_frame_d0(6),
      I1 => \ram_reg_i_55__0_n_1\,
      I2 => \ram_reg_i_53__0_n_1\,
      I3 => Q(2),
      I4 => \ram_reg_i_56__0_n_1\,
      O => DIBDI(6)
    );
\ram_reg_i_27__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03AAFFAA"
    )
        port map (
      I0 => mac_frame_d0(5),
      I1 => \ram_reg_i_55__0_n_1\,
      I2 => \ram_reg_i_53__0_n_1\,
      I3 => Q(2),
      I4 => \ram_reg_i_57__0_n_1\,
      O => DIBDI(5)
    );
\ram_reg_i_28__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FFF800"
    )
        port map (
      I0 => ap_CS_fsm_state19,
      I1 => \ram_reg_i_58__0_n_1\,
      I2 => \ram_reg_i_59__0_n_1\,
      I3 => Q(2),
      I4 => mac_frame_d0(4),
      O => DIBDI(4)
    );
ram_reg_i_29: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5FFD500"
    )
        port map (
      I0 => \ram_reg_i_60__0_n_1\,
      I1 => ram_reg_i_61_n_1,
      I2 => ap_CS_fsm_state19,
      I3 => Q(2),
      I4 => mac_frame_d0(3),
      O => DIBDI(3)
    );
\ram_reg_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFEAE"
    )
        port map (
      I0 => \^mac_data_we1\,
      I1 => ram_reg_1,
      I2 => Q(2),
      I3 => ap_CS_fsm_state15,
      I4 => ap_CS_fsm_state19,
      O => mac_data_ce0
    );
ram_reg_i_30: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8F00"
    )
        port map (
      I0 => \ram_reg_i_62__0_n_1\,
      I1 => ap_CS_fsm_state19,
      I2 => \ram_reg_i_63__0_n_1\,
      I3 => Q(2),
      I4 => mac_frame_d0(2),
      O => DIBDI(2)
    );
ram_reg_i_31: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5FFD500"
    )
        port map (
      I0 => ram_reg_i_64_n_1,
      I1 => \ram_reg_i_65__0_n_1\,
      I2 => ap_CS_fsm_state19,
      I3 => Q(2),
      I4 => mac_frame_d0(1),
      O => DIBDI(1)
    );
ram_reg_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ECEFFFFFECEF0000"
    )
        port map (
      I0 => \ram_reg_i_66__0_n_1\,
      I1 => \ram_reg_i_67__0_n_1\,
      I2 => ap_CS_fsm_state19,
      I3 => \ram_reg_i_68__0_n_1\,
      I4 => Q(2),
      I5 => mac_frame_d0(0),
      O => DIBDI(0)
    );
\ram_reg_i_33__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A888AAAA"
    )
        port map (
      I0 => Q(2),
      I1 => \ram_reg_i_69__0_n_1\,
      I2 => grp_compose_mac_frame_fu_303_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_1_[0]\,
      I4 => \ram_reg_i_70__0_n_1\,
      O => \^mac_data_we1\
    );
\ram_reg_i_34__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBAFFBAFFBAAABA"
    )
        port map (
      I0 => \^mac_data_we1\,
      I1 => ram_reg,
      I2 => ram_reg_0,
      I3 => Q(2),
      I4 => k_0_reg_5390,
      I5 => ap_CS_fsm_state15,
      O => WEBWE(0)
    );
ram_reg_i_36: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => ap_CS_fsm_state6,
      I2 => ap_CS_fsm_state9,
      I3 => ap_CS_fsm_state8,
      I4 => ap_CS_fsm_state10,
      O => ram_reg_i_36_n_1
    );
\ram_reg_i_37__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => ap_CS_fsm_state11,
      I1 => \^ap_cs_fsm_reg[11]_0\(0),
      I2 => ap_CS_fsm_state13,
      O => \ram_reg_i_37__0_n_1\
    );
\ram_reg_i_38__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAABAAABAAABAB"
    )
        port map (
      I0 => ap_CS_fsm_state10,
      I1 => ap_CS_fsm_state9,
      I2 => ap_CS_fsm_state8,
      I3 => \ram_reg_i_74__0_n_1\,
      I4 => ap_CS_fsm_state3,
      I5 => ap_CS_fsm_state4,
      O => \ram_reg_i_38__0_n_1\
    );
ram_reg_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0FFF0F1"
    )
        port map (
      I0 => \ram_reg_i_75__0_n_1\,
      I1 => \ram_reg_i_74__0_n_1\,
      I2 => ap_CS_fsm_state9,
      I3 => ap_CS_fsm_state8,
      I4 => ap_CS_fsm_state7,
      I5 => ap_CS_fsm_state10,
      O => ram_reg_i_39_n_1
    );
\ram_reg_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state16,
      I1 => i_0_i_reg_517(6),
      O => ADDRARDADDR(6)
    );
\ram_reg_i_41__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555CF300000"
    )
        port map (
      I0 => \k_0_reg_539_reg_n_1_[2]\,
      I1 => \ram_reg_i_78__0_n_1\,
      I2 => grp_compose_mac_frame_fu_303_data_address0(5),
      I3 => grp_compose_mac_frame_fu_303_data_address0(6),
      I4 => ap_CS_fsm_state15,
      I5 => ap_CS_fsm_state19,
      O => \k_0_reg_539_reg[2]_3\
    );
ram_reg_i_43: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555C300"
    )
        port map (
      I0 => \k_0_reg_539_reg_n_1_[2]\,
      I1 => \ram_reg_i_78__0_n_1\,
      I2 => grp_compose_mac_frame_fu_303_data_address0(5),
      I3 => ap_CS_fsm_state15,
      I4 => ap_CS_fsm_state19,
      O => \k_0_reg_539_reg[2]_2\
    );
ram_reg_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EECCEEFCEECCEECC"
    )
        port map (
      I0 => \k_0_reg_539_reg_n_1_[2]\,
      I1 => ram_reg_i_82_n_1,
      I2 => \ram_reg_i_37__0_n_1\,
      I3 => ap_CS_fsm_state19,
      I4 => ap_CS_fsm_state15,
      I5 => ram_reg_i_36_n_1,
      O => \k_0_reg_539_reg[2]_1\
    );
\ram_reg_i_47__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFACCFF000A0000"
    )
        port map (
      I0 => \ram_reg_i_85__0_n_1\,
      I1 => \k_0_reg_539_reg_n_1_[2]\,
      I2 => ap_CS_fsm_state15,
      I3 => ap_CS_fsm_state19,
      I4 => \ram_reg_i_37__0_n_1\,
      I5 => \ram_reg_i_86__0_n_1\,
      O => \k_0_reg_539_reg[2]_0\
    );
\ram_reg_i_49__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555555D"
    )
        port map (
      I0 => \ram_reg_i_88__0_n_1\,
      I1 => \ram_reg_i_37__0_n_1\,
      I2 => ap_CS_fsm_state19,
      I3 => ap_CS_fsm_state15,
      I4 => \ram_reg_i_38__0_n_1\,
      O => \ap_CS_fsm_reg[18]_0\
    );
\ram_reg_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state16,
      I1 => i_0_i_reg_517(5),
      O => ADDRARDADDR(5)
    );
ram_reg_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCFCFCCCCCFCEC"
    )
        port map (
      I0 => ram_reg_i_39_n_1,
      I1 => ram_reg_i_91_n_1,
      I2 => ram_reg_i_92_n_1,
      I3 => ap_CS_fsm_state11,
      I4 => \^ap_cs_fsm_reg[11]_0\(0),
      I5 => ap_CS_fsm_state13,
      O => \ap_CS_fsm_reg[10]_0\
    );
\ram_reg_i_53__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => ap_CS_fsm_state8,
      I2 => ap_CS_fsm_state3,
      I3 => ap_CS_fsm_state4,
      I4 => \ram_reg_i_74__0_n_1\,
      O => \ram_reg_i_53__0_n_1\
    );
ram_reg_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => ram_reg_i_95_n_1,
      I1 => ap_CS_fsm_state19,
      I2 => q0(7),
      I3 => ap_CS_fsm_state15,
      I4 => \ram_reg_i_37__0_n_1\,
      I5 => source_addr_mac_q0(7),
      O => ram_reg_i_54_n_1
    );
\ram_reg_i_55__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => ap_CS_fsm_state19,
      I1 => ap_CS_fsm_state15,
      I2 => ap_CS_fsm_state13,
      I3 => ap_CS_fsm_state10,
      I4 => ap_CS_fsm_state11,
      I5 => \^ap_cs_fsm_reg[11]_0\(0),
      O => \ram_reg_i_55__0_n_1\
    );
\ram_reg_i_56__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_96__0_n_1\,
      I1 => ram_reg_i_97_n_1,
      O => \ram_reg_i_56__0_n_1\,
      S => ap_CS_fsm_state19
    );
\ram_reg_i_57__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_98__0_n_1\,
      I1 => \ram_reg_i_99__0_n_1\,
      O => \ram_reg_i_57__0_n_1\,
      S => ap_CS_fsm_state19
    );
\ram_reg_i_58__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => crc_1_reg_837(28),
      I1 => crc_1_reg_837(12),
      I2 => zext_ln74_1_fu_744_p1(3),
      I3 => crc_1_reg_837(20),
      I4 => zext_ln74_1_fu_744_p1(4),
      I5 => crc_1_reg_837(4),
      O => \ram_reg_i_58__0_n_1\
    );
\ram_reg_i_59__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4545FF454545FFFF"
    )
        port map (
      I0 => ram_reg_i_100_n_1,
      I1 => up(0),
      I2 => ram_reg_i_101_n_1,
      I3 => \ram_reg_i_70__0_n_1\,
      I4 => \ram_reg_i_55__0_n_1\,
      I5 => \ram_reg_i_53__0_n_1\,
      O => \ram_reg_i_59__0_n_1\
    );
\ram_reg_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0003AAAA0000"
    )
        port map (
      I0 => i_0_i_reg_517(4),
      I1 => ap_CS_fsm_state13,
      I2 => \^ap_cs_fsm_reg[11]_0\(0),
      I3 => ap_CS_fsm_state11,
      I4 => ap_CS_fsm_state16,
      I5 => ram_reg_i_36_n_1,
      O => ADDRARDADDR(4)
    );
\ram_reg_i_60__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00B0FFB0"
    )
        port map (
      I0 => \ram_reg_i_37__0_n_1\,
      I1 => source_addr_mac_q0(3),
      I2 => \ram_reg_i_102__0_n_1\,
      I3 => ap_CS_fsm_state15,
      I4 => q0(3),
      I5 => ap_CS_fsm_state19,
      O => \ram_reg_i_60__0_n_1\
    );
ram_reg_i_61: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => crc_1_reg_837(27),
      I1 => crc_1_reg_837(11),
      I2 => zext_ln74_1_fu_744_p1(3),
      I3 => crc_1_reg_837(19),
      I4 => zext_ln74_1_fu_744_p1(4),
      I5 => crc_1_reg_837(3),
      O => ram_reg_i_61_n_1
    );
\ram_reg_i_62__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => crc_1_reg_837(26),
      I1 => crc_1_reg_837(10),
      I2 => zext_ln74_1_fu_744_p1(3),
      I3 => crc_1_reg_837(18),
      I4 => zext_ln74_1_fu_744_p1(4),
      I5 => crc_1_reg_837(2),
      O => \ram_reg_i_62__0_n_1\
    );
\ram_reg_i_63__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55550444"
    )
        port map (
      I0 => \ram_reg_i_103__0_n_1\,
      I1 => \ram_reg_i_53__0_n_1\,
      I2 => \ram_reg_i_60__0_0\(10),
      I3 => ap_CS_fsm_state9,
      I4 => \ram_reg_i_55__0_n_1\,
      O => \ram_reg_i_63__0_n_1\
    );
ram_reg_i_64: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00B0FFB0"
    )
        port map (
      I0 => \ram_reg_i_37__0_n_1\,
      I1 => source_addr_mac_q0(1),
      I2 => \ram_reg_i_104__0_n_1\,
      I3 => ap_CS_fsm_state15,
      I4 => q0(1),
      I5 => ap_CS_fsm_state19,
      O => ram_reg_i_64_n_1
    );
\ram_reg_i_65__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => crc_1_reg_837(25),
      I1 => crc_1_reg_837(9),
      I2 => zext_ln74_1_fu_744_p1(3),
      I3 => crc_1_reg_837(17),
      I4 => zext_ln74_1_fu_744_p1(4),
      I5 => crc_1_reg_837(1),
      O => \ram_reg_i_65__0_n_1\
    );
\ram_reg_i_66__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => crc_1_reg_837(24),
      I1 => crc_1_reg_837(8),
      I2 => zext_ln74_1_fu_744_p1(3),
      I3 => crc_1_reg_837(16),
      I4 => zext_ln74_1_fu_744_p1(4),
      I5 => crc_1_reg_837(0),
      O => \ram_reg_i_66__0_n_1\
    );
\ram_reg_i_67__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FDFF0D0F"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => ap_CS_fsm_state8,
      I2 => ap_CS_fsm_state9,
      I3 => \ram_reg_i_105__0_n_1\,
      I4 => \ram_reg_i_60__0_0\(8),
      I5 => \ram_reg_i_55__0_n_1\,
      O => \ram_reg_i_67__0_n_1\
    );
\ram_reg_i_68__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444777777777"
    )
        port map (
      I0 => q0(0),
      I1 => ap_CS_fsm_state15,
      I2 => ap_CS_fsm_state13,
      I3 => \^ap_cs_fsm_reg[11]_0\(0),
      I4 => ap_CS_fsm_state11,
      I5 => source_addr_mac_q0(0),
      O => \ram_reg_i_68__0_n_1\
    );
\ram_reg_i_69__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_state13,
      I1 => \^ap_cs_fsm_reg[11]_0\(0),
      I2 => ap_CS_fsm_state11,
      I3 => ap_CS_fsm_state10,
      O => \ram_reg_i_69__0_n_1\
    );
\ram_reg_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000DFDDDFDD"
    )
        port map (
      I0 => \ram_reg_i_37__0_n_1\,
      I1 => ap_CS_fsm_state10,
      I2 => ram_reg_i_36_n_1,
      I3 => ap_CS_fsm_state5,
      I4 => i_0_i_reg_517(3),
      I5 => ap_CS_fsm_state16,
      O => ADDRARDADDR(3)
    );
\ram_reg_i_70__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ram_reg_i_74__0_n_1\,
      I1 => ap_CS_fsm_state4,
      I2 => ap_CS_fsm_state3,
      I3 => ap_CS_fsm_state9,
      I4 => ap_CS_fsm_state8,
      I5 => ap_CS_fsm_state2,
      O => \ram_reg_i_70__0_n_1\
    );
ram_reg_i_72: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC8C"
    )
        port map (
      I0 => zext_ln74_1_fu_744_p1(4),
      I1 => ap_CS_fsm_state19,
      I2 => \k_0_reg_539_reg_n_1_[2]\,
      I3 => zext_ln74_1_fu_744_p1(3),
      O => k_0_reg_5390
    );
\ram_reg_i_74__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => ap_CS_fsm_state7,
      I2 => ap_CS_fsm_state6,
      O => \ram_reg_i_74__0_n_1\
    );
\ram_reg_i_75__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => ap_CS_fsm_state3,
      I2 => ap_CS_fsm_state4,
      O => \ram_reg_i_75__0_n_1\
    );
\ram_reg_i_78__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0007"
    )
        port map (
      I0 => grp_compose_mac_frame_fu_303_data_address0(1),
      I1 => grp_compose_mac_frame_fu_303_data_address0(2),
      I2 => grp_compose_mac_frame_fu_303_data_address0(3),
      I3 => grp_compose_mac_frame_fu_303_data_address0(4),
      O => \ram_reg_i_78__0_n_1\
    );
\ram_reg_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF10000FFF1"
    )
        port map (
      I0 => \ram_reg_i_38__0_n_1\,
      I1 => ap_CS_fsm_state11,
      I2 => \^ap_cs_fsm_reg[11]_0\(0),
      I3 => ap_CS_fsm_state13,
      I4 => ap_CS_fsm_state16,
      I5 => i_0_i_reg_517(2),
      O => ADDRARDADDR(2)
    );
ram_reg_i_82: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440404000040404"
    )
        port map (
      I0 => ap_CS_fsm_state19,
      I1 => ap_CS_fsm_state15,
      I2 => grp_compose_mac_frame_fu_303_data_address0(3),
      I3 => grp_compose_mac_frame_fu_303_data_address0(2),
      I4 => grp_compose_mac_frame_fu_303_data_address0(1),
      I5 => grp_compose_mac_frame_fu_303_data_address0(4),
      O => ram_reg_i_82_n_1
    );
\ram_reg_i_85__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0001FFFF0000"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => ap_CS_fsm_state6,
      I2 => ap_CS_fsm_state9,
      I3 => ap_CS_fsm_state8,
      I4 => ap_CS_fsm_state10,
      I5 => ap_CS_fsm_state5,
      O => \ram_reg_i_85__0_n_1\
    );
\ram_reg_i_86__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBBBFFF"
    )
        port map (
      I0 => ap_CS_fsm_state19,
      I1 => ap_CS_fsm_state15,
      I2 => grp_compose_mac_frame_fu_303_data_address0(1),
      I3 => grp_compose_mac_frame_fu_303_data_address0(2),
      I4 => grp_compose_mac_frame_fu_303_data_address0(3),
      O => \ram_reg_i_86__0_n_1\
    );
\ram_reg_i_88__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0099000FFF99FF0F"
    )
        port map (
      I0 => grp_compose_mac_frame_fu_303_data_address0(1),
      I1 => grp_compose_mac_frame_fu_303_data_address0(2),
      I2 => \ram_reg_i_111__0_n_1\,
      I3 => ap_CS_fsm_state19,
      I4 => ap_CS_fsm_state15,
      I5 => \k_0_reg_539_reg_n_1_[2]\,
      O => \ram_reg_i_88__0_n_1\
    );
\ram_reg_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCCFE33330032"
    )
        port map (
      I0 => ram_reg_i_39_n_1,
      I1 => ap_CS_fsm_state16,
      I2 => ap_CS_fsm_state11,
      I3 => \^ap_cs_fsm_reg[11]_0\(0),
      I4 => ap_CS_fsm_state13,
      I5 => i_0_i_reg_517(1),
      O => ADDRARDADDR(1)
    );
ram_reg_i_91: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04F4"
    )
        port map (
      I0 => grp_compose_mac_frame_fu_303_data_address0(1),
      I1 => ap_CS_fsm_state15,
      I2 => ap_CS_fsm_state19,
      I3 => zext_ln74_1_fu_744_p1(4),
      O => ram_reg_i_91_n_1
    );
ram_reg_i_92: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_CS_fsm_state15,
      I1 => ap_CS_fsm_state19,
      O => ram_reg_i_92_n_1
    );
ram_reg_i_95: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => crc_1_reg_837(31),
      I1 => crc_1_reg_837(15),
      I2 => zext_ln74_1_fu_744_p1(3),
      I3 => crc_1_reg_837(23),
      I4 => zext_ln74_1_fu_744_p1(4),
      I5 => crc_1_reg_837(7),
      O => ram_reg_i_95_n_1
    );
\ram_reg_i_96__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000707777777077"
    )
        port map (
      I0 => ram_reg_i_101_n_1,
      I1 => up(2),
      I2 => \ram_reg_i_37__0_n_1\,
      I3 => source_addr_mac_q0(6),
      I4 => ap_CS_fsm_state15,
      I5 => q0(6),
      O => \ram_reg_i_96__0_n_1\
    );
ram_reg_i_97: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => crc_1_reg_837(30),
      I1 => crc_1_reg_837(14),
      I2 => zext_ln74_1_fu_744_p1(3),
      I3 => crc_1_reg_837(22),
      I4 => zext_ln74_1_fu_744_p1(4),
      I5 => crc_1_reg_837(6),
      O => ram_reg_i_97_n_1
    );
\ram_reg_i_98__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000707777777077"
    )
        port map (
      I0 => ram_reg_i_101_n_1,
      I1 => up(1),
      I2 => \ram_reg_i_37__0_n_1\,
      I3 => source_addr_mac_q0(5),
      I4 => ap_CS_fsm_state15,
      I5 => q0(5),
      O => \ram_reg_i_98__0_n_1\
    );
\ram_reg_i_99__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => crc_1_reg_837(29),
      I1 => crc_1_reg_837(13),
      I2 => zext_ln74_1_fu_744_p1(3),
      I3 => crc_1_reg_837(21),
      I4 => zext_ln74_1_fu_744_p1(4),
      I5 => crc_1_reg_837(5),
      O => \ram_reg_i_99__0_n_1\
    );
\ram_reg_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => i_0_i_reg_517(0),
      I1 => ap_CS_fsm_state16,
      O => ADDRARDADDR(0)
    );
\source_addr_mac_address1[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state11,
      I1 => \^ap_cs_fsm_reg[11]_0\(0),
      O => source_addr_mac_address1(0)
    );
source_addr_mac_ce1_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFE00"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[11]_0\(0),
      I1 => ap_CS_fsm_state11,
      I2 => ap_CS_fsm_state10,
      I3 => source_addr_mac_ce0_0(1),
      I4 => source_addr_mac_ce0_0(0),
      O => source_addr_mac_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_enqueue_dequeue_fram is
  port (
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_start_tx_fu_117_ap_start_reg_reg : out STD_LOGIC;
    \available_spaces_vi_reg[0]\ : out STD_LOGIC;
    \available_spaces_be_reg[0]\ : out STD_LOGIC;
    \available_spaces_bk_reg[0]\ : out STD_LOGIC;
    \available_spaces_vo_reg[0]\ : out STD_LOGIC;
    grp_phy_txend_confirm_fu_292_frame_to_transfer_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \bk1_0_reg_340_reg[6]_0\ : out STD_LOGIC;
    \vo_0_reg_260_reg[6]_0\ : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \mul_ln153_reg_1226_reg[-1111111106]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \mul_ln127_reg_1242_reg[-1111111105]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_phy_txend_confirm_fu_292_edca_queues_ce0 : out STD_LOGIC;
    \mul_ln140_reg_1234_reg[-1111111106]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mul_ln140_reg_1234_reg[-1111111105]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \mul_ln153_reg_1226_reg[-1111111105]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[17]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[17]_1\ : out STD_LOGIC;
    \available_spaces_bk_reg[2]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_0\ : out STD_LOGIC;
    \available_spaces_bk_reg[1]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_6\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_7\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_8\ : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \available_spaces_vo_s_reg_1136_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_1\ : out STD_LOGIC;
    \available_spaces_vo_reg[2]\ : out STD_LOGIC;
    \write_pointer_vo_reg[1]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_2\ : out STD_LOGIC;
    \available_spaces_vi_s_reg_1125_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_3\ : out STD_LOGIC;
    \available_spaces_vi_reg[2]\ : out STD_LOGIC;
    \write_pointer_vi_reg[1]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_4\ : out STD_LOGIC;
    \available_spaces_be_reg[2]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_5\ : out STD_LOGIC;
    \available_spaces_be_s_reg_1114_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_6\ : out STD_LOGIC;
    \write_pointer_be_reg[1]\ : out STD_LOGIC;
    \available_spaces_bk_s_reg_1103_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_7\ : out STD_LOGIC;
    \write_pointer_bk_reg[1]\ : out STD_LOGIC;
    mac_frame_we0 : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_8\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_ready : out STD_LOGIC;
    grp_phy_txend_confirm_fu_292_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[13]_9\ : out STD_LOGIC;
    current_txop_holder_o : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \idle_waited_0_reg_107_reg[0]\ : out STD_LOGIC;
    \read_pointer_vi_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \read_pointer_vo_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \read_pointer_be_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \read_pointer_bk_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[13]_10\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_11\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_12\ : out STD_LOGIC;
    \ap_CS_fsm_reg[16]_0\ : out STD_LOGIC;
    add_ln368_reg_90 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    available_spaces_vo : in STD_LOGIC_VECTOR ( 2 downto 0 );
    available_spaces_vi : in STD_LOGIC_VECTOR ( 2 downto 0 );
    available_spaces_be : in STD_LOGIC_VECTOR ( 2 downto 0 );
    available_spaces_bk : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_enqueue_dequeue_fram_fu_44_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_start_tx_fu_117_ap_start_reg : in STD_LOGIC;
    ram_reg : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_i_37_0 : in STD_LOGIC;
    ram_reg_i_33_0 : in STD_LOGIC;
    ap_NS_fsm118_out : in STD_LOGIC;
    \available_spaces_bk_reg[2]_0\ : in STD_LOGIC;
    \available_spaces_bk_reg[2]_1\ : in STD_LOGIC;
    \available_spaces_bk_reg[1]_0\ : in STD_LOGIC;
    \read_pointer_bk_reg[1]\ : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    grp_initial_edca_process_fu_240_read_pointer_bk_o_ap_vld : in STD_LOGIC;
    \read_pointer_bk_load_reg_1191_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_initial_edca_process_fu_240_read_pointer_be_o_ap_vld : in STD_LOGIC;
    \read_pointer_be_reg[1]\ : in STD_LOGIC;
    \read_pointer_be_load_reg_1196_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \read_pointer_vi_reg[1]\ : in STD_LOGIC;
    \read_pointer_vi_reg[1]_0\ : in STD_LOGIC;
    \read_pointer_vi_load_reg_1201_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \read_pointer_vo_reg[0]_0\ : in STD_LOGIC;
    grp_initial_edca_process_fu_240_read_pointer_vo_o_ap_vld : in STD_LOGIC;
    \read_pointer_vo_load_reg_1206_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    grp_initial_edca_process_fu_240_available_spaces_vo_o : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_start_tx_fu_119_available_spaces_vo_o : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_initial_edca_process_fu_240_available_spaces_vo_o_ap_vld : in STD_LOGIC;
    write_pointer_vo : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \write_pointer_bk_reg[1]_0\ : in STD_LOGIC;
    grp_initial_edca_process_fu_240_write_pointer_vo_o : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_initial_edca_process_fu_240_available_spaces_vi_o : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_start_tx_fu_119_available_spaces_vi_o : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_initial_edca_process_fu_240_available_spaces_vi_o_ap_vld : in STD_LOGIC;
    write_pointer_vi : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_initial_edca_process_fu_240_write_pointer_vi_o : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_initial_edca_process_fu_240_available_spaces_be_o : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_start_tx_fu_119_available_spaces_be_o : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_initial_edca_process_fu_240_available_spaces_be_o_ap_vld : in STD_LOGIC;
    grp_initial_edca_process_fu_240_write_pointer_be_o : in STD_LOGIC_VECTOR ( 1 downto 0 );
    write_pointer_be : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_initial_edca_process_fu_240_available_spaces_bk_o : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_start_tx_fu_119_available_spaces_bk_o : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_initial_edca_process_fu_240_available_spaces_bk_o_ap_vld : in STD_LOGIC;
    grp_initial_edca_process_fu_240_write_pointer_bk_o : in STD_LOGIC_VECTOR ( 1 downto 0 );
    write_pointer_bk : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_initial_edca_process_fu_240_read_pointer_vo_o : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_6 : in STD_LOGIC;
    grp_initial_edca_process_fu_240_read_pointer_vi_o : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_initial_edca_process_fu_240_read_pointer_be_o : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_initial_edca_process_fu_240_read_pointer_bk_o : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mac_frame_we0_0 : in STD_LOGIC;
    mac_frame_we0_1 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    grp_initial_edca_process_fu_240_edca_queues_we0 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    grp_phy_txend_confirm_fu_292_ap_start_reg_reg_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    idle_waited_0_reg_107 : in STD_LOGIC;
    grp_phy_txend_confirm_fu_292_ap_start_reg : in STD_LOGIC;
    grp_phy_txend_confirm_fu_292_ap_start_reg0 : in STD_LOGIC;
    current_txop_holder_o_1_sp_1 : in STD_LOGIC;
    \current_txop_holder_o[2]\ : in STD_LOGIC;
    \current_txop_holder_o[1]_0\ : in STD_LOGIC;
    \available_spaces_vo_reg[2]_0\ : in STD_LOGIC;
    \available_spaces_vi_reg[2]_0\ : in STD_LOGIC;
    \available_spaces_be_reg[0]_0\ : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_enqueue_dequeue_fram;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_enqueue_dequeue_fram is
  signal \^o\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln58_reg_1322 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal add_ln71_reg_1304 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal add_ln84_reg_1286 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal add_ln97_reg_1268 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \ap_CS_fsm[10]_i_3__1_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[12]_i_1__3_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[12]_i_2__0_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[12]_i_3__0_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[14]_i_3__1_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[16]_i_3__1_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[17]_i_2__0_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[17]_i_4__0_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_2__2_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_1__4_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_2__0_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_1__3_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_2__0_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[8]_i_1__3_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[8]_i_2__0_n_1\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[13]_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[1]_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[3]_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[5]_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[7]_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state11 : STD_LOGIC;
  signal ap_CS_fsm_state12 : STD_LOGIC;
  signal ap_CS_fsm_state13 : STD_LOGIC;
  signal ap_CS_fsm_state14 : STD_LOGIC;
  signal ap_CS_fsm_state15 : STD_LOGIC;
  signal ap_CS_fsm_state16 : STD_LOGIC;
  signal ap_CS_fsm_state17 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal ap_NS_fsm145_out : STD_LOGIC;
  signal ap_NS_fsm150_out : STD_LOGIC;
  signal ap_NS_fsm155_out : STD_LOGIC;
  signal ap_NS_fsm161_out : STD_LOGIC;
  signal \^ap_ready\ : STD_LOGIC;
  signal \available_spaces_be[2]_i_7_n_1\ : STD_LOGIC;
  signal \available_spaces_be[2]_i_8_n_1\ : STD_LOGIC;
  signal \^available_spaces_be_reg[0]\ : STD_LOGIC;
  signal available_spaces_be_s_reg_1114 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \available_spaces_bk[1]_i_2_n_1\ : STD_LOGIC;
  signal \available_spaces_bk[2]_i_2_n_1\ : STD_LOGIC;
  signal \available_spaces_bk[2]_i_6_n_1\ : STD_LOGIC;
  signal \available_spaces_bk[2]_i_7_n_1\ : STD_LOGIC;
  signal \^available_spaces_bk_reg[0]\ : STD_LOGIC;
  signal available_spaces_bk_s_reg_1103 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \available_spaces_vi[2]_i_6_n_1\ : STD_LOGIC;
  signal \available_spaces_vi[2]_i_7_n_1\ : STD_LOGIC;
  signal \^available_spaces_vi_reg[0]\ : STD_LOGIC;
  signal available_spaces_vi_s_reg_1125 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \available_spaces_vo[2]_i_6_n_1\ : STD_LOGIC;
  signal \available_spaces_vo[2]_i_7_n_1\ : STD_LOGIC;
  signal \^available_spaces_vo_reg[0]\ : STD_LOGIC;
  signal available_spaces_vo_s_reg_1136 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal be2_0_reg_328 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal be_0_reg_282 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal be_1_fu_754_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal be_1_reg_1294 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \be_1_reg_1294[2]_i_1__1_n_1\ : STD_LOGIC;
  signal \be_1_reg_1294[6]_i_2__0_n_1\ : STD_LOGIC;
  signal be_fu_994_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal be_reg_1356 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \be_reg_1356[6]_i_2__0_n_1\ : STD_LOGIC;
  signal bk1_0_reg_340 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal bk_0_reg_293 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal bk_1_fu_816_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal bk_1_reg_1312 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \bk_1_reg_1312[2]_i_1__1_n_1\ : STD_LOGIC;
  signal \bk_1_reg_1312[6]_i_2__0_n_1\ : STD_LOGIC;
  signal bk_fu_1057_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal bk_reg_1369 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \bk_reg_1369[6]_i_2__0_n_1\ : STD_LOGIC;
  signal \current_txop_holder_o[1]_INST_0_i_1_n_1\ : STD_LOGIC;
  signal \current_txop_holder_o[2]_INST_0_i_1_n_1\ : STD_LOGIC;
  signal current_txop_holder_o_1_sn_1 : STD_LOGIC;
  signal grp_enqueue_dequeue_fram_fu_44_ap_ready : STD_LOGIC;
  signal \^grp_phy_txend_confirm_fu_292_ap_start_reg_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_phy_txend_confirm_fu_292_available_spaces_be_o_ap_vld : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_available_spaces_bk_o_ap_vld : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_available_spaces_vi_o_ap_vld : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_available_spaces_vo_o_ap_vld : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_edca_queues_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal grp_phy_txend_confirm_fu_292_read_pointer_be_o : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal grp_phy_txend_confirm_fu_292_read_pointer_be_o_ap_vld : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_read_pointer_bk_o : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal grp_phy_txend_confirm_fu_292_read_pointer_bk_o_ap_vld : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_read_pointer_vi_o : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal grp_phy_txend_confirm_fu_292_read_pointer_vo_o : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal grp_phy_txend_confirm_fu_292_read_pointer_vo_o_ap_vld : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_write_pointer_be_o : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_phy_txend_confirm_fu_292_write_pointer_bk_o : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_phy_txend_confirm_fu_292_write_pointer_vi_o : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_phy_txend_confirm_fu_292_write_pointer_vo_o : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_start_tx_fu_117_ap_start_reg_reg\ : STD_LOGIC;
  signal grp_start_tx_fu_117_available_spaces_be_o : STD_LOGIC_VECTOR ( 1 to 1 );
  signal grp_start_tx_fu_117_available_spaces_be_o_ap_vld : STD_LOGIC;
  signal grp_start_tx_fu_117_available_spaces_bk_o : STD_LOGIC_VECTOR ( 1 to 1 );
  signal grp_start_tx_fu_117_available_spaces_bk_o_ap_vld : STD_LOGIC;
  signal grp_start_tx_fu_117_available_spaces_vi_o : STD_LOGIC_VECTOR ( 1 to 1 );
  signal grp_start_tx_fu_117_available_spaces_vo_o : STD_LOGIC_VECTOR ( 1 to 1 );
  signal grp_start_tx_fu_117_available_spaces_vo_o_ap_vld : STD_LOGIC;
  signal grp_start_tx_fu_117_write_pointer_be_o : STD_LOGIC_VECTOR ( 1 to 1 );
  signal grp_start_tx_fu_117_write_pointer_bk_o : STD_LOGIC_VECTOR ( 1 to 1 );
  signal grp_start_tx_fu_117_write_pointer_vi_o : STD_LOGIC_VECTOR ( 1 to 1 );
  signal grp_start_tx_fu_117_write_pointer_vo_o : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \mac_frame_address0[0]_INST_0_i_5_n_1\ : STD_LOGIC;
  signal \mac_frame_address0[0]_INST_0_i_6_n_1\ : STD_LOGIC;
  signal \mac_frame_address0[1]_INST_0_i_5_n_1\ : STD_LOGIC;
  signal \mac_frame_address0[1]_INST_0_i_6_n_1\ : STD_LOGIC;
  signal \mac_frame_address0[2]_INST_0_i_5_n_1\ : STD_LOGIC;
  signal \mac_frame_address0[2]_INST_0_i_6_n_1\ : STD_LOGIC;
  signal \mac_frame_address0[3]_INST_0_i_5_n_1\ : STD_LOGIC;
  signal \mac_frame_address0[3]_INST_0_i_6_n_1\ : STD_LOGIC;
  signal \mac_frame_address0[4]_INST_0_i_5_n_1\ : STD_LOGIC;
  signal \mac_frame_address0[4]_INST_0_i_6_n_1\ : STD_LOGIC;
  signal \mac_frame_address0[5]_INST_0_i_5_n_1\ : STD_LOGIC;
  signal \mac_frame_address0[5]_INST_0_i_6_n_1\ : STD_LOGIC;
  signal \mac_frame_address0[6]_INST_0_i_8_n_1\ : STD_LOGIC;
  signal \mac_frame_address0[6]_INST_0_i_9_n_1\ : STD_LOGIC;
  signal mac_frame_ce0_INST_0_i_4_n_1 : STD_LOGIC;
  signal mac_frame_we0_INST_0_i_1_n_1 : STD_LOGIC;
  signal mac_frame_we0_INST_0_i_2_n_1 : STD_LOGIC;
  signal mul_ln114_reg_1250 : STD_LOGIC_VECTOR ( 8 downto 3 );
  signal mul_ln127_reg_1242_reg : STD_LOGIC_VECTOR ( 8 downto 3 );
  signal \^mul_ln127_reg_1242_reg[-1111111105]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mul_ln140_reg_1234_reg : STD_LOGIC_VECTOR ( 8 downto 3 );
  signal \^mul_ln140_reg_1234_reg[-1111111105]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^mul_ln140_reg_1234_reg[-1111111106]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mul_ln153_reg_1226_reg : STD_LOGIC_VECTOR ( 8 downto 3 );
  signal \^mul_ln153_reg_1226_reg[-1111111105]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^mul_ln153_reg_1226_reg[-1111111106]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal p_57_in : STD_LOGIC;
  signal ram_reg_i_102_n_1 : STD_LOGIC;
  signal ram_reg_i_103_n_1 : STD_LOGIC;
  signal ram_reg_i_103_n_2 : STD_LOGIC;
  signal ram_reg_i_103_n_3 : STD_LOGIC;
  signal ram_reg_i_103_n_4 : STD_LOGIC;
  signal ram_reg_i_104_n_1 : STD_LOGIC;
  signal ram_reg_i_104_n_2 : STD_LOGIC;
  signal ram_reg_i_104_n_3 : STD_LOGIC;
  signal ram_reg_i_104_n_4 : STD_LOGIC;
  signal ram_reg_i_104_n_5 : STD_LOGIC;
  signal ram_reg_i_104_n_6 : STD_LOGIC;
  signal ram_reg_i_104_n_7 : STD_LOGIC;
  signal ram_reg_i_109_n_1 : STD_LOGIC;
  signal ram_reg_i_110_n_1 : STD_LOGIC;
  signal ram_reg_i_115_n_1 : STD_LOGIC;
  signal ram_reg_i_116_n_1 : STD_LOGIC;
  signal ram_reg_i_121_n_1 : STD_LOGIC;
  signal ram_reg_i_127_n_1 : STD_LOGIC;
  signal ram_reg_i_128_n_1 : STD_LOGIC;
  signal ram_reg_i_133_n_1 : STD_LOGIC;
  signal ram_reg_i_134_n_1 : STD_LOGIC;
  signal ram_reg_i_139_n_1 : STD_LOGIC;
  signal ram_reg_i_141_n_1 : STD_LOGIC;
  signal ram_reg_i_142_n_1 : STD_LOGIC;
  signal ram_reg_i_145_n_1 : STD_LOGIC;
  signal ram_reg_i_149_n_1 : STD_LOGIC;
  signal ram_reg_i_150_n_1 : STD_LOGIC;
  signal ram_reg_i_151_n_3 : STD_LOGIC;
  signal ram_reg_i_151_n_4 : STD_LOGIC;
  signal ram_reg_i_160_n_1 : STD_LOGIC;
  signal ram_reg_i_161_n_1 : STD_LOGIC;
  signal ram_reg_i_163_n_3 : STD_LOGIC;
  signal ram_reg_i_163_n_4 : STD_LOGIC;
  signal ram_reg_i_164_n_1 : STD_LOGIC;
  signal ram_reg_i_172_n_1 : STD_LOGIC;
  signal ram_reg_i_173_n_1 : STD_LOGIC;
  signal ram_reg_i_174_n_1 : STD_LOGIC;
  signal ram_reg_i_182_n_1 : STD_LOGIC;
  signal ram_reg_i_183_n_1 : STD_LOGIC;
  signal ram_reg_i_184_n_1 : STD_LOGIC;
  signal ram_reg_i_185_n_1 : STD_LOGIC;
  signal ram_reg_i_187_n_1 : STD_LOGIC;
  signal ram_reg_i_188_n_1 : STD_LOGIC;
  signal ram_reg_i_188_n_2 : STD_LOGIC;
  signal ram_reg_i_188_n_3 : STD_LOGIC;
  signal ram_reg_i_188_n_4 : STD_LOGIC;
  signal ram_reg_i_189_n_1 : STD_LOGIC;
  signal ram_reg_i_190_n_1 : STD_LOGIC;
  signal ram_reg_i_191_n_1 : STD_LOGIC;
  signal ram_reg_i_192_n_1 : STD_LOGIC;
  signal ram_reg_i_194_n_1 : STD_LOGIC;
  signal ram_reg_i_195_n_1 : STD_LOGIC;
  signal ram_reg_i_196_n_1 : STD_LOGIC;
  signal ram_reg_i_209_n_1 : STD_LOGIC;
  signal ram_reg_i_211_n_1 : STD_LOGIC;
  signal ram_reg_i_211_n_2 : STD_LOGIC;
  signal ram_reg_i_211_n_3 : STD_LOGIC;
  signal ram_reg_i_211_n_4 : STD_LOGIC;
  signal ram_reg_i_212_n_1 : STD_LOGIC;
  signal ram_reg_i_215_n_1 : STD_LOGIC;
  signal ram_reg_i_219_n_1 : STD_LOGIC;
  signal ram_reg_i_221_n_1 : STD_LOGIC;
  signal ram_reg_i_223_n_1 : STD_LOGIC;
  signal ram_reg_i_225_n_1 : STD_LOGIC;
  signal ram_reg_i_228_n_1 : STD_LOGIC;
  signal ram_reg_i_229_n_1 : STD_LOGIC;
  signal ram_reg_i_230_n_1 : STD_LOGIC;
  signal ram_reg_i_231_n_1 : STD_LOGIC;
  signal ram_reg_i_232_n_1 : STD_LOGIC;
  signal ram_reg_i_238_n_1 : STD_LOGIC;
  signal ram_reg_i_239_n_1 : STD_LOGIC;
  signal ram_reg_i_55_n_1 : STD_LOGIC;
  signal ram_reg_i_56_n_1 : STD_LOGIC;
  signal ram_reg_i_74_n_3 : STD_LOGIC;
  signal ram_reg_i_74_n_4 : STD_LOGIC;
  signal ram_reg_i_75_n_1 : STD_LOGIC;
  signal ram_reg_i_76_n_1 : STD_LOGIC;
  signal ram_reg_i_83_n_1 : STD_LOGIC;
  signal ram_reg_i_84_n_1 : STD_LOGIC;
  signal ram_reg_i_86_n_3 : STD_LOGIC;
  signal ram_reg_i_86_n_4 : STD_LOGIC;
  signal ram_reg_i_86_n_6 : STD_LOGIC;
  signal ram_reg_i_86_n_7 : STD_LOGIC;
  signal ram_reg_i_86_n_8 : STD_LOGIC;
  signal ram_reg_i_94_n_1 : STD_LOGIC;
  signal \read_pointer_be[1]_i_3_n_1\ : STD_LOGIC;
  signal read_pointer_be_load_reg_1196 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^read_pointer_be_reg[0]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \read_pointer_be_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \read_pointer_be_reg[1]_i_2_n_1\ : STD_LOGIC;
  signal \read_pointer_bk[1]_i_4_n_1\ : STD_LOGIC;
  signal read_pointer_bk_load_reg_1191 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^read_pointer_bk_reg[0]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \read_pointer_bk_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \read_pointer_bk_reg[1]_i_2_n_1\ : STD_LOGIC;
  signal \read_pointer_vi[1]_i_4_n_1\ : STD_LOGIC;
  signal read_pointer_vi_load_reg_1201 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^read_pointer_vi_reg[0]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \read_pointer_vi_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \read_pointer_vi_reg[1]_i_2_n_1\ : STD_LOGIC;
  signal \read_pointer_vo[1]_i_4_n_1\ : STD_LOGIC;
  signal read_pointer_vo_load_reg_1206 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^read_pointer_vo_reg[0]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \read_pointer_vo_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \read_pointer_vo_reg[1]_i_2_n_1\ : STD_LOGIC;
  signal vi3_0_reg_316 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal vi_0_reg_271 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal vi_1_fu_692_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal vi_1_reg_1276 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \vi_1_reg_1276[2]_i_1__1_n_1\ : STD_LOGIC;
  signal \vi_1_reg_1276[6]_i_2__0_n_1\ : STD_LOGIC;
  signal vi_fu_931_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal vi_reg_1343 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \vi_reg_1343[6]_i_2__0_n_1\ : STD_LOGIC;
  signal vo4_0_reg_304 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal vo_0_reg_260 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal vo_1_fu_630_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal vo_1_reg_1258 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \vo_1_reg_1258[6]_i_2__0_n_1\ : STD_LOGIC;
  signal vo_fu_868_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal vo_reg_1330 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \vo_reg_1330[2]_i_1__1_n_1\ : STD_LOGIC;
  signal \vo_reg_1330[3]_i_1__1_n_1\ : STD_LOGIC;
  signal \vo_reg_1330[4]_i_1__1_n_1\ : STD_LOGIC;
  signal \vo_reg_1330[6]_i_2__0_n_1\ : STD_LOGIC;
  signal \write_pointer_be[0]_i_3_n_1\ : STD_LOGIC;
  signal write_pointer_be_loa_reg_1120 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \write_pointer_bk[0]_i_3_n_1\ : STD_LOGIC;
  signal write_pointer_bk_loa_reg_1109 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \write_pointer_vi[0]_i_3_n_1\ : STD_LOGIC;
  signal write_pointer_vi_loa_reg_1131 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \write_pointer_vo[0]_i_3_n_1\ : STD_LOGIC;
  signal write_pointer_vo_loa_reg_1142 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal zext_ln127_1_fu_1005_p1 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal zext_ln140_1_fu_942_p1 : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal NLW_ram_reg_i_103_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_i_104_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_i_151_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_i_151_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ram_reg_i_163_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_i_163_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ram_reg_i_188_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_i_211_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_i_74_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_i_74_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ram_reg_i_86_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_i_86_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__13\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__24\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \ap_CS_fsm[10]_i_1__1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \ap_CS_fsm[10]_i_2__1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \ap_CS_fsm[10]_i_3__1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \ap_CS_fsm[12]_i_1__3\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \ap_CS_fsm[12]_i_3__0\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \ap_CS_fsm[13]_i_1__1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \ap_CS_fsm[14]_i_3__1\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \ap_CS_fsm[16]_i_3__1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \ap_CS_fsm[17]_i_3__0\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \ap_CS_fsm[17]_i_4__0\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \ap_CS_fsm[17]_i_5__0\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \ap_CS_fsm[17]_i_6__0\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_2__2\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_2__0\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_2__0\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_2__0\ : label is "soft_lutpair405";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[17]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of \available_spaces_be[2]_i_7\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \available_spaces_be[2]_i_8\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \available_spaces_be[2]_i_9\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \available_spaces_bk[2]_i_6\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \available_spaces_bk[2]_i_7\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \available_spaces_bk[2]_i_8\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \available_spaces_vi[2]_i_6\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \available_spaces_vi[2]_i_8\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \available_spaces_vo[2]_i_6\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \available_spaces_vo[2]_i_7\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \available_spaces_vo[2]_i_8\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \be_1_reg_1294[1]_i_1__0\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \be_1_reg_1294[2]_i_1__1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \be_1_reg_1294[3]_i_1__0\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \be_1_reg_1294[4]_i_1__0\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \be_1_reg_1294[6]_i_2__0\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \be_reg_1356[1]_i_1__0\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \be_reg_1356[2]_i_1__0\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \be_reg_1356[3]_i_1__0\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \be_reg_1356[4]_i_1__0\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \be_reg_1356[6]_i_2__0\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \bk_1_reg_1312[1]_i_1__0\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \bk_1_reg_1312[2]_i_1__1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \bk_1_reg_1312[3]_i_1__0\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \bk_1_reg_1312[4]_i_1__0\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \bk_1_reg_1312[6]_i_2__0\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \bk_reg_1369[0]_i_1__0\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \bk_reg_1369[1]_i_1__0\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \bk_reg_1369[2]_i_1__0\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \bk_reg_1369[3]_i_1__0\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \bk_reg_1369[4]_i_1__0\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \bk_reg_1369[6]_i_2__0\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \current_txop_holder_o[0]_INST_0_i_6\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \grp_enqueue_dequeue_fram_fu_44_ap_start_reg_i_1__0\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \mac_frame_address0[6]_INST_0_i_8\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \mac_frame_address0[6]_INST_0_i_9\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of mac_frame_ce0_INST_0_i_4 : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of mac_frame_we0_INST_0_i_1 : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of mac_frame_we0_INST_0_i_2 : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \mul_ln114_reg_1250[-1111111103]_i_1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \mul_ln114_reg_1250[-1111111104]_i_1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \mul_ln127_reg_1242[-1111111103]_i_1\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \mul_ln127_reg_1242[-1111111105]_i_1\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \mul_ln140_reg_1234[-1111111103]_i_1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \mul_ln140_reg_1234[-1111111105]_i_1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \mul_ln153_reg_1226[-1111111103]_i_1\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \mul_ln153_reg_1226[-1111111105]_i_1\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of ram_reg_i_116 : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of ram_reg_i_127 : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of ram_reg_i_134 : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of ram_reg_i_139 : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of ram_reg_i_141 : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of ram_reg_i_142 : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of ram_reg_i_150 : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of ram_reg_i_189 : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of ram_reg_i_190 : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of ram_reg_i_209 : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of ram_reg_i_229 : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \vi_1_reg_1276[1]_i_1__0\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \vi_1_reg_1276[2]_i_1__1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \vi_1_reg_1276[3]_i_1__0\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \vi_1_reg_1276[4]_i_1__0\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \vi_1_reg_1276[6]_i_2__0\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \vi_reg_1343[1]_i_1__0\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \vi_reg_1343[2]_i_1__0\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \vi_reg_1343[3]_i_1__0\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \vi_reg_1343[4]_i_1__0\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \vi_reg_1343[6]_i_2__0\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \vo_1_reg_1258[1]_i_1__0\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \vo_1_reg_1258[2]_i_1__0\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \vo_1_reg_1258[3]_i_1__0\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \vo_1_reg_1258[4]_i_1__0\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \vo_1_reg_1258[6]_i_2__0\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \vo_reg_1330[0]_i_1__0\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \vo_reg_1330[2]_i_1__1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \vo_reg_1330[3]_i_1__1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \vo_reg_1330[4]_i_1__1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \vo_reg_1330[6]_i_2__0\ : label is "soft_lutpair383";
begin
  O(1 downto 0) <= \^o\(1 downto 0);
  \ap_CS_fsm_reg[13]_0\ <= \^ap_cs_fsm_reg[13]_0\;
  \ap_CS_fsm_reg[1]_0\ <= \^ap_cs_fsm_reg[1]_0\;
  \ap_CS_fsm_reg[3]_0\ <= \^ap_cs_fsm_reg[3]_0\;
  \ap_CS_fsm_reg[5]_0\ <= \^ap_cs_fsm_reg[5]_0\;
  \ap_CS_fsm_reg[7]_0\ <= \^ap_cs_fsm_reg[7]_0\;
  ap_ready <= \^ap_ready\;
  \available_spaces_be_reg[0]\ <= \^available_spaces_be_reg[0]\;
  \available_spaces_bk_reg[0]\ <= \^available_spaces_bk_reg[0]\;
  \available_spaces_vi_reg[0]\ <= \^available_spaces_vi_reg[0]\;
  \available_spaces_vo_reg[0]\ <= \^available_spaces_vo_reg[0]\;
  current_txop_holder_o_1_sn_1 <= current_txop_holder_o_1_sp_1;
  grp_phy_txend_confirm_fu_292_ap_start_reg_reg(0) <= \^grp_phy_txend_confirm_fu_292_ap_start_reg_reg\(0);
  grp_start_tx_fu_117_ap_start_reg_reg <= \^grp_start_tx_fu_117_ap_start_reg_reg\;
  \mul_ln127_reg_1242_reg[-1111111105]_0\(2 downto 0) <= \^mul_ln127_reg_1242_reg[-1111111105]_0\(2 downto 0);
  \mul_ln140_reg_1234_reg[-1111111105]_0\(1 downto 0) <= \^mul_ln140_reg_1234_reg[-1111111105]_0\(1 downto 0);
  \mul_ln140_reg_1234_reg[-1111111106]_0\(0) <= \^mul_ln140_reg_1234_reg[-1111111106]_0\(0);
  \mul_ln153_reg_1226_reg[-1111111105]_0\(1 downto 0) <= \^mul_ln153_reg_1226_reg[-1111111105]_0\(1 downto 0);
  \mul_ln153_reg_1226_reg[-1111111106]_0\(1 downto 0) <= \^mul_ln153_reg_1226_reg[-1111111106]_0\(1 downto 0);
  \read_pointer_be_reg[0]\(2 downto 0) <= \^read_pointer_be_reg[0]\(2 downto 0);
  \read_pointer_bk_reg[0]\(2 downto 0) <= \^read_pointer_bk_reg[0]\(2 downto 0);
  \read_pointer_vi_reg[0]\(2 downto 0) <= \^read_pointer_vi_reg[0]\(2 downto 0);
  \read_pointer_vo_reg[0]\(2 downto 0) <= \^read_pointer_vo_reg[0]\(2 downto 0);
\add_ln58_reg_1322_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[8]_i_1__3_n_1\,
      D => bk_0_reg_293(0),
      Q => add_ln58_reg_1322(0),
      R => '0'
    );
\add_ln58_reg_1322_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[8]_i_1__3_n_1\,
      D => bk_0_reg_293(1),
      Q => add_ln58_reg_1322(1),
      R => '0'
    );
\add_ln58_reg_1322_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[8]_i_1__3_n_1\,
      D => bk_0_reg_293(2),
      Q => add_ln58_reg_1322(2),
      R => '0'
    );
\add_ln58_reg_1322_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[8]_i_1__3_n_1\,
      D => bk_0_reg_293(3),
      Q => add_ln58_reg_1322(3),
      R => '0'
    );
\add_ln58_reg_1322_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[8]_i_1__3_n_1\,
      D => bk_0_reg_293(4),
      Q => add_ln58_reg_1322(4),
      R => '0'
    );
\add_ln58_reg_1322_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[8]_i_1__3_n_1\,
      D => bk_0_reg_293(5),
      Q => add_ln58_reg_1322(5),
      R => '0'
    );
\add_ln58_reg_1322_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[8]_i_1__3_n_1\,
      D => bk_0_reg_293(6),
      Q => add_ln58_reg_1322(6),
      R => '0'
    );
\add_ln71_reg_1304_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[6]_i_1__3_n_1\,
      D => be_0_reg_282(0),
      Q => add_ln71_reg_1304(0),
      R => '0'
    );
\add_ln71_reg_1304_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[6]_i_1__3_n_1\,
      D => be_0_reg_282(1),
      Q => add_ln71_reg_1304(1),
      R => '0'
    );
\add_ln71_reg_1304_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[6]_i_1__3_n_1\,
      D => be_0_reg_282(2),
      Q => add_ln71_reg_1304(2),
      R => '0'
    );
\add_ln71_reg_1304_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[6]_i_1__3_n_1\,
      D => be_0_reg_282(3),
      Q => add_ln71_reg_1304(3),
      R => '0'
    );
\add_ln71_reg_1304_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[6]_i_1__3_n_1\,
      D => be_0_reg_282(4),
      Q => add_ln71_reg_1304(4),
      R => '0'
    );
\add_ln71_reg_1304_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[6]_i_1__3_n_1\,
      D => be_0_reg_282(5),
      Q => add_ln71_reg_1304(5),
      R => '0'
    );
\add_ln71_reg_1304_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[6]_i_1__3_n_1\,
      D => be_0_reg_282(6),
      Q => add_ln71_reg_1304(6),
      R => '0'
    );
\add_ln84_reg_1286_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[4]_i_1__4_n_1\,
      D => vi_0_reg_271(0),
      Q => add_ln84_reg_1286(0),
      R => '0'
    );
\add_ln84_reg_1286_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[4]_i_1__4_n_1\,
      D => vi_0_reg_271(1),
      Q => add_ln84_reg_1286(1),
      R => '0'
    );
\add_ln84_reg_1286_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[4]_i_1__4_n_1\,
      D => vi_0_reg_271(2),
      Q => add_ln84_reg_1286(2),
      R => '0'
    );
\add_ln84_reg_1286_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[4]_i_1__4_n_1\,
      D => vi_0_reg_271(3),
      Q => add_ln84_reg_1286(3),
      R => '0'
    );
\add_ln84_reg_1286_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[4]_i_1__4_n_1\,
      D => vi_0_reg_271(4),
      Q => add_ln84_reg_1286(4),
      R => '0'
    );
\add_ln84_reg_1286_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[4]_i_1__4_n_1\,
      D => vi_0_reg_271(5),
      Q => add_ln84_reg_1286(5),
      R => '0'
    );
\add_ln84_reg_1286_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[4]_i_1__4_n_1\,
      D => vi_0_reg_271(6),
      Q => add_ln84_reg_1286(6),
      R => '0'
    );
\add_ln97_reg_1268_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => vo_0_reg_260(0),
      Q => add_ln97_reg_1268(0),
      R => '0'
    );
\add_ln97_reg_1268_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => vo_0_reg_260(1),
      Q => add_ln97_reg_1268(1),
      R => '0'
    );
\add_ln97_reg_1268_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => vo_0_reg_260(2),
      Q => add_ln97_reg_1268(2),
      R => '0'
    );
\add_ln97_reg_1268_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => vo_0_reg_260(3),
      Q => add_ln97_reg_1268(3),
      R => '0'
    );
\add_ln97_reg_1268_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => vo_0_reg_260(4),
      Q => add_ln97_reg_1268(4),
      R => '0'
    );
\add_ln97_reg_1268_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => vo_0_reg_260(5),
      Q => add_ln97_reg_1268(5),
      R => '0'
    );
\add_ln97_reg_1268_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => vo_0_reg_260(6),
      Q => add_ln97_reg_1268(6),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFAA08AA08"
    )
        port map (
      I0 => Q(1),
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => grp_enqueue_dequeue_fram_fu_44_ap_start_reg,
      I3 => grp_enqueue_dequeue_fram_fu_44_ap_ready,
      I4 => grp_start_tx_fu_117_ap_start_reg,
      I5 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[0]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[0]\,
      I1 => grp_enqueue_dequeue_fram_fu_44_ap_start_reg,
      I2 => grp_enqueue_dequeue_fram_fu_44_ap_ready,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_1__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4F4444"
    )
        port map (
      I0 => grp_phy_txend_confirm_fu_292_ap_start_reg,
      I1 => grp_phy_txend_confirm_fu_292_ap_start_reg_reg_0(0),
      I2 => idle_waited_0_reg_107,
      I3 => \^grp_start_tx_fu_117_ap_start_reg_reg\,
      I4 => grp_phy_txend_confirm_fu_292_ap_start_reg_reg_0(4),
      O => \^grp_phy_txend_confirm_fu_292_ap_start_reg_reg\(0)
    );
\ap_CS_fsm[0]_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^ap_ready\,
      I1 => ap_start,
      I2 => ram_reg_2(0),
      O => \ap_CS_fsm_reg[13]_8\(0)
    );
\ap_CS_fsm[10]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state10,
      I1 => grp_phy_txend_confirm_fu_292_read_pointer_vo_o_ap_vld,
      O => ap_NS_fsm(10)
    );
\ap_CS_fsm[10]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => vo4_0_reg_304(0),
      I1 => vo4_0_reg_304(2),
      I2 => vo4_0_reg_304(6),
      I3 => vo4_0_reg_304(4),
      I4 => \ap_CS_fsm[10]_i_3__1_n_1\,
      O => grp_phy_txend_confirm_fu_292_read_pointer_vo_o_ap_vld
    );
\ap_CS_fsm[10]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => ap_CS_fsm_state10,
      I1 => vo4_0_reg_304(1),
      I2 => vo4_0_reg_304(5),
      I3 => vo4_0_reg_304(3),
      O => \ap_CS_fsm[10]_i_3__1_n_1\
    );
\ap_CS_fsm[11]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state13,
      I1 => ap_NS_fsm150_out,
      O => ap_NS_fsm(11)
    );
\ap_CS_fsm[12]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm[12]_i_2__0_n_1\,
      I1 => ap_CS_fsm_state12,
      O => \ap_CS_fsm[12]_i_1__3_n_1\
    );
\ap_CS_fsm[12]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFFFF"
    )
        port map (
      I0 => vi3_0_reg_316(5),
      I1 => vi3_0_reg_316(3),
      I2 => ap_CS_fsm_state12,
      I3 => vi3_0_reg_316(1),
      I4 => \ap_CS_fsm[12]_i_3__0_n_1\,
      O => \ap_CS_fsm[12]_i_2__0_n_1\
    );
\ap_CS_fsm[12]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => vi3_0_reg_316(4),
      I1 => vi3_0_reg_316(6),
      I2 => vi3_0_reg_316(2),
      I3 => vi3_0_reg_316(0),
      O => \ap_CS_fsm[12]_i_3__0_n_1\
    );
\ap_CS_fsm[13]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state15,
      I1 => ap_NS_fsm155_out,
      O => ap_NS_fsm(13)
    );
\ap_CS_fsm[13]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => grp_phy_txend_confirm_fu_292_ap_start_reg0,
      I1 => \^grp_phy_txend_confirm_fu_292_ap_start_reg_reg\(0),
      I2 => ram_reg_2(4),
      O => \ap_CS_fsm_reg[13]_8\(1)
    );
\ap_CS_fsm[14]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state14,
      I1 => grp_phy_txend_confirm_fu_292_read_pointer_be_o_ap_vld,
      O => ap_NS_fsm(14)
    );
\ap_CS_fsm[14]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => be2_0_reg_328(3),
      I1 => be2_0_reg_328(5),
      I2 => be2_0_reg_328(2),
      I3 => be2_0_reg_328(4),
      I4 => \ap_CS_fsm[14]_i_3__1_n_1\,
      O => grp_phy_txend_confirm_fu_292_read_pointer_be_o_ap_vld
    );
\ap_CS_fsm[14]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => be2_0_reg_328(1),
      I1 => be2_0_reg_328(0),
      I2 => be2_0_reg_328(6),
      I3 => ap_CS_fsm_state14,
      O => \ap_CS_fsm[14]_i_3__1_n_1\
    );
\ap_CS_fsm[15]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state17,
      I1 => ap_NS_fsm161_out,
      O => ap_NS_fsm(15)
    );
\ap_CS_fsm[16]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state16,
      I1 => grp_phy_txend_confirm_fu_292_read_pointer_bk_o_ap_vld,
      O => ap_NS_fsm(16)
    );
\ap_CS_fsm[16]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => bk1_0_reg_340(2),
      I1 => bk1_0_reg_340(4),
      I2 => bk1_0_reg_340(3),
      I3 => bk1_0_reg_340(5),
      I4 => \ap_CS_fsm[16]_i_3__1_n_1\,
      O => grp_phy_txend_confirm_fu_292_read_pointer_bk_o_ap_vld
    );
\ap_CS_fsm[16]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => bk1_0_reg_340(1),
      I1 => bk1_0_reg_340(0),
      I2 => bk1_0_reg_340(6),
      I3 => ap_CS_fsm_state16,
      O => \ap_CS_fsm[16]_i_3__1_n_1\
    );
\ap_CS_fsm[17]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \ap_CS_fsm[2]_i_2__2_n_1\,
      I2 => vo_0_reg_260(5),
      I3 => vo_0_reg_260(3),
      I4 => vo_0_reg_260(2),
      O => \^ap_cs_fsm_reg[1]_0\
    );
\ap_CS_fsm[17]_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => available_spaces_vo(0),
      I1 => available_spaces_vo(2),
      I2 => available_spaces_vo(1),
      O => \^available_spaces_vo_reg[0]\
    );
\ap_CS_fsm[17]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF4"
    )
        port map (
      I0 => \ap_CS_fsm[17]_i_2__0_n_1\,
      I1 => p_57_in,
      I2 => grp_start_tx_fu_117_available_spaces_be_o_ap_vld,
      I3 => \ap_CS_fsm[17]_i_4__0_n_1\,
      I4 => grp_start_tx_fu_117_available_spaces_bk_o_ap_vld,
      I5 => grp_start_tx_fu_117_available_spaces_vo_o_ap_vld,
      O => ap_NS_fsm(17)
    );
\ap_CS_fsm[17]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0ACF0AC0FACFFAC0"
    )
        port map (
      I0 => \^available_spaces_vi_reg[0]\,
      I1 => \^available_spaces_be_reg[0]\,
      I2 => add_ln368_reg_90(0),
      I3 => add_ln368_reg_90(1),
      I4 => \^available_spaces_bk_reg[0]\,
      I5 => \^available_spaces_vo_reg[0]\,
      O => \ap_CS_fsm[17]_i_2__0_n_1\
    );
\ap_CS_fsm[17]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_0\,
      I1 => grp_phy_txend_confirm_fu_292_read_pointer_be_o_ap_vld,
      O => grp_start_tx_fu_117_available_spaces_be_o_ap_vld
    );
\ap_CS_fsm[17]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]_0\,
      I1 => \ap_CS_fsm[12]_i_2__0_n_1\,
      O => \ap_CS_fsm[17]_i_4__0_n_1\
    );
\ap_CS_fsm[17]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[7]_0\,
      I1 => grp_phy_txend_confirm_fu_292_read_pointer_bk_o_ap_vld,
      O => grp_start_tx_fu_117_available_spaces_bk_o_ap_vld
    );
\ap_CS_fsm[17]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\,
      I1 => grp_phy_txend_confirm_fu_292_read_pointer_vo_o_ap_vld,
      O => grp_start_tx_fu_117_available_spaces_vo_o_ap_vld
    );
\ap_CS_fsm[17]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => \ap_CS_fsm[6]_i_2__0_n_1\,
      I2 => be_0_reg_282(5),
      I3 => be_0_reg_282(4),
      I4 => be_0_reg_282(2),
      O => \^ap_cs_fsm_reg[5]_0\
    );
\ap_CS_fsm[17]_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => available_spaces_vi(0),
      I1 => available_spaces_vi(2),
      I2 => available_spaces_vi(1),
      O => \^available_spaces_vi_reg[0]\
    );
\ap_CS_fsm[17]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => \ap_CS_fsm[4]_i_2__0_n_1\,
      I2 => vi_0_reg_271(6),
      I3 => vi_0_reg_271(5),
      I4 => vi_0_reg_271(2),
      O => \^ap_cs_fsm_reg[3]_0\
    );
\ap_CS_fsm[17]_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => available_spaces_be(0),
      I1 => available_spaces_be(2),
      I2 => available_spaces_be(1),
      O => \^available_spaces_be_reg[0]\
    );
\ap_CS_fsm[17]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \ap_CS_fsm[8]_i_2__0_n_1\,
      I2 => bk_0_reg_293(5),
      I3 => bk_0_reg_293(4),
      I4 => bk_0_reg_293(2),
      O => \^ap_cs_fsm_reg[7]_0\
    );
\ap_CS_fsm[17]_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => available_spaces_bk(0),
      I1 => available_spaces_bk(2),
      I2 => available_spaces_bk(1),
      O => \^available_spaces_bk_reg[0]\
    );
\ap_CS_fsm[1]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8D888D8DDDDDDDDD"
    )
        port map (
      I0 => Q(0),
      I1 => grp_start_tx_fu_117_ap_start_reg,
      I2 => grp_enqueue_dequeue_fram_fu_44_ap_ready,
      I3 => grp_enqueue_dequeue_fram_fu_44_ap_start_reg,
      I4 => \ap_CS_fsm_reg_n_1_[0]\,
      I5 => Q(1),
      O => D(1)
    );
\ap_CS_fsm[2]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8AAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \ap_CS_fsm[2]_i_2__2_n_1\,
      I2 => vo_0_reg_260(5),
      I3 => vo_0_reg_260(3),
      I4 => vo_0_reg_260(2),
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => vo_0_reg_260(1),
      I1 => vo_0_reg_260(0),
      I2 => vo_0_reg_260(6),
      I3 => vo_0_reg_260(4),
      O => \ap_CS_fsm[2]_i_2__2_n_1\
    );
\ap_CS_fsm[4]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF0000"
    )
        port map (
      I0 => \ap_CS_fsm[4]_i_2__0_n_1\,
      I1 => vi_0_reg_271(6),
      I2 => vi_0_reg_271(5),
      I3 => vi_0_reg_271(2),
      I4 => ap_CS_fsm_state4,
      O => \ap_CS_fsm[4]_i_1__4_n_1\
    );
\ap_CS_fsm[4]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => vi_0_reg_271(1),
      I1 => vi_0_reg_271(0),
      I2 => vi_0_reg_271(4),
      I3 => vi_0_reg_271(3),
      O => \ap_CS_fsm[4]_i_2__0_n_1\
    );
\ap_CS_fsm[6]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0000"
    )
        port map (
      I0 => \ap_CS_fsm[6]_i_2__0_n_1\,
      I1 => be_0_reg_282(5),
      I2 => be_0_reg_282(4),
      I3 => be_0_reg_282(2),
      I4 => ap_CS_fsm_state6,
      O => \ap_CS_fsm[6]_i_1__3_n_1\
    );
\ap_CS_fsm[6]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => be_0_reg_282(1),
      I1 => be_0_reg_282(0),
      I2 => be_0_reg_282(6),
      I3 => be_0_reg_282(3),
      O => \ap_CS_fsm[6]_i_2__0_n_1\
    );
\ap_CS_fsm[8]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0000"
    )
        port map (
      I0 => \ap_CS_fsm[8]_i_2__0_n_1\,
      I1 => bk_0_reg_293(5),
      I2 => bk_0_reg_293(4),
      I3 => bk_0_reg_293(2),
      I4 => ap_CS_fsm_state8,
      O => \ap_CS_fsm[8]_i_1__3_n_1\
    );
\ap_CS_fsm[8]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => bk_0_reg_293(1),
      I1 => bk_0_reg_293(0),
      I2 => bk_0_reg_293(6),
      I3 => bk_0_reg_293(3),
      O => \ap_CS_fsm[8]_i_2__0_n_1\
    );
\ap_CS_fsm[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state11,
      I1 => ap_NS_fsm145_out,
      O => ap_NS_fsm(9)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_1_[0]\,
      S => ap_rst
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(10),
      Q => ap_CS_fsm_state11,
      R => ap_rst
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(11),
      Q => ap_CS_fsm_state12,
      R => ap_rst
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[12]_i_1__3_n_1\,
      Q => ap_CS_fsm_state13,
      R => ap_rst
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(13),
      Q => ap_CS_fsm_state14,
      R => ap_rst
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(14),
      Q => ap_CS_fsm_state15,
      R => ap_rst
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(15),
      Q => ap_CS_fsm_state16,
      R => ap_rst
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(16),
      Q => ap_CS_fsm_state17,
      R => ap_rst
    );
\ap_CS_fsm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(17),
      Q => grp_enqueue_dequeue_fram_fu_44_ap_ready,
      R => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state3,
      Q => ap_CS_fsm_state2,
      R => ap_rst
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state5,
      Q => ap_CS_fsm_state4,
      R => ap_rst
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[4]_i_1__4_n_1\,
      Q => ap_CS_fsm_state5,
      R => ap_rst
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state7,
      Q => ap_CS_fsm_state6,
      R => ap_rst
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[6]_i_1__3_n_1\,
      Q => ap_CS_fsm_state7,
      R => ap_rst
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state9,
      Q => ap_CS_fsm_state8,
      R => ap_rst
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[8]_i_1__3_n_1\,
      Q => ap_CS_fsm_state9,
      R => ap_rst
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(9),
      Q => ap_CS_fsm_state10,
      R => ap_rst
    );
ap_ready_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80888088AAAA8088"
    )
        port map (
      I0 => ram_reg_2(4),
      I1 => grp_phy_txend_confirm_fu_292_ap_start_reg_reg_0(4),
      I2 => \^grp_start_tx_fu_117_ap_start_reg_reg\,
      I3 => idle_waited_0_reg_107,
      I4 => grp_phy_txend_confirm_fu_292_ap_start_reg_reg_0(0),
      I5 => grp_phy_txend_confirm_fu_292_ap_start_reg,
      O => \^ap_ready\
    );
ap_ready_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF4F444444444"
    )
        port map (
      I0 => grp_start_tx_fu_117_ap_start_reg,
      I1 => Q(0),
      I2 => grp_enqueue_dequeue_fram_fu_44_ap_ready,
      I3 => grp_enqueue_dequeue_fram_fu_44_ap_start_reg,
      I4 => \ap_CS_fsm_reg_n_1_[0]\,
      I5 => Q(1),
      O => \^grp_start_tx_fu_117_ap_start_reg_reg\
    );
\available_spaces_be[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B1FFFFFFB1000000"
    )
        port map (
      I0 => \available_spaces_be[2]_i_7_n_1\,
      I1 => available_spaces_be_s_reg_1114(0),
      I2 => available_spaces_be(0),
      I3 => ram_reg_2(4),
      I4 => grp_phy_txend_confirm_fu_292_available_spaces_be_o_ap_vld,
      I5 => grp_initial_edca_process_fu_240_available_spaces_be_o(0),
      O => \available_spaces_be_s_reg_1114_reg[0]_0\
    );
\available_spaces_be[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => grp_start_tx_fu_117_available_spaces_be_o(1),
      I1 => ram_reg_2(4),
      I2 => grp_phy_txend_confirm_fu_292_available_spaces_be_o_ap_vld,
      I3 => grp_start_tx_fu_119_available_spaces_be_o(0),
      I4 => grp_initial_edca_process_fu_240_available_spaces_be_o_ap_vld,
      I5 => available_spaces_be(1),
      O => \ap_CS_fsm_reg[13]_5\
    );
\available_spaces_be[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50F8FA70FA7050F8"
    )
        port map (
      I0 => Q(1),
      I1 => \^ap_cs_fsm_reg[5]_0\,
      I2 => available_spaces_be(1),
      I3 => grp_phy_txend_confirm_fu_292_read_pointer_be_o_ap_vld,
      I4 => available_spaces_be_s_reg_1114(1),
      I5 => available_spaces_be_s_reg_1114(0),
      O => grp_start_tx_fu_117_available_spaces_be_o(1)
    );
\available_spaces_be[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4FFFFFFE4000000"
    )
        port map (
      I0 => \available_spaces_be[2]_i_7_n_1\,
      I1 => \available_spaces_be[2]_i_8_n_1\,
      I2 => available_spaces_be(2),
      I3 => ram_reg_2(4),
      I4 => grp_phy_txend_confirm_fu_292_available_spaces_be_o_ap_vld,
      I5 => grp_initial_edca_process_fu_240_available_spaces_be_o(1),
      O => \available_spaces_be_reg[2]\
    );
\available_spaces_be[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF8F8F8"
    )
        port map (
      I0 => ram_reg_2(4),
      I1 => grp_phy_txend_confirm_fu_292_available_spaces_be_o_ap_vld,
      I2 => \available_spaces_be_reg[0]_0\,
      I3 => ram_reg_2(3),
      I4 => grp_initial_edca_process_fu_240_available_spaces_be_o_ap_vld,
      O => \ap_CS_fsm_reg[13]_12\
    );
\available_spaces_be[2]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"57"
    )
        port map (
      I0 => Q(1),
      I1 => \^ap_cs_fsm_reg[5]_0\,
      I2 => grp_phy_txend_confirm_fu_292_read_pointer_be_o_ap_vld,
      O => \available_spaces_be[2]_i_7_n_1\
    );
\available_spaces_be[2]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4EEAA004"
    )
        port map (
      I0 => grp_phy_txend_confirm_fu_292_read_pointer_be_o_ap_vld,
      I1 => \^ap_cs_fsm_reg[5]_0\,
      I2 => available_spaces_be_s_reg_1114(1),
      I3 => available_spaces_be_s_reg_1114(0),
      I4 => available_spaces_be_s_reg_1114(2),
      O => \available_spaces_be[2]_i_8_n_1\
    );
\available_spaces_be[2]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => grp_phy_txend_confirm_fu_292_read_pointer_be_o_ap_vld,
      I1 => \^ap_cs_fsm_reg[5]_0\,
      I2 => grp_phy_txend_confirm_fu_292_ap_start_reg_reg_0(4),
      I3 => idle_waited_0_reg_107,
      O => grp_phy_txend_confirm_fu_292_available_spaces_be_o_ap_vld
    );
\available_spaces_be_s_reg_1114_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => available_spaces_be(0),
      Q => available_spaces_be_s_reg_1114(0),
      R => '0'
    );
\available_spaces_be_s_reg_1114_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => available_spaces_be(1),
      Q => available_spaces_be_s_reg_1114(1),
      R => '0'
    );
\available_spaces_be_s_reg_1114_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => available_spaces_be(2),
      Q => available_spaces_be_s_reg_1114(2),
      R => '0'
    );
\available_spaces_bk[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B1FFFFFFB1000000"
    )
        port map (
      I0 => \available_spaces_bk[2]_i_6_n_1\,
      I1 => available_spaces_bk_s_reg_1103(0),
      I2 => available_spaces_bk(0),
      I3 => ram_reg_2(4),
      I4 => grp_phy_txend_confirm_fu_292_available_spaces_bk_o_ap_vld,
      I5 => grp_initial_edca_process_fu_240_available_spaces_bk_o(0),
      O => \available_spaces_bk_s_reg_1103_reg[0]_0\
    );
\available_spaces_bk[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \available_spaces_bk[1]_i_2_n_1\,
      I1 => \available_spaces_bk_reg[2]_0\,
      I2 => \available_spaces_bk_reg[1]_0\,
      I3 => \^ap_cs_fsm_reg[13]_0\,
      I4 => available_spaces_bk(1),
      O => \available_spaces_bk_reg[1]\
    );
\available_spaces_bk[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => grp_start_tx_fu_117_available_spaces_bk_o(1),
      I1 => ram_reg_2(4),
      I2 => grp_phy_txend_confirm_fu_292_available_spaces_bk_o_ap_vld,
      I3 => grp_start_tx_fu_119_available_spaces_bk_o(0),
      I4 => grp_initial_edca_process_fu_240_available_spaces_bk_o_ap_vld,
      I5 => available_spaces_bk(1),
      O => \available_spaces_bk[1]_i_2_n_1\
    );
\available_spaces_bk[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50F8FA70FA7050F8"
    )
        port map (
      I0 => Q(1),
      I1 => \^ap_cs_fsm_reg[7]_0\,
      I2 => available_spaces_bk(1),
      I3 => grp_phy_txend_confirm_fu_292_read_pointer_bk_o_ap_vld,
      I4 => available_spaces_bk_s_reg_1103(0),
      I5 => available_spaces_bk_s_reg_1103(1),
      O => grp_start_tx_fu_117_available_spaces_bk_o(1)
    );
\available_spaces_bk[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \available_spaces_bk[2]_i_2_n_1\,
      I1 => \available_spaces_bk_reg[2]_0\,
      I2 => \available_spaces_bk_reg[2]_1\,
      I3 => \^ap_cs_fsm_reg[13]_0\,
      I4 => available_spaces_bk(2),
      O => \available_spaces_bk_reg[2]\
    );
\available_spaces_bk[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4FFFFFFE4000000"
    )
        port map (
      I0 => \available_spaces_bk[2]_i_6_n_1\,
      I1 => \available_spaces_bk[2]_i_7_n_1\,
      I2 => available_spaces_bk(2),
      I3 => ram_reg_2(4),
      I4 => grp_phy_txend_confirm_fu_292_available_spaces_bk_o_ap_vld,
      I5 => grp_initial_edca_process_fu_240_available_spaces_bk_o(1),
      O => \available_spaces_bk[2]_i_2_n_1\
    );
\available_spaces_bk[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F8F8F"
    )
        port map (
      I0 => ram_reg_2(4),
      I1 => grp_phy_txend_confirm_fu_292_available_spaces_bk_o_ap_vld,
      I2 => \available_spaces_bk_reg[2]_0\,
      I3 => ram_reg_2(3),
      I4 => grp_initial_edca_process_fu_240_available_spaces_bk_o_ap_vld,
      O => \^ap_cs_fsm_reg[13]_0\
    );
\available_spaces_bk[2]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"57"
    )
        port map (
      I0 => Q(1),
      I1 => \^ap_cs_fsm_reg[7]_0\,
      I2 => grp_phy_txend_confirm_fu_292_read_pointer_bk_o_ap_vld,
      O => \available_spaces_bk[2]_i_6_n_1\
    );
\available_spaces_bk[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7E812A80"
    )
        port map (
      I0 => grp_phy_txend_confirm_fu_292_read_pointer_bk_o_ap_vld,
      I1 => available_spaces_bk_s_reg_1103(1),
      I2 => available_spaces_bk_s_reg_1103(0),
      I3 => available_spaces_bk_s_reg_1103(2),
      I4 => \^ap_cs_fsm_reg[7]_0\,
      O => \available_spaces_bk[2]_i_7_n_1\
    );
\available_spaces_bk[2]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => grp_phy_txend_confirm_fu_292_read_pointer_bk_o_ap_vld,
      I1 => \^ap_cs_fsm_reg[7]_0\,
      I2 => grp_phy_txend_confirm_fu_292_ap_start_reg_reg_0(4),
      I3 => idle_waited_0_reg_107,
      O => grp_phy_txend_confirm_fu_292_available_spaces_bk_o_ap_vld
    );
\available_spaces_bk_s_reg_1103[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_enqueue_dequeue_fram_fu_44_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      O => p_57_in
    );
\available_spaces_bk_s_reg_1103_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => available_spaces_bk(0),
      Q => available_spaces_bk_s_reg_1103(0),
      R => '0'
    );
\available_spaces_bk_s_reg_1103_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => available_spaces_bk(1),
      Q => available_spaces_bk_s_reg_1103(1),
      R => '0'
    );
\available_spaces_bk_s_reg_1103_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => available_spaces_bk(2),
      Q => available_spaces_bk_s_reg_1103(2),
      R => '0'
    );
\available_spaces_vi[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B1FFFFFFB1000000"
    )
        port map (
      I0 => \available_spaces_vi[2]_i_6_n_1\,
      I1 => available_spaces_vi_s_reg_1125(0),
      I2 => available_spaces_vi(0),
      I3 => ram_reg_2(4),
      I4 => grp_phy_txend_confirm_fu_292_available_spaces_vi_o_ap_vld,
      I5 => grp_initial_edca_process_fu_240_available_spaces_vi_o(0),
      O => \available_spaces_vi_s_reg_1125_reg[0]_0\
    );
\available_spaces_vi[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => grp_start_tx_fu_117_available_spaces_vi_o(1),
      I1 => ram_reg_2(4),
      I2 => grp_phy_txend_confirm_fu_292_available_spaces_vi_o_ap_vld,
      I3 => grp_start_tx_fu_119_available_spaces_vi_o(0),
      I4 => grp_initial_edca_process_fu_240_available_spaces_vi_o_ap_vld,
      I5 => available_spaces_vi(1),
      O => \ap_CS_fsm_reg[13]_3\
    );
\available_spaces_vi[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA8A3ABA3ABACA8A"
    )
        port map (
      I0 => available_spaces_vi(1),
      I1 => \ap_CS_fsm[12]_i_2__0_n_1\,
      I2 => Q(1),
      I3 => \^ap_cs_fsm_reg[3]_0\,
      I4 => available_spaces_vi_s_reg_1125(1),
      I5 => available_spaces_vi_s_reg_1125(0),
      O => grp_start_tx_fu_117_available_spaces_vi_o(1)
    );
\available_spaces_vi[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"31FFFFFF31000000"
    )
        port map (
      I0 => \available_spaces_vi[2]_i_6_n_1\,
      I1 => \available_spaces_vi[2]_i_7_n_1\,
      I2 => available_spaces_vi(2),
      I3 => ram_reg_2(4),
      I4 => grp_phy_txend_confirm_fu_292_available_spaces_vi_o_ap_vld,
      I5 => grp_initial_edca_process_fu_240_available_spaces_vi_o(1),
      O => \available_spaces_vi_reg[2]\
    );
\available_spaces_vi[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF8F8F8"
    )
        port map (
      I0 => ram_reg_2(4),
      I1 => grp_phy_txend_confirm_fu_292_available_spaces_vi_o_ap_vld,
      I2 => \available_spaces_vi_reg[2]_0\,
      I3 => ram_reg_2(3),
      I4 => grp_initial_edca_process_fu_240_available_spaces_vi_o_ap_vld,
      O => \ap_CS_fsm_reg[13]_11\
    );
\available_spaces_vi[2]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]_0\,
      I1 => Q(1),
      I2 => \ap_CS_fsm[12]_i_2__0_n_1\,
      O => \available_spaces_vi[2]_i_6_n_1\
    );
\available_spaces_vi[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E87000000870000"
    )
        port map (
      I0 => available_spaces_vi_s_reg_1125(1),
      I1 => available_spaces_vi_s_reg_1125(0),
      I2 => available_spaces_vi_s_reg_1125(2),
      I3 => \ap_CS_fsm[12]_i_2__0_n_1\,
      I4 => Q(1),
      I5 => \^ap_cs_fsm_reg[3]_0\,
      O => \available_spaces_vi[2]_i_7_n_1\
    );
\available_spaces_vi[2]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D000"
    )
        port map (
      I0 => \ap_CS_fsm[12]_i_2__0_n_1\,
      I1 => \^ap_cs_fsm_reg[3]_0\,
      I2 => grp_phy_txend_confirm_fu_292_ap_start_reg_reg_0(4),
      I3 => idle_waited_0_reg_107,
      O => grp_phy_txend_confirm_fu_292_available_spaces_vi_o_ap_vld
    );
\available_spaces_vi_s_reg_1125_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => available_spaces_vi(0),
      Q => available_spaces_vi_s_reg_1125(0),
      R => '0'
    );
\available_spaces_vi_s_reg_1125_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => available_spaces_vi(1),
      Q => available_spaces_vi_s_reg_1125(1),
      R => '0'
    );
\available_spaces_vi_s_reg_1125_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => available_spaces_vi(2),
      Q => available_spaces_vi_s_reg_1125(2),
      R => '0'
    );
\available_spaces_vo[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B1FFFFFFB1000000"
    )
        port map (
      I0 => \available_spaces_vo[2]_i_6_n_1\,
      I1 => available_spaces_vo_s_reg_1136(0),
      I2 => available_spaces_vo(0),
      I3 => ram_reg_2(4),
      I4 => grp_phy_txend_confirm_fu_292_available_spaces_vo_o_ap_vld,
      I5 => grp_initial_edca_process_fu_240_available_spaces_vo_o(0),
      O => \available_spaces_vo_s_reg_1136_reg[0]_0\
    );
\available_spaces_vo[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => grp_start_tx_fu_117_available_spaces_vo_o(1),
      I1 => ram_reg_2(4),
      I2 => grp_phy_txend_confirm_fu_292_available_spaces_vo_o_ap_vld,
      I3 => grp_start_tx_fu_119_available_spaces_vo_o(0),
      I4 => grp_initial_edca_process_fu_240_available_spaces_vo_o_ap_vld,
      I5 => available_spaces_vo(1),
      O => \ap_CS_fsm_reg[13]_1\
    );
\available_spaces_vo[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30F8FC70FC7030F8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\,
      I1 => Q(1),
      I2 => available_spaces_vo(1),
      I3 => grp_phy_txend_confirm_fu_292_read_pointer_vo_o_ap_vld,
      I4 => available_spaces_vo_s_reg_1136(0),
      I5 => available_spaces_vo_s_reg_1136(1),
      O => grp_start_tx_fu_117_available_spaces_vo_o(1)
    );
\available_spaces_vo[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4FFFFFFE4000000"
    )
        port map (
      I0 => \available_spaces_vo[2]_i_6_n_1\,
      I1 => \available_spaces_vo[2]_i_7_n_1\,
      I2 => available_spaces_vo(2),
      I3 => ram_reg_2(4),
      I4 => grp_phy_txend_confirm_fu_292_available_spaces_vo_o_ap_vld,
      I5 => grp_initial_edca_process_fu_240_available_spaces_vo_o(1),
      O => \available_spaces_vo_reg[2]\
    );
\available_spaces_vo[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF8F8F8"
    )
        port map (
      I0 => ram_reg_2(4),
      I1 => grp_phy_txend_confirm_fu_292_available_spaces_vo_o_ap_vld,
      I2 => \available_spaces_vo_reg[2]_0\,
      I3 => ram_reg_2(3),
      I4 => grp_initial_edca_process_fu_240_available_spaces_vo_o_ap_vld,
      O => \ap_CS_fsm_reg[13]_10\
    );
\available_spaces_vo[2]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"37"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\,
      I1 => Q(1),
      I2 => grp_phy_txend_confirm_fu_292_read_pointer_vo_o_ap_vld,
      O => \available_spaces_vo[2]_i_6_n_1\
    );
\available_spaces_vo[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7E812A80"
    )
        port map (
      I0 => grp_phy_txend_confirm_fu_292_read_pointer_vo_o_ap_vld,
      I1 => available_spaces_vo_s_reg_1136(1),
      I2 => available_spaces_vo_s_reg_1136(0),
      I3 => available_spaces_vo_s_reg_1136(2),
      I4 => \^ap_cs_fsm_reg[1]_0\,
      O => \available_spaces_vo[2]_i_7_n_1\
    );
\available_spaces_vo[2]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => grp_phy_txend_confirm_fu_292_read_pointer_vo_o_ap_vld,
      I1 => \^ap_cs_fsm_reg[1]_0\,
      I2 => grp_phy_txend_confirm_fu_292_ap_start_reg_reg_0(4),
      I3 => idle_waited_0_reg_107,
      O => grp_phy_txend_confirm_fu_292_available_spaces_vo_o_ap_vld
    );
\available_spaces_vo_s_reg_1136_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => available_spaces_vo(0),
      Q => available_spaces_vo_s_reg_1136(0),
      R => '0'
    );
\available_spaces_vo_s_reg_1136_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => available_spaces_vo(1),
      Q => available_spaces_vo_s_reg_1136(1),
      R => '0'
    );
\available_spaces_vo_s_reg_1136_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => available_spaces_vo(2),
      Q => available_spaces_vo_s_reg_1136(2),
      R => '0'
    );
\be2_0_reg_328[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FB0000000000"
    )
        port map (
      I0 => available_spaces_be(1),
      I1 => available_spaces_be(2),
      I2 => available_spaces_be(0),
      I3 => p_57_in,
      I4 => add_ln368_reg_90(1),
      I5 => add_ln368_reg_90(0),
      O => ap_NS_fsm155_out
    );
\be2_0_reg_328_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => be_reg_1356(0),
      Q => be2_0_reg_328(0),
      R => ap_NS_fsm155_out
    );
\be2_0_reg_328_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => be_reg_1356(1),
      Q => be2_0_reg_328(1),
      R => ap_NS_fsm155_out
    );
\be2_0_reg_328_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => be_reg_1356(2),
      Q => be2_0_reg_328(2),
      R => ap_NS_fsm155_out
    );
\be2_0_reg_328_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => be_reg_1356(3),
      Q => be2_0_reg_328(3),
      R => ap_NS_fsm155_out
    );
\be2_0_reg_328_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => be_reg_1356(4),
      Q => be2_0_reg_328(4),
      R => ap_NS_fsm155_out
    );
\be2_0_reg_328_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => be_reg_1356(5),
      Q => be2_0_reg_328(5),
      R => ap_NS_fsm155_out
    );
\be2_0_reg_328_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => be_reg_1356(6),
      Q => be2_0_reg_328(6),
      R => ap_NS_fsm155_out
    );
\be_0_reg_282_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => be_1_reg_1294(0),
      Q => be_0_reg_282(0),
      R => '0'
    );
\be_0_reg_282_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => be_1_reg_1294(1),
      Q => be_0_reg_282(1),
      R => '0'
    );
\be_0_reg_282_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => be_1_reg_1294(2),
      Q => be_0_reg_282(2),
      R => '0'
    );
\be_0_reg_282_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => be_1_reg_1294(3),
      Q => be_0_reg_282(3),
      R => '0'
    );
\be_0_reg_282_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => be_1_reg_1294(4),
      Q => be_0_reg_282(4),
      R => '0'
    );
\be_0_reg_282_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => be_1_reg_1294(5),
      Q => be_0_reg_282(5),
      R => '0'
    );
\be_0_reg_282_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => be_1_reg_1294(6),
      Q => be_0_reg_282(6),
      R => '0'
    );
\be_1_reg_1294[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => be_0_reg_282(0),
      O => be_1_fu_754_p2(0)
    );
\be_1_reg_1294[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => be_0_reg_282(0),
      I1 => be_0_reg_282(1),
      O => be_1_fu_754_p2(1)
    );
\be_1_reg_1294[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => be_0_reg_282(2),
      I1 => be_0_reg_282(1),
      I2 => be_0_reg_282(0),
      O => \be_1_reg_1294[2]_i_1__1_n_1\
    );
\be_1_reg_1294[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => be_0_reg_282(3),
      I1 => be_0_reg_282(1),
      I2 => be_0_reg_282(0),
      I3 => be_0_reg_282(2),
      O => be_1_fu_754_p2(3)
    );
\be_1_reg_1294[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => be_0_reg_282(2),
      I1 => be_0_reg_282(0),
      I2 => be_0_reg_282(1),
      I3 => be_0_reg_282(3),
      I4 => be_0_reg_282(4),
      O => be_1_fu_754_p2(4)
    );
\be_1_reg_1294[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => be_0_reg_282(5),
      I1 => be_0_reg_282(2),
      I2 => be_0_reg_282(0),
      I3 => be_0_reg_282(1),
      I4 => be_0_reg_282(3),
      I5 => be_0_reg_282(4),
      O => be_1_fu_754_p2(5)
    );
\be_1_reg_1294[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => be_0_reg_282(6),
      I1 => \be_1_reg_1294[6]_i_2__0_n_1\,
      I2 => be_0_reg_282(5),
      O => be_1_fu_754_p2(6)
    );
\be_1_reg_1294[6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => be_0_reg_282(4),
      I1 => be_0_reg_282(3),
      I2 => be_0_reg_282(1),
      I3 => be_0_reg_282(0),
      I4 => be_0_reg_282(2),
      O => \be_1_reg_1294[6]_i_2__0_n_1\
    );
\be_1_reg_1294_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => be_1_fu_754_p2(0),
      Q => be_1_reg_1294(0),
      R => '0'
    );
\be_1_reg_1294_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => be_1_fu_754_p2(1),
      Q => be_1_reg_1294(1),
      R => '0'
    );
\be_1_reg_1294_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \be_1_reg_1294[2]_i_1__1_n_1\,
      Q => be_1_reg_1294(2),
      R => '0'
    );
\be_1_reg_1294_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => be_1_fu_754_p2(3),
      Q => be_1_reg_1294(3),
      R => '0'
    );
\be_1_reg_1294_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => be_1_fu_754_p2(4),
      Q => be_1_reg_1294(4),
      R => '0'
    );
\be_1_reg_1294_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => be_1_fu_754_p2(5),
      Q => be_1_reg_1294(5),
      R => '0'
    );
\be_1_reg_1294_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => be_1_fu_754_p2(6),
      Q => be_1_reg_1294(6),
      R => '0'
    );
\be_reg_1356[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => be2_0_reg_328(0),
      O => be_fu_994_p2(0)
    );
\be_reg_1356[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => be2_0_reg_328(0),
      I1 => be2_0_reg_328(1),
      O => be_fu_994_p2(1)
    );
\be_reg_1356[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => be2_0_reg_328(2),
      I1 => be2_0_reg_328(0),
      I2 => be2_0_reg_328(1),
      O => be_fu_994_p2(2)
    );
\be_reg_1356[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => be2_0_reg_328(3),
      I1 => be2_0_reg_328(1),
      I2 => be2_0_reg_328(0),
      I3 => be2_0_reg_328(2),
      O => be_fu_994_p2(3)
    );
\be_reg_1356[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => be2_0_reg_328(2),
      I1 => be2_0_reg_328(0),
      I2 => be2_0_reg_328(1),
      I3 => be2_0_reg_328(3),
      I4 => be2_0_reg_328(4),
      O => be_fu_994_p2(4)
    );
\be_reg_1356[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => be2_0_reg_328(5),
      I1 => be2_0_reg_328(2),
      I2 => be2_0_reg_328(0),
      I3 => be2_0_reg_328(1),
      I4 => be2_0_reg_328(3),
      I5 => be2_0_reg_328(4),
      O => be_fu_994_p2(5)
    );
\be_reg_1356[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => be2_0_reg_328(6),
      I1 => \be_reg_1356[6]_i_2__0_n_1\,
      I2 => be2_0_reg_328(5),
      O => be_fu_994_p2(6)
    );
\be_reg_1356[6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => be2_0_reg_328(4),
      I1 => be2_0_reg_328(3),
      I2 => be2_0_reg_328(1),
      I3 => be2_0_reg_328(0),
      I4 => be2_0_reg_328(2),
      O => \be_reg_1356[6]_i_2__0_n_1\
    );
\be_reg_1356_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => be_fu_994_p2(0),
      Q => be_reg_1356(0),
      R => '0'
    );
\be_reg_1356_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => be_fu_994_p2(1),
      Q => be_reg_1356(1),
      R => '0'
    );
\be_reg_1356_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => be_fu_994_p2(2),
      Q => be_reg_1356(2),
      R => '0'
    );
\be_reg_1356_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => be_fu_994_p2(3),
      Q => be_reg_1356(3),
      R => '0'
    );
\be_reg_1356_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => be_fu_994_p2(4),
      Q => be_reg_1356(4),
      R => '0'
    );
\be_reg_1356_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => be_fu_994_p2(5),
      Q => be_reg_1356(5),
      R => '0'
    );
\be_reg_1356_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => be_fu_994_p2(6),
      Q => be_reg_1356(6),
      R => '0'
    );
\bk1_0_reg_340[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FB00000000"
    )
        port map (
      I0 => available_spaces_bk(1),
      I1 => available_spaces_bk(2),
      I2 => available_spaces_bk(0),
      I3 => add_ln368_reg_90(1),
      I4 => add_ln368_reg_90(0),
      I5 => p_57_in,
      O => ap_NS_fsm161_out
    );
\bk1_0_reg_340_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => bk_reg_1369(0),
      Q => bk1_0_reg_340(0),
      R => ap_NS_fsm161_out
    );
\bk1_0_reg_340_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => bk_reg_1369(1),
      Q => bk1_0_reg_340(1),
      R => ap_NS_fsm161_out
    );
\bk1_0_reg_340_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => bk_reg_1369(2),
      Q => bk1_0_reg_340(2),
      R => ap_NS_fsm161_out
    );
\bk1_0_reg_340_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => bk_reg_1369(3),
      Q => bk1_0_reg_340(3),
      R => ap_NS_fsm161_out
    );
\bk1_0_reg_340_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => bk_reg_1369(4),
      Q => bk1_0_reg_340(4),
      R => ap_NS_fsm161_out
    );
\bk1_0_reg_340_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => bk_reg_1369(5),
      Q => bk1_0_reg_340(5),
      R => ap_NS_fsm161_out
    );
\bk1_0_reg_340_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => bk_reg_1369(6),
      Q => bk1_0_reg_340(6),
      R => ap_NS_fsm161_out
    );
\bk_0_reg_293_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => bk_1_reg_1312(0),
      Q => bk_0_reg_293(0),
      R => '0'
    );
\bk_0_reg_293_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => bk_1_reg_1312(1),
      Q => bk_0_reg_293(1),
      R => '0'
    );
\bk_0_reg_293_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => bk_1_reg_1312(2),
      Q => bk_0_reg_293(2),
      R => '0'
    );
\bk_0_reg_293_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => bk_1_reg_1312(3),
      Q => bk_0_reg_293(3),
      R => '0'
    );
\bk_0_reg_293_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => bk_1_reg_1312(4),
      Q => bk_0_reg_293(4),
      R => '0'
    );
\bk_0_reg_293_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => bk_1_reg_1312(5),
      Q => bk_0_reg_293(5),
      R => '0'
    );
\bk_0_reg_293_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => bk_1_reg_1312(6),
      Q => bk_0_reg_293(6),
      R => '0'
    );
\bk_1_reg_1312[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bk_0_reg_293(0),
      O => bk_1_fu_816_p2(0)
    );
\bk_1_reg_1312[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => bk_0_reg_293(0),
      I1 => bk_0_reg_293(1),
      O => bk_1_fu_816_p2(1)
    );
\bk_1_reg_1312[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => bk_0_reg_293(2),
      I1 => bk_0_reg_293(1),
      I2 => bk_0_reg_293(0),
      O => \bk_1_reg_1312[2]_i_1__1_n_1\
    );
\bk_1_reg_1312[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => bk_0_reg_293(3),
      I1 => bk_0_reg_293(1),
      I2 => bk_0_reg_293(0),
      I3 => bk_0_reg_293(2),
      O => bk_1_fu_816_p2(3)
    );
\bk_1_reg_1312[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => bk_0_reg_293(2),
      I1 => bk_0_reg_293(0),
      I2 => bk_0_reg_293(1),
      I3 => bk_0_reg_293(3),
      I4 => bk_0_reg_293(4),
      O => bk_1_fu_816_p2(4)
    );
\bk_1_reg_1312[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => bk_0_reg_293(5),
      I1 => bk_0_reg_293(2),
      I2 => bk_0_reg_293(0),
      I3 => bk_0_reg_293(1),
      I4 => bk_0_reg_293(3),
      I5 => bk_0_reg_293(4),
      O => bk_1_fu_816_p2(5)
    );
\bk_1_reg_1312[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => bk_0_reg_293(6),
      I1 => \bk_1_reg_1312[6]_i_2__0_n_1\,
      I2 => bk_0_reg_293(5),
      O => bk_1_fu_816_p2(6)
    );
\bk_1_reg_1312[6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => bk_0_reg_293(4),
      I1 => bk_0_reg_293(3),
      I2 => bk_0_reg_293(1),
      I3 => bk_0_reg_293(0),
      I4 => bk_0_reg_293(2),
      O => \bk_1_reg_1312[6]_i_2__0_n_1\
    );
\bk_1_reg_1312_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => bk_1_fu_816_p2(0),
      Q => bk_1_reg_1312(0),
      R => '0'
    );
\bk_1_reg_1312_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => bk_1_fu_816_p2(1),
      Q => bk_1_reg_1312(1),
      R => '0'
    );
\bk_1_reg_1312_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \bk_1_reg_1312[2]_i_1__1_n_1\,
      Q => bk_1_reg_1312(2),
      R => '0'
    );
\bk_1_reg_1312_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => bk_1_fu_816_p2(3),
      Q => bk_1_reg_1312(3),
      R => '0'
    );
\bk_1_reg_1312_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => bk_1_fu_816_p2(4),
      Q => bk_1_reg_1312(4),
      R => '0'
    );
\bk_1_reg_1312_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => bk_1_fu_816_p2(5),
      Q => bk_1_reg_1312(5),
      R => '0'
    );
\bk_1_reg_1312_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => bk_1_fu_816_p2(6),
      Q => bk_1_reg_1312(6),
      R => '0'
    );
\bk_reg_1369[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bk1_0_reg_340(0),
      O => bk_fu_1057_p2(0)
    );
\bk_reg_1369[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => bk1_0_reg_340(0),
      I1 => bk1_0_reg_340(1),
      O => bk_fu_1057_p2(1)
    );
\bk_reg_1369[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => bk1_0_reg_340(2),
      I1 => bk1_0_reg_340(0),
      I2 => bk1_0_reg_340(1),
      O => bk_fu_1057_p2(2)
    );
\bk_reg_1369[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => bk1_0_reg_340(3),
      I1 => bk1_0_reg_340(1),
      I2 => bk1_0_reg_340(0),
      I3 => bk1_0_reg_340(2),
      O => bk_fu_1057_p2(3)
    );
\bk_reg_1369[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => bk1_0_reg_340(2),
      I1 => bk1_0_reg_340(0),
      I2 => bk1_0_reg_340(1),
      I3 => bk1_0_reg_340(3),
      I4 => bk1_0_reg_340(4),
      O => bk_fu_1057_p2(4)
    );
\bk_reg_1369[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => bk1_0_reg_340(5),
      I1 => bk1_0_reg_340(2),
      I2 => bk1_0_reg_340(0),
      I3 => bk1_0_reg_340(1),
      I4 => bk1_0_reg_340(3),
      I5 => bk1_0_reg_340(4),
      O => bk_fu_1057_p2(5)
    );
\bk_reg_1369[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => bk1_0_reg_340(6),
      I1 => \bk_reg_1369[6]_i_2__0_n_1\,
      I2 => bk1_0_reg_340(5),
      O => bk_fu_1057_p2(6)
    );
\bk_reg_1369[6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => bk1_0_reg_340(4),
      I1 => bk1_0_reg_340(3),
      I2 => bk1_0_reg_340(1),
      I3 => bk1_0_reg_340(0),
      I4 => bk1_0_reg_340(2),
      O => \bk_reg_1369[6]_i_2__0_n_1\
    );
\bk_reg_1369_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => bk_fu_1057_p2(0),
      Q => bk_reg_1369(0),
      R => '0'
    );
\bk_reg_1369_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => bk_fu_1057_p2(1),
      Q => bk_reg_1369(1),
      R => '0'
    );
\bk_reg_1369_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => bk_fu_1057_p2(2),
      Q => bk_reg_1369(2),
      R => '0'
    );
\bk_reg_1369_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => bk_fu_1057_p2(3),
      Q => bk_reg_1369(3),
      R => '0'
    );
\bk_reg_1369_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => bk_fu_1057_p2(4),
      Q => bk_reg_1369(4),
      R => '0'
    );
\bk_reg_1369_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => bk_fu_1057_p2(5),
      Q => bk_reg_1369(5),
      R => '0'
    );
\bk_reg_1369_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => bk_fu_1057_p2(6),
      Q => bk_reg_1369(6),
      R => '0'
    );
\current_txop_holder_o[0]_INST_0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^grp_start_tx_fu_117_ap_start_reg_reg\,
      I1 => grp_phy_txend_confirm_fu_292_ap_start_reg_reg_0(4),
      I2 => idle_waited_0_reg_107,
      O => \ap_CS_fsm_reg[16]_0\
    );
\current_txop_holder_o[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF0FFF0FE000E000"
    )
        port map (
      I0 => grp_phy_txend_confirm_fu_292_ap_start_reg_reg_0(1),
      I1 => grp_phy_txend_confirm_fu_292_ap_start_reg_reg_0(2),
      I2 => ram_reg_2(4),
      I3 => \current_txop_holder_o[1]_INST_0_i_1_n_1\,
      I4 => current_txop_holder_o_1_sn_1,
      I5 => \current_txop_holder_o[1]_0\,
      O => current_txop_holder_o(0)
    );
\current_txop_holder_o[1]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => grp_phy_txend_confirm_fu_292_ap_start_reg_reg_0(3),
      I1 => idle_waited_0_reg_107,
      I2 => grp_phy_txend_confirm_fu_292_ap_start_reg_reg_0(4),
      I3 => \^grp_start_tx_fu_117_ap_start_reg_reg\,
      O => \current_txop_holder_o[1]_INST_0_i_1_n_1\
    );
\current_txop_holder_o[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DD80"
    )
        port map (
      I0 => ram_reg_2(4),
      I1 => \current_txop_holder_o[2]_INST_0_i_1_n_1\,
      I2 => current_txop_holder_o_1_sn_1,
      I3 => \current_txop_holder_o[2]\,
      O => current_txop_holder_o(1)
    );
\current_txop_holder_o[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001111111"
    )
        port map (
      I0 => grp_phy_txend_confirm_fu_292_ap_start_reg_reg_0(2),
      I1 => grp_phy_txend_confirm_fu_292_ap_start_reg_reg_0(1),
      I2 => \^grp_start_tx_fu_117_ap_start_reg_reg\,
      I3 => grp_phy_txend_confirm_fu_292_ap_start_reg_reg_0(4),
      I4 => idle_waited_0_reg_107,
      I5 => grp_phy_txend_confirm_fu_292_ap_start_reg_reg_0(3),
      O => \current_txop_holder_o[2]_INST_0_i_1_n_1\
    );
\grp_enqueue_dequeue_fram_fu_44_ap_start_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5C0"
    )
        port map (
      I0 => grp_enqueue_dequeue_fram_fu_44_ap_ready,
      I1 => grp_start_tx_fu_117_ap_start_reg,
      I2 => Q(0),
      I3 => grp_enqueue_dequeue_fram_fu_44_ap_start_reg,
      O => \ap_CS_fsm_reg[17]_0\
    );
grp_phy_txend_confirm_fu_292_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF2FFF00"
    )
        port map (
      I0 => idle_waited_0_reg_107,
      I1 => \^grp_start_tx_fu_117_ap_start_reg_reg\,
      I2 => grp_phy_txend_confirm_fu_292_ap_start_reg_reg_0(4),
      I3 => grp_phy_txend_confirm_fu_292_ap_start_reg0,
      I4 => grp_phy_txend_confirm_fu_292_ap_start_reg,
      O => \idle_waited_0_reg_107_reg[0]\
    );
grp_start_tx_fu_117_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF45FFFFFF0000"
    )
        port map (
      I0 => grp_enqueue_dequeue_fram_fu_44_ap_ready,
      I1 => grp_enqueue_dequeue_fram_fu_44_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => Q(1),
      I4 => ap_NS_fsm118_out,
      I5 => grp_start_tx_fu_117_ap_start_reg,
      O => \ap_CS_fsm_reg[17]_1\
    );
\mac_frame_address0[0]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFBABBEEEFAAAB"
    )
        port map (
      I0 => \mac_frame_address0[0]_INST_0_i_5_n_1\,
      I1 => ap_CS_fsm_state17,
      I2 => ap_CS_fsm_state15,
      I3 => \mac_frame_address0[0]_INST_0_i_6_n_1\,
      I4 => bk1_0_reg_340(0),
      I5 => be2_0_reg_328(0),
      O => grp_phy_txend_confirm_fu_292_frame_to_transfer_address0(0)
    );
\mac_frame_address0[0]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => vo_0_reg_260(0),
      I1 => ap_CS_fsm_state4,
      I2 => vi_0_reg_271(0),
      I3 => ap_CS_fsm_state6,
      I4 => be_0_reg_282(0),
      I5 => mac_frame_ce0_INST_0_i_4_n_1,
      O => \mac_frame_address0[0]_INST_0_i_5_n_1\
    );
\mac_frame_address0[0]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D0C1D3F1D3F1D3F"
    )
        port map (
      I0 => vo4_0_reg_304(0),
      I1 => ap_CS_fsm_state13,
      I2 => vi3_0_reg_316(0),
      I3 => ap_CS_fsm_state11,
      I4 => bk_0_reg_293(0),
      I5 => ap_CS_fsm_state8,
      O => \mac_frame_address0[0]_INST_0_i_6_n_1\
    );
\mac_frame_address0[1]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFBABBEEEFAAAB"
    )
        port map (
      I0 => \mac_frame_address0[1]_INST_0_i_5_n_1\,
      I1 => ap_CS_fsm_state17,
      I2 => ap_CS_fsm_state15,
      I3 => \mac_frame_address0[1]_INST_0_i_6_n_1\,
      I4 => bk1_0_reg_340(1),
      I5 => be2_0_reg_328(1),
      O => grp_phy_txend_confirm_fu_292_frame_to_transfer_address0(1)
    );
\mac_frame_address0[1]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => vo_0_reg_260(1),
      I1 => ap_CS_fsm_state4,
      I2 => vi_0_reg_271(1),
      I3 => ap_CS_fsm_state6,
      I4 => be_0_reg_282(1),
      I5 => mac_frame_ce0_INST_0_i_4_n_1,
      O => \mac_frame_address0[1]_INST_0_i_5_n_1\
    );
\mac_frame_address0[1]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D0C1D3F1D3F1D3F"
    )
        port map (
      I0 => vo4_0_reg_304(1),
      I1 => ap_CS_fsm_state13,
      I2 => vi3_0_reg_316(1),
      I3 => ap_CS_fsm_state11,
      I4 => bk_0_reg_293(1),
      I5 => ap_CS_fsm_state8,
      O => \mac_frame_address0[1]_INST_0_i_6_n_1\
    );
\mac_frame_address0[2]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFBABBEEEFAAAB"
    )
        port map (
      I0 => \mac_frame_address0[2]_INST_0_i_5_n_1\,
      I1 => ap_CS_fsm_state17,
      I2 => ap_CS_fsm_state15,
      I3 => \mac_frame_address0[2]_INST_0_i_6_n_1\,
      I4 => bk1_0_reg_340(2),
      I5 => be2_0_reg_328(2),
      O => grp_phy_txend_confirm_fu_292_frame_to_transfer_address0(2)
    );
\mac_frame_address0[2]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => vo_0_reg_260(2),
      I1 => ap_CS_fsm_state4,
      I2 => vi_0_reg_271(2),
      I3 => ap_CS_fsm_state6,
      I4 => be_0_reg_282(2),
      I5 => mac_frame_ce0_INST_0_i_4_n_1,
      O => \mac_frame_address0[2]_INST_0_i_5_n_1\
    );
\mac_frame_address0[2]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D0C1D3F1D3F1D3F"
    )
        port map (
      I0 => vo4_0_reg_304(2),
      I1 => ap_CS_fsm_state13,
      I2 => vi3_0_reg_316(2),
      I3 => ap_CS_fsm_state11,
      I4 => bk_0_reg_293(2),
      I5 => ap_CS_fsm_state8,
      O => \mac_frame_address0[2]_INST_0_i_6_n_1\
    );
\mac_frame_address0[3]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFBABBEEEFAAAB"
    )
        port map (
      I0 => \mac_frame_address0[3]_INST_0_i_5_n_1\,
      I1 => ap_CS_fsm_state17,
      I2 => ap_CS_fsm_state15,
      I3 => \mac_frame_address0[3]_INST_0_i_6_n_1\,
      I4 => bk1_0_reg_340(3),
      I5 => be2_0_reg_328(3),
      O => grp_phy_txend_confirm_fu_292_frame_to_transfer_address0(3)
    );
\mac_frame_address0[3]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => vo_0_reg_260(3),
      I1 => ap_CS_fsm_state4,
      I2 => vi_0_reg_271(3),
      I3 => ap_CS_fsm_state6,
      I4 => be_0_reg_282(3),
      I5 => mac_frame_ce0_INST_0_i_4_n_1,
      O => \mac_frame_address0[3]_INST_0_i_5_n_1\
    );
\mac_frame_address0[3]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D0C1D3F1D3F1D3F"
    )
        port map (
      I0 => vo4_0_reg_304(3),
      I1 => ap_CS_fsm_state13,
      I2 => vi3_0_reg_316(3),
      I3 => ap_CS_fsm_state11,
      I4 => bk_0_reg_293(3),
      I5 => ap_CS_fsm_state8,
      O => \mac_frame_address0[3]_INST_0_i_6_n_1\
    );
\mac_frame_address0[4]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFBABBEEEFAAAB"
    )
        port map (
      I0 => \mac_frame_address0[4]_INST_0_i_5_n_1\,
      I1 => ap_CS_fsm_state17,
      I2 => ap_CS_fsm_state15,
      I3 => \mac_frame_address0[4]_INST_0_i_6_n_1\,
      I4 => bk1_0_reg_340(4),
      I5 => be2_0_reg_328(4),
      O => grp_phy_txend_confirm_fu_292_frame_to_transfer_address0(4)
    );
\mac_frame_address0[4]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => vo_0_reg_260(4),
      I1 => ap_CS_fsm_state4,
      I2 => vi_0_reg_271(4),
      I3 => ap_CS_fsm_state6,
      I4 => be_0_reg_282(4),
      I5 => mac_frame_ce0_INST_0_i_4_n_1,
      O => \mac_frame_address0[4]_INST_0_i_5_n_1\
    );
\mac_frame_address0[4]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D0C1D3F1D3F1D3F"
    )
        port map (
      I0 => vo4_0_reg_304(4),
      I1 => ap_CS_fsm_state13,
      I2 => vi3_0_reg_316(4),
      I3 => ap_CS_fsm_state11,
      I4 => bk_0_reg_293(4),
      I5 => ap_CS_fsm_state8,
      O => \mac_frame_address0[4]_INST_0_i_6_n_1\
    );
\mac_frame_address0[5]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFBABBEEEFAAAB"
    )
        port map (
      I0 => \mac_frame_address0[5]_INST_0_i_5_n_1\,
      I1 => ap_CS_fsm_state17,
      I2 => ap_CS_fsm_state15,
      I3 => \mac_frame_address0[5]_INST_0_i_6_n_1\,
      I4 => bk1_0_reg_340(5),
      I5 => be2_0_reg_328(5),
      O => grp_phy_txend_confirm_fu_292_frame_to_transfer_address0(5)
    );
\mac_frame_address0[5]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => vo_0_reg_260(5),
      I1 => ap_CS_fsm_state4,
      I2 => vi_0_reg_271(5),
      I3 => ap_CS_fsm_state6,
      I4 => be_0_reg_282(5),
      I5 => mac_frame_ce0_INST_0_i_4_n_1,
      O => \mac_frame_address0[5]_INST_0_i_5_n_1\
    );
\mac_frame_address0[5]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D0C1D3F1D3F1D3F"
    )
        port map (
      I0 => vo4_0_reg_304(5),
      I1 => ap_CS_fsm_state13,
      I2 => vi3_0_reg_316(5),
      I3 => ap_CS_fsm_state11,
      I4 => bk_0_reg_293(5),
      I5 => ap_CS_fsm_state8,
      O => \mac_frame_address0[5]_INST_0_i_6_n_1\
    );
\mac_frame_address0[6]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAA00AACCAA0F"
    )
        port map (
      I0 => bk1_0_reg_340(6),
      I1 => be2_0_reg_328(6),
      I2 => \mac_frame_address0[6]_INST_0_i_8_n_1\,
      I3 => ap_CS_fsm_state17,
      I4 => ap_CS_fsm_state15,
      I5 => \mac_frame_address0[6]_INST_0_i_9_n_1\,
      O => \bk1_0_reg_340_reg[6]_0\
    );
\mac_frame_address0[6]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => vo_0_reg_260(6),
      I1 => ap_CS_fsm_state4,
      I2 => vi_0_reg_271(6),
      I3 => ap_CS_fsm_state6,
      I4 => be_0_reg_282(6),
      I5 => mac_frame_ce0_INST_0_i_4_n_1,
      O => \vo_0_reg_260_reg[6]_0\
    );
\mac_frame_address0[6]_INST_0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0035FF35"
    )
        port map (
      I0 => bk_0_reg_293(6),
      I1 => vo4_0_reg_304(6),
      I2 => ap_CS_fsm_state11,
      I3 => ap_CS_fsm_state13,
      I4 => vi3_0_reg_316(6),
      O => \mac_frame_address0[6]_INST_0_i_8_n_1\
    );
\mac_frame_address0[6]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => ap_CS_fsm_state13,
      I1 => ap_CS_fsm_state11,
      I2 => ap_CS_fsm_state8,
      O => \mac_frame_address0[6]_INST_0_i_9_n_1\
    );
mac_frame_ce0_INST_0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => ram_reg_2(4),
      I1 => ap_CS_fsm_state6,
      I2 => ap_CS_fsm_state4,
      I3 => ap_CS_fsm_state2,
      I4 => mac_frame_ce0_INST_0_i_4_n_1,
      O => \ap_CS_fsm_reg[13]_9\
    );
mac_frame_ce0_INST_0_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => ap_CS_fsm_state17,
      I1 => ap_CS_fsm_state15,
      I2 => ap_CS_fsm_state8,
      I3 => ap_CS_fsm_state11,
      I4 => ap_CS_fsm_state13,
      O => mac_frame_ce0_INST_0_i_4_n_1
    );
mac_frame_we0_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70707F707F707F70"
    )
        port map (
      I0 => mac_frame_we0_INST_0_i_1_n_1,
      I1 => mac_frame_we0_INST_0_i_2_n_1,
      I2 => ram_reg_2(4),
      I3 => ram_reg_2(3),
      I4 => mac_frame_we0_0,
      I5 => mac_frame_we0_1,
      O => mac_frame_we0
    );
mac_frame_we0_INST_0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_CS_fsm_state15,
      I1 => ap_CS_fsm_state17,
      O => mac_frame_we0_INST_0_i_1_n_1
    );
mac_frame_we0_INST_0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_CS_fsm_state11,
      I1 => ap_CS_fsm_state13,
      O => mac_frame_we0_INST_0_i_2_n_1
    );
\mul_ln114_reg_1250[-1111111103]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \read_pointer_bk_load_reg_1191_reg[0]_0\(1),
      I1 => \read_pointer_bk_load_reg_1191_reg[0]_0\(0),
      O => \^read_pointer_bk_reg[0]\(2)
    );
\mul_ln114_reg_1250[-1111111104]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \read_pointer_bk_load_reg_1191_reg[0]_0\(0),
      I1 => \read_pointer_bk_load_reg_1191_reg[0]_0\(1),
      O => \^read_pointer_bk_reg[0]\(1)
    );
\mul_ln114_reg_1250[-1111111105]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \read_pointer_bk_load_reg_1191_reg[0]_0\(1),
      I1 => \read_pointer_bk_load_reg_1191_reg[0]_0\(0),
      O => \^read_pointer_bk_reg[0]\(0)
    );
\mul_ln114_reg_1250_reg[-1111111103]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm161_out,
      D => \^read_pointer_bk_reg[0]\(2),
      Q => mul_ln114_reg_1250(8),
      R => '0'
    );
\mul_ln114_reg_1250_reg[-1111111104]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm161_out,
      D => \^read_pointer_bk_reg[0]\(1),
      Q => mul_ln114_reg_1250(7),
      R => '0'
    );
\mul_ln114_reg_1250_reg[-1111111105]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm161_out,
      D => \^read_pointer_bk_reg[0]\(0),
      Q => mul_ln114_reg_1250(6),
      R => '0'
    );
\mul_ln114_reg_1250_reg[-1111111106]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm161_out,
      D => \read_pointer_bk_load_reg_1191_reg[0]_0\(1),
      Q => mul_ln114_reg_1250(5),
      R => '0'
    );
\mul_ln114_reg_1250_reg[-1111111108]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm161_out,
      D => \read_pointer_bk_load_reg_1191_reg[0]_0\(0),
      Q => mul_ln114_reg_1250(3),
      R => '0'
    );
\mul_ln127_reg_1242[-1111111103]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \read_pointer_be_load_reg_1196_reg[0]_0\(1),
      I1 => \read_pointer_be_load_reg_1196_reg[0]_0\(0),
      O => \^read_pointer_be_reg[0]\(2)
    );
\mul_ln127_reg_1242[-1111111104]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \read_pointer_be_load_reg_1196_reg[0]_0\(0),
      I1 => \read_pointer_be_load_reg_1196_reg[0]_0\(1),
      O => \^read_pointer_be_reg[0]\(1)
    );
\mul_ln127_reg_1242[-1111111105]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \read_pointer_be_load_reg_1196_reg[0]_0\(1),
      I1 => \read_pointer_be_load_reg_1196_reg[0]_0\(0),
      O => \^read_pointer_be_reg[0]\(0)
    );
\mul_ln127_reg_1242_reg[-1111111103]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm155_out,
      D => \^read_pointer_be_reg[0]\(2),
      Q => mul_ln127_reg_1242_reg(8),
      R => '0'
    );
\mul_ln127_reg_1242_reg[-1111111104]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm155_out,
      D => \^read_pointer_be_reg[0]\(1),
      Q => mul_ln127_reg_1242_reg(7),
      R => '0'
    );
\mul_ln127_reg_1242_reg[-1111111105]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm155_out,
      D => \^read_pointer_be_reg[0]\(0),
      Q => mul_ln127_reg_1242_reg(6),
      R => '0'
    );
\mul_ln127_reg_1242_reg[-1111111106]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm155_out,
      D => \read_pointer_be_load_reg_1196_reg[0]_0\(1),
      Q => mul_ln127_reg_1242_reg(5),
      R => '0'
    );
\mul_ln127_reg_1242_reg[-1111111108]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm155_out,
      D => \read_pointer_be_load_reg_1196_reg[0]_0\(0),
      Q => mul_ln127_reg_1242_reg(3),
      R => '0'
    );
\mul_ln140_reg_1234[-1111111103]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \read_pointer_vi_load_reg_1201_reg[0]_0\(1),
      I1 => \read_pointer_vi_load_reg_1201_reg[0]_0\(0),
      O => \^read_pointer_vi_reg[0]\(2)
    );
\mul_ln140_reg_1234[-1111111104]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \read_pointer_vi_load_reg_1201_reg[0]_0\(0),
      I1 => \read_pointer_vi_load_reg_1201_reg[0]_0\(1),
      O => \^read_pointer_vi_reg[0]\(1)
    );
\mul_ln140_reg_1234[-1111111105]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \read_pointer_vi_load_reg_1201_reg[0]_0\(1),
      I1 => \read_pointer_vi_load_reg_1201_reg[0]_0\(0),
      O => \^read_pointer_vi_reg[0]\(0)
    );
\mul_ln140_reg_1234_reg[-1111111103]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm150_out,
      D => \^read_pointer_vi_reg[0]\(2),
      Q => mul_ln140_reg_1234_reg(8),
      R => '0'
    );
\mul_ln140_reg_1234_reg[-1111111104]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm150_out,
      D => \^read_pointer_vi_reg[0]\(1),
      Q => mul_ln140_reg_1234_reg(7),
      R => '0'
    );
\mul_ln140_reg_1234_reg[-1111111105]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm150_out,
      D => \^read_pointer_vi_reg[0]\(0),
      Q => mul_ln140_reg_1234_reg(6),
      R => '0'
    );
\mul_ln140_reg_1234_reg[-1111111106]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm150_out,
      D => \read_pointer_vi_load_reg_1201_reg[0]_0\(1),
      Q => mul_ln140_reg_1234_reg(5),
      R => '0'
    );
\mul_ln140_reg_1234_reg[-1111111108]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm150_out,
      D => \read_pointer_vi_load_reg_1201_reg[0]_0\(0),
      Q => mul_ln140_reg_1234_reg(3),
      R => '0'
    );
\mul_ln153_reg_1226[-1111111103]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \read_pointer_vo_load_reg_1206_reg[0]_0\(1),
      I1 => \read_pointer_vo_load_reg_1206_reg[0]_0\(0),
      O => \^read_pointer_vo_reg[0]\(2)
    );
\mul_ln153_reg_1226[-1111111104]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \read_pointer_vo_load_reg_1206_reg[0]_0\(0),
      I1 => \read_pointer_vo_load_reg_1206_reg[0]_0\(1),
      O => \^read_pointer_vo_reg[0]\(1)
    );
\mul_ln153_reg_1226[-1111111105]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \read_pointer_vo_load_reg_1206_reg[0]_0\(1),
      I1 => \read_pointer_vo_load_reg_1206_reg[0]_0\(0),
      O => \^read_pointer_vo_reg[0]\(0)
    );
\mul_ln153_reg_1226_reg[-1111111103]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm145_out,
      D => \^read_pointer_vo_reg[0]\(2),
      Q => mul_ln153_reg_1226_reg(8),
      R => '0'
    );
\mul_ln153_reg_1226_reg[-1111111104]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm145_out,
      D => \^read_pointer_vo_reg[0]\(1),
      Q => mul_ln153_reg_1226_reg(7),
      R => '0'
    );
\mul_ln153_reg_1226_reg[-1111111105]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm145_out,
      D => \^read_pointer_vo_reg[0]\(0),
      Q => mul_ln153_reg_1226_reg(6),
      R => '0'
    );
\mul_ln153_reg_1226_reg[-1111111106]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm145_out,
      D => \read_pointer_vo_load_reg_1206_reg[0]_0\(1),
      Q => mul_ln153_reg_1226_reg(5),
      R => '0'
    );
\mul_ln153_reg_1226_reg[-1111111108]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm145_out,
      D => \read_pointer_vo_load_reg_1206_reg[0]_0\(0),
      Q => mul_ln153_reg_1226_reg(3),
      R => '0'
    );
ram_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
        port map (
      I0 => ram_reg_i_55_n_1,
      I1 => ram_reg_i_56_n_1,
      I2 => ram_reg_2(4),
      I3 => ram_reg_3(2),
      I4 => ram_reg_4,
      I5 => ram_reg_5,
      O => ADDRARDADDR(2)
    );
ram_reg_i_102: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAA0082"
    )
        port map (
      I0 => ram_reg_i_187_n_1,
      I1 => \^mul_ln153_reg_1226_reg[-1111111106]_0\(0),
      I2 => \^mul_ln153_reg_1226_reg[-1111111106]_0\(1),
      I3 => ram_reg_i_189_n_1,
      I4 => ram_reg_i_190_n_1,
      I5 => ram_reg_i_141_n_1,
      O => ram_reg_i_102_n_1
    );
ram_reg_i_103: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_i_103_n_1,
      CO(2) => ram_reg_i_103_n_2,
      CO(1) => ram_reg_i_103_n_3,
      CO(0) => ram_reg_i_103_n_4,
      CYINIT => '0',
      DI(3) => mul_ln127_reg_1242_reg(5),
      DI(2) => '0',
      DI(1) => mul_ln127_reg_1242_reg(3),
      DI(0) => mul_ln127_reg_1242_reg(5),
      O(3 downto 2) => \^o\(1 downto 0),
      O(1) => zext_ln127_1_fu_1005_p1(3),
      O(0) => NLW_ram_reg_i_103_O_UNCONNECTED(0),
      S(3) => ram_reg_i_191_n_1,
      S(2) => be2_0_reg_328(4),
      S(1) => ram_reg_i_192_n_1,
      S(0) => zext_ln127_1_fu_1005_p1(2)
    );
ram_reg_i_104: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_i_104_n_1,
      CO(2) => ram_reg_i_104_n_2,
      CO(1) => ram_reg_i_104_n_3,
      CO(0) => ram_reg_i_104_n_4,
      CYINIT => '0',
      DI(3 downto 0) => bk1_0_reg_340(5 downto 2),
      O(3) => ram_reg_i_104_n_5,
      O(2) => ram_reg_i_104_n_6,
      O(1) => ram_reg_i_104_n_7,
      O(0) => NLW_ram_reg_i_104_O_UNCONNECTED(0),
      S(3) => ram_reg_i_194_n_1,
      S(2) => bk1_0_reg_340(4),
      S(1) => ram_reg_i_195_n_1,
      S(0) => ram_reg_i_196_n_1
    );
ram_reg_i_109: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20202320"
    )
        port map (
      I0 => \^mul_ln153_reg_1226_reg[-1111111106]_0\(0),
      I1 => ap_CS_fsm_state12,
      I2 => ap_CS_fsm_state10,
      I3 => ap_CS_fsm_state9,
      I4 => add_ln58_reg_1322(4),
      I5 => ram_reg_i_209_n_1,
      O => ram_reg_i_109_n_1
    );
ram_reg_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => grp_phy_txend_confirm_fu_292_edca_queues_address0(1),
      I1 => ram_reg_2(4),
      I2 => ram_reg_3(1),
      I3 => ram_reg_2(1),
      I4 => ram_reg_2(2),
      I5 => ram_reg_6,
      O => ADDRARDADDR(1)
    );
ram_reg_i_110: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFA3A3FFFFFFFF"
    )
        port map (
      I0 => add_ln84_reg_1286(4),
      I1 => add_ln97_reg_1268(4),
      I2 => ap_CS_fsm_state5,
      I3 => add_ln71_reg_1304(4),
      I4 => ap_CS_fsm_state7,
      I5 => ram_reg_i_150_n_1,
      O => ram_reg_i_110_n_1
    );
ram_reg_i_115: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF02F2"
    )
        port map (
      I0 => ap_CS_fsm_state10,
      I1 => p_0_in(3),
      I2 => ap_CS_fsm_state12,
      I3 => zext_ln140_1_fu_942_p1(3),
      I4 => ap_CS_fsm_state14,
      I5 => ap_CS_fsm_state16,
      O => ram_reg_i_115_n_1
    );
ram_reg_i_116: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEEEFE"
    )
        port map (
      I0 => ap_CS_fsm_state12,
      I1 => ap_CS_fsm_state10,
      I2 => ram_reg_i_212_n_1,
      I3 => ap_CS_fsm_state9,
      I4 => add_ln58_reg_1322(3),
      O => ram_reg_i_116_n_1
    );
ram_reg_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => grp_phy_txend_confirm_fu_292_edca_queues_address0(0),
      I1 => ram_reg_2(4),
      I2 => ram_reg_3(0),
      I3 => ram_reg_2(1),
      I4 => ram_reg_2(2),
      I5 => ram_reg_8,
      O => ADDRARDADDR(0)
    );
ram_reg_i_121: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFB000B0"
    )
        port map (
      I0 => add_ln58_reg_1322(2),
      I1 => ap_CS_fsm_state9,
      I2 => ram_reg_i_215_n_1,
      I3 => ap_CS_fsm_state10,
      I4 => p_0_in(2),
      I5 => ap_CS_fsm_state12,
      O => ram_reg_i_121_n_1
    );
ram_reg_i_127: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAABA"
    )
        port map (
      I0 => ram_reg_i_219_n_1,
      I1 => add_ln58_reg_1322(1),
      I2 => ap_CS_fsm_state9,
      I3 => ap_CS_fsm_state10,
      I4 => ap_CS_fsm_state12,
      O => ram_reg_i_127_n_1
    );
ram_reg_i_128: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB800B8FFFFFFFF"
    )
        port map (
      I0 => add_ln84_reg_1286(1),
      I1 => ap_CS_fsm_state5,
      I2 => add_ln97_reg_1268(1),
      I3 => ap_CS_fsm_state7,
      I4 => add_ln71_reg_1304(1),
      I5 => ram_reg_i_150_n_1,
      O => ram_reg_i_128_n_1
    );
ram_reg_i_133: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFB000B0"
    )
        port map (
      I0 => add_ln58_reg_1322(0),
      I1 => ap_CS_fsm_state9,
      I2 => ram_reg_i_221_n_1,
      I3 => ap_CS_fsm_state10,
      I4 => vo4_0_reg_304(0),
      I5 => ap_CS_fsm_state12,
      O => ram_reg_i_133_n_1
    );
ram_reg_i_134: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => bk1_0_reg_340(0),
      I1 => ap_CS_fsm_state16,
      I2 => ap_CS_fsm_state14,
      I3 => be2_0_reg_328(0),
      O => ram_reg_i_134_n_1
    );
ram_reg_i_139: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => ap_CS_fsm_state7,
      O => ram_reg_i_139_n_1
    );
ram_reg_i_141: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state14,
      I1 => ap_CS_fsm_state16,
      O => ram_reg_i_141_n_1
    );
ram_reg_i_142: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state10,
      I1 => ap_CS_fsm_state12,
      O => ram_reg_i_142_n_1
    );
ram_reg_i_145: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04444444"
    )
        port map (
      I0 => zext_ln140_1_fu_942_p1(8),
      I1 => ap_CS_fsm_state12,
      I2 => \^mul_ln140_reg_1234_reg[-1111111105]_0\(0),
      I3 => \^mul_ln140_reg_1234_reg[-1111111106]_0\(0),
      I4 => \^mul_ln140_reg_1234_reg[-1111111105]_0\(1),
      O => ram_reg_i_145_n_1
    );
ram_reg_i_149: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln127_reg_1242_reg(6),
      I1 => be2_0_reg_328(6),
      O => ram_reg_i_149_n_1
    );
ram_reg_i_150: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => ap_CS_fsm_state12,
      I1 => ap_CS_fsm_state10,
      I2 => ap_CS_fsm_state9,
      O => ram_reg_i_150_n_1
    );
ram_reg_i_151: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_188_n_1,
      CO(3 downto 2) => NLW_ram_reg_i_151_CO_UNCONNECTED(3 downto 2),
      CO(1) => ram_reg_i_151_n_3,
      CO(0) => ram_reg_i_151_n_4,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => mul_ln153_reg_1226_reg(6),
      O(3) => NLW_ram_reg_i_151_O_UNCONNECTED(3),
      O(2) => p_0_in(8),
      O(1 downto 0) => \^mul_ln153_reg_1226_reg[-1111111105]_0\(1 downto 0),
      S(3) => '0',
      S(2 downto 1) => mul_ln153_reg_1226_reg(8 downto 7),
      S(0) => ram_reg_i_223_n_1
    );
ram_reg_i_160: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F00FFFF"
    )
        port map (
      I0 => add_ln71_reg_1304(5),
      I1 => add_ln71_reg_1304(4),
      I2 => add_ln71_reg_1304(6),
      I3 => ap_CS_fsm_state7,
      I4 => ram_reg_i_150_n_1,
      O => ram_reg_i_160_n_1
    );
ram_reg_i_161: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAA0155FFFFFFFF"
    )
        port map (
      I0 => \^mul_ln153_reg_1226_reg[-1111111105]_0\(1),
      I1 => \^mul_ln153_reg_1226_reg[-1111111106]_0\(0),
      I2 => \^mul_ln153_reg_1226_reg[-1111111106]_0\(1),
      I3 => \^mul_ln153_reg_1226_reg[-1111111105]_0\(0),
      I4 => p_0_in(8),
      I5 => ap_CS_fsm_state10,
      O => ram_reg_i_161_n_1
    );
ram_reg_i_163: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_211_n_1,
      CO(3 downto 2) => NLW_ram_reg_i_163_CO_UNCONNECTED(3 downto 2),
      CO(1) => ram_reg_i_163_n_3,
      CO(0) => ram_reg_i_163_n_4,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => mul_ln140_reg_1234_reg(6),
      O(3) => NLW_ram_reg_i_163_O_UNCONNECTED(3),
      O(2) => zext_ln140_1_fu_942_p1(8),
      O(1 downto 0) => \^mul_ln140_reg_1234_reg[-1111111105]_0\(1 downto 0),
      S(3) => '0',
      S(2 downto 1) => mul_ln140_reg_1234_reg(8 downto 7),
      S(0) => ram_reg_i_225_n_1
    );
ram_reg_i_164: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => bk1_0_reg_340(6),
      I1 => mul_ln114_reg_1250(6),
      O => ram_reg_i_164_n_1
    );
ram_reg_i_172: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F707F707F707070"
    )
        port map (
      I0 => add_ln84_reg_1286(5),
      I1 => add_ln84_reg_1286(6),
      I2 => ap_CS_fsm_state5,
      I3 => add_ln97_reg_1268(6),
      I4 => add_ln97_reg_1268(4),
      I5 => add_ln97_reg_1268(5),
      O => ram_reg_i_172_n_1
    );
ram_reg_i_173: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFDFFFFDFDFDDD"
    )
        port map (
      I0 => ap_CS_fsm_state10,
      I1 => ap_CS_fsm_state12,
      I2 => \^mul_ln153_reg_1226_reg[-1111111105]_0\(0),
      I3 => \^mul_ln153_reg_1226_reg[-1111111106]_0\(1),
      I4 => \^mul_ln153_reg_1226_reg[-1111111106]_0\(0),
      I5 => \^mul_ln153_reg_1226_reg[-1111111105]_0\(1),
      O => ram_reg_i_173_n_1
    );
ram_reg_i_174: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF0F0F011111111"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => ap_CS_fsm_state10,
      I2 => \^mul_ln140_reg_1234_reg[-1111111105]_0\(1),
      I3 => \^mul_ln140_reg_1234_reg[-1111111105]_0\(0),
      I4 => \^mul_ln140_reg_1234_reg[-1111111106]_0\(0),
      I5 => ap_CS_fsm_state12,
      O => ram_reg_i_174_n_1
    );
ram_reg_i_182: unisim.vcomponents.LUT6
    generic map(
      INIT => X"660066F0660066FF"
    )
        port map (
      I0 => \^mul_ln140_reg_1234_reg[-1111111106]_0\(0),
      I1 => \^mul_ln140_reg_1234_reg[-1111111105]_0\(0),
      I2 => add_ln58_reg_1322(6),
      I3 => ap_CS_fsm_state12,
      I4 => ap_CS_fsm_state10,
      I5 => ap_CS_fsm_state9,
      O => ram_reg_i_182_n_1
    );
ram_reg_i_183: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFBFBBF"
    )
        port map (
      I0 => ap_CS_fsm_state12,
      I1 => ap_CS_fsm_state10,
      I2 => \^mul_ln153_reg_1226_reg[-1111111105]_0\(0),
      I3 => \^mul_ln153_reg_1226_reg[-1111111106]_0\(1),
      I4 => \^mul_ln153_reg_1226_reg[-1111111106]_0\(0),
      O => ram_reg_i_183_n_1
    );
ram_reg_i_184: unisim.vcomponents.LUT6
    generic map(
      INIT => X"37F7F7F7F7373737"
    )
        port map (
      I0 => ram_reg_i_228_n_1,
      I1 => ram_reg_i_150_n_1,
      I2 => ap_CS_fsm_state7,
      I3 => add_ln71_reg_1304(4),
      I4 => add_ln71_reg_1304(5),
      I5 => add_ln71_reg_1304(6),
      O => ram_reg_i_184_n_1
    );
ram_reg_i_185: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8B8B8B8888888"
    )
        port map (
      I0 => ram_reg_i_86_n_8,
      I1 => ap_CS_fsm_state16,
      I2 => ap_CS_fsm_state14,
      I3 => \^o\(0),
      I4 => \^o\(1),
      I5 => \^mul_ln127_reg_1242_reg[-1111111105]_0\(0),
      O => ram_reg_i_185_n_1
    );
ram_reg_i_187: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1001FFFFFFFFFFFF"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => ap_CS_fsm_state5,
      I2 => add_ln97_reg_1268(4),
      I3 => add_ln97_reg_1268(5),
      I4 => ram_reg_i_150_n_1,
      I5 => ram_reg_i_229_n_1,
      O => ram_reg_i_187_n_1
    );
ram_reg_i_188: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_i_188_n_1,
      CO(2) => ram_reg_i_188_n_2,
      CO(1) => ram_reg_i_188_n_3,
      CO(0) => ram_reg_i_188_n_4,
      CYINIT => '0',
      DI(3) => mul_ln153_reg_1226_reg(5),
      DI(2) => '0',
      DI(1) => mul_ln153_reg_1226_reg(3),
      DI(0) => mul_ln153_reg_1226_reg(5),
      O(3 downto 2) => \^mul_ln153_reg_1226_reg[-1111111106]_0\(1 downto 0),
      O(1) => p_0_in(3),
      O(0) => NLW_ram_reg_i_188_O_UNCONNECTED(0),
      S(3) => ram_reg_i_230_n_1,
      S(2) => vo4_0_reg_304(4),
      S(1) => ram_reg_i_231_n_1,
      S(0) => ram_reg_i_232_n_1
    );
ram_reg_i_189: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_CS_fsm_state12,
      I1 => ap_CS_fsm_state10,
      O => ram_reg_i_189_n_1
    );
ram_reg_i_190: unisim.vcomponents.LUT5
    generic map(
      INIT => X"555500F3"
    )
        port map (
      I0 => \^mul_ln140_reg_1234_reg[-1111111106]_0\(0),
      I1 => ap_CS_fsm_state9,
      I2 => add_ln58_reg_1322(5),
      I3 => ap_CS_fsm_state10,
      I4 => ap_CS_fsm_state12,
      O => ram_reg_i_190_n_1
    );
ram_reg_i_191: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln127_reg_1242_reg(5),
      I1 => be2_0_reg_328(5),
      O => ram_reg_i_191_n_1
    );
ram_reg_i_192: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln127_reg_1242_reg(3),
      I1 => be2_0_reg_328(3),
      O => ram_reg_i_192_n_1
    );
ram_reg_i_193: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln127_reg_1242_reg(5),
      I1 => be2_0_reg_328(2),
      O => zext_ln127_1_fu_1005_p1(2)
    );
ram_reg_i_194: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => bk1_0_reg_340(5),
      I1 => mul_ln114_reg_1250(5),
      O => ram_reg_i_194_n_1
    );
ram_reg_i_195: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => bk1_0_reg_340(3),
      I1 => mul_ln114_reg_1250(3),
      O => ram_reg_i_195_n_1
    );
ram_reg_i_196: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => bk1_0_reg_340(2),
      I1 => mul_ln114_reg_1250(5),
      O => ram_reg_i_196_n_1
    );
ram_reg_i_209: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFEE"
    )
        port map (
      I0 => ap_CS_fsm_state16,
      I1 => ap_CS_fsm_state14,
      I2 => zext_ln140_1_fu_942_p1(4),
      I3 => ap_CS_fsm_state12,
      O => ram_reg_i_209_n_1
    );
ram_reg_i_211: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_i_211_n_1,
      CO(2) => ram_reg_i_211_n_2,
      CO(1) => ram_reg_i_211_n_3,
      CO(0) => ram_reg_i_211_n_4,
      CYINIT => '0',
      DI(3) => mul_ln140_reg_1234_reg(5),
      DI(2) => '0',
      DI(1) => mul_ln140_reg_1234_reg(3),
      DI(0) => mul_ln140_reg_1234_reg(5),
      O(3) => \^mul_ln140_reg_1234_reg[-1111111106]_0\(0),
      O(2 downto 1) => zext_ln140_1_fu_942_p1(4 downto 3),
      O(0) => NLW_ram_reg_i_211_O_UNCONNECTED(0),
      S(3) => ram_reg_i_238_n_1,
      S(2) => vi3_0_reg_316(4),
      S(1) => ram_reg_i_239_n_1,
      S(0) => zext_ln140_1_fu_942_p1(2)
    );
ram_reg_i_212: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => add_ln71_reg_1304(3),
      I1 => ap_CS_fsm_state7,
      I2 => add_ln84_reg_1286(3),
      I3 => ap_CS_fsm_state5,
      I4 => add_ln97_reg_1268(3),
      O => ram_reg_i_212_n_1
    );
ram_reg_i_215: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFB800B8"
    )
        port map (
      I0 => add_ln84_reg_1286(2),
      I1 => ap_CS_fsm_state5,
      I2 => add_ln97_reg_1268(2),
      I3 => ap_CS_fsm_state7,
      I4 => add_ln71_reg_1304(2),
      I5 => ap_CS_fsm_state9,
      O => ram_reg_i_215_n_1
    );
ram_reg_i_216: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln153_reg_1226_reg(5),
      I1 => vo4_0_reg_304(2),
      O => p_0_in(2)
    );
ram_reg_i_219: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FFF4FFFFFFF4"
    )
        port map (
      I0 => vo4_0_reg_304(1),
      I1 => ap_CS_fsm_state10,
      I2 => ap_CS_fsm_state14,
      I3 => ap_CS_fsm_state16,
      I4 => ap_CS_fsm_state12,
      I5 => vi3_0_reg_316(1),
      O => ram_reg_i_219_n_1
    );
ram_reg_i_221: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFB800B8"
    )
        port map (
      I0 => add_ln84_reg_1286(0),
      I1 => ap_CS_fsm_state5,
      I2 => add_ln97_reg_1268(0),
      I3 => ap_CS_fsm_state7,
      I4 => add_ln71_reg_1304(0),
      I5 => ap_CS_fsm_state9,
      O => ram_reg_i_221_n_1
    );
ram_reg_i_223: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln153_reg_1226_reg(6),
      I1 => vo4_0_reg_304(6),
      O => ram_reg_i_223_n_1
    );
ram_reg_i_225: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln140_reg_1234_reg(6),
      I1 => vi3_0_reg_316(6),
      O => ram_reg_i_225_n_1
    );
ram_reg_i_228: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99999999F0F0F00F"
    )
        port map (
      I0 => add_ln84_reg_1286(5),
      I1 => add_ln84_reg_1286(6),
      I2 => add_ln97_reg_1268(6),
      I3 => add_ln97_reg_1268(4),
      I4 => add_ln97_reg_1268(5),
      I5 => ap_CS_fsm_state5,
      O => ram_reg_i_228_n_1
    );
ram_reg_i_229: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9999F0FF"
    )
        port map (
      I0 => add_ln71_reg_1304(4),
      I1 => add_ln71_reg_1304(5),
      I2 => add_ln84_reg_1286(5),
      I3 => ap_CS_fsm_state5,
      I4 => ap_CS_fsm_state7,
      O => ram_reg_i_229_n_1
    );
ram_reg_i_230: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln153_reg_1226_reg(5),
      I1 => vo4_0_reg_304(5),
      O => ram_reg_i_230_n_1
    );
ram_reg_i_231: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln153_reg_1226_reg(3),
      I1 => vo4_0_reg_304(3),
      O => ram_reg_i_231_n_1
    );
ram_reg_i_232: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln153_reg_1226_reg(5),
      I1 => vo4_0_reg_304(2),
      O => ram_reg_i_232_n_1
    );
ram_reg_i_238: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln140_reg_1234_reg(5),
      I1 => vi3_0_reg_316(5),
      O => ram_reg_i_238_n_1
    );
ram_reg_i_239: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln140_reg_1234_reg(3),
      I1 => vi3_0_reg_316(3),
      O => ram_reg_i_239_n_1
    );
ram_reg_i_240: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln140_reg_1234_reg(5),
      I1 => vi3_0_reg_316(2),
      O => zext_ln140_1_fu_942_p1(2)
    );
ram_reg_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D000D0F0D000D00"
    )
        port map (
      I0 => ram_reg,
      I1 => \^mul_ln127_reg_1242_reg[-1111111105]_0\(2),
      I2 => ap_CS_fsm_state16,
      I3 => ap_CS_fsm_state14,
      I4 => ram_reg_i_75_n_1,
      I5 => ram_reg_i_76_n_1,
      O => \ap_CS_fsm_reg[4]_0\(3)
    );
ram_reg_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4F0F40F040004"
    )
        port map (
      I0 => ram_reg_i_83_n_1,
      I1 => ram_reg_i_84_n_1,
      I2 => ap_CS_fsm_state16,
      I3 => ap_CS_fsm_state14,
      I4 => ram_reg_1,
      I5 => ram_reg_i_86_n_6,
      O => \ap_CS_fsm_reg[4]_0\(2)
    );
ram_reg_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEEEFEBAAAAABA"
    )
        port map (
      I0 => ram_reg_i_94_n_1,
      I1 => ap_CS_fsm_state16,
      I2 => ap_CS_fsm_state14,
      I3 => ram_reg_0,
      I4 => \^mul_ln127_reg_1242_reg[-1111111105]_0\(1),
      I5 => ram_reg_i_86_n_7,
      O => \ap_CS_fsm_reg[4]_0\(1)
    );
ram_reg_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBEAAAAAABEAA"
    )
        port map (
      I0 => ram_reg_i_102_n_1,
      I1 => \^o\(0),
      I2 => \^o\(1),
      I3 => ap_CS_fsm_state14,
      I4 => ap_CS_fsm_state16,
      I5 => ram_reg_i_104_n_5,
      O => grp_phy_txend_confirm_fu_292_edca_queues_address0(5)
    );
ram_reg_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF4F4444444F44"
    )
        port map (
      I0 => ram_reg_i_109_n_1,
      I1 => ram_reg_i_110_n_1,
      I2 => \^o\(0),
      I3 => ap_CS_fsm_state14,
      I4 => ap_CS_fsm_state16,
      I5 => ram_reg_i_104_n_6,
      O => grp_phy_txend_confirm_fu_292_edca_queues_address0(4)
    );
ram_reg_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF4444444F444"
    )
        port map (
      I0 => ram_reg_i_115_n_1,
      I1 => ram_reg_i_116_n_1,
      I2 => zext_ln127_1_fu_1005_p1(3),
      I3 => ap_CS_fsm_state14,
      I4 => ap_CS_fsm_state16,
      I5 => ram_reg_i_104_n_7,
      O => grp_phy_txend_confirm_fu_292_edca_queues_address0(3)
    );
ram_reg_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002AA2"
    )
        port map (
      I0 => ram_reg_i_121_n_1,
      I1 => ap_CS_fsm_state12,
      I2 => vi3_0_reg_316(2),
      I3 => mul_ln140_reg_1234_reg(5),
      I4 => ap_CS_fsm_state14,
      I5 => ap_CS_fsm_state16,
      O => ram_reg_i_55_n_1
    );
ram_reg_i_56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"60606F606F606060"
    )
        port map (
      I0 => bk1_0_reg_340(2),
      I1 => mul_ln114_reg_1250(5),
      I2 => ap_CS_fsm_state16,
      I3 => ap_CS_fsm_state14,
      I4 => be2_0_reg_328(2),
      I5 => mul_ln127_reg_1242_reg(5),
      O => ram_reg_i_56_n_1
    );
ram_reg_i_59: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF4444444F444"
    )
        port map (
      I0 => ram_reg_i_127_n_1,
      I1 => ram_reg_i_128_n_1,
      I2 => be2_0_reg_328(1),
      I3 => ap_CS_fsm_state14,
      I4 => ap_CS_fsm_state16,
      I5 => bk1_0_reg_340(1),
      O => grp_phy_txend_confirm_fu_292_edca_queues_address0(1)
    );
ram_reg_i_62: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10110000"
    )
        port map (
      I0 => ap_CS_fsm_state16,
      I1 => ap_CS_fsm_state14,
      I2 => vi3_0_reg_316(0),
      I3 => ap_CS_fsm_state12,
      I4 => ram_reg_i_133_n_1,
      I5 => ram_reg_i_134_n_1,
      O => grp_phy_txend_confirm_fu_292_edca_queues_address0(0)
    );
ram_reg_i_66: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFE00FE00FE00"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => ram_reg_i_139_n_1,
      I2 => ap_CS_fsm_state9,
      I3 => ram_reg_2(4),
      I4 => ram_reg_2(3),
      I5 => grp_initial_edca_process_fu_240_edca_queues_we0,
      O => \ap_CS_fsm_reg[2]_0\
    );
ram_reg_i_68: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => ap_CS_fsm_state7,
      I2 => ap_CS_fsm_state5,
      I3 => ap_CS_fsm_state3,
      I4 => ram_reg_i_141_n_1,
      I5 => ram_reg_i_142_n_1,
      O => grp_phy_txend_confirm_fu_292_edca_queues_ce0
    );
ram_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => grp_phy_txend_confirm_fu_292_edca_queues_address0(5),
      I1 => ram_reg_2(4),
      I2 => ram_reg_3(5),
      I3 => ram_reg_2(1),
      I4 => ram_reg_2(2),
      I5 => ram_reg_7,
      O => ADDRARDADDR(5)
    );
ram_reg_i_70: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF01"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => ap_CS_fsm_state7,
      I2 => ap_CS_fsm_state9,
      I3 => ram_reg_i_142_n_1,
      I4 => ram_reg_i_141_n_1,
      I5 => ram_reg_i_145_n_1,
      O => \ap_CS_fsm_reg[4]_0\(4)
    );
ram_reg_i_74: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_103_n_1,
      CO(3 downto 2) => NLW_ram_reg_i_74_CO_UNCONNECTED(3 downto 2),
      CO(1) => ram_reg_i_74_n_3,
      CO(0) => ram_reg_i_74_n_4,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => mul_ln127_reg_1242_reg(6),
      O(3) => NLW_ram_reg_i_74_O_UNCONNECTED(3),
      O(2 downto 0) => \^mul_ln127_reg_1242_reg[-1111111105]_0\(2 downto 0),
      S(3) => '0',
      S(2 downto 1) => mul_ln127_reg_1242_reg(8 downto 7),
      S(0) => ram_reg_i_149_n_1
    );
ram_reg_i_75: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088888882AAAAAAA"
    )
        port map (
      I0 => ram_reg_i_150_n_1,
      I1 => ap_CS_fsm_state7,
      I2 => add_ln71_reg_1304(6),
      I3 => add_ln71_reg_1304(4),
      I4 => add_ln71_reg_1304(5),
      I5 => ap_CS_fsm_state5,
      O => ram_reg_i_75_n_1
    );
ram_reg_i_76: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0200020F"
    )
        port map (
      I0 => p_0_in(8),
      I1 => ram_reg_i_33_0,
      I2 => ap_CS_fsm_state12,
      I3 => ap_CS_fsm_state10,
      I4 => ap_CS_fsm_state9,
      I5 => ram_reg_i_145_n_1,
      O => ram_reg_i_76_n_1
    );
ram_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => grp_phy_txend_confirm_fu_292_edca_queues_address0(4),
      I1 => ram_reg_2(4),
      I2 => ram_reg_3(4),
      I3 => ram_reg_2(1),
      I4 => ram_reg_2(2),
      I5 => ram_reg_10,
      O => ADDRARDADDR(4)
    );
ram_reg_i_83: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF0155"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => add_ln97_reg_1268(5),
      I2 => add_ln97_reg_1268(4),
      I3 => add_ln97_reg_1268(6),
      I4 => ap_CS_fsm_state7,
      I5 => ram_reg_i_160_n_1,
      O => ram_reg_i_83_n_1
    );
ram_reg_i_84: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C355C355C355C3FF"
    )
        port map (
      I0 => ram_reg_i_161_n_1,
      I1 => ram_reg_i_37_0,
      I2 => zext_ln140_1_fu_942_p1(8),
      I3 => ap_CS_fsm_state12,
      I4 => ap_CS_fsm_state9,
      I5 => ap_CS_fsm_state10,
      O => ram_reg_i_84_n_1
    );
ram_reg_i_86: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_104_n_1,
      CO(3 downto 2) => NLW_ram_reg_i_86_CO_UNCONNECTED(3 downto 2),
      CO(1) => ram_reg_i_86_n_3,
      CO(0) => ram_reg_i_86_n_4,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => bk1_0_reg_340(6),
      O(3) => NLW_ram_reg_i_86_O_UNCONNECTED(3),
      O(2) => ram_reg_i_86_n_6,
      O(1) => ram_reg_i_86_n_7,
      O(0) => ram_reg_i_86_n_8,
      S(3) => '0',
      S(2 downto 1) => mul_ln114_reg_1250(8 downto 7),
      S(0) => ram_reg_i_164_n_1
    );
ram_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => grp_phy_txend_confirm_fu_292_edca_queues_address0(3),
      I1 => ram_reg_2(4),
      I2 => ram_reg_3(3),
      I3 => ram_reg_2(1),
      I4 => ram_reg_2(2),
      I5 => ram_reg_9,
      O => ADDRARDADDR(3)
    );
ram_reg_i_94: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F1F100F1"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => ram_reg_i_172_n_1,
      I2 => ram_reg_i_160_n_1,
      I3 => ram_reg_i_173_n_1,
      I4 => ram_reg_i_174_n_1,
      I5 => ram_reg_i_141_n_1,
      O => ram_reg_i_94_n_1
    );
ram_reg_i_99: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10110000"
    )
        port map (
      I0 => ap_CS_fsm_state16,
      I1 => ap_CS_fsm_state14,
      I2 => ram_reg_i_182_n_1,
      I3 => ram_reg_i_183_n_1,
      I4 => ram_reg_i_184_n_1,
      I5 => ram_reg_i_185_n_1,
      O => \ap_CS_fsm_reg[4]_0\(0)
    );
\read_pointer_be[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAABFFFFFAA80"
    )
        port map (
      I0 => \read_pointer_be_reg[0]_i_2_n_1\,
      I1 => ram_reg_2(3),
      I2 => grp_initial_edca_process_fu_240_read_pointer_be_o_ap_vld,
      I3 => \read_pointer_be[1]_i_3_n_1\,
      I4 => \read_pointer_be_reg[1]\,
      I5 => \read_pointer_be_load_reg_1196_reg[0]_0\(1),
      O => \ap_CS_fsm_reg[5]_4\
    );
\read_pointer_be[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F00FF00FF80FF00"
    )
        port map (
      I0 => grp_phy_txend_confirm_fu_292_ap_start_reg_reg_0(4),
      I1 => idle_waited_0_reg_107,
      I2 => grp_phy_txend_confirm_fu_292_read_pointer_be_o_ap_vld,
      I3 => \read_pointer_be_load_reg_1196_reg[0]_0\(1),
      I4 => Q(1),
      I5 => read_pointer_be_load_reg_1196(0),
      O => grp_phy_txend_confirm_fu_292_read_pointer_be_o(0)
    );
\read_pointer_be[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AABF0000AA80"
    )
        port map (
      I0 => \read_pointer_be_reg[1]_i_2_n_1\,
      I1 => ram_reg_2(3),
      I2 => grp_initial_edca_process_fu_240_read_pointer_be_o_ap_vld,
      I3 => \read_pointer_be[1]_i_3_n_1\,
      I4 => \read_pointer_be_reg[1]\,
      I5 => \read_pointer_be_load_reg_1196_reg[0]_0\(0),
      O => \ap_CS_fsm_reg[5]_3\
    );
\read_pointer_be[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_2(4),
      I1 => grp_phy_txend_confirm_fu_292_read_pointer_be_o_ap_vld,
      O => \read_pointer_be[1]_i_3_n_1\
    );
\read_pointer_be[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFBFFFF04400000"
    )
        port map (
      I0 => \write_pointer_bk_reg[1]_0\,
      I1 => grp_phy_txend_confirm_fu_292_read_pointer_be_o_ap_vld,
      I2 => read_pointer_be_load_reg_1196(0),
      I3 => read_pointer_be_load_reg_1196(1),
      I4 => Q(1),
      I5 => \read_pointer_be_load_reg_1196_reg[0]_0\(0),
      O => grp_phy_txend_confirm_fu_292_read_pointer_be_o(1)
    );
\read_pointer_be_load_reg_1196_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \read_pointer_be_load_reg_1196_reg[0]_0\(1),
      Q => read_pointer_be_load_reg_1196(0),
      R => '0'
    );
\read_pointer_be_load_reg_1196_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \read_pointer_be_load_reg_1196_reg[0]_0\(0),
      Q => read_pointer_be_load_reg_1196(1),
      R => '0'
    );
\read_pointer_be_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_initial_edca_process_fu_240_read_pointer_be_o(0),
      I1 => grp_phy_txend_confirm_fu_292_read_pointer_be_o(0),
      O => \read_pointer_be_reg[0]_i_2_n_1\,
      S => \read_pointer_be[1]_i_3_n_1\
    );
\read_pointer_be_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_initial_edca_process_fu_240_read_pointer_be_o(1),
      I1 => grp_phy_txend_confirm_fu_292_read_pointer_be_o(1),
      O => \read_pointer_be_reg[1]_i_2_n_1\,
      S => \read_pointer_be[1]_i_3_n_1\
    );
\read_pointer_bk[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEFFFEEEEECCC"
    )
        port map (
      I0 => \read_pointer_bk_reg[0]_i_2_n_1\,
      I1 => \read_pointer_bk_reg[1]\,
      I2 => ram_reg_2(3),
      I3 => grp_initial_edca_process_fu_240_read_pointer_bk_o_ap_vld,
      I4 => \read_pointer_bk[1]_i_4_n_1\,
      I5 => \read_pointer_bk_load_reg_1191_reg[0]_0\(1),
      O => \ap_CS_fsm_reg[5]_2\
    );
\read_pointer_bk[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F00FF00FF80FF00"
    )
        port map (
      I0 => grp_phy_txend_confirm_fu_292_ap_start_reg_reg_0(4),
      I1 => idle_waited_0_reg_107,
      I2 => grp_phy_txend_confirm_fu_292_read_pointer_bk_o_ap_vld,
      I3 => \read_pointer_bk_load_reg_1191_reg[0]_0\(1),
      I4 => Q(1),
      I5 => read_pointer_bk_load_reg_1191(0),
      O => grp_phy_txend_confirm_fu_292_read_pointer_bk_o(0)
    );
\read_pointer_bk[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222233322222000"
    )
        port map (
      I0 => \read_pointer_bk_reg[1]_i_2_n_1\,
      I1 => \read_pointer_bk_reg[1]\,
      I2 => ram_reg_2(3),
      I3 => grp_initial_edca_process_fu_240_read_pointer_bk_o_ap_vld,
      I4 => \read_pointer_bk[1]_i_4_n_1\,
      I5 => \read_pointer_bk_load_reg_1191_reg[0]_0\(0),
      O => \ap_CS_fsm_reg[5]_1\
    );
\read_pointer_bk[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_2(4),
      I1 => grp_phy_txend_confirm_fu_292_read_pointer_bk_o_ap_vld,
      O => \read_pointer_bk[1]_i_4_n_1\
    );
\read_pointer_bk[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFBFFFF04400000"
    )
        port map (
      I0 => \write_pointer_bk_reg[1]_0\,
      I1 => grp_phy_txend_confirm_fu_292_read_pointer_bk_o_ap_vld,
      I2 => read_pointer_bk_load_reg_1191(0),
      I3 => read_pointer_bk_load_reg_1191(1),
      I4 => Q(1),
      I5 => \read_pointer_bk_load_reg_1191_reg[0]_0\(0),
      O => grp_phy_txend_confirm_fu_292_read_pointer_bk_o(1)
    );
\read_pointer_bk_load_reg_1191_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \read_pointer_bk_load_reg_1191_reg[0]_0\(1),
      Q => read_pointer_bk_load_reg_1191(0),
      R => '0'
    );
\read_pointer_bk_load_reg_1191_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \read_pointer_bk_load_reg_1191_reg[0]_0\(0),
      Q => read_pointer_bk_load_reg_1191(1),
      R => '0'
    );
\read_pointer_bk_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_initial_edca_process_fu_240_read_pointer_bk_o(0),
      I1 => grp_phy_txend_confirm_fu_292_read_pointer_bk_o(0),
      O => \read_pointer_bk_reg[0]_i_2_n_1\,
      S => \read_pointer_bk[1]_i_4_n_1\
    );
\read_pointer_bk_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_initial_edca_process_fu_240_read_pointer_bk_o(1),
      I1 => grp_phy_txend_confirm_fu_292_read_pointer_bk_o(1),
      O => \read_pointer_bk_reg[1]_i_2_n_1\,
      S => \read_pointer_bk[1]_i_4_n_1\
    );
\read_pointer_vi[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEFFEFEEEECCEC"
    )
        port map (
      I0 => \read_pointer_vi_reg[0]_i_2_n_1\,
      I1 => \read_pointer_vi_reg[1]\,
      I2 => ram_reg_2(3),
      I3 => \read_pointer_vi_reg[1]_0\,
      I4 => \read_pointer_vi[1]_i_4_n_1\,
      I5 => \read_pointer_vi_load_reg_1201_reg[0]_0\(1),
      O => \ap_CS_fsm_reg[5]_6\
    );
\read_pointer_vi[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700FF00FF08FF00"
    )
        port map (
      I0 => grp_phy_txend_confirm_fu_292_ap_start_reg_reg_0(4),
      I1 => idle_waited_0_reg_107,
      I2 => \ap_CS_fsm[12]_i_2__0_n_1\,
      I3 => \read_pointer_vi_load_reg_1201_reg[0]_0\(1),
      I4 => Q(1),
      I5 => read_pointer_vi_load_reg_1201(0),
      O => grp_phy_txend_confirm_fu_292_read_pointer_vi_o(0)
    );
\read_pointer_vi[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222332322220020"
    )
        port map (
      I0 => \read_pointer_vi_reg[1]_i_2_n_1\,
      I1 => \read_pointer_vi_reg[1]\,
      I2 => ram_reg_2(3),
      I3 => \read_pointer_vi_reg[1]_0\,
      I4 => \read_pointer_vi[1]_i_4_n_1\,
      I5 => \read_pointer_vi_load_reg_1201_reg[0]_0\(0),
      O => \ap_CS_fsm_reg[5]_5\
    );
\read_pointer_vi[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_reg_2(4),
      I1 => \ap_CS_fsm[12]_i_2__0_n_1\,
      O => \read_pointer_vi[1]_i_4_n_1\
    );
\read_pointer_vi[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0F0F1F0F1F0E0F0"
    )
        port map (
      I0 => \write_pointer_bk_reg[1]_0\,
      I1 => \ap_CS_fsm[12]_i_2__0_n_1\,
      I2 => \read_pointer_vi_load_reg_1201_reg[0]_0\(0),
      I3 => Q(1),
      I4 => read_pointer_vi_load_reg_1201(0),
      I5 => read_pointer_vi_load_reg_1201(1),
      O => grp_phy_txend_confirm_fu_292_read_pointer_vi_o(1)
    );
\read_pointer_vi_load_reg_1201_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \read_pointer_vi_load_reg_1201_reg[0]_0\(1),
      Q => read_pointer_vi_load_reg_1201(0),
      R => '0'
    );
\read_pointer_vi_load_reg_1201_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \read_pointer_vi_load_reg_1201_reg[0]_0\(0),
      Q => read_pointer_vi_load_reg_1201(1),
      R => '0'
    );
\read_pointer_vi_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_initial_edca_process_fu_240_read_pointer_vi_o(0),
      I1 => grp_phy_txend_confirm_fu_292_read_pointer_vi_o(0),
      O => \read_pointer_vi_reg[0]_i_2_n_1\,
      S => \read_pointer_vi[1]_i_4_n_1\
    );
\read_pointer_vi_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_initial_edca_process_fu_240_read_pointer_vi_o(1),
      I1 => grp_phy_txend_confirm_fu_292_read_pointer_vi_o(1),
      O => \read_pointer_vi_reg[1]_i_2_n_1\,
      S => \read_pointer_vi[1]_i_4_n_1\
    );
\read_pointer_vo[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEFFFEEEEECCC"
    )
        port map (
      I0 => \read_pointer_vo_reg[0]_i_2_n_1\,
      I1 => \read_pointer_vo_reg[0]_0\,
      I2 => ram_reg_2(3),
      I3 => grp_initial_edca_process_fu_240_read_pointer_vo_o_ap_vld,
      I4 => \read_pointer_vo[1]_i_4_n_1\,
      I5 => \read_pointer_vo_load_reg_1206_reg[0]_0\(1),
      O => \ap_CS_fsm_reg[5]_7\
    );
\read_pointer_vo[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F00FF00FF80FF00"
    )
        port map (
      I0 => grp_phy_txend_confirm_fu_292_ap_start_reg_reg_0(4),
      I1 => idle_waited_0_reg_107,
      I2 => grp_phy_txend_confirm_fu_292_read_pointer_vo_o_ap_vld,
      I3 => \read_pointer_vo_load_reg_1206_reg[0]_0\(1),
      I4 => Q(1),
      I5 => read_pointer_vo_load_reg_1206(0),
      O => grp_phy_txend_confirm_fu_292_read_pointer_vo_o(0)
    );
\read_pointer_vo[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222233322222000"
    )
        port map (
      I0 => \read_pointer_vo_reg[1]_i_2_n_1\,
      I1 => \read_pointer_vo_reg[0]_0\,
      I2 => ram_reg_2(3),
      I3 => grp_initial_edca_process_fu_240_read_pointer_vo_o_ap_vld,
      I4 => \read_pointer_vo[1]_i_4_n_1\,
      I5 => \read_pointer_vo_load_reg_1206_reg[0]_0\(0),
      O => \ap_CS_fsm_reg[5]_8\
    );
\read_pointer_vo[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_2(4),
      I1 => grp_phy_txend_confirm_fu_292_read_pointer_vo_o_ap_vld,
      O => \read_pointer_vo[1]_i_4_n_1\
    );
\read_pointer_vo[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0F0F4F0F4F0B0F0"
    )
        port map (
      I0 => \write_pointer_bk_reg[1]_0\,
      I1 => grp_phy_txend_confirm_fu_292_read_pointer_vo_o_ap_vld,
      I2 => \read_pointer_vo_load_reg_1206_reg[0]_0\(0),
      I3 => Q(1),
      I4 => read_pointer_vo_load_reg_1206(0),
      I5 => read_pointer_vo_load_reg_1206(1),
      O => grp_phy_txend_confirm_fu_292_read_pointer_vo_o(1)
    );
\read_pointer_vo_load_reg_1206_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \read_pointer_vo_load_reg_1206_reg[0]_0\(1),
      Q => read_pointer_vo_load_reg_1206(0),
      R => '0'
    );
\read_pointer_vo_load_reg_1206_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \read_pointer_vo_load_reg_1206_reg[0]_0\(0),
      Q => read_pointer_vo_load_reg_1206(1),
      R => '0'
    );
\read_pointer_vo_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_initial_edca_process_fu_240_read_pointer_vo_o(0),
      I1 => grp_phy_txend_confirm_fu_292_read_pointer_vo_o(0),
      O => \read_pointer_vo_reg[0]_i_2_n_1\,
      S => \read_pointer_vo[1]_i_4_n_1\
    );
\read_pointer_vo_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_initial_edca_process_fu_240_read_pointer_vo_o(1),
      I1 => grp_phy_txend_confirm_fu_292_read_pointer_vo_o(1),
      O => \read_pointer_vo_reg[1]_i_2_n_1\,
      S => \read_pointer_vo[1]_i_4_n_1\
    );
\vi3_0_reg_316[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FB0000000000"
    )
        port map (
      I0 => available_spaces_vi(1),
      I1 => available_spaces_vi(2),
      I2 => available_spaces_vi(0),
      I3 => add_ln368_reg_90(1),
      I4 => add_ln368_reg_90(0),
      I5 => p_57_in,
      O => ap_NS_fsm150_out
    );
\vi3_0_reg_316_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => vi_reg_1343(0),
      Q => vi3_0_reg_316(0),
      R => ap_NS_fsm150_out
    );
\vi3_0_reg_316_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => vi_reg_1343(1),
      Q => vi3_0_reg_316(1),
      R => ap_NS_fsm150_out
    );
\vi3_0_reg_316_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => vi_reg_1343(2),
      Q => vi3_0_reg_316(2),
      R => ap_NS_fsm150_out
    );
\vi3_0_reg_316_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => vi_reg_1343(3),
      Q => vi3_0_reg_316(3),
      R => ap_NS_fsm150_out
    );
\vi3_0_reg_316_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => vi_reg_1343(4),
      Q => vi3_0_reg_316(4),
      R => ap_NS_fsm150_out
    );
\vi3_0_reg_316_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => vi_reg_1343(5),
      Q => vi3_0_reg_316(5),
      R => ap_NS_fsm150_out
    );
\vi3_0_reg_316_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => vi_reg_1343(6),
      Q => vi3_0_reg_316(6),
      R => ap_NS_fsm150_out
    );
\vi_0_reg_271_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => vi_1_reg_1276(0),
      Q => vi_0_reg_271(0),
      R => '0'
    );
\vi_0_reg_271_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => vi_1_reg_1276(1),
      Q => vi_0_reg_271(1),
      R => '0'
    );
\vi_0_reg_271_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => vi_1_reg_1276(2),
      Q => vi_0_reg_271(2),
      R => '0'
    );
\vi_0_reg_271_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => vi_1_reg_1276(3),
      Q => vi_0_reg_271(3),
      R => '0'
    );
\vi_0_reg_271_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => vi_1_reg_1276(4),
      Q => vi_0_reg_271(4),
      R => '0'
    );
\vi_0_reg_271_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => vi_1_reg_1276(5),
      Q => vi_0_reg_271(5),
      R => '0'
    );
\vi_0_reg_271_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => vi_1_reg_1276(6),
      Q => vi_0_reg_271(6),
      R => '0'
    );
\vi_1_reg_1276[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vi_0_reg_271(0),
      O => vi_1_fu_692_p2(0)
    );
\vi_1_reg_1276[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => vi_0_reg_271(0),
      I1 => vi_0_reg_271(1),
      O => vi_1_fu_692_p2(1)
    );
\vi_1_reg_1276[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => vi_0_reg_271(2),
      I1 => vi_0_reg_271(1),
      I2 => vi_0_reg_271(0),
      O => \vi_1_reg_1276[2]_i_1__1_n_1\
    );
\vi_1_reg_1276[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => vi_0_reg_271(3),
      I1 => vi_0_reg_271(1),
      I2 => vi_0_reg_271(0),
      I3 => vi_0_reg_271(2),
      O => vi_1_fu_692_p2(3)
    );
\vi_1_reg_1276[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => vi_0_reg_271(2),
      I1 => vi_0_reg_271(0),
      I2 => vi_0_reg_271(1),
      I3 => vi_0_reg_271(3),
      I4 => vi_0_reg_271(4),
      O => vi_1_fu_692_p2(4)
    );
\vi_1_reg_1276[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => vi_0_reg_271(5),
      I1 => vi_0_reg_271(2),
      I2 => vi_0_reg_271(0),
      I3 => vi_0_reg_271(1),
      I4 => vi_0_reg_271(3),
      I5 => vi_0_reg_271(4),
      O => vi_1_fu_692_p2(5)
    );
\vi_1_reg_1276[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => vi_0_reg_271(6),
      I1 => \vi_1_reg_1276[6]_i_2__0_n_1\,
      I2 => vi_0_reg_271(5),
      O => vi_1_fu_692_p2(6)
    );
\vi_1_reg_1276[6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => vi_0_reg_271(4),
      I1 => vi_0_reg_271(3),
      I2 => vi_0_reg_271(1),
      I3 => vi_0_reg_271(0),
      I4 => vi_0_reg_271(2),
      O => \vi_1_reg_1276[6]_i_2__0_n_1\
    );
\vi_1_reg_1276_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => vi_1_fu_692_p2(0),
      Q => vi_1_reg_1276(0),
      R => '0'
    );
\vi_1_reg_1276_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => vi_1_fu_692_p2(1),
      Q => vi_1_reg_1276(1),
      R => '0'
    );
\vi_1_reg_1276_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \vi_1_reg_1276[2]_i_1__1_n_1\,
      Q => vi_1_reg_1276(2),
      R => '0'
    );
\vi_1_reg_1276_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => vi_1_fu_692_p2(3),
      Q => vi_1_reg_1276(3),
      R => '0'
    );
\vi_1_reg_1276_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => vi_1_fu_692_p2(4),
      Q => vi_1_reg_1276(4),
      R => '0'
    );
\vi_1_reg_1276_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => vi_1_fu_692_p2(5),
      Q => vi_1_reg_1276(5),
      R => '0'
    );
\vi_1_reg_1276_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => vi_1_fu_692_p2(6),
      Q => vi_1_reg_1276(6),
      R => '0'
    );
\vi_reg_1343[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vi3_0_reg_316(0),
      O => vi_fu_931_p2(0)
    );
\vi_reg_1343[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => vi3_0_reg_316(0),
      I1 => vi3_0_reg_316(1),
      O => vi_fu_931_p2(1)
    );
\vi_reg_1343[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => vi3_0_reg_316(2),
      I1 => vi3_0_reg_316(0),
      I2 => vi3_0_reg_316(1),
      O => vi_fu_931_p2(2)
    );
\vi_reg_1343[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => vi3_0_reg_316(3),
      I1 => vi3_0_reg_316(1),
      I2 => vi3_0_reg_316(0),
      I3 => vi3_0_reg_316(2),
      O => vi_fu_931_p2(3)
    );
\vi_reg_1343[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => vi3_0_reg_316(2),
      I1 => vi3_0_reg_316(0),
      I2 => vi3_0_reg_316(1),
      I3 => vi3_0_reg_316(3),
      I4 => vi3_0_reg_316(4),
      O => vi_fu_931_p2(4)
    );
\vi_reg_1343[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => vi3_0_reg_316(5),
      I1 => vi3_0_reg_316(2),
      I2 => vi3_0_reg_316(0),
      I3 => vi3_0_reg_316(1),
      I4 => vi3_0_reg_316(3),
      I5 => vi3_0_reg_316(4),
      O => vi_fu_931_p2(5)
    );
\vi_reg_1343[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => vi3_0_reg_316(6),
      I1 => \vi_reg_1343[6]_i_2__0_n_1\,
      I2 => vi3_0_reg_316(5),
      O => vi_fu_931_p2(6)
    );
\vi_reg_1343[6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => vi3_0_reg_316(4),
      I1 => vi3_0_reg_316(3),
      I2 => vi3_0_reg_316(1),
      I3 => vi3_0_reg_316(0),
      I4 => vi3_0_reg_316(2),
      O => \vi_reg_1343[6]_i_2__0_n_1\
    );
\vi_reg_1343_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => vi_fu_931_p2(0),
      Q => vi_reg_1343(0),
      R => '0'
    );
\vi_reg_1343_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => vi_fu_931_p2(1),
      Q => vi_reg_1343(1),
      R => '0'
    );
\vi_reg_1343_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => vi_fu_931_p2(2),
      Q => vi_reg_1343(2),
      R => '0'
    );
\vi_reg_1343_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => vi_fu_931_p2(3),
      Q => vi_reg_1343(3),
      R => '0'
    );
\vi_reg_1343_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => vi_fu_931_p2(4),
      Q => vi_reg_1343(4),
      R => '0'
    );
\vi_reg_1343_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => vi_fu_931_p2(5),
      Q => vi_reg_1343(5),
      R => '0'
    );
\vi_reg_1343_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => vi_fu_931_p2(6),
      Q => vi_reg_1343(6),
      R => '0'
    );
\vo4_0_reg_304[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808080008080"
    )
        port map (
      I0 => add_ln368_reg_90(1),
      I1 => add_ln368_reg_90(0),
      I2 => p_57_in,
      I3 => available_spaces_vo(1),
      I4 => available_spaces_vo(2),
      I5 => available_spaces_vo(0),
      O => ap_NS_fsm145_out
    );
\vo4_0_reg_304_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => vo_reg_1330(0),
      Q => vo4_0_reg_304(0),
      R => ap_NS_fsm145_out
    );
\vo4_0_reg_304_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => vo_reg_1330(1),
      Q => vo4_0_reg_304(1),
      R => ap_NS_fsm145_out
    );
\vo4_0_reg_304_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => vo_reg_1330(2),
      Q => vo4_0_reg_304(2),
      R => ap_NS_fsm145_out
    );
\vo4_0_reg_304_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => vo_reg_1330(3),
      Q => vo4_0_reg_304(3),
      R => ap_NS_fsm145_out
    );
\vo4_0_reg_304_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => vo_reg_1330(4),
      Q => vo4_0_reg_304(4),
      R => ap_NS_fsm145_out
    );
\vo4_0_reg_304_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => vo_reg_1330(5),
      Q => vo4_0_reg_304(5),
      R => ap_NS_fsm145_out
    );
\vo4_0_reg_304_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => vo_reg_1330(6),
      Q => vo4_0_reg_304(6),
      R => ap_NS_fsm145_out
    );
\vo_0_reg_260_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => vo_1_reg_1258(0),
      Q => vo_0_reg_260(0),
      R => '0'
    );
\vo_0_reg_260_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => vo_1_reg_1258(1),
      Q => vo_0_reg_260(1),
      R => '0'
    );
\vo_0_reg_260_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => vo_1_reg_1258(2),
      Q => vo_0_reg_260(2),
      R => '0'
    );
\vo_0_reg_260_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => vo_1_reg_1258(3),
      Q => vo_0_reg_260(3),
      R => '0'
    );
\vo_0_reg_260_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => vo_1_reg_1258(4),
      Q => vo_0_reg_260(4),
      R => '0'
    );
\vo_0_reg_260_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => vo_1_reg_1258(5),
      Q => vo_0_reg_260(5),
      R => '0'
    );
\vo_0_reg_260_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => vo_1_reg_1258(6),
      Q => vo_0_reg_260(6),
      R => '0'
    );
\vo_1_reg_1258[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vo_0_reg_260(0),
      O => vo_1_fu_630_p2(0)
    );
\vo_1_reg_1258[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => vo_0_reg_260(0),
      I1 => vo_0_reg_260(1),
      O => vo_1_fu_630_p2(1)
    );
\vo_1_reg_1258[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => vo_0_reg_260(2),
      I1 => vo_0_reg_260(0),
      I2 => vo_0_reg_260(1),
      O => vo_1_fu_630_p2(2)
    );
\vo_1_reg_1258[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => vo_0_reg_260(3),
      I1 => vo_0_reg_260(1),
      I2 => vo_0_reg_260(0),
      I3 => vo_0_reg_260(2),
      O => vo_1_fu_630_p2(3)
    );
\vo_1_reg_1258[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => vo_0_reg_260(2),
      I1 => vo_0_reg_260(0),
      I2 => vo_0_reg_260(1),
      I3 => vo_0_reg_260(3),
      I4 => vo_0_reg_260(4),
      O => vo_1_fu_630_p2(4)
    );
\vo_1_reg_1258[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => vo_0_reg_260(5),
      I1 => vo_0_reg_260(2),
      I2 => vo_0_reg_260(0),
      I3 => vo_0_reg_260(1),
      I4 => vo_0_reg_260(3),
      I5 => vo_0_reg_260(4),
      O => vo_1_fu_630_p2(5)
    );
\vo_1_reg_1258[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => vo_0_reg_260(6),
      I1 => \vo_1_reg_1258[6]_i_2__0_n_1\,
      I2 => vo_0_reg_260(5),
      O => vo_1_fu_630_p2(6)
    );
\vo_1_reg_1258[6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => vo_0_reg_260(4),
      I1 => vo_0_reg_260(3),
      I2 => vo_0_reg_260(1),
      I3 => vo_0_reg_260(0),
      I4 => vo_0_reg_260(2),
      O => \vo_1_reg_1258[6]_i_2__0_n_1\
    );
\vo_1_reg_1258_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => vo_1_fu_630_p2(0),
      Q => vo_1_reg_1258(0),
      R => '0'
    );
\vo_1_reg_1258_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => vo_1_fu_630_p2(1),
      Q => vo_1_reg_1258(1),
      R => '0'
    );
\vo_1_reg_1258_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => vo_1_fu_630_p2(2),
      Q => vo_1_reg_1258(2),
      R => '0'
    );
\vo_1_reg_1258_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => vo_1_fu_630_p2(3),
      Q => vo_1_reg_1258(3),
      R => '0'
    );
\vo_1_reg_1258_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => vo_1_fu_630_p2(4),
      Q => vo_1_reg_1258(4),
      R => '0'
    );
\vo_1_reg_1258_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => vo_1_fu_630_p2(5),
      Q => vo_1_reg_1258(5),
      R => '0'
    );
\vo_1_reg_1258_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => vo_1_fu_630_p2(6),
      Q => vo_1_reg_1258(6),
      R => '0'
    );
\vo_reg_1330[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vo4_0_reg_304(0),
      O => vo_fu_868_p2(0)
    );
\vo_reg_1330[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => vo4_0_reg_304(0),
      I1 => vo4_0_reg_304(1),
      O => vo_fu_868_p2(1)
    );
\vo_reg_1330[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => vo4_0_reg_304(2),
      I1 => vo4_0_reg_304(1),
      I2 => vo4_0_reg_304(0),
      O => \vo_reg_1330[2]_i_1__1_n_1\
    );
\vo_reg_1330[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => vo4_0_reg_304(3),
      I1 => vo4_0_reg_304(2),
      I2 => vo4_0_reg_304(0),
      I3 => vo4_0_reg_304(1),
      O => \vo_reg_1330[3]_i_1__1_n_1\
    );
\vo_reg_1330[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => vo4_0_reg_304(4),
      I1 => vo4_0_reg_304(3),
      I2 => vo4_0_reg_304(1),
      I3 => vo4_0_reg_304(0),
      I4 => vo4_0_reg_304(2),
      O => \vo_reg_1330[4]_i_1__1_n_1\
    );
\vo_reg_1330[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => vo4_0_reg_304(5),
      I1 => vo4_0_reg_304(2),
      I2 => vo4_0_reg_304(0),
      I3 => vo4_0_reg_304(1),
      I4 => vo4_0_reg_304(3),
      I5 => vo4_0_reg_304(4),
      O => vo_fu_868_p2(5)
    );
\vo_reg_1330[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => vo4_0_reg_304(6),
      I1 => vo4_0_reg_304(5),
      I2 => \vo_reg_1330[6]_i_2__0_n_1\,
      O => vo_fu_868_p2(6)
    );
\vo_reg_1330[6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => vo4_0_reg_304(4),
      I1 => vo4_0_reg_304(3),
      I2 => vo4_0_reg_304(1),
      I3 => vo4_0_reg_304(0),
      I4 => vo4_0_reg_304(2),
      O => \vo_reg_1330[6]_i_2__0_n_1\
    );
\vo_reg_1330_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => vo_fu_868_p2(0),
      Q => vo_reg_1330(0),
      R => '0'
    );
\vo_reg_1330_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => vo_fu_868_p2(1),
      Q => vo_reg_1330(1),
      R => '0'
    );
\vo_reg_1330_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => \vo_reg_1330[2]_i_1__1_n_1\,
      Q => vo_reg_1330(2),
      R => '0'
    );
\vo_reg_1330_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => \vo_reg_1330[3]_i_1__1_n_1\,
      Q => vo_reg_1330(3),
      R => '0'
    );
\vo_reg_1330_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => \vo_reg_1330[4]_i_1__1_n_1\,
      Q => vo_reg_1330(4),
      R => '0'
    );
\vo_reg_1330_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => vo_fu_868_p2(5),
      Q => vo_reg_1330(5),
      R => '0'
    );
\vo_reg_1330_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => vo_fu_868_p2(6),
      Q => vo_reg_1330(6),
      R => '0'
    );
\write_pointer_be[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_2(4),
      I1 => \^ap_cs_fsm_reg[5]_0\,
      O => \write_pointer_be[0]_i_3_n_1\
    );
\write_pointer_be[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F00FF00FF80FF00"
    )
        port map (
      I0 => grp_phy_txend_confirm_fu_292_ap_start_reg_reg_0(4),
      I1 => idle_waited_0_reg_107,
      I2 => \^ap_cs_fsm_reg[5]_0\,
      I3 => write_pointer_be(0),
      I4 => Q(1),
      I5 => write_pointer_be_loa_reg_1120(0),
      O => grp_phy_txend_confirm_fu_292_write_pointer_be_o(0)
    );
\write_pointer_be[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => write_pointer_be(1),
      I1 => \write_pointer_bk_reg[1]_0\,
      I2 => grp_start_tx_fu_117_write_pointer_be_o(1),
      I3 => ram_reg_2(4),
      I4 => \^ap_cs_fsm_reg[5]_0\,
      I5 => grp_initial_edca_process_fu_240_write_pointer_be_o(1),
      O => \write_pointer_be_reg[1]\
    );
\write_pointer_be[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70F8F870"
    )
        port map (
      I0 => Q(1),
      I1 => \^ap_cs_fsm_reg[5]_0\,
      I2 => write_pointer_be(1),
      I3 => write_pointer_be_loa_reg_1120(0),
      I4 => write_pointer_be_loa_reg_1120(1),
      O => grp_start_tx_fu_117_write_pointer_be_o(1)
    );
\write_pointer_be_loa_reg_1120_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => write_pointer_be(0),
      Q => write_pointer_be_loa_reg_1120(0),
      R => '0'
    );
\write_pointer_be_loa_reg_1120_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => write_pointer_be(1),
      Q => write_pointer_be_loa_reg_1120(1),
      R => '0'
    );
\write_pointer_be_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_initial_edca_process_fu_240_write_pointer_be_o(0),
      I1 => grp_phy_txend_confirm_fu_292_write_pointer_be_o(0),
      O => \ap_CS_fsm_reg[13]_6\,
      S => \write_pointer_be[0]_i_3_n_1\
    );
\write_pointer_bk[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_2(4),
      I1 => \^ap_cs_fsm_reg[7]_0\,
      O => \write_pointer_bk[0]_i_3_n_1\
    );
\write_pointer_bk[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F00FF00FF80FF00"
    )
        port map (
      I0 => grp_phy_txend_confirm_fu_292_ap_start_reg_reg_0(4),
      I1 => idle_waited_0_reg_107,
      I2 => \^ap_cs_fsm_reg[7]_0\,
      I3 => write_pointer_bk(0),
      I4 => Q(1),
      I5 => write_pointer_bk_loa_reg_1109(0),
      O => grp_phy_txend_confirm_fu_292_write_pointer_bk_o(0)
    );
\write_pointer_bk[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => write_pointer_bk(1),
      I1 => \write_pointer_bk_reg[1]_0\,
      I2 => grp_start_tx_fu_117_write_pointer_bk_o(1),
      I3 => ram_reg_2(4),
      I4 => \^ap_cs_fsm_reg[7]_0\,
      I5 => grp_initial_edca_process_fu_240_write_pointer_bk_o(1),
      O => \write_pointer_bk_reg[1]\
    );
\write_pointer_bk[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70F8F870"
    )
        port map (
      I0 => Q(1),
      I1 => \^ap_cs_fsm_reg[7]_0\,
      I2 => write_pointer_bk(1),
      I3 => write_pointer_bk_loa_reg_1109(0),
      I4 => write_pointer_bk_loa_reg_1109(1),
      O => grp_start_tx_fu_117_write_pointer_bk_o(1)
    );
\write_pointer_bk_loa_reg_1109_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => write_pointer_bk(0),
      Q => write_pointer_bk_loa_reg_1109(0),
      R => '0'
    );
\write_pointer_bk_loa_reg_1109_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => write_pointer_bk(1),
      Q => write_pointer_bk_loa_reg_1109(1),
      R => '0'
    );
\write_pointer_bk_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_initial_edca_process_fu_240_write_pointer_bk_o(0),
      I1 => grp_phy_txend_confirm_fu_292_write_pointer_bk_o(0),
      O => \ap_CS_fsm_reg[13]_7\,
      S => \write_pointer_bk[0]_i_3_n_1\
    );
\write_pointer_vi[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_2(4),
      I1 => \^ap_cs_fsm_reg[3]_0\,
      O => \write_pointer_vi[0]_i_3_n_1\
    );
\write_pointer_vi[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F00FF00FF80FF00"
    )
        port map (
      I0 => grp_phy_txend_confirm_fu_292_ap_start_reg_reg_0(4),
      I1 => idle_waited_0_reg_107,
      I2 => \^ap_cs_fsm_reg[3]_0\,
      I3 => write_pointer_vi(0),
      I4 => Q(1),
      I5 => write_pointer_vi_loa_reg_1131(0),
      O => grp_phy_txend_confirm_fu_292_write_pointer_vi_o(0)
    );
\write_pointer_vi[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => write_pointer_vi(1),
      I1 => \write_pointer_bk_reg[1]_0\,
      I2 => grp_start_tx_fu_117_write_pointer_vi_o(1),
      I3 => ram_reg_2(4),
      I4 => \^ap_cs_fsm_reg[3]_0\,
      I5 => grp_initial_edca_process_fu_240_write_pointer_vi_o(1),
      O => \write_pointer_vi_reg[1]\
    );
\write_pointer_vi[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70F8F870"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]_0\,
      I1 => Q(1),
      I2 => write_pointer_vi(1),
      I3 => write_pointer_vi_loa_reg_1131(0),
      I4 => write_pointer_vi_loa_reg_1131(1),
      O => grp_start_tx_fu_117_write_pointer_vi_o(1)
    );
\write_pointer_vi_loa_reg_1131_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => write_pointer_vi(0),
      Q => write_pointer_vi_loa_reg_1131(0),
      R => '0'
    );
\write_pointer_vi_loa_reg_1131_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => write_pointer_vi(1),
      Q => write_pointer_vi_loa_reg_1131(1),
      R => '0'
    );
\write_pointer_vi_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_initial_edca_process_fu_240_write_pointer_vi_o(0),
      I1 => grp_phy_txend_confirm_fu_292_write_pointer_vi_o(0),
      O => \ap_CS_fsm_reg[13]_4\,
      S => \write_pointer_vi[0]_i_3_n_1\
    );
\write_pointer_vo[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_2(4),
      I1 => \^ap_cs_fsm_reg[1]_0\,
      O => \write_pointer_vo[0]_i_3_n_1\
    );
\write_pointer_vo[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F00FF80FF00FF00"
    )
        port map (
      I0 => grp_phy_txend_confirm_fu_292_ap_start_reg_reg_0(4),
      I1 => idle_waited_0_reg_107,
      I2 => \^ap_cs_fsm_reg[1]_0\,
      I3 => write_pointer_vo(0),
      I4 => write_pointer_vo_loa_reg_1142(0),
      I5 => Q(1),
      O => grp_phy_txend_confirm_fu_292_write_pointer_vo_o(0)
    );
\write_pointer_vo[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => write_pointer_vo(1),
      I1 => \write_pointer_bk_reg[1]_0\,
      I2 => grp_start_tx_fu_117_write_pointer_vo_o(1),
      I3 => ram_reg_2(4),
      I4 => \^ap_cs_fsm_reg[1]_0\,
      I5 => grp_initial_edca_process_fu_240_write_pointer_vo_o(1),
      O => \write_pointer_vo_reg[1]\
    );
\write_pointer_vo[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FF70880"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\,
      I1 => Q(1),
      I2 => write_pointer_vo_loa_reg_1142(0),
      I3 => write_pointer_vo_loa_reg_1142(1),
      I4 => write_pointer_vo(1),
      O => grp_start_tx_fu_117_write_pointer_vo_o(1)
    );
\write_pointer_vo_loa_reg_1142_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => write_pointer_vo(0),
      Q => write_pointer_vo_loa_reg_1142(0),
      R => '0'
    );
\write_pointer_vo_loa_reg_1142_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => write_pointer_vo(1),
      Q => write_pointer_vo_loa_reg_1142(1),
      R => '0'
    );
\write_pointer_vo_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_initial_edca_process_fu_240_write_pointer_vo_o(0),
      I1 => grp_phy_txend_confirm_fu_292_write_pointer_vo_o(0),
      O => \ap_CS_fsm_reg[13]_2\,
      S => \write_pointer_vo[0]_i_3_n_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_enqueue_dequeue_fram_18 is
  port (
    \available_spaces_bk_s_reg_1103_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[10]_0\ : out STD_LOGIC;
    \write_pointer_bk_loa_reg_1109_reg[0]_0\ : out STD_LOGIC;
    \write_pointer_bk_loa_reg_1109_reg[0]_1\ : out STD_LOGIC;
    \available_spaces_be_reg[2]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[10]_1\ : out STD_LOGIC;
    \available_spaces_be_reg[1]\ : out STD_LOGIC;
    \available_spaces_be_s_reg_1114_reg[0]_0\ : out STD_LOGIC;
    \write_pointer_be_loa_reg_1120_reg[0]_0\ : out STD_LOGIC;
    \write_pointer_be_loa_reg_1120_reg[0]_1\ : out STD_LOGIC;
    \available_spaces_vi_s_reg_1125_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[10]_2\ : out STD_LOGIC;
    \available_spaces_vi_reg[1]\ : out STD_LOGIC;
    \available_spaces_vi_reg[2]\ : out STD_LOGIC;
    \write_pointer_vi_loa_reg_1131_reg[0]_0\ : out STD_LOGIC;
    \write_pointer_vi_loa_reg_1131_reg[0]_1\ : out STD_LOGIC;
    \available_spaces_vo_s_reg_1136_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[10]_3\ : out STD_LOGIC;
    \available_spaces_vo_reg[1]\ : out STD_LOGIC;
    \available_spaces_vo_reg[2]\ : out STD_LOGIC;
    \write_pointer_vo_loa_reg_1142_reg[0]_0\ : out STD_LOGIC;
    \write_pointer_vo_loa_reg_1142_reg[0]_1\ : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 4 downto 0 );
    edca_queues_ce0 : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[12]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[10]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[10]_5\ : out STD_LOGIC;
    \available_spaces_bk_reg[1]\ : out STD_LOGIC;
    \available_spaces_bk_s_reg_1103_reg[2]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_CS_fsm_reg[17]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \be2_0_reg_328_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[16]_0\ : out STD_LOGIC;
    \be2_0_reg_328_reg[2]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[15]_0\ : out STD_LOGIC;
    \be2_0_reg_328_reg[4]_0\ : out STD_LOGIC;
    \be2_0_reg_328_reg[3]_0\ : out STD_LOGIC;
    \be2_0_reg_328_reg[1]_0\ : out STD_LOGIC;
    \be2_0_reg_328_reg[0]_1\ : out STD_LOGIC;
    medium_state_0_sp_1 : out STD_LOGIC;
    \ap_CS_fsm_reg[12]_1\ : out STD_LOGIC;
    \medium_state_read_2_reg_709_reg[0]\ : out STD_LOGIC;
    \icmp_ln69_reg_705_reg[0]\ : out STD_LOGIC;
    \medium_state[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_0\ : out STD_LOGIC;
    \icmp_ln43_reg_731_reg[0]\ : out STD_LOGIC;
    \medium_state[0]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[17]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[10]_6\ : out STD_LOGIC;
    \ap_CS_fsm_reg[10]_7\ : out STD_LOGIC;
    \medium_state[0]_2\ : out STD_LOGIC;
    \available_spaces_bk_reg[0]\ : in STD_LOGIC;
    \available_spaces_bk_reg[0]_0\ : in STD_LOGIC;
    available_spaces_bk : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \write_pointer_bk_reg[0]\ : in STD_LOGIC;
    write_pointer_bk : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \write_pointer_bk_reg[1]\ : in STD_LOGIC;
    \available_spaces_be_reg[2]_0\ : in STD_LOGIC;
    \available_spaces_be_reg[0]\ : in STD_LOGIC;
    available_spaces_be : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \available_spaces_be_reg[1]_0\ : in STD_LOGIC;
    \available_spaces_be_reg[0]_0\ : in STD_LOGIC;
    \write_pointer_be_reg[0]\ : in STD_LOGIC;
    write_pointer_be : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \write_pointer_be_reg[1]\ : in STD_LOGIC;
    \available_spaces_vi_reg[0]\ : in STD_LOGIC;
    \available_spaces_vi_reg[2]_0\ : in STD_LOGIC;
    available_spaces_vi : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \available_spaces_vi_reg[2]_1\ : in STD_LOGIC;
    \write_pointer_vi_reg[1]\ : in STD_LOGIC;
    write_pointer_vi : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \write_pointer_vi_reg[0]\ : in STD_LOGIC;
    \available_spaces_vo_reg[0]\ : in STD_LOGIC;
    \available_spaces_vo_reg[2]_0\ : in STD_LOGIC;
    available_spaces_vo : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \available_spaces_vo_reg[1]_0\ : in STD_LOGIC;
    \available_spaces_vo_reg[2]_1\ : in STD_LOGIC;
    \write_pointer_vo_reg[1]\ : in STD_LOGIC;
    write_pointer_vo : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \write_pointer_vo_reg[0]\ : in STD_LOGIC;
    ram_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_initial_edca_process_fu_240_write_pointer_vo_o_ap_vld : in STD_LOGIC;
    grp_phy_txend_confirm_fu_292_write_pointer_vo_o_ap_vld : in STD_LOGIC;
    \available_spaces_vi_reg[1]_0\ : in STD_LOGIC;
    grp_initial_edca_process_fu_240_write_pointer_vi_o_ap_vld : in STD_LOGIC;
    grp_phy_txend_confirm_fu_292_write_pointer_vi_o_ap_vld : in STD_LOGIC;
    grp_initial_edca_process_fu_240_write_pointer_be_o_ap_vld : in STD_LOGIC;
    grp_phy_txend_confirm_fu_292_write_pointer_be_o_ap_vld : in STD_LOGIC;
    grp_initial_edca_process_fu_240_write_pointer_bk_o_ap_vld : in STD_LOGIC;
    grp_phy_txend_confirm_fu_292_write_pointer_bk_o_ap_vld : in STD_LOGIC;
    grp_phy_txend_confirm_fu_292_edca_queues_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    grp_enqueue_dequeue_fram_fu_257_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_7 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC;
    medium_state : in STD_LOGIC_VECTOR ( 0 to 0 );
    \medium_state_read_1_reg_722_reg[0]\ : in STD_LOGIC;
    icmp_ln56_reg_718 : in STD_LOGIC;
    \medium_state_read_2_reg_709_reg[0]_0\ : in STD_LOGIC;
    icmp_ln69_reg_705 : in STD_LOGIC;
    \medium_state_read_3_reg_701_reg[0]\ : in STD_LOGIC;
    icmp_ln82_reg_697 : in STD_LOGIC;
    icmp_ln43_reg_731 : in STD_LOGIC;
    \medium_state_read_reg_735_reg[0]\ : in STD_LOGIC;
    grp_random_int_gen_fu_295_ap_start_reg_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_random_int_gen_fu_295_ap_start_reg : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_enqueue_dequeue_fram_18 : entity is "enqueue_dequeue_fram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_enqueue_dequeue_fram_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_enqueue_dequeue_fram_18 is
  signal add_ln58_fu_827_p2 : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal add_ln58_reg_1322 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \add_ln58_reg_1322[5]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln58_reg_1322[5]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln58_reg_1322[5]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln58_reg_1322[8]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln58_reg_1322_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln58_reg_1322_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln58_reg_1322_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln58_reg_1322_reg[5]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln58_reg_1322_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln58_reg_1322_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal add_ln71_fu_765_p2 : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal add_ln71_reg_1304 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \add_ln71_reg_1304[5]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln71_reg_1304[5]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln71_reg_1304[5]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln71_reg_1304[8]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln71_reg_1304_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln71_reg_1304_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln71_reg_1304_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln71_reg_1304_reg[5]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln71_reg_1304_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln71_reg_1304_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal add_ln84_fu_703_p2 : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal add_ln84_reg_1286 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \add_ln84_reg_1286[5]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln84_reg_1286[5]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln84_reg_1286[5]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln84_reg_1286[8]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln84_reg_1286_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln84_reg_1286_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln84_reg_1286_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln84_reg_1286_reg[5]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln84_reg_1286_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln84_reg_1286_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal add_ln97_fu_641_p2 : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal add_ln97_reg_1268 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \add_ln97_reg_1268[5]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln97_reg_1268[5]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln97_reg_1268[5]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln97_reg_1268[8]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln97_reg_1268_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln97_reg_1268_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln97_reg_1268_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln97_reg_1268_reg[5]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln97_reg_1268_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln97_reg_1268_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[10]_i_2__3_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[10]_i_3__3_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[12]_i_2__1_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[12]_i_3__1_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[14]_i_2__2_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[14]_i_3__2_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[16]_i_2__3_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[16]_i_3__3_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[17]_i_2__1_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[17]_i_3__1_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[17]_i_4__1_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[17]_i_5__1_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[17]_i_6__1_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[17]_i_7__0_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[17]_i_8__0_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[17]_i_9__0_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_1__8_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_2__3_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_1__5_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_2__1_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_2__1_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_1__4_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_2__1_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[8]_i_1__4_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[8]_i_2__2_n_1\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[10]_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[10]_1\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[10]_2\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[10]_3\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[10]_5\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[12]_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[17]_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state11 : STD_LOGIC;
  signal ap_CS_fsm_state12 : STD_LOGIC;
  signal ap_CS_fsm_state13 : STD_LOGIC;
  signal ap_CS_fsm_state14 : STD_LOGIC;
  signal ap_CS_fsm_state15 : STD_LOGIC;
  signal ap_CS_fsm_state16 : STD_LOGIC;
  signal ap_CS_fsm_state17 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal ap_NS_fsm131_out : STD_LOGIC;
  signal ap_NS_fsm134_out : STD_LOGIC;
  signal ap_NS_fsm137_out : STD_LOGIC;
  signal ap_NS_fsm140_out : STD_LOGIC;
  signal ap_return_preg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ap_return_preg[0]_i_1__3_n_1\ : STD_LOGIC;
  signal \ap_return_preg[1]_i_1_n_1\ : STD_LOGIC;
  signal \ap_return_preg[2]_i_1_n_1\ : STD_LOGIC;
  signal \ap_return_preg[3]_i_1_n_1\ : STD_LOGIC;
  signal \available_spaces_be[0]_i_2_n_1\ : STD_LOGIC;
  signal \available_spaces_be[1]_i_2_n_1\ : STD_LOGIC;
  signal \available_spaces_be[2]_i_2_n_1\ : STD_LOGIC;
  signal \available_spaces_be[2]_i_6_n_1\ : STD_LOGIC;
  signal available_spaces_be_s_reg_1114 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \available_spaces_bk[0]_i_3_n_1\ : STD_LOGIC;
  signal available_spaces_bk_s_reg_1103 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \available_spaces_vi[0]_i_2_n_1\ : STD_LOGIC;
  signal \available_spaces_vi[1]_i_2_n_1\ : STD_LOGIC;
  signal \available_spaces_vi[2]_i_2_n_1\ : STD_LOGIC;
  signal available_spaces_vi_s_reg_1125 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \available_spaces_vo[0]_i_2_n_1\ : STD_LOGIC;
  signal \available_spaces_vo[1]_i_2_n_1\ : STD_LOGIC;
  signal \available_spaces_vo[2]_i_2_n_1\ : STD_LOGIC;
  signal available_spaces_vo_s_reg_1136 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal be2_0_reg_328 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal be_0_reg_282 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal be_1_fu_754_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal be_1_reg_1294 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \be_1_reg_1294[6]_i_2__1_n_1\ : STD_LOGIC;
  signal be_fu_994_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal be_reg_1356 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \be_reg_1356[6]_i_2__1_n_1\ : STD_LOGIC;
  signal bk1_0_reg_340 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal bk_0_reg_293 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal bk_1_fu_816_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal bk_1_reg_1312 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \bk_1_reg_1312[6]_i_2__1_n_1\ : STD_LOGIC;
  signal bk_fu_1057_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal bk_reg_1369 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \bk_reg_1369[6]_i_2__1_n_1\ : STD_LOGIC;
  signal grp_enqueue_dequeue_fram_fu_257_ap_ready : STD_LOGIC;
  signal grp_fu_336_p2 : STD_LOGIC;
  signal grp_random_int_gen_fu_295_ap_start_reg_i_2_n_1 : STD_LOGIC;
  signal medium_state_0_sn_1 : STD_LOGIC;
  signal \medium_state_read_1_reg_722[0]_i_4_n_1\ : STD_LOGIC;
  signal \mul_ln58_reg_1186[-1111111103]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln58_reg_1186[-1111111104]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln58_reg_1186[-1111111105]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln58_reg_1186_reg[-_n_1_1111111103]\ : STD_LOGIC;
  signal \mul_ln58_reg_1186_reg[-_n_1_1111111104]\ : STD_LOGIC;
  signal \mul_ln58_reg_1186_reg[-_n_1_1111111105]\ : STD_LOGIC;
  signal \mul_ln58_reg_1186_reg[-_n_1_1111111106]\ : STD_LOGIC;
  signal \mul_ln58_reg_1186_reg[-_n_1_1111111108]\ : STD_LOGIC;
  signal \mul_ln71_reg_1178[-1111111103]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln71_reg_1178[-1111111104]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln71_reg_1178[-1111111105]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln71_reg_1178_reg[-_n_1_1111111103]\ : STD_LOGIC;
  signal \mul_ln71_reg_1178_reg[-_n_1_1111111104]\ : STD_LOGIC;
  signal \mul_ln71_reg_1178_reg[-_n_1_1111111105]\ : STD_LOGIC;
  signal \mul_ln71_reg_1178_reg[-_n_1_1111111106]\ : STD_LOGIC;
  signal \mul_ln71_reg_1178_reg[-_n_1_1111111108]\ : STD_LOGIC;
  signal \mul_ln84_reg_1170[-1111111103]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln84_reg_1170[-1111111104]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln84_reg_1170[-1111111105]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln84_reg_1170_reg[-_n_1_1111111103]\ : STD_LOGIC;
  signal \mul_ln84_reg_1170_reg[-_n_1_1111111104]\ : STD_LOGIC;
  signal \mul_ln84_reg_1170_reg[-_n_1_1111111105]\ : STD_LOGIC;
  signal \mul_ln84_reg_1170_reg[-_n_1_1111111106]\ : STD_LOGIC;
  signal \mul_ln84_reg_1170_reg[-_n_1_1111111108]\ : STD_LOGIC;
  signal \mul_ln97_reg_1162[-1111111103]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln97_reg_1162[-1111111104]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln97_reg_1162[-1111111105]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln97_reg_1162_reg[-_n_1_1111111103]\ : STD_LOGIC;
  signal \mul_ln97_reg_1162_reg[-_n_1_1111111104]\ : STD_LOGIC;
  signal \mul_ln97_reg_1162_reg[-_n_1_1111111105]\ : STD_LOGIC;
  signal \mul_ln97_reg_1162_reg[-_n_1_1111111106]\ : STD_LOGIC;
  signal \mul_ln97_reg_1162_reg[-_n_1_1111111108]\ : STD_LOGIC;
  signal \p_0_reg_352[0]_i_1_n_1\ : STD_LOGIC;
  signal \p_0_reg_352[0]_i_2_n_1\ : STD_LOGIC;
  signal \p_0_reg_352[1]_i_1_n_1\ : STD_LOGIC;
  signal \p_0_reg_352[1]_i_2_n_1\ : STD_LOGIC;
  signal \p_0_reg_352[1]_i_3_n_1\ : STD_LOGIC;
  signal \p_0_reg_352[1]_i_4_n_1\ : STD_LOGIC;
  signal \p_0_reg_352[3]_i_1_n_1\ : STD_LOGIC;
  signal \p_0_reg_352[3]_i_2_n_1\ : STD_LOGIC;
  signal \p_0_reg_352_reg_n_1_[0]\ : STD_LOGIC;
  signal \p_0_reg_352_reg_n_1_[1]\ : STD_LOGIC;
  signal \p_0_reg_352_reg_n_1_[3]\ : STD_LOGIC;
  signal p_57_in : STD_LOGIC;
  signal \ram_reg_i_100__0_n_1\ : STD_LOGIC;
  signal \ram_reg_i_101__0_n_1\ : STD_LOGIC;
  signal \ram_reg_i_106__0_n_1\ : STD_LOGIC;
  signal \ram_reg_i_107__0_n_1\ : STD_LOGIC;
  signal \ram_reg_i_108__0_n_1\ : STD_LOGIC;
  signal ram_reg_i_108_n_1 : STD_LOGIC;
  signal \ram_reg_i_109__0_n_1\ : STD_LOGIC;
  signal \ram_reg_i_110__0_n_1\ : STD_LOGIC;
  signal \ram_reg_i_113__0_n_1\ : STD_LOGIC;
  signal ram_reg_i_113_n_1 : STD_LOGIC;
  signal ram_reg_i_114_n_1 : STD_LOGIC;
  signal ram_reg_i_119_n_1 : STD_LOGIC;
  signal ram_reg_i_120_n_1 : STD_LOGIC;
  signal ram_reg_i_125_n_1 : STD_LOGIC;
  signal ram_reg_i_126_n_1 : STD_LOGIC;
  signal ram_reg_i_131_n_1 : STD_LOGIC;
  signal ram_reg_i_132_n_1 : STD_LOGIC;
  signal ram_reg_i_137_n_1 : STD_LOGIC;
  signal ram_reg_i_138_n_1 : STD_LOGIC;
  signal ram_reg_i_146_n_1 : STD_LOGIC;
  signal ram_reg_i_147_n_1 : STD_LOGIC;
  signal ram_reg_i_148_n_1 : STD_LOGIC;
  signal ram_reg_i_157_n_1 : STD_LOGIC;
  signal ram_reg_i_158_n_1 : STD_LOGIC;
  signal ram_reg_i_159_n_1 : STD_LOGIC;
  signal ram_reg_i_170_n_1 : STD_LOGIC;
  signal ram_reg_i_171_n_1 : STD_LOGIC;
  signal ram_reg_i_186_n_1 : STD_LOGIC;
  signal ram_reg_i_207_n_1 : STD_LOGIC;
  signal ram_reg_i_208_n_1 : STD_LOGIC;
  signal \ram_reg_i_22__0_n_1\ : STD_LOGIC;
  signal ram_reg_i_237_n_1 : STD_LOGIC;
  signal \ram_reg_i_23__0_n_1\ : STD_LOGIC;
  signal \ram_reg_i_24__0_n_1\ : STD_LOGIC;
  signal \ram_reg_i_29__0_n_1\ : STD_LOGIC;
  signal \ram_reg_i_30__0_n_1\ : STD_LOGIC;
  signal \ram_reg_i_31__0_n_1\ : STD_LOGIC;
  signal \ram_reg_i_32__0_n_1\ : STD_LOGIC;
  signal \ram_reg_i_35__0_n_1\ : STD_LOGIC;
  signal \ram_reg_i_36__0_n_1\ : STD_LOGIC;
  signal \ram_reg_i_39__0_n_1\ : STD_LOGIC;
  signal \ram_reg_i_40__0_n_1\ : STD_LOGIC;
  signal \ram_reg_i_42__0_n_1\ : STD_LOGIC;
  signal \ram_reg_i_43__0_n_1\ : STD_LOGIC;
  signal \ram_reg_i_44__0_n_1\ : STD_LOGIC;
  signal ram_reg_i_44_n_1 : STD_LOGIC;
  signal \ram_reg_i_45__0_n_1\ : STD_LOGIC;
  signal \ram_reg_i_46__0_n_1\ : STD_LOGIC;
  signal ram_reg_i_48_n_1 : STD_LOGIC;
  signal \ram_reg_i_50__0_n_1\ : STD_LOGIC;
  signal ram_reg_i_65_n_1 : STD_LOGIC;
  signal \ram_reg_i_71__0_n_1\ : STD_LOGIC;
  signal \ram_reg_i_72__0_n_1\ : STD_LOGIC;
  signal \ram_reg_i_73__0_n_1\ : STD_LOGIC;
  signal \ram_reg_i_76__0_n_1\ : STD_LOGIC;
  signal \ram_reg_i_77__0_n_1\ : STD_LOGIC;
  signal \ram_reg_i_79__0_n_1\ : STD_LOGIC;
  signal \ram_reg_i_80__0_n_1\ : STD_LOGIC;
  signal \ram_reg_i_81__0_n_1\ : STD_LOGIC;
  signal ram_reg_i_81_n_1 : STD_LOGIC;
  signal \ram_reg_i_82__0_n_1\ : STD_LOGIC;
  signal \ram_reg_i_83__0_n_1\ : STD_LOGIC;
  signal \ram_reg_i_84__0_n_1\ : STD_LOGIC;
  signal \ram_reg_i_87__0_n_1\ : STD_LOGIC;
  signal \ram_reg_i_89__0_n_1\ : STD_LOGIC;
  signal \ram_reg_i_90__0_n_1\ : STD_LOGIC;
  signal \ram_reg_i_91__0_n_1\ : STD_LOGIC;
  signal \ram_reg_i_92__0_n_1\ : STD_LOGIC;
  signal \ram_reg_i_93__0_n_1\ : STD_LOGIC;
  signal ram_reg_i_93_n_1 : STD_LOGIC;
  signal \ram_reg_i_94__0_n_1\ : STD_LOGIC;
  signal vi3_0_reg_316 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal vi_0_reg_271 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal vi_1_fu_692_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal vi_1_reg_1276 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \vi_1_reg_1276[6]_i_2__1_n_1\ : STD_LOGIC;
  signal vi_fu_931_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal vi_reg_1343 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \vi_reg_1343[6]_i_2__1_n_1\ : STD_LOGIC;
  signal vo4_0_reg_304 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal vo_0_reg_260 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \vo_0_reg_260[6]_i_2_n_1\ : STD_LOGIC;
  signal vo_1_fu_630_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal vo_1_reg_1258 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \vo_1_reg_1258[6]_i_2__1_n_1\ : STD_LOGIC;
  signal vo_fu_868_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal vo_reg_1330 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \vo_reg_1330[6]_i_2__1_n_1\ : STD_LOGIC;
  signal \write_pointer_be[1]_i_2_n_1\ : STD_LOGIC;
  signal \write_pointer_be[1]_i_4_n_1\ : STD_LOGIC;
  signal write_pointer_be_loa_reg_1120 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \write_pointer_bk[1]_i_2_n_1\ : STD_LOGIC;
  signal \write_pointer_bk[1]_i_4_n_1\ : STD_LOGIC;
  signal write_pointer_bk_loa_reg_1109 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \write_pointer_vi[1]_i_2_n_1\ : STD_LOGIC;
  signal \write_pointer_vi[1]_i_4_n_1\ : STD_LOGIC;
  signal \write_pointer_vi[1]_i_5_n_1\ : STD_LOGIC;
  signal write_pointer_vi_loa_reg_1131 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \write_pointer_vo[1]_i_2_n_1\ : STD_LOGIC;
  signal \write_pointer_vo[1]_i_4_n_1\ : STD_LOGIC;
  signal \write_pointer_vo[1]_i_5_n_1\ : STD_LOGIC;
  signal write_pointer_vo_loa_reg_1142 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_add_ln58_reg_1322_reg[5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_add_ln58_reg_1322_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln58_reg_1322_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln71_reg_1304_reg[5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_add_ln71_reg_1304_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln71_reg_1304_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln84_reg_1286_reg[5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_add_ln84_reg_1286_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln84_reg_1286_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln97_reg_1268_reg[5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_add_ln97_reg_1268_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln97_reg_1268_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__28\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \ap_CS_fsm[10]_i_1__3\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \ap_CS_fsm[10]_i_1__4\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \ap_CS_fsm[10]_i_3__3\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \ap_CS_fsm[12]_i_1__1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \ap_CS_fsm[12]_i_3__1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \ap_CS_fsm[14]_i_1__2\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \ap_CS_fsm[14]_i_1__3\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \ap_CS_fsm[14]_i_3__2\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \ap_CS_fsm[16]_i_1__5\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \ap_CS_fsm[16]_i_3__3\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \ap_CS_fsm[17]_i_8__0\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__22\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_2__3\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__2\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_2__1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_1__5\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_2__1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_1__2\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_2__2\ : label is "soft_lutpair205";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[17]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_return_preg[0]_i_1__3\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \ap_return_preg[1]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \ap_return_preg[2]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \ap_return_preg[3]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \available_spaces_be[0]_i_2\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \available_spaces_be[1]_i_2\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \available_spaces_vi[0]_i_2\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \available_spaces_vi[1]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \available_spaces_vo[1]_i_2\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \available_spaces_vo[2]_i_2\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \be_1_reg_1294[1]_i_1__1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \be_1_reg_1294[2]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \be_1_reg_1294[3]_i_1__1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \be_1_reg_1294[4]_i_1__1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \be_1_reg_1294[6]_i_2__1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \be_reg_1356[1]_i_1__1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \be_reg_1356[2]_i_1__1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \be_reg_1356[3]_i_1__1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \be_reg_1356[4]_i_1__1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \be_reg_1356[6]_i_2__1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \bk_1_reg_1312[1]_i_1__1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \bk_1_reg_1312[2]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \bk_1_reg_1312[3]_i_1__1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \bk_1_reg_1312[4]_i_1__1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \bk_1_reg_1312[6]_i_2__1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \bk_reg_1369[1]_i_1__1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \bk_reg_1369[2]_i_1__1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \bk_reg_1369[3]_i_1__1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \bk_reg_1369[4]_i_1__1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \bk_reg_1369[6]_i_2__1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \medium_state_read_1_reg_722[0]_i_2\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \medium_state_read_1_reg_722[0]_i_3\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \medium_state_read_1_reg_722[0]_i_4\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \mul_ln58_reg_1186[-1111111103]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \mul_ln58_reg_1186[-1111111104]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \mul_ln71_reg_1178[-1111111103]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \mul_ln71_reg_1178[-1111111104]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \mul_ln84_reg_1170[-1111111103]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \mul_ln84_reg_1170[-1111111104]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \mul_ln97_reg_1162[-1111111103]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \mul_ln97_reg_1162[-1111111104]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \p_0_reg_352[1]_i_3\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \p_0_reg_352[1]_i_4\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \p_0_reg_352[3]_i_2\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of ram_reg_i_108 : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of ram_reg_i_147 : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of ram_reg_i_148 : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of ram_reg_i_158 : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of ram_reg_i_170 : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of ram_reg_i_171 : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of ram_reg_i_186 : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of ram_reg_i_207 : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \ram_reg_i_22__0\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of ram_reg_i_237 : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \ram_reg_i_23__0\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \ram_reg_i_24__0\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \ram_reg_i_29__0\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \ram_reg_i_31__0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \ram_reg_i_35__0\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of ram_reg_i_71 : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \ram_reg_i_72__0\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \ram_reg_i_73__0\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \ram_reg_i_76__0\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \ram_reg_i_82__0\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \vi_0_reg_271[6]_i_2\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \vi_1_reg_1276[1]_i_1__1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \vi_1_reg_1276[2]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \vi_1_reg_1276[3]_i_1__1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \vi_1_reg_1276[4]_i_1__1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \vi_1_reg_1276[6]_i_2__1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \vi_reg_1343[1]_i_1__1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \vi_reg_1343[2]_i_1__1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \vi_reg_1343[3]_i_1__1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \vi_reg_1343[4]_i_1__1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \vi_reg_1343[6]_i_2__1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \vo_0_reg_260[6]_i_2\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \vo_1_reg_1258[1]_i_1__1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \vo_1_reg_1258[2]_i_1__1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \vo_1_reg_1258[3]_i_1__1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \vo_1_reg_1258[4]_i_1__1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \vo_1_reg_1258[6]_i_2__1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \vo_reg_1330[1]_i_1__1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \vo_reg_1330[2]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \vo_reg_1330[3]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \vo_reg_1330[4]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \vo_reg_1330[6]_i_2__1\ : label is "soft_lutpair199";
begin
  \ap_CS_fsm_reg[10]_0\ <= \^ap_cs_fsm_reg[10]_0\;
  \ap_CS_fsm_reg[10]_1\ <= \^ap_cs_fsm_reg[10]_1\;
  \ap_CS_fsm_reg[10]_2\ <= \^ap_cs_fsm_reg[10]_2\;
  \ap_CS_fsm_reg[10]_3\ <= \^ap_cs_fsm_reg[10]_3\;
  \ap_CS_fsm_reg[10]_5\ <= \^ap_cs_fsm_reg[10]_5\;
  \ap_CS_fsm_reg[12]_0\ <= \^ap_cs_fsm_reg[12]_0\;
  \ap_CS_fsm_reg[17]_0\ <= \^ap_cs_fsm_reg[17]_0\;
  medium_state_0_sp_1 <= medium_state_0_sn_1;
\add_ln58_reg_1322[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => bk_0_reg_293(2),
      I1 => \mul_ln58_reg_1186_reg[-_n_1_1111111106]\,
      O => add_ln58_fu_827_p2(2)
    );
\add_ln58_reg_1322[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => bk_0_reg_293(5),
      I1 => \mul_ln58_reg_1186_reg[-_n_1_1111111106]\,
      O => \add_ln58_reg_1322[5]_i_2_n_1\
    );
\add_ln58_reg_1322[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => bk_0_reg_293(3),
      I1 => \mul_ln58_reg_1186_reg[-_n_1_1111111108]\,
      O => \add_ln58_reg_1322[5]_i_3_n_1\
    );
\add_ln58_reg_1322[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => bk_0_reg_293(2),
      I1 => \mul_ln58_reg_1186_reg[-_n_1_1111111106]\,
      O => \add_ln58_reg_1322[5]_i_4_n_1\
    );
\add_ln58_reg_1322[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => bk_0_reg_293(6),
      I1 => \mul_ln58_reg_1186_reg[-_n_1_1111111105]\,
      O => \add_ln58_reg_1322[8]_i_2_n_1\
    );
\add_ln58_reg_1322_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[8]_i_1__4_n_1\,
      D => bk_0_reg_293(0),
      Q => add_ln58_reg_1322(0),
      R => '0'
    );
\add_ln58_reg_1322_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[8]_i_1__4_n_1\,
      D => bk_0_reg_293(1),
      Q => add_ln58_reg_1322(1),
      R => '0'
    );
\add_ln58_reg_1322_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[8]_i_1__4_n_1\,
      D => add_ln58_fu_827_p2(2),
      Q => add_ln58_reg_1322(2),
      R => '0'
    );
\add_ln58_reg_1322_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[8]_i_1__4_n_1\,
      D => add_ln58_fu_827_p2(3),
      Q => add_ln58_reg_1322(3),
      R => '0'
    );
\add_ln58_reg_1322_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[8]_i_1__4_n_1\,
      D => add_ln58_fu_827_p2(4),
      Q => add_ln58_reg_1322(4),
      R => '0'
    );
\add_ln58_reg_1322_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[8]_i_1__4_n_1\,
      D => add_ln58_fu_827_p2(5),
      Q => add_ln58_reg_1322(5),
      R => '0'
    );
\add_ln58_reg_1322_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln58_reg_1322_reg[5]_i_1_n_1\,
      CO(2) => \add_ln58_reg_1322_reg[5]_i_1_n_2\,
      CO(1) => \add_ln58_reg_1322_reg[5]_i_1_n_3\,
      CO(0) => \add_ln58_reg_1322_reg[5]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => bk_0_reg_293(5 downto 2),
      O(3 downto 1) => add_ln58_fu_827_p2(5 downto 3),
      O(0) => \NLW_add_ln58_reg_1322_reg[5]_i_1_O_UNCONNECTED\(0),
      S(3) => \add_ln58_reg_1322[5]_i_2_n_1\,
      S(2) => bk_0_reg_293(4),
      S(1) => \add_ln58_reg_1322[5]_i_3_n_1\,
      S(0) => \add_ln58_reg_1322[5]_i_4_n_1\
    );
\add_ln58_reg_1322_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[8]_i_1__4_n_1\,
      D => add_ln58_fu_827_p2(6),
      Q => add_ln58_reg_1322(6),
      R => '0'
    );
\add_ln58_reg_1322_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[8]_i_1__4_n_1\,
      D => add_ln58_fu_827_p2(7),
      Q => add_ln58_reg_1322(7),
      R => '0'
    );
\add_ln58_reg_1322_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[8]_i_1__4_n_1\,
      D => add_ln58_fu_827_p2(8),
      Q => add_ln58_reg_1322(8),
      R => '0'
    );
\add_ln58_reg_1322_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln58_reg_1322_reg[5]_i_1_n_1\,
      CO(3 downto 2) => \NLW_add_ln58_reg_1322_reg[8]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln58_reg_1322_reg[8]_i_1_n_3\,
      CO(0) => \add_ln58_reg_1322_reg[8]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => bk_0_reg_293(6),
      O(3) => \NLW_add_ln58_reg_1322_reg[8]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln58_fu_827_p2(8 downto 6),
      S(3) => '0',
      S(2) => \mul_ln58_reg_1186_reg[-_n_1_1111111103]\,
      S(1) => \mul_ln58_reg_1186_reg[-_n_1_1111111104]\,
      S(0) => \add_ln58_reg_1322[8]_i_2_n_1\
    );
\add_ln71_reg_1304[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln71_reg_1178_reg[-_n_1_1111111106]\,
      I1 => be_0_reg_282(2),
      O => add_ln71_fu_765_p2(2)
    );
\add_ln71_reg_1304[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln71_reg_1178_reg[-_n_1_1111111106]\,
      I1 => be_0_reg_282(5),
      O => \add_ln71_reg_1304[5]_i_2_n_1\
    );
\add_ln71_reg_1304[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln71_reg_1178_reg[-_n_1_1111111108]\,
      I1 => be_0_reg_282(3),
      O => \add_ln71_reg_1304[5]_i_3_n_1\
    );
\add_ln71_reg_1304[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln71_reg_1178_reg[-_n_1_1111111106]\,
      I1 => be_0_reg_282(2),
      O => \add_ln71_reg_1304[5]_i_4_n_1\
    );
\add_ln71_reg_1304[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln71_reg_1178_reg[-_n_1_1111111105]\,
      I1 => be_0_reg_282(6),
      O => \add_ln71_reg_1304[8]_i_2_n_1\
    );
\add_ln71_reg_1304_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[6]_i_1__4_n_1\,
      D => be_0_reg_282(0),
      Q => add_ln71_reg_1304(0),
      R => '0'
    );
\add_ln71_reg_1304_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[6]_i_1__4_n_1\,
      D => be_0_reg_282(1),
      Q => add_ln71_reg_1304(1),
      R => '0'
    );
\add_ln71_reg_1304_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[6]_i_1__4_n_1\,
      D => add_ln71_fu_765_p2(2),
      Q => add_ln71_reg_1304(2),
      R => '0'
    );
\add_ln71_reg_1304_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[6]_i_1__4_n_1\,
      D => add_ln71_fu_765_p2(3),
      Q => add_ln71_reg_1304(3),
      R => '0'
    );
\add_ln71_reg_1304_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[6]_i_1__4_n_1\,
      D => add_ln71_fu_765_p2(4),
      Q => add_ln71_reg_1304(4),
      R => '0'
    );
\add_ln71_reg_1304_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[6]_i_1__4_n_1\,
      D => add_ln71_fu_765_p2(5),
      Q => add_ln71_reg_1304(5),
      R => '0'
    );
\add_ln71_reg_1304_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln71_reg_1304_reg[5]_i_1_n_1\,
      CO(2) => \add_ln71_reg_1304_reg[5]_i_1_n_2\,
      CO(1) => \add_ln71_reg_1304_reg[5]_i_1_n_3\,
      CO(0) => \add_ln71_reg_1304_reg[5]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \mul_ln71_reg_1178_reg[-_n_1_1111111106]\,
      DI(2) => '0',
      DI(1) => \mul_ln71_reg_1178_reg[-_n_1_1111111108]\,
      DI(0) => \mul_ln71_reg_1178_reg[-_n_1_1111111106]\,
      O(3 downto 1) => add_ln71_fu_765_p2(5 downto 3),
      O(0) => \NLW_add_ln71_reg_1304_reg[5]_i_1_O_UNCONNECTED\(0),
      S(3) => \add_ln71_reg_1304[5]_i_2_n_1\,
      S(2) => be_0_reg_282(4),
      S(1) => \add_ln71_reg_1304[5]_i_3_n_1\,
      S(0) => \add_ln71_reg_1304[5]_i_4_n_1\
    );
\add_ln71_reg_1304_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[6]_i_1__4_n_1\,
      D => add_ln71_fu_765_p2(6),
      Q => add_ln71_reg_1304(6),
      R => '0'
    );
\add_ln71_reg_1304_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[6]_i_1__4_n_1\,
      D => add_ln71_fu_765_p2(7),
      Q => add_ln71_reg_1304(7),
      R => '0'
    );
\add_ln71_reg_1304_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[6]_i_1__4_n_1\,
      D => add_ln71_fu_765_p2(8),
      Q => add_ln71_reg_1304(8),
      R => '0'
    );
\add_ln71_reg_1304_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln71_reg_1304_reg[5]_i_1_n_1\,
      CO(3 downto 2) => \NLW_add_ln71_reg_1304_reg[8]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln71_reg_1304_reg[8]_i_1_n_3\,
      CO(0) => \add_ln71_reg_1304_reg[8]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \mul_ln71_reg_1178_reg[-_n_1_1111111105]\,
      O(3) => \NLW_add_ln71_reg_1304_reg[8]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln71_fu_765_p2(8 downto 6),
      S(3) => '0',
      S(2) => \mul_ln71_reg_1178_reg[-_n_1_1111111103]\,
      S(1) => \mul_ln71_reg_1178_reg[-_n_1_1111111104]\,
      S(0) => \add_ln71_reg_1304[8]_i_2_n_1\
    );
\add_ln84_reg_1286[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln84_reg_1170_reg[-_n_1_1111111106]\,
      I1 => vi_0_reg_271(2),
      O => add_ln84_fu_703_p2(2)
    );
\add_ln84_reg_1286[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln84_reg_1170_reg[-_n_1_1111111106]\,
      I1 => vi_0_reg_271(5),
      O => \add_ln84_reg_1286[5]_i_2_n_1\
    );
\add_ln84_reg_1286[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln84_reg_1170_reg[-_n_1_1111111108]\,
      I1 => vi_0_reg_271(3),
      O => \add_ln84_reg_1286[5]_i_3_n_1\
    );
\add_ln84_reg_1286[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln84_reg_1170_reg[-_n_1_1111111106]\,
      I1 => vi_0_reg_271(2),
      O => \add_ln84_reg_1286[5]_i_4_n_1\
    );
\add_ln84_reg_1286[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln84_reg_1170_reg[-_n_1_1111111105]\,
      I1 => vi_0_reg_271(6),
      O => \add_ln84_reg_1286[8]_i_2_n_1\
    );
\add_ln84_reg_1286_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[4]_i_1__5_n_1\,
      D => vi_0_reg_271(0),
      Q => add_ln84_reg_1286(0),
      R => '0'
    );
\add_ln84_reg_1286_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[4]_i_1__5_n_1\,
      D => vi_0_reg_271(1),
      Q => add_ln84_reg_1286(1),
      R => '0'
    );
\add_ln84_reg_1286_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[4]_i_1__5_n_1\,
      D => add_ln84_fu_703_p2(2),
      Q => add_ln84_reg_1286(2),
      R => '0'
    );
\add_ln84_reg_1286_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[4]_i_1__5_n_1\,
      D => add_ln84_fu_703_p2(3),
      Q => add_ln84_reg_1286(3),
      R => '0'
    );
\add_ln84_reg_1286_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[4]_i_1__5_n_1\,
      D => add_ln84_fu_703_p2(4),
      Q => add_ln84_reg_1286(4),
      R => '0'
    );
\add_ln84_reg_1286_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[4]_i_1__5_n_1\,
      D => add_ln84_fu_703_p2(5),
      Q => add_ln84_reg_1286(5),
      R => '0'
    );
\add_ln84_reg_1286_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln84_reg_1286_reg[5]_i_1_n_1\,
      CO(2) => \add_ln84_reg_1286_reg[5]_i_1_n_2\,
      CO(1) => \add_ln84_reg_1286_reg[5]_i_1_n_3\,
      CO(0) => \add_ln84_reg_1286_reg[5]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \mul_ln84_reg_1170_reg[-_n_1_1111111106]\,
      DI(2) => '0',
      DI(1) => \mul_ln84_reg_1170_reg[-_n_1_1111111108]\,
      DI(0) => \mul_ln84_reg_1170_reg[-_n_1_1111111106]\,
      O(3 downto 1) => add_ln84_fu_703_p2(5 downto 3),
      O(0) => \NLW_add_ln84_reg_1286_reg[5]_i_1_O_UNCONNECTED\(0),
      S(3) => \add_ln84_reg_1286[5]_i_2_n_1\,
      S(2) => vi_0_reg_271(4),
      S(1) => \add_ln84_reg_1286[5]_i_3_n_1\,
      S(0) => \add_ln84_reg_1286[5]_i_4_n_1\
    );
\add_ln84_reg_1286_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[4]_i_1__5_n_1\,
      D => add_ln84_fu_703_p2(6),
      Q => add_ln84_reg_1286(6),
      R => '0'
    );
\add_ln84_reg_1286_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[4]_i_1__5_n_1\,
      D => add_ln84_fu_703_p2(7),
      Q => add_ln84_reg_1286(7),
      R => '0'
    );
\add_ln84_reg_1286_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[4]_i_1__5_n_1\,
      D => add_ln84_fu_703_p2(8),
      Q => add_ln84_reg_1286(8),
      R => '0'
    );
\add_ln84_reg_1286_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln84_reg_1286_reg[5]_i_1_n_1\,
      CO(3 downto 2) => \NLW_add_ln84_reg_1286_reg[8]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln84_reg_1286_reg[8]_i_1_n_3\,
      CO(0) => \add_ln84_reg_1286_reg[8]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \mul_ln84_reg_1170_reg[-_n_1_1111111105]\,
      O(3) => \NLW_add_ln84_reg_1286_reg[8]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln84_fu_703_p2(8 downto 6),
      S(3) => '0',
      S(2) => \mul_ln84_reg_1170_reg[-_n_1_1111111103]\,
      S(1) => \mul_ln84_reg_1170_reg[-_n_1_1111111104]\,
      S(0) => \add_ln84_reg_1286[8]_i_2_n_1\
    );
\add_ln97_reg_1268[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln97_reg_1162_reg[-_n_1_1111111106]\,
      I1 => vo_0_reg_260(2),
      O => add_ln97_fu_641_p2(2)
    );
\add_ln97_reg_1268[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln97_reg_1162_reg[-_n_1_1111111106]\,
      I1 => vo_0_reg_260(5),
      O => \add_ln97_reg_1268[5]_i_2_n_1\
    );
\add_ln97_reg_1268[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln97_reg_1162_reg[-_n_1_1111111108]\,
      I1 => vo_0_reg_260(3),
      O => \add_ln97_reg_1268[5]_i_3_n_1\
    );
\add_ln97_reg_1268[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln97_reg_1162_reg[-_n_1_1111111106]\,
      I1 => vo_0_reg_260(2),
      O => \add_ln97_reg_1268[5]_i_4_n_1\
    );
\add_ln97_reg_1268[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln97_reg_1162_reg[-_n_1_1111111105]\,
      I1 => vo_0_reg_260(6),
      O => \add_ln97_reg_1268[8]_i_2_n_1\
    );
\add_ln97_reg_1268_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__8_n_1\,
      D => vo_0_reg_260(0),
      Q => add_ln97_reg_1268(0),
      R => '0'
    );
\add_ln97_reg_1268_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__8_n_1\,
      D => vo_0_reg_260(1),
      Q => add_ln97_reg_1268(1),
      R => '0'
    );
\add_ln97_reg_1268_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__8_n_1\,
      D => add_ln97_fu_641_p2(2),
      Q => add_ln97_reg_1268(2),
      R => '0'
    );
\add_ln97_reg_1268_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__8_n_1\,
      D => add_ln97_fu_641_p2(3),
      Q => add_ln97_reg_1268(3),
      R => '0'
    );
\add_ln97_reg_1268_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__8_n_1\,
      D => add_ln97_fu_641_p2(4),
      Q => add_ln97_reg_1268(4),
      R => '0'
    );
\add_ln97_reg_1268_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__8_n_1\,
      D => add_ln97_fu_641_p2(5),
      Q => add_ln97_reg_1268(5),
      R => '0'
    );
\add_ln97_reg_1268_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln97_reg_1268_reg[5]_i_1_n_1\,
      CO(2) => \add_ln97_reg_1268_reg[5]_i_1_n_2\,
      CO(1) => \add_ln97_reg_1268_reg[5]_i_1_n_3\,
      CO(0) => \add_ln97_reg_1268_reg[5]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \mul_ln97_reg_1162_reg[-_n_1_1111111106]\,
      DI(2) => '0',
      DI(1) => \mul_ln97_reg_1162_reg[-_n_1_1111111108]\,
      DI(0) => \mul_ln97_reg_1162_reg[-_n_1_1111111106]\,
      O(3 downto 1) => add_ln97_fu_641_p2(5 downto 3),
      O(0) => \NLW_add_ln97_reg_1268_reg[5]_i_1_O_UNCONNECTED\(0),
      S(3) => \add_ln97_reg_1268[5]_i_2_n_1\,
      S(2) => vo_0_reg_260(4),
      S(1) => \add_ln97_reg_1268[5]_i_3_n_1\,
      S(0) => \add_ln97_reg_1268[5]_i_4_n_1\
    );
\add_ln97_reg_1268_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__8_n_1\,
      D => add_ln97_fu_641_p2(6),
      Q => add_ln97_reg_1268(6),
      R => '0'
    );
\add_ln97_reg_1268_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__8_n_1\,
      D => add_ln97_fu_641_p2(7),
      Q => add_ln97_reg_1268(7),
      R => '0'
    );
\add_ln97_reg_1268_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__8_n_1\,
      D => add_ln97_fu_641_p2(8),
      Q => add_ln97_reg_1268(8),
      R => '0'
    );
\add_ln97_reg_1268_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln97_reg_1268_reg[5]_i_1_n_1\,
      CO(3 downto 2) => \NLW_add_ln97_reg_1268_reg[8]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln97_reg_1268_reg[8]_i_1_n_3\,
      CO(0) => \add_ln97_reg_1268_reg[8]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \mul_ln97_reg_1162_reg[-_n_1_1111111105]\,
      O(3) => \NLW_add_ln97_reg_1268_reg[8]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln97_fu_641_p2(8 downto 6),
      S(3) => '0',
      S(2) => \mul_ln97_reg_1162_reg[-_n_1_1111111103]\,
      S(1) => \mul_ln97_reg_1162_reg[-_n_1_1111111104]\,
      S(0) => \add_ln97_reg_1268[8]_i_2_n_1\
    );
\ap_CS_fsm[0]_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[0]\,
      I1 => grp_enqueue_dequeue_fram_fu_257_ap_start_reg,
      I2 => grp_enqueue_dequeue_fram_fu_257_ap_ready,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[10]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAAEAE"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      I2 => grp_enqueue_dequeue_fram_fu_257_ap_ready,
      I3 => grp_enqueue_dequeue_fram_fu_257_ap_start_reg,
      I4 => \ap_CS_fsm_reg_n_1_[0]\,
      O => D(1)
    );
\ap_CS_fsm[10]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state10,
      I1 => \ap_CS_fsm[10]_i_2__3_n_1\,
      O => ap_NS_fsm(10)
    );
\ap_CS_fsm[10]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => ap_CS_fsm_state10,
      I1 => vo4_0_reg_304(2),
      I2 => vo4_0_reg_304(6),
      I3 => vo4_0_reg_304(3),
      I4 => \ap_CS_fsm[10]_i_3__3_n_1\,
      O => \ap_CS_fsm[10]_i_2__3_n_1\
    );
\ap_CS_fsm[10]_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => vo4_0_reg_304(1),
      I1 => vo4_0_reg_304(0),
      I2 => vo4_0_reg_304(5),
      I3 => vo4_0_reg_304(4),
      O => \ap_CS_fsm[10]_i_3__3_n_1\
    );
\ap_CS_fsm[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBAAAA"
    )
        port map (
      I0 => Q(5),
      I1 => grp_enqueue_dequeue_fram_fu_257_ap_ready,
      I2 => grp_enqueue_dequeue_fram_fu_257_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_1_[0]\,
      I4 => Q(6),
      O => D(2)
    );
\ap_CS_fsm[12]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state12,
      I1 => \ap_CS_fsm[12]_i_2__1_n_1\,
      O => ap_NS_fsm(12)
    );
\ap_CS_fsm[12]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => vi3_0_reg_316(2),
      I1 => vi3_0_reg_316(6),
      I2 => vi3_0_reg_316(5),
      I3 => vi3_0_reg_316(3),
      I4 => \ap_CS_fsm[12]_i_3__1_n_1\,
      O => \ap_CS_fsm[12]_i_2__1_n_1\
    );
\ap_CS_fsm[12]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => vi3_0_reg_316(1),
      I1 => vi3_0_reg_316(0),
      I2 => ap_CS_fsm_state12,
      I3 => vi3_0_reg_316(4),
      O => \ap_CS_fsm[12]_i_3__1_n_1\
    );
\ap_CS_fsm[14]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAAEAE"
    )
        port map (
      I0 => Q(7),
      I1 => Q(8),
      I2 => grp_enqueue_dequeue_fram_fu_257_ap_ready,
      I3 => grp_enqueue_dequeue_fram_fu_257_ap_start_reg,
      I4 => \ap_CS_fsm_reg_n_1_[0]\,
      O => D(3)
    );
\ap_CS_fsm[14]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state14,
      I1 => \ap_CS_fsm[14]_i_2__2_n_1\,
      O => ap_NS_fsm(14)
    );
\ap_CS_fsm[14]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => ap_CS_fsm_state14,
      I1 => be2_0_reg_328(2),
      I2 => be2_0_reg_328(6),
      I3 => be2_0_reg_328(3),
      I4 => \ap_CS_fsm[14]_i_3__2_n_1\,
      O => \ap_CS_fsm[14]_i_2__2_n_1\
    );
\ap_CS_fsm[14]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => be2_0_reg_328(1),
      I1 => be2_0_reg_328(0),
      I2 => be2_0_reg_328(5),
      I3 => be2_0_reg_328(4),
      O => \ap_CS_fsm[14]_i_3__2_n_1\
    );
\ap_CS_fsm[16]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state16,
      I1 => \ap_CS_fsm[16]_i_2__3_n_1\,
      O => ap_NS_fsm(16)
    );
\ap_CS_fsm[16]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => bk1_0_reg_340(2),
      I1 => bk1_0_reg_340(5),
      I2 => bk1_0_reg_340(3),
      I3 => bk1_0_reg_340(4),
      I4 => \ap_CS_fsm[16]_i_3__3_n_1\,
      O => \ap_CS_fsm[16]_i_2__3_n_1\
    );
\ap_CS_fsm[16]_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => bk1_0_reg_340(6),
      I1 => ap_CS_fsm_state16,
      I2 => bk1_0_reg_340(1),
      I3 => bk1_0_reg_340(0),
      O => \ap_CS_fsm[16]_i_3__3_n_1\
    );
\ap_CS_fsm[17]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAAB"
    )
        port map (
      I0 => \ap_CS_fsm[17]_i_2__1_n_1\,
      I1 => available_spaces_bk(0),
      I2 => available_spaces_bk(2),
      I3 => available_spaces_bk(1),
      I4 => \ap_CS_fsm[17]_i_3__1_n_1\,
      I5 => \ap_CS_fsm[17]_i_4__1_n_1\,
      O => ap_NS_fsm(17)
    );
\ap_CS_fsm[17]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \p_0_reg_352[1]_i_2_n_1\,
      I1 => \p_0_reg_352[1]_i_3_n_1\,
      O => \ap_CS_fsm[17]_i_2__1_n_1\
    );
\ap_CS_fsm[17]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554FFFFFFFFFFFF"
    )
        port map (
      I0 => Q(8),
      I1 => Q(6),
      I2 => Q(4),
      I3 => Q(2),
      I4 => \ap_CS_fsm_reg_n_1_[0]\,
      I5 => grp_enqueue_dequeue_fram_fu_257_ap_start_reg,
      O => \ap_CS_fsm[17]_i_3__1_n_1\
    );
\ap_CS_fsm[17]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
        port map (
      I0 => \ap_CS_fsm[17]_i_5__1_n_1\,
      I1 => \ap_CS_fsm[16]_i_2__3_n_1\,
      I2 => \ap_CS_fsm[17]_i_6__1_n_1\,
      I3 => \ap_CS_fsm[17]_i_7__0_n_1\,
      I4 => \ap_CS_fsm[17]_i_8__0_n_1\,
      O => \ap_CS_fsm[17]_i_4__1_n_1\
    );
\ap_CS_fsm[17]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFFFF"
    )
        port map (
      I0 => \ap_CS_fsm[8]_i_2__2_n_1\,
      I1 => bk_0_reg_293(5),
      I2 => bk_0_reg_293(4),
      I3 => bk_0_reg_293(2),
      I4 => ap_CS_fsm_state8,
      O => \ap_CS_fsm[17]_i_5__1_n_1\
    );
\ap_CS_fsm[17]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555554555555555"
    )
        port map (
      I0 => \available_spaces_be[2]_i_6_n_1\,
      I1 => \ap_CS_fsm[17]_i_9__0_n_1\,
      I2 => be2_0_reg_328(6),
      I3 => be2_0_reg_328(0),
      I4 => be2_0_reg_328(1),
      I5 => ap_CS_fsm_state14,
      O => \ap_CS_fsm[17]_i_6__1_n_1\
    );
\ap_CS_fsm[17]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \write_pointer_vo[1]_i_5_n_1\,
      I1 => \ap_CS_fsm[10]_i_2__3_n_1\,
      O => \ap_CS_fsm[17]_i_7__0_n_1\
    );
\ap_CS_fsm[17]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \write_pointer_vi[1]_i_5_n_1\,
      I1 => \ap_CS_fsm[12]_i_2__1_n_1\,
      O => \ap_CS_fsm[17]_i_8__0_n_1\
    );
\ap_CS_fsm[17]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => be2_0_reg_328(5),
      I1 => be2_0_reg_328(2),
      I2 => be2_0_reg_328(4),
      I3 => be2_0_reg_328(3),
      O => \ap_CS_fsm[17]_i_9__0_n_1\
    );
\ap_CS_fsm[1]_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => ap_NS_fsm131_out,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0000"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_2__3_n_1\,
      I1 => vo_0_reg_260(5),
      I2 => vo_0_reg_260(3),
      I3 => vo_0_reg_260(2),
      I4 => ap_CS_fsm_state2,
      O => \ap_CS_fsm[2]_i_1__8_n_1\
    );
\ap_CS_fsm[2]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => vo_0_reg_260(1),
      I1 => vo_0_reg_260(0),
      I2 => vo_0_reg_260(6),
      I3 => vo_0_reg_260(4),
      O => \ap_CS_fsm[2]_i_2__3_n_1\
    );
\ap_CS_fsm[3]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => ap_NS_fsm134_out,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[4]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0000"
    )
        port map (
      I0 => \ap_CS_fsm[4]_i_2__1_n_1\,
      I1 => vi_0_reg_271(5),
      I2 => vi_0_reg_271(4),
      I3 => vi_0_reg_271(2),
      I4 => ap_CS_fsm_state4,
      O => \ap_CS_fsm[4]_i_1__5_n_1\
    );
\ap_CS_fsm[4]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => vi_0_reg_271(1),
      I1 => vi_0_reg_271(0),
      I2 => vi_0_reg_271(6),
      I3 => vi_0_reg_271(3),
      O => \ap_CS_fsm[4]_i_2__1_n_1\
    );
\ap_CS_fsm[5]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF00FE"
    )
        port map (
      I0 => available_spaces_be(0),
      I1 => available_spaces_be(2),
      I2 => available_spaces_be(1),
      I3 => \ap_CS_fsm[5]_i_2__1_n_1\,
      I4 => ap_CS_fsm_state7,
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[5]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => grp_enqueue_dequeue_fram_fu_257_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => Q(8),
      I3 => Q(6),
      O => \ap_CS_fsm[5]_i_2__1_n_1\
    );
\ap_CS_fsm[6]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0000"
    )
        port map (
      I0 => \ap_CS_fsm[6]_i_2__1_n_1\,
      I1 => be_0_reg_282(5),
      I2 => be_0_reg_282(4),
      I3 => be_0_reg_282(2),
      I4 => ap_CS_fsm_state6,
      O => \ap_CS_fsm[6]_i_1__4_n_1\
    );
\ap_CS_fsm[6]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => be_0_reg_282(1),
      I1 => be_0_reg_282(0),
      I2 => be_0_reg_282(6),
      I3 => be_0_reg_282(3),
      O => \ap_CS_fsm[6]_i_2__1_n_1\
    );
\ap_CS_fsm[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBAAAA"
    )
        port map (
      I0 => Q(1),
      I1 => grp_enqueue_dequeue_fram_fu_257_ap_ready,
      I2 => grp_enqueue_dequeue_fram_fu_257_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_1_[0]\,
      I4 => Q(2),
      O => D(0)
    );
\ap_CS_fsm[7]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF00FE"
    )
        port map (
      I0 => available_spaces_bk(0),
      I1 => available_spaces_bk(2),
      I2 => available_spaces_bk(1),
      I3 => \ap_CS_fsm[17]_i_3__1_n_1\,
      I4 => ap_CS_fsm_state9,
      O => ap_NS_fsm(7)
    );
\ap_CS_fsm[8]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0000"
    )
        port map (
      I0 => \ap_CS_fsm[8]_i_2__2_n_1\,
      I1 => bk_0_reg_293(5),
      I2 => bk_0_reg_293(4),
      I3 => bk_0_reg_293(2),
      I4 => ap_CS_fsm_state8,
      O => \ap_CS_fsm[8]_i_1__4_n_1\
    );
\ap_CS_fsm[8]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => bk_0_reg_293(1),
      I1 => bk_0_reg_293(0),
      I2 => bk_0_reg_293(6),
      I3 => bk_0_reg_293(3),
      O => \ap_CS_fsm[8]_i_2__2_n_1\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_1_[0]\,
      S => ap_rst
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(10),
      Q => ap_CS_fsm_state11,
      R => ap_rst
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state13,
      Q => ap_CS_fsm_state12,
      R => ap_rst
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(12),
      Q => ap_CS_fsm_state13,
      R => ap_rst
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state15,
      Q => ap_CS_fsm_state14,
      R => ap_rst
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(14),
      Q => ap_CS_fsm_state15,
      R => ap_rst
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state17,
      Q => ap_CS_fsm_state16,
      R => ap_rst
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(16),
      Q => ap_CS_fsm_state17,
      R => ap_rst
    );
\ap_CS_fsm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(17),
      Q => grp_enqueue_dequeue_fram_fu_257_ap_ready,
      R => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[2]_i_1__8_n_1\,
      Q => ap_CS_fsm_state3,
      R => ap_rst
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[4]_i_1__5_n_1\,
      Q => ap_CS_fsm_state5,
      R => ap_rst
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => ap_rst
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[6]_i_1__4_n_1\,
      Q => ap_CS_fsm_state7,
      R => ap_rst
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state8,
      R => ap_rst
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[8]_i_1__4_n_1\,
      Q => ap_CS_fsm_state9,
      R => ap_rst
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state11,
      Q => ap_CS_fsm_state10,
      R => ap_rst
    );
\ap_return_preg[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_reg_352_reg_n_1_[0]\,
      I1 => grp_enqueue_dequeue_fram_fu_257_ap_ready,
      I2 => ap_return_preg(0),
      O => \ap_return_preg[0]_i_1__3_n_1\
    );
\ap_return_preg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_reg_352_reg_n_1_[1]\,
      I1 => grp_enqueue_dequeue_fram_fu_257_ap_ready,
      I2 => ap_return_preg(1),
      O => \ap_return_preg[1]_i_1_n_1\
    );
\ap_return_preg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_reg_352_reg_n_1_[3]\,
      I1 => grp_enqueue_dequeue_fram_fu_257_ap_ready,
      I2 => ap_return_preg(2),
      O => \ap_return_preg[2]_i_1_n_1\
    );
\ap_return_preg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_reg_352_reg_n_1_[3]\,
      I1 => grp_enqueue_dequeue_fram_fu_257_ap_ready,
      I2 => ap_return_preg(3),
      O => \ap_return_preg[3]_i_1_n_1\
    );
\ap_return_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_preg[0]_i_1__3_n_1\,
      Q => ap_return_preg(0),
      R => ap_rst
    );
\ap_return_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_preg[1]_i_1_n_1\,
      Q => ap_return_preg(1),
      R => ap_rst
    );
\ap_return_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_preg[2]_i_1_n_1\,
      Q => ap_return_preg(2),
      R => ap_rst
    );
\ap_return_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_preg[3]_i_1_n_1\,
      Q => ap_return_preg(3),
      R => ap_rst
    );
\available_spaces_be[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F10FFFF1F100000"
    )
        port map (
      I0 => available_spaces_be_s_reg_1114(0),
      I1 => \available_spaces_be[0]_i_2_n_1\,
      I2 => \^ap_cs_fsm_reg[10]_1\,
      I3 => \available_spaces_be_reg[0]_0\,
      I4 => \available_spaces_be_reg[0]\,
      I5 => available_spaces_be(0),
      O => \available_spaces_be_s_reg_1114_reg[0]_0\
    );
\available_spaces_be[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0001"
    )
        port map (
      I0 => Q(6),
      I1 => Q(8),
      I2 => Q(2),
      I3 => Q(4),
      I4 => \ap_CS_fsm[17]_i_6__1_n_1\,
      O => \available_spaces_be[0]_i_2_n_1\
    );
\available_spaces_be[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \available_spaces_be[1]_i_2_n_1\,
      I1 => \^ap_cs_fsm_reg[10]_1\,
      I2 => \available_spaces_be_reg[1]_0\,
      I3 => \available_spaces_be_reg[0]\,
      I4 => available_spaces_be(1),
      O => \available_spaces_be_reg[1]\
    );
\available_spaces_be[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BEEB"
    )
        port map (
      I0 => \available_spaces_be[0]_i_2_n_1\,
      I1 => available_spaces_be_s_reg_1114(1),
      I2 => available_spaces_be_s_reg_1114(0),
      I3 => \ap_CS_fsm[14]_i_2__2_n_1\,
      O => \available_spaces_be[1]_i_2_n_1\
    );
\available_spaces_be[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \available_spaces_be[2]_i_2_n_1\,
      I1 => \^ap_cs_fsm_reg[10]_1\,
      I2 => \available_spaces_be_reg[2]_0\,
      I3 => \available_spaces_be_reg[0]\,
      I4 => available_spaces_be(2),
      O => \available_spaces_be_reg[2]\
    );
\available_spaces_be[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFEEAABAEEEEAAA"
    )
        port map (
      I0 => \available_spaces_be[0]_i_2_n_1\,
      I1 => \ap_CS_fsm[14]_i_2__2_n_1\,
      I2 => available_spaces_be_s_reg_1114(1),
      I3 => available_spaces_be_s_reg_1114(0),
      I4 => available_spaces_be_s_reg_1114(2),
      I5 => \available_spaces_be[2]_i_6_n_1\,
      O => \available_spaces_be[2]_i_2_n_1\
    );
\available_spaces_be[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFFE"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(8),
      I3 => Q(6),
      I4 => ram_reg_2,
      I5 => \ap_CS_fsm[17]_i_6__1_n_1\,
      O => \^ap_cs_fsm_reg[10]_1\
    );
\available_spaces_be[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => \ap_CS_fsm[6]_i_2__1_n_1\,
      I2 => be_0_reg_282(5),
      I3 => be_0_reg_282(4),
      I4 => be_0_reg_282(2),
      O => \available_spaces_be[2]_i_6_n_1\
    );
\available_spaces_be_s_reg_1114_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => available_spaces_be(0),
      Q => available_spaces_be_s_reg_1114(0),
      R => '0'
    );
\available_spaces_be_s_reg_1114_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => available_spaces_be(1),
      Q => available_spaces_be_s_reg_1114(1),
      R => '0'
    );
\available_spaces_be_s_reg_1114_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => available_spaces_be(2),
      Q => available_spaces_be_s_reg_1114(2),
      R => '0'
    );
\available_spaces_bk[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888BFFFF888B0000"
    )
        port map (
      I0 => \available_spaces_bk_reg[0]\,
      I1 => \^ap_cs_fsm_reg[10]_0\,
      I2 => available_spaces_bk_s_reg_1103(0),
      I3 => \available_spaces_bk[0]_i_3_n_1\,
      I4 => \available_spaces_bk_reg[0]_0\,
      I5 => available_spaces_bk(0),
      O => \available_spaces_bk_s_reg_1103_reg[0]_0\
    );
\available_spaces_bk[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222222222222F"
    )
        port map (
      I0 => \ap_CS_fsm[17]_i_5__1_n_1\,
      I1 => \ap_CS_fsm[16]_i_2__3_n_1\,
      I2 => Q(6),
      I3 => Q(8),
      I4 => Q(2),
      I5 => Q(4),
      O => \available_spaces_bk[0]_i_3_n_1\
    );
\available_spaces_bk[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B88B"
    )
        port map (
      I0 => available_spaces_bk(1),
      I1 => \available_spaces_bk[0]_i_3_n_1\,
      I2 => \ap_CS_fsm[16]_i_2__3_n_1\,
      I3 => available_spaces_bk_s_reg_1103(0),
      I4 => available_spaces_bk_s_reg_1103(1),
      O => \available_spaces_bk_reg[1]\
    );
\available_spaces_bk[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \write_pointer_bk[1]_i_2_n_1\,
      I1 => \^ap_cs_fsm_reg[10]_5\,
      O => \^ap_cs_fsm_reg[10]_0\
    );
\available_spaces_bk[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1444144400004441"
    )
        port map (
      I0 => ram_reg_3,
      I1 => available_spaces_bk_s_reg_1103(2),
      I2 => available_spaces_bk_s_reg_1103(0),
      I3 => available_spaces_bk_s_reg_1103(1),
      I4 => \ap_CS_fsm[17]_i_5__1_n_1\,
      I5 => \ap_CS_fsm[16]_i_2__3_n_1\,
      O => \available_spaces_bk_s_reg_1103_reg[2]_0\
    );
\available_spaces_bk_s_reg_1103[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_enqueue_dequeue_fram_fu_257_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      O => p_57_in
    );
\available_spaces_bk_s_reg_1103_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => available_spaces_bk(0),
      Q => available_spaces_bk_s_reg_1103(0),
      R => '0'
    );
\available_spaces_bk_s_reg_1103_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => available_spaces_bk(1),
      Q => available_spaces_bk_s_reg_1103(1),
      R => '0'
    );
\available_spaces_bk_s_reg_1103_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => available_spaces_bk(2),
      Q => available_spaces_bk_s_reg_1103(2),
      R => '0'
    );
\available_spaces_vi[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F10FFFF1F100000"
    )
        port map (
      I0 => available_spaces_vi_s_reg_1125(0),
      I1 => \available_spaces_vi[0]_i_2_n_1\,
      I2 => \^ap_cs_fsm_reg[10]_2\,
      I3 => \available_spaces_vi_reg[0]\,
      I4 => \available_spaces_vi_reg[2]_0\,
      I5 => available_spaces_vi(0),
      O => \available_spaces_vi_s_reg_1125_reg[0]_0\
    );
\available_spaces_vi[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0001"
    )
        port map (
      I0 => Q(6),
      I1 => Q(8),
      I2 => Q(2),
      I3 => Q(4),
      I4 => \ap_CS_fsm[17]_i_8__0_n_1\,
      O => \available_spaces_vi[0]_i_2_n_1\
    );
\available_spaces_vi[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \available_spaces_vi[1]_i_2_n_1\,
      I1 => \available_spaces_vi_reg[2]_0\,
      I2 => available_spaces_vi(1),
      O => \available_spaces_vi_reg[1]\
    );
\available_spaces_vi[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0069FFFF00690000"
    )
        port map (
      I0 => available_spaces_vi_s_reg_1125(0),
      I1 => available_spaces_vi_s_reg_1125(1),
      I2 => \ap_CS_fsm[12]_i_2__1_n_1\,
      I3 => \available_spaces_vi[0]_i_2_n_1\,
      I4 => \^ap_cs_fsm_reg[10]_2\,
      I5 => \available_spaces_vi_reg[1]_0\,
      O => \available_spaces_vi[1]_i_2_n_1\
    );
\available_spaces_vi[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \available_spaces_vi[2]_i_2_n_1\,
      I1 => \^ap_cs_fsm_reg[10]_2\,
      I2 => \available_spaces_vi_reg[2]_1\,
      I3 => \available_spaces_vi_reg[2]_0\,
      I4 => available_spaces_vi(2),
      O => \available_spaces_vi_reg[2]\
    );
\available_spaces_vi[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007E81"
    )
        port map (
      I0 => \ap_CS_fsm[12]_i_2__1_n_1\,
      I1 => available_spaces_vi_s_reg_1125(1),
      I2 => available_spaces_vi_s_reg_1125(0),
      I3 => available_spaces_vi_s_reg_1125(2),
      I4 => \available_spaces_vi[0]_i_2_n_1\,
      O => \available_spaces_vi[2]_i_2_n_1\
    );
\available_spaces_vi[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFFE"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(8),
      I3 => Q(6),
      I4 => ram_reg_2,
      I5 => \ap_CS_fsm[17]_i_8__0_n_1\,
      O => \^ap_cs_fsm_reg[10]_2\
    );
\available_spaces_vi_s_reg_1125_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => available_spaces_vi(0),
      Q => available_spaces_vi_s_reg_1125(0),
      R => '0'
    );
\available_spaces_vi_s_reg_1125_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => available_spaces_vi(1),
      Q => available_spaces_vi_s_reg_1125(1),
      R => '0'
    );
\available_spaces_vi_s_reg_1125_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => available_spaces_vi(2),
      Q => available_spaces_vi_s_reg_1125(2),
      R => '0'
    );
\available_spaces_vo[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F70FFFF7F700000"
    )
        port map (
      I0 => available_spaces_vo_s_reg_1136(0),
      I1 => \available_spaces_vo[0]_i_2_n_1\,
      I2 => \^ap_cs_fsm_reg[10]_3\,
      I3 => \available_spaces_vo_reg[0]\,
      I4 => \available_spaces_vo_reg[2]_0\,
      I5 => available_spaces_vo(0),
      O => \available_spaces_vo_s_reg_1136_reg[0]_0\
    );
\available_spaces_vo[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => Q(6),
      I1 => Q(8),
      I2 => Q(2),
      I3 => Q(4),
      I4 => \ap_CS_fsm[17]_i_7__0_n_1\,
      O => \available_spaces_vo[0]_i_2_n_1\
    );
\available_spaces_vo[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \available_spaces_vo[1]_i_2_n_1\,
      I1 => \^ap_cs_fsm_reg[10]_3\,
      I2 => \available_spaces_vo_reg[1]_0\,
      I3 => \available_spaces_vo_reg[2]_0\,
      I4 => available_spaces_vo(1),
      O => \available_spaces_vo_reg[1]\
    );
\available_spaces_vo[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2882"
    )
        port map (
      I0 => \available_spaces_vo[0]_i_2_n_1\,
      I1 => available_spaces_vo_s_reg_1136(1),
      I2 => available_spaces_vo_s_reg_1136(0),
      I3 => \ap_CS_fsm[10]_i_2__3_n_1\,
      O => \available_spaces_vo[1]_i_2_n_1\
    );
\available_spaces_vo[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \available_spaces_vo[2]_i_2_n_1\,
      I1 => \^ap_cs_fsm_reg[10]_3\,
      I2 => \available_spaces_vo_reg[2]_1\,
      I3 => \available_spaces_vo_reg[2]_0\,
      I4 => available_spaces_vo(2),
      O => \available_spaces_vo_reg[2]\
    );
\available_spaces_vo[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AA88002"
    )
        port map (
      I0 => \available_spaces_vo[0]_i_2_n_1\,
      I1 => \ap_CS_fsm[10]_i_2__3_n_1\,
      I2 => available_spaces_vo_s_reg_1136(1),
      I3 => available_spaces_vo_s_reg_1136(0),
      I4 => available_spaces_vo_s_reg_1136(2),
      O => \available_spaces_vo[2]_i_2_n_1\
    );
\available_spaces_vo[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFFE"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(8),
      I3 => Q(6),
      I4 => ram_reg_2,
      I5 => \ap_CS_fsm[17]_i_7__0_n_1\,
      O => \^ap_cs_fsm_reg[10]_3\
    );
\available_spaces_vo_s_reg_1136_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => available_spaces_vo(0),
      Q => available_spaces_vo_s_reg_1136(0),
      R => '0'
    );
\available_spaces_vo_s_reg_1136_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => available_spaces_vo(1),
      Q => available_spaces_vo_s_reg_1136(1),
      R => '0'
    );
\available_spaces_vo_s_reg_1136_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => available_spaces_vo(2),
      Q => available_spaces_vo_s_reg_1136(2),
      R => '0'
    );
\be2_0_reg_328_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => be_reg_1356(0),
      Q => be2_0_reg_328(0),
      R => '0'
    );
\be2_0_reg_328_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => be_reg_1356(1),
      Q => be2_0_reg_328(1),
      R => '0'
    );
\be2_0_reg_328_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => be_reg_1356(2),
      Q => be2_0_reg_328(2),
      R => '0'
    );
\be2_0_reg_328_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => be_reg_1356(3),
      Q => be2_0_reg_328(3),
      R => '0'
    );
\be2_0_reg_328_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => be_reg_1356(4),
      Q => be2_0_reg_328(4),
      R => '0'
    );
\be2_0_reg_328_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => be_reg_1356(5),
      Q => be2_0_reg_328(5),
      R => '0'
    );
\be2_0_reg_328_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => be_reg_1356(6),
      Q => be2_0_reg_328(6),
      R => '0'
    );
\be_0_reg_282[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => available_spaces_be(0),
      I1 => available_spaces_be(2),
      I2 => available_spaces_be(1),
      I3 => \ap_CS_fsm[5]_i_2__1_n_1\,
      O => ap_NS_fsm137_out
    );
\be_0_reg_282_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => be_1_reg_1294(0),
      Q => be_0_reg_282(0),
      R => ap_NS_fsm137_out
    );
\be_0_reg_282_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => be_1_reg_1294(1),
      Q => be_0_reg_282(1),
      R => ap_NS_fsm137_out
    );
\be_0_reg_282_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => be_1_reg_1294(2),
      Q => be_0_reg_282(2),
      R => ap_NS_fsm137_out
    );
\be_0_reg_282_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => be_1_reg_1294(3),
      Q => be_0_reg_282(3),
      R => ap_NS_fsm137_out
    );
\be_0_reg_282_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => be_1_reg_1294(4),
      Q => be_0_reg_282(4),
      R => ap_NS_fsm137_out
    );
\be_0_reg_282_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => be_1_reg_1294(5),
      Q => be_0_reg_282(5),
      R => ap_NS_fsm137_out
    );
\be_0_reg_282_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => be_1_reg_1294(6),
      Q => be_0_reg_282(6),
      R => ap_NS_fsm137_out
    );
\be_1_reg_1294[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => be_0_reg_282(0),
      O => be_1_fu_754_p2(0)
    );
\be_1_reg_1294[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => be_0_reg_282(0),
      I1 => be_0_reg_282(1),
      O => be_1_fu_754_p2(1)
    );
\be_1_reg_1294[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => be_0_reg_282(2),
      I1 => be_0_reg_282(1),
      I2 => be_0_reg_282(0),
      O => be_1_fu_754_p2(2)
    );
\be_1_reg_1294[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => be_0_reg_282(3),
      I1 => be_0_reg_282(2),
      I2 => be_0_reg_282(0),
      I3 => be_0_reg_282(1),
      O => be_1_fu_754_p2(3)
    );
\be_1_reg_1294[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => be_0_reg_282(4),
      I1 => be_0_reg_282(1),
      I2 => be_0_reg_282(0),
      I3 => be_0_reg_282(2),
      I4 => be_0_reg_282(3),
      O => be_1_fu_754_p2(4)
    );
\be_1_reg_1294[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => be_0_reg_282(5),
      I1 => be_0_reg_282(3),
      I2 => be_0_reg_282(2),
      I3 => be_0_reg_282(0),
      I4 => be_0_reg_282(1),
      I5 => be_0_reg_282(4),
      O => be_1_fu_754_p2(5)
    );
\be_1_reg_1294[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => be_0_reg_282(6),
      I1 => \be_1_reg_1294[6]_i_2__1_n_1\,
      I2 => be_0_reg_282(5),
      O => be_1_fu_754_p2(6)
    );
\be_1_reg_1294[6]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => be_0_reg_282(4),
      I1 => be_0_reg_282(1),
      I2 => be_0_reg_282(0),
      I3 => be_0_reg_282(2),
      I4 => be_0_reg_282(3),
      O => \be_1_reg_1294[6]_i_2__1_n_1\
    );
\be_1_reg_1294_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => be_1_fu_754_p2(0),
      Q => be_1_reg_1294(0),
      R => '0'
    );
\be_1_reg_1294_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => be_1_fu_754_p2(1),
      Q => be_1_reg_1294(1),
      R => '0'
    );
\be_1_reg_1294_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => be_1_fu_754_p2(2),
      Q => be_1_reg_1294(2),
      R => '0'
    );
\be_1_reg_1294_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => be_1_fu_754_p2(3),
      Q => be_1_reg_1294(3),
      R => '0'
    );
\be_1_reg_1294_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => be_1_fu_754_p2(4),
      Q => be_1_reg_1294(4),
      R => '0'
    );
\be_1_reg_1294_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => be_1_fu_754_p2(5),
      Q => be_1_reg_1294(5),
      R => '0'
    );
\be_1_reg_1294_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => be_1_fu_754_p2(6),
      Q => be_1_reg_1294(6),
      R => '0'
    );
\be_reg_1356[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => be2_0_reg_328(0),
      O => be_fu_994_p2(0)
    );
\be_reg_1356[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => be2_0_reg_328(0),
      I1 => be2_0_reg_328(1),
      O => be_fu_994_p2(1)
    );
\be_reg_1356[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => be2_0_reg_328(2),
      I1 => be2_0_reg_328(1),
      I2 => be2_0_reg_328(0),
      O => be_fu_994_p2(2)
    );
\be_reg_1356[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => be2_0_reg_328(3),
      I1 => be2_0_reg_328(0),
      I2 => be2_0_reg_328(1),
      I3 => be2_0_reg_328(2),
      O => be_fu_994_p2(3)
    );
\be_reg_1356[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => be2_0_reg_328(4),
      I1 => be2_0_reg_328(2),
      I2 => be2_0_reg_328(1),
      I3 => be2_0_reg_328(0),
      I4 => be2_0_reg_328(3),
      O => be_fu_994_p2(4)
    );
\be_reg_1356[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => be2_0_reg_328(5),
      I1 => be2_0_reg_328(3),
      I2 => be2_0_reg_328(0),
      I3 => be2_0_reg_328(1),
      I4 => be2_0_reg_328(2),
      I5 => be2_0_reg_328(4),
      O => be_fu_994_p2(5)
    );
\be_reg_1356[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => be2_0_reg_328(6),
      I1 => be2_0_reg_328(4),
      I2 => be2_0_reg_328(5),
      I3 => \be_reg_1356[6]_i_2__1_n_1\,
      O => be_fu_994_p2(6)
    );
\be_reg_1356[6]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => be2_0_reg_328(3),
      I1 => be2_0_reg_328(0),
      I2 => be2_0_reg_328(1),
      I3 => be2_0_reg_328(2),
      O => \be_reg_1356[6]_i_2__1_n_1\
    );
\be_reg_1356_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => be_fu_994_p2(0),
      Q => be_reg_1356(0),
      R => '0'
    );
\be_reg_1356_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => be_fu_994_p2(1),
      Q => be_reg_1356(1),
      R => '0'
    );
\be_reg_1356_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => be_fu_994_p2(2),
      Q => be_reg_1356(2),
      R => '0'
    );
\be_reg_1356_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => be_fu_994_p2(3),
      Q => be_reg_1356(3),
      R => '0'
    );
\be_reg_1356_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => be_fu_994_p2(4),
      Q => be_reg_1356(4),
      R => '0'
    );
\be_reg_1356_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => be_fu_994_p2(5),
      Q => be_reg_1356(5),
      R => '0'
    );
\be_reg_1356_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => be_fu_994_p2(6),
      Q => be_reg_1356(6),
      R => '0'
    );
\bk1_0_reg_340_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => bk_reg_1369(0),
      Q => bk1_0_reg_340(0),
      R => '0'
    );
\bk1_0_reg_340_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => bk_reg_1369(1),
      Q => bk1_0_reg_340(1),
      R => '0'
    );
\bk1_0_reg_340_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => bk_reg_1369(2),
      Q => bk1_0_reg_340(2),
      R => '0'
    );
\bk1_0_reg_340_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => bk_reg_1369(3),
      Q => bk1_0_reg_340(3),
      R => '0'
    );
\bk1_0_reg_340_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => bk_reg_1369(4),
      Q => bk1_0_reg_340(4),
      R => '0'
    );
\bk1_0_reg_340_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => bk_reg_1369(5),
      Q => bk1_0_reg_340(5),
      R => '0'
    );
\bk1_0_reg_340_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => bk_reg_1369(6),
      Q => bk1_0_reg_340(6),
      R => '0'
    );
\bk_0_reg_293[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => available_spaces_bk(0),
      I1 => available_spaces_bk(2),
      I2 => available_spaces_bk(1),
      I3 => \ap_CS_fsm[17]_i_3__1_n_1\,
      O => ap_NS_fsm140_out
    );
\bk_0_reg_293_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => bk_1_reg_1312(0),
      Q => bk_0_reg_293(0),
      R => ap_NS_fsm140_out
    );
\bk_0_reg_293_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => bk_1_reg_1312(1),
      Q => bk_0_reg_293(1),
      R => ap_NS_fsm140_out
    );
\bk_0_reg_293_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => bk_1_reg_1312(2),
      Q => bk_0_reg_293(2),
      R => ap_NS_fsm140_out
    );
\bk_0_reg_293_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => bk_1_reg_1312(3),
      Q => bk_0_reg_293(3),
      R => ap_NS_fsm140_out
    );
\bk_0_reg_293_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => bk_1_reg_1312(4),
      Q => bk_0_reg_293(4),
      R => ap_NS_fsm140_out
    );
\bk_0_reg_293_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => bk_1_reg_1312(5),
      Q => bk_0_reg_293(5),
      R => ap_NS_fsm140_out
    );
\bk_0_reg_293_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => bk_1_reg_1312(6),
      Q => bk_0_reg_293(6),
      R => ap_NS_fsm140_out
    );
\bk_1_reg_1312[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bk_0_reg_293(0),
      O => bk_1_fu_816_p2(0)
    );
\bk_1_reg_1312[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => bk_0_reg_293(0),
      I1 => bk_0_reg_293(1),
      O => bk_1_fu_816_p2(1)
    );
\bk_1_reg_1312[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => bk_0_reg_293(2),
      I1 => bk_0_reg_293(1),
      I2 => bk_0_reg_293(0),
      O => bk_1_fu_816_p2(2)
    );
\bk_1_reg_1312[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => bk_0_reg_293(3),
      I1 => bk_0_reg_293(2),
      I2 => bk_0_reg_293(0),
      I3 => bk_0_reg_293(1),
      O => bk_1_fu_816_p2(3)
    );
\bk_1_reg_1312[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => bk_0_reg_293(4),
      I1 => bk_0_reg_293(1),
      I2 => bk_0_reg_293(0),
      I3 => bk_0_reg_293(2),
      I4 => bk_0_reg_293(3),
      O => bk_1_fu_816_p2(4)
    );
\bk_1_reg_1312[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => bk_0_reg_293(5),
      I1 => bk_0_reg_293(3),
      I2 => bk_0_reg_293(2),
      I3 => bk_0_reg_293(0),
      I4 => bk_0_reg_293(1),
      I5 => bk_0_reg_293(4),
      O => bk_1_fu_816_p2(5)
    );
\bk_1_reg_1312[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => bk_0_reg_293(6),
      I1 => \bk_1_reg_1312[6]_i_2__1_n_1\,
      I2 => bk_0_reg_293(5),
      O => bk_1_fu_816_p2(6)
    );
\bk_1_reg_1312[6]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => bk_0_reg_293(4),
      I1 => bk_0_reg_293(1),
      I2 => bk_0_reg_293(0),
      I3 => bk_0_reg_293(2),
      I4 => bk_0_reg_293(3),
      O => \bk_1_reg_1312[6]_i_2__1_n_1\
    );
\bk_1_reg_1312_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => bk_1_fu_816_p2(0),
      Q => bk_1_reg_1312(0),
      R => '0'
    );
\bk_1_reg_1312_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => bk_1_fu_816_p2(1),
      Q => bk_1_reg_1312(1),
      R => '0'
    );
\bk_1_reg_1312_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => bk_1_fu_816_p2(2),
      Q => bk_1_reg_1312(2),
      R => '0'
    );
\bk_1_reg_1312_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => bk_1_fu_816_p2(3),
      Q => bk_1_reg_1312(3),
      R => '0'
    );
\bk_1_reg_1312_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => bk_1_fu_816_p2(4),
      Q => bk_1_reg_1312(4),
      R => '0'
    );
\bk_1_reg_1312_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => bk_1_fu_816_p2(5),
      Q => bk_1_reg_1312(5),
      R => '0'
    );
\bk_1_reg_1312_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => bk_1_fu_816_p2(6),
      Q => bk_1_reg_1312(6),
      R => '0'
    );
\bk_reg_1369[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bk1_0_reg_340(0),
      O => bk_fu_1057_p2(0)
    );
\bk_reg_1369[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => bk1_0_reg_340(0),
      I1 => bk1_0_reg_340(1),
      O => bk_fu_1057_p2(1)
    );
\bk_reg_1369[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => bk1_0_reg_340(2),
      I1 => bk1_0_reg_340(1),
      I2 => bk1_0_reg_340(0),
      O => bk_fu_1057_p2(2)
    );
\bk_reg_1369[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => bk1_0_reg_340(3),
      I1 => bk1_0_reg_340(0),
      I2 => bk1_0_reg_340(1),
      I3 => bk1_0_reg_340(2),
      O => bk_fu_1057_p2(3)
    );
\bk_reg_1369[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => bk1_0_reg_340(4),
      I1 => bk1_0_reg_340(2),
      I2 => bk1_0_reg_340(1),
      I3 => bk1_0_reg_340(0),
      I4 => bk1_0_reg_340(3),
      O => bk_fu_1057_p2(4)
    );
\bk_reg_1369[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => bk1_0_reg_340(5),
      I1 => bk1_0_reg_340(3),
      I2 => bk1_0_reg_340(0),
      I3 => bk1_0_reg_340(1),
      I4 => bk1_0_reg_340(2),
      I5 => bk1_0_reg_340(4),
      O => bk_fu_1057_p2(5)
    );
\bk_reg_1369[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => bk1_0_reg_340(6),
      I1 => \bk_reg_1369[6]_i_2__1_n_1\,
      I2 => bk1_0_reg_340(5),
      O => bk_fu_1057_p2(6)
    );
\bk_reg_1369[6]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => bk1_0_reg_340(4),
      I1 => bk1_0_reg_340(2),
      I2 => bk1_0_reg_340(1),
      I3 => bk1_0_reg_340(0),
      I4 => bk1_0_reg_340(3),
      O => \bk_reg_1369[6]_i_2__1_n_1\
    );
\bk_reg_1369_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => bk_fu_1057_p2(0),
      Q => bk_reg_1369(0),
      R => '0'
    );
\bk_reg_1369_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => bk_fu_1057_p2(1),
      Q => bk_reg_1369(1),
      R => '0'
    );
\bk_reg_1369_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => bk_fu_1057_p2(2),
      Q => bk_reg_1369(2),
      R => '0'
    );
\bk_reg_1369_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => bk_fu_1057_p2(3),
      Q => bk_reg_1369(3),
      R => '0'
    );
\bk_reg_1369_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => bk_fu_1057_p2(4),
      Q => bk_reg_1369(4),
      R => '0'
    );
\bk_reg_1369_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => bk_fu_1057_p2(5),
      Q => bk_reg_1369(5),
      R => '0'
    );
\bk_reg_1369_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => bk_fu_1057_p2(6),
      Q => bk_reg_1369(6),
      R => '0'
    );
grp_enqueue_dequeue_fram_fu_257_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFC"
    )
        port map (
      I0 => grp_enqueue_dequeue_fram_fu_257_ap_ready,
      I1 => Q(5),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(7),
      I5 => grp_enqueue_dequeue_fram_fu_257_ap_start_reg,
      O => \ap_CS_fsm_reg[17]_1\
    );
grp_random_int_gen_fu_295_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F22"
    )
        port map (
      I0 => grp_random_int_gen_fu_295_ap_start_reg_i_2_n_1,
      I1 => medium_state(0),
      I2 => grp_random_int_gen_fu_295_ap_start_reg_reg(0),
      I3 => grp_random_int_gen_fu_295_ap_start_reg,
      O => \medium_state[0]_2\
    );
grp_random_int_gen_fu_295_ap_start_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F00000F0E0000"
    )
        port map (
      I0 => Q(8),
      I1 => Q(6),
      I2 => \^ap_cs_fsm_reg[17]_0\,
      I3 => Q(2),
      I4 => grp_fu_336_p2,
      I5 => Q(4),
      O => grp_random_int_gen_fu_295_ap_start_reg_i_2_n_1
    );
\icmp_ln43_reg_731[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEAAAA00A2AAAA"
    )
        port map (
      I0 => icmp_ln43_reg_731,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => grp_enqueue_dequeue_fram_fu_257_ap_start_reg,
      I3 => grp_enqueue_dequeue_fram_fu_257_ap_ready,
      I4 => Q(8),
      I5 => grp_fu_336_p2,
      O => \icmp_ln43_reg_731_reg[0]\
    );
\icmp_ln56_reg_718[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => grp_fu_336_p2,
      I1 => Q(6),
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => grp_enqueue_dequeue_fram_fu_257_ap_start_reg,
      I4 => grp_enqueue_dequeue_fram_fu_257_ap_ready,
      I5 => icmp_ln56_reg_718,
      O => \ap_CS_fsm_reg[12]_1\
    );
\icmp_ln69_reg_705[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEAAAA00A2AAAA"
    )
        port map (
      I0 => icmp_ln69_reg_705,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => grp_enqueue_dequeue_fram_fu_257_ap_start_reg,
      I3 => grp_enqueue_dequeue_fram_fu_257_ap_ready,
      I4 => Q(4),
      I5 => grp_fu_336_p2,
      O => \icmp_ln69_reg_705_reg[0]\
    );
\icmp_ln82_reg_697[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => grp_fu_336_p2,
      I1 => Q(2),
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => grp_enqueue_dequeue_fram_fu_257_ap_start_reg,
      I4 => grp_enqueue_dequeue_fram_fu_257_ap_ready,
      I5 => icmp_ln82_reg_697,
      O => \ap_CS_fsm_reg[7]_0\
    );
\medium_state_read_1_reg_722[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => medium_state(0),
      I1 => \^ap_cs_fsm_reg[17]_0\,
      I2 => Q(6),
      I3 => grp_fu_336_p2,
      I4 => \medium_state_read_1_reg_722_reg[0]\,
      O => medium_state_0_sn_1
    );
\medium_state_read_1_reg_722[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => grp_enqueue_dequeue_fram_fu_257_ap_ready,
      I1 => grp_enqueue_dequeue_fram_fu_257_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      O => \^ap_cs_fsm_reg[17]_0\
    );
\medium_state_read_1_reg_722[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A808080"
    )
        port map (
      I0 => \medium_state_read_1_reg_722[0]_i_4_n_1\,
      I1 => \p_0_reg_352_reg_n_1_[3]\,
      I2 => grp_enqueue_dequeue_fram_fu_257_ap_ready,
      I3 => ap_return_preg(3),
      I4 => ap_return_preg(2),
      O => grp_fu_336_p2
    );
\medium_state_read_1_reg_722[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000ACC0A"
    )
        port map (
      I0 => ap_return_preg(1),
      I1 => \p_0_reg_352_reg_n_1_[1]\,
      I2 => ap_return_preg(0),
      I3 => grp_enqueue_dequeue_fram_fu_257_ap_ready,
      I4 => \p_0_reg_352_reg_n_1_[0]\,
      O => \medium_state_read_1_reg_722[0]_i_4_n_1\
    );
\medium_state_read_2_reg_709[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \medium_state_read_2_reg_709_reg[0]_0\,
      I1 => Q(4),
      I2 => \^ap_cs_fsm_reg[17]_0\,
      I3 => grp_fu_336_p2,
      I4 => medium_state(0),
      O => \medium_state_read_2_reg_709_reg[0]\
    );
\medium_state_read_3_reg_701[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => medium_state(0),
      I1 => \^ap_cs_fsm_reg[17]_0\,
      I2 => Q(2),
      I3 => grp_fu_336_p2,
      I4 => \medium_state_read_3_reg_701_reg[0]\,
      O => \medium_state[0]_0\
    );
\medium_state_read_reg_735[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => medium_state(0),
      I1 => grp_fu_336_p2,
      I2 => Q(8),
      I3 => \^ap_cs_fsm_reg[17]_0\,
      I4 => \medium_state_read_reg_735_reg[0]\,
      O => \medium_state[0]_1\
    );
\mul_ln58_reg_1186[-1111111103]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => write_pointer_bk(0),
      I1 => write_pointer_bk(1),
      O => \mul_ln58_reg_1186[-1111111103]_i_1_n_1\
    );
\mul_ln58_reg_1186[-1111111104]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => write_pointer_bk(1),
      I1 => write_pointer_bk(0),
      O => \mul_ln58_reg_1186[-1111111104]_i_1_n_1\
    );
\mul_ln58_reg_1186[-1111111105]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_pointer_bk(0),
      I1 => write_pointer_bk(1),
      O => \mul_ln58_reg_1186[-1111111105]_i_1_n_1\
    );
\mul_ln58_reg_1186_reg[-1111111103]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm140_out,
      D => \mul_ln58_reg_1186[-1111111103]_i_1_n_1\,
      Q => \mul_ln58_reg_1186_reg[-_n_1_1111111103]\,
      R => '0'
    );
\mul_ln58_reg_1186_reg[-1111111104]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm140_out,
      D => \mul_ln58_reg_1186[-1111111104]_i_1_n_1\,
      Q => \mul_ln58_reg_1186_reg[-_n_1_1111111104]\,
      R => '0'
    );
\mul_ln58_reg_1186_reg[-1111111105]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm140_out,
      D => \mul_ln58_reg_1186[-1111111105]_i_1_n_1\,
      Q => \mul_ln58_reg_1186_reg[-_n_1_1111111105]\,
      R => '0'
    );
\mul_ln58_reg_1186_reg[-1111111106]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm140_out,
      D => write_pointer_bk(0),
      Q => \mul_ln58_reg_1186_reg[-_n_1_1111111106]\,
      R => '0'
    );
\mul_ln58_reg_1186_reg[-1111111108]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm140_out,
      D => write_pointer_bk(1),
      Q => \mul_ln58_reg_1186_reg[-_n_1_1111111108]\,
      R => '0'
    );
\mul_ln71_reg_1178[-1111111103]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => write_pointer_be(0),
      I1 => write_pointer_be(1),
      O => \mul_ln71_reg_1178[-1111111103]_i_1_n_1\
    );
\mul_ln71_reg_1178[-1111111104]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => write_pointer_be(1),
      I1 => write_pointer_be(0),
      O => \mul_ln71_reg_1178[-1111111104]_i_1_n_1\
    );
\mul_ln71_reg_1178[-1111111105]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_pointer_be(0),
      I1 => write_pointer_be(1),
      O => \mul_ln71_reg_1178[-1111111105]_i_1_n_1\
    );
\mul_ln71_reg_1178_reg[-1111111103]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm137_out,
      D => \mul_ln71_reg_1178[-1111111103]_i_1_n_1\,
      Q => \mul_ln71_reg_1178_reg[-_n_1_1111111103]\,
      R => '0'
    );
\mul_ln71_reg_1178_reg[-1111111104]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm137_out,
      D => \mul_ln71_reg_1178[-1111111104]_i_1_n_1\,
      Q => \mul_ln71_reg_1178_reg[-_n_1_1111111104]\,
      R => '0'
    );
\mul_ln71_reg_1178_reg[-1111111105]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm137_out,
      D => \mul_ln71_reg_1178[-1111111105]_i_1_n_1\,
      Q => \mul_ln71_reg_1178_reg[-_n_1_1111111105]\,
      R => '0'
    );
\mul_ln71_reg_1178_reg[-1111111106]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm137_out,
      D => write_pointer_be(0),
      Q => \mul_ln71_reg_1178_reg[-_n_1_1111111106]\,
      R => '0'
    );
\mul_ln71_reg_1178_reg[-1111111108]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm137_out,
      D => write_pointer_be(1),
      Q => \mul_ln71_reg_1178_reg[-_n_1_1111111108]\,
      R => '0'
    );
\mul_ln84_reg_1170[-1111111103]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => write_pointer_vi(0),
      I1 => write_pointer_vi(1),
      O => \mul_ln84_reg_1170[-1111111103]_i_1_n_1\
    );
\mul_ln84_reg_1170[-1111111104]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => write_pointer_vi(1),
      I1 => write_pointer_vi(0),
      O => \mul_ln84_reg_1170[-1111111104]_i_1_n_1\
    );
\mul_ln84_reg_1170[-1111111105]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_pointer_vi(0),
      I1 => write_pointer_vi(1),
      O => \mul_ln84_reg_1170[-1111111105]_i_1_n_1\
    );
\mul_ln84_reg_1170_reg[-1111111103]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm134_out,
      D => \mul_ln84_reg_1170[-1111111103]_i_1_n_1\,
      Q => \mul_ln84_reg_1170_reg[-_n_1_1111111103]\,
      R => '0'
    );
\mul_ln84_reg_1170_reg[-1111111104]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm134_out,
      D => \mul_ln84_reg_1170[-1111111104]_i_1_n_1\,
      Q => \mul_ln84_reg_1170_reg[-_n_1_1111111104]\,
      R => '0'
    );
\mul_ln84_reg_1170_reg[-1111111105]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm134_out,
      D => \mul_ln84_reg_1170[-1111111105]_i_1_n_1\,
      Q => \mul_ln84_reg_1170_reg[-_n_1_1111111105]\,
      R => '0'
    );
\mul_ln84_reg_1170_reg[-1111111106]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm134_out,
      D => write_pointer_vi(0),
      Q => \mul_ln84_reg_1170_reg[-_n_1_1111111106]\,
      R => '0'
    );
\mul_ln84_reg_1170_reg[-1111111108]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm134_out,
      D => write_pointer_vi(1),
      Q => \mul_ln84_reg_1170_reg[-_n_1_1111111108]\,
      R => '0'
    );
\mul_ln97_reg_1162[-1111111103]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => write_pointer_vo(0),
      I1 => write_pointer_vo(1),
      O => \mul_ln97_reg_1162[-1111111103]_i_1_n_1\
    );
\mul_ln97_reg_1162[-1111111104]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => write_pointer_vo(1),
      I1 => write_pointer_vo(0),
      O => \mul_ln97_reg_1162[-1111111104]_i_1_n_1\
    );
\mul_ln97_reg_1162[-1111111105]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_pointer_vo(0),
      I1 => write_pointer_vo(1),
      O => \mul_ln97_reg_1162[-1111111105]_i_1_n_1\
    );
\mul_ln97_reg_1162_reg[-1111111103]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm131_out,
      D => \mul_ln97_reg_1162[-1111111103]_i_1_n_1\,
      Q => \mul_ln97_reg_1162_reg[-_n_1_1111111103]\,
      R => '0'
    );
\mul_ln97_reg_1162_reg[-1111111104]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm131_out,
      D => \mul_ln97_reg_1162[-1111111104]_i_1_n_1\,
      Q => \mul_ln97_reg_1162_reg[-_n_1_1111111104]\,
      R => '0'
    );
\mul_ln97_reg_1162_reg[-1111111105]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm131_out,
      D => \mul_ln97_reg_1162[-1111111105]_i_1_n_1\,
      Q => \mul_ln97_reg_1162_reg[-_n_1_1111111105]\,
      R => '0'
    );
\mul_ln97_reg_1162_reg[-1111111106]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm131_out,
      D => write_pointer_vo(0),
      Q => \mul_ln97_reg_1162_reg[-_n_1_1111111106]\,
      R => '0'
    );
\mul_ln97_reg_1162_reg[-1111111108]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm131_out,
      D => write_pointer_vo(1),
      Q => \mul_ln97_reg_1162_reg[-_n_1_1111111108]\,
      R => '0'
    );
\p_0_reg_352[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF40FFFFFF400000"
    )
        port map (
      I0 => \p_0_reg_352[0]_i_2_n_1\,
      I1 => grp_enqueue_dequeue_fram_fu_257_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => \p_0_reg_352[1]_i_3_n_1\,
      I4 => ap_NS_fsm(17),
      I5 => \p_0_reg_352_reg_n_1_[0]\,
      O => \p_0_reg_352[0]_i_1_n_1\
    );
\p_0_reg_352[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => \^ap_cs_fsm_reg[12]_0\,
      I3 => available_spaces_vo(0),
      I4 => available_spaces_vo(2),
      I5 => available_spaces_vo(1),
      O => \p_0_reg_352[0]_i_2_n_1\
    );
\p_0_reg_352[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBABBBBBAAAA"
    )
        port map (
      I0 => \p_0_reg_352[1]_i_2_n_1\,
      I1 => \p_0_reg_352[1]_i_3_n_1\,
      I2 => \p_0_reg_352[3]_i_2_n_1\,
      I3 => \ap_CS_fsm[17]_i_3__1_n_1\,
      I4 => \ap_CS_fsm[17]_i_4__1_n_1\,
      I5 => \p_0_reg_352_reg_n_1_[1]\,
      O => \p_0_reg_352[1]_i_1_n_1\
    );
\p_0_reg_352[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000200AAAAAAAA"
    )
        port map (
      I0 => p_57_in,
      I1 => Q(6),
      I2 => Q(8),
      I3 => Q(4),
      I4 => \p_0_reg_352[1]_i_4_n_1\,
      I5 => \p_0_reg_352[0]_i_2_n_1\,
      O => \p_0_reg_352[1]_i_2_n_1\
    );
\p_0_reg_352[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => available_spaces_be(0),
      I1 => available_spaces_be(2),
      I2 => available_spaces_be(1),
      I3 => \ap_CS_fsm[5]_i_2__1_n_1\,
      O => \p_0_reg_352[1]_i_3_n_1\
    );
\p_0_reg_352[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => available_spaces_vi(1),
      I1 => available_spaces_vi(2),
      I2 => available_spaces_vi(0),
      O => \p_0_reg_352[1]_i_4_n_1\
    );
\p_0_reg_352[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55515500"
    )
        port map (
      I0 => \ap_CS_fsm[17]_i_2__1_n_1\,
      I1 => \p_0_reg_352[3]_i_2_n_1\,
      I2 => \ap_CS_fsm[17]_i_3__1_n_1\,
      I3 => \ap_CS_fsm[17]_i_4__1_n_1\,
      I4 => \p_0_reg_352_reg_n_1_[3]\,
      O => \p_0_reg_352[3]_i_1_n_1\
    );
\p_0_reg_352[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => available_spaces_bk(1),
      I1 => available_spaces_bk(2),
      I2 => available_spaces_bk(0),
      O => \p_0_reg_352[3]_i_2_n_1\
    );
\p_0_reg_352_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_reg_352[0]_i_1_n_1\,
      Q => \p_0_reg_352_reg_n_1_[0]\,
      R => '0'
    );
\p_0_reg_352_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_reg_352[1]_i_1_n_1\,
      Q => \p_0_reg_352_reg_n_1_[1]\,
      R => '0'
    );
\p_0_reg_352_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_reg_352[3]_i_1_n_1\,
      Q => \p_0_reg_352_reg_n_1_[3]\,
      R => '0'
    );
ram_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF007F0000007F"
    )
        port map (
      I0 => \ram_reg_i_22__0_n_1\,
      I1 => \ram_reg_i_23__0_n_1\,
      I2 => \ram_reg_i_24__0_n_1\,
      I3 => ram_reg_3,
      I4 => ram_reg_2,
      I5 => ram_reg_4,
      O => edca_queues_ce0
    );
\ram_reg_i_100__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"660066F0660066FF"
    )
        port map (
      I0 => vi3_0_reg_316(5),
      I1 => vi3_0_reg_316(6),
      I2 => add_ln58_reg_1322(6),
      I3 => ap_CS_fsm_state12,
      I4 => ap_CS_fsm_state10,
      I5 => ap_CS_fsm_state9,
      O => \ram_reg_i_100__0_n_1\
    );
\ram_reg_i_101__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF6A00FFFF"
    )
        port map (
      I0 => add_ln71_reg_1304(6),
      I1 => add_ln71_reg_1304(5),
      I2 => add_ln71_reg_1304(4),
      I3 => ap_CS_fsm_state7,
      I4 => \ram_reg_i_31__0_n_1\,
      I5 => ram_reg_i_186_n_1,
      O => \ram_reg_i_101__0_n_1\
    );
\ram_reg_i_106__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => vo_0_reg_260(6),
      I1 => ap_CS_fsm_state4,
      I2 => vi_0_reg_271(6),
      I3 => ap_CS_fsm_state6,
      I4 => be_0_reg_282(6),
      I5 => ap_CS_fsm_state8,
      O => \ram_reg_i_106__0_n_1\
    );
\ram_reg_i_107__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00011101"
    )
        port map (
      I0 => ap_CS_fsm_state13,
      I1 => ap_CS_fsm_state11,
      I2 => ram_reg_i_113_n_1,
      I3 => ap_CS_fsm_state8,
      I4 => bk_0_reg_293(5),
      O => \ram_reg_i_107__0_n_1\
    );
ram_reg_i_108: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_CS_fsm_state15,
      I1 => ap_CS_fsm_state17,
      O => ram_reg_i_108_n_1
    );
\ram_reg_i_108__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055D7FFFF"
    )
        port map (
      I0 => \ram_reg_i_31__0_n_1\,
      I1 => add_ln97_reg_1268(5),
      I2 => add_ln97_reg_1268(4),
      I3 => ram_reg_i_147_n_1,
      I4 => ram_reg_i_207_n_1,
      I5 => ram_reg_i_208_n_1,
      O => \ram_reg_i_108__0_n_1\
    );
\ram_reg_i_109__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => be_0_reg_282(2),
      I1 => ap_CS_fsm_state6,
      I2 => vi_0_reg_271(2),
      I3 => ap_CS_fsm_state4,
      I4 => vo_0_reg_260(2),
      O => \ram_reg_i_109__0_n_1\
    );
\ram_reg_i_10__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_40__0_n_1\,
      I1 => ram_reg_12,
      O => ADDRBWRADDR(5),
      S => Q(0)
    );
\ram_reg_i_110__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF02F2"
    )
        port map (
      I0 => ap_CS_fsm_state11,
      I1 => vo4_0_reg_304(2),
      I2 => ap_CS_fsm_state13,
      I3 => vi3_0_reg_316(2),
      I4 => ap_CS_fsm_state15,
      I5 => ap_CS_fsm_state17,
      O => \ram_reg_i_110__0_n_1\
    );
ram_reg_i_113: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => be_0_reg_282(5),
      I1 => ap_CS_fsm_state6,
      I2 => vi_0_reg_271(5),
      I3 => ap_CS_fsm_state4,
      I4 => vo_0_reg_260(5),
      O => ram_reg_i_113_n_1
    );
\ram_reg_i_113__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC55CCF000000000"
    )
        port map (
      I0 => add_ln84_reg_1286(4),
      I1 => add_ln71_reg_1304(4),
      I2 => add_ln97_reg_1268(4),
      I3 => ap_CS_fsm_state7,
      I4 => ap_CS_fsm_state5,
      I5 => \ram_reg_i_31__0_n_1\,
      O => \ram_reg_i_113__0_n_1\
    );
ram_reg_i_114: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0FDD00000FDD"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => add_ln58_reg_1322(4),
      I2 => vo4_0_reg_304(4),
      I3 => ap_CS_fsm_state10,
      I4 => ap_CS_fsm_state12,
      I5 => vi3_0_reg_316(4),
      O => ram_reg_i_114_n_1
    );
ram_reg_i_119: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F44FFFF0F44"
    )
        port map (
      I0 => add_ln58_reg_1322(3),
      I1 => ap_CS_fsm_state9,
      I2 => vo4_0_reg_304(3),
      I3 => ap_CS_fsm_state10,
      I4 => ap_CS_fsm_state12,
      I5 => vi3_0_reg_316(3),
      O => ram_reg_i_119_n_1
    );
\ram_reg_i_11__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_42__0_n_1\,
      I1 => ram_reg_11,
      O => ADDRBWRADDR(4),
      S => Q(0)
    );
ram_reg_i_120: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CACFCAC0FFFFFFFF"
    )
        port map (
      I0 => add_ln84_reg_1286(3),
      I1 => add_ln71_reg_1304(3),
      I2 => ap_CS_fsm_state7,
      I3 => ap_CS_fsm_state5,
      I4 => add_ln97_reg_1268(3),
      I5 => \ram_reg_i_31__0_n_1\,
      O => ram_reg_i_120_n_1
    );
ram_reg_i_125: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3530353F00000000"
    )
        port map (
      I0 => add_ln84_reg_1286(2),
      I1 => add_ln71_reg_1304(2),
      I2 => ap_CS_fsm_state7,
      I3 => ap_CS_fsm_state5,
      I4 => add_ln97_reg_1268(2),
      I5 => \ram_reg_i_31__0_n_1\,
      O => ram_reg_i_125_n_1
    );
ram_reg_i_126: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFECEFEF23202323"
    )
        port map (
      I0 => vo4_0_reg_304(2),
      I1 => ap_CS_fsm_state12,
      I2 => ap_CS_fsm_state10,
      I3 => add_ln58_reg_1322(2),
      I4 => ap_CS_fsm_state9,
      I5 => vi3_0_reg_316(2),
      O => ram_reg_i_126_n_1
    );
\ram_reg_i_12__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_44_n_1,
      I1 => ram_reg_10,
      O => ADDRBWRADDR(3),
      S => Q(0)
    );
ram_reg_i_13: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_46__0_n_1\,
      I1 => ram_reg_8,
      O => ADDRBWRADDR(2),
      S => Q(0)
    );
ram_reg_i_131: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F44FFFF0F44"
    )
        port map (
      I0 => add_ln58_reg_1322(1),
      I1 => ap_CS_fsm_state9,
      I2 => vo4_0_reg_304(1),
      I3 => ap_CS_fsm_state10,
      I4 => ap_CS_fsm_state12,
      I5 => vi3_0_reg_316(1),
      O => ram_reg_i_131_n_1
    );
ram_reg_i_132: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CACFCAC0FFFFFFFF"
    )
        port map (
      I0 => add_ln84_reg_1286(1),
      I1 => add_ln71_reg_1304(1),
      I2 => ap_CS_fsm_state7,
      I3 => ap_CS_fsm_state5,
      I4 => add_ln97_reg_1268(1),
      I5 => \ram_reg_i_31__0_n_1\,
      O => ram_reg_i_132_n_1
    );
ram_reg_i_137: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3530353F00000000"
    )
        port map (
      I0 => add_ln84_reg_1286(0),
      I1 => add_ln71_reg_1304(0),
      I2 => ap_CS_fsm_state7,
      I3 => ap_CS_fsm_state5,
      I4 => add_ln97_reg_1268(0),
      I5 => \ram_reg_i_31__0_n_1\,
      O => ram_reg_i_137_n_1
    );
ram_reg_i_138: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0DD0000F0DD"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => add_ln58_reg_1322(0),
      I2 => vo4_0_reg_304(0),
      I3 => ap_CS_fsm_state10,
      I4 => ap_CS_fsm_state12,
      I5 => vi3_0_reg_316(0),
      O => ram_reg_i_138_n_1
    );
ram_reg_i_14: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_48_n_1,
      I1 => ram_reg_9,
      O => ADDRBWRADDR(1),
      S => Q(0)
    );
ram_reg_i_146: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000007F0000"
    )
        port map (
      I0 => add_ln71_reg_1304(5),
      I1 => add_ln71_reg_1304(4),
      I2 => add_ln71_reg_1304(6),
      I3 => add_ln71_reg_1304(7),
      I4 => ap_CS_fsm_state7,
      I5 => add_ln71_reg_1304(8),
      O => ram_reg_i_146_n_1
    );
ram_reg_i_147: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => ap_CS_fsm_state7,
      O => ram_reg_i_147_n_1
    );
ram_reg_i_148: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0155"
    )
        port map (
      I0 => add_ln97_reg_1268(7),
      I1 => add_ln97_reg_1268(5),
      I2 => add_ln97_reg_1268(4),
      I3 => add_ln97_reg_1268(6),
      O => ram_reg_i_148_n_1
    );
ram_reg_i_15: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_50__0_n_1\,
      I1 => ram_reg_7,
      O => ADDRBWRADDR(0),
      S => Q(0)
    );
ram_reg_i_157: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEEEEEAAABBBBB"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => add_ln97_reg_1268(7),
      I2 => add_ln97_reg_1268(5),
      I3 => add_ln97_reg_1268(4),
      I4 => add_ln97_reg_1268(6),
      I5 => add_ln97_reg_1268(8),
      O => ram_reg_i_157_n_1
    );
ram_reg_i_158: unisim.vcomponents.LUT5
    generic map(
      INIT => X"807F0000"
    )
        port map (
      I0 => add_ln84_reg_1286(6),
      I1 => add_ln84_reg_1286(5),
      I2 => add_ln84_reg_1286(7),
      I3 => add_ln84_reg_1286(8),
      I4 => ap_CS_fsm_state5,
      O => ram_reg_i_158_n_1
    );
ram_reg_i_159: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => add_ln71_reg_1304(7),
      I1 => add_ln71_reg_1304(6),
      I2 => add_ln71_reg_1304(4),
      I3 => add_ln71_reg_1304(5),
      O => ram_reg_i_159_n_1
    );
ram_reg_i_170: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => add_ln97_reg_1268(6),
      I1 => add_ln97_reg_1268(4),
      I2 => add_ln97_reg_1268(5),
      O => ram_reg_i_170_n_1
    );
ram_reg_i_171: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_ln84_reg_1286(5),
      I1 => add_ln84_reg_1286(6),
      O => ram_reg_i_171_n_1
    );
ram_reg_i_186: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0440"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => ap_CS_fsm_state5,
      I2 => add_ln84_reg_1286(5),
      I3 => add_ln84_reg_1286(6),
      O => ram_reg_i_186_n_1
    );
ram_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8B8B888B888"
    )
        port map (
      I0 => ram_reg_1,
      I1 => ram_reg_2,
      I2 => \ram_reg_i_23__0_n_1\,
      I3 => \ram_reg_i_29__0_n_1\,
      I4 => \ram_reg_i_30__0_n_1\,
      I5 => \ram_reg_i_31__0_n_1\,
      O => ADDRARDADDR(4)
    );
ram_reg_i_207: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9F9F909F"
    )
        port map (
      I0 => add_ln71_reg_1304(4),
      I1 => add_ln71_reg_1304(5),
      I2 => ap_CS_fsm_state7,
      I3 => ap_CS_fsm_state5,
      I4 => add_ln84_reg_1286(5),
      O => ram_reg_i_207_n_1
    );
ram_reg_i_208: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55145555FFFFFFFF"
    )
        port map (
      I0 => ram_reg_i_237_n_1,
      I1 => vo4_0_reg_304(5),
      I2 => vo4_0_reg_304(4),
      I3 => ap_CS_fsm_state12,
      I4 => ap_CS_fsm_state10,
      I5 => \ram_reg_i_23__0_n_1\,
      O => ram_reg_i_208_n_1
    );
ram_reg_i_21: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_65_n_1,
      I1 => ram_reg_5,
      O => WEA(0),
      S => ram_reg_2
    );
\ram_reg_i_22__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => ap_CS_fsm_state3,
      I2 => ap_CS_fsm_state7,
      I3 => ap_CS_fsm_state5,
      O => \ram_reg_i_22__0_n_1\
    );
ram_reg_i_237: unisim.vcomponents.LUT5
    generic map(
      INIT => X"555500F3"
    )
        port map (
      I0 => vi3_0_reg_316(5),
      I1 => ap_CS_fsm_state9,
      I2 => add_ln58_reg_1322(5),
      I3 => ap_CS_fsm_state10,
      I4 => ap_CS_fsm_state12,
      O => ram_reg_i_237_n_1
    );
\ram_reg_i_23__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_CS_fsm_state14,
      I1 => ap_CS_fsm_state16,
      O => \ram_reg_i_23__0_n_1\
    );
\ram_reg_i_24__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_CS_fsm_state10,
      I1 => ap_CS_fsm_state12,
      O => \ram_reg_i_24__0_n_1\
    );
\ram_reg_i_29__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state10,
      I1 => ap_CS_fsm_state12,
      O => \ram_reg_i_29__0_n_1\
    );
ram_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAEFEA"
    )
        port map (
      I0 => \ram_reg_i_32__0_n_1\,
      I1 => grp_phy_txend_confirm_fu_292_edca_queues_address0(2),
      I2 => ram_reg(3),
      I3 => ram_reg_0(2),
      I4 => ram_reg(0),
      I5 => ram_reg(1),
      O => ADDRARDADDR(3)
    );
\ram_reg_i_30__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF02222222"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => add_ln84_reg_1286(8),
      I2 => add_ln84_reg_1286(7),
      I3 => add_ln84_reg_1286(5),
      I4 => add_ln84_reg_1286(6),
      I5 => ap_CS_fsm_state7,
      O => \ram_reg_i_30__0_n_1\
    );
\ram_reg_i_31__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => ap_CS_fsm_state12,
      I1 => ap_CS_fsm_state10,
      I2 => ap_CS_fsm_state9,
      O => \ram_reg_i_31__0_n_1\
    );
\ram_reg_i_32__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000E0000000E"
    )
        port map (
      I0 => ap_CS_fsm_state12,
      I1 => \ram_reg_i_71__0_n_1\,
      I2 => ap_CS_fsm_state16,
      I3 => ram_reg_2,
      I4 => ap_CS_fsm_state14,
      I5 => \ram_reg_i_72__0_n_1\,
      O => \ram_reg_i_32__0_n_1\
    );
ram_reg_i_35: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => ap_CS_fsm_state6,
      I2 => ap_CS_fsm_state4,
      I3 => \ram_reg_i_73__0_n_1\,
      I4 => ram_reg_3,
      O => \ap_CS_fsm_reg[1]_0\
    );
\ram_reg_i_35__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F00"
    )
        port map (
      I0 => be2_0_reg_328(6),
      I1 => be2_0_reg_328(4),
      I2 => be2_0_reg_328(5),
      I3 => ap_CS_fsm_state14,
      I4 => ap_CS_fsm_state16,
      O => \ram_reg_i_35__0_n_1\
    );
\ram_reg_i_36__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAA00200A2A0020"
    )
        port map (
      I0 => \ram_reg_i_23__0_n_1\,
      I1 => ap_CS_fsm_state9,
      I2 => \ram_reg_i_24__0_n_1\,
      I3 => \ram_reg_i_81__0_n_1\,
      I4 => \ram_reg_i_82__0_n_1\,
      I5 => add_ln58_reg_1322(8),
      O => \ram_reg_i_36__0_n_1\
    );
\ram_reg_i_39__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000E000E0000000E"
    )
        port map (
      I0 => \ram_reg_i_91__0_n_1\,
      I1 => \ram_reg_i_92__0_n_1\,
      I2 => ap_CS_fsm_state14,
      I3 => ap_CS_fsm_state16,
      I4 => \ram_reg_i_82__0_n_1\,
      I5 => \ram_reg_i_93__0_n_1\,
      O => \ram_reg_i_39__0_n_1\
    );
ram_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF000EEEEEEEE"
    )
        port map (
      I0 => \ram_reg_i_35__0_n_1\,
      I1 => \ram_reg_i_36__0_n_1\,
      I2 => grp_phy_txend_confirm_fu_292_edca_queues_address0(1),
      I3 => ram_reg(3),
      I4 => ram_reg_0(1),
      I5 => ram_reg_2,
      O => ADDRARDADDR(2)
    );
\ram_reg_i_40__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2C0FFFFE2C0E2C0"
    )
        port map (
      I0 => ap_CS_fsm_state15,
      I1 => ap_CS_fsm_state17,
      I2 => bk1_0_reg_340(6),
      I3 => be2_0_reg_328(6),
      I4 => \ram_reg_i_76__0_n_1\,
      I5 => \ram_reg_i_77__0_n_1\,
      O => \ram_reg_i_40__0_n_1\
    );
\ram_reg_i_42__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE2C0"
    )
        port map (
      I0 => ap_CS_fsm_state15,
      I1 => ap_CS_fsm_state17,
      I2 => bk1_0_reg_340(5),
      I3 => be2_0_reg_328(5),
      I4 => \ram_reg_i_79__0_n_1\,
      O => \ram_reg_i_42__0_n_1\
    );
\ram_reg_i_43__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFA9FFFF"
    )
        port map (
      I0 => vo4_0_reg_304(6),
      I1 => vo4_0_reg_304(5),
      I2 => vo4_0_reg_304(4),
      I3 => ap_CS_fsm_state12,
      I4 => ap_CS_fsm_state10,
      I5 => \ram_reg_i_100__0_n_1\,
      O => \ram_reg_i_43__0_n_1\
    );
ram_reg_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCFAF0FAFCFAFFF"
    )
        port map (
      I0 => bk1_0_reg_340(4),
      I1 => be2_0_reg_328(4),
      I2 => \ram_reg_i_80__0_n_1\,
      I3 => ap_CS_fsm_state17,
      I4 => ap_CS_fsm_state15,
      I5 => ram_reg_i_81_n_1,
      O => ram_reg_i_44_n_1
    );
\ram_reg_i_44__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000154"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => add_ln97_reg_1268(5),
      I2 => add_ln97_reg_1268(4),
      I3 => add_ln97_reg_1268(6),
      I4 => ap_CS_fsm_state7,
      I5 => \ram_reg_i_101__0_n_1\,
      O => \ram_reg_i_44__0_n_1\
    );
\ram_reg_i_45__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA3CCC0000"
    )
        port map (
      I0 => bk1_0_reg_340(6),
      I1 => be2_0_reg_328(6),
      I2 => be2_0_reg_328(4),
      I3 => be2_0_reg_328(5),
      I4 => ap_CS_fsm_state14,
      I5 => ap_CS_fsm_state16,
      O => \ram_reg_i_45__0_n_1\
    );
\ram_reg_i_46__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFAFCF0FCFAFCFF"
    )
        port map (
      I0 => be2_0_reg_328(3),
      I1 => bk1_0_reg_340(3),
      I2 => \ram_reg_i_83__0_n_1\,
      I3 => ap_CS_fsm_state17,
      I4 => ap_CS_fsm_state15,
      I5 => \ram_reg_i_84__0_n_1\,
      O => \ram_reg_i_46__0_n_1\
    );
ram_reg_i_48: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE2C0"
    )
        port map (
      I0 => ap_CS_fsm_state15,
      I1 => ap_CS_fsm_state17,
      I2 => bk1_0_reg_340(2),
      I3 => be2_0_reg_328(2),
      I4 => \ram_reg_i_87__0_n_1\,
      O => ram_reg_i_48_n_1
    );
\ram_reg_i_48__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFBFBEAEAEAEAEA"
    )
        port map (
      I0 => \ram_reg_i_108__0_n_1\,
      I1 => ap_CS_fsm_state16,
      I2 => bk1_0_reg_340(5),
      I3 => be2_0_reg_328(5),
      I4 => be2_0_reg_328(4),
      I5 => ap_CS_fsm_state14,
      O => \ap_CS_fsm_reg[15]_0\
    );
ram_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF000EEEEEEEE"
    )
        port map (
      I0 => \ram_reg_i_39__0_n_1\,
      I1 => \ram_reg_i_35__0_n_1\,
      I2 => grp_phy_txend_confirm_fu_292_edca_queues_address0(0),
      I3 => ram_reg(3),
      I4 => ram_reg_0(0),
      I5 => ram_reg_2,
      O => ADDRARDADDR(1)
    );
\ram_reg_i_50__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFACA0ACAF"
    )
        port map (
      I0 => bk1_0_reg_340(1),
      I1 => be2_0_reg_328(1),
      I2 => ap_CS_fsm_state17,
      I3 => ap_CS_fsm_state15,
      I4 => \ram_reg_i_89__0_n_1\,
      I5 => \ram_reg_i_90__0_n_1\,
      O => \ram_reg_i_50__0_n_1\
    );
\ram_reg_i_51__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0F4400000F44"
    )
        port map (
      I0 => \ram_reg_i_113__0_n_1\,
      I1 => ram_reg_i_114_n_1,
      I2 => be2_0_reg_328(4),
      I3 => ap_CS_fsm_state14,
      I4 => ap_CS_fsm_state16,
      I5 => bk1_0_reg_340(4),
      O => \be2_0_reg_328_reg[4]_0\
    );
\ram_reg_i_52__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEFAFFFAEEFAAA"
    )
        port map (
      I0 => ram_reg_i_93_n_1,
      I1 => be2_0_reg_328(0),
      I2 => bk1_0_reg_340(0),
      I3 => ap_CS_fsm_state17,
      I4 => ap_CS_fsm_state15,
      I5 => \ram_reg_i_94__0_n_1\,
      O => \be2_0_reg_328_reg[0]_0\
    );
\ram_reg_i_54__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0440000F044"
    )
        port map (
      I0 => ram_reg_i_119_n_1,
      I1 => ram_reg_i_120_n_1,
      I2 => be2_0_reg_328(3),
      I3 => ap_CS_fsm_state14,
      I4 => ap_CS_fsm_state16,
      I5 => bk1_0_reg_340(3),
      O => \be2_0_reg_328_reg[3]_0\
    );
ram_reg_i_58: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0440000F044"
    )
        port map (
      I0 => ram_reg_i_125_n_1,
      I1 => ram_reg_i_126_n_1,
      I2 => be2_0_reg_328(2),
      I3 => ap_CS_fsm_state14,
      I4 => ap_CS_fsm_state16,
      I5 => bk1_0_reg_340(2),
      O => \be2_0_reg_328_reg[2]_0\
    );
ram_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB8B888888"
    )
        port map (
      I0 => ram_reg_6,
      I1 => ram_reg_2,
      I2 => \ram_reg_i_43__0_n_1\,
      I3 => \ram_reg_i_23__0_n_1\,
      I4 => \ram_reg_i_44__0_n_1\,
      I5 => \ram_reg_i_45__0_n_1\,
      O => ADDRARDADDR(0)
    );
\ram_reg_i_61__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0440000F044"
    )
        port map (
      I0 => ram_reg_i_131_n_1,
      I1 => ram_reg_i_132_n_1,
      I2 => be2_0_reg_328(1),
      I3 => ap_CS_fsm_state14,
      I4 => ap_CS_fsm_state16,
      I5 => bk1_0_reg_340(1),
      O => \be2_0_reg_328_reg[1]_0\
    );
\ram_reg_i_64__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0440000F044"
    )
        port map (
      I0 => ram_reg_i_137_n_1,
      I1 => ram_reg_i_138_n_1,
      I2 => be2_0_reg_328(0),
      I3 => ap_CS_fsm_state14,
      I4 => ap_CS_fsm_state16,
      I5 => bk1_0_reg_340(0),
      O => \be2_0_reg_328_reg[0]_1\
    );
ram_reg_i_65: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555554"
    )
        port map (
      I0 => ram_reg_3,
      I1 => ap_CS_fsm_state5,
      I2 => ap_CS_fsm_state7,
      I3 => ap_CS_fsm_state3,
      I4 => ap_CS_fsm_state9,
      O => ram_reg_i_65_n_1
    );
ram_reg_i_71: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_state17,
      I1 => ap_CS_fsm_state15,
      I2 => ap_CS_fsm_state13,
      I3 => ap_CS_fsm_state11,
      O => \ap_CS_fsm_reg[16]_0\
    );
\ram_reg_i_71__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808080808AA0808"
    )
        port map (
      I0 => \ram_reg_i_31__0_n_1\,
      I1 => \ram_reg_i_30__0_n_1\,
      I2 => ram_reg_i_146_n_1,
      I3 => ram_reg_i_147_n_1,
      I4 => add_ln97_reg_1268(8),
      I5 => ram_reg_i_148_n_1,
      O => \ram_reg_i_71__0_n_1\
    );
\ram_reg_i_72__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => be2_0_reg_328(5),
      I1 => be2_0_reg_328(4),
      I2 => be2_0_reg_328(6),
      O => \ram_reg_i_72__0_n_1\
    );
\ram_reg_i_73__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => ap_CS_fsm_state11,
      I2 => ap_CS_fsm_state13,
      I3 => ap_CS_fsm_state15,
      I4 => ap_CS_fsm_state17,
      O => \ram_reg_i_73__0_n_1\
    );
\ram_reg_i_76__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF4"
    )
        port map (
      I0 => vi3_0_reg_316(6),
      I1 => ap_CS_fsm_state13,
      I2 => ap_CS_fsm_state17,
      I3 => ap_CS_fsm_state15,
      O => \ram_reg_i_76__0_n_1\
    );
\ram_reg_i_77__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBEAFBEAFBEA"
    )
        port map (
      I0 => ap_CS_fsm_state13,
      I1 => ap_CS_fsm_state11,
      I2 => vo4_0_reg_304(6),
      I3 => \ram_reg_i_106__0_n_1\,
      I4 => ap_CS_fsm_state8,
      I5 => bk_0_reg_293(6),
      O => \ram_reg_i_77__0_n_1\
    );
\ram_reg_i_79__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000D0D00000000"
    )
        port map (
      I0 => ap_CS_fsm_state11,
      I1 => vo4_0_reg_304(5),
      I2 => \ram_reg_i_107__0_n_1\,
      I3 => vi3_0_reg_316(5),
      I4 => ap_CS_fsm_state13,
      I5 => ram_reg_i_108_n_1,
      O => \ram_reg_i_79__0_n_1\
    );
\ram_reg_i_80__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0047FF47"
    )
        port map (
      I0 => vi_0_reg_271(4),
      I1 => ap_CS_fsm_state4,
      I2 => vo_0_reg_260(4),
      I3 => ap_CS_fsm_state6,
      I4 => be_0_reg_282(4),
      I5 => \ram_reg_i_73__0_n_1\,
      O => \ram_reg_i_80__0_n_1\
    );
ram_reg_i_81: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => bk_0_reg_293(4),
      I2 => vo4_0_reg_304(4),
      I3 => ap_CS_fsm_state11,
      I4 => ap_CS_fsm_state13,
      I5 => vi3_0_reg_316(4),
      O => ram_reg_i_81_n_1
    );
\ram_reg_i_81__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F20202F2"
    )
        port map (
      I0 => ram_reg_i_157_n_1,
      I1 => ram_reg_i_158_n_1,
      I2 => ap_CS_fsm_state7,
      I3 => ram_reg_i_159_n_1,
      I4 => add_ln71_reg_1304(8),
      O => \ram_reg_i_81__0_n_1\
    );
\ram_reg_i_82__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA8FFFF"
    )
        port map (
      I0 => vo4_0_reg_304(6),
      I1 => vo4_0_reg_304(4),
      I2 => vo4_0_reg_304(5),
      I3 => ap_CS_fsm_state12,
      I4 => ap_CS_fsm_state10,
      O => \ram_reg_i_82__0_n_1\
    );
\ram_reg_i_83__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => vo_0_reg_260(3),
      I1 => ap_CS_fsm_state4,
      I2 => vi_0_reg_271(3),
      I3 => ap_CS_fsm_state6,
      I4 => be_0_reg_282(3),
      I5 => \ram_reg_i_73__0_n_1\,
      O => \ram_reg_i_83__0_n_1\
    );
\ram_reg_i_84__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D0C1D3F1D3F1D3F"
    )
        port map (
      I0 => vo4_0_reg_304(3),
      I1 => ap_CS_fsm_state13,
      I2 => vi3_0_reg_316(3),
      I3 => ap_CS_fsm_state11,
      I4 => bk_0_reg_293(3),
      I5 => ap_CS_fsm_state8,
      O => \ram_reg_i_84__0_n_1\
    );
\ram_reg_i_87__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEFFFEEE"
    )
        port map (
      I0 => ap_CS_fsm_state11,
      I1 => ap_CS_fsm_state13,
      I2 => bk_0_reg_293(2),
      I3 => ap_CS_fsm_state8,
      I4 => \ram_reg_i_109__0_n_1\,
      I5 => \ram_reg_i_110__0_n_1\,
      O => \ram_reg_i_87__0_n_1\
    );
\ram_reg_i_89__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D0C1D3F1D3F1D3F"
    )
        port map (
      I0 => vo4_0_reg_304(1),
      I1 => ap_CS_fsm_state13,
      I2 => vi3_0_reg_316(1),
      I3 => ap_CS_fsm_state11,
      I4 => bk_0_reg_293(1),
      I5 => ap_CS_fsm_state8,
      O => \ram_reg_i_89__0_n_1\
    );
\ram_reg_i_90__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => vo_0_reg_260(1),
      I1 => ap_CS_fsm_state4,
      I2 => vi_0_reg_271(1),
      I3 => ap_CS_fsm_state6,
      I4 => be_0_reg_282(1),
      I5 => \ram_reg_i_73__0_n_1\,
      O => \ram_reg_i_90__0_n_1\
    );
\ram_reg_i_91__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95550000FFFFFFFF"
    )
        port map (
      I0 => add_ln71_reg_1304(7),
      I1 => add_ln71_reg_1304(6),
      I2 => add_ln71_reg_1304(4),
      I3 => add_ln71_reg_1304(5),
      I4 => ap_CS_fsm_state7,
      I5 => \ram_reg_i_31__0_n_1\,
      O => \ram_reg_i_91__0_n_1\
    );
\ram_reg_i_92__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000FF09999"
    )
        port map (
      I0 => add_ln97_reg_1268(7),
      I1 => ram_reg_i_170_n_1,
      I2 => ram_reg_i_171_n_1,
      I3 => add_ln84_reg_1286(7),
      I4 => ap_CS_fsm_state5,
      I5 => ap_CS_fsm_state7,
      O => \ram_reg_i_92__0_n_1\
    );
ram_reg_i_93: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFB800B8"
    )
        port map (
      I0 => vi_0_reg_271(0),
      I1 => ap_CS_fsm_state4,
      I2 => vo_0_reg_260(0),
      I3 => ap_CS_fsm_state6,
      I4 => be_0_reg_282(0),
      I5 => \ram_reg_i_73__0_n_1\,
      O => ram_reg_i_93_n_1
    );
\ram_reg_i_93__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888880000FF0F"
    )
        port map (
      I0 => vi3_0_reg_316(5),
      I1 => vi3_0_reg_316(6),
      I2 => ap_CS_fsm_state9,
      I3 => add_ln58_reg_1322(7),
      I4 => ap_CS_fsm_state10,
      I5 => ap_CS_fsm_state12,
      O => \ram_reg_i_93__0_n_1\
    );
\ram_reg_i_94__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFF00AAAAC0C0"
    )
        port map (
      I0 => vi3_0_reg_316(0),
      I1 => bk_0_reg_293(0),
      I2 => ap_CS_fsm_state8,
      I3 => vo4_0_reg_304(0),
      I4 => ap_CS_fsm_state13,
      I5 => ap_CS_fsm_state11,
      O => \ram_reg_i_94__0_n_1\
    );
\read_pointer_be[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAA8"
    )
        port map (
      I0 => \ap_CS_fsm[14]_i_2__2_n_1\,
      I1 => Q(4),
      I2 => Q(2),
      I3 => Q(8),
      I4 => Q(6),
      I5 => ram_reg_2,
      O => \ap_CS_fsm_reg[10]_4\
    );
\read_pointer_bk[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444440"
    )
        port map (
      I0 => ram_reg_2,
      I1 => \ap_CS_fsm[16]_i_2__3_n_1\,
      I2 => Q(4),
      I3 => Q(2),
      I4 => Q(8),
      I5 => Q(6),
      O => \^ap_cs_fsm_reg[10]_5\
    );
\read_pointer_vi[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444440"
    )
        port map (
      I0 => ram_reg_2,
      I1 => \ap_CS_fsm[12]_i_2__1_n_1\,
      I2 => Q(4),
      I3 => Q(2),
      I4 => Q(8),
      I5 => Q(6),
      O => \ap_CS_fsm_reg[10]_6\
    );
\read_pointer_vo[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444440"
    )
        port map (
      I0 => ram_reg_2,
      I1 => \ap_CS_fsm[10]_i_2__3_n_1\,
      I2 => Q(4),
      I3 => Q(2),
      I4 => Q(8),
      I5 => Q(6),
      O => \ap_CS_fsm_reg[10]_7\
    );
\vi3_0_reg_316_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => vi_reg_1343(0),
      Q => vi3_0_reg_316(0),
      R => '0'
    );
\vi3_0_reg_316_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => vi_reg_1343(1),
      Q => vi3_0_reg_316(1),
      R => '0'
    );
\vi3_0_reg_316_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => vi_reg_1343(2),
      Q => vi3_0_reg_316(2),
      R => '0'
    );
\vi3_0_reg_316_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => vi_reg_1343(3),
      Q => vi3_0_reg_316(3),
      R => '0'
    );
\vi3_0_reg_316_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => vi_reg_1343(4),
      Q => vi3_0_reg_316(4),
      R => '0'
    );
\vi3_0_reg_316_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => vi_reg_1343(5),
      Q => vi3_0_reg_316(5),
      R => '0'
    );
\vi3_0_reg_316_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => vi_reg_1343(6),
      Q => vi3_0_reg_316(6),
      R => '0'
    );
\vi_0_reg_271[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FE0000000000"
    )
        port map (
      I0 => available_spaces_vi(0),
      I1 => available_spaces_vi(2),
      I2 => available_spaces_vi(1),
      I3 => Q(4),
      I4 => \^ap_cs_fsm_reg[12]_0\,
      I5 => p_57_in,
      O => ap_NS_fsm134_out
    );
\vi_0_reg_271[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(6),
      I1 => Q(8),
      O => \^ap_cs_fsm_reg[12]_0\
    );
\vi_0_reg_271_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => vi_1_reg_1276(0),
      Q => vi_0_reg_271(0),
      R => ap_NS_fsm134_out
    );
\vi_0_reg_271_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => vi_1_reg_1276(1),
      Q => vi_0_reg_271(1),
      R => ap_NS_fsm134_out
    );
\vi_0_reg_271_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => vi_1_reg_1276(2),
      Q => vi_0_reg_271(2),
      R => ap_NS_fsm134_out
    );
\vi_0_reg_271_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => vi_1_reg_1276(3),
      Q => vi_0_reg_271(3),
      R => ap_NS_fsm134_out
    );
\vi_0_reg_271_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => vi_1_reg_1276(4),
      Q => vi_0_reg_271(4),
      R => ap_NS_fsm134_out
    );
\vi_0_reg_271_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => vi_1_reg_1276(5),
      Q => vi_0_reg_271(5),
      R => ap_NS_fsm134_out
    );
\vi_0_reg_271_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => vi_1_reg_1276(6),
      Q => vi_0_reg_271(6),
      R => ap_NS_fsm134_out
    );
\vi_1_reg_1276[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vi_0_reg_271(0),
      O => vi_1_fu_692_p2(0)
    );
\vi_1_reg_1276[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => vi_0_reg_271(0),
      I1 => vi_0_reg_271(1),
      O => vi_1_fu_692_p2(1)
    );
\vi_1_reg_1276[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => vi_0_reg_271(2),
      I1 => vi_0_reg_271(1),
      I2 => vi_0_reg_271(0),
      O => vi_1_fu_692_p2(2)
    );
\vi_1_reg_1276[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => vi_0_reg_271(3),
      I1 => vi_0_reg_271(2),
      I2 => vi_0_reg_271(0),
      I3 => vi_0_reg_271(1),
      O => vi_1_fu_692_p2(3)
    );
\vi_1_reg_1276[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => vi_0_reg_271(4),
      I1 => vi_0_reg_271(1),
      I2 => vi_0_reg_271(0),
      I3 => vi_0_reg_271(2),
      I4 => vi_0_reg_271(3),
      O => vi_1_fu_692_p2(4)
    );
\vi_1_reg_1276[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => vi_0_reg_271(5),
      I1 => vi_0_reg_271(3),
      I2 => vi_0_reg_271(2),
      I3 => vi_0_reg_271(0),
      I4 => vi_0_reg_271(1),
      I5 => vi_0_reg_271(4),
      O => vi_1_fu_692_p2(5)
    );
\vi_1_reg_1276[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => vi_0_reg_271(6),
      I1 => \vi_1_reg_1276[6]_i_2__1_n_1\,
      I2 => vi_0_reg_271(5),
      O => vi_1_fu_692_p2(6)
    );
\vi_1_reg_1276[6]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => vi_0_reg_271(4),
      I1 => vi_0_reg_271(1),
      I2 => vi_0_reg_271(0),
      I3 => vi_0_reg_271(2),
      I4 => vi_0_reg_271(3),
      O => \vi_1_reg_1276[6]_i_2__1_n_1\
    );
\vi_1_reg_1276_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => vi_1_fu_692_p2(0),
      Q => vi_1_reg_1276(0),
      R => '0'
    );
\vi_1_reg_1276_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => vi_1_fu_692_p2(1),
      Q => vi_1_reg_1276(1),
      R => '0'
    );
\vi_1_reg_1276_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => vi_1_fu_692_p2(2),
      Q => vi_1_reg_1276(2),
      R => '0'
    );
\vi_1_reg_1276_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => vi_1_fu_692_p2(3),
      Q => vi_1_reg_1276(3),
      R => '0'
    );
\vi_1_reg_1276_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => vi_1_fu_692_p2(4),
      Q => vi_1_reg_1276(4),
      R => '0'
    );
\vi_1_reg_1276_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => vi_1_fu_692_p2(5),
      Q => vi_1_reg_1276(5),
      R => '0'
    );
\vi_1_reg_1276_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => vi_1_fu_692_p2(6),
      Q => vi_1_reg_1276(6),
      R => '0'
    );
\vi_reg_1343[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vi3_0_reg_316(0),
      O => vi_fu_931_p2(0)
    );
\vi_reg_1343[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => vi3_0_reg_316(0),
      I1 => vi3_0_reg_316(1),
      O => vi_fu_931_p2(1)
    );
\vi_reg_1343[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => vi3_0_reg_316(2),
      I1 => vi3_0_reg_316(1),
      I2 => vi3_0_reg_316(0),
      O => vi_fu_931_p2(2)
    );
\vi_reg_1343[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => vi3_0_reg_316(3),
      I1 => vi3_0_reg_316(0),
      I2 => vi3_0_reg_316(1),
      I3 => vi3_0_reg_316(2),
      O => vi_fu_931_p2(3)
    );
\vi_reg_1343[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => vi3_0_reg_316(4),
      I1 => vi3_0_reg_316(2),
      I2 => vi3_0_reg_316(1),
      I3 => vi3_0_reg_316(0),
      I4 => vi3_0_reg_316(3),
      O => vi_fu_931_p2(4)
    );
\vi_reg_1343[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => vi3_0_reg_316(5),
      I1 => vi3_0_reg_316(3),
      I2 => vi3_0_reg_316(0),
      I3 => vi3_0_reg_316(1),
      I4 => vi3_0_reg_316(2),
      I5 => vi3_0_reg_316(4),
      O => vi_fu_931_p2(5)
    );
\vi_reg_1343[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => vi3_0_reg_316(6),
      I1 => \vi_reg_1343[6]_i_2__1_n_1\,
      I2 => vi3_0_reg_316(5),
      O => vi_fu_931_p2(6)
    );
\vi_reg_1343[6]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => vi3_0_reg_316(4),
      I1 => vi3_0_reg_316(2),
      I2 => vi3_0_reg_316(1),
      I3 => vi3_0_reg_316(0),
      I4 => vi3_0_reg_316(3),
      O => \vi_reg_1343[6]_i_2__1_n_1\
    );
\vi_reg_1343_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => vi_fu_931_p2(0),
      Q => vi_reg_1343(0),
      R => '0'
    );
\vi_reg_1343_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => vi_fu_931_p2(1),
      Q => vi_reg_1343(1),
      R => '0'
    );
\vi_reg_1343_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => vi_fu_931_p2(2),
      Q => vi_reg_1343(2),
      R => '0'
    );
\vi_reg_1343_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => vi_fu_931_p2(3),
      Q => vi_reg_1343(3),
      R => '0'
    );
\vi_reg_1343_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => vi_fu_931_p2(4),
      Q => vi_reg_1343(4),
      R => '0'
    );
\vi_reg_1343_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => vi_fu_931_p2(5),
      Q => vi_reg_1343(5),
      R => '0'
    );
\vi_reg_1343_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => vi_fu_931_p2(6),
      Q => vi_reg_1343(6),
      R => '0'
    );
\vo4_0_reg_304_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => vo_reg_1330(0),
      Q => vo4_0_reg_304(0),
      R => '0'
    );
\vo4_0_reg_304_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => vo_reg_1330(1),
      Q => vo4_0_reg_304(1),
      R => '0'
    );
\vo4_0_reg_304_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => vo_reg_1330(2),
      Q => vo4_0_reg_304(2),
      R => '0'
    );
\vo4_0_reg_304_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => vo_reg_1330(3),
      Q => vo4_0_reg_304(3),
      R => '0'
    );
\vo4_0_reg_304_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => vo_reg_1330(4),
      Q => vo4_0_reg_304(4),
      R => '0'
    );
\vo4_0_reg_304_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => vo_reg_1330(5),
      Q => vo4_0_reg_304(5),
      R => '0'
    );
\vo4_0_reg_304_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => vo_reg_1330(6),
      Q => vo4_0_reg_304(6),
      R => '0'
    );
\vo_0_reg_260[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000088888880"
    )
        port map (
      I0 => grp_enqueue_dequeue_fram_fu_257_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => available_spaces_vo(1),
      I3 => available_spaces_vo(2),
      I4 => available_spaces_vo(0),
      I5 => \vo_0_reg_260[6]_i_2_n_1\,
      O => ap_NS_fsm131_out
    );
\vo_0_reg_260[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => Q(8),
      I1 => Q(6),
      I2 => Q(2),
      I3 => Q(4),
      O => \vo_0_reg_260[6]_i_2_n_1\
    );
\vo_0_reg_260_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => vo_1_reg_1258(0),
      Q => vo_0_reg_260(0),
      R => ap_NS_fsm131_out
    );
\vo_0_reg_260_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => vo_1_reg_1258(1),
      Q => vo_0_reg_260(1),
      R => ap_NS_fsm131_out
    );
\vo_0_reg_260_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => vo_1_reg_1258(2),
      Q => vo_0_reg_260(2),
      R => ap_NS_fsm131_out
    );
\vo_0_reg_260_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => vo_1_reg_1258(3),
      Q => vo_0_reg_260(3),
      R => ap_NS_fsm131_out
    );
\vo_0_reg_260_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => vo_1_reg_1258(4),
      Q => vo_0_reg_260(4),
      R => ap_NS_fsm131_out
    );
\vo_0_reg_260_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => vo_1_reg_1258(5),
      Q => vo_0_reg_260(5),
      R => ap_NS_fsm131_out
    );
\vo_0_reg_260_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => vo_1_reg_1258(6),
      Q => vo_0_reg_260(6),
      R => ap_NS_fsm131_out
    );
\vo_1_reg_1258[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vo_0_reg_260(0),
      O => vo_1_fu_630_p2(0)
    );
\vo_1_reg_1258[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => vo_0_reg_260(0),
      I1 => vo_0_reg_260(1),
      O => vo_1_fu_630_p2(1)
    );
\vo_1_reg_1258[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => vo_0_reg_260(2),
      I1 => vo_0_reg_260(1),
      I2 => vo_0_reg_260(0),
      O => vo_1_fu_630_p2(2)
    );
\vo_1_reg_1258[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => vo_0_reg_260(3),
      I1 => vo_0_reg_260(2),
      I2 => vo_0_reg_260(0),
      I3 => vo_0_reg_260(1),
      O => vo_1_fu_630_p2(3)
    );
\vo_1_reg_1258[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => vo_0_reg_260(4),
      I1 => vo_0_reg_260(1),
      I2 => vo_0_reg_260(0),
      I3 => vo_0_reg_260(2),
      I4 => vo_0_reg_260(3),
      O => vo_1_fu_630_p2(4)
    );
\vo_1_reg_1258[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => vo_0_reg_260(5),
      I1 => vo_0_reg_260(3),
      I2 => vo_0_reg_260(2),
      I3 => vo_0_reg_260(0),
      I4 => vo_0_reg_260(1),
      I5 => vo_0_reg_260(4),
      O => vo_1_fu_630_p2(5)
    );
\vo_1_reg_1258[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => vo_0_reg_260(6),
      I1 => \vo_1_reg_1258[6]_i_2__1_n_1\,
      I2 => vo_0_reg_260(5),
      O => vo_1_fu_630_p2(6)
    );
\vo_1_reg_1258[6]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => vo_0_reg_260(4),
      I1 => vo_0_reg_260(1),
      I2 => vo_0_reg_260(0),
      I3 => vo_0_reg_260(2),
      I4 => vo_0_reg_260(3),
      O => \vo_1_reg_1258[6]_i_2__1_n_1\
    );
\vo_1_reg_1258_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => vo_1_fu_630_p2(0),
      Q => vo_1_reg_1258(0),
      R => '0'
    );
\vo_1_reg_1258_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => vo_1_fu_630_p2(1),
      Q => vo_1_reg_1258(1),
      R => '0'
    );
\vo_1_reg_1258_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => vo_1_fu_630_p2(2),
      Q => vo_1_reg_1258(2),
      R => '0'
    );
\vo_1_reg_1258_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => vo_1_fu_630_p2(3),
      Q => vo_1_reg_1258(3),
      R => '0'
    );
\vo_1_reg_1258_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => vo_1_fu_630_p2(4),
      Q => vo_1_reg_1258(4),
      R => '0'
    );
\vo_1_reg_1258_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => vo_1_fu_630_p2(5),
      Q => vo_1_reg_1258(5),
      R => '0'
    );
\vo_1_reg_1258_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => vo_1_fu_630_p2(6),
      Q => vo_1_reg_1258(6),
      R => '0'
    );
\vo_reg_1330[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vo4_0_reg_304(0),
      O => vo_fu_868_p2(0)
    );
\vo_reg_1330[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => vo4_0_reg_304(0),
      I1 => vo4_0_reg_304(1),
      O => vo_fu_868_p2(1)
    );
\vo_reg_1330[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => vo4_0_reg_304(2),
      I1 => vo4_0_reg_304(1),
      I2 => vo4_0_reg_304(0),
      O => vo_fu_868_p2(2)
    );
\vo_reg_1330[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => vo4_0_reg_304(3),
      I1 => vo4_0_reg_304(0),
      I2 => vo4_0_reg_304(1),
      I3 => vo4_0_reg_304(2),
      O => vo_fu_868_p2(3)
    );
\vo_reg_1330[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => vo4_0_reg_304(4),
      I1 => vo4_0_reg_304(3),
      I2 => vo4_0_reg_304(2),
      I3 => vo4_0_reg_304(1),
      I4 => vo4_0_reg_304(0),
      O => vo_fu_868_p2(4)
    );
\vo_reg_1330[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => vo4_0_reg_304(5),
      I1 => vo4_0_reg_304(0),
      I2 => vo4_0_reg_304(1),
      I3 => vo4_0_reg_304(2),
      I4 => vo4_0_reg_304(3),
      I5 => vo4_0_reg_304(4),
      O => vo_fu_868_p2(5)
    );
\vo_reg_1330[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => vo4_0_reg_304(6),
      I1 => \vo_reg_1330[6]_i_2__1_n_1\,
      I2 => vo4_0_reg_304(5),
      O => vo_fu_868_p2(6)
    );
\vo_reg_1330[6]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => vo4_0_reg_304(4),
      I1 => vo4_0_reg_304(3),
      I2 => vo4_0_reg_304(2),
      I3 => vo4_0_reg_304(1),
      I4 => vo4_0_reg_304(0),
      O => \vo_reg_1330[6]_i_2__1_n_1\
    );
\vo_reg_1330_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => vo_fu_868_p2(0),
      Q => vo_reg_1330(0),
      R => '0'
    );
\vo_reg_1330_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => vo_fu_868_p2(1),
      Q => vo_reg_1330(1),
      R => '0'
    );
\vo_reg_1330_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => vo_fu_868_p2(2),
      Q => vo_reg_1330(2),
      R => '0'
    );
\vo_reg_1330_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => vo_fu_868_p2(3),
      Q => vo_reg_1330(3),
      R => '0'
    );
\vo_reg_1330_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => vo_fu_868_p2(4),
      Q => vo_reg_1330(4),
      R => '0'
    );
\vo_reg_1330_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => vo_fu_868_p2(5),
      Q => vo_reg_1330(5),
      R => '0'
    );
\vo_reg_1330_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => vo_fu_868_p2(6),
      Q => vo_reg_1330(6),
      R => '0'
    );
\write_pointer_be[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3AFF3A00"
    )
        port map (
      I0 => \write_pointer_be_reg[0]\,
      I1 => write_pointer_be_loa_reg_1120(0),
      I2 => \write_pointer_be[1]_i_2_n_1\,
      I3 => \write_pointer_be[1]_i_4_n_1\,
      I4 => write_pointer_be(0),
      O => \write_pointer_be_loa_reg_1120_reg[0]_0\
    );
\write_pointer_be[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F60FFFF6F600000"
    )
        port map (
      I0 => write_pointer_be_loa_reg_1120(0),
      I1 => write_pointer_be_loa_reg_1120(1),
      I2 => \write_pointer_be[1]_i_2_n_1\,
      I3 => \write_pointer_be_reg[1]\,
      I4 => \write_pointer_be[1]_i_4_n_1\,
      I5 => write_pointer_be(1),
      O => \write_pointer_be_loa_reg_1120_reg[0]_1\
    );
\write_pointer_be[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444440"
    )
        port map (
      I0 => ram_reg_2,
      I1 => \available_spaces_be[2]_i_6_n_1\,
      I2 => Q(4),
      I3 => Q(2),
      I4 => Q(8),
      I5 => Q(6),
      O => \write_pointer_be[1]_i_2_n_1\
    );
\write_pointer_be[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \write_pointer_be[1]_i_2_n_1\,
      I1 => ram_reg(2),
      I2 => grp_initial_edca_process_fu_240_write_pointer_be_o_ap_vld,
      I3 => ram_reg(3),
      I4 => grp_phy_txend_confirm_fu_292_write_pointer_be_o_ap_vld,
      O => \write_pointer_be[1]_i_4_n_1\
    );
\write_pointer_be_loa_reg_1120_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => write_pointer_be(0),
      Q => write_pointer_be_loa_reg_1120(0),
      R => '0'
    );
\write_pointer_be_loa_reg_1120_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => write_pointer_be(1),
      Q => write_pointer_be_loa_reg_1120(1),
      R => '0'
    );
\write_pointer_bk[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3AFF3A00"
    )
        port map (
      I0 => \write_pointer_bk_reg[0]\,
      I1 => write_pointer_bk_loa_reg_1109(0),
      I2 => \write_pointer_bk[1]_i_2_n_1\,
      I3 => \write_pointer_bk[1]_i_4_n_1\,
      I4 => write_pointer_bk(0),
      O => \write_pointer_bk_loa_reg_1109_reg[0]_0\
    );
\write_pointer_bk[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F60FFFF6F600000"
    )
        port map (
      I0 => write_pointer_bk_loa_reg_1109(0),
      I1 => write_pointer_bk_loa_reg_1109(1),
      I2 => \write_pointer_bk[1]_i_2_n_1\,
      I3 => \write_pointer_bk_reg[1]\,
      I4 => \write_pointer_bk[1]_i_4_n_1\,
      I5 => write_pointer_bk(1),
      O => \write_pointer_bk_loa_reg_1109_reg[0]_1\
    );
\write_pointer_bk[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055555554"
    )
        port map (
      I0 => ram_reg_2,
      I1 => Q(4),
      I2 => Q(2),
      I3 => Q(8),
      I4 => Q(6),
      I5 => \ap_CS_fsm[17]_i_5__1_n_1\,
      O => \write_pointer_bk[1]_i_2_n_1\
    );
\write_pointer_bk[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \write_pointer_bk[1]_i_2_n_1\,
      I1 => ram_reg(2),
      I2 => grp_initial_edca_process_fu_240_write_pointer_bk_o_ap_vld,
      I3 => ram_reg(3),
      I4 => grp_phy_txend_confirm_fu_292_write_pointer_bk_o_ap_vld,
      O => \write_pointer_bk[1]_i_4_n_1\
    );
\write_pointer_bk_loa_reg_1109_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => write_pointer_bk(0),
      Q => write_pointer_bk_loa_reg_1109(0),
      R => '0'
    );
\write_pointer_bk_loa_reg_1109_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => write_pointer_bk(1),
      Q => write_pointer_bk_loa_reg_1109(1),
      R => '0'
    );
\write_pointer_vi[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3AFF3A00"
    )
        port map (
      I0 => \write_pointer_vi_reg[0]\,
      I1 => write_pointer_vi_loa_reg_1131(0),
      I2 => \write_pointer_vi[1]_i_2_n_1\,
      I3 => \write_pointer_vi[1]_i_4_n_1\,
      I4 => write_pointer_vi(0),
      O => \write_pointer_vi_loa_reg_1131_reg[0]_1\
    );
\write_pointer_vi[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F60FFFF6F600000"
    )
        port map (
      I0 => write_pointer_vi_loa_reg_1131(0),
      I1 => write_pointer_vi_loa_reg_1131(1),
      I2 => \write_pointer_vi[1]_i_2_n_1\,
      I3 => \write_pointer_vi_reg[1]\,
      I4 => \write_pointer_vi[1]_i_4_n_1\,
      I5 => write_pointer_vi(1),
      O => \write_pointer_vi_loa_reg_1131_reg[0]_0\
    );
\write_pointer_vi[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055555554"
    )
        port map (
      I0 => ram_reg_2,
      I1 => Q(4),
      I2 => Q(2),
      I3 => Q(8),
      I4 => Q(6),
      I5 => \write_pointer_vi[1]_i_5_n_1\,
      O => \write_pointer_vi[1]_i_2_n_1\
    );
\write_pointer_vi[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \write_pointer_vi[1]_i_2_n_1\,
      I1 => ram_reg(2),
      I2 => grp_initial_edca_process_fu_240_write_pointer_vi_o_ap_vld,
      I3 => ram_reg(3),
      I4 => grp_phy_txend_confirm_fu_292_write_pointer_vi_o_ap_vld,
      O => \write_pointer_vi[1]_i_4_n_1\
    );
\write_pointer_vi[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFFFF"
    )
        port map (
      I0 => \ap_CS_fsm[4]_i_2__1_n_1\,
      I1 => vi_0_reg_271(5),
      I2 => vi_0_reg_271(4),
      I3 => vi_0_reg_271(2),
      I4 => ap_CS_fsm_state4,
      O => \write_pointer_vi[1]_i_5_n_1\
    );
\write_pointer_vi_loa_reg_1131_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => write_pointer_vi(0),
      Q => write_pointer_vi_loa_reg_1131(0),
      R => '0'
    );
\write_pointer_vi_loa_reg_1131_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => write_pointer_vi(1),
      Q => write_pointer_vi_loa_reg_1131(1),
      R => '0'
    );
\write_pointer_vo[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3AFF3A00"
    )
        port map (
      I0 => \write_pointer_vo_reg[0]\,
      I1 => write_pointer_vo_loa_reg_1142(0),
      I2 => \write_pointer_vo[1]_i_2_n_1\,
      I3 => \write_pointer_vo[1]_i_4_n_1\,
      I4 => write_pointer_vo(0),
      O => \write_pointer_vo_loa_reg_1142_reg[0]_1\
    );
\write_pointer_vo[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F60FFFF6F600000"
    )
        port map (
      I0 => write_pointer_vo_loa_reg_1142(0),
      I1 => write_pointer_vo_loa_reg_1142(1),
      I2 => \write_pointer_vo[1]_i_2_n_1\,
      I3 => \write_pointer_vo_reg[1]\,
      I4 => \write_pointer_vo[1]_i_4_n_1\,
      I5 => write_pointer_vo(1),
      O => \write_pointer_vo_loa_reg_1142_reg[0]_0\
    );
\write_pointer_vo[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055555554"
    )
        port map (
      I0 => ram_reg_2,
      I1 => Q(4),
      I2 => Q(2),
      I3 => Q(8),
      I4 => Q(6),
      I5 => \write_pointer_vo[1]_i_5_n_1\,
      O => \write_pointer_vo[1]_i_2_n_1\
    );
\write_pointer_vo[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \write_pointer_vo[1]_i_2_n_1\,
      I1 => ram_reg(2),
      I2 => grp_initial_edca_process_fu_240_write_pointer_vo_o_ap_vld,
      I3 => ram_reg(3),
      I4 => grp_phy_txend_confirm_fu_292_write_pointer_vo_o_ap_vld,
      O => \write_pointer_vo[1]_i_4_n_1\
    );
\write_pointer_vo[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFFFF"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_2__3_n_1\,
      I1 => vo_0_reg_260(5),
      I2 => vo_0_reg_260(3),
      I3 => vo_0_reg_260(2),
      I4 => ap_CS_fsm_state2,
      O => \write_pointer_vo[1]_i_5_n_1\
    );
\write_pointer_vo_loa_reg_1142_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => write_pointer_vo(0),
      Q => write_pointer_vo_loa_reg_1142(0),
      R => '0'
    );
\write_pointer_vo_loa_reg_1142_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => write_pointer_vo(1),
      Q => write_pointer_vo_loa_reg_1142(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_enqueue_dequeue_fram_31 is
  port (
    \ap_CS_fsm_reg[15]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    \vo4_0_reg_304_reg[0]_0\ : out STD_LOGIC;
    grp_start_tx_fu_119_available_spaces_vi_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    \vi3_0_reg_316_reg[5]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC;
    \be2_0_reg_328_reg[3]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_0\ : out STD_LOGIC;
    \bk1_0_reg_340_reg[2]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_start_tx_fu_119_ap_start_reg_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[10]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[14]_0\ : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \mul_ln153_reg_1226_reg[-1111111106]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \mul_ln127_reg_1242_reg[-1111111105]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_initial_edca_process_fu_240_edca_queues_we0 : out STD_LOGIC;
    \mul_ln140_reg_1234_reg[-1111111106]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mul_ln140_reg_1234_reg[-1111111105]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \mul_ln153_reg_1226_reg[-1111111105]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[17]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[17]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[16]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_initial_edca_process_fu_240_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \idle_waited_0_reg_109_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_3\ : out STD_LOGIC;
    mac_frame_address0 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    mac_frame_ce0 : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_2\ : out STD_LOGIC;
    \idle_waited_0_reg_109_reg[0]_0\ : out STD_LOGIC;
    grp_start_tx_fu_119_available_spaces_be_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_start_tx_fu_119_available_spaces_bk_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_start_tx_fu_119_available_spaces_vo_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_initial_edca_process_fu_240_available_spaces_vo_o : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_initial_edca_process_fu_240_write_pointer_vo_o : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_initial_edca_process_fu_240_available_spaces_vo_o_ap_vld : out STD_LOGIC;
    grp_initial_edca_process_fu_240_available_spaces_vi_o : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_initial_edca_process_fu_240_write_pointer_vi_o : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_initial_edca_process_fu_240_available_spaces_vi_o_ap_vld : out STD_LOGIC;
    grp_initial_edca_process_fu_240_available_spaces_be_o : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_initial_edca_process_fu_240_available_spaces_be_o_ap_vld : out STD_LOGIC;
    grp_initial_edca_process_fu_240_write_pointer_be_o : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_initial_edca_process_fu_240_available_spaces_bk_o : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_initial_edca_process_fu_240_available_spaces_bk_o_ap_vld : out STD_LOGIC;
    grp_initial_edca_process_fu_240_write_pointer_bk_o : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_initial_edca_process_fu_240_read_pointer_vo_o : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_initial_edca_process_fu_240_read_pointer_vi_o : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_initial_edca_process_fu_240_read_pointer_be_o : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_initial_edca_process_fu_240_read_pointer_bk_o : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln368_reg_90 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    available_spaces_vo : in STD_LOGIC_VECTOR ( 2 downto 0 );
    available_spaces_vi : in STD_LOGIC_VECTOR ( 2 downto 0 );
    available_spaces_be : in STD_LOGIC_VECTOR ( 2 downto 0 );
    available_spaces_bk : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_enqueue_dequeue_fram_fu_44_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_start_tx_fu_119_ap_start_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[17]_2\ : in STD_LOGIC;
    \ap_CS_fsm_reg[17]_3\ : in STD_LOGIC;
    \ap_CS_fsm_reg[17]_4\ : in STD_LOGIC;
    \ap_CS_fsm_reg[17]_5\ : in STD_LOGIC;
    ram_reg : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_i_38_0 : in STD_LOGIC;
    ram_reg_i_34_0 : in STD_LOGIC;
    ap_NS_fsm118_out : in STD_LOGIC;
    grp_initial_edca_process_fu_240_ap_start_reg_reg_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    idle_waited_0_reg_109 : in STD_LOGIC;
    grp_initial_edca_process_fu_240_ap_start_reg : in STD_LOGIC;
    \mac_frame_address0[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \current_txop_holder_o[0]\ : in STD_LOGIC;
    current_txop_holder_i : in STD_LOGIC_VECTOR ( 2 downto 0 );
    current_txop_holder_o_ap_vld : in STD_LOGIC;
    \mac_frame_address0[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    grp_phy_txend_confirm_fu_292_frame_to_transfer_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \mac_frame_address0[6]_0\ : in STD_LOGIC;
    \mac_frame_address0[6]_1\ : in STD_LOGIC;
    mac_frame_ce0_0 : in STD_LOGIC;
    grp_phy_txend_confirm_fu_292_edca_queues_address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_phy_txend_confirm_fu_292_edca_queues_ce0 : in STD_LOGIC;
    \available_spaces_vo[0]_i_3\ : in STD_LOGIC;
    write_pointer_vo : in STD_LOGIC_VECTOR ( 1 downto 0 );
    write_pointer_vi : in STD_LOGIC_VECTOR ( 1 downto 0 );
    write_pointer_be : in STD_LOGIC_VECTOR ( 1 downto 0 );
    write_pointer_bk : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mul_ln153_reg_1226_reg[-1111111103]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \mul_ln140_reg_1234_reg[-1111111103]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \mul_ln127_reg_1242_reg[-1111111103]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \mul_ln114_reg_1250_reg[-1111111103]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_rst : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_enqueue_dequeue_fram_31 : entity is "enqueue_dequeue_fram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_enqueue_dequeue_fram_31;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_enqueue_dequeue_fram_31 is
  signal \^o\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln58_reg_1322 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal add_ln71_reg_1304 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal add_ln84_reg_1286 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal add_ln97_reg_1268 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \ap_CS_fsm[10]_i_3_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[12]_i_1__2_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[12]_i_3_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[14]_i_3_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[16]_i_3_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[17]_i_2_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[17]_i_4_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_2_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_1__3_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_2_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_1__2_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_2_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[8]_i_1__2_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[8]_i_2_n_1\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[1]_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[3]_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[5]_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[5]_1\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[7]_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state11 : STD_LOGIC;
  signal ap_CS_fsm_state12 : STD_LOGIC;
  signal ap_CS_fsm_state13 : STD_LOGIC;
  signal ap_CS_fsm_state14 : STD_LOGIC;
  signal ap_CS_fsm_state15 : STD_LOGIC;
  signal ap_CS_fsm_state16 : STD_LOGIC;
  signal ap_CS_fsm_state17 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal ap_NS_fsm145_out : STD_LOGIC;
  signal ap_NS_fsm150_out : STD_LOGIC;
  signal ap_NS_fsm155_out : STD_LOGIC;
  signal ap_NS_fsm161_out : STD_LOGIC;
  signal \available_spaces_be[2]_i_12_n_1\ : STD_LOGIC;
  signal available_spaces_be_s_reg_1114 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \available_spaces_bk[2]_i_11_n_1\ : STD_LOGIC;
  signal available_spaces_bk_s_reg_1103 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \available_spaces_vi[2]_i_11_n_1\ : STD_LOGIC;
  signal available_spaces_vi_s_reg_1125 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \available_spaces_vo[2]_i_11_n_1\ : STD_LOGIC;
  signal available_spaces_vo_s_reg_1136 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal be2_0_reg_328 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^be2_0_reg_328_reg[3]_0\ : STD_LOGIC;
  signal be_0_reg_282 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal be_1_fu_754_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal be_1_reg_1294 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \be_1_reg_1294[2]_i_1__0_n_1\ : STD_LOGIC;
  signal \be_1_reg_1294[6]_i_2_n_1\ : STD_LOGIC;
  signal be_fu_994_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal be_reg_1356 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \be_reg_1356[6]_i_2_n_1\ : STD_LOGIC;
  signal bk1_0_reg_340 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^bk1_0_reg_340_reg[2]_0\ : STD_LOGIC;
  signal bk_0_reg_293 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal bk_1_fu_816_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal bk_1_reg_1312 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \bk_1_reg_1312[2]_i_1__0_n_1\ : STD_LOGIC;
  signal \bk_1_reg_1312[6]_i_2_n_1\ : STD_LOGIC;
  signal bk_fu_1057_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal bk_reg_1369 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \bk_reg_1369[6]_i_2_n_1\ : STD_LOGIC;
  signal \current_txop_holder_o[1]_INST_0_i_3_n_1\ : STD_LOGIC;
  signal \current_txop_holder_o[2]_INST_0_i_5_n_1\ : STD_LOGIC;
  signal grp_enqueue_dequeue_fram_fu_44_ap_ready : STD_LOGIC;
  signal \^grp_initial_edca_process_fu_240_ap_start_reg_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_initial_edca_process_fu_240_edca_queues_address0 : STD_LOGIC_VECTOR ( 10 downto 6 );
  signal \^grp_initial_edca_process_fu_240_edca_queues_we0\ : STD_LOGIC;
  signal grp_initial_edca_process_fu_240_frame_to_transfer_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^grp_start_tx_fu_119_ap_start_reg_reg\ : STD_LOGIC;
  signal grp_start_tx_fu_119_available_spaces_be_o_ap_vld : STD_LOGIC;
  signal grp_start_tx_fu_119_available_spaces_bk_o_ap_vld : STD_LOGIC;
  signal grp_start_tx_fu_119_available_spaces_vo_o_ap_vld : STD_LOGIC;
  signal \mac_frame_address0[0]_INST_0_i_3_n_1\ : STD_LOGIC;
  signal \mac_frame_address0[0]_INST_0_i_4_n_1\ : STD_LOGIC;
  signal \mac_frame_address0[1]_INST_0_i_3_n_1\ : STD_LOGIC;
  signal \mac_frame_address0[1]_INST_0_i_4_n_1\ : STD_LOGIC;
  signal \mac_frame_address0[2]_INST_0_i_3_n_1\ : STD_LOGIC;
  signal \mac_frame_address0[2]_INST_0_i_4_n_1\ : STD_LOGIC;
  signal \mac_frame_address0[3]_INST_0_i_3_n_1\ : STD_LOGIC;
  signal \mac_frame_address0[3]_INST_0_i_4_n_1\ : STD_LOGIC;
  signal \mac_frame_address0[4]_INST_0_i_3_n_1\ : STD_LOGIC;
  signal \mac_frame_address0[4]_INST_0_i_4_n_1\ : STD_LOGIC;
  signal \mac_frame_address0[5]_INST_0_i_3_n_1\ : STD_LOGIC;
  signal \mac_frame_address0[5]_INST_0_i_4_n_1\ : STD_LOGIC;
  signal \mac_frame_address0[6]_INST_0_i_1_n_1\ : STD_LOGIC;
  signal \mac_frame_address0[6]_INST_0_i_2_n_1\ : STD_LOGIC;
  signal \mac_frame_address0[6]_INST_0_i_3_n_1\ : STD_LOGIC;
  signal \mac_frame_address0[6]_INST_0_i_6_n_1\ : STD_LOGIC;
  signal \mac_frame_address0[6]_INST_0_i_7_n_1\ : STD_LOGIC;
  signal mac_frame_ce0_INST_0_i_1_n_1 : STD_LOGIC;
  signal mac_frame_ce0_INST_0_i_3_n_1 : STD_LOGIC;
  signal mul_ln114_reg_1250 : STD_LOGIC_VECTOR ( 8 downto 3 );
  signal mul_ln127_reg_1242_reg : STD_LOGIC_VECTOR ( 8 downto 3 );
  signal \^mul_ln127_reg_1242_reg[-1111111105]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mul_ln140_reg_1234_reg : STD_LOGIC_VECTOR ( 8 downto 3 );
  signal \^mul_ln140_reg_1234_reg[-1111111105]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^mul_ln140_reg_1234_reg[-1111111106]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mul_ln153_reg_1226_reg : STD_LOGIC_VECTOR ( 8 downto 3 );
  signal \^mul_ln153_reg_1226_reg[-1111111105]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^mul_ln153_reg_1226_reg[-1111111106]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal p_57_in : STD_LOGIC;
  signal ram_reg_i_105_n_1 : STD_LOGIC;
  signal ram_reg_i_106_n_1 : STD_LOGIC;
  signal ram_reg_i_106_n_2 : STD_LOGIC;
  signal ram_reg_i_106_n_3 : STD_LOGIC;
  signal ram_reg_i_106_n_4 : STD_LOGIC;
  signal ram_reg_i_107_n_1 : STD_LOGIC;
  signal ram_reg_i_107_n_2 : STD_LOGIC;
  signal ram_reg_i_107_n_3 : STD_LOGIC;
  signal ram_reg_i_107_n_4 : STD_LOGIC;
  signal ram_reg_i_107_n_5 : STD_LOGIC;
  signal ram_reg_i_107_n_6 : STD_LOGIC;
  signal ram_reg_i_107_n_7 : STD_LOGIC;
  signal ram_reg_i_111_n_1 : STD_LOGIC;
  signal ram_reg_i_112_n_1 : STD_LOGIC;
  signal ram_reg_i_117_n_1 : STD_LOGIC;
  signal ram_reg_i_118_n_1 : STD_LOGIC;
  signal ram_reg_i_122_n_1 : STD_LOGIC;
  signal ram_reg_i_123_n_1 : STD_LOGIC;
  signal ram_reg_i_124_n_1 : STD_LOGIC;
  signal ram_reg_i_129_n_1 : STD_LOGIC;
  signal ram_reg_i_130_n_1 : STD_LOGIC;
  signal ram_reg_i_135_n_1 : STD_LOGIC;
  signal ram_reg_i_136_n_1 : STD_LOGIC;
  signal ram_reg_i_143_n_1 : STD_LOGIC;
  signal ram_reg_i_144_n_1 : STD_LOGIC;
  signal ram_reg_i_153_n_1 : STD_LOGIC;
  signal ram_reg_i_154_n_1 : STD_LOGIC;
  signal ram_reg_i_155_n_3 : STD_LOGIC;
  signal ram_reg_i_155_n_4 : STD_LOGIC;
  signal ram_reg_i_165_n_1 : STD_LOGIC;
  signal ram_reg_i_166_n_1 : STD_LOGIC;
  signal ram_reg_i_168_n_3 : STD_LOGIC;
  signal ram_reg_i_168_n_4 : STD_LOGIC;
  signal ram_reg_i_169_n_1 : STD_LOGIC;
  signal ram_reg_i_175_n_1 : STD_LOGIC;
  signal ram_reg_i_176_n_1 : STD_LOGIC;
  signal ram_reg_i_177_n_1 : STD_LOGIC;
  signal ram_reg_i_178_n_1 : STD_LOGIC;
  signal ram_reg_i_179_n_1 : STD_LOGIC;
  signal ram_reg_i_180_n_1 : STD_LOGIC;
  signal ram_reg_i_181_n_1 : STD_LOGIC;
  signal ram_reg_i_197_n_1 : STD_LOGIC;
  signal ram_reg_i_198_n_1 : STD_LOGIC;
  signal ram_reg_i_198_n_2 : STD_LOGIC;
  signal ram_reg_i_198_n_3 : STD_LOGIC;
  signal ram_reg_i_198_n_4 : STD_LOGIC;
  signal ram_reg_i_199_n_1 : STD_LOGIC;
  signal ram_reg_i_200_n_1 : STD_LOGIC;
  signal ram_reg_i_201_n_1 : STD_LOGIC;
  signal ram_reg_i_202_n_1 : STD_LOGIC;
  signal ram_reg_i_204_n_1 : STD_LOGIC;
  signal ram_reg_i_205_n_1 : STD_LOGIC;
  signal ram_reg_i_206_n_1 : STD_LOGIC;
  signal ram_reg_i_210_n_1 : STD_LOGIC;
  signal ram_reg_i_213_n_1 : STD_LOGIC;
  signal ram_reg_i_213_n_2 : STD_LOGIC;
  signal ram_reg_i_213_n_3 : STD_LOGIC;
  signal ram_reg_i_213_n_4 : STD_LOGIC;
  signal ram_reg_i_214_n_1 : STD_LOGIC;
  signal ram_reg_i_217_n_1 : STD_LOGIC;
  signal ram_reg_i_220_n_1 : STD_LOGIC;
  signal ram_reg_i_222_n_1 : STD_LOGIC;
  signal ram_reg_i_224_n_1 : STD_LOGIC;
  signal ram_reg_i_226_n_1 : STD_LOGIC;
  signal ram_reg_i_227_n_1 : STD_LOGIC;
  signal ram_reg_i_233_n_1 : STD_LOGIC;
  signal ram_reg_i_234_n_1 : STD_LOGIC;
  signal ram_reg_i_235_n_1 : STD_LOGIC;
  signal ram_reg_i_236_n_1 : STD_LOGIC;
  signal ram_reg_i_241_n_1 : STD_LOGIC;
  signal ram_reg_i_242_n_1 : STD_LOGIC;
  signal ram_reg_i_67_n_1 : STD_LOGIC;
  signal ram_reg_i_78_n_3 : STD_LOGIC;
  signal ram_reg_i_78_n_4 : STD_LOGIC;
  signal ram_reg_i_79_n_1 : STD_LOGIC;
  signal ram_reg_i_80_n_1 : STD_LOGIC;
  signal ram_reg_i_87_n_1 : STD_LOGIC;
  signal ram_reg_i_88_n_1 : STD_LOGIC;
  signal ram_reg_i_90_n_3 : STD_LOGIC;
  signal ram_reg_i_90_n_4 : STD_LOGIC;
  signal ram_reg_i_90_n_6 : STD_LOGIC;
  signal ram_reg_i_90_n_7 : STD_LOGIC;
  signal ram_reg_i_90_n_8 : STD_LOGIC;
  signal ram_reg_i_96_n_1 : STD_LOGIC;
  signal read_pointer_be_load_reg_1196 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal read_pointer_bk_load_reg_1191 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal read_pointer_vi_load_reg_1201 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal read_pointer_vo_load_reg_1206 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal vi3_0_reg_316 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^vi3_0_reg_316_reg[5]_0\ : STD_LOGIC;
  signal vi_0_reg_271 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal vi_1_fu_692_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal vi_1_reg_1276 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \vi_1_reg_1276[2]_i_1__0_n_1\ : STD_LOGIC;
  signal \vi_1_reg_1276[6]_i_2_n_1\ : STD_LOGIC;
  signal vi_fu_931_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal vi_reg_1343 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \vi_reg_1343[6]_i_2_n_1\ : STD_LOGIC;
  signal vo4_0_reg_304 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^vo4_0_reg_304_reg[0]_0\ : STD_LOGIC;
  signal vo_0_reg_260 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal vo_1_fu_630_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal vo_1_reg_1258 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \vo_1_reg_1258[6]_i_2_n_1\ : STD_LOGIC;
  signal vo_fu_868_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal vo_reg_1330 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \vo_reg_1330[2]_i_1__0_n_1\ : STD_LOGIC;
  signal \vo_reg_1330[3]_i_1__0_n_1\ : STD_LOGIC;
  signal \vo_reg_1330[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \vo_reg_1330[6]_i_2_n_1\ : STD_LOGIC;
  signal write_pointer_be_loa_reg_1120 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal write_pointer_bk_loa_reg_1109 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal write_pointer_vi_loa_reg_1131 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal write_pointer_vo_loa_reg_1142 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal zext_ln127_1_fu_1005_p1 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal zext_ln140_1_fu_942_p1 : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal NLW_ram_reg_i_106_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_i_107_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_i_155_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_i_155_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ram_reg_i_168_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_i_168_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ram_reg_i_198_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_i_213_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_i_78_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_i_78_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ram_reg_i_90_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_i_90_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \ap_CS_fsm[10]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \ap_CS_fsm[10]_i_2\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \ap_CS_fsm[10]_i_3\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \ap_CS_fsm[12]_i_3\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \ap_CS_fsm[13]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \ap_CS_fsm[14]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \ap_CS_fsm[14]_i_3\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \ap_CS_fsm[16]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \ap_CS_fsm[16]_i_3\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \ap_CS_fsm[17]_i_3\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \ap_CS_fsm[17]_i_4\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \ap_CS_fsm[17]_i_5\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \ap_CS_fsm[17]_i_6\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_2\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_2\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_2\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_2\ : label is "soft_lutpair124";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[17]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of \available_spaces_be[2]_i_11\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \available_spaces_be[2]_i_12\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \available_spaces_bk[2]_i_10\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \available_spaces_bk[2]_i_11\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \available_spaces_vi[2]_i_10\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \available_spaces_vo[2]_i_10\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \available_spaces_vo[2]_i_11\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \be_1_reg_1294[1]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \be_1_reg_1294[2]_i_1__0\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \be_1_reg_1294[3]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \be_1_reg_1294[4]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \be_1_reg_1294[6]_i_2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \be_reg_1356[1]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \be_reg_1356[2]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \be_reg_1356[3]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \be_reg_1356[4]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \be_reg_1356[6]_i_2\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \bk_1_reg_1312[1]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \bk_1_reg_1312[2]_i_1__0\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \bk_1_reg_1312[3]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \bk_1_reg_1312[4]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \bk_1_reg_1312[6]_i_2\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \bk_reg_1369[0]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \bk_reg_1369[1]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \bk_reg_1369[2]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \bk_reg_1369[3]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \bk_reg_1369[4]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \bk_reg_1369[6]_i_2\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \current_txop_holder_o[2]_INST_0_i_3\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of current_txop_holder_o_ap_vld_INST_0_i_2 : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of grp_enqueue_dequeue_fram_fu_44_ap_start_reg_i_1 : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \mac_frame_address0[6]_INST_0_i_6\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \mac_frame_address0[6]_INST_0_i_7\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of mac_frame_ce0_INST_0_i_3 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of mac_frame_we0_INST_0_i_3 : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of mac_frame_we0_INST_0_i_4 : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of ram_reg_i_118 : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of ram_reg_i_122 : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of ram_reg_i_129 : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of ram_reg_i_136 : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of ram_reg_i_143 : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of ram_reg_i_154 : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of ram_reg_i_199 : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of ram_reg_i_200 : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of ram_reg_i_210 : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \vi_1_reg_1276[1]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \vi_1_reg_1276[2]_i_1__0\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \vi_1_reg_1276[3]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \vi_1_reg_1276[4]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \vi_1_reg_1276[6]_i_2\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \vi_reg_1343[1]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \vi_reg_1343[2]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \vi_reg_1343[3]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \vi_reg_1343[4]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \vi_reg_1343[6]_i_2\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \vo_1_reg_1258[1]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \vo_1_reg_1258[2]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \vo_1_reg_1258[3]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \vo_1_reg_1258[4]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \vo_1_reg_1258[6]_i_2\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \vo_reg_1330[0]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \vo_reg_1330[1]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \vo_reg_1330[2]_i_1__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \vo_reg_1330[3]_i_1__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \vo_reg_1330[4]_i_1__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \vo_reg_1330[6]_i_2\ : label is "soft_lutpair109";
begin
  O(1 downto 0) <= \^o\(1 downto 0);
  \ap_CS_fsm_reg[1]_0\ <= \^ap_cs_fsm_reg[1]_0\;
  \ap_CS_fsm_reg[3]_0\ <= \^ap_cs_fsm_reg[3]_0\;
  \ap_CS_fsm_reg[5]_0\ <= \^ap_cs_fsm_reg[5]_0\;
  \ap_CS_fsm_reg[5]_1\ <= \^ap_cs_fsm_reg[5]_1\;
  \ap_CS_fsm_reg[7]_0\ <= \^ap_cs_fsm_reg[7]_0\;
  \be2_0_reg_328_reg[3]_0\ <= \^be2_0_reg_328_reg[3]_0\;
  \bk1_0_reg_340_reg[2]_0\ <= \^bk1_0_reg_340_reg[2]_0\;
  grp_initial_edca_process_fu_240_ap_start_reg_reg(0) <= \^grp_initial_edca_process_fu_240_ap_start_reg_reg\(0);
  grp_initial_edca_process_fu_240_edca_queues_we0 <= \^grp_initial_edca_process_fu_240_edca_queues_we0\;
  grp_start_tx_fu_119_ap_start_reg_reg <= \^grp_start_tx_fu_119_ap_start_reg_reg\;
  \mul_ln127_reg_1242_reg[-1111111105]_0\(2 downto 0) <= \^mul_ln127_reg_1242_reg[-1111111105]_0\(2 downto 0);
  \mul_ln140_reg_1234_reg[-1111111105]_0\(1 downto 0) <= \^mul_ln140_reg_1234_reg[-1111111105]_0\(1 downto 0);
  \mul_ln140_reg_1234_reg[-1111111106]_0\(0) <= \^mul_ln140_reg_1234_reg[-1111111106]_0\(0);
  \mul_ln153_reg_1226_reg[-1111111105]_0\(1 downto 0) <= \^mul_ln153_reg_1226_reg[-1111111105]_0\(1 downto 0);
  \mul_ln153_reg_1226_reg[-1111111106]_0\(1 downto 0) <= \^mul_ln153_reg_1226_reg[-1111111106]_0\(1 downto 0);
  \vi3_0_reg_316_reg[5]_0\ <= \^vi3_0_reg_316_reg[5]_0\;
  \vo4_0_reg_304_reg[0]_0\ <= \^vo4_0_reg_304_reg[0]_0\;
\add_ln58_reg_1322_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[8]_i_1__2_n_1\,
      D => bk_0_reg_293(0),
      Q => add_ln58_reg_1322(0),
      R => '0'
    );
\add_ln58_reg_1322_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[8]_i_1__2_n_1\,
      D => bk_0_reg_293(1),
      Q => add_ln58_reg_1322(1),
      R => '0'
    );
\add_ln58_reg_1322_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[8]_i_1__2_n_1\,
      D => bk_0_reg_293(2),
      Q => add_ln58_reg_1322(2),
      R => '0'
    );
\add_ln58_reg_1322_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[8]_i_1__2_n_1\,
      D => bk_0_reg_293(3),
      Q => add_ln58_reg_1322(3),
      R => '0'
    );
\add_ln58_reg_1322_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[8]_i_1__2_n_1\,
      D => bk_0_reg_293(4),
      Q => add_ln58_reg_1322(4),
      R => '0'
    );
\add_ln58_reg_1322_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[8]_i_1__2_n_1\,
      D => bk_0_reg_293(5),
      Q => add_ln58_reg_1322(5),
      R => '0'
    );
\add_ln58_reg_1322_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[8]_i_1__2_n_1\,
      D => bk_0_reg_293(6),
      Q => add_ln58_reg_1322(6),
      R => '0'
    );
\add_ln71_reg_1304_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[6]_i_1__2_n_1\,
      D => be_0_reg_282(0),
      Q => add_ln71_reg_1304(0),
      R => '0'
    );
\add_ln71_reg_1304_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[6]_i_1__2_n_1\,
      D => be_0_reg_282(1),
      Q => add_ln71_reg_1304(1),
      R => '0'
    );
\add_ln71_reg_1304_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[6]_i_1__2_n_1\,
      D => be_0_reg_282(2),
      Q => add_ln71_reg_1304(2),
      R => '0'
    );
\add_ln71_reg_1304_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[6]_i_1__2_n_1\,
      D => be_0_reg_282(3),
      Q => add_ln71_reg_1304(3),
      R => '0'
    );
\add_ln71_reg_1304_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[6]_i_1__2_n_1\,
      D => be_0_reg_282(4),
      Q => add_ln71_reg_1304(4),
      R => '0'
    );
\add_ln71_reg_1304_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[6]_i_1__2_n_1\,
      D => be_0_reg_282(5),
      Q => add_ln71_reg_1304(5),
      R => '0'
    );
\add_ln71_reg_1304_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[6]_i_1__2_n_1\,
      D => be_0_reg_282(6),
      Q => add_ln71_reg_1304(6),
      R => '0'
    );
\add_ln84_reg_1286_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[4]_i_1__3_n_1\,
      D => vi_0_reg_271(0),
      Q => add_ln84_reg_1286(0),
      R => '0'
    );
\add_ln84_reg_1286_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[4]_i_1__3_n_1\,
      D => vi_0_reg_271(1),
      Q => add_ln84_reg_1286(1),
      R => '0'
    );
\add_ln84_reg_1286_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[4]_i_1__3_n_1\,
      D => vi_0_reg_271(2),
      Q => add_ln84_reg_1286(2),
      R => '0'
    );
\add_ln84_reg_1286_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[4]_i_1__3_n_1\,
      D => vi_0_reg_271(3),
      Q => add_ln84_reg_1286(3),
      R => '0'
    );
\add_ln84_reg_1286_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[4]_i_1__3_n_1\,
      D => vi_0_reg_271(4),
      Q => add_ln84_reg_1286(4),
      R => '0'
    );
\add_ln84_reg_1286_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[4]_i_1__3_n_1\,
      D => vi_0_reg_271(5),
      Q => add_ln84_reg_1286(5),
      R => '0'
    );
\add_ln84_reg_1286_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm[4]_i_1__3_n_1\,
      D => vi_0_reg_271(6),
      Q => add_ln84_reg_1286(6),
      R => '0'
    );
\add_ln97_reg_1268_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => vo_0_reg_260(0),
      Q => add_ln97_reg_1268(0),
      R => '0'
    );
\add_ln97_reg_1268_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => vo_0_reg_260(1),
      Q => add_ln97_reg_1268(1),
      R => '0'
    );
\add_ln97_reg_1268_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => vo_0_reg_260(2),
      Q => add_ln97_reg_1268(2),
      R => '0'
    );
\add_ln97_reg_1268_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => vo_0_reg_260(3),
      Q => add_ln97_reg_1268(3),
      R => '0'
    );
\add_ln97_reg_1268_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => vo_0_reg_260(4),
      Q => add_ln97_reg_1268(4),
      R => '0'
    );
\add_ln97_reg_1268_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => vo_0_reg_260(5),
      Q => add_ln97_reg_1268(5),
      R => '0'
    );
\add_ln97_reg_1268_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => vo_0_reg_260(6),
      Q => add_ln97_reg_1268(6),
      R => '0'
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFAA08AA08"
    )
        port map (
      I0 => Q(1),
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => grp_enqueue_dequeue_fram_fu_44_ap_start_reg,
      I3 => grp_enqueue_dequeue_fram_fu_44_ap_ready,
      I4 => grp_start_tx_fu_119_ap_start_reg,
      I5 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[0]\,
      I1 => grp_enqueue_dequeue_fram_fu_44_ap_start_reg,
      I2 => grp_enqueue_dequeue_fram_fu_44_ap_ready,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4F4444"
    )
        port map (
      I0 => grp_initial_edca_process_fu_240_ap_start_reg,
      I1 => grp_initial_edca_process_fu_240_ap_start_reg_reg_0(0),
      I2 => idle_waited_0_reg_109,
      I3 => \^grp_start_tx_fu_119_ap_start_reg_reg\,
      I4 => grp_initial_edca_process_fu_240_ap_start_reg_reg_0(4),
      O => \^grp_initial_edca_process_fu_240_ap_start_reg_reg\(0)
    );
\ap_CS_fsm[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state10,
      I1 => \^vo4_0_reg_304_reg[0]_0\,
      O => ap_NS_fsm(10)
    );
\ap_CS_fsm[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => vo4_0_reg_304(0),
      I1 => vo4_0_reg_304(2),
      I2 => vo4_0_reg_304(6),
      I3 => vo4_0_reg_304(4),
      I4 => \ap_CS_fsm[10]_i_3_n_1\,
      O => \^vo4_0_reg_304_reg[0]_0\
    );
\ap_CS_fsm[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => ap_CS_fsm_state10,
      I1 => vo4_0_reg_304(1),
      I2 => vo4_0_reg_304(5),
      I3 => vo4_0_reg_304(3),
      O => \ap_CS_fsm[10]_i_3_n_1\
    );
\ap_CS_fsm[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state13,
      I1 => ap_NS_fsm150_out,
      O => ap_NS_fsm(11)
    );
\ap_CS_fsm[12]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^vi3_0_reg_316_reg[5]_0\,
      I1 => ap_CS_fsm_state12,
      O => \ap_CS_fsm[12]_i_1__2_n_1\
    );
\ap_CS_fsm[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFFFF"
    )
        port map (
      I0 => vi3_0_reg_316(5),
      I1 => vi3_0_reg_316(3),
      I2 => ap_CS_fsm_state12,
      I3 => vi3_0_reg_316(1),
      I4 => \ap_CS_fsm[12]_i_3_n_1\,
      O => \^vi3_0_reg_316_reg[5]_0\
    );
\ap_CS_fsm[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => vi3_0_reg_316(4),
      I1 => vi3_0_reg_316(6),
      I2 => vi3_0_reg_316(2),
      I3 => vi3_0_reg_316(0),
      O => \ap_CS_fsm[12]_i_3_n_1\
    );
\ap_CS_fsm[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state15,
      I1 => ap_NS_fsm155_out,
      O => ap_NS_fsm(13)
    );
\ap_CS_fsm[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state14,
      I1 => \^be2_0_reg_328_reg[3]_0\,
      O => ap_NS_fsm(14)
    );
\ap_CS_fsm[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => be2_0_reg_328(3),
      I1 => be2_0_reg_328(5),
      I2 => be2_0_reg_328(2),
      I3 => be2_0_reg_328(4),
      I4 => \ap_CS_fsm[14]_i_3_n_1\,
      O => \^be2_0_reg_328_reg[3]_0\
    );
\ap_CS_fsm[14]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => be2_0_reg_328(1),
      I1 => be2_0_reg_328(0),
      I2 => be2_0_reg_328(6),
      I3 => ap_CS_fsm_state14,
      O => \ap_CS_fsm[14]_i_3_n_1\
    );
\ap_CS_fsm[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state17,
      I1 => ap_NS_fsm161_out,
      O => ap_NS_fsm(15)
    );
\ap_CS_fsm[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state16,
      I1 => \^bk1_0_reg_340_reg[2]_0\,
      O => ap_NS_fsm(16)
    );
\ap_CS_fsm[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => bk1_0_reg_340(2),
      I1 => bk1_0_reg_340(4),
      I2 => bk1_0_reg_340(3),
      I3 => bk1_0_reg_340(5),
      I4 => \ap_CS_fsm[16]_i_3_n_1\,
      O => \^bk1_0_reg_340_reg[2]_0\
    );
\ap_CS_fsm[16]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => bk1_0_reg_340(1),
      I1 => bk1_0_reg_340(0),
      I2 => bk1_0_reg_340(6),
      I3 => ap_CS_fsm_state16,
      O => \ap_CS_fsm[16]_i_3_n_1\
    );
\ap_CS_fsm[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF4"
    )
        port map (
      I0 => \ap_CS_fsm[17]_i_2_n_1\,
      I1 => p_57_in,
      I2 => grp_start_tx_fu_119_available_spaces_be_o_ap_vld,
      I3 => \ap_CS_fsm[17]_i_4_n_1\,
      I4 => grp_start_tx_fu_119_available_spaces_bk_o_ap_vld,
      I5 => grp_start_tx_fu_119_available_spaces_vo_o_ap_vld,
      O => ap_NS_fsm(17)
    );
\ap_CS_fsm[17]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => \ap_CS_fsm[6]_i_2_n_1\,
      I2 => be_0_reg_282(5),
      I3 => be_0_reg_282(4),
      I4 => be_0_reg_282(2),
      O => \^ap_cs_fsm_reg[5]_0\
    );
\ap_CS_fsm[17]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => \ap_CS_fsm[4]_i_2_n_1\,
      I2 => vi_0_reg_271(6),
      I3 => vi_0_reg_271(5),
      I4 => vi_0_reg_271(2),
      O => \^ap_cs_fsm_reg[3]_0\
    );
\ap_CS_fsm[17]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \ap_CS_fsm[8]_i_2_n_1\,
      I2 => bk_0_reg_293(5),
      I3 => bk_0_reg_293(4),
      I4 => bk_0_reg_293(2),
      O => \^ap_cs_fsm_reg[7]_0\
    );
\ap_CS_fsm[17]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \ap_CS_fsm[2]_i_2_n_1\,
      I2 => vo_0_reg_260(5),
      I3 => vo_0_reg_260(3),
      I4 => vo_0_reg_260(2),
      O => \^ap_cs_fsm_reg[1]_0\
    );
\ap_CS_fsm[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0ACF0AC0FACFFAC0"
    )
        port map (
      I0 => \ap_CS_fsm_reg[17]_2\,
      I1 => \ap_CS_fsm_reg[17]_3\,
      I2 => add_ln368_reg_90(0),
      I3 => add_ln368_reg_90(1),
      I4 => \ap_CS_fsm_reg[17]_4\,
      I5 => \ap_CS_fsm_reg[17]_5\,
      O => \ap_CS_fsm[17]_i_2_n_1\
    );
\ap_CS_fsm[17]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_0\,
      I1 => \^be2_0_reg_328_reg[3]_0\,
      O => grp_start_tx_fu_119_available_spaces_be_o_ap_vld
    );
\ap_CS_fsm[17]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]_0\,
      I1 => \^vi3_0_reg_316_reg[5]_0\,
      O => \ap_CS_fsm[17]_i_4_n_1\
    );
\ap_CS_fsm[17]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[7]_0\,
      I1 => \^bk1_0_reg_340_reg[2]_0\,
      O => grp_start_tx_fu_119_available_spaces_bk_o_ap_vld
    );
\ap_CS_fsm[17]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\,
      I1 => \^vo4_0_reg_304_reg[0]_0\,
      O => grp_start_tx_fu_119_available_spaces_vo_o_ap_vld
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8D888D8DDDDDDDDD"
    )
        port map (
      I0 => Q(0),
      I1 => grp_start_tx_fu_119_ap_start_reg,
      I2 => grp_enqueue_dequeue_fram_fu_44_ap_ready,
      I3 => grp_enqueue_dequeue_fram_fu_44_ap_start_reg,
      I4 => \ap_CS_fsm_reg_n_1_[0]\,
      I5 => Q(1),
      O => D(1)
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8AAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \ap_CS_fsm[2]_i_2_n_1\,
      I2 => vo_0_reg_260(5),
      I3 => vo_0_reg_260(3),
      I4 => vo_0_reg_260(2),
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => vo_0_reg_260(1),
      I1 => vo_0_reg_260(0),
      I2 => vo_0_reg_260(6),
      I3 => vo_0_reg_260(4),
      O => \ap_CS_fsm[2]_i_2_n_1\
    );
\ap_CS_fsm[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF0000"
    )
        port map (
      I0 => \ap_CS_fsm[4]_i_2_n_1\,
      I1 => vi_0_reg_271(6),
      I2 => vi_0_reg_271(5),
      I3 => vi_0_reg_271(2),
      I4 => ap_CS_fsm_state4,
      O => \ap_CS_fsm[4]_i_1__3_n_1\
    );
\ap_CS_fsm[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => vi_0_reg_271(1),
      I1 => vi_0_reg_271(0),
      I2 => vi_0_reg_271(4),
      I3 => vi_0_reg_271(3),
      O => \ap_CS_fsm[4]_i_2_n_1\
    );
\ap_CS_fsm[5]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \mac_frame_address0[0]\(0),
      I1 => \^grp_initial_edca_process_fu_240_ap_start_reg_reg\(0),
      I2 => \mac_frame_address0[0]\(1),
      O => \ap_CS_fsm_reg[16]_0\(0)
    );
\ap_CS_fsm[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8AFF8A00000000"
    )
        port map (
      I0 => grp_initial_edca_process_fu_240_ap_start_reg_reg_0(4),
      I1 => \^grp_start_tx_fu_119_ap_start_reg_reg\,
      I2 => idle_waited_0_reg_109,
      I3 => grp_initial_edca_process_fu_240_ap_start_reg_reg_0(0),
      I4 => grp_initial_edca_process_fu_240_ap_start_reg,
      I5 => \mac_frame_address0[0]\(1),
      O => \ap_CS_fsm_reg[16]_0\(1)
    );
\ap_CS_fsm[6]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0000"
    )
        port map (
      I0 => \ap_CS_fsm[6]_i_2_n_1\,
      I1 => be_0_reg_282(5),
      I2 => be_0_reg_282(4),
      I3 => be_0_reg_282(2),
      I4 => ap_CS_fsm_state6,
      O => \ap_CS_fsm[6]_i_1__2_n_1\
    );
\ap_CS_fsm[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => be_0_reg_282(1),
      I1 => be_0_reg_282(0),
      I2 => be_0_reg_282(6),
      I3 => be_0_reg_282(3),
      O => \ap_CS_fsm[6]_i_2_n_1\
    );
\ap_CS_fsm[8]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0000"
    )
        port map (
      I0 => \ap_CS_fsm[8]_i_2_n_1\,
      I1 => bk_0_reg_293(5),
      I2 => bk_0_reg_293(4),
      I3 => bk_0_reg_293(2),
      I4 => ap_CS_fsm_state8,
      O => \ap_CS_fsm[8]_i_1__2_n_1\
    );
\ap_CS_fsm[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => bk_0_reg_293(1),
      I1 => bk_0_reg_293(0),
      I2 => bk_0_reg_293(6),
      I3 => bk_0_reg_293(3),
      O => \ap_CS_fsm[8]_i_2_n_1\
    );
\ap_CS_fsm[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state11,
      I1 => ap_NS_fsm145_out,
      O => ap_NS_fsm(9)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_1_[0]\,
      S => ap_rst
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(10),
      Q => ap_CS_fsm_state11,
      R => ap_rst
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(11),
      Q => ap_CS_fsm_state12,
      R => ap_rst
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[12]_i_1__2_n_1\,
      Q => ap_CS_fsm_state13,
      R => ap_rst
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(13),
      Q => ap_CS_fsm_state14,
      R => ap_rst
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(14),
      Q => ap_CS_fsm_state15,
      R => ap_rst
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(15),
      Q => ap_CS_fsm_state16,
      R => ap_rst
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(16),
      Q => ap_CS_fsm_state17,
      R => ap_rst
    );
\ap_CS_fsm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(17),
      Q => grp_enqueue_dequeue_fram_fu_44_ap_ready,
      R => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state3,
      Q => ap_CS_fsm_state2,
      R => ap_rst
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state5,
      Q => ap_CS_fsm_state4,
      R => ap_rst
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[4]_i_1__3_n_1\,
      Q => ap_CS_fsm_state5,
      R => ap_rst
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state7,
      Q => ap_CS_fsm_state6,
      R => ap_rst
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[6]_i_1__2_n_1\,
      Q => ap_CS_fsm_state7,
      R => ap_rst
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state9,
      Q => ap_CS_fsm_state8,
      R => ap_rst
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[8]_i_1__2_n_1\,
      Q => ap_CS_fsm_state9,
      R => ap_rst
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(9),
      Q => ap_CS_fsm_state10,
      R => ap_rst
    );
\available_spaces_be[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF777F00002220"
    )
        port map (
      I0 => Q(1),
      I1 => available_spaces_be_s_reg_1114(0),
      I2 => \^be2_0_reg_328_reg[3]_0\,
      I3 => \^ap_cs_fsm_reg[5]_0\,
      I4 => \available_spaces_vo[0]_i_3\,
      I5 => available_spaces_be(0),
      O => grp_initial_edca_process_fu_240_available_spaces_be_o(0)
    );
\available_spaces_be[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50F8FA70FA7050F8"
    )
        port map (
      I0 => Q(1),
      I1 => \^ap_cs_fsm_reg[5]_0\,
      I2 => available_spaces_be(1),
      I3 => \^be2_0_reg_328_reg[3]_0\,
      I4 => available_spaces_be_s_reg_1114(1),
      I5 => available_spaces_be_s_reg_1114(0),
      O => grp_start_tx_fu_119_available_spaces_be_o(0)
    );
\available_spaces_be[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDDDF00008880"
    )
        port map (
      I0 => Q(1),
      I1 => \available_spaces_be[2]_i_12_n_1\,
      I2 => \^be2_0_reg_328_reg[3]_0\,
      I3 => \^ap_cs_fsm_reg[5]_0\,
      I4 => \available_spaces_vo[0]_i_3\,
      I5 => available_spaces_be(2),
      O => grp_initial_edca_process_fu_240_available_spaces_be_o(1)
    );
\available_spaces_be[2]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => \^be2_0_reg_328_reg[3]_0\,
      I1 => \^ap_cs_fsm_reg[5]_0\,
      I2 => grp_initial_edca_process_fu_240_ap_start_reg_reg_0(4),
      I3 => idle_waited_0_reg_109,
      O => grp_initial_edca_process_fu_240_available_spaces_be_o_ap_vld
    );
\available_spaces_be[2]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4EEAA004"
    )
        port map (
      I0 => \^be2_0_reg_328_reg[3]_0\,
      I1 => \^ap_cs_fsm_reg[5]_0\,
      I2 => available_spaces_be_s_reg_1114(1),
      I3 => available_spaces_be_s_reg_1114(0),
      I4 => available_spaces_be_s_reg_1114(2),
      O => \available_spaces_be[2]_i_12_n_1\
    );
\available_spaces_be_s_reg_1114_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => available_spaces_be(0),
      Q => available_spaces_be_s_reg_1114(0),
      R => '0'
    );
\available_spaces_be_s_reg_1114_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => available_spaces_be(1),
      Q => available_spaces_be_s_reg_1114(1),
      R => '0'
    );
\available_spaces_be_s_reg_1114_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => available_spaces_be(2),
      Q => available_spaces_be_s_reg_1114(2),
      R => '0'
    );
\available_spaces_bk[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF777F00002220"
    )
        port map (
      I0 => Q(1),
      I1 => available_spaces_bk_s_reg_1103(0),
      I2 => \^bk1_0_reg_340_reg[2]_0\,
      I3 => \^ap_cs_fsm_reg[7]_0\,
      I4 => \available_spaces_vo[0]_i_3\,
      I5 => available_spaces_bk(0),
      O => grp_initial_edca_process_fu_240_available_spaces_bk_o(0)
    );
\available_spaces_bk[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50F8FA70FA7050F8"
    )
        port map (
      I0 => Q(1),
      I1 => \^ap_cs_fsm_reg[7]_0\,
      I2 => available_spaces_bk(1),
      I3 => \^bk1_0_reg_340_reg[2]_0\,
      I4 => available_spaces_bk_s_reg_1103(0),
      I5 => available_spaces_bk_s_reg_1103(1),
      O => grp_start_tx_fu_119_available_spaces_bk_o(0)
    );
\available_spaces_bk[2]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => \^bk1_0_reg_340_reg[2]_0\,
      I1 => \^ap_cs_fsm_reg[7]_0\,
      I2 => grp_initial_edca_process_fu_240_ap_start_reg_reg_0(4),
      I3 => idle_waited_0_reg_109,
      O => grp_initial_edca_process_fu_240_available_spaces_bk_o_ap_vld
    );
\available_spaces_bk[2]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7E812A80"
    )
        port map (
      I0 => \^bk1_0_reg_340_reg[2]_0\,
      I1 => available_spaces_bk_s_reg_1103(1),
      I2 => available_spaces_bk_s_reg_1103(0),
      I3 => available_spaces_bk_s_reg_1103(2),
      I4 => \^ap_cs_fsm_reg[7]_0\,
      O => \available_spaces_bk[2]_i_11_n_1\
    );
\available_spaces_bk[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDDDF00008880"
    )
        port map (
      I0 => Q(1),
      I1 => \available_spaces_bk[2]_i_11_n_1\,
      I2 => \^bk1_0_reg_340_reg[2]_0\,
      I3 => \^ap_cs_fsm_reg[7]_0\,
      I4 => \available_spaces_vo[0]_i_3\,
      I5 => available_spaces_bk(2),
      O => grp_initial_edca_process_fu_240_available_spaces_bk_o(1)
    );
\available_spaces_bk_s_reg_1103[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_enqueue_dequeue_fram_fu_44_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      O => p_57_in
    );
\available_spaces_bk_s_reg_1103_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => available_spaces_bk(0),
      Q => available_spaces_bk_s_reg_1103(0),
      R => '0'
    );
\available_spaces_bk_s_reg_1103_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => available_spaces_bk(1),
      Q => available_spaces_bk_s_reg_1103(1),
      R => '0'
    );
\available_spaces_bk_s_reg_1103_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => available_spaces_bk(2),
      Q => available_spaces_bk_s_reg_1103(2),
      R => '0'
    );
\available_spaces_vi[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF77F700002202"
    )
        port map (
      I0 => Q(1),
      I1 => available_spaces_vi_s_reg_1125(0),
      I2 => \^vi3_0_reg_316_reg[5]_0\,
      I3 => \^ap_cs_fsm_reg[3]_0\,
      I4 => \available_spaces_vo[0]_i_3\,
      I5 => available_spaces_vi(0),
      O => grp_initial_edca_process_fu_240_available_spaces_vi_o(0)
    );
\available_spaces_vi[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA8A3ABA3ABACA8A"
    )
        port map (
      I0 => available_spaces_vi(1),
      I1 => \^vi3_0_reg_316_reg[5]_0\,
      I2 => Q(1),
      I3 => \^ap_cs_fsm_reg[3]_0\,
      I4 => available_spaces_vi_s_reg_1125(1),
      I5 => available_spaces_vi_s_reg_1125(0),
      O => grp_start_tx_fu_119_available_spaces_vi_o(0)
    );
\available_spaces_vi[2]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D000"
    )
        port map (
      I0 => \^vi3_0_reg_316_reg[5]_0\,
      I1 => \^ap_cs_fsm_reg[3]_0\,
      I2 => grp_initial_edca_process_fu_240_ap_start_reg_reg_0(4),
      I3 => idle_waited_0_reg_109,
      O => grp_initial_edca_process_fu_240_available_spaces_vi_o_ap_vld
    );
\available_spaces_vi[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E87000000870000"
    )
        port map (
      I0 => available_spaces_vi_s_reg_1125(1),
      I1 => available_spaces_vi_s_reg_1125(0),
      I2 => available_spaces_vi_s_reg_1125(2),
      I3 => \^vi3_0_reg_316_reg[5]_0\,
      I4 => Q(1),
      I5 => \^ap_cs_fsm_reg[3]_0\,
      O => \available_spaces_vi[2]_i_11_n_1\
    );
\available_spaces_vi[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF33F300002202"
    )
        port map (
      I0 => Q(1),
      I1 => \available_spaces_vi[2]_i_11_n_1\,
      I2 => \^vi3_0_reg_316_reg[5]_0\,
      I3 => \^ap_cs_fsm_reg[3]_0\,
      I4 => \available_spaces_vo[0]_i_3\,
      I5 => available_spaces_vi(2),
      O => grp_initial_edca_process_fu_240_available_spaces_vi_o(1)
    );
\available_spaces_vi_s_reg_1125_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => available_spaces_vi(0),
      Q => available_spaces_vi_s_reg_1125(0),
      R => '0'
    );
\available_spaces_vi_s_reg_1125_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => available_spaces_vi(1),
      Q => available_spaces_vi_s_reg_1125(1),
      R => '0'
    );
\available_spaces_vi_s_reg_1125_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => available_spaces_vi(2),
      Q => available_spaces_vi_s_reg_1125(2),
      R => '0'
    );
\available_spaces_vo[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF777F00002220"
    )
        port map (
      I0 => Q(1),
      I1 => available_spaces_vo_s_reg_1136(0),
      I2 => \^vo4_0_reg_304_reg[0]_0\,
      I3 => \^ap_cs_fsm_reg[1]_0\,
      I4 => \available_spaces_vo[0]_i_3\,
      I5 => available_spaces_vo(0),
      O => grp_initial_edca_process_fu_240_available_spaces_vo_o(0)
    );
\available_spaces_vo[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30F8FC70FC7030F8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\,
      I1 => Q(1),
      I2 => available_spaces_vo(1),
      I3 => \^vo4_0_reg_304_reg[0]_0\,
      I4 => available_spaces_vo_s_reg_1136(0),
      I5 => available_spaces_vo_s_reg_1136(1),
      O => grp_start_tx_fu_119_available_spaces_vo_o(0)
    );
\available_spaces_vo[2]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => \^vo4_0_reg_304_reg[0]_0\,
      I1 => \^ap_cs_fsm_reg[1]_0\,
      I2 => grp_initial_edca_process_fu_240_ap_start_reg_reg_0(4),
      I3 => idle_waited_0_reg_109,
      O => grp_initial_edca_process_fu_240_available_spaces_vo_o_ap_vld
    );
\available_spaces_vo[2]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7E812A80"
    )
        port map (
      I0 => \^vo4_0_reg_304_reg[0]_0\,
      I1 => available_spaces_vo_s_reg_1136(1),
      I2 => available_spaces_vo_s_reg_1136(0),
      I3 => available_spaces_vo_s_reg_1136(2),
      I4 => \^ap_cs_fsm_reg[1]_0\,
      O => \available_spaces_vo[2]_i_11_n_1\
    );
\available_spaces_vo[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDDDF00008880"
    )
        port map (
      I0 => Q(1),
      I1 => \available_spaces_vo[2]_i_11_n_1\,
      I2 => \^vo4_0_reg_304_reg[0]_0\,
      I3 => \^ap_cs_fsm_reg[1]_0\,
      I4 => \available_spaces_vo[0]_i_3\,
      I5 => available_spaces_vo(2),
      O => grp_initial_edca_process_fu_240_available_spaces_vo_o(1)
    );
\available_spaces_vo_s_reg_1136_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => available_spaces_vo(0),
      Q => available_spaces_vo_s_reg_1136(0),
      R => '0'
    );
\available_spaces_vo_s_reg_1136_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => available_spaces_vo(1),
      Q => available_spaces_vo_s_reg_1136(1),
      R => '0'
    );
\available_spaces_vo_s_reg_1136_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => available_spaces_vo(2),
      Q => available_spaces_vo_s_reg_1136(2),
      R => '0'
    );
\be2_0_reg_328[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FB0000000000"
    )
        port map (
      I0 => available_spaces_be(1),
      I1 => available_spaces_be(2),
      I2 => available_spaces_be(0),
      I3 => p_57_in,
      I4 => add_ln368_reg_90(1),
      I5 => add_ln368_reg_90(0),
      O => ap_NS_fsm155_out
    );
\be2_0_reg_328_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => be_reg_1356(0),
      Q => be2_0_reg_328(0),
      R => ap_NS_fsm155_out
    );
\be2_0_reg_328_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => be_reg_1356(1),
      Q => be2_0_reg_328(1),
      R => ap_NS_fsm155_out
    );
\be2_0_reg_328_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => be_reg_1356(2),
      Q => be2_0_reg_328(2),
      R => ap_NS_fsm155_out
    );
\be2_0_reg_328_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => be_reg_1356(3),
      Q => be2_0_reg_328(3),
      R => ap_NS_fsm155_out
    );
\be2_0_reg_328_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => be_reg_1356(4),
      Q => be2_0_reg_328(4),
      R => ap_NS_fsm155_out
    );
\be2_0_reg_328_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => be_reg_1356(5),
      Q => be2_0_reg_328(5),
      R => ap_NS_fsm155_out
    );
\be2_0_reg_328_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => be_reg_1356(6),
      Q => be2_0_reg_328(6),
      R => ap_NS_fsm155_out
    );
\be_0_reg_282_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => be_1_reg_1294(0),
      Q => be_0_reg_282(0),
      R => '0'
    );
\be_0_reg_282_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => be_1_reg_1294(1),
      Q => be_0_reg_282(1),
      R => '0'
    );
\be_0_reg_282_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => be_1_reg_1294(2),
      Q => be_0_reg_282(2),
      R => '0'
    );
\be_0_reg_282_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => be_1_reg_1294(3),
      Q => be_0_reg_282(3),
      R => '0'
    );
\be_0_reg_282_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => be_1_reg_1294(4),
      Q => be_0_reg_282(4),
      R => '0'
    );
\be_0_reg_282_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => be_1_reg_1294(5),
      Q => be_0_reg_282(5),
      R => '0'
    );
\be_0_reg_282_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => be_1_reg_1294(6),
      Q => be_0_reg_282(6),
      R => '0'
    );
\be_1_reg_1294[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => be_0_reg_282(0),
      O => be_1_fu_754_p2(0)
    );
\be_1_reg_1294[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => be_0_reg_282(0),
      I1 => be_0_reg_282(1),
      O => be_1_fu_754_p2(1)
    );
\be_1_reg_1294[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => be_0_reg_282(2),
      I1 => be_0_reg_282(1),
      I2 => be_0_reg_282(0),
      O => \be_1_reg_1294[2]_i_1__0_n_1\
    );
\be_1_reg_1294[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => be_0_reg_282(3),
      I1 => be_0_reg_282(1),
      I2 => be_0_reg_282(0),
      I3 => be_0_reg_282(2),
      O => be_1_fu_754_p2(3)
    );
\be_1_reg_1294[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => be_0_reg_282(2),
      I1 => be_0_reg_282(0),
      I2 => be_0_reg_282(1),
      I3 => be_0_reg_282(3),
      I4 => be_0_reg_282(4),
      O => be_1_fu_754_p2(4)
    );
\be_1_reg_1294[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => be_0_reg_282(5),
      I1 => be_0_reg_282(2),
      I2 => be_0_reg_282(0),
      I3 => be_0_reg_282(1),
      I4 => be_0_reg_282(3),
      I5 => be_0_reg_282(4),
      O => be_1_fu_754_p2(5)
    );
\be_1_reg_1294[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => be_0_reg_282(6),
      I1 => \be_1_reg_1294[6]_i_2_n_1\,
      I2 => be_0_reg_282(5),
      O => be_1_fu_754_p2(6)
    );
\be_1_reg_1294[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => be_0_reg_282(4),
      I1 => be_0_reg_282(3),
      I2 => be_0_reg_282(1),
      I3 => be_0_reg_282(0),
      I4 => be_0_reg_282(2),
      O => \be_1_reg_1294[6]_i_2_n_1\
    );
\be_1_reg_1294_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => be_1_fu_754_p2(0),
      Q => be_1_reg_1294(0),
      R => '0'
    );
\be_1_reg_1294_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => be_1_fu_754_p2(1),
      Q => be_1_reg_1294(1),
      R => '0'
    );
\be_1_reg_1294_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \be_1_reg_1294[2]_i_1__0_n_1\,
      Q => be_1_reg_1294(2),
      R => '0'
    );
\be_1_reg_1294_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => be_1_fu_754_p2(3),
      Q => be_1_reg_1294(3),
      R => '0'
    );
\be_1_reg_1294_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => be_1_fu_754_p2(4),
      Q => be_1_reg_1294(4),
      R => '0'
    );
\be_1_reg_1294_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => be_1_fu_754_p2(5),
      Q => be_1_reg_1294(5),
      R => '0'
    );
\be_1_reg_1294_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => be_1_fu_754_p2(6),
      Q => be_1_reg_1294(6),
      R => '0'
    );
\be_reg_1356[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => be2_0_reg_328(0),
      O => be_fu_994_p2(0)
    );
\be_reg_1356[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => be2_0_reg_328(0),
      I1 => be2_0_reg_328(1),
      O => be_fu_994_p2(1)
    );
\be_reg_1356[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => be2_0_reg_328(2),
      I1 => be2_0_reg_328(0),
      I2 => be2_0_reg_328(1),
      O => be_fu_994_p2(2)
    );
\be_reg_1356[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => be2_0_reg_328(3),
      I1 => be2_0_reg_328(1),
      I2 => be2_0_reg_328(0),
      I3 => be2_0_reg_328(2),
      O => be_fu_994_p2(3)
    );
\be_reg_1356[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => be2_0_reg_328(2),
      I1 => be2_0_reg_328(0),
      I2 => be2_0_reg_328(1),
      I3 => be2_0_reg_328(3),
      I4 => be2_0_reg_328(4),
      O => be_fu_994_p2(4)
    );
\be_reg_1356[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => be2_0_reg_328(5),
      I1 => be2_0_reg_328(2),
      I2 => be2_0_reg_328(0),
      I3 => be2_0_reg_328(1),
      I4 => be2_0_reg_328(3),
      I5 => be2_0_reg_328(4),
      O => be_fu_994_p2(5)
    );
\be_reg_1356[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => be2_0_reg_328(6),
      I1 => \be_reg_1356[6]_i_2_n_1\,
      I2 => be2_0_reg_328(5),
      O => be_fu_994_p2(6)
    );
\be_reg_1356[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => be2_0_reg_328(4),
      I1 => be2_0_reg_328(3),
      I2 => be2_0_reg_328(1),
      I3 => be2_0_reg_328(0),
      I4 => be2_0_reg_328(2),
      O => \be_reg_1356[6]_i_2_n_1\
    );
\be_reg_1356_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => be_fu_994_p2(0),
      Q => be_reg_1356(0),
      R => '0'
    );
\be_reg_1356_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => be_fu_994_p2(1),
      Q => be_reg_1356(1),
      R => '0'
    );
\be_reg_1356_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => be_fu_994_p2(2),
      Q => be_reg_1356(2),
      R => '0'
    );
\be_reg_1356_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => be_fu_994_p2(3),
      Q => be_reg_1356(3),
      R => '0'
    );
\be_reg_1356_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => be_fu_994_p2(4),
      Q => be_reg_1356(4),
      R => '0'
    );
\be_reg_1356_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => be_fu_994_p2(5),
      Q => be_reg_1356(5),
      R => '0'
    );
\be_reg_1356_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => be_fu_994_p2(6),
      Q => be_reg_1356(6),
      R => '0'
    );
\bk1_0_reg_340[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FB00000000"
    )
        port map (
      I0 => available_spaces_bk(1),
      I1 => available_spaces_bk(2),
      I2 => available_spaces_bk(0),
      I3 => add_ln368_reg_90(1),
      I4 => add_ln368_reg_90(0),
      I5 => p_57_in,
      O => ap_NS_fsm161_out
    );
\bk1_0_reg_340_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => bk_reg_1369(0),
      Q => bk1_0_reg_340(0),
      R => ap_NS_fsm161_out
    );
\bk1_0_reg_340_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => bk_reg_1369(1),
      Q => bk1_0_reg_340(1),
      R => ap_NS_fsm161_out
    );
\bk1_0_reg_340_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => bk_reg_1369(2),
      Q => bk1_0_reg_340(2),
      R => ap_NS_fsm161_out
    );
\bk1_0_reg_340_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => bk_reg_1369(3),
      Q => bk1_0_reg_340(3),
      R => ap_NS_fsm161_out
    );
\bk1_0_reg_340_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => bk_reg_1369(4),
      Q => bk1_0_reg_340(4),
      R => ap_NS_fsm161_out
    );
\bk1_0_reg_340_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => bk_reg_1369(5),
      Q => bk1_0_reg_340(5),
      R => ap_NS_fsm161_out
    );
\bk1_0_reg_340_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => bk_reg_1369(6),
      Q => bk1_0_reg_340(6),
      R => ap_NS_fsm161_out
    );
\bk_0_reg_293_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => bk_1_reg_1312(0),
      Q => bk_0_reg_293(0),
      R => '0'
    );
\bk_0_reg_293_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => bk_1_reg_1312(1),
      Q => bk_0_reg_293(1),
      R => '0'
    );
\bk_0_reg_293_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => bk_1_reg_1312(2),
      Q => bk_0_reg_293(2),
      R => '0'
    );
\bk_0_reg_293_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => bk_1_reg_1312(3),
      Q => bk_0_reg_293(3),
      R => '0'
    );
\bk_0_reg_293_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => bk_1_reg_1312(4),
      Q => bk_0_reg_293(4),
      R => '0'
    );
\bk_0_reg_293_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => bk_1_reg_1312(5),
      Q => bk_0_reg_293(5),
      R => '0'
    );
\bk_0_reg_293_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => bk_1_reg_1312(6),
      Q => bk_0_reg_293(6),
      R => '0'
    );
\bk_1_reg_1312[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bk_0_reg_293(0),
      O => bk_1_fu_816_p2(0)
    );
\bk_1_reg_1312[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => bk_0_reg_293(0),
      I1 => bk_0_reg_293(1),
      O => bk_1_fu_816_p2(1)
    );
\bk_1_reg_1312[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => bk_0_reg_293(2),
      I1 => bk_0_reg_293(1),
      I2 => bk_0_reg_293(0),
      O => \bk_1_reg_1312[2]_i_1__0_n_1\
    );
\bk_1_reg_1312[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => bk_0_reg_293(3),
      I1 => bk_0_reg_293(1),
      I2 => bk_0_reg_293(0),
      I3 => bk_0_reg_293(2),
      O => bk_1_fu_816_p2(3)
    );
\bk_1_reg_1312[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => bk_0_reg_293(2),
      I1 => bk_0_reg_293(0),
      I2 => bk_0_reg_293(1),
      I3 => bk_0_reg_293(3),
      I4 => bk_0_reg_293(4),
      O => bk_1_fu_816_p2(4)
    );
\bk_1_reg_1312[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => bk_0_reg_293(5),
      I1 => bk_0_reg_293(2),
      I2 => bk_0_reg_293(0),
      I3 => bk_0_reg_293(1),
      I4 => bk_0_reg_293(3),
      I5 => bk_0_reg_293(4),
      O => bk_1_fu_816_p2(5)
    );
\bk_1_reg_1312[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => bk_0_reg_293(6),
      I1 => \bk_1_reg_1312[6]_i_2_n_1\,
      I2 => bk_0_reg_293(5),
      O => bk_1_fu_816_p2(6)
    );
\bk_1_reg_1312[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => bk_0_reg_293(4),
      I1 => bk_0_reg_293(3),
      I2 => bk_0_reg_293(1),
      I3 => bk_0_reg_293(0),
      I4 => bk_0_reg_293(2),
      O => \bk_1_reg_1312[6]_i_2_n_1\
    );
\bk_1_reg_1312_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => bk_1_fu_816_p2(0),
      Q => bk_1_reg_1312(0),
      R => '0'
    );
\bk_1_reg_1312_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => bk_1_fu_816_p2(1),
      Q => bk_1_reg_1312(1),
      R => '0'
    );
\bk_1_reg_1312_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \bk_1_reg_1312[2]_i_1__0_n_1\,
      Q => bk_1_reg_1312(2),
      R => '0'
    );
\bk_1_reg_1312_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => bk_1_fu_816_p2(3),
      Q => bk_1_reg_1312(3),
      R => '0'
    );
\bk_1_reg_1312_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => bk_1_fu_816_p2(4),
      Q => bk_1_reg_1312(4),
      R => '0'
    );
\bk_1_reg_1312_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => bk_1_fu_816_p2(5),
      Q => bk_1_reg_1312(5),
      R => '0'
    );
\bk_1_reg_1312_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => bk_1_fu_816_p2(6),
      Q => bk_1_reg_1312(6),
      R => '0'
    );
\bk_reg_1369[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bk1_0_reg_340(0),
      O => bk_fu_1057_p2(0)
    );
\bk_reg_1369[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => bk1_0_reg_340(0),
      I1 => bk1_0_reg_340(1),
      O => bk_fu_1057_p2(1)
    );
\bk_reg_1369[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => bk1_0_reg_340(2),
      I1 => bk1_0_reg_340(0),
      I2 => bk1_0_reg_340(1),
      O => bk_fu_1057_p2(2)
    );
\bk_reg_1369[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => bk1_0_reg_340(3),
      I1 => bk1_0_reg_340(1),
      I2 => bk1_0_reg_340(0),
      I3 => bk1_0_reg_340(2),
      O => bk_fu_1057_p2(3)
    );
\bk_reg_1369[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => bk1_0_reg_340(2),
      I1 => bk1_0_reg_340(0),
      I2 => bk1_0_reg_340(1),
      I3 => bk1_0_reg_340(3),
      I4 => bk1_0_reg_340(4),
      O => bk_fu_1057_p2(4)
    );
\bk_reg_1369[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => bk1_0_reg_340(5),
      I1 => bk1_0_reg_340(2),
      I2 => bk1_0_reg_340(0),
      I3 => bk1_0_reg_340(1),
      I4 => bk1_0_reg_340(3),
      I5 => bk1_0_reg_340(4),
      O => bk_fu_1057_p2(5)
    );
\bk_reg_1369[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => bk1_0_reg_340(6),
      I1 => \bk_reg_1369[6]_i_2_n_1\,
      I2 => bk1_0_reg_340(5),
      O => bk_fu_1057_p2(6)
    );
\bk_reg_1369[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => bk1_0_reg_340(4),
      I1 => bk1_0_reg_340(3),
      I2 => bk1_0_reg_340(1),
      I3 => bk1_0_reg_340(0),
      I4 => bk1_0_reg_340(2),
      O => \bk_reg_1369[6]_i_2_n_1\
    );
\bk_reg_1369_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => bk_fu_1057_p2(0),
      Q => bk_reg_1369(0),
      R => '0'
    );
\bk_reg_1369_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => bk_fu_1057_p2(1),
      Q => bk_reg_1369(1),
      R => '0'
    );
\bk_reg_1369_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => bk_fu_1057_p2(2),
      Q => bk_reg_1369(2),
      R => '0'
    );
\bk_reg_1369_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => bk_fu_1057_p2(3),
      Q => bk_reg_1369(3),
      R => '0'
    );
\bk_reg_1369_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => bk_fu_1057_p2(4),
      Q => bk_reg_1369(4),
      R => '0'
    );
\bk_reg_1369_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => bk_fu_1057_p2(5),
      Q => bk_reg_1369(5),
      R => '0'
    );
\bk_reg_1369_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => bk_fu_1057_p2(6),
      Q => bk_reg_1369(6),
      R => '0'
    );
\current_txop_holder_o[0]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAFFFF2AAA0000"
    )
        port map (
      I0 => \current_txop_holder_o[0]\,
      I1 => idle_waited_0_reg_109,
      I2 => grp_initial_edca_process_fu_240_ap_start_reg_reg_0(4),
      I3 => \^grp_start_tx_fu_119_ap_start_reg_reg\,
      I4 => \^ap_cs_fsm_reg[5]_1\,
      I5 => current_txop_holder_i(0),
      O => \idle_waited_0_reg_109_reg[0]\
    );
\current_txop_holder_o[0]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF4F444444444"
    )
        port map (
      I0 => grp_start_tx_fu_119_ap_start_reg,
      I1 => Q(0),
      I2 => grp_enqueue_dequeue_fram_fu_44_ap_ready,
      I3 => grp_enqueue_dequeue_fram_fu_44_ap_start_reg,
      I4 => \ap_CS_fsm_reg_n_1_[0]\,
      I5 => Q(1),
      O => \^grp_start_tx_fu_119_ap_start_reg_reg\
    );
\current_txop_holder_o[1]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD55FF55A800A800"
    )
        port map (
      I0 => \mac_frame_address0[0]\(1),
      I1 => grp_initial_edca_process_fu_240_ap_start_reg_reg_0(2),
      I2 => grp_initial_edca_process_fu_240_ap_start_reg_reg_0(1),
      I3 => \current_txop_holder_o[1]_INST_0_i_3_n_1\,
      I4 => current_txop_holder_o_ap_vld,
      I5 => current_txop_holder_i(1),
      O => \ap_CS_fsm_reg[5]_2\
    );
\current_txop_holder_o[1]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => grp_initial_edca_process_fu_240_ap_start_reg_reg_0(3),
      I1 => idle_waited_0_reg_109,
      I2 => grp_initial_edca_process_fu_240_ap_start_reg_reg_0(4),
      I3 => \^grp_start_tx_fu_119_ap_start_reg_reg\,
      O => \current_txop_holder_o[1]_INST_0_i_3_n_1\
    );
\current_txop_holder_o[2]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DD80"
    )
        port map (
      I0 => \mac_frame_address0[0]\(1),
      I1 => \current_txop_holder_o[2]_INST_0_i_5_n_1\,
      I2 => current_txop_holder_o_ap_vld,
      I3 => current_txop_holder_i(2),
      O => \ap_CS_fsm_reg[5]_3\
    );
\current_txop_holder_o[2]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001111111"
    )
        port map (
      I0 => grp_initial_edca_process_fu_240_ap_start_reg_reg_0(2),
      I1 => grp_initial_edca_process_fu_240_ap_start_reg_reg_0(1),
      I2 => \^grp_start_tx_fu_119_ap_start_reg_reg\,
      I3 => grp_initial_edca_process_fu_240_ap_start_reg_reg_0(4),
      I4 => idle_waited_0_reg_109,
      I5 => grp_initial_edca_process_fu_240_ap_start_reg_reg_0(3),
      O => \current_txop_holder_o[2]_INST_0_i_5_n_1\
    );
current_txop_holder_o_ap_vld_INST_0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => \mac_frame_address0[0]\(1),
      I1 => \current_txop_holder_o[2]_INST_0_i_5_n_1\,
      I2 => current_txop_holder_o_ap_vld,
      O => \^ap_cs_fsm_reg[5]_1\
    );
grp_enqueue_dequeue_fram_fu_44_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5C0"
    )
        port map (
      I0 => grp_enqueue_dequeue_fram_fu_44_ap_ready,
      I1 => grp_start_tx_fu_119_ap_start_reg,
      I2 => Q(0),
      I3 => grp_enqueue_dequeue_fram_fu_44_ap_start_reg,
      O => \ap_CS_fsm_reg[17]_0\
    );
grp_initial_edca_process_fu_240_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF2FFF00"
    )
        port map (
      I0 => idle_waited_0_reg_109,
      I1 => \^grp_start_tx_fu_119_ap_start_reg_reg\,
      I2 => grp_initial_edca_process_fu_240_ap_start_reg_reg_0(4),
      I3 => \mac_frame_address0[0]\(0),
      I4 => grp_initial_edca_process_fu_240_ap_start_reg,
      O => \idle_waited_0_reg_109_reg[0]_0\
    );
grp_start_tx_fu_119_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF45FFFFFF0000"
    )
        port map (
      I0 => grp_enqueue_dequeue_fram_fu_44_ap_ready,
      I1 => grp_enqueue_dequeue_fram_fu_44_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => Q(1),
      I4 => ap_NS_fsm118_out,
      I5 => grp_start_tx_fu_119_ap_start_reg,
      O => \ap_CS_fsm_reg[17]_1\
    );
\mac_frame_address0[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \mac_frame_address0[6]\(0),
      I1 => \mac_frame_address0[0]\(3),
      I2 => grp_initial_edca_process_fu_240_frame_to_transfer_address0(0),
      I3 => \mac_frame_address0[0]\(4),
      I4 => grp_phy_txend_confirm_fu_292_frame_to_transfer_address0(0),
      I5 => \mac_frame_address0[0]\(2),
      O => mac_frame_address0(0)
    );
\mac_frame_address0[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFBABBEEEFAAAB"
    )
        port map (
      I0 => \mac_frame_address0[0]_INST_0_i_3_n_1\,
      I1 => ap_CS_fsm_state17,
      I2 => ap_CS_fsm_state15,
      I3 => \mac_frame_address0[0]_INST_0_i_4_n_1\,
      I4 => bk1_0_reg_340(0),
      I5 => be2_0_reg_328(0),
      O => grp_initial_edca_process_fu_240_frame_to_transfer_address0(0)
    );
\mac_frame_address0[0]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => vo_0_reg_260(0),
      I1 => ap_CS_fsm_state4,
      I2 => vi_0_reg_271(0),
      I3 => ap_CS_fsm_state6,
      I4 => be_0_reg_282(0),
      I5 => mac_frame_ce0_INST_0_i_3_n_1,
      O => \mac_frame_address0[0]_INST_0_i_3_n_1\
    );
\mac_frame_address0[0]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D0C1D3F1D3F1D3F"
    )
        port map (
      I0 => vo4_0_reg_304(0),
      I1 => ap_CS_fsm_state13,
      I2 => vi3_0_reg_316(0),
      I3 => ap_CS_fsm_state11,
      I4 => bk_0_reg_293(0),
      I5 => ap_CS_fsm_state8,
      O => \mac_frame_address0[0]_INST_0_i_4_n_1\
    );
\mac_frame_address0[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \mac_frame_address0[6]\(1),
      I1 => \mac_frame_address0[0]\(3),
      I2 => grp_initial_edca_process_fu_240_frame_to_transfer_address0(1),
      I3 => \mac_frame_address0[0]\(4),
      I4 => grp_phy_txend_confirm_fu_292_frame_to_transfer_address0(1),
      I5 => \mac_frame_address0[0]\(2),
      O => mac_frame_address0(1)
    );
\mac_frame_address0[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFBABBEEEFAAAB"
    )
        port map (
      I0 => \mac_frame_address0[1]_INST_0_i_3_n_1\,
      I1 => ap_CS_fsm_state17,
      I2 => ap_CS_fsm_state15,
      I3 => \mac_frame_address0[1]_INST_0_i_4_n_1\,
      I4 => bk1_0_reg_340(1),
      I5 => be2_0_reg_328(1),
      O => grp_initial_edca_process_fu_240_frame_to_transfer_address0(1)
    );
\mac_frame_address0[1]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => vo_0_reg_260(1),
      I1 => ap_CS_fsm_state4,
      I2 => vi_0_reg_271(1),
      I3 => ap_CS_fsm_state6,
      I4 => be_0_reg_282(1),
      I5 => mac_frame_ce0_INST_0_i_3_n_1,
      O => \mac_frame_address0[1]_INST_0_i_3_n_1\
    );
\mac_frame_address0[1]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D0C1D3F1D3F1D3F"
    )
        port map (
      I0 => vo4_0_reg_304(1),
      I1 => ap_CS_fsm_state13,
      I2 => vi3_0_reg_316(1),
      I3 => ap_CS_fsm_state11,
      I4 => bk_0_reg_293(1),
      I5 => ap_CS_fsm_state8,
      O => \mac_frame_address0[1]_INST_0_i_4_n_1\
    );
\mac_frame_address0[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \mac_frame_address0[6]\(2),
      I1 => \mac_frame_address0[0]\(3),
      I2 => grp_initial_edca_process_fu_240_frame_to_transfer_address0(2),
      I3 => \mac_frame_address0[0]\(4),
      I4 => grp_phy_txend_confirm_fu_292_frame_to_transfer_address0(2),
      I5 => \mac_frame_address0[0]\(2),
      O => mac_frame_address0(2)
    );
\mac_frame_address0[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFBABBEEEFAAAB"
    )
        port map (
      I0 => \mac_frame_address0[2]_INST_0_i_3_n_1\,
      I1 => ap_CS_fsm_state17,
      I2 => ap_CS_fsm_state15,
      I3 => \mac_frame_address0[2]_INST_0_i_4_n_1\,
      I4 => bk1_0_reg_340(2),
      I5 => be2_0_reg_328(2),
      O => grp_initial_edca_process_fu_240_frame_to_transfer_address0(2)
    );
\mac_frame_address0[2]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => vo_0_reg_260(2),
      I1 => ap_CS_fsm_state4,
      I2 => vi_0_reg_271(2),
      I3 => ap_CS_fsm_state6,
      I4 => be_0_reg_282(2),
      I5 => mac_frame_ce0_INST_0_i_3_n_1,
      O => \mac_frame_address0[2]_INST_0_i_3_n_1\
    );
\mac_frame_address0[2]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D0C1D3F1D3F1D3F"
    )
        port map (
      I0 => vo4_0_reg_304(2),
      I1 => ap_CS_fsm_state13,
      I2 => vi3_0_reg_316(2),
      I3 => ap_CS_fsm_state11,
      I4 => bk_0_reg_293(2),
      I5 => ap_CS_fsm_state8,
      O => \mac_frame_address0[2]_INST_0_i_4_n_1\
    );
\mac_frame_address0[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \mac_frame_address0[6]\(3),
      I1 => \mac_frame_address0[0]\(3),
      I2 => grp_initial_edca_process_fu_240_frame_to_transfer_address0(3),
      I3 => \mac_frame_address0[0]\(4),
      I4 => grp_phy_txend_confirm_fu_292_frame_to_transfer_address0(3),
      I5 => \mac_frame_address0[0]\(2),
      O => mac_frame_address0(3)
    );
\mac_frame_address0[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFBABBEEEFAAAB"
    )
        port map (
      I0 => \mac_frame_address0[3]_INST_0_i_3_n_1\,
      I1 => ap_CS_fsm_state17,
      I2 => ap_CS_fsm_state15,
      I3 => \mac_frame_address0[3]_INST_0_i_4_n_1\,
      I4 => bk1_0_reg_340(3),
      I5 => be2_0_reg_328(3),
      O => grp_initial_edca_process_fu_240_frame_to_transfer_address0(3)
    );
\mac_frame_address0[3]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => vo_0_reg_260(3),
      I1 => ap_CS_fsm_state4,
      I2 => vi_0_reg_271(3),
      I3 => ap_CS_fsm_state6,
      I4 => be_0_reg_282(3),
      I5 => mac_frame_ce0_INST_0_i_3_n_1,
      O => \mac_frame_address0[3]_INST_0_i_3_n_1\
    );
\mac_frame_address0[3]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D0C1D3F1D3F1D3F"
    )
        port map (
      I0 => vo4_0_reg_304(3),
      I1 => ap_CS_fsm_state13,
      I2 => vi3_0_reg_316(3),
      I3 => ap_CS_fsm_state11,
      I4 => bk_0_reg_293(3),
      I5 => ap_CS_fsm_state8,
      O => \mac_frame_address0[3]_INST_0_i_4_n_1\
    );
\mac_frame_address0[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \mac_frame_address0[6]\(4),
      I1 => \mac_frame_address0[0]\(3),
      I2 => grp_initial_edca_process_fu_240_frame_to_transfer_address0(4),
      I3 => \mac_frame_address0[0]\(4),
      I4 => grp_phy_txend_confirm_fu_292_frame_to_transfer_address0(4),
      I5 => \mac_frame_address0[0]\(2),
      O => mac_frame_address0(4)
    );
\mac_frame_address0[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFBABBEEEFAAAB"
    )
        port map (
      I0 => \mac_frame_address0[4]_INST_0_i_3_n_1\,
      I1 => ap_CS_fsm_state17,
      I2 => ap_CS_fsm_state15,
      I3 => \mac_frame_address0[4]_INST_0_i_4_n_1\,
      I4 => bk1_0_reg_340(4),
      I5 => be2_0_reg_328(4),
      O => grp_initial_edca_process_fu_240_frame_to_transfer_address0(4)
    );
\mac_frame_address0[4]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => vo_0_reg_260(4),
      I1 => ap_CS_fsm_state4,
      I2 => vi_0_reg_271(4),
      I3 => ap_CS_fsm_state6,
      I4 => be_0_reg_282(4),
      I5 => mac_frame_ce0_INST_0_i_3_n_1,
      O => \mac_frame_address0[4]_INST_0_i_3_n_1\
    );
\mac_frame_address0[4]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D0C1D3F1D3F1D3F"
    )
        port map (
      I0 => vo4_0_reg_304(4),
      I1 => ap_CS_fsm_state13,
      I2 => vi3_0_reg_316(4),
      I3 => ap_CS_fsm_state11,
      I4 => bk_0_reg_293(4),
      I5 => ap_CS_fsm_state8,
      O => \mac_frame_address0[4]_INST_0_i_4_n_1\
    );
\mac_frame_address0[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \mac_frame_address0[6]\(5),
      I1 => \mac_frame_address0[0]\(3),
      I2 => grp_initial_edca_process_fu_240_frame_to_transfer_address0(5),
      I3 => \mac_frame_address0[0]\(4),
      I4 => grp_phy_txend_confirm_fu_292_frame_to_transfer_address0(5),
      I5 => \mac_frame_address0[0]\(2),
      O => mac_frame_address0(5)
    );
\mac_frame_address0[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFBABBEEEFAAAB"
    )
        port map (
      I0 => \mac_frame_address0[5]_INST_0_i_3_n_1\,
      I1 => ap_CS_fsm_state17,
      I2 => ap_CS_fsm_state15,
      I3 => \mac_frame_address0[5]_INST_0_i_4_n_1\,
      I4 => bk1_0_reg_340(5),
      I5 => be2_0_reg_328(5),
      O => grp_initial_edca_process_fu_240_frame_to_transfer_address0(5)
    );
\mac_frame_address0[5]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => vo_0_reg_260(5),
      I1 => ap_CS_fsm_state4,
      I2 => vi_0_reg_271(5),
      I3 => ap_CS_fsm_state6,
      I4 => be_0_reg_282(5),
      I5 => mac_frame_ce0_INST_0_i_3_n_1,
      O => \mac_frame_address0[5]_INST_0_i_3_n_1\
    );
\mac_frame_address0[5]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D0C1D3F1D3F1D3F"
    )
        port map (
      I0 => vo4_0_reg_304(5),
      I1 => ap_CS_fsm_state13,
      I2 => vi3_0_reg_316(5),
      I3 => ap_CS_fsm_state11,
      I4 => bk_0_reg_293(5),
      I5 => ap_CS_fsm_state8,
      O => \mac_frame_address0[5]_INST_0_i_4_n_1\
    );
\mac_frame_address0[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mac_frame_address0[6]\(6),
      I1 => \mac_frame_address0[0]\(3),
      I2 => \mac_frame_address0[6]_INST_0_i_1_n_1\,
      O => mac_frame_address0(6)
    );
\mac_frame_address0[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEFEFE0E"
    )
        port map (
      I0 => \mac_frame_address0[6]_INST_0_i_2_n_1\,
      I1 => \mac_frame_address0[6]_INST_0_i_3_n_1\,
      I2 => \mac_frame_address0[0]\(4),
      I3 => \mac_frame_address0[6]_0\,
      I4 => \mac_frame_address0[6]_1\,
      I5 => \mac_frame_address0[0]\(2),
      O => \mac_frame_address0[6]_INST_0_i_1_n_1\
    );
\mac_frame_address0[6]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAA00AACCAA0F"
    )
        port map (
      I0 => bk1_0_reg_340(6),
      I1 => be2_0_reg_328(6),
      I2 => \mac_frame_address0[6]_INST_0_i_6_n_1\,
      I3 => ap_CS_fsm_state17,
      I4 => ap_CS_fsm_state15,
      I5 => \mac_frame_address0[6]_INST_0_i_7_n_1\,
      O => \mac_frame_address0[6]_INST_0_i_2_n_1\
    );
\mac_frame_address0[6]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => vo_0_reg_260(6),
      I1 => ap_CS_fsm_state4,
      I2 => vi_0_reg_271(6),
      I3 => ap_CS_fsm_state6,
      I4 => be_0_reg_282(6),
      I5 => mac_frame_ce0_INST_0_i_3_n_1,
      O => \mac_frame_address0[6]_INST_0_i_3_n_1\
    );
\mac_frame_address0[6]_INST_0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0035FF35"
    )
        port map (
      I0 => bk_0_reg_293(6),
      I1 => vo4_0_reg_304(6),
      I2 => ap_CS_fsm_state11,
      I3 => ap_CS_fsm_state13,
      I4 => vi3_0_reg_316(6),
      O => \mac_frame_address0[6]_INST_0_i_6_n_1\
    );
\mac_frame_address0[6]_INST_0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => ap_CS_fsm_state13,
      I1 => ap_CS_fsm_state11,
      I2 => ap_CS_fsm_state8,
      O => \mac_frame_address0[6]_INST_0_i_7_n_1\
    );
mac_frame_ce0_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => mac_frame_ce0_INST_0_i_1_n_1,
      I1 => mac_frame_ce0_0,
      I2 => \mac_frame_address0[0]\(3),
      I3 => \mac_frame_address0[0]\(2),
      O => mac_frame_ce0
    );
mac_frame_ce0_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0000"
    )
        port map (
      I0 => mac_frame_ce0_INST_0_i_3_n_1,
      I1 => ap_CS_fsm_state2,
      I2 => ap_CS_fsm_state4,
      I3 => ap_CS_fsm_state6,
      I4 => \mac_frame_address0[0]\(1),
      I5 => \mac_frame_address0[0]\(4),
      O => mac_frame_ce0_INST_0_i_1_n_1
    );
mac_frame_ce0_INST_0_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => ap_CS_fsm_state17,
      I1 => ap_CS_fsm_state15,
      I2 => ap_CS_fsm_state8,
      I3 => ap_CS_fsm_state11,
      I4 => ap_CS_fsm_state13,
      O => mac_frame_ce0_INST_0_i_3_n_1
    );
mac_frame_we0_INST_0_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_CS_fsm_state11,
      I1 => ap_CS_fsm_state13,
      O => \ap_CS_fsm_reg[10]_0\
    );
mac_frame_we0_INST_0_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_CS_fsm_state15,
      I1 => ap_CS_fsm_state17,
      O => \ap_CS_fsm_reg[14]_0\
    );
\mul_ln114_reg_1250_reg[-1111111103]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm161_out,
      D => \mul_ln114_reg_1250_reg[-1111111103]_0\(4),
      Q => mul_ln114_reg_1250(8),
      R => '0'
    );
\mul_ln114_reg_1250_reg[-1111111104]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm161_out,
      D => \mul_ln114_reg_1250_reg[-1111111103]_0\(3),
      Q => mul_ln114_reg_1250(7),
      R => '0'
    );
\mul_ln114_reg_1250_reg[-1111111105]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm161_out,
      D => \mul_ln114_reg_1250_reg[-1111111103]_0\(2),
      Q => mul_ln114_reg_1250(6),
      R => '0'
    );
\mul_ln114_reg_1250_reg[-1111111106]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm161_out,
      D => \mul_ln114_reg_1250_reg[-1111111103]_0\(1),
      Q => mul_ln114_reg_1250(5),
      R => '0'
    );
\mul_ln114_reg_1250_reg[-1111111108]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm161_out,
      D => \mul_ln114_reg_1250_reg[-1111111103]_0\(0),
      Q => mul_ln114_reg_1250(3),
      R => '0'
    );
\mul_ln127_reg_1242_reg[-1111111103]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm155_out,
      D => \mul_ln127_reg_1242_reg[-1111111103]_0\(4),
      Q => mul_ln127_reg_1242_reg(8),
      R => '0'
    );
\mul_ln127_reg_1242_reg[-1111111104]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm155_out,
      D => \mul_ln127_reg_1242_reg[-1111111103]_0\(3),
      Q => mul_ln127_reg_1242_reg(7),
      R => '0'
    );
\mul_ln127_reg_1242_reg[-1111111105]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm155_out,
      D => \mul_ln127_reg_1242_reg[-1111111103]_0\(2),
      Q => mul_ln127_reg_1242_reg(6),
      R => '0'
    );
\mul_ln127_reg_1242_reg[-1111111106]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm155_out,
      D => \mul_ln127_reg_1242_reg[-1111111103]_0\(1),
      Q => mul_ln127_reg_1242_reg(5),
      R => '0'
    );
\mul_ln127_reg_1242_reg[-1111111108]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm155_out,
      D => \mul_ln127_reg_1242_reg[-1111111103]_0\(0),
      Q => mul_ln127_reg_1242_reg(3),
      R => '0'
    );
\mul_ln140_reg_1234_reg[-1111111103]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm150_out,
      D => \mul_ln140_reg_1234_reg[-1111111103]_0\(4),
      Q => mul_ln140_reg_1234_reg(8),
      R => '0'
    );
\mul_ln140_reg_1234_reg[-1111111104]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm150_out,
      D => \mul_ln140_reg_1234_reg[-1111111103]_0\(3),
      Q => mul_ln140_reg_1234_reg(7),
      R => '0'
    );
\mul_ln140_reg_1234_reg[-1111111105]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm150_out,
      D => \mul_ln140_reg_1234_reg[-1111111103]_0\(2),
      Q => mul_ln140_reg_1234_reg(6),
      R => '0'
    );
\mul_ln140_reg_1234_reg[-1111111106]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm150_out,
      D => \mul_ln140_reg_1234_reg[-1111111103]_0\(1),
      Q => mul_ln140_reg_1234_reg(5),
      R => '0'
    );
\mul_ln140_reg_1234_reg[-1111111108]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm150_out,
      D => \mul_ln140_reg_1234_reg[-1111111103]_0\(0),
      Q => mul_ln140_reg_1234_reg(3),
      R => '0'
    );
\mul_ln153_reg_1226_reg[-1111111103]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm145_out,
      D => \mul_ln153_reg_1226_reg[-1111111103]_0\(4),
      Q => mul_ln153_reg_1226_reg(8),
      R => '0'
    );
\mul_ln153_reg_1226_reg[-1111111104]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm145_out,
      D => \mul_ln153_reg_1226_reg[-1111111103]_0\(3),
      Q => mul_ln153_reg_1226_reg(7),
      R => '0'
    );
\mul_ln153_reg_1226_reg[-1111111105]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm145_out,
      D => \mul_ln153_reg_1226_reg[-1111111103]_0\(2),
      Q => mul_ln153_reg_1226_reg(6),
      R => '0'
    );
\mul_ln153_reg_1226_reg[-1111111106]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm145_out,
      D => \mul_ln153_reg_1226_reg[-1111111103]_0\(1),
      Q => mul_ln153_reg_1226_reg(5),
      R => '0'
    );
\mul_ln153_reg_1226_reg[-1111111108]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm145_out,
      D => \mul_ln153_reg_1226_reg[-1111111103]_0\(0),
      Q => mul_ln153_reg_1226_reg(3),
      R => '0'
    );
ram_reg_i_105: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAA0082"
    )
        port map (
      I0 => ram_reg_i_197_n_1,
      I1 => \^mul_ln153_reg_1226_reg[-1111111106]_0\(0),
      I2 => \^mul_ln153_reg_1226_reg[-1111111106]_0\(1),
      I3 => ram_reg_i_199_n_1,
      I4 => ram_reg_i_200_n_1,
      I5 => ram_reg_i_122_n_1,
      O => ram_reg_i_105_n_1
    );
ram_reg_i_106: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_i_106_n_1,
      CO(2) => ram_reg_i_106_n_2,
      CO(1) => ram_reg_i_106_n_3,
      CO(0) => ram_reg_i_106_n_4,
      CYINIT => '0',
      DI(3) => mul_ln127_reg_1242_reg(5),
      DI(2) => '0',
      DI(1) => mul_ln127_reg_1242_reg(3),
      DI(0) => mul_ln127_reg_1242_reg(5),
      O(3 downto 2) => \^o\(1 downto 0),
      O(1) => zext_ln127_1_fu_1005_p1(3),
      O(0) => NLW_ram_reg_i_106_O_UNCONNECTED(0),
      S(3) => ram_reg_i_201_n_1,
      S(2) => be2_0_reg_328(4),
      S(1) => ram_reg_i_202_n_1,
      S(0) => zext_ln127_1_fu_1005_p1(2)
    );
ram_reg_i_107: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_i_107_n_1,
      CO(2) => ram_reg_i_107_n_2,
      CO(1) => ram_reg_i_107_n_3,
      CO(0) => ram_reg_i_107_n_4,
      CYINIT => '0',
      DI(3 downto 0) => bk1_0_reg_340(5 downto 2),
      O(3) => ram_reg_i_107_n_5,
      O(2) => ram_reg_i_107_n_6,
      O(1) => ram_reg_i_107_n_7,
      O(0) => NLW_ram_reg_i_107_O_UNCONNECTED(0),
      S(3) => ram_reg_i_204_n_1,
      S(2) => bk1_0_reg_340(4),
      S(1) => ram_reg_i_205_n_1,
      S(0) => ram_reg_i_206_n_1
    );
ram_reg_i_111: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20202320"
    )
        port map (
      I0 => \^mul_ln153_reg_1226_reg[-1111111106]_0\(0),
      I1 => ap_CS_fsm_state12,
      I2 => ap_CS_fsm_state10,
      I3 => ap_CS_fsm_state9,
      I4 => add_ln58_reg_1322(4),
      I5 => ram_reg_i_210_n_1,
      O => ram_reg_i_111_n_1
    );
ram_reg_i_112: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFA3A3FFFFFFFF"
    )
        port map (
      I0 => add_ln84_reg_1286(4),
      I1 => add_ln97_reg_1268(4),
      I2 => ap_CS_fsm_state5,
      I3 => add_ln71_reg_1304(4),
      I4 => ap_CS_fsm_state7,
      I5 => ram_reg_i_154_n_1,
      O => ram_reg_i_112_n_1
    );
ram_reg_i_117: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF02F2"
    )
        port map (
      I0 => ap_CS_fsm_state10,
      I1 => p_0_in(3),
      I2 => ap_CS_fsm_state12,
      I3 => zext_ln140_1_fu_942_p1(3),
      I4 => ap_CS_fsm_state14,
      I5 => ap_CS_fsm_state16,
      O => ram_reg_i_117_n_1
    );
ram_reg_i_118: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEEEFE"
    )
        port map (
      I0 => ap_CS_fsm_state12,
      I1 => ap_CS_fsm_state10,
      I2 => ram_reg_i_214_n_1,
      I3 => ap_CS_fsm_state9,
      I4 => add_ln58_reg_1322(3),
      O => ram_reg_i_118_n_1
    );
ram_reg_i_122: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state14,
      I1 => ap_CS_fsm_state16,
      O => ram_reg_i_122_n_1
    );
ram_reg_i_123: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFB000B0"
    )
        port map (
      I0 => add_ln58_reg_1322(2),
      I1 => ap_CS_fsm_state9,
      I2 => ram_reg_i_217_n_1,
      I3 => ap_CS_fsm_state10,
      I4 => p_0_in(2),
      I5 => ap_CS_fsm_state12,
      O => ram_reg_i_123_n_1
    );
ram_reg_i_124: unisim.vcomponents.LUT6
    generic map(
      INIT => X"60606F606F606060"
    )
        port map (
      I0 => bk1_0_reg_340(2),
      I1 => mul_ln114_reg_1250(5),
      I2 => ap_CS_fsm_state16,
      I3 => ap_CS_fsm_state14,
      I4 => be2_0_reg_328(2),
      I5 => mul_ln127_reg_1242_reg(5),
      O => ram_reg_i_124_n_1
    );
ram_reg_i_129: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAABA"
    )
        port map (
      I0 => ram_reg_i_220_n_1,
      I1 => add_ln58_reg_1322(1),
      I2 => ap_CS_fsm_state9,
      I3 => ap_CS_fsm_state10,
      I4 => ap_CS_fsm_state12,
      O => ram_reg_i_129_n_1
    );
ram_reg_i_130: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB800B8FFFFFFFF"
    )
        port map (
      I0 => add_ln84_reg_1286(1),
      I1 => ap_CS_fsm_state5,
      I2 => add_ln97_reg_1268(1),
      I3 => ap_CS_fsm_state7,
      I4 => add_ln71_reg_1304(1),
      I5 => ram_reg_i_154_n_1,
      O => ram_reg_i_130_n_1
    );
ram_reg_i_135: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFB000B0"
    )
        port map (
      I0 => add_ln58_reg_1322(0),
      I1 => ap_CS_fsm_state9,
      I2 => ram_reg_i_222_n_1,
      I3 => ap_CS_fsm_state10,
      I4 => vo4_0_reg_304(0),
      I5 => ap_CS_fsm_state12,
      O => ram_reg_i_135_n_1
    );
ram_reg_i_136: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => bk1_0_reg_340(0),
      I1 => ap_CS_fsm_state16,
      I2 => ap_CS_fsm_state14,
      I3 => be2_0_reg_328(0),
      O => ram_reg_i_136_n_1
    );
ram_reg_i_140: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => ap_CS_fsm_state5,
      I2 => ap_CS_fsm_state7,
      I3 => ap_CS_fsm_state9,
      O => \^grp_initial_edca_process_fu_240_edca_queues_we0\
    );
ram_reg_i_143: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state10,
      I1 => ap_CS_fsm_state12,
      O => ram_reg_i_143_n_1
    );
ram_reg_i_144: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04444444"
    )
        port map (
      I0 => zext_ln140_1_fu_942_p1(8),
      I1 => ap_CS_fsm_state12,
      I2 => \^mul_ln140_reg_1234_reg[-1111111105]_0\(0),
      I3 => \^mul_ln140_reg_1234_reg[-1111111106]_0\(0),
      I4 => \^mul_ln140_reg_1234_reg[-1111111105]_0\(1),
      O => ram_reg_i_144_n_1
    );
ram_reg_i_153: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln127_reg_1242_reg(6),
      I1 => be2_0_reg_328(6),
      O => ram_reg_i_153_n_1
    );
ram_reg_i_154: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => ap_CS_fsm_state12,
      I1 => ap_CS_fsm_state10,
      I2 => ap_CS_fsm_state9,
      O => ram_reg_i_154_n_1
    );
ram_reg_i_155: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_198_n_1,
      CO(3 downto 2) => NLW_ram_reg_i_155_CO_UNCONNECTED(3 downto 2),
      CO(1) => ram_reg_i_155_n_3,
      CO(0) => ram_reg_i_155_n_4,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => mul_ln153_reg_1226_reg(6),
      O(3) => NLW_ram_reg_i_155_O_UNCONNECTED(3),
      O(2) => p_0_in(8),
      O(1 downto 0) => \^mul_ln153_reg_1226_reg[-1111111105]_0\(1 downto 0),
      S(3) => '0',
      S(2 downto 1) => mul_ln153_reg_1226_reg(8 downto 7),
      S(0) => ram_reg_i_224_n_1
    );
ram_reg_i_165: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F00FFFF"
    )
        port map (
      I0 => add_ln71_reg_1304(5),
      I1 => add_ln71_reg_1304(4),
      I2 => add_ln71_reg_1304(6),
      I3 => ap_CS_fsm_state7,
      I4 => ram_reg_i_154_n_1,
      O => ram_reg_i_165_n_1
    );
ram_reg_i_166: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAA0155FFFFFFFF"
    )
        port map (
      I0 => \^mul_ln153_reg_1226_reg[-1111111105]_0\(1),
      I1 => \^mul_ln153_reg_1226_reg[-1111111106]_0\(0),
      I2 => \^mul_ln153_reg_1226_reg[-1111111106]_0\(1),
      I3 => \^mul_ln153_reg_1226_reg[-1111111105]_0\(0),
      I4 => p_0_in(8),
      I5 => ap_CS_fsm_state10,
      O => ram_reg_i_166_n_1
    );
ram_reg_i_168: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_213_n_1,
      CO(3 downto 2) => NLW_ram_reg_i_168_CO_UNCONNECTED(3 downto 2),
      CO(1) => ram_reg_i_168_n_3,
      CO(0) => ram_reg_i_168_n_4,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => mul_ln140_reg_1234_reg(6),
      O(3) => NLW_ram_reg_i_168_O_UNCONNECTED(3),
      O(2) => zext_ln140_1_fu_942_p1(8),
      O(1 downto 0) => \^mul_ln140_reg_1234_reg[-1111111105]_0\(1 downto 0),
      S(3) => '0',
      S(2 downto 1) => mul_ln140_reg_1234_reg(8 downto 7),
      S(0) => ram_reg_i_226_n_1
    );
ram_reg_i_169: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => bk1_0_reg_340(6),
      I1 => mul_ln114_reg_1250(6),
      O => ram_reg_i_169_n_1
    );
ram_reg_i_175: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F707F707F707070"
    )
        port map (
      I0 => add_ln84_reg_1286(5),
      I1 => add_ln84_reg_1286(6),
      I2 => ap_CS_fsm_state5,
      I3 => add_ln97_reg_1268(6),
      I4 => add_ln97_reg_1268(4),
      I5 => add_ln97_reg_1268(5),
      O => ram_reg_i_175_n_1
    );
ram_reg_i_176: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFDFFFFDFDFDDD"
    )
        port map (
      I0 => ap_CS_fsm_state10,
      I1 => ap_CS_fsm_state12,
      I2 => \^mul_ln153_reg_1226_reg[-1111111105]_0\(0),
      I3 => \^mul_ln153_reg_1226_reg[-1111111106]_0\(1),
      I4 => \^mul_ln153_reg_1226_reg[-1111111106]_0\(0),
      I5 => \^mul_ln153_reg_1226_reg[-1111111105]_0\(1),
      O => ram_reg_i_176_n_1
    );
ram_reg_i_177: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF0F0F011111111"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => ap_CS_fsm_state10,
      I2 => \^mul_ln140_reg_1234_reg[-1111111105]_0\(1),
      I3 => \^mul_ln140_reg_1234_reg[-1111111105]_0\(0),
      I4 => \^mul_ln140_reg_1234_reg[-1111111106]_0\(0),
      I5 => ap_CS_fsm_state12,
      O => ram_reg_i_177_n_1
    );
ram_reg_i_178: unisim.vcomponents.LUT6
    generic map(
      INIT => X"660066F0660066FF"
    )
        port map (
      I0 => \^mul_ln140_reg_1234_reg[-1111111106]_0\(0),
      I1 => \^mul_ln140_reg_1234_reg[-1111111105]_0\(0),
      I2 => add_ln58_reg_1322(6),
      I3 => ap_CS_fsm_state12,
      I4 => ap_CS_fsm_state10,
      I5 => ap_CS_fsm_state9,
      O => ram_reg_i_178_n_1
    );
ram_reg_i_179: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFBFBBF"
    )
        port map (
      I0 => ap_CS_fsm_state12,
      I1 => ap_CS_fsm_state10,
      I2 => \^mul_ln153_reg_1226_reg[-1111111105]_0\(0),
      I3 => \^mul_ln153_reg_1226_reg[-1111111106]_0\(1),
      I4 => \^mul_ln153_reg_1226_reg[-1111111106]_0\(0),
      O => ram_reg_i_179_n_1
    );
ram_reg_i_180: unisim.vcomponents.LUT6
    generic map(
      INIT => X"37F7F7F7F7373737"
    )
        port map (
      I0 => ram_reg_i_227_n_1,
      I1 => ram_reg_i_154_n_1,
      I2 => ap_CS_fsm_state7,
      I3 => add_ln71_reg_1304(4),
      I4 => add_ln71_reg_1304(5),
      I5 => add_ln71_reg_1304(6),
      O => ram_reg_i_180_n_1
    );
ram_reg_i_181: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8B8B8B8888888"
    )
        port map (
      I0 => ram_reg_i_90_n_8,
      I1 => ap_CS_fsm_state16,
      I2 => ap_CS_fsm_state14,
      I3 => \^o\(0),
      I4 => \^o\(1),
      I5 => \^mul_ln127_reg_1242_reg[-1111111105]_0\(0),
      O => ram_reg_i_181_n_1
    );
ram_reg_i_197: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1001FFFFFFFFFFFF"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => ap_CS_fsm_state5,
      I2 => add_ln97_reg_1268(4),
      I3 => add_ln97_reg_1268(5),
      I4 => ram_reg_i_154_n_1,
      I5 => ram_reg_i_233_n_1,
      O => ram_reg_i_197_n_1
    );
ram_reg_i_198: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_i_198_n_1,
      CO(2) => ram_reg_i_198_n_2,
      CO(1) => ram_reg_i_198_n_3,
      CO(0) => ram_reg_i_198_n_4,
      CYINIT => '0',
      DI(3) => mul_ln153_reg_1226_reg(5),
      DI(2) => '0',
      DI(1) => mul_ln153_reg_1226_reg(3),
      DI(0) => mul_ln153_reg_1226_reg(5),
      O(3 downto 2) => \^mul_ln153_reg_1226_reg[-1111111106]_0\(1 downto 0),
      O(1) => p_0_in(3),
      O(0) => NLW_ram_reg_i_198_O_UNCONNECTED(0),
      S(3) => ram_reg_i_234_n_1,
      S(2) => vo4_0_reg_304(4),
      S(1) => ram_reg_i_235_n_1,
      S(0) => ram_reg_i_236_n_1
    );
ram_reg_i_199: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_CS_fsm_state12,
      I1 => ap_CS_fsm_state10,
      O => ram_reg_i_199_n_1
    );
ram_reg_i_200: unisim.vcomponents.LUT5
    generic map(
      INIT => X"555500F3"
    )
        port map (
      I0 => \^mul_ln140_reg_1234_reg[-1111111106]_0\(0),
      I1 => ap_CS_fsm_state9,
      I2 => add_ln58_reg_1322(5),
      I3 => ap_CS_fsm_state10,
      I4 => ap_CS_fsm_state12,
      O => ram_reg_i_200_n_1
    );
ram_reg_i_201: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln127_reg_1242_reg(5),
      I1 => be2_0_reg_328(5),
      O => ram_reg_i_201_n_1
    );
ram_reg_i_202: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln127_reg_1242_reg(3),
      I1 => be2_0_reg_328(3),
      O => ram_reg_i_202_n_1
    );
ram_reg_i_203: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln127_reg_1242_reg(5),
      I1 => be2_0_reg_328(2),
      O => zext_ln127_1_fu_1005_p1(2)
    );
ram_reg_i_204: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => bk1_0_reg_340(5),
      I1 => mul_ln114_reg_1250(5),
      O => ram_reg_i_204_n_1
    );
ram_reg_i_205: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => bk1_0_reg_340(3),
      I1 => mul_ln114_reg_1250(3),
      O => ram_reg_i_205_n_1
    );
ram_reg_i_206: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => bk1_0_reg_340(2),
      I1 => mul_ln114_reg_1250(5),
      O => ram_reg_i_206_n_1
    );
ram_reg_i_210: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFEE"
    )
        port map (
      I0 => ap_CS_fsm_state16,
      I1 => ap_CS_fsm_state14,
      I2 => zext_ln140_1_fu_942_p1(4),
      I3 => ap_CS_fsm_state12,
      O => ram_reg_i_210_n_1
    );
ram_reg_i_213: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_i_213_n_1,
      CO(2) => ram_reg_i_213_n_2,
      CO(1) => ram_reg_i_213_n_3,
      CO(0) => ram_reg_i_213_n_4,
      CYINIT => '0',
      DI(3) => mul_ln140_reg_1234_reg(5),
      DI(2) => '0',
      DI(1) => mul_ln140_reg_1234_reg(3),
      DI(0) => mul_ln140_reg_1234_reg(5),
      O(3) => \^mul_ln140_reg_1234_reg[-1111111106]_0\(0),
      O(2 downto 1) => zext_ln140_1_fu_942_p1(4 downto 3),
      O(0) => NLW_ram_reg_i_213_O_UNCONNECTED(0),
      S(3) => ram_reg_i_241_n_1,
      S(2) => vi3_0_reg_316(4),
      S(1) => ram_reg_i_242_n_1,
      S(0) => zext_ln140_1_fu_942_p1(2)
    );
ram_reg_i_214: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => add_ln71_reg_1304(3),
      I1 => ap_CS_fsm_state7,
      I2 => add_ln84_reg_1286(3),
      I3 => ap_CS_fsm_state5,
      I4 => add_ln97_reg_1268(3),
      O => ram_reg_i_214_n_1
    );
ram_reg_i_217: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFB800B8"
    )
        port map (
      I0 => add_ln84_reg_1286(2),
      I1 => ap_CS_fsm_state5,
      I2 => add_ln97_reg_1268(2),
      I3 => ap_CS_fsm_state7,
      I4 => add_ln71_reg_1304(2),
      I5 => ap_CS_fsm_state9,
      O => ram_reg_i_217_n_1
    );
ram_reg_i_218: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln153_reg_1226_reg(5),
      I1 => vo4_0_reg_304(2),
      O => p_0_in(2)
    );
ram_reg_i_220: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FFF4FFFFFFF4"
    )
        port map (
      I0 => vo4_0_reg_304(1),
      I1 => ap_CS_fsm_state10,
      I2 => ap_CS_fsm_state14,
      I3 => ap_CS_fsm_state16,
      I4 => ap_CS_fsm_state12,
      I5 => vi3_0_reg_316(1),
      O => ram_reg_i_220_n_1
    );
ram_reg_i_222: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFB800B8"
    )
        port map (
      I0 => add_ln84_reg_1286(0),
      I1 => ap_CS_fsm_state5,
      I2 => add_ln97_reg_1268(0),
      I3 => ap_CS_fsm_state7,
      I4 => add_ln71_reg_1304(0),
      I5 => ap_CS_fsm_state9,
      O => ram_reg_i_222_n_1
    );
ram_reg_i_224: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln153_reg_1226_reg(6),
      I1 => vo4_0_reg_304(6),
      O => ram_reg_i_224_n_1
    );
ram_reg_i_226: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln140_reg_1234_reg(6),
      I1 => vi3_0_reg_316(6),
      O => ram_reg_i_226_n_1
    );
ram_reg_i_227: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99999999F0F0F00F"
    )
        port map (
      I0 => add_ln84_reg_1286(5),
      I1 => add_ln84_reg_1286(6),
      I2 => add_ln97_reg_1268(6),
      I3 => add_ln97_reg_1268(4),
      I4 => add_ln97_reg_1268(5),
      I5 => ap_CS_fsm_state5,
      O => ram_reg_i_227_n_1
    );
ram_reg_i_233: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9999F0FF"
    )
        port map (
      I0 => add_ln71_reg_1304(4),
      I1 => add_ln71_reg_1304(5),
      I2 => add_ln84_reg_1286(5),
      I3 => ap_CS_fsm_state5,
      I4 => ap_CS_fsm_state7,
      O => ram_reg_i_233_n_1
    );
ram_reg_i_234: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln153_reg_1226_reg(5),
      I1 => vo4_0_reg_304(5),
      O => ram_reg_i_234_n_1
    );
ram_reg_i_235: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln153_reg_1226_reg(3),
      I1 => vo4_0_reg_304(3),
      O => ram_reg_i_235_n_1
    );
ram_reg_i_236: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln153_reg_1226_reg(5),
      I1 => vo4_0_reg_304(2),
      O => ram_reg_i_236_n_1
    );
ram_reg_i_241: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln140_reg_1234_reg(5),
      I1 => vi3_0_reg_316(5),
      O => ram_reg_i_241_n_1
    );
ram_reg_i_242: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln140_reg_1234_reg(3),
      I1 => vi3_0_reg_316(3),
      O => ram_reg_i_242_n_1
    );
ram_reg_i_243: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln140_reg_1234_reg(5),
      I1 => vi3_0_reg_316(2),
      O => zext_ln140_1_fu_942_p1(2)
    );
ram_reg_i_27: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_67_n_1,
      I1 => grp_phy_txend_confirm_fu_292_edca_queues_ce0,
      O => \ap_CS_fsm_reg[13]_1\,
      S => \mac_frame_address0[0]\(4)
    );
ram_reg_i_28: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_initial_edca_process_fu_240_edca_queues_address0(10),
      I1 => grp_phy_txend_confirm_fu_292_edca_queues_address0(1),
      O => \ap_CS_fsm_reg[13]_0\,
      S => \mac_frame_address0[0]\(4)
    );
ram_reg_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D000D0F0D000D00"
    )
        port map (
      I0 => ram_reg,
      I1 => \^mul_ln127_reg_1242_reg[-1111111105]_0\(2),
      I2 => ap_CS_fsm_state16,
      I3 => ap_CS_fsm_state14,
      I4 => ram_reg_i_79_n_1,
      I5 => ram_reg_i_80_n_1,
      O => \ap_CS_fsm_reg[15]_0\(8)
    );
ram_reg_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4F0F40F040004"
    )
        port map (
      I0 => ram_reg_i_87_n_1,
      I1 => ram_reg_i_88_n_1,
      I2 => ap_CS_fsm_state16,
      I3 => ap_CS_fsm_state14,
      I4 => ram_reg_1,
      I5 => ram_reg_i_90_n_6,
      O => \ap_CS_fsm_reg[15]_0\(7)
    );
ram_reg_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEEEFEBAAAAABA"
    )
        port map (
      I0 => ram_reg_i_96_n_1,
      I1 => ap_CS_fsm_state16,
      I2 => ap_CS_fsm_state14,
      I3 => ram_reg_0,
      I4 => \^mul_ln127_reg_1242_reg[-1111111105]_0\(1),
      I5 => ram_reg_i_90_n_7,
      O => \ap_CS_fsm_reg[15]_0\(6)
    );
ram_reg_i_42: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_initial_edca_process_fu_240_edca_queues_address0(6),
      I1 => grp_phy_txend_confirm_fu_292_edca_queues_address0(0),
      O => \ap_CS_fsm_reg[13]_2\,
      S => \mac_frame_address0[0]\(4)
    );
ram_reg_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBEAAAAAABEAA"
    )
        port map (
      I0 => ram_reg_i_105_n_1,
      I1 => \^o\(0),
      I2 => \^o\(1),
      I3 => ap_CS_fsm_state14,
      I4 => ap_CS_fsm_state16,
      I5 => ram_reg_i_107_n_5,
      O => \ap_CS_fsm_reg[15]_0\(5)
    );
ram_reg_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF4F4444444F44"
    )
        port map (
      I0 => ram_reg_i_111_n_1,
      I1 => ram_reg_i_112_n_1,
      I2 => \^o\(0),
      I3 => ap_CS_fsm_state14,
      I4 => ap_CS_fsm_state16,
      I5 => ram_reg_i_107_n_6,
      O => \ap_CS_fsm_reg[15]_0\(4)
    );
ram_reg_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF4444444F444"
    )
        port map (
      I0 => ram_reg_i_117_n_1,
      I1 => ram_reg_i_118_n_1,
      I2 => zext_ln127_1_fu_1005_p1(3),
      I3 => ap_CS_fsm_state14,
      I4 => ap_CS_fsm_state16,
      I5 => ram_reg_i_107_n_7,
      O => \ap_CS_fsm_reg[15]_0\(3)
    );
ram_reg_i_57: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF14550000"
    )
        port map (
      I0 => ram_reg_i_122_n_1,
      I1 => mul_ln140_reg_1234_reg(5),
      I2 => vi3_0_reg_316(2),
      I3 => ap_CS_fsm_state12,
      I4 => ram_reg_i_123_n_1,
      I5 => ram_reg_i_124_n_1,
      O => \ap_CS_fsm_reg[15]_0\(2)
    );
ram_reg_i_60: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF4444444F444"
    )
        port map (
      I0 => ram_reg_i_129_n_1,
      I1 => ram_reg_i_130_n_1,
      I2 => be2_0_reg_328(1),
      I3 => ap_CS_fsm_state14,
      I4 => ap_CS_fsm_state16,
      I5 => bk1_0_reg_340(1),
      O => \ap_CS_fsm_reg[15]_0\(1)
    );
ram_reg_i_63: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10110000"
    )
        port map (
      I0 => ap_CS_fsm_state16,
      I1 => ap_CS_fsm_state14,
      I2 => vi3_0_reg_316(0),
      I3 => ap_CS_fsm_state12,
      I4 => ram_reg_i_135_n_1,
      I5 => ram_reg_i_136_n_1,
      O => \ap_CS_fsm_reg[15]_0\(0)
    );
ram_reg_i_67: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \mac_frame_address0[0]\(1),
      I1 => ap_CS_fsm_state12,
      I2 => ap_CS_fsm_state10,
      I3 => ap_CS_fsm_state16,
      I4 => ap_CS_fsm_state14,
      I5 => \^grp_initial_edca_process_fu_240_edca_queues_we0\,
      O => ram_reg_i_67_n_1
    );
ram_reg_i_69: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF01"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => ap_CS_fsm_state7,
      I2 => ap_CS_fsm_state9,
      I3 => ram_reg_i_143_n_1,
      I4 => ram_reg_i_122_n_1,
      I5 => ram_reg_i_144_n_1,
      O => grp_initial_edca_process_fu_240_edca_queues_address0(10)
    );
ram_reg_i_78: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_106_n_1,
      CO(3 downto 2) => NLW_ram_reg_i_78_CO_UNCONNECTED(3 downto 2),
      CO(1) => ram_reg_i_78_n_3,
      CO(0) => ram_reg_i_78_n_4,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => mul_ln127_reg_1242_reg(6),
      O(3) => NLW_ram_reg_i_78_O_UNCONNECTED(3),
      O(2 downto 0) => \^mul_ln127_reg_1242_reg[-1111111105]_0\(2 downto 0),
      S(3) => '0',
      S(2 downto 1) => mul_ln127_reg_1242_reg(8 downto 7),
      S(0) => ram_reg_i_153_n_1
    );
ram_reg_i_79: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088888882AAAAAAA"
    )
        port map (
      I0 => ram_reg_i_154_n_1,
      I1 => ap_CS_fsm_state7,
      I2 => add_ln71_reg_1304(6),
      I3 => add_ln71_reg_1304(4),
      I4 => add_ln71_reg_1304(5),
      I5 => ap_CS_fsm_state5,
      O => ram_reg_i_79_n_1
    );
ram_reg_i_80: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0200020F"
    )
        port map (
      I0 => p_0_in(8),
      I1 => ram_reg_i_34_0,
      I2 => ap_CS_fsm_state12,
      I3 => ap_CS_fsm_state10,
      I4 => ap_CS_fsm_state9,
      I5 => ram_reg_i_144_n_1,
      O => ram_reg_i_80_n_1
    );
ram_reg_i_87: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF0155"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => add_ln97_reg_1268(5),
      I2 => add_ln97_reg_1268(4),
      I3 => add_ln97_reg_1268(6),
      I4 => ap_CS_fsm_state7,
      I5 => ram_reg_i_165_n_1,
      O => ram_reg_i_87_n_1
    );
ram_reg_i_88: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C355C355C355C3FF"
    )
        port map (
      I0 => ram_reg_i_166_n_1,
      I1 => ram_reg_i_38_0,
      I2 => zext_ln140_1_fu_942_p1(8),
      I3 => ap_CS_fsm_state12,
      I4 => ap_CS_fsm_state9,
      I5 => ap_CS_fsm_state10,
      O => ram_reg_i_88_n_1
    );
ram_reg_i_90: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_107_n_1,
      CO(3 downto 2) => NLW_ram_reg_i_90_CO_UNCONNECTED(3 downto 2),
      CO(1) => ram_reg_i_90_n_3,
      CO(0) => ram_reg_i_90_n_4,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => bk1_0_reg_340(6),
      O(3) => NLW_ram_reg_i_90_O_UNCONNECTED(3),
      O(2) => ram_reg_i_90_n_6,
      O(1) => ram_reg_i_90_n_7,
      O(0) => ram_reg_i_90_n_8,
      S(3) => '0',
      S(2 downto 1) => mul_ln114_reg_1250(8 downto 7),
      S(0) => ram_reg_i_169_n_1
    );
ram_reg_i_96: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F1F100F1"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => ram_reg_i_175_n_1,
      I2 => ram_reg_i_165_n_1,
      I3 => ram_reg_i_176_n_1,
      I4 => ram_reg_i_177_n_1,
      I5 => ram_reg_i_122_n_1,
      O => ram_reg_i_96_n_1
    );
ram_reg_i_98: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10110000"
    )
        port map (
      I0 => ap_CS_fsm_state16,
      I1 => ap_CS_fsm_state14,
      I2 => ram_reg_i_178_n_1,
      I3 => ram_reg_i_179_n_1,
      I4 => ram_reg_i_180_n_1,
      I5 => ram_reg_i_181_n_1,
      O => grp_initial_edca_process_fu_240_edca_queues_address0(6)
    );
\read_pointer_be[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F00FF00FF80FF00"
    )
        port map (
      I0 => grp_initial_edca_process_fu_240_ap_start_reg_reg_0(4),
      I1 => idle_waited_0_reg_109,
      I2 => \^be2_0_reg_328_reg[3]_0\,
      I3 => \mul_ln127_reg_1242_reg[-1111111103]_0\(1),
      I4 => Q(1),
      I5 => read_pointer_be_load_reg_1196(0),
      O => grp_initial_edca_process_fu_240_read_pointer_be_o(0)
    );
\read_pointer_be[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFBFFFF04400000"
    )
        port map (
      I0 => \available_spaces_vo[0]_i_3\,
      I1 => \^be2_0_reg_328_reg[3]_0\,
      I2 => read_pointer_be_load_reg_1196(0),
      I3 => read_pointer_be_load_reg_1196(1),
      I4 => Q(1),
      I5 => \mul_ln127_reg_1242_reg[-1111111103]_0\(0),
      O => grp_initial_edca_process_fu_240_read_pointer_be_o(1)
    );
\read_pointer_be_load_reg_1196_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \mul_ln127_reg_1242_reg[-1111111103]_0\(1),
      Q => read_pointer_be_load_reg_1196(0),
      R => '0'
    );
\read_pointer_be_load_reg_1196_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \mul_ln127_reg_1242_reg[-1111111103]_0\(0),
      Q => read_pointer_be_load_reg_1196(1),
      R => '0'
    );
\read_pointer_bk[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F00FF00FF80FF00"
    )
        port map (
      I0 => grp_initial_edca_process_fu_240_ap_start_reg_reg_0(4),
      I1 => idle_waited_0_reg_109,
      I2 => \^bk1_0_reg_340_reg[2]_0\,
      I3 => \mul_ln114_reg_1250_reg[-1111111103]_0\(1),
      I4 => Q(1),
      I5 => read_pointer_bk_load_reg_1191(0),
      O => grp_initial_edca_process_fu_240_read_pointer_bk_o(0)
    );
\read_pointer_bk[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFBFFFF04400000"
    )
        port map (
      I0 => \available_spaces_vo[0]_i_3\,
      I1 => \^bk1_0_reg_340_reg[2]_0\,
      I2 => read_pointer_bk_load_reg_1191(0),
      I3 => read_pointer_bk_load_reg_1191(1),
      I4 => Q(1),
      I5 => \mul_ln114_reg_1250_reg[-1111111103]_0\(0),
      O => grp_initial_edca_process_fu_240_read_pointer_bk_o(1)
    );
\read_pointer_bk_load_reg_1191_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \mul_ln114_reg_1250_reg[-1111111103]_0\(1),
      Q => read_pointer_bk_load_reg_1191(0),
      R => '0'
    );
\read_pointer_bk_load_reg_1191_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \mul_ln114_reg_1250_reg[-1111111103]_0\(0),
      Q => read_pointer_bk_load_reg_1191(1),
      R => '0'
    );
\read_pointer_vi[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700FF00FF08FF00"
    )
        port map (
      I0 => grp_initial_edca_process_fu_240_ap_start_reg_reg_0(4),
      I1 => idle_waited_0_reg_109,
      I2 => \^vi3_0_reg_316_reg[5]_0\,
      I3 => \mul_ln140_reg_1234_reg[-1111111103]_0\(1),
      I4 => Q(1),
      I5 => read_pointer_vi_load_reg_1201(0),
      O => grp_initial_edca_process_fu_240_read_pointer_vi_o(0)
    );
\read_pointer_vi[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0F0F1F0F1F0E0F0"
    )
        port map (
      I0 => \available_spaces_vo[0]_i_3\,
      I1 => \^vi3_0_reg_316_reg[5]_0\,
      I2 => \mul_ln140_reg_1234_reg[-1111111103]_0\(0),
      I3 => Q(1),
      I4 => read_pointer_vi_load_reg_1201(0),
      I5 => read_pointer_vi_load_reg_1201(1),
      O => grp_initial_edca_process_fu_240_read_pointer_vi_o(1)
    );
\read_pointer_vi_load_reg_1201_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \mul_ln140_reg_1234_reg[-1111111103]_0\(1),
      Q => read_pointer_vi_load_reg_1201(0),
      R => '0'
    );
\read_pointer_vi_load_reg_1201_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \mul_ln140_reg_1234_reg[-1111111103]_0\(0),
      Q => read_pointer_vi_load_reg_1201(1),
      R => '0'
    );
\read_pointer_vo[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F00FF00FF80FF00"
    )
        port map (
      I0 => grp_initial_edca_process_fu_240_ap_start_reg_reg_0(4),
      I1 => idle_waited_0_reg_109,
      I2 => \^vo4_0_reg_304_reg[0]_0\,
      I3 => \mul_ln153_reg_1226_reg[-1111111103]_0\(1),
      I4 => Q(1),
      I5 => read_pointer_vo_load_reg_1206(0),
      O => grp_initial_edca_process_fu_240_read_pointer_vo_o(0)
    );
\read_pointer_vo[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0F0F4F0F4F0B0F0"
    )
        port map (
      I0 => \available_spaces_vo[0]_i_3\,
      I1 => \^vo4_0_reg_304_reg[0]_0\,
      I2 => \mul_ln153_reg_1226_reg[-1111111103]_0\(0),
      I3 => Q(1),
      I4 => read_pointer_vo_load_reg_1206(0),
      I5 => read_pointer_vo_load_reg_1206(1),
      O => grp_initial_edca_process_fu_240_read_pointer_vo_o(1)
    );
\read_pointer_vo_load_reg_1206_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \mul_ln153_reg_1226_reg[-1111111103]_0\(1),
      Q => read_pointer_vo_load_reg_1206(0),
      R => '0'
    );
\read_pointer_vo_load_reg_1206_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => \mul_ln153_reg_1226_reg[-1111111103]_0\(0),
      Q => read_pointer_vo_load_reg_1206(1),
      R => '0'
    );
\vi3_0_reg_316[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FB0000000000"
    )
        port map (
      I0 => available_spaces_vi(1),
      I1 => available_spaces_vi(2),
      I2 => available_spaces_vi(0),
      I3 => add_ln368_reg_90(1),
      I4 => add_ln368_reg_90(0),
      I5 => p_57_in,
      O => ap_NS_fsm150_out
    );
\vi3_0_reg_316_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => vi_reg_1343(0),
      Q => vi3_0_reg_316(0),
      R => ap_NS_fsm150_out
    );
\vi3_0_reg_316_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => vi_reg_1343(1),
      Q => vi3_0_reg_316(1),
      R => ap_NS_fsm150_out
    );
\vi3_0_reg_316_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => vi_reg_1343(2),
      Q => vi3_0_reg_316(2),
      R => ap_NS_fsm150_out
    );
\vi3_0_reg_316_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => vi_reg_1343(3),
      Q => vi3_0_reg_316(3),
      R => ap_NS_fsm150_out
    );
\vi3_0_reg_316_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => vi_reg_1343(4),
      Q => vi3_0_reg_316(4),
      R => ap_NS_fsm150_out
    );
\vi3_0_reg_316_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => vi_reg_1343(5),
      Q => vi3_0_reg_316(5),
      R => ap_NS_fsm150_out
    );
\vi3_0_reg_316_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => vi_reg_1343(6),
      Q => vi3_0_reg_316(6),
      R => ap_NS_fsm150_out
    );
\vi_0_reg_271_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => vi_1_reg_1276(0),
      Q => vi_0_reg_271(0),
      R => '0'
    );
\vi_0_reg_271_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => vi_1_reg_1276(1),
      Q => vi_0_reg_271(1),
      R => '0'
    );
\vi_0_reg_271_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => vi_1_reg_1276(2),
      Q => vi_0_reg_271(2),
      R => '0'
    );
\vi_0_reg_271_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => vi_1_reg_1276(3),
      Q => vi_0_reg_271(3),
      R => '0'
    );
\vi_0_reg_271_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => vi_1_reg_1276(4),
      Q => vi_0_reg_271(4),
      R => '0'
    );
\vi_0_reg_271_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => vi_1_reg_1276(5),
      Q => vi_0_reg_271(5),
      R => '0'
    );
\vi_0_reg_271_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => vi_1_reg_1276(6),
      Q => vi_0_reg_271(6),
      R => '0'
    );
\vi_1_reg_1276[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vi_0_reg_271(0),
      O => vi_1_fu_692_p2(0)
    );
\vi_1_reg_1276[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => vi_0_reg_271(0),
      I1 => vi_0_reg_271(1),
      O => vi_1_fu_692_p2(1)
    );
\vi_1_reg_1276[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => vi_0_reg_271(2),
      I1 => vi_0_reg_271(1),
      I2 => vi_0_reg_271(0),
      O => \vi_1_reg_1276[2]_i_1__0_n_1\
    );
\vi_1_reg_1276[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => vi_0_reg_271(3),
      I1 => vi_0_reg_271(1),
      I2 => vi_0_reg_271(0),
      I3 => vi_0_reg_271(2),
      O => vi_1_fu_692_p2(3)
    );
\vi_1_reg_1276[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => vi_0_reg_271(2),
      I1 => vi_0_reg_271(0),
      I2 => vi_0_reg_271(1),
      I3 => vi_0_reg_271(3),
      I4 => vi_0_reg_271(4),
      O => vi_1_fu_692_p2(4)
    );
\vi_1_reg_1276[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => vi_0_reg_271(5),
      I1 => vi_0_reg_271(2),
      I2 => vi_0_reg_271(0),
      I3 => vi_0_reg_271(1),
      I4 => vi_0_reg_271(3),
      I5 => vi_0_reg_271(4),
      O => vi_1_fu_692_p2(5)
    );
\vi_1_reg_1276[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => vi_0_reg_271(6),
      I1 => \vi_1_reg_1276[6]_i_2_n_1\,
      I2 => vi_0_reg_271(5),
      O => vi_1_fu_692_p2(6)
    );
\vi_1_reg_1276[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => vi_0_reg_271(4),
      I1 => vi_0_reg_271(3),
      I2 => vi_0_reg_271(1),
      I3 => vi_0_reg_271(0),
      I4 => vi_0_reg_271(2),
      O => \vi_1_reg_1276[6]_i_2_n_1\
    );
\vi_1_reg_1276_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => vi_1_fu_692_p2(0),
      Q => vi_1_reg_1276(0),
      R => '0'
    );
\vi_1_reg_1276_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => vi_1_fu_692_p2(1),
      Q => vi_1_reg_1276(1),
      R => '0'
    );
\vi_1_reg_1276_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \vi_1_reg_1276[2]_i_1__0_n_1\,
      Q => vi_1_reg_1276(2),
      R => '0'
    );
\vi_1_reg_1276_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => vi_1_fu_692_p2(3),
      Q => vi_1_reg_1276(3),
      R => '0'
    );
\vi_1_reg_1276_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => vi_1_fu_692_p2(4),
      Q => vi_1_reg_1276(4),
      R => '0'
    );
\vi_1_reg_1276_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => vi_1_fu_692_p2(5),
      Q => vi_1_reg_1276(5),
      R => '0'
    );
\vi_1_reg_1276_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => vi_1_fu_692_p2(6),
      Q => vi_1_reg_1276(6),
      R => '0'
    );
\vi_reg_1343[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vi3_0_reg_316(0),
      O => vi_fu_931_p2(0)
    );
\vi_reg_1343[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => vi3_0_reg_316(0),
      I1 => vi3_0_reg_316(1),
      O => vi_fu_931_p2(1)
    );
\vi_reg_1343[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => vi3_0_reg_316(2),
      I1 => vi3_0_reg_316(0),
      I2 => vi3_0_reg_316(1),
      O => vi_fu_931_p2(2)
    );
\vi_reg_1343[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => vi3_0_reg_316(3),
      I1 => vi3_0_reg_316(1),
      I2 => vi3_0_reg_316(0),
      I3 => vi3_0_reg_316(2),
      O => vi_fu_931_p2(3)
    );
\vi_reg_1343[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => vi3_0_reg_316(2),
      I1 => vi3_0_reg_316(0),
      I2 => vi3_0_reg_316(1),
      I3 => vi3_0_reg_316(3),
      I4 => vi3_0_reg_316(4),
      O => vi_fu_931_p2(4)
    );
\vi_reg_1343[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => vi3_0_reg_316(5),
      I1 => vi3_0_reg_316(2),
      I2 => vi3_0_reg_316(0),
      I3 => vi3_0_reg_316(1),
      I4 => vi3_0_reg_316(3),
      I5 => vi3_0_reg_316(4),
      O => vi_fu_931_p2(5)
    );
\vi_reg_1343[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => vi3_0_reg_316(6),
      I1 => \vi_reg_1343[6]_i_2_n_1\,
      I2 => vi3_0_reg_316(5),
      O => vi_fu_931_p2(6)
    );
\vi_reg_1343[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => vi3_0_reg_316(4),
      I1 => vi3_0_reg_316(3),
      I2 => vi3_0_reg_316(1),
      I3 => vi3_0_reg_316(0),
      I4 => vi3_0_reg_316(2),
      O => \vi_reg_1343[6]_i_2_n_1\
    );
\vi_reg_1343_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => vi_fu_931_p2(0),
      Q => vi_reg_1343(0),
      R => '0'
    );
\vi_reg_1343_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => vi_fu_931_p2(1),
      Q => vi_reg_1343(1),
      R => '0'
    );
\vi_reg_1343_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => vi_fu_931_p2(2),
      Q => vi_reg_1343(2),
      R => '0'
    );
\vi_reg_1343_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => vi_fu_931_p2(3),
      Q => vi_reg_1343(3),
      R => '0'
    );
\vi_reg_1343_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => vi_fu_931_p2(4),
      Q => vi_reg_1343(4),
      R => '0'
    );
\vi_reg_1343_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => vi_fu_931_p2(5),
      Q => vi_reg_1343(5),
      R => '0'
    );
\vi_reg_1343_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => vi_fu_931_p2(6),
      Q => vi_reg_1343(6),
      R => '0'
    );
\vo4_0_reg_304[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808080008080"
    )
        port map (
      I0 => add_ln368_reg_90(1),
      I1 => add_ln368_reg_90(0),
      I2 => p_57_in,
      I3 => available_spaces_vo(1),
      I4 => available_spaces_vo(2),
      I5 => available_spaces_vo(0),
      O => ap_NS_fsm145_out
    );
\vo4_0_reg_304_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => vo_reg_1330(0),
      Q => vo4_0_reg_304(0),
      R => ap_NS_fsm145_out
    );
\vo4_0_reg_304_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => vo_reg_1330(1),
      Q => vo4_0_reg_304(1),
      R => ap_NS_fsm145_out
    );
\vo4_0_reg_304_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => vo_reg_1330(2),
      Q => vo4_0_reg_304(2),
      R => ap_NS_fsm145_out
    );
\vo4_0_reg_304_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => vo_reg_1330(3),
      Q => vo4_0_reg_304(3),
      R => ap_NS_fsm145_out
    );
\vo4_0_reg_304_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => vo_reg_1330(4),
      Q => vo4_0_reg_304(4),
      R => ap_NS_fsm145_out
    );
\vo4_0_reg_304_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => vo_reg_1330(5),
      Q => vo4_0_reg_304(5),
      R => ap_NS_fsm145_out
    );
\vo4_0_reg_304_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => vo_reg_1330(6),
      Q => vo4_0_reg_304(6),
      R => ap_NS_fsm145_out
    );
\vo_0_reg_260_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => vo_1_reg_1258(0),
      Q => vo_0_reg_260(0),
      R => '0'
    );
\vo_0_reg_260_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => vo_1_reg_1258(1),
      Q => vo_0_reg_260(1),
      R => '0'
    );
\vo_0_reg_260_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => vo_1_reg_1258(2),
      Q => vo_0_reg_260(2),
      R => '0'
    );
\vo_0_reg_260_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => vo_1_reg_1258(3),
      Q => vo_0_reg_260(3),
      R => '0'
    );
\vo_0_reg_260_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => vo_1_reg_1258(4),
      Q => vo_0_reg_260(4),
      R => '0'
    );
\vo_0_reg_260_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => vo_1_reg_1258(5),
      Q => vo_0_reg_260(5),
      R => '0'
    );
\vo_0_reg_260_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => vo_1_reg_1258(6),
      Q => vo_0_reg_260(6),
      R => '0'
    );
\vo_1_reg_1258[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vo_0_reg_260(0),
      O => vo_1_fu_630_p2(0)
    );
\vo_1_reg_1258[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => vo_0_reg_260(0),
      I1 => vo_0_reg_260(1),
      O => vo_1_fu_630_p2(1)
    );
\vo_1_reg_1258[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => vo_0_reg_260(2),
      I1 => vo_0_reg_260(0),
      I2 => vo_0_reg_260(1),
      O => vo_1_fu_630_p2(2)
    );
\vo_1_reg_1258[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => vo_0_reg_260(3),
      I1 => vo_0_reg_260(1),
      I2 => vo_0_reg_260(0),
      I3 => vo_0_reg_260(2),
      O => vo_1_fu_630_p2(3)
    );
\vo_1_reg_1258[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => vo_0_reg_260(2),
      I1 => vo_0_reg_260(0),
      I2 => vo_0_reg_260(1),
      I3 => vo_0_reg_260(3),
      I4 => vo_0_reg_260(4),
      O => vo_1_fu_630_p2(4)
    );
\vo_1_reg_1258[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => vo_0_reg_260(5),
      I1 => vo_0_reg_260(2),
      I2 => vo_0_reg_260(0),
      I3 => vo_0_reg_260(1),
      I4 => vo_0_reg_260(3),
      I5 => vo_0_reg_260(4),
      O => vo_1_fu_630_p2(5)
    );
\vo_1_reg_1258[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => vo_0_reg_260(6),
      I1 => \vo_1_reg_1258[6]_i_2_n_1\,
      I2 => vo_0_reg_260(5),
      O => vo_1_fu_630_p2(6)
    );
\vo_1_reg_1258[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => vo_0_reg_260(4),
      I1 => vo_0_reg_260(3),
      I2 => vo_0_reg_260(1),
      I3 => vo_0_reg_260(0),
      I4 => vo_0_reg_260(2),
      O => \vo_1_reg_1258[6]_i_2_n_1\
    );
\vo_1_reg_1258_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => vo_1_fu_630_p2(0),
      Q => vo_1_reg_1258(0),
      R => '0'
    );
\vo_1_reg_1258_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => vo_1_fu_630_p2(1),
      Q => vo_1_reg_1258(1),
      R => '0'
    );
\vo_1_reg_1258_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => vo_1_fu_630_p2(2),
      Q => vo_1_reg_1258(2),
      R => '0'
    );
\vo_1_reg_1258_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => vo_1_fu_630_p2(3),
      Q => vo_1_reg_1258(3),
      R => '0'
    );
\vo_1_reg_1258_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => vo_1_fu_630_p2(4),
      Q => vo_1_reg_1258(4),
      R => '0'
    );
\vo_1_reg_1258_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => vo_1_fu_630_p2(5),
      Q => vo_1_reg_1258(5),
      R => '0'
    );
\vo_1_reg_1258_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => vo_1_fu_630_p2(6),
      Q => vo_1_reg_1258(6),
      R => '0'
    );
\vo_reg_1330[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vo4_0_reg_304(0),
      O => vo_fu_868_p2(0)
    );
\vo_reg_1330[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => vo4_0_reg_304(0),
      I1 => vo4_0_reg_304(1),
      O => vo_fu_868_p2(1)
    );
\vo_reg_1330[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => vo4_0_reg_304(2),
      I1 => vo4_0_reg_304(1),
      I2 => vo4_0_reg_304(0),
      O => \vo_reg_1330[2]_i_1__0_n_1\
    );
\vo_reg_1330[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => vo4_0_reg_304(3),
      I1 => vo4_0_reg_304(2),
      I2 => vo4_0_reg_304(0),
      I3 => vo4_0_reg_304(1),
      O => \vo_reg_1330[3]_i_1__0_n_1\
    );
\vo_reg_1330[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => vo4_0_reg_304(4),
      I1 => vo4_0_reg_304(3),
      I2 => vo4_0_reg_304(1),
      I3 => vo4_0_reg_304(0),
      I4 => vo4_0_reg_304(2),
      O => \vo_reg_1330[4]_i_1__0_n_1\
    );
\vo_reg_1330[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => vo4_0_reg_304(5),
      I1 => vo4_0_reg_304(2),
      I2 => vo4_0_reg_304(0),
      I3 => vo4_0_reg_304(1),
      I4 => vo4_0_reg_304(3),
      I5 => vo4_0_reg_304(4),
      O => vo_fu_868_p2(5)
    );
\vo_reg_1330[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => vo4_0_reg_304(6),
      I1 => vo4_0_reg_304(5),
      I2 => \vo_reg_1330[6]_i_2_n_1\,
      O => vo_fu_868_p2(6)
    );
\vo_reg_1330[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => vo4_0_reg_304(4),
      I1 => vo4_0_reg_304(3),
      I2 => vo4_0_reg_304(1),
      I3 => vo4_0_reg_304(0),
      I4 => vo4_0_reg_304(2),
      O => \vo_reg_1330[6]_i_2_n_1\
    );
\vo_reg_1330_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => vo_fu_868_p2(0),
      Q => vo_reg_1330(0),
      R => '0'
    );
\vo_reg_1330_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => vo_fu_868_p2(1),
      Q => vo_reg_1330(1),
      R => '0'
    );
\vo_reg_1330_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => \vo_reg_1330[2]_i_1__0_n_1\,
      Q => vo_reg_1330(2),
      R => '0'
    );
\vo_reg_1330_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => \vo_reg_1330[3]_i_1__0_n_1\,
      Q => vo_reg_1330(3),
      R => '0'
    );
\vo_reg_1330_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => \vo_reg_1330[4]_i_1__0_n_1\,
      Q => vo_reg_1330(4),
      R => '0'
    );
\vo_reg_1330_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => vo_fu_868_p2(5),
      Q => vo_reg_1330(5),
      R => '0'
    );
\vo_reg_1330_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => vo_fu_868_p2(6),
      Q => vo_reg_1330(6),
      R => '0'
    );
\write_pointer_be[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F00FF00FF80FF00"
    )
        port map (
      I0 => grp_initial_edca_process_fu_240_ap_start_reg_reg_0(4),
      I1 => idle_waited_0_reg_109,
      I2 => \^ap_cs_fsm_reg[5]_0\,
      I3 => write_pointer_be(0),
      I4 => Q(1),
      I5 => write_pointer_be_loa_reg_1120(0),
      O => grp_initial_edca_process_fu_240_write_pointer_be_o(0)
    );
\write_pointer_be[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0F0F4F0F4F0B0F0"
    )
        port map (
      I0 => \available_spaces_vo[0]_i_3\,
      I1 => \^ap_cs_fsm_reg[5]_0\,
      I2 => write_pointer_be(1),
      I3 => Q(1),
      I4 => write_pointer_be_loa_reg_1120(0),
      I5 => write_pointer_be_loa_reg_1120(1),
      O => grp_initial_edca_process_fu_240_write_pointer_be_o(1)
    );
\write_pointer_be_loa_reg_1120_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => write_pointer_be(0),
      Q => write_pointer_be_loa_reg_1120(0),
      R => '0'
    );
\write_pointer_be_loa_reg_1120_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => write_pointer_be(1),
      Q => write_pointer_be_loa_reg_1120(1),
      R => '0'
    );
\write_pointer_bk[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F00FF00FF80FF00"
    )
        port map (
      I0 => grp_initial_edca_process_fu_240_ap_start_reg_reg_0(4),
      I1 => idle_waited_0_reg_109,
      I2 => \^ap_cs_fsm_reg[7]_0\,
      I3 => write_pointer_bk(0),
      I4 => Q(1),
      I5 => write_pointer_bk_loa_reg_1109(0),
      O => grp_initial_edca_process_fu_240_write_pointer_bk_o(0)
    );
\write_pointer_bk[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0F0F4F0F4F0B0F0"
    )
        port map (
      I0 => \available_spaces_vo[0]_i_3\,
      I1 => \^ap_cs_fsm_reg[7]_0\,
      I2 => write_pointer_bk(1),
      I3 => Q(1),
      I4 => write_pointer_bk_loa_reg_1109(0),
      I5 => write_pointer_bk_loa_reg_1109(1),
      O => grp_initial_edca_process_fu_240_write_pointer_bk_o(1)
    );
\write_pointer_bk_loa_reg_1109_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => write_pointer_bk(0),
      Q => write_pointer_bk_loa_reg_1109(0),
      R => '0'
    );
\write_pointer_bk_loa_reg_1109_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => write_pointer_bk(1),
      Q => write_pointer_bk_loa_reg_1109(1),
      R => '0'
    );
\write_pointer_vi[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F00FF00FF80FF00"
    )
        port map (
      I0 => grp_initial_edca_process_fu_240_ap_start_reg_reg_0(4),
      I1 => idle_waited_0_reg_109,
      I2 => \^ap_cs_fsm_reg[3]_0\,
      I3 => write_pointer_vi(0),
      I4 => Q(1),
      I5 => write_pointer_vi_loa_reg_1131(0),
      O => grp_initial_edca_process_fu_240_write_pointer_vi_o(0)
    );
\write_pointer_vi[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0F0F4F0F4F0B0F0"
    )
        port map (
      I0 => \available_spaces_vo[0]_i_3\,
      I1 => \^ap_cs_fsm_reg[3]_0\,
      I2 => write_pointer_vi(1),
      I3 => Q(1),
      I4 => write_pointer_vi_loa_reg_1131(0),
      I5 => write_pointer_vi_loa_reg_1131(1),
      O => grp_initial_edca_process_fu_240_write_pointer_vi_o(1)
    );
\write_pointer_vi_loa_reg_1131_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => write_pointer_vi(0),
      Q => write_pointer_vi_loa_reg_1131(0),
      R => '0'
    );
\write_pointer_vi_loa_reg_1131_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => write_pointer_vi(1),
      Q => write_pointer_vi_loa_reg_1131(1),
      R => '0'
    );
\write_pointer_vo[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F00FF80FF00FF00"
    )
        port map (
      I0 => grp_initial_edca_process_fu_240_ap_start_reg_reg_0(4),
      I1 => idle_waited_0_reg_109,
      I2 => \^ap_cs_fsm_reg[1]_0\,
      I3 => write_pointer_vo(0),
      I4 => write_pointer_vo_loa_reg_1142(0),
      I5 => Q(1),
      O => grp_initial_edca_process_fu_240_write_pointer_vo_o(0)
    );
\write_pointer_vo[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFBFFFF04400000"
    )
        port map (
      I0 => \available_spaces_vo[0]_i_3\,
      I1 => \^ap_cs_fsm_reg[1]_0\,
      I2 => write_pointer_vo_loa_reg_1142(0),
      I3 => write_pointer_vo_loa_reg_1142(1),
      I4 => Q(1),
      I5 => write_pointer_vo(1),
      O => grp_initial_edca_process_fu_240_write_pointer_vo_o(1)
    );
\write_pointer_vo_loa_reg_1142_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => write_pointer_vo(0),
      Q => write_pointer_vo_loa_reg_1142(0),
      R => '0'
    );
\write_pointer_vo_loa_reg_1142_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_57_in,
      D => write_pointer_vo(1),
      Q => write_pointer_vo_loa_reg_1142(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ma_unitdatax_requdEe_ram is
  port (
    ap_clk_0 : out STD_LOGIC;
    ap_clk_1 : out STD_LOGIC;
    ap_clk_2 : out STD_LOGIC;
    ap_clk_3 : out STD_LOGIC;
    ap_clk_4 : out STD_LOGIC;
    ap_clk_5 : out STD_LOGIC;
    ap_clk_6 : out STD_LOGIC;
    ap_clk_7 : out STD_LOGIC;
    ap_clk_8 : out STD_LOGIC;
    ap_clk_9 : out STD_LOGIC;
    ap_clk_10 : out STD_LOGIC;
    ap_clk_11 : out STD_LOGIC;
    ap_clk_12 : out STD_LOGIC;
    ap_clk_13 : out STD_LOGIC;
    ap_clk_14 : out STD_LOGIC;
    ap_clk_15 : out STD_LOGIC;
    \q0_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    data_q0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    llc_data_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[7]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_0_63_0_0__6_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ma_unitdatax_requdEe_ram;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ma_unitdatax_requdEe_ram is
  signal ram_reg_0_63_0_0_i_1_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 560;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_ma_unitdatax_request_fu_344/llc_data_U/ma_unitdatax_requdEe_ram_U/ram";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 64;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 69;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__0\ : label is 560;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__0\ : label is "grp_ma_unitdatax_request_fu_344/llc_data_U/ma_unitdatax_requdEe_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__0\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__0\ : label is 64;
  attribute ram_addr_end of \ram_reg_0_15_0_0__0\ : label is 69;
  attribute ram_offset of \ram_reg_0_15_0_0__0\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__0\ : label is 1;
  attribute ram_slice_end of \ram_reg_0_15_0_0__0\ : label is 1;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__1\ : label is 560;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__1\ : label is "grp_ma_unitdatax_request_fu_344/llc_data_U/ma_unitdatax_requdEe_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__1\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__1\ : label is 64;
  attribute ram_addr_end of \ram_reg_0_15_0_0__1\ : label is 69;
  attribute ram_offset of \ram_reg_0_15_0_0__1\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__1\ : label is 2;
  attribute ram_slice_end of \ram_reg_0_15_0_0__1\ : label is 2;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__2\ : label is 560;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__2\ : label is "grp_ma_unitdatax_request_fu_344/llc_data_U/ma_unitdatax_requdEe_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__2\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__2\ : label is 64;
  attribute ram_addr_end of \ram_reg_0_15_0_0__2\ : label is 69;
  attribute ram_offset of \ram_reg_0_15_0_0__2\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__2\ : label is 3;
  attribute ram_slice_end of \ram_reg_0_15_0_0__2\ : label is 3;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__3\ : label is 560;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__3\ : label is "grp_ma_unitdatax_request_fu_344/llc_data_U/ma_unitdatax_requdEe_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__3\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__3\ : label is 64;
  attribute ram_addr_end of \ram_reg_0_15_0_0__3\ : label is 69;
  attribute ram_offset of \ram_reg_0_15_0_0__3\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__3\ : label is 4;
  attribute ram_slice_end of \ram_reg_0_15_0_0__3\ : label is 4;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__4\ : label is 560;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__4\ : label is "grp_ma_unitdatax_request_fu_344/llc_data_U/ma_unitdatax_requdEe_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__4\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__4\ : label is 64;
  attribute ram_addr_end of \ram_reg_0_15_0_0__4\ : label is 69;
  attribute ram_offset of \ram_reg_0_15_0_0__4\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__4\ : label is 5;
  attribute ram_slice_end of \ram_reg_0_15_0_0__4\ : label is 5;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__5\ : label is 560;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__5\ : label is "grp_ma_unitdatax_request_fu_344/llc_data_U/ma_unitdatax_requdEe_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__5\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__5\ : label is 64;
  attribute ram_addr_end of \ram_reg_0_15_0_0__5\ : label is 69;
  attribute ram_offset of \ram_reg_0_15_0_0__5\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__5\ : label is 6;
  attribute ram_slice_end of \ram_reg_0_15_0_0__5\ : label is 6;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__6\ : label is 560;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__6\ : label is "grp_ma_unitdatax_request_fu_344/llc_data_U/ma_unitdatax_requdEe_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__6\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__6\ : label is 64;
  attribute ram_addr_end of \ram_reg_0_15_0_0__6\ : label is 69;
  attribute ram_offset of \ram_reg_0_15_0_0__6\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__6\ : label is 7;
  attribute ram_slice_end of \ram_reg_0_15_0_0__6\ : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_63_0_0 : label is 560;
  attribute RTL_RAM_NAME of ram_reg_0_63_0_0 : label is "grp_ma_unitdatax_request_fu_344/llc_data_U/ma_unitdatax_requdEe_ram_U/ram";
  attribute ram_addr_begin of ram_reg_0_63_0_0 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_0_0 : label is 63;
  attribute ram_offset of ram_reg_0_63_0_0 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_0_0 : label is 0;
  attribute ram_slice_end of ram_reg_0_63_0_0 : label is 0;
  attribute RTL_RAM_BITS of \ram_reg_0_63_0_0__0\ : label is 560;
  attribute RTL_RAM_NAME of \ram_reg_0_63_0_0__0\ : label is "grp_ma_unitdatax_request_fu_344/llc_data_U/ma_unitdatax_requdEe_ram_U/ram";
  attribute ram_addr_begin of \ram_reg_0_63_0_0__0\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_63_0_0__0\ : label is 63;
  attribute ram_offset of \ram_reg_0_63_0_0__0\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_63_0_0__0\ : label is 1;
  attribute ram_slice_end of \ram_reg_0_63_0_0__0\ : label is 1;
  attribute RTL_RAM_BITS of \ram_reg_0_63_0_0__1\ : label is 560;
  attribute RTL_RAM_NAME of \ram_reg_0_63_0_0__1\ : label is "grp_ma_unitdatax_request_fu_344/llc_data_U/ma_unitdatax_requdEe_ram_U/ram";
  attribute ram_addr_begin of \ram_reg_0_63_0_0__1\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_63_0_0__1\ : label is 63;
  attribute ram_offset of \ram_reg_0_63_0_0__1\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_63_0_0__1\ : label is 2;
  attribute ram_slice_end of \ram_reg_0_63_0_0__1\ : label is 2;
  attribute RTL_RAM_BITS of \ram_reg_0_63_0_0__2\ : label is 560;
  attribute RTL_RAM_NAME of \ram_reg_0_63_0_0__2\ : label is "grp_ma_unitdatax_request_fu_344/llc_data_U/ma_unitdatax_requdEe_ram_U/ram";
  attribute ram_addr_begin of \ram_reg_0_63_0_0__2\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_63_0_0__2\ : label is 63;
  attribute ram_offset of \ram_reg_0_63_0_0__2\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_63_0_0__2\ : label is 3;
  attribute ram_slice_end of \ram_reg_0_63_0_0__2\ : label is 3;
  attribute RTL_RAM_BITS of \ram_reg_0_63_0_0__3\ : label is 560;
  attribute RTL_RAM_NAME of \ram_reg_0_63_0_0__3\ : label is "grp_ma_unitdatax_request_fu_344/llc_data_U/ma_unitdatax_requdEe_ram_U/ram";
  attribute ram_addr_begin of \ram_reg_0_63_0_0__3\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_63_0_0__3\ : label is 63;
  attribute ram_offset of \ram_reg_0_63_0_0__3\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_63_0_0__3\ : label is 4;
  attribute ram_slice_end of \ram_reg_0_63_0_0__3\ : label is 4;
  attribute RTL_RAM_BITS of \ram_reg_0_63_0_0__4\ : label is 560;
  attribute RTL_RAM_NAME of \ram_reg_0_63_0_0__4\ : label is "grp_ma_unitdatax_request_fu_344/llc_data_U/ma_unitdatax_requdEe_ram_U/ram";
  attribute ram_addr_begin of \ram_reg_0_63_0_0__4\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_63_0_0__4\ : label is 63;
  attribute ram_offset of \ram_reg_0_63_0_0__4\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_63_0_0__4\ : label is 5;
  attribute ram_slice_end of \ram_reg_0_63_0_0__4\ : label is 5;
  attribute RTL_RAM_BITS of \ram_reg_0_63_0_0__5\ : label is 560;
  attribute RTL_RAM_NAME of \ram_reg_0_63_0_0__5\ : label is "grp_ma_unitdatax_request_fu_344/llc_data_U/ma_unitdatax_requdEe_ram_U/ram";
  attribute ram_addr_begin of \ram_reg_0_63_0_0__5\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_63_0_0__5\ : label is 63;
  attribute ram_offset of \ram_reg_0_63_0_0__5\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_63_0_0__5\ : label is 6;
  attribute ram_slice_end of \ram_reg_0_63_0_0__5\ : label is 6;
  attribute RTL_RAM_BITS of \ram_reg_0_63_0_0__6\ : label is 560;
  attribute RTL_RAM_NAME of \ram_reg_0_63_0_0__6\ : label is "grp_ma_unitdatax_request_fu_344/llc_data_U/ma_unitdatax_requdEe_ram_U/ram";
  attribute ram_addr_begin of \ram_reg_0_63_0_0__6\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_63_0_0__6\ : label is 63;
  attribute ram_offset of \ram_reg_0_63_0_0__6\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_63_0_0__6\ : label is 7;
  attribute ram_slice_end of \ram_reg_0_63_0_0__6\ : label is 7;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \q0_reg[7]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \q0_reg[7]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \q0_reg[7]_0\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \q0_reg[7]_0\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \q0_reg[7]_0\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => \q0_reg[7]_0\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => \q0_reg[7]_0\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => \q0_reg[7]_0\(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => llc_data_address0(0),
      A1 => llc_data_address0(1),
      A2 => llc_data_address0(2),
      A3 => llc_data_address0(3),
      A4 => '0',
      D => data_q0(0),
      O => ap_clk_1,
      WCLK => ap_clk,
      WE => \q0_reg[7]_1\
    );
\ram_reg_0_15_0_0__0\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => llc_data_address0(0),
      A1 => llc_data_address0(1),
      A2 => llc_data_address0(2),
      A3 => llc_data_address0(3),
      A4 => '0',
      D => data_q0(1),
      O => ap_clk_3,
      WCLK => ap_clk,
      WE => \q0_reg[7]_1\
    );
\ram_reg_0_15_0_0__1\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => llc_data_address0(0),
      A1 => llc_data_address0(1),
      A2 => llc_data_address0(2),
      A3 => llc_data_address0(3),
      A4 => '0',
      D => data_q0(2),
      O => ap_clk_5,
      WCLK => ap_clk,
      WE => \q0_reg[7]_1\
    );
\ram_reg_0_15_0_0__2\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => llc_data_address0(0),
      A1 => llc_data_address0(1),
      A2 => llc_data_address0(2),
      A3 => llc_data_address0(3),
      A4 => '0',
      D => data_q0(3),
      O => ap_clk_7,
      WCLK => ap_clk,
      WE => \q0_reg[7]_1\
    );
\ram_reg_0_15_0_0__3\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => llc_data_address0(0),
      A1 => llc_data_address0(1),
      A2 => llc_data_address0(2),
      A3 => llc_data_address0(3),
      A4 => '0',
      D => data_q0(4),
      O => ap_clk_9,
      WCLK => ap_clk,
      WE => \q0_reg[7]_1\
    );
\ram_reg_0_15_0_0__4\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => llc_data_address0(0),
      A1 => llc_data_address0(1),
      A2 => llc_data_address0(2),
      A3 => llc_data_address0(3),
      A4 => '0',
      D => data_q0(5),
      O => ap_clk_11,
      WCLK => ap_clk,
      WE => \q0_reg[7]_1\
    );
\ram_reg_0_15_0_0__5\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => llc_data_address0(0),
      A1 => llc_data_address0(1),
      A2 => llc_data_address0(2),
      A3 => llc_data_address0(3),
      A4 => '0',
      D => data_q0(6),
      O => ap_clk_13,
      WCLK => ap_clk,
      WE => \q0_reg[7]_1\
    );
\ram_reg_0_15_0_0__6\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => llc_data_address0(0),
      A1 => llc_data_address0(1),
      A2 => llc_data_address0(2),
      A3 => llc_data_address0(3),
      A4 => '0',
      D => data_q0(7),
      O => ap_clk_15,
      WCLK => ap_clk,
      WE => \q0_reg[7]_1\
    );
ram_reg_0_63_0_0: unisim.vcomponents.RAM64X1S
     port map (
      A0 => llc_data_address0(0),
      A1 => llc_data_address0(1),
      A2 => llc_data_address0(2),
      A3 => llc_data_address0(3),
      A4 => llc_data_address0(4),
      A5 => llc_data_address0(5),
      D => data_q0(0),
      O => ap_clk_0,
      WCLK => ap_clk,
      WE => ram_reg_0_63_0_0_i_1_n_1
    );
\ram_reg_0_63_0_0__0\: unisim.vcomponents.RAM64X1S
     port map (
      A0 => llc_data_address0(0),
      A1 => llc_data_address0(1),
      A2 => llc_data_address0(2),
      A3 => llc_data_address0(3),
      A4 => llc_data_address0(4),
      A5 => llc_data_address0(5),
      D => data_q0(1),
      O => ap_clk_2,
      WCLK => ap_clk,
      WE => ram_reg_0_63_0_0_i_1_n_1
    );
\ram_reg_0_63_0_0__1\: unisim.vcomponents.RAM64X1S
     port map (
      A0 => llc_data_address0(0),
      A1 => llc_data_address0(1),
      A2 => llc_data_address0(2),
      A3 => llc_data_address0(3),
      A4 => llc_data_address0(4),
      A5 => llc_data_address0(5),
      D => data_q0(2),
      O => ap_clk_4,
      WCLK => ap_clk,
      WE => ram_reg_0_63_0_0_i_1_n_1
    );
\ram_reg_0_63_0_0__2\: unisim.vcomponents.RAM64X1S
     port map (
      A0 => llc_data_address0(0),
      A1 => llc_data_address0(1),
      A2 => llc_data_address0(2),
      A3 => llc_data_address0(3),
      A4 => llc_data_address0(4),
      A5 => llc_data_address0(5),
      D => data_q0(3),
      O => ap_clk_6,
      WCLK => ap_clk,
      WE => ram_reg_0_63_0_0_i_1_n_1
    );
\ram_reg_0_63_0_0__3\: unisim.vcomponents.RAM64X1S
     port map (
      A0 => llc_data_address0(0),
      A1 => llc_data_address0(1),
      A2 => llc_data_address0(2),
      A3 => llc_data_address0(3),
      A4 => llc_data_address0(4),
      A5 => llc_data_address0(5),
      D => data_q0(4),
      O => ap_clk_8,
      WCLK => ap_clk,
      WE => ram_reg_0_63_0_0_i_1_n_1
    );
\ram_reg_0_63_0_0__4\: unisim.vcomponents.RAM64X1S
     port map (
      A0 => llc_data_address0(0),
      A1 => llc_data_address0(1),
      A2 => llc_data_address0(2),
      A3 => llc_data_address0(3),
      A4 => llc_data_address0(4),
      A5 => llc_data_address0(5),
      D => data_q0(5),
      O => ap_clk_10,
      WCLK => ap_clk,
      WE => ram_reg_0_63_0_0_i_1_n_1
    );
\ram_reg_0_63_0_0__5\: unisim.vcomponents.RAM64X1S
     port map (
      A0 => llc_data_address0(0),
      A1 => llc_data_address0(1),
      A2 => llc_data_address0(2),
      A3 => llc_data_address0(3),
      A4 => llc_data_address0(4),
      A5 => llc_data_address0(5),
      D => data_q0(6),
      O => ap_clk_12,
      WCLK => ap_clk,
      WE => ram_reg_0_63_0_0_i_1_n_1
    );
\ram_reg_0_63_0_0__6\: unisim.vcomponents.RAM64X1S
     port map (
      A0 => llc_data_address0(0),
      A1 => llc_data_address0(1),
      A2 => llc_data_address0(2),
      A3 => llc_data_address0(3),
      A4 => llc_data_address0(4),
      A5 => llc_data_address0(5),
      D => data_q0(7),
      O => ap_clk_14,
      WCLK => ap_clk,
      WE => ram_reg_0_63_0_0_i_1_n_1
    );
ram_reg_0_63_0_0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => \ram_reg_0_63_0_0__6_0\(0),
      O => ram_reg_0_63_0_0_i_1_n_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ma_unitdatax_requeOg_ram is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[10]\ : out STD_LOGIC;
    \mac_frame_q0[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    mac_data_ce1 : in STD_LOGIC;
    mac_data_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mac_data_we1 : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mac_frame_q0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ma_unitdatax_requeOg_ram;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ma_unitdatax_requeOg_ram is
  signal grp_ma_unitdatax_request_fu_344_edca_queues_d0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 800;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "grp_ma_unitdatax_request_fu_344/mac_data_U/ma_unitdatax_requeOg_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 896;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"111",
      ADDRARDADDR(10 downto 4) => ADDRARDADDR(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 11) => B"111",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 8) => B"00000000",
      DIBDI(7 downto 0) => DIBDI(7 downto 0),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => grp_ma_unitdatax_request_fu_344_edca_queues_d0(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => mac_data_ce1,
      ENBWREN => mac_data_ce0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => mac_data_we1,
      WEA(0) => mac_data_we1,
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
\ram_reg_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => mac_frame_q0(7),
      I1 => ram_reg_0(0),
      I2 => ram_reg_0(1),
      I3 => grp_ma_unitdatax_request_fu_344_edca_queues_d0(7),
      O => \mac_frame_q0[7]\(7)
    );
\ram_reg_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => mac_frame_q0(6),
      I1 => ram_reg_0(0),
      I2 => ram_reg_0(1),
      I3 => grp_ma_unitdatax_request_fu_344_edca_queues_d0(6),
      O => \mac_frame_q0[7]\(6)
    );
\ram_reg_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => mac_frame_q0(5),
      I1 => ram_reg_0(0),
      I2 => ram_reg_0(1),
      I3 => grp_ma_unitdatax_request_fu_344_edca_queues_d0(5),
      O => \mac_frame_q0[7]\(5)
    );
\ram_reg_i_16__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => mac_frame_q0(4),
      I1 => ram_reg_0(0),
      I2 => ram_reg_0(1),
      I3 => grp_ma_unitdatax_request_fu_344_edca_queues_d0(4),
      O => \mac_frame_q0[7]\(4)
    );
\ram_reg_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => mac_frame_q0(3),
      I1 => ram_reg_0(0),
      I2 => ram_reg_0(1),
      I3 => grp_ma_unitdatax_request_fu_344_edca_queues_d0(3),
      O => \mac_frame_q0[7]\(3)
    );
\ram_reg_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => mac_frame_q0(2),
      I1 => ram_reg_0(0),
      I2 => ram_reg_0(1),
      I3 => grp_ma_unitdatax_request_fu_344_edca_queues_d0(2),
      O => \mac_frame_q0[7]\(2)
    );
\ram_reg_i_19__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => mac_frame_q0(1),
      I1 => ram_reg_0(0),
      I2 => ram_reg_0(1),
      I3 => grp_ma_unitdatax_request_fu_344_edca_queues_d0(1),
      O => \mac_frame_q0[7]\(1)
    );
\ram_reg_i_20__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => mac_frame_q0(0),
      I1 => ram_reg_0(0),
      I2 => ram_reg_0(1),
      I3 => grp_ma_unitdatax_request_fu_344_edca_queues_d0(0),
      O => \mac_frame_q0[7]\(0)
    );
ram_reg_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(2),
      O => \ap_CS_fsm_reg[10]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_phy_data_request is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    ap_NS_fsm125_out : in STD_LOGIC;
    grp_phy_data_request_fu_422_ap_start_reg : in STD_LOGIC;
    icmp_ln16_reg_584 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    icmp_ln16_fu_490_p2 : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_phy_data_request;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_phy_data_request is
  signal \ap_CS_fsm_reg_n_1_[0]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal grp_phy_data_request_fu_422_ap_ready : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__30\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__26\ : label is "soft_lutpair273";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute SOFT_HLUTNM of \count[6]_i_2\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of grp_phy_data_request_fu_422_ap_start_reg_i_1 : label is "soft_lutpair274";
begin
\ap_CS_fsm[0]_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[0]\,
      I1 => grp_phy_data_request_fu_422_ap_start_reg,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAFBAAAAAAAA"
    )
        port map (
      I0 => ap_NS_fsm125_out,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => grp_phy_data_request_fu_422_ap_start_reg,
      I3 => icmp_ln16_reg_584,
      I4 => grp_phy_data_request_fu_422_ap_ready,
      I5 => Q(1),
      O => D(1)
    );
\ap_CS_fsm[1]_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => grp_phy_data_request_fu_422_ap_ready,
      I1 => grp_phy_data_request_fu_422_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[9]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFAEAAAAAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => grp_phy_data_request_fu_422_ap_start_reg,
      I3 => icmp_ln16_reg_584,
      I4 => grp_phy_data_request_fu_422_ap_ready,
      I5 => Q(1),
      O => D(0)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_1_[0]\,
      S => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => grp_phy_data_request_fu_422_ap_ready,
      R => ap_rst
    );
\count[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8AAA8A8"
    )
        port map (
      I0 => Q(1),
      I1 => grp_phy_data_request_fu_422_ap_ready,
      I2 => icmp_ln16_reg_584,
      I3 => grp_phy_data_request_fu_422_ap_start_reg,
      I4 => \ap_CS_fsm_reg_n_1_[0]\,
      O => E(0)
    );
grp_phy_data_request_fu_422_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7530"
    )
        port map (
      I0 => grp_phy_data_request_fu_422_ap_ready,
      I1 => icmp_ln16_fu_490_p2,
      I2 => ap_NS_fsm125_out,
      I3 => grp_phy_data_request_fu_422_ap_start_reg,
      O => \ap_CS_fsm_reg[1]_0\
    );
\i_0_reg_208[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000A2AAAAAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => grp_phy_data_request_fu_422_ap_start_reg,
      I3 => icmp_ln16_reg_584,
      I4 => grp_phy_data_request_fu_422_ap_ready,
      I5 => Q(1),
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_edca_qfYi_ram is
  port (
    mac_frame_d0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \mul_ln153_reg_1226_reg[-1111111105]\ : out STD_LOGIC;
    \mul_ln127_reg_1242_reg[-1111111105]\ : out STD_LOGIC;
    \mul_ln127_reg_1242_reg[-1111111105]_0\ : out STD_LOGIC;
    \mul_ln153_reg_1226_reg[-1111111105]_0\ : out STD_LOGIC;
    \mul_ln127_reg_1242_reg[-1111111105]_1\ : out STD_LOGIC;
    \mul_ln127_reg_1242_reg[-1111111105]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    \mul_ln140_reg_1234_reg[-1111111105]\ : out STD_LOGIC;
    \mul_ln127_reg_1242_reg[-1111111106]\ : out STD_LOGIC;
    \mul_ln140_reg_1234_reg[-1111111105]_0\ : out STD_LOGIC;
    \mul_ln127_reg_1242_reg[-1111111106]_0\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    edca_queues_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    zext_ln127_1_fu_1005_p1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    p_0_in_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    zext_ln127_1_fu_1005_p1_1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    zext_ln140_1_fu_942_p1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    zext_ln140_1_fu_942_p1_2 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_edca_qfYi_ram;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_edca_qfYi_ram is
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 12800;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "edca_queues_U/send_frame_edca_qfYi_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ram_reg_i_73 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of ram_reg_i_77 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of ram_reg_i_85 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of ram_reg_i_89 : label is "soft_lutpair1";
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 3) => ADDRARDADDR(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => mac_frame_d0(7 downto 0),
      DOBDO(15 downto 0) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => edca_queues_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
ram_reg_i_152: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0155"
    )
        port map (
      I0 => p_0_in_0(3),
      I1 => p_0_in_0(0),
      I2 => p_0_in_0(1),
      I3 => p_0_in_0(2),
      O => \mul_ln153_reg_1226_reg[-1111111105]_0\
    );
ram_reg_i_156: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0155"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(0),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      O => \mul_ln153_reg_1226_reg[-1111111105]\
    );
ram_reg_i_162: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => zext_ln140_1_fu_942_p1_2(1),
      I1 => zext_ln140_1_fu_942_p1_2(0),
      I2 => zext_ln140_1_fu_942_p1_2(2),
      O => \mul_ln140_reg_1234_reg[-1111111105]_0\
    );
ram_reg_i_167: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => zext_ln140_1_fu_942_p1(1),
      I1 => zext_ln140_1_fu_942_p1(0),
      I2 => zext_ln140_1_fu_942_p1(2),
      O => \mul_ln140_reg_1234_reg[-1111111105]\
    );
\ram_reg_i_26__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \ap_CS_fsm_reg[1]\
    );
ram_reg_i_73: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => zext_ln127_1_fu_1005_p1_1(3),
      I1 => zext_ln127_1_fu_1005_p1_1(2),
      I2 => zext_ln127_1_fu_1005_p1_1(0),
      I3 => zext_ln127_1_fu_1005_p1_1(1),
      O => \mul_ln127_reg_1242_reg[-1111111105]_2\
    );
ram_reg_i_77: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => zext_ln127_1_fu_1005_p1(3),
      I1 => zext_ln127_1_fu_1005_p1(2),
      I2 => zext_ln127_1_fu_1005_p1(0),
      I3 => zext_ln127_1_fu_1005_p1(1),
      O => \mul_ln127_reg_1242_reg[-1111111105]_0\
    );
ram_reg_i_85: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA9555"
    )
        port map (
      I0 => zext_ln127_1_fu_1005_p1_1(4),
      I1 => zext_ln127_1_fu_1005_p1_1(1),
      I2 => zext_ln127_1_fu_1005_p1_1(0),
      I3 => zext_ln127_1_fu_1005_p1_1(2),
      I4 => zext_ln127_1_fu_1005_p1_1(3),
      O => \mul_ln127_reg_1242_reg[-1111111105]_1\
    );
ram_reg_i_89: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA9555"
    )
        port map (
      I0 => zext_ln127_1_fu_1005_p1(4),
      I1 => zext_ln127_1_fu_1005_p1(1),
      I2 => zext_ln127_1_fu_1005_p1(0),
      I3 => zext_ln127_1_fu_1005_p1(2),
      I4 => zext_ln127_1_fu_1005_p1(3),
      O => \mul_ln127_reg_1242_reg[-1111111105]\
    );
\ram_reg_i_95__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => zext_ln127_1_fu_1005_p1_1(1),
      I1 => zext_ln127_1_fu_1005_p1_1(0),
      I2 => zext_ln127_1_fu_1005_p1_1(2),
      O => \mul_ln127_reg_1242_reg[-1111111106]_0\
    );
\ram_reg_i_97__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => zext_ln127_1_fu_1005_p1(1),
      I1 => zext_ln127_1_fu_1005_p1(0),
      I2 => zext_ln127_1_fu_1005_p1(2),
      O => \mul_ln127_reg_1242_reg[-1111111106]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_DSP48_0 is
  port (
    P : out STD_LOGIC_VECTOR ( 16 downto 0 );
    ap_NS_fsm1 : out STD_LOGIC;
    p_0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    p_1 : out STD_LOGIC;
    p_2 : out STD_LOGIC;
    p_3 : out STD_LOGIC;
    p_4 : out STD_LOGIC;
    p_5 : out STD_LOGIC;
    p_6 : out STD_LOGIC;
    p_7 : out STD_LOGIC;
    p_8 : out STD_LOGIC;
    p_9 : out STD_LOGIC;
    p_10 : out STD_LOGIC;
    p_11 : out STD_LOGIC;
    p_12 : out STD_LOGIC;
    p_13 : out STD_LOGIC;
    p_14 : out STD_LOGIC;
    p_15 : out STD_LOGIC;
    p_16 : out STD_LOGIC;
    p_17 : out STD_LOGIC;
    p_18 : out STD_LOGIC;
    p_19 : out STD_LOGIC;
    p_20 : out STD_LOGIC;
    p_21 : out STD_LOGIC;
    p_22 : out STD_LOGIC;
    p_23 : out STD_LOGIC;
    p_24 : out STD_LOGIC;
    p_25 : out STD_LOGIC;
    p_26 : out STD_LOGIC;
    p_27 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 30 downto 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    p_28 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    zext_ln13_1_fu_95_p1 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \trunc_ln14_reg_176[27]_i_14__4_0\ : in STD_LOGIC;
    \trunc_ln14_reg_176[27]_i_14__4_1\ : in STD_LOGIC;
    grp_random_int_gen_fu_37_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln14_reg_176[27]_i_14__4_2\ : in STD_LOGIC;
    \trunc_ln14_reg_176[23]_i_4__2\ : in STD_LOGIC;
    \trunc_ln14_reg_176[23]_i_4__2_0\ : in STD_LOGIC;
    \trunc_ln14_reg_176[30]_i_4__2\ : in STD_LOGIC;
    \tmp_1_reg_181_reg[0]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \trunc_ln14_reg_176_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[23]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[27]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_1_reg_181_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_DSP48_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_DSP48_0 is
  signal \^p\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^ap_ns_fsm1\ : STD_LOGIC;
  signal high_2_reg_166 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \^p_0\ : STD_LOGIC;
  signal \^p_4\ : STD_LOGIC;
  signal \^p_5\ : STD_LOGIC;
  signal p_n_74 : STD_LOGIC;
  signal \trunc_ln14_reg_176[27]_i_18__4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_17__4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_18__4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_19__4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_20__4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_21__4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_22__4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_23__4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_24__4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_25__4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_26__4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_27__4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_28__4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_29__5_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_30__4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_31__4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_32__4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_33__4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[11]_i_1__4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[11]_i_1__4_n_2\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[11]_i_1__4_n_3\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[11]_i_1__4_n_4\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[15]_i_1__4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[15]_i_1__4_n_2\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[15]_i_1__4_n_3\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[15]_i_1__4_n_4\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[19]_i_1__4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[19]_i_1__4_n_2\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[19]_i_1__4_n_3\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[19]_i_1__4_n_4\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[23]_i_1__4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[23]_i_1__4_n_2\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[23]_i_1__4_n_3\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[23]_i_1__4_n_4\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[27]_i_1__4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[27]_i_1__4_n_2\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[27]_i_1__4_n_3\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[27]_i_1__4_n_4\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[30]_i_1__4_n_2\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[30]_i_1__4_n_3\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[30]_i_1__4_n_4\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[3]_i_1__4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[3]_i_1__4_n_2\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[3]_i_1__4_n_3\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[3]_i_1__4_n_4\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[7]_i_1__4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[7]_i_1__4_n_2\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[7]_i_1__4_n_3\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[7]_i_1__4_n_4\ : STD_LOGIC;
  signal x_fu_99_p2 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 33 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_trunc_ln14_reg_176_reg[30]_i_1__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-12 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \trunc_ln14_reg_176[27]_i_15__4\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \trunc_ln14_reg_176[27]_i_7__4\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \trunc_ln14_reg_176[27]_i_9__4\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \trunc_ln14_reg_176[30]_i_11__4\ : label is "soft_lutpair349";
begin
  P(16 downto 0) <= \^p\(16 downto 0);
  ap_NS_fsm1 <= \^ap_ns_fsm1\;
  p_0 <= \^p_0\;
  p_4 <= \^p_4\;
  p_5 <= \^p_5\;
\add_ln13_fu_90_p2_carry_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^p\(4),
      O => S(2)
    );
\add_ln13_fu_90_p2_carry_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^p\(3),
      O => S(1)
    );
\add_ln13_fu_90_p2_carry_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^p\(2),
      O => S(0)
    );
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => p_28(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"001011110010001111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \^ap_ns_fsm1\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 33) => NLW_p_RnM_P_UNCONNECTED(47 downto 33),
      P(32) => p_n_74,
      P(31 downto 16) => \^p\(16 downto 1),
      P(15 downto 1) => high_2_reg_166(15 downto 1),
      P(0) => \^p\(0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
\p_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_random_int_gen_fu_37_ap_start_reg,
      I1 => Q(0),
      O => \^ap_ns_fsm1\
    );
\trunc_ln14_reg_176[19]_i_6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020000000200"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(1),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(2),
      I3 => \trunc_ln14_reg_176[30]_i_21__4_n_1\,
      I4 => zext_ln13_1_fu_95_p1(0),
      I5 => \trunc_ln14_reg_176[30]_i_22__4_n_1\,
      O => p_9
    );
\trunc_ln14_reg_176[23]_i_6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(1),
      I1 => zext_ln13_1_fu_95_p1(0),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => zext_ln13_1_fu_95_p1(2),
      I4 => high_2_reg_166(15),
      I5 => \trunc_ln14_reg_176[30]_i_29__5_n_1\,
      O => p_25
    );
\trunc_ln14_reg_176[23]_i_7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888800080008000"
    )
        port map (
      I0 => \trunc_ln14_reg_176[23]_i_4__2\,
      I1 => \trunc_ln14_reg_176[23]_i_4__2_0\,
      I2 => \^p_0\,
      I3 => high_2_reg_166(15),
      I4 => \trunc_ln14_reg_176[30]_i_29__5_n_1\,
      I5 => high_2_reg_166(14),
      O => p_6
    );
\trunc_ln14_reg_176[23]_i_8__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888800000008000"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(1),
      I1 => \trunc_ln14_reg_176[23]_i_4__2_0\,
      I2 => high_2_reg_166(15),
      I3 => \trunc_ln14_reg_176[30]_i_29__5_n_1\,
      I4 => zext_ln13_1_fu_95_p1(0),
      I5 => \trunc_ln14_reg_176[30]_i_32__4_n_1\,
      O => p_21
    );
\trunc_ln14_reg_176[27]_i_10__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00C0C0AAAA0000"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_32__4_n_1\,
      I1 => high_2_reg_166(15),
      I2 => \trunc_ln14_reg_176[30]_i_29__5_n_1\,
      I3 => \trunc_ln14_reg_176[30]_i_30__4_n_1\,
      I4 => zext_ln13_1_fu_95_p1(1),
      I5 => zext_ln13_1_fu_95_p1(0),
      O => p_20
    );
\trunc_ln14_reg_176[27]_i_11__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_31__4_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_26__4_n_1\,
      I2 => zext_ln13_1_fu_95_p1(0),
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => \trunc_ln14_reg_176[30]_i_33__4_n_1\,
      I5 => \trunc_ln14_reg_176[30]_i_25__4_n_1\,
      O => p_18
    );
\trunc_ln14_reg_176[27]_i_12__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111100010001000"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(0),
      I1 => zext_ln13_1_fu_95_p1(1),
      I2 => \^p_0\,
      I3 => high_2_reg_166(1),
      I4 => \trunc_ln14_reg_176[30]_i_29__5_n_1\,
      I5 => \^p\(0),
      O => p_13
    );
\trunc_ln14_reg_176[27]_i_13__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_22__4_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_21__4_n_1\,
      I2 => \trunc_ln14_reg_176[30]_i_23__4_n_1\,
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => zext_ln13_1_fu_95_p1(0),
      O => p_7
    );
\trunc_ln14_reg_176[27]_i_14__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_17__4_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_20__4_n_1\,
      I2 => zext_ln13_1_fu_95_p1(0),
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => \trunc_ln14_reg_176[30]_i_24__4_n_1\,
      I5 => \trunc_ln14_reg_176[30]_i_18__4_n_1\,
      O => p_1
    );
\trunc_ln14_reg_176[27]_i_15__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^p\(0),
      I1 => zext_ln13_1_fu_95_p1(1),
      I2 => zext_ln13_1_fu_95_p1(0),
      I3 => \^p_0\,
      O => p_27
    );
\trunc_ln14_reg_176[27]_i_16__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00CCCCF0F0AAAA"
    )
        port map (
      I0 => \trunc_ln14_reg_176[27]_i_18__4_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_32__4_n_1\,
      I2 => \trunc_ln14_reg_176[30]_i_30__4_n_1\,
      I3 => \trunc_ln14_reg_176[30]_i_33__4_n_1\,
      I4 => zext_ln13_1_fu_95_p1(1),
      I5 => zext_ln13_1_fu_95_p1(0),
      O => p_22
    );
\trunc_ln14_reg_176[27]_i_17__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_25__4_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_28__4_n_1\,
      I2 => zext_ln13_1_fu_95_p1(0),
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => \trunc_ln14_reg_176[30]_i_31__4_n_1\,
      I5 => \trunc_ln14_reg_176[30]_i_26__4_n_1\,
      O => p_14
    );
\trunc_ln14_reg_176[27]_i_18__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \^p\(1),
      I1 => \trunc_ln14_reg_176[27]_i_14__4_1\,
      I2 => \trunc_ln14_reg_176[27]_i_14__4_0\,
      I3 => \trunc_ln14_reg_176[27]_i_14__4_2\,
      I4 => high_2_reg_166(15),
      O => \trunc_ln14_reg_176[27]_i_18__4_n_1\
    );
\trunc_ln14_reg_176[27]_i_6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808080000000800"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(1),
      I1 => zext_ln13_1_fu_95_p1(2),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => \trunc_ln14_reg_176[30]_i_21__4_n_1\,
      I4 => zext_ln13_1_fu_95_p1(0),
      I5 => \trunc_ln14_reg_176[30]_i_22__4_n_1\,
      O => p_10
    );
\trunc_ln14_reg_176[27]_i_7__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_20__4_n_1\,
      I1 => zext_ln13_1_fu_95_p1(0),
      I2 => \trunc_ln14_reg_176[30]_i_19__4_n_1\,
      I3 => zext_ln13_1_fu_95_p1(1),
      O => p_12
    );
\trunc_ln14_reg_176[27]_i_8__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_24__4_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_18__4_n_1\,
      I2 => zext_ln13_1_fu_95_p1(0),
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => \trunc_ln14_reg_176[30]_i_23__4_n_1\,
      I5 => \trunc_ln14_reg_176[30]_i_17__4_n_1\,
      O => p_2
    );
\trunc_ln14_reg_176[27]_i_9__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E222"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_28__4_n_1\,
      I1 => zext_ln13_1_fu_95_p1(0),
      I2 => \^p\(0),
      I3 => \^p_0\,
      I4 => zext_ln13_1_fu_95_p1(1),
      O => p_16
    );
\trunc_ln14_reg_176[30]_i_10__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_30__4_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_31__4_n_1\,
      I2 => zext_ln13_1_fu_95_p1(0),
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => \trunc_ln14_reg_176[30]_i_32__4_n_1\,
      I5 => \trunc_ln14_reg_176[30]_i_33__4_n_1\,
      O => p_24
    );
\trunc_ln14_reg_176[30]_i_11__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_18__4_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_19__4_n_1\,
      I2 => \trunc_ln14_reg_176[30]_i_20__4_n_1\,
      I3 => zext_ln13_1_fu_95_p1(0),
      I4 => zext_ln13_1_fu_95_p1(1),
      O => p_11
    );
\trunc_ln14_reg_176[30]_i_12__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888800080008000"
    )
        port map (
      I0 => \trunc_ln14_reg_176[23]_i_4__2\,
      I1 => \trunc_ln14_reg_176[30]_i_4__2\,
      I2 => \^p_0\,
      I3 => high_2_reg_166(15),
      I4 => \trunc_ln14_reg_176[30]_i_29__5_n_1\,
      I5 => high_2_reg_166(14),
      O => p_8
    );
\trunc_ln14_reg_176[30]_i_13__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_23__4_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_17__4_n_1\,
      I2 => zext_ln13_1_fu_95_p1(0),
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => \trunc_ln14_reg_176[30]_i_22__4_n_1\,
      I5 => \trunc_ln14_reg_176[30]_i_24__4_n_1\,
      O => p_3
    );
\trunc_ln14_reg_176[30]_i_14__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C0C0FF00AAAA"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_26__4_n_1\,
      I1 => \^p\(0),
      I2 => \^p_0\,
      I3 => \trunc_ln14_reg_176[30]_i_28__4_n_1\,
      I4 => zext_ln13_1_fu_95_p1(0),
      I5 => zext_ln13_1_fu_95_p1(1),
      O => p_15
    );
\trunc_ln14_reg_176[30]_i_15__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888800000008000"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(1),
      I1 => \trunc_ln14_reg_176[30]_i_4__2\,
      I2 => high_2_reg_166(15),
      I3 => \trunc_ln14_reg_176[30]_i_29__5_n_1\,
      I4 => zext_ln13_1_fu_95_p1(0),
      I5 => \trunc_ln14_reg_176[30]_i_32__4_n_1\,
      O => p_23
    );
\trunc_ln14_reg_176[30]_i_16__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_33__4_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_25__4_n_1\,
      I2 => zext_ln13_1_fu_95_p1(0),
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => \trunc_ln14_reg_176[30]_i_30__4_n_1\,
      I5 => \trunc_ln14_reg_176[30]_i_31__4_n_1\,
      O => p_19
    );
\trunc_ln14_reg_176[30]_i_17__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(6),
      I1 => high_2_reg_166(7),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__4_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__4_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__4_1\,
      O => \trunc_ln14_reg_176[30]_i_17__4_n_1\
    );
\trunc_ln14_reg_176[30]_i_18__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(4),
      I1 => high_2_reg_166(5),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__4_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__4_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__4_1\,
      O => \trunc_ln14_reg_176[30]_i_18__4_n_1\
    );
\trunc_ln14_reg_176[30]_i_19__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => \^p\(0),
      I1 => high_2_reg_166(1),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__4_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__4_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__4_1\,
      O => \trunc_ln14_reg_176[30]_i_19__4_n_1\
    );
\trunc_ln14_reg_176[30]_i_20__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(2),
      I1 => high_2_reg_166(3),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__4_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__4_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__4_1\,
      O => \trunc_ln14_reg_176[30]_i_20__4_n_1\
    );
\trunc_ln14_reg_176[30]_i_21__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(14),
      I1 => high_2_reg_166(15),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__4_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__4_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__4_1\,
      O => \trunc_ln14_reg_176[30]_i_21__4_n_1\
    );
\trunc_ln14_reg_176[30]_i_22__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(12),
      I1 => high_2_reg_166(13),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__4_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__4_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__4_1\,
      O => \trunc_ln14_reg_176[30]_i_22__4_n_1\
    );
\trunc_ln14_reg_176[30]_i_23__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(10),
      I1 => high_2_reg_166(11),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__4_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__4_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__4_1\,
      O => \trunc_ln14_reg_176[30]_i_23__4_n_1\
    );
\trunc_ln14_reg_176[30]_i_24__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(8),
      I1 => high_2_reg_166(9),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__4_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__4_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__4_1\,
      O => \trunc_ln14_reg_176[30]_i_24__4_n_1\
    );
\trunc_ln14_reg_176[30]_i_25__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(5),
      I1 => high_2_reg_166(6),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__4_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__4_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__4_1\,
      O => \trunc_ln14_reg_176[30]_i_25__4_n_1\
    );
\trunc_ln14_reg_176[30]_i_26__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(3),
      I1 => high_2_reg_166(4),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__4_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__4_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__4_1\,
      O => \trunc_ln14_reg_176[30]_i_26__4_n_1\
    );
\trunc_ln14_reg_176[30]_i_27__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^p\(0),
      I1 => zext_ln13_1_fu_95_p1(0),
      I2 => \trunc_ln14_reg_176[27]_i_14__4_1\,
      I3 => \trunc_ln14_reg_176[27]_i_14__4_0\,
      I4 => \trunc_ln14_reg_176[27]_i_14__4_2\,
      I5 => \^p\(1),
      O => \trunc_ln14_reg_176[30]_i_27__4_n_1\
    );
\trunc_ln14_reg_176[30]_i_28__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(1),
      I1 => high_2_reg_166(2),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__4_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__4_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__4_1\,
      O => \trunc_ln14_reg_176[30]_i_28__4_n_1\
    );
\trunc_ln14_reg_176[30]_i_29__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(6),
      I1 => zext_ln13_1_fu_95_p1(5),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => \trunc_ln14_reg_176[27]_i_14__4_0\,
      I4 => \trunc_ln14_reg_176[27]_i_14__4_1\,
      I5 => \^p\(1),
      O => \trunc_ln14_reg_176[30]_i_29__5_n_1\
    );
\trunc_ln14_reg_176[30]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \^p_4\,
      I1 => \^p_5\,
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => zext_ln13_1_fu_95_p1(2),
      O => x_fu_99_p2(31)
    );
\trunc_ln14_reg_176[30]_i_30__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(11),
      I1 => high_2_reg_166(12),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__4_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__4_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__4_1\,
      O => \trunc_ln14_reg_176[30]_i_30__4_n_1\
    );
\trunc_ln14_reg_176[30]_i_31__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(7),
      I1 => high_2_reg_166(8),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__4_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__4_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__4_1\,
      O => \trunc_ln14_reg_176[30]_i_31__4_n_1\
    );
\trunc_ln14_reg_176[30]_i_32__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(13),
      I1 => high_2_reg_166(14),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__4_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__4_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__4_1\,
      O => \trunc_ln14_reg_176[30]_i_32__4_n_1\
    );
\trunc_ln14_reg_176[30]_i_33__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(9),
      I1 => high_2_reg_166(10),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__4_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__4_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__4_1\,
      O => \trunc_ln14_reg_176[30]_i_33__4_n_1\
    );
\trunc_ln14_reg_176[30]_i_6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_17__4_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_18__4_n_1\,
      I2 => zext_ln13_1_fu_95_p1(1),
      I3 => \trunc_ln14_reg_176[30]_i_19__4_n_1\,
      I4 => zext_ln13_1_fu_95_p1(0),
      I5 => \trunc_ln14_reg_176[30]_i_20__4_n_1\,
      O => \^p_4\
    );
\trunc_ln14_reg_176[30]_i_7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00CCCCF0F0AAAA"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_21__4_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_22__4_n_1\,
      I2 => \trunc_ln14_reg_176[30]_i_23__4_n_1\,
      I3 => \trunc_ln14_reg_176[30]_i_24__4_n_1\,
      I4 => zext_ln13_1_fu_95_p1(1),
      I5 => zext_ln13_1_fu_95_p1(0),
      O => \^p_5\
    );
\trunc_ln14_reg_176[30]_i_8__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0CFA0A"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_25__4_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_26__4_n_1\,
      I2 => zext_ln13_1_fu_95_p1(1),
      I3 => \trunc_ln14_reg_176[30]_i_27__4_n_1\,
      I4 => zext_ln13_1_fu_95_p1(0),
      I5 => \trunc_ln14_reg_176[30]_i_28__4_n_1\,
      O => p_17
    );
\trunc_ln14_reg_176[30]_i_9__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(1),
      I1 => zext_ln13_1_fu_95_p1(0),
      I2 => zext_ln13_1_fu_95_p1(2),
      I3 => zext_ln13_1_fu_95_p1(3),
      I4 => high_2_reg_166(15),
      I5 => \trunc_ln14_reg_176[30]_i_29__5_n_1\,
      O => p_26
    );
\trunc_ln14_reg_176[3]_i_6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \^p\(1),
      I1 => zext_ln13_1_fu_95_p1(6),
      I2 => zext_ln13_1_fu_95_p1(5),
      I3 => zext_ln13_1_fu_95_p1(4),
      I4 => \trunc_ln14_reg_176[27]_i_14__4_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__4_1\,
      O => \^p_0\
    );
\trunc_ln14_reg_176_reg[11]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln14_reg_176_reg[7]_i_1__4_n_1\,
      CO(3) => \trunc_ln14_reg_176_reg[11]_i_1__4_n_1\,
      CO(2) => \trunc_ln14_reg_176_reg[11]_i_1__4_n_2\,
      CO(1) => \trunc_ln14_reg_176_reg[11]_i_1__4_n_3\,
      CO(0) => \trunc_ln14_reg_176_reg[11]_i_1__4_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_1_reg_181_reg[0]\(11 downto 8),
      O(3 downto 0) => D(11 downto 8),
      S(3 downto 0) => \trunc_ln14_reg_176_reg[11]\(3 downto 0)
    );
\trunc_ln14_reg_176_reg[15]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln14_reg_176_reg[11]_i_1__4_n_1\,
      CO(3) => \trunc_ln14_reg_176_reg[15]_i_1__4_n_1\,
      CO(2) => \trunc_ln14_reg_176_reg[15]_i_1__4_n_2\,
      CO(1) => \trunc_ln14_reg_176_reg[15]_i_1__4_n_3\,
      CO(0) => \trunc_ln14_reg_176_reg[15]_i_1__4_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_1_reg_181_reg[0]\(15 downto 12),
      O(3 downto 0) => D(15 downto 12),
      S(3 downto 0) => \trunc_ln14_reg_176_reg[15]\(3 downto 0)
    );
\trunc_ln14_reg_176_reg[19]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln14_reg_176_reg[15]_i_1__4_n_1\,
      CO(3) => \trunc_ln14_reg_176_reg[19]_i_1__4_n_1\,
      CO(2) => \trunc_ln14_reg_176_reg[19]_i_1__4_n_2\,
      CO(1) => \trunc_ln14_reg_176_reg[19]_i_1__4_n_3\,
      CO(0) => \trunc_ln14_reg_176_reg[19]_i_1__4_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_1_reg_181_reg[0]\(19 downto 16),
      O(3 downto 0) => D(19 downto 16),
      S(3 downto 0) => \trunc_ln14_reg_176_reg[19]\(3 downto 0)
    );
\trunc_ln14_reg_176_reg[23]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln14_reg_176_reg[19]_i_1__4_n_1\,
      CO(3) => \trunc_ln14_reg_176_reg[23]_i_1__4_n_1\,
      CO(2) => \trunc_ln14_reg_176_reg[23]_i_1__4_n_2\,
      CO(1) => \trunc_ln14_reg_176_reg[23]_i_1__4_n_3\,
      CO(0) => \trunc_ln14_reg_176_reg[23]_i_1__4_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_1_reg_181_reg[0]\(23 downto 20),
      O(3 downto 0) => D(23 downto 20),
      S(3 downto 0) => \trunc_ln14_reg_176_reg[23]\(3 downto 0)
    );
\trunc_ln14_reg_176_reg[27]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln14_reg_176_reg[23]_i_1__4_n_1\,
      CO(3) => \trunc_ln14_reg_176_reg[27]_i_1__4_n_1\,
      CO(2) => \trunc_ln14_reg_176_reg[27]_i_1__4_n_2\,
      CO(1) => \trunc_ln14_reg_176_reg[27]_i_1__4_n_3\,
      CO(0) => \trunc_ln14_reg_176_reg[27]_i_1__4_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_1_reg_181_reg[0]\(27 downto 24),
      O(3 downto 0) => D(27 downto 24),
      S(3 downto 0) => \trunc_ln14_reg_176_reg[27]\(3 downto 0)
    );
\trunc_ln14_reg_176_reg[30]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln14_reg_176_reg[27]_i_1__4_n_1\,
      CO(3) => \NLW_trunc_ln14_reg_176_reg[30]_i_1__4_CO_UNCONNECTED\(3),
      CO(2) => \trunc_ln14_reg_176_reg[30]_i_1__4_n_2\,
      CO(1) => \trunc_ln14_reg_176_reg[30]_i_1__4_n_3\,
      CO(0) => \trunc_ln14_reg_176_reg[30]_i_1__4_n_4\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \tmp_1_reg_181_reg[0]\(30 downto 28),
      O(3) => O(0),
      O(2 downto 0) => D(30 downto 28),
      S(3) => x_fu_99_p2(31),
      S(2 downto 0) => \tmp_1_reg_181_reg[0]_0\(2 downto 0)
    );
\trunc_ln14_reg_176_reg[3]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \trunc_ln14_reg_176_reg[3]_i_1__4_n_1\,
      CO(2) => \trunc_ln14_reg_176_reg[3]_i_1__4_n_2\,
      CO(1) => \trunc_ln14_reg_176_reg[3]_i_1__4_n_3\,
      CO(0) => \trunc_ln14_reg_176_reg[3]_i_1__4_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_1_reg_181_reg[0]\(3 downto 0),
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 0) => \trunc_ln14_reg_176_reg[3]\(3 downto 0)
    );
\trunc_ln14_reg_176_reg[7]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln14_reg_176_reg[3]_i_1__4_n_1\,
      CO(3) => \trunc_ln14_reg_176_reg[7]_i_1__4_n_1\,
      CO(2) => \trunc_ln14_reg_176_reg[7]_i_1__4_n_2\,
      CO(1) => \trunc_ln14_reg_176_reg[7]_i_1__4_n_3\,
      CO(0) => \trunc_ln14_reg_176_reg[7]_i_1__4_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_1_reg_181_reg[0]\(7 downto 4),
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 0) => \trunc_ln14_reg_176_reg[7]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_DSP48_0_11 is
  port (
    P : out STD_LOGIC_VECTOR ( 16 downto 0 );
    ap_NS_fsm1 : out STD_LOGIC;
    p_0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    p_1 : out STD_LOGIC;
    p_2 : out STD_LOGIC;
    p_3 : out STD_LOGIC;
    p_4 : out STD_LOGIC;
    p_5 : out STD_LOGIC;
    p_6 : out STD_LOGIC;
    p_7 : out STD_LOGIC;
    p_8 : out STD_LOGIC;
    p_9 : out STD_LOGIC;
    p_10 : out STD_LOGIC;
    p_11 : out STD_LOGIC;
    p_12 : out STD_LOGIC;
    p_13 : out STD_LOGIC;
    p_14 : out STD_LOGIC;
    p_15 : out STD_LOGIC;
    p_16 : out STD_LOGIC;
    p_17 : out STD_LOGIC;
    p_18 : out STD_LOGIC;
    p_19 : out STD_LOGIC;
    p_20 : out STD_LOGIC;
    p_21 : out STD_LOGIC;
    p_22 : out STD_LOGIC;
    p_23 : out STD_LOGIC;
    p_24 : out STD_LOGIC;
    p_25 : out STD_LOGIC;
    p_26 : out STD_LOGIC;
    p_27 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 30 downto 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    p_28 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    zext_ln13_1_fu_95_p1 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \trunc_ln14_reg_176[27]_i_14__5_0\ : in STD_LOGIC;
    \trunc_ln14_reg_176[27]_i_14__5_1\ : in STD_LOGIC;
    grp_random_int_gen_fu_37_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln14_reg_176[27]_i_14__5_2\ : in STD_LOGIC;
    \trunc_ln14_reg_176[23]_i_4__3\ : in STD_LOGIC;
    \trunc_ln14_reg_176[23]_i_4__3_0\ : in STD_LOGIC;
    \trunc_ln14_reg_176[30]_i_4__3\ : in STD_LOGIC;
    \tmp_1_reg_181_reg[0]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \trunc_ln14_reg_176_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[23]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[27]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_1_reg_181_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_DSP48_0_11 : entity is "send_frame_mul_mucud_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_DSP48_0_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_DSP48_0_11 is
  signal \^p\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^ap_ns_fsm1\ : STD_LOGIC;
  signal high_2_reg_166 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \^p_0\ : STD_LOGIC;
  signal \^p_4\ : STD_LOGIC;
  signal \^p_5\ : STD_LOGIC;
  signal p_n_74 : STD_LOGIC;
  signal \trunc_ln14_reg_176[27]_i_18__5_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_17__5_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_18__5_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_19__5_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_20__5_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_21__5_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_22__5_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_23__5_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_24__5_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_25__5_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_26__5_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_27__5_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_28__5_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_29__6_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_30__5_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_31__5_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_32__5_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_33__5_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[11]_i_1__5_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[11]_i_1__5_n_2\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[11]_i_1__5_n_3\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[11]_i_1__5_n_4\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[15]_i_1__5_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[15]_i_1__5_n_2\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[15]_i_1__5_n_3\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[15]_i_1__5_n_4\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[19]_i_1__5_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[19]_i_1__5_n_2\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[19]_i_1__5_n_3\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[19]_i_1__5_n_4\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[23]_i_1__5_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[23]_i_1__5_n_2\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[23]_i_1__5_n_3\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[23]_i_1__5_n_4\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[27]_i_1__5_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[27]_i_1__5_n_2\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[27]_i_1__5_n_3\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[27]_i_1__5_n_4\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[30]_i_1__5_n_2\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[30]_i_1__5_n_3\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[30]_i_1__5_n_4\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[3]_i_1__5_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[3]_i_1__5_n_2\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[3]_i_1__5_n_3\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[3]_i_1__5_n_4\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[7]_i_1__5_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[7]_i_1__5_n_2\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[7]_i_1__5_n_3\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[7]_i_1__5_n_4\ : STD_LOGIC;
  signal x_fu_99_p2 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 33 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_trunc_ln14_reg_176_reg[30]_i_1__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-12 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \trunc_ln14_reg_176[27]_i_15__5\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \trunc_ln14_reg_176[27]_i_7__5\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \trunc_ln14_reg_176[27]_i_9__5\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \trunc_ln14_reg_176[30]_i_11__5\ : label is "soft_lutpair304";
begin
  P(16 downto 0) <= \^p\(16 downto 0);
  ap_NS_fsm1 <= \^ap_ns_fsm1\;
  p_0 <= \^p_0\;
  p_4 <= \^p_4\;
  p_5 <= \^p_5\;
\add_ln13_fu_90_p2_carry_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^p\(4),
      O => S(2)
    );
\add_ln13_fu_90_p2_carry_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^p\(3),
      O => S(1)
    );
\add_ln13_fu_90_p2_carry_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^p\(2),
      O => S(0)
    );
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => p_28(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"001011110010001111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \^ap_ns_fsm1\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 33) => NLW_p_RnM_P_UNCONNECTED(47 downto 33),
      P(32) => p_n_74,
      P(31 downto 16) => \^p\(16 downto 1),
      P(15 downto 1) => high_2_reg_166(15 downto 1),
      P(0) => \^p\(0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
\p_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_random_int_gen_fu_37_ap_start_reg,
      I1 => Q(0),
      O => \^ap_ns_fsm1\
    );
\trunc_ln14_reg_176[19]_i_6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020000000200"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(1),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(2),
      I3 => \trunc_ln14_reg_176[30]_i_21__5_n_1\,
      I4 => zext_ln13_1_fu_95_p1(0),
      I5 => \trunc_ln14_reg_176[30]_i_22__5_n_1\,
      O => p_9
    );
\trunc_ln14_reg_176[23]_i_6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(1),
      I1 => zext_ln13_1_fu_95_p1(0),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => zext_ln13_1_fu_95_p1(2),
      I4 => high_2_reg_166(15),
      I5 => \trunc_ln14_reg_176[30]_i_29__6_n_1\,
      O => p_25
    );
\trunc_ln14_reg_176[23]_i_7__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888800080008000"
    )
        port map (
      I0 => \trunc_ln14_reg_176[23]_i_4__3\,
      I1 => \trunc_ln14_reg_176[23]_i_4__3_0\,
      I2 => \^p_0\,
      I3 => high_2_reg_166(15),
      I4 => \trunc_ln14_reg_176[30]_i_29__6_n_1\,
      I5 => high_2_reg_166(14),
      O => p_6
    );
\trunc_ln14_reg_176[23]_i_8__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888800000008000"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(1),
      I1 => \trunc_ln14_reg_176[23]_i_4__3_0\,
      I2 => high_2_reg_166(15),
      I3 => \trunc_ln14_reg_176[30]_i_29__6_n_1\,
      I4 => zext_ln13_1_fu_95_p1(0),
      I5 => \trunc_ln14_reg_176[30]_i_32__5_n_1\,
      O => p_21
    );
\trunc_ln14_reg_176[27]_i_10__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00C0C0AAAA0000"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_32__5_n_1\,
      I1 => high_2_reg_166(15),
      I2 => \trunc_ln14_reg_176[30]_i_29__6_n_1\,
      I3 => \trunc_ln14_reg_176[30]_i_30__5_n_1\,
      I4 => zext_ln13_1_fu_95_p1(1),
      I5 => zext_ln13_1_fu_95_p1(0),
      O => p_20
    );
\trunc_ln14_reg_176[27]_i_11__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_31__5_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_26__5_n_1\,
      I2 => zext_ln13_1_fu_95_p1(0),
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => \trunc_ln14_reg_176[30]_i_33__5_n_1\,
      I5 => \trunc_ln14_reg_176[30]_i_25__5_n_1\,
      O => p_18
    );
\trunc_ln14_reg_176[27]_i_12__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111100010001000"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(0),
      I1 => zext_ln13_1_fu_95_p1(1),
      I2 => \^p_0\,
      I3 => high_2_reg_166(1),
      I4 => \trunc_ln14_reg_176[30]_i_29__6_n_1\,
      I5 => \^p\(0),
      O => p_13
    );
\trunc_ln14_reg_176[27]_i_13__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_22__5_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_21__5_n_1\,
      I2 => \trunc_ln14_reg_176[30]_i_23__5_n_1\,
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => zext_ln13_1_fu_95_p1(0),
      O => p_7
    );
\trunc_ln14_reg_176[27]_i_14__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_17__5_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_20__5_n_1\,
      I2 => zext_ln13_1_fu_95_p1(0),
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => \trunc_ln14_reg_176[30]_i_24__5_n_1\,
      I5 => \trunc_ln14_reg_176[30]_i_18__5_n_1\,
      O => p_1
    );
\trunc_ln14_reg_176[27]_i_15__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^p\(0),
      I1 => zext_ln13_1_fu_95_p1(1),
      I2 => zext_ln13_1_fu_95_p1(0),
      I3 => \^p_0\,
      O => p_27
    );
\trunc_ln14_reg_176[27]_i_16__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00CCCCF0F0AAAA"
    )
        port map (
      I0 => \trunc_ln14_reg_176[27]_i_18__5_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_32__5_n_1\,
      I2 => \trunc_ln14_reg_176[30]_i_30__5_n_1\,
      I3 => \trunc_ln14_reg_176[30]_i_33__5_n_1\,
      I4 => zext_ln13_1_fu_95_p1(1),
      I5 => zext_ln13_1_fu_95_p1(0),
      O => p_22
    );
\trunc_ln14_reg_176[27]_i_17__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_25__5_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_28__5_n_1\,
      I2 => zext_ln13_1_fu_95_p1(0),
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => \trunc_ln14_reg_176[30]_i_31__5_n_1\,
      I5 => \trunc_ln14_reg_176[30]_i_26__5_n_1\,
      O => p_14
    );
\trunc_ln14_reg_176[27]_i_18__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \^p\(1),
      I1 => \trunc_ln14_reg_176[27]_i_14__5_1\,
      I2 => \trunc_ln14_reg_176[27]_i_14__5_0\,
      I3 => \trunc_ln14_reg_176[27]_i_14__5_2\,
      I4 => high_2_reg_166(15),
      O => \trunc_ln14_reg_176[27]_i_18__5_n_1\
    );
\trunc_ln14_reg_176[27]_i_6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808080000000800"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(1),
      I1 => zext_ln13_1_fu_95_p1(2),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => \trunc_ln14_reg_176[30]_i_21__5_n_1\,
      I4 => zext_ln13_1_fu_95_p1(0),
      I5 => \trunc_ln14_reg_176[30]_i_22__5_n_1\,
      O => p_10
    );
\trunc_ln14_reg_176[27]_i_7__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_20__5_n_1\,
      I1 => zext_ln13_1_fu_95_p1(0),
      I2 => \trunc_ln14_reg_176[30]_i_19__5_n_1\,
      I3 => zext_ln13_1_fu_95_p1(1),
      O => p_12
    );
\trunc_ln14_reg_176[27]_i_8__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_24__5_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_18__5_n_1\,
      I2 => zext_ln13_1_fu_95_p1(0),
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => \trunc_ln14_reg_176[30]_i_23__5_n_1\,
      I5 => \trunc_ln14_reg_176[30]_i_17__5_n_1\,
      O => p_2
    );
\trunc_ln14_reg_176[27]_i_9__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E222"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_28__5_n_1\,
      I1 => zext_ln13_1_fu_95_p1(0),
      I2 => \^p\(0),
      I3 => \^p_0\,
      I4 => zext_ln13_1_fu_95_p1(1),
      O => p_16
    );
\trunc_ln14_reg_176[30]_i_10__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_30__5_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_31__5_n_1\,
      I2 => zext_ln13_1_fu_95_p1(0),
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => \trunc_ln14_reg_176[30]_i_32__5_n_1\,
      I5 => \trunc_ln14_reg_176[30]_i_33__5_n_1\,
      O => p_24
    );
\trunc_ln14_reg_176[30]_i_11__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_18__5_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_19__5_n_1\,
      I2 => \trunc_ln14_reg_176[30]_i_20__5_n_1\,
      I3 => zext_ln13_1_fu_95_p1(0),
      I4 => zext_ln13_1_fu_95_p1(1),
      O => p_11
    );
\trunc_ln14_reg_176[30]_i_12__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888800080008000"
    )
        port map (
      I0 => \trunc_ln14_reg_176[23]_i_4__3\,
      I1 => \trunc_ln14_reg_176[30]_i_4__3\,
      I2 => \^p_0\,
      I3 => high_2_reg_166(15),
      I4 => \trunc_ln14_reg_176[30]_i_29__6_n_1\,
      I5 => high_2_reg_166(14),
      O => p_8
    );
\trunc_ln14_reg_176[30]_i_13__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_23__5_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_17__5_n_1\,
      I2 => zext_ln13_1_fu_95_p1(0),
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => \trunc_ln14_reg_176[30]_i_22__5_n_1\,
      I5 => \trunc_ln14_reg_176[30]_i_24__5_n_1\,
      O => p_3
    );
\trunc_ln14_reg_176[30]_i_14__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C0C0FF00AAAA"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_26__5_n_1\,
      I1 => \^p\(0),
      I2 => \^p_0\,
      I3 => \trunc_ln14_reg_176[30]_i_28__5_n_1\,
      I4 => zext_ln13_1_fu_95_p1(0),
      I5 => zext_ln13_1_fu_95_p1(1),
      O => p_15
    );
\trunc_ln14_reg_176[30]_i_15__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888800000008000"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(1),
      I1 => \trunc_ln14_reg_176[30]_i_4__3\,
      I2 => high_2_reg_166(15),
      I3 => \trunc_ln14_reg_176[30]_i_29__6_n_1\,
      I4 => zext_ln13_1_fu_95_p1(0),
      I5 => \trunc_ln14_reg_176[30]_i_32__5_n_1\,
      O => p_23
    );
\trunc_ln14_reg_176[30]_i_16__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_33__5_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_25__5_n_1\,
      I2 => zext_ln13_1_fu_95_p1(0),
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => \trunc_ln14_reg_176[30]_i_30__5_n_1\,
      I5 => \trunc_ln14_reg_176[30]_i_31__5_n_1\,
      O => p_19
    );
\trunc_ln14_reg_176[30]_i_17__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(6),
      I1 => high_2_reg_166(7),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__5_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__5_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__5_1\,
      O => \trunc_ln14_reg_176[30]_i_17__5_n_1\
    );
\trunc_ln14_reg_176[30]_i_18__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(4),
      I1 => high_2_reg_166(5),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__5_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__5_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__5_1\,
      O => \trunc_ln14_reg_176[30]_i_18__5_n_1\
    );
\trunc_ln14_reg_176[30]_i_19__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => \^p\(0),
      I1 => high_2_reg_166(1),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__5_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__5_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__5_1\,
      O => \trunc_ln14_reg_176[30]_i_19__5_n_1\
    );
\trunc_ln14_reg_176[30]_i_20__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(2),
      I1 => high_2_reg_166(3),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__5_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__5_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__5_1\,
      O => \trunc_ln14_reg_176[30]_i_20__5_n_1\
    );
\trunc_ln14_reg_176[30]_i_21__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(14),
      I1 => high_2_reg_166(15),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__5_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__5_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__5_1\,
      O => \trunc_ln14_reg_176[30]_i_21__5_n_1\
    );
\trunc_ln14_reg_176[30]_i_22__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(12),
      I1 => high_2_reg_166(13),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__5_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__5_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__5_1\,
      O => \trunc_ln14_reg_176[30]_i_22__5_n_1\
    );
\trunc_ln14_reg_176[30]_i_23__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(10),
      I1 => high_2_reg_166(11),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__5_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__5_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__5_1\,
      O => \trunc_ln14_reg_176[30]_i_23__5_n_1\
    );
\trunc_ln14_reg_176[30]_i_24__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(8),
      I1 => high_2_reg_166(9),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__5_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__5_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__5_1\,
      O => \trunc_ln14_reg_176[30]_i_24__5_n_1\
    );
\trunc_ln14_reg_176[30]_i_25__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(5),
      I1 => high_2_reg_166(6),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__5_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__5_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__5_1\,
      O => \trunc_ln14_reg_176[30]_i_25__5_n_1\
    );
\trunc_ln14_reg_176[30]_i_26__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(3),
      I1 => high_2_reg_166(4),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__5_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__5_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__5_1\,
      O => \trunc_ln14_reg_176[30]_i_26__5_n_1\
    );
\trunc_ln14_reg_176[30]_i_27__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^p\(0),
      I1 => zext_ln13_1_fu_95_p1(0),
      I2 => \trunc_ln14_reg_176[27]_i_14__5_1\,
      I3 => \trunc_ln14_reg_176[27]_i_14__5_0\,
      I4 => \trunc_ln14_reg_176[27]_i_14__5_2\,
      I5 => \^p\(1),
      O => \trunc_ln14_reg_176[30]_i_27__5_n_1\
    );
\trunc_ln14_reg_176[30]_i_28__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(1),
      I1 => high_2_reg_166(2),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__5_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__5_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__5_1\,
      O => \trunc_ln14_reg_176[30]_i_28__5_n_1\
    );
\trunc_ln14_reg_176[30]_i_29__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(6),
      I1 => zext_ln13_1_fu_95_p1(5),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => \trunc_ln14_reg_176[27]_i_14__5_0\,
      I4 => \trunc_ln14_reg_176[27]_i_14__5_1\,
      I5 => \^p\(1),
      O => \trunc_ln14_reg_176[30]_i_29__6_n_1\
    );
\trunc_ln14_reg_176[30]_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \^p_4\,
      I1 => \^p_5\,
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => zext_ln13_1_fu_95_p1(2),
      O => x_fu_99_p2(31)
    );
\trunc_ln14_reg_176[30]_i_30__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(11),
      I1 => high_2_reg_166(12),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__5_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__5_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__5_1\,
      O => \trunc_ln14_reg_176[30]_i_30__5_n_1\
    );
\trunc_ln14_reg_176[30]_i_31__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(7),
      I1 => high_2_reg_166(8),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__5_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__5_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__5_1\,
      O => \trunc_ln14_reg_176[30]_i_31__5_n_1\
    );
\trunc_ln14_reg_176[30]_i_32__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(13),
      I1 => high_2_reg_166(14),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__5_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__5_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__5_1\,
      O => \trunc_ln14_reg_176[30]_i_32__5_n_1\
    );
\trunc_ln14_reg_176[30]_i_33__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(9),
      I1 => high_2_reg_166(10),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__5_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__5_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__5_1\,
      O => \trunc_ln14_reg_176[30]_i_33__5_n_1\
    );
\trunc_ln14_reg_176[30]_i_6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_17__5_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_18__5_n_1\,
      I2 => zext_ln13_1_fu_95_p1(1),
      I3 => \trunc_ln14_reg_176[30]_i_19__5_n_1\,
      I4 => zext_ln13_1_fu_95_p1(0),
      I5 => \trunc_ln14_reg_176[30]_i_20__5_n_1\,
      O => \^p_4\
    );
\trunc_ln14_reg_176[30]_i_7__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00CCCCF0F0AAAA"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_21__5_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_22__5_n_1\,
      I2 => \trunc_ln14_reg_176[30]_i_23__5_n_1\,
      I3 => \trunc_ln14_reg_176[30]_i_24__5_n_1\,
      I4 => zext_ln13_1_fu_95_p1(1),
      I5 => zext_ln13_1_fu_95_p1(0),
      O => \^p_5\
    );
\trunc_ln14_reg_176[30]_i_8__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0CFA0A"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_25__5_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_26__5_n_1\,
      I2 => zext_ln13_1_fu_95_p1(1),
      I3 => \trunc_ln14_reg_176[30]_i_27__5_n_1\,
      I4 => zext_ln13_1_fu_95_p1(0),
      I5 => \trunc_ln14_reg_176[30]_i_28__5_n_1\,
      O => p_17
    );
\trunc_ln14_reg_176[30]_i_9__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(1),
      I1 => zext_ln13_1_fu_95_p1(0),
      I2 => zext_ln13_1_fu_95_p1(2),
      I3 => zext_ln13_1_fu_95_p1(3),
      I4 => high_2_reg_166(15),
      I5 => \trunc_ln14_reg_176[30]_i_29__6_n_1\,
      O => p_26
    );
\trunc_ln14_reg_176[3]_i_6__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \^p\(1),
      I1 => zext_ln13_1_fu_95_p1(6),
      I2 => zext_ln13_1_fu_95_p1(5),
      I3 => zext_ln13_1_fu_95_p1(4),
      I4 => \trunc_ln14_reg_176[27]_i_14__5_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__5_1\,
      O => \^p_0\
    );
\trunc_ln14_reg_176_reg[11]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln14_reg_176_reg[7]_i_1__5_n_1\,
      CO(3) => \trunc_ln14_reg_176_reg[11]_i_1__5_n_1\,
      CO(2) => \trunc_ln14_reg_176_reg[11]_i_1__5_n_2\,
      CO(1) => \trunc_ln14_reg_176_reg[11]_i_1__5_n_3\,
      CO(0) => \trunc_ln14_reg_176_reg[11]_i_1__5_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_1_reg_181_reg[0]\(11 downto 8),
      O(3 downto 0) => D(11 downto 8),
      S(3 downto 0) => \trunc_ln14_reg_176_reg[11]\(3 downto 0)
    );
\trunc_ln14_reg_176_reg[15]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln14_reg_176_reg[11]_i_1__5_n_1\,
      CO(3) => \trunc_ln14_reg_176_reg[15]_i_1__5_n_1\,
      CO(2) => \trunc_ln14_reg_176_reg[15]_i_1__5_n_2\,
      CO(1) => \trunc_ln14_reg_176_reg[15]_i_1__5_n_3\,
      CO(0) => \trunc_ln14_reg_176_reg[15]_i_1__5_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_1_reg_181_reg[0]\(15 downto 12),
      O(3 downto 0) => D(15 downto 12),
      S(3 downto 0) => \trunc_ln14_reg_176_reg[15]\(3 downto 0)
    );
\trunc_ln14_reg_176_reg[19]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln14_reg_176_reg[15]_i_1__5_n_1\,
      CO(3) => \trunc_ln14_reg_176_reg[19]_i_1__5_n_1\,
      CO(2) => \trunc_ln14_reg_176_reg[19]_i_1__5_n_2\,
      CO(1) => \trunc_ln14_reg_176_reg[19]_i_1__5_n_3\,
      CO(0) => \trunc_ln14_reg_176_reg[19]_i_1__5_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_1_reg_181_reg[0]\(19 downto 16),
      O(3 downto 0) => D(19 downto 16),
      S(3 downto 0) => \trunc_ln14_reg_176_reg[19]\(3 downto 0)
    );
\trunc_ln14_reg_176_reg[23]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln14_reg_176_reg[19]_i_1__5_n_1\,
      CO(3) => \trunc_ln14_reg_176_reg[23]_i_1__5_n_1\,
      CO(2) => \trunc_ln14_reg_176_reg[23]_i_1__5_n_2\,
      CO(1) => \trunc_ln14_reg_176_reg[23]_i_1__5_n_3\,
      CO(0) => \trunc_ln14_reg_176_reg[23]_i_1__5_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_1_reg_181_reg[0]\(23 downto 20),
      O(3 downto 0) => D(23 downto 20),
      S(3 downto 0) => \trunc_ln14_reg_176_reg[23]\(3 downto 0)
    );
\trunc_ln14_reg_176_reg[27]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln14_reg_176_reg[23]_i_1__5_n_1\,
      CO(3) => \trunc_ln14_reg_176_reg[27]_i_1__5_n_1\,
      CO(2) => \trunc_ln14_reg_176_reg[27]_i_1__5_n_2\,
      CO(1) => \trunc_ln14_reg_176_reg[27]_i_1__5_n_3\,
      CO(0) => \trunc_ln14_reg_176_reg[27]_i_1__5_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_1_reg_181_reg[0]\(27 downto 24),
      O(3 downto 0) => D(27 downto 24),
      S(3 downto 0) => \trunc_ln14_reg_176_reg[27]\(3 downto 0)
    );
\trunc_ln14_reg_176_reg[30]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln14_reg_176_reg[27]_i_1__5_n_1\,
      CO(3) => \NLW_trunc_ln14_reg_176_reg[30]_i_1__5_CO_UNCONNECTED\(3),
      CO(2) => \trunc_ln14_reg_176_reg[30]_i_1__5_n_2\,
      CO(1) => \trunc_ln14_reg_176_reg[30]_i_1__5_n_3\,
      CO(0) => \trunc_ln14_reg_176_reg[30]_i_1__5_n_4\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \tmp_1_reg_181_reg[0]\(30 downto 28),
      O(3) => O(0),
      O(2 downto 0) => D(30 downto 28),
      S(3) => x_fu_99_p2(31),
      S(2 downto 0) => \tmp_1_reg_181_reg[0]_0\(2 downto 0)
    );
\trunc_ln14_reg_176_reg[3]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \trunc_ln14_reg_176_reg[3]_i_1__5_n_1\,
      CO(2) => \trunc_ln14_reg_176_reg[3]_i_1__5_n_2\,
      CO(1) => \trunc_ln14_reg_176_reg[3]_i_1__5_n_3\,
      CO(0) => \trunc_ln14_reg_176_reg[3]_i_1__5_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_1_reg_181_reg[0]\(3 downto 0),
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 0) => \trunc_ln14_reg_176_reg[3]\(3 downto 0)
    );
\trunc_ln14_reg_176_reg[7]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln14_reg_176_reg[3]_i_1__5_n_1\,
      CO(3) => \trunc_ln14_reg_176_reg[7]_i_1__5_n_1\,
      CO(2) => \trunc_ln14_reg_176_reg[7]_i_1__5_n_2\,
      CO(1) => \trunc_ln14_reg_176_reg[7]_i_1__5_n_3\,
      CO(0) => \trunc_ln14_reg_176_reg[7]_i_1__5_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_1_reg_181_reg[0]\(7 downto 4),
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 0) => \trunc_ln14_reg_176_reg[7]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_DSP48_0_17 is
  port (
    P : out STD_LOGIC_VECTOR ( 16 downto 0 );
    ap_NS_fsm1 : out STD_LOGIC;
    p_0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    p_1 : out STD_LOGIC;
    p_2 : out STD_LOGIC;
    p_3 : out STD_LOGIC;
    p_4 : out STD_LOGIC;
    p_5 : out STD_LOGIC;
    p_6 : out STD_LOGIC;
    p_7 : out STD_LOGIC;
    p_8 : out STD_LOGIC;
    p_9 : out STD_LOGIC;
    p_10 : out STD_LOGIC;
    p_11 : out STD_LOGIC;
    p_12 : out STD_LOGIC;
    p_13 : out STD_LOGIC;
    p_14 : out STD_LOGIC;
    p_15 : out STD_LOGIC;
    p_16 : out STD_LOGIC;
    p_17 : out STD_LOGIC;
    p_18 : out STD_LOGIC;
    p_19 : out STD_LOGIC;
    p_20 : out STD_LOGIC;
    p_21 : out STD_LOGIC;
    p_22 : out STD_LOGIC;
    p_23 : out STD_LOGIC;
    p_24 : out STD_LOGIC;
    p_25 : out STD_LOGIC;
    p_26 : out STD_LOGIC;
    p_27 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 30 downto 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    p_28 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    zext_ln13_1_fu_95_p1 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \trunc_ln14_reg_176[27]_i_14__3_0\ : in STD_LOGIC;
    \trunc_ln14_reg_176[27]_i_14__3_1\ : in STD_LOGIC;
    grp_random_int_gen_fu_32_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln14_reg_176[27]_i_14__3_2\ : in STD_LOGIC;
    \trunc_ln14_reg_176[23]_i_4__0\ : in STD_LOGIC;
    \trunc_ln14_reg_176[23]_i_4__0_0\ : in STD_LOGIC;
    \trunc_ln14_reg_176[30]_i_4__0\ : in STD_LOGIC;
    \tmp_1_reg_181_reg[0]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \trunc_ln14_reg_176_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[23]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[27]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_1_reg_181_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_DSP48_0_17 : entity is "send_frame_mul_mucud_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_DSP48_0_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_DSP48_0_17 is
  signal \^p\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^ap_ns_fsm1\ : STD_LOGIC;
  signal high_2_reg_166 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \^p_0\ : STD_LOGIC;
  signal \^p_4\ : STD_LOGIC;
  signal \^p_5\ : STD_LOGIC;
  signal p_n_74 : STD_LOGIC;
  signal \trunc_ln14_reg_176[27]_i_18__3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_17__3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_18__3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_19__3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_20__3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_21__3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_22__3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_23__3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_24__3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_25__3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_26__3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_27__3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_28__3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_29__4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_30__3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_31__3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_32__3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_33__3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[11]_i_1__3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[11]_i_1__3_n_2\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[11]_i_1__3_n_3\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[11]_i_1__3_n_4\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[15]_i_1__3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[15]_i_1__3_n_2\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[15]_i_1__3_n_3\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[15]_i_1__3_n_4\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[19]_i_1__3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[19]_i_1__3_n_2\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[19]_i_1__3_n_3\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[19]_i_1__3_n_4\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[23]_i_1__3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[23]_i_1__3_n_2\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[23]_i_1__3_n_3\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[23]_i_1__3_n_4\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[27]_i_1__3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[27]_i_1__3_n_2\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[27]_i_1__3_n_3\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[27]_i_1__3_n_4\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[30]_i_1__3_n_2\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[30]_i_1__3_n_3\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[30]_i_1__3_n_4\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[3]_i_1__3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[3]_i_1__3_n_2\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[3]_i_1__3_n_3\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[3]_i_1__3_n_4\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[7]_i_1__3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[7]_i_1__3_n_2\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[7]_i_1__3_n_3\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[7]_i_1__3_n_4\ : STD_LOGIC;
  signal x_fu_99_p2 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 33 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_trunc_ln14_reg_176_reg[30]_i_1__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-12 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \trunc_ln14_reg_176[27]_i_15__3\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \trunc_ln14_reg_176[27]_i_7__3\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \trunc_ln14_reg_176[27]_i_9__3\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \trunc_ln14_reg_176[30]_i_11__3\ : label is "soft_lutpair276";
begin
  P(16 downto 0) <= \^p\(16 downto 0);
  ap_NS_fsm1 <= \^ap_ns_fsm1\;
  p_0 <= \^p_0\;
  p_4 <= \^p_4\;
  p_5 <= \^p_5\;
\add_ln13_fu_90_p2_carry_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^p\(4),
      O => S(2)
    );
\add_ln13_fu_90_p2_carry_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^p\(3),
      O => S(1)
    );
\add_ln13_fu_90_p2_carry_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^p\(2),
      O => S(0)
    );
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => p_28(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"001011110010001111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \^ap_ns_fsm1\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 33) => NLW_p_RnM_P_UNCONNECTED(47 downto 33),
      P(32) => p_n_74,
      P(31 downto 16) => \^p\(16 downto 1),
      P(15 downto 1) => high_2_reg_166(15 downto 1),
      P(0) => \^p\(0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
\p_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_random_int_gen_fu_32_ap_start_reg,
      I1 => Q(0),
      O => \^ap_ns_fsm1\
    );
\trunc_ln14_reg_176[19]_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020000000200"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(1),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(2),
      I3 => \trunc_ln14_reg_176[30]_i_21__3_n_1\,
      I4 => zext_ln13_1_fu_95_p1(0),
      I5 => \trunc_ln14_reg_176[30]_i_22__3_n_1\,
      O => p_9
    );
\trunc_ln14_reg_176[23]_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(1),
      I1 => zext_ln13_1_fu_95_p1(0),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => zext_ln13_1_fu_95_p1(2),
      I4 => high_2_reg_166(15),
      I5 => \trunc_ln14_reg_176[30]_i_29__4_n_1\,
      O => p_25
    );
\trunc_ln14_reg_176[23]_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888800080008000"
    )
        port map (
      I0 => \trunc_ln14_reg_176[23]_i_4__0\,
      I1 => \trunc_ln14_reg_176[23]_i_4__0_0\,
      I2 => \^p_0\,
      I3 => high_2_reg_166(15),
      I4 => \trunc_ln14_reg_176[30]_i_29__4_n_1\,
      I5 => high_2_reg_166(14),
      O => p_6
    );
\trunc_ln14_reg_176[23]_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888800000008000"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(1),
      I1 => \trunc_ln14_reg_176[23]_i_4__0_0\,
      I2 => high_2_reg_166(15),
      I3 => \trunc_ln14_reg_176[30]_i_29__4_n_1\,
      I4 => zext_ln13_1_fu_95_p1(0),
      I5 => \trunc_ln14_reg_176[30]_i_32__3_n_1\,
      O => p_21
    );
\trunc_ln14_reg_176[27]_i_10__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00C0C0AAAA0000"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_32__3_n_1\,
      I1 => high_2_reg_166(15),
      I2 => \trunc_ln14_reg_176[30]_i_29__4_n_1\,
      I3 => \trunc_ln14_reg_176[30]_i_30__3_n_1\,
      I4 => zext_ln13_1_fu_95_p1(1),
      I5 => zext_ln13_1_fu_95_p1(0),
      O => p_20
    );
\trunc_ln14_reg_176[27]_i_11__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_31__3_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_26__3_n_1\,
      I2 => zext_ln13_1_fu_95_p1(0),
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => \trunc_ln14_reg_176[30]_i_33__3_n_1\,
      I5 => \trunc_ln14_reg_176[30]_i_25__3_n_1\,
      O => p_18
    );
\trunc_ln14_reg_176[27]_i_12__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111100010001000"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(0),
      I1 => zext_ln13_1_fu_95_p1(1),
      I2 => \^p_0\,
      I3 => high_2_reg_166(1),
      I4 => \trunc_ln14_reg_176[30]_i_29__4_n_1\,
      I5 => \^p\(0),
      O => p_13
    );
\trunc_ln14_reg_176[27]_i_13__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_22__3_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_21__3_n_1\,
      I2 => \trunc_ln14_reg_176[30]_i_23__3_n_1\,
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => zext_ln13_1_fu_95_p1(0),
      O => p_7
    );
\trunc_ln14_reg_176[27]_i_14__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_17__3_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_20__3_n_1\,
      I2 => zext_ln13_1_fu_95_p1(0),
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => \trunc_ln14_reg_176[30]_i_24__3_n_1\,
      I5 => \trunc_ln14_reg_176[30]_i_18__3_n_1\,
      O => p_1
    );
\trunc_ln14_reg_176[27]_i_15__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^p\(0),
      I1 => zext_ln13_1_fu_95_p1(1),
      I2 => zext_ln13_1_fu_95_p1(0),
      I3 => \^p_0\,
      O => p_27
    );
\trunc_ln14_reg_176[27]_i_16__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00CCCCF0F0AAAA"
    )
        port map (
      I0 => \trunc_ln14_reg_176[27]_i_18__3_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_32__3_n_1\,
      I2 => \trunc_ln14_reg_176[30]_i_30__3_n_1\,
      I3 => \trunc_ln14_reg_176[30]_i_33__3_n_1\,
      I4 => zext_ln13_1_fu_95_p1(1),
      I5 => zext_ln13_1_fu_95_p1(0),
      O => p_22
    );
\trunc_ln14_reg_176[27]_i_17__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_25__3_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_28__3_n_1\,
      I2 => zext_ln13_1_fu_95_p1(0),
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => \trunc_ln14_reg_176[30]_i_31__3_n_1\,
      I5 => \trunc_ln14_reg_176[30]_i_26__3_n_1\,
      O => p_14
    );
\trunc_ln14_reg_176[27]_i_18__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \^p\(1),
      I1 => \trunc_ln14_reg_176[27]_i_14__3_1\,
      I2 => \trunc_ln14_reg_176[27]_i_14__3_0\,
      I3 => \trunc_ln14_reg_176[27]_i_14__3_2\,
      I4 => high_2_reg_166(15),
      O => \trunc_ln14_reg_176[27]_i_18__3_n_1\
    );
\trunc_ln14_reg_176[27]_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808080000000800"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(1),
      I1 => zext_ln13_1_fu_95_p1(2),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => \trunc_ln14_reg_176[30]_i_21__3_n_1\,
      I4 => zext_ln13_1_fu_95_p1(0),
      I5 => \trunc_ln14_reg_176[30]_i_22__3_n_1\,
      O => p_10
    );
\trunc_ln14_reg_176[27]_i_7__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_20__3_n_1\,
      I1 => zext_ln13_1_fu_95_p1(0),
      I2 => \trunc_ln14_reg_176[30]_i_19__3_n_1\,
      I3 => zext_ln13_1_fu_95_p1(1),
      O => p_12
    );
\trunc_ln14_reg_176[27]_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_24__3_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_18__3_n_1\,
      I2 => zext_ln13_1_fu_95_p1(0),
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => \trunc_ln14_reg_176[30]_i_23__3_n_1\,
      I5 => \trunc_ln14_reg_176[30]_i_17__3_n_1\,
      O => p_2
    );
\trunc_ln14_reg_176[27]_i_9__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E222"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_28__3_n_1\,
      I1 => zext_ln13_1_fu_95_p1(0),
      I2 => \^p\(0),
      I3 => \^p_0\,
      I4 => zext_ln13_1_fu_95_p1(1),
      O => p_16
    );
\trunc_ln14_reg_176[30]_i_10__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_30__3_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_31__3_n_1\,
      I2 => zext_ln13_1_fu_95_p1(0),
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => \trunc_ln14_reg_176[30]_i_32__3_n_1\,
      I5 => \trunc_ln14_reg_176[30]_i_33__3_n_1\,
      O => p_24
    );
\trunc_ln14_reg_176[30]_i_11__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_18__3_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_19__3_n_1\,
      I2 => \trunc_ln14_reg_176[30]_i_20__3_n_1\,
      I3 => zext_ln13_1_fu_95_p1(0),
      I4 => zext_ln13_1_fu_95_p1(1),
      O => p_11
    );
\trunc_ln14_reg_176[30]_i_12__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888800080008000"
    )
        port map (
      I0 => \trunc_ln14_reg_176[23]_i_4__0\,
      I1 => \trunc_ln14_reg_176[30]_i_4__0\,
      I2 => \^p_0\,
      I3 => high_2_reg_166(15),
      I4 => \trunc_ln14_reg_176[30]_i_29__4_n_1\,
      I5 => high_2_reg_166(14),
      O => p_8
    );
\trunc_ln14_reg_176[30]_i_13__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_23__3_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_17__3_n_1\,
      I2 => zext_ln13_1_fu_95_p1(0),
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => \trunc_ln14_reg_176[30]_i_22__3_n_1\,
      I5 => \trunc_ln14_reg_176[30]_i_24__3_n_1\,
      O => p_3
    );
\trunc_ln14_reg_176[30]_i_14__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C0C0FF00AAAA"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_26__3_n_1\,
      I1 => \^p\(0),
      I2 => \^p_0\,
      I3 => \trunc_ln14_reg_176[30]_i_28__3_n_1\,
      I4 => zext_ln13_1_fu_95_p1(0),
      I5 => zext_ln13_1_fu_95_p1(1),
      O => p_15
    );
\trunc_ln14_reg_176[30]_i_15__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888800000008000"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(1),
      I1 => \trunc_ln14_reg_176[30]_i_4__0\,
      I2 => high_2_reg_166(15),
      I3 => \trunc_ln14_reg_176[30]_i_29__4_n_1\,
      I4 => zext_ln13_1_fu_95_p1(0),
      I5 => \trunc_ln14_reg_176[30]_i_32__3_n_1\,
      O => p_23
    );
\trunc_ln14_reg_176[30]_i_16__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_33__3_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_25__3_n_1\,
      I2 => zext_ln13_1_fu_95_p1(0),
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => \trunc_ln14_reg_176[30]_i_30__3_n_1\,
      I5 => \trunc_ln14_reg_176[30]_i_31__3_n_1\,
      O => p_19
    );
\trunc_ln14_reg_176[30]_i_17__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(6),
      I1 => high_2_reg_166(7),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__3_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__3_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__3_1\,
      O => \trunc_ln14_reg_176[30]_i_17__3_n_1\
    );
\trunc_ln14_reg_176[30]_i_18__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(4),
      I1 => high_2_reg_166(5),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__3_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__3_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__3_1\,
      O => \trunc_ln14_reg_176[30]_i_18__3_n_1\
    );
\trunc_ln14_reg_176[30]_i_19__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => \^p\(0),
      I1 => high_2_reg_166(1),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__3_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__3_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__3_1\,
      O => \trunc_ln14_reg_176[30]_i_19__3_n_1\
    );
\trunc_ln14_reg_176[30]_i_20__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(2),
      I1 => high_2_reg_166(3),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__3_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__3_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__3_1\,
      O => \trunc_ln14_reg_176[30]_i_20__3_n_1\
    );
\trunc_ln14_reg_176[30]_i_21__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(14),
      I1 => high_2_reg_166(15),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__3_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__3_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__3_1\,
      O => \trunc_ln14_reg_176[30]_i_21__3_n_1\
    );
\trunc_ln14_reg_176[30]_i_22__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(12),
      I1 => high_2_reg_166(13),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__3_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__3_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__3_1\,
      O => \trunc_ln14_reg_176[30]_i_22__3_n_1\
    );
\trunc_ln14_reg_176[30]_i_23__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(10),
      I1 => high_2_reg_166(11),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__3_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__3_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__3_1\,
      O => \trunc_ln14_reg_176[30]_i_23__3_n_1\
    );
\trunc_ln14_reg_176[30]_i_24__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(8),
      I1 => high_2_reg_166(9),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__3_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__3_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__3_1\,
      O => \trunc_ln14_reg_176[30]_i_24__3_n_1\
    );
\trunc_ln14_reg_176[30]_i_25__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(5),
      I1 => high_2_reg_166(6),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__3_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__3_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__3_1\,
      O => \trunc_ln14_reg_176[30]_i_25__3_n_1\
    );
\trunc_ln14_reg_176[30]_i_26__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(3),
      I1 => high_2_reg_166(4),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__3_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__3_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__3_1\,
      O => \trunc_ln14_reg_176[30]_i_26__3_n_1\
    );
\trunc_ln14_reg_176[30]_i_27__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^p\(0),
      I1 => zext_ln13_1_fu_95_p1(0),
      I2 => \trunc_ln14_reg_176[27]_i_14__3_1\,
      I3 => \trunc_ln14_reg_176[27]_i_14__3_0\,
      I4 => \trunc_ln14_reg_176[27]_i_14__3_2\,
      I5 => \^p\(1),
      O => \trunc_ln14_reg_176[30]_i_27__3_n_1\
    );
\trunc_ln14_reg_176[30]_i_28__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(1),
      I1 => high_2_reg_166(2),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__3_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__3_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__3_1\,
      O => \trunc_ln14_reg_176[30]_i_28__3_n_1\
    );
\trunc_ln14_reg_176[30]_i_29__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(6),
      I1 => zext_ln13_1_fu_95_p1(5),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => \trunc_ln14_reg_176[27]_i_14__3_0\,
      I4 => \trunc_ln14_reg_176[27]_i_14__3_1\,
      I5 => \^p\(1),
      O => \trunc_ln14_reg_176[30]_i_29__4_n_1\
    );
\trunc_ln14_reg_176[30]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \^p_4\,
      I1 => \^p_5\,
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => zext_ln13_1_fu_95_p1(2),
      O => x_fu_99_p2(31)
    );
\trunc_ln14_reg_176[30]_i_30__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(11),
      I1 => high_2_reg_166(12),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__3_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__3_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__3_1\,
      O => \trunc_ln14_reg_176[30]_i_30__3_n_1\
    );
\trunc_ln14_reg_176[30]_i_31__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(7),
      I1 => high_2_reg_166(8),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__3_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__3_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__3_1\,
      O => \trunc_ln14_reg_176[30]_i_31__3_n_1\
    );
\trunc_ln14_reg_176[30]_i_32__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(13),
      I1 => high_2_reg_166(14),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__3_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__3_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__3_1\,
      O => \trunc_ln14_reg_176[30]_i_32__3_n_1\
    );
\trunc_ln14_reg_176[30]_i_33__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(9),
      I1 => high_2_reg_166(10),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__3_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__3_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__3_1\,
      O => \trunc_ln14_reg_176[30]_i_33__3_n_1\
    );
\trunc_ln14_reg_176[30]_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_17__3_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_18__3_n_1\,
      I2 => zext_ln13_1_fu_95_p1(1),
      I3 => \trunc_ln14_reg_176[30]_i_19__3_n_1\,
      I4 => zext_ln13_1_fu_95_p1(0),
      I5 => \trunc_ln14_reg_176[30]_i_20__3_n_1\,
      O => \^p_4\
    );
\trunc_ln14_reg_176[30]_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00CCCCF0F0AAAA"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_21__3_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_22__3_n_1\,
      I2 => \trunc_ln14_reg_176[30]_i_23__3_n_1\,
      I3 => \trunc_ln14_reg_176[30]_i_24__3_n_1\,
      I4 => zext_ln13_1_fu_95_p1(1),
      I5 => zext_ln13_1_fu_95_p1(0),
      O => \^p_5\
    );
\trunc_ln14_reg_176[30]_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0CFA0A"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_25__3_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_26__3_n_1\,
      I2 => zext_ln13_1_fu_95_p1(1),
      I3 => \trunc_ln14_reg_176[30]_i_27__3_n_1\,
      I4 => zext_ln13_1_fu_95_p1(0),
      I5 => \trunc_ln14_reg_176[30]_i_28__3_n_1\,
      O => p_17
    );
\trunc_ln14_reg_176[30]_i_9__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(1),
      I1 => zext_ln13_1_fu_95_p1(0),
      I2 => zext_ln13_1_fu_95_p1(2),
      I3 => zext_ln13_1_fu_95_p1(3),
      I4 => high_2_reg_166(15),
      I5 => \trunc_ln14_reg_176[30]_i_29__4_n_1\,
      O => p_26
    );
\trunc_ln14_reg_176[3]_i_6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \^p\(1),
      I1 => zext_ln13_1_fu_95_p1(6),
      I2 => zext_ln13_1_fu_95_p1(5),
      I3 => zext_ln13_1_fu_95_p1(4),
      I4 => \trunc_ln14_reg_176[27]_i_14__3_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__3_1\,
      O => \^p_0\
    );
\trunc_ln14_reg_176_reg[11]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln14_reg_176_reg[7]_i_1__3_n_1\,
      CO(3) => \trunc_ln14_reg_176_reg[11]_i_1__3_n_1\,
      CO(2) => \trunc_ln14_reg_176_reg[11]_i_1__3_n_2\,
      CO(1) => \trunc_ln14_reg_176_reg[11]_i_1__3_n_3\,
      CO(0) => \trunc_ln14_reg_176_reg[11]_i_1__3_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_1_reg_181_reg[0]\(11 downto 8),
      O(3 downto 0) => D(11 downto 8),
      S(3 downto 0) => \trunc_ln14_reg_176_reg[11]\(3 downto 0)
    );
\trunc_ln14_reg_176_reg[15]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln14_reg_176_reg[11]_i_1__3_n_1\,
      CO(3) => \trunc_ln14_reg_176_reg[15]_i_1__3_n_1\,
      CO(2) => \trunc_ln14_reg_176_reg[15]_i_1__3_n_2\,
      CO(1) => \trunc_ln14_reg_176_reg[15]_i_1__3_n_3\,
      CO(0) => \trunc_ln14_reg_176_reg[15]_i_1__3_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_1_reg_181_reg[0]\(15 downto 12),
      O(3 downto 0) => D(15 downto 12),
      S(3 downto 0) => \trunc_ln14_reg_176_reg[15]\(3 downto 0)
    );
\trunc_ln14_reg_176_reg[19]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln14_reg_176_reg[15]_i_1__3_n_1\,
      CO(3) => \trunc_ln14_reg_176_reg[19]_i_1__3_n_1\,
      CO(2) => \trunc_ln14_reg_176_reg[19]_i_1__3_n_2\,
      CO(1) => \trunc_ln14_reg_176_reg[19]_i_1__3_n_3\,
      CO(0) => \trunc_ln14_reg_176_reg[19]_i_1__3_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_1_reg_181_reg[0]\(19 downto 16),
      O(3 downto 0) => D(19 downto 16),
      S(3 downto 0) => \trunc_ln14_reg_176_reg[19]\(3 downto 0)
    );
\trunc_ln14_reg_176_reg[23]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln14_reg_176_reg[19]_i_1__3_n_1\,
      CO(3) => \trunc_ln14_reg_176_reg[23]_i_1__3_n_1\,
      CO(2) => \trunc_ln14_reg_176_reg[23]_i_1__3_n_2\,
      CO(1) => \trunc_ln14_reg_176_reg[23]_i_1__3_n_3\,
      CO(0) => \trunc_ln14_reg_176_reg[23]_i_1__3_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_1_reg_181_reg[0]\(23 downto 20),
      O(3 downto 0) => D(23 downto 20),
      S(3 downto 0) => \trunc_ln14_reg_176_reg[23]\(3 downto 0)
    );
\trunc_ln14_reg_176_reg[27]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln14_reg_176_reg[23]_i_1__3_n_1\,
      CO(3) => \trunc_ln14_reg_176_reg[27]_i_1__3_n_1\,
      CO(2) => \trunc_ln14_reg_176_reg[27]_i_1__3_n_2\,
      CO(1) => \trunc_ln14_reg_176_reg[27]_i_1__3_n_3\,
      CO(0) => \trunc_ln14_reg_176_reg[27]_i_1__3_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_1_reg_181_reg[0]\(27 downto 24),
      O(3 downto 0) => D(27 downto 24),
      S(3 downto 0) => \trunc_ln14_reg_176_reg[27]\(3 downto 0)
    );
\trunc_ln14_reg_176_reg[30]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln14_reg_176_reg[27]_i_1__3_n_1\,
      CO(3) => \NLW_trunc_ln14_reg_176_reg[30]_i_1__3_CO_UNCONNECTED\(3),
      CO(2) => \trunc_ln14_reg_176_reg[30]_i_1__3_n_2\,
      CO(1) => \trunc_ln14_reg_176_reg[30]_i_1__3_n_3\,
      CO(0) => \trunc_ln14_reg_176_reg[30]_i_1__3_n_4\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \tmp_1_reg_181_reg[0]\(30 downto 28),
      O(3) => O(0),
      O(2 downto 0) => D(30 downto 28),
      S(3) => x_fu_99_p2(31),
      S(2 downto 0) => \tmp_1_reg_181_reg[0]_0\(2 downto 0)
    );
\trunc_ln14_reg_176_reg[3]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \trunc_ln14_reg_176_reg[3]_i_1__3_n_1\,
      CO(2) => \trunc_ln14_reg_176_reg[3]_i_1__3_n_2\,
      CO(1) => \trunc_ln14_reg_176_reg[3]_i_1__3_n_3\,
      CO(0) => \trunc_ln14_reg_176_reg[3]_i_1__3_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_1_reg_181_reg[0]\(3 downto 0),
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 0) => \trunc_ln14_reg_176_reg[3]\(3 downto 0)
    );
\trunc_ln14_reg_176_reg[7]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln14_reg_176_reg[3]_i_1__3_n_1\,
      CO(3) => \trunc_ln14_reg_176_reg[7]_i_1__3_n_1\,
      CO(2) => \trunc_ln14_reg_176_reg[7]_i_1__3_n_2\,
      CO(1) => \trunc_ln14_reg_176_reg[7]_i_1__3_n_3\,
      CO(0) => \trunc_ln14_reg_176_reg[7]_i_1__3_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_1_reg_181_reg[0]\(7 downto 4),
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 0) => \trunc_ln14_reg_176_reg[7]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_DSP48_0_24 is
  port (
    P : out STD_LOGIC_VECTOR ( 16 downto 0 );
    ap_NS_fsm1 : out STD_LOGIC;
    p_0 : out STD_LOGIC;
    p_1 : out STD_LOGIC;
    p_2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 30 downto 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_3 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    p_4 : out STD_LOGIC;
    p_5 : out STD_LOGIC;
    p_6 : out STD_LOGIC;
    p_7 : out STD_LOGIC;
    p_8 : out STD_LOGIC;
    p_9 : out STD_LOGIC;
    p_10 : out STD_LOGIC;
    p_11 : out STD_LOGIC;
    p_12 : out STD_LOGIC;
    p_13 : out STD_LOGIC;
    p_14 : out STD_LOGIC;
    p_15 : out STD_LOGIC;
    p_16 : out STD_LOGIC;
    p_17 : out STD_LOGIC;
    p_18 : out STD_LOGIC;
    p_19 : out STD_LOGIC;
    p_20 : out STD_LOGIC;
    p_21 : out STD_LOGIC;
    p_22 : out STD_LOGIC;
    p_23 : out STD_LOGIC;
    p_24 : out STD_LOGIC;
    p_25 : out STD_LOGIC;
    p_26 : out STD_LOGIC;
    p_27 : out STD_LOGIC;
    p_28 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 16 downto 0 );
    p_29 : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_random_int_gen_fu_295_ap_start_reg : in STD_LOGIC;
    zext_ln13_1_fu_95_p1 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \trunc_ln14_reg_176[27]_i_14__7_0\ : in STD_LOGIC;
    \trunc_ln14_reg_176[27]_i_14__7_1\ : in STD_LOGIC;
    \trunc_ln14_reg_176[27]_i_14__7_2\ : in STD_LOGIC;
    \tmp_1_reg_181_reg[0]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[23]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[27]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_1_reg_181_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \trunc_ln14_reg_176[23]_i_4\ : in STD_LOGIC;
    \trunc_ln14_reg_176[23]_i_4_0\ : in STD_LOGIC;
    \trunc_ln14_reg_176[30]_i_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_DSP48_0_24 : entity is "send_frame_mul_mucud_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_DSP48_0_24;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_DSP48_0_24 is
  signal \^p\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^ap_ns_fsm1\ : STD_LOGIC;
  signal high_2_reg_166 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \^p_1\ : STD_LOGIC;
  signal \^p_4\ : STD_LOGIC;
  signal \^p_5\ : STD_LOGIC;
  signal p_n_74 : STD_LOGIC;
  signal \trunc_ln14_reg_176[27]_i_18__7_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_17__7_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_18__7_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_19__7_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_20__7_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_21__7_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_22__7_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_23__7_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_24__7_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_25__7_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_26__7_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_27__7_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_28__7_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_29_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_30__7_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_31__7_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_32__7_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_33__7_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[11]_i_1__7_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[11]_i_1__7_n_2\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[11]_i_1__7_n_3\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[11]_i_1__7_n_4\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[15]_i_1__7_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[15]_i_1__7_n_2\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[15]_i_1__7_n_3\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[15]_i_1__7_n_4\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[19]_i_1__7_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[19]_i_1__7_n_2\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[19]_i_1__7_n_3\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[19]_i_1__7_n_4\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[23]_i_1__7_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[23]_i_1__7_n_2\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[23]_i_1__7_n_3\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[23]_i_1__7_n_4\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[27]_i_1__7_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[27]_i_1__7_n_2\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[27]_i_1__7_n_3\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[27]_i_1__7_n_4\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[30]_i_1__7_n_2\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[30]_i_1__7_n_3\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[30]_i_1__7_n_4\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[3]_i_1__7_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[3]_i_1__7_n_2\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[3]_i_1__7_n_3\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[3]_i_1__7_n_4\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[7]_i_1__7_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[7]_i_1__7_n_2\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[7]_i_1__7_n_3\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[7]_i_1__7_n_4\ : STD_LOGIC;
  signal x_fu_99_p2 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 33 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_trunc_ln14_reg_176_reg[30]_i_1__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-12 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \trunc_ln14_reg_176[27]_i_15__7\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \trunc_ln14_reg_176[27]_i_8__7\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \trunc_ln14_reg_176[27]_i_9__7\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \trunc_ln14_reg_176[30]_i_12__7\ : label is "soft_lutpair235";
begin
  P(16 downto 0) <= \^p\(16 downto 0);
  ap_NS_fsm1 <= \^ap_ns_fsm1\;
  p_1 <= \^p_1\;
  p_4 <= \^p_4\;
  p_5 <= \^p_5\;
\add_ln13_fu_90_p2_carry_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^p\(4),
      O => p_3(2)
    );
\add_ln13_fu_90_p2_carry_i_2__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^p\(3),
      O => p_3(1)
    );
\add_ln13_fu_90_p2_carry_i_3__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^p\(2),
      O => p_3(0)
    );
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => Q(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"001011110010001111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \^ap_ns_fsm1\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 33) => NLW_p_RnM_P_UNCONNECTED(47 downto 33),
      P(32) => p_n_74,
      P(31 downto 16) => \^p\(16 downto 1),
      P(15 downto 1) => high_2_reg_166(15 downto 1),
      P(0) => \^p\(0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
\p_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_29(0),
      I1 => grp_random_int_gen_fu_295_ap_start_reg,
      O => \^ap_ns_fsm1\
    );
\trunc_ln14_reg_176[19]_i_6__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000E200"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_18__7_n_1\,
      I1 => zext_ln13_1_fu_95_p1(0),
      I2 => \trunc_ln14_reg_176[30]_i_17__7_n_1\,
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => zext_ln13_1_fu_95_p1(2),
      I5 => zext_ln13_1_fu_95_p1(3),
      O => p_9
    );
\trunc_ln14_reg_176[23]_i_6__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => high_2_reg_166(15),
      I1 => \trunc_ln14_reg_176[30]_i_29_n_1\,
      I2 => zext_ln13_1_fu_95_p1(0),
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => zext_ln13_1_fu_95_p1(2),
      I5 => zext_ln13_1_fu_95_p1(3),
      O => p_28
    );
\trunc_ln14_reg_176[23]_i_7__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044F40000"
    )
        port map (
      I0 => \^p_1\,
      I1 => high_2_reg_166(15),
      I2 => high_2_reg_166(14),
      I3 => \trunc_ln14_reg_176[30]_i_29_n_1\,
      I4 => \trunc_ln14_reg_176[23]_i_4\,
      I5 => \trunc_ln14_reg_176[23]_i_4_0\,
      O => p_6
    );
\trunc_ln14_reg_176[23]_i_8__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002F20000"
    )
        port map (
      I0 => high_2_reg_166(15),
      I1 => \trunc_ln14_reg_176[30]_i_29_n_1\,
      I2 => zext_ln13_1_fu_95_p1(0),
      I3 => \trunc_ln14_reg_176[30]_i_28__7_n_1\,
      I4 => zext_ln13_1_fu_95_p1(1),
      I5 => \trunc_ln14_reg_176[23]_i_4_0\,
      O => p_20
    );
\trunc_ln14_reg_176[27]_i_10__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACF0ACFFAC00AC0"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_27__7_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_33__7_n_1\,
      I2 => zext_ln13_1_fu_95_p1(1),
      I3 => zext_ln13_1_fu_95_p1(0),
      I4 => \trunc_ln14_reg_176[30]_i_32__7_n_1\,
      I5 => \trunc_ln14_reg_176[30]_i_26__7_n_1\,
      O => p_15
    );
\trunc_ln14_reg_176[27]_i_11__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00550C00FF550C00"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_28__7_n_1\,
      I1 => high_2_reg_166(15),
      I2 => \trunc_ln14_reg_176[30]_i_29_n_1\,
      I3 => zext_ln13_1_fu_95_p1(0),
      I4 => zext_ln13_1_fu_95_p1(1),
      I5 => \trunc_ln14_reg_176[30]_i_25__7_n_1\,
      O => p_19
    );
\trunc_ln14_reg_176[27]_i_12__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFD0DD"
    )
        port map (
      I0 => \^p\(0),
      I1 => \trunc_ln14_reg_176[30]_i_29_n_1\,
      I2 => \^p_1\,
      I3 => high_2_reg_166(1),
      I4 => zext_ln13_1_fu_95_p1(1),
      I5 => zext_ln13_1_fu_95_p1(0),
      O => p_2
    );
\trunc_ln14_reg_176[27]_i_13__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFA0C0A0CFAFC0AF"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_23__7_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_22__7_n_1\,
      I2 => zext_ln13_1_fu_95_p1(1),
      I3 => zext_ln13_1_fu_95_p1(0),
      I4 => \trunc_ln14_reg_176[30]_i_24__7_n_1\,
      I5 => \trunc_ln14_reg_176[30]_i_20__7_n_1\,
      O => p_23
    );
\trunc_ln14_reg_176[27]_i_14__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAF0CA00"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_17__7_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_19__7_n_1\,
      I2 => zext_ln13_1_fu_95_p1(0),
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => \trunc_ln14_reg_176[30]_i_18__7_n_1\,
      O => p_7
    );
\trunc_ln14_reg_176[27]_i_15__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \^p\(0),
      I1 => \^p_1\,
      I2 => zext_ln13_1_fu_95_p1(1),
      I3 => zext_ln13_1_fu_95_p1(0),
      O => p_0
    );
\trunc_ln14_reg_176[27]_i_16__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFC0AFCFA0C0A0"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_32__7_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_31__7_n_1\,
      I2 => zext_ln13_1_fu_95_p1(1),
      I3 => zext_ln13_1_fu_95_p1(0),
      I4 => \trunc_ln14_reg_176[30]_i_33__7_n_1\,
      I5 => \trunc_ln14_reg_176[30]_i_27__7_n_1\,
      O => p_14
    );
\trunc_ln14_reg_176[27]_i_17__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"335533550F000FFF"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_25__7_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_26__7_n_1\,
      I2 => \trunc_ln14_reg_176[30]_i_28__7_n_1\,
      I3 => zext_ln13_1_fu_95_p1(0),
      I4 => \trunc_ln14_reg_176[27]_i_18__7_n_1\,
      I5 => zext_ln13_1_fu_95_p1(1),
      O => p_17
    );
\trunc_ln14_reg_176[27]_i_18__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \trunc_ln14_reg_176[27]_i_14__7_0\,
      I1 => \trunc_ln14_reg_176[27]_i_14__7_1\,
      I2 => \trunc_ln14_reg_176[27]_i_14__7_2\,
      I3 => \^p\(1),
      I4 => high_2_reg_166(15),
      O => \trunc_ln14_reg_176[27]_i_18__7_n_1\
    );
\trunc_ln14_reg_176[27]_i_6__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FCC55000FCC55"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_19__7_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_24__7_n_1\,
      I2 => \trunc_ln14_reg_176[30]_i_20__7_n_1\,
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => zext_ln13_1_fu_95_p1(0),
      I5 => \trunc_ln14_reg_176[30]_i_23__7_n_1\,
      O => p_24
    );
\trunc_ln14_reg_176[27]_i_7__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2000000"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_18__7_n_1\,
      I1 => zext_ln13_1_fu_95_p1(0),
      I2 => \trunc_ln14_reg_176[30]_i_17__7_n_1\,
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => zext_ln13_1_fu_95_p1(2),
      I5 => zext_ln13_1_fu_95_p1(3),
      O => p_10
    );
\trunc_ln14_reg_176[27]_i_8__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(1),
      I1 => \trunc_ln14_reg_176[30]_i_22__7_n_1\,
      I2 => zext_ln13_1_fu_95_p1(0),
      I3 => \trunc_ln14_reg_176[30]_i_21__7_n_1\,
      O => p_26
    );
\trunc_ln14_reg_176[27]_i_9__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEAEFE"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(1),
      I1 => \trunc_ln14_reg_176[30]_i_31__7_n_1\,
      I2 => zext_ln13_1_fu_95_p1(0),
      I3 => \^p\(0),
      I4 => \^p_1\,
      O => p_13
    );
\trunc_ln14_reg_176[30]_i_10__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCFA0CFAFC0A0C0"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_30__7_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_31__7_n_1\,
      I2 => zext_ln13_1_fu_95_p1(1),
      I3 => zext_ln13_1_fu_95_p1(0),
      I4 => \trunc_ln14_reg_176[30]_i_32__7_n_1\,
      I5 => \trunc_ln14_reg_176[30]_i_33__7_n_1\,
      O => p_12
    );
\trunc_ln14_reg_176[30]_i_11__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F4000000000000"
    )
        port map (
      I0 => \^p_1\,
      I1 => high_2_reg_166(15),
      I2 => high_2_reg_166(14),
      I3 => \trunc_ln14_reg_176[30]_i_29_n_1\,
      I4 => \trunc_ln14_reg_176[30]_i_4\,
      I5 => \trunc_ln14_reg_176[23]_i_4\,
      O => p_8
    );
\trunc_ln14_reg_176[30]_i_12__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBCBF8C8"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_22__7_n_1\,
      I1 => zext_ln13_1_fu_95_p1(0),
      I2 => zext_ln13_1_fu_95_p1(1),
      I3 => \trunc_ln14_reg_176[30]_i_21__7_n_1\,
      I4 => \trunc_ln14_reg_176[30]_i_23__7_n_1\,
      O => p_25
    );
\trunc_ln14_reg_176[30]_i_13__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC0F5500CC0F55FF"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_20__7_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_24__7_n_1\,
      I2 => \trunc_ln14_reg_176[30]_i_19__7_n_1\,
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => zext_ln13_1_fu_95_p1(0),
      I5 => \trunc_ln14_reg_176[30]_i_17__7_n_1\,
      O => p_22
    );
\trunc_ln14_reg_176[30]_i_14__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008088880080"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(1),
      I1 => \trunc_ln14_reg_176[30]_i_4\,
      I2 => high_2_reg_166(15),
      I3 => \trunc_ln14_reg_176[30]_i_29_n_1\,
      I4 => zext_ln13_1_fu_95_p1(0),
      I5 => \trunc_ln14_reg_176[30]_i_28__7_n_1\,
      O => p_21
    );
\trunc_ln14_reg_176[30]_i_15__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFECEFEF2F2C2F2"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_32__7_n_1\,
      I1 => zext_ln13_1_fu_95_p1(0),
      I2 => zext_ln13_1_fu_95_p1(1),
      I3 => \^p\(0),
      I4 => \^p_1\,
      I5 => \trunc_ln14_reg_176[30]_i_31__7_n_1\,
      O => p_11
    );
\trunc_ln14_reg_176[30]_i_16__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFC0AFCFA0C0A0"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_27__7_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_33__7_n_1\,
      I2 => zext_ln13_1_fu_95_p1(1),
      I3 => zext_ln13_1_fu_95_p1(0),
      I4 => \trunc_ln14_reg_176[30]_i_26__7_n_1\,
      I5 => \trunc_ln14_reg_176[30]_i_25__7_n_1\,
      O => p_16
    );
\trunc_ln14_reg_176[30]_i_17__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000C0000000A"
    )
        port map (
      I0 => high_2_reg_166(12),
      I1 => high_2_reg_166(13),
      I2 => \trunc_ln14_reg_176[27]_i_14__7_2\,
      I3 => \trunc_ln14_reg_176[27]_i_14__7_1\,
      I4 => \trunc_ln14_reg_176[27]_i_14__7_0\,
      I5 => \^p\(1),
      O => \trunc_ln14_reg_176[30]_i_17__7_n_1\
    );
\trunc_ln14_reg_176[30]_i_18__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000C0000000A"
    )
        port map (
      I0 => high_2_reg_166(14),
      I1 => high_2_reg_166(15),
      I2 => \trunc_ln14_reg_176[27]_i_14__7_2\,
      I3 => \trunc_ln14_reg_176[27]_i_14__7_1\,
      I4 => \trunc_ln14_reg_176[27]_i_14__7_0\,
      I5 => \^p\(1),
      O => \trunc_ln14_reg_176[30]_i_18__7_n_1\
    );
\trunc_ln14_reg_176[30]_i_19__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => high_2_reg_166(11),
      I1 => \^p\(1),
      I2 => \trunc_ln14_reg_176[27]_i_14__7_2\,
      I3 => \trunc_ln14_reg_176[27]_i_14__7_1\,
      I4 => \trunc_ln14_reg_176[27]_i_14__7_0\,
      I5 => high_2_reg_166(10),
      O => \trunc_ln14_reg_176[30]_i_19__7_n_1\
    );
\trunc_ln14_reg_176[30]_i_20__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => high_2_reg_166(9),
      I1 => \^p\(1),
      I2 => \trunc_ln14_reg_176[27]_i_14__7_2\,
      I3 => \trunc_ln14_reg_176[27]_i_14__7_1\,
      I4 => \trunc_ln14_reg_176[27]_i_14__7_0\,
      I5 => high_2_reg_166(8),
      O => \trunc_ln14_reg_176[30]_i_20__7_n_1\
    );
\trunc_ln14_reg_176[30]_i_21__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF4FFFFFFF7"
    )
        port map (
      I0 => high_2_reg_166(1),
      I1 => \^p\(1),
      I2 => \trunc_ln14_reg_176[27]_i_14__7_2\,
      I3 => \trunc_ln14_reg_176[27]_i_14__7_1\,
      I4 => \trunc_ln14_reg_176[27]_i_14__7_0\,
      I5 => \^p\(0),
      O => \trunc_ln14_reg_176[30]_i_21__7_n_1\
    );
\trunc_ln14_reg_176[30]_i_22__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF4FFFFFFF7"
    )
        port map (
      I0 => high_2_reg_166(3),
      I1 => \^p\(1),
      I2 => \trunc_ln14_reg_176[27]_i_14__7_2\,
      I3 => \trunc_ln14_reg_176[27]_i_14__7_1\,
      I4 => \trunc_ln14_reg_176[27]_i_14__7_0\,
      I5 => high_2_reg_166(2),
      O => \trunc_ln14_reg_176[30]_i_22__7_n_1\
    );
\trunc_ln14_reg_176[30]_i_23__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF4FFFFFFF7"
    )
        port map (
      I0 => high_2_reg_166(5),
      I1 => \^p\(1),
      I2 => \trunc_ln14_reg_176[27]_i_14__7_2\,
      I3 => \trunc_ln14_reg_176[27]_i_14__7_1\,
      I4 => \trunc_ln14_reg_176[27]_i_14__7_0\,
      I5 => high_2_reg_166(4),
      O => \trunc_ln14_reg_176[30]_i_23__7_n_1\
    );
\trunc_ln14_reg_176[30]_i_24__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF4FFFFFFF7"
    )
        port map (
      I0 => high_2_reg_166(7),
      I1 => \^p\(1),
      I2 => \trunc_ln14_reg_176[27]_i_14__7_2\,
      I3 => \trunc_ln14_reg_176[27]_i_14__7_1\,
      I4 => \trunc_ln14_reg_176[27]_i_14__7_0\,
      I5 => high_2_reg_166(6),
      O => \trunc_ln14_reg_176[30]_i_24__7_n_1\
    );
\trunc_ln14_reg_176[30]_i_25__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF4FFFFFFF7"
    )
        port map (
      I0 => high_2_reg_166(12),
      I1 => \^p\(1),
      I2 => \trunc_ln14_reg_176[27]_i_14__7_2\,
      I3 => \trunc_ln14_reg_176[27]_i_14__7_1\,
      I4 => \trunc_ln14_reg_176[27]_i_14__7_0\,
      I5 => high_2_reg_166(11),
      O => \trunc_ln14_reg_176[30]_i_25__7_n_1\
    );
\trunc_ln14_reg_176[30]_i_26__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF4FFFFFFF7"
    )
        port map (
      I0 => high_2_reg_166(10),
      I1 => \^p\(1),
      I2 => \trunc_ln14_reg_176[27]_i_14__7_2\,
      I3 => \trunc_ln14_reg_176[27]_i_14__7_1\,
      I4 => \trunc_ln14_reg_176[27]_i_14__7_0\,
      I5 => high_2_reg_166(9),
      O => \trunc_ln14_reg_176[30]_i_26__7_n_1\
    );
\trunc_ln14_reg_176[30]_i_27__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF4FFFFFFF7"
    )
        port map (
      I0 => high_2_reg_166(8),
      I1 => \^p\(1),
      I2 => \trunc_ln14_reg_176[27]_i_14__7_2\,
      I3 => \trunc_ln14_reg_176[27]_i_14__7_1\,
      I4 => \trunc_ln14_reg_176[27]_i_14__7_0\,
      I5 => high_2_reg_166(7),
      O => \trunc_ln14_reg_176[30]_i_27__7_n_1\
    );
\trunc_ln14_reg_176[30]_i_28__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF4FFFFFFF7"
    )
        port map (
      I0 => high_2_reg_166(14),
      I1 => \^p\(1),
      I2 => \trunc_ln14_reg_176[27]_i_14__7_2\,
      I3 => \trunc_ln14_reg_176[27]_i_14__7_1\,
      I4 => \trunc_ln14_reg_176[27]_i_14__7_0\,
      I5 => high_2_reg_166(13),
      O => \trunc_ln14_reg_176[30]_i_28__7_n_1\
    );
\trunc_ln14_reg_176[30]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^p\(1),
      I1 => \trunc_ln14_reg_176[27]_i_14__7_2\,
      I2 => \trunc_ln14_reg_176[27]_i_14__7_1\,
      I3 => zext_ln13_1_fu_95_p1(5),
      I4 => zext_ln13_1_fu_95_p1(6),
      I5 => zext_ln13_1_fu_95_p1(4),
      O => \trunc_ln14_reg_176[30]_i_29_n_1\
    );
\trunc_ln14_reg_176[30]_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E020"
    )
        port map (
      I0 => \^p_4\,
      I1 => zext_ln13_1_fu_95_p1(2),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => \^p_5\,
      O => x_fu_99_p2(31)
    );
\trunc_ln14_reg_176[30]_i_30__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDFFFF"
    )
        port map (
      I0 => \^p\(1),
      I1 => \trunc_ln14_reg_176[27]_i_14__7_0\,
      I2 => \trunc_ln14_reg_176[27]_i_14__7_1\,
      I3 => \trunc_ln14_reg_176[27]_i_14__7_2\,
      I4 => \^p\(0),
      O => \trunc_ln14_reg_176[30]_i_30__7_n_1\
    );
\trunc_ln14_reg_176[30]_i_31__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF4FFFFFFF7"
    )
        port map (
      I0 => high_2_reg_166(2),
      I1 => \^p\(1),
      I2 => \trunc_ln14_reg_176[27]_i_14__7_2\,
      I3 => \trunc_ln14_reg_176[27]_i_14__7_1\,
      I4 => \trunc_ln14_reg_176[27]_i_14__7_0\,
      I5 => high_2_reg_166(1),
      O => \trunc_ln14_reg_176[30]_i_31__7_n_1\
    );
\trunc_ln14_reg_176[30]_i_32__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF4FFFFFFF7"
    )
        port map (
      I0 => high_2_reg_166(4),
      I1 => \^p\(1),
      I2 => \trunc_ln14_reg_176[27]_i_14__7_2\,
      I3 => \trunc_ln14_reg_176[27]_i_14__7_1\,
      I4 => \trunc_ln14_reg_176[27]_i_14__7_0\,
      I5 => high_2_reg_166(3),
      O => \trunc_ln14_reg_176[30]_i_32__7_n_1\
    );
\trunc_ln14_reg_176[30]_i_33__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF4FFFFFFF7"
    )
        port map (
      I0 => high_2_reg_166(6),
      I1 => \^p\(1),
      I2 => \trunc_ln14_reg_176[27]_i_14__7_2\,
      I3 => \trunc_ln14_reg_176[27]_i_14__7_1\,
      I4 => \trunc_ln14_reg_176[27]_i_14__7_0\,
      I5 => high_2_reg_166(5),
      O => \trunc_ln14_reg_176[30]_i_33__7_n_1\
    );
\trunc_ln14_reg_176[30]_i_6__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0AACC00F0AACC"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_17__7_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_18__7_n_1\,
      I2 => \trunc_ln14_reg_176[30]_i_19__7_n_1\,
      I3 => zext_ln13_1_fu_95_p1(0),
      I4 => zext_ln13_1_fu_95_p1(1),
      I5 => \trunc_ln14_reg_176[30]_i_20__7_n_1\,
      O => \^p_4\
    );
\trunc_ln14_reg_176[30]_i_7__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50305F30503F5F3F"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_21__7_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_22__7_n_1\,
      I2 => zext_ln13_1_fu_95_p1(1),
      I3 => zext_ln13_1_fu_95_p1(0),
      I4 => \trunc_ln14_reg_176[30]_i_23__7_n_1\,
      I5 => \trunc_ln14_reg_176[30]_i_24__7_n_1\,
      O => \^p_5\
    );
\trunc_ln14_reg_176[30]_i_8__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0530F530053FF53F"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_25__7_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_26__7_n_1\,
      I2 => zext_ln13_1_fu_95_p1(1),
      I3 => zext_ln13_1_fu_95_p1(0),
      I4 => \trunc_ln14_reg_176[30]_i_27__7_n_1\,
      I5 => \trunc_ln14_reg_176[30]_i_28__7_n_1\,
      O => p_18
    );
\trunc_ln14_reg_176[30]_i_9__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => high_2_reg_166(15),
      I1 => \trunc_ln14_reg_176[30]_i_29_n_1\,
      I2 => zext_ln13_1_fu_95_p1(2),
      I3 => zext_ln13_1_fu_95_p1(3),
      I4 => zext_ln13_1_fu_95_p1(0),
      I5 => zext_ln13_1_fu_95_p1(1),
      O => p_27
    );
\trunc_ln14_reg_176[3]_i_7__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \trunc_ln14_reg_176[27]_i_14__7_2\,
      I1 => \trunc_ln14_reg_176[27]_i_14__7_1\,
      I2 => zext_ln13_1_fu_95_p1(5),
      I3 => zext_ln13_1_fu_95_p1(6),
      I4 => zext_ln13_1_fu_95_p1(4),
      I5 => \^p\(1),
      O => \^p_1\
    );
\trunc_ln14_reg_176_reg[11]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln14_reg_176_reg[7]_i_1__7_n_1\,
      CO(3) => \trunc_ln14_reg_176_reg[11]_i_1__7_n_1\,
      CO(2) => \trunc_ln14_reg_176_reg[11]_i_1__7_n_2\,
      CO(1) => \trunc_ln14_reg_176_reg[11]_i_1__7_n_3\,
      CO(0) => \trunc_ln14_reg_176_reg[11]_i_1__7_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_1_reg_181_reg[0]\(11 downto 8),
      O(3 downto 0) => D(11 downto 8),
      S(3 downto 0) => \trunc_ln14_reg_176_reg[11]\(3 downto 0)
    );
\trunc_ln14_reg_176_reg[15]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln14_reg_176_reg[11]_i_1__7_n_1\,
      CO(3) => \trunc_ln14_reg_176_reg[15]_i_1__7_n_1\,
      CO(2) => \trunc_ln14_reg_176_reg[15]_i_1__7_n_2\,
      CO(1) => \trunc_ln14_reg_176_reg[15]_i_1__7_n_3\,
      CO(0) => \trunc_ln14_reg_176_reg[15]_i_1__7_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_1_reg_181_reg[0]\(15 downto 12),
      O(3 downto 0) => D(15 downto 12),
      S(3 downto 0) => \trunc_ln14_reg_176_reg[15]\(3 downto 0)
    );
\trunc_ln14_reg_176_reg[19]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln14_reg_176_reg[15]_i_1__7_n_1\,
      CO(3) => \trunc_ln14_reg_176_reg[19]_i_1__7_n_1\,
      CO(2) => \trunc_ln14_reg_176_reg[19]_i_1__7_n_2\,
      CO(1) => \trunc_ln14_reg_176_reg[19]_i_1__7_n_3\,
      CO(0) => \trunc_ln14_reg_176_reg[19]_i_1__7_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_1_reg_181_reg[0]\(19 downto 16),
      O(3 downto 0) => D(19 downto 16),
      S(3 downto 0) => \trunc_ln14_reg_176_reg[19]\(3 downto 0)
    );
\trunc_ln14_reg_176_reg[23]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln14_reg_176_reg[19]_i_1__7_n_1\,
      CO(3) => \trunc_ln14_reg_176_reg[23]_i_1__7_n_1\,
      CO(2) => \trunc_ln14_reg_176_reg[23]_i_1__7_n_2\,
      CO(1) => \trunc_ln14_reg_176_reg[23]_i_1__7_n_3\,
      CO(0) => \trunc_ln14_reg_176_reg[23]_i_1__7_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_1_reg_181_reg[0]\(23 downto 20),
      O(3 downto 0) => D(23 downto 20),
      S(3 downto 0) => \trunc_ln14_reg_176_reg[23]\(3 downto 0)
    );
\trunc_ln14_reg_176_reg[27]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln14_reg_176_reg[23]_i_1__7_n_1\,
      CO(3) => \trunc_ln14_reg_176_reg[27]_i_1__7_n_1\,
      CO(2) => \trunc_ln14_reg_176_reg[27]_i_1__7_n_2\,
      CO(1) => \trunc_ln14_reg_176_reg[27]_i_1__7_n_3\,
      CO(0) => \trunc_ln14_reg_176_reg[27]_i_1__7_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_1_reg_181_reg[0]\(27 downto 24),
      O(3 downto 0) => D(27 downto 24),
      S(3 downto 0) => \trunc_ln14_reg_176_reg[27]\(3 downto 0)
    );
\trunc_ln14_reg_176_reg[30]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln14_reg_176_reg[27]_i_1__7_n_1\,
      CO(3) => \NLW_trunc_ln14_reg_176_reg[30]_i_1__7_CO_UNCONNECTED\(3),
      CO(2) => \trunc_ln14_reg_176_reg[30]_i_1__7_n_2\,
      CO(1) => \trunc_ln14_reg_176_reg[30]_i_1__7_n_3\,
      CO(0) => \trunc_ln14_reg_176_reg[30]_i_1__7_n_4\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \tmp_1_reg_181_reg[0]\(30 downto 28),
      O(3) => O(0),
      O(2 downto 0) => D(30 downto 28),
      S(3) => x_fu_99_p2(31),
      S(2 downto 0) => \tmp_1_reg_181_reg[0]_0\(2 downto 0)
    );
\trunc_ln14_reg_176_reg[3]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \trunc_ln14_reg_176_reg[3]_i_1__7_n_1\,
      CO(2) => \trunc_ln14_reg_176_reg[3]_i_1__7_n_2\,
      CO(1) => \trunc_ln14_reg_176_reg[3]_i_1__7_n_3\,
      CO(0) => \trunc_ln14_reg_176_reg[3]_i_1__7_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_1_reg_181_reg[0]\(3 downto 0),
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\trunc_ln14_reg_176_reg[7]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln14_reg_176_reg[3]_i_1__7_n_1\,
      CO(3) => \trunc_ln14_reg_176_reg[7]_i_1__7_n_1\,
      CO(2) => \trunc_ln14_reg_176_reg[7]_i_1__7_n_2\,
      CO(1) => \trunc_ln14_reg_176_reg[7]_i_1__7_n_3\,
      CO(0) => \trunc_ln14_reg_176_reg[7]_i_1__7_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_1_reg_181_reg[0]\(7 downto 4),
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 0) => \trunc_ln14_reg_176_reg[7]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_DSP48_0_37 is
  port (
    P : out STD_LOGIC_VECTOR ( 16 downto 0 );
    ap_NS_fsm1 : out STD_LOGIC;
    p_0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    p_1 : out STD_LOGIC;
    p_2 : out STD_LOGIC;
    p_3 : out STD_LOGIC;
    p_4 : out STD_LOGIC;
    p_5 : out STD_LOGIC;
    p_6 : out STD_LOGIC;
    p_7 : out STD_LOGIC;
    p_8 : out STD_LOGIC;
    p_9 : out STD_LOGIC;
    p_10 : out STD_LOGIC;
    p_11 : out STD_LOGIC;
    p_12 : out STD_LOGIC;
    p_13 : out STD_LOGIC;
    p_14 : out STD_LOGIC;
    p_15 : out STD_LOGIC;
    p_16 : out STD_LOGIC;
    p_17 : out STD_LOGIC;
    p_18 : out STD_LOGIC;
    p_19 : out STD_LOGIC;
    p_20 : out STD_LOGIC;
    p_21 : out STD_LOGIC;
    p_22 : out STD_LOGIC;
    p_23 : out STD_LOGIC;
    p_24 : out STD_LOGIC;
    p_25 : out STD_LOGIC;
    p_26 : out STD_LOGIC;
    p_27 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 30 downto 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    p_28 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    zext_ln13_1_fu_95_p1 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \trunc_ln14_reg_176[27]_i_14__0_0\ : in STD_LOGIC;
    \trunc_ln14_reg_176[27]_i_14__0_1\ : in STD_LOGIC;
    grp_random_int_gen_fu_37_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln14_reg_176[27]_i_14__0_2\ : in STD_LOGIC;
    \trunc_ln14_reg_176[23]_i_4\ : in STD_LOGIC;
    \trunc_ln14_reg_176[23]_i_4_0\ : in STD_LOGIC;
    \trunc_ln14_reg_176[30]_i_4\ : in STD_LOGIC;
    \tmp_1_reg_181_reg[0]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \trunc_ln14_reg_176_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[23]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[27]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_1_reg_181_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_DSP48_0_37 : entity is "send_frame_mul_mucud_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_DSP48_0_37;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_DSP48_0_37 is
  signal \^p\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^ap_ns_fsm1\ : STD_LOGIC;
  signal high_2_reg_166 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \^p_0\ : STD_LOGIC;
  signal \^p_4\ : STD_LOGIC;
  signal \^p_5\ : STD_LOGIC;
  signal p_n_74 : STD_LOGIC;
  signal \trunc_ln14_reg_176[27]_i_18__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_17__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_18__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_19__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_20__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_21__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_22__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_23__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_24__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_25__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_26__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_27__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_28__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_29__1_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_30__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_31__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_32__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_33__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[11]_i_1__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[11]_i_1__0_n_2\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[11]_i_1__0_n_3\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[11]_i_1__0_n_4\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[15]_i_1__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[15]_i_1__0_n_2\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[15]_i_1__0_n_3\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[15]_i_1__0_n_4\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[19]_i_1__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[19]_i_1__0_n_2\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[19]_i_1__0_n_3\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[19]_i_1__0_n_4\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[23]_i_1__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[23]_i_1__0_n_2\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[23]_i_1__0_n_3\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[23]_i_1__0_n_4\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[27]_i_1__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[27]_i_1__0_n_2\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[27]_i_1__0_n_3\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[27]_i_1__0_n_4\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[30]_i_1__0_n_2\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[30]_i_1__0_n_3\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[30]_i_1__0_n_4\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[3]_i_1__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[3]_i_1__0_n_3\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[3]_i_1__0_n_4\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[7]_i_1__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[7]_i_1__0_n_3\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[7]_i_1__0_n_4\ : STD_LOGIC;
  signal x_fu_99_p2 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 33 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_trunc_ln14_reg_176_reg[30]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-12 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \trunc_ln14_reg_176[27]_i_15__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \trunc_ln14_reg_176[27]_i_7__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \trunc_ln14_reg_176[27]_i_9__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \trunc_ln14_reg_176[30]_i_11__0\ : label is "soft_lutpair76";
begin
  P(16 downto 0) <= \^p\(16 downto 0);
  ap_NS_fsm1 <= \^ap_ns_fsm1\;
  p_0 <= \^p_0\;
  p_4 <= \^p_4\;
  p_5 <= \^p_5\;
\add_ln13_fu_90_p2_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^p\(4),
      O => S(2)
    );
\add_ln13_fu_90_p2_carry_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^p\(3),
      O => S(1)
    );
\add_ln13_fu_90_p2_carry_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^p\(2),
      O => S(0)
    );
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => p_28(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"001011110010001111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \^ap_ns_fsm1\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 33) => NLW_p_RnM_P_UNCONNECTED(47 downto 33),
      P(32) => p_n_74,
      P(31 downto 16) => \^p\(16 downto 1),
      P(15 downto 1) => high_2_reg_166(15 downto 1),
      P(0) => \^p\(0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
\p_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_random_int_gen_fu_37_ap_start_reg,
      I1 => Q(0),
      O => \^ap_ns_fsm1\
    );
\trunc_ln14_reg_176[19]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020000000200"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(1),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(2),
      I3 => \trunc_ln14_reg_176[30]_i_21__0_n_1\,
      I4 => zext_ln13_1_fu_95_p1(0),
      I5 => \trunc_ln14_reg_176[30]_i_22__0_n_1\,
      O => p_9
    );
\trunc_ln14_reg_176[23]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(1),
      I1 => zext_ln13_1_fu_95_p1(0),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => zext_ln13_1_fu_95_p1(2),
      I4 => high_2_reg_166(15),
      I5 => \trunc_ln14_reg_176[30]_i_29__1_n_1\,
      O => p_25
    );
\trunc_ln14_reg_176[23]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888800080008000"
    )
        port map (
      I0 => \trunc_ln14_reg_176[23]_i_4\,
      I1 => \trunc_ln14_reg_176[23]_i_4_0\,
      I2 => \^p_0\,
      I3 => high_2_reg_166(15),
      I4 => \trunc_ln14_reg_176[30]_i_29__1_n_1\,
      I5 => high_2_reg_166(14),
      O => p_6
    );
\trunc_ln14_reg_176[23]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888800000008000"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(1),
      I1 => \trunc_ln14_reg_176[23]_i_4_0\,
      I2 => high_2_reg_166(15),
      I3 => \trunc_ln14_reg_176[30]_i_29__1_n_1\,
      I4 => zext_ln13_1_fu_95_p1(0),
      I5 => \trunc_ln14_reg_176[30]_i_32__0_n_1\,
      O => p_21
    );
\trunc_ln14_reg_176[27]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00C0C0AAAA0000"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_32__0_n_1\,
      I1 => high_2_reg_166(15),
      I2 => \trunc_ln14_reg_176[30]_i_29__1_n_1\,
      I3 => \trunc_ln14_reg_176[30]_i_30__0_n_1\,
      I4 => zext_ln13_1_fu_95_p1(1),
      I5 => zext_ln13_1_fu_95_p1(0),
      O => p_20
    );
\trunc_ln14_reg_176[27]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_31__0_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_26__0_n_1\,
      I2 => zext_ln13_1_fu_95_p1(0),
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => \trunc_ln14_reg_176[30]_i_33__0_n_1\,
      I5 => \trunc_ln14_reg_176[30]_i_25__0_n_1\,
      O => p_18
    );
\trunc_ln14_reg_176[27]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111100010001000"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(0),
      I1 => zext_ln13_1_fu_95_p1(1),
      I2 => \^p_0\,
      I3 => high_2_reg_166(1),
      I4 => \trunc_ln14_reg_176[30]_i_29__1_n_1\,
      I5 => \^p\(0),
      O => p_13
    );
\trunc_ln14_reg_176[27]_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_22__0_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_21__0_n_1\,
      I2 => \trunc_ln14_reg_176[30]_i_23__0_n_1\,
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => zext_ln13_1_fu_95_p1(0),
      O => p_7
    );
\trunc_ln14_reg_176[27]_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_17__0_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_20__0_n_1\,
      I2 => zext_ln13_1_fu_95_p1(0),
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => \trunc_ln14_reg_176[30]_i_24__0_n_1\,
      I5 => \trunc_ln14_reg_176[30]_i_18__0_n_1\,
      O => p_1
    );
\trunc_ln14_reg_176[27]_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^p\(0),
      I1 => zext_ln13_1_fu_95_p1(1),
      I2 => zext_ln13_1_fu_95_p1(0),
      I3 => \^p_0\,
      O => p_27
    );
\trunc_ln14_reg_176[27]_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00CCCCF0F0AAAA"
    )
        port map (
      I0 => \trunc_ln14_reg_176[27]_i_18__0_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_32__0_n_1\,
      I2 => \trunc_ln14_reg_176[30]_i_30__0_n_1\,
      I3 => \trunc_ln14_reg_176[30]_i_33__0_n_1\,
      I4 => zext_ln13_1_fu_95_p1(1),
      I5 => zext_ln13_1_fu_95_p1(0),
      O => p_22
    );
\trunc_ln14_reg_176[27]_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_25__0_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_28__0_n_1\,
      I2 => zext_ln13_1_fu_95_p1(0),
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => \trunc_ln14_reg_176[30]_i_31__0_n_1\,
      I5 => \trunc_ln14_reg_176[30]_i_26__0_n_1\,
      O => p_14
    );
\trunc_ln14_reg_176[27]_i_18__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \^p\(1),
      I1 => \trunc_ln14_reg_176[27]_i_14__0_1\,
      I2 => \trunc_ln14_reg_176[27]_i_14__0_0\,
      I3 => \trunc_ln14_reg_176[27]_i_14__0_2\,
      I4 => high_2_reg_166(15),
      O => \trunc_ln14_reg_176[27]_i_18__0_n_1\
    );
\trunc_ln14_reg_176[27]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808080000000800"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(1),
      I1 => zext_ln13_1_fu_95_p1(2),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => \trunc_ln14_reg_176[30]_i_21__0_n_1\,
      I4 => zext_ln13_1_fu_95_p1(0),
      I5 => \trunc_ln14_reg_176[30]_i_22__0_n_1\,
      O => p_10
    );
\trunc_ln14_reg_176[27]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_20__0_n_1\,
      I1 => zext_ln13_1_fu_95_p1(0),
      I2 => \trunc_ln14_reg_176[30]_i_19__0_n_1\,
      I3 => zext_ln13_1_fu_95_p1(1),
      O => p_12
    );
\trunc_ln14_reg_176[27]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_24__0_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_18__0_n_1\,
      I2 => zext_ln13_1_fu_95_p1(0),
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => \trunc_ln14_reg_176[30]_i_23__0_n_1\,
      I5 => \trunc_ln14_reg_176[30]_i_17__0_n_1\,
      O => p_2
    );
\trunc_ln14_reg_176[27]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E222"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_28__0_n_1\,
      I1 => zext_ln13_1_fu_95_p1(0),
      I2 => \^p\(0),
      I3 => \^p_0\,
      I4 => zext_ln13_1_fu_95_p1(1),
      O => p_16
    );
\trunc_ln14_reg_176[30]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_30__0_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_31__0_n_1\,
      I2 => zext_ln13_1_fu_95_p1(0),
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => \trunc_ln14_reg_176[30]_i_32__0_n_1\,
      I5 => \trunc_ln14_reg_176[30]_i_33__0_n_1\,
      O => p_24
    );
\trunc_ln14_reg_176[30]_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_18__0_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_19__0_n_1\,
      I2 => \trunc_ln14_reg_176[30]_i_20__0_n_1\,
      I3 => zext_ln13_1_fu_95_p1(0),
      I4 => zext_ln13_1_fu_95_p1(1),
      O => p_11
    );
\trunc_ln14_reg_176[30]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888800080008000"
    )
        port map (
      I0 => \trunc_ln14_reg_176[23]_i_4\,
      I1 => \trunc_ln14_reg_176[30]_i_4\,
      I2 => \^p_0\,
      I3 => high_2_reg_166(15),
      I4 => \trunc_ln14_reg_176[30]_i_29__1_n_1\,
      I5 => high_2_reg_166(14),
      O => p_8
    );
\trunc_ln14_reg_176[30]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_23__0_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_17__0_n_1\,
      I2 => zext_ln13_1_fu_95_p1(0),
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => \trunc_ln14_reg_176[30]_i_22__0_n_1\,
      I5 => \trunc_ln14_reg_176[30]_i_24__0_n_1\,
      O => p_3
    );
\trunc_ln14_reg_176[30]_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C0C0FF00AAAA"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_26__0_n_1\,
      I1 => \^p\(0),
      I2 => \^p_0\,
      I3 => \trunc_ln14_reg_176[30]_i_28__0_n_1\,
      I4 => zext_ln13_1_fu_95_p1(0),
      I5 => zext_ln13_1_fu_95_p1(1),
      O => p_15
    );
\trunc_ln14_reg_176[30]_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888800000008000"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(1),
      I1 => \trunc_ln14_reg_176[30]_i_4\,
      I2 => high_2_reg_166(15),
      I3 => \trunc_ln14_reg_176[30]_i_29__1_n_1\,
      I4 => zext_ln13_1_fu_95_p1(0),
      I5 => \trunc_ln14_reg_176[30]_i_32__0_n_1\,
      O => p_23
    );
\trunc_ln14_reg_176[30]_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_33__0_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_25__0_n_1\,
      I2 => zext_ln13_1_fu_95_p1(0),
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => \trunc_ln14_reg_176[30]_i_30__0_n_1\,
      I5 => \trunc_ln14_reg_176[30]_i_31__0_n_1\,
      O => p_19
    );
\trunc_ln14_reg_176[30]_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(6),
      I1 => high_2_reg_166(7),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__0_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__0_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__0_1\,
      O => \trunc_ln14_reg_176[30]_i_17__0_n_1\
    );
\trunc_ln14_reg_176[30]_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(4),
      I1 => high_2_reg_166(5),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__0_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__0_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__0_1\,
      O => \trunc_ln14_reg_176[30]_i_18__0_n_1\
    );
\trunc_ln14_reg_176[30]_i_19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => \^p\(0),
      I1 => high_2_reg_166(1),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__0_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__0_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__0_1\,
      O => \trunc_ln14_reg_176[30]_i_19__0_n_1\
    );
\trunc_ln14_reg_176[30]_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(2),
      I1 => high_2_reg_166(3),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__0_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__0_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__0_1\,
      O => \trunc_ln14_reg_176[30]_i_20__0_n_1\
    );
\trunc_ln14_reg_176[30]_i_21__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(14),
      I1 => high_2_reg_166(15),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__0_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__0_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__0_1\,
      O => \trunc_ln14_reg_176[30]_i_21__0_n_1\
    );
\trunc_ln14_reg_176[30]_i_22__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(12),
      I1 => high_2_reg_166(13),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__0_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__0_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__0_1\,
      O => \trunc_ln14_reg_176[30]_i_22__0_n_1\
    );
\trunc_ln14_reg_176[30]_i_23__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(10),
      I1 => high_2_reg_166(11),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__0_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__0_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__0_1\,
      O => \trunc_ln14_reg_176[30]_i_23__0_n_1\
    );
\trunc_ln14_reg_176[30]_i_24__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(8),
      I1 => high_2_reg_166(9),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__0_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__0_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__0_1\,
      O => \trunc_ln14_reg_176[30]_i_24__0_n_1\
    );
\trunc_ln14_reg_176[30]_i_25__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(5),
      I1 => high_2_reg_166(6),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__0_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__0_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__0_1\,
      O => \trunc_ln14_reg_176[30]_i_25__0_n_1\
    );
\trunc_ln14_reg_176[30]_i_26__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(3),
      I1 => high_2_reg_166(4),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__0_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__0_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__0_1\,
      O => \trunc_ln14_reg_176[30]_i_26__0_n_1\
    );
\trunc_ln14_reg_176[30]_i_27__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^p\(0),
      I1 => zext_ln13_1_fu_95_p1(0),
      I2 => \trunc_ln14_reg_176[27]_i_14__0_1\,
      I3 => \trunc_ln14_reg_176[27]_i_14__0_0\,
      I4 => \trunc_ln14_reg_176[27]_i_14__0_2\,
      I5 => \^p\(1),
      O => \trunc_ln14_reg_176[30]_i_27__0_n_1\
    );
\trunc_ln14_reg_176[30]_i_28__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(1),
      I1 => high_2_reg_166(2),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__0_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__0_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__0_1\,
      O => \trunc_ln14_reg_176[30]_i_28__0_n_1\
    );
\trunc_ln14_reg_176[30]_i_29__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(6),
      I1 => zext_ln13_1_fu_95_p1(5),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => \trunc_ln14_reg_176[27]_i_14__0_0\,
      I4 => \trunc_ln14_reg_176[27]_i_14__0_1\,
      I5 => \^p\(1),
      O => \trunc_ln14_reg_176[30]_i_29__1_n_1\
    );
\trunc_ln14_reg_176[30]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \^p_4\,
      I1 => \^p_5\,
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => zext_ln13_1_fu_95_p1(2),
      O => x_fu_99_p2(31)
    );
\trunc_ln14_reg_176[30]_i_30__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(11),
      I1 => high_2_reg_166(12),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__0_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__0_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__0_1\,
      O => \trunc_ln14_reg_176[30]_i_30__0_n_1\
    );
\trunc_ln14_reg_176[30]_i_31__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(7),
      I1 => high_2_reg_166(8),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__0_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__0_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__0_1\,
      O => \trunc_ln14_reg_176[30]_i_31__0_n_1\
    );
\trunc_ln14_reg_176[30]_i_32__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(13),
      I1 => high_2_reg_166(14),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__0_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__0_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__0_1\,
      O => \trunc_ln14_reg_176[30]_i_32__0_n_1\
    );
\trunc_ln14_reg_176[30]_i_33__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(9),
      I1 => high_2_reg_166(10),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__0_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__0_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__0_1\,
      O => \trunc_ln14_reg_176[30]_i_33__0_n_1\
    );
\trunc_ln14_reg_176[30]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_17__0_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_18__0_n_1\,
      I2 => zext_ln13_1_fu_95_p1(1),
      I3 => \trunc_ln14_reg_176[30]_i_19__0_n_1\,
      I4 => zext_ln13_1_fu_95_p1(0),
      I5 => \trunc_ln14_reg_176[30]_i_20__0_n_1\,
      O => \^p_4\
    );
\trunc_ln14_reg_176[30]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00CCCCF0F0AAAA"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_21__0_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_22__0_n_1\,
      I2 => \trunc_ln14_reg_176[30]_i_23__0_n_1\,
      I3 => \trunc_ln14_reg_176[30]_i_24__0_n_1\,
      I4 => zext_ln13_1_fu_95_p1(1),
      I5 => zext_ln13_1_fu_95_p1(0),
      O => \^p_5\
    );
\trunc_ln14_reg_176[30]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0CFA0A"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_25__0_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_26__0_n_1\,
      I2 => zext_ln13_1_fu_95_p1(1),
      I3 => \trunc_ln14_reg_176[30]_i_27__0_n_1\,
      I4 => zext_ln13_1_fu_95_p1(0),
      I5 => \trunc_ln14_reg_176[30]_i_28__0_n_1\,
      O => p_17
    );
\trunc_ln14_reg_176[30]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(1),
      I1 => zext_ln13_1_fu_95_p1(0),
      I2 => zext_ln13_1_fu_95_p1(2),
      I3 => zext_ln13_1_fu_95_p1(3),
      I4 => high_2_reg_166(15),
      I5 => \trunc_ln14_reg_176[30]_i_29__1_n_1\,
      O => p_26
    );
\trunc_ln14_reg_176[3]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \^p\(1),
      I1 => zext_ln13_1_fu_95_p1(6),
      I2 => zext_ln13_1_fu_95_p1(5),
      I3 => zext_ln13_1_fu_95_p1(4),
      I4 => \trunc_ln14_reg_176[27]_i_14__0_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__0_1\,
      O => \^p_0\
    );
\trunc_ln14_reg_176_reg[11]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln14_reg_176_reg[7]_i_1__0_n_1\,
      CO(3) => \trunc_ln14_reg_176_reg[11]_i_1__0_n_1\,
      CO(2) => \trunc_ln14_reg_176_reg[11]_i_1__0_n_2\,
      CO(1) => \trunc_ln14_reg_176_reg[11]_i_1__0_n_3\,
      CO(0) => \trunc_ln14_reg_176_reg[11]_i_1__0_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_1_reg_181_reg[0]\(11 downto 8),
      O(3 downto 0) => D(11 downto 8),
      S(3 downto 0) => \trunc_ln14_reg_176_reg[11]\(3 downto 0)
    );
\trunc_ln14_reg_176_reg[15]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln14_reg_176_reg[11]_i_1__0_n_1\,
      CO(3) => \trunc_ln14_reg_176_reg[15]_i_1__0_n_1\,
      CO(2) => \trunc_ln14_reg_176_reg[15]_i_1__0_n_2\,
      CO(1) => \trunc_ln14_reg_176_reg[15]_i_1__0_n_3\,
      CO(0) => \trunc_ln14_reg_176_reg[15]_i_1__0_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_1_reg_181_reg[0]\(15 downto 12),
      O(3 downto 0) => D(15 downto 12),
      S(3 downto 0) => \trunc_ln14_reg_176_reg[15]\(3 downto 0)
    );
\trunc_ln14_reg_176_reg[19]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln14_reg_176_reg[15]_i_1__0_n_1\,
      CO(3) => \trunc_ln14_reg_176_reg[19]_i_1__0_n_1\,
      CO(2) => \trunc_ln14_reg_176_reg[19]_i_1__0_n_2\,
      CO(1) => \trunc_ln14_reg_176_reg[19]_i_1__0_n_3\,
      CO(0) => \trunc_ln14_reg_176_reg[19]_i_1__0_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_1_reg_181_reg[0]\(19 downto 16),
      O(3 downto 0) => D(19 downto 16),
      S(3 downto 0) => \trunc_ln14_reg_176_reg[19]\(3 downto 0)
    );
\trunc_ln14_reg_176_reg[23]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln14_reg_176_reg[19]_i_1__0_n_1\,
      CO(3) => \trunc_ln14_reg_176_reg[23]_i_1__0_n_1\,
      CO(2) => \trunc_ln14_reg_176_reg[23]_i_1__0_n_2\,
      CO(1) => \trunc_ln14_reg_176_reg[23]_i_1__0_n_3\,
      CO(0) => \trunc_ln14_reg_176_reg[23]_i_1__0_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_1_reg_181_reg[0]\(23 downto 20),
      O(3 downto 0) => D(23 downto 20),
      S(3 downto 0) => \trunc_ln14_reg_176_reg[23]\(3 downto 0)
    );
\trunc_ln14_reg_176_reg[27]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln14_reg_176_reg[23]_i_1__0_n_1\,
      CO(3) => \trunc_ln14_reg_176_reg[27]_i_1__0_n_1\,
      CO(2) => \trunc_ln14_reg_176_reg[27]_i_1__0_n_2\,
      CO(1) => \trunc_ln14_reg_176_reg[27]_i_1__0_n_3\,
      CO(0) => \trunc_ln14_reg_176_reg[27]_i_1__0_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_1_reg_181_reg[0]\(27 downto 24),
      O(3 downto 0) => D(27 downto 24),
      S(3 downto 0) => \trunc_ln14_reg_176_reg[27]\(3 downto 0)
    );
\trunc_ln14_reg_176_reg[30]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln14_reg_176_reg[27]_i_1__0_n_1\,
      CO(3) => \NLW_trunc_ln14_reg_176_reg[30]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \trunc_ln14_reg_176_reg[30]_i_1__0_n_2\,
      CO(1) => \trunc_ln14_reg_176_reg[30]_i_1__0_n_3\,
      CO(0) => \trunc_ln14_reg_176_reg[30]_i_1__0_n_4\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \tmp_1_reg_181_reg[0]\(30 downto 28),
      O(3) => O(0),
      O(2 downto 0) => D(30 downto 28),
      S(3) => x_fu_99_p2(31),
      S(2 downto 0) => \tmp_1_reg_181_reg[0]_0\(2 downto 0)
    );
\trunc_ln14_reg_176_reg[3]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \trunc_ln14_reg_176_reg[3]_i_1__0_n_1\,
      CO(2) => \trunc_ln14_reg_176_reg[3]_i_1__0_n_2\,
      CO(1) => \trunc_ln14_reg_176_reg[3]_i_1__0_n_3\,
      CO(0) => \trunc_ln14_reg_176_reg[3]_i_1__0_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_1_reg_181_reg[0]\(3 downto 0),
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 0) => \trunc_ln14_reg_176_reg[3]\(3 downto 0)
    );
\trunc_ln14_reg_176_reg[7]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln14_reg_176_reg[3]_i_1__0_n_1\,
      CO(3) => \trunc_ln14_reg_176_reg[7]_i_1__0_n_1\,
      CO(2) => \trunc_ln14_reg_176_reg[7]_i_1__0_n_2\,
      CO(1) => \trunc_ln14_reg_176_reg[7]_i_1__0_n_3\,
      CO(0) => \trunc_ln14_reg_176_reg[7]_i_1__0_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_1_reg_181_reg[0]\(7 downto 4),
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 0) => \trunc_ln14_reg_176_reg[7]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_DSP48_0_43 is
  port (
    P : out STD_LOGIC_VECTOR ( 16 downto 0 );
    ap_NS_fsm1 : out STD_LOGIC;
    p_0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    p_1 : out STD_LOGIC;
    p_2 : out STD_LOGIC;
    p_3 : out STD_LOGIC;
    p_4 : out STD_LOGIC;
    p_5 : out STD_LOGIC;
    p_6 : out STD_LOGIC;
    p_7 : out STD_LOGIC;
    p_8 : out STD_LOGIC;
    p_9 : out STD_LOGIC;
    p_10 : out STD_LOGIC;
    p_11 : out STD_LOGIC;
    p_12 : out STD_LOGIC;
    p_13 : out STD_LOGIC;
    p_14 : out STD_LOGIC;
    p_15 : out STD_LOGIC;
    p_16 : out STD_LOGIC;
    p_17 : out STD_LOGIC;
    p_18 : out STD_LOGIC;
    p_19 : out STD_LOGIC;
    p_20 : out STD_LOGIC;
    p_21 : out STD_LOGIC;
    p_22 : out STD_LOGIC;
    p_23 : out STD_LOGIC;
    p_24 : out STD_LOGIC;
    p_25 : out STD_LOGIC;
    p_26 : out STD_LOGIC;
    p_27 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 30 downto 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    p_28 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    zext_ln13_1_fu_95_p1 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \trunc_ln14_reg_176[27]_i_14__2_0\ : in STD_LOGIC;
    \trunc_ln14_reg_176[27]_i_14__2_1\ : in STD_LOGIC;
    grp_random_int_gen_fu_37_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln14_reg_176[27]_i_14__2_2\ : in STD_LOGIC;
    \trunc_ln14_reg_176[23]_i_4__1\ : in STD_LOGIC;
    \trunc_ln14_reg_176[23]_i_4__1_0\ : in STD_LOGIC;
    \trunc_ln14_reg_176[30]_i_4__1\ : in STD_LOGIC;
    \tmp_1_reg_181_reg[0]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \trunc_ln14_reg_176_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[23]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[27]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_1_reg_181_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_DSP48_0_43 : entity is "send_frame_mul_mucud_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_DSP48_0_43;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_DSP48_0_43 is
  signal \^p\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^ap_ns_fsm1\ : STD_LOGIC;
  signal high_2_reg_166 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \^p_0\ : STD_LOGIC;
  signal \^p_4\ : STD_LOGIC;
  signal \^p_5\ : STD_LOGIC;
  signal p_n_74 : STD_LOGIC;
  signal \trunc_ln14_reg_176[27]_i_18__2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_17__2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_18__2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_19__2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_20__2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_21__2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_22__2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_23__2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_24__2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_25__2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_26__2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_27__2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_28__2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_29__3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_30__2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_31__2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_32__2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_33__2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[11]_i_1__2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[11]_i_1__2_n_2\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[11]_i_1__2_n_3\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[11]_i_1__2_n_4\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[15]_i_1__2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[15]_i_1__2_n_2\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[15]_i_1__2_n_3\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[15]_i_1__2_n_4\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[19]_i_1__2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[19]_i_1__2_n_2\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[19]_i_1__2_n_3\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[19]_i_1__2_n_4\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[23]_i_1__2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[23]_i_1__2_n_2\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[23]_i_1__2_n_3\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[23]_i_1__2_n_4\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[27]_i_1__2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[27]_i_1__2_n_2\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[27]_i_1__2_n_3\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[27]_i_1__2_n_4\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[30]_i_1__2_n_2\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[30]_i_1__2_n_3\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[30]_i_1__2_n_4\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[3]_i_1__2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[3]_i_1__2_n_2\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[3]_i_1__2_n_3\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[3]_i_1__2_n_4\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[7]_i_1__2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[7]_i_1__2_n_2\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[7]_i_1__2_n_3\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[7]_i_1__2_n_4\ : STD_LOGIC;
  signal x_fu_99_p2 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 33 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_trunc_ln14_reg_176_reg[30]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-12 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \trunc_ln14_reg_176[27]_i_15__2\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \trunc_ln14_reg_176[27]_i_7__2\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \trunc_ln14_reg_176[27]_i_9__2\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \trunc_ln14_reg_176[30]_i_11__2\ : label is "soft_lutpair54";
begin
  P(16 downto 0) <= \^p\(16 downto 0);
  ap_NS_fsm1 <= \^ap_ns_fsm1\;
  p_0 <= \^p_0\;
  p_4 <= \^p_4\;
  p_5 <= \^p_5\;
\add_ln13_fu_90_p2_carry_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^p\(4),
      O => S(2)
    );
\add_ln13_fu_90_p2_carry_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^p\(3),
      O => S(1)
    );
\add_ln13_fu_90_p2_carry_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^p\(2),
      O => S(0)
    );
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => p_28(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"001011110010001111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \^ap_ns_fsm1\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 33) => NLW_p_RnM_P_UNCONNECTED(47 downto 33),
      P(32) => p_n_74,
      P(31 downto 16) => \^p\(16 downto 1),
      P(15 downto 1) => high_2_reg_166(15 downto 1),
      P(0) => \^p\(0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
\p_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_random_int_gen_fu_37_ap_start_reg,
      I1 => Q(0),
      O => \^ap_ns_fsm1\
    );
\trunc_ln14_reg_176[19]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020000000200"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(1),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(2),
      I3 => \trunc_ln14_reg_176[30]_i_21__2_n_1\,
      I4 => zext_ln13_1_fu_95_p1(0),
      I5 => \trunc_ln14_reg_176[30]_i_22__2_n_1\,
      O => p_9
    );
\trunc_ln14_reg_176[23]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(1),
      I1 => zext_ln13_1_fu_95_p1(0),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => zext_ln13_1_fu_95_p1(2),
      I4 => high_2_reg_166(15),
      I5 => \trunc_ln14_reg_176[30]_i_29__3_n_1\,
      O => p_25
    );
\trunc_ln14_reg_176[23]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888800080008000"
    )
        port map (
      I0 => \trunc_ln14_reg_176[23]_i_4__1\,
      I1 => \trunc_ln14_reg_176[23]_i_4__1_0\,
      I2 => \^p_0\,
      I3 => high_2_reg_166(15),
      I4 => \trunc_ln14_reg_176[30]_i_29__3_n_1\,
      I5 => high_2_reg_166(14),
      O => p_6
    );
\trunc_ln14_reg_176[23]_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888800000008000"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(1),
      I1 => \trunc_ln14_reg_176[23]_i_4__1_0\,
      I2 => high_2_reg_166(15),
      I3 => \trunc_ln14_reg_176[30]_i_29__3_n_1\,
      I4 => zext_ln13_1_fu_95_p1(0),
      I5 => \trunc_ln14_reg_176[30]_i_32__2_n_1\,
      O => p_21
    );
\trunc_ln14_reg_176[27]_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00C0C0AAAA0000"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_32__2_n_1\,
      I1 => high_2_reg_166(15),
      I2 => \trunc_ln14_reg_176[30]_i_29__3_n_1\,
      I3 => \trunc_ln14_reg_176[30]_i_30__2_n_1\,
      I4 => zext_ln13_1_fu_95_p1(1),
      I5 => zext_ln13_1_fu_95_p1(0),
      O => p_20
    );
\trunc_ln14_reg_176[27]_i_11__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_31__2_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_26__2_n_1\,
      I2 => zext_ln13_1_fu_95_p1(0),
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => \trunc_ln14_reg_176[30]_i_33__2_n_1\,
      I5 => \trunc_ln14_reg_176[30]_i_25__2_n_1\,
      O => p_18
    );
\trunc_ln14_reg_176[27]_i_12__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111100010001000"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(0),
      I1 => zext_ln13_1_fu_95_p1(1),
      I2 => \^p_0\,
      I3 => high_2_reg_166(1),
      I4 => \trunc_ln14_reg_176[30]_i_29__3_n_1\,
      I5 => \^p\(0),
      O => p_13
    );
\trunc_ln14_reg_176[27]_i_13__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_22__2_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_21__2_n_1\,
      I2 => \trunc_ln14_reg_176[30]_i_23__2_n_1\,
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => zext_ln13_1_fu_95_p1(0),
      O => p_7
    );
\trunc_ln14_reg_176[27]_i_14__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_17__2_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_20__2_n_1\,
      I2 => zext_ln13_1_fu_95_p1(0),
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => \trunc_ln14_reg_176[30]_i_24__2_n_1\,
      I5 => \trunc_ln14_reg_176[30]_i_18__2_n_1\,
      O => p_1
    );
\trunc_ln14_reg_176[27]_i_15__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^p\(0),
      I1 => zext_ln13_1_fu_95_p1(1),
      I2 => zext_ln13_1_fu_95_p1(0),
      I3 => \^p_0\,
      O => p_27
    );
\trunc_ln14_reg_176[27]_i_16__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00CCCCF0F0AAAA"
    )
        port map (
      I0 => \trunc_ln14_reg_176[27]_i_18__2_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_32__2_n_1\,
      I2 => \trunc_ln14_reg_176[30]_i_30__2_n_1\,
      I3 => \trunc_ln14_reg_176[30]_i_33__2_n_1\,
      I4 => zext_ln13_1_fu_95_p1(1),
      I5 => zext_ln13_1_fu_95_p1(0),
      O => p_22
    );
\trunc_ln14_reg_176[27]_i_17__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_25__2_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_28__2_n_1\,
      I2 => zext_ln13_1_fu_95_p1(0),
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => \trunc_ln14_reg_176[30]_i_31__2_n_1\,
      I5 => \trunc_ln14_reg_176[30]_i_26__2_n_1\,
      O => p_14
    );
\trunc_ln14_reg_176[27]_i_18__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \^p\(1),
      I1 => \trunc_ln14_reg_176[27]_i_14__2_1\,
      I2 => \trunc_ln14_reg_176[27]_i_14__2_0\,
      I3 => \trunc_ln14_reg_176[27]_i_14__2_2\,
      I4 => high_2_reg_166(15),
      O => \trunc_ln14_reg_176[27]_i_18__2_n_1\
    );
\trunc_ln14_reg_176[27]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808080000000800"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(1),
      I1 => zext_ln13_1_fu_95_p1(2),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => \trunc_ln14_reg_176[30]_i_21__2_n_1\,
      I4 => zext_ln13_1_fu_95_p1(0),
      I5 => \trunc_ln14_reg_176[30]_i_22__2_n_1\,
      O => p_10
    );
\trunc_ln14_reg_176[27]_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_20__2_n_1\,
      I1 => zext_ln13_1_fu_95_p1(0),
      I2 => \trunc_ln14_reg_176[30]_i_19__2_n_1\,
      I3 => zext_ln13_1_fu_95_p1(1),
      O => p_12
    );
\trunc_ln14_reg_176[27]_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_24__2_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_18__2_n_1\,
      I2 => zext_ln13_1_fu_95_p1(0),
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => \trunc_ln14_reg_176[30]_i_23__2_n_1\,
      I5 => \trunc_ln14_reg_176[30]_i_17__2_n_1\,
      O => p_2
    );
\trunc_ln14_reg_176[27]_i_9__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E222"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_28__2_n_1\,
      I1 => zext_ln13_1_fu_95_p1(0),
      I2 => \^p\(0),
      I3 => \^p_0\,
      I4 => zext_ln13_1_fu_95_p1(1),
      O => p_16
    );
\trunc_ln14_reg_176[30]_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_30__2_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_31__2_n_1\,
      I2 => zext_ln13_1_fu_95_p1(0),
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => \trunc_ln14_reg_176[30]_i_32__2_n_1\,
      I5 => \trunc_ln14_reg_176[30]_i_33__2_n_1\,
      O => p_24
    );
\trunc_ln14_reg_176[30]_i_11__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_18__2_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_19__2_n_1\,
      I2 => \trunc_ln14_reg_176[30]_i_20__2_n_1\,
      I3 => zext_ln13_1_fu_95_p1(0),
      I4 => zext_ln13_1_fu_95_p1(1),
      O => p_11
    );
\trunc_ln14_reg_176[30]_i_12__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888800080008000"
    )
        port map (
      I0 => \trunc_ln14_reg_176[23]_i_4__1\,
      I1 => \trunc_ln14_reg_176[30]_i_4__1\,
      I2 => \^p_0\,
      I3 => high_2_reg_166(15),
      I4 => \trunc_ln14_reg_176[30]_i_29__3_n_1\,
      I5 => high_2_reg_166(14),
      O => p_8
    );
\trunc_ln14_reg_176[30]_i_13__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_23__2_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_17__2_n_1\,
      I2 => zext_ln13_1_fu_95_p1(0),
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => \trunc_ln14_reg_176[30]_i_22__2_n_1\,
      I5 => \trunc_ln14_reg_176[30]_i_24__2_n_1\,
      O => p_3
    );
\trunc_ln14_reg_176[30]_i_14__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C0C0FF00AAAA"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_26__2_n_1\,
      I1 => \^p\(0),
      I2 => \^p_0\,
      I3 => \trunc_ln14_reg_176[30]_i_28__2_n_1\,
      I4 => zext_ln13_1_fu_95_p1(0),
      I5 => zext_ln13_1_fu_95_p1(1),
      O => p_15
    );
\trunc_ln14_reg_176[30]_i_15__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888800000008000"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(1),
      I1 => \trunc_ln14_reg_176[30]_i_4__1\,
      I2 => high_2_reg_166(15),
      I3 => \trunc_ln14_reg_176[30]_i_29__3_n_1\,
      I4 => zext_ln13_1_fu_95_p1(0),
      I5 => \trunc_ln14_reg_176[30]_i_32__2_n_1\,
      O => p_23
    );
\trunc_ln14_reg_176[30]_i_16__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_33__2_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_25__2_n_1\,
      I2 => zext_ln13_1_fu_95_p1(0),
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => \trunc_ln14_reg_176[30]_i_30__2_n_1\,
      I5 => \trunc_ln14_reg_176[30]_i_31__2_n_1\,
      O => p_19
    );
\trunc_ln14_reg_176[30]_i_17__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(6),
      I1 => high_2_reg_166(7),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__2_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__2_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__2_1\,
      O => \trunc_ln14_reg_176[30]_i_17__2_n_1\
    );
\trunc_ln14_reg_176[30]_i_18__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(4),
      I1 => high_2_reg_166(5),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__2_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__2_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__2_1\,
      O => \trunc_ln14_reg_176[30]_i_18__2_n_1\
    );
\trunc_ln14_reg_176[30]_i_19__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => \^p\(0),
      I1 => high_2_reg_166(1),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__2_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__2_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__2_1\,
      O => \trunc_ln14_reg_176[30]_i_19__2_n_1\
    );
\trunc_ln14_reg_176[30]_i_20__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(2),
      I1 => high_2_reg_166(3),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__2_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__2_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__2_1\,
      O => \trunc_ln14_reg_176[30]_i_20__2_n_1\
    );
\trunc_ln14_reg_176[30]_i_21__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(14),
      I1 => high_2_reg_166(15),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__2_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__2_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__2_1\,
      O => \trunc_ln14_reg_176[30]_i_21__2_n_1\
    );
\trunc_ln14_reg_176[30]_i_22__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(12),
      I1 => high_2_reg_166(13),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__2_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__2_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__2_1\,
      O => \trunc_ln14_reg_176[30]_i_22__2_n_1\
    );
\trunc_ln14_reg_176[30]_i_23__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(10),
      I1 => high_2_reg_166(11),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__2_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__2_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__2_1\,
      O => \trunc_ln14_reg_176[30]_i_23__2_n_1\
    );
\trunc_ln14_reg_176[30]_i_24__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(8),
      I1 => high_2_reg_166(9),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__2_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__2_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__2_1\,
      O => \trunc_ln14_reg_176[30]_i_24__2_n_1\
    );
\trunc_ln14_reg_176[30]_i_25__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(5),
      I1 => high_2_reg_166(6),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__2_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__2_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__2_1\,
      O => \trunc_ln14_reg_176[30]_i_25__2_n_1\
    );
\trunc_ln14_reg_176[30]_i_26__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(3),
      I1 => high_2_reg_166(4),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__2_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__2_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__2_1\,
      O => \trunc_ln14_reg_176[30]_i_26__2_n_1\
    );
\trunc_ln14_reg_176[30]_i_27__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^p\(0),
      I1 => zext_ln13_1_fu_95_p1(0),
      I2 => \trunc_ln14_reg_176[27]_i_14__2_1\,
      I3 => \trunc_ln14_reg_176[27]_i_14__2_0\,
      I4 => \trunc_ln14_reg_176[27]_i_14__2_2\,
      I5 => \^p\(1),
      O => \trunc_ln14_reg_176[30]_i_27__2_n_1\
    );
\trunc_ln14_reg_176[30]_i_28__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(1),
      I1 => high_2_reg_166(2),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__2_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__2_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__2_1\,
      O => \trunc_ln14_reg_176[30]_i_28__2_n_1\
    );
\trunc_ln14_reg_176[30]_i_29__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(6),
      I1 => zext_ln13_1_fu_95_p1(5),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => \trunc_ln14_reg_176[27]_i_14__2_0\,
      I4 => \trunc_ln14_reg_176[27]_i_14__2_1\,
      I5 => \^p\(1),
      O => \trunc_ln14_reg_176[30]_i_29__3_n_1\
    );
\trunc_ln14_reg_176[30]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \^p_4\,
      I1 => \^p_5\,
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => zext_ln13_1_fu_95_p1(2),
      O => x_fu_99_p2(31)
    );
\trunc_ln14_reg_176[30]_i_30__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(11),
      I1 => high_2_reg_166(12),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__2_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__2_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__2_1\,
      O => \trunc_ln14_reg_176[30]_i_30__2_n_1\
    );
\trunc_ln14_reg_176[30]_i_31__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(7),
      I1 => high_2_reg_166(8),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__2_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__2_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__2_1\,
      O => \trunc_ln14_reg_176[30]_i_31__2_n_1\
    );
\trunc_ln14_reg_176[30]_i_32__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(13),
      I1 => high_2_reg_166(14),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__2_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__2_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__2_1\,
      O => \trunc_ln14_reg_176[30]_i_32__2_n_1\
    );
\trunc_ln14_reg_176[30]_i_33__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(9),
      I1 => high_2_reg_166(10),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__2_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__2_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__2_1\,
      O => \trunc_ln14_reg_176[30]_i_33__2_n_1\
    );
\trunc_ln14_reg_176[30]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_17__2_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_18__2_n_1\,
      I2 => zext_ln13_1_fu_95_p1(1),
      I3 => \trunc_ln14_reg_176[30]_i_19__2_n_1\,
      I4 => zext_ln13_1_fu_95_p1(0),
      I5 => \trunc_ln14_reg_176[30]_i_20__2_n_1\,
      O => \^p_4\
    );
\trunc_ln14_reg_176[30]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00CCCCF0F0AAAA"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_21__2_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_22__2_n_1\,
      I2 => \trunc_ln14_reg_176[30]_i_23__2_n_1\,
      I3 => \trunc_ln14_reg_176[30]_i_24__2_n_1\,
      I4 => zext_ln13_1_fu_95_p1(1),
      I5 => zext_ln13_1_fu_95_p1(0),
      O => \^p_5\
    );
\trunc_ln14_reg_176[30]_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0CFA0A"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_25__2_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_26__2_n_1\,
      I2 => zext_ln13_1_fu_95_p1(1),
      I3 => \trunc_ln14_reg_176[30]_i_27__2_n_1\,
      I4 => zext_ln13_1_fu_95_p1(0),
      I5 => \trunc_ln14_reg_176[30]_i_28__2_n_1\,
      O => p_17
    );
\trunc_ln14_reg_176[30]_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(1),
      I1 => zext_ln13_1_fu_95_p1(0),
      I2 => zext_ln13_1_fu_95_p1(2),
      I3 => zext_ln13_1_fu_95_p1(3),
      I4 => high_2_reg_166(15),
      I5 => \trunc_ln14_reg_176[30]_i_29__3_n_1\,
      O => p_26
    );
\trunc_ln14_reg_176[3]_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \^p\(1),
      I1 => zext_ln13_1_fu_95_p1(6),
      I2 => zext_ln13_1_fu_95_p1(5),
      I3 => zext_ln13_1_fu_95_p1(4),
      I4 => \trunc_ln14_reg_176[27]_i_14__2_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__2_1\,
      O => \^p_0\
    );
\trunc_ln14_reg_176_reg[11]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln14_reg_176_reg[7]_i_1__2_n_1\,
      CO(3) => \trunc_ln14_reg_176_reg[11]_i_1__2_n_1\,
      CO(2) => \trunc_ln14_reg_176_reg[11]_i_1__2_n_2\,
      CO(1) => \trunc_ln14_reg_176_reg[11]_i_1__2_n_3\,
      CO(0) => \trunc_ln14_reg_176_reg[11]_i_1__2_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_1_reg_181_reg[0]\(11 downto 8),
      O(3 downto 0) => D(11 downto 8),
      S(3 downto 0) => \trunc_ln14_reg_176_reg[11]\(3 downto 0)
    );
\trunc_ln14_reg_176_reg[15]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln14_reg_176_reg[11]_i_1__2_n_1\,
      CO(3) => \trunc_ln14_reg_176_reg[15]_i_1__2_n_1\,
      CO(2) => \trunc_ln14_reg_176_reg[15]_i_1__2_n_2\,
      CO(1) => \trunc_ln14_reg_176_reg[15]_i_1__2_n_3\,
      CO(0) => \trunc_ln14_reg_176_reg[15]_i_1__2_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_1_reg_181_reg[0]\(15 downto 12),
      O(3 downto 0) => D(15 downto 12),
      S(3 downto 0) => \trunc_ln14_reg_176_reg[15]\(3 downto 0)
    );
\trunc_ln14_reg_176_reg[19]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln14_reg_176_reg[15]_i_1__2_n_1\,
      CO(3) => \trunc_ln14_reg_176_reg[19]_i_1__2_n_1\,
      CO(2) => \trunc_ln14_reg_176_reg[19]_i_1__2_n_2\,
      CO(1) => \trunc_ln14_reg_176_reg[19]_i_1__2_n_3\,
      CO(0) => \trunc_ln14_reg_176_reg[19]_i_1__2_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_1_reg_181_reg[0]\(19 downto 16),
      O(3 downto 0) => D(19 downto 16),
      S(3 downto 0) => \trunc_ln14_reg_176_reg[19]\(3 downto 0)
    );
\trunc_ln14_reg_176_reg[23]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln14_reg_176_reg[19]_i_1__2_n_1\,
      CO(3) => \trunc_ln14_reg_176_reg[23]_i_1__2_n_1\,
      CO(2) => \trunc_ln14_reg_176_reg[23]_i_1__2_n_2\,
      CO(1) => \trunc_ln14_reg_176_reg[23]_i_1__2_n_3\,
      CO(0) => \trunc_ln14_reg_176_reg[23]_i_1__2_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_1_reg_181_reg[0]\(23 downto 20),
      O(3 downto 0) => D(23 downto 20),
      S(3 downto 0) => \trunc_ln14_reg_176_reg[23]\(3 downto 0)
    );
\trunc_ln14_reg_176_reg[27]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln14_reg_176_reg[23]_i_1__2_n_1\,
      CO(3) => \trunc_ln14_reg_176_reg[27]_i_1__2_n_1\,
      CO(2) => \trunc_ln14_reg_176_reg[27]_i_1__2_n_2\,
      CO(1) => \trunc_ln14_reg_176_reg[27]_i_1__2_n_3\,
      CO(0) => \trunc_ln14_reg_176_reg[27]_i_1__2_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_1_reg_181_reg[0]\(27 downto 24),
      O(3 downto 0) => D(27 downto 24),
      S(3 downto 0) => \trunc_ln14_reg_176_reg[27]\(3 downto 0)
    );
\trunc_ln14_reg_176_reg[30]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln14_reg_176_reg[27]_i_1__2_n_1\,
      CO(3) => \NLW_trunc_ln14_reg_176_reg[30]_i_1__2_CO_UNCONNECTED\(3),
      CO(2) => \trunc_ln14_reg_176_reg[30]_i_1__2_n_2\,
      CO(1) => \trunc_ln14_reg_176_reg[30]_i_1__2_n_3\,
      CO(0) => \trunc_ln14_reg_176_reg[30]_i_1__2_n_4\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \tmp_1_reg_181_reg[0]\(30 downto 28),
      O(3) => O(0),
      O(2 downto 0) => D(30 downto 28),
      S(3) => x_fu_99_p2(31),
      S(2 downto 0) => \tmp_1_reg_181_reg[0]_0\(2 downto 0)
    );
\trunc_ln14_reg_176_reg[3]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \trunc_ln14_reg_176_reg[3]_i_1__2_n_1\,
      CO(2) => \trunc_ln14_reg_176_reg[3]_i_1__2_n_2\,
      CO(1) => \trunc_ln14_reg_176_reg[3]_i_1__2_n_3\,
      CO(0) => \trunc_ln14_reg_176_reg[3]_i_1__2_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_1_reg_181_reg[0]\(3 downto 0),
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 0) => \trunc_ln14_reg_176_reg[3]\(3 downto 0)
    );
\trunc_ln14_reg_176_reg[7]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln14_reg_176_reg[3]_i_1__2_n_1\,
      CO(3) => \trunc_ln14_reg_176_reg[7]_i_1__2_n_1\,
      CO(2) => \trunc_ln14_reg_176_reg[7]_i_1__2_n_2\,
      CO(1) => \trunc_ln14_reg_176_reg[7]_i_1__2_n_3\,
      CO(0) => \trunc_ln14_reg_176_reg[7]_i_1__2_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_1_reg_181_reg[0]\(7 downto 4),
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 0) => \trunc_ln14_reg_176_reg[7]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_DSP48_0_49 is
  port (
    P : out STD_LOGIC_VECTOR ( 16 downto 0 );
    ap_NS_fsm1 : out STD_LOGIC;
    p_0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    p_1 : out STD_LOGIC;
    p_2 : out STD_LOGIC;
    p_3 : out STD_LOGIC;
    p_4 : out STD_LOGIC;
    p_5 : out STD_LOGIC;
    p_6 : out STD_LOGIC;
    p_7 : out STD_LOGIC;
    p_8 : out STD_LOGIC;
    p_9 : out STD_LOGIC;
    p_10 : out STD_LOGIC;
    p_11 : out STD_LOGIC;
    p_12 : out STD_LOGIC;
    p_13 : out STD_LOGIC;
    p_14 : out STD_LOGIC;
    p_15 : out STD_LOGIC;
    p_16 : out STD_LOGIC;
    p_17 : out STD_LOGIC;
    p_18 : out STD_LOGIC;
    p_19 : out STD_LOGIC;
    p_20 : out STD_LOGIC;
    p_21 : out STD_LOGIC;
    p_22 : out STD_LOGIC;
    p_23 : out STD_LOGIC;
    p_24 : out STD_LOGIC;
    p_25 : out STD_LOGIC;
    p_26 : out STD_LOGIC;
    p_27 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 30 downto 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    p_28 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    zext_ln13_1_fu_95_p1 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \trunc_ln14_reg_176[27]_i_14__1_0\ : in STD_LOGIC;
    \trunc_ln14_reg_176[27]_i_14__1_1\ : in STD_LOGIC;
    grp_random_int_gen_fu_37_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln14_reg_176[27]_i_14__1_2\ : in STD_LOGIC;
    \trunc_ln14_reg_176[23]_i_4__0\ : in STD_LOGIC;
    \trunc_ln14_reg_176[23]_i_4__0_0\ : in STD_LOGIC;
    \trunc_ln14_reg_176[30]_i_4__0\ : in STD_LOGIC;
    \tmp_1_reg_181_reg[0]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \trunc_ln14_reg_176_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[23]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[27]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_1_reg_181_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_DSP48_0_49 : entity is "send_frame_mul_mucud_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_DSP48_0_49;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_DSP48_0_49 is
  signal \^p\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^ap_ns_fsm1\ : STD_LOGIC;
  signal high_2_reg_166 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \^p_0\ : STD_LOGIC;
  signal \^p_4\ : STD_LOGIC;
  signal \^p_5\ : STD_LOGIC;
  signal p_n_74 : STD_LOGIC;
  signal \trunc_ln14_reg_176[27]_i_18__1_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_17__1_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_18__1_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_19__1_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_20__1_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_21__1_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_22__1_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_23__1_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_24__1_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_25__1_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_26__1_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_27__1_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_28__1_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_29__2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_30__1_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_31__1_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_32__1_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_33__1_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[11]_i_1__1_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[11]_i_1__1_n_2\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[11]_i_1__1_n_3\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[11]_i_1__1_n_4\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[15]_i_1__1_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[15]_i_1__1_n_2\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[15]_i_1__1_n_3\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[15]_i_1__1_n_4\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[19]_i_1__1_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[19]_i_1__1_n_2\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[19]_i_1__1_n_3\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[19]_i_1__1_n_4\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[23]_i_1__1_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[23]_i_1__1_n_2\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[23]_i_1__1_n_3\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[23]_i_1__1_n_4\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[27]_i_1__1_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[27]_i_1__1_n_2\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[27]_i_1__1_n_3\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[27]_i_1__1_n_4\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[30]_i_1__1_n_2\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[30]_i_1__1_n_3\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[30]_i_1__1_n_4\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[3]_i_1__1_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[3]_i_1__1_n_2\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[3]_i_1__1_n_3\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[3]_i_1__1_n_4\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[7]_i_1__1_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[7]_i_1__1_n_2\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[7]_i_1__1_n_3\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[7]_i_1__1_n_4\ : STD_LOGIC;
  signal x_fu_99_p2 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 33 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_trunc_ln14_reg_176_reg[30]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-12 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \trunc_ln14_reg_176[27]_i_15__1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \trunc_ln14_reg_176[27]_i_7__1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \trunc_ln14_reg_176[27]_i_9__1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \trunc_ln14_reg_176[30]_i_11__1\ : label is "soft_lutpair31";
begin
  P(16 downto 0) <= \^p\(16 downto 0);
  ap_NS_fsm1 <= \^ap_ns_fsm1\;
  p_0 <= \^p_0\;
  p_4 <= \^p_4\;
  p_5 <= \^p_5\;
\add_ln13_fu_90_p2_carry_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^p\(4),
      O => S(2)
    );
\add_ln13_fu_90_p2_carry_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^p\(3),
      O => S(1)
    );
\add_ln13_fu_90_p2_carry_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^p\(2),
      O => S(0)
    );
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => p_28(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"001011110010001111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \^ap_ns_fsm1\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 33) => NLW_p_RnM_P_UNCONNECTED(47 downto 33),
      P(32) => p_n_74,
      P(31 downto 16) => \^p\(16 downto 1),
      P(15 downto 1) => high_2_reg_166(15 downto 1),
      P(0) => \^p\(0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
\p_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_random_int_gen_fu_37_ap_start_reg,
      I1 => Q(0),
      O => \^ap_ns_fsm1\
    );
\trunc_ln14_reg_176[19]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020000000200"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(1),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(2),
      I3 => \trunc_ln14_reg_176[30]_i_21__1_n_1\,
      I4 => zext_ln13_1_fu_95_p1(0),
      I5 => \trunc_ln14_reg_176[30]_i_22__1_n_1\,
      O => p_9
    );
\trunc_ln14_reg_176[23]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(1),
      I1 => zext_ln13_1_fu_95_p1(0),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => zext_ln13_1_fu_95_p1(2),
      I4 => high_2_reg_166(15),
      I5 => \trunc_ln14_reg_176[30]_i_29__2_n_1\,
      O => p_25
    );
\trunc_ln14_reg_176[23]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888800080008000"
    )
        port map (
      I0 => \trunc_ln14_reg_176[23]_i_4__0\,
      I1 => \trunc_ln14_reg_176[23]_i_4__0_0\,
      I2 => \^p_0\,
      I3 => high_2_reg_166(15),
      I4 => \trunc_ln14_reg_176[30]_i_29__2_n_1\,
      I5 => high_2_reg_166(14),
      O => p_6
    );
\trunc_ln14_reg_176[23]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888800000008000"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(1),
      I1 => \trunc_ln14_reg_176[23]_i_4__0_0\,
      I2 => high_2_reg_166(15),
      I3 => \trunc_ln14_reg_176[30]_i_29__2_n_1\,
      I4 => zext_ln13_1_fu_95_p1(0),
      I5 => \trunc_ln14_reg_176[30]_i_32__1_n_1\,
      O => p_21
    );
\trunc_ln14_reg_176[27]_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00C0C0AAAA0000"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_32__1_n_1\,
      I1 => high_2_reg_166(15),
      I2 => \trunc_ln14_reg_176[30]_i_29__2_n_1\,
      I3 => \trunc_ln14_reg_176[30]_i_30__1_n_1\,
      I4 => zext_ln13_1_fu_95_p1(1),
      I5 => zext_ln13_1_fu_95_p1(0),
      O => p_20
    );
\trunc_ln14_reg_176[27]_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_31__1_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_26__1_n_1\,
      I2 => zext_ln13_1_fu_95_p1(0),
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => \trunc_ln14_reg_176[30]_i_33__1_n_1\,
      I5 => \trunc_ln14_reg_176[30]_i_25__1_n_1\,
      O => p_18
    );
\trunc_ln14_reg_176[27]_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111100010001000"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(0),
      I1 => zext_ln13_1_fu_95_p1(1),
      I2 => \^p_0\,
      I3 => high_2_reg_166(1),
      I4 => \trunc_ln14_reg_176[30]_i_29__2_n_1\,
      I5 => \^p\(0),
      O => p_13
    );
\trunc_ln14_reg_176[27]_i_13__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_22__1_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_21__1_n_1\,
      I2 => \trunc_ln14_reg_176[30]_i_23__1_n_1\,
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => zext_ln13_1_fu_95_p1(0),
      O => p_7
    );
\trunc_ln14_reg_176[27]_i_14__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_17__1_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_20__1_n_1\,
      I2 => zext_ln13_1_fu_95_p1(0),
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => \trunc_ln14_reg_176[30]_i_24__1_n_1\,
      I5 => \trunc_ln14_reg_176[30]_i_18__1_n_1\,
      O => p_1
    );
\trunc_ln14_reg_176[27]_i_15__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^p\(0),
      I1 => zext_ln13_1_fu_95_p1(1),
      I2 => zext_ln13_1_fu_95_p1(0),
      I3 => \^p_0\,
      O => p_27
    );
\trunc_ln14_reg_176[27]_i_16__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00CCCCF0F0AAAA"
    )
        port map (
      I0 => \trunc_ln14_reg_176[27]_i_18__1_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_32__1_n_1\,
      I2 => \trunc_ln14_reg_176[30]_i_30__1_n_1\,
      I3 => \trunc_ln14_reg_176[30]_i_33__1_n_1\,
      I4 => zext_ln13_1_fu_95_p1(1),
      I5 => zext_ln13_1_fu_95_p1(0),
      O => p_22
    );
\trunc_ln14_reg_176[27]_i_17__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_25__1_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_28__1_n_1\,
      I2 => zext_ln13_1_fu_95_p1(0),
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => \trunc_ln14_reg_176[30]_i_31__1_n_1\,
      I5 => \trunc_ln14_reg_176[30]_i_26__1_n_1\,
      O => p_14
    );
\trunc_ln14_reg_176[27]_i_18__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \^p\(1),
      I1 => \trunc_ln14_reg_176[27]_i_14__1_1\,
      I2 => \trunc_ln14_reg_176[27]_i_14__1_0\,
      I3 => \trunc_ln14_reg_176[27]_i_14__1_2\,
      I4 => high_2_reg_166(15),
      O => \trunc_ln14_reg_176[27]_i_18__1_n_1\
    );
\trunc_ln14_reg_176[27]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808080000000800"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(1),
      I1 => zext_ln13_1_fu_95_p1(2),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => \trunc_ln14_reg_176[30]_i_21__1_n_1\,
      I4 => zext_ln13_1_fu_95_p1(0),
      I5 => \trunc_ln14_reg_176[30]_i_22__1_n_1\,
      O => p_10
    );
\trunc_ln14_reg_176[27]_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_20__1_n_1\,
      I1 => zext_ln13_1_fu_95_p1(0),
      I2 => \trunc_ln14_reg_176[30]_i_19__1_n_1\,
      I3 => zext_ln13_1_fu_95_p1(1),
      O => p_12
    );
\trunc_ln14_reg_176[27]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_24__1_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_18__1_n_1\,
      I2 => zext_ln13_1_fu_95_p1(0),
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => \trunc_ln14_reg_176[30]_i_23__1_n_1\,
      I5 => \trunc_ln14_reg_176[30]_i_17__1_n_1\,
      O => p_2
    );
\trunc_ln14_reg_176[27]_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E222"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_28__1_n_1\,
      I1 => zext_ln13_1_fu_95_p1(0),
      I2 => \^p\(0),
      I3 => \^p_0\,
      I4 => zext_ln13_1_fu_95_p1(1),
      O => p_16
    );
\trunc_ln14_reg_176[30]_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_30__1_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_31__1_n_1\,
      I2 => zext_ln13_1_fu_95_p1(0),
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => \trunc_ln14_reg_176[30]_i_32__1_n_1\,
      I5 => \trunc_ln14_reg_176[30]_i_33__1_n_1\,
      O => p_24
    );
\trunc_ln14_reg_176[30]_i_11__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_18__1_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_19__1_n_1\,
      I2 => \trunc_ln14_reg_176[30]_i_20__1_n_1\,
      I3 => zext_ln13_1_fu_95_p1(0),
      I4 => zext_ln13_1_fu_95_p1(1),
      O => p_11
    );
\trunc_ln14_reg_176[30]_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888800080008000"
    )
        port map (
      I0 => \trunc_ln14_reg_176[23]_i_4__0\,
      I1 => \trunc_ln14_reg_176[30]_i_4__0\,
      I2 => \^p_0\,
      I3 => high_2_reg_166(15),
      I4 => \trunc_ln14_reg_176[30]_i_29__2_n_1\,
      I5 => high_2_reg_166(14),
      O => p_8
    );
\trunc_ln14_reg_176[30]_i_13__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_23__1_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_17__1_n_1\,
      I2 => zext_ln13_1_fu_95_p1(0),
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => \trunc_ln14_reg_176[30]_i_22__1_n_1\,
      I5 => \trunc_ln14_reg_176[30]_i_24__1_n_1\,
      O => p_3
    );
\trunc_ln14_reg_176[30]_i_14__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C0C0FF00AAAA"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_26__1_n_1\,
      I1 => \^p\(0),
      I2 => \^p_0\,
      I3 => \trunc_ln14_reg_176[30]_i_28__1_n_1\,
      I4 => zext_ln13_1_fu_95_p1(0),
      I5 => zext_ln13_1_fu_95_p1(1),
      O => p_15
    );
\trunc_ln14_reg_176[30]_i_15__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888800000008000"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(1),
      I1 => \trunc_ln14_reg_176[30]_i_4__0\,
      I2 => high_2_reg_166(15),
      I3 => \trunc_ln14_reg_176[30]_i_29__2_n_1\,
      I4 => zext_ln13_1_fu_95_p1(0),
      I5 => \trunc_ln14_reg_176[30]_i_32__1_n_1\,
      O => p_23
    );
\trunc_ln14_reg_176[30]_i_16__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_33__1_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_25__1_n_1\,
      I2 => zext_ln13_1_fu_95_p1(0),
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => \trunc_ln14_reg_176[30]_i_30__1_n_1\,
      I5 => \trunc_ln14_reg_176[30]_i_31__1_n_1\,
      O => p_19
    );
\trunc_ln14_reg_176[30]_i_17__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(6),
      I1 => high_2_reg_166(7),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__1_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__1_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__1_1\,
      O => \trunc_ln14_reg_176[30]_i_17__1_n_1\
    );
\trunc_ln14_reg_176[30]_i_18__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(4),
      I1 => high_2_reg_166(5),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__1_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__1_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__1_1\,
      O => \trunc_ln14_reg_176[30]_i_18__1_n_1\
    );
\trunc_ln14_reg_176[30]_i_19__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => \^p\(0),
      I1 => high_2_reg_166(1),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__1_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__1_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__1_1\,
      O => \trunc_ln14_reg_176[30]_i_19__1_n_1\
    );
\trunc_ln14_reg_176[30]_i_20__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(2),
      I1 => high_2_reg_166(3),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__1_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__1_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__1_1\,
      O => \trunc_ln14_reg_176[30]_i_20__1_n_1\
    );
\trunc_ln14_reg_176[30]_i_21__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(14),
      I1 => high_2_reg_166(15),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__1_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__1_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__1_1\,
      O => \trunc_ln14_reg_176[30]_i_21__1_n_1\
    );
\trunc_ln14_reg_176[30]_i_22__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(12),
      I1 => high_2_reg_166(13),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__1_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__1_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__1_1\,
      O => \trunc_ln14_reg_176[30]_i_22__1_n_1\
    );
\trunc_ln14_reg_176[30]_i_23__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(10),
      I1 => high_2_reg_166(11),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__1_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__1_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__1_1\,
      O => \trunc_ln14_reg_176[30]_i_23__1_n_1\
    );
\trunc_ln14_reg_176[30]_i_24__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(8),
      I1 => high_2_reg_166(9),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__1_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__1_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__1_1\,
      O => \trunc_ln14_reg_176[30]_i_24__1_n_1\
    );
\trunc_ln14_reg_176[30]_i_25__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(5),
      I1 => high_2_reg_166(6),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__1_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__1_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__1_1\,
      O => \trunc_ln14_reg_176[30]_i_25__1_n_1\
    );
\trunc_ln14_reg_176[30]_i_26__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(3),
      I1 => high_2_reg_166(4),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__1_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__1_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__1_1\,
      O => \trunc_ln14_reg_176[30]_i_26__1_n_1\
    );
\trunc_ln14_reg_176[30]_i_27__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^p\(0),
      I1 => zext_ln13_1_fu_95_p1(0),
      I2 => \trunc_ln14_reg_176[27]_i_14__1_1\,
      I3 => \trunc_ln14_reg_176[27]_i_14__1_0\,
      I4 => \trunc_ln14_reg_176[27]_i_14__1_2\,
      I5 => \^p\(1),
      O => \trunc_ln14_reg_176[30]_i_27__1_n_1\
    );
\trunc_ln14_reg_176[30]_i_28__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(1),
      I1 => high_2_reg_166(2),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__1_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__1_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__1_1\,
      O => \trunc_ln14_reg_176[30]_i_28__1_n_1\
    );
\trunc_ln14_reg_176[30]_i_29__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(6),
      I1 => zext_ln13_1_fu_95_p1(5),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => \trunc_ln14_reg_176[27]_i_14__1_0\,
      I4 => \trunc_ln14_reg_176[27]_i_14__1_1\,
      I5 => \^p\(1),
      O => \trunc_ln14_reg_176[30]_i_29__2_n_1\
    );
\trunc_ln14_reg_176[30]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \^p_4\,
      I1 => \^p_5\,
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => zext_ln13_1_fu_95_p1(2),
      O => x_fu_99_p2(31)
    );
\trunc_ln14_reg_176[30]_i_30__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(11),
      I1 => high_2_reg_166(12),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__1_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__1_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__1_1\,
      O => \trunc_ln14_reg_176[30]_i_30__1_n_1\
    );
\trunc_ln14_reg_176[30]_i_31__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(7),
      I1 => high_2_reg_166(8),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__1_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__1_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__1_1\,
      O => \trunc_ln14_reg_176[30]_i_31__1_n_1\
    );
\trunc_ln14_reg_176[30]_i_32__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(13),
      I1 => high_2_reg_166(14),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__1_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__1_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__1_1\,
      O => \trunc_ln14_reg_176[30]_i_32__1_n_1\
    );
\trunc_ln14_reg_176[30]_i_33__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(9),
      I1 => high_2_reg_166(10),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__1_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__1_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__1_1\,
      O => \trunc_ln14_reg_176[30]_i_33__1_n_1\
    );
\trunc_ln14_reg_176[30]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_17__1_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_18__1_n_1\,
      I2 => zext_ln13_1_fu_95_p1(1),
      I3 => \trunc_ln14_reg_176[30]_i_19__1_n_1\,
      I4 => zext_ln13_1_fu_95_p1(0),
      I5 => \trunc_ln14_reg_176[30]_i_20__1_n_1\,
      O => \^p_4\
    );
\trunc_ln14_reg_176[30]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00CCCCF0F0AAAA"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_21__1_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_22__1_n_1\,
      I2 => \trunc_ln14_reg_176[30]_i_23__1_n_1\,
      I3 => \trunc_ln14_reg_176[30]_i_24__1_n_1\,
      I4 => zext_ln13_1_fu_95_p1(1),
      I5 => zext_ln13_1_fu_95_p1(0),
      O => \^p_5\
    );
\trunc_ln14_reg_176[30]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0CFA0A"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_25__1_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_26__1_n_1\,
      I2 => zext_ln13_1_fu_95_p1(1),
      I3 => \trunc_ln14_reg_176[30]_i_27__1_n_1\,
      I4 => zext_ln13_1_fu_95_p1(0),
      I5 => \trunc_ln14_reg_176[30]_i_28__1_n_1\,
      O => p_17
    );
\trunc_ln14_reg_176[30]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(1),
      I1 => zext_ln13_1_fu_95_p1(0),
      I2 => zext_ln13_1_fu_95_p1(2),
      I3 => zext_ln13_1_fu_95_p1(3),
      I4 => high_2_reg_166(15),
      I5 => \trunc_ln14_reg_176[30]_i_29__2_n_1\,
      O => p_26
    );
\trunc_ln14_reg_176[3]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \^p\(1),
      I1 => zext_ln13_1_fu_95_p1(6),
      I2 => zext_ln13_1_fu_95_p1(5),
      I3 => zext_ln13_1_fu_95_p1(4),
      I4 => \trunc_ln14_reg_176[27]_i_14__1_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__1_1\,
      O => \^p_0\
    );
\trunc_ln14_reg_176_reg[11]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln14_reg_176_reg[7]_i_1__1_n_1\,
      CO(3) => \trunc_ln14_reg_176_reg[11]_i_1__1_n_1\,
      CO(2) => \trunc_ln14_reg_176_reg[11]_i_1__1_n_2\,
      CO(1) => \trunc_ln14_reg_176_reg[11]_i_1__1_n_3\,
      CO(0) => \trunc_ln14_reg_176_reg[11]_i_1__1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_1_reg_181_reg[0]\(11 downto 8),
      O(3 downto 0) => D(11 downto 8),
      S(3 downto 0) => \trunc_ln14_reg_176_reg[11]\(3 downto 0)
    );
\trunc_ln14_reg_176_reg[15]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln14_reg_176_reg[11]_i_1__1_n_1\,
      CO(3) => \trunc_ln14_reg_176_reg[15]_i_1__1_n_1\,
      CO(2) => \trunc_ln14_reg_176_reg[15]_i_1__1_n_2\,
      CO(1) => \trunc_ln14_reg_176_reg[15]_i_1__1_n_3\,
      CO(0) => \trunc_ln14_reg_176_reg[15]_i_1__1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_1_reg_181_reg[0]\(15 downto 12),
      O(3 downto 0) => D(15 downto 12),
      S(3 downto 0) => \trunc_ln14_reg_176_reg[15]\(3 downto 0)
    );
\trunc_ln14_reg_176_reg[19]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln14_reg_176_reg[15]_i_1__1_n_1\,
      CO(3) => \trunc_ln14_reg_176_reg[19]_i_1__1_n_1\,
      CO(2) => \trunc_ln14_reg_176_reg[19]_i_1__1_n_2\,
      CO(1) => \trunc_ln14_reg_176_reg[19]_i_1__1_n_3\,
      CO(0) => \trunc_ln14_reg_176_reg[19]_i_1__1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_1_reg_181_reg[0]\(19 downto 16),
      O(3 downto 0) => D(19 downto 16),
      S(3 downto 0) => \trunc_ln14_reg_176_reg[19]\(3 downto 0)
    );
\trunc_ln14_reg_176_reg[23]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln14_reg_176_reg[19]_i_1__1_n_1\,
      CO(3) => \trunc_ln14_reg_176_reg[23]_i_1__1_n_1\,
      CO(2) => \trunc_ln14_reg_176_reg[23]_i_1__1_n_2\,
      CO(1) => \trunc_ln14_reg_176_reg[23]_i_1__1_n_3\,
      CO(0) => \trunc_ln14_reg_176_reg[23]_i_1__1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_1_reg_181_reg[0]\(23 downto 20),
      O(3 downto 0) => D(23 downto 20),
      S(3 downto 0) => \trunc_ln14_reg_176_reg[23]\(3 downto 0)
    );
\trunc_ln14_reg_176_reg[27]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln14_reg_176_reg[23]_i_1__1_n_1\,
      CO(3) => \trunc_ln14_reg_176_reg[27]_i_1__1_n_1\,
      CO(2) => \trunc_ln14_reg_176_reg[27]_i_1__1_n_2\,
      CO(1) => \trunc_ln14_reg_176_reg[27]_i_1__1_n_3\,
      CO(0) => \trunc_ln14_reg_176_reg[27]_i_1__1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_1_reg_181_reg[0]\(27 downto 24),
      O(3 downto 0) => D(27 downto 24),
      S(3 downto 0) => \trunc_ln14_reg_176_reg[27]\(3 downto 0)
    );
\trunc_ln14_reg_176_reg[30]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln14_reg_176_reg[27]_i_1__1_n_1\,
      CO(3) => \NLW_trunc_ln14_reg_176_reg[30]_i_1__1_CO_UNCONNECTED\(3),
      CO(2) => \trunc_ln14_reg_176_reg[30]_i_1__1_n_2\,
      CO(1) => \trunc_ln14_reg_176_reg[30]_i_1__1_n_3\,
      CO(0) => \trunc_ln14_reg_176_reg[30]_i_1__1_n_4\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \tmp_1_reg_181_reg[0]\(30 downto 28),
      O(3) => O(0),
      O(2 downto 0) => D(30 downto 28),
      S(3) => x_fu_99_p2(31),
      S(2 downto 0) => \tmp_1_reg_181_reg[0]_0\(2 downto 0)
    );
\trunc_ln14_reg_176_reg[3]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \trunc_ln14_reg_176_reg[3]_i_1__1_n_1\,
      CO(2) => \trunc_ln14_reg_176_reg[3]_i_1__1_n_2\,
      CO(1) => \trunc_ln14_reg_176_reg[3]_i_1__1_n_3\,
      CO(0) => \trunc_ln14_reg_176_reg[3]_i_1__1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_1_reg_181_reg[0]\(3 downto 0),
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 0) => \trunc_ln14_reg_176_reg[3]\(3 downto 0)
    );
\trunc_ln14_reg_176_reg[7]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln14_reg_176_reg[3]_i_1__1_n_1\,
      CO(3) => \trunc_ln14_reg_176_reg[7]_i_1__1_n_1\,
      CO(2) => \trunc_ln14_reg_176_reg[7]_i_1__1_n_2\,
      CO(1) => \trunc_ln14_reg_176_reg[7]_i_1__1_n_3\,
      CO(0) => \trunc_ln14_reg_176_reg[7]_i_1__1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_1_reg_181_reg[0]\(7 downto 4),
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 0) => \trunc_ln14_reg_176_reg[7]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_DSP48_0_5 is
  port (
    P : out STD_LOGIC_VECTOR ( 16 downto 0 );
    ap_NS_fsm1 : out STD_LOGIC;
    p_0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    p_1 : out STD_LOGIC;
    p_2 : out STD_LOGIC;
    p_3 : out STD_LOGIC;
    p_4 : out STD_LOGIC;
    p_5 : out STD_LOGIC;
    p_6 : out STD_LOGIC;
    p_7 : out STD_LOGIC;
    p_8 : out STD_LOGIC;
    p_9 : out STD_LOGIC;
    p_10 : out STD_LOGIC;
    p_11 : out STD_LOGIC;
    p_12 : out STD_LOGIC;
    p_13 : out STD_LOGIC;
    p_14 : out STD_LOGIC;
    p_15 : out STD_LOGIC;
    p_16 : out STD_LOGIC;
    p_17 : out STD_LOGIC;
    p_18 : out STD_LOGIC;
    p_19 : out STD_LOGIC;
    p_20 : out STD_LOGIC;
    p_21 : out STD_LOGIC;
    p_22 : out STD_LOGIC;
    p_23 : out STD_LOGIC;
    p_24 : out STD_LOGIC;
    p_25 : out STD_LOGIC;
    p_26 : out STD_LOGIC;
    p_27 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 30 downto 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    p_28 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    zext_ln13_1_fu_95_p1 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \trunc_ln14_reg_176[27]_i_14__6_0\ : in STD_LOGIC;
    \trunc_ln14_reg_176[27]_i_14__6_1\ : in STD_LOGIC;
    grp_random_int_gen_fu_37_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln14_reg_176[27]_i_14__6_2\ : in STD_LOGIC;
    \trunc_ln14_reg_176[23]_i_4__4\ : in STD_LOGIC;
    \trunc_ln14_reg_176[23]_i_4__4_0\ : in STD_LOGIC;
    \trunc_ln14_reg_176[30]_i_4__4\ : in STD_LOGIC;
    \tmp_1_reg_181_reg[0]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \trunc_ln14_reg_176_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[23]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[27]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_1_reg_181_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_DSP48_0_5 : entity is "send_frame_mul_mucud_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_DSP48_0_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_DSP48_0_5 is
  signal \^p\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^ap_ns_fsm1\ : STD_LOGIC;
  signal high_2_reg_166 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \^p_0\ : STD_LOGIC;
  signal \^p_4\ : STD_LOGIC;
  signal \^p_5\ : STD_LOGIC;
  signal p_n_74 : STD_LOGIC;
  signal \trunc_ln14_reg_176[27]_i_18__6_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_17__6_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_18__6_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_19__6_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_20__6_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_21__6_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_22__6_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_23__6_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_24__6_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_25__6_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_26__6_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_27__6_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_28__6_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_29__7_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_30__6_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_31__6_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_32__6_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_33__6_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[11]_i_1__6_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[11]_i_1__6_n_2\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[11]_i_1__6_n_3\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[11]_i_1__6_n_4\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[15]_i_1__6_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[15]_i_1__6_n_2\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[15]_i_1__6_n_3\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[15]_i_1__6_n_4\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[19]_i_1__6_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[19]_i_1__6_n_2\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[19]_i_1__6_n_3\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[19]_i_1__6_n_4\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[23]_i_1__6_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[23]_i_1__6_n_2\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[23]_i_1__6_n_3\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[23]_i_1__6_n_4\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[27]_i_1__6_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[27]_i_1__6_n_2\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[27]_i_1__6_n_3\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[27]_i_1__6_n_4\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[30]_i_1__6_n_2\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[30]_i_1__6_n_3\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[30]_i_1__6_n_4\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[3]_i_1__6_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[3]_i_1__6_n_2\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[3]_i_1__6_n_3\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[3]_i_1__6_n_4\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[7]_i_1__6_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[7]_i_1__6_n_2\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[7]_i_1__6_n_3\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[7]_i_1__6_n_4\ : STD_LOGIC;
  signal x_fu_99_p2 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 33 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_trunc_ln14_reg_176_reg[30]_i_1__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-12 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \trunc_ln14_reg_176[27]_i_15__6\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \trunc_ln14_reg_176[27]_i_7__6\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \trunc_ln14_reg_176[27]_i_9__6\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \trunc_ln14_reg_176[30]_i_11__6\ : label is "soft_lutpair327";
begin
  P(16 downto 0) <= \^p\(16 downto 0);
  ap_NS_fsm1 <= \^ap_ns_fsm1\;
  p_0 <= \^p_0\;
  p_4 <= \^p_4\;
  p_5 <= \^p_5\;
\add_ln13_fu_90_p2_carry_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^p\(4),
      O => S(2)
    );
\add_ln13_fu_90_p2_carry_i_2__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^p\(3),
      O => S(1)
    );
\add_ln13_fu_90_p2_carry_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^p\(2),
      O => S(0)
    );
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => p_28(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"001011110010001111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \^ap_ns_fsm1\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 33) => NLW_p_RnM_P_UNCONNECTED(47 downto 33),
      P(32) => p_n_74,
      P(31 downto 16) => \^p\(16 downto 1),
      P(15 downto 1) => high_2_reg_166(15 downto 1),
      P(0) => \^p\(0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
\p_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_random_int_gen_fu_37_ap_start_reg,
      I1 => Q(0),
      O => \^ap_ns_fsm1\
    );
\trunc_ln14_reg_176[19]_i_6__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020000000200"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(1),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(2),
      I3 => \trunc_ln14_reg_176[30]_i_21__6_n_1\,
      I4 => zext_ln13_1_fu_95_p1(0),
      I5 => \trunc_ln14_reg_176[30]_i_22__6_n_1\,
      O => p_9
    );
\trunc_ln14_reg_176[23]_i_6__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(1),
      I1 => zext_ln13_1_fu_95_p1(0),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => zext_ln13_1_fu_95_p1(2),
      I4 => high_2_reg_166(15),
      I5 => \trunc_ln14_reg_176[30]_i_29__7_n_1\,
      O => p_25
    );
\trunc_ln14_reg_176[23]_i_7__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888800080008000"
    )
        port map (
      I0 => \trunc_ln14_reg_176[23]_i_4__4\,
      I1 => \trunc_ln14_reg_176[23]_i_4__4_0\,
      I2 => \^p_0\,
      I3 => high_2_reg_166(15),
      I4 => \trunc_ln14_reg_176[30]_i_29__7_n_1\,
      I5 => high_2_reg_166(14),
      O => p_6
    );
\trunc_ln14_reg_176[23]_i_8__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888800000008000"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(1),
      I1 => \trunc_ln14_reg_176[23]_i_4__4_0\,
      I2 => high_2_reg_166(15),
      I3 => \trunc_ln14_reg_176[30]_i_29__7_n_1\,
      I4 => zext_ln13_1_fu_95_p1(0),
      I5 => \trunc_ln14_reg_176[30]_i_32__6_n_1\,
      O => p_21
    );
\trunc_ln14_reg_176[27]_i_10__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00C0C0AAAA0000"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_32__6_n_1\,
      I1 => high_2_reg_166(15),
      I2 => \trunc_ln14_reg_176[30]_i_29__7_n_1\,
      I3 => \trunc_ln14_reg_176[30]_i_30__6_n_1\,
      I4 => zext_ln13_1_fu_95_p1(1),
      I5 => zext_ln13_1_fu_95_p1(0),
      O => p_20
    );
\trunc_ln14_reg_176[27]_i_11__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_31__6_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_26__6_n_1\,
      I2 => zext_ln13_1_fu_95_p1(0),
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => \trunc_ln14_reg_176[30]_i_33__6_n_1\,
      I5 => \trunc_ln14_reg_176[30]_i_25__6_n_1\,
      O => p_18
    );
\trunc_ln14_reg_176[27]_i_12__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111100010001000"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(0),
      I1 => zext_ln13_1_fu_95_p1(1),
      I2 => \^p_0\,
      I3 => high_2_reg_166(1),
      I4 => \trunc_ln14_reg_176[30]_i_29__7_n_1\,
      I5 => \^p\(0),
      O => p_13
    );
\trunc_ln14_reg_176[27]_i_13__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_22__6_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_21__6_n_1\,
      I2 => \trunc_ln14_reg_176[30]_i_23__6_n_1\,
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => zext_ln13_1_fu_95_p1(0),
      O => p_7
    );
\trunc_ln14_reg_176[27]_i_14__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_17__6_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_20__6_n_1\,
      I2 => zext_ln13_1_fu_95_p1(0),
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => \trunc_ln14_reg_176[30]_i_24__6_n_1\,
      I5 => \trunc_ln14_reg_176[30]_i_18__6_n_1\,
      O => p_1
    );
\trunc_ln14_reg_176[27]_i_15__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^p\(0),
      I1 => zext_ln13_1_fu_95_p1(1),
      I2 => zext_ln13_1_fu_95_p1(0),
      I3 => \^p_0\,
      O => p_27
    );
\trunc_ln14_reg_176[27]_i_16__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00CCCCF0F0AAAA"
    )
        port map (
      I0 => \trunc_ln14_reg_176[27]_i_18__6_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_32__6_n_1\,
      I2 => \trunc_ln14_reg_176[30]_i_30__6_n_1\,
      I3 => \trunc_ln14_reg_176[30]_i_33__6_n_1\,
      I4 => zext_ln13_1_fu_95_p1(1),
      I5 => zext_ln13_1_fu_95_p1(0),
      O => p_22
    );
\trunc_ln14_reg_176[27]_i_17__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_25__6_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_28__6_n_1\,
      I2 => zext_ln13_1_fu_95_p1(0),
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => \trunc_ln14_reg_176[30]_i_31__6_n_1\,
      I5 => \trunc_ln14_reg_176[30]_i_26__6_n_1\,
      O => p_14
    );
\trunc_ln14_reg_176[27]_i_18__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \^p\(1),
      I1 => \trunc_ln14_reg_176[27]_i_14__6_1\,
      I2 => \trunc_ln14_reg_176[27]_i_14__6_0\,
      I3 => \trunc_ln14_reg_176[27]_i_14__6_2\,
      I4 => high_2_reg_166(15),
      O => \trunc_ln14_reg_176[27]_i_18__6_n_1\
    );
\trunc_ln14_reg_176[27]_i_6__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808080000000800"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(1),
      I1 => zext_ln13_1_fu_95_p1(2),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => \trunc_ln14_reg_176[30]_i_21__6_n_1\,
      I4 => zext_ln13_1_fu_95_p1(0),
      I5 => \trunc_ln14_reg_176[30]_i_22__6_n_1\,
      O => p_10
    );
\trunc_ln14_reg_176[27]_i_7__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_20__6_n_1\,
      I1 => zext_ln13_1_fu_95_p1(0),
      I2 => \trunc_ln14_reg_176[30]_i_19__6_n_1\,
      I3 => zext_ln13_1_fu_95_p1(1),
      O => p_12
    );
\trunc_ln14_reg_176[27]_i_8__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_24__6_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_18__6_n_1\,
      I2 => zext_ln13_1_fu_95_p1(0),
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => \trunc_ln14_reg_176[30]_i_23__6_n_1\,
      I5 => \trunc_ln14_reg_176[30]_i_17__6_n_1\,
      O => p_2
    );
\trunc_ln14_reg_176[27]_i_9__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E222"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_28__6_n_1\,
      I1 => zext_ln13_1_fu_95_p1(0),
      I2 => \^p\(0),
      I3 => \^p_0\,
      I4 => zext_ln13_1_fu_95_p1(1),
      O => p_16
    );
\trunc_ln14_reg_176[30]_i_10__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_30__6_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_31__6_n_1\,
      I2 => zext_ln13_1_fu_95_p1(0),
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => \trunc_ln14_reg_176[30]_i_32__6_n_1\,
      I5 => \trunc_ln14_reg_176[30]_i_33__6_n_1\,
      O => p_24
    );
\trunc_ln14_reg_176[30]_i_11__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_18__6_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_19__6_n_1\,
      I2 => \trunc_ln14_reg_176[30]_i_20__6_n_1\,
      I3 => zext_ln13_1_fu_95_p1(0),
      I4 => zext_ln13_1_fu_95_p1(1),
      O => p_11
    );
\trunc_ln14_reg_176[30]_i_12__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888800080008000"
    )
        port map (
      I0 => \trunc_ln14_reg_176[23]_i_4__4\,
      I1 => \trunc_ln14_reg_176[30]_i_4__4\,
      I2 => \^p_0\,
      I3 => high_2_reg_166(15),
      I4 => \trunc_ln14_reg_176[30]_i_29__7_n_1\,
      I5 => high_2_reg_166(14),
      O => p_8
    );
\trunc_ln14_reg_176[30]_i_13__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_23__6_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_17__6_n_1\,
      I2 => zext_ln13_1_fu_95_p1(0),
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => \trunc_ln14_reg_176[30]_i_22__6_n_1\,
      I5 => \trunc_ln14_reg_176[30]_i_24__6_n_1\,
      O => p_3
    );
\trunc_ln14_reg_176[30]_i_14__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C0C0FF00AAAA"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_26__6_n_1\,
      I1 => \^p\(0),
      I2 => \^p_0\,
      I3 => \trunc_ln14_reg_176[30]_i_28__6_n_1\,
      I4 => zext_ln13_1_fu_95_p1(0),
      I5 => zext_ln13_1_fu_95_p1(1),
      O => p_15
    );
\trunc_ln14_reg_176[30]_i_15__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888800000008000"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(1),
      I1 => \trunc_ln14_reg_176[30]_i_4__4\,
      I2 => high_2_reg_166(15),
      I3 => \trunc_ln14_reg_176[30]_i_29__7_n_1\,
      I4 => zext_ln13_1_fu_95_p1(0),
      I5 => \trunc_ln14_reg_176[30]_i_32__6_n_1\,
      O => p_23
    );
\trunc_ln14_reg_176[30]_i_16__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_33__6_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_25__6_n_1\,
      I2 => zext_ln13_1_fu_95_p1(0),
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => \trunc_ln14_reg_176[30]_i_30__6_n_1\,
      I5 => \trunc_ln14_reg_176[30]_i_31__6_n_1\,
      O => p_19
    );
\trunc_ln14_reg_176[30]_i_17__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(6),
      I1 => high_2_reg_166(7),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__6_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__6_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__6_1\,
      O => \trunc_ln14_reg_176[30]_i_17__6_n_1\
    );
\trunc_ln14_reg_176[30]_i_18__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(4),
      I1 => high_2_reg_166(5),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__6_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__6_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__6_1\,
      O => \trunc_ln14_reg_176[30]_i_18__6_n_1\
    );
\trunc_ln14_reg_176[30]_i_19__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => \^p\(0),
      I1 => high_2_reg_166(1),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__6_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__6_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__6_1\,
      O => \trunc_ln14_reg_176[30]_i_19__6_n_1\
    );
\trunc_ln14_reg_176[30]_i_20__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(2),
      I1 => high_2_reg_166(3),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__6_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__6_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__6_1\,
      O => \trunc_ln14_reg_176[30]_i_20__6_n_1\
    );
\trunc_ln14_reg_176[30]_i_21__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(14),
      I1 => high_2_reg_166(15),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__6_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__6_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__6_1\,
      O => \trunc_ln14_reg_176[30]_i_21__6_n_1\
    );
\trunc_ln14_reg_176[30]_i_22__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(12),
      I1 => high_2_reg_166(13),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__6_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__6_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__6_1\,
      O => \trunc_ln14_reg_176[30]_i_22__6_n_1\
    );
\trunc_ln14_reg_176[30]_i_23__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(10),
      I1 => high_2_reg_166(11),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__6_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__6_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__6_1\,
      O => \trunc_ln14_reg_176[30]_i_23__6_n_1\
    );
\trunc_ln14_reg_176[30]_i_24__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(8),
      I1 => high_2_reg_166(9),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__6_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__6_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__6_1\,
      O => \trunc_ln14_reg_176[30]_i_24__6_n_1\
    );
\trunc_ln14_reg_176[30]_i_25__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(5),
      I1 => high_2_reg_166(6),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__6_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__6_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__6_1\,
      O => \trunc_ln14_reg_176[30]_i_25__6_n_1\
    );
\trunc_ln14_reg_176[30]_i_26__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(3),
      I1 => high_2_reg_166(4),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__6_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__6_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__6_1\,
      O => \trunc_ln14_reg_176[30]_i_26__6_n_1\
    );
\trunc_ln14_reg_176[30]_i_27__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^p\(0),
      I1 => zext_ln13_1_fu_95_p1(0),
      I2 => \trunc_ln14_reg_176[27]_i_14__6_1\,
      I3 => \trunc_ln14_reg_176[27]_i_14__6_0\,
      I4 => \trunc_ln14_reg_176[27]_i_14__6_2\,
      I5 => \^p\(1),
      O => \trunc_ln14_reg_176[30]_i_27__6_n_1\
    );
\trunc_ln14_reg_176[30]_i_28__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(1),
      I1 => high_2_reg_166(2),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__6_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__6_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__6_1\,
      O => \trunc_ln14_reg_176[30]_i_28__6_n_1\
    );
\trunc_ln14_reg_176[30]_i_29__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(6),
      I1 => zext_ln13_1_fu_95_p1(5),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => \trunc_ln14_reg_176[27]_i_14__6_0\,
      I4 => \trunc_ln14_reg_176[27]_i_14__6_1\,
      I5 => \^p\(1),
      O => \trunc_ln14_reg_176[30]_i_29__7_n_1\
    );
\trunc_ln14_reg_176[30]_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \^p_4\,
      I1 => \^p_5\,
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => zext_ln13_1_fu_95_p1(2),
      O => x_fu_99_p2(31)
    );
\trunc_ln14_reg_176[30]_i_30__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(11),
      I1 => high_2_reg_166(12),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__6_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__6_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__6_1\,
      O => \trunc_ln14_reg_176[30]_i_30__6_n_1\
    );
\trunc_ln14_reg_176[30]_i_31__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(7),
      I1 => high_2_reg_166(8),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__6_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__6_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__6_1\,
      O => \trunc_ln14_reg_176[30]_i_31__6_n_1\
    );
\trunc_ln14_reg_176[30]_i_32__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(13),
      I1 => high_2_reg_166(14),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__6_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__6_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__6_1\,
      O => \trunc_ln14_reg_176[30]_i_32__6_n_1\
    );
\trunc_ln14_reg_176[30]_i_33__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(9),
      I1 => high_2_reg_166(10),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14__6_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14__6_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__6_1\,
      O => \trunc_ln14_reg_176[30]_i_33__6_n_1\
    );
\trunc_ln14_reg_176[30]_i_6__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_17__6_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_18__6_n_1\,
      I2 => zext_ln13_1_fu_95_p1(1),
      I3 => \trunc_ln14_reg_176[30]_i_19__6_n_1\,
      I4 => zext_ln13_1_fu_95_p1(0),
      I5 => \trunc_ln14_reg_176[30]_i_20__6_n_1\,
      O => \^p_4\
    );
\trunc_ln14_reg_176[30]_i_7__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00CCCCF0F0AAAA"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_21__6_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_22__6_n_1\,
      I2 => \trunc_ln14_reg_176[30]_i_23__6_n_1\,
      I3 => \trunc_ln14_reg_176[30]_i_24__6_n_1\,
      I4 => zext_ln13_1_fu_95_p1(1),
      I5 => zext_ln13_1_fu_95_p1(0),
      O => \^p_5\
    );
\trunc_ln14_reg_176[30]_i_8__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0CFA0A"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_25__6_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_26__6_n_1\,
      I2 => zext_ln13_1_fu_95_p1(1),
      I3 => \trunc_ln14_reg_176[30]_i_27__6_n_1\,
      I4 => zext_ln13_1_fu_95_p1(0),
      I5 => \trunc_ln14_reg_176[30]_i_28__6_n_1\,
      O => p_17
    );
\trunc_ln14_reg_176[30]_i_9__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(1),
      I1 => zext_ln13_1_fu_95_p1(0),
      I2 => zext_ln13_1_fu_95_p1(2),
      I3 => zext_ln13_1_fu_95_p1(3),
      I4 => high_2_reg_166(15),
      I5 => \trunc_ln14_reg_176[30]_i_29__7_n_1\,
      O => p_26
    );
\trunc_ln14_reg_176[3]_i_6__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \^p\(1),
      I1 => zext_ln13_1_fu_95_p1(6),
      I2 => zext_ln13_1_fu_95_p1(5),
      I3 => zext_ln13_1_fu_95_p1(4),
      I4 => \trunc_ln14_reg_176[27]_i_14__6_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14__6_1\,
      O => \^p_0\
    );
\trunc_ln14_reg_176_reg[11]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln14_reg_176_reg[7]_i_1__6_n_1\,
      CO(3) => \trunc_ln14_reg_176_reg[11]_i_1__6_n_1\,
      CO(2) => \trunc_ln14_reg_176_reg[11]_i_1__6_n_2\,
      CO(1) => \trunc_ln14_reg_176_reg[11]_i_1__6_n_3\,
      CO(0) => \trunc_ln14_reg_176_reg[11]_i_1__6_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_1_reg_181_reg[0]\(11 downto 8),
      O(3 downto 0) => D(11 downto 8),
      S(3 downto 0) => \trunc_ln14_reg_176_reg[11]\(3 downto 0)
    );
\trunc_ln14_reg_176_reg[15]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln14_reg_176_reg[11]_i_1__6_n_1\,
      CO(3) => \trunc_ln14_reg_176_reg[15]_i_1__6_n_1\,
      CO(2) => \trunc_ln14_reg_176_reg[15]_i_1__6_n_2\,
      CO(1) => \trunc_ln14_reg_176_reg[15]_i_1__6_n_3\,
      CO(0) => \trunc_ln14_reg_176_reg[15]_i_1__6_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_1_reg_181_reg[0]\(15 downto 12),
      O(3 downto 0) => D(15 downto 12),
      S(3 downto 0) => \trunc_ln14_reg_176_reg[15]\(3 downto 0)
    );
\trunc_ln14_reg_176_reg[19]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln14_reg_176_reg[15]_i_1__6_n_1\,
      CO(3) => \trunc_ln14_reg_176_reg[19]_i_1__6_n_1\,
      CO(2) => \trunc_ln14_reg_176_reg[19]_i_1__6_n_2\,
      CO(1) => \trunc_ln14_reg_176_reg[19]_i_1__6_n_3\,
      CO(0) => \trunc_ln14_reg_176_reg[19]_i_1__6_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_1_reg_181_reg[0]\(19 downto 16),
      O(3 downto 0) => D(19 downto 16),
      S(3 downto 0) => \trunc_ln14_reg_176_reg[19]\(3 downto 0)
    );
\trunc_ln14_reg_176_reg[23]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln14_reg_176_reg[19]_i_1__6_n_1\,
      CO(3) => \trunc_ln14_reg_176_reg[23]_i_1__6_n_1\,
      CO(2) => \trunc_ln14_reg_176_reg[23]_i_1__6_n_2\,
      CO(1) => \trunc_ln14_reg_176_reg[23]_i_1__6_n_3\,
      CO(0) => \trunc_ln14_reg_176_reg[23]_i_1__6_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_1_reg_181_reg[0]\(23 downto 20),
      O(3 downto 0) => D(23 downto 20),
      S(3 downto 0) => \trunc_ln14_reg_176_reg[23]\(3 downto 0)
    );
\trunc_ln14_reg_176_reg[27]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln14_reg_176_reg[23]_i_1__6_n_1\,
      CO(3) => \trunc_ln14_reg_176_reg[27]_i_1__6_n_1\,
      CO(2) => \trunc_ln14_reg_176_reg[27]_i_1__6_n_2\,
      CO(1) => \trunc_ln14_reg_176_reg[27]_i_1__6_n_3\,
      CO(0) => \trunc_ln14_reg_176_reg[27]_i_1__6_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_1_reg_181_reg[0]\(27 downto 24),
      O(3 downto 0) => D(27 downto 24),
      S(3 downto 0) => \trunc_ln14_reg_176_reg[27]\(3 downto 0)
    );
\trunc_ln14_reg_176_reg[30]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln14_reg_176_reg[27]_i_1__6_n_1\,
      CO(3) => \NLW_trunc_ln14_reg_176_reg[30]_i_1__6_CO_UNCONNECTED\(3),
      CO(2) => \trunc_ln14_reg_176_reg[30]_i_1__6_n_2\,
      CO(1) => \trunc_ln14_reg_176_reg[30]_i_1__6_n_3\,
      CO(0) => \trunc_ln14_reg_176_reg[30]_i_1__6_n_4\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \tmp_1_reg_181_reg[0]\(30 downto 28),
      O(3) => O(0),
      O(2 downto 0) => D(30 downto 28),
      S(3) => x_fu_99_p2(31),
      S(2 downto 0) => \tmp_1_reg_181_reg[0]_0\(2 downto 0)
    );
\trunc_ln14_reg_176_reg[3]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \trunc_ln14_reg_176_reg[3]_i_1__6_n_1\,
      CO(2) => \trunc_ln14_reg_176_reg[3]_i_1__6_n_2\,
      CO(1) => \trunc_ln14_reg_176_reg[3]_i_1__6_n_3\,
      CO(0) => \trunc_ln14_reg_176_reg[3]_i_1__6_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_1_reg_181_reg[0]\(3 downto 0),
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 0) => \trunc_ln14_reg_176_reg[3]\(3 downto 0)
    );
\trunc_ln14_reg_176_reg[7]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln14_reg_176_reg[3]_i_1__6_n_1\,
      CO(3) => \trunc_ln14_reg_176_reg[7]_i_1__6_n_1\,
      CO(2) => \trunc_ln14_reg_176_reg[7]_i_1__6_n_2\,
      CO(1) => \trunc_ln14_reg_176_reg[7]_i_1__6_n_3\,
      CO(0) => \trunc_ln14_reg_176_reg[7]_i_1__6_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_1_reg_181_reg[0]\(7 downto 4),
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 0) => \trunc_ln14_reg_176_reg[7]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_DSP48_0_56 is
  port (
    P : out STD_LOGIC_VECTOR ( 16 downto 0 );
    ap_NS_fsm1 : out STD_LOGIC;
    p_0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    p_1 : out STD_LOGIC;
    p_2 : out STD_LOGIC;
    p_3 : out STD_LOGIC;
    p_4 : out STD_LOGIC;
    p_5 : out STD_LOGIC;
    p_6 : out STD_LOGIC;
    p_7 : out STD_LOGIC;
    p_8 : out STD_LOGIC;
    p_9 : out STD_LOGIC;
    p_10 : out STD_LOGIC;
    p_11 : out STD_LOGIC;
    p_12 : out STD_LOGIC;
    p_13 : out STD_LOGIC;
    p_14 : out STD_LOGIC;
    p_15 : out STD_LOGIC;
    p_16 : out STD_LOGIC;
    p_17 : out STD_LOGIC;
    p_18 : out STD_LOGIC;
    p_19 : out STD_LOGIC;
    p_20 : out STD_LOGIC;
    p_21 : out STD_LOGIC;
    p_22 : out STD_LOGIC;
    p_23 : out STD_LOGIC;
    p_24 : out STD_LOGIC;
    p_25 : out STD_LOGIC;
    p_26 : out STD_LOGIC;
    p_27 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 30 downto 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    p_28 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    zext_ln13_1_fu_95_p1 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \trunc_ln14_reg_176[27]_i_14_0\ : in STD_LOGIC;
    \trunc_ln14_reg_176[27]_i_14_1\ : in STD_LOGIC;
    grp_random_int_gen_fu_32_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln14_reg_176[27]_i_14_2\ : in STD_LOGIC;
    \trunc_ln14_reg_176[23]_i_4\ : in STD_LOGIC;
    \trunc_ln14_reg_176[23]_i_4_0\ : in STD_LOGIC;
    \trunc_ln14_reg_176[30]_i_4\ : in STD_LOGIC;
    \tmp_1_reg_181_reg[0]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \trunc_ln14_reg_176_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[23]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[27]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_1_reg_181_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_DSP48_0_56 : entity is "send_frame_mul_mucud_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_DSP48_0_56;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_DSP48_0_56 is
  signal \^p\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^ap_ns_fsm1\ : STD_LOGIC;
  signal high_2_reg_166 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \^p_0\ : STD_LOGIC;
  signal \^p_4\ : STD_LOGIC;
  signal \^p_5\ : STD_LOGIC;
  signal p_n_74 : STD_LOGIC;
  signal \trunc_ln14_reg_176[27]_i_18_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_17_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_18_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_19_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_20_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_21_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_22_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_23_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_24_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_25_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_26_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_27_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_28_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_29__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_30_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_31_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_32_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_33_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[30]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[30]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[30]_i_1_n_4\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln14_reg_176_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal x_fu_99_p2 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 33 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_trunc_ln14_reg_176_reg[30]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-12 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \trunc_ln14_reg_176[27]_i_15\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \trunc_ln14_reg_176[27]_i_7\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \trunc_ln14_reg_176[27]_i_9\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \trunc_ln14_reg_176[30]_i_11\ : label is "soft_lutpair3";
begin
  P(16 downto 0) <= \^p\(16 downto 0);
  ap_NS_fsm1 <= \^ap_ns_fsm1\;
  p_0 <= \^p_0\;
  p_4 <= \^p_4\;
  p_5 <= \^p_5\;
add_ln13_fu_90_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^p\(4),
      O => S(2)
    );
add_ln13_fu_90_p2_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^p\(3),
      O => S(1)
    );
add_ln13_fu_90_p2_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^p\(2),
      O => S(0)
    );
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => p_28(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"001011110010001111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \^ap_ns_fsm1\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 33) => NLW_p_RnM_P_UNCONNECTED(47 downto 33),
      P(32) => p_n_74,
      P(31 downto 16) => \^p\(16 downto 1),
      P(15 downto 1) => high_2_reg_166(15 downto 1),
      P(0) => \^p\(0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
p_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_random_int_gen_fu_32_ap_start_reg,
      I1 => Q(0),
      O => \^ap_ns_fsm1\
    );
\trunc_ln14_reg_176[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020000000200"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(1),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(2),
      I3 => \trunc_ln14_reg_176[30]_i_21_n_1\,
      I4 => zext_ln13_1_fu_95_p1(0),
      I5 => \trunc_ln14_reg_176[30]_i_22_n_1\,
      O => p_9
    );
\trunc_ln14_reg_176[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(1),
      I1 => zext_ln13_1_fu_95_p1(0),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => zext_ln13_1_fu_95_p1(2),
      I4 => high_2_reg_166(15),
      I5 => \trunc_ln14_reg_176[30]_i_29__0_n_1\,
      O => p_25
    );
\trunc_ln14_reg_176[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888800080008000"
    )
        port map (
      I0 => \trunc_ln14_reg_176[23]_i_4\,
      I1 => \trunc_ln14_reg_176[23]_i_4_0\,
      I2 => \^p_0\,
      I3 => high_2_reg_166(15),
      I4 => \trunc_ln14_reg_176[30]_i_29__0_n_1\,
      I5 => high_2_reg_166(14),
      O => p_6
    );
\trunc_ln14_reg_176[23]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888800000008000"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(1),
      I1 => \trunc_ln14_reg_176[23]_i_4_0\,
      I2 => high_2_reg_166(15),
      I3 => \trunc_ln14_reg_176[30]_i_29__0_n_1\,
      I4 => zext_ln13_1_fu_95_p1(0),
      I5 => \trunc_ln14_reg_176[30]_i_32_n_1\,
      O => p_21
    );
\trunc_ln14_reg_176[27]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00C0C0AAAA0000"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_32_n_1\,
      I1 => high_2_reg_166(15),
      I2 => \trunc_ln14_reg_176[30]_i_29__0_n_1\,
      I3 => \trunc_ln14_reg_176[30]_i_30_n_1\,
      I4 => zext_ln13_1_fu_95_p1(1),
      I5 => zext_ln13_1_fu_95_p1(0),
      O => p_20
    );
\trunc_ln14_reg_176[27]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_31_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_26_n_1\,
      I2 => zext_ln13_1_fu_95_p1(0),
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => \trunc_ln14_reg_176[30]_i_33_n_1\,
      I5 => \trunc_ln14_reg_176[30]_i_25_n_1\,
      O => p_18
    );
\trunc_ln14_reg_176[27]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111100010001000"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(0),
      I1 => zext_ln13_1_fu_95_p1(1),
      I2 => \^p_0\,
      I3 => high_2_reg_166(1),
      I4 => \trunc_ln14_reg_176[30]_i_29__0_n_1\,
      I5 => \^p\(0),
      O => p_13
    );
\trunc_ln14_reg_176[27]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_22_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_21_n_1\,
      I2 => \trunc_ln14_reg_176[30]_i_23_n_1\,
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => zext_ln13_1_fu_95_p1(0),
      O => p_7
    );
\trunc_ln14_reg_176[27]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_17_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_20_n_1\,
      I2 => zext_ln13_1_fu_95_p1(0),
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => \trunc_ln14_reg_176[30]_i_24_n_1\,
      I5 => \trunc_ln14_reg_176[30]_i_18_n_1\,
      O => p_1
    );
\trunc_ln14_reg_176[27]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^p\(0),
      I1 => zext_ln13_1_fu_95_p1(1),
      I2 => zext_ln13_1_fu_95_p1(0),
      I3 => \^p_0\,
      O => p_27
    );
\trunc_ln14_reg_176[27]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00CCCCF0F0AAAA"
    )
        port map (
      I0 => \trunc_ln14_reg_176[27]_i_18_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_32_n_1\,
      I2 => \trunc_ln14_reg_176[30]_i_30_n_1\,
      I3 => \trunc_ln14_reg_176[30]_i_33_n_1\,
      I4 => zext_ln13_1_fu_95_p1(1),
      I5 => zext_ln13_1_fu_95_p1(0),
      O => p_22
    );
\trunc_ln14_reg_176[27]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_25_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_28_n_1\,
      I2 => zext_ln13_1_fu_95_p1(0),
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => \trunc_ln14_reg_176[30]_i_31_n_1\,
      I5 => \trunc_ln14_reg_176[30]_i_26_n_1\,
      O => p_14
    );
\trunc_ln14_reg_176[27]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \^p\(1),
      I1 => \trunc_ln14_reg_176[27]_i_14_1\,
      I2 => \trunc_ln14_reg_176[27]_i_14_0\,
      I3 => \trunc_ln14_reg_176[27]_i_14_2\,
      I4 => high_2_reg_166(15),
      O => \trunc_ln14_reg_176[27]_i_18_n_1\
    );
\trunc_ln14_reg_176[27]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808080000000800"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(1),
      I1 => zext_ln13_1_fu_95_p1(2),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => \trunc_ln14_reg_176[30]_i_21_n_1\,
      I4 => zext_ln13_1_fu_95_p1(0),
      I5 => \trunc_ln14_reg_176[30]_i_22_n_1\,
      O => p_10
    );
\trunc_ln14_reg_176[27]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_20_n_1\,
      I1 => zext_ln13_1_fu_95_p1(0),
      I2 => \trunc_ln14_reg_176[30]_i_19_n_1\,
      I3 => zext_ln13_1_fu_95_p1(1),
      O => p_12
    );
\trunc_ln14_reg_176[27]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_24_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_18_n_1\,
      I2 => zext_ln13_1_fu_95_p1(0),
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => \trunc_ln14_reg_176[30]_i_23_n_1\,
      I5 => \trunc_ln14_reg_176[30]_i_17_n_1\,
      O => p_2
    );
\trunc_ln14_reg_176[27]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E222"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_28_n_1\,
      I1 => zext_ln13_1_fu_95_p1(0),
      I2 => \^p\(0),
      I3 => \^p_0\,
      I4 => zext_ln13_1_fu_95_p1(1),
      O => p_16
    );
\trunc_ln14_reg_176[30]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_30_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_31_n_1\,
      I2 => zext_ln13_1_fu_95_p1(0),
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => \trunc_ln14_reg_176[30]_i_32_n_1\,
      I5 => \trunc_ln14_reg_176[30]_i_33_n_1\,
      O => p_24
    );
\trunc_ln14_reg_176[30]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_18_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_19_n_1\,
      I2 => \trunc_ln14_reg_176[30]_i_20_n_1\,
      I3 => zext_ln13_1_fu_95_p1(0),
      I4 => zext_ln13_1_fu_95_p1(1),
      O => p_11
    );
\trunc_ln14_reg_176[30]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888800080008000"
    )
        port map (
      I0 => \trunc_ln14_reg_176[23]_i_4\,
      I1 => \trunc_ln14_reg_176[30]_i_4\,
      I2 => \^p_0\,
      I3 => high_2_reg_166(15),
      I4 => \trunc_ln14_reg_176[30]_i_29__0_n_1\,
      I5 => high_2_reg_166(14),
      O => p_8
    );
\trunc_ln14_reg_176[30]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_23_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_17_n_1\,
      I2 => zext_ln13_1_fu_95_p1(0),
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => \trunc_ln14_reg_176[30]_i_22_n_1\,
      I5 => \trunc_ln14_reg_176[30]_i_24_n_1\,
      O => p_3
    );
\trunc_ln14_reg_176[30]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C0C0FF00AAAA"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_26_n_1\,
      I1 => \^p\(0),
      I2 => \^p_0\,
      I3 => \trunc_ln14_reg_176[30]_i_28_n_1\,
      I4 => zext_ln13_1_fu_95_p1(0),
      I5 => zext_ln13_1_fu_95_p1(1),
      O => p_15
    );
\trunc_ln14_reg_176[30]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888800000008000"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(1),
      I1 => \trunc_ln14_reg_176[30]_i_4\,
      I2 => high_2_reg_166(15),
      I3 => \trunc_ln14_reg_176[30]_i_29__0_n_1\,
      I4 => zext_ln13_1_fu_95_p1(0),
      I5 => \trunc_ln14_reg_176[30]_i_32_n_1\,
      O => p_23
    );
\trunc_ln14_reg_176[30]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_33_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_25_n_1\,
      I2 => zext_ln13_1_fu_95_p1(0),
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => \trunc_ln14_reg_176[30]_i_30_n_1\,
      I5 => \trunc_ln14_reg_176[30]_i_31_n_1\,
      O => p_19
    );
\trunc_ln14_reg_176[30]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(6),
      I1 => high_2_reg_166(7),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14_1\,
      O => \trunc_ln14_reg_176[30]_i_17_n_1\
    );
\trunc_ln14_reg_176[30]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(4),
      I1 => high_2_reg_166(5),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14_1\,
      O => \trunc_ln14_reg_176[30]_i_18_n_1\
    );
\trunc_ln14_reg_176[30]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => \^p\(0),
      I1 => high_2_reg_166(1),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14_1\,
      O => \trunc_ln14_reg_176[30]_i_19_n_1\
    );
\trunc_ln14_reg_176[30]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \^p_4\,
      I1 => \^p_5\,
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => zext_ln13_1_fu_95_p1(2),
      O => x_fu_99_p2(31)
    );
\trunc_ln14_reg_176[30]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(2),
      I1 => high_2_reg_166(3),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14_1\,
      O => \trunc_ln14_reg_176[30]_i_20_n_1\
    );
\trunc_ln14_reg_176[30]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(14),
      I1 => high_2_reg_166(15),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14_1\,
      O => \trunc_ln14_reg_176[30]_i_21_n_1\
    );
\trunc_ln14_reg_176[30]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(12),
      I1 => high_2_reg_166(13),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14_1\,
      O => \trunc_ln14_reg_176[30]_i_22_n_1\
    );
\trunc_ln14_reg_176[30]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(10),
      I1 => high_2_reg_166(11),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14_1\,
      O => \trunc_ln14_reg_176[30]_i_23_n_1\
    );
\trunc_ln14_reg_176[30]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(8),
      I1 => high_2_reg_166(9),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14_1\,
      O => \trunc_ln14_reg_176[30]_i_24_n_1\
    );
\trunc_ln14_reg_176[30]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(5),
      I1 => high_2_reg_166(6),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14_1\,
      O => \trunc_ln14_reg_176[30]_i_25_n_1\
    );
\trunc_ln14_reg_176[30]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(3),
      I1 => high_2_reg_166(4),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14_1\,
      O => \trunc_ln14_reg_176[30]_i_26_n_1\
    );
\trunc_ln14_reg_176[30]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^p\(0),
      I1 => zext_ln13_1_fu_95_p1(0),
      I2 => \trunc_ln14_reg_176[27]_i_14_1\,
      I3 => \trunc_ln14_reg_176[27]_i_14_0\,
      I4 => \trunc_ln14_reg_176[27]_i_14_2\,
      I5 => \^p\(1),
      O => \trunc_ln14_reg_176[30]_i_27_n_1\
    );
\trunc_ln14_reg_176[30]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(1),
      I1 => high_2_reg_166(2),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14_1\,
      O => \trunc_ln14_reg_176[30]_i_28_n_1\
    );
\trunc_ln14_reg_176[30]_i_29__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(6),
      I1 => zext_ln13_1_fu_95_p1(5),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => \trunc_ln14_reg_176[27]_i_14_0\,
      I4 => \trunc_ln14_reg_176[27]_i_14_1\,
      I5 => \^p\(1),
      O => \trunc_ln14_reg_176[30]_i_29__0_n_1\
    );
\trunc_ln14_reg_176[30]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(11),
      I1 => high_2_reg_166(12),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14_1\,
      O => \trunc_ln14_reg_176[30]_i_30_n_1\
    );
\trunc_ln14_reg_176[30]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(7),
      I1 => high_2_reg_166(8),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14_1\,
      O => \trunc_ln14_reg_176[30]_i_31_n_1\
    );
\trunc_ln14_reg_176[30]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(13),
      I1 => high_2_reg_166(14),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14_1\,
      O => \trunc_ln14_reg_176[30]_i_32_n_1\
    );
\trunc_ln14_reg_176[30]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA00000000000000"
    )
        port map (
      I0 => high_2_reg_166(9),
      I1 => high_2_reg_166(10),
      I2 => \^p\(1),
      I3 => \trunc_ln14_reg_176[27]_i_14_2\,
      I4 => \trunc_ln14_reg_176[27]_i_14_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14_1\,
      O => \trunc_ln14_reg_176[30]_i_33_n_1\
    );
\trunc_ln14_reg_176[30]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_17_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_18_n_1\,
      I2 => zext_ln13_1_fu_95_p1(1),
      I3 => \trunc_ln14_reg_176[30]_i_19_n_1\,
      I4 => zext_ln13_1_fu_95_p1(0),
      I5 => \trunc_ln14_reg_176[30]_i_20_n_1\,
      O => \^p_4\
    );
\trunc_ln14_reg_176[30]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00CCCCF0F0AAAA"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_21_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_22_n_1\,
      I2 => \trunc_ln14_reg_176[30]_i_23_n_1\,
      I3 => \trunc_ln14_reg_176[30]_i_24_n_1\,
      I4 => zext_ln13_1_fu_95_p1(1),
      I5 => zext_ln13_1_fu_95_p1(0),
      O => \^p_5\
    );
\trunc_ln14_reg_176[30]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0CFA0A"
    )
        port map (
      I0 => \trunc_ln14_reg_176[30]_i_25_n_1\,
      I1 => \trunc_ln14_reg_176[30]_i_26_n_1\,
      I2 => zext_ln13_1_fu_95_p1(1),
      I3 => \trunc_ln14_reg_176[30]_i_27_n_1\,
      I4 => zext_ln13_1_fu_95_p1(0),
      I5 => \trunc_ln14_reg_176[30]_i_28_n_1\,
      O => p_17
    );
\trunc_ln14_reg_176[30]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(1),
      I1 => zext_ln13_1_fu_95_p1(0),
      I2 => zext_ln13_1_fu_95_p1(2),
      I3 => zext_ln13_1_fu_95_p1(3),
      I4 => high_2_reg_166(15),
      I5 => \trunc_ln14_reg_176[30]_i_29__0_n_1\,
      O => p_26
    );
\trunc_ln14_reg_176[3]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \^p\(1),
      I1 => zext_ln13_1_fu_95_p1(6),
      I2 => zext_ln13_1_fu_95_p1(5),
      I3 => zext_ln13_1_fu_95_p1(4),
      I4 => \trunc_ln14_reg_176[27]_i_14_0\,
      I5 => \trunc_ln14_reg_176[27]_i_14_1\,
      O => \^p_0\
    );
\trunc_ln14_reg_176_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln14_reg_176_reg[7]_i_1_n_1\,
      CO(3) => \trunc_ln14_reg_176_reg[11]_i_1_n_1\,
      CO(2) => \trunc_ln14_reg_176_reg[11]_i_1_n_2\,
      CO(1) => \trunc_ln14_reg_176_reg[11]_i_1_n_3\,
      CO(0) => \trunc_ln14_reg_176_reg[11]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_1_reg_181_reg[0]\(11 downto 8),
      O(3 downto 0) => D(11 downto 8),
      S(3 downto 0) => \trunc_ln14_reg_176_reg[11]\(3 downto 0)
    );
\trunc_ln14_reg_176_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln14_reg_176_reg[11]_i_1_n_1\,
      CO(3) => \trunc_ln14_reg_176_reg[15]_i_1_n_1\,
      CO(2) => \trunc_ln14_reg_176_reg[15]_i_1_n_2\,
      CO(1) => \trunc_ln14_reg_176_reg[15]_i_1_n_3\,
      CO(0) => \trunc_ln14_reg_176_reg[15]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_1_reg_181_reg[0]\(15 downto 12),
      O(3 downto 0) => D(15 downto 12),
      S(3 downto 0) => \trunc_ln14_reg_176_reg[15]\(3 downto 0)
    );
\trunc_ln14_reg_176_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln14_reg_176_reg[15]_i_1_n_1\,
      CO(3) => \trunc_ln14_reg_176_reg[19]_i_1_n_1\,
      CO(2) => \trunc_ln14_reg_176_reg[19]_i_1_n_2\,
      CO(1) => \trunc_ln14_reg_176_reg[19]_i_1_n_3\,
      CO(0) => \trunc_ln14_reg_176_reg[19]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_1_reg_181_reg[0]\(19 downto 16),
      O(3 downto 0) => D(19 downto 16),
      S(3 downto 0) => \trunc_ln14_reg_176_reg[19]\(3 downto 0)
    );
\trunc_ln14_reg_176_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln14_reg_176_reg[19]_i_1_n_1\,
      CO(3) => \trunc_ln14_reg_176_reg[23]_i_1_n_1\,
      CO(2) => \trunc_ln14_reg_176_reg[23]_i_1_n_2\,
      CO(1) => \trunc_ln14_reg_176_reg[23]_i_1_n_3\,
      CO(0) => \trunc_ln14_reg_176_reg[23]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_1_reg_181_reg[0]\(23 downto 20),
      O(3 downto 0) => D(23 downto 20),
      S(3 downto 0) => \trunc_ln14_reg_176_reg[23]\(3 downto 0)
    );
\trunc_ln14_reg_176_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln14_reg_176_reg[23]_i_1_n_1\,
      CO(3) => \trunc_ln14_reg_176_reg[27]_i_1_n_1\,
      CO(2) => \trunc_ln14_reg_176_reg[27]_i_1_n_2\,
      CO(1) => \trunc_ln14_reg_176_reg[27]_i_1_n_3\,
      CO(0) => \trunc_ln14_reg_176_reg[27]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_1_reg_181_reg[0]\(27 downto 24),
      O(3 downto 0) => D(27 downto 24),
      S(3 downto 0) => \trunc_ln14_reg_176_reg[27]\(3 downto 0)
    );
\trunc_ln14_reg_176_reg[30]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln14_reg_176_reg[27]_i_1_n_1\,
      CO(3) => \NLW_trunc_ln14_reg_176_reg[30]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \trunc_ln14_reg_176_reg[30]_i_1_n_2\,
      CO(1) => \trunc_ln14_reg_176_reg[30]_i_1_n_3\,
      CO(0) => \trunc_ln14_reg_176_reg[30]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \tmp_1_reg_181_reg[0]\(30 downto 28),
      O(3) => O(0),
      O(2 downto 0) => D(30 downto 28),
      S(3) => x_fu_99_p2(31),
      S(2 downto 0) => \tmp_1_reg_181_reg[0]_0\(2 downto 0)
    );
\trunc_ln14_reg_176_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \trunc_ln14_reg_176_reg[3]_i_1_n_1\,
      CO(2) => \trunc_ln14_reg_176_reg[3]_i_1_n_2\,
      CO(1) => \trunc_ln14_reg_176_reg[3]_i_1_n_3\,
      CO(0) => \trunc_ln14_reg_176_reg[3]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_1_reg_181_reg[0]\(3 downto 0),
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 0) => \trunc_ln14_reg_176_reg[3]\(3 downto 0)
    );
\trunc_ln14_reg_176_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln14_reg_176_reg[3]_i_1_n_1\,
      CO(3) => \trunc_ln14_reg_176_reg[7]_i_1_n_1\,
      CO(2) => \trunc_ln14_reg_176_reg[7]_i_1_n_2\,
      CO(1) => \trunc_ln14_reg_176_reg[7]_i_1_n_3\,
      CO(0) => \trunc_ln14_reg_176_reg[7]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_1_reg_181_reg[0]\(7 downto 4),
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 0) => \trunc_ln14_reg_176_reg[7]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_u is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC;
    \r_stage_reg[32]_0\ : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    \r_stage_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dividend0_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \divisor0_reg[9]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_u;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_u is
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \cal_tmp_carry__0_i_5__2_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__0_i_6__2_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__0_i_7__2_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__0_i_8__2_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_3__4_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_4__4_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_5__2_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_6__2_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_1__4_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_2__4_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_3__4_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_4__4_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__3_i_1__4_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__3_i_2__4_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__3_i_3__4_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__3_i_4__4_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__4_i_1__4_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__4_i_2__4_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__4_i_3__4_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__4_i_4__4_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__5_i_1__4_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__5_i_2__4_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__5_i_3__4_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__5_i_4__4_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__6_i_1__4_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__6_i_2__4_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__6_i_3__4_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__6_i_4__4_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry_i_5__2_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry_i_6__2_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry_i_7__2_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry_i_8__2_n_1\ : STD_LOGIC;
  signal cal_tmp_carry_n_1 : STD_LOGIC;
  signal cal_tmp_carry_n_2 : STD_LOGIC;
  signal cal_tmp_carry_n_3 : STD_LOGIC;
  signal cal_tmp_carry_n_4 : STD_LOGIC;
  signal cal_tmp_carry_n_5 : STD_LOGIC;
  signal cal_tmp_carry_n_6 : STD_LOGIC;
  signal cal_tmp_carry_n_7 : STD_LOGIC;
  signal cal_tmp_carry_n_8 : STD_LOGIC;
  signal \dividend0_reg_n_1_[0]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[10]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[11]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[12]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[13]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[14]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[15]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[16]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[17]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[18]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[19]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[1]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[20]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[21]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[22]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[23]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[24]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[25]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[26]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[27]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[28]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[29]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[2]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[30]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[31]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[3]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[4]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[5]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[6]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[7]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[8]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[9]\ : STD_LOGIC;
  signal dividend_tmp : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \dividend_tmp[10]_i_1__2_n_1\ : STD_LOGIC;
  signal \dividend_tmp[11]_i_1__2_n_1\ : STD_LOGIC;
  signal \dividend_tmp[12]_i_1__2_n_1\ : STD_LOGIC;
  signal \dividend_tmp[13]_i_1__2_n_1\ : STD_LOGIC;
  signal \dividend_tmp[14]_i_1__2_n_1\ : STD_LOGIC;
  signal \dividend_tmp[15]_i_1__2_n_1\ : STD_LOGIC;
  signal \dividend_tmp[16]_i_1__2_n_1\ : STD_LOGIC;
  signal \dividend_tmp[17]_i_1__2_n_1\ : STD_LOGIC;
  signal \dividend_tmp[18]_i_1__2_n_1\ : STD_LOGIC;
  signal \dividend_tmp[19]_i_1__2_n_1\ : STD_LOGIC;
  signal \dividend_tmp[1]_i_1__2_n_1\ : STD_LOGIC;
  signal \dividend_tmp[20]_i_1__2_n_1\ : STD_LOGIC;
  signal \dividend_tmp[21]_i_1__2_n_1\ : STD_LOGIC;
  signal \dividend_tmp[22]_i_1__2_n_1\ : STD_LOGIC;
  signal \dividend_tmp[23]_i_1__2_n_1\ : STD_LOGIC;
  signal \dividend_tmp[24]_i_1__2_n_1\ : STD_LOGIC;
  signal \dividend_tmp[25]_i_1__2_n_1\ : STD_LOGIC;
  signal \dividend_tmp[26]_i_1__2_n_1\ : STD_LOGIC;
  signal \dividend_tmp[27]_i_1__2_n_1\ : STD_LOGIC;
  signal \dividend_tmp[28]_i_1__2_n_1\ : STD_LOGIC;
  signal \dividend_tmp[29]_i_1__2_n_1\ : STD_LOGIC;
  signal \dividend_tmp[2]_i_1__2_n_1\ : STD_LOGIC;
  signal \dividend_tmp[30]_i_1__2_n_1\ : STD_LOGIC;
  signal \dividend_tmp[31]_i_1__2_n_1\ : STD_LOGIC;
  signal \dividend_tmp[3]_i_1__2_n_1\ : STD_LOGIC;
  signal \dividend_tmp[4]_i_1__2_n_1\ : STD_LOGIC;
  signal \dividend_tmp[5]_i_1__2_n_1\ : STD_LOGIC;
  signal \dividend_tmp[6]_i_1__2_n_1\ : STD_LOGIC;
  signal \dividend_tmp[7]_i_1__2_n_1\ : STD_LOGIC;
  signal \dividend_tmp[8]_i_1__2_n_1\ : STD_LOGIC;
  signal \dividend_tmp[9]_i_1__2_n_1\ : STD_LOGIC;
  signal \divisor0_reg_n_1_[1]\ : STD_LOGIC;
  signal \divisor0_reg_n_1_[2]\ : STD_LOGIC;
  signal \divisor0_reg_n_1_[3]\ : STD_LOGIC;
  signal \divisor0_reg_n_1_[4]\ : STD_LOGIC;
  signal \divisor0_reg_n_1_[5]\ : STD_LOGIC;
  signal \divisor0_reg_n_1_[6]\ : STD_LOGIC;
  signal \divisor0_reg_n_1_[7]\ : STD_LOGIC;
  signal \divisor0_reg_n_1_[8]\ : STD_LOGIC;
  signal \divisor0_reg_n_1_[9]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_in0 : STD_LOGIC;
  signal p_2_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_n_1\ : STD_LOGIC;
  signal \r_stage_reg[31]_grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_29_n_1\ : STD_LOGIC;
  signal r_stage_reg_gate_n_1 : STD_LOGIC;
  signal \r_stage_reg_n_1_[0]\ : STD_LOGIC;
  signal \remd_tmp[0]_i_1__2_n_1\ : STD_LOGIC;
  signal \remd_tmp[10]_i_1__2_n_1\ : STD_LOGIC;
  signal \remd_tmp[11]_i_1__2_n_1\ : STD_LOGIC;
  signal \remd_tmp[12]_i_1__2_n_1\ : STD_LOGIC;
  signal \remd_tmp[13]_i_1__2_n_1\ : STD_LOGIC;
  signal \remd_tmp[14]_i_1__2_n_1\ : STD_LOGIC;
  signal \remd_tmp[15]_i_1__2_n_1\ : STD_LOGIC;
  signal \remd_tmp[16]_i_1__2_n_1\ : STD_LOGIC;
  signal \remd_tmp[17]_i_1__2_n_1\ : STD_LOGIC;
  signal \remd_tmp[18]_i_1__2_n_1\ : STD_LOGIC;
  signal \remd_tmp[19]_i_1__2_n_1\ : STD_LOGIC;
  signal \remd_tmp[1]_i_1__2_n_1\ : STD_LOGIC;
  signal \remd_tmp[20]_i_1__2_n_1\ : STD_LOGIC;
  signal \remd_tmp[21]_i_1__2_n_1\ : STD_LOGIC;
  signal \remd_tmp[22]_i_1__2_n_1\ : STD_LOGIC;
  signal \remd_tmp[23]_i_1__2_n_1\ : STD_LOGIC;
  signal \remd_tmp[24]_i_1__2_n_1\ : STD_LOGIC;
  signal \remd_tmp[25]_i_1__2_n_1\ : STD_LOGIC;
  signal \remd_tmp[26]_i_1__2_n_1\ : STD_LOGIC;
  signal \remd_tmp[27]_i_1__2_n_1\ : STD_LOGIC;
  signal \remd_tmp[28]_i_1__2_n_1\ : STD_LOGIC;
  signal \remd_tmp[29]_i_1__2_n_1\ : STD_LOGIC;
  signal \remd_tmp[2]_i_1__2_n_1\ : STD_LOGIC;
  signal \remd_tmp[30]_i_1__2_n_1\ : STD_LOGIC;
  signal \remd_tmp[3]_i_1__2_n_1\ : STD_LOGIC;
  signal \remd_tmp[4]_i_1__2_n_1\ : STD_LOGIC;
  signal \remd_tmp[5]_i_1__2_n_1\ : STD_LOGIC;
  signal \remd_tmp[6]_i_1__2_n_1\ : STD_LOGIC;
  signal \remd_tmp[7]_i_1__2_n_1\ : STD_LOGIC;
  signal \remd_tmp[8]_i_1__2_n_1\ : STD_LOGIC;
  signal \remd_tmp[9]_i_1__2_n_1\ : STD_LOGIC;
  signal remd_tmp_mux : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \remd_tmp_reg_n_1_[10]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[11]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[12]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[13]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[14]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[15]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[16]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[17]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[18]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[19]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[20]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[21]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[22]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[23]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[24]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[25]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[26]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[27]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[28]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[29]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[30]\ : STD_LOGIC;
  signal \NLW_cal_tmp_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cal_tmp_carry__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cal_tmp_carry__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dividend_tmp[10]_i_1__2\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \dividend_tmp[11]_i_1__2\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \dividend_tmp[12]_i_1__2\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \dividend_tmp[13]_i_1__2\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \dividend_tmp[14]_i_1__2\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \dividend_tmp[15]_i_1__2\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \dividend_tmp[16]_i_1__2\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \dividend_tmp[17]_i_1__2\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \dividend_tmp[18]_i_1__2\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \dividend_tmp[19]_i_1__2\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \dividend_tmp[1]_i_1__2\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \dividend_tmp[20]_i_1__2\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \dividend_tmp[21]_i_1__2\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \dividend_tmp[22]_i_1__2\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \dividend_tmp[23]_i_1__2\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \dividend_tmp[24]_i_1__2\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \dividend_tmp[25]_i_1__2\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \dividend_tmp[26]_i_1__2\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \dividend_tmp[27]_i_1__2\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \dividend_tmp[28]_i_1__2\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \dividend_tmp[29]_i_1__2\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \dividend_tmp[2]_i_1__2\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \dividend_tmp[31]_i_1__2\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \dividend_tmp[3]_i_1__2\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \dividend_tmp[4]_i_1__2\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \dividend_tmp[5]_i_1__2\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \dividend_tmp[6]_i_1__2\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \dividend_tmp[7]_i_1__2\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \dividend_tmp[8]_i_1__2\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \dividend_tmp[9]_i_1__2\ : label is "soft_lutpair354";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28\ : label is "inst/\grp_phy_txend_confirm_fu_292/grp_start_backoff_vi_fu_163/grp_random_int_gen_fu_37/send_frame_urem_3bkb_U23/send_frame_urem_3bkb_div_U/send_frame_urem_3bkb_div_u_0/r_stage_reg ";
  attribute srl_name : string;
  attribute srl_name of \r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28\ : label is "inst/\grp_phy_txend_confirm_fu_292/grp_start_backoff_vi_fu_163/grp_random_int_gen_fu_37/send_frame_urem_3bkb_U23/send_frame_urem_3bkb_div_U/send_frame_urem_3bkb_div_u_0/r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28 ";
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
cal_tmp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => cal_tmp_carry_n_1,
      CO(2) => cal_tmp_carry_n_2,
      CO(1) => cal_tmp_carry_n_3,
      CO(0) => cal_tmp_carry_n_4,
      CYINIT => '1',
      DI(3 downto 1) => remd_tmp_mux(2 downto 0),
      DI(0) => p_1_in0,
      O(3) => cal_tmp_carry_n_5,
      O(2) => cal_tmp_carry_n_6,
      O(1) => cal_tmp_carry_n_7,
      O(0) => cal_tmp_carry_n_8,
      S(3) => \cal_tmp_carry_i_5__2_n_1\,
      S(2) => \cal_tmp_carry_i_6__2_n_1\,
      S(1) => \cal_tmp_carry_i_7__2_n_1\,
      S(0) => \cal_tmp_carry_i_8__2_n_1\
    );
\cal_tmp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => cal_tmp_carry_n_1,
      CO(3) => \cal_tmp_carry__0_n_1\,
      CO(2) => \cal_tmp_carry__0_n_2\,
      CO(1) => \cal_tmp_carry__0_n_3\,
      CO(0) => \cal_tmp_carry__0_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => remd_tmp_mux(6 downto 3),
      O(3) => \cal_tmp_carry__0_n_5\,
      O(2) => \cal_tmp_carry__0_n_6\,
      O(1) => \cal_tmp_carry__0_n_7\,
      O(0) => \cal_tmp_carry__0_n_8\,
      S(3) => \cal_tmp_carry__0_i_5__2_n_1\,
      S(2) => \cal_tmp_carry__0_i_6__2_n_1\,
      S(1) => \cal_tmp_carry__0_i_7__2_n_1\,
      S(0) => \cal_tmp_carry__0_i_8__2_n_1\
    );
\cal_tmp_carry__0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \r_stage_reg_n_1_[0]\,
      O => remd_tmp_mux(6)
    );
\cal_tmp_carry__0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      I1 => \r_stage_reg_n_1_[0]\,
      O => remd_tmp_mux(5)
    );
\cal_tmp_carry__0_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \r_stage_reg_n_1_[0]\,
      O => remd_tmp_mux(4)
    );
\cal_tmp_carry__0_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \r_stage_reg_n_1_[0]\,
      O => remd_tmp_mux(3)
    );
\cal_tmp_carry__0_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^q\(6),
      I2 => \divisor0_reg_n_1_[7]\,
      O => \cal_tmp_carry__0_i_5__2_n_1\
    );
\cal_tmp_carry__0_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^q\(5),
      I2 => \divisor0_reg_n_1_[6]\,
      O => \cal_tmp_carry__0_i_6__2_n_1\
    );
\cal_tmp_carry__0_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^q\(4),
      I2 => \divisor0_reg_n_1_[5]\,
      O => \cal_tmp_carry__0_i_7__2_n_1\
    );
\cal_tmp_carry__0_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^q\(3),
      I2 => \divisor0_reg_n_1_[4]\,
      O => \cal_tmp_carry__0_i_8__2_n_1\
    );
\cal_tmp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__0_n_1\,
      CO(3) => \cal_tmp_carry__1_n_1\,
      CO(2) => \cal_tmp_carry__1_n_2\,
      CO(1) => \cal_tmp_carry__1_n_3\,
      CO(0) => \cal_tmp_carry__1_n_4\,
      CYINIT => '0',
      DI(3 downto 2) => B"11",
      DI(1 downto 0) => remd_tmp_mux(8 downto 7),
      O(3) => \cal_tmp_carry__1_n_5\,
      O(2) => \cal_tmp_carry__1_n_6\,
      O(1) => \cal_tmp_carry__1_n_7\,
      O(0) => \cal_tmp_carry__1_n_8\,
      S(3) => \cal_tmp_carry__1_i_3__4_n_1\,
      S(2) => \cal_tmp_carry__1_i_4__4_n_1\,
      S(1) => \cal_tmp_carry__1_i_5__2_n_1\,
      S(0) => \cal_tmp_carry__1_i_6__2_n_1\
    );
\cal_tmp_carry__1_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(8),
      I1 => \r_stage_reg_n_1_[0]\,
      O => remd_tmp_mux(8)
    );
\cal_tmp_carry__1_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(7),
      I1 => \r_stage_reg_n_1_[0]\,
      O => remd_tmp_mux(7)
    );
\cal_tmp_carry__1_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[10]\,
      O => \cal_tmp_carry__1_i_3__4_n_1\
    );
\cal_tmp_carry__1_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^q\(9),
      O => \cal_tmp_carry__1_i_4__4_n_1\
    );
\cal_tmp_carry__1_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^q\(8),
      I2 => \divisor0_reg_n_1_[9]\,
      O => \cal_tmp_carry__1_i_5__2_n_1\
    );
\cal_tmp_carry__1_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^q\(7),
      I2 => \divisor0_reg_n_1_[8]\,
      O => \cal_tmp_carry__1_i_6__2_n_1\
    );
\cal_tmp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__1_n_1\,
      CO(3) => \cal_tmp_carry__2_n_1\,
      CO(2) => \cal_tmp_carry__2_n_2\,
      CO(1) => \cal_tmp_carry__2_n_3\,
      CO(0) => \cal_tmp_carry__2_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cal_tmp_carry__2_n_5\,
      O(2) => \cal_tmp_carry__2_n_6\,
      O(1) => \cal_tmp_carry__2_n_7\,
      O(0) => \cal_tmp_carry__2_n_8\,
      S(3) => \cal_tmp_carry__2_i_1__4_n_1\,
      S(2) => \cal_tmp_carry__2_i_2__4_n_1\,
      S(1) => \cal_tmp_carry__2_i_3__4_n_1\,
      S(0) => \cal_tmp_carry__2_i_4__4_n_1\
    );
\cal_tmp_carry__2_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[14]\,
      O => \cal_tmp_carry__2_i_1__4_n_1\
    );
\cal_tmp_carry__2_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[13]\,
      O => \cal_tmp_carry__2_i_2__4_n_1\
    );
\cal_tmp_carry__2_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[12]\,
      O => \cal_tmp_carry__2_i_3__4_n_1\
    );
\cal_tmp_carry__2_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[11]\,
      O => \cal_tmp_carry__2_i_4__4_n_1\
    );
\cal_tmp_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__2_n_1\,
      CO(3) => \cal_tmp_carry__3_n_1\,
      CO(2) => \cal_tmp_carry__3_n_2\,
      CO(1) => \cal_tmp_carry__3_n_3\,
      CO(0) => \cal_tmp_carry__3_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cal_tmp_carry__3_n_5\,
      O(2) => \cal_tmp_carry__3_n_6\,
      O(1) => \cal_tmp_carry__3_n_7\,
      O(0) => \cal_tmp_carry__3_n_8\,
      S(3) => \cal_tmp_carry__3_i_1__4_n_1\,
      S(2) => \cal_tmp_carry__3_i_2__4_n_1\,
      S(1) => \cal_tmp_carry__3_i_3__4_n_1\,
      S(0) => \cal_tmp_carry__3_i_4__4_n_1\
    );
\cal_tmp_carry__3_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[18]\,
      O => \cal_tmp_carry__3_i_1__4_n_1\
    );
\cal_tmp_carry__3_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[17]\,
      O => \cal_tmp_carry__3_i_2__4_n_1\
    );
\cal_tmp_carry__3_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[16]\,
      O => \cal_tmp_carry__3_i_3__4_n_1\
    );
\cal_tmp_carry__3_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[15]\,
      O => \cal_tmp_carry__3_i_4__4_n_1\
    );
\cal_tmp_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__3_n_1\,
      CO(3) => \cal_tmp_carry__4_n_1\,
      CO(2) => \cal_tmp_carry__4_n_2\,
      CO(1) => \cal_tmp_carry__4_n_3\,
      CO(0) => \cal_tmp_carry__4_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cal_tmp_carry__4_n_5\,
      O(2) => \cal_tmp_carry__4_n_6\,
      O(1) => \cal_tmp_carry__4_n_7\,
      O(0) => \cal_tmp_carry__4_n_8\,
      S(3) => \cal_tmp_carry__4_i_1__4_n_1\,
      S(2) => \cal_tmp_carry__4_i_2__4_n_1\,
      S(1) => \cal_tmp_carry__4_i_3__4_n_1\,
      S(0) => \cal_tmp_carry__4_i_4__4_n_1\
    );
\cal_tmp_carry__4_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[22]\,
      O => \cal_tmp_carry__4_i_1__4_n_1\
    );
\cal_tmp_carry__4_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[21]\,
      O => \cal_tmp_carry__4_i_2__4_n_1\
    );
\cal_tmp_carry__4_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[20]\,
      O => \cal_tmp_carry__4_i_3__4_n_1\
    );
\cal_tmp_carry__4_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[19]\,
      O => \cal_tmp_carry__4_i_4__4_n_1\
    );
\cal_tmp_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__4_n_1\,
      CO(3) => \cal_tmp_carry__5_n_1\,
      CO(2) => \cal_tmp_carry__5_n_2\,
      CO(1) => \cal_tmp_carry__5_n_3\,
      CO(0) => \cal_tmp_carry__5_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cal_tmp_carry__5_n_5\,
      O(2) => \cal_tmp_carry__5_n_6\,
      O(1) => \cal_tmp_carry__5_n_7\,
      O(0) => \cal_tmp_carry__5_n_8\,
      S(3) => \cal_tmp_carry__5_i_1__4_n_1\,
      S(2) => \cal_tmp_carry__5_i_2__4_n_1\,
      S(1) => \cal_tmp_carry__5_i_3__4_n_1\,
      S(0) => \cal_tmp_carry__5_i_4__4_n_1\
    );
\cal_tmp_carry__5_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[26]\,
      O => \cal_tmp_carry__5_i_1__4_n_1\
    );
\cal_tmp_carry__5_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[25]\,
      O => \cal_tmp_carry__5_i_2__4_n_1\
    );
\cal_tmp_carry__5_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[24]\,
      O => \cal_tmp_carry__5_i_3__4_n_1\
    );
\cal_tmp_carry__5_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[23]\,
      O => \cal_tmp_carry__5_i_4__4_n_1\
    );
\cal_tmp_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__5_n_1\,
      CO(3) => p_2_out(0),
      CO(2) => \cal_tmp_carry__6_n_2\,
      CO(1) => \cal_tmp_carry__6_n_3\,
      CO(0) => \cal_tmp_carry__6_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \NLW_cal_tmp_carry__6_O_UNCONNECTED\(3),
      O(2) => \cal_tmp_carry__6_n_6\,
      O(1) => \cal_tmp_carry__6_n_7\,
      O(0) => \cal_tmp_carry__6_n_8\,
      S(3) => \cal_tmp_carry__6_i_1__4_n_1\,
      S(2) => \cal_tmp_carry__6_i_2__4_n_1\,
      S(1) => \cal_tmp_carry__6_i_3__4_n_1\,
      S(0) => \cal_tmp_carry__6_i_4__4_n_1\
    );
\cal_tmp_carry__6_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[30]\,
      O => \cal_tmp_carry__6_i_1__4_n_1\
    );
\cal_tmp_carry__6_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[29]\,
      O => \cal_tmp_carry__6_i_2__4_n_1\
    );
\cal_tmp_carry__6_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[28]\,
      O => \cal_tmp_carry__6_i_3__4_n_1\
    );
\cal_tmp_carry__6_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[27]\,
      O => \cal_tmp_carry__6_i_4__4_n_1\
    );
\cal_tmp_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => p_2_out(0),
      CO(3 downto 0) => \NLW_cal_tmp_carry__7_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_cal_tmp_carry__7_O_UNCONNECTED\(3 downto 1),
      O(0) => p_0_in,
      S(3 downto 0) => B"0001"
    );
\cal_tmp_carry_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \r_stage_reg_n_1_[0]\,
      O => remd_tmp_mux(2)
    );
\cal_tmp_carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \r_stage_reg_n_1_[0]\,
      O => remd_tmp_mux(1)
    );
\cal_tmp_carry_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \r_stage_reg_n_1_[0]\,
      O => remd_tmp_mux(0)
    );
\cal_tmp_carry_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[31]\,
      I1 => dividend_tmp(31),
      I2 => \r_stage_reg_n_1_[0]\,
      O => p_1_in0
    );
\cal_tmp_carry_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^q\(2),
      I2 => \divisor0_reg_n_1_[3]\,
      O => \cal_tmp_carry_i_5__2_n_1\
    );
\cal_tmp_carry_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^q\(1),
      I2 => \divisor0_reg_n_1_[2]\,
      O => \cal_tmp_carry_i_6__2_n_1\
    );
\cal_tmp_carry_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => \divisor0_reg_n_1_[1]\,
      O => \cal_tmp_carry_i_7__2_n_1\
    );
\cal_tmp_carry_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[31]\,
      I1 => dividend_tmp(31),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \cal_tmp_carry_i_8__2_n_1\
    );
\dividend0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(0),
      Q => \dividend0_reg_n_1_[0]\,
      R => '0'
    );
\dividend0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(10),
      Q => \dividend0_reg_n_1_[10]\,
      R => '0'
    );
\dividend0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(11),
      Q => \dividend0_reg_n_1_[11]\,
      R => '0'
    );
\dividend0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(12),
      Q => \dividend0_reg_n_1_[12]\,
      R => '0'
    );
\dividend0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(13),
      Q => \dividend0_reg_n_1_[13]\,
      R => '0'
    );
\dividend0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(14),
      Q => \dividend0_reg_n_1_[14]\,
      R => '0'
    );
\dividend0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(15),
      Q => \dividend0_reg_n_1_[15]\,
      R => '0'
    );
\dividend0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(16),
      Q => \dividend0_reg_n_1_[16]\,
      R => '0'
    );
\dividend0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(17),
      Q => \dividend0_reg_n_1_[17]\,
      R => '0'
    );
\dividend0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(18),
      Q => \dividend0_reg_n_1_[18]\,
      R => '0'
    );
\dividend0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(19),
      Q => \dividend0_reg_n_1_[19]\,
      R => '0'
    );
\dividend0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(1),
      Q => \dividend0_reg_n_1_[1]\,
      R => '0'
    );
\dividend0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(20),
      Q => \dividend0_reg_n_1_[20]\,
      R => '0'
    );
\dividend0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(21),
      Q => \dividend0_reg_n_1_[21]\,
      R => '0'
    );
\dividend0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(22),
      Q => \dividend0_reg_n_1_[22]\,
      R => '0'
    );
\dividend0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(23),
      Q => \dividend0_reg_n_1_[23]\,
      R => '0'
    );
\dividend0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(24),
      Q => \dividend0_reg_n_1_[24]\,
      R => '0'
    );
\dividend0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(25),
      Q => \dividend0_reg_n_1_[25]\,
      R => '0'
    );
\dividend0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(26),
      Q => \dividend0_reg_n_1_[26]\,
      R => '0'
    );
\dividend0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(27),
      Q => \dividend0_reg_n_1_[27]\,
      R => '0'
    );
\dividend0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(28),
      Q => \dividend0_reg_n_1_[28]\,
      R => '0'
    );
\dividend0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(29),
      Q => \dividend0_reg_n_1_[29]\,
      R => '0'
    );
\dividend0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(2),
      Q => \dividend0_reg_n_1_[2]\,
      R => '0'
    );
\dividend0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(30),
      Q => \dividend0_reg_n_1_[30]\,
      R => '0'
    );
\dividend0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(31),
      Q => \dividend0_reg_n_1_[31]\,
      R => '0'
    );
\dividend0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(3),
      Q => \dividend0_reg_n_1_[3]\,
      R => '0'
    );
\dividend0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(4),
      Q => \dividend0_reg_n_1_[4]\,
      R => '0'
    );
\dividend0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(5),
      Q => \dividend0_reg_n_1_[5]\,
      R => '0'
    );
\dividend0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(6),
      Q => \dividend0_reg_n_1_[6]\,
      R => '0'
    );
\dividend0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(7),
      Q => \dividend0_reg_n_1_[7]\,
      R => '0'
    );
\dividend0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(8),
      Q => \dividend0_reg_n_1_[8]\,
      R => '0'
    );
\dividend0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(9),
      Q => \dividend0_reg_n_1_[9]\,
      R => '0'
    );
\dividend_tmp[10]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[9]\,
      I1 => dividend_tmp(9),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[10]_i_1__2_n_1\
    );
\dividend_tmp[11]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[10]\,
      I1 => dividend_tmp(10),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[11]_i_1__2_n_1\
    );
\dividend_tmp[12]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[11]\,
      I1 => dividend_tmp(11),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[12]_i_1__2_n_1\
    );
\dividend_tmp[13]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[12]\,
      I1 => dividend_tmp(12),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[13]_i_1__2_n_1\
    );
\dividend_tmp[14]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[13]\,
      I1 => dividend_tmp(13),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[14]_i_1__2_n_1\
    );
\dividend_tmp[15]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[14]\,
      I1 => dividend_tmp(14),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[15]_i_1__2_n_1\
    );
\dividend_tmp[16]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[15]\,
      I1 => dividend_tmp(15),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[16]_i_1__2_n_1\
    );
\dividend_tmp[17]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[16]\,
      I1 => dividend_tmp(16),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[17]_i_1__2_n_1\
    );
\dividend_tmp[18]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[17]\,
      I1 => dividend_tmp(17),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[18]_i_1__2_n_1\
    );
\dividend_tmp[19]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[18]\,
      I1 => dividend_tmp(18),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[19]_i_1__2_n_1\
    );
\dividend_tmp[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[0]\,
      I1 => dividend_tmp(0),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[1]_i_1__2_n_1\
    );
\dividend_tmp[20]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[19]\,
      I1 => dividend_tmp(19),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[20]_i_1__2_n_1\
    );
\dividend_tmp[21]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[20]\,
      I1 => dividend_tmp(20),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[21]_i_1__2_n_1\
    );
\dividend_tmp[22]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[21]\,
      I1 => dividend_tmp(21),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[22]_i_1__2_n_1\
    );
\dividend_tmp[23]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[22]\,
      I1 => dividend_tmp(22),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[23]_i_1__2_n_1\
    );
\dividend_tmp[24]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[23]\,
      I1 => dividend_tmp(23),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[24]_i_1__2_n_1\
    );
\dividend_tmp[25]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[24]\,
      I1 => dividend_tmp(24),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[25]_i_1__2_n_1\
    );
\dividend_tmp[26]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[25]\,
      I1 => dividend_tmp(25),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[26]_i_1__2_n_1\
    );
\dividend_tmp[27]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[26]\,
      I1 => dividend_tmp(26),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[27]_i_1__2_n_1\
    );
\dividend_tmp[28]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[27]\,
      I1 => dividend_tmp(27),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[28]_i_1__2_n_1\
    );
\dividend_tmp[29]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[28]\,
      I1 => dividend_tmp(28),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[29]_i_1__2_n_1\
    );
\dividend_tmp[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[1]\,
      I1 => dividend_tmp(1),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[2]_i_1__2_n_1\
    );
\dividend_tmp[30]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[29]\,
      I1 => dividend_tmp(29),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[30]_i_1__2_n_1\
    );
\dividend_tmp[31]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[30]\,
      I1 => dividend_tmp(30),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[31]_i_1__2_n_1\
    );
\dividend_tmp[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[2]\,
      I1 => dividend_tmp(2),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[3]_i_1__2_n_1\
    );
\dividend_tmp[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[3]\,
      I1 => dividend_tmp(3),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[4]_i_1__2_n_1\
    );
\dividend_tmp[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[4]\,
      I1 => dividend_tmp(4),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[5]_i_1__2_n_1\
    );
\dividend_tmp[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[5]\,
      I1 => dividend_tmp(5),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[6]_i_1__2_n_1\
    );
\dividend_tmp[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[6]\,
      I1 => dividend_tmp(6),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[7]_i_1__2_n_1\
    );
\dividend_tmp[8]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[7]\,
      I1 => dividend_tmp(7),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[8]_i_1__2_n_1\
    );
\dividend_tmp[9]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[8]\,
      I1 => dividend_tmp(8),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[9]_i_1__2_n_1\
    );
\dividend_tmp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_2_out(0),
      Q => dividend_tmp(0),
      R => '0'
    );
\dividend_tmp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[10]_i_1__2_n_1\,
      Q => dividend_tmp(10),
      R => '0'
    );
\dividend_tmp_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[11]_i_1__2_n_1\,
      Q => dividend_tmp(11),
      R => '0'
    );
\dividend_tmp_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[12]_i_1__2_n_1\,
      Q => dividend_tmp(12),
      R => '0'
    );
\dividend_tmp_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[13]_i_1__2_n_1\,
      Q => dividend_tmp(13),
      R => '0'
    );
\dividend_tmp_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[14]_i_1__2_n_1\,
      Q => dividend_tmp(14),
      R => '0'
    );
\dividend_tmp_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[15]_i_1__2_n_1\,
      Q => dividend_tmp(15),
      R => '0'
    );
\dividend_tmp_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[16]_i_1__2_n_1\,
      Q => dividend_tmp(16),
      R => '0'
    );
\dividend_tmp_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[17]_i_1__2_n_1\,
      Q => dividend_tmp(17),
      R => '0'
    );
\dividend_tmp_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[18]_i_1__2_n_1\,
      Q => dividend_tmp(18),
      R => '0'
    );
\dividend_tmp_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[19]_i_1__2_n_1\,
      Q => dividend_tmp(19),
      R => '0'
    );
\dividend_tmp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[1]_i_1__2_n_1\,
      Q => dividend_tmp(1),
      R => '0'
    );
\dividend_tmp_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[20]_i_1__2_n_1\,
      Q => dividend_tmp(20),
      R => '0'
    );
\dividend_tmp_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[21]_i_1__2_n_1\,
      Q => dividend_tmp(21),
      R => '0'
    );
\dividend_tmp_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[22]_i_1__2_n_1\,
      Q => dividend_tmp(22),
      R => '0'
    );
\dividend_tmp_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[23]_i_1__2_n_1\,
      Q => dividend_tmp(23),
      R => '0'
    );
\dividend_tmp_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[24]_i_1__2_n_1\,
      Q => dividend_tmp(24),
      R => '0'
    );
\dividend_tmp_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[25]_i_1__2_n_1\,
      Q => dividend_tmp(25),
      R => '0'
    );
\dividend_tmp_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[26]_i_1__2_n_1\,
      Q => dividend_tmp(26),
      R => '0'
    );
\dividend_tmp_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[27]_i_1__2_n_1\,
      Q => dividend_tmp(27),
      R => '0'
    );
\dividend_tmp_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[28]_i_1__2_n_1\,
      Q => dividend_tmp(28),
      R => '0'
    );
\dividend_tmp_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[29]_i_1__2_n_1\,
      Q => dividend_tmp(29),
      R => '0'
    );
\dividend_tmp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[2]_i_1__2_n_1\,
      Q => dividend_tmp(2),
      R => '0'
    );
\dividend_tmp_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[30]_i_1__2_n_1\,
      Q => dividend_tmp(30),
      R => '0'
    );
\dividend_tmp_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[31]_i_1__2_n_1\,
      Q => dividend_tmp(31),
      R => '0'
    );
\dividend_tmp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[3]_i_1__2_n_1\,
      Q => dividend_tmp(3),
      R => '0'
    );
\dividend_tmp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[4]_i_1__2_n_1\,
      Q => dividend_tmp(4),
      R => '0'
    );
\dividend_tmp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[5]_i_1__2_n_1\,
      Q => dividend_tmp(5),
      R => '0'
    );
\dividend_tmp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[6]_i_1__2_n_1\,
      Q => dividend_tmp(6),
      R => '0'
    );
\dividend_tmp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[7]_i_1__2_n_1\,
      Q => dividend_tmp(7),
      R => '0'
    );
\dividend_tmp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[8]_i_1__2_n_1\,
      Q => dividend_tmp(8),
      R => '0'
    );
\dividend_tmp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[9]_i_1__2_n_1\,
      Q => dividend_tmp(9),
      R => '0'
    );
\divisor0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \divisor0_reg[9]_0\(0),
      Q => \divisor0_reg_n_1_[1]\,
      R => '0'
    );
\divisor0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \divisor0_reg[9]_0\(1),
      Q => \divisor0_reg_n_1_[2]\,
      R => '0'
    );
\divisor0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \divisor0_reg[9]_0\(2),
      Q => \divisor0_reg_n_1_[3]\,
      R => '0'
    );
\divisor0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \divisor0_reg[9]_0\(3),
      Q => \divisor0_reg_n_1_[4]\,
      R => '0'
    );
\divisor0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \divisor0_reg[9]_0\(4),
      Q => \divisor0_reg_n_1_[5]\,
      R => '0'
    );
\divisor0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \divisor0_reg[9]_0\(5),
      Q => \divisor0_reg_n_1_[6]\,
      R => '0'
    );
\divisor0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \divisor0_reg[9]_0\(6),
      Q => \divisor0_reg_n_1_[7]\,
      R => '0'
    );
\divisor0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \divisor0_reg[9]_0\(7),
      Q => \divisor0_reg_n_1_[8]\,
      R => '0'
    );
\divisor0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \divisor0_reg[9]_0\(8),
      Q => \divisor0_reg_n_1_[9]\,
      R => '0'
    );
\r_stage_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_stage_reg[0]_0\(0),
      Q => \r_stage_reg_n_1_[0]\,
      R => ap_rst
    );
\r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11101",
      CE => '1',
      CLK => ap_clk,
      D => \r_stage_reg_n_1_[0]\,
      Q => \r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_n_1\,
      Q31 => \NLW_r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_Q31_UNCONNECTED\
    );
\r_stage_reg[31]_grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_29\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_n_1\,
      Q => \r_stage_reg[31]_grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_29_n_1\,
      R => '0'
    );
\r_stage_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_gate_n_1,
      Q => E(0),
      R => ap_rst
    );
r_stage_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_stage_reg[31]_grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_29_n_1\,
      I1 => \r_stage_reg[32]_0\,
      O => r_stage_reg_gate_n_1
    );
\remd_tmp[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \dividend0_reg_n_1_[31]\,
      I1 => dividend_tmp(31),
      I2 => \r_stage_reg_n_1_[0]\,
      I3 => p_0_in,
      I4 => cal_tmp_carry_n_8,
      O => \remd_tmp[0]_i_1__2_n_1\
    );
\remd_tmp[10]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(9),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__1_n_6\,
      O => \remd_tmp[10]_i_1__2_n_1\
    );
\remd_tmp[11]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[10]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__1_n_5\,
      O => \remd_tmp[11]_i_1__2_n_1\
    );
\remd_tmp[12]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[11]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__2_n_8\,
      O => \remd_tmp[12]_i_1__2_n_1\
    );
\remd_tmp[13]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[12]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__2_n_7\,
      O => \remd_tmp[13]_i_1__2_n_1\
    );
\remd_tmp[14]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[13]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__2_n_6\,
      O => \remd_tmp[14]_i_1__2_n_1\
    );
\remd_tmp[15]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[14]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__2_n_5\,
      O => \remd_tmp[15]_i_1__2_n_1\
    );
\remd_tmp[16]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[15]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__3_n_8\,
      O => \remd_tmp[16]_i_1__2_n_1\
    );
\remd_tmp[17]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[16]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__3_n_7\,
      O => \remd_tmp[17]_i_1__2_n_1\
    );
\remd_tmp[18]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[17]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__3_n_6\,
      O => \remd_tmp[18]_i_1__2_n_1\
    );
\remd_tmp[19]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[18]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__3_n_5\,
      O => \remd_tmp[19]_i_1__2_n_1\
    );
\remd_tmp[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(0),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => cal_tmp_carry_n_7,
      O => \remd_tmp[1]_i_1__2_n_1\
    );
\remd_tmp[20]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[19]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__4_n_8\,
      O => \remd_tmp[20]_i_1__2_n_1\
    );
\remd_tmp[21]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[20]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__4_n_7\,
      O => \remd_tmp[21]_i_1__2_n_1\
    );
\remd_tmp[22]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[21]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__4_n_6\,
      O => \remd_tmp[22]_i_1__2_n_1\
    );
\remd_tmp[23]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[22]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__4_n_5\,
      O => \remd_tmp[23]_i_1__2_n_1\
    );
\remd_tmp[24]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[23]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__5_n_8\,
      O => \remd_tmp[24]_i_1__2_n_1\
    );
\remd_tmp[25]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[24]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__5_n_7\,
      O => \remd_tmp[25]_i_1__2_n_1\
    );
\remd_tmp[26]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[25]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__5_n_6\,
      O => \remd_tmp[26]_i_1__2_n_1\
    );
\remd_tmp[27]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[26]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__5_n_5\,
      O => \remd_tmp[27]_i_1__2_n_1\
    );
\remd_tmp[28]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[27]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__6_n_8\,
      O => \remd_tmp[28]_i_1__2_n_1\
    );
\remd_tmp[29]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[28]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__6_n_7\,
      O => \remd_tmp[29]_i_1__2_n_1\
    );
\remd_tmp[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(1),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => cal_tmp_carry_n_6,
      O => \remd_tmp[2]_i_1__2_n_1\
    );
\remd_tmp[30]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[29]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__6_n_6\,
      O => \remd_tmp[30]_i_1__2_n_1\
    );
\remd_tmp[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(2),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => cal_tmp_carry_n_5,
      O => \remd_tmp[3]_i_1__2_n_1\
    );
\remd_tmp[4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(3),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__0_n_8\,
      O => \remd_tmp[4]_i_1__2_n_1\
    );
\remd_tmp[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(4),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__0_n_7\,
      O => \remd_tmp[5]_i_1__2_n_1\
    );
\remd_tmp[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(5),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__0_n_6\,
      O => \remd_tmp[6]_i_1__2_n_1\
    );
\remd_tmp[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(6),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__0_n_5\,
      O => \remd_tmp[7]_i_1__2_n_1\
    );
\remd_tmp[8]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(7),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__1_n_8\,
      O => \remd_tmp[8]_i_1__2_n_1\
    );
\remd_tmp[9]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(8),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__1_n_7\,
      O => \remd_tmp[9]_i_1__2_n_1\
    );
\remd_tmp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[0]_i_1__2_n_1\,
      Q => \^q\(0),
      R => '0'
    );
\remd_tmp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[10]_i_1__2_n_1\,
      Q => \remd_tmp_reg_n_1_[10]\,
      R => '0'
    );
\remd_tmp_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[11]_i_1__2_n_1\,
      Q => \remd_tmp_reg_n_1_[11]\,
      R => '0'
    );
\remd_tmp_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[12]_i_1__2_n_1\,
      Q => \remd_tmp_reg_n_1_[12]\,
      R => '0'
    );
\remd_tmp_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[13]_i_1__2_n_1\,
      Q => \remd_tmp_reg_n_1_[13]\,
      R => '0'
    );
\remd_tmp_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[14]_i_1__2_n_1\,
      Q => \remd_tmp_reg_n_1_[14]\,
      R => '0'
    );
\remd_tmp_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[15]_i_1__2_n_1\,
      Q => \remd_tmp_reg_n_1_[15]\,
      R => '0'
    );
\remd_tmp_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[16]_i_1__2_n_1\,
      Q => \remd_tmp_reg_n_1_[16]\,
      R => '0'
    );
\remd_tmp_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[17]_i_1__2_n_1\,
      Q => \remd_tmp_reg_n_1_[17]\,
      R => '0'
    );
\remd_tmp_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[18]_i_1__2_n_1\,
      Q => \remd_tmp_reg_n_1_[18]\,
      R => '0'
    );
\remd_tmp_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[19]_i_1__2_n_1\,
      Q => \remd_tmp_reg_n_1_[19]\,
      R => '0'
    );
\remd_tmp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[1]_i_1__2_n_1\,
      Q => \^q\(1),
      R => '0'
    );
\remd_tmp_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[20]_i_1__2_n_1\,
      Q => \remd_tmp_reg_n_1_[20]\,
      R => '0'
    );
\remd_tmp_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[21]_i_1__2_n_1\,
      Q => \remd_tmp_reg_n_1_[21]\,
      R => '0'
    );
\remd_tmp_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[22]_i_1__2_n_1\,
      Q => \remd_tmp_reg_n_1_[22]\,
      R => '0'
    );
\remd_tmp_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[23]_i_1__2_n_1\,
      Q => \remd_tmp_reg_n_1_[23]\,
      R => '0'
    );
\remd_tmp_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[24]_i_1__2_n_1\,
      Q => \remd_tmp_reg_n_1_[24]\,
      R => '0'
    );
\remd_tmp_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[25]_i_1__2_n_1\,
      Q => \remd_tmp_reg_n_1_[25]\,
      R => '0'
    );
\remd_tmp_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[26]_i_1__2_n_1\,
      Q => \remd_tmp_reg_n_1_[26]\,
      R => '0'
    );
\remd_tmp_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[27]_i_1__2_n_1\,
      Q => \remd_tmp_reg_n_1_[27]\,
      R => '0'
    );
\remd_tmp_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[28]_i_1__2_n_1\,
      Q => \remd_tmp_reg_n_1_[28]\,
      R => '0'
    );
\remd_tmp_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[29]_i_1__2_n_1\,
      Q => \remd_tmp_reg_n_1_[29]\,
      R => '0'
    );
\remd_tmp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[2]_i_1__2_n_1\,
      Q => \^q\(2),
      R => '0'
    );
\remd_tmp_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[30]_i_1__2_n_1\,
      Q => \remd_tmp_reg_n_1_[30]\,
      R => '0'
    );
\remd_tmp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[3]_i_1__2_n_1\,
      Q => \^q\(3),
      R => '0'
    );
\remd_tmp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[4]_i_1__2_n_1\,
      Q => \^q\(4),
      R => '0'
    );
\remd_tmp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[5]_i_1__2_n_1\,
      Q => \^q\(5),
      R => '0'
    );
\remd_tmp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[6]_i_1__2_n_1\,
      Q => \^q\(6),
      R => '0'
    );
\remd_tmp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[7]_i_1__2_n_1\,
      Q => \^q\(7),
      R => '0'
    );
\remd_tmp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[8]_i_1__2_n_1\,
      Q => \^q\(8),
      R => '0'
    );
\remd_tmp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[9]_i_1__2_n_1\,
      Q => \^q\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_u_10 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC;
    \r_stage_reg[32]_0\ : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    \r_stage_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dividend0_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \divisor0_reg[9]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_u_10 : entity is "send_frame_urem_3bkb_div_u";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_u_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_u_10 is
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \cal_tmp_carry__0_i_5__3_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__0_i_6__3_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__0_i_7__3_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__0_i_8__3_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_3__5_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_4__5_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_5__3_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_6__3_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_1__5_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_2__5_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_3__5_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_4__5_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__3_i_1__5_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__3_i_2__5_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__3_i_3__5_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__3_i_4__5_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__4_i_1__5_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__4_i_2__5_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__4_i_3__5_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__4_i_4__5_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__5_i_1__5_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__5_i_2__5_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__5_i_3__5_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__5_i_4__5_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__6_i_1__5_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__6_i_2__5_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__6_i_3__5_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__6_i_4__5_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry_i_5__3_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry_i_6__3_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry_i_7__3_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry_i_8__3_n_1\ : STD_LOGIC;
  signal cal_tmp_carry_n_1 : STD_LOGIC;
  signal cal_tmp_carry_n_2 : STD_LOGIC;
  signal cal_tmp_carry_n_3 : STD_LOGIC;
  signal cal_tmp_carry_n_4 : STD_LOGIC;
  signal cal_tmp_carry_n_5 : STD_LOGIC;
  signal cal_tmp_carry_n_6 : STD_LOGIC;
  signal cal_tmp_carry_n_7 : STD_LOGIC;
  signal cal_tmp_carry_n_8 : STD_LOGIC;
  signal \dividend0_reg_n_1_[0]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[10]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[11]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[12]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[13]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[14]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[15]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[16]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[17]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[18]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[19]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[1]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[20]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[21]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[22]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[23]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[24]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[25]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[26]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[27]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[28]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[29]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[2]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[30]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[31]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[3]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[4]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[5]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[6]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[7]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[8]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[9]\ : STD_LOGIC;
  signal dividend_tmp : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \dividend_tmp[10]_i_1__3_n_1\ : STD_LOGIC;
  signal \dividend_tmp[11]_i_1__3_n_1\ : STD_LOGIC;
  signal \dividend_tmp[12]_i_1__3_n_1\ : STD_LOGIC;
  signal \dividend_tmp[13]_i_1__3_n_1\ : STD_LOGIC;
  signal \dividend_tmp[14]_i_1__3_n_1\ : STD_LOGIC;
  signal \dividend_tmp[15]_i_1__3_n_1\ : STD_LOGIC;
  signal \dividend_tmp[16]_i_1__3_n_1\ : STD_LOGIC;
  signal \dividend_tmp[17]_i_1__3_n_1\ : STD_LOGIC;
  signal \dividend_tmp[18]_i_1__3_n_1\ : STD_LOGIC;
  signal \dividend_tmp[19]_i_1__3_n_1\ : STD_LOGIC;
  signal \dividend_tmp[1]_i_1__3_n_1\ : STD_LOGIC;
  signal \dividend_tmp[20]_i_1__3_n_1\ : STD_LOGIC;
  signal \dividend_tmp[21]_i_1__3_n_1\ : STD_LOGIC;
  signal \dividend_tmp[22]_i_1__3_n_1\ : STD_LOGIC;
  signal \dividend_tmp[23]_i_1__3_n_1\ : STD_LOGIC;
  signal \dividend_tmp[24]_i_1__3_n_1\ : STD_LOGIC;
  signal \dividend_tmp[25]_i_1__3_n_1\ : STD_LOGIC;
  signal \dividend_tmp[26]_i_1__3_n_1\ : STD_LOGIC;
  signal \dividend_tmp[27]_i_1__3_n_1\ : STD_LOGIC;
  signal \dividend_tmp[28]_i_1__3_n_1\ : STD_LOGIC;
  signal \dividend_tmp[29]_i_1__3_n_1\ : STD_LOGIC;
  signal \dividend_tmp[2]_i_1__3_n_1\ : STD_LOGIC;
  signal \dividend_tmp[30]_i_1__3_n_1\ : STD_LOGIC;
  signal \dividend_tmp[31]_i_1__3_n_1\ : STD_LOGIC;
  signal \dividend_tmp[3]_i_1__3_n_1\ : STD_LOGIC;
  signal \dividend_tmp[4]_i_1__3_n_1\ : STD_LOGIC;
  signal \dividend_tmp[5]_i_1__3_n_1\ : STD_LOGIC;
  signal \dividend_tmp[6]_i_1__3_n_1\ : STD_LOGIC;
  signal \dividend_tmp[7]_i_1__3_n_1\ : STD_LOGIC;
  signal \dividend_tmp[8]_i_1__3_n_1\ : STD_LOGIC;
  signal \dividend_tmp[9]_i_1__3_n_1\ : STD_LOGIC;
  signal \divisor0_reg_n_1_[1]\ : STD_LOGIC;
  signal \divisor0_reg_n_1_[2]\ : STD_LOGIC;
  signal \divisor0_reg_n_1_[3]\ : STD_LOGIC;
  signal \divisor0_reg_n_1_[4]\ : STD_LOGIC;
  signal \divisor0_reg_n_1_[5]\ : STD_LOGIC;
  signal \divisor0_reg_n_1_[6]\ : STD_LOGIC;
  signal \divisor0_reg_n_1_[7]\ : STD_LOGIC;
  signal \divisor0_reg_n_1_[8]\ : STD_LOGIC;
  signal \divisor0_reg_n_1_[9]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_in0 : STD_LOGIC;
  signal p_2_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_n_1\ : STD_LOGIC;
  signal \r_stage_reg[31]_grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_29_n_1\ : STD_LOGIC;
  signal r_stage_reg_gate_n_1 : STD_LOGIC;
  signal \r_stage_reg_n_1_[0]\ : STD_LOGIC;
  signal \remd_tmp[0]_i_1__3_n_1\ : STD_LOGIC;
  signal \remd_tmp[10]_i_1__3_n_1\ : STD_LOGIC;
  signal \remd_tmp[11]_i_1__3_n_1\ : STD_LOGIC;
  signal \remd_tmp[12]_i_1__3_n_1\ : STD_LOGIC;
  signal \remd_tmp[13]_i_1__3_n_1\ : STD_LOGIC;
  signal \remd_tmp[14]_i_1__3_n_1\ : STD_LOGIC;
  signal \remd_tmp[15]_i_1__3_n_1\ : STD_LOGIC;
  signal \remd_tmp[16]_i_1__3_n_1\ : STD_LOGIC;
  signal \remd_tmp[17]_i_1__3_n_1\ : STD_LOGIC;
  signal \remd_tmp[18]_i_1__3_n_1\ : STD_LOGIC;
  signal \remd_tmp[19]_i_1__3_n_1\ : STD_LOGIC;
  signal \remd_tmp[1]_i_1__3_n_1\ : STD_LOGIC;
  signal \remd_tmp[20]_i_1__3_n_1\ : STD_LOGIC;
  signal \remd_tmp[21]_i_1__3_n_1\ : STD_LOGIC;
  signal \remd_tmp[22]_i_1__3_n_1\ : STD_LOGIC;
  signal \remd_tmp[23]_i_1__3_n_1\ : STD_LOGIC;
  signal \remd_tmp[24]_i_1__3_n_1\ : STD_LOGIC;
  signal \remd_tmp[25]_i_1__3_n_1\ : STD_LOGIC;
  signal \remd_tmp[26]_i_1__3_n_1\ : STD_LOGIC;
  signal \remd_tmp[27]_i_1__3_n_1\ : STD_LOGIC;
  signal \remd_tmp[28]_i_1__3_n_1\ : STD_LOGIC;
  signal \remd_tmp[29]_i_1__3_n_1\ : STD_LOGIC;
  signal \remd_tmp[2]_i_1__3_n_1\ : STD_LOGIC;
  signal \remd_tmp[30]_i_1__3_n_1\ : STD_LOGIC;
  signal \remd_tmp[3]_i_1__3_n_1\ : STD_LOGIC;
  signal \remd_tmp[4]_i_1__3_n_1\ : STD_LOGIC;
  signal \remd_tmp[5]_i_1__3_n_1\ : STD_LOGIC;
  signal \remd_tmp[6]_i_1__3_n_1\ : STD_LOGIC;
  signal \remd_tmp[7]_i_1__3_n_1\ : STD_LOGIC;
  signal \remd_tmp[8]_i_1__3_n_1\ : STD_LOGIC;
  signal \remd_tmp[9]_i_1__3_n_1\ : STD_LOGIC;
  signal remd_tmp_mux : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \remd_tmp_reg_n_1_[10]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[11]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[12]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[13]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[14]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[15]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[16]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[17]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[18]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[19]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[20]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[21]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[22]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[23]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[24]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[25]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[26]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[27]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[28]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[29]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[30]\ : STD_LOGIC;
  signal \NLW_cal_tmp_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cal_tmp_carry__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cal_tmp_carry__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dividend_tmp[10]_i_1__3\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \dividend_tmp[11]_i_1__3\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \dividend_tmp[12]_i_1__3\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \dividend_tmp[13]_i_1__3\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \dividend_tmp[14]_i_1__3\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \dividend_tmp[15]_i_1__3\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \dividend_tmp[16]_i_1__3\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \dividend_tmp[17]_i_1__3\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \dividend_tmp[18]_i_1__3\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \dividend_tmp[19]_i_1__3\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \dividend_tmp[1]_i_1__3\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \dividend_tmp[20]_i_1__3\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \dividend_tmp[21]_i_1__3\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \dividend_tmp[22]_i_1__3\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \dividend_tmp[23]_i_1__3\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \dividend_tmp[24]_i_1__3\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \dividend_tmp[25]_i_1__3\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \dividend_tmp[26]_i_1__3\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \dividend_tmp[27]_i_1__3\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \dividend_tmp[28]_i_1__3\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \dividend_tmp[29]_i_1__3\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \dividend_tmp[2]_i_1__3\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \dividend_tmp[31]_i_1__3\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \dividend_tmp[3]_i_1__3\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \dividend_tmp[4]_i_1__3\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \dividend_tmp[5]_i_1__3\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \dividend_tmp[6]_i_1__3\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \dividend_tmp[7]_i_1__3\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \dividend_tmp[8]_i_1__3\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \dividend_tmp[9]_i_1__3\ : label is "soft_lutpair309";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28\ : label is "inst/\grp_phy_txend_confirm_fu_292/grp_start_backoff_be_fu_176/grp_random_int_gen_fu_37/send_frame_urem_3bkb_U23/send_frame_urem_3bkb_div_U/send_frame_urem_3bkb_div_u_0/r_stage_reg ";
  attribute srl_name : string;
  attribute srl_name of \r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28\ : label is "inst/\grp_phy_txend_confirm_fu_292/grp_start_backoff_be_fu_176/grp_random_int_gen_fu_37/send_frame_urem_3bkb_U23/send_frame_urem_3bkb_div_U/send_frame_urem_3bkb_div_u_0/r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28 ";
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
cal_tmp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => cal_tmp_carry_n_1,
      CO(2) => cal_tmp_carry_n_2,
      CO(1) => cal_tmp_carry_n_3,
      CO(0) => cal_tmp_carry_n_4,
      CYINIT => '1',
      DI(3 downto 1) => remd_tmp_mux(2 downto 0),
      DI(0) => p_1_in0,
      O(3) => cal_tmp_carry_n_5,
      O(2) => cal_tmp_carry_n_6,
      O(1) => cal_tmp_carry_n_7,
      O(0) => cal_tmp_carry_n_8,
      S(3) => \cal_tmp_carry_i_5__3_n_1\,
      S(2) => \cal_tmp_carry_i_6__3_n_1\,
      S(1) => \cal_tmp_carry_i_7__3_n_1\,
      S(0) => \cal_tmp_carry_i_8__3_n_1\
    );
\cal_tmp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => cal_tmp_carry_n_1,
      CO(3) => \cal_tmp_carry__0_n_1\,
      CO(2) => \cal_tmp_carry__0_n_2\,
      CO(1) => \cal_tmp_carry__0_n_3\,
      CO(0) => \cal_tmp_carry__0_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => remd_tmp_mux(6 downto 3),
      O(3) => \cal_tmp_carry__0_n_5\,
      O(2) => \cal_tmp_carry__0_n_6\,
      O(1) => \cal_tmp_carry__0_n_7\,
      O(0) => \cal_tmp_carry__0_n_8\,
      S(3) => \cal_tmp_carry__0_i_5__3_n_1\,
      S(2) => \cal_tmp_carry__0_i_6__3_n_1\,
      S(1) => \cal_tmp_carry__0_i_7__3_n_1\,
      S(0) => \cal_tmp_carry__0_i_8__3_n_1\
    );
\cal_tmp_carry__0_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \r_stage_reg_n_1_[0]\,
      O => remd_tmp_mux(6)
    );
\cal_tmp_carry__0_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      I1 => \r_stage_reg_n_1_[0]\,
      O => remd_tmp_mux(5)
    );
\cal_tmp_carry__0_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \r_stage_reg_n_1_[0]\,
      O => remd_tmp_mux(4)
    );
\cal_tmp_carry__0_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \r_stage_reg_n_1_[0]\,
      O => remd_tmp_mux(3)
    );
\cal_tmp_carry__0_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^q\(6),
      I2 => \divisor0_reg_n_1_[7]\,
      O => \cal_tmp_carry__0_i_5__3_n_1\
    );
\cal_tmp_carry__0_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^q\(5),
      I2 => \divisor0_reg_n_1_[6]\,
      O => \cal_tmp_carry__0_i_6__3_n_1\
    );
\cal_tmp_carry__0_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^q\(4),
      I2 => \divisor0_reg_n_1_[5]\,
      O => \cal_tmp_carry__0_i_7__3_n_1\
    );
\cal_tmp_carry__0_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^q\(3),
      I2 => \divisor0_reg_n_1_[4]\,
      O => \cal_tmp_carry__0_i_8__3_n_1\
    );
\cal_tmp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__0_n_1\,
      CO(3) => \cal_tmp_carry__1_n_1\,
      CO(2) => \cal_tmp_carry__1_n_2\,
      CO(1) => \cal_tmp_carry__1_n_3\,
      CO(0) => \cal_tmp_carry__1_n_4\,
      CYINIT => '0',
      DI(3 downto 2) => B"11",
      DI(1 downto 0) => remd_tmp_mux(8 downto 7),
      O(3) => \cal_tmp_carry__1_n_5\,
      O(2) => \cal_tmp_carry__1_n_6\,
      O(1) => \cal_tmp_carry__1_n_7\,
      O(0) => \cal_tmp_carry__1_n_8\,
      S(3) => \cal_tmp_carry__1_i_3__5_n_1\,
      S(2) => \cal_tmp_carry__1_i_4__5_n_1\,
      S(1) => \cal_tmp_carry__1_i_5__3_n_1\,
      S(0) => \cal_tmp_carry__1_i_6__3_n_1\
    );
\cal_tmp_carry__1_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(8),
      I1 => \r_stage_reg_n_1_[0]\,
      O => remd_tmp_mux(8)
    );
\cal_tmp_carry__1_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(7),
      I1 => \r_stage_reg_n_1_[0]\,
      O => remd_tmp_mux(7)
    );
\cal_tmp_carry__1_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[10]\,
      O => \cal_tmp_carry__1_i_3__5_n_1\
    );
\cal_tmp_carry__1_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^q\(9),
      O => \cal_tmp_carry__1_i_4__5_n_1\
    );
\cal_tmp_carry__1_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^q\(8),
      I2 => \divisor0_reg_n_1_[9]\,
      O => \cal_tmp_carry__1_i_5__3_n_1\
    );
\cal_tmp_carry__1_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^q\(7),
      I2 => \divisor0_reg_n_1_[8]\,
      O => \cal_tmp_carry__1_i_6__3_n_1\
    );
\cal_tmp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__1_n_1\,
      CO(3) => \cal_tmp_carry__2_n_1\,
      CO(2) => \cal_tmp_carry__2_n_2\,
      CO(1) => \cal_tmp_carry__2_n_3\,
      CO(0) => \cal_tmp_carry__2_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cal_tmp_carry__2_n_5\,
      O(2) => \cal_tmp_carry__2_n_6\,
      O(1) => \cal_tmp_carry__2_n_7\,
      O(0) => \cal_tmp_carry__2_n_8\,
      S(3) => \cal_tmp_carry__2_i_1__5_n_1\,
      S(2) => \cal_tmp_carry__2_i_2__5_n_1\,
      S(1) => \cal_tmp_carry__2_i_3__5_n_1\,
      S(0) => \cal_tmp_carry__2_i_4__5_n_1\
    );
\cal_tmp_carry__2_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[14]\,
      O => \cal_tmp_carry__2_i_1__5_n_1\
    );
\cal_tmp_carry__2_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[13]\,
      O => \cal_tmp_carry__2_i_2__5_n_1\
    );
\cal_tmp_carry__2_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[12]\,
      O => \cal_tmp_carry__2_i_3__5_n_1\
    );
\cal_tmp_carry__2_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[11]\,
      O => \cal_tmp_carry__2_i_4__5_n_1\
    );
\cal_tmp_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__2_n_1\,
      CO(3) => \cal_tmp_carry__3_n_1\,
      CO(2) => \cal_tmp_carry__3_n_2\,
      CO(1) => \cal_tmp_carry__3_n_3\,
      CO(0) => \cal_tmp_carry__3_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cal_tmp_carry__3_n_5\,
      O(2) => \cal_tmp_carry__3_n_6\,
      O(1) => \cal_tmp_carry__3_n_7\,
      O(0) => \cal_tmp_carry__3_n_8\,
      S(3) => \cal_tmp_carry__3_i_1__5_n_1\,
      S(2) => \cal_tmp_carry__3_i_2__5_n_1\,
      S(1) => \cal_tmp_carry__3_i_3__5_n_1\,
      S(0) => \cal_tmp_carry__3_i_4__5_n_1\
    );
\cal_tmp_carry__3_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[18]\,
      O => \cal_tmp_carry__3_i_1__5_n_1\
    );
\cal_tmp_carry__3_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[17]\,
      O => \cal_tmp_carry__3_i_2__5_n_1\
    );
\cal_tmp_carry__3_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[16]\,
      O => \cal_tmp_carry__3_i_3__5_n_1\
    );
\cal_tmp_carry__3_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[15]\,
      O => \cal_tmp_carry__3_i_4__5_n_1\
    );
\cal_tmp_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__3_n_1\,
      CO(3) => \cal_tmp_carry__4_n_1\,
      CO(2) => \cal_tmp_carry__4_n_2\,
      CO(1) => \cal_tmp_carry__4_n_3\,
      CO(0) => \cal_tmp_carry__4_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cal_tmp_carry__4_n_5\,
      O(2) => \cal_tmp_carry__4_n_6\,
      O(1) => \cal_tmp_carry__4_n_7\,
      O(0) => \cal_tmp_carry__4_n_8\,
      S(3) => \cal_tmp_carry__4_i_1__5_n_1\,
      S(2) => \cal_tmp_carry__4_i_2__5_n_1\,
      S(1) => \cal_tmp_carry__4_i_3__5_n_1\,
      S(0) => \cal_tmp_carry__4_i_4__5_n_1\
    );
\cal_tmp_carry__4_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[22]\,
      O => \cal_tmp_carry__4_i_1__5_n_1\
    );
\cal_tmp_carry__4_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[21]\,
      O => \cal_tmp_carry__4_i_2__5_n_1\
    );
\cal_tmp_carry__4_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[20]\,
      O => \cal_tmp_carry__4_i_3__5_n_1\
    );
\cal_tmp_carry__4_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[19]\,
      O => \cal_tmp_carry__4_i_4__5_n_1\
    );
\cal_tmp_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__4_n_1\,
      CO(3) => \cal_tmp_carry__5_n_1\,
      CO(2) => \cal_tmp_carry__5_n_2\,
      CO(1) => \cal_tmp_carry__5_n_3\,
      CO(0) => \cal_tmp_carry__5_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cal_tmp_carry__5_n_5\,
      O(2) => \cal_tmp_carry__5_n_6\,
      O(1) => \cal_tmp_carry__5_n_7\,
      O(0) => \cal_tmp_carry__5_n_8\,
      S(3) => \cal_tmp_carry__5_i_1__5_n_1\,
      S(2) => \cal_tmp_carry__5_i_2__5_n_1\,
      S(1) => \cal_tmp_carry__5_i_3__5_n_1\,
      S(0) => \cal_tmp_carry__5_i_4__5_n_1\
    );
\cal_tmp_carry__5_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[26]\,
      O => \cal_tmp_carry__5_i_1__5_n_1\
    );
\cal_tmp_carry__5_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[25]\,
      O => \cal_tmp_carry__5_i_2__5_n_1\
    );
\cal_tmp_carry__5_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[24]\,
      O => \cal_tmp_carry__5_i_3__5_n_1\
    );
\cal_tmp_carry__5_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[23]\,
      O => \cal_tmp_carry__5_i_4__5_n_1\
    );
\cal_tmp_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__5_n_1\,
      CO(3) => p_2_out(0),
      CO(2) => \cal_tmp_carry__6_n_2\,
      CO(1) => \cal_tmp_carry__6_n_3\,
      CO(0) => \cal_tmp_carry__6_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \NLW_cal_tmp_carry__6_O_UNCONNECTED\(3),
      O(2) => \cal_tmp_carry__6_n_6\,
      O(1) => \cal_tmp_carry__6_n_7\,
      O(0) => \cal_tmp_carry__6_n_8\,
      S(3) => \cal_tmp_carry__6_i_1__5_n_1\,
      S(2) => \cal_tmp_carry__6_i_2__5_n_1\,
      S(1) => \cal_tmp_carry__6_i_3__5_n_1\,
      S(0) => \cal_tmp_carry__6_i_4__5_n_1\
    );
\cal_tmp_carry__6_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[30]\,
      O => \cal_tmp_carry__6_i_1__5_n_1\
    );
\cal_tmp_carry__6_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[29]\,
      O => \cal_tmp_carry__6_i_2__5_n_1\
    );
\cal_tmp_carry__6_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[28]\,
      O => \cal_tmp_carry__6_i_3__5_n_1\
    );
\cal_tmp_carry__6_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[27]\,
      O => \cal_tmp_carry__6_i_4__5_n_1\
    );
\cal_tmp_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => p_2_out(0),
      CO(3 downto 0) => \NLW_cal_tmp_carry__7_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_cal_tmp_carry__7_O_UNCONNECTED\(3 downto 1),
      O(0) => p_0_in,
      S(3 downto 0) => B"0001"
    );
\cal_tmp_carry_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \r_stage_reg_n_1_[0]\,
      O => remd_tmp_mux(2)
    );
\cal_tmp_carry_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \r_stage_reg_n_1_[0]\,
      O => remd_tmp_mux(1)
    );
\cal_tmp_carry_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \r_stage_reg_n_1_[0]\,
      O => remd_tmp_mux(0)
    );
\cal_tmp_carry_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[31]\,
      I1 => dividend_tmp(31),
      I2 => \r_stage_reg_n_1_[0]\,
      O => p_1_in0
    );
\cal_tmp_carry_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^q\(2),
      I2 => \divisor0_reg_n_1_[3]\,
      O => \cal_tmp_carry_i_5__3_n_1\
    );
\cal_tmp_carry_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^q\(1),
      I2 => \divisor0_reg_n_1_[2]\,
      O => \cal_tmp_carry_i_6__3_n_1\
    );
\cal_tmp_carry_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => \divisor0_reg_n_1_[1]\,
      O => \cal_tmp_carry_i_7__3_n_1\
    );
\cal_tmp_carry_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[31]\,
      I1 => dividend_tmp(31),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \cal_tmp_carry_i_8__3_n_1\
    );
\dividend0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(0),
      Q => \dividend0_reg_n_1_[0]\,
      R => '0'
    );
\dividend0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(10),
      Q => \dividend0_reg_n_1_[10]\,
      R => '0'
    );
\dividend0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(11),
      Q => \dividend0_reg_n_1_[11]\,
      R => '0'
    );
\dividend0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(12),
      Q => \dividend0_reg_n_1_[12]\,
      R => '0'
    );
\dividend0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(13),
      Q => \dividend0_reg_n_1_[13]\,
      R => '0'
    );
\dividend0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(14),
      Q => \dividend0_reg_n_1_[14]\,
      R => '0'
    );
\dividend0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(15),
      Q => \dividend0_reg_n_1_[15]\,
      R => '0'
    );
\dividend0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(16),
      Q => \dividend0_reg_n_1_[16]\,
      R => '0'
    );
\dividend0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(17),
      Q => \dividend0_reg_n_1_[17]\,
      R => '0'
    );
\dividend0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(18),
      Q => \dividend0_reg_n_1_[18]\,
      R => '0'
    );
\dividend0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(19),
      Q => \dividend0_reg_n_1_[19]\,
      R => '0'
    );
\dividend0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(1),
      Q => \dividend0_reg_n_1_[1]\,
      R => '0'
    );
\dividend0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(20),
      Q => \dividend0_reg_n_1_[20]\,
      R => '0'
    );
\dividend0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(21),
      Q => \dividend0_reg_n_1_[21]\,
      R => '0'
    );
\dividend0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(22),
      Q => \dividend0_reg_n_1_[22]\,
      R => '0'
    );
\dividend0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(23),
      Q => \dividend0_reg_n_1_[23]\,
      R => '0'
    );
\dividend0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(24),
      Q => \dividend0_reg_n_1_[24]\,
      R => '0'
    );
\dividend0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(25),
      Q => \dividend0_reg_n_1_[25]\,
      R => '0'
    );
\dividend0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(26),
      Q => \dividend0_reg_n_1_[26]\,
      R => '0'
    );
\dividend0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(27),
      Q => \dividend0_reg_n_1_[27]\,
      R => '0'
    );
\dividend0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(28),
      Q => \dividend0_reg_n_1_[28]\,
      R => '0'
    );
\dividend0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(29),
      Q => \dividend0_reg_n_1_[29]\,
      R => '0'
    );
\dividend0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(2),
      Q => \dividend0_reg_n_1_[2]\,
      R => '0'
    );
\dividend0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(30),
      Q => \dividend0_reg_n_1_[30]\,
      R => '0'
    );
\dividend0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(31),
      Q => \dividend0_reg_n_1_[31]\,
      R => '0'
    );
\dividend0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(3),
      Q => \dividend0_reg_n_1_[3]\,
      R => '0'
    );
\dividend0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(4),
      Q => \dividend0_reg_n_1_[4]\,
      R => '0'
    );
\dividend0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(5),
      Q => \dividend0_reg_n_1_[5]\,
      R => '0'
    );
\dividend0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(6),
      Q => \dividend0_reg_n_1_[6]\,
      R => '0'
    );
\dividend0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(7),
      Q => \dividend0_reg_n_1_[7]\,
      R => '0'
    );
\dividend0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(8),
      Q => \dividend0_reg_n_1_[8]\,
      R => '0'
    );
\dividend0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(9),
      Q => \dividend0_reg_n_1_[9]\,
      R => '0'
    );
\dividend_tmp[10]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[9]\,
      I1 => dividend_tmp(9),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[10]_i_1__3_n_1\
    );
\dividend_tmp[11]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[10]\,
      I1 => dividend_tmp(10),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[11]_i_1__3_n_1\
    );
\dividend_tmp[12]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[11]\,
      I1 => dividend_tmp(11),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[12]_i_1__3_n_1\
    );
\dividend_tmp[13]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[12]\,
      I1 => dividend_tmp(12),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[13]_i_1__3_n_1\
    );
\dividend_tmp[14]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[13]\,
      I1 => dividend_tmp(13),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[14]_i_1__3_n_1\
    );
\dividend_tmp[15]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[14]\,
      I1 => dividend_tmp(14),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[15]_i_1__3_n_1\
    );
\dividend_tmp[16]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[15]\,
      I1 => dividend_tmp(15),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[16]_i_1__3_n_1\
    );
\dividend_tmp[17]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[16]\,
      I1 => dividend_tmp(16),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[17]_i_1__3_n_1\
    );
\dividend_tmp[18]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[17]\,
      I1 => dividend_tmp(17),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[18]_i_1__3_n_1\
    );
\dividend_tmp[19]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[18]\,
      I1 => dividend_tmp(18),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[19]_i_1__3_n_1\
    );
\dividend_tmp[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[0]\,
      I1 => dividend_tmp(0),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[1]_i_1__3_n_1\
    );
\dividend_tmp[20]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[19]\,
      I1 => dividend_tmp(19),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[20]_i_1__3_n_1\
    );
\dividend_tmp[21]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[20]\,
      I1 => dividend_tmp(20),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[21]_i_1__3_n_1\
    );
\dividend_tmp[22]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[21]\,
      I1 => dividend_tmp(21),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[22]_i_1__3_n_1\
    );
\dividend_tmp[23]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[22]\,
      I1 => dividend_tmp(22),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[23]_i_1__3_n_1\
    );
\dividend_tmp[24]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[23]\,
      I1 => dividend_tmp(23),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[24]_i_1__3_n_1\
    );
\dividend_tmp[25]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[24]\,
      I1 => dividend_tmp(24),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[25]_i_1__3_n_1\
    );
\dividend_tmp[26]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[25]\,
      I1 => dividend_tmp(25),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[26]_i_1__3_n_1\
    );
\dividend_tmp[27]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[26]\,
      I1 => dividend_tmp(26),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[27]_i_1__3_n_1\
    );
\dividend_tmp[28]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[27]\,
      I1 => dividend_tmp(27),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[28]_i_1__3_n_1\
    );
\dividend_tmp[29]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[28]\,
      I1 => dividend_tmp(28),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[29]_i_1__3_n_1\
    );
\dividend_tmp[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[1]\,
      I1 => dividend_tmp(1),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[2]_i_1__3_n_1\
    );
\dividend_tmp[30]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[29]\,
      I1 => dividend_tmp(29),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[30]_i_1__3_n_1\
    );
\dividend_tmp[31]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[30]\,
      I1 => dividend_tmp(30),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[31]_i_1__3_n_1\
    );
\dividend_tmp[3]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[2]\,
      I1 => dividend_tmp(2),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[3]_i_1__3_n_1\
    );
\dividend_tmp[4]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[3]\,
      I1 => dividend_tmp(3),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[4]_i_1__3_n_1\
    );
\dividend_tmp[5]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[4]\,
      I1 => dividend_tmp(4),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[5]_i_1__3_n_1\
    );
\dividend_tmp[6]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[5]\,
      I1 => dividend_tmp(5),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[6]_i_1__3_n_1\
    );
\dividend_tmp[7]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[6]\,
      I1 => dividend_tmp(6),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[7]_i_1__3_n_1\
    );
\dividend_tmp[8]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[7]\,
      I1 => dividend_tmp(7),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[8]_i_1__3_n_1\
    );
\dividend_tmp[9]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[8]\,
      I1 => dividend_tmp(8),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[9]_i_1__3_n_1\
    );
\dividend_tmp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_2_out(0),
      Q => dividend_tmp(0),
      R => '0'
    );
\dividend_tmp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[10]_i_1__3_n_1\,
      Q => dividend_tmp(10),
      R => '0'
    );
\dividend_tmp_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[11]_i_1__3_n_1\,
      Q => dividend_tmp(11),
      R => '0'
    );
\dividend_tmp_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[12]_i_1__3_n_1\,
      Q => dividend_tmp(12),
      R => '0'
    );
\dividend_tmp_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[13]_i_1__3_n_1\,
      Q => dividend_tmp(13),
      R => '0'
    );
\dividend_tmp_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[14]_i_1__3_n_1\,
      Q => dividend_tmp(14),
      R => '0'
    );
\dividend_tmp_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[15]_i_1__3_n_1\,
      Q => dividend_tmp(15),
      R => '0'
    );
\dividend_tmp_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[16]_i_1__3_n_1\,
      Q => dividend_tmp(16),
      R => '0'
    );
\dividend_tmp_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[17]_i_1__3_n_1\,
      Q => dividend_tmp(17),
      R => '0'
    );
\dividend_tmp_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[18]_i_1__3_n_1\,
      Q => dividend_tmp(18),
      R => '0'
    );
\dividend_tmp_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[19]_i_1__3_n_1\,
      Q => dividend_tmp(19),
      R => '0'
    );
\dividend_tmp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[1]_i_1__3_n_1\,
      Q => dividend_tmp(1),
      R => '0'
    );
\dividend_tmp_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[20]_i_1__3_n_1\,
      Q => dividend_tmp(20),
      R => '0'
    );
\dividend_tmp_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[21]_i_1__3_n_1\,
      Q => dividend_tmp(21),
      R => '0'
    );
\dividend_tmp_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[22]_i_1__3_n_1\,
      Q => dividend_tmp(22),
      R => '0'
    );
\dividend_tmp_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[23]_i_1__3_n_1\,
      Q => dividend_tmp(23),
      R => '0'
    );
\dividend_tmp_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[24]_i_1__3_n_1\,
      Q => dividend_tmp(24),
      R => '0'
    );
\dividend_tmp_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[25]_i_1__3_n_1\,
      Q => dividend_tmp(25),
      R => '0'
    );
\dividend_tmp_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[26]_i_1__3_n_1\,
      Q => dividend_tmp(26),
      R => '0'
    );
\dividend_tmp_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[27]_i_1__3_n_1\,
      Q => dividend_tmp(27),
      R => '0'
    );
\dividend_tmp_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[28]_i_1__3_n_1\,
      Q => dividend_tmp(28),
      R => '0'
    );
\dividend_tmp_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[29]_i_1__3_n_1\,
      Q => dividend_tmp(29),
      R => '0'
    );
\dividend_tmp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[2]_i_1__3_n_1\,
      Q => dividend_tmp(2),
      R => '0'
    );
\dividend_tmp_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[30]_i_1__3_n_1\,
      Q => dividend_tmp(30),
      R => '0'
    );
\dividend_tmp_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[31]_i_1__3_n_1\,
      Q => dividend_tmp(31),
      R => '0'
    );
\dividend_tmp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[3]_i_1__3_n_1\,
      Q => dividend_tmp(3),
      R => '0'
    );
\dividend_tmp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[4]_i_1__3_n_1\,
      Q => dividend_tmp(4),
      R => '0'
    );
\dividend_tmp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[5]_i_1__3_n_1\,
      Q => dividend_tmp(5),
      R => '0'
    );
\dividend_tmp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[6]_i_1__3_n_1\,
      Q => dividend_tmp(6),
      R => '0'
    );
\dividend_tmp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[7]_i_1__3_n_1\,
      Q => dividend_tmp(7),
      R => '0'
    );
\dividend_tmp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[8]_i_1__3_n_1\,
      Q => dividend_tmp(8),
      R => '0'
    );
\dividend_tmp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[9]_i_1__3_n_1\,
      Q => dividend_tmp(9),
      R => '0'
    );
\divisor0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \divisor0_reg[9]_0\(0),
      Q => \divisor0_reg_n_1_[1]\,
      R => '0'
    );
\divisor0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \divisor0_reg[9]_0\(1),
      Q => \divisor0_reg_n_1_[2]\,
      R => '0'
    );
\divisor0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \divisor0_reg[9]_0\(2),
      Q => \divisor0_reg_n_1_[3]\,
      R => '0'
    );
\divisor0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \divisor0_reg[9]_0\(3),
      Q => \divisor0_reg_n_1_[4]\,
      R => '0'
    );
\divisor0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \divisor0_reg[9]_0\(4),
      Q => \divisor0_reg_n_1_[5]\,
      R => '0'
    );
\divisor0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \divisor0_reg[9]_0\(5),
      Q => \divisor0_reg_n_1_[6]\,
      R => '0'
    );
\divisor0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \divisor0_reg[9]_0\(6),
      Q => \divisor0_reg_n_1_[7]\,
      R => '0'
    );
\divisor0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \divisor0_reg[9]_0\(7),
      Q => \divisor0_reg_n_1_[8]\,
      R => '0'
    );
\divisor0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \divisor0_reg[9]_0\(8),
      Q => \divisor0_reg_n_1_[9]\,
      R => '0'
    );
\r_stage_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_stage_reg[0]_0\(0),
      Q => \r_stage_reg_n_1_[0]\,
      R => ap_rst
    );
\r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11101",
      CE => '1',
      CLK => ap_clk,
      D => \r_stage_reg_n_1_[0]\,
      Q => \r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_n_1\,
      Q31 => \NLW_r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_Q31_UNCONNECTED\
    );
\r_stage_reg[31]_grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_29\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_n_1\,
      Q => \r_stage_reg[31]_grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_29_n_1\,
      R => '0'
    );
\r_stage_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_gate_n_1,
      Q => E(0),
      R => ap_rst
    );
r_stage_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_stage_reg[31]_grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_29_n_1\,
      I1 => \r_stage_reg[32]_0\,
      O => r_stage_reg_gate_n_1
    );
\remd_tmp[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \dividend0_reg_n_1_[31]\,
      I1 => dividend_tmp(31),
      I2 => \r_stage_reg_n_1_[0]\,
      I3 => p_0_in,
      I4 => cal_tmp_carry_n_8,
      O => \remd_tmp[0]_i_1__3_n_1\
    );
\remd_tmp[10]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(9),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__1_n_6\,
      O => \remd_tmp[10]_i_1__3_n_1\
    );
\remd_tmp[11]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[10]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__1_n_5\,
      O => \remd_tmp[11]_i_1__3_n_1\
    );
\remd_tmp[12]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[11]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__2_n_8\,
      O => \remd_tmp[12]_i_1__3_n_1\
    );
\remd_tmp[13]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[12]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__2_n_7\,
      O => \remd_tmp[13]_i_1__3_n_1\
    );
\remd_tmp[14]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[13]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__2_n_6\,
      O => \remd_tmp[14]_i_1__3_n_1\
    );
\remd_tmp[15]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[14]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__2_n_5\,
      O => \remd_tmp[15]_i_1__3_n_1\
    );
\remd_tmp[16]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[15]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__3_n_8\,
      O => \remd_tmp[16]_i_1__3_n_1\
    );
\remd_tmp[17]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[16]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__3_n_7\,
      O => \remd_tmp[17]_i_1__3_n_1\
    );
\remd_tmp[18]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[17]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__3_n_6\,
      O => \remd_tmp[18]_i_1__3_n_1\
    );
\remd_tmp[19]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[18]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__3_n_5\,
      O => \remd_tmp[19]_i_1__3_n_1\
    );
\remd_tmp[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(0),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => cal_tmp_carry_n_7,
      O => \remd_tmp[1]_i_1__3_n_1\
    );
\remd_tmp[20]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[19]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__4_n_8\,
      O => \remd_tmp[20]_i_1__3_n_1\
    );
\remd_tmp[21]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[20]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__4_n_7\,
      O => \remd_tmp[21]_i_1__3_n_1\
    );
\remd_tmp[22]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[21]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__4_n_6\,
      O => \remd_tmp[22]_i_1__3_n_1\
    );
\remd_tmp[23]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[22]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__4_n_5\,
      O => \remd_tmp[23]_i_1__3_n_1\
    );
\remd_tmp[24]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[23]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__5_n_8\,
      O => \remd_tmp[24]_i_1__3_n_1\
    );
\remd_tmp[25]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[24]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__5_n_7\,
      O => \remd_tmp[25]_i_1__3_n_1\
    );
\remd_tmp[26]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[25]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__5_n_6\,
      O => \remd_tmp[26]_i_1__3_n_1\
    );
\remd_tmp[27]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[26]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__5_n_5\,
      O => \remd_tmp[27]_i_1__3_n_1\
    );
\remd_tmp[28]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[27]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__6_n_8\,
      O => \remd_tmp[28]_i_1__3_n_1\
    );
\remd_tmp[29]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[28]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__6_n_7\,
      O => \remd_tmp[29]_i_1__3_n_1\
    );
\remd_tmp[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(1),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => cal_tmp_carry_n_6,
      O => \remd_tmp[2]_i_1__3_n_1\
    );
\remd_tmp[30]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[29]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__6_n_6\,
      O => \remd_tmp[30]_i_1__3_n_1\
    );
\remd_tmp[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(2),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => cal_tmp_carry_n_5,
      O => \remd_tmp[3]_i_1__3_n_1\
    );
\remd_tmp[4]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(3),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__0_n_8\,
      O => \remd_tmp[4]_i_1__3_n_1\
    );
\remd_tmp[5]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(4),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__0_n_7\,
      O => \remd_tmp[5]_i_1__3_n_1\
    );
\remd_tmp[6]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(5),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__0_n_6\,
      O => \remd_tmp[6]_i_1__3_n_1\
    );
\remd_tmp[7]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(6),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__0_n_5\,
      O => \remd_tmp[7]_i_1__3_n_1\
    );
\remd_tmp[8]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(7),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__1_n_8\,
      O => \remd_tmp[8]_i_1__3_n_1\
    );
\remd_tmp[9]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(8),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__1_n_7\,
      O => \remd_tmp[9]_i_1__3_n_1\
    );
\remd_tmp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[0]_i_1__3_n_1\,
      Q => \^q\(0),
      R => '0'
    );
\remd_tmp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[10]_i_1__3_n_1\,
      Q => \remd_tmp_reg_n_1_[10]\,
      R => '0'
    );
\remd_tmp_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[11]_i_1__3_n_1\,
      Q => \remd_tmp_reg_n_1_[11]\,
      R => '0'
    );
\remd_tmp_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[12]_i_1__3_n_1\,
      Q => \remd_tmp_reg_n_1_[12]\,
      R => '0'
    );
\remd_tmp_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[13]_i_1__3_n_1\,
      Q => \remd_tmp_reg_n_1_[13]\,
      R => '0'
    );
\remd_tmp_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[14]_i_1__3_n_1\,
      Q => \remd_tmp_reg_n_1_[14]\,
      R => '0'
    );
\remd_tmp_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[15]_i_1__3_n_1\,
      Q => \remd_tmp_reg_n_1_[15]\,
      R => '0'
    );
\remd_tmp_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[16]_i_1__3_n_1\,
      Q => \remd_tmp_reg_n_1_[16]\,
      R => '0'
    );
\remd_tmp_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[17]_i_1__3_n_1\,
      Q => \remd_tmp_reg_n_1_[17]\,
      R => '0'
    );
\remd_tmp_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[18]_i_1__3_n_1\,
      Q => \remd_tmp_reg_n_1_[18]\,
      R => '0'
    );
\remd_tmp_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[19]_i_1__3_n_1\,
      Q => \remd_tmp_reg_n_1_[19]\,
      R => '0'
    );
\remd_tmp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[1]_i_1__3_n_1\,
      Q => \^q\(1),
      R => '0'
    );
\remd_tmp_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[20]_i_1__3_n_1\,
      Q => \remd_tmp_reg_n_1_[20]\,
      R => '0'
    );
\remd_tmp_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[21]_i_1__3_n_1\,
      Q => \remd_tmp_reg_n_1_[21]\,
      R => '0'
    );
\remd_tmp_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[22]_i_1__3_n_1\,
      Q => \remd_tmp_reg_n_1_[22]\,
      R => '0'
    );
\remd_tmp_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[23]_i_1__3_n_1\,
      Q => \remd_tmp_reg_n_1_[23]\,
      R => '0'
    );
\remd_tmp_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[24]_i_1__3_n_1\,
      Q => \remd_tmp_reg_n_1_[24]\,
      R => '0'
    );
\remd_tmp_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[25]_i_1__3_n_1\,
      Q => \remd_tmp_reg_n_1_[25]\,
      R => '0'
    );
\remd_tmp_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[26]_i_1__3_n_1\,
      Q => \remd_tmp_reg_n_1_[26]\,
      R => '0'
    );
\remd_tmp_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[27]_i_1__3_n_1\,
      Q => \remd_tmp_reg_n_1_[27]\,
      R => '0'
    );
\remd_tmp_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[28]_i_1__3_n_1\,
      Q => \remd_tmp_reg_n_1_[28]\,
      R => '0'
    );
\remd_tmp_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[29]_i_1__3_n_1\,
      Q => \remd_tmp_reg_n_1_[29]\,
      R => '0'
    );
\remd_tmp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[2]_i_1__3_n_1\,
      Q => \^q\(2),
      R => '0'
    );
\remd_tmp_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[30]_i_1__3_n_1\,
      Q => \remd_tmp_reg_n_1_[30]\,
      R => '0'
    );
\remd_tmp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[3]_i_1__3_n_1\,
      Q => \^q\(3),
      R => '0'
    );
\remd_tmp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[4]_i_1__3_n_1\,
      Q => \^q\(4),
      R => '0'
    );
\remd_tmp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[5]_i_1__3_n_1\,
      Q => \^q\(5),
      R => '0'
    );
\remd_tmp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[6]_i_1__3_n_1\,
      Q => \^q\(6),
      R => '0'
    );
\remd_tmp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[7]_i_1__3_n_1\,
      Q => \^q\(7),
      R => '0'
    );
\remd_tmp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[8]_i_1__3_n_1\,
      Q => \^q\(8),
      R => '0'
    );
\remd_tmp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[9]_i_1__3_n_1\,
      Q => \^q\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_u_16 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \remd_tmp_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC;
    \r_stage_reg[32]_0\ : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    \r_stage_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_u_16 : entity is "send_frame_urem_3bkb_div_u";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_u_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_u_16 is
  signal \cal_tmp_carry__0_i_1__0_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__0_i_2__0_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__0_i_3__0_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__0_i_4__0_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_1__0_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_2__0_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_3__3_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_4__3_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_1__3_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_2__3_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_3__3_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_4__3_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__3_i_1__3_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__3_i_2__3_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__3_i_3__3_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__3_i_4__3_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__4_i_1__3_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__4_i_2__3_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__4_i_3__3_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__4_i_4__3_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__5_i_1__3_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__5_i_2__3_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__5_i_3__3_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__5_i_4__3_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__6_i_1__3_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__6_i_2__3_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__6_i_3__3_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__6_i_4__3_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry_i_5__0_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry_i_6__0_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry_i_7__0_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry_i_8__0_n_1\ : STD_LOGIC;
  signal cal_tmp_carry_n_1 : STD_LOGIC;
  signal cal_tmp_carry_n_2 : STD_LOGIC;
  signal cal_tmp_carry_n_3 : STD_LOGIC;
  signal cal_tmp_carry_n_4 : STD_LOGIC;
  signal cal_tmp_carry_n_5 : STD_LOGIC;
  signal cal_tmp_carry_n_6 : STD_LOGIC;
  signal cal_tmp_carry_n_7 : STD_LOGIC;
  signal cal_tmp_carry_n_8 : STD_LOGIC;
  signal \dividend0_reg_n_1_[0]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[10]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[11]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[12]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[13]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[14]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[15]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[16]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[17]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[18]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[19]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[1]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[20]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[21]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[22]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[23]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[24]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[25]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[26]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[27]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[28]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[29]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[2]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[30]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[31]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[3]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[4]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[5]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[6]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[7]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[8]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[9]\ : STD_LOGIC;
  signal dividend_tmp : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \dividend_tmp[10]_i_1__0_n_1\ : STD_LOGIC;
  signal \dividend_tmp[11]_i_1__0_n_1\ : STD_LOGIC;
  signal \dividend_tmp[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \dividend_tmp[13]_i_1__0_n_1\ : STD_LOGIC;
  signal \dividend_tmp[14]_i_1__0_n_1\ : STD_LOGIC;
  signal \dividend_tmp[15]_i_1__0_n_1\ : STD_LOGIC;
  signal \dividend_tmp[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \dividend_tmp[17]_i_1__0_n_1\ : STD_LOGIC;
  signal \dividend_tmp[18]_i_1__0_n_1\ : STD_LOGIC;
  signal \dividend_tmp[19]_i_1__0_n_1\ : STD_LOGIC;
  signal \dividend_tmp[1]_i_1__0_n_1\ : STD_LOGIC;
  signal \dividend_tmp[20]_i_1__0_n_1\ : STD_LOGIC;
  signal \dividend_tmp[21]_i_1__0_n_1\ : STD_LOGIC;
  signal \dividend_tmp[22]_i_1__0_n_1\ : STD_LOGIC;
  signal \dividend_tmp[23]_i_1__0_n_1\ : STD_LOGIC;
  signal \dividend_tmp[24]_i_1__0_n_1\ : STD_LOGIC;
  signal \dividend_tmp[25]_i_1__0_n_1\ : STD_LOGIC;
  signal \dividend_tmp[26]_i_1__0_n_1\ : STD_LOGIC;
  signal \dividend_tmp[27]_i_1__0_n_1\ : STD_LOGIC;
  signal \dividend_tmp[28]_i_1__0_n_1\ : STD_LOGIC;
  signal \dividend_tmp[29]_i_1__0_n_1\ : STD_LOGIC;
  signal \dividend_tmp[2]_i_1__0_n_1\ : STD_LOGIC;
  signal \dividend_tmp[30]_i_1__0_n_1\ : STD_LOGIC;
  signal \dividend_tmp[31]_i_1__0_n_1\ : STD_LOGIC;
  signal \dividend_tmp[3]_i_1__0_n_1\ : STD_LOGIC;
  signal \dividend_tmp[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \dividend_tmp[5]_i_1__0_n_1\ : STD_LOGIC;
  signal \dividend_tmp[6]_i_1__0_n_1\ : STD_LOGIC;
  signal \dividend_tmp[7]_i_1__0_n_1\ : STD_LOGIC;
  signal \dividend_tmp[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \dividend_tmp[9]_i_1__0_n_1\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_in0 : STD_LOGIC;
  signal p_2_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_n_1\ : STD_LOGIC;
  signal \r_stage_reg[31]_grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_29_n_1\ : STD_LOGIC;
  signal r_stage_reg_gate_n_1 : STD_LOGIC;
  signal \r_stage_reg_n_1_[0]\ : STD_LOGIC;
  signal \remd_tmp[0]_i_1__0_n_1\ : STD_LOGIC;
  signal \remd_tmp[10]_i_1__0_n_1\ : STD_LOGIC;
  signal \remd_tmp[11]_i_1__0_n_1\ : STD_LOGIC;
  signal \remd_tmp[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \remd_tmp[13]_i_1__0_n_1\ : STD_LOGIC;
  signal \remd_tmp[14]_i_1__0_n_1\ : STD_LOGIC;
  signal \remd_tmp[15]_i_1__0_n_1\ : STD_LOGIC;
  signal \remd_tmp[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \remd_tmp[17]_i_1__0_n_1\ : STD_LOGIC;
  signal \remd_tmp[18]_i_1__0_n_1\ : STD_LOGIC;
  signal \remd_tmp[19]_i_1__0_n_1\ : STD_LOGIC;
  signal \remd_tmp[1]_i_1__0_n_1\ : STD_LOGIC;
  signal \remd_tmp[20]_i_1__0_n_1\ : STD_LOGIC;
  signal \remd_tmp[21]_i_1__0_n_1\ : STD_LOGIC;
  signal \remd_tmp[22]_i_1__0_n_1\ : STD_LOGIC;
  signal \remd_tmp[23]_i_1__0_n_1\ : STD_LOGIC;
  signal \remd_tmp[24]_i_1__0_n_1\ : STD_LOGIC;
  signal \remd_tmp[25]_i_1__0_n_1\ : STD_LOGIC;
  signal \remd_tmp[26]_i_1__0_n_1\ : STD_LOGIC;
  signal \remd_tmp[27]_i_1__0_n_1\ : STD_LOGIC;
  signal \remd_tmp[28]_i_1__0_n_1\ : STD_LOGIC;
  signal \remd_tmp[29]_i_1__0_n_1\ : STD_LOGIC;
  signal \remd_tmp[2]_i_1__0_n_1\ : STD_LOGIC;
  signal \remd_tmp[30]_i_1__0_n_1\ : STD_LOGIC;
  signal \remd_tmp[3]_i_1__0_n_1\ : STD_LOGIC;
  signal \remd_tmp[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \remd_tmp[5]_i_1__0_n_1\ : STD_LOGIC;
  signal \remd_tmp[6]_i_1__0_n_1\ : STD_LOGIC;
  signal \remd_tmp[7]_i_1__0_n_1\ : STD_LOGIC;
  signal \remd_tmp[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \remd_tmp[9]_i_1__0_n_1\ : STD_LOGIC;
  signal remd_tmp_mux : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^remd_tmp_reg[9]_0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \remd_tmp_reg_n_1_[10]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[11]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[12]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[13]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[14]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[15]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[16]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[17]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[18]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[19]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[20]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[21]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[22]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[23]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[24]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[25]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[26]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[27]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[28]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[29]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[30]\ : STD_LOGIC;
  signal \NLW_cal_tmp_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cal_tmp_carry__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cal_tmp_carry__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dividend_tmp[10]_i_1__0\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \dividend_tmp[11]_i_1__0\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \dividend_tmp[12]_i_1__0\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \dividend_tmp[13]_i_1__0\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \dividend_tmp[14]_i_1__0\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \dividend_tmp[15]_i_1__0\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \dividend_tmp[16]_i_1__0\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \dividend_tmp[17]_i_1__0\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \dividend_tmp[18]_i_1__0\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \dividend_tmp[19]_i_1__0\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \dividend_tmp[1]_i_1__0\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \dividend_tmp[20]_i_1__0\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \dividend_tmp[21]_i_1__0\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \dividend_tmp[22]_i_1__0\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \dividend_tmp[23]_i_1__0\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \dividend_tmp[24]_i_1__0\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \dividend_tmp[25]_i_1__0\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \dividend_tmp[26]_i_1__0\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \dividend_tmp[27]_i_1__0\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \dividend_tmp[28]_i_1__0\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \dividend_tmp[29]_i_1__0\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \dividend_tmp[2]_i_1__0\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \dividend_tmp[31]_i_1__0\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \dividend_tmp[3]_i_1__0\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \dividend_tmp[4]_i_1__0\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \dividend_tmp[5]_i_1__0\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \dividend_tmp[6]_i_1__0\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \dividend_tmp[7]_i_1__0\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \dividend_tmp[8]_i_1__0\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \dividend_tmp[9]_i_1__0\ : label is "soft_lutpair281";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28\ : label is "inst/\grp_phy_txend_confirm_fu_292/grp_backoff_vo_fu_151/grp_random_int_gen_fu_32/send_frame_urem_3bkb_U23/send_frame_urem_3bkb_div_U/send_frame_urem_3bkb_div_u_0/r_stage_reg ";
  attribute srl_name : string;
  attribute srl_name of \r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28\ : label is "inst/\grp_phy_txend_confirm_fu_292/grp_backoff_vo_fu_151/grp_random_int_gen_fu_32/send_frame_urem_3bkb_U23/send_frame_urem_3bkb_div_U/send_frame_urem_3bkb_div_u_0/r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28 ";
begin
  \remd_tmp_reg[9]_0\(9 downto 0) <= \^remd_tmp_reg[9]_0\(9 downto 0);
cal_tmp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => cal_tmp_carry_n_1,
      CO(2) => cal_tmp_carry_n_2,
      CO(1) => cal_tmp_carry_n_3,
      CO(0) => cal_tmp_carry_n_4,
      CYINIT => '1',
      DI(3 downto 1) => remd_tmp_mux(2 downto 0),
      DI(0) => p_1_in0,
      O(3) => cal_tmp_carry_n_5,
      O(2) => cal_tmp_carry_n_6,
      O(1) => cal_tmp_carry_n_7,
      O(0) => cal_tmp_carry_n_8,
      S(3) => \cal_tmp_carry_i_5__0_n_1\,
      S(2) => \cal_tmp_carry_i_6__0_n_1\,
      S(1) => \cal_tmp_carry_i_7__0_n_1\,
      S(0) => \cal_tmp_carry_i_8__0_n_1\
    );
\cal_tmp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => cal_tmp_carry_n_1,
      CO(3) => \cal_tmp_carry__0_n_1\,
      CO(2) => \cal_tmp_carry__0_n_2\,
      CO(1) => \cal_tmp_carry__0_n_3\,
      CO(0) => \cal_tmp_carry__0_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cal_tmp_carry__0_n_5\,
      O(2) => \cal_tmp_carry__0_n_6\,
      O(1) => \cal_tmp_carry__0_n_7\,
      O(0) => \cal_tmp_carry__0_n_8\,
      S(3) => \cal_tmp_carry__0_i_1__0_n_1\,
      S(2) => \cal_tmp_carry__0_i_2__0_n_1\,
      S(1) => \cal_tmp_carry__0_i_3__0_n_1\,
      S(0) => \cal_tmp_carry__0_i_4__0_n_1\
    );
\cal_tmp_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^remd_tmp_reg[9]_0\(6),
      O => \cal_tmp_carry__0_i_1__0_n_1\
    );
\cal_tmp_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^remd_tmp_reg[9]_0\(5),
      O => \cal_tmp_carry__0_i_2__0_n_1\
    );
\cal_tmp_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^remd_tmp_reg[9]_0\(4),
      O => \cal_tmp_carry__0_i_3__0_n_1\
    );
\cal_tmp_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^remd_tmp_reg[9]_0\(3),
      O => \cal_tmp_carry__0_i_4__0_n_1\
    );
\cal_tmp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__0_n_1\,
      CO(3) => \cal_tmp_carry__1_n_1\,
      CO(2) => \cal_tmp_carry__1_n_2\,
      CO(1) => \cal_tmp_carry__1_n_3\,
      CO(0) => \cal_tmp_carry__1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cal_tmp_carry__1_n_5\,
      O(2) => \cal_tmp_carry__1_n_6\,
      O(1) => \cal_tmp_carry__1_n_7\,
      O(0) => \cal_tmp_carry__1_n_8\,
      S(3) => \cal_tmp_carry__1_i_1__0_n_1\,
      S(2) => \cal_tmp_carry__1_i_2__0_n_1\,
      S(1) => \cal_tmp_carry__1_i_3__3_n_1\,
      S(0) => \cal_tmp_carry__1_i_4__3_n_1\
    );
\cal_tmp_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[10]\,
      O => \cal_tmp_carry__1_i_1__0_n_1\
    );
\cal_tmp_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^remd_tmp_reg[9]_0\(9),
      O => \cal_tmp_carry__1_i_2__0_n_1\
    );
\cal_tmp_carry__1_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^remd_tmp_reg[9]_0\(8),
      O => \cal_tmp_carry__1_i_3__3_n_1\
    );
\cal_tmp_carry__1_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^remd_tmp_reg[9]_0\(7),
      O => \cal_tmp_carry__1_i_4__3_n_1\
    );
\cal_tmp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__1_n_1\,
      CO(3) => \cal_tmp_carry__2_n_1\,
      CO(2) => \cal_tmp_carry__2_n_2\,
      CO(1) => \cal_tmp_carry__2_n_3\,
      CO(0) => \cal_tmp_carry__2_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cal_tmp_carry__2_n_5\,
      O(2) => \cal_tmp_carry__2_n_6\,
      O(1) => \cal_tmp_carry__2_n_7\,
      O(0) => \cal_tmp_carry__2_n_8\,
      S(3) => \cal_tmp_carry__2_i_1__3_n_1\,
      S(2) => \cal_tmp_carry__2_i_2__3_n_1\,
      S(1) => \cal_tmp_carry__2_i_3__3_n_1\,
      S(0) => \cal_tmp_carry__2_i_4__3_n_1\
    );
\cal_tmp_carry__2_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[14]\,
      O => \cal_tmp_carry__2_i_1__3_n_1\
    );
\cal_tmp_carry__2_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[13]\,
      O => \cal_tmp_carry__2_i_2__3_n_1\
    );
\cal_tmp_carry__2_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[12]\,
      O => \cal_tmp_carry__2_i_3__3_n_1\
    );
\cal_tmp_carry__2_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[11]\,
      O => \cal_tmp_carry__2_i_4__3_n_1\
    );
\cal_tmp_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__2_n_1\,
      CO(3) => \cal_tmp_carry__3_n_1\,
      CO(2) => \cal_tmp_carry__3_n_2\,
      CO(1) => \cal_tmp_carry__3_n_3\,
      CO(0) => \cal_tmp_carry__3_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cal_tmp_carry__3_n_5\,
      O(2) => \cal_tmp_carry__3_n_6\,
      O(1) => \cal_tmp_carry__3_n_7\,
      O(0) => \cal_tmp_carry__3_n_8\,
      S(3) => \cal_tmp_carry__3_i_1__3_n_1\,
      S(2) => \cal_tmp_carry__3_i_2__3_n_1\,
      S(1) => \cal_tmp_carry__3_i_3__3_n_1\,
      S(0) => \cal_tmp_carry__3_i_4__3_n_1\
    );
\cal_tmp_carry__3_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[18]\,
      O => \cal_tmp_carry__3_i_1__3_n_1\
    );
\cal_tmp_carry__3_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[17]\,
      O => \cal_tmp_carry__3_i_2__3_n_1\
    );
\cal_tmp_carry__3_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[16]\,
      O => \cal_tmp_carry__3_i_3__3_n_1\
    );
\cal_tmp_carry__3_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[15]\,
      O => \cal_tmp_carry__3_i_4__3_n_1\
    );
\cal_tmp_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__3_n_1\,
      CO(3) => \cal_tmp_carry__4_n_1\,
      CO(2) => \cal_tmp_carry__4_n_2\,
      CO(1) => \cal_tmp_carry__4_n_3\,
      CO(0) => \cal_tmp_carry__4_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cal_tmp_carry__4_n_5\,
      O(2) => \cal_tmp_carry__4_n_6\,
      O(1) => \cal_tmp_carry__4_n_7\,
      O(0) => \cal_tmp_carry__4_n_8\,
      S(3) => \cal_tmp_carry__4_i_1__3_n_1\,
      S(2) => \cal_tmp_carry__4_i_2__3_n_1\,
      S(1) => \cal_tmp_carry__4_i_3__3_n_1\,
      S(0) => \cal_tmp_carry__4_i_4__3_n_1\
    );
\cal_tmp_carry__4_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[22]\,
      O => \cal_tmp_carry__4_i_1__3_n_1\
    );
\cal_tmp_carry__4_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[21]\,
      O => \cal_tmp_carry__4_i_2__3_n_1\
    );
\cal_tmp_carry__4_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[20]\,
      O => \cal_tmp_carry__4_i_3__3_n_1\
    );
\cal_tmp_carry__4_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[19]\,
      O => \cal_tmp_carry__4_i_4__3_n_1\
    );
\cal_tmp_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__4_n_1\,
      CO(3) => \cal_tmp_carry__5_n_1\,
      CO(2) => \cal_tmp_carry__5_n_2\,
      CO(1) => \cal_tmp_carry__5_n_3\,
      CO(0) => \cal_tmp_carry__5_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cal_tmp_carry__5_n_5\,
      O(2) => \cal_tmp_carry__5_n_6\,
      O(1) => \cal_tmp_carry__5_n_7\,
      O(0) => \cal_tmp_carry__5_n_8\,
      S(3) => \cal_tmp_carry__5_i_1__3_n_1\,
      S(2) => \cal_tmp_carry__5_i_2__3_n_1\,
      S(1) => \cal_tmp_carry__5_i_3__3_n_1\,
      S(0) => \cal_tmp_carry__5_i_4__3_n_1\
    );
\cal_tmp_carry__5_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[26]\,
      O => \cal_tmp_carry__5_i_1__3_n_1\
    );
\cal_tmp_carry__5_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[25]\,
      O => \cal_tmp_carry__5_i_2__3_n_1\
    );
\cal_tmp_carry__5_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[24]\,
      O => \cal_tmp_carry__5_i_3__3_n_1\
    );
\cal_tmp_carry__5_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[23]\,
      O => \cal_tmp_carry__5_i_4__3_n_1\
    );
\cal_tmp_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__5_n_1\,
      CO(3) => p_2_out(0),
      CO(2) => \cal_tmp_carry__6_n_2\,
      CO(1) => \cal_tmp_carry__6_n_3\,
      CO(0) => \cal_tmp_carry__6_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \NLW_cal_tmp_carry__6_O_UNCONNECTED\(3),
      O(2) => \cal_tmp_carry__6_n_6\,
      O(1) => \cal_tmp_carry__6_n_7\,
      O(0) => \cal_tmp_carry__6_n_8\,
      S(3) => \cal_tmp_carry__6_i_1__3_n_1\,
      S(2) => \cal_tmp_carry__6_i_2__3_n_1\,
      S(1) => \cal_tmp_carry__6_i_3__3_n_1\,
      S(0) => \cal_tmp_carry__6_i_4__3_n_1\
    );
\cal_tmp_carry__6_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[30]\,
      O => \cal_tmp_carry__6_i_1__3_n_1\
    );
\cal_tmp_carry__6_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[29]\,
      O => \cal_tmp_carry__6_i_2__3_n_1\
    );
\cal_tmp_carry__6_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[28]\,
      O => \cal_tmp_carry__6_i_3__3_n_1\
    );
\cal_tmp_carry__6_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[27]\,
      O => \cal_tmp_carry__6_i_4__3_n_1\
    );
\cal_tmp_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => p_2_out(0),
      CO(3 downto 0) => \NLW_cal_tmp_carry__7_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_cal_tmp_carry__7_O_UNCONNECTED\(3 downto 1),
      O(0) => p_0_in,
      S(3 downto 0) => B"0001"
    );
\cal_tmp_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^remd_tmp_reg[9]_0\(2),
      I1 => \r_stage_reg_n_1_[0]\,
      O => remd_tmp_mux(2)
    );
\cal_tmp_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^remd_tmp_reg[9]_0\(1),
      I1 => \r_stage_reg_n_1_[0]\,
      O => remd_tmp_mux(1)
    );
\cal_tmp_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^remd_tmp_reg[9]_0\(0),
      I1 => \r_stage_reg_n_1_[0]\,
      O => remd_tmp_mux(0)
    );
\cal_tmp_carry_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[31]\,
      I1 => dividend_tmp(31),
      I2 => \r_stage_reg_n_1_[0]\,
      O => p_1_in0
    );
\cal_tmp_carry_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^remd_tmp_reg[9]_0\(2),
      I1 => \r_stage_reg_n_1_[0]\,
      O => \cal_tmp_carry_i_5__0_n_1\
    );
\cal_tmp_carry_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^remd_tmp_reg[9]_0\(1),
      I1 => \r_stage_reg_n_1_[0]\,
      O => \cal_tmp_carry_i_6__0_n_1\
    );
\cal_tmp_carry_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^remd_tmp_reg[9]_0\(0),
      I1 => \r_stage_reg_n_1_[0]\,
      O => \cal_tmp_carry_i_7__0_n_1\
    );
\cal_tmp_carry_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[31]\,
      I1 => dividend_tmp(31),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \cal_tmp_carry_i_8__0_n_1\
    );
\dividend0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => Q(0),
      Q => \dividend0_reg_n_1_[0]\,
      R => '0'
    );
\dividend0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => Q(10),
      Q => \dividend0_reg_n_1_[10]\,
      R => '0'
    );
\dividend0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => Q(11),
      Q => \dividend0_reg_n_1_[11]\,
      R => '0'
    );
\dividend0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => Q(12),
      Q => \dividend0_reg_n_1_[12]\,
      R => '0'
    );
\dividend0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => Q(13),
      Q => \dividend0_reg_n_1_[13]\,
      R => '0'
    );
\dividend0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => Q(14),
      Q => \dividend0_reg_n_1_[14]\,
      R => '0'
    );
\dividend0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => Q(15),
      Q => \dividend0_reg_n_1_[15]\,
      R => '0'
    );
\dividend0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => Q(16),
      Q => \dividend0_reg_n_1_[16]\,
      R => '0'
    );
\dividend0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => Q(17),
      Q => \dividend0_reg_n_1_[17]\,
      R => '0'
    );
\dividend0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => Q(18),
      Q => \dividend0_reg_n_1_[18]\,
      R => '0'
    );
\dividend0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => Q(19),
      Q => \dividend0_reg_n_1_[19]\,
      R => '0'
    );
\dividend0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => Q(1),
      Q => \dividend0_reg_n_1_[1]\,
      R => '0'
    );
\dividend0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => Q(20),
      Q => \dividend0_reg_n_1_[20]\,
      R => '0'
    );
\dividend0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => Q(21),
      Q => \dividend0_reg_n_1_[21]\,
      R => '0'
    );
\dividend0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => Q(22),
      Q => \dividend0_reg_n_1_[22]\,
      R => '0'
    );
\dividend0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => Q(23),
      Q => \dividend0_reg_n_1_[23]\,
      R => '0'
    );
\dividend0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => Q(24),
      Q => \dividend0_reg_n_1_[24]\,
      R => '0'
    );
\dividend0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => Q(25),
      Q => \dividend0_reg_n_1_[25]\,
      R => '0'
    );
\dividend0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => Q(26),
      Q => \dividend0_reg_n_1_[26]\,
      R => '0'
    );
\dividend0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => Q(27),
      Q => \dividend0_reg_n_1_[27]\,
      R => '0'
    );
\dividend0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => Q(28),
      Q => \dividend0_reg_n_1_[28]\,
      R => '0'
    );
\dividend0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => Q(29),
      Q => \dividend0_reg_n_1_[29]\,
      R => '0'
    );
\dividend0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => Q(2),
      Q => \dividend0_reg_n_1_[2]\,
      R => '0'
    );
\dividend0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => Q(30),
      Q => \dividend0_reg_n_1_[30]\,
      R => '0'
    );
\dividend0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => Q(31),
      Q => \dividend0_reg_n_1_[31]\,
      R => '0'
    );
\dividend0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => Q(3),
      Q => \dividend0_reg_n_1_[3]\,
      R => '0'
    );
\dividend0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => Q(4),
      Q => \dividend0_reg_n_1_[4]\,
      R => '0'
    );
\dividend0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => Q(5),
      Q => \dividend0_reg_n_1_[5]\,
      R => '0'
    );
\dividend0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => Q(6),
      Q => \dividend0_reg_n_1_[6]\,
      R => '0'
    );
\dividend0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => Q(7),
      Q => \dividend0_reg_n_1_[7]\,
      R => '0'
    );
\dividend0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => Q(8),
      Q => \dividend0_reg_n_1_[8]\,
      R => '0'
    );
\dividend0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => Q(9),
      Q => \dividend0_reg_n_1_[9]\,
      R => '0'
    );
\dividend_tmp[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[9]\,
      I1 => dividend_tmp(9),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[10]_i_1__0_n_1\
    );
\dividend_tmp[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[10]\,
      I1 => dividend_tmp(10),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[11]_i_1__0_n_1\
    );
\dividend_tmp[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[11]\,
      I1 => dividend_tmp(11),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[12]_i_1__0_n_1\
    );
\dividend_tmp[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[12]\,
      I1 => dividend_tmp(12),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[13]_i_1__0_n_1\
    );
\dividend_tmp[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[13]\,
      I1 => dividend_tmp(13),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[14]_i_1__0_n_1\
    );
\dividend_tmp[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[14]\,
      I1 => dividend_tmp(14),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[15]_i_1__0_n_1\
    );
\dividend_tmp[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[15]\,
      I1 => dividend_tmp(15),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[16]_i_1__0_n_1\
    );
\dividend_tmp[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[16]\,
      I1 => dividend_tmp(16),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[17]_i_1__0_n_1\
    );
\dividend_tmp[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[17]\,
      I1 => dividend_tmp(17),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[18]_i_1__0_n_1\
    );
\dividend_tmp[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[18]\,
      I1 => dividend_tmp(18),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[19]_i_1__0_n_1\
    );
\dividend_tmp[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[0]\,
      I1 => dividend_tmp(0),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[1]_i_1__0_n_1\
    );
\dividend_tmp[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[19]\,
      I1 => dividend_tmp(19),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[20]_i_1__0_n_1\
    );
\dividend_tmp[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[20]\,
      I1 => dividend_tmp(20),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[21]_i_1__0_n_1\
    );
\dividend_tmp[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[21]\,
      I1 => dividend_tmp(21),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[22]_i_1__0_n_1\
    );
\dividend_tmp[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[22]\,
      I1 => dividend_tmp(22),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[23]_i_1__0_n_1\
    );
\dividend_tmp[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[23]\,
      I1 => dividend_tmp(23),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[24]_i_1__0_n_1\
    );
\dividend_tmp[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[24]\,
      I1 => dividend_tmp(24),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[25]_i_1__0_n_1\
    );
\dividend_tmp[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[25]\,
      I1 => dividend_tmp(25),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[26]_i_1__0_n_1\
    );
\dividend_tmp[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[26]\,
      I1 => dividend_tmp(26),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[27]_i_1__0_n_1\
    );
\dividend_tmp[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[27]\,
      I1 => dividend_tmp(27),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[28]_i_1__0_n_1\
    );
\dividend_tmp[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[28]\,
      I1 => dividend_tmp(28),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[29]_i_1__0_n_1\
    );
\dividend_tmp[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[1]\,
      I1 => dividend_tmp(1),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[2]_i_1__0_n_1\
    );
\dividend_tmp[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[29]\,
      I1 => dividend_tmp(29),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[30]_i_1__0_n_1\
    );
\dividend_tmp[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[30]\,
      I1 => dividend_tmp(30),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[31]_i_1__0_n_1\
    );
\dividend_tmp[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[2]\,
      I1 => dividend_tmp(2),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[3]_i_1__0_n_1\
    );
\dividend_tmp[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[3]\,
      I1 => dividend_tmp(3),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[4]_i_1__0_n_1\
    );
\dividend_tmp[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[4]\,
      I1 => dividend_tmp(4),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[5]_i_1__0_n_1\
    );
\dividend_tmp[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[5]\,
      I1 => dividend_tmp(5),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[6]_i_1__0_n_1\
    );
\dividend_tmp[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[6]\,
      I1 => dividend_tmp(6),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[7]_i_1__0_n_1\
    );
\dividend_tmp[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[7]\,
      I1 => dividend_tmp(7),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[8]_i_1__0_n_1\
    );
\dividend_tmp[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[8]\,
      I1 => dividend_tmp(8),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[9]_i_1__0_n_1\
    );
\dividend_tmp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_2_out(0),
      Q => dividend_tmp(0),
      R => '0'
    );
\dividend_tmp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[10]_i_1__0_n_1\,
      Q => dividend_tmp(10),
      R => '0'
    );
\dividend_tmp_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[11]_i_1__0_n_1\,
      Q => dividend_tmp(11),
      R => '0'
    );
\dividend_tmp_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[12]_i_1__0_n_1\,
      Q => dividend_tmp(12),
      R => '0'
    );
\dividend_tmp_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[13]_i_1__0_n_1\,
      Q => dividend_tmp(13),
      R => '0'
    );
\dividend_tmp_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[14]_i_1__0_n_1\,
      Q => dividend_tmp(14),
      R => '0'
    );
\dividend_tmp_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[15]_i_1__0_n_1\,
      Q => dividend_tmp(15),
      R => '0'
    );
\dividend_tmp_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[16]_i_1__0_n_1\,
      Q => dividend_tmp(16),
      R => '0'
    );
\dividend_tmp_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[17]_i_1__0_n_1\,
      Q => dividend_tmp(17),
      R => '0'
    );
\dividend_tmp_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[18]_i_1__0_n_1\,
      Q => dividend_tmp(18),
      R => '0'
    );
\dividend_tmp_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[19]_i_1__0_n_1\,
      Q => dividend_tmp(19),
      R => '0'
    );
\dividend_tmp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[1]_i_1__0_n_1\,
      Q => dividend_tmp(1),
      R => '0'
    );
\dividend_tmp_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[20]_i_1__0_n_1\,
      Q => dividend_tmp(20),
      R => '0'
    );
\dividend_tmp_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[21]_i_1__0_n_1\,
      Q => dividend_tmp(21),
      R => '0'
    );
\dividend_tmp_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[22]_i_1__0_n_1\,
      Q => dividend_tmp(22),
      R => '0'
    );
\dividend_tmp_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[23]_i_1__0_n_1\,
      Q => dividend_tmp(23),
      R => '0'
    );
\dividend_tmp_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[24]_i_1__0_n_1\,
      Q => dividend_tmp(24),
      R => '0'
    );
\dividend_tmp_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[25]_i_1__0_n_1\,
      Q => dividend_tmp(25),
      R => '0'
    );
\dividend_tmp_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[26]_i_1__0_n_1\,
      Q => dividend_tmp(26),
      R => '0'
    );
\dividend_tmp_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[27]_i_1__0_n_1\,
      Q => dividend_tmp(27),
      R => '0'
    );
\dividend_tmp_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[28]_i_1__0_n_1\,
      Q => dividend_tmp(28),
      R => '0'
    );
\dividend_tmp_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[29]_i_1__0_n_1\,
      Q => dividend_tmp(29),
      R => '0'
    );
\dividend_tmp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[2]_i_1__0_n_1\,
      Q => dividend_tmp(2),
      R => '0'
    );
\dividend_tmp_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[30]_i_1__0_n_1\,
      Q => dividend_tmp(30),
      R => '0'
    );
\dividend_tmp_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[31]_i_1__0_n_1\,
      Q => dividend_tmp(31),
      R => '0'
    );
\dividend_tmp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[3]_i_1__0_n_1\,
      Q => dividend_tmp(3),
      R => '0'
    );
\dividend_tmp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[4]_i_1__0_n_1\,
      Q => dividend_tmp(4),
      R => '0'
    );
\dividend_tmp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[5]_i_1__0_n_1\,
      Q => dividend_tmp(5),
      R => '0'
    );
\dividend_tmp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[6]_i_1__0_n_1\,
      Q => dividend_tmp(6),
      R => '0'
    );
\dividend_tmp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[7]_i_1__0_n_1\,
      Q => dividend_tmp(7),
      R => '0'
    );
\dividend_tmp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[8]_i_1__0_n_1\,
      Q => dividend_tmp(8),
      R => '0'
    );
\dividend_tmp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[9]_i_1__0_n_1\,
      Q => dividend_tmp(9),
      R => '0'
    );
\r_stage_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_stage_reg[0]_0\(0),
      Q => \r_stage_reg_n_1_[0]\,
      R => ap_rst
    );
\r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11101",
      CE => '1',
      CLK => ap_clk,
      D => \r_stage_reg_n_1_[0]\,
      Q => \r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_n_1\,
      Q31 => \NLW_r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_Q31_UNCONNECTED\
    );
\r_stage_reg[31]_grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_29\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_n_1\,
      Q => \r_stage_reg[31]_grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_29_n_1\,
      R => '0'
    );
\r_stage_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_gate_n_1,
      Q => E(0),
      R => ap_rst
    );
r_stage_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_stage_reg[31]_grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_29_n_1\,
      I1 => \r_stage_reg[32]_0\,
      O => r_stage_reg_gate_n_1
    );
\remd_tmp[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \dividend0_reg_n_1_[31]\,
      I1 => dividend_tmp(31),
      I2 => \r_stage_reg_n_1_[0]\,
      I3 => p_0_in,
      I4 => cal_tmp_carry_n_8,
      O => \remd_tmp[0]_i_1__0_n_1\
    );
\remd_tmp[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[9]_0\(9),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__1_n_6\,
      O => \remd_tmp[10]_i_1__0_n_1\
    );
\remd_tmp[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[10]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__1_n_5\,
      O => \remd_tmp[11]_i_1__0_n_1\
    );
\remd_tmp[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[11]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__2_n_8\,
      O => \remd_tmp[12]_i_1__0_n_1\
    );
\remd_tmp[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[12]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__2_n_7\,
      O => \remd_tmp[13]_i_1__0_n_1\
    );
\remd_tmp[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[13]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__2_n_6\,
      O => \remd_tmp[14]_i_1__0_n_1\
    );
\remd_tmp[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[14]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__2_n_5\,
      O => \remd_tmp[15]_i_1__0_n_1\
    );
\remd_tmp[16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[15]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__3_n_8\,
      O => \remd_tmp[16]_i_1__0_n_1\
    );
\remd_tmp[17]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[16]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__3_n_7\,
      O => \remd_tmp[17]_i_1__0_n_1\
    );
\remd_tmp[18]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[17]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__3_n_6\,
      O => \remd_tmp[18]_i_1__0_n_1\
    );
\remd_tmp[19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[18]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__3_n_5\,
      O => \remd_tmp[19]_i_1__0_n_1\
    );
\remd_tmp[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[9]_0\(0),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => cal_tmp_carry_n_7,
      O => \remd_tmp[1]_i_1__0_n_1\
    );
\remd_tmp[20]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[19]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__4_n_8\,
      O => \remd_tmp[20]_i_1__0_n_1\
    );
\remd_tmp[21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[20]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__4_n_7\,
      O => \remd_tmp[21]_i_1__0_n_1\
    );
\remd_tmp[22]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[21]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__4_n_6\,
      O => \remd_tmp[22]_i_1__0_n_1\
    );
\remd_tmp[23]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[22]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__4_n_5\,
      O => \remd_tmp[23]_i_1__0_n_1\
    );
\remd_tmp[24]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[23]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__5_n_8\,
      O => \remd_tmp[24]_i_1__0_n_1\
    );
\remd_tmp[25]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[24]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__5_n_7\,
      O => \remd_tmp[25]_i_1__0_n_1\
    );
\remd_tmp[26]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[25]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__5_n_6\,
      O => \remd_tmp[26]_i_1__0_n_1\
    );
\remd_tmp[27]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[26]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__5_n_5\,
      O => \remd_tmp[27]_i_1__0_n_1\
    );
\remd_tmp[28]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[27]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__6_n_8\,
      O => \remd_tmp[28]_i_1__0_n_1\
    );
\remd_tmp[29]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[28]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__6_n_7\,
      O => \remd_tmp[29]_i_1__0_n_1\
    );
\remd_tmp[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[9]_0\(1),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => cal_tmp_carry_n_6,
      O => \remd_tmp[2]_i_1__0_n_1\
    );
\remd_tmp[30]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[29]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__6_n_6\,
      O => \remd_tmp[30]_i_1__0_n_1\
    );
\remd_tmp[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[9]_0\(2),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => cal_tmp_carry_n_5,
      O => \remd_tmp[3]_i_1__0_n_1\
    );
\remd_tmp[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[9]_0\(3),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__0_n_8\,
      O => \remd_tmp[4]_i_1__0_n_1\
    );
\remd_tmp[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[9]_0\(4),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__0_n_7\,
      O => \remd_tmp[5]_i_1__0_n_1\
    );
\remd_tmp[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[9]_0\(5),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__0_n_6\,
      O => \remd_tmp[6]_i_1__0_n_1\
    );
\remd_tmp[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[9]_0\(6),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__0_n_5\,
      O => \remd_tmp[7]_i_1__0_n_1\
    );
\remd_tmp[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[9]_0\(7),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__1_n_8\,
      O => \remd_tmp[8]_i_1__0_n_1\
    );
\remd_tmp[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[9]_0\(8),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__1_n_7\,
      O => \remd_tmp[9]_i_1__0_n_1\
    );
\remd_tmp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[0]_i_1__0_n_1\,
      Q => \^remd_tmp_reg[9]_0\(0),
      R => '0'
    );
\remd_tmp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[10]_i_1__0_n_1\,
      Q => \remd_tmp_reg_n_1_[10]\,
      R => '0'
    );
\remd_tmp_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[11]_i_1__0_n_1\,
      Q => \remd_tmp_reg_n_1_[11]\,
      R => '0'
    );
\remd_tmp_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[12]_i_1__0_n_1\,
      Q => \remd_tmp_reg_n_1_[12]\,
      R => '0'
    );
\remd_tmp_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[13]_i_1__0_n_1\,
      Q => \remd_tmp_reg_n_1_[13]\,
      R => '0'
    );
\remd_tmp_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[14]_i_1__0_n_1\,
      Q => \remd_tmp_reg_n_1_[14]\,
      R => '0'
    );
\remd_tmp_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[15]_i_1__0_n_1\,
      Q => \remd_tmp_reg_n_1_[15]\,
      R => '0'
    );
\remd_tmp_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[16]_i_1__0_n_1\,
      Q => \remd_tmp_reg_n_1_[16]\,
      R => '0'
    );
\remd_tmp_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[17]_i_1__0_n_1\,
      Q => \remd_tmp_reg_n_1_[17]\,
      R => '0'
    );
\remd_tmp_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[18]_i_1__0_n_1\,
      Q => \remd_tmp_reg_n_1_[18]\,
      R => '0'
    );
\remd_tmp_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[19]_i_1__0_n_1\,
      Q => \remd_tmp_reg_n_1_[19]\,
      R => '0'
    );
\remd_tmp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[1]_i_1__0_n_1\,
      Q => \^remd_tmp_reg[9]_0\(1),
      R => '0'
    );
\remd_tmp_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[20]_i_1__0_n_1\,
      Q => \remd_tmp_reg_n_1_[20]\,
      R => '0'
    );
\remd_tmp_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[21]_i_1__0_n_1\,
      Q => \remd_tmp_reg_n_1_[21]\,
      R => '0'
    );
\remd_tmp_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[22]_i_1__0_n_1\,
      Q => \remd_tmp_reg_n_1_[22]\,
      R => '0'
    );
\remd_tmp_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[23]_i_1__0_n_1\,
      Q => \remd_tmp_reg_n_1_[23]\,
      R => '0'
    );
\remd_tmp_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[24]_i_1__0_n_1\,
      Q => \remd_tmp_reg_n_1_[24]\,
      R => '0'
    );
\remd_tmp_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[25]_i_1__0_n_1\,
      Q => \remd_tmp_reg_n_1_[25]\,
      R => '0'
    );
\remd_tmp_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[26]_i_1__0_n_1\,
      Q => \remd_tmp_reg_n_1_[26]\,
      R => '0'
    );
\remd_tmp_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[27]_i_1__0_n_1\,
      Q => \remd_tmp_reg_n_1_[27]\,
      R => '0'
    );
\remd_tmp_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[28]_i_1__0_n_1\,
      Q => \remd_tmp_reg_n_1_[28]\,
      R => '0'
    );
\remd_tmp_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[29]_i_1__0_n_1\,
      Q => \remd_tmp_reg_n_1_[29]\,
      R => '0'
    );
\remd_tmp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[2]_i_1__0_n_1\,
      Q => \^remd_tmp_reg[9]_0\(2),
      R => '0'
    );
\remd_tmp_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[30]_i_1__0_n_1\,
      Q => \remd_tmp_reg_n_1_[30]\,
      R => '0'
    );
\remd_tmp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[3]_i_1__0_n_1\,
      Q => \^remd_tmp_reg[9]_0\(3),
      R => '0'
    );
\remd_tmp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[4]_i_1__0_n_1\,
      Q => \^remd_tmp_reg[9]_0\(4),
      R => '0'
    );
\remd_tmp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[5]_i_1__0_n_1\,
      Q => \^remd_tmp_reg[9]_0\(5),
      R => '0'
    );
\remd_tmp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[6]_i_1__0_n_1\,
      Q => \^remd_tmp_reg[9]_0\(6),
      R => '0'
    );
\remd_tmp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[7]_i_1__0_n_1\,
      Q => \^remd_tmp_reg[9]_0\(7),
      R => '0'
    );
\remd_tmp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[8]_i_1__0_n_1\,
      Q => \^remd_tmp_reg[9]_0\(8),
      R => '0'
    );
\remd_tmp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[9]_i_1__0_n_1\,
      Q => \^remd_tmp_reg[9]_0\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_u_23 is
  port (
    \r_stage_reg[32]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_rst : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \r_stage_reg[32]_1\ : in STD_LOGIC;
    \dividend0_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \divisor0_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_u_23 : entity is "send_frame_urem_3bkb_div_u";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_u_23;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_u_23 is
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \cal_tmp_carry__0_i_5__5_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__0_i_6__5_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__0_i_7__5_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__0_i_8__5_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_3__7_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_4__7_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_5__5_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_6__5_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_1__7_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_2__7_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_3__7_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_4__7_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__3_i_1__7_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__3_i_2__7_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__3_i_3__7_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__3_i_4__7_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__4_i_1__7_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__4_i_2__7_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__4_i_3__7_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__4_i_4__7_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__5_i_1__7_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__5_i_2__7_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__5_i_3__7_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__5_i_4__7_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__6_i_1__7_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__6_i_2__7_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__6_i_3__7_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__6_i_4__7_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry_i_5__5_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry_i_6__5_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry_i_7__5_n_1\ : STD_LOGIC;
  signal cal_tmp_carry_i_8_n_1 : STD_LOGIC;
  signal cal_tmp_carry_n_1 : STD_LOGIC;
  signal cal_tmp_carry_n_2 : STD_LOGIC;
  signal cal_tmp_carry_n_3 : STD_LOGIC;
  signal cal_tmp_carry_n_4 : STD_LOGIC;
  signal cal_tmp_carry_n_5 : STD_LOGIC;
  signal cal_tmp_carry_n_6 : STD_LOGIC;
  signal cal_tmp_carry_n_7 : STD_LOGIC;
  signal cal_tmp_carry_n_8 : STD_LOGIC;
  signal dividend0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dividend_tmp : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \dividend_tmp[10]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[11]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[12]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[13]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[14]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[15]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[16]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[17]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[18]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[19]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[1]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[20]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[21]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[22]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[23]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[24]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[25]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[26]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[27]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[28]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[29]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[2]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[30]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[31]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[3]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[4]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[5]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[6]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[7]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[8]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[9]_i_1_n_1\ : STD_LOGIC;
  signal divisor0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal p_1_in0 : STD_LOGIC;
  signal p_2_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_n_1\ : STD_LOGIC;
  signal \r_stage_reg[31]_grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_29_n_1\ : STD_LOGIC;
  signal r_stage_reg_gate_n_1 : STD_LOGIC;
  signal \r_stage_reg_n_1_[0]\ : STD_LOGIC;
  signal remd_tmp : STD_LOGIC_VECTOR ( 30 downto 10 );
  signal \remd_tmp[0]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[10]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[11]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[12]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[13]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[14]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[15]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[16]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[17]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[18]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[19]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[1]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[20]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[21]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[22]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[23]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[24]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[25]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[26]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[27]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[28]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[29]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[2]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[30]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[3]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[4]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[5]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[6]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[7]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[8]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[9]_i_1_n_1\ : STD_LOGIC;
  signal remd_tmp_mux : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_cal_tmp_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cal_tmp_carry__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cal_tmp_carry__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dividend_tmp[10]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \dividend_tmp[11]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \dividend_tmp[12]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \dividend_tmp[13]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \dividend_tmp[14]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \dividend_tmp[15]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \dividend_tmp[16]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \dividend_tmp[17]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \dividend_tmp[18]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \dividend_tmp[19]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \dividend_tmp[1]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \dividend_tmp[20]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \dividend_tmp[21]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \dividend_tmp[22]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \dividend_tmp[23]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \dividend_tmp[24]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \dividend_tmp[25]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \dividend_tmp[26]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \dividend_tmp[27]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \dividend_tmp[28]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \dividend_tmp[29]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \dividend_tmp[2]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \dividend_tmp[31]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \dividend_tmp[3]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \dividend_tmp[4]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \dividend_tmp[5]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \dividend_tmp[6]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \dividend_tmp[7]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \dividend_tmp[8]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \dividend_tmp[9]_i_1\ : label is "soft_lutpair240";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28\ : label is "inst/\grp_ma_unitdatax_request_fu_344/grp_random_int_gen_fu_295/send_frame_urem_3bkb_U23/send_frame_urem_3bkb_div_U/send_frame_urem_3bkb_div_u_0/r_stage_reg ";
  attribute srl_name : string;
  attribute srl_name of \r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28\ : label is "inst/\grp_ma_unitdatax_request_fu_344/grp_random_int_gen_fu_295/send_frame_urem_3bkb_U23/send_frame_urem_3bkb_div_U/send_frame_urem_3bkb_div_u_0/r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28 ";
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
cal_tmp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => cal_tmp_carry_n_1,
      CO(2) => cal_tmp_carry_n_2,
      CO(1) => cal_tmp_carry_n_3,
      CO(0) => cal_tmp_carry_n_4,
      CYINIT => '1',
      DI(3 downto 1) => remd_tmp_mux(2 downto 0),
      DI(0) => p_1_in0,
      O(3) => cal_tmp_carry_n_5,
      O(2) => cal_tmp_carry_n_6,
      O(1) => cal_tmp_carry_n_7,
      O(0) => cal_tmp_carry_n_8,
      S(3) => \cal_tmp_carry_i_5__5_n_1\,
      S(2) => \cal_tmp_carry_i_6__5_n_1\,
      S(1) => \cal_tmp_carry_i_7__5_n_1\,
      S(0) => cal_tmp_carry_i_8_n_1
    );
\cal_tmp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => cal_tmp_carry_n_1,
      CO(3) => \cal_tmp_carry__0_n_1\,
      CO(2) => \cal_tmp_carry__0_n_2\,
      CO(1) => \cal_tmp_carry__0_n_3\,
      CO(0) => \cal_tmp_carry__0_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => remd_tmp_mux(6 downto 3),
      O(3) => \cal_tmp_carry__0_n_5\,
      O(2) => \cal_tmp_carry__0_n_6\,
      O(1) => \cal_tmp_carry__0_n_7\,
      O(0) => \cal_tmp_carry__0_n_8\,
      S(3) => \cal_tmp_carry__0_i_5__5_n_1\,
      S(2) => \cal_tmp_carry__0_i_6__5_n_1\,
      S(1) => \cal_tmp_carry__0_i_7__5_n_1\,
      S(0) => \cal_tmp_carry__0_i_8__5_n_1\
    );
\cal_tmp_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \r_stage_reg_n_1_[0]\,
      O => remd_tmp_mux(6)
    );
\cal_tmp_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      I1 => \r_stage_reg_n_1_[0]\,
      O => remd_tmp_mux(5)
    );
\cal_tmp_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \r_stage_reg_n_1_[0]\,
      O => remd_tmp_mux(4)
    );
\cal_tmp_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \r_stage_reg_n_1_[0]\,
      O => remd_tmp_mux(3)
    );
\cal_tmp_carry__0_i_5__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^q\(6),
      I2 => divisor0(7),
      O => \cal_tmp_carry__0_i_5__5_n_1\
    );
\cal_tmp_carry__0_i_6__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^q\(5),
      I2 => divisor0(6),
      O => \cal_tmp_carry__0_i_6__5_n_1\
    );
\cal_tmp_carry__0_i_7__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^q\(4),
      I2 => divisor0(5),
      O => \cal_tmp_carry__0_i_7__5_n_1\
    );
\cal_tmp_carry__0_i_8__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^q\(3),
      I2 => divisor0(4),
      O => \cal_tmp_carry__0_i_8__5_n_1\
    );
\cal_tmp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__0_n_1\,
      CO(3) => \cal_tmp_carry__1_n_1\,
      CO(2) => \cal_tmp_carry__1_n_2\,
      CO(1) => \cal_tmp_carry__1_n_3\,
      CO(0) => \cal_tmp_carry__1_n_4\,
      CYINIT => '0',
      DI(3 downto 2) => B"11",
      DI(1 downto 0) => remd_tmp_mux(8 downto 7),
      O(3) => \cal_tmp_carry__1_n_5\,
      O(2) => \cal_tmp_carry__1_n_6\,
      O(1) => \cal_tmp_carry__1_n_7\,
      O(0) => \cal_tmp_carry__1_n_8\,
      S(3) => \cal_tmp_carry__1_i_3__7_n_1\,
      S(2) => \cal_tmp_carry__1_i_4__7_n_1\,
      S(1) => \cal_tmp_carry__1_i_5__5_n_1\,
      S(0) => \cal_tmp_carry__1_i_6__5_n_1\
    );
\cal_tmp_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(8),
      I1 => \r_stage_reg_n_1_[0]\,
      O => remd_tmp_mux(8)
    );
\cal_tmp_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(7),
      I1 => \r_stage_reg_n_1_[0]\,
      O => remd_tmp_mux(7)
    );
\cal_tmp_carry__1_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => remd_tmp(10),
      O => \cal_tmp_carry__1_i_3__7_n_1\
    );
\cal_tmp_carry__1_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^q\(9),
      O => \cal_tmp_carry__1_i_4__7_n_1\
    );
\cal_tmp_carry__1_i_5__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^q\(8),
      I2 => divisor0(9),
      O => \cal_tmp_carry__1_i_5__5_n_1\
    );
\cal_tmp_carry__1_i_6__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^q\(7),
      I2 => divisor0(8),
      O => \cal_tmp_carry__1_i_6__5_n_1\
    );
\cal_tmp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__1_n_1\,
      CO(3) => \cal_tmp_carry__2_n_1\,
      CO(2) => \cal_tmp_carry__2_n_2\,
      CO(1) => \cal_tmp_carry__2_n_3\,
      CO(0) => \cal_tmp_carry__2_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cal_tmp_carry__2_n_5\,
      O(2) => \cal_tmp_carry__2_n_6\,
      O(1) => \cal_tmp_carry__2_n_7\,
      O(0) => \cal_tmp_carry__2_n_8\,
      S(3) => \cal_tmp_carry__2_i_1__7_n_1\,
      S(2) => \cal_tmp_carry__2_i_2__7_n_1\,
      S(1) => \cal_tmp_carry__2_i_3__7_n_1\,
      S(0) => \cal_tmp_carry__2_i_4__7_n_1\
    );
\cal_tmp_carry__2_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => remd_tmp(14),
      O => \cal_tmp_carry__2_i_1__7_n_1\
    );
\cal_tmp_carry__2_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => remd_tmp(13),
      O => \cal_tmp_carry__2_i_2__7_n_1\
    );
\cal_tmp_carry__2_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => remd_tmp(12),
      O => \cal_tmp_carry__2_i_3__7_n_1\
    );
\cal_tmp_carry__2_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => remd_tmp(11),
      O => \cal_tmp_carry__2_i_4__7_n_1\
    );
\cal_tmp_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__2_n_1\,
      CO(3) => \cal_tmp_carry__3_n_1\,
      CO(2) => \cal_tmp_carry__3_n_2\,
      CO(1) => \cal_tmp_carry__3_n_3\,
      CO(0) => \cal_tmp_carry__3_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cal_tmp_carry__3_n_5\,
      O(2) => \cal_tmp_carry__3_n_6\,
      O(1) => \cal_tmp_carry__3_n_7\,
      O(0) => \cal_tmp_carry__3_n_8\,
      S(3) => \cal_tmp_carry__3_i_1__7_n_1\,
      S(2) => \cal_tmp_carry__3_i_2__7_n_1\,
      S(1) => \cal_tmp_carry__3_i_3__7_n_1\,
      S(0) => \cal_tmp_carry__3_i_4__7_n_1\
    );
\cal_tmp_carry__3_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => remd_tmp(18),
      O => \cal_tmp_carry__3_i_1__7_n_1\
    );
\cal_tmp_carry__3_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => remd_tmp(17),
      O => \cal_tmp_carry__3_i_2__7_n_1\
    );
\cal_tmp_carry__3_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => remd_tmp(16),
      O => \cal_tmp_carry__3_i_3__7_n_1\
    );
\cal_tmp_carry__3_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => remd_tmp(15),
      O => \cal_tmp_carry__3_i_4__7_n_1\
    );
\cal_tmp_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__3_n_1\,
      CO(3) => \cal_tmp_carry__4_n_1\,
      CO(2) => \cal_tmp_carry__4_n_2\,
      CO(1) => \cal_tmp_carry__4_n_3\,
      CO(0) => \cal_tmp_carry__4_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cal_tmp_carry__4_n_5\,
      O(2) => \cal_tmp_carry__4_n_6\,
      O(1) => \cal_tmp_carry__4_n_7\,
      O(0) => \cal_tmp_carry__4_n_8\,
      S(3) => \cal_tmp_carry__4_i_1__7_n_1\,
      S(2) => \cal_tmp_carry__4_i_2__7_n_1\,
      S(1) => \cal_tmp_carry__4_i_3__7_n_1\,
      S(0) => \cal_tmp_carry__4_i_4__7_n_1\
    );
\cal_tmp_carry__4_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => remd_tmp(22),
      O => \cal_tmp_carry__4_i_1__7_n_1\
    );
\cal_tmp_carry__4_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => remd_tmp(21),
      O => \cal_tmp_carry__4_i_2__7_n_1\
    );
\cal_tmp_carry__4_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => remd_tmp(20),
      O => \cal_tmp_carry__4_i_3__7_n_1\
    );
\cal_tmp_carry__4_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => remd_tmp(19),
      O => \cal_tmp_carry__4_i_4__7_n_1\
    );
\cal_tmp_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__4_n_1\,
      CO(3) => \cal_tmp_carry__5_n_1\,
      CO(2) => \cal_tmp_carry__5_n_2\,
      CO(1) => \cal_tmp_carry__5_n_3\,
      CO(0) => \cal_tmp_carry__5_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cal_tmp_carry__5_n_5\,
      O(2) => \cal_tmp_carry__5_n_6\,
      O(1) => \cal_tmp_carry__5_n_7\,
      O(0) => \cal_tmp_carry__5_n_8\,
      S(3) => \cal_tmp_carry__5_i_1__7_n_1\,
      S(2) => \cal_tmp_carry__5_i_2__7_n_1\,
      S(1) => \cal_tmp_carry__5_i_3__7_n_1\,
      S(0) => \cal_tmp_carry__5_i_4__7_n_1\
    );
\cal_tmp_carry__5_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => remd_tmp(26),
      O => \cal_tmp_carry__5_i_1__7_n_1\
    );
\cal_tmp_carry__5_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => remd_tmp(25),
      O => \cal_tmp_carry__5_i_2__7_n_1\
    );
\cal_tmp_carry__5_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => remd_tmp(24),
      O => \cal_tmp_carry__5_i_3__7_n_1\
    );
\cal_tmp_carry__5_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => remd_tmp(23),
      O => \cal_tmp_carry__5_i_4__7_n_1\
    );
\cal_tmp_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__5_n_1\,
      CO(3) => p_2_out(0),
      CO(2) => \cal_tmp_carry__6_n_2\,
      CO(1) => \cal_tmp_carry__6_n_3\,
      CO(0) => \cal_tmp_carry__6_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \NLW_cal_tmp_carry__6_O_UNCONNECTED\(3),
      O(2) => \cal_tmp_carry__6_n_6\,
      O(1) => \cal_tmp_carry__6_n_7\,
      O(0) => \cal_tmp_carry__6_n_8\,
      S(3) => \cal_tmp_carry__6_i_1__7_n_1\,
      S(2) => \cal_tmp_carry__6_i_2__7_n_1\,
      S(1) => \cal_tmp_carry__6_i_3__7_n_1\,
      S(0) => \cal_tmp_carry__6_i_4__7_n_1\
    );
\cal_tmp_carry__6_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => remd_tmp(30),
      O => \cal_tmp_carry__6_i_1__7_n_1\
    );
\cal_tmp_carry__6_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => remd_tmp(29),
      O => \cal_tmp_carry__6_i_2__7_n_1\
    );
\cal_tmp_carry__6_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => remd_tmp(28),
      O => \cal_tmp_carry__6_i_3__7_n_1\
    );
\cal_tmp_carry__6_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => remd_tmp(27),
      O => \cal_tmp_carry__6_i_4__7_n_1\
    );
\cal_tmp_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => p_2_out(0),
      CO(3 downto 0) => \NLW_cal_tmp_carry__7_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_cal_tmp_carry__7_O_UNCONNECTED\(3 downto 1),
      O(0) => p_0_in,
      S(3 downto 0) => B"0001"
    );
cal_tmp_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \r_stage_reg_n_1_[0]\,
      O => remd_tmp_mux(2)
    );
cal_tmp_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \r_stage_reg_n_1_[0]\,
      O => remd_tmp_mux(1)
    );
cal_tmp_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \r_stage_reg_n_1_[0]\,
      O => remd_tmp_mux(0)
    );
cal_tmp_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dividend0(31),
      I1 => dividend_tmp(31),
      I2 => \r_stage_reg_n_1_[0]\,
      O => p_1_in0
    );
\cal_tmp_carry_i_5__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^q\(2),
      I2 => divisor0(3),
      O => \cal_tmp_carry_i_5__5_n_1\
    );
\cal_tmp_carry_i_6__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^q\(1),
      I2 => divisor0(2),
      O => \cal_tmp_carry_i_6__5_n_1\
    );
\cal_tmp_carry_i_7__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => divisor0(1),
      O => \cal_tmp_carry_i_7__5_n_1\
    );
cal_tmp_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => dividend_tmp(31),
      I2 => dividend0(31),
      I3 => divisor0(0),
      O => cal_tmp_carry_i_8_n_1
    );
\dividend0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[31]_0\(0),
      Q => dividend0(0),
      R => '0'
    );
\dividend0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[31]_0\(10),
      Q => dividend0(10),
      R => '0'
    );
\dividend0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[31]_0\(11),
      Q => dividend0(11),
      R => '0'
    );
\dividend0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[31]_0\(12),
      Q => dividend0(12),
      R => '0'
    );
\dividend0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[31]_0\(13),
      Q => dividend0(13),
      R => '0'
    );
\dividend0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[31]_0\(14),
      Q => dividend0(14),
      R => '0'
    );
\dividend0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[31]_0\(15),
      Q => dividend0(15),
      R => '0'
    );
\dividend0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[31]_0\(16),
      Q => dividend0(16),
      R => '0'
    );
\dividend0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[31]_0\(17),
      Q => dividend0(17),
      R => '0'
    );
\dividend0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[31]_0\(18),
      Q => dividend0(18),
      R => '0'
    );
\dividend0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[31]_0\(19),
      Q => dividend0(19),
      R => '0'
    );
\dividend0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[31]_0\(1),
      Q => dividend0(1),
      R => '0'
    );
\dividend0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[31]_0\(20),
      Q => dividend0(20),
      R => '0'
    );
\dividend0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[31]_0\(21),
      Q => dividend0(21),
      R => '0'
    );
\dividend0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[31]_0\(22),
      Q => dividend0(22),
      R => '0'
    );
\dividend0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[31]_0\(23),
      Q => dividend0(23),
      R => '0'
    );
\dividend0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[31]_0\(24),
      Q => dividend0(24),
      R => '0'
    );
\dividend0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[31]_0\(25),
      Q => dividend0(25),
      R => '0'
    );
\dividend0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[31]_0\(26),
      Q => dividend0(26),
      R => '0'
    );
\dividend0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[31]_0\(27),
      Q => dividend0(27),
      R => '0'
    );
\dividend0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[31]_0\(28),
      Q => dividend0(28),
      R => '0'
    );
\dividend0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[31]_0\(29),
      Q => dividend0(29),
      R => '0'
    );
\dividend0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[31]_0\(2),
      Q => dividend0(2),
      R => '0'
    );
\dividend0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[31]_0\(30),
      Q => dividend0(30),
      R => '0'
    );
\dividend0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[31]_0\(31),
      Q => dividend0(31),
      R => '0'
    );
\dividend0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[31]_0\(3),
      Q => dividend0(3),
      R => '0'
    );
\dividend0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[31]_0\(4),
      Q => dividend0(4),
      R => '0'
    );
\dividend0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[31]_0\(5),
      Q => dividend0(5),
      R => '0'
    );
\dividend0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[31]_0\(6),
      Q => dividend0(6),
      R => '0'
    );
\dividend0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[31]_0\(7),
      Q => dividend0(7),
      R => '0'
    );
\dividend0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[31]_0\(8),
      Q => dividend0(8),
      R => '0'
    );
\dividend0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[31]_0\(9),
      Q => dividend0(9),
      R => '0'
    );
\dividend_tmp[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dividend0(9),
      I1 => dividend_tmp(9),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[10]_i_1_n_1\
    );
\dividend_tmp[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dividend0(10),
      I1 => dividend_tmp(10),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[11]_i_1_n_1\
    );
\dividend_tmp[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dividend0(11),
      I1 => dividend_tmp(11),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[12]_i_1_n_1\
    );
\dividend_tmp[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dividend0(12),
      I1 => dividend_tmp(12),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[13]_i_1_n_1\
    );
\dividend_tmp[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dividend0(13),
      I1 => dividend_tmp(13),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[14]_i_1_n_1\
    );
\dividend_tmp[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dividend0(14),
      I1 => dividend_tmp(14),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[15]_i_1_n_1\
    );
\dividend_tmp[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dividend0(15),
      I1 => dividend_tmp(15),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[16]_i_1_n_1\
    );
\dividend_tmp[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dividend0(16),
      I1 => dividend_tmp(16),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[17]_i_1_n_1\
    );
\dividend_tmp[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dividend0(17),
      I1 => dividend_tmp(17),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[18]_i_1_n_1\
    );
\dividend_tmp[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dividend0(18),
      I1 => dividend_tmp(18),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[19]_i_1_n_1\
    );
\dividend_tmp[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dividend0(0),
      I1 => dividend_tmp(0),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[1]_i_1_n_1\
    );
\dividend_tmp[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dividend0(19),
      I1 => dividend_tmp(19),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[20]_i_1_n_1\
    );
\dividend_tmp[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dividend0(20),
      I1 => dividend_tmp(20),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[21]_i_1_n_1\
    );
\dividend_tmp[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dividend0(21),
      I1 => dividend_tmp(21),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[22]_i_1_n_1\
    );
\dividend_tmp[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dividend0(22),
      I1 => dividend_tmp(22),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[23]_i_1_n_1\
    );
\dividend_tmp[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dividend0(23),
      I1 => dividend_tmp(23),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[24]_i_1_n_1\
    );
\dividend_tmp[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dividend0(24),
      I1 => dividend_tmp(24),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[25]_i_1_n_1\
    );
\dividend_tmp[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dividend0(25),
      I1 => dividend_tmp(25),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[26]_i_1_n_1\
    );
\dividend_tmp[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dividend0(26),
      I1 => dividend_tmp(26),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[27]_i_1_n_1\
    );
\dividend_tmp[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dividend0(27),
      I1 => dividend_tmp(27),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[28]_i_1_n_1\
    );
\dividend_tmp[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dividend0(28),
      I1 => dividend_tmp(28),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[29]_i_1_n_1\
    );
\dividend_tmp[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dividend0(1),
      I1 => dividend_tmp(1),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[2]_i_1_n_1\
    );
\dividend_tmp[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dividend0(29),
      I1 => dividend_tmp(29),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[30]_i_1_n_1\
    );
\dividend_tmp[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dividend0(30),
      I1 => dividend_tmp(30),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[31]_i_1_n_1\
    );
\dividend_tmp[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dividend0(2),
      I1 => dividend_tmp(2),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[3]_i_1_n_1\
    );
\dividend_tmp[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dividend0(3),
      I1 => dividend_tmp(3),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[4]_i_1_n_1\
    );
\dividend_tmp[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dividend0(4),
      I1 => dividend_tmp(4),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[5]_i_1_n_1\
    );
\dividend_tmp[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dividend0(5),
      I1 => dividend_tmp(5),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[6]_i_1_n_1\
    );
\dividend_tmp[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dividend0(6),
      I1 => dividend_tmp(6),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[7]_i_1_n_1\
    );
\dividend_tmp[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dividend0(7),
      I1 => dividend_tmp(7),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[8]_i_1_n_1\
    );
\dividend_tmp[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dividend0(8),
      I1 => dividend_tmp(8),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[9]_i_1_n_1\
    );
\dividend_tmp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_2_out(0),
      Q => dividend_tmp(0),
      R => '0'
    );
\dividend_tmp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[10]_i_1_n_1\,
      Q => dividend_tmp(10),
      R => '0'
    );
\dividend_tmp_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[11]_i_1_n_1\,
      Q => dividend_tmp(11),
      R => '0'
    );
\dividend_tmp_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[12]_i_1_n_1\,
      Q => dividend_tmp(12),
      R => '0'
    );
\dividend_tmp_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[13]_i_1_n_1\,
      Q => dividend_tmp(13),
      R => '0'
    );
\dividend_tmp_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[14]_i_1_n_1\,
      Q => dividend_tmp(14),
      R => '0'
    );
\dividend_tmp_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[15]_i_1_n_1\,
      Q => dividend_tmp(15),
      R => '0'
    );
\dividend_tmp_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[16]_i_1_n_1\,
      Q => dividend_tmp(16),
      R => '0'
    );
\dividend_tmp_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[17]_i_1_n_1\,
      Q => dividend_tmp(17),
      R => '0'
    );
\dividend_tmp_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[18]_i_1_n_1\,
      Q => dividend_tmp(18),
      R => '0'
    );
\dividend_tmp_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[19]_i_1_n_1\,
      Q => dividend_tmp(19),
      R => '0'
    );
\dividend_tmp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[1]_i_1_n_1\,
      Q => dividend_tmp(1),
      R => '0'
    );
\dividend_tmp_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[20]_i_1_n_1\,
      Q => dividend_tmp(20),
      R => '0'
    );
\dividend_tmp_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[21]_i_1_n_1\,
      Q => dividend_tmp(21),
      R => '0'
    );
\dividend_tmp_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[22]_i_1_n_1\,
      Q => dividend_tmp(22),
      R => '0'
    );
\dividend_tmp_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[23]_i_1_n_1\,
      Q => dividend_tmp(23),
      R => '0'
    );
\dividend_tmp_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[24]_i_1_n_1\,
      Q => dividend_tmp(24),
      R => '0'
    );
\dividend_tmp_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[25]_i_1_n_1\,
      Q => dividend_tmp(25),
      R => '0'
    );
\dividend_tmp_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[26]_i_1_n_1\,
      Q => dividend_tmp(26),
      R => '0'
    );
\dividend_tmp_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[27]_i_1_n_1\,
      Q => dividend_tmp(27),
      R => '0'
    );
\dividend_tmp_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[28]_i_1_n_1\,
      Q => dividend_tmp(28),
      R => '0'
    );
\dividend_tmp_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[29]_i_1_n_1\,
      Q => dividend_tmp(29),
      R => '0'
    );
\dividend_tmp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[2]_i_1_n_1\,
      Q => dividend_tmp(2),
      R => '0'
    );
\dividend_tmp_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[30]_i_1_n_1\,
      Q => dividend_tmp(30),
      R => '0'
    );
\dividend_tmp_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[31]_i_1_n_1\,
      Q => dividend_tmp(31),
      R => '0'
    );
\dividend_tmp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[3]_i_1_n_1\,
      Q => dividend_tmp(3),
      R => '0'
    );
\dividend_tmp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[4]_i_1_n_1\,
      Q => dividend_tmp(4),
      R => '0'
    );
\dividend_tmp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[5]_i_1_n_1\,
      Q => dividend_tmp(5),
      R => '0'
    );
\dividend_tmp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[6]_i_1_n_1\,
      Q => dividend_tmp(6),
      R => '0'
    );
\dividend_tmp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[7]_i_1_n_1\,
      Q => dividend_tmp(7),
      R => '0'
    );
\dividend_tmp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[8]_i_1_n_1\,
      Q => dividend_tmp(8),
      R => '0'
    );
\dividend_tmp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[9]_i_1_n_1\,
      Q => dividend_tmp(9),
      R => '0'
    );
\divisor0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[9]_0\(0),
      Q => divisor0(0),
      R => '0'
    );
\divisor0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[9]_0\(1),
      Q => divisor0(1),
      R => '0'
    );
\divisor0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[9]_0\(2),
      Q => divisor0(2),
      R => '0'
    );
\divisor0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[9]_0\(3),
      Q => divisor0(3),
      R => '0'
    );
\divisor0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[9]_0\(4),
      Q => divisor0(4),
      R => '0'
    );
\divisor0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[9]_0\(5),
      Q => divisor0(5),
      R => '0'
    );
\divisor0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[9]_0\(6),
      Q => divisor0(6),
      R => '0'
    );
\divisor0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[9]_0\(7),
      Q => divisor0(7),
      R => '0'
    );
\divisor0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[9]_0\(8),
      Q => divisor0(8),
      R => '0'
    );
\divisor0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[9]_0\(9),
      Q => divisor0(9),
      R => '0'
    );
\r_stage_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => E(0),
      Q => \r_stage_reg_n_1_[0]\,
      R => ap_rst
    );
\r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11101",
      CE => '1',
      CLK => ap_clk,
      D => \r_stage_reg_n_1_[0]\,
      Q => \r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_n_1\,
      Q31 => \NLW_r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_Q31_UNCONNECTED\
    );
\r_stage_reg[31]_grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_29\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_n_1\,
      Q => \r_stage_reg[31]_grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_29_n_1\,
      R => '0'
    );
\r_stage_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_gate_n_1,
      Q => \r_stage_reg[32]_0\(0),
      R => ap_rst
    );
r_stage_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_stage_reg[31]_grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_29_n_1\,
      I1 => \r_stage_reg[32]_1\,
      O => r_stage_reg_gate_n_1
    );
\remd_tmp[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => dividend0(31),
      I1 => dividend_tmp(31),
      I2 => \r_stage_reg_n_1_[0]\,
      I3 => p_0_in,
      I4 => cal_tmp_carry_n_8,
      O => \remd_tmp[0]_i_1_n_1\
    );
\remd_tmp[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(9),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__1_n_6\,
      O => \remd_tmp[10]_i_1_n_1\
    );
\remd_tmp[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(10),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__1_n_5\,
      O => \remd_tmp[11]_i_1_n_1\
    );
\remd_tmp[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(11),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__2_n_8\,
      O => \remd_tmp[12]_i_1_n_1\
    );
\remd_tmp[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(12),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__2_n_7\,
      O => \remd_tmp[13]_i_1_n_1\
    );
\remd_tmp[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(13),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__2_n_6\,
      O => \remd_tmp[14]_i_1_n_1\
    );
\remd_tmp[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(14),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__2_n_5\,
      O => \remd_tmp[15]_i_1_n_1\
    );
\remd_tmp[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(15),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__3_n_8\,
      O => \remd_tmp[16]_i_1_n_1\
    );
\remd_tmp[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(16),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__3_n_7\,
      O => \remd_tmp[17]_i_1_n_1\
    );
\remd_tmp[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(17),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__3_n_6\,
      O => \remd_tmp[18]_i_1_n_1\
    );
\remd_tmp[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(18),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__3_n_5\,
      O => \remd_tmp[19]_i_1_n_1\
    );
\remd_tmp[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(0),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => cal_tmp_carry_n_7,
      O => \remd_tmp[1]_i_1_n_1\
    );
\remd_tmp[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(19),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__4_n_8\,
      O => \remd_tmp[20]_i_1_n_1\
    );
\remd_tmp[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(20),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__4_n_7\,
      O => \remd_tmp[21]_i_1_n_1\
    );
\remd_tmp[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(21),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__4_n_6\,
      O => \remd_tmp[22]_i_1_n_1\
    );
\remd_tmp[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(22),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__4_n_5\,
      O => \remd_tmp[23]_i_1_n_1\
    );
\remd_tmp[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(23),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__5_n_8\,
      O => \remd_tmp[24]_i_1_n_1\
    );
\remd_tmp[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(24),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__5_n_7\,
      O => \remd_tmp[25]_i_1_n_1\
    );
\remd_tmp[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(25),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__5_n_6\,
      O => \remd_tmp[26]_i_1_n_1\
    );
\remd_tmp[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(26),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__5_n_5\,
      O => \remd_tmp[27]_i_1_n_1\
    );
\remd_tmp[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(27),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__6_n_8\,
      O => \remd_tmp[28]_i_1_n_1\
    );
\remd_tmp[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(28),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__6_n_7\,
      O => \remd_tmp[29]_i_1_n_1\
    );
\remd_tmp[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(1),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => cal_tmp_carry_n_6,
      O => \remd_tmp[2]_i_1_n_1\
    );
\remd_tmp[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(29),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__6_n_6\,
      O => \remd_tmp[30]_i_1_n_1\
    );
\remd_tmp[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(2),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => cal_tmp_carry_n_5,
      O => \remd_tmp[3]_i_1_n_1\
    );
\remd_tmp[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(3),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__0_n_8\,
      O => \remd_tmp[4]_i_1_n_1\
    );
\remd_tmp[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(4),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__0_n_7\,
      O => \remd_tmp[5]_i_1_n_1\
    );
\remd_tmp[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(5),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__0_n_6\,
      O => \remd_tmp[6]_i_1_n_1\
    );
\remd_tmp[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(6),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__0_n_5\,
      O => \remd_tmp[7]_i_1_n_1\
    );
\remd_tmp[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(7),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__1_n_8\,
      O => \remd_tmp[8]_i_1_n_1\
    );
\remd_tmp[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(8),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__1_n_7\,
      O => \remd_tmp[9]_i_1_n_1\
    );
\remd_tmp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[0]_i_1_n_1\,
      Q => \^q\(0),
      R => '0'
    );
\remd_tmp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[10]_i_1_n_1\,
      Q => remd_tmp(10),
      R => '0'
    );
\remd_tmp_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[11]_i_1_n_1\,
      Q => remd_tmp(11),
      R => '0'
    );
\remd_tmp_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[12]_i_1_n_1\,
      Q => remd_tmp(12),
      R => '0'
    );
\remd_tmp_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[13]_i_1_n_1\,
      Q => remd_tmp(13),
      R => '0'
    );
\remd_tmp_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[14]_i_1_n_1\,
      Q => remd_tmp(14),
      R => '0'
    );
\remd_tmp_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[15]_i_1_n_1\,
      Q => remd_tmp(15),
      R => '0'
    );
\remd_tmp_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[16]_i_1_n_1\,
      Q => remd_tmp(16),
      R => '0'
    );
\remd_tmp_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[17]_i_1_n_1\,
      Q => remd_tmp(17),
      R => '0'
    );
\remd_tmp_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[18]_i_1_n_1\,
      Q => remd_tmp(18),
      R => '0'
    );
\remd_tmp_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[19]_i_1_n_1\,
      Q => remd_tmp(19),
      R => '0'
    );
\remd_tmp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[1]_i_1_n_1\,
      Q => \^q\(1),
      R => '0'
    );
\remd_tmp_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[20]_i_1_n_1\,
      Q => remd_tmp(20),
      R => '0'
    );
\remd_tmp_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[21]_i_1_n_1\,
      Q => remd_tmp(21),
      R => '0'
    );
\remd_tmp_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[22]_i_1_n_1\,
      Q => remd_tmp(22),
      R => '0'
    );
\remd_tmp_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[23]_i_1_n_1\,
      Q => remd_tmp(23),
      R => '0'
    );
\remd_tmp_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[24]_i_1_n_1\,
      Q => remd_tmp(24),
      R => '0'
    );
\remd_tmp_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[25]_i_1_n_1\,
      Q => remd_tmp(25),
      R => '0'
    );
\remd_tmp_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[26]_i_1_n_1\,
      Q => remd_tmp(26),
      R => '0'
    );
\remd_tmp_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[27]_i_1_n_1\,
      Q => remd_tmp(27),
      R => '0'
    );
\remd_tmp_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[28]_i_1_n_1\,
      Q => remd_tmp(28),
      R => '0'
    );
\remd_tmp_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[29]_i_1_n_1\,
      Q => remd_tmp(29),
      R => '0'
    );
\remd_tmp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[2]_i_1_n_1\,
      Q => \^q\(2),
      R => '0'
    );
\remd_tmp_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[30]_i_1_n_1\,
      Q => remd_tmp(30),
      R => '0'
    );
\remd_tmp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[3]_i_1_n_1\,
      Q => \^q\(3),
      R => '0'
    );
\remd_tmp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[4]_i_1_n_1\,
      Q => \^q\(4),
      R => '0'
    );
\remd_tmp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[5]_i_1_n_1\,
      Q => \^q\(5),
      R => '0'
    );
\remd_tmp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[6]_i_1_n_1\,
      Q => \^q\(6),
      R => '0'
    );
\remd_tmp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[7]_i_1_n_1\,
      Q => \^q\(7),
      R => '0'
    );
\remd_tmp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[8]_i_1_n_1\,
      Q => \^q\(8),
      R => '0'
    );
\remd_tmp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[9]_i_1_n_1\,
      Q => \^q\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_u_36 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC;
    \r_stage_reg[32]_0\ : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    \r_stage_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dividend0_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \divisor0_reg[9]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_u_36 : entity is "send_frame_urem_3bkb_div_u";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_u_36;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_u_36 is
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \cal_tmp_carry__0_i_5_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__0_i_6_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__0_i_7_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__0_i_8_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_3__0_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_4__0_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_5_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_6_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_1__0_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_2__0_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_3__0_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_4__0_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__3_i_1__0_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__3_i_2__0_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__3_i_3__0_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__3_i_4__0_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__4_i_1__0_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__4_i_2__0_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__4_i_3__0_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__4_i_4__0_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__5_i_1__0_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__5_i_2__0_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__5_i_3__0_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__5_i_4__0_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__6_i_1__0_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__6_i_2__0_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__6_i_3__0_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__6_i_4__0_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_8\ : STD_LOGIC;
  signal cal_tmp_carry_i_5_n_1 : STD_LOGIC;
  signal cal_tmp_carry_i_6_n_1 : STD_LOGIC;
  signal cal_tmp_carry_i_7_n_1 : STD_LOGIC;
  signal cal_tmp_carry_i_8_n_1 : STD_LOGIC;
  signal cal_tmp_carry_n_1 : STD_LOGIC;
  signal cal_tmp_carry_n_2 : STD_LOGIC;
  signal cal_tmp_carry_n_3 : STD_LOGIC;
  signal cal_tmp_carry_n_4 : STD_LOGIC;
  signal cal_tmp_carry_n_5 : STD_LOGIC;
  signal cal_tmp_carry_n_6 : STD_LOGIC;
  signal cal_tmp_carry_n_7 : STD_LOGIC;
  signal cal_tmp_carry_n_8 : STD_LOGIC;
  signal \dividend0_reg_n_1_[0]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[10]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[11]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[12]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[13]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[14]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[15]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[16]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[17]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[18]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[19]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[1]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[20]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[21]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[22]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[23]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[24]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[25]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[26]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[27]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[28]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[29]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[2]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[30]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[31]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[3]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[4]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[5]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[6]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[7]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[8]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[9]\ : STD_LOGIC;
  signal dividend_tmp : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \dividend_tmp[10]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[11]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[12]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[13]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[14]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[15]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[16]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[17]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[18]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[19]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[1]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[20]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[21]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[22]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[23]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[24]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[25]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[26]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[27]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[28]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[29]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[2]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[30]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[31]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[3]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[4]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[5]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[6]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[7]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[8]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[9]_i_1_n_1\ : STD_LOGIC;
  signal \divisor0_reg_n_1_[1]\ : STD_LOGIC;
  signal \divisor0_reg_n_1_[2]\ : STD_LOGIC;
  signal \divisor0_reg_n_1_[3]\ : STD_LOGIC;
  signal \divisor0_reg_n_1_[4]\ : STD_LOGIC;
  signal \divisor0_reg_n_1_[5]\ : STD_LOGIC;
  signal \divisor0_reg_n_1_[6]\ : STD_LOGIC;
  signal \divisor0_reg_n_1_[7]\ : STD_LOGIC;
  signal \divisor0_reg_n_1_[8]\ : STD_LOGIC;
  signal \divisor0_reg_n_1_[9]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_in0 : STD_LOGIC;
  signal p_2_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_n_1\ : STD_LOGIC;
  signal \r_stage_reg[31]_grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_29_n_1\ : STD_LOGIC;
  signal r_stage_reg_gate_n_1 : STD_LOGIC;
  signal \r_stage_reg_n_1_[0]\ : STD_LOGIC;
  signal \remd_tmp[0]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[10]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[11]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[12]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[13]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[14]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[15]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[16]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[17]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[18]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[19]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[1]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[20]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[21]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[22]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[23]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[24]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[25]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[26]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[27]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[28]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[29]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[2]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[30]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[3]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[4]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[5]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[6]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[7]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[8]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[9]_i_1_n_1\ : STD_LOGIC;
  signal remd_tmp_mux : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \remd_tmp_reg_n_1_[10]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[11]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[12]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[13]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[14]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[15]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[16]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[17]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[18]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[19]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[20]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[21]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[22]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[23]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[24]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[25]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[26]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[27]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[28]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[29]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[30]\ : STD_LOGIC;
  signal \NLW_cal_tmp_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cal_tmp_carry__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cal_tmp_carry__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dividend_tmp[10]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \dividend_tmp[11]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \dividend_tmp[12]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \dividend_tmp[13]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \dividend_tmp[14]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \dividend_tmp[15]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \dividend_tmp[16]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \dividend_tmp[17]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \dividend_tmp[18]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \dividend_tmp[19]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \dividend_tmp[1]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \dividend_tmp[20]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \dividend_tmp[21]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \dividend_tmp[22]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \dividend_tmp[23]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \dividend_tmp[24]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \dividend_tmp[25]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \dividend_tmp[26]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \dividend_tmp[27]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \dividend_tmp[28]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \dividend_tmp[29]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \dividend_tmp[2]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \dividend_tmp[31]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \dividend_tmp[3]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \dividend_tmp[4]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \dividend_tmp[5]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \dividend_tmp[6]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \dividend_tmp[7]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \dividend_tmp[8]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \dividend_tmp[9]_i_1\ : label is "soft_lutpair81";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28\ : label is "inst/\grp_initial_edca_process_fu_240/grp_start_backoff_vi_fu_165/grp_random_int_gen_fu_37/send_frame_urem_3bkb_U23/send_frame_urem_3bkb_div_U/send_frame_urem_3bkb_div_u_0/r_stage_reg ";
  attribute srl_name : string;
  attribute srl_name of \r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28\ : label is "inst/\grp_initial_edca_process_fu_240/grp_start_backoff_vi_fu_165/grp_random_int_gen_fu_37/send_frame_urem_3bkb_U23/send_frame_urem_3bkb_div_U/send_frame_urem_3bkb_div_u_0/r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28 ";
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
cal_tmp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => cal_tmp_carry_n_1,
      CO(2) => cal_tmp_carry_n_2,
      CO(1) => cal_tmp_carry_n_3,
      CO(0) => cal_tmp_carry_n_4,
      CYINIT => '1',
      DI(3 downto 1) => remd_tmp_mux(2 downto 0),
      DI(0) => p_1_in0,
      O(3) => cal_tmp_carry_n_5,
      O(2) => cal_tmp_carry_n_6,
      O(1) => cal_tmp_carry_n_7,
      O(0) => cal_tmp_carry_n_8,
      S(3) => cal_tmp_carry_i_5_n_1,
      S(2) => cal_tmp_carry_i_6_n_1,
      S(1) => cal_tmp_carry_i_7_n_1,
      S(0) => cal_tmp_carry_i_8_n_1
    );
\cal_tmp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => cal_tmp_carry_n_1,
      CO(3) => \cal_tmp_carry__0_n_1\,
      CO(2) => \cal_tmp_carry__0_n_2\,
      CO(1) => \cal_tmp_carry__0_n_3\,
      CO(0) => \cal_tmp_carry__0_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => remd_tmp_mux(6 downto 3),
      O(3) => \cal_tmp_carry__0_n_5\,
      O(2) => \cal_tmp_carry__0_n_6\,
      O(1) => \cal_tmp_carry__0_n_7\,
      O(0) => \cal_tmp_carry__0_n_8\,
      S(3) => \cal_tmp_carry__0_i_5_n_1\,
      S(2) => \cal_tmp_carry__0_i_6_n_1\,
      S(1) => \cal_tmp_carry__0_i_7_n_1\,
      S(0) => \cal_tmp_carry__0_i_8_n_1\
    );
\cal_tmp_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \r_stage_reg_n_1_[0]\,
      O => remd_tmp_mux(6)
    );
\cal_tmp_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      I1 => \r_stage_reg_n_1_[0]\,
      O => remd_tmp_mux(5)
    );
\cal_tmp_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \r_stage_reg_n_1_[0]\,
      O => remd_tmp_mux(4)
    );
\cal_tmp_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \r_stage_reg_n_1_[0]\,
      O => remd_tmp_mux(3)
    );
\cal_tmp_carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^q\(6),
      I2 => \divisor0_reg_n_1_[7]\,
      O => \cal_tmp_carry__0_i_5_n_1\
    );
\cal_tmp_carry__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^q\(5),
      I2 => \divisor0_reg_n_1_[6]\,
      O => \cal_tmp_carry__0_i_6_n_1\
    );
\cal_tmp_carry__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^q\(4),
      I2 => \divisor0_reg_n_1_[5]\,
      O => \cal_tmp_carry__0_i_7_n_1\
    );
\cal_tmp_carry__0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^q\(3),
      I2 => \divisor0_reg_n_1_[4]\,
      O => \cal_tmp_carry__0_i_8_n_1\
    );
\cal_tmp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__0_n_1\,
      CO(3) => \cal_tmp_carry__1_n_1\,
      CO(2) => \cal_tmp_carry__1_n_2\,
      CO(1) => \cal_tmp_carry__1_n_3\,
      CO(0) => \cal_tmp_carry__1_n_4\,
      CYINIT => '0',
      DI(3 downto 2) => B"11",
      DI(1 downto 0) => remd_tmp_mux(8 downto 7),
      O(3) => \cal_tmp_carry__1_n_5\,
      O(2) => \cal_tmp_carry__1_n_6\,
      O(1) => \cal_tmp_carry__1_n_7\,
      O(0) => \cal_tmp_carry__1_n_8\,
      S(3) => \cal_tmp_carry__1_i_3__0_n_1\,
      S(2) => \cal_tmp_carry__1_i_4__0_n_1\,
      S(1) => \cal_tmp_carry__1_i_5_n_1\,
      S(0) => \cal_tmp_carry__1_i_6_n_1\
    );
\cal_tmp_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(8),
      I1 => \r_stage_reg_n_1_[0]\,
      O => remd_tmp_mux(8)
    );
\cal_tmp_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(7),
      I1 => \r_stage_reg_n_1_[0]\,
      O => remd_tmp_mux(7)
    );
\cal_tmp_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[10]\,
      O => \cal_tmp_carry__1_i_3__0_n_1\
    );
\cal_tmp_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^q\(9),
      O => \cal_tmp_carry__1_i_4__0_n_1\
    );
\cal_tmp_carry__1_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^q\(8),
      I2 => \divisor0_reg_n_1_[9]\,
      O => \cal_tmp_carry__1_i_5_n_1\
    );
\cal_tmp_carry__1_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^q\(7),
      I2 => \divisor0_reg_n_1_[8]\,
      O => \cal_tmp_carry__1_i_6_n_1\
    );
\cal_tmp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__1_n_1\,
      CO(3) => \cal_tmp_carry__2_n_1\,
      CO(2) => \cal_tmp_carry__2_n_2\,
      CO(1) => \cal_tmp_carry__2_n_3\,
      CO(0) => \cal_tmp_carry__2_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cal_tmp_carry__2_n_5\,
      O(2) => \cal_tmp_carry__2_n_6\,
      O(1) => \cal_tmp_carry__2_n_7\,
      O(0) => \cal_tmp_carry__2_n_8\,
      S(3) => \cal_tmp_carry__2_i_1__0_n_1\,
      S(2) => \cal_tmp_carry__2_i_2__0_n_1\,
      S(1) => \cal_tmp_carry__2_i_3__0_n_1\,
      S(0) => \cal_tmp_carry__2_i_4__0_n_1\
    );
\cal_tmp_carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[14]\,
      O => \cal_tmp_carry__2_i_1__0_n_1\
    );
\cal_tmp_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[13]\,
      O => \cal_tmp_carry__2_i_2__0_n_1\
    );
\cal_tmp_carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[12]\,
      O => \cal_tmp_carry__2_i_3__0_n_1\
    );
\cal_tmp_carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[11]\,
      O => \cal_tmp_carry__2_i_4__0_n_1\
    );
\cal_tmp_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__2_n_1\,
      CO(3) => \cal_tmp_carry__3_n_1\,
      CO(2) => \cal_tmp_carry__3_n_2\,
      CO(1) => \cal_tmp_carry__3_n_3\,
      CO(0) => \cal_tmp_carry__3_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cal_tmp_carry__3_n_5\,
      O(2) => \cal_tmp_carry__3_n_6\,
      O(1) => \cal_tmp_carry__3_n_7\,
      O(0) => \cal_tmp_carry__3_n_8\,
      S(3) => \cal_tmp_carry__3_i_1__0_n_1\,
      S(2) => \cal_tmp_carry__3_i_2__0_n_1\,
      S(1) => \cal_tmp_carry__3_i_3__0_n_1\,
      S(0) => \cal_tmp_carry__3_i_4__0_n_1\
    );
\cal_tmp_carry__3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[18]\,
      O => \cal_tmp_carry__3_i_1__0_n_1\
    );
\cal_tmp_carry__3_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[17]\,
      O => \cal_tmp_carry__3_i_2__0_n_1\
    );
\cal_tmp_carry__3_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[16]\,
      O => \cal_tmp_carry__3_i_3__0_n_1\
    );
\cal_tmp_carry__3_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[15]\,
      O => \cal_tmp_carry__3_i_4__0_n_1\
    );
\cal_tmp_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__3_n_1\,
      CO(3) => \cal_tmp_carry__4_n_1\,
      CO(2) => \cal_tmp_carry__4_n_2\,
      CO(1) => \cal_tmp_carry__4_n_3\,
      CO(0) => \cal_tmp_carry__4_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cal_tmp_carry__4_n_5\,
      O(2) => \cal_tmp_carry__4_n_6\,
      O(1) => \cal_tmp_carry__4_n_7\,
      O(0) => \cal_tmp_carry__4_n_8\,
      S(3) => \cal_tmp_carry__4_i_1__0_n_1\,
      S(2) => \cal_tmp_carry__4_i_2__0_n_1\,
      S(1) => \cal_tmp_carry__4_i_3__0_n_1\,
      S(0) => \cal_tmp_carry__4_i_4__0_n_1\
    );
\cal_tmp_carry__4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[22]\,
      O => \cal_tmp_carry__4_i_1__0_n_1\
    );
\cal_tmp_carry__4_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[21]\,
      O => \cal_tmp_carry__4_i_2__0_n_1\
    );
\cal_tmp_carry__4_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[20]\,
      O => \cal_tmp_carry__4_i_3__0_n_1\
    );
\cal_tmp_carry__4_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[19]\,
      O => \cal_tmp_carry__4_i_4__0_n_1\
    );
\cal_tmp_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__4_n_1\,
      CO(3) => \cal_tmp_carry__5_n_1\,
      CO(2) => \cal_tmp_carry__5_n_2\,
      CO(1) => \cal_tmp_carry__5_n_3\,
      CO(0) => \cal_tmp_carry__5_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cal_tmp_carry__5_n_5\,
      O(2) => \cal_tmp_carry__5_n_6\,
      O(1) => \cal_tmp_carry__5_n_7\,
      O(0) => \cal_tmp_carry__5_n_8\,
      S(3) => \cal_tmp_carry__5_i_1__0_n_1\,
      S(2) => \cal_tmp_carry__5_i_2__0_n_1\,
      S(1) => \cal_tmp_carry__5_i_3__0_n_1\,
      S(0) => \cal_tmp_carry__5_i_4__0_n_1\
    );
\cal_tmp_carry__5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[26]\,
      O => \cal_tmp_carry__5_i_1__0_n_1\
    );
\cal_tmp_carry__5_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[25]\,
      O => \cal_tmp_carry__5_i_2__0_n_1\
    );
\cal_tmp_carry__5_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[24]\,
      O => \cal_tmp_carry__5_i_3__0_n_1\
    );
\cal_tmp_carry__5_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[23]\,
      O => \cal_tmp_carry__5_i_4__0_n_1\
    );
\cal_tmp_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__5_n_1\,
      CO(3) => p_2_out(0),
      CO(2) => \cal_tmp_carry__6_n_2\,
      CO(1) => \cal_tmp_carry__6_n_3\,
      CO(0) => \cal_tmp_carry__6_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \NLW_cal_tmp_carry__6_O_UNCONNECTED\(3),
      O(2) => \cal_tmp_carry__6_n_6\,
      O(1) => \cal_tmp_carry__6_n_7\,
      O(0) => \cal_tmp_carry__6_n_8\,
      S(3) => \cal_tmp_carry__6_i_1__0_n_1\,
      S(2) => \cal_tmp_carry__6_i_2__0_n_1\,
      S(1) => \cal_tmp_carry__6_i_3__0_n_1\,
      S(0) => \cal_tmp_carry__6_i_4__0_n_1\
    );
\cal_tmp_carry__6_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[30]\,
      O => \cal_tmp_carry__6_i_1__0_n_1\
    );
\cal_tmp_carry__6_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[29]\,
      O => \cal_tmp_carry__6_i_2__0_n_1\
    );
\cal_tmp_carry__6_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[28]\,
      O => \cal_tmp_carry__6_i_3__0_n_1\
    );
\cal_tmp_carry__6_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[27]\,
      O => \cal_tmp_carry__6_i_4__0_n_1\
    );
\cal_tmp_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => p_2_out(0),
      CO(3 downto 0) => \NLW_cal_tmp_carry__7_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_cal_tmp_carry__7_O_UNCONNECTED\(3 downto 1),
      O(0) => p_0_in,
      S(3 downto 0) => B"0001"
    );
cal_tmp_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \r_stage_reg_n_1_[0]\,
      O => remd_tmp_mux(2)
    );
cal_tmp_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \r_stage_reg_n_1_[0]\,
      O => remd_tmp_mux(1)
    );
cal_tmp_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \r_stage_reg_n_1_[0]\,
      O => remd_tmp_mux(0)
    );
cal_tmp_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[31]\,
      I1 => dividend_tmp(31),
      I2 => \r_stage_reg_n_1_[0]\,
      O => p_1_in0
    );
cal_tmp_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^q\(2),
      I2 => \divisor0_reg_n_1_[3]\,
      O => cal_tmp_carry_i_5_n_1
    );
cal_tmp_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^q\(1),
      I2 => \divisor0_reg_n_1_[2]\,
      O => cal_tmp_carry_i_6_n_1
    );
cal_tmp_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => \divisor0_reg_n_1_[1]\,
      O => cal_tmp_carry_i_7_n_1
    );
cal_tmp_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[31]\,
      I1 => dividend_tmp(31),
      I2 => \r_stage_reg_n_1_[0]\,
      O => cal_tmp_carry_i_8_n_1
    );
\dividend0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(0),
      Q => \dividend0_reg_n_1_[0]\,
      R => '0'
    );
\dividend0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(10),
      Q => \dividend0_reg_n_1_[10]\,
      R => '0'
    );
\dividend0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(11),
      Q => \dividend0_reg_n_1_[11]\,
      R => '0'
    );
\dividend0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(12),
      Q => \dividend0_reg_n_1_[12]\,
      R => '0'
    );
\dividend0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(13),
      Q => \dividend0_reg_n_1_[13]\,
      R => '0'
    );
\dividend0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(14),
      Q => \dividend0_reg_n_1_[14]\,
      R => '0'
    );
\dividend0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(15),
      Q => \dividend0_reg_n_1_[15]\,
      R => '0'
    );
\dividend0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(16),
      Q => \dividend0_reg_n_1_[16]\,
      R => '0'
    );
\dividend0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(17),
      Q => \dividend0_reg_n_1_[17]\,
      R => '0'
    );
\dividend0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(18),
      Q => \dividend0_reg_n_1_[18]\,
      R => '0'
    );
\dividend0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(19),
      Q => \dividend0_reg_n_1_[19]\,
      R => '0'
    );
\dividend0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(1),
      Q => \dividend0_reg_n_1_[1]\,
      R => '0'
    );
\dividend0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(20),
      Q => \dividend0_reg_n_1_[20]\,
      R => '0'
    );
\dividend0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(21),
      Q => \dividend0_reg_n_1_[21]\,
      R => '0'
    );
\dividend0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(22),
      Q => \dividend0_reg_n_1_[22]\,
      R => '0'
    );
\dividend0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(23),
      Q => \dividend0_reg_n_1_[23]\,
      R => '0'
    );
\dividend0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(24),
      Q => \dividend0_reg_n_1_[24]\,
      R => '0'
    );
\dividend0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(25),
      Q => \dividend0_reg_n_1_[25]\,
      R => '0'
    );
\dividend0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(26),
      Q => \dividend0_reg_n_1_[26]\,
      R => '0'
    );
\dividend0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(27),
      Q => \dividend0_reg_n_1_[27]\,
      R => '0'
    );
\dividend0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(28),
      Q => \dividend0_reg_n_1_[28]\,
      R => '0'
    );
\dividend0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(29),
      Q => \dividend0_reg_n_1_[29]\,
      R => '0'
    );
\dividend0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(2),
      Q => \dividend0_reg_n_1_[2]\,
      R => '0'
    );
\dividend0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(30),
      Q => \dividend0_reg_n_1_[30]\,
      R => '0'
    );
\dividend0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(31),
      Q => \dividend0_reg_n_1_[31]\,
      R => '0'
    );
\dividend0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(3),
      Q => \dividend0_reg_n_1_[3]\,
      R => '0'
    );
\dividend0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(4),
      Q => \dividend0_reg_n_1_[4]\,
      R => '0'
    );
\dividend0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(5),
      Q => \dividend0_reg_n_1_[5]\,
      R => '0'
    );
\dividend0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(6),
      Q => \dividend0_reg_n_1_[6]\,
      R => '0'
    );
\dividend0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(7),
      Q => \dividend0_reg_n_1_[7]\,
      R => '0'
    );
\dividend0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(8),
      Q => \dividend0_reg_n_1_[8]\,
      R => '0'
    );
\dividend0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(9),
      Q => \dividend0_reg_n_1_[9]\,
      R => '0'
    );
\dividend_tmp[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[9]\,
      I1 => dividend_tmp(9),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[10]_i_1_n_1\
    );
\dividend_tmp[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[10]\,
      I1 => dividend_tmp(10),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[11]_i_1_n_1\
    );
\dividend_tmp[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[11]\,
      I1 => dividend_tmp(11),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[12]_i_1_n_1\
    );
\dividend_tmp[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[12]\,
      I1 => dividend_tmp(12),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[13]_i_1_n_1\
    );
\dividend_tmp[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[13]\,
      I1 => dividend_tmp(13),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[14]_i_1_n_1\
    );
\dividend_tmp[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[14]\,
      I1 => dividend_tmp(14),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[15]_i_1_n_1\
    );
\dividend_tmp[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[15]\,
      I1 => dividend_tmp(15),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[16]_i_1_n_1\
    );
\dividend_tmp[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[16]\,
      I1 => dividend_tmp(16),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[17]_i_1_n_1\
    );
\dividend_tmp[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[17]\,
      I1 => dividend_tmp(17),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[18]_i_1_n_1\
    );
\dividend_tmp[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[18]\,
      I1 => dividend_tmp(18),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[19]_i_1_n_1\
    );
\dividend_tmp[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[0]\,
      I1 => dividend_tmp(0),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[1]_i_1_n_1\
    );
\dividend_tmp[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[19]\,
      I1 => dividend_tmp(19),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[20]_i_1_n_1\
    );
\dividend_tmp[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[20]\,
      I1 => dividend_tmp(20),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[21]_i_1_n_1\
    );
\dividend_tmp[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[21]\,
      I1 => dividend_tmp(21),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[22]_i_1_n_1\
    );
\dividend_tmp[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[22]\,
      I1 => dividend_tmp(22),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[23]_i_1_n_1\
    );
\dividend_tmp[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[23]\,
      I1 => dividend_tmp(23),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[24]_i_1_n_1\
    );
\dividend_tmp[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[24]\,
      I1 => dividend_tmp(24),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[25]_i_1_n_1\
    );
\dividend_tmp[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[25]\,
      I1 => dividend_tmp(25),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[26]_i_1_n_1\
    );
\dividend_tmp[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[26]\,
      I1 => dividend_tmp(26),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[27]_i_1_n_1\
    );
\dividend_tmp[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[27]\,
      I1 => dividend_tmp(27),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[28]_i_1_n_1\
    );
\dividend_tmp[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[28]\,
      I1 => dividend_tmp(28),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[29]_i_1_n_1\
    );
\dividend_tmp[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[1]\,
      I1 => dividend_tmp(1),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[2]_i_1_n_1\
    );
\dividend_tmp[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[29]\,
      I1 => dividend_tmp(29),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[30]_i_1_n_1\
    );
\dividend_tmp[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[30]\,
      I1 => dividend_tmp(30),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[31]_i_1_n_1\
    );
\dividend_tmp[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[2]\,
      I1 => dividend_tmp(2),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[3]_i_1_n_1\
    );
\dividend_tmp[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[3]\,
      I1 => dividend_tmp(3),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[4]_i_1_n_1\
    );
\dividend_tmp[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[4]\,
      I1 => dividend_tmp(4),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[5]_i_1_n_1\
    );
\dividend_tmp[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[5]\,
      I1 => dividend_tmp(5),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[6]_i_1_n_1\
    );
\dividend_tmp[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[6]\,
      I1 => dividend_tmp(6),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[7]_i_1_n_1\
    );
\dividend_tmp[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[7]\,
      I1 => dividend_tmp(7),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[8]_i_1_n_1\
    );
\dividend_tmp[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[8]\,
      I1 => dividend_tmp(8),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[9]_i_1_n_1\
    );
\dividend_tmp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_2_out(0),
      Q => dividend_tmp(0),
      R => '0'
    );
\dividend_tmp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[10]_i_1_n_1\,
      Q => dividend_tmp(10),
      R => '0'
    );
\dividend_tmp_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[11]_i_1_n_1\,
      Q => dividend_tmp(11),
      R => '0'
    );
\dividend_tmp_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[12]_i_1_n_1\,
      Q => dividend_tmp(12),
      R => '0'
    );
\dividend_tmp_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[13]_i_1_n_1\,
      Q => dividend_tmp(13),
      R => '0'
    );
\dividend_tmp_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[14]_i_1_n_1\,
      Q => dividend_tmp(14),
      R => '0'
    );
\dividend_tmp_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[15]_i_1_n_1\,
      Q => dividend_tmp(15),
      R => '0'
    );
\dividend_tmp_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[16]_i_1_n_1\,
      Q => dividend_tmp(16),
      R => '0'
    );
\dividend_tmp_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[17]_i_1_n_1\,
      Q => dividend_tmp(17),
      R => '0'
    );
\dividend_tmp_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[18]_i_1_n_1\,
      Q => dividend_tmp(18),
      R => '0'
    );
\dividend_tmp_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[19]_i_1_n_1\,
      Q => dividend_tmp(19),
      R => '0'
    );
\dividend_tmp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[1]_i_1_n_1\,
      Q => dividend_tmp(1),
      R => '0'
    );
\dividend_tmp_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[20]_i_1_n_1\,
      Q => dividend_tmp(20),
      R => '0'
    );
\dividend_tmp_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[21]_i_1_n_1\,
      Q => dividend_tmp(21),
      R => '0'
    );
\dividend_tmp_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[22]_i_1_n_1\,
      Q => dividend_tmp(22),
      R => '0'
    );
\dividend_tmp_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[23]_i_1_n_1\,
      Q => dividend_tmp(23),
      R => '0'
    );
\dividend_tmp_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[24]_i_1_n_1\,
      Q => dividend_tmp(24),
      R => '0'
    );
\dividend_tmp_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[25]_i_1_n_1\,
      Q => dividend_tmp(25),
      R => '0'
    );
\dividend_tmp_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[26]_i_1_n_1\,
      Q => dividend_tmp(26),
      R => '0'
    );
\dividend_tmp_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[27]_i_1_n_1\,
      Q => dividend_tmp(27),
      R => '0'
    );
\dividend_tmp_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[28]_i_1_n_1\,
      Q => dividend_tmp(28),
      R => '0'
    );
\dividend_tmp_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[29]_i_1_n_1\,
      Q => dividend_tmp(29),
      R => '0'
    );
\dividend_tmp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[2]_i_1_n_1\,
      Q => dividend_tmp(2),
      R => '0'
    );
\dividend_tmp_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[30]_i_1_n_1\,
      Q => dividend_tmp(30),
      R => '0'
    );
\dividend_tmp_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[31]_i_1_n_1\,
      Q => dividend_tmp(31),
      R => '0'
    );
\dividend_tmp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[3]_i_1_n_1\,
      Q => dividend_tmp(3),
      R => '0'
    );
\dividend_tmp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[4]_i_1_n_1\,
      Q => dividend_tmp(4),
      R => '0'
    );
\dividend_tmp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[5]_i_1_n_1\,
      Q => dividend_tmp(5),
      R => '0'
    );
\dividend_tmp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[6]_i_1_n_1\,
      Q => dividend_tmp(6),
      R => '0'
    );
\dividend_tmp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[7]_i_1_n_1\,
      Q => dividend_tmp(7),
      R => '0'
    );
\dividend_tmp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[8]_i_1_n_1\,
      Q => dividend_tmp(8),
      R => '0'
    );
\dividend_tmp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[9]_i_1_n_1\,
      Q => dividend_tmp(9),
      R => '0'
    );
\divisor0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \divisor0_reg[9]_0\(0),
      Q => \divisor0_reg_n_1_[1]\,
      R => '0'
    );
\divisor0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \divisor0_reg[9]_0\(1),
      Q => \divisor0_reg_n_1_[2]\,
      R => '0'
    );
\divisor0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \divisor0_reg[9]_0\(2),
      Q => \divisor0_reg_n_1_[3]\,
      R => '0'
    );
\divisor0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \divisor0_reg[9]_0\(3),
      Q => \divisor0_reg_n_1_[4]\,
      R => '0'
    );
\divisor0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \divisor0_reg[9]_0\(4),
      Q => \divisor0_reg_n_1_[5]\,
      R => '0'
    );
\divisor0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \divisor0_reg[9]_0\(5),
      Q => \divisor0_reg_n_1_[6]\,
      R => '0'
    );
\divisor0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \divisor0_reg[9]_0\(6),
      Q => \divisor0_reg_n_1_[7]\,
      R => '0'
    );
\divisor0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \divisor0_reg[9]_0\(7),
      Q => \divisor0_reg_n_1_[8]\,
      R => '0'
    );
\divisor0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \divisor0_reg[9]_0\(8),
      Q => \divisor0_reg_n_1_[9]\,
      R => '0'
    );
\r_stage_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_stage_reg[0]_0\(0),
      Q => \r_stage_reg_n_1_[0]\,
      R => ap_rst
    );
\r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11101",
      CE => '1',
      CLK => ap_clk,
      D => \r_stage_reg_n_1_[0]\,
      Q => \r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_n_1\,
      Q31 => \NLW_r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_Q31_UNCONNECTED\
    );
\r_stage_reg[31]_grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_29\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_n_1\,
      Q => \r_stage_reg[31]_grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_29_n_1\,
      R => '0'
    );
\r_stage_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_gate_n_1,
      Q => E(0),
      R => ap_rst
    );
r_stage_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_stage_reg[31]_grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_29_n_1\,
      I1 => \r_stage_reg[32]_0\,
      O => r_stage_reg_gate_n_1
    );
\remd_tmp[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \dividend0_reg_n_1_[31]\,
      I1 => dividend_tmp(31),
      I2 => \r_stage_reg_n_1_[0]\,
      I3 => p_0_in,
      I4 => cal_tmp_carry_n_8,
      O => \remd_tmp[0]_i_1_n_1\
    );
\remd_tmp[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(9),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__1_n_6\,
      O => \remd_tmp[10]_i_1_n_1\
    );
\remd_tmp[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[10]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__1_n_5\,
      O => \remd_tmp[11]_i_1_n_1\
    );
\remd_tmp[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[11]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__2_n_8\,
      O => \remd_tmp[12]_i_1_n_1\
    );
\remd_tmp[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[12]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__2_n_7\,
      O => \remd_tmp[13]_i_1_n_1\
    );
\remd_tmp[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[13]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__2_n_6\,
      O => \remd_tmp[14]_i_1_n_1\
    );
\remd_tmp[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[14]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__2_n_5\,
      O => \remd_tmp[15]_i_1_n_1\
    );
\remd_tmp[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[15]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__3_n_8\,
      O => \remd_tmp[16]_i_1_n_1\
    );
\remd_tmp[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[16]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__3_n_7\,
      O => \remd_tmp[17]_i_1_n_1\
    );
\remd_tmp[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[17]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__3_n_6\,
      O => \remd_tmp[18]_i_1_n_1\
    );
\remd_tmp[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[18]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__3_n_5\,
      O => \remd_tmp[19]_i_1_n_1\
    );
\remd_tmp[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(0),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => cal_tmp_carry_n_7,
      O => \remd_tmp[1]_i_1_n_1\
    );
\remd_tmp[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[19]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__4_n_8\,
      O => \remd_tmp[20]_i_1_n_1\
    );
\remd_tmp[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[20]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__4_n_7\,
      O => \remd_tmp[21]_i_1_n_1\
    );
\remd_tmp[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[21]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__4_n_6\,
      O => \remd_tmp[22]_i_1_n_1\
    );
\remd_tmp[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[22]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__4_n_5\,
      O => \remd_tmp[23]_i_1_n_1\
    );
\remd_tmp[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[23]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__5_n_8\,
      O => \remd_tmp[24]_i_1_n_1\
    );
\remd_tmp[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[24]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__5_n_7\,
      O => \remd_tmp[25]_i_1_n_1\
    );
\remd_tmp[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[25]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__5_n_6\,
      O => \remd_tmp[26]_i_1_n_1\
    );
\remd_tmp[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[26]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__5_n_5\,
      O => \remd_tmp[27]_i_1_n_1\
    );
\remd_tmp[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[27]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__6_n_8\,
      O => \remd_tmp[28]_i_1_n_1\
    );
\remd_tmp[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[28]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__6_n_7\,
      O => \remd_tmp[29]_i_1_n_1\
    );
\remd_tmp[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(1),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => cal_tmp_carry_n_6,
      O => \remd_tmp[2]_i_1_n_1\
    );
\remd_tmp[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[29]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__6_n_6\,
      O => \remd_tmp[30]_i_1_n_1\
    );
\remd_tmp[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(2),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => cal_tmp_carry_n_5,
      O => \remd_tmp[3]_i_1_n_1\
    );
\remd_tmp[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(3),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__0_n_8\,
      O => \remd_tmp[4]_i_1_n_1\
    );
\remd_tmp[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(4),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__0_n_7\,
      O => \remd_tmp[5]_i_1_n_1\
    );
\remd_tmp[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(5),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__0_n_6\,
      O => \remd_tmp[6]_i_1_n_1\
    );
\remd_tmp[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(6),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__0_n_5\,
      O => \remd_tmp[7]_i_1_n_1\
    );
\remd_tmp[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(7),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__1_n_8\,
      O => \remd_tmp[8]_i_1_n_1\
    );
\remd_tmp[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(8),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__1_n_7\,
      O => \remd_tmp[9]_i_1_n_1\
    );
\remd_tmp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[0]_i_1_n_1\,
      Q => \^q\(0),
      R => '0'
    );
\remd_tmp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[10]_i_1_n_1\,
      Q => \remd_tmp_reg_n_1_[10]\,
      R => '0'
    );
\remd_tmp_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[11]_i_1_n_1\,
      Q => \remd_tmp_reg_n_1_[11]\,
      R => '0'
    );
\remd_tmp_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[12]_i_1_n_1\,
      Q => \remd_tmp_reg_n_1_[12]\,
      R => '0'
    );
\remd_tmp_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[13]_i_1_n_1\,
      Q => \remd_tmp_reg_n_1_[13]\,
      R => '0'
    );
\remd_tmp_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[14]_i_1_n_1\,
      Q => \remd_tmp_reg_n_1_[14]\,
      R => '0'
    );
\remd_tmp_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[15]_i_1_n_1\,
      Q => \remd_tmp_reg_n_1_[15]\,
      R => '0'
    );
\remd_tmp_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[16]_i_1_n_1\,
      Q => \remd_tmp_reg_n_1_[16]\,
      R => '0'
    );
\remd_tmp_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[17]_i_1_n_1\,
      Q => \remd_tmp_reg_n_1_[17]\,
      R => '0'
    );
\remd_tmp_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[18]_i_1_n_1\,
      Q => \remd_tmp_reg_n_1_[18]\,
      R => '0'
    );
\remd_tmp_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[19]_i_1_n_1\,
      Q => \remd_tmp_reg_n_1_[19]\,
      R => '0'
    );
\remd_tmp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[1]_i_1_n_1\,
      Q => \^q\(1),
      R => '0'
    );
\remd_tmp_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[20]_i_1_n_1\,
      Q => \remd_tmp_reg_n_1_[20]\,
      R => '0'
    );
\remd_tmp_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[21]_i_1_n_1\,
      Q => \remd_tmp_reg_n_1_[21]\,
      R => '0'
    );
\remd_tmp_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[22]_i_1_n_1\,
      Q => \remd_tmp_reg_n_1_[22]\,
      R => '0'
    );
\remd_tmp_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[23]_i_1_n_1\,
      Q => \remd_tmp_reg_n_1_[23]\,
      R => '0'
    );
\remd_tmp_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[24]_i_1_n_1\,
      Q => \remd_tmp_reg_n_1_[24]\,
      R => '0'
    );
\remd_tmp_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[25]_i_1_n_1\,
      Q => \remd_tmp_reg_n_1_[25]\,
      R => '0'
    );
\remd_tmp_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[26]_i_1_n_1\,
      Q => \remd_tmp_reg_n_1_[26]\,
      R => '0'
    );
\remd_tmp_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[27]_i_1_n_1\,
      Q => \remd_tmp_reg_n_1_[27]\,
      R => '0'
    );
\remd_tmp_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[28]_i_1_n_1\,
      Q => \remd_tmp_reg_n_1_[28]\,
      R => '0'
    );
\remd_tmp_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[29]_i_1_n_1\,
      Q => \remd_tmp_reg_n_1_[29]\,
      R => '0'
    );
\remd_tmp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[2]_i_1_n_1\,
      Q => \^q\(2),
      R => '0'
    );
\remd_tmp_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[30]_i_1_n_1\,
      Q => \remd_tmp_reg_n_1_[30]\,
      R => '0'
    );
\remd_tmp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[3]_i_1_n_1\,
      Q => \^q\(3),
      R => '0'
    );
\remd_tmp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[4]_i_1_n_1\,
      Q => \^q\(4),
      R => '0'
    );
\remd_tmp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[5]_i_1_n_1\,
      Q => \^q\(5),
      R => '0'
    );
\remd_tmp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[6]_i_1_n_1\,
      Q => \^q\(6),
      R => '0'
    );
\remd_tmp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[7]_i_1_n_1\,
      Q => \^q\(7),
      R => '0'
    );
\remd_tmp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[8]_i_1_n_1\,
      Q => \^q\(8),
      R => '0'
    );
\remd_tmp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[9]_i_1_n_1\,
      Q => \^q\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_u_4 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC;
    \r_stage_reg[32]_0\ : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    \r_stage_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dividend0_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \divisor0_reg[9]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_u_4 : entity is "send_frame_urem_3bkb_div_u";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_u_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_u_4 is
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \cal_tmp_carry__0_i_5__4_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__0_i_6__4_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__0_i_7__4_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__0_i_8__4_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_3__6_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_4__6_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_5__4_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_6__4_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_1__6_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_2__6_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_3__6_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_4__6_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__3_i_1__6_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__3_i_2__6_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__3_i_3__6_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__3_i_4__6_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__4_i_1__6_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__4_i_2__6_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__4_i_3__6_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__4_i_4__6_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__5_i_1__6_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__5_i_2__6_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__5_i_3__6_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__5_i_4__6_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__6_i_1__6_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__6_i_2__6_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__6_i_3__6_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__6_i_4__6_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry_i_5__4_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry_i_6__4_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry_i_7__4_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry_i_8__4_n_1\ : STD_LOGIC;
  signal cal_tmp_carry_n_1 : STD_LOGIC;
  signal cal_tmp_carry_n_2 : STD_LOGIC;
  signal cal_tmp_carry_n_3 : STD_LOGIC;
  signal cal_tmp_carry_n_4 : STD_LOGIC;
  signal cal_tmp_carry_n_5 : STD_LOGIC;
  signal cal_tmp_carry_n_6 : STD_LOGIC;
  signal cal_tmp_carry_n_7 : STD_LOGIC;
  signal cal_tmp_carry_n_8 : STD_LOGIC;
  signal \dividend0_reg_n_1_[0]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[10]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[11]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[12]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[13]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[14]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[15]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[16]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[17]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[18]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[19]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[1]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[20]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[21]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[22]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[23]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[24]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[25]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[26]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[27]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[28]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[29]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[2]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[30]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[31]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[3]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[4]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[5]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[6]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[7]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[8]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[9]\ : STD_LOGIC;
  signal dividend_tmp : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \dividend_tmp[10]_i_1__4_n_1\ : STD_LOGIC;
  signal \dividend_tmp[11]_i_1__4_n_1\ : STD_LOGIC;
  signal \dividend_tmp[12]_i_1__4_n_1\ : STD_LOGIC;
  signal \dividend_tmp[13]_i_1__4_n_1\ : STD_LOGIC;
  signal \dividend_tmp[14]_i_1__4_n_1\ : STD_LOGIC;
  signal \dividend_tmp[15]_i_1__4_n_1\ : STD_LOGIC;
  signal \dividend_tmp[16]_i_1__4_n_1\ : STD_LOGIC;
  signal \dividend_tmp[17]_i_1__4_n_1\ : STD_LOGIC;
  signal \dividend_tmp[18]_i_1__4_n_1\ : STD_LOGIC;
  signal \dividend_tmp[19]_i_1__4_n_1\ : STD_LOGIC;
  signal \dividend_tmp[1]_i_1__4_n_1\ : STD_LOGIC;
  signal \dividend_tmp[20]_i_1__4_n_1\ : STD_LOGIC;
  signal \dividend_tmp[21]_i_1__4_n_1\ : STD_LOGIC;
  signal \dividend_tmp[22]_i_1__4_n_1\ : STD_LOGIC;
  signal \dividend_tmp[23]_i_1__4_n_1\ : STD_LOGIC;
  signal \dividend_tmp[24]_i_1__4_n_1\ : STD_LOGIC;
  signal \dividend_tmp[25]_i_1__4_n_1\ : STD_LOGIC;
  signal \dividend_tmp[26]_i_1__4_n_1\ : STD_LOGIC;
  signal \dividend_tmp[27]_i_1__4_n_1\ : STD_LOGIC;
  signal \dividend_tmp[28]_i_1__4_n_1\ : STD_LOGIC;
  signal \dividend_tmp[29]_i_1__4_n_1\ : STD_LOGIC;
  signal \dividend_tmp[2]_i_1__4_n_1\ : STD_LOGIC;
  signal \dividend_tmp[30]_i_1__4_n_1\ : STD_LOGIC;
  signal \dividend_tmp[31]_i_1__4_n_1\ : STD_LOGIC;
  signal \dividend_tmp[3]_i_1__4_n_1\ : STD_LOGIC;
  signal \dividend_tmp[4]_i_1__4_n_1\ : STD_LOGIC;
  signal \dividend_tmp[5]_i_1__4_n_1\ : STD_LOGIC;
  signal \dividend_tmp[6]_i_1__4_n_1\ : STD_LOGIC;
  signal \dividend_tmp[7]_i_1__4_n_1\ : STD_LOGIC;
  signal \dividend_tmp[8]_i_1__4_n_1\ : STD_LOGIC;
  signal \dividend_tmp[9]_i_1__4_n_1\ : STD_LOGIC;
  signal \divisor0_reg_n_1_[1]\ : STD_LOGIC;
  signal \divisor0_reg_n_1_[2]\ : STD_LOGIC;
  signal \divisor0_reg_n_1_[3]\ : STD_LOGIC;
  signal \divisor0_reg_n_1_[4]\ : STD_LOGIC;
  signal \divisor0_reg_n_1_[5]\ : STD_LOGIC;
  signal \divisor0_reg_n_1_[6]\ : STD_LOGIC;
  signal \divisor0_reg_n_1_[7]\ : STD_LOGIC;
  signal \divisor0_reg_n_1_[8]\ : STD_LOGIC;
  signal \divisor0_reg_n_1_[9]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_in0 : STD_LOGIC;
  signal p_2_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_n_1\ : STD_LOGIC;
  signal \r_stage_reg[31]_grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_29_n_1\ : STD_LOGIC;
  signal r_stage_reg_gate_n_1 : STD_LOGIC;
  signal \r_stage_reg_n_1_[0]\ : STD_LOGIC;
  signal \remd_tmp[0]_i_1__4_n_1\ : STD_LOGIC;
  signal \remd_tmp[10]_i_1__4_n_1\ : STD_LOGIC;
  signal \remd_tmp[11]_i_1__4_n_1\ : STD_LOGIC;
  signal \remd_tmp[12]_i_1__4_n_1\ : STD_LOGIC;
  signal \remd_tmp[13]_i_1__4_n_1\ : STD_LOGIC;
  signal \remd_tmp[14]_i_1__4_n_1\ : STD_LOGIC;
  signal \remd_tmp[15]_i_1__4_n_1\ : STD_LOGIC;
  signal \remd_tmp[16]_i_1__4_n_1\ : STD_LOGIC;
  signal \remd_tmp[17]_i_1__4_n_1\ : STD_LOGIC;
  signal \remd_tmp[18]_i_1__4_n_1\ : STD_LOGIC;
  signal \remd_tmp[19]_i_1__4_n_1\ : STD_LOGIC;
  signal \remd_tmp[1]_i_1__4_n_1\ : STD_LOGIC;
  signal \remd_tmp[20]_i_1__4_n_1\ : STD_LOGIC;
  signal \remd_tmp[21]_i_1__4_n_1\ : STD_LOGIC;
  signal \remd_tmp[22]_i_1__4_n_1\ : STD_LOGIC;
  signal \remd_tmp[23]_i_1__4_n_1\ : STD_LOGIC;
  signal \remd_tmp[24]_i_1__4_n_1\ : STD_LOGIC;
  signal \remd_tmp[25]_i_1__4_n_1\ : STD_LOGIC;
  signal \remd_tmp[26]_i_1__4_n_1\ : STD_LOGIC;
  signal \remd_tmp[27]_i_1__4_n_1\ : STD_LOGIC;
  signal \remd_tmp[28]_i_1__4_n_1\ : STD_LOGIC;
  signal \remd_tmp[29]_i_1__4_n_1\ : STD_LOGIC;
  signal \remd_tmp[2]_i_1__4_n_1\ : STD_LOGIC;
  signal \remd_tmp[30]_i_1__4_n_1\ : STD_LOGIC;
  signal \remd_tmp[3]_i_1__4_n_1\ : STD_LOGIC;
  signal \remd_tmp[4]_i_1__4_n_1\ : STD_LOGIC;
  signal \remd_tmp[5]_i_1__4_n_1\ : STD_LOGIC;
  signal \remd_tmp[6]_i_1__4_n_1\ : STD_LOGIC;
  signal \remd_tmp[7]_i_1__4_n_1\ : STD_LOGIC;
  signal \remd_tmp[8]_i_1__4_n_1\ : STD_LOGIC;
  signal \remd_tmp[9]_i_1__4_n_1\ : STD_LOGIC;
  signal remd_tmp_mux : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \remd_tmp_reg_n_1_[10]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[11]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[12]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[13]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[14]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[15]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[16]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[17]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[18]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[19]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[20]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[21]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[22]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[23]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[24]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[25]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[26]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[27]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[28]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[29]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[30]\ : STD_LOGIC;
  signal \NLW_cal_tmp_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cal_tmp_carry__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cal_tmp_carry__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dividend_tmp[10]_i_1__4\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \dividend_tmp[11]_i_1__4\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \dividend_tmp[12]_i_1__4\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \dividend_tmp[13]_i_1__4\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \dividend_tmp[14]_i_1__4\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \dividend_tmp[15]_i_1__4\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \dividend_tmp[16]_i_1__4\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \dividend_tmp[17]_i_1__4\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \dividend_tmp[18]_i_1__4\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \dividend_tmp[19]_i_1__4\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \dividend_tmp[1]_i_1__4\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \dividend_tmp[20]_i_1__4\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \dividend_tmp[21]_i_1__4\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \dividend_tmp[22]_i_1__4\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \dividend_tmp[23]_i_1__4\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \dividend_tmp[24]_i_1__4\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \dividend_tmp[25]_i_1__4\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \dividend_tmp[26]_i_1__4\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \dividend_tmp[27]_i_1__4\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \dividend_tmp[28]_i_1__4\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \dividend_tmp[29]_i_1__4\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \dividend_tmp[2]_i_1__4\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \dividend_tmp[31]_i_1__4\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \dividend_tmp[3]_i_1__4\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \dividend_tmp[4]_i_1__4\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \dividend_tmp[5]_i_1__4\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \dividend_tmp[6]_i_1__4\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \dividend_tmp[7]_i_1__4\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \dividend_tmp[8]_i_1__4\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \dividend_tmp[9]_i_1__4\ : label is "soft_lutpair332";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28\ : label is "inst/\grp_phy_txend_confirm_fu_292/grp_start_backoff_bk_fu_189/grp_random_int_gen_fu_37/send_frame_urem_3bkb_U23/send_frame_urem_3bkb_div_U/send_frame_urem_3bkb_div_u_0/r_stage_reg ";
  attribute srl_name : string;
  attribute srl_name of \r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28\ : label is "inst/\grp_phy_txend_confirm_fu_292/grp_start_backoff_bk_fu_189/grp_random_int_gen_fu_37/send_frame_urem_3bkb_U23/send_frame_urem_3bkb_div_U/send_frame_urem_3bkb_div_u_0/r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28 ";
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
cal_tmp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => cal_tmp_carry_n_1,
      CO(2) => cal_tmp_carry_n_2,
      CO(1) => cal_tmp_carry_n_3,
      CO(0) => cal_tmp_carry_n_4,
      CYINIT => '1',
      DI(3 downto 1) => remd_tmp_mux(2 downto 0),
      DI(0) => p_1_in0,
      O(3) => cal_tmp_carry_n_5,
      O(2) => cal_tmp_carry_n_6,
      O(1) => cal_tmp_carry_n_7,
      O(0) => cal_tmp_carry_n_8,
      S(3) => \cal_tmp_carry_i_5__4_n_1\,
      S(2) => \cal_tmp_carry_i_6__4_n_1\,
      S(1) => \cal_tmp_carry_i_7__4_n_1\,
      S(0) => \cal_tmp_carry_i_8__4_n_1\
    );
\cal_tmp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => cal_tmp_carry_n_1,
      CO(3) => \cal_tmp_carry__0_n_1\,
      CO(2) => \cal_tmp_carry__0_n_2\,
      CO(1) => \cal_tmp_carry__0_n_3\,
      CO(0) => \cal_tmp_carry__0_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => remd_tmp_mux(6 downto 3),
      O(3) => \cal_tmp_carry__0_n_5\,
      O(2) => \cal_tmp_carry__0_n_6\,
      O(1) => \cal_tmp_carry__0_n_7\,
      O(0) => \cal_tmp_carry__0_n_8\,
      S(3) => \cal_tmp_carry__0_i_5__4_n_1\,
      S(2) => \cal_tmp_carry__0_i_6__4_n_1\,
      S(1) => \cal_tmp_carry__0_i_7__4_n_1\,
      S(0) => \cal_tmp_carry__0_i_8__4_n_1\
    );
\cal_tmp_carry__0_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \r_stage_reg_n_1_[0]\,
      O => remd_tmp_mux(6)
    );
\cal_tmp_carry__0_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      I1 => \r_stage_reg_n_1_[0]\,
      O => remd_tmp_mux(5)
    );
\cal_tmp_carry__0_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \r_stage_reg_n_1_[0]\,
      O => remd_tmp_mux(4)
    );
\cal_tmp_carry__0_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \r_stage_reg_n_1_[0]\,
      O => remd_tmp_mux(3)
    );
\cal_tmp_carry__0_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^q\(6),
      I2 => \divisor0_reg_n_1_[7]\,
      O => \cal_tmp_carry__0_i_5__4_n_1\
    );
\cal_tmp_carry__0_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^q\(5),
      I2 => \divisor0_reg_n_1_[6]\,
      O => \cal_tmp_carry__0_i_6__4_n_1\
    );
\cal_tmp_carry__0_i_7__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^q\(4),
      I2 => \divisor0_reg_n_1_[5]\,
      O => \cal_tmp_carry__0_i_7__4_n_1\
    );
\cal_tmp_carry__0_i_8__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^q\(3),
      I2 => \divisor0_reg_n_1_[4]\,
      O => \cal_tmp_carry__0_i_8__4_n_1\
    );
\cal_tmp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__0_n_1\,
      CO(3) => \cal_tmp_carry__1_n_1\,
      CO(2) => \cal_tmp_carry__1_n_2\,
      CO(1) => \cal_tmp_carry__1_n_3\,
      CO(0) => \cal_tmp_carry__1_n_4\,
      CYINIT => '0',
      DI(3 downto 2) => B"11",
      DI(1 downto 0) => remd_tmp_mux(8 downto 7),
      O(3) => \cal_tmp_carry__1_n_5\,
      O(2) => \cal_tmp_carry__1_n_6\,
      O(1) => \cal_tmp_carry__1_n_7\,
      O(0) => \cal_tmp_carry__1_n_8\,
      S(3) => \cal_tmp_carry__1_i_3__6_n_1\,
      S(2) => \cal_tmp_carry__1_i_4__6_n_1\,
      S(1) => \cal_tmp_carry__1_i_5__4_n_1\,
      S(0) => \cal_tmp_carry__1_i_6__4_n_1\
    );
\cal_tmp_carry__1_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(8),
      I1 => \r_stage_reg_n_1_[0]\,
      O => remd_tmp_mux(8)
    );
\cal_tmp_carry__1_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(7),
      I1 => \r_stage_reg_n_1_[0]\,
      O => remd_tmp_mux(7)
    );
\cal_tmp_carry__1_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[10]\,
      O => \cal_tmp_carry__1_i_3__6_n_1\
    );
\cal_tmp_carry__1_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^q\(9),
      O => \cal_tmp_carry__1_i_4__6_n_1\
    );
\cal_tmp_carry__1_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^q\(8),
      I2 => \divisor0_reg_n_1_[9]\,
      O => \cal_tmp_carry__1_i_5__4_n_1\
    );
\cal_tmp_carry__1_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^q\(7),
      I2 => \divisor0_reg_n_1_[8]\,
      O => \cal_tmp_carry__1_i_6__4_n_1\
    );
\cal_tmp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__1_n_1\,
      CO(3) => \cal_tmp_carry__2_n_1\,
      CO(2) => \cal_tmp_carry__2_n_2\,
      CO(1) => \cal_tmp_carry__2_n_3\,
      CO(0) => \cal_tmp_carry__2_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cal_tmp_carry__2_n_5\,
      O(2) => \cal_tmp_carry__2_n_6\,
      O(1) => \cal_tmp_carry__2_n_7\,
      O(0) => \cal_tmp_carry__2_n_8\,
      S(3) => \cal_tmp_carry__2_i_1__6_n_1\,
      S(2) => \cal_tmp_carry__2_i_2__6_n_1\,
      S(1) => \cal_tmp_carry__2_i_3__6_n_1\,
      S(0) => \cal_tmp_carry__2_i_4__6_n_1\
    );
\cal_tmp_carry__2_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[14]\,
      O => \cal_tmp_carry__2_i_1__6_n_1\
    );
\cal_tmp_carry__2_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[13]\,
      O => \cal_tmp_carry__2_i_2__6_n_1\
    );
\cal_tmp_carry__2_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[12]\,
      O => \cal_tmp_carry__2_i_3__6_n_1\
    );
\cal_tmp_carry__2_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[11]\,
      O => \cal_tmp_carry__2_i_4__6_n_1\
    );
\cal_tmp_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__2_n_1\,
      CO(3) => \cal_tmp_carry__3_n_1\,
      CO(2) => \cal_tmp_carry__3_n_2\,
      CO(1) => \cal_tmp_carry__3_n_3\,
      CO(0) => \cal_tmp_carry__3_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cal_tmp_carry__3_n_5\,
      O(2) => \cal_tmp_carry__3_n_6\,
      O(1) => \cal_tmp_carry__3_n_7\,
      O(0) => \cal_tmp_carry__3_n_8\,
      S(3) => \cal_tmp_carry__3_i_1__6_n_1\,
      S(2) => \cal_tmp_carry__3_i_2__6_n_1\,
      S(1) => \cal_tmp_carry__3_i_3__6_n_1\,
      S(0) => \cal_tmp_carry__3_i_4__6_n_1\
    );
\cal_tmp_carry__3_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[18]\,
      O => \cal_tmp_carry__3_i_1__6_n_1\
    );
\cal_tmp_carry__3_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[17]\,
      O => \cal_tmp_carry__3_i_2__6_n_1\
    );
\cal_tmp_carry__3_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[16]\,
      O => \cal_tmp_carry__3_i_3__6_n_1\
    );
\cal_tmp_carry__3_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[15]\,
      O => \cal_tmp_carry__3_i_4__6_n_1\
    );
\cal_tmp_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__3_n_1\,
      CO(3) => \cal_tmp_carry__4_n_1\,
      CO(2) => \cal_tmp_carry__4_n_2\,
      CO(1) => \cal_tmp_carry__4_n_3\,
      CO(0) => \cal_tmp_carry__4_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cal_tmp_carry__4_n_5\,
      O(2) => \cal_tmp_carry__4_n_6\,
      O(1) => \cal_tmp_carry__4_n_7\,
      O(0) => \cal_tmp_carry__4_n_8\,
      S(3) => \cal_tmp_carry__4_i_1__6_n_1\,
      S(2) => \cal_tmp_carry__4_i_2__6_n_1\,
      S(1) => \cal_tmp_carry__4_i_3__6_n_1\,
      S(0) => \cal_tmp_carry__4_i_4__6_n_1\
    );
\cal_tmp_carry__4_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[22]\,
      O => \cal_tmp_carry__4_i_1__6_n_1\
    );
\cal_tmp_carry__4_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[21]\,
      O => \cal_tmp_carry__4_i_2__6_n_1\
    );
\cal_tmp_carry__4_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[20]\,
      O => \cal_tmp_carry__4_i_3__6_n_1\
    );
\cal_tmp_carry__4_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[19]\,
      O => \cal_tmp_carry__4_i_4__6_n_1\
    );
\cal_tmp_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__4_n_1\,
      CO(3) => \cal_tmp_carry__5_n_1\,
      CO(2) => \cal_tmp_carry__5_n_2\,
      CO(1) => \cal_tmp_carry__5_n_3\,
      CO(0) => \cal_tmp_carry__5_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cal_tmp_carry__5_n_5\,
      O(2) => \cal_tmp_carry__5_n_6\,
      O(1) => \cal_tmp_carry__5_n_7\,
      O(0) => \cal_tmp_carry__5_n_8\,
      S(3) => \cal_tmp_carry__5_i_1__6_n_1\,
      S(2) => \cal_tmp_carry__5_i_2__6_n_1\,
      S(1) => \cal_tmp_carry__5_i_3__6_n_1\,
      S(0) => \cal_tmp_carry__5_i_4__6_n_1\
    );
\cal_tmp_carry__5_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[26]\,
      O => \cal_tmp_carry__5_i_1__6_n_1\
    );
\cal_tmp_carry__5_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[25]\,
      O => \cal_tmp_carry__5_i_2__6_n_1\
    );
\cal_tmp_carry__5_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[24]\,
      O => \cal_tmp_carry__5_i_3__6_n_1\
    );
\cal_tmp_carry__5_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[23]\,
      O => \cal_tmp_carry__5_i_4__6_n_1\
    );
\cal_tmp_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__5_n_1\,
      CO(3) => p_2_out(0),
      CO(2) => \cal_tmp_carry__6_n_2\,
      CO(1) => \cal_tmp_carry__6_n_3\,
      CO(0) => \cal_tmp_carry__6_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \NLW_cal_tmp_carry__6_O_UNCONNECTED\(3),
      O(2) => \cal_tmp_carry__6_n_6\,
      O(1) => \cal_tmp_carry__6_n_7\,
      O(0) => \cal_tmp_carry__6_n_8\,
      S(3) => \cal_tmp_carry__6_i_1__6_n_1\,
      S(2) => \cal_tmp_carry__6_i_2__6_n_1\,
      S(1) => \cal_tmp_carry__6_i_3__6_n_1\,
      S(0) => \cal_tmp_carry__6_i_4__6_n_1\
    );
\cal_tmp_carry__6_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[30]\,
      O => \cal_tmp_carry__6_i_1__6_n_1\
    );
\cal_tmp_carry__6_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[29]\,
      O => \cal_tmp_carry__6_i_2__6_n_1\
    );
\cal_tmp_carry__6_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[28]\,
      O => \cal_tmp_carry__6_i_3__6_n_1\
    );
\cal_tmp_carry__6_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[27]\,
      O => \cal_tmp_carry__6_i_4__6_n_1\
    );
\cal_tmp_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => p_2_out(0),
      CO(3 downto 0) => \NLW_cal_tmp_carry__7_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_cal_tmp_carry__7_O_UNCONNECTED\(3 downto 1),
      O(0) => p_0_in,
      S(3 downto 0) => B"0001"
    );
\cal_tmp_carry_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \r_stage_reg_n_1_[0]\,
      O => remd_tmp_mux(2)
    );
\cal_tmp_carry_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \r_stage_reg_n_1_[0]\,
      O => remd_tmp_mux(1)
    );
\cal_tmp_carry_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \r_stage_reg_n_1_[0]\,
      O => remd_tmp_mux(0)
    );
\cal_tmp_carry_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[31]\,
      I1 => dividend_tmp(31),
      I2 => \r_stage_reg_n_1_[0]\,
      O => p_1_in0
    );
\cal_tmp_carry_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^q\(2),
      I2 => \divisor0_reg_n_1_[3]\,
      O => \cal_tmp_carry_i_5__4_n_1\
    );
\cal_tmp_carry_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^q\(1),
      I2 => \divisor0_reg_n_1_[2]\,
      O => \cal_tmp_carry_i_6__4_n_1\
    );
\cal_tmp_carry_i_7__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => \divisor0_reg_n_1_[1]\,
      O => \cal_tmp_carry_i_7__4_n_1\
    );
\cal_tmp_carry_i_8__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[31]\,
      I1 => dividend_tmp(31),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \cal_tmp_carry_i_8__4_n_1\
    );
\dividend0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(0),
      Q => \dividend0_reg_n_1_[0]\,
      R => '0'
    );
\dividend0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(10),
      Q => \dividend0_reg_n_1_[10]\,
      R => '0'
    );
\dividend0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(11),
      Q => \dividend0_reg_n_1_[11]\,
      R => '0'
    );
\dividend0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(12),
      Q => \dividend0_reg_n_1_[12]\,
      R => '0'
    );
\dividend0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(13),
      Q => \dividend0_reg_n_1_[13]\,
      R => '0'
    );
\dividend0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(14),
      Q => \dividend0_reg_n_1_[14]\,
      R => '0'
    );
\dividend0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(15),
      Q => \dividend0_reg_n_1_[15]\,
      R => '0'
    );
\dividend0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(16),
      Q => \dividend0_reg_n_1_[16]\,
      R => '0'
    );
\dividend0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(17),
      Q => \dividend0_reg_n_1_[17]\,
      R => '0'
    );
\dividend0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(18),
      Q => \dividend0_reg_n_1_[18]\,
      R => '0'
    );
\dividend0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(19),
      Q => \dividend0_reg_n_1_[19]\,
      R => '0'
    );
\dividend0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(1),
      Q => \dividend0_reg_n_1_[1]\,
      R => '0'
    );
\dividend0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(20),
      Q => \dividend0_reg_n_1_[20]\,
      R => '0'
    );
\dividend0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(21),
      Q => \dividend0_reg_n_1_[21]\,
      R => '0'
    );
\dividend0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(22),
      Q => \dividend0_reg_n_1_[22]\,
      R => '0'
    );
\dividend0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(23),
      Q => \dividend0_reg_n_1_[23]\,
      R => '0'
    );
\dividend0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(24),
      Q => \dividend0_reg_n_1_[24]\,
      R => '0'
    );
\dividend0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(25),
      Q => \dividend0_reg_n_1_[25]\,
      R => '0'
    );
\dividend0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(26),
      Q => \dividend0_reg_n_1_[26]\,
      R => '0'
    );
\dividend0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(27),
      Q => \dividend0_reg_n_1_[27]\,
      R => '0'
    );
\dividend0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(28),
      Q => \dividend0_reg_n_1_[28]\,
      R => '0'
    );
\dividend0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(29),
      Q => \dividend0_reg_n_1_[29]\,
      R => '0'
    );
\dividend0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(2),
      Q => \dividend0_reg_n_1_[2]\,
      R => '0'
    );
\dividend0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(30),
      Q => \dividend0_reg_n_1_[30]\,
      R => '0'
    );
\dividend0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(31),
      Q => \dividend0_reg_n_1_[31]\,
      R => '0'
    );
\dividend0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(3),
      Q => \dividend0_reg_n_1_[3]\,
      R => '0'
    );
\dividend0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(4),
      Q => \dividend0_reg_n_1_[4]\,
      R => '0'
    );
\dividend0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(5),
      Q => \dividend0_reg_n_1_[5]\,
      R => '0'
    );
\dividend0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(6),
      Q => \dividend0_reg_n_1_[6]\,
      R => '0'
    );
\dividend0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(7),
      Q => \dividend0_reg_n_1_[7]\,
      R => '0'
    );
\dividend0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(8),
      Q => \dividend0_reg_n_1_[8]\,
      R => '0'
    );
\dividend0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(9),
      Q => \dividend0_reg_n_1_[9]\,
      R => '0'
    );
\dividend_tmp[10]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[9]\,
      I1 => dividend_tmp(9),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[10]_i_1__4_n_1\
    );
\dividend_tmp[11]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[10]\,
      I1 => dividend_tmp(10),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[11]_i_1__4_n_1\
    );
\dividend_tmp[12]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[11]\,
      I1 => dividend_tmp(11),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[12]_i_1__4_n_1\
    );
\dividend_tmp[13]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[12]\,
      I1 => dividend_tmp(12),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[13]_i_1__4_n_1\
    );
\dividend_tmp[14]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[13]\,
      I1 => dividend_tmp(13),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[14]_i_1__4_n_1\
    );
\dividend_tmp[15]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[14]\,
      I1 => dividend_tmp(14),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[15]_i_1__4_n_1\
    );
\dividend_tmp[16]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[15]\,
      I1 => dividend_tmp(15),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[16]_i_1__4_n_1\
    );
\dividend_tmp[17]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[16]\,
      I1 => dividend_tmp(16),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[17]_i_1__4_n_1\
    );
\dividend_tmp[18]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[17]\,
      I1 => dividend_tmp(17),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[18]_i_1__4_n_1\
    );
\dividend_tmp[19]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[18]\,
      I1 => dividend_tmp(18),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[19]_i_1__4_n_1\
    );
\dividend_tmp[1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[0]\,
      I1 => dividend_tmp(0),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[1]_i_1__4_n_1\
    );
\dividend_tmp[20]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[19]\,
      I1 => dividend_tmp(19),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[20]_i_1__4_n_1\
    );
\dividend_tmp[21]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[20]\,
      I1 => dividend_tmp(20),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[21]_i_1__4_n_1\
    );
\dividend_tmp[22]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[21]\,
      I1 => dividend_tmp(21),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[22]_i_1__4_n_1\
    );
\dividend_tmp[23]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[22]\,
      I1 => dividend_tmp(22),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[23]_i_1__4_n_1\
    );
\dividend_tmp[24]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[23]\,
      I1 => dividend_tmp(23),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[24]_i_1__4_n_1\
    );
\dividend_tmp[25]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[24]\,
      I1 => dividend_tmp(24),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[25]_i_1__4_n_1\
    );
\dividend_tmp[26]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[25]\,
      I1 => dividend_tmp(25),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[26]_i_1__4_n_1\
    );
\dividend_tmp[27]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[26]\,
      I1 => dividend_tmp(26),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[27]_i_1__4_n_1\
    );
\dividend_tmp[28]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[27]\,
      I1 => dividend_tmp(27),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[28]_i_1__4_n_1\
    );
\dividend_tmp[29]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[28]\,
      I1 => dividend_tmp(28),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[29]_i_1__4_n_1\
    );
\dividend_tmp[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[1]\,
      I1 => dividend_tmp(1),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[2]_i_1__4_n_1\
    );
\dividend_tmp[30]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[29]\,
      I1 => dividend_tmp(29),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[30]_i_1__4_n_1\
    );
\dividend_tmp[31]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[30]\,
      I1 => dividend_tmp(30),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[31]_i_1__4_n_1\
    );
\dividend_tmp[3]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[2]\,
      I1 => dividend_tmp(2),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[3]_i_1__4_n_1\
    );
\dividend_tmp[4]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[3]\,
      I1 => dividend_tmp(3),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[4]_i_1__4_n_1\
    );
\dividend_tmp[5]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[4]\,
      I1 => dividend_tmp(4),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[5]_i_1__4_n_1\
    );
\dividend_tmp[6]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[5]\,
      I1 => dividend_tmp(5),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[6]_i_1__4_n_1\
    );
\dividend_tmp[7]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[6]\,
      I1 => dividend_tmp(6),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[7]_i_1__4_n_1\
    );
\dividend_tmp[8]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[7]\,
      I1 => dividend_tmp(7),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[8]_i_1__4_n_1\
    );
\dividend_tmp[9]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[8]\,
      I1 => dividend_tmp(8),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[9]_i_1__4_n_1\
    );
\dividend_tmp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_2_out(0),
      Q => dividend_tmp(0),
      R => '0'
    );
\dividend_tmp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[10]_i_1__4_n_1\,
      Q => dividend_tmp(10),
      R => '0'
    );
\dividend_tmp_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[11]_i_1__4_n_1\,
      Q => dividend_tmp(11),
      R => '0'
    );
\dividend_tmp_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[12]_i_1__4_n_1\,
      Q => dividend_tmp(12),
      R => '0'
    );
\dividend_tmp_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[13]_i_1__4_n_1\,
      Q => dividend_tmp(13),
      R => '0'
    );
\dividend_tmp_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[14]_i_1__4_n_1\,
      Q => dividend_tmp(14),
      R => '0'
    );
\dividend_tmp_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[15]_i_1__4_n_1\,
      Q => dividend_tmp(15),
      R => '0'
    );
\dividend_tmp_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[16]_i_1__4_n_1\,
      Q => dividend_tmp(16),
      R => '0'
    );
\dividend_tmp_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[17]_i_1__4_n_1\,
      Q => dividend_tmp(17),
      R => '0'
    );
\dividend_tmp_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[18]_i_1__4_n_1\,
      Q => dividend_tmp(18),
      R => '0'
    );
\dividend_tmp_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[19]_i_1__4_n_1\,
      Q => dividend_tmp(19),
      R => '0'
    );
\dividend_tmp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[1]_i_1__4_n_1\,
      Q => dividend_tmp(1),
      R => '0'
    );
\dividend_tmp_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[20]_i_1__4_n_1\,
      Q => dividend_tmp(20),
      R => '0'
    );
\dividend_tmp_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[21]_i_1__4_n_1\,
      Q => dividend_tmp(21),
      R => '0'
    );
\dividend_tmp_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[22]_i_1__4_n_1\,
      Q => dividend_tmp(22),
      R => '0'
    );
\dividend_tmp_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[23]_i_1__4_n_1\,
      Q => dividend_tmp(23),
      R => '0'
    );
\dividend_tmp_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[24]_i_1__4_n_1\,
      Q => dividend_tmp(24),
      R => '0'
    );
\dividend_tmp_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[25]_i_1__4_n_1\,
      Q => dividend_tmp(25),
      R => '0'
    );
\dividend_tmp_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[26]_i_1__4_n_1\,
      Q => dividend_tmp(26),
      R => '0'
    );
\dividend_tmp_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[27]_i_1__4_n_1\,
      Q => dividend_tmp(27),
      R => '0'
    );
\dividend_tmp_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[28]_i_1__4_n_1\,
      Q => dividend_tmp(28),
      R => '0'
    );
\dividend_tmp_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[29]_i_1__4_n_1\,
      Q => dividend_tmp(29),
      R => '0'
    );
\dividend_tmp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[2]_i_1__4_n_1\,
      Q => dividend_tmp(2),
      R => '0'
    );
\dividend_tmp_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[30]_i_1__4_n_1\,
      Q => dividend_tmp(30),
      R => '0'
    );
\dividend_tmp_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[31]_i_1__4_n_1\,
      Q => dividend_tmp(31),
      R => '0'
    );
\dividend_tmp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[3]_i_1__4_n_1\,
      Q => dividend_tmp(3),
      R => '0'
    );
\dividend_tmp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[4]_i_1__4_n_1\,
      Q => dividend_tmp(4),
      R => '0'
    );
\dividend_tmp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[5]_i_1__4_n_1\,
      Q => dividend_tmp(5),
      R => '0'
    );
\dividend_tmp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[6]_i_1__4_n_1\,
      Q => dividend_tmp(6),
      R => '0'
    );
\dividend_tmp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[7]_i_1__4_n_1\,
      Q => dividend_tmp(7),
      R => '0'
    );
\dividend_tmp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[8]_i_1__4_n_1\,
      Q => dividend_tmp(8),
      R => '0'
    );
\dividend_tmp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[9]_i_1__4_n_1\,
      Q => dividend_tmp(9),
      R => '0'
    );
\divisor0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \divisor0_reg[9]_0\(0),
      Q => \divisor0_reg_n_1_[1]\,
      R => '0'
    );
\divisor0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \divisor0_reg[9]_0\(1),
      Q => \divisor0_reg_n_1_[2]\,
      R => '0'
    );
\divisor0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \divisor0_reg[9]_0\(2),
      Q => \divisor0_reg_n_1_[3]\,
      R => '0'
    );
\divisor0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \divisor0_reg[9]_0\(3),
      Q => \divisor0_reg_n_1_[4]\,
      R => '0'
    );
\divisor0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \divisor0_reg[9]_0\(4),
      Q => \divisor0_reg_n_1_[5]\,
      R => '0'
    );
\divisor0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \divisor0_reg[9]_0\(5),
      Q => \divisor0_reg_n_1_[6]\,
      R => '0'
    );
\divisor0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \divisor0_reg[9]_0\(6),
      Q => \divisor0_reg_n_1_[7]\,
      R => '0'
    );
\divisor0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \divisor0_reg[9]_0\(7),
      Q => \divisor0_reg_n_1_[8]\,
      R => '0'
    );
\divisor0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \divisor0_reg[9]_0\(8),
      Q => \divisor0_reg_n_1_[9]\,
      R => '0'
    );
\r_stage_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_stage_reg[0]_0\(0),
      Q => \r_stage_reg_n_1_[0]\,
      R => ap_rst
    );
\r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11101",
      CE => '1',
      CLK => ap_clk,
      D => \r_stage_reg_n_1_[0]\,
      Q => \r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_n_1\,
      Q31 => \NLW_r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_Q31_UNCONNECTED\
    );
\r_stage_reg[31]_grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_29\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_n_1\,
      Q => \r_stage_reg[31]_grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_29_n_1\,
      R => '0'
    );
\r_stage_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_gate_n_1,
      Q => E(0),
      R => ap_rst
    );
r_stage_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_stage_reg[31]_grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_29_n_1\,
      I1 => \r_stage_reg[32]_0\,
      O => r_stage_reg_gate_n_1
    );
\remd_tmp[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \dividend0_reg_n_1_[31]\,
      I1 => dividend_tmp(31),
      I2 => \r_stage_reg_n_1_[0]\,
      I3 => p_0_in,
      I4 => cal_tmp_carry_n_8,
      O => \remd_tmp[0]_i_1__4_n_1\
    );
\remd_tmp[10]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(9),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__1_n_6\,
      O => \remd_tmp[10]_i_1__4_n_1\
    );
\remd_tmp[11]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[10]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__1_n_5\,
      O => \remd_tmp[11]_i_1__4_n_1\
    );
\remd_tmp[12]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[11]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__2_n_8\,
      O => \remd_tmp[12]_i_1__4_n_1\
    );
\remd_tmp[13]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[12]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__2_n_7\,
      O => \remd_tmp[13]_i_1__4_n_1\
    );
\remd_tmp[14]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[13]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__2_n_6\,
      O => \remd_tmp[14]_i_1__4_n_1\
    );
\remd_tmp[15]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[14]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__2_n_5\,
      O => \remd_tmp[15]_i_1__4_n_1\
    );
\remd_tmp[16]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[15]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__3_n_8\,
      O => \remd_tmp[16]_i_1__4_n_1\
    );
\remd_tmp[17]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[16]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__3_n_7\,
      O => \remd_tmp[17]_i_1__4_n_1\
    );
\remd_tmp[18]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[17]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__3_n_6\,
      O => \remd_tmp[18]_i_1__4_n_1\
    );
\remd_tmp[19]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[18]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__3_n_5\,
      O => \remd_tmp[19]_i_1__4_n_1\
    );
\remd_tmp[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(0),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => cal_tmp_carry_n_7,
      O => \remd_tmp[1]_i_1__4_n_1\
    );
\remd_tmp[20]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[19]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__4_n_8\,
      O => \remd_tmp[20]_i_1__4_n_1\
    );
\remd_tmp[21]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[20]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__4_n_7\,
      O => \remd_tmp[21]_i_1__4_n_1\
    );
\remd_tmp[22]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[21]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__4_n_6\,
      O => \remd_tmp[22]_i_1__4_n_1\
    );
\remd_tmp[23]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[22]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__4_n_5\,
      O => \remd_tmp[23]_i_1__4_n_1\
    );
\remd_tmp[24]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[23]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__5_n_8\,
      O => \remd_tmp[24]_i_1__4_n_1\
    );
\remd_tmp[25]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[24]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__5_n_7\,
      O => \remd_tmp[25]_i_1__4_n_1\
    );
\remd_tmp[26]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[25]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__5_n_6\,
      O => \remd_tmp[26]_i_1__4_n_1\
    );
\remd_tmp[27]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[26]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__5_n_5\,
      O => \remd_tmp[27]_i_1__4_n_1\
    );
\remd_tmp[28]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[27]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__6_n_8\,
      O => \remd_tmp[28]_i_1__4_n_1\
    );
\remd_tmp[29]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[28]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__6_n_7\,
      O => \remd_tmp[29]_i_1__4_n_1\
    );
\remd_tmp[2]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(1),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => cal_tmp_carry_n_6,
      O => \remd_tmp[2]_i_1__4_n_1\
    );
\remd_tmp[30]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[29]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__6_n_6\,
      O => \remd_tmp[30]_i_1__4_n_1\
    );
\remd_tmp[3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(2),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => cal_tmp_carry_n_5,
      O => \remd_tmp[3]_i_1__4_n_1\
    );
\remd_tmp[4]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(3),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__0_n_8\,
      O => \remd_tmp[4]_i_1__4_n_1\
    );
\remd_tmp[5]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(4),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__0_n_7\,
      O => \remd_tmp[5]_i_1__4_n_1\
    );
\remd_tmp[6]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(5),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__0_n_6\,
      O => \remd_tmp[6]_i_1__4_n_1\
    );
\remd_tmp[7]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(6),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__0_n_5\,
      O => \remd_tmp[7]_i_1__4_n_1\
    );
\remd_tmp[8]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(7),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__1_n_8\,
      O => \remd_tmp[8]_i_1__4_n_1\
    );
\remd_tmp[9]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(8),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__1_n_7\,
      O => \remd_tmp[9]_i_1__4_n_1\
    );
\remd_tmp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[0]_i_1__4_n_1\,
      Q => \^q\(0),
      R => '0'
    );
\remd_tmp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[10]_i_1__4_n_1\,
      Q => \remd_tmp_reg_n_1_[10]\,
      R => '0'
    );
\remd_tmp_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[11]_i_1__4_n_1\,
      Q => \remd_tmp_reg_n_1_[11]\,
      R => '0'
    );
\remd_tmp_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[12]_i_1__4_n_1\,
      Q => \remd_tmp_reg_n_1_[12]\,
      R => '0'
    );
\remd_tmp_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[13]_i_1__4_n_1\,
      Q => \remd_tmp_reg_n_1_[13]\,
      R => '0'
    );
\remd_tmp_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[14]_i_1__4_n_1\,
      Q => \remd_tmp_reg_n_1_[14]\,
      R => '0'
    );
\remd_tmp_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[15]_i_1__4_n_1\,
      Q => \remd_tmp_reg_n_1_[15]\,
      R => '0'
    );
\remd_tmp_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[16]_i_1__4_n_1\,
      Q => \remd_tmp_reg_n_1_[16]\,
      R => '0'
    );
\remd_tmp_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[17]_i_1__4_n_1\,
      Q => \remd_tmp_reg_n_1_[17]\,
      R => '0'
    );
\remd_tmp_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[18]_i_1__4_n_1\,
      Q => \remd_tmp_reg_n_1_[18]\,
      R => '0'
    );
\remd_tmp_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[19]_i_1__4_n_1\,
      Q => \remd_tmp_reg_n_1_[19]\,
      R => '0'
    );
\remd_tmp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[1]_i_1__4_n_1\,
      Q => \^q\(1),
      R => '0'
    );
\remd_tmp_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[20]_i_1__4_n_1\,
      Q => \remd_tmp_reg_n_1_[20]\,
      R => '0'
    );
\remd_tmp_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[21]_i_1__4_n_1\,
      Q => \remd_tmp_reg_n_1_[21]\,
      R => '0'
    );
\remd_tmp_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[22]_i_1__4_n_1\,
      Q => \remd_tmp_reg_n_1_[22]\,
      R => '0'
    );
\remd_tmp_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[23]_i_1__4_n_1\,
      Q => \remd_tmp_reg_n_1_[23]\,
      R => '0'
    );
\remd_tmp_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[24]_i_1__4_n_1\,
      Q => \remd_tmp_reg_n_1_[24]\,
      R => '0'
    );
\remd_tmp_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[25]_i_1__4_n_1\,
      Q => \remd_tmp_reg_n_1_[25]\,
      R => '0'
    );
\remd_tmp_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[26]_i_1__4_n_1\,
      Q => \remd_tmp_reg_n_1_[26]\,
      R => '0'
    );
\remd_tmp_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[27]_i_1__4_n_1\,
      Q => \remd_tmp_reg_n_1_[27]\,
      R => '0'
    );
\remd_tmp_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[28]_i_1__4_n_1\,
      Q => \remd_tmp_reg_n_1_[28]\,
      R => '0'
    );
\remd_tmp_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[29]_i_1__4_n_1\,
      Q => \remd_tmp_reg_n_1_[29]\,
      R => '0'
    );
\remd_tmp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[2]_i_1__4_n_1\,
      Q => \^q\(2),
      R => '0'
    );
\remd_tmp_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[30]_i_1__4_n_1\,
      Q => \remd_tmp_reg_n_1_[30]\,
      R => '0'
    );
\remd_tmp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[3]_i_1__4_n_1\,
      Q => \^q\(3),
      R => '0'
    );
\remd_tmp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[4]_i_1__4_n_1\,
      Q => \^q\(4),
      R => '0'
    );
\remd_tmp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[5]_i_1__4_n_1\,
      Q => \^q\(5),
      R => '0'
    );
\remd_tmp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[6]_i_1__4_n_1\,
      Q => \^q\(6),
      R => '0'
    );
\remd_tmp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[7]_i_1__4_n_1\,
      Q => \^q\(7),
      R => '0'
    );
\remd_tmp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[8]_i_1__4_n_1\,
      Q => \^q\(8),
      R => '0'
    );
\remd_tmp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[9]_i_1__4_n_1\,
      Q => \^q\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_u_42 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC;
    \r_stage_reg[32]_0\ : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    \r_stage_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dividend0_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \divisor0_reg[9]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_u_42 : entity is "send_frame_urem_3bkb_div_u";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_u_42;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_u_42 is
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \cal_tmp_carry__0_i_5__1_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__0_i_6__1_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__0_i_7__1_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__0_i_8__1_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_3__2_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_4__2_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_5__1_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_6__1_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_1__2_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_2__2_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_3__2_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_4__2_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__3_i_1__2_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__3_i_2__2_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__3_i_3__2_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__3_i_4__2_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__4_i_1__2_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__4_i_2__2_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__4_i_3__2_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__4_i_4__2_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__5_i_1__2_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__5_i_2__2_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__5_i_3__2_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__5_i_4__2_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__6_i_1__2_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__6_i_2__2_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__6_i_3__2_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__6_i_4__2_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry_i_5__1_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry_i_6__1_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry_i_7__1_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry_i_8__1_n_1\ : STD_LOGIC;
  signal cal_tmp_carry_n_1 : STD_LOGIC;
  signal cal_tmp_carry_n_2 : STD_LOGIC;
  signal cal_tmp_carry_n_3 : STD_LOGIC;
  signal cal_tmp_carry_n_4 : STD_LOGIC;
  signal cal_tmp_carry_n_5 : STD_LOGIC;
  signal cal_tmp_carry_n_6 : STD_LOGIC;
  signal cal_tmp_carry_n_7 : STD_LOGIC;
  signal cal_tmp_carry_n_8 : STD_LOGIC;
  signal \dividend0_reg_n_1_[0]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[10]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[11]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[12]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[13]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[14]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[15]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[16]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[17]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[18]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[19]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[1]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[20]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[21]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[22]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[23]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[24]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[25]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[26]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[27]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[28]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[29]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[2]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[30]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[31]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[3]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[4]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[5]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[6]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[7]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[8]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[9]\ : STD_LOGIC;
  signal dividend_tmp : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \dividend_tmp[10]_i_1__1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[11]_i_1__1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[12]_i_1__1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[13]_i_1__1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[14]_i_1__1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[15]_i_1__1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[16]_i_1__1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[17]_i_1__1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[18]_i_1__1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[19]_i_1__1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[1]_i_1__1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[20]_i_1__1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[21]_i_1__1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[22]_i_1__1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[23]_i_1__1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[24]_i_1__1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[25]_i_1__1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[26]_i_1__1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[27]_i_1__1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[28]_i_1__1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[29]_i_1__1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[2]_i_1__1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[30]_i_1__1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[31]_i_1__1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[3]_i_1__1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[4]_i_1__1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[5]_i_1__1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[6]_i_1__1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[7]_i_1__1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[8]_i_1__1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[9]_i_1__1_n_1\ : STD_LOGIC;
  signal \divisor0_reg_n_1_[1]\ : STD_LOGIC;
  signal \divisor0_reg_n_1_[2]\ : STD_LOGIC;
  signal \divisor0_reg_n_1_[3]\ : STD_LOGIC;
  signal \divisor0_reg_n_1_[4]\ : STD_LOGIC;
  signal \divisor0_reg_n_1_[5]\ : STD_LOGIC;
  signal \divisor0_reg_n_1_[6]\ : STD_LOGIC;
  signal \divisor0_reg_n_1_[7]\ : STD_LOGIC;
  signal \divisor0_reg_n_1_[8]\ : STD_LOGIC;
  signal \divisor0_reg_n_1_[9]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_in0 : STD_LOGIC;
  signal p_2_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_n_1\ : STD_LOGIC;
  signal \r_stage_reg[31]_grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_29_n_1\ : STD_LOGIC;
  signal r_stage_reg_gate_n_1 : STD_LOGIC;
  signal \r_stage_reg_n_1_[0]\ : STD_LOGIC;
  signal \remd_tmp[0]_i_1__1_n_1\ : STD_LOGIC;
  signal \remd_tmp[10]_i_1__1_n_1\ : STD_LOGIC;
  signal \remd_tmp[11]_i_1__1_n_1\ : STD_LOGIC;
  signal \remd_tmp[12]_i_1__1_n_1\ : STD_LOGIC;
  signal \remd_tmp[13]_i_1__1_n_1\ : STD_LOGIC;
  signal \remd_tmp[14]_i_1__1_n_1\ : STD_LOGIC;
  signal \remd_tmp[15]_i_1__1_n_1\ : STD_LOGIC;
  signal \remd_tmp[16]_i_1__1_n_1\ : STD_LOGIC;
  signal \remd_tmp[17]_i_1__1_n_1\ : STD_LOGIC;
  signal \remd_tmp[18]_i_1__1_n_1\ : STD_LOGIC;
  signal \remd_tmp[19]_i_1__1_n_1\ : STD_LOGIC;
  signal \remd_tmp[1]_i_1__1_n_1\ : STD_LOGIC;
  signal \remd_tmp[20]_i_1__1_n_1\ : STD_LOGIC;
  signal \remd_tmp[21]_i_1__1_n_1\ : STD_LOGIC;
  signal \remd_tmp[22]_i_1__1_n_1\ : STD_LOGIC;
  signal \remd_tmp[23]_i_1__1_n_1\ : STD_LOGIC;
  signal \remd_tmp[24]_i_1__1_n_1\ : STD_LOGIC;
  signal \remd_tmp[25]_i_1__1_n_1\ : STD_LOGIC;
  signal \remd_tmp[26]_i_1__1_n_1\ : STD_LOGIC;
  signal \remd_tmp[27]_i_1__1_n_1\ : STD_LOGIC;
  signal \remd_tmp[28]_i_1__1_n_1\ : STD_LOGIC;
  signal \remd_tmp[29]_i_1__1_n_1\ : STD_LOGIC;
  signal \remd_tmp[2]_i_1__1_n_1\ : STD_LOGIC;
  signal \remd_tmp[30]_i_1__1_n_1\ : STD_LOGIC;
  signal \remd_tmp[3]_i_1__1_n_1\ : STD_LOGIC;
  signal \remd_tmp[4]_i_1__1_n_1\ : STD_LOGIC;
  signal \remd_tmp[5]_i_1__1_n_1\ : STD_LOGIC;
  signal \remd_tmp[6]_i_1__1_n_1\ : STD_LOGIC;
  signal \remd_tmp[7]_i_1__1_n_1\ : STD_LOGIC;
  signal \remd_tmp[8]_i_1__1_n_1\ : STD_LOGIC;
  signal \remd_tmp[9]_i_1__1_n_1\ : STD_LOGIC;
  signal remd_tmp_mux : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \remd_tmp_reg_n_1_[10]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[11]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[12]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[13]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[14]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[15]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[16]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[17]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[18]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[19]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[20]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[21]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[22]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[23]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[24]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[25]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[26]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[27]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[28]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[29]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[30]\ : STD_LOGIC;
  signal \NLW_cal_tmp_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cal_tmp_carry__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cal_tmp_carry__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dividend_tmp[10]_i_1__1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \dividend_tmp[11]_i_1__1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \dividend_tmp[12]_i_1__1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \dividend_tmp[13]_i_1__1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \dividend_tmp[14]_i_1__1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \dividend_tmp[15]_i_1__1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \dividend_tmp[16]_i_1__1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \dividend_tmp[17]_i_1__1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \dividend_tmp[18]_i_1__1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \dividend_tmp[19]_i_1__1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \dividend_tmp[1]_i_1__1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \dividend_tmp[20]_i_1__1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \dividend_tmp[21]_i_1__1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \dividend_tmp[22]_i_1__1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \dividend_tmp[23]_i_1__1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \dividend_tmp[24]_i_1__1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \dividend_tmp[25]_i_1__1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \dividend_tmp[26]_i_1__1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \dividend_tmp[27]_i_1__1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \dividend_tmp[28]_i_1__1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \dividend_tmp[29]_i_1__1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \dividend_tmp[2]_i_1__1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \dividend_tmp[31]_i_1__1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \dividend_tmp[3]_i_1__1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \dividend_tmp[4]_i_1__1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \dividend_tmp[5]_i_1__1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \dividend_tmp[6]_i_1__1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \dividend_tmp[7]_i_1__1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \dividend_tmp[8]_i_1__1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \dividend_tmp[9]_i_1__1\ : label is "soft_lutpair59";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28\ : label is "inst/\grp_initial_edca_process_fu_240/grp_start_backoff_bk_fu_191/grp_random_int_gen_fu_37/send_frame_urem_3bkb_U23/send_frame_urem_3bkb_div_U/send_frame_urem_3bkb_div_u_0/r_stage_reg ";
  attribute srl_name : string;
  attribute srl_name of \r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28\ : label is "inst/\grp_initial_edca_process_fu_240/grp_start_backoff_bk_fu_191/grp_random_int_gen_fu_37/send_frame_urem_3bkb_U23/send_frame_urem_3bkb_div_U/send_frame_urem_3bkb_div_u_0/r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28 ";
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
cal_tmp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => cal_tmp_carry_n_1,
      CO(2) => cal_tmp_carry_n_2,
      CO(1) => cal_tmp_carry_n_3,
      CO(0) => cal_tmp_carry_n_4,
      CYINIT => '1',
      DI(3 downto 1) => remd_tmp_mux(2 downto 0),
      DI(0) => p_1_in0,
      O(3) => cal_tmp_carry_n_5,
      O(2) => cal_tmp_carry_n_6,
      O(1) => cal_tmp_carry_n_7,
      O(0) => cal_tmp_carry_n_8,
      S(3) => \cal_tmp_carry_i_5__1_n_1\,
      S(2) => \cal_tmp_carry_i_6__1_n_1\,
      S(1) => \cal_tmp_carry_i_7__1_n_1\,
      S(0) => \cal_tmp_carry_i_8__1_n_1\
    );
\cal_tmp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => cal_tmp_carry_n_1,
      CO(3) => \cal_tmp_carry__0_n_1\,
      CO(2) => \cal_tmp_carry__0_n_2\,
      CO(1) => \cal_tmp_carry__0_n_3\,
      CO(0) => \cal_tmp_carry__0_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => remd_tmp_mux(6 downto 3),
      O(3) => \cal_tmp_carry__0_n_5\,
      O(2) => \cal_tmp_carry__0_n_6\,
      O(1) => \cal_tmp_carry__0_n_7\,
      O(0) => \cal_tmp_carry__0_n_8\,
      S(3) => \cal_tmp_carry__0_i_5__1_n_1\,
      S(2) => \cal_tmp_carry__0_i_6__1_n_1\,
      S(1) => \cal_tmp_carry__0_i_7__1_n_1\,
      S(0) => \cal_tmp_carry__0_i_8__1_n_1\
    );
\cal_tmp_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \r_stage_reg_n_1_[0]\,
      O => remd_tmp_mux(6)
    );
\cal_tmp_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      I1 => \r_stage_reg_n_1_[0]\,
      O => remd_tmp_mux(5)
    );
\cal_tmp_carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \r_stage_reg_n_1_[0]\,
      O => remd_tmp_mux(4)
    );
\cal_tmp_carry__0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \r_stage_reg_n_1_[0]\,
      O => remd_tmp_mux(3)
    );
\cal_tmp_carry__0_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^q\(6),
      I2 => \divisor0_reg_n_1_[7]\,
      O => \cal_tmp_carry__0_i_5__1_n_1\
    );
\cal_tmp_carry__0_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^q\(5),
      I2 => \divisor0_reg_n_1_[6]\,
      O => \cal_tmp_carry__0_i_6__1_n_1\
    );
\cal_tmp_carry__0_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^q\(4),
      I2 => \divisor0_reg_n_1_[5]\,
      O => \cal_tmp_carry__0_i_7__1_n_1\
    );
\cal_tmp_carry__0_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^q\(3),
      I2 => \divisor0_reg_n_1_[4]\,
      O => \cal_tmp_carry__0_i_8__1_n_1\
    );
\cal_tmp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__0_n_1\,
      CO(3) => \cal_tmp_carry__1_n_1\,
      CO(2) => \cal_tmp_carry__1_n_2\,
      CO(1) => \cal_tmp_carry__1_n_3\,
      CO(0) => \cal_tmp_carry__1_n_4\,
      CYINIT => '0',
      DI(3 downto 2) => B"11",
      DI(1 downto 0) => remd_tmp_mux(8 downto 7),
      O(3) => \cal_tmp_carry__1_n_5\,
      O(2) => \cal_tmp_carry__1_n_6\,
      O(1) => \cal_tmp_carry__1_n_7\,
      O(0) => \cal_tmp_carry__1_n_8\,
      S(3) => \cal_tmp_carry__1_i_3__2_n_1\,
      S(2) => \cal_tmp_carry__1_i_4__2_n_1\,
      S(1) => \cal_tmp_carry__1_i_5__1_n_1\,
      S(0) => \cal_tmp_carry__1_i_6__1_n_1\
    );
\cal_tmp_carry__1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(8),
      I1 => \r_stage_reg_n_1_[0]\,
      O => remd_tmp_mux(8)
    );
\cal_tmp_carry__1_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(7),
      I1 => \r_stage_reg_n_1_[0]\,
      O => remd_tmp_mux(7)
    );
\cal_tmp_carry__1_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[10]\,
      O => \cal_tmp_carry__1_i_3__2_n_1\
    );
\cal_tmp_carry__1_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^q\(9),
      O => \cal_tmp_carry__1_i_4__2_n_1\
    );
\cal_tmp_carry__1_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^q\(8),
      I2 => \divisor0_reg_n_1_[9]\,
      O => \cal_tmp_carry__1_i_5__1_n_1\
    );
\cal_tmp_carry__1_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^q\(7),
      I2 => \divisor0_reg_n_1_[8]\,
      O => \cal_tmp_carry__1_i_6__1_n_1\
    );
\cal_tmp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__1_n_1\,
      CO(3) => \cal_tmp_carry__2_n_1\,
      CO(2) => \cal_tmp_carry__2_n_2\,
      CO(1) => \cal_tmp_carry__2_n_3\,
      CO(0) => \cal_tmp_carry__2_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cal_tmp_carry__2_n_5\,
      O(2) => \cal_tmp_carry__2_n_6\,
      O(1) => \cal_tmp_carry__2_n_7\,
      O(0) => \cal_tmp_carry__2_n_8\,
      S(3) => \cal_tmp_carry__2_i_1__2_n_1\,
      S(2) => \cal_tmp_carry__2_i_2__2_n_1\,
      S(1) => \cal_tmp_carry__2_i_3__2_n_1\,
      S(0) => \cal_tmp_carry__2_i_4__2_n_1\
    );
\cal_tmp_carry__2_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[14]\,
      O => \cal_tmp_carry__2_i_1__2_n_1\
    );
\cal_tmp_carry__2_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[13]\,
      O => \cal_tmp_carry__2_i_2__2_n_1\
    );
\cal_tmp_carry__2_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[12]\,
      O => \cal_tmp_carry__2_i_3__2_n_1\
    );
\cal_tmp_carry__2_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[11]\,
      O => \cal_tmp_carry__2_i_4__2_n_1\
    );
\cal_tmp_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__2_n_1\,
      CO(3) => \cal_tmp_carry__3_n_1\,
      CO(2) => \cal_tmp_carry__3_n_2\,
      CO(1) => \cal_tmp_carry__3_n_3\,
      CO(0) => \cal_tmp_carry__3_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cal_tmp_carry__3_n_5\,
      O(2) => \cal_tmp_carry__3_n_6\,
      O(1) => \cal_tmp_carry__3_n_7\,
      O(0) => \cal_tmp_carry__3_n_8\,
      S(3) => \cal_tmp_carry__3_i_1__2_n_1\,
      S(2) => \cal_tmp_carry__3_i_2__2_n_1\,
      S(1) => \cal_tmp_carry__3_i_3__2_n_1\,
      S(0) => \cal_tmp_carry__3_i_4__2_n_1\
    );
\cal_tmp_carry__3_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[18]\,
      O => \cal_tmp_carry__3_i_1__2_n_1\
    );
\cal_tmp_carry__3_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[17]\,
      O => \cal_tmp_carry__3_i_2__2_n_1\
    );
\cal_tmp_carry__3_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[16]\,
      O => \cal_tmp_carry__3_i_3__2_n_1\
    );
\cal_tmp_carry__3_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[15]\,
      O => \cal_tmp_carry__3_i_4__2_n_1\
    );
\cal_tmp_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__3_n_1\,
      CO(3) => \cal_tmp_carry__4_n_1\,
      CO(2) => \cal_tmp_carry__4_n_2\,
      CO(1) => \cal_tmp_carry__4_n_3\,
      CO(0) => \cal_tmp_carry__4_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cal_tmp_carry__4_n_5\,
      O(2) => \cal_tmp_carry__4_n_6\,
      O(1) => \cal_tmp_carry__4_n_7\,
      O(0) => \cal_tmp_carry__4_n_8\,
      S(3) => \cal_tmp_carry__4_i_1__2_n_1\,
      S(2) => \cal_tmp_carry__4_i_2__2_n_1\,
      S(1) => \cal_tmp_carry__4_i_3__2_n_1\,
      S(0) => \cal_tmp_carry__4_i_4__2_n_1\
    );
\cal_tmp_carry__4_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[22]\,
      O => \cal_tmp_carry__4_i_1__2_n_1\
    );
\cal_tmp_carry__4_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[21]\,
      O => \cal_tmp_carry__4_i_2__2_n_1\
    );
\cal_tmp_carry__4_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[20]\,
      O => \cal_tmp_carry__4_i_3__2_n_1\
    );
\cal_tmp_carry__4_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[19]\,
      O => \cal_tmp_carry__4_i_4__2_n_1\
    );
\cal_tmp_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__4_n_1\,
      CO(3) => \cal_tmp_carry__5_n_1\,
      CO(2) => \cal_tmp_carry__5_n_2\,
      CO(1) => \cal_tmp_carry__5_n_3\,
      CO(0) => \cal_tmp_carry__5_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cal_tmp_carry__5_n_5\,
      O(2) => \cal_tmp_carry__5_n_6\,
      O(1) => \cal_tmp_carry__5_n_7\,
      O(0) => \cal_tmp_carry__5_n_8\,
      S(3) => \cal_tmp_carry__5_i_1__2_n_1\,
      S(2) => \cal_tmp_carry__5_i_2__2_n_1\,
      S(1) => \cal_tmp_carry__5_i_3__2_n_1\,
      S(0) => \cal_tmp_carry__5_i_4__2_n_1\
    );
\cal_tmp_carry__5_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[26]\,
      O => \cal_tmp_carry__5_i_1__2_n_1\
    );
\cal_tmp_carry__5_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[25]\,
      O => \cal_tmp_carry__5_i_2__2_n_1\
    );
\cal_tmp_carry__5_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[24]\,
      O => \cal_tmp_carry__5_i_3__2_n_1\
    );
\cal_tmp_carry__5_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[23]\,
      O => \cal_tmp_carry__5_i_4__2_n_1\
    );
\cal_tmp_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__5_n_1\,
      CO(3) => p_2_out(0),
      CO(2) => \cal_tmp_carry__6_n_2\,
      CO(1) => \cal_tmp_carry__6_n_3\,
      CO(0) => \cal_tmp_carry__6_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \NLW_cal_tmp_carry__6_O_UNCONNECTED\(3),
      O(2) => \cal_tmp_carry__6_n_6\,
      O(1) => \cal_tmp_carry__6_n_7\,
      O(0) => \cal_tmp_carry__6_n_8\,
      S(3) => \cal_tmp_carry__6_i_1__2_n_1\,
      S(2) => \cal_tmp_carry__6_i_2__2_n_1\,
      S(1) => \cal_tmp_carry__6_i_3__2_n_1\,
      S(0) => \cal_tmp_carry__6_i_4__2_n_1\
    );
\cal_tmp_carry__6_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[30]\,
      O => \cal_tmp_carry__6_i_1__2_n_1\
    );
\cal_tmp_carry__6_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[29]\,
      O => \cal_tmp_carry__6_i_2__2_n_1\
    );
\cal_tmp_carry__6_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[28]\,
      O => \cal_tmp_carry__6_i_3__2_n_1\
    );
\cal_tmp_carry__6_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[27]\,
      O => \cal_tmp_carry__6_i_4__2_n_1\
    );
\cal_tmp_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => p_2_out(0),
      CO(3 downto 0) => \NLW_cal_tmp_carry__7_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_cal_tmp_carry__7_O_UNCONNECTED\(3 downto 1),
      O(0) => p_0_in,
      S(3 downto 0) => B"0001"
    );
\cal_tmp_carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \r_stage_reg_n_1_[0]\,
      O => remd_tmp_mux(2)
    );
\cal_tmp_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \r_stage_reg_n_1_[0]\,
      O => remd_tmp_mux(1)
    );
\cal_tmp_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \r_stage_reg_n_1_[0]\,
      O => remd_tmp_mux(0)
    );
\cal_tmp_carry_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[31]\,
      I1 => dividend_tmp(31),
      I2 => \r_stage_reg_n_1_[0]\,
      O => p_1_in0
    );
\cal_tmp_carry_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^q\(2),
      I2 => \divisor0_reg_n_1_[3]\,
      O => \cal_tmp_carry_i_5__1_n_1\
    );
\cal_tmp_carry_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^q\(1),
      I2 => \divisor0_reg_n_1_[2]\,
      O => \cal_tmp_carry_i_6__1_n_1\
    );
\cal_tmp_carry_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => \divisor0_reg_n_1_[1]\,
      O => \cal_tmp_carry_i_7__1_n_1\
    );
\cal_tmp_carry_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[31]\,
      I1 => dividend_tmp(31),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \cal_tmp_carry_i_8__1_n_1\
    );
\dividend0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(0),
      Q => \dividend0_reg_n_1_[0]\,
      R => '0'
    );
\dividend0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(10),
      Q => \dividend0_reg_n_1_[10]\,
      R => '0'
    );
\dividend0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(11),
      Q => \dividend0_reg_n_1_[11]\,
      R => '0'
    );
\dividend0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(12),
      Q => \dividend0_reg_n_1_[12]\,
      R => '0'
    );
\dividend0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(13),
      Q => \dividend0_reg_n_1_[13]\,
      R => '0'
    );
\dividend0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(14),
      Q => \dividend0_reg_n_1_[14]\,
      R => '0'
    );
\dividend0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(15),
      Q => \dividend0_reg_n_1_[15]\,
      R => '0'
    );
\dividend0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(16),
      Q => \dividend0_reg_n_1_[16]\,
      R => '0'
    );
\dividend0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(17),
      Q => \dividend0_reg_n_1_[17]\,
      R => '0'
    );
\dividend0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(18),
      Q => \dividend0_reg_n_1_[18]\,
      R => '0'
    );
\dividend0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(19),
      Q => \dividend0_reg_n_1_[19]\,
      R => '0'
    );
\dividend0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(1),
      Q => \dividend0_reg_n_1_[1]\,
      R => '0'
    );
\dividend0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(20),
      Q => \dividend0_reg_n_1_[20]\,
      R => '0'
    );
\dividend0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(21),
      Q => \dividend0_reg_n_1_[21]\,
      R => '0'
    );
\dividend0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(22),
      Q => \dividend0_reg_n_1_[22]\,
      R => '0'
    );
\dividend0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(23),
      Q => \dividend0_reg_n_1_[23]\,
      R => '0'
    );
\dividend0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(24),
      Q => \dividend0_reg_n_1_[24]\,
      R => '0'
    );
\dividend0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(25),
      Q => \dividend0_reg_n_1_[25]\,
      R => '0'
    );
\dividend0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(26),
      Q => \dividend0_reg_n_1_[26]\,
      R => '0'
    );
\dividend0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(27),
      Q => \dividend0_reg_n_1_[27]\,
      R => '0'
    );
\dividend0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(28),
      Q => \dividend0_reg_n_1_[28]\,
      R => '0'
    );
\dividend0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(29),
      Q => \dividend0_reg_n_1_[29]\,
      R => '0'
    );
\dividend0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(2),
      Q => \dividend0_reg_n_1_[2]\,
      R => '0'
    );
\dividend0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(30),
      Q => \dividend0_reg_n_1_[30]\,
      R => '0'
    );
\dividend0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(31),
      Q => \dividend0_reg_n_1_[31]\,
      R => '0'
    );
\dividend0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(3),
      Q => \dividend0_reg_n_1_[3]\,
      R => '0'
    );
\dividend0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(4),
      Q => \dividend0_reg_n_1_[4]\,
      R => '0'
    );
\dividend0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(5),
      Q => \dividend0_reg_n_1_[5]\,
      R => '0'
    );
\dividend0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(6),
      Q => \dividend0_reg_n_1_[6]\,
      R => '0'
    );
\dividend0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(7),
      Q => \dividend0_reg_n_1_[7]\,
      R => '0'
    );
\dividend0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(8),
      Q => \dividend0_reg_n_1_[8]\,
      R => '0'
    );
\dividend0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(9),
      Q => \dividend0_reg_n_1_[9]\,
      R => '0'
    );
\dividend_tmp[10]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[9]\,
      I1 => dividend_tmp(9),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[10]_i_1__1_n_1\
    );
\dividend_tmp[11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[10]\,
      I1 => dividend_tmp(10),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[11]_i_1__1_n_1\
    );
\dividend_tmp[12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[11]\,
      I1 => dividend_tmp(11),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[12]_i_1__1_n_1\
    );
\dividend_tmp[13]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[12]\,
      I1 => dividend_tmp(12),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[13]_i_1__1_n_1\
    );
\dividend_tmp[14]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[13]\,
      I1 => dividend_tmp(13),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[14]_i_1__1_n_1\
    );
\dividend_tmp[15]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[14]\,
      I1 => dividend_tmp(14),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[15]_i_1__1_n_1\
    );
\dividend_tmp[16]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[15]\,
      I1 => dividend_tmp(15),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[16]_i_1__1_n_1\
    );
\dividend_tmp[17]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[16]\,
      I1 => dividend_tmp(16),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[17]_i_1__1_n_1\
    );
\dividend_tmp[18]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[17]\,
      I1 => dividend_tmp(17),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[18]_i_1__1_n_1\
    );
\dividend_tmp[19]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[18]\,
      I1 => dividend_tmp(18),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[19]_i_1__1_n_1\
    );
\dividend_tmp[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[0]\,
      I1 => dividend_tmp(0),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[1]_i_1__1_n_1\
    );
\dividend_tmp[20]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[19]\,
      I1 => dividend_tmp(19),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[20]_i_1__1_n_1\
    );
\dividend_tmp[21]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[20]\,
      I1 => dividend_tmp(20),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[21]_i_1__1_n_1\
    );
\dividend_tmp[22]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[21]\,
      I1 => dividend_tmp(21),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[22]_i_1__1_n_1\
    );
\dividend_tmp[23]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[22]\,
      I1 => dividend_tmp(22),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[23]_i_1__1_n_1\
    );
\dividend_tmp[24]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[23]\,
      I1 => dividend_tmp(23),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[24]_i_1__1_n_1\
    );
\dividend_tmp[25]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[24]\,
      I1 => dividend_tmp(24),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[25]_i_1__1_n_1\
    );
\dividend_tmp[26]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[25]\,
      I1 => dividend_tmp(25),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[26]_i_1__1_n_1\
    );
\dividend_tmp[27]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[26]\,
      I1 => dividend_tmp(26),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[27]_i_1__1_n_1\
    );
\dividend_tmp[28]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[27]\,
      I1 => dividend_tmp(27),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[28]_i_1__1_n_1\
    );
\dividend_tmp[29]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[28]\,
      I1 => dividend_tmp(28),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[29]_i_1__1_n_1\
    );
\dividend_tmp[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[1]\,
      I1 => dividend_tmp(1),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[2]_i_1__1_n_1\
    );
\dividend_tmp[30]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[29]\,
      I1 => dividend_tmp(29),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[30]_i_1__1_n_1\
    );
\dividend_tmp[31]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[30]\,
      I1 => dividend_tmp(30),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[31]_i_1__1_n_1\
    );
\dividend_tmp[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[2]\,
      I1 => dividend_tmp(2),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[3]_i_1__1_n_1\
    );
\dividend_tmp[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[3]\,
      I1 => dividend_tmp(3),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[4]_i_1__1_n_1\
    );
\dividend_tmp[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[4]\,
      I1 => dividend_tmp(4),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[5]_i_1__1_n_1\
    );
\dividend_tmp[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[5]\,
      I1 => dividend_tmp(5),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[6]_i_1__1_n_1\
    );
\dividend_tmp[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[6]\,
      I1 => dividend_tmp(6),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[7]_i_1__1_n_1\
    );
\dividend_tmp[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[7]\,
      I1 => dividend_tmp(7),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[8]_i_1__1_n_1\
    );
\dividend_tmp[9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[8]\,
      I1 => dividend_tmp(8),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[9]_i_1__1_n_1\
    );
\dividend_tmp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_2_out(0),
      Q => dividend_tmp(0),
      R => '0'
    );
\dividend_tmp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[10]_i_1__1_n_1\,
      Q => dividend_tmp(10),
      R => '0'
    );
\dividend_tmp_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[11]_i_1__1_n_1\,
      Q => dividend_tmp(11),
      R => '0'
    );
\dividend_tmp_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[12]_i_1__1_n_1\,
      Q => dividend_tmp(12),
      R => '0'
    );
\dividend_tmp_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[13]_i_1__1_n_1\,
      Q => dividend_tmp(13),
      R => '0'
    );
\dividend_tmp_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[14]_i_1__1_n_1\,
      Q => dividend_tmp(14),
      R => '0'
    );
\dividend_tmp_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[15]_i_1__1_n_1\,
      Q => dividend_tmp(15),
      R => '0'
    );
\dividend_tmp_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[16]_i_1__1_n_1\,
      Q => dividend_tmp(16),
      R => '0'
    );
\dividend_tmp_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[17]_i_1__1_n_1\,
      Q => dividend_tmp(17),
      R => '0'
    );
\dividend_tmp_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[18]_i_1__1_n_1\,
      Q => dividend_tmp(18),
      R => '0'
    );
\dividend_tmp_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[19]_i_1__1_n_1\,
      Q => dividend_tmp(19),
      R => '0'
    );
\dividend_tmp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[1]_i_1__1_n_1\,
      Q => dividend_tmp(1),
      R => '0'
    );
\dividend_tmp_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[20]_i_1__1_n_1\,
      Q => dividend_tmp(20),
      R => '0'
    );
\dividend_tmp_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[21]_i_1__1_n_1\,
      Q => dividend_tmp(21),
      R => '0'
    );
\dividend_tmp_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[22]_i_1__1_n_1\,
      Q => dividend_tmp(22),
      R => '0'
    );
\dividend_tmp_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[23]_i_1__1_n_1\,
      Q => dividend_tmp(23),
      R => '0'
    );
\dividend_tmp_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[24]_i_1__1_n_1\,
      Q => dividend_tmp(24),
      R => '0'
    );
\dividend_tmp_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[25]_i_1__1_n_1\,
      Q => dividend_tmp(25),
      R => '0'
    );
\dividend_tmp_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[26]_i_1__1_n_1\,
      Q => dividend_tmp(26),
      R => '0'
    );
\dividend_tmp_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[27]_i_1__1_n_1\,
      Q => dividend_tmp(27),
      R => '0'
    );
\dividend_tmp_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[28]_i_1__1_n_1\,
      Q => dividend_tmp(28),
      R => '0'
    );
\dividend_tmp_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[29]_i_1__1_n_1\,
      Q => dividend_tmp(29),
      R => '0'
    );
\dividend_tmp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[2]_i_1__1_n_1\,
      Q => dividend_tmp(2),
      R => '0'
    );
\dividend_tmp_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[30]_i_1__1_n_1\,
      Q => dividend_tmp(30),
      R => '0'
    );
\dividend_tmp_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[31]_i_1__1_n_1\,
      Q => dividend_tmp(31),
      R => '0'
    );
\dividend_tmp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[3]_i_1__1_n_1\,
      Q => dividend_tmp(3),
      R => '0'
    );
\dividend_tmp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[4]_i_1__1_n_1\,
      Q => dividend_tmp(4),
      R => '0'
    );
\dividend_tmp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[5]_i_1__1_n_1\,
      Q => dividend_tmp(5),
      R => '0'
    );
\dividend_tmp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[6]_i_1__1_n_1\,
      Q => dividend_tmp(6),
      R => '0'
    );
\dividend_tmp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[7]_i_1__1_n_1\,
      Q => dividend_tmp(7),
      R => '0'
    );
\dividend_tmp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[8]_i_1__1_n_1\,
      Q => dividend_tmp(8),
      R => '0'
    );
\dividend_tmp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[9]_i_1__1_n_1\,
      Q => dividend_tmp(9),
      R => '0'
    );
\divisor0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \divisor0_reg[9]_0\(0),
      Q => \divisor0_reg_n_1_[1]\,
      R => '0'
    );
\divisor0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \divisor0_reg[9]_0\(1),
      Q => \divisor0_reg_n_1_[2]\,
      R => '0'
    );
\divisor0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \divisor0_reg[9]_0\(2),
      Q => \divisor0_reg_n_1_[3]\,
      R => '0'
    );
\divisor0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \divisor0_reg[9]_0\(3),
      Q => \divisor0_reg_n_1_[4]\,
      R => '0'
    );
\divisor0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \divisor0_reg[9]_0\(4),
      Q => \divisor0_reg_n_1_[5]\,
      R => '0'
    );
\divisor0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \divisor0_reg[9]_0\(5),
      Q => \divisor0_reg_n_1_[6]\,
      R => '0'
    );
\divisor0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \divisor0_reg[9]_0\(6),
      Q => \divisor0_reg_n_1_[7]\,
      R => '0'
    );
\divisor0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \divisor0_reg[9]_0\(7),
      Q => \divisor0_reg_n_1_[8]\,
      R => '0'
    );
\divisor0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \divisor0_reg[9]_0\(8),
      Q => \divisor0_reg_n_1_[9]\,
      R => '0'
    );
\r_stage_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_stage_reg[0]_0\(0),
      Q => \r_stage_reg_n_1_[0]\,
      R => ap_rst
    );
\r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11101",
      CE => '1',
      CLK => ap_clk,
      D => \r_stage_reg_n_1_[0]\,
      Q => \r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_n_1\,
      Q31 => \NLW_r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_Q31_UNCONNECTED\
    );
\r_stage_reg[31]_grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_29\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_n_1\,
      Q => \r_stage_reg[31]_grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_29_n_1\,
      R => '0'
    );
\r_stage_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_gate_n_1,
      Q => E(0),
      R => ap_rst
    );
r_stage_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_stage_reg[31]_grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_29_n_1\,
      I1 => \r_stage_reg[32]_0\,
      O => r_stage_reg_gate_n_1
    );
\remd_tmp[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \dividend0_reg_n_1_[31]\,
      I1 => dividend_tmp(31),
      I2 => \r_stage_reg_n_1_[0]\,
      I3 => p_0_in,
      I4 => cal_tmp_carry_n_8,
      O => \remd_tmp[0]_i_1__1_n_1\
    );
\remd_tmp[10]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(9),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__1_n_6\,
      O => \remd_tmp[10]_i_1__1_n_1\
    );
\remd_tmp[11]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[10]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__1_n_5\,
      O => \remd_tmp[11]_i_1__1_n_1\
    );
\remd_tmp[12]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[11]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__2_n_8\,
      O => \remd_tmp[12]_i_1__1_n_1\
    );
\remd_tmp[13]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[12]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__2_n_7\,
      O => \remd_tmp[13]_i_1__1_n_1\
    );
\remd_tmp[14]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[13]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__2_n_6\,
      O => \remd_tmp[14]_i_1__1_n_1\
    );
\remd_tmp[15]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[14]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__2_n_5\,
      O => \remd_tmp[15]_i_1__1_n_1\
    );
\remd_tmp[16]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[15]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__3_n_8\,
      O => \remd_tmp[16]_i_1__1_n_1\
    );
\remd_tmp[17]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[16]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__3_n_7\,
      O => \remd_tmp[17]_i_1__1_n_1\
    );
\remd_tmp[18]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[17]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__3_n_6\,
      O => \remd_tmp[18]_i_1__1_n_1\
    );
\remd_tmp[19]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[18]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__3_n_5\,
      O => \remd_tmp[19]_i_1__1_n_1\
    );
\remd_tmp[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(0),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => cal_tmp_carry_n_7,
      O => \remd_tmp[1]_i_1__1_n_1\
    );
\remd_tmp[20]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[19]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__4_n_8\,
      O => \remd_tmp[20]_i_1__1_n_1\
    );
\remd_tmp[21]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[20]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__4_n_7\,
      O => \remd_tmp[21]_i_1__1_n_1\
    );
\remd_tmp[22]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[21]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__4_n_6\,
      O => \remd_tmp[22]_i_1__1_n_1\
    );
\remd_tmp[23]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[22]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__4_n_5\,
      O => \remd_tmp[23]_i_1__1_n_1\
    );
\remd_tmp[24]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[23]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__5_n_8\,
      O => \remd_tmp[24]_i_1__1_n_1\
    );
\remd_tmp[25]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[24]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__5_n_7\,
      O => \remd_tmp[25]_i_1__1_n_1\
    );
\remd_tmp[26]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[25]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__5_n_6\,
      O => \remd_tmp[26]_i_1__1_n_1\
    );
\remd_tmp[27]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[26]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__5_n_5\,
      O => \remd_tmp[27]_i_1__1_n_1\
    );
\remd_tmp[28]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[27]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__6_n_8\,
      O => \remd_tmp[28]_i_1__1_n_1\
    );
\remd_tmp[29]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[28]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__6_n_7\,
      O => \remd_tmp[29]_i_1__1_n_1\
    );
\remd_tmp[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(1),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => cal_tmp_carry_n_6,
      O => \remd_tmp[2]_i_1__1_n_1\
    );
\remd_tmp[30]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[29]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__6_n_6\,
      O => \remd_tmp[30]_i_1__1_n_1\
    );
\remd_tmp[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(2),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => cal_tmp_carry_n_5,
      O => \remd_tmp[3]_i_1__1_n_1\
    );
\remd_tmp[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(3),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__0_n_8\,
      O => \remd_tmp[4]_i_1__1_n_1\
    );
\remd_tmp[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(4),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__0_n_7\,
      O => \remd_tmp[5]_i_1__1_n_1\
    );
\remd_tmp[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(5),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__0_n_6\,
      O => \remd_tmp[6]_i_1__1_n_1\
    );
\remd_tmp[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(6),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__0_n_5\,
      O => \remd_tmp[7]_i_1__1_n_1\
    );
\remd_tmp[8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(7),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__1_n_8\,
      O => \remd_tmp[8]_i_1__1_n_1\
    );
\remd_tmp[9]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(8),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__1_n_7\,
      O => \remd_tmp[9]_i_1__1_n_1\
    );
\remd_tmp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[0]_i_1__1_n_1\,
      Q => \^q\(0),
      R => '0'
    );
\remd_tmp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[10]_i_1__1_n_1\,
      Q => \remd_tmp_reg_n_1_[10]\,
      R => '0'
    );
\remd_tmp_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[11]_i_1__1_n_1\,
      Q => \remd_tmp_reg_n_1_[11]\,
      R => '0'
    );
\remd_tmp_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[12]_i_1__1_n_1\,
      Q => \remd_tmp_reg_n_1_[12]\,
      R => '0'
    );
\remd_tmp_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[13]_i_1__1_n_1\,
      Q => \remd_tmp_reg_n_1_[13]\,
      R => '0'
    );
\remd_tmp_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[14]_i_1__1_n_1\,
      Q => \remd_tmp_reg_n_1_[14]\,
      R => '0'
    );
\remd_tmp_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[15]_i_1__1_n_1\,
      Q => \remd_tmp_reg_n_1_[15]\,
      R => '0'
    );
\remd_tmp_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[16]_i_1__1_n_1\,
      Q => \remd_tmp_reg_n_1_[16]\,
      R => '0'
    );
\remd_tmp_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[17]_i_1__1_n_1\,
      Q => \remd_tmp_reg_n_1_[17]\,
      R => '0'
    );
\remd_tmp_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[18]_i_1__1_n_1\,
      Q => \remd_tmp_reg_n_1_[18]\,
      R => '0'
    );
\remd_tmp_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[19]_i_1__1_n_1\,
      Q => \remd_tmp_reg_n_1_[19]\,
      R => '0'
    );
\remd_tmp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[1]_i_1__1_n_1\,
      Q => \^q\(1),
      R => '0'
    );
\remd_tmp_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[20]_i_1__1_n_1\,
      Q => \remd_tmp_reg_n_1_[20]\,
      R => '0'
    );
\remd_tmp_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[21]_i_1__1_n_1\,
      Q => \remd_tmp_reg_n_1_[21]\,
      R => '0'
    );
\remd_tmp_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[22]_i_1__1_n_1\,
      Q => \remd_tmp_reg_n_1_[22]\,
      R => '0'
    );
\remd_tmp_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[23]_i_1__1_n_1\,
      Q => \remd_tmp_reg_n_1_[23]\,
      R => '0'
    );
\remd_tmp_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[24]_i_1__1_n_1\,
      Q => \remd_tmp_reg_n_1_[24]\,
      R => '0'
    );
\remd_tmp_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[25]_i_1__1_n_1\,
      Q => \remd_tmp_reg_n_1_[25]\,
      R => '0'
    );
\remd_tmp_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[26]_i_1__1_n_1\,
      Q => \remd_tmp_reg_n_1_[26]\,
      R => '0'
    );
\remd_tmp_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[27]_i_1__1_n_1\,
      Q => \remd_tmp_reg_n_1_[27]\,
      R => '0'
    );
\remd_tmp_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[28]_i_1__1_n_1\,
      Q => \remd_tmp_reg_n_1_[28]\,
      R => '0'
    );
\remd_tmp_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[29]_i_1__1_n_1\,
      Q => \remd_tmp_reg_n_1_[29]\,
      R => '0'
    );
\remd_tmp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[2]_i_1__1_n_1\,
      Q => \^q\(2),
      R => '0'
    );
\remd_tmp_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[30]_i_1__1_n_1\,
      Q => \remd_tmp_reg_n_1_[30]\,
      R => '0'
    );
\remd_tmp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[3]_i_1__1_n_1\,
      Q => \^q\(3),
      R => '0'
    );
\remd_tmp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[4]_i_1__1_n_1\,
      Q => \^q\(4),
      R => '0'
    );
\remd_tmp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[5]_i_1__1_n_1\,
      Q => \^q\(5),
      R => '0'
    );
\remd_tmp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[6]_i_1__1_n_1\,
      Q => \^q\(6),
      R => '0'
    );
\remd_tmp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[7]_i_1__1_n_1\,
      Q => \^q\(7),
      R => '0'
    );
\remd_tmp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[8]_i_1__1_n_1\,
      Q => \^q\(8),
      R => '0'
    );
\remd_tmp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[9]_i_1__1_n_1\,
      Q => \^q\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_u_48 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC;
    \r_stage_reg[32]_0\ : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    \r_stage_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dividend0_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \divisor0_reg[9]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_u_48 : entity is "send_frame_urem_3bkb_div_u";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_u_48;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_u_48 is
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \cal_tmp_carry__0_i_5__0_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__0_i_6__0_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__0_i_7__0_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__0_i_8__0_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_3__1_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_4__1_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_5__0_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_6__0_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_1__1_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_2__1_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_3__1_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_4__1_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__3_i_1__1_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__3_i_2__1_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__3_i_3__1_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__3_i_4__1_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__4_i_1__1_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__4_i_2__1_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__4_i_3__1_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__4_i_4__1_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__5_i_1__1_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__5_i_2__1_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__5_i_3__1_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__5_i_4__1_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__6_i_1__1_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__6_i_2__1_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__6_i_3__1_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__6_i_4__1_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry_i_5__0_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry_i_6__0_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry_i_7__0_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry_i_8__0_n_1\ : STD_LOGIC;
  signal cal_tmp_carry_n_1 : STD_LOGIC;
  signal cal_tmp_carry_n_2 : STD_LOGIC;
  signal cal_tmp_carry_n_3 : STD_LOGIC;
  signal cal_tmp_carry_n_4 : STD_LOGIC;
  signal cal_tmp_carry_n_5 : STD_LOGIC;
  signal cal_tmp_carry_n_6 : STD_LOGIC;
  signal cal_tmp_carry_n_7 : STD_LOGIC;
  signal cal_tmp_carry_n_8 : STD_LOGIC;
  signal \dividend0_reg_n_1_[0]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[10]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[11]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[12]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[13]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[14]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[15]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[16]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[17]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[18]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[19]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[1]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[20]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[21]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[22]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[23]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[24]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[25]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[26]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[27]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[28]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[29]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[2]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[30]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[31]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[3]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[4]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[5]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[6]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[7]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[8]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[9]\ : STD_LOGIC;
  signal dividend_tmp : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \dividend_tmp[10]_i_1__0_n_1\ : STD_LOGIC;
  signal \dividend_tmp[11]_i_1__0_n_1\ : STD_LOGIC;
  signal \dividend_tmp[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \dividend_tmp[13]_i_1__0_n_1\ : STD_LOGIC;
  signal \dividend_tmp[14]_i_1__0_n_1\ : STD_LOGIC;
  signal \dividend_tmp[15]_i_1__0_n_1\ : STD_LOGIC;
  signal \dividend_tmp[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \dividend_tmp[17]_i_1__0_n_1\ : STD_LOGIC;
  signal \dividend_tmp[18]_i_1__0_n_1\ : STD_LOGIC;
  signal \dividend_tmp[19]_i_1__0_n_1\ : STD_LOGIC;
  signal \dividend_tmp[1]_i_1__0_n_1\ : STD_LOGIC;
  signal \dividend_tmp[20]_i_1__0_n_1\ : STD_LOGIC;
  signal \dividend_tmp[21]_i_1__0_n_1\ : STD_LOGIC;
  signal \dividend_tmp[22]_i_1__0_n_1\ : STD_LOGIC;
  signal \dividend_tmp[23]_i_1__0_n_1\ : STD_LOGIC;
  signal \dividend_tmp[24]_i_1__0_n_1\ : STD_LOGIC;
  signal \dividend_tmp[25]_i_1__0_n_1\ : STD_LOGIC;
  signal \dividend_tmp[26]_i_1__0_n_1\ : STD_LOGIC;
  signal \dividend_tmp[27]_i_1__0_n_1\ : STD_LOGIC;
  signal \dividend_tmp[28]_i_1__0_n_1\ : STD_LOGIC;
  signal \dividend_tmp[29]_i_1__0_n_1\ : STD_LOGIC;
  signal \dividend_tmp[2]_i_1__0_n_1\ : STD_LOGIC;
  signal \dividend_tmp[30]_i_1__0_n_1\ : STD_LOGIC;
  signal \dividend_tmp[31]_i_1__0_n_1\ : STD_LOGIC;
  signal \dividend_tmp[3]_i_1__0_n_1\ : STD_LOGIC;
  signal \dividend_tmp[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \dividend_tmp[5]_i_1__0_n_1\ : STD_LOGIC;
  signal \dividend_tmp[6]_i_1__0_n_1\ : STD_LOGIC;
  signal \dividend_tmp[7]_i_1__0_n_1\ : STD_LOGIC;
  signal \dividend_tmp[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \dividend_tmp[9]_i_1__0_n_1\ : STD_LOGIC;
  signal \divisor0_reg_n_1_[1]\ : STD_LOGIC;
  signal \divisor0_reg_n_1_[2]\ : STD_LOGIC;
  signal \divisor0_reg_n_1_[3]\ : STD_LOGIC;
  signal \divisor0_reg_n_1_[4]\ : STD_LOGIC;
  signal \divisor0_reg_n_1_[5]\ : STD_LOGIC;
  signal \divisor0_reg_n_1_[6]\ : STD_LOGIC;
  signal \divisor0_reg_n_1_[7]\ : STD_LOGIC;
  signal \divisor0_reg_n_1_[8]\ : STD_LOGIC;
  signal \divisor0_reg_n_1_[9]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_in0 : STD_LOGIC;
  signal p_2_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_n_1\ : STD_LOGIC;
  signal \r_stage_reg[31]_grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_29_n_1\ : STD_LOGIC;
  signal r_stage_reg_gate_n_1 : STD_LOGIC;
  signal \r_stage_reg_n_1_[0]\ : STD_LOGIC;
  signal \remd_tmp[0]_i_1__0_n_1\ : STD_LOGIC;
  signal \remd_tmp[10]_i_1__0_n_1\ : STD_LOGIC;
  signal \remd_tmp[11]_i_1__0_n_1\ : STD_LOGIC;
  signal \remd_tmp[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \remd_tmp[13]_i_1__0_n_1\ : STD_LOGIC;
  signal \remd_tmp[14]_i_1__0_n_1\ : STD_LOGIC;
  signal \remd_tmp[15]_i_1__0_n_1\ : STD_LOGIC;
  signal \remd_tmp[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \remd_tmp[17]_i_1__0_n_1\ : STD_LOGIC;
  signal \remd_tmp[18]_i_1__0_n_1\ : STD_LOGIC;
  signal \remd_tmp[19]_i_1__0_n_1\ : STD_LOGIC;
  signal \remd_tmp[1]_i_1__0_n_1\ : STD_LOGIC;
  signal \remd_tmp[20]_i_1__0_n_1\ : STD_LOGIC;
  signal \remd_tmp[21]_i_1__0_n_1\ : STD_LOGIC;
  signal \remd_tmp[22]_i_1__0_n_1\ : STD_LOGIC;
  signal \remd_tmp[23]_i_1__0_n_1\ : STD_LOGIC;
  signal \remd_tmp[24]_i_1__0_n_1\ : STD_LOGIC;
  signal \remd_tmp[25]_i_1__0_n_1\ : STD_LOGIC;
  signal \remd_tmp[26]_i_1__0_n_1\ : STD_LOGIC;
  signal \remd_tmp[27]_i_1__0_n_1\ : STD_LOGIC;
  signal \remd_tmp[28]_i_1__0_n_1\ : STD_LOGIC;
  signal \remd_tmp[29]_i_1__0_n_1\ : STD_LOGIC;
  signal \remd_tmp[2]_i_1__0_n_1\ : STD_LOGIC;
  signal \remd_tmp[30]_i_1__0_n_1\ : STD_LOGIC;
  signal \remd_tmp[3]_i_1__0_n_1\ : STD_LOGIC;
  signal \remd_tmp[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \remd_tmp[5]_i_1__0_n_1\ : STD_LOGIC;
  signal \remd_tmp[6]_i_1__0_n_1\ : STD_LOGIC;
  signal \remd_tmp[7]_i_1__0_n_1\ : STD_LOGIC;
  signal \remd_tmp[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \remd_tmp[9]_i_1__0_n_1\ : STD_LOGIC;
  signal remd_tmp_mux : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \remd_tmp_reg_n_1_[10]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[11]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[12]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[13]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[14]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[15]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[16]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[17]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[18]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[19]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[20]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[21]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[22]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[23]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[24]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[25]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[26]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[27]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[28]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[29]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[30]\ : STD_LOGIC;
  signal \NLW_cal_tmp_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cal_tmp_carry__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cal_tmp_carry__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dividend_tmp[10]_i_1__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \dividend_tmp[11]_i_1__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \dividend_tmp[12]_i_1__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \dividend_tmp[13]_i_1__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \dividend_tmp[14]_i_1__0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \dividend_tmp[15]_i_1__0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \dividend_tmp[16]_i_1__0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \dividend_tmp[17]_i_1__0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \dividend_tmp[18]_i_1__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \dividend_tmp[19]_i_1__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \dividend_tmp[1]_i_1__0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \dividend_tmp[20]_i_1__0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \dividend_tmp[21]_i_1__0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \dividend_tmp[22]_i_1__0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \dividend_tmp[23]_i_1__0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \dividend_tmp[24]_i_1__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \dividend_tmp[25]_i_1__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \dividend_tmp[26]_i_1__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \dividend_tmp[27]_i_1__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \dividend_tmp[28]_i_1__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \dividend_tmp[29]_i_1__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \dividend_tmp[2]_i_1__0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \dividend_tmp[31]_i_1__0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \dividend_tmp[3]_i_1__0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \dividend_tmp[4]_i_1__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \dividend_tmp[5]_i_1__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \dividend_tmp[6]_i_1__0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \dividend_tmp[7]_i_1__0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \dividend_tmp[8]_i_1__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \dividend_tmp[9]_i_1__0\ : label is "soft_lutpair36";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28\ : label is "inst/\grp_initial_edca_process_fu_240/grp_start_backoff_be_fu_178/grp_random_int_gen_fu_37/send_frame_urem_3bkb_U23/send_frame_urem_3bkb_div_U/send_frame_urem_3bkb_div_u_0/r_stage_reg ";
  attribute srl_name : string;
  attribute srl_name of \r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28\ : label is "inst/\grp_initial_edca_process_fu_240/grp_start_backoff_be_fu_178/grp_random_int_gen_fu_37/send_frame_urem_3bkb_U23/send_frame_urem_3bkb_div_U/send_frame_urem_3bkb_div_u_0/r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28 ";
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
cal_tmp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => cal_tmp_carry_n_1,
      CO(2) => cal_tmp_carry_n_2,
      CO(1) => cal_tmp_carry_n_3,
      CO(0) => cal_tmp_carry_n_4,
      CYINIT => '1',
      DI(3 downto 1) => remd_tmp_mux(2 downto 0),
      DI(0) => p_1_in0,
      O(3) => cal_tmp_carry_n_5,
      O(2) => cal_tmp_carry_n_6,
      O(1) => cal_tmp_carry_n_7,
      O(0) => cal_tmp_carry_n_8,
      S(3) => \cal_tmp_carry_i_5__0_n_1\,
      S(2) => \cal_tmp_carry_i_6__0_n_1\,
      S(1) => \cal_tmp_carry_i_7__0_n_1\,
      S(0) => \cal_tmp_carry_i_8__0_n_1\
    );
\cal_tmp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => cal_tmp_carry_n_1,
      CO(3) => \cal_tmp_carry__0_n_1\,
      CO(2) => \cal_tmp_carry__0_n_2\,
      CO(1) => \cal_tmp_carry__0_n_3\,
      CO(0) => \cal_tmp_carry__0_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => remd_tmp_mux(6 downto 3),
      O(3) => \cal_tmp_carry__0_n_5\,
      O(2) => \cal_tmp_carry__0_n_6\,
      O(1) => \cal_tmp_carry__0_n_7\,
      O(0) => \cal_tmp_carry__0_n_8\,
      S(3) => \cal_tmp_carry__0_i_5__0_n_1\,
      S(2) => \cal_tmp_carry__0_i_6__0_n_1\,
      S(1) => \cal_tmp_carry__0_i_7__0_n_1\,
      S(0) => \cal_tmp_carry__0_i_8__0_n_1\
    );
\cal_tmp_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \r_stage_reg_n_1_[0]\,
      O => remd_tmp_mux(6)
    );
\cal_tmp_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      I1 => \r_stage_reg_n_1_[0]\,
      O => remd_tmp_mux(5)
    );
\cal_tmp_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \r_stage_reg_n_1_[0]\,
      O => remd_tmp_mux(4)
    );
\cal_tmp_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \r_stage_reg_n_1_[0]\,
      O => remd_tmp_mux(3)
    );
\cal_tmp_carry__0_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^q\(6),
      I2 => \divisor0_reg_n_1_[7]\,
      O => \cal_tmp_carry__0_i_5__0_n_1\
    );
\cal_tmp_carry__0_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^q\(5),
      I2 => \divisor0_reg_n_1_[6]\,
      O => \cal_tmp_carry__0_i_6__0_n_1\
    );
\cal_tmp_carry__0_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^q\(4),
      I2 => \divisor0_reg_n_1_[5]\,
      O => \cal_tmp_carry__0_i_7__0_n_1\
    );
\cal_tmp_carry__0_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^q\(3),
      I2 => \divisor0_reg_n_1_[4]\,
      O => \cal_tmp_carry__0_i_8__0_n_1\
    );
\cal_tmp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__0_n_1\,
      CO(3) => \cal_tmp_carry__1_n_1\,
      CO(2) => \cal_tmp_carry__1_n_2\,
      CO(1) => \cal_tmp_carry__1_n_3\,
      CO(0) => \cal_tmp_carry__1_n_4\,
      CYINIT => '0',
      DI(3 downto 2) => B"11",
      DI(1 downto 0) => remd_tmp_mux(8 downto 7),
      O(3) => \cal_tmp_carry__1_n_5\,
      O(2) => \cal_tmp_carry__1_n_6\,
      O(1) => \cal_tmp_carry__1_n_7\,
      O(0) => \cal_tmp_carry__1_n_8\,
      S(3) => \cal_tmp_carry__1_i_3__1_n_1\,
      S(2) => \cal_tmp_carry__1_i_4__1_n_1\,
      S(1) => \cal_tmp_carry__1_i_5__0_n_1\,
      S(0) => \cal_tmp_carry__1_i_6__0_n_1\
    );
\cal_tmp_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(8),
      I1 => \r_stage_reg_n_1_[0]\,
      O => remd_tmp_mux(8)
    );
\cal_tmp_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(7),
      I1 => \r_stage_reg_n_1_[0]\,
      O => remd_tmp_mux(7)
    );
\cal_tmp_carry__1_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[10]\,
      O => \cal_tmp_carry__1_i_3__1_n_1\
    );
\cal_tmp_carry__1_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^q\(9),
      O => \cal_tmp_carry__1_i_4__1_n_1\
    );
\cal_tmp_carry__1_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^q\(8),
      I2 => \divisor0_reg_n_1_[9]\,
      O => \cal_tmp_carry__1_i_5__0_n_1\
    );
\cal_tmp_carry__1_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^q\(7),
      I2 => \divisor0_reg_n_1_[8]\,
      O => \cal_tmp_carry__1_i_6__0_n_1\
    );
\cal_tmp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__1_n_1\,
      CO(3) => \cal_tmp_carry__2_n_1\,
      CO(2) => \cal_tmp_carry__2_n_2\,
      CO(1) => \cal_tmp_carry__2_n_3\,
      CO(0) => \cal_tmp_carry__2_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cal_tmp_carry__2_n_5\,
      O(2) => \cal_tmp_carry__2_n_6\,
      O(1) => \cal_tmp_carry__2_n_7\,
      O(0) => \cal_tmp_carry__2_n_8\,
      S(3) => \cal_tmp_carry__2_i_1__1_n_1\,
      S(2) => \cal_tmp_carry__2_i_2__1_n_1\,
      S(1) => \cal_tmp_carry__2_i_3__1_n_1\,
      S(0) => \cal_tmp_carry__2_i_4__1_n_1\
    );
\cal_tmp_carry__2_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[14]\,
      O => \cal_tmp_carry__2_i_1__1_n_1\
    );
\cal_tmp_carry__2_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[13]\,
      O => \cal_tmp_carry__2_i_2__1_n_1\
    );
\cal_tmp_carry__2_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[12]\,
      O => \cal_tmp_carry__2_i_3__1_n_1\
    );
\cal_tmp_carry__2_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[11]\,
      O => \cal_tmp_carry__2_i_4__1_n_1\
    );
\cal_tmp_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__2_n_1\,
      CO(3) => \cal_tmp_carry__3_n_1\,
      CO(2) => \cal_tmp_carry__3_n_2\,
      CO(1) => \cal_tmp_carry__3_n_3\,
      CO(0) => \cal_tmp_carry__3_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cal_tmp_carry__3_n_5\,
      O(2) => \cal_tmp_carry__3_n_6\,
      O(1) => \cal_tmp_carry__3_n_7\,
      O(0) => \cal_tmp_carry__3_n_8\,
      S(3) => \cal_tmp_carry__3_i_1__1_n_1\,
      S(2) => \cal_tmp_carry__3_i_2__1_n_1\,
      S(1) => \cal_tmp_carry__3_i_3__1_n_1\,
      S(0) => \cal_tmp_carry__3_i_4__1_n_1\
    );
\cal_tmp_carry__3_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[18]\,
      O => \cal_tmp_carry__3_i_1__1_n_1\
    );
\cal_tmp_carry__3_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[17]\,
      O => \cal_tmp_carry__3_i_2__1_n_1\
    );
\cal_tmp_carry__3_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[16]\,
      O => \cal_tmp_carry__3_i_3__1_n_1\
    );
\cal_tmp_carry__3_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[15]\,
      O => \cal_tmp_carry__3_i_4__1_n_1\
    );
\cal_tmp_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__3_n_1\,
      CO(3) => \cal_tmp_carry__4_n_1\,
      CO(2) => \cal_tmp_carry__4_n_2\,
      CO(1) => \cal_tmp_carry__4_n_3\,
      CO(0) => \cal_tmp_carry__4_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cal_tmp_carry__4_n_5\,
      O(2) => \cal_tmp_carry__4_n_6\,
      O(1) => \cal_tmp_carry__4_n_7\,
      O(0) => \cal_tmp_carry__4_n_8\,
      S(3) => \cal_tmp_carry__4_i_1__1_n_1\,
      S(2) => \cal_tmp_carry__4_i_2__1_n_1\,
      S(1) => \cal_tmp_carry__4_i_3__1_n_1\,
      S(0) => \cal_tmp_carry__4_i_4__1_n_1\
    );
\cal_tmp_carry__4_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[22]\,
      O => \cal_tmp_carry__4_i_1__1_n_1\
    );
\cal_tmp_carry__4_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[21]\,
      O => \cal_tmp_carry__4_i_2__1_n_1\
    );
\cal_tmp_carry__4_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[20]\,
      O => \cal_tmp_carry__4_i_3__1_n_1\
    );
\cal_tmp_carry__4_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[19]\,
      O => \cal_tmp_carry__4_i_4__1_n_1\
    );
\cal_tmp_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__4_n_1\,
      CO(3) => \cal_tmp_carry__5_n_1\,
      CO(2) => \cal_tmp_carry__5_n_2\,
      CO(1) => \cal_tmp_carry__5_n_3\,
      CO(0) => \cal_tmp_carry__5_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cal_tmp_carry__5_n_5\,
      O(2) => \cal_tmp_carry__5_n_6\,
      O(1) => \cal_tmp_carry__5_n_7\,
      O(0) => \cal_tmp_carry__5_n_8\,
      S(3) => \cal_tmp_carry__5_i_1__1_n_1\,
      S(2) => \cal_tmp_carry__5_i_2__1_n_1\,
      S(1) => \cal_tmp_carry__5_i_3__1_n_1\,
      S(0) => \cal_tmp_carry__5_i_4__1_n_1\
    );
\cal_tmp_carry__5_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[26]\,
      O => \cal_tmp_carry__5_i_1__1_n_1\
    );
\cal_tmp_carry__5_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[25]\,
      O => \cal_tmp_carry__5_i_2__1_n_1\
    );
\cal_tmp_carry__5_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[24]\,
      O => \cal_tmp_carry__5_i_3__1_n_1\
    );
\cal_tmp_carry__5_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[23]\,
      O => \cal_tmp_carry__5_i_4__1_n_1\
    );
\cal_tmp_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__5_n_1\,
      CO(3) => p_2_out(0),
      CO(2) => \cal_tmp_carry__6_n_2\,
      CO(1) => \cal_tmp_carry__6_n_3\,
      CO(0) => \cal_tmp_carry__6_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \NLW_cal_tmp_carry__6_O_UNCONNECTED\(3),
      O(2) => \cal_tmp_carry__6_n_6\,
      O(1) => \cal_tmp_carry__6_n_7\,
      O(0) => \cal_tmp_carry__6_n_8\,
      S(3) => \cal_tmp_carry__6_i_1__1_n_1\,
      S(2) => \cal_tmp_carry__6_i_2__1_n_1\,
      S(1) => \cal_tmp_carry__6_i_3__1_n_1\,
      S(0) => \cal_tmp_carry__6_i_4__1_n_1\
    );
\cal_tmp_carry__6_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[30]\,
      O => \cal_tmp_carry__6_i_1__1_n_1\
    );
\cal_tmp_carry__6_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[29]\,
      O => \cal_tmp_carry__6_i_2__1_n_1\
    );
\cal_tmp_carry__6_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[28]\,
      O => \cal_tmp_carry__6_i_3__1_n_1\
    );
\cal_tmp_carry__6_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[27]\,
      O => \cal_tmp_carry__6_i_4__1_n_1\
    );
\cal_tmp_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => p_2_out(0),
      CO(3 downto 0) => \NLW_cal_tmp_carry__7_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_cal_tmp_carry__7_O_UNCONNECTED\(3 downto 1),
      O(0) => p_0_in,
      S(3 downto 0) => B"0001"
    );
\cal_tmp_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \r_stage_reg_n_1_[0]\,
      O => remd_tmp_mux(2)
    );
\cal_tmp_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \r_stage_reg_n_1_[0]\,
      O => remd_tmp_mux(1)
    );
\cal_tmp_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \r_stage_reg_n_1_[0]\,
      O => remd_tmp_mux(0)
    );
\cal_tmp_carry_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[31]\,
      I1 => dividend_tmp(31),
      I2 => \r_stage_reg_n_1_[0]\,
      O => p_1_in0
    );
\cal_tmp_carry_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^q\(2),
      I2 => \divisor0_reg_n_1_[3]\,
      O => \cal_tmp_carry_i_5__0_n_1\
    );
\cal_tmp_carry_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^q\(1),
      I2 => \divisor0_reg_n_1_[2]\,
      O => \cal_tmp_carry_i_6__0_n_1\
    );
\cal_tmp_carry_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => \divisor0_reg_n_1_[1]\,
      O => \cal_tmp_carry_i_7__0_n_1\
    );
\cal_tmp_carry_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[31]\,
      I1 => dividend_tmp(31),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \cal_tmp_carry_i_8__0_n_1\
    );
\dividend0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(0),
      Q => \dividend0_reg_n_1_[0]\,
      R => '0'
    );
\dividend0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(10),
      Q => \dividend0_reg_n_1_[10]\,
      R => '0'
    );
\dividend0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(11),
      Q => \dividend0_reg_n_1_[11]\,
      R => '0'
    );
\dividend0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(12),
      Q => \dividend0_reg_n_1_[12]\,
      R => '0'
    );
\dividend0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(13),
      Q => \dividend0_reg_n_1_[13]\,
      R => '0'
    );
\dividend0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(14),
      Q => \dividend0_reg_n_1_[14]\,
      R => '0'
    );
\dividend0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(15),
      Q => \dividend0_reg_n_1_[15]\,
      R => '0'
    );
\dividend0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(16),
      Q => \dividend0_reg_n_1_[16]\,
      R => '0'
    );
\dividend0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(17),
      Q => \dividend0_reg_n_1_[17]\,
      R => '0'
    );
\dividend0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(18),
      Q => \dividend0_reg_n_1_[18]\,
      R => '0'
    );
\dividend0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(19),
      Q => \dividend0_reg_n_1_[19]\,
      R => '0'
    );
\dividend0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(1),
      Q => \dividend0_reg_n_1_[1]\,
      R => '0'
    );
\dividend0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(20),
      Q => \dividend0_reg_n_1_[20]\,
      R => '0'
    );
\dividend0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(21),
      Q => \dividend0_reg_n_1_[21]\,
      R => '0'
    );
\dividend0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(22),
      Q => \dividend0_reg_n_1_[22]\,
      R => '0'
    );
\dividend0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(23),
      Q => \dividend0_reg_n_1_[23]\,
      R => '0'
    );
\dividend0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(24),
      Q => \dividend0_reg_n_1_[24]\,
      R => '0'
    );
\dividend0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(25),
      Q => \dividend0_reg_n_1_[25]\,
      R => '0'
    );
\dividend0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(26),
      Q => \dividend0_reg_n_1_[26]\,
      R => '0'
    );
\dividend0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(27),
      Q => \dividend0_reg_n_1_[27]\,
      R => '0'
    );
\dividend0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(28),
      Q => \dividend0_reg_n_1_[28]\,
      R => '0'
    );
\dividend0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(29),
      Q => \dividend0_reg_n_1_[29]\,
      R => '0'
    );
\dividend0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(2),
      Q => \dividend0_reg_n_1_[2]\,
      R => '0'
    );
\dividend0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(30),
      Q => \dividend0_reg_n_1_[30]\,
      R => '0'
    );
\dividend0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(31),
      Q => \dividend0_reg_n_1_[31]\,
      R => '0'
    );
\dividend0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(3),
      Q => \dividend0_reg_n_1_[3]\,
      R => '0'
    );
\dividend0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(4),
      Q => \dividend0_reg_n_1_[4]\,
      R => '0'
    );
\dividend0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(5),
      Q => \dividend0_reg_n_1_[5]\,
      R => '0'
    );
\dividend0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(6),
      Q => \dividend0_reg_n_1_[6]\,
      R => '0'
    );
\dividend0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(7),
      Q => \dividend0_reg_n_1_[7]\,
      R => '0'
    );
\dividend0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(8),
      Q => \dividend0_reg_n_1_[8]\,
      R => '0'
    );
\dividend0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \dividend0_reg[31]_0\(9),
      Q => \dividend0_reg_n_1_[9]\,
      R => '0'
    );
\dividend_tmp[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[9]\,
      I1 => dividend_tmp(9),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[10]_i_1__0_n_1\
    );
\dividend_tmp[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[10]\,
      I1 => dividend_tmp(10),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[11]_i_1__0_n_1\
    );
\dividend_tmp[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[11]\,
      I1 => dividend_tmp(11),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[12]_i_1__0_n_1\
    );
\dividend_tmp[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[12]\,
      I1 => dividend_tmp(12),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[13]_i_1__0_n_1\
    );
\dividend_tmp[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[13]\,
      I1 => dividend_tmp(13),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[14]_i_1__0_n_1\
    );
\dividend_tmp[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[14]\,
      I1 => dividend_tmp(14),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[15]_i_1__0_n_1\
    );
\dividend_tmp[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[15]\,
      I1 => dividend_tmp(15),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[16]_i_1__0_n_1\
    );
\dividend_tmp[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[16]\,
      I1 => dividend_tmp(16),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[17]_i_1__0_n_1\
    );
\dividend_tmp[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[17]\,
      I1 => dividend_tmp(17),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[18]_i_1__0_n_1\
    );
\dividend_tmp[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[18]\,
      I1 => dividend_tmp(18),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[19]_i_1__0_n_1\
    );
\dividend_tmp[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[0]\,
      I1 => dividend_tmp(0),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[1]_i_1__0_n_1\
    );
\dividend_tmp[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[19]\,
      I1 => dividend_tmp(19),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[20]_i_1__0_n_1\
    );
\dividend_tmp[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[20]\,
      I1 => dividend_tmp(20),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[21]_i_1__0_n_1\
    );
\dividend_tmp[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[21]\,
      I1 => dividend_tmp(21),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[22]_i_1__0_n_1\
    );
\dividend_tmp[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[22]\,
      I1 => dividend_tmp(22),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[23]_i_1__0_n_1\
    );
\dividend_tmp[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[23]\,
      I1 => dividend_tmp(23),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[24]_i_1__0_n_1\
    );
\dividend_tmp[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[24]\,
      I1 => dividend_tmp(24),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[25]_i_1__0_n_1\
    );
\dividend_tmp[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[25]\,
      I1 => dividend_tmp(25),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[26]_i_1__0_n_1\
    );
\dividend_tmp[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[26]\,
      I1 => dividend_tmp(26),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[27]_i_1__0_n_1\
    );
\dividend_tmp[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[27]\,
      I1 => dividend_tmp(27),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[28]_i_1__0_n_1\
    );
\dividend_tmp[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[28]\,
      I1 => dividend_tmp(28),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[29]_i_1__0_n_1\
    );
\dividend_tmp[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[1]\,
      I1 => dividend_tmp(1),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[2]_i_1__0_n_1\
    );
\dividend_tmp[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[29]\,
      I1 => dividend_tmp(29),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[30]_i_1__0_n_1\
    );
\dividend_tmp[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[30]\,
      I1 => dividend_tmp(30),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[31]_i_1__0_n_1\
    );
\dividend_tmp[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[2]\,
      I1 => dividend_tmp(2),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[3]_i_1__0_n_1\
    );
\dividend_tmp[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[3]\,
      I1 => dividend_tmp(3),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[4]_i_1__0_n_1\
    );
\dividend_tmp[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[4]\,
      I1 => dividend_tmp(4),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[5]_i_1__0_n_1\
    );
\dividend_tmp[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[5]\,
      I1 => dividend_tmp(5),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[6]_i_1__0_n_1\
    );
\dividend_tmp[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[6]\,
      I1 => dividend_tmp(6),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[7]_i_1__0_n_1\
    );
\dividend_tmp[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[7]\,
      I1 => dividend_tmp(7),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[8]_i_1__0_n_1\
    );
\dividend_tmp[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[8]\,
      I1 => dividend_tmp(8),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[9]_i_1__0_n_1\
    );
\dividend_tmp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_2_out(0),
      Q => dividend_tmp(0),
      R => '0'
    );
\dividend_tmp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[10]_i_1__0_n_1\,
      Q => dividend_tmp(10),
      R => '0'
    );
\dividend_tmp_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[11]_i_1__0_n_1\,
      Q => dividend_tmp(11),
      R => '0'
    );
\dividend_tmp_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[12]_i_1__0_n_1\,
      Q => dividend_tmp(12),
      R => '0'
    );
\dividend_tmp_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[13]_i_1__0_n_1\,
      Q => dividend_tmp(13),
      R => '0'
    );
\dividend_tmp_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[14]_i_1__0_n_1\,
      Q => dividend_tmp(14),
      R => '0'
    );
\dividend_tmp_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[15]_i_1__0_n_1\,
      Q => dividend_tmp(15),
      R => '0'
    );
\dividend_tmp_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[16]_i_1__0_n_1\,
      Q => dividend_tmp(16),
      R => '0'
    );
\dividend_tmp_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[17]_i_1__0_n_1\,
      Q => dividend_tmp(17),
      R => '0'
    );
\dividend_tmp_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[18]_i_1__0_n_1\,
      Q => dividend_tmp(18),
      R => '0'
    );
\dividend_tmp_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[19]_i_1__0_n_1\,
      Q => dividend_tmp(19),
      R => '0'
    );
\dividend_tmp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[1]_i_1__0_n_1\,
      Q => dividend_tmp(1),
      R => '0'
    );
\dividend_tmp_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[20]_i_1__0_n_1\,
      Q => dividend_tmp(20),
      R => '0'
    );
\dividend_tmp_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[21]_i_1__0_n_1\,
      Q => dividend_tmp(21),
      R => '0'
    );
\dividend_tmp_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[22]_i_1__0_n_1\,
      Q => dividend_tmp(22),
      R => '0'
    );
\dividend_tmp_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[23]_i_1__0_n_1\,
      Q => dividend_tmp(23),
      R => '0'
    );
\dividend_tmp_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[24]_i_1__0_n_1\,
      Q => dividend_tmp(24),
      R => '0'
    );
\dividend_tmp_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[25]_i_1__0_n_1\,
      Q => dividend_tmp(25),
      R => '0'
    );
\dividend_tmp_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[26]_i_1__0_n_1\,
      Q => dividend_tmp(26),
      R => '0'
    );
\dividend_tmp_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[27]_i_1__0_n_1\,
      Q => dividend_tmp(27),
      R => '0'
    );
\dividend_tmp_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[28]_i_1__0_n_1\,
      Q => dividend_tmp(28),
      R => '0'
    );
\dividend_tmp_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[29]_i_1__0_n_1\,
      Q => dividend_tmp(29),
      R => '0'
    );
\dividend_tmp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[2]_i_1__0_n_1\,
      Q => dividend_tmp(2),
      R => '0'
    );
\dividend_tmp_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[30]_i_1__0_n_1\,
      Q => dividend_tmp(30),
      R => '0'
    );
\dividend_tmp_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[31]_i_1__0_n_1\,
      Q => dividend_tmp(31),
      R => '0'
    );
\dividend_tmp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[3]_i_1__0_n_1\,
      Q => dividend_tmp(3),
      R => '0'
    );
\dividend_tmp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[4]_i_1__0_n_1\,
      Q => dividend_tmp(4),
      R => '0'
    );
\dividend_tmp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[5]_i_1__0_n_1\,
      Q => dividend_tmp(5),
      R => '0'
    );
\dividend_tmp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[6]_i_1__0_n_1\,
      Q => dividend_tmp(6),
      R => '0'
    );
\dividend_tmp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[7]_i_1__0_n_1\,
      Q => dividend_tmp(7),
      R => '0'
    );
\dividend_tmp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[8]_i_1__0_n_1\,
      Q => dividend_tmp(8),
      R => '0'
    );
\dividend_tmp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[9]_i_1__0_n_1\,
      Q => dividend_tmp(9),
      R => '0'
    );
\divisor0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \divisor0_reg[9]_0\(0),
      Q => \divisor0_reg_n_1_[1]\,
      R => '0'
    );
\divisor0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \divisor0_reg[9]_0\(1),
      Q => \divisor0_reg_n_1_[2]\,
      R => '0'
    );
\divisor0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \divisor0_reg[9]_0\(2),
      Q => \divisor0_reg_n_1_[3]\,
      R => '0'
    );
\divisor0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \divisor0_reg[9]_0\(3),
      Q => \divisor0_reg_n_1_[4]\,
      R => '0'
    );
\divisor0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \divisor0_reg[9]_0\(4),
      Q => \divisor0_reg_n_1_[5]\,
      R => '0'
    );
\divisor0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \divisor0_reg[9]_0\(5),
      Q => \divisor0_reg_n_1_[6]\,
      R => '0'
    );
\divisor0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \divisor0_reg[9]_0\(6),
      Q => \divisor0_reg_n_1_[7]\,
      R => '0'
    );
\divisor0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \divisor0_reg[9]_0\(7),
      Q => \divisor0_reg_n_1_[8]\,
      R => '0'
    );
\divisor0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => \divisor0_reg[9]_0\(8),
      Q => \divisor0_reg_n_1_[9]\,
      R => '0'
    );
\r_stage_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_stage_reg[0]_0\(0),
      Q => \r_stage_reg_n_1_[0]\,
      R => ap_rst
    );
\r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11101",
      CE => '1',
      CLK => ap_clk,
      D => \r_stage_reg_n_1_[0]\,
      Q => \r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_n_1\,
      Q31 => \NLW_r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_Q31_UNCONNECTED\
    );
\r_stage_reg[31]_grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_29\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_n_1\,
      Q => \r_stage_reg[31]_grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_29_n_1\,
      R => '0'
    );
\r_stage_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_gate_n_1,
      Q => E(0),
      R => ap_rst
    );
r_stage_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_stage_reg[31]_grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_29_n_1\,
      I1 => \r_stage_reg[32]_0\,
      O => r_stage_reg_gate_n_1
    );
\remd_tmp[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \dividend0_reg_n_1_[31]\,
      I1 => dividend_tmp(31),
      I2 => \r_stage_reg_n_1_[0]\,
      I3 => p_0_in,
      I4 => cal_tmp_carry_n_8,
      O => \remd_tmp[0]_i_1__0_n_1\
    );
\remd_tmp[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(9),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__1_n_6\,
      O => \remd_tmp[10]_i_1__0_n_1\
    );
\remd_tmp[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[10]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__1_n_5\,
      O => \remd_tmp[11]_i_1__0_n_1\
    );
\remd_tmp[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[11]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__2_n_8\,
      O => \remd_tmp[12]_i_1__0_n_1\
    );
\remd_tmp[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[12]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__2_n_7\,
      O => \remd_tmp[13]_i_1__0_n_1\
    );
\remd_tmp[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[13]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__2_n_6\,
      O => \remd_tmp[14]_i_1__0_n_1\
    );
\remd_tmp[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[14]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__2_n_5\,
      O => \remd_tmp[15]_i_1__0_n_1\
    );
\remd_tmp[16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[15]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__3_n_8\,
      O => \remd_tmp[16]_i_1__0_n_1\
    );
\remd_tmp[17]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[16]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__3_n_7\,
      O => \remd_tmp[17]_i_1__0_n_1\
    );
\remd_tmp[18]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[17]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__3_n_6\,
      O => \remd_tmp[18]_i_1__0_n_1\
    );
\remd_tmp[19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[18]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__3_n_5\,
      O => \remd_tmp[19]_i_1__0_n_1\
    );
\remd_tmp[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(0),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => cal_tmp_carry_n_7,
      O => \remd_tmp[1]_i_1__0_n_1\
    );
\remd_tmp[20]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[19]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__4_n_8\,
      O => \remd_tmp[20]_i_1__0_n_1\
    );
\remd_tmp[21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[20]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__4_n_7\,
      O => \remd_tmp[21]_i_1__0_n_1\
    );
\remd_tmp[22]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[21]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__4_n_6\,
      O => \remd_tmp[22]_i_1__0_n_1\
    );
\remd_tmp[23]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[22]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__4_n_5\,
      O => \remd_tmp[23]_i_1__0_n_1\
    );
\remd_tmp[24]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[23]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__5_n_8\,
      O => \remd_tmp[24]_i_1__0_n_1\
    );
\remd_tmp[25]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[24]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__5_n_7\,
      O => \remd_tmp[25]_i_1__0_n_1\
    );
\remd_tmp[26]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[25]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__5_n_6\,
      O => \remd_tmp[26]_i_1__0_n_1\
    );
\remd_tmp[27]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[26]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__5_n_5\,
      O => \remd_tmp[27]_i_1__0_n_1\
    );
\remd_tmp[28]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[27]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__6_n_8\,
      O => \remd_tmp[28]_i_1__0_n_1\
    );
\remd_tmp[29]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[28]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__6_n_7\,
      O => \remd_tmp[29]_i_1__0_n_1\
    );
\remd_tmp[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(1),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => cal_tmp_carry_n_6,
      O => \remd_tmp[2]_i_1__0_n_1\
    );
\remd_tmp[30]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[29]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__6_n_6\,
      O => \remd_tmp[30]_i_1__0_n_1\
    );
\remd_tmp[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(2),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => cal_tmp_carry_n_5,
      O => \remd_tmp[3]_i_1__0_n_1\
    );
\remd_tmp[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(3),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__0_n_8\,
      O => \remd_tmp[4]_i_1__0_n_1\
    );
\remd_tmp[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(4),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__0_n_7\,
      O => \remd_tmp[5]_i_1__0_n_1\
    );
\remd_tmp[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(5),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__0_n_6\,
      O => \remd_tmp[6]_i_1__0_n_1\
    );
\remd_tmp[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(6),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__0_n_5\,
      O => \remd_tmp[7]_i_1__0_n_1\
    );
\remd_tmp[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(7),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__1_n_8\,
      O => \remd_tmp[8]_i_1__0_n_1\
    );
\remd_tmp[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(8),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__1_n_7\,
      O => \remd_tmp[9]_i_1__0_n_1\
    );
\remd_tmp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[0]_i_1__0_n_1\,
      Q => \^q\(0),
      R => '0'
    );
\remd_tmp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[10]_i_1__0_n_1\,
      Q => \remd_tmp_reg_n_1_[10]\,
      R => '0'
    );
\remd_tmp_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[11]_i_1__0_n_1\,
      Q => \remd_tmp_reg_n_1_[11]\,
      R => '0'
    );
\remd_tmp_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[12]_i_1__0_n_1\,
      Q => \remd_tmp_reg_n_1_[12]\,
      R => '0'
    );
\remd_tmp_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[13]_i_1__0_n_1\,
      Q => \remd_tmp_reg_n_1_[13]\,
      R => '0'
    );
\remd_tmp_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[14]_i_1__0_n_1\,
      Q => \remd_tmp_reg_n_1_[14]\,
      R => '0'
    );
\remd_tmp_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[15]_i_1__0_n_1\,
      Q => \remd_tmp_reg_n_1_[15]\,
      R => '0'
    );
\remd_tmp_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[16]_i_1__0_n_1\,
      Q => \remd_tmp_reg_n_1_[16]\,
      R => '0'
    );
\remd_tmp_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[17]_i_1__0_n_1\,
      Q => \remd_tmp_reg_n_1_[17]\,
      R => '0'
    );
\remd_tmp_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[18]_i_1__0_n_1\,
      Q => \remd_tmp_reg_n_1_[18]\,
      R => '0'
    );
\remd_tmp_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[19]_i_1__0_n_1\,
      Q => \remd_tmp_reg_n_1_[19]\,
      R => '0'
    );
\remd_tmp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[1]_i_1__0_n_1\,
      Q => \^q\(1),
      R => '0'
    );
\remd_tmp_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[20]_i_1__0_n_1\,
      Q => \remd_tmp_reg_n_1_[20]\,
      R => '0'
    );
\remd_tmp_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[21]_i_1__0_n_1\,
      Q => \remd_tmp_reg_n_1_[21]\,
      R => '0'
    );
\remd_tmp_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[22]_i_1__0_n_1\,
      Q => \remd_tmp_reg_n_1_[22]\,
      R => '0'
    );
\remd_tmp_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[23]_i_1__0_n_1\,
      Q => \remd_tmp_reg_n_1_[23]\,
      R => '0'
    );
\remd_tmp_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[24]_i_1__0_n_1\,
      Q => \remd_tmp_reg_n_1_[24]\,
      R => '0'
    );
\remd_tmp_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[25]_i_1__0_n_1\,
      Q => \remd_tmp_reg_n_1_[25]\,
      R => '0'
    );
\remd_tmp_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[26]_i_1__0_n_1\,
      Q => \remd_tmp_reg_n_1_[26]\,
      R => '0'
    );
\remd_tmp_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[27]_i_1__0_n_1\,
      Q => \remd_tmp_reg_n_1_[27]\,
      R => '0'
    );
\remd_tmp_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[28]_i_1__0_n_1\,
      Q => \remd_tmp_reg_n_1_[28]\,
      R => '0'
    );
\remd_tmp_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[29]_i_1__0_n_1\,
      Q => \remd_tmp_reg_n_1_[29]\,
      R => '0'
    );
\remd_tmp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[2]_i_1__0_n_1\,
      Q => \^q\(2),
      R => '0'
    );
\remd_tmp_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[30]_i_1__0_n_1\,
      Q => \remd_tmp_reg_n_1_[30]\,
      R => '0'
    );
\remd_tmp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[3]_i_1__0_n_1\,
      Q => \^q\(3),
      R => '0'
    );
\remd_tmp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[4]_i_1__0_n_1\,
      Q => \^q\(4),
      R => '0'
    );
\remd_tmp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[5]_i_1__0_n_1\,
      Q => \^q\(5),
      R => '0'
    );
\remd_tmp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[6]_i_1__0_n_1\,
      Q => \^q\(6),
      R => '0'
    );
\remd_tmp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[7]_i_1__0_n_1\,
      Q => \^q\(7),
      R => '0'
    );
\remd_tmp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[8]_i_1__0_n_1\,
      Q => \^q\(8),
      R => '0'
    );
\remd_tmp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[9]_i_1__0_n_1\,
      Q => \^q\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_u_55 is
  port (
    r_stage_reg_r_29_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \remd_tmp_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_rst : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \r_stage_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_u_55 : entity is "send_frame_urem_3bkb_div_u";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_u_55;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_u_55 is
  signal \cal_tmp_carry__0_i_1_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__0_i_2_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__0_i_3_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__0_i_4_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_1_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_2_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_3_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_4_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_1_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_2_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_3_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_4_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__3_i_1_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__3_i_2_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__3_i_3_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__3_i_4_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__4_i_1_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__4_i_2_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__4_i_3_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__4_i_4_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__5_i_1_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__5_i_2_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__5_i_3_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__5_i_4_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__6_i_1_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__6_i_2_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__6_i_3_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__6_i_4_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_8\ : STD_LOGIC;
  signal cal_tmp_carry_i_5_n_1 : STD_LOGIC;
  signal cal_tmp_carry_i_6_n_1 : STD_LOGIC;
  signal cal_tmp_carry_i_7_n_1 : STD_LOGIC;
  signal cal_tmp_carry_i_8_n_1 : STD_LOGIC;
  signal cal_tmp_carry_n_1 : STD_LOGIC;
  signal cal_tmp_carry_n_2 : STD_LOGIC;
  signal cal_tmp_carry_n_3 : STD_LOGIC;
  signal cal_tmp_carry_n_4 : STD_LOGIC;
  signal cal_tmp_carry_n_5 : STD_LOGIC;
  signal cal_tmp_carry_n_6 : STD_LOGIC;
  signal cal_tmp_carry_n_7 : STD_LOGIC;
  signal cal_tmp_carry_n_8 : STD_LOGIC;
  signal \dividend0_reg_n_1_[0]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[10]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[11]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[12]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[13]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[14]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[15]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[16]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[17]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[18]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[19]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[1]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[20]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[21]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[22]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[23]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[24]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[25]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[26]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[27]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[28]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[29]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[2]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[30]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[31]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[3]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[4]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[5]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[6]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[7]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[8]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[9]\ : STD_LOGIC;
  signal dividend_tmp : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \dividend_tmp[10]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[11]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[12]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[13]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[14]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[15]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[16]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[17]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[18]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[19]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[1]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[20]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[21]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[22]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[23]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[24]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[25]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[26]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[27]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[28]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[29]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[2]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[30]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[31]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[3]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[4]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[5]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[6]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[7]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[8]_i_1_n_1\ : STD_LOGIC;
  signal \dividend_tmp[9]_i_1_n_1\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_in0 : STD_LOGIC;
  signal p_2_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_n_1\ : STD_LOGIC;
  signal \r_stage_reg[31]_grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_29_n_1\ : STD_LOGIC;
  signal r_stage_reg_gate_n_1 : STD_LOGIC;
  signal \r_stage_reg_n_1_[0]\ : STD_LOGIC;
  signal r_stage_reg_r_0_n_1 : STD_LOGIC;
  signal r_stage_reg_r_10_n_1 : STD_LOGIC;
  signal r_stage_reg_r_11_n_1 : STD_LOGIC;
  signal r_stage_reg_r_12_n_1 : STD_LOGIC;
  signal r_stage_reg_r_13_n_1 : STD_LOGIC;
  signal r_stage_reg_r_14_n_1 : STD_LOGIC;
  signal r_stage_reg_r_15_n_1 : STD_LOGIC;
  signal r_stage_reg_r_16_n_1 : STD_LOGIC;
  signal r_stage_reg_r_17_n_1 : STD_LOGIC;
  signal r_stage_reg_r_18_n_1 : STD_LOGIC;
  signal r_stage_reg_r_19_n_1 : STD_LOGIC;
  signal r_stage_reg_r_1_n_1 : STD_LOGIC;
  signal r_stage_reg_r_20_n_1 : STD_LOGIC;
  signal r_stage_reg_r_21_n_1 : STD_LOGIC;
  signal r_stage_reg_r_22_n_1 : STD_LOGIC;
  signal r_stage_reg_r_23_n_1 : STD_LOGIC;
  signal r_stage_reg_r_24_n_1 : STD_LOGIC;
  signal r_stage_reg_r_25_n_1 : STD_LOGIC;
  signal r_stage_reg_r_26_n_1 : STD_LOGIC;
  signal r_stage_reg_r_27_n_1 : STD_LOGIC;
  signal r_stage_reg_r_28_n_1 : STD_LOGIC;
  signal \^r_stage_reg_r_29_0\ : STD_LOGIC;
  signal r_stage_reg_r_2_n_1 : STD_LOGIC;
  signal r_stage_reg_r_3_n_1 : STD_LOGIC;
  signal r_stage_reg_r_4_n_1 : STD_LOGIC;
  signal r_stage_reg_r_5_n_1 : STD_LOGIC;
  signal r_stage_reg_r_6_n_1 : STD_LOGIC;
  signal r_stage_reg_r_7_n_1 : STD_LOGIC;
  signal r_stage_reg_r_8_n_1 : STD_LOGIC;
  signal r_stage_reg_r_9_n_1 : STD_LOGIC;
  signal r_stage_reg_r_n_1 : STD_LOGIC;
  signal \remd_tmp[0]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[10]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[11]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[12]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[13]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[14]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[15]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[16]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[17]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[18]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[19]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[1]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[20]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[21]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[22]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[23]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[24]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[25]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[26]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[27]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[28]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[29]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[2]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[30]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[3]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[4]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[5]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[6]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[7]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[8]_i_1_n_1\ : STD_LOGIC;
  signal \remd_tmp[9]_i_1_n_1\ : STD_LOGIC;
  signal remd_tmp_mux : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^remd_tmp_reg[9]_0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \remd_tmp_reg_n_1_[10]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[11]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[12]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[13]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[14]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[15]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[16]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[17]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[18]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[19]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[20]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[21]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[22]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[23]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[24]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[25]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[26]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[27]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[28]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[29]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_1_[30]\ : STD_LOGIC;
  signal \NLW_cal_tmp_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cal_tmp_carry__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cal_tmp_carry__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dividend_tmp[10]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \dividend_tmp[11]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \dividend_tmp[12]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \dividend_tmp[13]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \dividend_tmp[14]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \dividend_tmp[15]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \dividend_tmp[16]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \dividend_tmp[17]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \dividend_tmp[18]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \dividend_tmp[19]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \dividend_tmp[1]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \dividend_tmp[20]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \dividend_tmp[21]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \dividend_tmp[22]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \dividend_tmp[23]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \dividend_tmp[24]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \dividend_tmp[25]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \dividend_tmp[26]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \dividend_tmp[27]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \dividend_tmp[28]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \dividend_tmp[29]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \dividend_tmp[2]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \dividend_tmp[31]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \dividend_tmp[3]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \dividend_tmp[4]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \dividend_tmp[5]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \dividend_tmp[6]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \dividend_tmp[7]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \dividend_tmp[8]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \dividend_tmp[9]_i_1\ : label is "soft_lutpair8";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28\ : label is "inst/\grp_initial_edca_process_fu_240/grp_backoff_vo_fu_153/grp_random_int_gen_fu_32/send_frame_urem_3bkb_U23/send_frame_urem_3bkb_div_U/send_frame_urem_3bkb_div_u_0/r_stage_reg ";
  attribute srl_name : string;
  attribute srl_name of \r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28\ : label is "inst/\grp_initial_edca_process_fu_240/grp_backoff_vo_fu_153/grp_random_int_gen_fu_32/send_frame_urem_3bkb_U23/send_frame_urem_3bkb_div_U/send_frame_urem_3bkb_div_u_0/r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28 ";
begin
  r_stage_reg_r_29_0 <= \^r_stage_reg_r_29_0\;
  \remd_tmp_reg[9]_0\(9 downto 0) <= \^remd_tmp_reg[9]_0\(9 downto 0);
cal_tmp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => cal_tmp_carry_n_1,
      CO(2) => cal_tmp_carry_n_2,
      CO(1) => cal_tmp_carry_n_3,
      CO(0) => cal_tmp_carry_n_4,
      CYINIT => '1',
      DI(3 downto 1) => remd_tmp_mux(2 downto 0),
      DI(0) => p_1_in0,
      O(3) => cal_tmp_carry_n_5,
      O(2) => cal_tmp_carry_n_6,
      O(1) => cal_tmp_carry_n_7,
      O(0) => cal_tmp_carry_n_8,
      S(3) => cal_tmp_carry_i_5_n_1,
      S(2) => cal_tmp_carry_i_6_n_1,
      S(1) => cal_tmp_carry_i_7_n_1,
      S(0) => cal_tmp_carry_i_8_n_1
    );
\cal_tmp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => cal_tmp_carry_n_1,
      CO(3) => \cal_tmp_carry__0_n_1\,
      CO(2) => \cal_tmp_carry__0_n_2\,
      CO(1) => \cal_tmp_carry__0_n_3\,
      CO(0) => \cal_tmp_carry__0_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cal_tmp_carry__0_n_5\,
      O(2) => \cal_tmp_carry__0_n_6\,
      O(1) => \cal_tmp_carry__0_n_7\,
      O(0) => \cal_tmp_carry__0_n_8\,
      S(3) => \cal_tmp_carry__0_i_1_n_1\,
      S(2) => \cal_tmp_carry__0_i_2_n_1\,
      S(1) => \cal_tmp_carry__0_i_3_n_1\,
      S(0) => \cal_tmp_carry__0_i_4_n_1\
    );
\cal_tmp_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^remd_tmp_reg[9]_0\(6),
      O => \cal_tmp_carry__0_i_1_n_1\
    );
\cal_tmp_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^remd_tmp_reg[9]_0\(5),
      O => \cal_tmp_carry__0_i_2_n_1\
    );
\cal_tmp_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^remd_tmp_reg[9]_0\(4),
      O => \cal_tmp_carry__0_i_3_n_1\
    );
\cal_tmp_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^remd_tmp_reg[9]_0\(3),
      O => \cal_tmp_carry__0_i_4_n_1\
    );
\cal_tmp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__0_n_1\,
      CO(3) => \cal_tmp_carry__1_n_1\,
      CO(2) => \cal_tmp_carry__1_n_2\,
      CO(1) => \cal_tmp_carry__1_n_3\,
      CO(0) => \cal_tmp_carry__1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cal_tmp_carry__1_n_5\,
      O(2) => \cal_tmp_carry__1_n_6\,
      O(1) => \cal_tmp_carry__1_n_7\,
      O(0) => \cal_tmp_carry__1_n_8\,
      S(3) => \cal_tmp_carry__1_i_1_n_1\,
      S(2) => \cal_tmp_carry__1_i_2_n_1\,
      S(1) => \cal_tmp_carry__1_i_3_n_1\,
      S(0) => \cal_tmp_carry__1_i_4_n_1\
    );
\cal_tmp_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[10]\,
      O => \cal_tmp_carry__1_i_1_n_1\
    );
\cal_tmp_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^remd_tmp_reg[9]_0\(9),
      O => \cal_tmp_carry__1_i_2_n_1\
    );
\cal_tmp_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^remd_tmp_reg[9]_0\(8),
      O => \cal_tmp_carry__1_i_3_n_1\
    );
\cal_tmp_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \^remd_tmp_reg[9]_0\(7),
      O => \cal_tmp_carry__1_i_4_n_1\
    );
\cal_tmp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__1_n_1\,
      CO(3) => \cal_tmp_carry__2_n_1\,
      CO(2) => \cal_tmp_carry__2_n_2\,
      CO(1) => \cal_tmp_carry__2_n_3\,
      CO(0) => \cal_tmp_carry__2_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cal_tmp_carry__2_n_5\,
      O(2) => \cal_tmp_carry__2_n_6\,
      O(1) => \cal_tmp_carry__2_n_7\,
      O(0) => \cal_tmp_carry__2_n_8\,
      S(3) => \cal_tmp_carry__2_i_1_n_1\,
      S(2) => \cal_tmp_carry__2_i_2_n_1\,
      S(1) => \cal_tmp_carry__2_i_3_n_1\,
      S(0) => \cal_tmp_carry__2_i_4_n_1\
    );
\cal_tmp_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[14]\,
      O => \cal_tmp_carry__2_i_1_n_1\
    );
\cal_tmp_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[13]\,
      O => \cal_tmp_carry__2_i_2_n_1\
    );
\cal_tmp_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[12]\,
      O => \cal_tmp_carry__2_i_3_n_1\
    );
\cal_tmp_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[11]\,
      O => \cal_tmp_carry__2_i_4_n_1\
    );
\cal_tmp_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__2_n_1\,
      CO(3) => \cal_tmp_carry__3_n_1\,
      CO(2) => \cal_tmp_carry__3_n_2\,
      CO(1) => \cal_tmp_carry__3_n_3\,
      CO(0) => \cal_tmp_carry__3_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cal_tmp_carry__3_n_5\,
      O(2) => \cal_tmp_carry__3_n_6\,
      O(1) => \cal_tmp_carry__3_n_7\,
      O(0) => \cal_tmp_carry__3_n_8\,
      S(3) => \cal_tmp_carry__3_i_1_n_1\,
      S(2) => \cal_tmp_carry__3_i_2_n_1\,
      S(1) => \cal_tmp_carry__3_i_3_n_1\,
      S(0) => \cal_tmp_carry__3_i_4_n_1\
    );
\cal_tmp_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[18]\,
      O => \cal_tmp_carry__3_i_1_n_1\
    );
\cal_tmp_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[17]\,
      O => \cal_tmp_carry__3_i_2_n_1\
    );
\cal_tmp_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[16]\,
      O => \cal_tmp_carry__3_i_3_n_1\
    );
\cal_tmp_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[15]\,
      O => \cal_tmp_carry__3_i_4_n_1\
    );
\cal_tmp_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__3_n_1\,
      CO(3) => \cal_tmp_carry__4_n_1\,
      CO(2) => \cal_tmp_carry__4_n_2\,
      CO(1) => \cal_tmp_carry__4_n_3\,
      CO(0) => \cal_tmp_carry__4_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cal_tmp_carry__4_n_5\,
      O(2) => \cal_tmp_carry__4_n_6\,
      O(1) => \cal_tmp_carry__4_n_7\,
      O(0) => \cal_tmp_carry__4_n_8\,
      S(3) => \cal_tmp_carry__4_i_1_n_1\,
      S(2) => \cal_tmp_carry__4_i_2_n_1\,
      S(1) => \cal_tmp_carry__4_i_3_n_1\,
      S(0) => \cal_tmp_carry__4_i_4_n_1\
    );
\cal_tmp_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[22]\,
      O => \cal_tmp_carry__4_i_1_n_1\
    );
\cal_tmp_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[21]\,
      O => \cal_tmp_carry__4_i_2_n_1\
    );
\cal_tmp_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[20]\,
      O => \cal_tmp_carry__4_i_3_n_1\
    );
\cal_tmp_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[19]\,
      O => \cal_tmp_carry__4_i_4_n_1\
    );
\cal_tmp_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__4_n_1\,
      CO(3) => \cal_tmp_carry__5_n_1\,
      CO(2) => \cal_tmp_carry__5_n_2\,
      CO(1) => \cal_tmp_carry__5_n_3\,
      CO(0) => \cal_tmp_carry__5_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cal_tmp_carry__5_n_5\,
      O(2) => \cal_tmp_carry__5_n_6\,
      O(1) => \cal_tmp_carry__5_n_7\,
      O(0) => \cal_tmp_carry__5_n_8\,
      S(3) => \cal_tmp_carry__5_i_1_n_1\,
      S(2) => \cal_tmp_carry__5_i_2_n_1\,
      S(1) => \cal_tmp_carry__5_i_3_n_1\,
      S(0) => \cal_tmp_carry__5_i_4_n_1\
    );
\cal_tmp_carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[26]\,
      O => \cal_tmp_carry__5_i_1_n_1\
    );
\cal_tmp_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[25]\,
      O => \cal_tmp_carry__5_i_2_n_1\
    );
\cal_tmp_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[24]\,
      O => \cal_tmp_carry__5_i_3_n_1\
    );
\cal_tmp_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[23]\,
      O => \cal_tmp_carry__5_i_4_n_1\
    );
\cal_tmp_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__5_n_1\,
      CO(3) => p_2_out(0),
      CO(2) => \cal_tmp_carry__6_n_2\,
      CO(1) => \cal_tmp_carry__6_n_3\,
      CO(0) => \cal_tmp_carry__6_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \NLW_cal_tmp_carry__6_O_UNCONNECTED\(3),
      O(2) => \cal_tmp_carry__6_n_6\,
      O(1) => \cal_tmp_carry__6_n_7\,
      O(0) => \cal_tmp_carry__6_n_8\,
      S(3) => \cal_tmp_carry__6_i_1_n_1\,
      S(2) => \cal_tmp_carry__6_i_2_n_1\,
      S(1) => \cal_tmp_carry__6_i_3_n_1\,
      S(0) => \cal_tmp_carry__6_i_4_n_1\
    );
\cal_tmp_carry__6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[30]\,
      O => \cal_tmp_carry__6_i_1_n_1\
    );
\cal_tmp_carry__6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[29]\,
      O => \cal_tmp_carry__6_i_2_n_1\
    );
\cal_tmp_carry__6_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[28]\,
      O => \cal_tmp_carry__6_i_3_n_1\
    );
\cal_tmp_carry__6_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_1_[0]\,
      I1 => \remd_tmp_reg_n_1_[27]\,
      O => \cal_tmp_carry__6_i_4_n_1\
    );
\cal_tmp_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => p_2_out(0),
      CO(3 downto 0) => \NLW_cal_tmp_carry__7_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_cal_tmp_carry__7_O_UNCONNECTED\(3 downto 1),
      O(0) => p_0_in,
      S(3 downto 0) => B"0001"
    );
cal_tmp_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^remd_tmp_reg[9]_0\(2),
      I1 => \r_stage_reg_n_1_[0]\,
      O => remd_tmp_mux(2)
    );
cal_tmp_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^remd_tmp_reg[9]_0\(1),
      I1 => \r_stage_reg_n_1_[0]\,
      O => remd_tmp_mux(1)
    );
cal_tmp_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^remd_tmp_reg[9]_0\(0),
      I1 => \r_stage_reg_n_1_[0]\,
      O => remd_tmp_mux(0)
    );
cal_tmp_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[31]\,
      I1 => dividend_tmp(31),
      I2 => \r_stage_reg_n_1_[0]\,
      O => p_1_in0
    );
cal_tmp_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^remd_tmp_reg[9]_0\(2),
      I1 => \r_stage_reg_n_1_[0]\,
      O => cal_tmp_carry_i_5_n_1
    );
cal_tmp_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^remd_tmp_reg[9]_0\(1),
      I1 => \r_stage_reg_n_1_[0]\,
      O => cal_tmp_carry_i_6_n_1
    );
cal_tmp_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^remd_tmp_reg[9]_0\(0),
      I1 => \r_stage_reg_n_1_[0]\,
      O => cal_tmp_carry_i_7_n_1
    );
cal_tmp_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[31]\,
      I1 => dividend_tmp(31),
      I2 => \r_stage_reg_n_1_[0]\,
      O => cal_tmp_carry_i_8_n_1
    );
\dividend0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => Q(0),
      Q => \dividend0_reg_n_1_[0]\,
      R => '0'
    );
\dividend0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => Q(10),
      Q => \dividend0_reg_n_1_[10]\,
      R => '0'
    );
\dividend0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => Q(11),
      Q => \dividend0_reg_n_1_[11]\,
      R => '0'
    );
\dividend0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => Q(12),
      Q => \dividend0_reg_n_1_[12]\,
      R => '0'
    );
\dividend0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => Q(13),
      Q => \dividend0_reg_n_1_[13]\,
      R => '0'
    );
\dividend0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => Q(14),
      Q => \dividend0_reg_n_1_[14]\,
      R => '0'
    );
\dividend0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => Q(15),
      Q => \dividend0_reg_n_1_[15]\,
      R => '0'
    );
\dividend0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => Q(16),
      Q => \dividend0_reg_n_1_[16]\,
      R => '0'
    );
\dividend0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => Q(17),
      Q => \dividend0_reg_n_1_[17]\,
      R => '0'
    );
\dividend0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => Q(18),
      Q => \dividend0_reg_n_1_[18]\,
      R => '0'
    );
\dividend0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => Q(19),
      Q => \dividend0_reg_n_1_[19]\,
      R => '0'
    );
\dividend0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => Q(1),
      Q => \dividend0_reg_n_1_[1]\,
      R => '0'
    );
\dividend0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => Q(20),
      Q => \dividend0_reg_n_1_[20]\,
      R => '0'
    );
\dividend0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => Q(21),
      Q => \dividend0_reg_n_1_[21]\,
      R => '0'
    );
\dividend0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => Q(22),
      Q => \dividend0_reg_n_1_[22]\,
      R => '0'
    );
\dividend0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => Q(23),
      Q => \dividend0_reg_n_1_[23]\,
      R => '0'
    );
\dividend0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => Q(24),
      Q => \dividend0_reg_n_1_[24]\,
      R => '0'
    );
\dividend0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => Q(25),
      Q => \dividend0_reg_n_1_[25]\,
      R => '0'
    );
\dividend0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => Q(26),
      Q => \dividend0_reg_n_1_[26]\,
      R => '0'
    );
\dividend0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => Q(27),
      Q => \dividend0_reg_n_1_[27]\,
      R => '0'
    );
\dividend0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => Q(28),
      Q => \dividend0_reg_n_1_[28]\,
      R => '0'
    );
\dividend0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => Q(29),
      Q => \dividend0_reg_n_1_[29]\,
      R => '0'
    );
\dividend0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => Q(2),
      Q => \dividend0_reg_n_1_[2]\,
      R => '0'
    );
\dividend0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => Q(30),
      Q => \dividend0_reg_n_1_[30]\,
      R => '0'
    );
\dividend0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => Q(31),
      Q => \dividend0_reg_n_1_[31]\,
      R => '0'
    );
\dividend0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => Q(3),
      Q => \dividend0_reg_n_1_[3]\,
      R => '0'
    );
\dividend0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => Q(4),
      Q => \dividend0_reg_n_1_[4]\,
      R => '0'
    );
\dividend0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => Q(5),
      Q => \dividend0_reg_n_1_[5]\,
      R => '0'
    );
\dividend0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => Q(6),
      Q => \dividend0_reg_n_1_[6]\,
      R => '0'
    );
\dividend0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => Q(7),
      Q => \dividend0_reg_n_1_[7]\,
      R => '0'
    );
\dividend0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => Q(8),
      Q => \dividend0_reg_n_1_[8]\,
      R => '0'
    );
\dividend0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \r_stage_reg[0]_0\(0),
      D => Q(9),
      Q => \dividend0_reg_n_1_[9]\,
      R => '0'
    );
\dividend_tmp[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[9]\,
      I1 => dividend_tmp(9),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[10]_i_1_n_1\
    );
\dividend_tmp[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[10]\,
      I1 => dividend_tmp(10),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[11]_i_1_n_1\
    );
\dividend_tmp[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[11]\,
      I1 => dividend_tmp(11),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[12]_i_1_n_1\
    );
\dividend_tmp[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[12]\,
      I1 => dividend_tmp(12),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[13]_i_1_n_1\
    );
\dividend_tmp[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[13]\,
      I1 => dividend_tmp(13),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[14]_i_1_n_1\
    );
\dividend_tmp[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[14]\,
      I1 => dividend_tmp(14),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[15]_i_1_n_1\
    );
\dividend_tmp[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[15]\,
      I1 => dividend_tmp(15),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[16]_i_1_n_1\
    );
\dividend_tmp[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[16]\,
      I1 => dividend_tmp(16),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[17]_i_1_n_1\
    );
\dividend_tmp[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[17]\,
      I1 => dividend_tmp(17),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[18]_i_1_n_1\
    );
\dividend_tmp[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[18]\,
      I1 => dividend_tmp(18),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[19]_i_1_n_1\
    );
\dividend_tmp[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[0]\,
      I1 => dividend_tmp(0),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[1]_i_1_n_1\
    );
\dividend_tmp[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[19]\,
      I1 => dividend_tmp(19),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[20]_i_1_n_1\
    );
\dividend_tmp[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[20]\,
      I1 => dividend_tmp(20),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[21]_i_1_n_1\
    );
\dividend_tmp[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[21]\,
      I1 => dividend_tmp(21),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[22]_i_1_n_1\
    );
\dividend_tmp[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[22]\,
      I1 => dividend_tmp(22),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[23]_i_1_n_1\
    );
\dividend_tmp[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[23]\,
      I1 => dividend_tmp(23),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[24]_i_1_n_1\
    );
\dividend_tmp[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[24]\,
      I1 => dividend_tmp(24),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[25]_i_1_n_1\
    );
\dividend_tmp[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[25]\,
      I1 => dividend_tmp(25),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[26]_i_1_n_1\
    );
\dividend_tmp[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[26]\,
      I1 => dividend_tmp(26),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[27]_i_1_n_1\
    );
\dividend_tmp[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[27]\,
      I1 => dividend_tmp(27),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[28]_i_1_n_1\
    );
\dividend_tmp[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[28]\,
      I1 => dividend_tmp(28),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[29]_i_1_n_1\
    );
\dividend_tmp[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[1]\,
      I1 => dividend_tmp(1),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[2]_i_1_n_1\
    );
\dividend_tmp[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[29]\,
      I1 => dividend_tmp(29),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[30]_i_1_n_1\
    );
\dividend_tmp[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[30]\,
      I1 => dividend_tmp(30),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[31]_i_1_n_1\
    );
\dividend_tmp[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[2]\,
      I1 => dividend_tmp(2),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[3]_i_1_n_1\
    );
\dividend_tmp[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[3]\,
      I1 => dividend_tmp(3),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[4]_i_1_n_1\
    );
\dividend_tmp[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[4]\,
      I1 => dividend_tmp(4),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[5]_i_1_n_1\
    );
\dividend_tmp[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[5]\,
      I1 => dividend_tmp(5),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[6]_i_1_n_1\
    );
\dividend_tmp[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[6]\,
      I1 => dividend_tmp(6),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[7]_i_1_n_1\
    );
\dividend_tmp[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[7]\,
      I1 => dividend_tmp(7),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[8]_i_1_n_1\
    );
\dividend_tmp[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_1_[8]\,
      I1 => dividend_tmp(8),
      I2 => \r_stage_reg_n_1_[0]\,
      O => \dividend_tmp[9]_i_1_n_1\
    );
\dividend_tmp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_2_out(0),
      Q => dividend_tmp(0),
      R => '0'
    );
\dividend_tmp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[10]_i_1_n_1\,
      Q => dividend_tmp(10),
      R => '0'
    );
\dividend_tmp_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[11]_i_1_n_1\,
      Q => dividend_tmp(11),
      R => '0'
    );
\dividend_tmp_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[12]_i_1_n_1\,
      Q => dividend_tmp(12),
      R => '0'
    );
\dividend_tmp_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[13]_i_1_n_1\,
      Q => dividend_tmp(13),
      R => '0'
    );
\dividend_tmp_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[14]_i_1_n_1\,
      Q => dividend_tmp(14),
      R => '0'
    );
\dividend_tmp_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[15]_i_1_n_1\,
      Q => dividend_tmp(15),
      R => '0'
    );
\dividend_tmp_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[16]_i_1_n_1\,
      Q => dividend_tmp(16),
      R => '0'
    );
\dividend_tmp_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[17]_i_1_n_1\,
      Q => dividend_tmp(17),
      R => '0'
    );
\dividend_tmp_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[18]_i_1_n_1\,
      Q => dividend_tmp(18),
      R => '0'
    );
\dividend_tmp_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[19]_i_1_n_1\,
      Q => dividend_tmp(19),
      R => '0'
    );
\dividend_tmp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[1]_i_1_n_1\,
      Q => dividend_tmp(1),
      R => '0'
    );
\dividend_tmp_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[20]_i_1_n_1\,
      Q => dividend_tmp(20),
      R => '0'
    );
\dividend_tmp_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[21]_i_1_n_1\,
      Q => dividend_tmp(21),
      R => '0'
    );
\dividend_tmp_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[22]_i_1_n_1\,
      Q => dividend_tmp(22),
      R => '0'
    );
\dividend_tmp_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[23]_i_1_n_1\,
      Q => dividend_tmp(23),
      R => '0'
    );
\dividend_tmp_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[24]_i_1_n_1\,
      Q => dividend_tmp(24),
      R => '0'
    );
\dividend_tmp_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[25]_i_1_n_1\,
      Q => dividend_tmp(25),
      R => '0'
    );
\dividend_tmp_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[26]_i_1_n_1\,
      Q => dividend_tmp(26),
      R => '0'
    );
\dividend_tmp_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[27]_i_1_n_1\,
      Q => dividend_tmp(27),
      R => '0'
    );
\dividend_tmp_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[28]_i_1_n_1\,
      Q => dividend_tmp(28),
      R => '0'
    );
\dividend_tmp_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[29]_i_1_n_1\,
      Q => dividend_tmp(29),
      R => '0'
    );
\dividend_tmp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[2]_i_1_n_1\,
      Q => dividend_tmp(2),
      R => '0'
    );
\dividend_tmp_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[30]_i_1_n_1\,
      Q => dividend_tmp(30),
      R => '0'
    );
\dividend_tmp_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[31]_i_1_n_1\,
      Q => dividend_tmp(31),
      R => '0'
    );
\dividend_tmp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[3]_i_1_n_1\,
      Q => dividend_tmp(3),
      R => '0'
    );
\dividend_tmp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[4]_i_1_n_1\,
      Q => dividend_tmp(4),
      R => '0'
    );
\dividend_tmp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[5]_i_1_n_1\,
      Q => dividend_tmp(5),
      R => '0'
    );
\dividend_tmp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[6]_i_1_n_1\,
      Q => dividend_tmp(6),
      R => '0'
    );
\dividend_tmp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[7]_i_1_n_1\,
      Q => dividend_tmp(7),
      R => '0'
    );
\dividend_tmp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[8]_i_1_n_1\,
      Q => dividend_tmp(8),
      R => '0'
    );
\dividend_tmp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[9]_i_1_n_1\,
      Q => dividend_tmp(9),
      R => '0'
    );
\r_stage_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_stage_reg[0]_0\(0),
      Q => \r_stage_reg_n_1_[0]\,
      R => ap_rst
    );
\r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11101",
      CE => '1',
      CLK => ap_clk,
      D => \r_stage_reg_n_1_[0]\,
      Q => \r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_n_1\,
      Q31 => \NLW_r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_Q31_UNCONNECTED\
    );
\r_stage_reg[31]_grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_29\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_n_1\,
      Q => \r_stage_reg[31]_grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_29_n_1\,
      R => '0'
    );
\r_stage_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_gate_n_1,
      Q => E(0),
      R => ap_rst
    );
r_stage_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_stage_reg[31]_grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_29_n_1\,
      I1 => \^r_stage_reg_r_29_0\,
      O => r_stage_reg_gate_n_1
    );
r_stage_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => '1',
      Q => r_stage_reg_r_n_1,
      R => ap_rst
    );
r_stage_reg_r_0: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_n_1,
      Q => r_stage_reg_r_0_n_1,
      R => ap_rst
    );
r_stage_reg_r_1: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_0_n_1,
      Q => r_stage_reg_r_1_n_1,
      R => ap_rst
    );
r_stage_reg_r_10: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_9_n_1,
      Q => r_stage_reg_r_10_n_1,
      R => ap_rst
    );
r_stage_reg_r_11: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_10_n_1,
      Q => r_stage_reg_r_11_n_1,
      R => ap_rst
    );
r_stage_reg_r_12: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_11_n_1,
      Q => r_stage_reg_r_12_n_1,
      R => ap_rst
    );
r_stage_reg_r_13: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_12_n_1,
      Q => r_stage_reg_r_13_n_1,
      R => ap_rst
    );
r_stage_reg_r_14: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_13_n_1,
      Q => r_stage_reg_r_14_n_1,
      R => ap_rst
    );
r_stage_reg_r_15: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_14_n_1,
      Q => r_stage_reg_r_15_n_1,
      R => ap_rst
    );
r_stage_reg_r_16: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_15_n_1,
      Q => r_stage_reg_r_16_n_1,
      R => ap_rst
    );
r_stage_reg_r_17: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_16_n_1,
      Q => r_stage_reg_r_17_n_1,
      R => ap_rst
    );
r_stage_reg_r_18: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_17_n_1,
      Q => r_stage_reg_r_18_n_1,
      R => ap_rst
    );
r_stage_reg_r_19: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_18_n_1,
      Q => r_stage_reg_r_19_n_1,
      R => ap_rst
    );
r_stage_reg_r_2: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_1_n_1,
      Q => r_stage_reg_r_2_n_1,
      R => ap_rst
    );
r_stage_reg_r_20: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_19_n_1,
      Q => r_stage_reg_r_20_n_1,
      R => ap_rst
    );
r_stage_reg_r_21: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_20_n_1,
      Q => r_stage_reg_r_21_n_1,
      R => ap_rst
    );
r_stage_reg_r_22: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_21_n_1,
      Q => r_stage_reg_r_22_n_1,
      R => ap_rst
    );
r_stage_reg_r_23: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_22_n_1,
      Q => r_stage_reg_r_23_n_1,
      R => ap_rst
    );
r_stage_reg_r_24: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_23_n_1,
      Q => r_stage_reg_r_24_n_1,
      R => ap_rst
    );
r_stage_reg_r_25: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_24_n_1,
      Q => r_stage_reg_r_25_n_1,
      R => ap_rst
    );
r_stage_reg_r_26: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_25_n_1,
      Q => r_stage_reg_r_26_n_1,
      R => ap_rst
    );
r_stage_reg_r_27: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_26_n_1,
      Q => r_stage_reg_r_27_n_1,
      R => ap_rst
    );
r_stage_reg_r_28: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_27_n_1,
      Q => r_stage_reg_r_28_n_1,
      R => ap_rst
    );
r_stage_reg_r_29: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_28_n_1,
      Q => \^r_stage_reg_r_29_0\,
      R => ap_rst
    );
r_stage_reg_r_3: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_2_n_1,
      Q => r_stage_reg_r_3_n_1,
      R => ap_rst
    );
r_stage_reg_r_4: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_3_n_1,
      Q => r_stage_reg_r_4_n_1,
      R => ap_rst
    );
r_stage_reg_r_5: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_4_n_1,
      Q => r_stage_reg_r_5_n_1,
      R => ap_rst
    );
r_stage_reg_r_6: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_5_n_1,
      Q => r_stage_reg_r_6_n_1,
      R => ap_rst
    );
r_stage_reg_r_7: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_6_n_1,
      Q => r_stage_reg_r_7_n_1,
      R => ap_rst
    );
r_stage_reg_r_8: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_7_n_1,
      Q => r_stage_reg_r_8_n_1,
      R => ap_rst
    );
r_stage_reg_r_9: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_8_n_1,
      Q => r_stage_reg_r_9_n_1,
      R => ap_rst
    );
\remd_tmp[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \dividend0_reg_n_1_[31]\,
      I1 => dividend_tmp(31),
      I2 => \r_stage_reg_n_1_[0]\,
      I3 => p_0_in,
      I4 => cal_tmp_carry_n_8,
      O => \remd_tmp[0]_i_1_n_1\
    );
\remd_tmp[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[9]_0\(9),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__1_n_6\,
      O => \remd_tmp[10]_i_1_n_1\
    );
\remd_tmp[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[10]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__1_n_5\,
      O => \remd_tmp[11]_i_1_n_1\
    );
\remd_tmp[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[11]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__2_n_8\,
      O => \remd_tmp[12]_i_1_n_1\
    );
\remd_tmp[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[12]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__2_n_7\,
      O => \remd_tmp[13]_i_1_n_1\
    );
\remd_tmp[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[13]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__2_n_6\,
      O => \remd_tmp[14]_i_1_n_1\
    );
\remd_tmp[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[14]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__2_n_5\,
      O => \remd_tmp[15]_i_1_n_1\
    );
\remd_tmp[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[15]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__3_n_8\,
      O => \remd_tmp[16]_i_1_n_1\
    );
\remd_tmp[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[16]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__3_n_7\,
      O => \remd_tmp[17]_i_1_n_1\
    );
\remd_tmp[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[17]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__3_n_6\,
      O => \remd_tmp[18]_i_1_n_1\
    );
\remd_tmp[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[18]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__3_n_5\,
      O => \remd_tmp[19]_i_1_n_1\
    );
\remd_tmp[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[9]_0\(0),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => cal_tmp_carry_n_7,
      O => \remd_tmp[1]_i_1_n_1\
    );
\remd_tmp[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[19]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__4_n_8\,
      O => \remd_tmp[20]_i_1_n_1\
    );
\remd_tmp[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[20]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__4_n_7\,
      O => \remd_tmp[21]_i_1_n_1\
    );
\remd_tmp[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[21]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__4_n_6\,
      O => \remd_tmp[22]_i_1_n_1\
    );
\remd_tmp[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[22]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__4_n_5\,
      O => \remd_tmp[23]_i_1_n_1\
    );
\remd_tmp[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[23]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__5_n_8\,
      O => \remd_tmp[24]_i_1_n_1\
    );
\remd_tmp[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[24]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__5_n_7\,
      O => \remd_tmp[25]_i_1_n_1\
    );
\remd_tmp[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[25]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__5_n_6\,
      O => \remd_tmp[26]_i_1_n_1\
    );
\remd_tmp[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[26]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__5_n_5\,
      O => \remd_tmp[27]_i_1_n_1\
    );
\remd_tmp[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[27]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__6_n_8\,
      O => \remd_tmp[28]_i_1_n_1\
    );
\remd_tmp[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[28]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__6_n_7\,
      O => \remd_tmp[29]_i_1_n_1\
    );
\remd_tmp[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[9]_0\(1),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => cal_tmp_carry_n_6,
      O => \remd_tmp[2]_i_1_n_1\
    );
\remd_tmp[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_1_[29]\,
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__6_n_6\,
      O => \remd_tmp[30]_i_1_n_1\
    );
\remd_tmp[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[9]_0\(2),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => cal_tmp_carry_n_5,
      O => \remd_tmp[3]_i_1_n_1\
    );
\remd_tmp[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[9]_0\(3),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__0_n_8\,
      O => \remd_tmp[4]_i_1_n_1\
    );
\remd_tmp[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[9]_0\(4),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__0_n_7\,
      O => \remd_tmp[5]_i_1_n_1\
    );
\remd_tmp[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[9]_0\(5),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__0_n_6\,
      O => \remd_tmp[6]_i_1_n_1\
    );
\remd_tmp[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[9]_0\(6),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__0_n_5\,
      O => \remd_tmp[7]_i_1_n_1\
    );
\remd_tmp[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[9]_0\(7),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__1_n_8\,
      O => \remd_tmp[8]_i_1_n_1\
    );
\remd_tmp[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[9]_0\(8),
      I1 => \r_stage_reg_n_1_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__1_n_7\,
      O => \remd_tmp[9]_i_1_n_1\
    );
\remd_tmp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[0]_i_1_n_1\,
      Q => \^remd_tmp_reg[9]_0\(0),
      R => '0'
    );
\remd_tmp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[10]_i_1_n_1\,
      Q => \remd_tmp_reg_n_1_[10]\,
      R => '0'
    );
\remd_tmp_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[11]_i_1_n_1\,
      Q => \remd_tmp_reg_n_1_[11]\,
      R => '0'
    );
\remd_tmp_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[12]_i_1_n_1\,
      Q => \remd_tmp_reg_n_1_[12]\,
      R => '0'
    );
\remd_tmp_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[13]_i_1_n_1\,
      Q => \remd_tmp_reg_n_1_[13]\,
      R => '0'
    );
\remd_tmp_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[14]_i_1_n_1\,
      Q => \remd_tmp_reg_n_1_[14]\,
      R => '0'
    );
\remd_tmp_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[15]_i_1_n_1\,
      Q => \remd_tmp_reg_n_1_[15]\,
      R => '0'
    );
\remd_tmp_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[16]_i_1_n_1\,
      Q => \remd_tmp_reg_n_1_[16]\,
      R => '0'
    );
\remd_tmp_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[17]_i_1_n_1\,
      Q => \remd_tmp_reg_n_1_[17]\,
      R => '0'
    );
\remd_tmp_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[18]_i_1_n_1\,
      Q => \remd_tmp_reg_n_1_[18]\,
      R => '0'
    );
\remd_tmp_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[19]_i_1_n_1\,
      Q => \remd_tmp_reg_n_1_[19]\,
      R => '0'
    );
\remd_tmp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[1]_i_1_n_1\,
      Q => \^remd_tmp_reg[9]_0\(1),
      R => '0'
    );
\remd_tmp_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[20]_i_1_n_1\,
      Q => \remd_tmp_reg_n_1_[20]\,
      R => '0'
    );
\remd_tmp_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[21]_i_1_n_1\,
      Q => \remd_tmp_reg_n_1_[21]\,
      R => '0'
    );
\remd_tmp_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[22]_i_1_n_1\,
      Q => \remd_tmp_reg_n_1_[22]\,
      R => '0'
    );
\remd_tmp_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[23]_i_1_n_1\,
      Q => \remd_tmp_reg_n_1_[23]\,
      R => '0'
    );
\remd_tmp_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[24]_i_1_n_1\,
      Q => \remd_tmp_reg_n_1_[24]\,
      R => '0'
    );
\remd_tmp_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[25]_i_1_n_1\,
      Q => \remd_tmp_reg_n_1_[25]\,
      R => '0'
    );
\remd_tmp_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[26]_i_1_n_1\,
      Q => \remd_tmp_reg_n_1_[26]\,
      R => '0'
    );
\remd_tmp_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[27]_i_1_n_1\,
      Q => \remd_tmp_reg_n_1_[27]\,
      R => '0'
    );
\remd_tmp_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[28]_i_1_n_1\,
      Q => \remd_tmp_reg_n_1_[28]\,
      R => '0'
    );
\remd_tmp_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[29]_i_1_n_1\,
      Q => \remd_tmp_reg_n_1_[29]\,
      R => '0'
    );
\remd_tmp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[2]_i_1_n_1\,
      Q => \^remd_tmp_reg[9]_0\(2),
      R => '0'
    );
\remd_tmp_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[30]_i_1_n_1\,
      Q => \remd_tmp_reg_n_1_[30]\,
      R => '0'
    );
\remd_tmp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[3]_i_1_n_1\,
      Q => \^remd_tmp_reg[9]_0\(3),
      R => '0'
    );
\remd_tmp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[4]_i_1_n_1\,
      Q => \^remd_tmp_reg[9]_0\(4),
      R => '0'
    );
\remd_tmp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[5]_i_1_n_1\,
      Q => \^remd_tmp_reg[9]_0\(5),
      R => '0'
    );
\remd_tmp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[6]_i_1_n_1\,
      Q => \^remd_tmp_reg[9]_0\(6),
      R => '0'
    );
\remd_tmp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[7]_i_1_n_1\,
      Q => \^remd_tmp_reg[9]_0\(7),
      R => '0'
    );
\remd_tmp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[8]_i_1_n_1\,
      Q => \^remd_tmp_reg[9]_0\(8),
      R => '0'
    );
\remd_tmp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[9]_i_1_n_1\,
      Q => \^remd_tmp_reg[9]_0\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_timer is
  port (
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC;
    \idle_waited_reg_341_reg[0]\ : out STD_LOGIC;
    grp_slot_boundary_timing_fu_202_ap_return : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC;
    grp_slot_boundary_timing_fu_202_ap_start_reg_reg : out STD_LOGIC;
    ap_rst : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_block_state14_on_subcall_done : in STD_LOGIC;
    grp_fu_211_p2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_phy_txend_confirm_fu_292_ap_start_reg : in STD_LOGIC;
    grp_slot_boundary_timing_fu_202_ap_start_reg : in STD_LOGIC;
    idle_waited_reg_341 : in STD_LOGIC;
    idle_waited_0_reg_107 : in STD_LOGIC;
    \ap_return_preg_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    medium_state : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_start_timer_fu_53_ap_start_reg : in STD_LOGIC;
    \idle_waiting_write_a_reg_28_reg[0]\ : in STD_LOGIC;
    \ap_return_preg_reg[0]_1\ : in STD_LOGIC;
    ap_return_preg : in STD_LOGIC;
    icmp_ln213_reg_102 : in STD_LOGIC;
    sifs_timeout_1_reg_122 : in STD_LOGIC;
    icmp_ln203_reg_98 : in STD_LOGIC;
    icmp_ln187_reg_94 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_timer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_timer is
  signal \^d\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \ap_CS_fsm[2]_i_1__7_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_2__5_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_2_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_3_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ap_return_preg[0]_i_2_n_1\ : STD_LOGIC;
  signal ap_return_preg_0 : STD_LOGIC;
  signal grp_slot_boundary_timing_fu_202_ap_ready : STD_LOGIC;
  signal \^grp_slot_boundary_timing_fu_202_ap_return\ : STD_LOGIC;
  signal grp_start_timer_fu_53_ap_return : STD_LOGIC;
  signal i_0_reg_48 : STD_LOGIC;
  signal \i_0_reg_48[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \i_0_reg_48[0]_i_4__0_n_1\ : STD_LOGIC;
  signal i_0_reg_48_reg : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \i_0_reg_48_reg[0]_i_3__0_n_1\ : STD_LOGIC;
  signal \i_0_reg_48_reg[0]_i_3__0_n_2\ : STD_LOGIC;
  signal \i_0_reg_48_reg[0]_i_3__0_n_3\ : STD_LOGIC;
  signal \i_0_reg_48_reg[0]_i_3__0_n_4\ : STD_LOGIC;
  signal \i_0_reg_48_reg[0]_i_3__0_n_5\ : STD_LOGIC;
  signal \i_0_reg_48_reg[0]_i_3__0_n_6\ : STD_LOGIC;
  signal \i_0_reg_48_reg[0]_i_3__0_n_7\ : STD_LOGIC;
  signal \i_0_reg_48_reg[0]_i_3__0_n_8\ : STD_LOGIC;
  signal \i_0_reg_48_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \i_0_reg_48_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \i_0_reg_48_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \i_0_reg_48_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \i_0_reg_48_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \i_0_reg_48_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \i_0_reg_48_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \i_0_reg_48_reg[12]_i_1__0_n_8\ : STD_LOGIC;
  signal \i_0_reg_48_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \i_0_reg_48_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \i_0_reg_48_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \i_0_reg_48_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \i_0_reg_48_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \i_0_reg_48_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \i_0_reg_48_reg[16]_i_1__0_n_8\ : STD_LOGIC;
  signal \i_0_reg_48_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \i_0_reg_48_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \i_0_reg_48_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \i_0_reg_48_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \i_0_reg_48_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \i_0_reg_48_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \i_0_reg_48_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \i_0_reg_48_reg[4]_i_1__0_n_8\ : STD_LOGIC;
  signal \i_0_reg_48_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \i_0_reg_48_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \i_0_reg_48_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \i_0_reg_48_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \i_0_reg_48_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \i_0_reg_48_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \i_0_reg_48_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \i_0_reg_48_reg[8]_i_1__0_n_8\ : STD_LOGIC;
  signal \icmp_ln8_fu_124_p2_carry__0_i_1__0_n_1\ : STD_LOGIC;
  signal \icmp_ln8_fu_124_p2_carry__0_i_2__0_n_1\ : STD_LOGIC;
  signal \icmp_ln8_fu_124_p2_carry__0_i_3__0_n_1\ : STD_LOGIC;
  signal \icmp_ln8_fu_124_p2_carry__0_i_4__0_n_1\ : STD_LOGIC;
  signal \icmp_ln8_fu_124_p2_carry__0_i_5__0_n_1\ : STD_LOGIC;
  signal \icmp_ln8_fu_124_p2_carry__0_i_6__0_n_1\ : STD_LOGIC;
  signal \icmp_ln8_fu_124_p2_carry__0_i_7__0_n_1\ : STD_LOGIC;
  signal \icmp_ln8_fu_124_p2_carry__0_i_8__0_n_1\ : STD_LOGIC;
  signal \icmp_ln8_fu_124_p2_carry__0_n_1\ : STD_LOGIC;
  signal \icmp_ln8_fu_124_p2_carry__0_n_2\ : STD_LOGIC;
  signal \icmp_ln8_fu_124_p2_carry__0_n_3\ : STD_LOGIC;
  signal \icmp_ln8_fu_124_p2_carry__0_n_4\ : STD_LOGIC;
  signal \icmp_ln8_fu_124_p2_carry__1_i_1__0_n_1\ : STD_LOGIC;
  signal \icmp_ln8_fu_124_p2_carry__1_i_2__0_n_1\ : STD_LOGIC;
  signal \icmp_ln8_fu_124_p2_carry__1_i_3__0_n_1\ : STD_LOGIC;
  signal \icmp_ln8_fu_124_p2_carry__1_i_4__0_n_1\ : STD_LOGIC;
  signal \icmp_ln8_fu_124_p2_carry__1_n_2\ : STD_LOGIC;
  signal \icmp_ln8_fu_124_p2_carry__1_n_3\ : STD_LOGIC;
  signal \icmp_ln8_fu_124_p2_carry__1_n_4\ : STD_LOGIC;
  signal icmp_ln8_fu_124_p2_carry_i_1_n_1 : STD_LOGIC;
  signal \icmp_ln8_fu_124_p2_carry_i_2__0_n_1\ : STD_LOGIC;
  signal \icmp_ln8_fu_124_p2_carry_i_3__0_n_1\ : STD_LOGIC;
  signal \icmp_ln8_fu_124_p2_carry_i_4__0_n_1\ : STD_LOGIC;
  signal \icmp_ln8_fu_124_p2_carry_i_5__0_n_1\ : STD_LOGIC;
  signal \icmp_ln8_fu_124_p2_carry_i_6__0_n_1\ : STD_LOGIC;
  signal \icmp_ln8_fu_124_p2_carry_i_7__0_n_1\ : STD_LOGIC;
  signal icmp_ln8_fu_124_p2_carry_i_8_n_1 : STD_LOGIC;
  signal icmp_ln8_fu_124_p2_carry_n_1 : STD_LOGIC;
  signal icmp_ln8_fu_124_p2_carry_n_2 : STD_LOGIC;
  signal icmp_ln8_fu_124_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln8_fu_124_p2_carry_n_4 : STD_LOGIC;
  signal total_count_fu_28 : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \total_count_fu_28[6]_i_1__0_n_1\ : STD_LOGIC;
  signal \NLW_i_0_reg_48_reg[16]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_icmp_ln8_fu_124_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln8_fu_124_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln8_fu_124_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_icmp_ln8_fu_124_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__20\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__5\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__7\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1__0\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_3\ : label is "soft_lutpair300";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM of \idle_waited_reg_341[0]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \sifs_timeout_1_reg_122[0]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \total_count_fu_28[6]_i_1__0\ : label is "soft_lutpair300";
begin
  D(4 downto 0) <= \^d\(4 downto 0);
  grp_slot_boundary_timing_fu_202_ap_return <= \^grp_slot_boundary_timing_fu_202_ap_return\;
\ap_CS_fsm[0]_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0035"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_2__5_n_1\,
      I1 => grp_start_timer_fu_53_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => ap_CS_fsm_state2,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_1__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0FFD0D0"
    )
        port map (
      I0 => \ap_CS_fsm[5]_i_3_n_1\,
      I1 => \ap_return_preg_reg[0]_1\,
      I2 => \ap_return_preg_reg[0]_0\(4),
      I3 => grp_slot_boundary_timing_fu_202_ap_start_reg,
      I4 => \ap_return_preg_reg[0]_0\(0),
      O => \^d\(0)
    );
\ap_CS_fsm[1]_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[0]\,
      I1 => grp_start_timer_fu_53_ap_start_reg,
      I2 => ap_CS_fsm_state3,
      I3 => ap_CS_fsm_state2,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => grp_phy_txend_confirm_fu_292_ap_start_reg,
      I1 => Q(0),
      I2 => \^d\(0),
      I3 => Q(1),
      O => \ap_CS_fsm_reg[2]_0\(0)
    );
\ap_CS_fsm[2]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF808080"
    )
        port map (
      I0 => Q(3),
      I1 => grp_slot_boundary_timing_fu_202_ap_start_reg,
      I2 => \ap_return_preg_reg[0]_0\(0),
      I3 => \ap_CS_fsm[5]_i_3_n_1\,
      I4 => \ap_return_preg_reg[0]_0\(1),
      O => \^d\(1)
    );
\ap_CS_fsm[2]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(0),
      I1 => Q(1),
      O => \ap_CS_fsm_reg[2]_0\(1)
    );
\ap_CS_fsm[2]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[0]\,
      I1 => \ap_CS_fsm[2]_i_2__5_n_1\,
      I2 => ap_CS_fsm_state2,
      O => \ap_CS_fsm[2]_i_1__7_n_1\
    );
\ap_CS_fsm[2]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA02FFFFFFFF"
    )
        port map (
      I0 => \icmp_ln8_fu_124_p2_carry__1_n_2\,
      I1 => \ap_CS_fsm[5]_i_2_n_1\,
      I2 => \ap_return_preg_reg[0]_0\(1),
      I3 => \ap_return_preg_reg[0]_0\(2),
      I4 => medium_state(0),
      I5 => ap_CS_fsm_state3,
      O => \ap_CS_fsm[2]_i_2__5_n_1\
    );
\ap_CS_fsm[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF404040"
    )
        port map (
      I0 => Q(3),
      I1 => grp_slot_boundary_timing_fu_202_ap_start_reg,
      I2 => \ap_return_preg_reg[0]_0\(0),
      I3 => \ap_CS_fsm[5]_i_3_n_1\,
      I4 => \ap_return_preg_reg[0]_0\(2),
      O => \^d\(2)
    );
\ap_CS_fsm[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => \^d\(0),
      O => \ap_CS_fsm_reg[2]_0\(2)
    );
\ap_CS_fsm[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => grp_start_timer_fu_53_ap_return,
      I1 => \ap_CS_fsm[5]_i_3_n_1\,
      I2 => \ap_return_preg_reg[0]_0\(2),
      O => \^d\(3)
    );
\ap_CS_fsm[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF0FFF044"
    )
        port map (
      I0 => grp_start_timer_fu_53_ap_return,
      I1 => \ap_return_preg_reg[0]_0\(2),
      I2 => \ap_CS_fsm[5]_i_2_n_1\,
      I3 => \ap_CS_fsm[5]_i_3_n_1\,
      I4 => \ap_return_preg_reg[0]_0\(1),
      I5 => \ap_return_preg_reg[0]_0\(3),
      O => \^d\(4)
    );
\ap_CS_fsm[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \ap_return_preg_reg[0]_0\(4),
      I1 => icmp_ln187_reg_94,
      I2 => icmp_ln203_reg_98,
      I3 => sifs_timeout_1_reg_122,
      I4 => icmp_ln213_reg_102,
      O => \ap_CS_fsm[5]_i_2_n_1\
    );
\ap_CS_fsm[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_2__5_n_1\,
      I1 => grp_start_timer_fu_53_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      O => \ap_CS_fsm[5]_i_3_n_1\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_1_[0]\,
      S => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[2]_i_1__7_n_1\,
      Q => ap_CS_fsm_state3,
      R => ap_rst
    );
\ap_return_preg[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFCFAFC000C0A0"
    )
        port map (
      I0 => grp_start_timer_fu_53_ap_return,
      I1 => \idle_waiting_write_a_reg_28_reg[0]\,
      I2 => \ap_return_preg_reg[0]_0\(4),
      I3 => \ap_return_preg_reg[0]_1\,
      I4 => \ap_CS_fsm[5]_i_3_n_1\,
      I5 => ap_return_preg,
      O => \^grp_slot_boundary_timing_fu_202_ap_return\
    );
\ap_return_preg[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB3AAAAAAAA"
    )
        port map (
      I0 => ap_return_preg_0,
      I1 => \icmp_ln8_fu_124_p2_carry__1_n_2\,
      I2 => \ap_return_preg[0]_i_2_n_1\,
      I3 => \ap_return_preg_reg[0]_0\(2),
      I4 => medium_state(0),
      I5 => ap_CS_fsm_state3,
      O => grp_start_timer_fu_53_ap_return
    );
\ap_return_preg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555551555555555"
    )
        port map (
      I0 => \ap_return_preg_reg[0]_0\(1),
      I1 => icmp_ln213_reg_102,
      I2 => sifs_timeout_1_reg_122,
      I3 => icmp_ln203_reg_98,
      I4 => icmp_ln187_reg_94,
      I5 => \ap_return_preg_reg[0]_0\(4),
      O => \ap_return_preg[0]_i_2_n_1\
    );
\ap_return_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_start_timer_fu_53_ap_return,
      Q => ap_return_preg_0,
      R => ap_rst
    );
grp_slot_boundary_timing_fu_202_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD5D5D5FFC0C0C0"
    )
        port map (
      I0 => grp_slot_boundary_timing_fu_202_ap_ready,
      I1 => ap_block_state14_on_subcall_done,
      I2 => grp_fu_211_p2,
      I3 => Q(0),
      I4 => grp_phy_txend_confirm_fu_292_ap_start_reg,
      I5 => grp_slot_boundary_timing_fu_202_ap_start_reg,
      O => \ap_CS_fsm_reg[0]_0\
    );
grp_slot_boundary_timing_fu_202_ap_start_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA2AAAAAAAAA"
    )
        port map (
      I0 => \ap_return_preg_reg[0]_0\(4),
      I1 => icmp_ln213_reg_102,
      I2 => sifs_timeout_1_reg_122,
      I3 => icmp_ln203_reg_98,
      I4 => icmp_ln187_reg_94,
      I5 => \ap_CS_fsm[5]_i_3_n_1\,
      O => grp_slot_boundary_timing_fu_202_ap_ready
    );
\grp_start_timer_fu_53_ap_start_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF8F8F8"
    )
        port map (
      I0 => grp_slot_boundary_timing_fu_202_ap_start_reg,
      I1 => \ap_return_preg_reg[0]_0\(0),
      I2 => \ap_return_preg_reg[0]_0\(3),
      I3 => \ap_CS_fsm[2]_i_2__5_n_1\,
      I4 => grp_start_timer_fu_53_ap_start_reg,
      O => grp_slot_boundary_timing_fu_202_ap_start_reg_reg
    );
\i_0_reg_48[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \i_0_reg_48[0]_i_2__0_n_1\,
      O => i_0_reg_48
    );
\i_0_reg_48[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA0200000000"
    )
        port map (
      I0 => \icmp_ln8_fu_124_p2_carry__1_n_2\,
      I1 => \ap_CS_fsm[5]_i_2_n_1\,
      I2 => \ap_return_preg_reg[0]_0\(1),
      I3 => \ap_return_preg_reg[0]_0\(2),
      I4 => medium_state(0),
      I5 => ap_CS_fsm_state3,
      O => \i_0_reg_48[0]_i_2__0_n_1\
    );
\i_0_reg_48[0]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_0_reg_48_reg(0),
      O => \i_0_reg_48[0]_i_4__0_n_1\
    );
\i_0_reg_48_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_reg_48[0]_i_2__0_n_1\,
      D => \i_0_reg_48_reg[0]_i_3__0_n_8\,
      Q => i_0_reg_48_reg(0),
      R => i_0_reg_48
    );
\i_0_reg_48_reg[0]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_0_reg_48_reg[0]_i_3__0_n_1\,
      CO(2) => \i_0_reg_48_reg[0]_i_3__0_n_2\,
      CO(1) => \i_0_reg_48_reg[0]_i_3__0_n_3\,
      CO(0) => \i_0_reg_48_reg[0]_i_3__0_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \i_0_reg_48_reg[0]_i_3__0_n_5\,
      O(2) => \i_0_reg_48_reg[0]_i_3__0_n_6\,
      O(1) => \i_0_reg_48_reg[0]_i_3__0_n_7\,
      O(0) => \i_0_reg_48_reg[0]_i_3__0_n_8\,
      S(3 downto 1) => i_0_reg_48_reg(3 downto 1),
      S(0) => \i_0_reg_48[0]_i_4__0_n_1\
    );
\i_0_reg_48_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_reg_48[0]_i_2__0_n_1\,
      D => \i_0_reg_48_reg[8]_i_1__0_n_6\,
      Q => i_0_reg_48_reg(10),
      R => i_0_reg_48
    );
\i_0_reg_48_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_reg_48[0]_i_2__0_n_1\,
      D => \i_0_reg_48_reg[8]_i_1__0_n_5\,
      Q => i_0_reg_48_reg(11),
      R => i_0_reg_48
    );
\i_0_reg_48_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_reg_48[0]_i_2__0_n_1\,
      D => \i_0_reg_48_reg[12]_i_1__0_n_8\,
      Q => i_0_reg_48_reg(12),
      R => i_0_reg_48
    );
\i_0_reg_48_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_0_reg_48_reg[8]_i_1__0_n_1\,
      CO(3) => \i_0_reg_48_reg[12]_i_1__0_n_1\,
      CO(2) => \i_0_reg_48_reg[12]_i_1__0_n_2\,
      CO(1) => \i_0_reg_48_reg[12]_i_1__0_n_3\,
      CO(0) => \i_0_reg_48_reg[12]_i_1__0_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_0_reg_48_reg[12]_i_1__0_n_5\,
      O(2) => \i_0_reg_48_reg[12]_i_1__0_n_6\,
      O(1) => \i_0_reg_48_reg[12]_i_1__0_n_7\,
      O(0) => \i_0_reg_48_reg[12]_i_1__0_n_8\,
      S(3 downto 0) => i_0_reg_48_reg(15 downto 12)
    );
\i_0_reg_48_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_reg_48[0]_i_2__0_n_1\,
      D => \i_0_reg_48_reg[12]_i_1__0_n_7\,
      Q => i_0_reg_48_reg(13),
      R => i_0_reg_48
    );
\i_0_reg_48_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_reg_48[0]_i_2__0_n_1\,
      D => \i_0_reg_48_reg[12]_i_1__0_n_6\,
      Q => i_0_reg_48_reg(14),
      R => i_0_reg_48
    );
\i_0_reg_48_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_reg_48[0]_i_2__0_n_1\,
      D => \i_0_reg_48_reg[12]_i_1__0_n_5\,
      Q => i_0_reg_48_reg(15),
      R => i_0_reg_48
    );
\i_0_reg_48_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_reg_48[0]_i_2__0_n_1\,
      D => \i_0_reg_48_reg[16]_i_1__0_n_8\,
      Q => i_0_reg_48_reg(16),
      R => i_0_reg_48
    );
\i_0_reg_48_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_0_reg_48_reg[12]_i_1__0_n_1\,
      CO(3) => \NLW_i_0_reg_48_reg[16]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \i_0_reg_48_reg[16]_i_1__0_n_2\,
      CO(1) => \i_0_reg_48_reg[16]_i_1__0_n_3\,
      CO(0) => \i_0_reg_48_reg[16]_i_1__0_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_0_reg_48_reg[16]_i_1__0_n_5\,
      O(2) => \i_0_reg_48_reg[16]_i_1__0_n_6\,
      O(1) => \i_0_reg_48_reg[16]_i_1__0_n_7\,
      O(0) => \i_0_reg_48_reg[16]_i_1__0_n_8\,
      S(3 downto 0) => i_0_reg_48_reg(19 downto 16)
    );
\i_0_reg_48_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_reg_48[0]_i_2__0_n_1\,
      D => \i_0_reg_48_reg[16]_i_1__0_n_7\,
      Q => i_0_reg_48_reg(17),
      R => i_0_reg_48
    );
\i_0_reg_48_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_reg_48[0]_i_2__0_n_1\,
      D => \i_0_reg_48_reg[16]_i_1__0_n_6\,
      Q => i_0_reg_48_reg(18),
      R => i_0_reg_48
    );
\i_0_reg_48_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_reg_48[0]_i_2__0_n_1\,
      D => \i_0_reg_48_reg[16]_i_1__0_n_5\,
      Q => i_0_reg_48_reg(19),
      R => i_0_reg_48
    );
\i_0_reg_48_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_reg_48[0]_i_2__0_n_1\,
      D => \i_0_reg_48_reg[0]_i_3__0_n_7\,
      Q => i_0_reg_48_reg(1),
      R => i_0_reg_48
    );
\i_0_reg_48_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_reg_48[0]_i_2__0_n_1\,
      D => \i_0_reg_48_reg[0]_i_3__0_n_6\,
      Q => i_0_reg_48_reg(2),
      R => i_0_reg_48
    );
\i_0_reg_48_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_reg_48[0]_i_2__0_n_1\,
      D => \i_0_reg_48_reg[0]_i_3__0_n_5\,
      Q => i_0_reg_48_reg(3),
      R => i_0_reg_48
    );
\i_0_reg_48_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_reg_48[0]_i_2__0_n_1\,
      D => \i_0_reg_48_reg[4]_i_1__0_n_8\,
      Q => i_0_reg_48_reg(4),
      R => i_0_reg_48
    );
\i_0_reg_48_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_0_reg_48_reg[0]_i_3__0_n_1\,
      CO(3) => \i_0_reg_48_reg[4]_i_1__0_n_1\,
      CO(2) => \i_0_reg_48_reg[4]_i_1__0_n_2\,
      CO(1) => \i_0_reg_48_reg[4]_i_1__0_n_3\,
      CO(0) => \i_0_reg_48_reg[4]_i_1__0_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_0_reg_48_reg[4]_i_1__0_n_5\,
      O(2) => \i_0_reg_48_reg[4]_i_1__0_n_6\,
      O(1) => \i_0_reg_48_reg[4]_i_1__0_n_7\,
      O(0) => \i_0_reg_48_reg[4]_i_1__0_n_8\,
      S(3 downto 0) => i_0_reg_48_reg(7 downto 4)
    );
\i_0_reg_48_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_reg_48[0]_i_2__0_n_1\,
      D => \i_0_reg_48_reg[4]_i_1__0_n_7\,
      Q => i_0_reg_48_reg(5),
      R => i_0_reg_48
    );
\i_0_reg_48_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_reg_48[0]_i_2__0_n_1\,
      D => \i_0_reg_48_reg[4]_i_1__0_n_6\,
      Q => i_0_reg_48_reg(6),
      R => i_0_reg_48
    );
\i_0_reg_48_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_reg_48[0]_i_2__0_n_1\,
      D => \i_0_reg_48_reg[4]_i_1__0_n_5\,
      Q => i_0_reg_48_reg(7),
      R => i_0_reg_48
    );
\i_0_reg_48_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_reg_48[0]_i_2__0_n_1\,
      D => \i_0_reg_48_reg[8]_i_1__0_n_8\,
      Q => i_0_reg_48_reg(8),
      R => i_0_reg_48
    );
\i_0_reg_48_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_0_reg_48_reg[4]_i_1__0_n_1\,
      CO(3) => \i_0_reg_48_reg[8]_i_1__0_n_1\,
      CO(2) => \i_0_reg_48_reg[8]_i_1__0_n_2\,
      CO(1) => \i_0_reg_48_reg[8]_i_1__0_n_3\,
      CO(0) => \i_0_reg_48_reg[8]_i_1__0_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_0_reg_48_reg[8]_i_1__0_n_5\,
      O(2) => \i_0_reg_48_reg[8]_i_1__0_n_6\,
      O(1) => \i_0_reg_48_reg[8]_i_1__0_n_7\,
      O(0) => \i_0_reg_48_reg[8]_i_1__0_n_8\,
      S(3 downto 0) => i_0_reg_48_reg(11 downto 8)
    );
\i_0_reg_48_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_reg_48[0]_i_2__0_n_1\,
      D => \i_0_reg_48_reg[8]_i_1__0_n_7\,
      Q => i_0_reg_48_reg(9),
      R => i_0_reg_48
    );
icmp_ln8_fu_124_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln8_fu_124_p2_carry_n_1,
      CO(2) => icmp_ln8_fu_124_p2_carry_n_2,
      CO(1) => icmp_ln8_fu_124_p2_carry_n_3,
      CO(0) => icmp_ln8_fu_124_p2_carry_n_4,
      CYINIT => '0',
      DI(3) => icmp_ln8_fu_124_p2_carry_i_1_n_1,
      DI(2) => \icmp_ln8_fu_124_p2_carry_i_2__0_n_1\,
      DI(1) => \icmp_ln8_fu_124_p2_carry_i_3__0_n_1\,
      DI(0) => \icmp_ln8_fu_124_p2_carry_i_4__0_n_1\,
      O(3 downto 0) => NLW_icmp_ln8_fu_124_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \icmp_ln8_fu_124_p2_carry_i_5__0_n_1\,
      S(2) => \icmp_ln8_fu_124_p2_carry_i_6__0_n_1\,
      S(1) => \icmp_ln8_fu_124_p2_carry_i_7__0_n_1\,
      S(0) => icmp_ln8_fu_124_p2_carry_i_8_n_1
    );
\icmp_ln8_fu_124_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln8_fu_124_p2_carry_n_1,
      CO(3) => \icmp_ln8_fu_124_p2_carry__0_n_1\,
      CO(2) => \icmp_ln8_fu_124_p2_carry__0_n_2\,
      CO(1) => \icmp_ln8_fu_124_p2_carry__0_n_3\,
      CO(0) => \icmp_ln8_fu_124_p2_carry__0_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln8_fu_124_p2_carry__0_i_1__0_n_1\,
      DI(2) => \icmp_ln8_fu_124_p2_carry__0_i_2__0_n_1\,
      DI(1) => \icmp_ln8_fu_124_p2_carry__0_i_3__0_n_1\,
      DI(0) => \icmp_ln8_fu_124_p2_carry__0_i_4__0_n_1\,
      O(3 downto 0) => \NLW_icmp_ln8_fu_124_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln8_fu_124_p2_carry__0_i_5__0_n_1\,
      S(2) => \icmp_ln8_fu_124_p2_carry__0_i_6__0_n_1\,
      S(1) => \icmp_ln8_fu_124_p2_carry__0_i_7__0_n_1\,
      S(0) => \icmp_ln8_fu_124_p2_carry__0_i_8__0_n_1\
    );
\icmp_ln8_fu_124_p2_carry__0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => total_count_fu_28(6),
      I1 => i_0_reg_48_reg(15),
      I2 => i_0_reg_48_reg(14),
      O => \icmp_ln8_fu_124_p2_carry__0_i_1__0_n_1\
    );
\icmp_ln8_fu_124_p2_carry__0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => total_count_fu_28(6),
      I1 => i_0_reg_48_reg(13),
      I2 => i_0_reg_48_reg(12),
      O => \icmp_ln8_fu_124_p2_carry__0_i_2__0_n_1\
    );
\icmp_ln8_fu_124_p2_carry__0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => total_count_fu_28(6),
      I1 => i_0_reg_48_reg(11),
      I2 => i_0_reg_48_reg(10),
      O => \icmp_ln8_fu_124_p2_carry__0_i_3__0_n_1\
    );
\icmp_ln8_fu_124_p2_carry__0_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => total_count_fu_28(6),
      I1 => i_0_reg_48_reg(9),
      I2 => i_0_reg_48_reg(8),
      O => \icmp_ln8_fu_124_p2_carry__0_i_4__0_n_1\
    );
\icmp_ln8_fu_124_p2_carry__0_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"18"
    )
        port map (
      I0 => i_0_reg_48_reg(15),
      I1 => i_0_reg_48_reg(14),
      I2 => total_count_fu_28(6),
      O => \icmp_ln8_fu_124_p2_carry__0_i_5__0_n_1\
    );
\icmp_ln8_fu_124_p2_carry__0_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"18"
    )
        port map (
      I0 => i_0_reg_48_reg(13),
      I1 => i_0_reg_48_reg(12),
      I2 => total_count_fu_28(6),
      O => \icmp_ln8_fu_124_p2_carry__0_i_6__0_n_1\
    );
\icmp_ln8_fu_124_p2_carry__0_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"18"
    )
        port map (
      I0 => i_0_reg_48_reg(11),
      I1 => i_0_reg_48_reg(10),
      I2 => total_count_fu_28(6),
      O => \icmp_ln8_fu_124_p2_carry__0_i_7__0_n_1\
    );
\icmp_ln8_fu_124_p2_carry__0_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"18"
    )
        port map (
      I0 => i_0_reg_48_reg(9),
      I1 => i_0_reg_48_reg(8),
      I2 => total_count_fu_28(6),
      O => \icmp_ln8_fu_124_p2_carry__0_i_8__0_n_1\
    );
\icmp_ln8_fu_124_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln8_fu_124_p2_carry__0_n_1\,
      CO(3) => \NLW_icmp_ln8_fu_124_p2_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \icmp_ln8_fu_124_p2_carry__1_n_2\,
      CO(1) => \icmp_ln8_fu_124_p2_carry__1_n_3\,
      CO(0) => \icmp_ln8_fu_124_p2_carry__1_n_4\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \icmp_ln8_fu_124_p2_carry__1_i_1__0_n_1\,
      DI(0) => \icmp_ln8_fu_124_p2_carry__1_i_2__0_n_1\,
      O(3 downto 0) => \NLW_icmp_ln8_fu_124_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => total_count_fu_28(6),
      S(1) => \icmp_ln8_fu_124_p2_carry__1_i_3__0_n_1\,
      S(0) => \icmp_ln8_fu_124_p2_carry__1_i_4__0_n_1\
    );
\icmp_ln8_fu_124_p2_carry__1_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => total_count_fu_28(6),
      I1 => i_0_reg_48_reg(19),
      I2 => i_0_reg_48_reg(18),
      O => \icmp_ln8_fu_124_p2_carry__1_i_1__0_n_1\
    );
\icmp_ln8_fu_124_p2_carry__1_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => total_count_fu_28(6),
      I1 => i_0_reg_48_reg(17),
      I2 => i_0_reg_48_reg(16),
      O => \icmp_ln8_fu_124_p2_carry__1_i_2__0_n_1\
    );
\icmp_ln8_fu_124_p2_carry__1_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"18"
    )
        port map (
      I0 => i_0_reg_48_reg(19),
      I1 => i_0_reg_48_reg(18),
      I2 => total_count_fu_28(6),
      O => \icmp_ln8_fu_124_p2_carry__1_i_3__0_n_1\
    );
\icmp_ln8_fu_124_p2_carry__1_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"18"
    )
        port map (
      I0 => i_0_reg_48_reg(17),
      I1 => i_0_reg_48_reg(16),
      I2 => total_count_fu_28(6),
      O => \icmp_ln8_fu_124_p2_carry__1_i_4__0_n_1\
    );
icmp_ln8_fu_124_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => i_0_reg_48_reg(7),
      I1 => i_0_reg_48_reg(6),
      O => icmp_ln8_fu_124_p2_carry_i_1_n_1
    );
\icmp_ln8_fu_124_p2_carry_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => total_count_fu_28(6),
      I1 => i_0_reg_48_reg(5),
      I2 => i_0_reg_48_reg(4),
      O => \icmp_ln8_fu_124_p2_carry_i_2__0_n_1\
    );
\icmp_ln8_fu_124_p2_carry_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => i_0_reg_48_reg(2),
      I1 => total_count_fu_28(6),
      I2 => i_0_reg_48_reg(3),
      O => \icmp_ln8_fu_124_p2_carry_i_3__0_n_1\
    );
\icmp_ln8_fu_124_p2_carry_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_0_reg_48_reg(1),
      O => \icmp_ln8_fu_124_p2_carry_i_4__0_n_1\
    );
\icmp_ln8_fu_124_p2_carry_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_0_reg_48_reg(6),
      I1 => i_0_reg_48_reg(7),
      O => \icmp_ln8_fu_124_p2_carry_i_5__0_n_1\
    );
\icmp_ln8_fu_124_p2_carry_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"18"
    )
        port map (
      I0 => i_0_reg_48_reg(5),
      I1 => i_0_reg_48_reg(4),
      I2 => total_count_fu_28(6),
      O => \icmp_ln8_fu_124_p2_carry_i_6__0_n_1\
    );
\icmp_ln8_fu_124_p2_carry_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => i_0_reg_48_reg(2),
      I1 => i_0_reg_48_reg(3),
      I2 => total_count_fu_28(6),
      O => \icmp_ln8_fu_124_p2_carry_i_7__0_n_1\
    );
icmp_ln8_fu_124_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_0_reg_48_reg(1),
      I1 => i_0_reg_48_reg(0),
      O => icmp_ln8_fu_124_p2_carry_i_8_n_1
    );
\idle_waited_0_reg_107[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACFCFCFAAC0C0C0"
    )
        port map (
      I0 => \^grp_slot_boundary_timing_fu_202_ap_return\,
      I1 => idle_waited_reg_341,
      I2 => Q(2),
      I3 => Q(3),
      I4 => \^d\(0),
      I5 => idle_waited_0_reg_107,
      O => \idle_waited_reg_341_reg[0]\
    );
\idle_waited_reg_341[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^grp_slot_boundary_timing_fu_202_ap_return\,
      I1 => \^d\(0),
      I2 => Q(1),
      I3 => idle_waited_reg_341,
      O => \ap_CS_fsm_reg[1]_0\
    );
\idle_waiting_write_a_reg_28[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFAFB0A0A0A00"
    )
        port map (
      I0 => grp_start_timer_fu_53_ap_return,
      I1 => \ap_return_preg_reg[0]_0\(2),
      I2 => \ap_CS_fsm[5]_i_3_n_1\,
      I3 => \ap_return_preg_reg[0]_0\(1),
      I4 => \ap_CS_fsm[5]_i_2_n_1\,
      I5 => \idle_waiting_write_a_reg_28_reg[0]\,
      O => \ap_CS_fsm_reg[3]_0\
    );
\sifs_timeout_1_reg_122[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => grp_start_timer_fu_53_ap_return,
      I1 => \ap_return_preg_reg[0]_0\(2),
      I2 => \ap_CS_fsm[5]_i_3_n_1\,
      I3 => sifs_timeout_1_reg_122,
      O => \ap_CS_fsm_reg[3]\
    );
\total_count_fu_28[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => grp_start_timer_fu_53_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => total_count_fu_28(6),
      I3 => ap_CS_fsm_state2,
      O => \total_count_fu_28[6]_i_1__0_n_1\
    );
\total_count_fu_28_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \total_count_fu_28[6]_i_1__0_n_1\,
      Q => total_count_fu_28(6),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_timer_50 is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \idle_waiting_write_a_reg_28_reg[0]\ : out STD_LOGIC;
    grp_slot_boundary_timing_fu_204_ap_start_reg_reg : out STD_LOGIC;
    ap_rst : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_start_timer_fu_53_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    medium_state : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_slot_boundary_timing_fu_204_ap_start_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \idle_waiting_write_a_reg_28_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_timer_50 : entity is "start_timer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_timer_50;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_timer_50 is
  signal \ap_CS_fsm_reg_n_1_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ap_NS_fsm16_out : STD_LOGIC;
  signal ap_NS_fsm17_out : STD_LOGIC;
  signal ap_return_preg : STD_LOGIC;
  signal grp_start_timer_fu_53_ap_ready : STD_LOGIC;
  signal grp_start_timer_fu_53_ap_return : STD_LOGIC;
  signal i_0_reg_48 : STD_LOGIC;
  signal i_0_reg_480 : STD_LOGIC;
  signal \i_0_reg_48[0]_i_4_n_1\ : STD_LOGIC;
  signal i_0_reg_48_reg : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \i_0_reg_48_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \i_0_reg_48_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \i_0_reg_48_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \i_0_reg_48_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \i_0_reg_48_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \i_0_reg_48_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \i_0_reg_48_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \i_0_reg_48_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \i_0_reg_48_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \i_0_reg_48_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \i_0_reg_48_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \i_0_reg_48_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \i_0_reg_48_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \i_0_reg_48_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \i_0_reg_48_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \i_0_reg_48_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \i_0_reg_48_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \i_0_reg_48_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \i_0_reg_48_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \i_0_reg_48_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \i_0_reg_48_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \i_0_reg_48_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \i_0_reg_48_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \i_0_reg_48_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \i_0_reg_48_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \i_0_reg_48_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \i_0_reg_48_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \i_0_reg_48_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \i_0_reg_48_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \i_0_reg_48_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \i_0_reg_48_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \i_0_reg_48_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \i_0_reg_48_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \i_0_reg_48_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \i_0_reg_48_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \i_0_reg_48_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \i_0_reg_48_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \i_0_reg_48_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \i_0_reg_48_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \icmp_ln8_fu_124_p2_carry__0_i_1_n_1\ : STD_LOGIC;
  signal \icmp_ln8_fu_124_p2_carry__0_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln8_fu_124_p2_carry__0_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln8_fu_124_p2_carry__0_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln8_fu_124_p2_carry__0_i_5_n_1\ : STD_LOGIC;
  signal \icmp_ln8_fu_124_p2_carry__0_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln8_fu_124_p2_carry__0_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln8_fu_124_p2_carry__0_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln8_fu_124_p2_carry__0_n_1\ : STD_LOGIC;
  signal \icmp_ln8_fu_124_p2_carry__0_n_2\ : STD_LOGIC;
  signal \icmp_ln8_fu_124_p2_carry__0_n_3\ : STD_LOGIC;
  signal \icmp_ln8_fu_124_p2_carry__0_n_4\ : STD_LOGIC;
  signal \icmp_ln8_fu_124_p2_carry__1_i_1_n_1\ : STD_LOGIC;
  signal \icmp_ln8_fu_124_p2_carry__1_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln8_fu_124_p2_carry__1_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln8_fu_124_p2_carry__1_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln8_fu_124_p2_carry__1_n_2\ : STD_LOGIC;
  signal \icmp_ln8_fu_124_p2_carry__1_n_3\ : STD_LOGIC;
  signal \icmp_ln8_fu_124_p2_carry__1_n_4\ : STD_LOGIC;
  signal \icmp_ln8_fu_124_p2_carry_i_1__0_n_1\ : STD_LOGIC;
  signal icmp_ln8_fu_124_p2_carry_i_2_n_1 : STD_LOGIC;
  signal icmp_ln8_fu_124_p2_carry_i_3_n_1 : STD_LOGIC;
  signal icmp_ln8_fu_124_p2_carry_i_4_n_1 : STD_LOGIC;
  signal icmp_ln8_fu_124_p2_carry_i_5_n_1 : STD_LOGIC;
  signal icmp_ln8_fu_124_p2_carry_i_6_n_1 : STD_LOGIC;
  signal icmp_ln8_fu_124_p2_carry_i_7_n_1 : STD_LOGIC;
  signal \icmp_ln8_fu_124_p2_carry_i_8__0_n_1\ : STD_LOGIC;
  signal icmp_ln8_fu_124_p2_carry_n_1 : STD_LOGIC;
  signal icmp_ln8_fu_124_p2_carry_n_2 : STD_LOGIC;
  signal icmp_ln8_fu_124_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln8_fu_124_p2_carry_n_4 : STD_LOGIC;
  signal \idle_waiting_write_a_reg_28[0]_i_2_n_1\ : STD_LOGIC;
  signal total_count_fu_28 : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \total_count_fu_28[6]_i_1_n_1\ : STD_LOGIC;
  signal \NLW_i_0_reg_48_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_icmp_ln8_fu_124_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln8_fu_124_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln8_fu_124_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_icmp_ln8_fu_124_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__8\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_2__4\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_2__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_1\ : label is "soft_lutpair25";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM of \idle_waiting_write_a_reg_28[0]_i_2\ : label is "soft_lutpair25";
begin
\ap_CS_fsm[0]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0454"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => grp_start_timer_fu_53_ap_ready,
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => grp_start_timer_fu_53_ap_start_reg,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => grp_start_timer_fu_53_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => ap_CS_fsm_state2,
      I3 => ap_CS_fsm_state3,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4040"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]_0\(0),
      I1 => grp_slot_boundary_timing_fu_204_ap_start_reg,
      I2 => Q(0),
      I3 => ap_NS_fsm17_out,
      I4 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[1]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => Q(1),
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => grp_start_timer_fu_53_ap_start_reg,
      I3 => grp_start_timer_fu_53_ap_ready,
      O => ap_NS_fsm17_out
    );
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => Q(0),
      I1 => grp_slot_boundary_timing_fu_204_ap_start_reg,
      I2 => \ap_CS_fsm_reg[1]_0\(0),
      I3 => ap_NS_fsm16_out,
      I4 => Q(2),
      O => D(1)
    );
\ap_CS_fsm[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[0]\,
      I1 => ap_CS_fsm_state2,
      I2 => grp_start_timer_fu_53_ap_ready,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F200"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[0]\,
      I1 => grp_start_timer_fu_53_ap_start_reg,
      I2 => grp_start_timer_fu_53_ap_ready,
      I3 => Q(2),
      O => ap_NS_fsm16_out
    );
\ap_CS_fsm[2]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2222AAA2"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \icmp_ln8_fu_124_p2_carry__1_n_2\,
      I2 => Q(1),
      I3 => Q(2),
      I4 => medium_state(0),
      O => grp_start_timer_fu_53_ap_ready
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0CAA08"
    )
        port map (
      I0 => Q(1),
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => grp_start_timer_fu_53_ap_start_reg,
      I3 => grp_start_timer_fu_53_ap_ready,
      I4 => Q(2),
      O => D(2)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_1_[0]\,
      S => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst
    );
\ap_return_preg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF777F22222222"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \icmp_ln8_fu_124_p2_carry__1_n_2\,
      I2 => Q(1),
      I3 => Q(2),
      I4 => medium_state(0),
      I5 => ap_return_preg,
      O => grp_start_timer_fu_53_ap_return
    );
\ap_return_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_start_timer_fu_53_ap_return,
      Q => ap_return_preg,
      R => ap_rst
    );
grp_start_timer_fu_53_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5C0"
    )
        port map (
      I0 => grp_start_timer_fu_53_ap_ready,
      I1 => grp_slot_boundary_timing_fu_204_ap_start_reg,
      I2 => Q(0),
      I3 => grp_start_timer_fu_53_ap_start_reg,
      O => grp_slot_boundary_timing_fu_204_ap_start_reg_reg
    );
\i_0_reg_48[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AAA8AAAAAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => Q(2),
      I2 => Q(1),
      I3 => \icmp_ln8_fu_124_p2_carry__1_n_2\,
      I4 => medium_state(0),
      I5 => ap_CS_fsm_state3,
      O => i_0_reg_48
    );
\i_0_reg_48[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"808080A0"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => medium_state(0),
      I2 => \icmp_ln8_fu_124_p2_carry__1_n_2\,
      I3 => Q(1),
      I4 => Q(2),
      O => i_0_reg_480
    );
\i_0_reg_48[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_0_reg_48_reg(0),
      O => \i_0_reg_48[0]_i_4_n_1\
    );
\i_0_reg_48_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_480,
      D => \i_0_reg_48_reg[0]_i_3_n_8\,
      Q => i_0_reg_48_reg(0),
      R => i_0_reg_48
    );
\i_0_reg_48_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_0_reg_48_reg[0]_i_3_n_1\,
      CO(2) => \i_0_reg_48_reg[0]_i_3_n_2\,
      CO(1) => \i_0_reg_48_reg[0]_i_3_n_3\,
      CO(0) => \i_0_reg_48_reg[0]_i_3_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \i_0_reg_48_reg[0]_i_3_n_5\,
      O(2) => \i_0_reg_48_reg[0]_i_3_n_6\,
      O(1) => \i_0_reg_48_reg[0]_i_3_n_7\,
      O(0) => \i_0_reg_48_reg[0]_i_3_n_8\,
      S(3 downto 1) => i_0_reg_48_reg(3 downto 1),
      S(0) => \i_0_reg_48[0]_i_4_n_1\
    );
\i_0_reg_48_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_480,
      D => \i_0_reg_48_reg[8]_i_1_n_6\,
      Q => i_0_reg_48_reg(10),
      R => i_0_reg_48
    );
\i_0_reg_48_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_480,
      D => \i_0_reg_48_reg[8]_i_1_n_5\,
      Q => i_0_reg_48_reg(11),
      R => i_0_reg_48
    );
\i_0_reg_48_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_480,
      D => \i_0_reg_48_reg[12]_i_1_n_8\,
      Q => i_0_reg_48_reg(12),
      R => i_0_reg_48
    );
\i_0_reg_48_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_0_reg_48_reg[8]_i_1_n_1\,
      CO(3) => \i_0_reg_48_reg[12]_i_1_n_1\,
      CO(2) => \i_0_reg_48_reg[12]_i_1_n_2\,
      CO(1) => \i_0_reg_48_reg[12]_i_1_n_3\,
      CO(0) => \i_0_reg_48_reg[12]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_0_reg_48_reg[12]_i_1_n_5\,
      O(2) => \i_0_reg_48_reg[12]_i_1_n_6\,
      O(1) => \i_0_reg_48_reg[12]_i_1_n_7\,
      O(0) => \i_0_reg_48_reg[12]_i_1_n_8\,
      S(3 downto 0) => i_0_reg_48_reg(15 downto 12)
    );
\i_0_reg_48_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_480,
      D => \i_0_reg_48_reg[12]_i_1_n_7\,
      Q => i_0_reg_48_reg(13),
      R => i_0_reg_48
    );
\i_0_reg_48_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_480,
      D => \i_0_reg_48_reg[12]_i_1_n_6\,
      Q => i_0_reg_48_reg(14),
      R => i_0_reg_48
    );
\i_0_reg_48_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_480,
      D => \i_0_reg_48_reg[12]_i_1_n_5\,
      Q => i_0_reg_48_reg(15),
      R => i_0_reg_48
    );
\i_0_reg_48_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_480,
      D => \i_0_reg_48_reg[16]_i_1_n_8\,
      Q => i_0_reg_48_reg(16),
      R => i_0_reg_48
    );
\i_0_reg_48_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_0_reg_48_reg[12]_i_1_n_1\,
      CO(3) => \NLW_i_0_reg_48_reg[16]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \i_0_reg_48_reg[16]_i_1_n_2\,
      CO(1) => \i_0_reg_48_reg[16]_i_1_n_3\,
      CO(0) => \i_0_reg_48_reg[16]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_0_reg_48_reg[16]_i_1_n_5\,
      O(2) => \i_0_reg_48_reg[16]_i_1_n_6\,
      O(1) => \i_0_reg_48_reg[16]_i_1_n_7\,
      O(0) => \i_0_reg_48_reg[16]_i_1_n_8\,
      S(3 downto 0) => i_0_reg_48_reg(19 downto 16)
    );
\i_0_reg_48_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_480,
      D => \i_0_reg_48_reg[16]_i_1_n_7\,
      Q => i_0_reg_48_reg(17),
      R => i_0_reg_48
    );
\i_0_reg_48_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_480,
      D => \i_0_reg_48_reg[16]_i_1_n_6\,
      Q => i_0_reg_48_reg(18),
      R => i_0_reg_48
    );
\i_0_reg_48_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_480,
      D => \i_0_reg_48_reg[16]_i_1_n_5\,
      Q => i_0_reg_48_reg(19),
      R => i_0_reg_48
    );
\i_0_reg_48_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_480,
      D => \i_0_reg_48_reg[0]_i_3_n_7\,
      Q => i_0_reg_48_reg(1),
      R => i_0_reg_48
    );
\i_0_reg_48_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_480,
      D => \i_0_reg_48_reg[0]_i_3_n_6\,
      Q => i_0_reg_48_reg(2),
      R => i_0_reg_48
    );
\i_0_reg_48_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_480,
      D => \i_0_reg_48_reg[0]_i_3_n_5\,
      Q => i_0_reg_48_reg(3),
      R => i_0_reg_48
    );
\i_0_reg_48_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_480,
      D => \i_0_reg_48_reg[4]_i_1_n_8\,
      Q => i_0_reg_48_reg(4),
      R => i_0_reg_48
    );
\i_0_reg_48_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_0_reg_48_reg[0]_i_3_n_1\,
      CO(3) => \i_0_reg_48_reg[4]_i_1_n_1\,
      CO(2) => \i_0_reg_48_reg[4]_i_1_n_2\,
      CO(1) => \i_0_reg_48_reg[4]_i_1_n_3\,
      CO(0) => \i_0_reg_48_reg[4]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_0_reg_48_reg[4]_i_1_n_5\,
      O(2) => \i_0_reg_48_reg[4]_i_1_n_6\,
      O(1) => \i_0_reg_48_reg[4]_i_1_n_7\,
      O(0) => \i_0_reg_48_reg[4]_i_1_n_8\,
      S(3 downto 0) => i_0_reg_48_reg(7 downto 4)
    );
\i_0_reg_48_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_480,
      D => \i_0_reg_48_reg[4]_i_1_n_7\,
      Q => i_0_reg_48_reg(5),
      R => i_0_reg_48
    );
\i_0_reg_48_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_480,
      D => \i_0_reg_48_reg[4]_i_1_n_6\,
      Q => i_0_reg_48_reg(6),
      R => i_0_reg_48
    );
\i_0_reg_48_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_480,
      D => \i_0_reg_48_reg[4]_i_1_n_5\,
      Q => i_0_reg_48_reg(7),
      R => i_0_reg_48
    );
\i_0_reg_48_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_480,
      D => \i_0_reg_48_reg[8]_i_1_n_8\,
      Q => i_0_reg_48_reg(8),
      R => i_0_reg_48
    );
\i_0_reg_48_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_0_reg_48_reg[4]_i_1_n_1\,
      CO(3) => \i_0_reg_48_reg[8]_i_1_n_1\,
      CO(2) => \i_0_reg_48_reg[8]_i_1_n_2\,
      CO(1) => \i_0_reg_48_reg[8]_i_1_n_3\,
      CO(0) => \i_0_reg_48_reg[8]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_0_reg_48_reg[8]_i_1_n_5\,
      O(2) => \i_0_reg_48_reg[8]_i_1_n_6\,
      O(1) => \i_0_reg_48_reg[8]_i_1_n_7\,
      O(0) => \i_0_reg_48_reg[8]_i_1_n_8\,
      S(3 downto 0) => i_0_reg_48_reg(11 downto 8)
    );
\i_0_reg_48_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_480,
      D => \i_0_reg_48_reg[8]_i_1_n_7\,
      Q => i_0_reg_48_reg(9),
      R => i_0_reg_48
    );
icmp_ln8_fu_124_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln8_fu_124_p2_carry_n_1,
      CO(2) => icmp_ln8_fu_124_p2_carry_n_2,
      CO(1) => icmp_ln8_fu_124_p2_carry_n_3,
      CO(0) => icmp_ln8_fu_124_p2_carry_n_4,
      CYINIT => '0',
      DI(3) => \icmp_ln8_fu_124_p2_carry_i_1__0_n_1\,
      DI(2) => icmp_ln8_fu_124_p2_carry_i_2_n_1,
      DI(1) => icmp_ln8_fu_124_p2_carry_i_3_n_1,
      DI(0) => icmp_ln8_fu_124_p2_carry_i_4_n_1,
      O(3 downto 0) => NLW_icmp_ln8_fu_124_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln8_fu_124_p2_carry_i_5_n_1,
      S(2) => icmp_ln8_fu_124_p2_carry_i_6_n_1,
      S(1) => icmp_ln8_fu_124_p2_carry_i_7_n_1,
      S(0) => \icmp_ln8_fu_124_p2_carry_i_8__0_n_1\
    );
\icmp_ln8_fu_124_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln8_fu_124_p2_carry_n_1,
      CO(3) => \icmp_ln8_fu_124_p2_carry__0_n_1\,
      CO(2) => \icmp_ln8_fu_124_p2_carry__0_n_2\,
      CO(1) => \icmp_ln8_fu_124_p2_carry__0_n_3\,
      CO(0) => \icmp_ln8_fu_124_p2_carry__0_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln8_fu_124_p2_carry__0_i_1_n_1\,
      DI(2) => \icmp_ln8_fu_124_p2_carry__0_i_2_n_1\,
      DI(1) => \icmp_ln8_fu_124_p2_carry__0_i_3_n_1\,
      DI(0) => \icmp_ln8_fu_124_p2_carry__0_i_4_n_1\,
      O(3 downto 0) => \NLW_icmp_ln8_fu_124_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln8_fu_124_p2_carry__0_i_5_n_1\,
      S(2) => \icmp_ln8_fu_124_p2_carry__0_i_6_n_1\,
      S(1) => \icmp_ln8_fu_124_p2_carry__0_i_7_n_1\,
      S(0) => \icmp_ln8_fu_124_p2_carry__0_i_8_n_1\
    );
\icmp_ln8_fu_124_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"13"
    )
        port map (
      I0 => i_0_reg_48_reg(14),
      I1 => total_count_fu_28(6),
      I2 => i_0_reg_48_reg(15),
      O => \icmp_ln8_fu_124_p2_carry__0_i_1_n_1\
    );
\icmp_ln8_fu_124_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"13"
    )
        port map (
      I0 => i_0_reg_48_reg(12),
      I1 => total_count_fu_28(6),
      I2 => i_0_reg_48_reg(13),
      O => \icmp_ln8_fu_124_p2_carry__0_i_2_n_1\
    );
\icmp_ln8_fu_124_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"13"
    )
        port map (
      I0 => i_0_reg_48_reg(10),
      I1 => total_count_fu_28(6),
      I2 => i_0_reg_48_reg(11),
      O => \icmp_ln8_fu_124_p2_carry__0_i_3_n_1\
    );
\icmp_ln8_fu_124_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"13"
    )
        port map (
      I0 => i_0_reg_48_reg(8),
      I1 => total_count_fu_28(6),
      I2 => i_0_reg_48_reg(9),
      O => \icmp_ln8_fu_124_p2_carry__0_i_4_n_1\
    );
\icmp_ln8_fu_124_p2_carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"24"
    )
        port map (
      I0 => i_0_reg_48_reg(14),
      I1 => total_count_fu_28(6),
      I2 => i_0_reg_48_reg(15),
      O => \icmp_ln8_fu_124_p2_carry__0_i_5_n_1\
    );
\icmp_ln8_fu_124_p2_carry__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"24"
    )
        port map (
      I0 => i_0_reg_48_reg(12),
      I1 => total_count_fu_28(6),
      I2 => i_0_reg_48_reg(13),
      O => \icmp_ln8_fu_124_p2_carry__0_i_6_n_1\
    );
\icmp_ln8_fu_124_p2_carry__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"24"
    )
        port map (
      I0 => i_0_reg_48_reg(10),
      I1 => total_count_fu_28(6),
      I2 => i_0_reg_48_reg(11),
      O => \icmp_ln8_fu_124_p2_carry__0_i_7_n_1\
    );
\icmp_ln8_fu_124_p2_carry__0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"24"
    )
        port map (
      I0 => i_0_reg_48_reg(8),
      I1 => total_count_fu_28(6),
      I2 => i_0_reg_48_reg(9),
      O => \icmp_ln8_fu_124_p2_carry__0_i_8_n_1\
    );
\icmp_ln8_fu_124_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln8_fu_124_p2_carry__0_n_1\,
      CO(3) => \NLW_icmp_ln8_fu_124_p2_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \icmp_ln8_fu_124_p2_carry__1_n_2\,
      CO(1) => \icmp_ln8_fu_124_p2_carry__1_n_3\,
      CO(0) => \icmp_ln8_fu_124_p2_carry__1_n_4\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \icmp_ln8_fu_124_p2_carry__1_i_1_n_1\,
      DI(0) => \icmp_ln8_fu_124_p2_carry__1_i_2_n_1\,
      O(3 downto 0) => \NLW_icmp_ln8_fu_124_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => total_count_fu_28(6),
      S(1) => \icmp_ln8_fu_124_p2_carry__1_i_3_n_1\,
      S(0) => \icmp_ln8_fu_124_p2_carry__1_i_4_n_1\
    );
\icmp_ln8_fu_124_p2_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"13"
    )
        port map (
      I0 => i_0_reg_48_reg(18),
      I1 => total_count_fu_28(6),
      I2 => i_0_reg_48_reg(19),
      O => \icmp_ln8_fu_124_p2_carry__1_i_1_n_1\
    );
\icmp_ln8_fu_124_p2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"13"
    )
        port map (
      I0 => i_0_reg_48_reg(16),
      I1 => total_count_fu_28(6),
      I2 => i_0_reg_48_reg(17),
      O => \icmp_ln8_fu_124_p2_carry__1_i_2_n_1\
    );
\icmp_ln8_fu_124_p2_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"24"
    )
        port map (
      I0 => i_0_reg_48_reg(18),
      I1 => total_count_fu_28(6),
      I2 => i_0_reg_48_reg(19),
      O => \icmp_ln8_fu_124_p2_carry__1_i_3_n_1\
    );
\icmp_ln8_fu_124_p2_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"24"
    )
        port map (
      I0 => i_0_reg_48_reg(16),
      I1 => total_count_fu_28(6),
      I2 => i_0_reg_48_reg(17),
      O => \icmp_ln8_fu_124_p2_carry__1_i_4_n_1\
    );
\icmp_ln8_fu_124_p2_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => i_0_reg_48_reg(6),
      I1 => i_0_reg_48_reg(7),
      O => \icmp_ln8_fu_124_p2_carry_i_1__0_n_1\
    );
icmp_ln8_fu_124_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"13"
    )
        port map (
      I0 => i_0_reg_48_reg(4),
      I1 => total_count_fu_28(6),
      I2 => i_0_reg_48_reg(5),
      O => icmp_ln8_fu_124_p2_carry_i_2_n_1
    );
icmp_ln8_fu_124_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => i_0_reg_48_reg(2),
      I1 => total_count_fu_28(6),
      I2 => i_0_reg_48_reg(3),
      O => icmp_ln8_fu_124_p2_carry_i_3_n_1
    );
icmp_ln8_fu_124_p2_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_0_reg_48_reg(1),
      O => icmp_ln8_fu_124_p2_carry_i_4_n_1
    );
icmp_ln8_fu_124_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_0_reg_48_reg(6),
      I1 => i_0_reg_48_reg(7),
      O => icmp_ln8_fu_124_p2_carry_i_5_n_1
    );
icmp_ln8_fu_124_p2_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"24"
    )
        port map (
      I0 => i_0_reg_48_reg(4),
      I1 => total_count_fu_28(6),
      I2 => i_0_reg_48_reg(5),
      O => icmp_ln8_fu_124_p2_carry_i_6_n_1
    );
icmp_ln8_fu_124_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => i_0_reg_48_reg(2),
      I1 => total_count_fu_28(6),
      I2 => i_0_reg_48_reg(3),
      O => icmp_ln8_fu_124_p2_carry_i_7_n_1
    );
\icmp_ln8_fu_124_p2_carry_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_0_reg_48_reg(1),
      I1 => i_0_reg_48_reg(0),
      O => \icmp_ln8_fu_124_p2_carry_i_8__0_n_1\
    );
\idle_waiting_write_a_reg_28[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_start_timer_fu_53_ap_return,
      I1 => \idle_waiting_write_a_reg_28[0]_i_2_n_1\,
      I2 => \idle_waiting_write_a_reg_28_reg[0]_0\,
      O => \idle_waiting_write_a_reg_28_reg[0]\
    );
\idle_waiting_write_a_reg_28[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCC8A88"
    )
        port map (
      I0 => Q(2),
      I1 => grp_start_timer_fu_53_ap_ready,
      I2 => grp_start_timer_fu_53_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_1_[0]\,
      I4 => Q(1),
      O => \idle_waiting_write_a_reg_28[0]_i_2_n_1\
    );
\total_count_fu_28[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[0]\,
      I1 => grp_start_timer_fu_53_ap_start_reg,
      I2 => total_count_fu_28(6),
      I3 => ap_CS_fsm_state2,
      O => \total_count_fu_28[6]_i_1_n_1\
    );
\total_count_fu_28_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \total_count_fu_28[6]_i_1_n_1\,
      Q => total_count_fu_28(6),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ma_unitdatax_requdEe is
  port (
    ap_clk_0 : out STD_LOGIC;
    ap_clk_1 : out STD_LOGIC;
    ap_clk_2 : out STD_LOGIC;
    ap_clk_3 : out STD_LOGIC;
    ap_clk_4 : out STD_LOGIC;
    ap_clk_5 : out STD_LOGIC;
    ap_clk_6 : out STD_LOGIC;
    ap_clk_7 : out STD_LOGIC;
    ap_clk_8 : out STD_LOGIC;
    ap_clk_9 : out STD_LOGIC;
    ap_clk_10 : out STD_LOGIC;
    ap_clk_11 : out STD_LOGIC;
    ap_clk_12 : out STD_LOGIC;
    ap_clk_13 : out STD_LOGIC;
    ap_clk_14 : out STD_LOGIC;
    ap_clk_15 : out STD_LOGIC;
    \q0_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    data_q0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    llc_data_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[7]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_0_63_0_0__6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ma_unitdatax_requdEe;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ma_unitdatax_requdEe is
begin
ma_unitdatax_requdEe_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ma_unitdatax_requdEe_ram
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      ap_clk => ap_clk,
      ap_clk_0 => ap_clk_0,
      ap_clk_1 => ap_clk_1,
      ap_clk_10 => ap_clk_10,
      ap_clk_11 => ap_clk_11,
      ap_clk_12 => ap_clk_12,
      ap_clk_13 => ap_clk_13,
      ap_clk_14 => ap_clk_14,
      ap_clk_15 => ap_clk_15,
      ap_clk_2 => ap_clk_2,
      ap_clk_3 => ap_clk_3,
      ap_clk_4 => ap_clk_4,
      ap_clk_5 => ap_clk_5,
      ap_clk_6 => ap_clk_6,
      ap_clk_7 => ap_clk_7,
      ap_clk_8 => ap_clk_8,
      ap_clk_9 => ap_clk_9,
      data_q0(7 downto 0) => data_q0(7 downto 0),
      llc_data_address0(5 downto 0) => llc_data_address0(5 downto 0),
      \q0_reg[7]_0\(7 downto 0) => \q0_reg[7]\(7 downto 0),
      \q0_reg[7]_1\ => \q0_reg[7]_0\,
      \ram_reg_0_63_0_0__6_0\(0) => \ram_reg_0_63_0_0__6\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ma_unitdatax_requeOg is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[10]\ : out STD_LOGIC;
    \mac_frame_q0[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    mac_data_ce1 : in STD_LOGIC;
    mac_data_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mac_data_we1 : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mac_frame_q0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ma_unitdatax_requeOg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ma_unitdatax_requeOg is
begin
ma_unitdatax_requeOg_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ma_unitdatax_requeOg_ram
     port map (
      ADDRARDADDR(6 downto 0) => ADDRARDADDR(6 downto 0),
      ADDRBWRADDR(6 downto 0) => ADDRBWRADDR(6 downto 0),
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(7 downto 0) => DIBDI(7 downto 0),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      WEBWE(0) => WEBWE(0),
      \ap_CS_fsm_reg[10]\ => \ap_CS_fsm_reg[10]\,
      ap_clk => ap_clk,
      mac_data_ce0 => mac_data_ce0,
      mac_data_ce1 => mac_data_ce1,
      mac_data_we1 => mac_data_we1,
      mac_frame_q0(7 downto 0) => mac_frame_q0(7 downto 0),
      \mac_frame_q0[7]\(7 downto 0) => \mac_frame_q0[7]\(7 downto 0),
      ram_reg_0(1 downto 0) => ram_reg(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_edca_qfYi is
  port (
    mac_frame_d0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \mul_ln153_reg_1226_reg[-1111111105]\ : out STD_LOGIC;
    \mul_ln127_reg_1242_reg[-1111111105]\ : out STD_LOGIC;
    \mul_ln127_reg_1242_reg[-1111111105]_0\ : out STD_LOGIC;
    \mul_ln153_reg_1226_reg[-1111111105]_0\ : out STD_LOGIC;
    \mul_ln127_reg_1242_reg[-1111111105]_1\ : out STD_LOGIC;
    \mul_ln127_reg_1242_reg[-1111111105]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    \mul_ln140_reg_1234_reg[-1111111105]\ : out STD_LOGIC;
    \mul_ln127_reg_1242_reg[-1111111106]\ : out STD_LOGIC;
    \mul_ln140_reg_1234_reg[-1111111105]_0\ : out STD_LOGIC;
    \mul_ln127_reg_1242_reg[-1111111106]_0\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    edca_queues_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    zext_ln127_1_fu_1005_p1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    p_0_in_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    zext_ln127_1_fu_1005_p1_1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    zext_ln140_1_fu_942_p1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    zext_ln140_1_fu_942_p1_2 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_edca_qfYi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_edca_qfYi is
begin
send_frame_edca_qfYi_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_edca_qfYi_ram
     port map (
      ADDRARDADDR(10 downto 0) => ADDRARDADDR(10 downto 0),
      DIADI(7 downto 0) => DIADI(7 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      WEA(0) => WEA(0),
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      ap_clk => ap_clk,
      edca_queues_ce0 => edca_queues_ce0,
      mac_frame_d0(7 downto 0) => mac_frame_d0(7 downto 0),
      \mul_ln127_reg_1242_reg[-1111111105]\ => \mul_ln127_reg_1242_reg[-1111111105]\,
      \mul_ln127_reg_1242_reg[-1111111105]_0\ => \mul_ln127_reg_1242_reg[-1111111105]_0\,
      \mul_ln127_reg_1242_reg[-1111111105]_1\ => \mul_ln127_reg_1242_reg[-1111111105]_1\,
      \mul_ln127_reg_1242_reg[-1111111105]_2\ => \mul_ln127_reg_1242_reg[-1111111105]_2\,
      \mul_ln127_reg_1242_reg[-1111111106]\ => \mul_ln127_reg_1242_reg[-1111111106]\,
      \mul_ln127_reg_1242_reg[-1111111106]_0\ => \mul_ln127_reg_1242_reg[-1111111106]_0\,
      \mul_ln140_reg_1234_reg[-1111111105]\ => \mul_ln140_reg_1234_reg[-1111111105]\,
      \mul_ln140_reg_1234_reg[-1111111105]_0\ => \mul_ln140_reg_1234_reg[-1111111105]_0\,
      \mul_ln153_reg_1226_reg[-1111111105]\ => \mul_ln153_reg_1226_reg[-1111111105]\,
      \mul_ln153_reg_1226_reg[-1111111105]_0\ => \mul_ln153_reg_1226_reg[-1111111105]_0\,
      p_0_in(3 downto 0) => p_0_in(3 downto 0),
      p_0_in_0(3 downto 0) => p_0_in_0(3 downto 0),
      zext_ln127_1_fu_1005_p1(4 downto 0) => zext_ln127_1_fu_1005_p1(4 downto 0),
      zext_ln127_1_fu_1005_p1_1(4 downto 0) => zext_ln127_1_fu_1005_p1_1(4 downto 0),
      zext_ln140_1_fu_942_p1(2 downto 0) => zext_ln140_1_fu_942_p1(2 downto 0),
      zext_ln140_1_fu_942_p1_2(2 downto 0) => zext_ln140_1_fu_942_p1_2(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud is
  port (
    P : out STD_LOGIC_VECTOR ( 16 downto 0 );
    ap_NS_fsm1 : out STD_LOGIC;
    \^p\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0 : out STD_LOGIC;
    p_1 : out STD_LOGIC;
    p_2 : out STD_LOGIC;
    p_3 : out STD_LOGIC;
    p_4 : out STD_LOGIC;
    p_5 : out STD_LOGIC;
    p_6 : out STD_LOGIC;
    p_7 : out STD_LOGIC;
    p_8 : out STD_LOGIC;
    p_9 : out STD_LOGIC;
    p_10 : out STD_LOGIC;
    p_11 : out STD_LOGIC;
    p_12 : out STD_LOGIC;
    p_13 : out STD_LOGIC;
    p_14 : out STD_LOGIC;
    p_15 : out STD_LOGIC;
    p_16 : out STD_LOGIC;
    p_17 : out STD_LOGIC;
    p_18 : out STD_LOGIC;
    p_19 : out STD_LOGIC;
    p_20 : out STD_LOGIC;
    p_21 : out STD_LOGIC;
    p_22 : out STD_LOGIC;
    p_23 : out STD_LOGIC;
    p_24 : out STD_LOGIC;
    p_25 : out STD_LOGIC;
    p_26 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 30 downto 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    p_27 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    zext_ln13_1_fu_95_p1 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \trunc_ln14_reg_176[27]_i_14__4\ : in STD_LOGIC;
    \trunc_ln14_reg_176[27]_i_14__4_0\ : in STD_LOGIC;
    grp_random_int_gen_fu_37_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln14_reg_176[27]_i_14__4_1\ : in STD_LOGIC;
    \trunc_ln14_reg_176[23]_i_4__2\ : in STD_LOGIC;
    \trunc_ln14_reg_176[23]_i_4__2_0\ : in STD_LOGIC;
    \trunc_ln14_reg_176[30]_i_4__2\ : in STD_LOGIC;
    \tmp_1_reg_181_reg[0]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \trunc_ln14_reg_176_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[23]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[27]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_1_reg_181_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud is
begin
send_frame_mul_mucud_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_DSP48_0
     port map (
      D(30 downto 0) => D(30 downto 0),
      O(0) => O(0),
      P(16 downto 0) => P(16 downto 0),
      Q(0) => Q(0),
      S(2 downto 0) => S(2 downto 0),
      ap_NS_fsm1 => ap_NS_fsm1,
      ap_clk => ap_clk,
      grp_random_int_gen_fu_37_ap_start_reg => grp_random_int_gen_fu_37_ap_start_reg,
      p_0 => \^p\,
      p_1 => p_0,
      p_10 => p_9,
      p_11 => p_10,
      p_12 => p_11,
      p_13 => p_12,
      p_14 => p_13,
      p_15 => p_14,
      p_16 => p_15,
      p_17 => p_16,
      p_18 => p_17,
      p_19 => p_18,
      p_2 => p_1,
      p_20 => p_19,
      p_21 => p_20,
      p_22 => p_21,
      p_23 => p_22,
      p_24 => p_23,
      p_25 => p_24,
      p_26 => p_25,
      p_27 => p_26,
      p_28(16 downto 0) => p_27(16 downto 0),
      p_3 => p_2,
      p_4 => p_3,
      p_5 => p_4,
      p_6 => p_5,
      p_7 => p_6,
      p_8 => p_7,
      p_9 => p_8,
      \tmp_1_reg_181_reg[0]\(30 downto 0) => \tmp_1_reg_181_reg[0]\(30 downto 0),
      \tmp_1_reg_181_reg[0]_0\(2 downto 0) => \tmp_1_reg_181_reg[0]_0\(2 downto 0),
      \trunc_ln14_reg_176[23]_i_4__2\ => \trunc_ln14_reg_176[23]_i_4__2\,
      \trunc_ln14_reg_176[23]_i_4__2_0\ => \trunc_ln14_reg_176[23]_i_4__2_0\,
      \trunc_ln14_reg_176[27]_i_14__4_0\ => \trunc_ln14_reg_176[27]_i_14__4\,
      \trunc_ln14_reg_176[27]_i_14__4_1\ => \trunc_ln14_reg_176[27]_i_14__4_0\,
      \trunc_ln14_reg_176[27]_i_14__4_2\ => \trunc_ln14_reg_176[27]_i_14__4_1\,
      \trunc_ln14_reg_176[30]_i_4__2\ => \trunc_ln14_reg_176[30]_i_4__2\,
      \trunc_ln14_reg_176_reg[11]\(3 downto 0) => \trunc_ln14_reg_176_reg[11]\(3 downto 0),
      \trunc_ln14_reg_176_reg[15]\(3 downto 0) => \trunc_ln14_reg_176_reg[15]\(3 downto 0),
      \trunc_ln14_reg_176_reg[19]\(3 downto 0) => \trunc_ln14_reg_176_reg[19]\(3 downto 0),
      \trunc_ln14_reg_176_reg[23]\(3 downto 0) => \trunc_ln14_reg_176_reg[23]\(3 downto 0),
      \trunc_ln14_reg_176_reg[27]\(3 downto 0) => \trunc_ln14_reg_176_reg[27]\(3 downto 0),
      \trunc_ln14_reg_176_reg[3]\(3 downto 0) => \trunc_ln14_reg_176_reg[3]\(3 downto 0),
      \trunc_ln14_reg_176_reg[7]\(3 downto 0) => \trunc_ln14_reg_176_reg[7]\(3 downto 0),
      zext_ln13_1_fu_95_p1(6 downto 0) => zext_ln13_1_fu_95_p1(6 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 16 downto 0 );
    ap_NS_fsm1 : out STD_LOGIC;
    \^p\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0 : out STD_LOGIC;
    p_1 : out STD_LOGIC;
    p_2 : out STD_LOGIC;
    p_3 : out STD_LOGIC;
    p_4 : out STD_LOGIC;
    p_5 : out STD_LOGIC;
    p_6 : out STD_LOGIC;
    p_7 : out STD_LOGIC;
    p_8 : out STD_LOGIC;
    p_9 : out STD_LOGIC;
    p_10 : out STD_LOGIC;
    p_11 : out STD_LOGIC;
    p_12 : out STD_LOGIC;
    p_13 : out STD_LOGIC;
    p_14 : out STD_LOGIC;
    p_15 : out STD_LOGIC;
    p_16 : out STD_LOGIC;
    p_17 : out STD_LOGIC;
    p_18 : out STD_LOGIC;
    p_19 : out STD_LOGIC;
    p_20 : out STD_LOGIC;
    p_21 : out STD_LOGIC;
    p_22 : out STD_LOGIC;
    p_23 : out STD_LOGIC;
    p_24 : out STD_LOGIC;
    p_25 : out STD_LOGIC;
    p_26 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 30 downto 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    p_27 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    zext_ln13_1_fu_95_p1 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \trunc_ln14_reg_176[27]_i_14__6\ : in STD_LOGIC;
    \trunc_ln14_reg_176[27]_i_14__6_0\ : in STD_LOGIC;
    grp_random_int_gen_fu_37_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln14_reg_176[27]_i_14__6_1\ : in STD_LOGIC;
    \trunc_ln14_reg_176[23]_i_4__4\ : in STD_LOGIC;
    \trunc_ln14_reg_176[23]_i_4__4_0\ : in STD_LOGIC;
    \trunc_ln14_reg_176[30]_i_4__4\ : in STD_LOGIC;
    \tmp_1_reg_181_reg[0]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \trunc_ln14_reg_176_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[23]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[27]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_1_reg_181_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_1 : entity is "send_frame_mul_mucud";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_1 is
begin
send_frame_mul_mucud_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_DSP48_0_5
     port map (
      D(30 downto 0) => D(30 downto 0),
      O(0) => O(0),
      P(16 downto 0) => P(16 downto 0),
      Q(0) => Q(0),
      S(2 downto 0) => S(2 downto 0),
      ap_NS_fsm1 => ap_NS_fsm1,
      ap_clk => ap_clk,
      grp_random_int_gen_fu_37_ap_start_reg => grp_random_int_gen_fu_37_ap_start_reg,
      p_0 => \^p\,
      p_1 => p_0,
      p_10 => p_9,
      p_11 => p_10,
      p_12 => p_11,
      p_13 => p_12,
      p_14 => p_13,
      p_15 => p_14,
      p_16 => p_15,
      p_17 => p_16,
      p_18 => p_17,
      p_19 => p_18,
      p_2 => p_1,
      p_20 => p_19,
      p_21 => p_20,
      p_22 => p_21,
      p_23 => p_22,
      p_24 => p_23,
      p_25 => p_24,
      p_26 => p_25,
      p_27 => p_26,
      p_28(16 downto 0) => p_27(16 downto 0),
      p_3 => p_2,
      p_4 => p_3,
      p_5 => p_4,
      p_6 => p_5,
      p_7 => p_6,
      p_8 => p_7,
      p_9 => p_8,
      \tmp_1_reg_181_reg[0]\(30 downto 0) => \tmp_1_reg_181_reg[0]\(30 downto 0),
      \tmp_1_reg_181_reg[0]_0\(2 downto 0) => \tmp_1_reg_181_reg[0]_0\(2 downto 0),
      \trunc_ln14_reg_176[23]_i_4__4\ => \trunc_ln14_reg_176[23]_i_4__4\,
      \trunc_ln14_reg_176[23]_i_4__4_0\ => \trunc_ln14_reg_176[23]_i_4__4_0\,
      \trunc_ln14_reg_176[27]_i_14__6_0\ => \trunc_ln14_reg_176[27]_i_14__6\,
      \trunc_ln14_reg_176[27]_i_14__6_1\ => \trunc_ln14_reg_176[27]_i_14__6_0\,
      \trunc_ln14_reg_176[27]_i_14__6_2\ => \trunc_ln14_reg_176[27]_i_14__6_1\,
      \trunc_ln14_reg_176[30]_i_4__4\ => \trunc_ln14_reg_176[30]_i_4__4\,
      \trunc_ln14_reg_176_reg[11]\(3 downto 0) => \trunc_ln14_reg_176_reg[11]\(3 downto 0),
      \trunc_ln14_reg_176_reg[15]\(3 downto 0) => \trunc_ln14_reg_176_reg[15]\(3 downto 0),
      \trunc_ln14_reg_176_reg[19]\(3 downto 0) => \trunc_ln14_reg_176_reg[19]\(3 downto 0),
      \trunc_ln14_reg_176_reg[23]\(3 downto 0) => \trunc_ln14_reg_176_reg[23]\(3 downto 0),
      \trunc_ln14_reg_176_reg[27]\(3 downto 0) => \trunc_ln14_reg_176_reg[27]\(3 downto 0),
      \trunc_ln14_reg_176_reg[3]\(3 downto 0) => \trunc_ln14_reg_176_reg[3]\(3 downto 0),
      \trunc_ln14_reg_176_reg[7]\(3 downto 0) => \trunc_ln14_reg_176_reg[7]\(3 downto 0),
      zext_ln13_1_fu_95_p1(6 downto 0) => zext_ln13_1_fu_95_p1(6 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_13 is
  port (
    P : out STD_LOGIC_VECTOR ( 16 downto 0 );
    ap_NS_fsm1 : out STD_LOGIC;
    \^p\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0 : out STD_LOGIC;
    p_1 : out STD_LOGIC;
    p_2 : out STD_LOGIC;
    p_3 : out STD_LOGIC;
    p_4 : out STD_LOGIC;
    p_5 : out STD_LOGIC;
    p_6 : out STD_LOGIC;
    p_7 : out STD_LOGIC;
    p_8 : out STD_LOGIC;
    p_9 : out STD_LOGIC;
    p_10 : out STD_LOGIC;
    p_11 : out STD_LOGIC;
    p_12 : out STD_LOGIC;
    p_13 : out STD_LOGIC;
    p_14 : out STD_LOGIC;
    p_15 : out STD_LOGIC;
    p_16 : out STD_LOGIC;
    p_17 : out STD_LOGIC;
    p_18 : out STD_LOGIC;
    p_19 : out STD_LOGIC;
    p_20 : out STD_LOGIC;
    p_21 : out STD_LOGIC;
    p_22 : out STD_LOGIC;
    p_23 : out STD_LOGIC;
    p_24 : out STD_LOGIC;
    p_25 : out STD_LOGIC;
    p_26 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 30 downto 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    p_27 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    zext_ln13_1_fu_95_p1 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \trunc_ln14_reg_176[27]_i_14__3\ : in STD_LOGIC;
    \trunc_ln14_reg_176[27]_i_14__3_0\ : in STD_LOGIC;
    grp_random_int_gen_fu_32_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln14_reg_176[27]_i_14__3_1\ : in STD_LOGIC;
    \trunc_ln14_reg_176[23]_i_4__0\ : in STD_LOGIC;
    \trunc_ln14_reg_176[23]_i_4__0_0\ : in STD_LOGIC;
    \trunc_ln14_reg_176[30]_i_4__0\ : in STD_LOGIC;
    \tmp_1_reg_181_reg[0]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \trunc_ln14_reg_176_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[23]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[27]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_1_reg_181_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_13 : entity is "send_frame_mul_mucud";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_13 is
begin
send_frame_mul_mucud_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_DSP48_0_17
     port map (
      D(30 downto 0) => D(30 downto 0),
      O(0) => O(0),
      P(16 downto 0) => P(16 downto 0),
      Q(0) => Q(0),
      S(2 downto 0) => S(2 downto 0),
      ap_NS_fsm1 => ap_NS_fsm1,
      ap_clk => ap_clk,
      grp_random_int_gen_fu_32_ap_start_reg => grp_random_int_gen_fu_32_ap_start_reg,
      p_0 => \^p\,
      p_1 => p_0,
      p_10 => p_9,
      p_11 => p_10,
      p_12 => p_11,
      p_13 => p_12,
      p_14 => p_13,
      p_15 => p_14,
      p_16 => p_15,
      p_17 => p_16,
      p_18 => p_17,
      p_19 => p_18,
      p_2 => p_1,
      p_20 => p_19,
      p_21 => p_20,
      p_22 => p_21,
      p_23 => p_22,
      p_24 => p_23,
      p_25 => p_24,
      p_26 => p_25,
      p_27 => p_26,
      p_28(16 downto 0) => p_27(16 downto 0),
      p_3 => p_2,
      p_4 => p_3,
      p_5 => p_4,
      p_6 => p_5,
      p_7 => p_6,
      p_8 => p_7,
      p_9 => p_8,
      \tmp_1_reg_181_reg[0]\(30 downto 0) => \tmp_1_reg_181_reg[0]\(30 downto 0),
      \tmp_1_reg_181_reg[0]_0\(2 downto 0) => \tmp_1_reg_181_reg[0]_0\(2 downto 0),
      \trunc_ln14_reg_176[23]_i_4__0\ => \trunc_ln14_reg_176[23]_i_4__0\,
      \trunc_ln14_reg_176[23]_i_4__0_0\ => \trunc_ln14_reg_176[23]_i_4__0_0\,
      \trunc_ln14_reg_176[27]_i_14__3_0\ => \trunc_ln14_reg_176[27]_i_14__3\,
      \trunc_ln14_reg_176[27]_i_14__3_1\ => \trunc_ln14_reg_176[27]_i_14__3_0\,
      \trunc_ln14_reg_176[27]_i_14__3_2\ => \trunc_ln14_reg_176[27]_i_14__3_1\,
      \trunc_ln14_reg_176[30]_i_4__0\ => \trunc_ln14_reg_176[30]_i_4__0\,
      \trunc_ln14_reg_176_reg[11]\(3 downto 0) => \trunc_ln14_reg_176_reg[11]\(3 downto 0),
      \trunc_ln14_reg_176_reg[15]\(3 downto 0) => \trunc_ln14_reg_176_reg[15]\(3 downto 0),
      \trunc_ln14_reg_176_reg[19]\(3 downto 0) => \trunc_ln14_reg_176_reg[19]\(3 downto 0),
      \trunc_ln14_reg_176_reg[23]\(3 downto 0) => \trunc_ln14_reg_176_reg[23]\(3 downto 0),
      \trunc_ln14_reg_176_reg[27]\(3 downto 0) => \trunc_ln14_reg_176_reg[27]\(3 downto 0),
      \trunc_ln14_reg_176_reg[3]\(3 downto 0) => \trunc_ln14_reg_176_reg[3]\(3 downto 0),
      \trunc_ln14_reg_176_reg[7]\(3 downto 0) => \trunc_ln14_reg_176_reg[7]\(3 downto 0),
      zext_ln13_1_fu_95_p1(6 downto 0) => zext_ln13_1_fu_95_p1(6 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_20 is
  port (
    P : out STD_LOGIC_VECTOR ( 16 downto 0 );
    ap_NS_fsm1 : out STD_LOGIC;
    \^p\ : out STD_LOGIC;
    p_0 : out STD_LOGIC;
    p_1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 30 downto 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    p_3 : out STD_LOGIC;
    p_4 : out STD_LOGIC;
    p_5 : out STD_LOGIC;
    p_6 : out STD_LOGIC;
    p_7 : out STD_LOGIC;
    p_8 : out STD_LOGIC;
    p_9 : out STD_LOGIC;
    p_10 : out STD_LOGIC;
    p_11 : out STD_LOGIC;
    p_12 : out STD_LOGIC;
    p_13 : out STD_LOGIC;
    p_14 : out STD_LOGIC;
    p_15 : out STD_LOGIC;
    p_16 : out STD_LOGIC;
    p_17 : out STD_LOGIC;
    p_18 : out STD_LOGIC;
    p_19 : out STD_LOGIC;
    p_20 : out STD_LOGIC;
    p_21 : out STD_LOGIC;
    p_22 : out STD_LOGIC;
    p_23 : out STD_LOGIC;
    p_24 : out STD_LOGIC;
    p_25 : out STD_LOGIC;
    p_26 : out STD_LOGIC;
    p_27 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 16 downto 0 );
    p_28 : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_random_int_gen_fu_295_ap_start_reg : in STD_LOGIC;
    zext_ln13_1_fu_95_p1 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \trunc_ln14_reg_176[27]_i_14__7\ : in STD_LOGIC;
    \trunc_ln14_reg_176[27]_i_14__7_0\ : in STD_LOGIC;
    \trunc_ln14_reg_176[27]_i_14__7_1\ : in STD_LOGIC;
    \tmp_1_reg_181_reg[0]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[23]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[27]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_1_reg_181_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \trunc_ln14_reg_176[23]_i_4\ : in STD_LOGIC;
    \trunc_ln14_reg_176[23]_i_4_0\ : in STD_LOGIC;
    \trunc_ln14_reg_176[30]_i_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_20 : entity is "send_frame_mul_mucud";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_20;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_20 is
begin
send_frame_mul_mucud_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_DSP48_0_24
     port map (
      D(30 downto 0) => D(30 downto 0),
      O(0) => O(0),
      P(16 downto 0) => P(16 downto 0),
      Q(16 downto 0) => Q(16 downto 0),
      S(3 downto 0) => S(3 downto 0),
      ap_NS_fsm1 => ap_NS_fsm1,
      ap_clk => ap_clk,
      grp_random_int_gen_fu_295_ap_start_reg => grp_random_int_gen_fu_295_ap_start_reg,
      p_0 => \^p\,
      p_1 => p_0,
      p_10 => p_9,
      p_11 => p_10,
      p_12 => p_11,
      p_13 => p_12,
      p_14 => p_13,
      p_15 => p_14,
      p_16 => p_15,
      p_17 => p_16,
      p_18 => p_17,
      p_19 => p_18,
      p_2 => p_1,
      p_20 => p_19,
      p_21 => p_20,
      p_22 => p_21,
      p_23 => p_22,
      p_24 => p_23,
      p_25 => p_24,
      p_26 => p_25,
      p_27 => p_26,
      p_28 => p_27,
      p_29(0) => p_28(0),
      p_3(2 downto 0) => p_2(2 downto 0),
      p_4 => p_3,
      p_5 => p_4,
      p_6 => p_5,
      p_7 => p_6,
      p_8 => p_7,
      p_9 => p_8,
      \tmp_1_reg_181_reg[0]\(30 downto 0) => \tmp_1_reg_181_reg[0]\(30 downto 0),
      \tmp_1_reg_181_reg[0]_0\(2 downto 0) => \tmp_1_reg_181_reg[0]_0\(2 downto 0),
      \trunc_ln14_reg_176[23]_i_4\ => \trunc_ln14_reg_176[23]_i_4\,
      \trunc_ln14_reg_176[23]_i_4_0\ => \trunc_ln14_reg_176[23]_i_4_0\,
      \trunc_ln14_reg_176[27]_i_14__7_0\ => \trunc_ln14_reg_176[27]_i_14__7\,
      \trunc_ln14_reg_176[27]_i_14__7_1\ => \trunc_ln14_reg_176[27]_i_14__7_0\,
      \trunc_ln14_reg_176[27]_i_14__7_2\ => \trunc_ln14_reg_176[27]_i_14__7_1\,
      \trunc_ln14_reg_176[30]_i_4\ => \trunc_ln14_reg_176[30]_i_4\,
      \trunc_ln14_reg_176_reg[11]\(3 downto 0) => \trunc_ln14_reg_176_reg[11]\(3 downto 0),
      \trunc_ln14_reg_176_reg[15]\(3 downto 0) => \trunc_ln14_reg_176_reg[15]\(3 downto 0),
      \trunc_ln14_reg_176_reg[19]\(3 downto 0) => \trunc_ln14_reg_176_reg[19]\(3 downto 0),
      \trunc_ln14_reg_176_reg[23]\(3 downto 0) => \trunc_ln14_reg_176_reg[23]\(3 downto 0),
      \trunc_ln14_reg_176_reg[27]\(3 downto 0) => \trunc_ln14_reg_176_reg[27]\(3 downto 0),
      \trunc_ln14_reg_176_reg[7]\(3 downto 0) => \trunc_ln14_reg_176_reg[7]\(3 downto 0),
      zext_ln13_1_fu_95_p1(6 downto 0) => zext_ln13_1_fu_95_p1(6 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_33 is
  port (
    P : out STD_LOGIC_VECTOR ( 16 downto 0 );
    ap_NS_fsm1 : out STD_LOGIC;
    \^p\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0 : out STD_LOGIC;
    p_1 : out STD_LOGIC;
    p_2 : out STD_LOGIC;
    p_3 : out STD_LOGIC;
    p_4 : out STD_LOGIC;
    p_5 : out STD_LOGIC;
    p_6 : out STD_LOGIC;
    p_7 : out STD_LOGIC;
    p_8 : out STD_LOGIC;
    p_9 : out STD_LOGIC;
    p_10 : out STD_LOGIC;
    p_11 : out STD_LOGIC;
    p_12 : out STD_LOGIC;
    p_13 : out STD_LOGIC;
    p_14 : out STD_LOGIC;
    p_15 : out STD_LOGIC;
    p_16 : out STD_LOGIC;
    p_17 : out STD_LOGIC;
    p_18 : out STD_LOGIC;
    p_19 : out STD_LOGIC;
    p_20 : out STD_LOGIC;
    p_21 : out STD_LOGIC;
    p_22 : out STD_LOGIC;
    p_23 : out STD_LOGIC;
    p_24 : out STD_LOGIC;
    p_25 : out STD_LOGIC;
    p_26 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 30 downto 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    p_27 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    zext_ln13_1_fu_95_p1 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \trunc_ln14_reg_176[27]_i_14__0\ : in STD_LOGIC;
    \trunc_ln14_reg_176[27]_i_14__0_0\ : in STD_LOGIC;
    grp_random_int_gen_fu_37_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln14_reg_176[27]_i_14__0_1\ : in STD_LOGIC;
    \trunc_ln14_reg_176[23]_i_4\ : in STD_LOGIC;
    \trunc_ln14_reg_176[23]_i_4_0\ : in STD_LOGIC;
    \trunc_ln14_reg_176[30]_i_4\ : in STD_LOGIC;
    \tmp_1_reg_181_reg[0]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \trunc_ln14_reg_176_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[23]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[27]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_1_reg_181_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_33 : entity is "send_frame_mul_mucud";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_33;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_33 is
begin
send_frame_mul_mucud_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_DSP48_0_37
     port map (
      D(30 downto 0) => D(30 downto 0),
      O(0) => O(0),
      P(16 downto 0) => P(16 downto 0),
      Q(0) => Q(0),
      S(2 downto 0) => S(2 downto 0),
      ap_NS_fsm1 => ap_NS_fsm1,
      ap_clk => ap_clk,
      grp_random_int_gen_fu_37_ap_start_reg => grp_random_int_gen_fu_37_ap_start_reg,
      p_0 => \^p\,
      p_1 => p_0,
      p_10 => p_9,
      p_11 => p_10,
      p_12 => p_11,
      p_13 => p_12,
      p_14 => p_13,
      p_15 => p_14,
      p_16 => p_15,
      p_17 => p_16,
      p_18 => p_17,
      p_19 => p_18,
      p_2 => p_1,
      p_20 => p_19,
      p_21 => p_20,
      p_22 => p_21,
      p_23 => p_22,
      p_24 => p_23,
      p_25 => p_24,
      p_26 => p_25,
      p_27 => p_26,
      p_28(16 downto 0) => p_27(16 downto 0),
      p_3 => p_2,
      p_4 => p_3,
      p_5 => p_4,
      p_6 => p_5,
      p_7 => p_6,
      p_8 => p_7,
      p_9 => p_8,
      \tmp_1_reg_181_reg[0]\(30 downto 0) => \tmp_1_reg_181_reg[0]\(30 downto 0),
      \tmp_1_reg_181_reg[0]_0\(2 downto 0) => \tmp_1_reg_181_reg[0]_0\(2 downto 0),
      \trunc_ln14_reg_176[23]_i_4\ => \trunc_ln14_reg_176[23]_i_4\,
      \trunc_ln14_reg_176[23]_i_4_0\ => \trunc_ln14_reg_176[23]_i_4_0\,
      \trunc_ln14_reg_176[27]_i_14__0_0\ => \trunc_ln14_reg_176[27]_i_14__0\,
      \trunc_ln14_reg_176[27]_i_14__0_1\ => \trunc_ln14_reg_176[27]_i_14__0_0\,
      \trunc_ln14_reg_176[27]_i_14__0_2\ => \trunc_ln14_reg_176[27]_i_14__0_1\,
      \trunc_ln14_reg_176[30]_i_4\ => \trunc_ln14_reg_176[30]_i_4\,
      \trunc_ln14_reg_176_reg[11]\(3 downto 0) => \trunc_ln14_reg_176_reg[11]\(3 downto 0),
      \trunc_ln14_reg_176_reg[15]\(3 downto 0) => \trunc_ln14_reg_176_reg[15]\(3 downto 0),
      \trunc_ln14_reg_176_reg[19]\(3 downto 0) => \trunc_ln14_reg_176_reg[19]\(3 downto 0),
      \trunc_ln14_reg_176_reg[23]\(3 downto 0) => \trunc_ln14_reg_176_reg[23]\(3 downto 0),
      \trunc_ln14_reg_176_reg[27]\(3 downto 0) => \trunc_ln14_reg_176_reg[27]\(3 downto 0),
      \trunc_ln14_reg_176_reg[3]\(3 downto 0) => \trunc_ln14_reg_176_reg[3]\(3 downto 0),
      \trunc_ln14_reg_176_reg[7]\(3 downto 0) => \trunc_ln14_reg_176_reg[7]\(3 downto 0),
      zext_ln13_1_fu_95_p1(6 downto 0) => zext_ln13_1_fu_95_p1(6 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_39 is
  port (
    P : out STD_LOGIC_VECTOR ( 16 downto 0 );
    ap_NS_fsm1 : out STD_LOGIC;
    \^p\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0 : out STD_LOGIC;
    p_1 : out STD_LOGIC;
    p_2 : out STD_LOGIC;
    p_3 : out STD_LOGIC;
    p_4 : out STD_LOGIC;
    p_5 : out STD_LOGIC;
    p_6 : out STD_LOGIC;
    p_7 : out STD_LOGIC;
    p_8 : out STD_LOGIC;
    p_9 : out STD_LOGIC;
    p_10 : out STD_LOGIC;
    p_11 : out STD_LOGIC;
    p_12 : out STD_LOGIC;
    p_13 : out STD_LOGIC;
    p_14 : out STD_LOGIC;
    p_15 : out STD_LOGIC;
    p_16 : out STD_LOGIC;
    p_17 : out STD_LOGIC;
    p_18 : out STD_LOGIC;
    p_19 : out STD_LOGIC;
    p_20 : out STD_LOGIC;
    p_21 : out STD_LOGIC;
    p_22 : out STD_LOGIC;
    p_23 : out STD_LOGIC;
    p_24 : out STD_LOGIC;
    p_25 : out STD_LOGIC;
    p_26 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 30 downto 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    p_27 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    zext_ln13_1_fu_95_p1 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \trunc_ln14_reg_176[27]_i_14__2\ : in STD_LOGIC;
    \trunc_ln14_reg_176[27]_i_14__2_0\ : in STD_LOGIC;
    grp_random_int_gen_fu_37_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln14_reg_176[27]_i_14__2_1\ : in STD_LOGIC;
    \trunc_ln14_reg_176[23]_i_4__1\ : in STD_LOGIC;
    \trunc_ln14_reg_176[23]_i_4__1_0\ : in STD_LOGIC;
    \trunc_ln14_reg_176[30]_i_4__1\ : in STD_LOGIC;
    \tmp_1_reg_181_reg[0]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \trunc_ln14_reg_176_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[23]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[27]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_1_reg_181_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_39 : entity is "send_frame_mul_mucud";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_39;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_39 is
begin
send_frame_mul_mucud_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_DSP48_0_43
     port map (
      D(30 downto 0) => D(30 downto 0),
      O(0) => O(0),
      P(16 downto 0) => P(16 downto 0),
      Q(0) => Q(0),
      S(2 downto 0) => S(2 downto 0),
      ap_NS_fsm1 => ap_NS_fsm1,
      ap_clk => ap_clk,
      grp_random_int_gen_fu_37_ap_start_reg => grp_random_int_gen_fu_37_ap_start_reg,
      p_0 => \^p\,
      p_1 => p_0,
      p_10 => p_9,
      p_11 => p_10,
      p_12 => p_11,
      p_13 => p_12,
      p_14 => p_13,
      p_15 => p_14,
      p_16 => p_15,
      p_17 => p_16,
      p_18 => p_17,
      p_19 => p_18,
      p_2 => p_1,
      p_20 => p_19,
      p_21 => p_20,
      p_22 => p_21,
      p_23 => p_22,
      p_24 => p_23,
      p_25 => p_24,
      p_26 => p_25,
      p_27 => p_26,
      p_28(16 downto 0) => p_27(16 downto 0),
      p_3 => p_2,
      p_4 => p_3,
      p_5 => p_4,
      p_6 => p_5,
      p_7 => p_6,
      p_8 => p_7,
      p_9 => p_8,
      \tmp_1_reg_181_reg[0]\(30 downto 0) => \tmp_1_reg_181_reg[0]\(30 downto 0),
      \tmp_1_reg_181_reg[0]_0\(2 downto 0) => \tmp_1_reg_181_reg[0]_0\(2 downto 0),
      \trunc_ln14_reg_176[23]_i_4__1\ => \trunc_ln14_reg_176[23]_i_4__1\,
      \trunc_ln14_reg_176[23]_i_4__1_0\ => \trunc_ln14_reg_176[23]_i_4__1_0\,
      \trunc_ln14_reg_176[27]_i_14__2_0\ => \trunc_ln14_reg_176[27]_i_14__2\,
      \trunc_ln14_reg_176[27]_i_14__2_1\ => \trunc_ln14_reg_176[27]_i_14__2_0\,
      \trunc_ln14_reg_176[27]_i_14__2_2\ => \trunc_ln14_reg_176[27]_i_14__2_1\,
      \trunc_ln14_reg_176[30]_i_4__1\ => \trunc_ln14_reg_176[30]_i_4__1\,
      \trunc_ln14_reg_176_reg[11]\(3 downto 0) => \trunc_ln14_reg_176_reg[11]\(3 downto 0),
      \trunc_ln14_reg_176_reg[15]\(3 downto 0) => \trunc_ln14_reg_176_reg[15]\(3 downto 0),
      \trunc_ln14_reg_176_reg[19]\(3 downto 0) => \trunc_ln14_reg_176_reg[19]\(3 downto 0),
      \trunc_ln14_reg_176_reg[23]\(3 downto 0) => \trunc_ln14_reg_176_reg[23]\(3 downto 0),
      \trunc_ln14_reg_176_reg[27]\(3 downto 0) => \trunc_ln14_reg_176_reg[27]\(3 downto 0),
      \trunc_ln14_reg_176_reg[3]\(3 downto 0) => \trunc_ln14_reg_176_reg[3]\(3 downto 0),
      \trunc_ln14_reg_176_reg[7]\(3 downto 0) => \trunc_ln14_reg_176_reg[7]\(3 downto 0),
      zext_ln13_1_fu_95_p1(6 downto 0) => zext_ln13_1_fu_95_p1(6 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_45 is
  port (
    P : out STD_LOGIC_VECTOR ( 16 downto 0 );
    ap_NS_fsm1 : out STD_LOGIC;
    \^p\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0 : out STD_LOGIC;
    p_1 : out STD_LOGIC;
    p_2 : out STD_LOGIC;
    p_3 : out STD_LOGIC;
    p_4 : out STD_LOGIC;
    p_5 : out STD_LOGIC;
    p_6 : out STD_LOGIC;
    p_7 : out STD_LOGIC;
    p_8 : out STD_LOGIC;
    p_9 : out STD_LOGIC;
    p_10 : out STD_LOGIC;
    p_11 : out STD_LOGIC;
    p_12 : out STD_LOGIC;
    p_13 : out STD_LOGIC;
    p_14 : out STD_LOGIC;
    p_15 : out STD_LOGIC;
    p_16 : out STD_LOGIC;
    p_17 : out STD_LOGIC;
    p_18 : out STD_LOGIC;
    p_19 : out STD_LOGIC;
    p_20 : out STD_LOGIC;
    p_21 : out STD_LOGIC;
    p_22 : out STD_LOGIC;
    p_23 : out STD_LOGIC;
    p_24 : out STD_LOGIC;
    p_25 : out STD_LOGIC;
    p_26 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 30 downto 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    p_27 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    zext_ln13_1_fu_95_p1 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \trunc_ln14_reg_176[27]_i_14__1\ : in STD_LOGIC;
    \trunc_ln14_reg_176[27]_i_14__1_0\ : in STD_LOGIC;
    grp_random_int_gen_fu_37_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln14_reg_176[27]_i_14__1_1\ : in STD_LOGIC;
    \trunc_ln14_reg_176[23]_i_4__0\ : in STD_LOGIC;
    \trunc_ln14_reg_176[23]_i_4__0_0\ : in STD_LOGIC;
    \trunc_ln14_reg_176[30]_i_4__0\ : in STD_LOGIC;
    \tmp_1_reg_181_reg[0]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \trunc_ln14_reg_176_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[23]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[27]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_1_reg_181_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_45 : entity is "send_frame_mul_mucud";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_45;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_45 is
begin
send_frame_mul_mucud_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_DSP48_0_49
     port map (
      D(30 downto 0) => D(30 downto 0),
      O(0) => O(0),
      P(16 downto 0) => P(16 downto 0),
      Q(0) => Q(0),
      S(2 downto 0) => S(2 downto 0),
      ap_NS_fsm1 => ap_NS_fsm1,
      ap_clk => ap_clk,
      grp_random_int_gen_fu_37_ap_start_reg => grp_random_int_gen_fu_37_ap_start_reg,
      p_0 => \^p\,
      p_1 => p_0,
      p_10 => p_9,
      p_11 => p_10,
      p_12 => p_11,
      p_13 => p_12,
      p_14 => p_13,
      p_15 => p_14,
      p_16 => p_15,
      p_17 => p_16,
      p_18 => p_17,
      p_19 => p_18,
      p_2 => p_1,
      p_20 => p_19,
      p_21 => p_20,
      p_22 => p_21,
      p_23 => p_22,
      p_24 => p_23,
      p_25 => p_24,
      p_26 => p_25,
      p_27 => p_26,
      p_28(16 downto 0) => p_27(16 downto 0),
      p_3 => p_2,
      p_4 => p_3,
      p_5 => p_4,
      p_6 => p_5,
      p_7 => p_6,
      p_8 => p_7,
      p_9 => p_8,
      \tmp_1_reg_181_reg[0]\(30 downto 0) => \tmp_1_reg_181_reg[0]\(30 downto 0),
      \tmp_1_reg_181_reg[0]_0\(2 downto 0) => \tmp_1_reg_181_reg[0]_0\(2 downto 0),
      \trunc_ln14_reg_176[23]_i_4__0\ => \trunc_ln14_reg_176[23]_i_4__0\,
      \trunc_ln14_reg_176[23]_i_4__0_0\ => \trunc_ln14_reg_176[23]_i_4__0_0\,
      \trunc_ln14_reg_176[27]_i_14__1_0\ => \trunc_ln14_reg_176[27]_i_14__1\,
      \trunc_ln14_reg_176[27]_i_14__1_1\ => \trunc_ln14_reg_176[27]_i_14__1_0\,
      \trunc_ln14_reg_176[27]_i_14__1_2\ => \trunc_ln14_reg_176[27]_i_14__1_1\,
      \trunc_ln14_reg_176[30]_i_4__0\ => \trunc_ln14_reg_176[30]_i_4__0\,
      \trunc_ln14_reg_176_reg[11]\(3 downto 0) => \trunc_ln14_reg_176_reg[11]\(3 downto 0),
      \trunc_ln14_reg_176_reg[15]\(3 downto 0) => \trunc_ln14_reg_176_reg[15]\(3 downto 0),
      \trunc_ln14_reg_176_reg[19]\(3 downto 0) => \trunc_ln14_reg_176_reg[19]\(3 downto 0),
      \trunc_ln14_reg_176_reg[23]\(3 downto 0) => \trunc_ln14_reg_176_reg[23]\(3 downto 0),
      \trunc_ln14_reg_176_reg[27]\(3 downto 0) => \trunc_ln14_reg_176_reg[27]\(3 downto 0),
      \trunc_ln14_reg_176_reg[3]\(3 downto 0) => \trunc_ln14_reg_176_reg[3]\(3 downto 0),
      \trunc_ln14_reg_176_reg[7]\(3 downto 0) => \trunc_ln14_reg_176_reg[7]\(3 downto 0),
      zext_ln13_1_fu_95_p1(6 downto 0) => zext_ln13_1_fu_95_p1(6 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_52 is
  port (
    P : out STD_LOGIC_VECTOR ( 16 downto 0 );
    ap_NS_fsm1 : out STD_LOGIC;
    \^p\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0 : out STD_LOGIC;
    p_1 : out STD_LOGIC;
    p_2 : out STD_LOGIC;
    p_3 : out STD_LOGIC;
    p_4 : out STD_LOGIC;
    p_5 : out STD_LOGIC;
    p_6 : out STD_LOGIC;
    p_7 : out STD_LOGIC;
    p_8 : out STD_LOGIC;
    p_9 : out STD_LOGIC;
    p_10 : out STD_LOGIC;
    p_11 : out STD_LOGIC;
    p_12 : out STD_LOGIC;
    p_13 : out STD_LOGIC;
    p_14 : out STD_LOGIC;
    p_15 : out STD_LOGIC;
    p_16 : out STD_LOGIC;
    p_17 : out STD_LOGIC;
    p_18 : out STD_LOGIC;
    p_19 : out STD_LOGIC;
    p_20 : out STD_LOGIC;
    p_21 : out STD_LOGIC;
    p_22 : out STD_LOGIC;
    p_23 : out STD_LOGIC;
    p_24 : out STD_LOGIC;
    p_25 : out STD_LOGIC;
    p_26 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 30 downto 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    p_27 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    zext_ln13_1_fu_95_p1 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \trunc_ln14_reg_176[27]_i_14\ : in STD_LOGIC;
    \trunc_ln14_reg_176[27]_i_14_0\ : in STD_LOGIC;
    grp_random_int_gen_fu_32_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln14_reg_176[27]_i_14_1\ : in STD_LOGIC;
    \trunc_ln14_reg_176[23]_i_4\ : in STD_LOGIC;
    \trunc_ln14_reg_176[23]_i_4_0\ : in STD_LOGIC;
    \trunc_ln14_reg_176[30]_i_4\ : in STD_LOGIC;
    \tmp_1_reg_181_reg[0]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \trunc_ln14_reg_176_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[23]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[27]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_1_reg_181_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_52 : entity is "send_frame_mul_mucud";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_52;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_52 is
begin
send_frame_mul_mucud_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_DSP48_0_56
     port map (
      D(30 downto 0) => D(30 downto 0),
      O(0) => O(0),
      P(16 downto 0) => P(16 downto 0),
      Q(0) => Q(0),
      S(2 downto 0) => S(2 downto 0),
      ap_NS_fsm1 => ap_NS_fsm1,
      ap_clk => ap_clk,
      grp_random_int_gen_fu_32_ap_start_reg => grp_random_int_gen_fu_32_ap_start_reg,
      p_0 => \^p\,
      p_1 => p_0,
      p_10 => p_9,
      p_11 => p_10,
      p_12 => p_11,
      p_13 => p_12,
      p_14 => p_13,
      p_15 => p_14,
      p_16 => p_15,
      p_17 => p_16,
      p_18 => p_17,
      p_19 => p_18,
      p_2 => p_1,
      p_20 => p_19,
      p_21 => p_20,
      p_22 => p_21,
      p_23 => p_22,
      p_24 => p_23,
      p_25 => p_24,
      p_26 => p_25,
      p_27 => p_26,
      p_28(16 downto 0) => p_27(16 downto 0),
      p_3 => p_2,
      p_4 => p_3,
      p_5 => p_4,
      p_6 => p_5,
      p_7 => p_6,
      p_8 => p_7,
      p_9 => p_8,
      \tmp_1_reg_181_reg[0]\(30 downto 0) => \tmp_1_reg_181_reg[0]\(30 downto 0),
      \tmp_1_reg_181_reg[0]_0\(2 downto 0) => \tmp_1_reg_181_reg[0]_0\(2 downto 0),
      \trunc_ln14_reg_176[23]_i_4\ => \trunc_ln14_reg_176[23]_i_4\,
      \trunc_ln14_reg_176[23]_i_4_0\ => \trunc_ln14_reg_176[23]_i_4_0\,
      \trunc_ln14_reg_176[27]_i_14_0\ => \trunc_ln14_reg_176[27]_i_14\,
      \trunc_ln14_reg_176[27]_i_14_1\ => \trunc_ln14_reg_176[27]_i_14_0\,
      \trunc_ln14_reg_176[27]_i_14_2\ => \trunc_ln14_reg_176[27]_i_14_1\,
      \trunc_ln14_reg_176[30]_i_4\ => \trunc_ln14_reg_176[30]_i_4\,
      \trunc_ln14_reg_176_reg[11]\(3 downto 0) => \trunc_ln14_reg_176_reg[11]\(3 downto 0),
      \trunc_ln14_reg_176_reg[15]\(3 downto 0) => \trunc_ln14_reg_176_reg[15]\(3 downto 0),
      \trunc_ln14_reg_176_reg[19]\(3 downto 0) => \trunc_ln14_reg_176_reg[19]\(3 downto 0),
      \trunc_ln14_reg_176_reg[23]\(3 downto 0) => \trunc_ln14_reg_176_reg[23]\(3 downto 0),
      \trunc_ln14_reg_176_reg[27]\(3 downto 0) => \trunc_ln14_reg_176_reg[27]\(3 downto 0),
      \trunc_ln14_reg_176_reg[3]\(3 downto 0) => \trunc_ln14_reg_176_reg[3]\(3 downto 0),
      \trunc_ln14_reg_176_reg[7]\(3 downto 0) => \trunc_ln14_reg_176_reg[7]\(3 downto 0),
      zext_ln13_1_fu_95_p1(6 downto 0) => zext_ln13_1_fu_95_p1(6 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_7 is
  port (
    P : out STD_LOGIC_VECTOR ( 16 downto 0 );
    ap_NS_fsm1 : out STD_LOGIC;
    \^p\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0 : out STD_LOGIC;
    p_1 : out STD_LOGIC;
    p_2 : out STD_LOGIC;
    p_3 : out STD_LOGIC;
    p_4 : out STD_LOGIC;
    p_5 : out STD_LOGIC;
    p_6 : out STD_LOGIC;
    p_7 : out STD_LOGIC;
    p_8 : out STD_LOGIC;
    p_9 : out STD_LOGIC;
    p_10 : out STD_LOGIC;
    p_11 : out STD_LOGIC;
    p_12 : out STD_LOGIC;
    p_13 : out STD_LOGIC;
    p_14 : out STD_LOGIC;
    p_15 : out STD_LOGIC;
    p_16 : out STD_LOGIC;
    p_17 : out STD_LOGIC;
    p_18 : out STD_LOGIC;
    p_19 : out STD_LOGIC;
    p_20 : out STD_LOGIC;
    p_21 : out STD_LOGIC;
    p_22 : out STD_LOGIC;
    p_23 : out STD_LOGIC;
    p_24 : out STD_LOGIC;
    p_25 : out STD_LOGIC;
    p_26 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 30 downto 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    p_27 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    zext_ln13_1_fu_95_p1 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \trunc_ln14_reg_176[27]_i_14__5\ : in STD_LOGIC;
    \trunc_ln14_reg_176[27]_i_14__5_0\ : in STD_LOGIC;
    grp_random_int_gen_fu_37_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln14_reg_176[27]_i_14__5_1\ : in STD_LOGIC;
    \trunc_ln14_reg_176[23]_i_4__3\ : in STD_LOGIC;
    \trunc_ln14_reg_176[23]_i_4__3_0\ : in STD_LOGIC;
    \trunc_ln14_reg_176[30]_i_4__3\ : in STD_LOGIC;
    \tmp_1_reg_181_reg[0]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \trunc_ln14_reg_176_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[23]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln14_reg_176_reg[27]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_1_reg_181_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_7 : entity is "send_frame_mul_mucud";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_7 is
begin
send_frame_mul_mucud_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_DSP48_0_11
     port map (
      D(30 downto 0) => D(30 downto 0),
      O(0) => O(0),
      P(16 downto 0) => P(16 downto 0),
      Q(0) => Q(0),
      S(2 downto 0) => S(2 downto 0),
      ap_NS_fsm1 => ap_NS_fsm1,
      ap_clk => ap_clk,
      grp_random_int_gen_fu_37_ap_start_reg => grp_random_int_gen_fu_37_ap_start_reg,
      p_0 => \^p\,
      p_1 => p_0,
      p_10 => p_9,
      p_11 => p_10,
      p_12 => p_11,
      p_13 => p_12,
      p_14 => p_13,
      p_15 => p_14,
      p_16 => p_15,
      p_17 => p_16,
      p_18 => p_17,
      p_19 => p_18,
      p_2 => p_1,
      p_20 => p_19,
      p_21 => p_20,
      p_22 => p_21,
      p_23 => p_22,
      p_24 => p_23,
      p_25 => p_24,
      p_26 => p_25,
      p_27 => p_26,
      p_28(16 downto 0) => p_27(16 downto 0),
      p_3 => p_2,
      p_4 => p_3,
      p_5 => p_4,
      p_6 => p_5,
      p_7 => p_6,
      p_8 => p_7,
      p_9 => p_8,
      \tmp_1_reg_181_reg[0]\(30 downto 0) => \tmp_1_reg_181_reg[0]\(30 downto 0),
      \tmp_1_reg_181_reg[0]_0\(2 downto 0) => \tmp_1_reg_181_reg[0]_0\(2 downto 0),
      \trunc_ln14_reg_176[23]_i_4__3\ => \trunc_ln14_reg_176[23]_i_4__3\,
      \trunc_ln14_reg_176[23]_i_4__3_0\ => \trunc_ln14_reg_176[23]_i_4__3_0\,
      \trunc_ln14_reg_176[27]_i_14__5_0\ => \trunc_ln14_reg_176[27]_i_14__5\,
      \trunc_ln14_reg_176[27]_i_14__5_1\ => \trunc_ln14_reg_176[27]_i_14__5_0\,
      \trunc_ln14_reg_176[27]_i_14__5_2\ => \trunc_ln14_reg_176[27]_i_14__5_1\,
      \trunc_ln14_reg_176[30]_i_4__3\ => \trunc_ln14_reg_176[30]_i_4__3\,
      \trunc_ln14_reg_176_reg[11]\(3 downto 0) => \trunc_ln14_reg_176_reg[11]\(3 downto 0),
      \trunc_ln14_reg_176_reg[15]\(3 downto 0) => \trunc_ln14_reg_176_reg[15]\(3 downto 0),
      \trunc_ln14_reg_176_reg[19]\(3 downto 0) => \trunc_ln14_reg_176_reg[19]\(3 downto 0),
      \trunc_ln14_reg_176_reg[23]\(3 downto 0) => \trunc_ln14_reg_176_reg[23]\(3 downto 0),
      \trunc_ln14_reg_176_reg[27]\(3 downto 0) => \trunc_ln14_reg_176_reg[27]\(3 downto 0),
      \trunc_ln14_reg_176_reg[3]\(3 downto 0) => \trunc_ln14_reg_176_reg[3]\(3 downto 0),
      \trunc_ln14_reg_176_reg[7]\(3 downto 0) => \trunc_ln14_reg_176_reg[7]\(3 downto 0),
      zext_ln13_1_fu_95_p1(6 downto 0) => zext_ln13_1_fu_95_p1(6 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div is
  port (
    \vi_backoff_counter_reg[1]\ : out STD_LOGIC;
    \vi_backoff_counter_reg[2]\ : out STD_LOGIC;
    \vi_backoff_counter_reg[8]\ : out STD_LOGIC;
    \vi_backoff_counter_reg[9]\ : out STD_LOGIC;
    \available_spaces_vi_reg[2]\ : out STD_LOGIC;
    \available_spaces_vi_reg[2]_0\ : out STD_LOGIC;
    \available_spaces_vi_reg[2]_1\ : out STD_LOGIC;
    \available_spaces_vi_reg[2]_2\ : out STD_LOGIC;
    \available_spaces_vi_reg[2]_3\ : out STD_LOGIC;
    grp_phy_txend_confirm_fu_292_vi_backoff_counter_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    \remd_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    \r_stage_reg[32]\ : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \vi_backoff_counter_reg[0]\ : in STD_LOGIC;
    \vi_backoff_counter_reg[1]_0\ : in STD_LOGIC;
    \vi_backoff_counter_reg[1]_1\ : in STD_LOGIC;
    \vi_backoff_counter_reg[1]_2\ : in STD_LOGIC;
    \vi_backoff_counter_reg[1]_3\ : in STD_LOGIC;
    \vi_backoff_counter_reg[2]_0\ : in STD_LOGIC;
    \vi_backoff_counter_reg[2]_1\ : in STD_LOGIC;
    \vi_backoff_counter_reg[8]_0\ : in STD_LOGIC;
    \vi_backoff_counter_reg[8]_1\ : in STD_LOGIC;
    \vi_backoff_counter_reg[9]_0\ : in STD_LOGIC;
    \vi_backoff_counter_reg[9]_1\ : in STD_LOGIC;
    \vi_backoff_counter_reg[3]\ : in STD_LOGIC;
    \vi_backoff_counter_reg[3]_0\ : in STD_LOGIC;
    \vi_backoff_counter_reg[4]\ : in STD_LOGIC;
    \vi_backoff_counter_reg[4]_0\ : in STD_LOGIC;
    \vi_backoff_counter_reg[5]\ : in STD_LOGIC;
    \vi_backoff_counter_reg[5]_0\ : in STD_LOGIC;
    \vi_backoff_counter_reg[6]\ : in STD_LOGIC;
    \vi_backoff_counter_reg[6]_0\ : in STD_LOGIC;
    \vi_backoff_counter_reg[7]\ : in STD_LOGIC;
    \vi_backoff_counter_reg[7]_0\ : in STD_LOGIC;
    \vi_backoff_counter[9]_i_7_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \vi_backoff_counter_reg[0]_0\ : in STD_LOGIC;
    ap_return_preg : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dividend0_reg[31]_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \divisor0_reg[9]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div is
  signal \^d\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dividend0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \dividend0[3]_i_2__4_n_1\ : STD_LOGIC;
  signal \dividend0_reg[11]_i_1__4_n_1\ : STD_LOGIC;
  signal \dividend0_reg[11]_i_1__4_n_2\ : STD_LOGIC;
  signal \dividend0_reg[11]_i_1__4_n_3\ : STD_LOGIC;
  signal \dividend0_reg[11]_i_1__4_n_4\ : STD_LOGIC;
  signal \dividend0_reg[15]_i_1__4_n_1\ : STD_LOGIC;
  signal \dividend0_reg[15]_i_1__4_n_2\ : STD_LOGIC;
  signal \dividend0_reg[15]_i_1__4_n_3\ : STD_LOGIC;
  signal \dividend0_reg[15]_i_1__4_n_4\ : STD_LOGIC;
  signal \dividend0_reg[19]_i_1__4_n_1\ : STD_LOGIC;
  signal \dividend0_reg[19]_i_1__4_n_2\ : STD_LOGIC;
  signal \dividend0_reg[19]_i_1__4_n_3\ : STD_LOGIC;
  signal \dividend0_reg[19]_i_1__4_n_4\ : STD_LOGIC;
  signal \dividend0_reg[23]_i_1__4_n_1\ : STD_LOGIC;
  signal \dividend0_reg[23]_i_1__4_n_2\ : STD_LOGIC;
  signal \dividend0_reg[23]_i_1__4_n_3\ : STD_LOGIC;
  signal \dividend0_reg[23]_i_1__4_n_4\ : STD_LOGIC;
  signal \dividend0_reg[27]_i_1__4_n_1\ : STD_LOGIC;
  signal \dividend0_reg[27]_i_1__4_n_2\ : STD_LOGIC;
  signal \dividend0_reg[27]_i_1__4_n_3\ : STD_LOGIC;
  signal \dividend0_reg[27]_i_1__4_n_4\ : STD_LOGIC;
  signal \dividend0_reg[31]_i_1__4_n_3\ : STD_LOGIC;
  signal \dividend0_reg[31]_i_1__4_n_4\ : STD_LOGIC;
  signal \dividend0_reg[3]_i_1__4_n_1\ : STD_LOGIC;
  signal \dividend0_reg[3]_i_1__4_n_2\ : STD_LOGIC;
  signal \dividend0_reg[3]_i_1__4_n_3\ : STD_LOGIC;
  signal \dividend0_reg[3]_i_1__4_n_4\ : STD_LOGIC;
  signal \dividend0_reg[7]_i_1__4_n_1\ : STD_LOGIC;
  signal \dividend0_reg[7]_i_1__4_n_2\ : STD_LOGIC;
  signal \dividend0_reg[7]_i_1__4_n_3\ : STD_LOGIC;
  signal \dividend0_reg[7]_i_1__4_n_4\ : STD_LOGIC;
  signal divisor0 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal done0 : STD_LOGIC;
  signal \^remd_reg[9]_0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal send_frame_urem_3bkb_div_u_0_n_10 : STD_LOGIC;
  signal send_frame_urem_3bkb_div_u_0_n_11 : STD_LOGIC;
  signal send_frame_urem_3bkb_div_u_0_n_2 : STD_LOGIC;
  signal send_frame_urem_3bkb_div_u_0_n_3 : STD_LOGIC;
  signal send_frame_urem_3bkb_div_u_0_n_4 : STD_LOGIC;
  signal send_frame_urem_3bkb_div_u_0_n_5 : STD_LOGIC;
  signal send_frame_urem_3bkb_div_u_0_n_6 : STD_LOGIC;
  signal send_frame_urem_3bkb_div_u_0_n_7 : STD_LOGIC;
  signal send_frame_urem_3bkb_div_u_0_n_8 : STD_LOGIC;
  signal send_frame_urem_3bkb_div_u_0_n_9 : STD_LOGIC;
  signal start0 : STD_LOGIC;
  signal \vi_backoff_counter[1]_i_3_n_1\ : STD_LOGIC;
  signal \vi_backoff_counter[2]_i_3_n_1\ : STD_LOGIC;
  signal \vi_backoff_counter[3]_i_3_n_1\ : STD_LOGIC;
  signal \vi_backoff_counter[4]_i_3_n_1\ : STD_LOGIC;
  signal \vi_backoff_counter[5]_i_3_n_1\ : STD_LOGIC;
  signal \vi_backoff_counter[6]_i_3_n_1\ : STD_LOGIC;
  signal \vi_backoff_counter[7]_i_3_n_1\ : STD_LOGIC;
  signal \vi_backoff_counter[8]_i_3_n_1\ : STD_LOGIC;
  signal \vi_backoff_counter[9]_i_10_n_1\ : STD_LOGIC;
  signal \NLW_dividend0_reg[31]_i_1__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_dividend0_reg[31]_i_1__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  D(31 downto 0) <= \^d\(31 downto 0);
  \remd_reg[9]_0\(9 downto 0) <= \^remd_reg[9]_0\(9 downto 0);
\dividend0[3]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DI(0),
      I1 => \dividend0_reg[31]_0\(0),
      O => \dividend0[3]_i_2__4_n_1\
    );
\dividend0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(0),
      Q => dividend0(0),
      R => '0'
    );
\dividend0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(10),
      Q => dividend0(10),
      R => '0'
    );
\dividend0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(11),
      Q => dividend0(11),
      R => '0'
    );
\dividend0_reg[11]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[7]_i_1__4_n_1\,
      CO(3) => \dividend0_reg[11]_i_1__4_n_1\,
      CO(2) => \dividend0_reg[11]_i_1__4_n_2\,
      CO(1) => \dividend0_reg[11]_i_1__4_n_3\,
      CO(0) => \dividend0_reg[11]_i_1__4_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(11 downto 8),
      S(3 downto 0) => \dividend0_reg[31]_0\(11 downto 8)
    );
\dividend0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(12),
      Q => dividend0(12),
      R => '0'
    );
\dividend0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(13),
      Q => dividend0(13),
      R => '0'
    );
\dividend0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(14),
      Q => dividend0(14),
      R => '0'
    );
\dividend0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(15),
      Q => dividend0(15),
      R => '0'
    );
\dividend0_reg[15]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[11]_i_1__4_n_1\,
      CO(3) => \dividend0_reg[15]_i_1__4_n_1\,
      CO(2) => \dividend0_reg[15]_i_1__4_n_2\,
      CO(1) => \dividend0_reg[15]_i_1__4_n_3\,
      CO(0) => \dividend0_reg[15]_i_1__4_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(15 downto 12),
      S(3 downto 0) => \dividend0_reg[31]_0\(15 downto 12)
    );
\dividend0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(16),
      Q => dividend0(16),
      R => '0'
    );
\dividend0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(17),
      Q => dividend0(17),
      R => '0'
    );
\dividend0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(18),
      Q => dividend0(18),
      R => '0'
    );
\dividend0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(19),
      Q => dividend0(19),
      R => '0'
    );
\dividend0_reg[19]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[15]_i_1__4_n_1\,
      CO(3) => \dividend0_reg[19]_i_1__4_n_1\,
      CO(2) => \dividend0_reg[19]_i_1__4_n_2\,
      CO(1) => \dividend0_reg[19]_i_1__4_n_3\,
      CO(0) => \dividend0_reg[19]_i_1__4_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(19 downto 16),
      S(3 downto 0) => \dividend0_reg[31]_0\(19 downto 16)
    );
\dividend0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(1),
      Q => dividend0(1),
      R => '0'
    );
\dividend0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(20),
      Q => dividend0(20),
      R => '0'
    );
\dividend0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(21),
      Q => dividend0(21),
      R => '0'
    );
\dividend0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(22),
      Q => dividend0(22),
      R => '0'
    );
\dividend0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(23),
      Q => dividend0(23),
      R => '0'
    );
\dividend0_reg[23]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[19]_i_1__4_n_1\,
      CO(3) => \dividend0_reg[23]_i_1__4_n_1\,
      CO(2) => \dividend0_reg[23]_i_1__4_n_2\,
      CO(1) => \dividend0_reg[23]_i_1__4_n_3\,
      CO(0) => \dividend0_reg[23]_i_1__4_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(23 downto 20),
      S(3 downto 0) => \dividend0_reg[31]_0\(23 downto 20)
    );
\dividend0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(24),
      Q => dividend0(24),
      R => '0'
    );
\dividend0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(25),
      Q => dividend0(25),
      R => '0'
    );
\dividend0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(26),
      Q => dividend0(26),
      R => '0'
    );
\dividend0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(27),
      Q => dividend0(27),
      R => '0'
    );
\dividend0_reg[27]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[23]_i_1__4_n_1\,
      CO(3) => \dividend0_reg[27]_i_1__4_n_1\,
      CO(2) => \dividend0_reg[27]_i_1__4_n_2\,
      CO(1) => \dividend0_reg[27]_i_1__4_n_3\,
      CO(0) => \dividend0_reg[27]_i_1__4_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(27 downto 24),
      S(3 downto 0) => \dividend0_reg[31]_0\(27 downto 24)
    );
\dividend0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(28),
      Q => dividend0(28),
      R => '0'
    );
\dividend0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(29),
      Q => dividend0(29),
      R => '0'
    );
\dividend0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(2),
      Q => dividend0(2),
      R => '0'
    );
\dividend0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(30),
      Q => dividend0(30),
      R => '0'
    );
\dividend0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(31),
      Q => dividend0(31),
      R => '0'
    );
\dividend0_reg[31]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[27]_i_1__4_n_1\,
      CO(3) => \^d\(31),
      CO(2) => \NLW_dividend0_reg[31]_i_1__4_CO_UNCONNECTED\(2),
      CO(1) => \dividend0_reg[31]_i_1__4_n_3\,
      CO(0) => \dividend0_reg[31]_i_1__4_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_dividend0_reg[31]_i_1__4_O_UNCONNECTED\(3),
      O(2 downto 0) => \^d\(30 downto 28),
      S(3) => '1',
      S(2 downto 0) => \dividend0_reg[31]_0\(30 downto 28)
    );
\dividend0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(3),
      Q => dividend0(3),
      R => '0'
    );
\dividend0_reg[3]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dividend0_reg[3]_i_1__4_n_1\,
      CO(2) => \dividend0_reg[3]_i_1__4_n_2\,
      CO(1) => \dividend0_reg[3]_i_1__4_n_3\,
      CO(0) => \dividend0_reg[3]_i_1__4_n_4\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => DI(0),
      O(3 downto 0) => \^d\(3 downto 0),
      S(3 downto 1) => \dividend0_reg[31]_0\(3 downto 1),
      S(0) => \dividend0[3]_i_2__4_n_1\
    );
\dividend0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(4),
      Q => dividend0(4),
      R => '0'
    );
\dividend0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(5),
      Q => dividend0(5),
      R => '0'
    );
\dividend0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(6),
      Q => dividend0(6),
      R => '0'
    );
\dividend0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(7),
      Q => dividend0(7),
      R => '0'
    );
\dividend0_reg[7]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[3]_i_1__4_n_1\,
      CO(3) => \dividend0_reg[7]_i_1__4_n_1\,
      CO(2) => \dividend0_reg[7]_i_1__4_n_2\,
      CO(1) => \dividend0_reg[7]_i_1__4_n_3\,
      CO(0) => \dividend0_reg[7]_i_1__4_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(7 downto 4),
      S(3 downto 0) => \dividend0_reg[31]_0\(7 downto 4)
    );
\dividend0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(8),
      Q => dividend0(8),
      R => '0'
    );
\dividend0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(9),
      Q => dividend0(9),
      R => '0'
    );
\divisor0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[9]_0\(0),
      Q => divisor0(1),
      R => '0'
    );
\divisor0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[9]_0\(1),
      Q => divisor0(2),
      R => '0'
    );
\divisor0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[9]_0\(2),
      Q => divisor0(3),
      R => '0'
    );
\divisor0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[9]_0\(3),
      Q => divisor0(4),
      R => '0'
    );
\divisor0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[9]_0\(4),
      Q => divisor0(5),
      R => '0'
    );
\divisor0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[9]_0\(5),
      Q => divisor0(6),
      R => '0'
    );
\divisor0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[9]_0\(6),
      Q => divisor0(7),
      R => '0'
    );
\divisor0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[9]_0\(7),
      Q => divisor0(8),
      R => '0'
    );
\divisor0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[9]_0\(8),
      Q => divisor0(9),
      R => '0'
    );
\remd_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_11,
      Q => \^remd_reg[9]_0\(0),
      R => '0'
    );
\remd_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_10,
      Q => \^remd_reg[9]_0\(1),
      R => '0'
    );
\remd_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_9,
      Q => \^remd_reg[9]_0\(2),
      R => '0'
    );
\remd_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_8,
      Q => \^remd_reg[9]_0\(3),
      R => '0'
    );
\remd_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_7,
      Q => \^remd_reg[9]_0\(4),
      R => '0'
    );
\remd_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_6,
      Q => \^remd_reg[9]_0\(5),
      R => '0'
    );
\remd_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_5,
      Q => \^remd_reg[9]_0\(6),
      R => '0'
    );
\remd_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_4,
      Q => \^remd_reg[9]_0\(7),
      R => '0'
    );
\remd_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_3,
      Q => \^remd_reg[9]_0\(8),
      R => '0'
    );
\remd_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_2,
      Q => \^remd_reg[9]_0\(9),
      R => '0'
    );
send_frame_urem_3bkb_div_u_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_u
     port map (
      E(0) => done0,
      Q(9) => send_frame_urem_3bkb_div_u_0_n_2,
      Q(8) => send_frame_urem_3bkb_div_u_0_n_3,
      Q(7) => send_frame_urem_3bkb_div_u_0_n_4,
      Q(6) => send_frame_urem_3bkb_div_u_0_n_5,
      Q(5) => send_frame_urem_3bkb_div_u_0_n_6,
      Q(4) => send_frame_urem_3bkb_div_u_0_n_7,
      Q(3) => send_frame_urem_3bkb_div_u_0_n_8,
      Q(2) => send_frame_urem_3bkb_div_u_0_n_9,
      Q(1) => send_frame_urem_3bkb_div_u_0_n_10,
      Q(0) => send_frame_urem_3bkb_div_u_0_n_11,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      \dividend0_reg[31]_0\(31 downto 0) => dividend0(31 downto 0),
      \divisor0_reg[9]_0\(8 downto 0) => divisor0(9 downto 1),
      \r_stage_reg[0]_0\(0) => start0,
      \r_stage_reg[32]_0\ => \r_stage_reg[32]\
    );
start0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => Q(0),
      Q => start0,
      R => '0'
    );
\vi_backoff_counter[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9B919B9B9B919191"
    )
        port map (
      I0 => \vi_backoff_counter_reg[0]\,
      I1 => \vi_backoff_counter[9]_i_7_0\(0),
      I2 => \vi_backoff_counter_reg[0]_0\,
      I3 => \^remd_reg[9]_0\(0),
      I4 => Q(1),
      I5 => ap_return_preg(0),
      O => grp_phy_txend_confirm_fu_292_vi_backoff_counter_o(0)
    );
\vi_backoff_counter[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => \vi_backoff_counter[1]_i_3_n_1\,
      I1 => \vi_backoff_counter_reg[0]\,
      I2 => \vi_backoff_counter_reg[1]_0\,
      I3 => \vi_backoff_counter_reg[1]_1\,
      I4 => \vi_backoff_counter_reg[1]_2\,
      I5 => \vi_backoff_counter_reg[1]_3\,
      O => \vi_backoff_counter_reg[1]\
    );
\vi_backoff_counter[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \vi_backoff_counter[9]_i_7_0\(1),
      I1 => \vi_backoff_counter_reg[0]_0\,
      I2 => \^remd_reg[9]_0\(1),
      I3 => Q(1),
      I4 => ap_return_preg(1),
      O => \vi_backoff_counter[1]_i_3_n_1\
    );
\vi_backoff_counter[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => \vi_backoff_counter[2]_i_3_n_1\,
      I1 => \vi_backoff_counter_reg[0]\,
      I2 => \vi_backoff_counter_reg[1]_0\,
      I3 => \vi_backoff_counter_reg[2]_0\,
      I4 => \vi_backoff_counter_reg[1]_2\,
      I5 => \vi_backoff_counter_reg[2]_1\,
      O => \vi_backoff_counter_reg[2]\
    );
\vi_backoff_counter[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \vi_backoff_counter[9]_i_7_0\(2),
      I1 => \vi_backoff_counter_reg[0]_0\,
      I2 => \^remd_reg[9]_0\(2),
      I3 => Q(1),
      I4 => ap_return_preg(2),
      O => \vi_backoff_counter[2]_i_3_n_1\
    );
\vi_backoff_counter[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5FFA0CCF533A000"
    )
        port map (
      I0 => \vi_backoff_counter_reg[0]\,
      I1 => \vi_backoff_counter_reg[1]_2\,
      I2 => \vi_backoff_counter[3]_i_3_n_1\,
      I3 => \vi_backoff_counter_reg[1]_0\,
      I4 => \vi_backoff_counter_reg[3]\,
      I5 => \vi_backoff_counter_reg[3]_0\,
      O => \available_spaces_vi_reg[2]\
    );
\vi_backoff_counter[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \vi_backoff_counter[9]_i_7_0\(3),
      I1 => \vi_backoff_counter_reg[0]_0\,
      I2 => \^remd_reg[9]_0\(3),
      I3 => Q(1),
      I4 => ap_return_preg(3),
      O => \vi_backoff_counter[3]_i_3_n_1\
    );
\vi_backoff_counter[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5FFA0CCF533A000"
    )
        port map (
      I0 => \vi_backoff_counter_reg[0]\,
      I1 => \vi_backoff_counter_reg[1]_2\,
      I2 => \vi_backoff_counter[4]_i_3_n_1\,
      I3 => \vi_backoff_counter_reg[1]_0\,
      I4 => \vi_backoff_counter_reg[4]\,
      I5 => \vi_backoff_counter_reg[4]_0\,
      O => \available_spaces_vi_reg[2]_0\
    );
\vi_backoff_counter[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \vi_backoff_counter[9]_i_7_0\(4),
      I1 => \vi_backoff_counter_reg[0]_0\,
      I2 => \^remd_reg[9]_0\(4),
      I3 => Q(1),
      I4 => ap_return_preg(4),
      O => \vi_backoff_counter[4]_i_3_n_1\
    );
\vi_backoff_counter[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5FFA0CCF533A000"
    )
        port map (
      I0 => \vi_backoff_counter_reg[0]\,
      I1 => \vi_backoff_counter_reg[1]_2\,
      I2 => \vi_backoff_counter[5]_i_3_n_1\,
      I3 => \vi_backoff_counter_reg[1]_0\,
      I4 => \vi_backoff_counter_reg[5]\,
      I5 => \vi_backoff_counter_reg[5]_0\,
      O => \available_spaces_vi_reg[2]_1\
    );
\vi_backoff_counter[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \vi_backoff_counter[9]_i_7_0\(5),
      I1 => \vi_backoff_counter_reg[0]_0\,
      I2 => \^remd_reg[9]_0\(5),
      I3 => Q(1),
      I4 => ap_return_preg(5),
      O => \vi_backoff_counter[5]_i_3_n_1\
    );
\vi_backoff_counter[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5FFA0CCF533A000"
    )
        port map (
      I0 => \vi_backoff_counter_reg[0]\,
      I1 => \vi_backoff_counter_reg[1]_2\,
      I2 => \vi_backoff_counter[6]_i_3_n_1\,
      I3 => \vi_backoff_counter_reg[1]_0\,
      I4 => \vi_backoff_counter_reg[6]\,
      I5 => \vi_backoff_counter_reg[6]_0\,
      O => \available_spaces_vi_reg[2]_2\
    );
\vi_backoff_counter[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \vi_backoff_counter[9]_i_7_0\(6),
      I1 => \vi_backoff_counter_reg[0]_0\,
      I2 => \^remd_reg[9]_0\(6),
      I3 => Q(1),
      I4 => ap_return_preg(6),
      O => \vi_backoff_counter[6]_i_3_n_1\
    );
\vi_backoff_counter[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5FFA0CCF533A000"
    )
        port map (
      I0 => \vi_backoff_counter_reg[0]\,
      I1 => \vi_backoff_counter_reg[1]_2\,
      I2 => \vi_backoff_counter[7]_i_3_n_1\,
      I3 => \vi_backoff_counter_reg[1]_0\,
      I4 => \vi_backoff_counter_reg[7]\,
      I5 => \vi_backoff_counter_reg[7]_0\,
      O => \available_spaces_vi_reg[2]_3\
    );
\vi_backoff_counter[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \vi_backoff_counter[9]_i_7_0\(7),
      I1 => \vi_backoff_counter_reg[0]_0\,
      I2 => \^remd_reg[9]_0\(7),
      I3 => Q(1),
      I4 => ap_return_preg(7),
      O => \vi_backoff_counter[7]_i_3_n_1\
    );
\vi_backoff_counter[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => \vi_backoff_counter[8]_i_3_n_1\,
      I1 => \vi_backoff_counter_reg[0]\,
      I2 => \vi_backoff_counter_reg[1]_0\,
      I3 => \vi_backoff_counter_reg[8]_0\,
      I4 => \vi_backoff_counter_reg[1]_2\,
      I5 => \vi_backoff_counter_reg[8]_1\,
      O => \vi_backoff_counter_reg[8]\
    );
\vi_backoff_counter[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \vi_backoff_counter[9]_i_7_0\(8),
      I1 => \vi_backoff_counter_reg[0]_0\,
      I2 => \^remd_reg[9]_0\(8),
      I3 => Q(1),
      I4 => ap_return_preg(8),
      O => \vi_backoff_counter[8]_i_3_n_1\
    );
\vi_backoff_counter[9]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \vi_backoff_counter[9]_i_7_0\(9),
      I1 => \vi_backoff_counter_reg[0]_0\,
      I2 => \^remd_reg[9]_0\(9),
      I3 => Q(1),
      I4 => ap_return_preg(9),
      O => \vi_backoff_counter[9]_i_10_n_1\
    );
\vi_backoff_counter[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => \vi_backoff_counter[9]_i_10_n_1\,
      I1 => \vi_backoff_counter_reg[0]\,
      I2 => \vi_backoff_counter_reg[1]_0\,
      I3 => \vi_backoff_counter_reg[9]_0\,
      I4 => \vi_backoff_counter_reg[1]_2\,
      I5 => \vi_backoff_counter_reg[9]_1\,
      O => \vi_backoff_counter_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_15 is
  port (
    \vo_backoff_counter_reg[4]\ : out STD_LOGIC;
    \vo_backoff_counter_reg[5]\ : out STD_LOGIC;
    \vo_backoff_counter_reg[6]\ : out STD_LOGIC;
    \vo_backoff_counter_reg[7]\ : out STD_LOGIC;
    grp_phy_txend_confirm_fu_292_vo_backoff_counter_o : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \remd_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    \r_stage_reg[32]\ : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vo_backoff_counter_reg[9]\ : in STD_LOGIC;
    \vo_backoff_counter_reg[4]_0\ : in STD_LOGIC;
    \vo_backoff_counter_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \vo_backoff_counter_reg[4]_1\ : in STD_LOGIC;
    grp_backoff_vo_fu_153_vo_backoff_counter_o : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \vo_backoff_counter_reg[0]\ : in STD_LOGIC;
    \vo_backoff_counter_reg[9]_1\ : in STD_LOGIC;
    \vo_backoff_counter_reg[1]\ : in STD_LOGIC;
    \vo_backoff_counter_reg[2]\ : in STD_LOGIC;
    \vo_backoff_counter_reg[3]\ : in STD_LOGIC;
    \vo_backoff_counter_reg[8]\ : in STD_LOGIC;
    \vo_backoff_counter_reg[9]_2\ : in STD_LOGIC;
    \vo_backoff_counter[4]_i_2_0\ : in STD_LOGIC;
    \vo_backoff_counter[4]_i_2_1\ : in STD_LOGIC;
    ap_return_preg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \vo_backoff_counter[5]_i_2_0\ : in STD_LOGIC;
    \vo_backoff_counter[6]_i_2_0\ : in STD_LOGIC;
    \vo_backoff_counter[7]_i_2_0\ : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dividend0_reg[31]_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_15 : entity is "send_frame_urem_3bkb_div";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_15 is
  signal \^d\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dividend0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \dividend0[3]_i_2__3_n_1\ : STD_LOGIC;
  signal \dividend0_reg[11]_i_1__3_n_1\ : STD_LOGIC;
  signal \dividend0_reg[11]_i_1__3_n_2\ : STD_LOGIC;
  signal \dividend0_reg[11]_i_1__3_n_3\ : STD_LOGIC;
  signal \dividend0_reg[11]_i_1__3_n_4\ : STD_LOGIC;
  signal \dividend0_reg[15]_i_1__3_n_1\ : STD_LOGIC;
  signal \dividend0_reg[15]_i_1__3_n_2\ : STD_LOGIC;
  signal \dividend0_reg[15]_i_1__3_n_3\ : STD_LOGIC;
  signal \dividend0_reg[15]_i_1__3_n_4\ : STD_LOGIC;
  signal \dividend0_reg[19]_i_1__3_n_1\ : STD_LOGIC;
  signal \dividend0_reg[19]_i_1__3_n_2\ : STD_LOGIC;
  signal \dividend0_reg[19]_i_1__3_n_3\ : STD_LOGIC;
  signal \dividend0_reg[19]_i_1__3_n_4\ : STD_LOGIC;
  signal \dividend0_reg[23]_i_1__3_n_1\ : STD_LOGIC;
  signal \dividend0_reg[23]_i_1__3_n_2\ : STD_LOGIC;
  signal \dividend0_reg[23]_i_1__3_n_3\ : STD_LOGIC;
  signal \dividend0_reg[23]_i_1__3_n_4\ : STD_LOGIC;
  signal \dividend0_reg[27]_i_1__3_n_1\ : STD_LOGIC;
  signal \dividend0_reg[27]_i_1__3_n_2\ : STD_LOGIC;
  signal \dividend0_reg[27]_i_1__3_n_3\ : STD_LOGIC;
  signal \dividend0_reg[27]_i_1__3_n_4\ : STD_LOGIC;
  signal \dividend0_reg[31]_i_1__3_n_3\ : STD_LOGIC;
  signal \dividend0_reg[31]_i_1__3_n_4\ : STD_LOGIC;
  signal \dividend0_reg[3]_i_1__3_n_1\ : STD_LOGIC;
  signal \dividend0_reg[3]_i_1__3_n_2\ : STD_LOGIC;
  signal \dividend0_reg[3]_i_1__3_n_3\ : STD_LOGIC;
  signal \dividend0_reg[3]_i_1__3_n_4\ : STD_LOGIC;
  signal \dividend0_reg[7]_i_1__3_n_1\ : STD_LOGIC;
  signal \dividend0_reg[7]_i_1__3_n_2\ : STD_LOGIC;
  signal \dividend0_reg[7]_i_1__3_n_3\ : STD_LOGIC;
  signal \dividend0_reg[7]_i_1__3_n_4\ : STD_LOGIC;
  signal done0 : STD_LOGIC;
  signal grp_backoff_vo_fu_151_vo_backoff_counter_o : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \^remd_reg[9]_0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal send_frame_urem_3bkb_div_u_0_n_10 : STD_LOGIC;
  signal send_frame_urem_3bkb_div_u_0_n_11 : STD_LOGIC;
  signal send_frame_urem_3bkb_div_u_0_n_2 : STD_LOGIC;
  signal send_frame_urem_3bkb_div_u_0_n_3 : STD_LOGIC;
  signal send_frame_urem_3bkb_div_u_0_n_4 : STD_LOGIC;
  signal send_frame_urem_3bkb_div_u_0_n_5 : STD_LOGIC;
  signal send_frame_urem_3bkb_div_u_0_n_6 : STD_LOGIC;
  signal send_frame_urem_3bkb_div_u_0_n_7 : STD_LOGIC;
  signal send_frame_urem_3bkb_div_u_0_n_8 : STD_LOGIC;
  signal send_frame_urem_3bkb_div_u_0_n_9 : STD_LOGIC;
  signal start0 : STD_LOGIC;
  signal \NLW_dividend0_reg[31]_i_1__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_dividend0_reg[31]_i_1__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  D(31 downto 0) <= \^d\(31 downto 0);
  \remd_reg[9]_0\(9 downto 0) <= \^remd_reg[9]_0\(9 downto 0);
\dividend0[3]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DI(0),
      I1 => \dividend0_reg[31]_0\(0),
      O => \dividend0[3]_i_2__3_n_1\
    );
\dividend0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(0),
      Q => dividend0(0),
      R => '0'
    );
\dividend0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(10),
      Q => dividend0(10),
      R => '0'
    );
\dividend0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(11),
      Q => dividend0(11),
      R => '0'
    );
\dividend0_reg[11]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[7]_i_1__3_n_1\,
      CO(3) => \dividend0_reg[11]_i_1__3_n_1\,
      CO(2) => \dividend0_reg[11]_i_1__3_n_2\,
      CO(1) => \dividend0_reg[11]_i_1__3_n_3\,
      CO(0) => \dividend0_reg[11]_i_1__3_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(11 downto 8),
      S(3 downto 0) => \dividend0_reg[31]_0\(11 downto 8)
    );
\dividend0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(12),
      Q => dividend0(12),
      R => '0'
    );
\dividend0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(13),
      Q => dividend0(13),
      R => '0'
    );
\dividend0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(14),
      Q => dividend0(14),
      R => '0'
    );
\dividend0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(15),
      Q => dividend0(15),
      R => '0'
    );
\dividend0_reg[15]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[11]_i_1__3_n_1\,
      CO(3) => \dividend0_reg[15]_i_1__3_n_1\,
      CO(2) => \dividend0_reg[15]_i_1__3_n_2\,
      CO(1) => \dividend0_reg[15]_i_1__3_n_3\,
      CO(0) => \dividend0_reg[15]_i_1__3_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(15 downto 12),
      S(3 downto 0) => \dividend0_reg[31]_0\(15 downto 12)
    );
\dividend0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(16),
      Q => dividend0(16),
      R => '0'
    );
\dividend0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(17),
      Q => dividend0(17),
      R => '0'
    );
\dividend0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(18),
      Q => dividend0(18),
      R => '0'
    );
\dividend0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(19),
      Q => dividend0(19),
      R => '0'
    );
\dividend0_reg[19]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[15]_i_1__3_n_1\,
      CO(3) => \dividend0_reg[19]_i_1__3_n_1\,
      CO(2) => \dividend0_reg[19]_i_1__3_n_2\,
      CO(1) => \dividend0_reg[19]_i_1__3_n_3\,
      CO(0) => \dividend0_reg[19]_i_1__3_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(19 downto 16),
      S(3 downto 0) => \dividend0_reg[31]_0\(19 downto 16)
    );
\dividend0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(1),
      Q => dividend0(1),
      R => '0'
    );
\dividend0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(20),
      Q => dividend0(20),
      R => '0'
    );
\dividend0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(21),
      Q => dividend0(21),
      R => '0'
    );
\dividend0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(22),
      Q => dividend0(22),
      R => '0'
    );
\dividend0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(23),
      Q => dividend0(23),
      R => '0'
    );
\dividend0_reg[23]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[19]_i_1__3_n_1\,
      CO(3) => \dividend0_reg[23]_i_1__3_n_1\,
      CO(2) => \dividend0_reg[23]_i_1__3_n_2\,
      CO(1) => \dividend0_reg[23]_i_1__3_n_3\,
      CO(0) => \dividend0_reg[23]_i_1__3_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(23 downto 20),
      S(3 downto 0) => \dividend0_reg[31]_0\(23 downto 20)
    );
\dividend0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(24),
      Q => dividend0(24),
      R => '0'
    );
\dividend0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(25),
      Q => dividend0(25),
      R => '0'
    );
\dividend0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(26),
      Q => dividend0(26),
      R => '0'
    );
\dividend0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(27),
      Q => dividend0(27),
      R => '0'
    );
\dividend0_reg[27]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[23]_i_1__3_n_1\,
      CO(3) => \dividend0_reg[27]_i_1__3_n_1\,
      CO(2) => \dividend0_reg[27]_i_1__3_n_2\,
      CO(1) => \dividend0_reg[27]_i_1__3_n_3\,
      CO(0) => \dividend0_reg[27]_i_1__3_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(27 downto 24),
      S(3 downto 0) => \dividend0_reg[31]_0\(27 downto 24)
    );
\dividend0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(28),
      Q => dividend0(28),
      R => '0'
    );
\dividend0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(29),
      Q => dividend0(29),
      R => '0'
    );
\dividend0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(2),
      Q => dividend0(2),
      R => '0'
    );
\dividend0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(30),
      Q => dividend0(30),
      R => '0'
    );
\dividend0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(31),
      Q => dividend0(31),
      R => '0'
    );
\dividend0_reg[31]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[27]_i_1__3_n_1\,
      CO(3) => \^d\(31),
      CO(2) => \NLW_dividend0_reg[31]_i_1__3_CO_UNCONNECTED\(2),
      CO(1) => \dividend0_reg[31]_i_1__3_n_3\,
      CO(0) => \dividend0_reg[31]_i_1__3_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_dividend0_reg[31]_i_1__3_O_UNCONNECTED\(3),
      O(2 downto 0) => \^d\(30 downto 28),
      S(3) => '1',
      S(2 downto 0) => \dividend0_reg[31]_0\(30 downto 28)
    );
\dividend0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(3),
      Q => dividend0(3),
      R => '0'
    );
\dividend0_reg[3]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dividend0_reg[3]_i_1__3_n_1\,
      CO(2) => \dividend0_reg[3]_i_1__3_n_2\,
      CO(1) => \dividend0_reg[3]_i_1__3_n_3\,
      CO(0) => \dividend0_reg[3]_i_1__3_n_4\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => DI(0),
      O(3 downto 0) => \^d\(3 downto 0),
      S(3 downto 1) => \dividend0_reg[31]_0\(3 downto 1),
      S(0) => \dividend0[3]_i_2__3_n_1\
    );
\dividend0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(4),
      Q => dividend0(4),
      R => '0'
    );
\dividend0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(5),
      Q => dividend0(5),
      R => '0'
    );
\dividend0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(6),
      Q => dividend0(6),
      R => '0'
    );
\dividend0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(7),
      Q => dividend0(7),
      R => '0'
    );
\dividend0_reg[7]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[3]_i_1__3_n_1\,
      CO(3) => \dividend0_reg[7]_i_1__3_n_1\,
      CO(2) => \dividend0_reg[7]_i_1__3_n_2\,
      CO(1) => \dividend0_reg[7]_i_1__3_n_3\,
      CO(0) => \dividend0_reg[7]_i_1__3_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(7 downto 4),
      S(3 downto 0) => \dividend0_reg[31]_0\(7 downto 4)
    );
\dividend0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(8),
      Q => dividend0(8),
      R => '0'
    );
\dividend0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(9),
      Q => dividend0(9),
      R => '0'
    );
\remd_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_11,
      Q => \^remd_reg[9]_0\(0),
      R => '0'
    );
\remd_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_10,
      Q => \^remd_reg[9]_0\(1),
      R => '0'
    );
\remd_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_9,
      Q => \^remd_reg[9]_0\(2),
      R => '0'
    );
\remd_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_8,
      Q => \^remd_reg[9]_0\(3),
      R => '0'
    );
\remd_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_7,
      Q => \^remd_reg[9]_0\(4),
      R => '0'
    );
\remd_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_6,
      Q => \^remd_reg[9]_0\(5),
      R => '0'
    );
\remd_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_5,
      Q => \^remd_reg[9]_0\(6),
      R => '0'
    );
\remd_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_4,
      Q => \^remd_reg[9]_0\(7),
      R => '0'
    );
\remd_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_3,
      Q => \^remd_reg[9]_0\(8),
      R => '0'
    );
\remd_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_2,
      Q => \^remd_reg[9]_0\(9),
      R => '0'
    );
send_frame_urem_3bkb_div_u_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_u_16
     port map (
      E(0) => done0,
      Q(31 downto 0) => dividend0(31 downto 0),
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      \r_stage_reg[0]_0\(0) => start0,
      \r_stage_reg[32]_0\ => \r_stage_reg[32]\,
      \remd_tmp_reg[9]_0\(9) => send_frame_urem_3bkb_div_u_0_n_2,
      \remd_tmp_reg[9]_0\(8) => send_frame_urem_3bkb_div_u_0_n_3,
      \remd_tmp_reg[9]_0\(7) => send_frame_urem_3bkb_div_u_0_n_4,
      \remd_tmp_reg[9]_0\(6) => send_frame_urem_3bkb_div_u_0_n_5,
      \remd_tmp_reg[9]_0\(5) => send_frame_urem_3bkb_div_u_0_n_6,
      \remd_tmp_reg[9]_0\(4) => send_frame_urem_3bkb_div_u_0_n_7,
      \remd_tmp_reg[9]_0\(3) => send_frame_urem_3bkb_div_u_0_n_8,
      \remd_tmp_reg[9]_0\(2) => send_frame_urem_3bkb_div_u_0_n_9,
      \remd_tmp_reg[9]_0\(1) => send_frame_urem_3bkb_div_u_0_n_10,
      \remd_tmp_reg[9]_0\(0) => send_frame_urem_3bkb_div_u_0_n_11
    );
start0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => Q(0),
      Q => start0,
      R => '0'
    );
\vo_backoff_counter[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8B8B8"
    )
        port map (
      I0 => \vo_backoff_counter_reg[9]_0\(0),
      I1 => \vo_backoff_counter_reg[9]\,
      I2 => \vo_backoff_counter_reg[0]\,
      I3 => \^remd_reg[9]_0\(0),
      I4 => \vo_backoff_counter_reg[9]_1\,
      O => grp_phy_txend_confirm_fu_292_vo_backoff_counter_o(0)
    );
\vo_backoff_counter[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8B8B8"
    )
        port map (
      I0 => \vo_backoff_counter_reg[9]_0\(1),
      I1 => \vo_backoff_counter_reg[9]\,
      I2 => \vo_backoff_counter_reg[1]\,
      I3 => \^remd_reg[9]_0\(1),
      I4 => \vo_backoff_counter_reg[9]_1\,
      O => grp_phy_txend_confirm_fu_292_vo_backoff_counter_o(1)
    );
\vo_backoff_counter[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8B8B8"
    )
        port map (
      I0 => \vo_backoff_counter_reg[9]_0\(2),
      I1 => \vo_backoff_counter_reg[9]\,
      I2 => \vo_backoff_counter_reg[2]\,
      I3 => \^remd_reg[9]_0\(2),
      I4 => \vo_backoff_counter_reg[9]_1\,
      O => grp_phy_txend_confirm_fu_292_vo_backoff_counter_o(2)
    );
\vo_backoff_counter[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8B8B8"
    )
        port map (
      I0 => \vo_backoff_counter_reg[9]_0\(3),
      I1 => \vo_backoff_counter_reg[9]\,
      I2 => \vo_backoff_counter_reg[3]\,
      I3 => \^remd_reg[9]_0\(3),
      I4 => \vo_backoff_counter_reg[9]_1\,
      O => grp_phy_txend_confirm_fu_292_vo_backoff_counter_o(3)
    );
\vo_backoff_counter[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF4FEF40E040"
    )
        port map (
      I0 => \vo_backoff_counter_reg[9]\,
      I1 => grp_backoff_vo_fu_151_vo_backoff_counter_o(4),
      I2 => \vo_backoff_counter_reg[4]_0\,
      I3 => \vo_backoff_counter_reg[9]_0\(4),
      I4 => \vo_backoff_counter_reg[4]_1\,
      I5 => grp_backoff_vo_fu_153_vo_backoff_counter_o(0),
      O => \vo_backoff_counter_reg[4]\
    );
\vo_backoff_counter[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \vo_backoff_counter[4]_i_2_0\,
      I1 => \vo_backoff_counter[4]_i_2_1\,
      I2 => ap_return_preg(0),
      I3 => \^remd_reg[9]_0\(4),
      I4 => \vo_backoff_counter_reg[9]_1\,
      O => grp_backoff_vo_fu_151_vo_backoff_counter_o(4)
    );
\vo_backoff_counter[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF4FEF40E040"
    )
        port map (
      I0 => \vo_backoff_counter_reg[9]\,
      I1 => grp_backoff_vo_fu_151_vo_backoff_counter_o(5),
      I2 => \vo_backoff_counter_reg[4]_0\,
      I3 => \vo_backoff_counter_reg[9]_0\(5),
      I4 => \vo_backoff_counter_reg[4]_1\,
      I5 => grp_backoff_vo_fu_153_vo_backoff_counter_o(1),
      O => \vo_backoff_counter_reg[5]\
    );
\vo_backoff_counter[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \vo_backoff_counter[5]_i_2_0\,
      I1 => \vo_backoff_counter[4]_i_2_1\,
      I2 => ap_return_preg(1),
      I3 => \^remd_reg[9]_0\(5),
      I4 => \vo_backoff_counter_reg[9]_1\,
      O => grp_backoff_vo_fu_151_vo_backoff_counter_o(5)
    );
\vo_backoff_counter[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF4FEF40E040"
    )
        port map (
      I0 => \vo_backoff_counter_reg[9]\,
      I1 => grp_backoff_vo_fu_151_vo_backoff_counter_o(6),
      I2 => \vo_backoff_counter_reg[4]_0\,
      I3 => \vo_backoff_counter_reg[9]_0\(6),
      I4 => \vo_backoff_counter_reg[4]_1\,
      I5 => grp_backoff_vo_fu_153_vo_backoff_counter_o(2),
      O => \vo_backoff_counter_reg[6]\
    );
\vo_backoff_counter[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \vo_backoff_counter[6]_i_2_0\,
      I1 => \vo_backoff_counter[4]_i_2_1\,
      I2 => ap_return_preg(2),
      I3 => \^remd_reg[9]_0\(6),
      I4 => \vo_backoff_counter_reg[9]_1\,
      O => grp_backoff_vo_fu_151_vo_backoff_counter_o(6)
    );
\vo_backoff_counter[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF4FEF40E040"
    )
        port map (
      I0 => \vo_backoff_counter_reg[9]\,
      I1 => grp_backoff_vo_fu_151_vo_backoff_counter_o(7),
      I2 => \vo_backoff_counter_reg[4]_0\,
      I3 => \vo_backoff_counter_reg[9]_0\(7),
      I4 => \vo_backoff_counter_reg[4]_1\,
      I5 => grp_backoff_vo_fu_153_vo_backoff_counter_o(3),
      O => \vo_backoff_counter_reg[7]\
    );
\vo_backoff_counter[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \vo_backoff_counter[7]_i_2_0\,
      I1 => \vo_backoff_counter[4]_i_2_1\,
      I2 => ap_return_preg(3),
      I3 => \^remd_reg[9]_0\(7),
      I4 => \vo_backoff_counter_reg[9]_1\,
      O => grp_backoff_vo_fu_151_vo_backoff_counter_o(7)
    );
\vo_backoff_counter[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8B8B8"
    )
        port map (
      I0 => \vo_backoff_counter_reg[9]_0\(8),
      I1 => \vo_backoff_counter_reg[9]\,
      I2 => \vo_backoff_counter_reg[8]\,
      I3 => \^remd_reg[9]_0\(8),
      I4 => \vo_backoff_counter_reg[9]_1\,
      O => grp_phy_txend_confirm_fu_292_vo_backoff_counter_o(4)
    );
\vo_backoff_counter[9]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBB888"
    )
        port map (
      I0 => \vo_backoff_counter_reg[9]_0\(9),
      I1 => \vo_backoff_counter_reg[9]\,
      I2 => \^remd_reg[9]_0\(9),
      I3 => \vo_backoff_counter_reg[9]_1\,
      I4 => \vo_backoff_counter_reg[9]_2\,
      O => grp_phy_txend_confirm_fu_292_vo_backoff_counter_o(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_22 is
  port (
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \remd_reg[0]_0\ : out STD_LOGIC;
    grp_ma_unitdatax_request_fu_344_vo_backoff_counter : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \remd_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \remd_reg[9]_1\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \remd_reg[9]_2\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \icmp_ln41_reg_681_reg[0]\ : out STD_LOGIC;
    \icmp_ln69_reg_705_reg[0]\ : out STD_LOGIC;
    \medium_state_read_reg_735_reg[0]\ : out STD_LOGIC;
    \trunc_ln14_reg_176_reg[30]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    \r_stage_reg[32]\ : in STD_LOGIC;
    \vo_backoff_counter_reg[9]\ : in STD_LOGIC;
    grp_phy_txend_confirm_fu_292_vo_backoff_counter_o : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \vo_backoff_counter_reg[9]_0\ : in STD_LOGIC;
    grp_initial_edca_process_fu_240_vo_backoff_counter_o : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_return_preg_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \vo_backoff_counter_reg[4]\ : in STD_LOGIC;
    \vo_backoff_counter_reg[5]\ : in STD_LOGIC;
    \vo_backoff_counter_reg[6]\ : in STD_LOGIC;
    \vo_backoff_counter_reg[7]\ : in STD_LOGIC;
    \vi_backoff_counter_reg[9]\ : in STD_LOGIC;
    grp_phy_txend_confirm_fu_292_vi_backoff_counter_o : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vi_backoff_counter_reg[0]\ : in STD_LOGIC;
    grp_initial_edca_process_fu_240_vi_backoff_counter_o : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vi_backoff_counter_reg[1]\ : in STD_LOGIC;
    \vi_backoff_counter_reg[2]\ : in STD_LOGIC;
    \vi_backoff_counter_reg[3]\ : in STD_LOGIC;
    \vi_backoff_counter_reg[4]\ : in STD_LOGIC;
    \vi_backoff_counter_reg[5]\ : in STD_LOGIC;
    \vi_backoff_counter_reg[6]\ : in STD_LOGIC;
    \vi_backoff_counter_reg[7]\ : in STD_LOGIC;
    \vi_backoff_counter_reg[8]\ : in STD_LOGIC;
    \vi_backoff_counter_reg[9]_0\ : in STD_LOGIC;
    \be_backoff_counter_reg[1]\ : in STD_LOGIC;
    \be_backoff_counter_reg[7]\ : in STD_LOGIC;
    \be_backoff_counter_reg[6]\ : in STD_LOGIC;
    \be_backoff_counter_reg[5]\ : in STD_LOGIC;
    \be_backoff_counter_reg[4]\ : in STD_LOGIC;
    \be_backoff_counter_reg[3]\ : in STD_LOGIC;
    grp_phy_txend_confirm_fu_292_be_backoff_counter_o : in STD_LOGIC_VECTOR ( 0 to 0 );
    \be_backoff_counter_reg[0]\ : in STD_LOGIC;
    grp_initial_edca_process_fu_240_be_backoff_counter_o : in STD_LOGIC_VECTOR ( 0 to 0 );
    \be_backoff_counter_reg[9]\ : in STD_LOGIC;
    \be_backoff_counter_reg[8]\ : in STD_LOGIC;
    \be_backoff_counter_reg[2]\ : in STD_LOGIC;
    \be_backoff_counter_reg[1]_0\ : in STD_LOGIC;
    \bk_backoff_counter_reg[9]\ : in STD_LOGIC;
    grp_phy_txend_confirm_fu_292_bk_backoff_counter_o : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bk_backoff_counter_reg[0]\ : in STD_LOGIC;
    grp_initial_edca_process_fu_240_bk_backoff_counter_o : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bk_backoff_counter_reg[3]\ : in STD_LOGIC;
    \bk_backoff_counter_reg[4]\ : in STD_LOGIC;
    \bk_backoff_counter_reg[5]\ : in STD_LOGIC;
    \bk_backoff_counter_reg[6]\ : in STD_LOGIC;
    \bk_backoff_counter_reg[7]\ : in STD_LOGIC;
    \bk_backoff_counter_reg[1]\ : in STD_LOGIC;
    \bk_backoff_counter_reg[2]\ : in STD_LOGIC;
    \bk_backoff_counter_reg[8]\ : in STD_LOGIC;
    \bk_backoff_counter_reg[9]_0\ : in STD_LOGIC;
    \divisor0_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \divisor0_reg[9]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \divisor0_reg[9]_2\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    icmp_ln69_reg_705 : in STD_LOGIC;
    icmp_ln67_reg_689 : in STD_LOGIC;
    empty_34_reg_685 : in STD_LOGIC;
    icmp_ln41_reg_681 : in STD_LOGIC;
    \divisor0_reg[0]_0\ : in STD_LOGIC;
    icmp_ln56_reg_718 : in STD_LOGIC;
    \divisor0_reg[0]_1\ : in STD_LOGIC;
    \divisor0_reg[0]_2\ : in STD_LOGIC;
    icmp_ln43_reg_731 : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dividend0_reg[31]_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_22 : entity is "send_frame_urem_3bkb_div";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_22;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_22 is
  signal \dividend0[3]_i_2__7_n_1\ : STD_LOGIC;
  signal \dividend0_reg[11]_i_1__7_n_1\ : STD_LOGIC;
  signal \dividend0_reg[11]_i_1__7_n_2\ : STD_LOGIC;
  signal \dividend0_reg[11]_i_1__7_n_3\ : STD_LOGIC;
  signal \dividend0_reg[11]_i_1__7_n_4\ : STD_LOGIC;
  signal \dividend0_reg[15]_i_1__7_n_1\ : STD_LOGIC;
  signal \dividend0_reg[15]_i_1__7_n_2\ : STD_LOGIC;
  signal \dividend0_reg[15]_i_1__7_n_3\ : STD_LOGIC;
  signal \dividend0_reg[15]_i_1__7_n_4\ : STD_LOGIC;
  signal \dividend0_reg[19]_i_1__7_n_1\ : STD_LOGIC;
  signal \dividend0_reg[19]_i_1__7_n_2\ : STD_LOGIC;
  signal \dividend0_reg[19]_i_1__7_n_3\ : STD_LOGIC;
  signal \dividend0_reg[19]_i_1__7_n_4\ : STD_LOGIC;
  signal \dividend0_reg[23]_i_1__7_n_1\ : STD_LOGIC;
  signal \dividend0_reg[23]_i_1__7_n_2\ : STD_LOGIC;
  signal \dividend0_reg[23]_i_1__7_n_3\ : STD_LOGIC;
  signal \dividend0_reg[23]_i_1__7_n_4\ : STD_LOGIC;
  signal \dividend0_reg[27]_i_1__7_n_1\ : STD_LOGIC;
  signal \dividend0_reg[27]_i_1__7_n_2\ : STD_LOGIC;
  signal \dividend0_reg[27]_i_1__7_n_3\ : STD_LOGIC;
  signal \dividend0_reg[27]_i_1__7_n_4\ : STD_LOGIC;
  signal \dividend0_reg[31]_i_1__7_n_3\ : STD_LOGIC;
  signal \dividend0_reg[31]_i_1__7_n_4\ : STD_LOGIC;
  signal \dividend0_reg[3]_i_1__7_n_1\ : STD_LOGIC;
  signal \dividend0_reg[3]_i_1__7_n_2\ : STD_LOGIC;
  signal \dividend0_reg[3]_i_1__7_n_3\ : STD_LOGIC;
  signal \dividend0_reg[3]_i_1__7_n_4\ : STD_LOGIC;
  signal \dividend0_reg[7]_i_1__7_n_1\ : STD_LOGIC;
  signal \dividend0_reg[7]_i_1__7_n_2\ : STD_LOGIC;
  signal \dividend0_reg[7]_i_1__7_n_3\ : STD_LOGIC;
  signal \dividend0_reg[7]_i_1__7_n_4\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[0]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[10]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[11]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[12]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[13]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[14]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[15]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[16]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[17]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[18]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[19]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[1]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[20]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[21]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[22]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[23]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[24]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[25]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[26]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[27]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[28]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[29]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[2]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[30]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[31]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[3]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[4]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[5]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[6]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[7]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[8]\ : STD_LOGIC;
  signal \dividend0_reg_n_1_[9]\ : STD_LOGIC;
  signal \divisor0[0]_i_1_n_1\ : STD_LOGIC;
  signal \divisor0[1]_i_1_n_1\ : STD_LOGIC;
  signal \divisor0[2]_i_1_n_1\ : STD_LOGIC;
  signal \divisor0[3]_i_1_n_1\ : STD_LOGIC;
  signal \divisor0[4]_i_1_n_1\ : STD_LOGIC;
  signal \divisor0[5]_i_1_n_1\ : STD_LOGIC;
  signal \divisor0[6]_i_1_n_1\ : STD_LOGIC;
  signal \divisor0[7]_i_1_n_1\ : STD_LOGIC;
  signal \divisor0[8]_i_1_n_1\ : STD_LOGIC;
  signal \divisor0[9]_i_1_n_1\ : STD_LOGIC;
  signal \divisor0_reg_n_1_[0]\ : STD_LOGIC;
  signal \divisor0_reg_n_1_[1]\ : STD_LOGIC;
  signal \divisor0_reg_n_1_[2]\ : STD_LOGIC;
  signal \divisor0_reg_n_1_[3]\ : STD_LOGIC;
  signal \divisor0_reg_n_1_[4]\ : STD_LOGIC;
  signal \divisor0_reg_n_1_[5]\ : STD_LOGIC;
  signal \divisor0_reg_n_1_[6]\ : STD_LOGIC;
  signal \divisor0_reg_n_1_[7]\ : STD_LOGIC;
  signal \divisor0_reg_n_1_[8]\ : STD_LOGIC;
  signal \divisor0_reg_n_1_[9]\ : STD_LOGIC;
  signal done0 : STD_LOGIC;
  signal \^grp_ma_unitdatax_request_fu_344_vo_backoff_counter\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^icmp_ln41_reg_681_reg[0]\ : STD_LOGIC;
  signal \^icmp_ln69_reg_705_reg[0]\ : STD_LOGIC;
  signal \^medium_state_read_reg_735_reg[0]\ : STD_LOGIC;
  signal remd : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^remd_reg[0]_0\ : STD_LOGIC;
  signal remd_tmp : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal start0 : STD_LOGIC;
  signal \^trunc_ln14_reg_176_reg[30]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_dividend0_reg[31]_i_1__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_dividend0_reg[31]_i_1__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_return_preg[1]_i_1__0\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \ap_return_preg[2]_i_1__0\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \ap_return_preg[3]_i_1__0\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \ap_return_preg[4]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \ap_return_preg[5]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \ap_return_preg[6]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \ap_return_preg[7]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \ap_return_preg[8]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \ap_return_preg[9]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \vi_backoff_counter[1]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \vi_backoff_counter[2]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \vi_backoff_counter[3]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \vi_backoff_counter[4]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \vi_backoff_counter[5]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \vi_backoff_counter[8]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \vi_backoff_counter[9]_i_2\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \vo_backoff_counter[6]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \vo_backoff_counter[7]_i_1\ : label is "soft_lutpair252";
begin
  grp_ma_unitdatax_request_fu_344_vo_backoff_counter(8 downto 0) <= \^grp_ma_unitdatax_request_fu_344_vo_backoff_counter\(8 downto 0);
  \icmp_ln41_reg_681_reg[0]\ <= \^icmp_ln41_reg_681_reg[0]\;
  \icmp_ln69_reg_705_reg[0]\ <= \^icmp_ln69_reg_705_reg[0]\;
  \medium_state_read_reg_735_reg[0]\ <= \^medium_state_read_reg_735_reg[0]\;
  \remd_reg[0]_0\ <= \^remd_reg[0]_0\;
  \trunc_ln14_reg_176_reg[30]\(31 downto 0) <= \^trunc_ln14_reg_176_reg[30]\(31 downto 0);
\ap_return_preg[0]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => remd(0),
      I1 => Q(1),
      I2 => \ap_return_preg_reg[9]\(0),
      O => \^remd_reg[0]_0\
    );
\ap_return_preg[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => remd(1),
      I1 => Q(1),
      I2 => \ap_return_preg_reg[9]\(1),
      O => \^grp_ma_unitdatax_request_fu_344_vo_backoff_counter\(0)
    );
\ap_return_preg[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => remd(2),
      I1 => Q(1),
      I2 => \ap_return_preg_reg[9]\(2),
      O => \^grp_ma_unitdatax_request_fu_344_vo_backoff_counter\(1)
    );
\ap_return_preg[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => remd(3),
      I1 => Q(1),
      I2 => \ap_return_preg_reg[9]\(3),
      O => \^grp_ma_unitdatax_request_fu_344_vo_backoff_counter\(2)
    );
\ap_return_preg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => remd(4),
      I1 => Q(1),
      I2 => \ap_return_preg_reg[9]\(4),
      O => \^grp_ma_unitdatax_request_fu_344_vo_backoff_counter\(3)
    );
\ap_return_preg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => remd(5),
      I1 => Q(1),
      I2 => \ap_return_preg_reg[9]\(5),
      O => \^grp_ma_unitdatax_request_fu_344_vo_backoff_counter\(4)
    );
\ap_return_preg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => remd(6),
      I1 => Q(1),
      I2 => \ap_return_preg_reg[9]\(6),
      O => \^grp_ma_unitdatax_request_fu_344_vo_backoff_counter\(5)
    );
\ap_return_preg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => remd(7),
      I1 => Q(1),
      I2 => \ap_return_preg_reg[9]\(7),
      O => \^grp_ma_unitdatax_request_fu_344_vo_backoff_counter\(6)
    );
\ap_return_preg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => remd(8),
      I1 => Q(1),
      I2 => \ap_return_preg_reg[9]\(8),
      O => \^grp_ma_unitdatax_request_fu_344_vo_backoff_counter\(7)
    );
\ap_return_preg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => remd(9),
      I1 => Q(1),
      I2 => \ap_return_preg_reg[9]\(9),
      O => \^grp_ma_unitdatax_request_fu_344_vo_backoff_counter\(8)
    );
\be_backoff_counter[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^remd_reg[0]_0\,
      I1 => \be_backoff_counter_reg[1]\,
      I2 => grp_phy_txend_confirm_fu_292_be_backoff_counter_o(0),
      I3 => \be_backoff_counter_reg[0]\,
      I4 => grp_initial_edca_process_fu_240_be_backoff_counter_o(0),
      O => \remd_reg[9]_1\(0)
    );
\be_backoff_counter[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => remd(1),
      I1 => Q(1),
      I2 => \ap_return_preg_reg[9]\(1),
      I3 => \be_backoff_counter_reg[1]\,
      I4 => \be_backoff_counter_reg[1]_0\,
      O => \remd_reg[9]_1\(1)
    );
\be_backoff_counter[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => remd(2),
      I1 => Q(1),
      I2 => \ap_return_preg_reg[9]\(2),
      I3 => \be_backoff_counter_reg[1]\,
      I4 => \be_backoff_counter_reg[2]\,
      O => \remd_reg[9]_1\(2)
    );
\be_backoff_counter[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => remd(3),
      I1 => Q(1),
      I2 => \ap_return_preg_reg[9]\(3),
      I3 => \be_backoff_counter_reg[1]\,
      I4 => \be_backoff_counter_reg[3]\,
      O => \remd_reg[9]_1\(3)
    );
\be_backoff_counter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => remd(4),
      I1 => Q(1),
      I2 => \ap_return_preg_reg[9]\(4),
      I3 => \be_backoff_counter_reg[1]\,
      I4 => \be_backoff_counter_reg[4]\,
      O => \remd_reg[9]_1\(4)
    );
\be_backoff_counter[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => remd(5),
      I1 => Q(1),
      I2 => \ap_return_preg_reg[9]\(5),
      I3 => \be_backoff_counter_reg[1]\,
      I4 => \be_backoff_counter_reg[5]\,
      O => \remd_reg[9]_1\(5)
    );
\be_backoff_counter[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => remd(6),
      I1 => Q(1),
      I2 => \ap_return_preg_reg[9]\(6),
      I3 => \be_backoff_counter_reg[1]\,
      I4 => \be_backoff_counter_reg[6]\,
      O => \remd_reg[9]_1\(6)
    );
\be_backoff_counter[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => remd(7),
      I1 => Q(1),
      I2 => \ap_return_preg_reg[9]\(7),
      I3 => \be_backoff_counter_reg[1]\,
      I4 => \be_backoff_counter_reg[7]\,
      O => \remd_reg[9]_1\(7)
    );
\be_backoff_counter[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => remd(8),
      I1 => Q(1),
      I2 => \ap_return_preg_reg[9]\(8),
      I3 => \be_backoff_counter_reg[1]\,
      I4 => \be_backoff_counter_reg[8]\,
      O => \remd_reg[9]_1\(8)
    );
\be_backoff_counter[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => remd(9),
      I1 => Q(1),
      I2 => \ap_return_preg_reg[9]\(9),
      I3 => \be_backoff_counter_reg[1]\,
      I4 => \be_backoff_counter_reg[9]\,
      O => \remd_reg[9]_1\(9)
    );
\bk_backoff_counter[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^remd_reg[0]_0\,
      I1 => \bk_backoff_counter_reg[9]\,
      I2 => grp_phy_txend_confirm_fu_292_bk_backoff_counter_o(0),
      I3 => \bk_backoff_counter_reg[0]\,
      I4 => grp_initial_edca_process_fu_240_bk_backoff_counter_o(0),
      O => \remd_reg[9]_2\(0)
    );
\bk_backoff_counter[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => remd(1),
      I1 => Q(1),
      I2 => \ap_return_preg_reg[9]\(1),
      I3 => \bk_backoff_counter_reg[9]\,
      I4 => \bk_backoff_counter_reg[1]\,
      O => \remd_reg[9]_2\(1)
    );
\bk_backoff_counter[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => remd(2),
      I1 => Q(1),
      I2 => \ap_return_preg_reg[9]\(2),
      I3 => \bk_backoff_counter_reg[9]\,
      I4 => \bk_backoff_counter_reg[2]\,
      O => \remd_reg[9]_2\(2)
    );
\bk_backoff_counter[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => remd(3),
      I1 => Q(1),
      I2 => \ap_return_preg_reg[9]\(3),
      I3 => \bk_backoff_counter_reg[9]\,
      I4 => \bk_backoff_counter_reg[3]\,
      O => \remd_reg[9]_2\(3)
    );
\bk_backoff_counter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => remd(4),
      I1 => Q(1),
      I2 => \ap_return_preg_reg[9]\(4),
      I3 => \bk_backoff_counter_reg[9]\,
      I4 => \bk_backoff_counter_reg[4]\,
      O => \remd_reg[9]_2\(4)
    );
\bk_backoff_counter[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => remd(5),
      I1 => Q(1),
      I2 => \ap_return_preg_reg[9]\(5),
      I3 => \bk_backoff_counter_reg[9]\,
      I4 => \bk_backoff_counter_reg[5]\,
      O => \remd_reg[9]_2\(5)
    );
\bk_backoff_counter[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => remd(6),
      I1 => Q(1),
      I2 => \ap_return_preg_reg[9]\(6),
      I3 => \bk_backoff_counter_reg[9]\,
      I4 => \bk_backoff_counter_reg[6]\,
      O => \remd_reg[9]_2\(6)
    );
\bk_backoff_counter[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => remd(7),
      I1 => Q(1),
      I2 => \ap_return_preg_reg[9]\(7),
      I3 => \bk_backoff_counter_reg[9]\,
      I4 => \bk_backoff_counter_reg[7]\,
      O => \remd_reg[9]_2\(7)
    );
\bk_backoff_counter[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => remd(8),
      I1 => Q(1),
      I2 => \ap_return_preg_reg[9]\(8),
      I3 => \bk_backoff_counter_reg[9]\,
      I4 => \bk_backoff_counter_reg[8]\,
      O => \remd_reg[9]_2\(8)
    );
\bk_backoff_counter[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => remd(9),
      I1 => Q(1),
      I2 => \ap_return_preg_reg[9]\(9),
      I3 => \bk_backoff_counter_reg[9]\,
      I4 => \bk_backoff_counter_reg[9]_0\,
      O => \remd_reg[9]_2\(9)
    );
\dividend0[3]_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DI(0),
      I1 => \dividend0_reg[31]_0\(0),
      O => \dividend0[3]_i_2__7_n_1\
    );
\dividend0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^trunc_ln14_reg_176_reg[30]\(0),
      Q => \dividend0_reg_n_1_[0]\,
      R => '0'
    );
\dividend0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^trunc_ln14_reg_176_reg[30]\(10),
      Q => \dividend0_reg_n_1_[10]\,
      R => '0'
    );
\dividend0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^trunc_ln14_reg_176_reg[30]\(11),
      Q => \dividend0_reg_n_1_[11]\,
      R => '0'
    );
\dividend0_reg[11]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[7]_i_1__7_n_1\,
      CO(3) => \dividend0_reg[11]_i_1__7_n_1\,
      CO(2) => \dividend0_reg[11]_i_1__7_n_2\,
      CO(1) => \dividend0_reg[11]_i_1__7_n_3\,
      CO(0) => \dividend0_reg[11]_i_1__7_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^trunc_ln14_reg_176_reg[30]\(11 downto 8),
      S(3 downto 0) => \dividend0_reg[31]_0\(11 downto 8)
    );
\dividend0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^trunc_ln14_reg_176_reg[30]\(12),
      Q => \dividend0_reg_n_1_[12]\,
      R => '0'
    );
\dividend0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^trunc_ln14_reg_176_reg[30]\(13),
      Q => \dividend0_reg_n_1_[13]\,
      R => '0'
    );
\dividend0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^trunc_ln14_reg_176_reg[30]\(14),
      Q => \dividend0_reg_n_1_[14]\,
      R => '0'
    );
\dividend0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^trunc_ln14_reg_176_reg[30]\(15),
      Q => \dividend0_reg_n_1_[15]\,
      R => '0'
    );
\dividend0_reg[15]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[11]_i_1__7_n_1\,
      CO(3) => \dividend0_reg[15]_i_1__7_n_1\,
      CO(2) => \dividend0_reg[15]_i_1__7_n_2\,
      CO(1) => \dividend0_reg[15]_i_1__7_n_3\,
      CO(0) => \dividend0_reg[15]_i_1__7_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^trunc_ln14_reg_176_reg[30]\(15 downto 12),
      S(3 downto 0) => \dividend0_reg[31]_0\(15 downto 12)
    );
\dividend0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^trunc_ln14_reg_176_reg[30]\(16),
      Q => \dividend0_reg_n_1_[16]\,
      R => '0'
    );
\dividend0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^trunc_ln14_reg_176_reg[30]\(17),
      Q => \dividend0_reg_n_1_[17]\,
      R => '0'
    );
\dividend0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^trunc_ln14_reg_176_reg[30]\(18),
      Q => \dividend0_reg_n_1_[18]\,
      R => '0'
    );
\dividend0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^trunc_ln14_reg_176_reg[30]\(19),
      Q => \dividend0_reg_n_1_[19]\,
      R => '0'
    );
\dividend0_reg[19]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[15]_i_1__7_n_1\,
      CO(3) => \dividend0_reg[19]_i_1__7_n_1\,
      CO(2) => \dividend0_reg[19]_i_1__7_n_2\,
      CO(1) => \dividend0_reg[19]_i_1__7_n_3\,
      CO(0) => \dividend0_reg[19]_i_1__7_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^trunc_ln14_reg_176_reg[30]\(19 downto 16),
      S(3 downto 0) => \dividend0_reg[31]_0\(19 downto 16)
    );
\dividend0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^trunc_ln14_reg_176_reg[30]\(1),
      Q => \dividend0_reg_n_1_[1]\,
      R => '0'
    );
\dividend0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^trunc_ln14_reg_176_reg[30]\(20),
      Q => \dividend0_reg_n_1_[20]\,
      R => '0'
    );
\dividend0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^trunc_ln14_reg_176_reg[30]\(21),
      Q => \dividend0_reg_n_1_[21]\,
      R => '0'
    );
\dividend0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^trunc_ln14_reg_176_reg[30]\(22),
      Q => \dividend0_reg_n_1_[22]\,
      R => '0'
    );
\dividend0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^trunc_ln14_reg_176_reg[30]\(23),
      Q => \dividend0_reg_n_1_[23]\,
      R => '0'
    );
\dividend0_reg[23]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[19]_i_1__7_n_1\,
      CO(3) => \dividend0_reg[23]_i_1__7_n_1\,
      CO(2) => \dividend0_reg[23]_i_1__7_n_2\,
      CO(1) => \dividend0_reg[23]_i_1__7_n_3\,
      CO(0) => \dividend0_reg[23]_i_1__7_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^trunc_ln14_reg_176_reg[30]\(23 downto 20),
      S(3 downto 0) => \dividend0_reg[31]_0\(23 downto 20)
    );
\dividend0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^trunc_ln14_reg_176_reg[30]\(24),
      Q => \dividend0_reg_n_1_[24]\,
      R => '0'
    );
\dividend0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^trunc_ln14_reg_176_reg[30]\(25),
      Q => \dividend0_reg_n_1_[25]\,
      R => '0'
    );
\dividend0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^trunc_ln14_reg_176_reg[30]\(26),
      Q => \dividend0_reg_n_1_[26]\,
      R => '0'
    );
\dividend0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^trunc_ln14_reg_176_reg[30]\(27),
      Q => \dividend0_reg_n_1_[27]\,
      R => '0'
    );
\dividend0_reg[27]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[23]_i_1__7_n_1\,
      CO(3) => \dividend0_reg[27]_i_1__7_n_1\,
      CO(2) => \dividend0_reg[27]_i_1__7_n_2\,
      CO(1) => \dividend0_reg[27]_i_1__7_n_3\,
      CO(0) => \dividend0_reg[27]_i_1__7_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^trunc_ln14_reg_176_reg[30]\(27 downto 24),
      S(3 downto 0) => \dividend0_reg[31]_0\(27 downto 24)
    );
\dividend0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^trunc_ln14_reg_176_reg[30]\(28),
      Q => \dividend0_reg_n_1_[28]\,
      R => '0'
    );
\dividend0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^trunc_ln14_reg_176_reg[30]\(29),
      Q => \dividend0_reg_n_1_[29]\,
      R => '0'
    );
\dividend0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^trunc_ln14_reg_176_reg[30]\(2),
      Q => \dividend0_reg_n_1_[2]\,
      R => '0'
    );
\dividend0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^trunc_ln14_reg_176_reg[30]\(30),
      Q => \dividend0_reg_n_1_[30]\,
      R => '0'
    );
\dividend0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^trunc_ln14_reg_176_reg[30]\(31),
      Q => \dividend0_reg_n_1_[31]\,
      R => '0'
    );
\dividend0_reg[31]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[27]_i_1__7_n_1\,
      CO(3) => \^trunc_ln14_reg_176_reg[30]\(31),
      CO(2) => \NLW_dividend0_reg[31]_i_1__7_CO_UNCONNECTED\(2),
      CO(1) => \dividend0_reg[31]_i_1__7_n_3\,
      CO(0) => \dividend0_reg[31]_i_1__7_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_dividend0_reg[31]_i_1__7_O_UNCONNECTED\(3),
      O(2 downto 0) => \^trunc_ln14_reg_176_reg[30]\(30 downto 28),
      S(3) => '1',
      S(2 downto 0) => \dividend0_reg[31]_0\(30 downto 28)
    );
\dividend0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^trunc_ln14_reg_176_reg[30]\(3),
      Q => \dividend0_reg_n_1_[3]\,
      R => '0'
    );
\dividend0_reg[3]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dividend0_reg[3]_i_1__7_n_1\,
      CO(2) => \dividend0_reg[3]_i_1__7_n_2\,
      CO(1) => \dividend0_reg[3]_i_1__7_n_3\,
      CO(0) => \dividend0_reg[3]_i_1__7_n_4\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => DI(0),
      O(3 downto 0) => \^trunc_ln14_reg_176_reg[30]\(3 downto 0),
      S(3 downto 1) => \dividend0_reg[31]_0\(3 downto 1),
      S(0) => \dividend0[3]_i_2__7_n_1\
    );
\dividend0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^trunc_ln14_reg_176_reg[30]\(4),
      Q => \dividend0_reg_n_1_[4]\,
      R => '0'
    );
\dividend0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^trunc_ln14_reg_176_reg[30]\(5),
      Q => \dividend0_reg_n_1_[5]\,
      R => '0'
    );
\dividend0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^trunc_ln14_reg_176_reg[30]\(6),
      Q => \dividend0_reg_n_1_[6]\,
      R => '0'
    );
\dividend0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^trunc_ln14_reg_176_reg[30]\(7),
      Q => \dividend0_reg_n_1_[7]\,
      R => '0'
    );
\dividend0_reg[7]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[3]_i_1__7_n_1\,
      CO(3) => \dividend0_reg[7]_i_1__7_n_1\,
      CO(2) => \dividend0_reg[7]_i_1__7_n_2\,
      CO(1) => \dividend0_reg[7]_i_1__7_n_3\,
      CO(0) => \dividend0_reg[7]_i_1__7_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^trunc_ln14_reg_176_reg[30]\(7 downto 4),
      S(3 downto 0) => \dividend0_reg[31]_0\(7 downto 4)
    );
\dividend0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^trunc_ln14_reg_176_reg[30]\(8),
      Q => \dividend0_reg_n_1_[8]\,
      R => '0'
    );
\dividend0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^trunc_ln14_reg_176_reg[30]\(9),
      Q => \dividend0_reg_n_1_[9]\,
      R => '0'
    );
\divisor0[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE2EEE2EEE20000"
    )
        port map (
      I0 => \divisor0_reg[9]_0\(0),
      I1 => \^icmp_ln41_reg_681_reg[0]\,
      I2 => \^icmp_ln69_reg_705_reg[0]\,
      I3 => \divisor0_reg[9]_1\(0),
      I4 => \^medium_state_read_reg_735_reg[0]\,
      I5 => \divisor0_reg[9]_2\(0),
      O => \divisor0[0]_i_1_n_1\
    );
\divisor0[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE2EEE2EEE20000"
    )
        port map (
      I0 => \divisor0_reg[9]_0\(1),
      I1 => \^icmp_ln41_reg_681_reg[0]\,
      I2 => \^icmp_ln69_reg_705_reg[0]\,
      I3 => \divisor0_reg[9]_1\(1),
      I4 => \^medium_state_read_reg_735_reg[0]\,
      I5 => \divisor0_reg[9]_2\(1),
      O => \divisor0[1]_i_1_n_1\
    );
\divisor0[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE2EEE2EEE20000"
    )
        port map (
      I0 => \divisor0_reg[9]_0\(2),
      I1 => \^icmp_ln41_reg_681_reg[0]\,
      I2 => \^icmp_ln69_reg_705_reg[0]\,
      I3 => \divisor0_reg[9]_1\(2),
      I4 => \^medium_state_read_reg_735_reg[0]\,
      I5 => \divisor0_reg[9]_2\(2),
      O => \divisor0[2]_i_1_n_1\
    );
\divisor0[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE2EEE2EEE20000"
    )
        port map (
      I0 => \divisor0_reg[9]_0\(3),
      I1 => \^icmp_ln41_reg_681_reg[0]\,
      I2 => \^icmp_ln69_reg_705_reg[0]\,
      I3 => \divisor0_reg[9]_1\(3),
      I4 => \^medium_state_read_reg_735_reg[0]\,
      I5 => \divisor0_reg[9]_2\(3),
      O => \divisor0[3]_i_1_n_1\
    );
\divisor0[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^medium_state_read_reg_735_reg[0]\,
      I1 => \divisor0_reg[9]_2\(4),
      I2 => \divisor0_reg[9]_0\(4),
      I3 => \^icmp_ln41_reg_681_reg[0]\,
      I4 => \divisor0_reg[9]_1\(4),
      I5 => \^icmp_ln69_reg_705_reg[0]\,
      O => \divisor0[4]_i_1_n_1\
    );
\divisor0[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^medium_state_read_reg_735_reg[0]\,
      I1 => \divisor0_reg[9]_2\(5),
      I2 => \divisor0_reg[9]_0\(5),
      I3 => \^icmp_ln41_reg_681_reg[0]\,
      I4 => \divisor0_reg[9]_1\(5),
      I5 => \^icmp_ln69_reg_705_reg[0]\,
      O => \divisor0[5]_i_1_n_1\
    );
\divisor0[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^medium_state_read_reg_735_reg[0]\,
      I1 => \divisor0_reg[9]_2\(6),
      I2 => \divisor0_reg[9]_0\(6),
      I3 => \^icmp_ln41_reg_681_reg[0]\,
      I4 => \divisor0_reg[9]_1\(6),
      I5 => \^icmp_ln69_reg_705_reg[0]\,
      O => \divisor0[6]_i_1_n_1\
    );
\divisor0[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^medium_state_read_reg_735_reg[0]\,
      I1 => \divisor0_reg[9]_2\(7),
      I2 => \divisor0_reg[9]_0\(7),
      I3 => \^icmp_ln41_reg_681_reg[0]\,
      I4 => \divisor0_reg[9]_1\(7),
      I5 => \^icmp_ln69_reg_705_reg[0]\,
      O => \divisor0[7]_i_1_n_1\
    );
\divisor0[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^medium_state_read_reg_735_reg[0]\,
      I1 => \divisor0_reg[9]_2\(8),
      I2 => \divisor0_reg[9]_0\(8),
      I3 => \^icmp_ln41_reg_681_reg[0]\,
      I4 => \divisor0_reg[9]_1\(8),
      I5 => \^icmp_ln69_reg_705_reg[0]\,
      O => \divisor0[8]_i_1_n_1\
    );
\divisor0[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^medium_state_read_reg_735_reg[0]\,
      I1 => \divisor0_reg[9]_2\(9),
      I2 => \divisor0_reg[9]_0\(9),
      I3 => \^icmp_ln41_reg_681_reg[0]\,
      I4 => \divisor0_reg[9]_1\(9),
      I5 => \^icmp_ln69_reg_705_reg[0]\,
      O => \divisor0[9]_i_1_n_1\
    );
\divisor0[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \divisor0_reg[0]_2\,
      I1 => icmp_ln43_reg_731,
      I2 => icmp_ln41_reg_681,
      O => \^medium_state_read_reg_735_reg[0]\
    );
\divisor0[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFBF"
    )
        port map (
      I0 => icmp_ln41_reg_681,
      I1 => empty_34_reg_685,
      I2 => icmp_ln56_reg_718,
      I3 => \divisor0_reg[0]_1\,
      O => \^icmp_ln41_reg_681_reg[0]\
    );
\divisor0[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF7"
    )
        port map (
      I0 => icmp_ln69_reg_705,
      I1 => icmp_ln67_reg_689,
      I2 => empty_34_reg_685,
      I3 => icmp_ln41_reg_681,
      I4 => \divisor0_reg[0]_0\,
      O => \^icmp_ln69_reg_705_reg[0]\
    );
\divisor0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0[0]_i_1_n_1\,
      Q => \divisor0_reg_n_1_[0]\,
      R => '0'
    );
\divisor0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0[1]_i_1_n_1\,
      Q => \divisor0_reg_n_1_[1]\,
      R => '0'
    );
\divisor0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0[2]_i_1_n_1\,
      Q => \divisor0_reg_n_1_[2]\,
      R => '0'
    );
\divisor0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0[3]_i_1_n_1\,
      Q => \divisor0_reg_n_1_[3]\,
      R => '0'
    );
\divisor0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0[4]_i_1_n_1\,
      Q => \divisor0_reg_n_1_[4]\,
      R => '0'
    );
\divisor0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0[5]_i_1_n_1\,
      Q => \divisor0_reg_n_1_[5]\,
      R => '0'
    );
\divisor0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0[6]_i_1_n_1\,
      Q => \divisor0_reg_n_1_[6]\,
      R => '0'
    );
\divisor0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0[7]_i_1_n_1\,
      Q => \divisor0_reg_n_1_[7]\,
      R => '0'
    );
\divisor0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0[8]_i_1_n_1\,
      Q => \divisor0_reg_n_1_[8]\,
      R => '0'
    );
\divisor0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0[9]_i_1_n_1\,
      Q => \divisor0_reg_n_1_[9]\,
      R => '0'
    );
\remd_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => remd_tmp(0),
      Q => remd(0),
      R => '0'
    );
\remd_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => remd_tmp(1),
      Q => remd(1),
      R => '0'
    );
\remd_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => remd_tmp(2),
      Q => remd(2),
      R => '0'
    );
\remd_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => remd_tmp(3),
      Q => remd(3),
      R => '0'
    );
\remd_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => remd_tmp(4),
      Q => remd(4),
      R => '0'
    );
\remd_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => remd_tmp(5),
      Q => remd(5),
      R => '0'
    );
\remd_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => remd_tmp(6),
      Q => remd(6),
      R => '0'
    );
\remd_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => remd_tmp(7),
      Q => remd(7),
      R => '0'
    );
\remd_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => remd_tmp(8),
      Q => remd(8),
      R => '0'
    );
\remd_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => remd_tmp(9),
      Q => remd(9),
      R => '0'
    );
send_frame_urem_3bkb_div_u_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_u_23
     port map (
      E(0) => start0,
      Q(9 downto 0) => remd_tmp(9 downto 0),
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      \dividend0_reg[31]_0\(31) => \dividend0_reg_n_1_[31]\,
      \dividend0_reg[31]_0\(30) => \dividend0_reg_n_1_[30]\,
      \dividend0_reg[31]_0\(29) => \dividend0_reg_n_1_[29]\,
      \dividend0_reg[31]_0\(28) => \dividend0_reg_n_1_[28]\,
      \dividend0_reg[31]_0\(27) => \dividend0_reg_n_1_[27]\,
      \dividend0_reg[31]_0\(26) => \dividend0_reg_n_1_[26]\,
      \dividend0_reg[31]_0\(25) => \dividend0_reg_n_1_[25]\,
      \dividend0_reg[31]_0\(24) => \dividend0_reg_n_1_[24]\,
      \dividend0_reg[31]_0\(23) => \dividend0_reg_n_1_[23]\,
      \dividend0_reg[31]_0\(22) => \dividend0_reg_n_1_[22]\,
      \dividend0_reg[31]_0\(21) => \dividend0_reg_n_1_[21]\,
      \dividend0_reg[31]_0\(20) => \dividend0_reg_n_1_[20]\,
      \dividend0_reg[31]_0\(19) => \dividend0_reg_n_1_[19]\,
      \dividend0_reg[31]_0\(18) => \dividend0_reg_n_1_[18]\,
      \dividend0_reg[31]_0\(17) => \dividend0_reg_n_1_[17]\,
      \dividend0_reg[31]_0\(16) => \dividend0_reg_n_1_[16]\,
      \dividend0_reg[31]_0\(15) => \dividend0_reg_n_1_[15]\,
      \dividend0_reg[31]_0\(14) => \dividend0_reg_n_1_[14]\,
      \dividend0_reg[31]_0\(13) => \dividend0_reg_n_1_[13]\,
      \dividend0_reg[31]_0\(12) => \dividend0_reg_n_1_[12]\,
      \dividend0_reg[31]_0\(11) => \dividend0_reg_n_1_[11]\,
      \dividend0_reg[31]_0\(10) => \dividend0_reg_n_1_[10]\,
      \dividend0_reg[31]_0\(9) => \dividend0_reg_n_1_[9]\,
      \dividend0_reg[31]_0\(8) => \dividend0_reg_n_1_[8]\,
      \dividend0_reg[31]_0\(7) => \dividend0_reg_n_1_[7]\,
      \dividend0_reg[31]_0\(6) => \dividend0_reg_n_1_[6]\,
      \dividend0_reg[31]_0\(5) => \dividend0_reg_n_1_[5]\,
      \dividend0_reg[31]_0\(4) => \dividend0_reg_n_1_[4]\,
      \dividend0_reg[31]_0\(3) => \dividend0_reg_n_1_[3]\,
      \dividend0_reg[31]_0\(2) => \dividend0_reg_n_1_[2]\,
      \dividend0_reg[31]_0\(1) => \dividend0_reg_n_1_[1]\,
      \dividend0_reg[31]_0\(0) => \dividend0_reg_n_1_[0]\,
      \divisor0_reg[9]_0\(9) => \divisor0_reg_n_1_[9]\,
      \divisor0_reg[9]_0\(8) => \divisor0_reg_n_1_[8]\,
      \divisor0_reg[9]_0\(7) => \divisor0_reg_n_1_[7]\,
      \divisor0_reg[9]_0\(6) => \divisor0_reg_n_1_[6]\,
      \divisor0_reg[9]_0\(5) => \divisor0_reg_n_1_[5]\,
      \divisor0_reg[9]_0\(4) => \divisor0_reg_n_1_[4]\,
      \divisor0_reg[9]_0\(3) => \divisor0_reg_n_1_[3]\,
      \divisor0_reg[9]_0\(2) => \divisor0_reg_n_1_[2]\,
      \divisor0_reg[9]_0\(1) => \divisor0_reg_n_1_[1]\,
      \divisor0_reg[9]_0\(0) => \divisor0_reg_n_1_[0]\,
      \r_stage_reg[32]_0\(0) => done0,
      \r_stage_reg[32]_1\ => \r_stage_reg[32]\
    );
start0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => Q(0),
      Q => start0,
      R => '0'
    );
\vi_backoff_counter[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^remd_reg[0]_0\,
      I1 => \vi_backoff_counter_reg[9]\,
      I2 => grp_phy_txend_confirm_fu_292_vi_backoff_counter_o(0),
      I3 => \vi_backoff_counter_reg[0]\,
      I4 => grp_initial_edca_process_fu_240_vi_backoff_counter_o(0),
      O => \remd_reg[9]_0\(0)
    );
\vi_backoff_counter[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => remd(1),
      I1 => Q(1),
      I2 => \ap_return_preg_reg[9]\(1),
      I3 => \vi_backoff_counter_reg[9]\,
      I4 => \vi_backoff_counter_reg[1]\,
      O => \remd_reg[9]_0\(1)
    );
\vi_backoff_counter[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => remd(2),
      I1 => Q(1),
      I2 => \ap_return_preg_reg[9]\(2),
      I3 => \vi_backoff_counter_reg[9]\,
      I4 => \vi_backoff_counter_reg[2]\,
      O => \remd_reg[9]_0\(2)
    );
\vi_backoff_counter[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => remd(3),
      I1 => Q(1),
      I2 => \ap_return_preg_reg[9]\(3),
      I3 => \vi_backoff_counter_reg[9]\,
      I4 => \vi_backoff_counter_reg[3]\,
      O => \remd_reg[9]_0\(3)
    );
\vi_backoff_counter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => remd(4),
      I1 => Q(1),
      I2 => \ap_return_preg_reg[9]\(4),
      I3 => \vi_backoff_counter_reg[9]\,
      I4 => \vi_backoff_counter_reg[4]\,
      O => \remd_reg[9]_0\(4)
    );
\vi_backoff_counter[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => remd(5),
      I1 => Q(1),
      I2 => \ap_return_preg_reg[9]\(5),
      I3 => \vi_backoff_counter_reg[9]\,
      I4 => \vi_backoff_counter_reg[5]\,
      O => \remd_reg[9]_0\(5)
    );
\vi_backoff_counter[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => remd(6),
      I1 => Q(1),
      I2 => \ap_return_preg_reg[9]\(6),
      I3 => \vi_backoff_counter_reg[9]\,
      I4 => \vi_backoff_counter_reg[6]\,
      O => \remd_reg[9]_0\(6)
    );
\vi_backoff_counter[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => remd(7),
      I1 => Q(1),
      I2 => \ap_return_preg_reg[9]\(7),
      I3 => \vi_backoff_counter_reg[9]\,
      I4 => \vi_backoff_counter_reg[7]\,
      O => \remd_reg[9]_0\(7)
    );
\vi_backoff_counter[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => remd(8),
      I1 => Q(1),
      I2 => \ap_return_preg_reg[9]\(8),
      I3 => \vi_backoff_counter_reg[9]\,
      I4 => \vi_backoff_counter_reg[8]\,
      O => \remd_reg[9]_0\(8)
    );
\vi_backoff_counter[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => remd(9),
      I1 => Q(1),
      I2 => \ap_return_preg_reg[9]\(9),
      I3 => \vi_backoff_counter_reg[9]\,
      I4 => \vi_backoff_counter_reg[9]_0\,
      O => \remd_reg[9]_0\(9)
    );
\vo_backoff_counter[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^remd_reg[0]_0\,
      I1 => \vo_backoff_counter_reg[9]\,
      I2 => grp_phy_txend_confirm_fu_292_vo_backoff_counter_o(0),
      I3 => \vo_backoff_counter_reg[9]_0\,
      I4 => grp_initial_edca_process_fu_240_vo_backoff_counter_o(0),
      O => D(0)
    );
\vo_backoff_counter[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^grp_ma_unitdatax_request_fu_344_vo_backoff_counter\(0),
      I1 => \vo_backoff_counter_reg[9]\,
      I2 => grp_phy_txend_confirm_fu_292_vo_backoff_counter_o(1),
      I3 => \vo_backoff_counter_reg[9]_0\,
      I4 => grp_initial_edca_process_fu_240_vo_backoff_counter_o(1),
      O => D(1)
    );
\vo_backoff_counter[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^grp_ma_unitdatax_request_fu_344_vo_backoff_counter\(1),
      I1 => \vo_backoff_counter_reg[9]\,
      I2 => grp_phy_txend_confirm_fu_292_vo_backoff_counter_o(2),
      I3 => \vo_backoff_counter_reg[9]_0\,
      I4 => grp_initial_edca_process_fu_240_vo_backoff_counter_o(2),
      O => D(2)
    );
\vo_backoff_counter[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^grp_ma_unitdatax_request_fu_344_vo_backoff_counter\(2),
      I1 => \vo_backoff_counter_reg[9]\,
      I2 => grp_phy_txend_confirm_fu_292_vo_backoff_counter_o(3),
      I3 => \vo_backoff_counter_reg[9]_0\,
      I4 => grp_initial_edca_process_fu_240_vo_backoff_counter_o(3),
      O => D(3)
    );
\vo_backoff_counter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => remd(4),
      I1 => Q(1),
      I2 => \ap_return_preg_reg[9]\(4),
      I3 => \vo_backoff_counter_reg[9]\,
      I4 => \vo_backoff_counter_reg[4]\,
      O => D(4)
    );
\vo_backoff_counter[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => remd(5),
      I1 => Q(1),
      I2 => \ap_return_preg_reg[9]\(5),
      I3 => \vo_backoff_counter_reg[9]\,
      I4 => \vo_backoff_counter_reg[5]\,
      O => D(5)
    );
\vo_backoff_counter[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => remd(6),
      I1 => Q(1),
      I2 => \ap_return_preg_reg[9]\(6),
      I3 => \vo_backoff_counter_reg[9]\,
      I4 => \vo_backoff_counter_reg[6]\,
      O => D(6)
    );
\vo_backoff_counter[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => remd(7),
      I1 => Q(1),
      I2 => \ap_return_preg_reg[9]\(7),
      I3 => \vo_backoff_counter_reg[9]\,
      I4 => \vo_backoff_counter_reg[7]\,
      O => D(7)
    );
\vo_backoff_counter[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^grp_ma_unitdatax_request_fu_344_vo_backoff_counter\(7),
      I1 => \vo_backoff_counter_reg[9]\,
      I2 => grp_phy_txend_confirm_fu_292_vo_backoff_counter_o(4),
      I3 => \vo_backoff_counter_reg[9]_0\,
      I4 => grp_initial_edca_process_fu_240_vo_backoff_counter_o(4),
      O => D(8)
    );
\vo_backoff_counter[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^grp_ma_unitdatax_request_fu_344_vo_backoff_counter\(8),
      I1 => \vo_backoff_counter_reg[9]\,
      I2 => grp_phy_txend_confirm_fu_292_vo_backoff_counter_o(5),
      I3 => \vo_backoff_counter_reg[9]_0\,
      I4 => grp_initial_edca_process_fu_240_vo_backoff_counter_o(5),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_3 is
  port (
    grp_phy_txend_confirm_fu_292_bk_backoff_counter_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    \remd_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \bk_backoff_counter_reg[1]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[2]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[3]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[4]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[5]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[6]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[7]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[8]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[9]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    \r_stage_reg[32]\ : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bk_backoff_counter_reg[0]\ : in STD_LOGIC;
    ap_return_preg : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \bk_backoff_counter_reg[0]_0\ : in STD_LOGIC;
    \bk_backoff_counter[9]_i_7\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dividend0_reg[31]_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \divisor0_reg[9]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_3 : entity is "send_frame_urem_3bkb_div";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_3 is
  signal \^d\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dividend0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \dividend0[3]_i_2__6_n_1\ : STD_LOGIC;
  signal \dividend0_reg[11]_i_1__6_n_1\ : STD_LOGIC;
  signal \dividend0_reg[11]_i_1__6_n_2\ : STD_LOGIC;
  signal \dividend0_reg[11]_i_1__6_n_3\ : STD_LOGIC;
  signal \dividend0_reg[11]_i_1__6_n_4\ : STD_LOGIC;
  signal \dividend0_reg[15]_i_1__6_n_1\ : STD_LOGIC;
  signal \dividend0_reg[15]_i_1__6_n_2\ : STD_LOGIC;
  signal \dividend0_reg[15]_i_1__6_n_3\ : STD_LOGIC;
  signal \dividend0_reg[15]_i_1__6_n_4\ : STD_LOGIC;
  signal \dividend0_reg[19]_i_1__6_n_1\ : STD_LOGIC;
  signal \dividend0_reg[19]_i_1__6_n_2\ : STD_LOGIC;
  signal \dividend0_reg[19]_i_1__6_n_3\ : STD_LOGIC;
  signal \dividend0_reg[19]_i_1__6_n_4\ : STD_LOGIC;
  signal \dividend0_reg[23]_i_1__6_n_1\ : STD_LOGIC;
  signal \dividend0_reg[23]_i_1__6_n_2\ : STD_LOGIC;
  signal \dividend0_reg[23]_i_1__6_n_3\ : STD_LOGIC;
  signal \dividend0_reg[23]_i_1__6_n_4\ : STD_LOGIC;
  signal \dividend0_reg[27]_i_1__6_n_1\ : STD_LOGIC;
  signal \dividend0_reg[27]_i_1__6_n_2\ : STD_LOGIC;
  signal \dividend0_reg[27]_i_1__6_n_3\ : STD_LOGIC;
  signal \dividend0_reg[27]_i_1__6_n_4\ : STD_LOGIC;
  signal \dividend0_reg[31]_i_1__6_n_3\ : STD_LOGIC;
  signal \dividend0_reg[31]_i_1__6_n_4\ : STD_LOGIC;
  signal \dividend0_reg[3]_i_1__6_n_1\ : STD_LOGIC;
  signal \dividend0_reg[3]_i_1__6_n_2\ : STD_LOGIC;
  signal \dividend0_reg[3]_i_1__6_n_3\ : STD_LOGIC;
  signal \dividend0_reg[3]_i_1__6_n_4\ : STD_LOGIC;
  signal \dividend0_reg[7]_i_1__6_n_1\ : STD_LOGIC;
  signal \dividend0_reg[7]_i_1__6_n_2\ : STD_LOGIC;
  signal \dividend0_reg[7]_i_1__6_n_3\ : STD_LOGIC;
  signal \dividend0_reg[7]_i_1__6_n_4\ : STD_LOGIC;
  signal divisor0 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal done0 : STD_LOGIC;
  signal \^remd_reg[9]_0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal send_frame_urem_3bkb_div_u_0_n_10 : STD_LOGIC;
  signal send_frame_urem_3bkb_div_u_0_n_11 : STD_LOGIC;
  signal send_frame_urem_3bkb_div_u_0_n_2 : STD_LOGIC;
  signal send_frame_urem_3bkb_div_u_0_n_3 : STD_LOGIC;
  signal send_frame_urem_3bkb_div_u_0_n_4 : STD_LOGIC;
  signal send_frame_urem_3bkb_div_u_0_n_5 : STD_LOGIC;
  signal send_frame_urem_3bkb_div_u_0_n_6 : STD_LOGIC;
  signal send_frame_urem_3bkb_div_u_0_n_7 : STD_LOGIC;
  signal send_frame_urem_3bkb_div_u_0_n_8 : STD_LOGIC;
  signal send_frame_urem_3bkb_div_u_0_n_9 : STD_LOGIC;
  signal start0 : STD_LOGIC;
  signal \NLW_dividend0_reg[31]_i_1__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_dividend0_reg[31]_i_1__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  D(31 downto 0) <= \^d\(31 downto 0);
  \remd_reg[9]_0\(9 downto 0) <= \^remd_reg[9]_0\(9 downto 0);
\bk_backoff_counter[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEA00004540FFFF"
    )
        port map (
      I0 => \bk_backoff_counter_reg[0]\,
      I1 => \^remd_reg[9]_0\(0),
      I2 => Q(1),
      I3 => ap_return_preg(0),
      I4 => \bk_backoff_counter_reg[0]_0\,
      I5 => \bk_backoff_counter[9]_i_7\(0),
      O => grp_phy_txend_confirm_fu_292_bk_backoff_counter_o(0)
    );
\bk_backoff_counter[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bk_backoff_counter[9]_i_7\(1),
      I1 => \bk_backoff_counter_reg[0]\,
      I2 => \^remd_reg[9]_0\(1),
      I3 => Q(1),
      I4 => ap_return_preg(1),
      O => \bk_backoff_counter_reg[1]\
    );
\bk_backoff_counter[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bk_backoff_counter[9]_i_7\(2),
      I1 => \bk_backoff_counter_reg[0]\,
      I2 => \^remd_reg[9]_0\(2),
      I3 => Q(1),
      I4 => ap_return_preg(2),
      O => \bk_backoff_counter_reg[2]\
    );
\bk_backoff_counter[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bk_backoff_counter[9]_i_7\(3),
      I1 => \bk_backoff_counter_reg[0]\,
      I2 => \^remd_reg[9]_0\(3),
      I3 => Q(1),
      I4 => ap_return_preg(3),
      O => \bk_backoff_counter_reg[3]\
    );
\bk_backoff_counter[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bk_backoff_counter[9]_i_7\(4),
      I1 => \bk_backoff_counter_reg[0]\,
      I2 => \^remd_reg[9]_0\(4),
      I3 => Q(1),
      I4 => ap_return_preg(4),
      O => \bk_backoff_counter_reg[4]\
    );
\bk_backoff_counter[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bk_backoff_counter[9]_i_7\(5),
      I1 => \bk_backoff_counter_reg[0]\,
      I2 => \^remd_reg[9]_0\(5),
      I3 => Q(1),
      I4 => ap_return_preg(5),
      O => \bk_backoff_counter_reg[5]\
    );
\bk_backoff_counter[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bk_backoff_counter[9]_i_7\(6),
      I1 => \bk_backoff_counter_reg[0]\,
      I2 => \^remd_reg[9]_0\(6),
      I3 => Q(1),
      I4 => ap_return_preg(6),
      O => \bk_backoff_counter_reg[6]\
    );
\bk_backoff_counter[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bk_backoff_counter[9]_i_7\(7),
      I1 => \bk_backoff_counter_reg[0]\,
      I2 => \^remd_reg[9]_0\(7),
      I3 => Q(1),
      I4 => ap_return_preg(7),
      O => \bk_backoff_counter_reg[7]\
    );
\bk_backoff_counter[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bk_backoff_counter[9]_i_7\(8),
      I1 => \bk_backoff_counter_reg[0]\,
      I2 => \^remd_reg[9]_0\(8),
      I3 => Q(1),
      I4 => ap_return_preg(8),
      O => \bk_backoff_counter_reg[8]\
    );
\bk_backoff_counter[9]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bk_backoff_counter[9]_i_7\(9),
      I1 => \bk_backoff_counter_reg[0]\,
      I2 => \^remd_reg[9]_0\(9),
      I3 => Q(1),
      I4 => ap_return_preg(9),
      O => \bk_backoff_counter_reg[9]\
    );
\dividend0[3]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DI(0),
      I1 => \dividend0_reg[31]_0\(0),
      O => \dividend0[3]_i_2__6_n_1\
    );
\dividend0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(0),
      Q => dividend0(0),
      R => '0'
    );
\dividend0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(10),
      Q => dividend0(10),
      R => '0'
    );
\dividend0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(11),
      Q => dividend0(11),
      R => '0'
    );
\dividend0_reg[11]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[7]_i_1__6_n_1\,
      CO(3) => \dividend0_reg[11]_i_1__6_n_1\,
      CO(2) => \dividend0_reg[11]_i_1__6_n_2\,
      CO(1) => \dividend0_reg[11]_i_1__6_n_3\,
      CO(0) => \dividend0_reg[11]_i_1__6_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(11 downto 8),
      S(3 downto 0) => \dividend0_reg[31]_0\(11 downto 8)
    );
\dividend0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(12),
      Q => dividend0(12),
      R => '0'
    );
\dividend0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(13),
      Q => dividend0(13),
      R => '0'
    );
\dividend0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(14),
      Q => dividend0(14),
      R => '0'
    );
\dividend0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(15),
      Q => dividend0(15),
      R => '0'
    );
\dividend0_reg[15]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[11]_i_1__6_n_1\,
      CO(3) => \dividend0_reg[15]_i_1__6_n_1\,
      CO(2) => \dividend0_reg[15]_i_1__6_n_2\,
      CO(1) => \dividend0_reg[15]_i_1__6_n_3\,
      CO(0) => \dividend0_reg[15]_i_1__6_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(15 downto 12),
      S(3 downto 0) => \dividend0_reg[31]_0\(15 downto 12)
    );
\dividend0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(16),
      Q => dividend0(16),
      R => '0'
    );
\dividend0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(17),
      Q => dividend0(17),
      R => '0'
    );
\dividend0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(18),
      Q => dividend0(18),
      R => '0'
    );
\dividend0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(19),
      Q => dividend0(19),
      R => '0'
    );
\dividend0_reg[19]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[15]_i_1__6_n_1\,
      CO(3) => \dividend0_reg[19]_i_1__6_n_1\,
      CO(2) => \dividend0_reg[19]_i_1__6_n_2\,
      CO(1) => \dividend0_reg[19]_i_1__6_n_3\,
      CO(0) => \dividend0_reg[19]_i_1__6_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(19 downto 16),
      S(3 downto 0) => \dividend0_reg[31]_0\(19 downto 16)
    );
\dividend0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(1),
      Q => dividend0(1),
      R => '0'
    );
\dividend0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(20),
      Q => dividend0(20),
      R => '0'
    );
\dividend0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(21),
      Q => dividend0(21),
      R => '0'
    );
\dividend0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(22),
      Q => dividend0(22),
      R => '0'
    );
\dividend0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(23),
      Q => dividend0(23),
      R => '0'
    );
\dividend0_reg[23]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[19]_i_1__6_n_1\,
      CO(3) => \dividend0_reg[23]_i_1__6_n_1\,
      CO(2) => \dividend0_reg[23]_i_1__6_n_2\,
      CO(1) => \dividend0_reg[23]_i_1__6_n_3\,
      CO(0) => \dividend0_reg[23]_i_1__6_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(23 downto 20),
      S(3 downto 0) => \dividend0_reg[31]_0\(23 downto 20)
    );
\dividend0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(24),
      Q => dividend0(24),
      R => '0'
    );
\dividend0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(25),
      Q => dividend0(25),
      R => '0'
    );
\dividend0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(26),
      Q => dividend0(26),
      R => '0'
    );
\dividend0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(27),
      Q => dividend0(27),
      R => '0'
    );
\dividend0_reg[27]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[23]_i_1__6_n_1\,
      CO(3) => \dividend0_reg[27]_i_1__6_n_1\,
      CO(2) => \dividend0_reg[27]_i_1__6_n_2\,
      CO(1) => \dividend0_reg[27]_i_1__6_n_3\,
      CO(0) => \dividend0_reg[27]_i_1__6_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(27 downto 24),
      S(3 downto 0) => \dividend0_reg[31]_0\(27 downto 24)
    );
\dividend0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(28),
      Q => dividend0(28),
      R => '0'
    );
\dividend0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(29),
      Q => dividend0(29),
      R => '0'
    );
\dividend0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(2),
      Q => dividend0(2),
      R => '0'
    );
\dividend0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(30),
      Q => dividend0(30),
      R => '0'
    );
\dividend0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(31),
      Q => dividend0(31),
      R => '0'
    );
\dividend0_reg[31]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[27]_i_1__6_n_1\,
      CO(3) => \^d\(31),
      CO(2) => \NLW_dividend0_reg[31]_i_1__6_CO_UNCONNECTED\(2),
      CO(1) => \dividend0_reg[31]_i_1__6_n_3\,
      CO(0) => \dividend0_reg[31]_i_1__6_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_dividend0_reg[31]_i_1__6_O_UNCONNECTED\(3),
      O(2 downto 0) => \^d\(30 downto 28),
      S(3) => '1',
      S(2 downto 0) => \dividend0_reg[31]_0\(30 downto 28)
    );
\dividend0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(3),
      Q => dividend0(3),
      R => '0'
    );
\dividend0_reg[3]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dividend0_reg[3]_i_1__6_n_1\,
      CO(2) => \dividend0_reg[3]_i_1__6_n_2\,
      CO(1) => \dividend0_reg[3]_i_1__6_n_3\,
      CO(0) => \dividend0_reg[3]_i_1__6_n_4\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => DI(0),
      O(3 downto 0) => \^d\(3 downto 0),
      S(3 downto 1) => \dividend0_reg[31]_0\(3 downto 1),
      S(0) => \dividend0[3]_i_2__6_n_1\
    );
\dividend0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(4),
      Q => dividend0(4),
      R => '0'
    );
\dividend0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(5),
      Q => dividend0(5),
      R => '0'
    );
\dividend0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(6),
      Q => dividend0(6),
      R => '0'
    );
\dividend0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(7),
      Q => dividend0(7),
      R => '0'
    );
\dividend0_reg[7]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[3]_i_1__6_n_1\,
      CO(3) => \dividend0_reg[7]_i_1__6_n_1\,
      CO(2) => \dividend0_reg[7]_i_1__6_n_2\,
      CO(1) => \dividend0_reg[7]_i_1__6_n_3\,
      CO(0) => \dividend0_reg[7]_i_1__6_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(7 downto 4),
      S(3 downto 0) => \dividend0_reg[31]_0\(7 downto 4)
    );
\dividend0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(8),
      Q => dividend0(8),
      R => '0'
    );
\dividend0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(9),
      Q => dividend0(9),
      R => '0'
    );
\divisor0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[9]_0\(0),
      Q => divisor0(1),
      R => '0'
    );
\divisor0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[9]_0\(1),
      Q => divisor0(2),
      R => '0'
    );
\divisor0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[9]_0\(2),
      Q => divisor0(3),
      R => '0'
    );
\divisor0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[9]_0\(3),
      Q => divisor0(4),
      R => '0'
    );
\divisor0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[9]_0\(4),
      Q => divisor0(5),
      R => '0'
    );
\divisor0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[9]_0\(5),
      Q => divisor0(6),
      R => '0'
    );
\divisor0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[9]_0\(6),
      Q => divisor0(7),
      R => '0'
    );
\divisor0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[9]_0\(7),
      Q => divisor0(8),
      R => '0'
    );
\divisor0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[9]_0\(8),
      Q => divisor0(9),
      R => '0'
    );
\remd_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_11,
      Q => \^remd_reg[9]_0\(0),
      R => '0'
    );
\remd_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_10,
      Q => \^remd_reg[9]_0\(1),
      R => '0'
    );
\remd_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_9,
      Q => \^remd_reg[9]_0\(2),
      R => '0'
    );
\remd_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_8,
      Q => \^remd_reg[9]_0\(3),
      R => '0'
    );
\remd_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_7,
      Q => \^remd_reg[9]_0\(4),
      R => '0'
    );
\remd_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_6,
      Q => \^remd_reg[9]_0\(5),
      R => '0'
    );
\remd_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_5,
      Q => \^remd_reg[9]_0\(6),
      R => '0'
    );
\remd_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_4,
      Q => \^remd_reg[9]_0\(7),
      R => '0'
    );
\remd_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_3,
      Q => \^remd_reg[9]_0\(8),
      R => '0'
    );
\remd_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_2,
      Q => \^remd_reg[9]_0\(9),
      R => '0'
    );
send_frame_urem_3bkb_div_u_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_u_4
     port map (
      E(0) => done0,
      Q(9) => send_frame_urem_3bkb_div_u_0_n_2,
      Q(8) => send_frame_urem_3bkb_div_u_0_n_3,
      Q(7) => send_frame_urem_3bkb_div_u_0_n_4,
      Q(6) => send_frame_urem_3bkb_div_u_0_n_5,
      Q(5) => send_frame_urem_3bkb_div_u_0_n_6,
      Q(4) => send_frame_urem_3bkb_div_u_0_n_7,
      Q(3) => send_frame_urem_3bkb_div_u_0_n_8,
      Q(2) => send_frame_urem_3bkb_div_u_0_n_9,
      Q(1) => send_frame_urem_3bkb_div_u_0_n_10,
      Q(0) => send_frame_urem_3bkb_div_u_0_n_11,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      \dividend0_reg[31]_0\(31 downto 0) => dividend0(31 downto 0),
      \divisor0_reg[9]_0\(8 downto 0) => divisor0(9 downto 1),
      \r_stage_reg[0]_0\(0) => start0,
      \r_stage_reg[32]_0\ => \r_stage_reg[32]\
    );
start0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => Q(0),
      Q => start0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_35 is
  port (
    grp_initial_edca_process_fu_240_vi_backoff_counter_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    \remd_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \vi_backoff_counter_reg[1]\ : out STD_LOGIC;
    \vi_backoff_counter_reg[2]\ : out STD_LOGIC;
    \vi_backoff_counter_reg[3]\ : out STD_LOGIC;
    \vi_backoff_counter_reg[4]\ : out STD_LOGIC;
    \vi_backoff_counter_reg[5]\ : out STD_LOGIC;
    \vi_backoff_counter_reg[6]\ : out STD_LOGIC;
    \vi_backoff_counter_reg[7]\ : out STD_LOGIC;
    \vi_backoff_counter_reg[8]\ : out STD_LOGIC;
    \vi_backoff_counter_reg[9]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    \r_stage_reg[32]\ : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \vi_backoff_counter_reg[0]\ : in STD_LOGIC;
    \vi_backoff_counter[9]_i_7\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \vi_backoff_counter_reg[0]_0\ : in STD_LOGIC;
    ap_return_preg : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dividend0_reg[31]_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \divisor0_reg[9]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_35 : entity is "send_frame_urem_3bkb_div";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_35;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_35 is
  signal \^d\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dividend0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \dividend0[3]_i_2__0_n_1\ : STD_LOGIC;
  signal \dividend0_reg[11]_i_1__0_n_1\ : STD_LOGIC;
  signal \dividend0_reg[11]_i_1__0_n_2\ : STD_LOGIC;
  signal \dividend0_reg[11]_i_1__0_n_3\ : STD_LOGIC;
  signal \dividend0_reg[11]_i_1__0_n_4\ : STD_LOGIC;
  signal \dividend0_reg[15]_i_1__0_n_1\ : STD_LOGIC;
  signal \dividend0_reg[15]_i_1__0_n_2\ : STD_LOGIC;
  signal \dividend0_reg[15]_i_1__0_n_3\ : STD_LOGIC;
  signal \dividend0_reg[15]_i_1__0_n_4\ : STD_LOGIC;
  signal \dividend0_reg[19]_i_1__0_n_1\ : STD_LOGIC;
  signal \dividend0_reg[19]_i_1__0_n_2\ : STD_LOGIC;
  signal \dividend0_reg[19]_i_1__0_n_3\ : STD_LOGIC;
  signal \dividend0_reg[19]_i_1__0_n_4\ : STD_LOGIC;
  signal \dividend0_reg[23]_i_1__0_n_1\ : STD_LOGIC;
  signal \dividend0_reg[23]_i_1__0_n_2\ : STD_LOGIC;
  signal \dividend0_reg[23]_i_1__0_n_3\ : STD_LOGIC;
  signal \dividend0_reg[23]_i_1__0_n_4\ : STD_LOGIC;
  signal \dividend0_reg[27]_i_1__0_n_1\ : STD_LOGIC;
  signal \dividend0_reg[27]_i_1__0_n_2\ : STD_LOGIC;
  signal \dividend0_reg[27]_i_1__0_n_3\ : STD_LOGIC;
  signal \dividend0_reg[27]_i_1__0_n_4\ : STD_LOGIC;
  signal \dividend0_reg[31]_i_1__0_n_3\ : STD_LOGIC;
  signal \dividend0_reg[31]_i_1__0_n_4\ : STD_LOGIC;
  signal \dividend0_reg[3]_i_1__0_n_1\ : STD_LOGIC;
  signal \dividend0_reg[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \dividend0_reg[3]_i_1__0_n_3\ : STD_LOGIC;
  signal \dividend0_reg[3]_i_1__0_n_4\ : STD_LOGIC;
  signal \dividend0_reg[7]_i_1__0_n_1\ : STD_LOGIC;
  signal \dividend0_reg[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \dividend0_reg[7]_i_1__0_n_3\ : STD_LOGIC;
  signal \dividend0_reg[7]_i_1__0_n_4\ : STD_LOGIC;
  signal divisor0 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal done0 : STD_LOGIC;
  signal \^remd_reg[9]_0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal send_frame_urem_3bkb_div_u_0_n_10 : STD_LOGIC;
  signal send_frame_urem_3bkb_div_u_0_n_11 : STD_LOGIC;
  signal send_frame_urem_3bkb_div_u_0_n_2 : STD_LOGIC;
  signal send_frame_urem_3bkb_div_u_0_n_3 : STD_LOGIC;
  signal send_frame_urem_3bkb_div_u_0_n_4 : STD_LOGIC;
  signal send_frame_urem_3bkb_div_u_0_n_5 : STD_LOGIC;
  signal send_frame_urem_3bkb_div_u_0_n_6 : STD_LOGIC;
  signal send_frame_urem_3bkb_div_u_0_n_7 : STD_LOGIC;
  signal send_frame_urem_3bkb_div_u_0_n_8 : STD_LOGIC;
  signal send_frame_urem_3bkb_div_u_0_n_9 : STD_LOGIC;
  signal start0 : STD_LOGIC;
  signal \NLW_dividend0_reg[31]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_dividend0_reg[31]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  D(31 downto 0) <= \^d\(31 downto 0);
  \remd_reg[9]_0\(9 downto 0) <= \^remd_reg[9]_0\(9 downto 0);
\dividend0[3]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DI(0),
      I1 => \dividend0_reg[31]_0\(0),
      O => \dividend0[3]_i_2__0_n_1\
    );
\dividend0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(0),
      Q => dividend0(0),
      R => '0'
    );
\dividend0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(10),
      Q => dividend0(10),
      R => '0'
    );
\dividend0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(11),
      Q => dividend0(11),
      R => '0'
    );
\dividend0_reg[11]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[7]_i_1__0_n_1\,
      CO(3) => \dividend0_reg[11]_i_1__0_n_1\,
      CO(2) => \dividend0_reg[11]_i_1__0_n_2\,
      CO(1) => \dividend0_reg[11]_i_1__0_n_3\,
      CO(0) => \dividend0_reg[11]_i_1__0_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(11 downto 8),
      S(3 downto 0) => \dividend0_reg[31]_0\(11 downto 8)
    );
\dividend0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(12),
      Q => dividend0(12),
      R => '0'
    );
\dividend0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(13),
      Q => dividend0(13),
      R => '0'
    );
\dividend0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(14),
      Q => dividend0(14),
      R => '0'
    );
\dividend0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(15),
      Q => dividend0(15),
      R => '0'
    );
\dividend0_reg[15]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[11]_i_1__0_n_1\,
      CO(3) => \dividend0_reg[15]_i_1__0_n_1\,
      CO(2) => \dividend0_reg[15]_i_1__0_n_2\,
      CO(1) => \dividend0_reg[15]_i_1__0_n_3\,
      CO(0) => \dividend0_reg[15]_i_1__0_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(15 downto 12),
      S(3 downto 0) => \dividend0_reg[31]_0\(15 downto 12)
    );
\dividend0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(16),
      Q => dividend0(16),
      R => '0'
    );
\dividend0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(17),
      Q => dividend0(17),
      R => '0'
    );
\dividend0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(18),
      Q => dividend0(18),
      R => '0'
    );
\dividend0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(19),
      Q => dividend0(19),
      R => '0'
    );
\dividend0_reg[19]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[15]_i_1__0_n_1\,
      CO(3) => \dividend0_reg[19]_i_1__0_n_1\,
      CO(2) => \dividend0_reg[19]_i_1__0_n_2\,
      CO(1) => \dividend0_reg[19]_i_1__0_n_3\,
      CO(0) => \dividend0_reg[19]_i_1__0_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(19 downto 16),
      S(3 downto 0) => \dividend0_reg[31]_0\(19 downto 16)
    );
\dividend0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(1),
      Q => dividend0(1),
      R => '0'
    );
\dividend0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(20),
      Q => dividend0(20),
      R => '0'
    );
\dividend0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(21),
      Q => dividend0(21),
      R => '0'
    );
\dividend0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(22),
      Q => dividend0(22),
      R => '0'
    );
\dividend0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(23),
      Q => dividend0(23),
      R => '0'
    );
\dividend0_reg[23]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[19]_i_1__0_n_1\,
      CO(3) => \dividend0_reg[23]_i_1__0_n_1\,
      CO(2) => \dividend0_reg[23]_i_1__0_n_2\,
      CO(1) => \dividend0_reg[23]_i_1__0_n_3\,
      CO(0) => \dividend0_reg[23]_i_1__0_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(23 downto 20),
      S(3 downto 0) => \dividend0_reg[31]_0\(23 downto 20)
    );
\dividend0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(24),
      Q => dividend0(24),
      R => '0'
    );
\dividend0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(25),
      Q => dividend0(25),
      R => '0'
    );
\dividend0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(26),
      Q => dividend0(26),
      R => '0'
    );
\dividend0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(27),
      Q => dividend0(27),
      R => '0'
    );
\dividend0_reg[27]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[23]_i_1__0_n_1\,
      CO(3) => \dividend0_reg[27]_i_1__0_n_1\,
      CO(2) => \dividend0_reg[27]_i_1__0_n_2\,
      CO(1) => \dividend0_reg[27]_i_1__0_n_3\,
      CO(0) => \dividend0_reg[27]_i_1__0_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(27 downto 24),
      S(3 downto 0) => \dividend0_reg[31]_0\(27 downto 24)
    );
\dividend0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(28),
      Q => dividend0(28),
      R => '0'
    );
\dividend0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(29),
      Q => dividend0(29),
      R => '0'
    );
\dividend0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(2),
      Q => dividend0(2),
      R => '0'
    );
\dividend0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(30),
      Q => dividend0(30),
      R => '0'
    );
\dividend0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(31),
      Q => dividend0(31),
      R => '0'
    );
\dividend0_reg[31]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[27]_i_1__0_n_1\,
      CO(3) => \^d\(31),
      CO(2) => \NLW_dividend0_reg[31]_i_1__0_CO_UNCONNECTED\(2),
      CO(1) => \dividend0_reg[31]_i_1__0_n_3\,
      CO(0) => \dividend0_reg[31]_i_1__0_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_dividend0_reg[31]_i_1__0_O_UNCONNECTED\(3),
      O(2 downto 0) => \^d\(30 downto 28),
      S(3) => '1',
      S(2 downto 0) => \dividend0_reg[31]_0\(30 downto 28)
    );
\dividend0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(3),
      Q => dividend0(3),
      R => '0'
    );
\dividend0_reg[3]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dividend0_reg[3]_i_1__0_n_1\,
      CO(2) => \dividend0_reg[3]_i_1__0_n_2\,
      CO(1) => \dividend0_reg[3]_i_1__0_n_3\,
      CO(0) => \dividend0_reg[3]_i_1__0_n_4\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => DI(0),
      O(3 downto 0) => \^d\(3 downto 0),
      S(3 downto 1) => \dividend0_reg[31]_0\(3 downto 1),
      S(0) => \dividend0[3]_i_2__0_n_1\
    );
\dividend0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(4),
      Q => dividend0(4),
      R => '0'
    );
\dividend0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(5),
      Q => dividend0(5),
      R => '0'
    );
\dividend0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(6),
      Q => dividend0(6),
      R => '0'
    );
\dividend0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(7),
      Q => dividend0(7),
      R => '0'
    );
\dividend0_reg[7]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[3]_i_1__0_n_1\,
      CO(3) => \dividend0_reg[7]_i_1__0_n_1\,
      CO(2) => \dividend0_reg[7]_i_1__0_n_2\,
      CO(1) => \dividend0_reg[7]_i_1__0_n_3\,
      CO(0) => \dividend0_reg[7]_i_1__0_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(7 downto 4),
      S(3 downto 0) => \dividend0_reg[31]_0\(7 downto 4)
    );
\dividend0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(8),
      Q => dividend0(8),
      R => '0'
    );
\dividend0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(9),
      Q => dividend0(9),
      R => '0'
    );
\divisor0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[9]_0\(0),
      Q => divisor0(1),
      R => '0'
    );
\divisor0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[9]_0\(1),
      Q => divisor0(2),
      R => '0'
    );
\divisor0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[9]_0\(2),
      Q => divisor0(3),
      R => '0'
    );
\divisor0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[9]_0\(3),
      Q => divisor0(4),
      R => '0'
    );
\divisor0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[9]_0\(4),
      Q => divisor0(5),
      R => '0'
    );
\divisor0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[9]_0\(5),
      Q => divisor0(6),
      R => '0'
    );
\divisor0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[9]_0\(6),
      Q => divisor0(7),
      R => '0'
    );
\divisor0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[9]_0\(7),
      Q => divisor0(8),
      R => '0'
    );
\divisor0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[9]_0\(8),
      Q => divisor0(9),
      R => '0'
    );
\remd_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_11,
      Q => \^remd_reg[9]_0\(0),
      R => '0'
    );
\remd_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_10,
      Q => \^remd_reg[9]_0\(1),
      R => '0'
    );
\remd_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_9,
      Q => \^remd_reg[9]_0\(2),
      R => '0'
    );
\remd_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_8,
      Q => \^remd_reg[9]_0\(3),
      R => '0'
    );
\remd_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_7,
      Q => \^remd_reg[9]_0\(4),
      R => '0'
    );
\remd_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_6,
      Q => \^remd_reg[9]_0\(5),
      R => '0'
    );
\remd_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_5,
      Q => \^remd_reg[9]_0\(6),
      R => '0'
    );
\remd_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_4,
      Q => \^remd_reg[9]_0\(7),
      R => '0'
    );
\remd_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_3,
      Q => \^remd_reg[9]_0\(8),
      R => '0'
    );
\remd_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_2,
      Q => \^remd_reg[9]_0\(9),
      R => '0'
    );
send_frame_urem_3bkb_div_u_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_u_36
     port map (
      E(0) => done0,
      Q(9) => send_frame_urem_3bkb_div_u_0_n_2,
      Q(8) => send_frame_urem_3bkb_div_u_0_n_3,
      Q(7) => send_frame_urem_3bkb_div_u_0_n_4,
      Q(6) => send_frame_urem_3bkb_div_u_0_n_5,
      Q(5) => send_frame_urem_3bkb_div_u_0_n_6,
      Q(4) => send_frame_urem_3bkb_div_u_0_n_7,
      Q(3) => send_frame_urem_3bkb_div_u_0_n_8,
      Q(2) => send_frame_urem_3bkb_div_u_0_n_9,
      Q(1) => send_frame_urem_3bkb_div_u_0_n_10,
      Q(0) => send_frame_urem_3bkb_div_u_0_n_11,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      \dividend0_reg[31]_0\(31 downto 0) => dividend0(31 downto 0),
      \divisor0_reg[9]_0\(8 downto 0) => divisor0(9 downto 1),
      \r_stage_reg[0]_0\(0) => start0,
      \r_stage_reg[32]_0\ => \r_stage_reg[32]\
    );
start0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => Q(0),
      Q => start0,
      R => '0'
    );
\vi_backoff_counter[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9B919B9B9B919191"
    )
        port map (
      I0 => \vi_backoff_counter_reg[0]\,
      I1 => \vi_backoff_counter[9]_i_7\(0),
      I2 => \vi_backoff_counter_reg[0]_0\,
      I3 => \^remd_reg[9]_0\(0),
      I4 => Q(1),
      I5 => ap_return_preg(0),
      O => grp_initial_edca_process_fu_240_vi_backoff_counter_o(0)
    );
\vi_backoff_counter[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \vi_backoff_counter[9]_i_7\(1),
      I1 => \vi_backoff_counter_reg[0]_0\,
      I2 => \^remd_reg[9]_0\(1),
      I3 => Q(1),
      I4 => ap_return_preg(1),
      O => \vi_backoff_counter_reg[1]\
    );
\vi_backoff_counter[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \vi_backoff_counter[9]_i_7\(2),
      I1 => \vi_backoff_counter_reg[0]_0\,
      I2 => \^remd_reg[9]_0\(2),
      I3 => Q(1),
      I4 => ap_return_preg(2),
      O => \vi_backoff_counter_reg[2]\
    );
\vi_backoff_counter[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \vi_backoff_counter[9]_i_7\(3),
      I1 => \vi_backoff_counter_reg[0]_0\,
      I2 => \^remd_reg[9]_0\(3),
      I3 => Q(1),
      I4 => ap_return_preg(3),
      O => \vi_backoff_counter_reg[3]\
    );
\vi_backoff_counter[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \vi_backoff_counter[9]_i_7\(4),
      I1 => \vi_backoff_counter_reg[0]_0\,
      I2 => \^remd_reg[9]_0\(4),
      I3 => Q(1),
      I4 => ap_return_preg(4),
      O => \vi_backoff_counter_reg[4]\
    );
\vi_backoff_counter[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \vi_backoff_counter[9]_i_7\(5),
      I1 => \vi_backoff_counter_reg[0]_0\,
      I2 => \^remd_reg[9]_0\(5),
      I3 => Q(1),
      I4 => ap_return_preg(5),
      O => \vi_backoff_counter_reg[5]\
    );
\vi_backoff_counter[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \vi_backoff_counter[9]_i_7\(6),
      I1 => \vi_backoff_counter_reg[0]_0\,
      I2 => \^remd_reg[9]_0\(6),
      I3 => Q(1),
      I4 => ap_return_preg(6),
      O => \vi_backoff_counter_reg[6]\
    );
\vi_backoff_counter[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \vi_backoff_counter[9]_i_7\(7),
      I1 => \vi_backoff_counter_reg[0]_0\,
      I2 => \^remd_reg[9]_0\(7),
      I3 => Q(1),
      I4 => ap_return_preg(7),
      O => \vi_backoff_counter_reg[7]\
    );
\vi_backoff_counter[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \vi_backoff_counter[9]_i_7\(8),
      I1 => \vi_backoff_counter_reg[0]_0\,
      I2 => \^remd_reg[9]_0\(8),
      I3 => Q(1),
      I4 => ap_return_preg(8),
      O => \vi_backoff_counter_reg[8]\
    );
\vi_backoff_counter[9]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \vi_backoff_counter[9]_i_7\(9),
      I1 => \vi_backoff_counter_reg[0]_0\,
      I2 => \^remd_reg[9]_0\(9),
      I3 => Q(1),
      I4 => ap_return_preg(9),
      O => \vi_backoff_counter_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_41 is
  port (
    grp_initial_edca_process_fu_240_bk_backoff_counter_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    \remd_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \bk_backoff_counter_reg[1]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[2]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[3]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[4]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[5]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[6]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[7]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[8]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[9]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    \r_stage_reg[32]\ : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bk_backoff_counter_reg[0]\ : in STD_LOGIC;
    ap_return_preg : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \bk_backoff_counter_reg[0]_0\ : in STD_LOGIC;
    \bk_backoff_counter[9]_i_7\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dividend0_reg[31]_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \divisor0_reg[9]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_41 : entity is "send_frame_urem_3bkb_div";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_41;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_41 is
  signal \^d\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dividend0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \dividend0[3]_i_2__2_n_1\ : STD_LOGIC;
  signal \dividend0_reg[11]_i_1__2_n_1\ : STD_LOGIC;
  signal \dividend0_reg[11]_i_1__2_n_2\ : STD_LOGIC;
  signal \dividend0_reg[11]_i_1__2_n_3\ : STD_LOGIC;
  signal \dividend0_reg[11]_i_1__2_n_4\ : STD_LOGIC;
  signal \dividend0_reg[15]_i_1__2_n_1\ : STD_LOGIC;
  signal \dividend0_reg[15]_i_1__2_n_2\ : STD_LOGIC;
  signal \dividend0_reg[15]_i_1__2_n_3\ : STD_LOGIC;
  signal \dividend0_reg[15]_i_1__2_n_4\ : STD_LOGIC;
  signal \dividend0_reg[19]_i_1__2_n_1\ : STD_LOGIC;
  signal \dividend0_reg[19]_i_1__2_n_2\ : STD_LOGIC;
  signal \dividend0_reg[19]_i_1__2_n_3\ : STD_LOGIC;
  signal \dividend0_reg[19]_i_1__2_n_4\ : STD_LOGIC;
  signal \dividend0_reg[23]_i_1__2_n_1\ : STD_LOGIC;
  signal \dividend0_reg[23]_i_1__2_n_2\ : STD_LOGIC;
  signal \dividend0_reg[23]_i_1__2_n_3\ : STD_LOGIC;
  signal \dividend0_reg[23]_i_1__2_n_4\ : STD_LOGIC;
  signal \dividend0_reg[27]_i_1__2_n_1\ : STD_LOGIC;
  signal \dividend0_reg[27]_i_1__2_n_2\ : STD_LOGIC;
  signal \dividend0_reg[27]_i_1__2_n_3\ : STD_LOGIC;
  signal \dividend0_reg[27]_i_1__2_n_4\ : STD_LOGIC;
  signal \dividend0_reg[31]_i_1__2_n_3\ : STD_LOGIC;
  signal \dividend0_reg[31]_i_1__2_n_4\ : STD_LOGIC;
  signal \dividend0_reg[3]_i_1__2_n_1\ : STD_LOGIC;
  signal \dividend0_reg[3]_i_1__2_n_2\ : STD_LOGIC;
  signal \dividend0_reg[3]_i_1__2_n_3\ : STD_LOGIC;
  signal \dividend0_reg[3]_i_1__2_n_4\ : STD_LOGIC;
  signal \dividend0_reg[7]_i_1__2_n_1\ : STD_LOGIC;
  signal \dividend0_reg[7]_i_1__2_n_2\ : STD_LOGIC;
  signal \dividend0_reg[7]_i_1__2_n_3\ : STD_LOGIC;
  signal \dividend0_reg[7]_i_1__2_n_4\ : STD_LOGIC;
  signal divisor0 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal done0 : STD_LOGIC;
  signal \^remd_reg[9]_0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal send_frame_urem_3bkb_div_u_0_n_10 : STD_LOGIC;
  signal send_frame_urem_3bkb_div_u_0_n_11 : STD_LOGIC;
  signal send_frame_urem_3bkb_div_u_0_n_2 : STD_LOGIC;
  signal send_frame_urem_3bkb_div_u_0_n_3 : STD_LOGIC;
  signal send_frame_urem_3bkb_div_u_0_n_4 : STD_LOGIC;
  signal send_frame_urem_3bkb_div_u_0_n_5 : STD_LOGIC;
  signal send_frame_urem_3bkb_div_u_0_n_6 : STD_LOGIC;
  signal send_frame_urem_3bkb_div_u_0_n_7 : STD_LOGIC;
  signal send_frame_urem_3bkb_div_u_0_n_8 : STD_LOGIC;
  signal send_frame_urem_3bkb_div_u_0_n_9 : STD_LOGIC;
  signal start0 : STD_LOGIC;
  signal \NLW_dividend0_reg[31]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_dividend0_reg[31]_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  D(31 downto 0) <= \^d\(31 downto 0);
  \remd_reg[9]_0\(9 downto 0) <= \^remd_reg[9]_0\(9 downto 0);
\bk_backoff_counter[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEA00004540FFFF"
    )
        port map (
      I0 => \bk_backoff_counter_reg[0]\,
      I1 => \^remd_reg[9]_0\(0),
      I2 => Q(1),
      I3 => ap_return_preg(0),
      I4 => \bk_backoff_counter_reg[0]_0\,
      I5 => \bk_backoff_counter[9]_i_7\(0),
      O => grp_initial_edca_process_fu_240_bk_backoff_counter_o(0)
    );
\bk_backoff_counter[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bk_backoff_counter[9]_i_7\(1),
      I1 => \bk_backoff_counter_reg[0]\,
      I2 => \^remd_reg[9]_0\(1),
      I3 => Q(1),
      I4 => ap_return_preg(1),
      O => \bk_backoff_counter_reg[1]\
    );
\bk_backoff_counter[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bk_backoff_counter[9]_i_7\(2),
      I1 => \bk_backoff_counter_reg[0]\,
      I2 => \^remd_reg[9]_0\(2),
      I3 => Q(1),
      I4 => ap_return_preg(2),
      O => \bk_backoff_counter_reg[2]\
    );
\bk_backoff_counter[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bk_backoff_counter[9]_i_7\(3),
      I1 => \bk_backoff_counter_reg[0]\,
      I2 => \^remd_reg[9]_0\(3),
      I3 => Q(1),
      I4 => ap_return_preg(3),
      O => \bk_backoff_counter_reg[3]\
    );
\bk_backoff_counter[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bk_backoff_counter[9]_i_7\(4),
      I1 => \bk_backoff_counter_reg[0]\,
      I2 => \^remd_reg[9]_0\(4),
      I3 => Q(1),
      I4 => ap_return_preg(4),
      O => \bk_backoff_counter_reg[4]\
    );
\bk_backoff_counter[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bk_backoff_counter[9]_i_7\(5),
      I1 => \bk_backoff_counter_reg[0]\,
      I2 => \^remd_reg[9]_0\(5),
      I3 => Q(1),
      I4 => ap_return_preg(5),
      O => \bk_backoff_counter_reg[5]\
    );
\bk_backoff_counter[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bk_backoff_counter[9]_i_7\(6),
      I1 => \bk_backoff_counter_reg[0]\,
      I2 => \^remd_reg[9]_0\(6),
      I3 => Q(1),
      I4 => ap_return_preg(6),
      O => \bk_backoff_counter_reg[6]\
    );
\bk_backoff_counter[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bk_backoff_counter[9]_i_7\(7),
      I1 => \bk_backoff_counter_reg[0]\,
      I2 => \^remd_reg[9]_0\(7),
      I3 => Q(1),
      I4 => ap_return_preg(7),
      O => \bk_backoff_counter_reg[7]\
    );
\bk_backoff_counter[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bk_backoff_counter[9]_i_7\(8),
      I1 => \bk_backoff_counter_reg[0]\,
      I2 => \^remd_reg[9]_0\(8),
      I3 => Q(1),
      I4 => ap_return_preg(8),
      O => \bk_backoff_counter_reg[8]\
    );
\bk_backoff_counter[9]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bk_backoff_counter[9]_i_7\(9),
      I1 => \bk_backoff_counter_reg[0]\,
      I2 => \^remd_reg[9]_0\(9),
      I3 => Q(1),
      I4 => ap_return_preg(9),
      O => \bk_backoff_counter_reg[9]\
    );
\dividend0[3]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DI(0),
      I1 => \dividend0_reg[31]_0\(0),
      O => \dividend0[3]_i_2__2_n_1\
    );
\dividend0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(0),
      Q => dividend0(0),
      R => '0'
    );
\dividend0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(10),
      Q => dividend0(10),
      R => '0'
    );
\dividend0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(11),
      Q => dividend0(11),
      R => '0'
    );
\dividend0_reg[11]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[7]_i_1__2_n_1\,
      CO(3) => \dividend0_reg[11]_i_1__2_n_1\,
      CO(2) => \dividend0_reg[11]_i_1__2_n_2\,
      CO(1) => \dividend0_reg[11]_i_1__2_n_3\,
      CO(0) => \dividend0_reg[11]_i_1__2_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(11 downto 8),
      S(3 downto 0) => \dividend0_reg[31]_0\(11 downto 8)
    );
\dividend0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(12),
      Q => dividend0(12),
      R => '0'
    );
\dividend0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(13),
      Q => dividend0(13),
      R => '0'
    );
\dividend0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(14),
      Q => dividend0(14),
      R => '0'
    );
\dividend0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(15),
      Q => dividend0(15),
      R => '0'
    );
\dividend0_reg[15]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[11]_i_1__2_n_1\,
      CO(3) => \dividend0_reg[15]_i_1__2_n_1\,
      CO(2) => \dividend0_reg[15]_i_1__2_n_2\,
      CO(1) => \dividend0_reg[15]_i_1__2_n_3\,
      CO(0) => \dividend0_reg[15]_i_1__2_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(15 downto 12),
      S(3 downto 0) => \dividend0_reg[31]_0\(15 downto 12)
    );
\dividend0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(16),
      Q => dividend0(16),
      R => '0'
    );
\dividend0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(17),
      Q => dividend0(17),
      R => '0'
    );
\dividend0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(18),
      Q => dividend0(18),
      R => '0'
    );
\dividend0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(19),
      Q => dividend0(19),
      R => '0'
    );
\dividend0_reg[19]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[15]_i_1__2_n_1\,
      CO(3) => \dividend0_reg[19]_i_1__2_n_1\,
      CO(2) => \dividend0_reg[19]_i_1__2_n_2\,
      CO(1) => \dividend0_reg[19]_i_1__2_n_3\,
      CO(0) => \dividend0_reg[19]_i_1__2_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(19 downto 16),
      S(3 downto 0) => \dividend0_reg[31]_0\(19 downto 16)
    );
\dividend0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(1),
      Q => dividend0(1),
      R => '0'
    );
\dividend0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(20),
      Q => dividend0(20),
      R => '0'
    );
\dividend0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(21),
      Q => dividend0(21),
      R => '0'
    );
\dividend0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(22),
      Q => dividend0(22),
      R => '0'
    );
\dividend0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(23),
      Q => dividend0(23),
      R => '0'
    );
\dividend0_reg[23]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[19]_i_1__2_n_1\,
      CO(3) => \dividend0_reg[23]_i_1__2_n_1\,
      CO(2) => \dividend0_reg[23]_i_1__2_n_2\,
      CO(1) => \dividend0_reg[23]_i_1__2_n_3\,
      CO(0) => \dividend0_reg[23]_i_1__2_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(23 downto 20),
      S(3 downto 0) => \dividend0_reg[31]_0\(23 downto 20)
    );
\dividend0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(24),
      Q => dividend0(24),
      R => '0'
    );
\dividend0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(25),
      Q => dividend0(25),
      R => '0'
    );
\dividend0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(26),
      Q => dividend0(26),
      R => '0'
    );
\dividend0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(27),
      Q => dividend0(27),
      R => '0'
    );
\dividend0_reg[27]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[23]_i_1__2_n_1\,
      CO(3) => \dividend0_reg[27]_i_1__2_n_1\,
      CO(2) => \dividend0_reg[27]_i_1__2_n_2\,
      CO(1) => \dividend0_reg[27]_i_1__2_n_3\,
      CO(0) => \dividend0_reg[27]_i_1__2_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(27 downto 24),
      S(3 downto 0) => \dividend0_reg[31]_0\(27 downto 24)
    );
\dividend0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(28),
      Q => dividend0(28),
      R => '0'
    );
\dividend0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(29),
      Q => dividend0(29),
      R => '0'
    );
\dividend0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(2),
      Q => dividend0(2),
      R => '0'
    );
\dividend0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(30),
      Q => dividend0(30),
      R => '0'
    );
\dividend0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(31),
      Q => dividend0(31),
      R => '0'
    );
\dividend0_reg[31]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[27]_i_1__2_n_1\,
      CO(3) => \^d\(31),
      CO(2) => \NLW_dividend0_reg[31]_i_1__2_CO_UNCONNECTED\(2),
      CO(1) => \dividend0_reg[31]_i_1__2_n_3\,
      CO(0) => \dividend0_reg[31]_i_1__2_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_dividend0_reg[31]_i_1__2_O_UNCONNECTED\(3),
      O(2 downto 0) => \^d\(30 downto 28),
      S(3) => '1',
      S(2 downto 0) => \dividend0_reg[31]_0\(30 downto 28)
    );
\dividend0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(3),
      Q => dividend0(3),
      R => '0'
    );
\dividend0_reg[3]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dividend0_reg[3]_i_1__2_n_1\,
      CO(2) => \dividend0_reg[3]_i_1__2_n_2\,
      CO(1) => \dividend0_reg[3]_i_1__2_n_3\,
      CO(0) => \dividend0_reg[3]_i_1__2_n_4\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => DI(0),
      O(3 downto 0) => \^d\(3 downto 0),
      S(3 downto 1) => \dividend0_reg[31]_0\(3 downto 1),
      S(0) => \dividend0[3]_i_2__2_n_1\
    );
\dividend0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(4),
      Q => dividend0(4),
      R => '0'
    );
\dividend0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(5),
      Q => dividend0(5),
      R => '0'
    );
\dividend0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(6),
      Q => dividend0(6),
      R => '0'
    );
\dividend0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(7),
      Q => dividend0(7),
      R => '0'
    );
\dividend0_reg[7]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[3]_i_1__2_n_1\,
      CO(3) => \dividend0_reg[7]_i_1__2_n_1\,
      CO(2) => \dividend0_reg[7]_i_1__2_n_2\,
      CO(1) => \dividend0_reg[7]_i_1__2_n_3\,
      CO(0) => \dividend0_reg[7]_i_1__2_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(7 downto 4),
      S(3 downto 0) => \dividend0_reg[31]_0\(7 downto 4)
    );
\dividend0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(8),
      Q => dividend0(8),
      R => '0'
    );
\dividend0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(9),
      Q => dividend0(9),
      R => '0'
    );
\divisor0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[9]_0\(0),
      Q => divisor0(1),
      R => '0'
    );
\divisor0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[9]_0\(1),
      Q => divisor0(2),
      R => '0'
    );
\divisor0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[9]_0\(2),
      Q => divisor0(3),
      R => '0'
    );
\divisor0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[9]_0\(3),
      Q => divisor0(4),
      R => '0'
    );
\divisor0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[9]_0\(4),
      Q => divisor0(5),
      R => '0'
    );
\divisor0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[9]_0\(5),
      Q => divisor0(6),
      R => '0'
    );
\divisor0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[9]_0\(6),
      Q => divisor0(7),
      R => '0'
    );
\divisor0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[9]_0\(7),
      Q => divisor0(8),
      R => '0'
    );
\divisor0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[9]_0\(8),
      Q => divisor0(9),
      R => '0'
    );
\remd_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_11,
      Q => \^remd_reg[9]_0\(0),
      R => '0'
    );
\remd_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_10,
      Q => \^remd_reg[9]_0\(1),
      R => '0'
    );
\remd_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_9,
      Q => \^remd_reg[9]_0\(2),
      R => '0'
    );
\remd_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_8,
      Q => \^remd_reg[9]_0\(3),
      R => '0'
    );
\remd_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_7,
      Q => \^remd_reg[9]_0\(4),
      R => '0'
    );
\remd_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_6,
      Q => \^remd_reg[9]_0\(5),
      R => '0'
    );
\remd_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_5,
      Q => \^remd_reg[9]_0\(6),
      R => '0'
    );
\remd_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_4,
      Q => \^remd_reg[9]_0\(7),
      R => '0'
    );
\remd_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_3,
      Q => \^remd_reg[9]_0\(8),
      R => '0'
    );
\remd_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_2,
      Q => \^remd_reg[9]_0\(9),
      R => '0'
    );
send_frame_urem_3bkb_div_u_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_u_42
     port map (
      E(0) => done0,
      Q(9) => send_frame_urem_3bkb_div_u_0_n_2,
      Q(8) => send_frame_urem_3bkb_div_u_0_n_3,
      Q(7) => send_frame_urem_3bkb_div_u_0_n_4,
      Q(6) => send_frame_urem_3bkb_div_u_0_n_5,
      Q(5) => send_frame_urem_3bkb_div_u_0_n_6,
      Q(4) => send_frame_urem_3bkb_div_u_0_n_7,
      Q(3) => send_frame_urem_3bkb_div_u_0_n_8,
      Q(2) => send_frame_urem_3bkb_div_u_0_n_9,
      Q(1) => send_frame_urem_3bkb_div_u_0_n_10,
      Q(0) => send_frame_urem_3bkb_div_u_0_n_11,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      \dividend0_reg[31]_0\(31 downto 0) => dividend0(31 downto 0),
      \divisor0_reg[9]_0\(8 downto 0) => divisor0(9 downto 1),
      \r_stage_reg[0]_0\(0) => start0,
      \r_stage_reg[32]_0\ => \r_stage_reg[32]\
    );
start0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => Q(0),
      Q => start0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_47 is
  port (
    grp_initial_edca_process_fu_240_be_backoff_counter_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    \remd_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \be_backoff_counter_reg[1]\ : out STD_LOGIC;
    \be_backoff_counter_reg[2]\ : out STD_LOGIC;
    \be_backoff_counter_reg[3]\ : out STD_LOGIC;
    \be_backoff_counter_reg[4]\ : out STD_LOGIC;
    \be_backoff_counter_reg[5]\ : out STD_LOGIC;
    \be_backoff_counter_reg[6]\ : out STD_LOGIC;
    \be_backoff_counter_reg[7]\ : out STD_LOGIC;
    \be_backoff_counter_reg[8]\ : out STD_LOGIC;
    \be_backoff_counter_reg[9]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    \r_stage_reg[32]\ : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \be_backoff_counter_reg[0]\ : in STD_LOGIC;
    \be_backoff_counter[9]_i_7\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \be_backoff_counter_reg[0]_0\ : in STD_LOGIC;
    ap_return_preg : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dividend0_reg[31]_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \divisor0_reg[9]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_47 : entity is "send_frame_urem_3bkb_div";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_47;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_47 is
  signal \^d\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dividend0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \dividend0[3]_i_2__1_n_1\ : STD_LOGIC;
  signal \dividend0_reg[11]_i_1__1_n_1\ : STD_LOGIC;
  signal \dividend0_reg[11]_i_1__1_n_2\ : STD_LOGIC;
  signal \dividend0_reg[11]_i_1__1_n_3\ : STD_LOGIC;
  signal \dividend0_reg[11]_i_1__1_n_4\ : STD_LOGIC;
  signal \dividend0_reg[15]_i_1__1_n_1\ : STD_LOGIC;
  signal \dividend0_reg[15]_i_1__1_n_2\ : STD_LOGIC;
  signal \dividend0_reg[15]_i_1__1_n_3\ : STD_LOGIC;
  signal \dividend0_reg[15]_i_1__1_n_4\ : STD_LOGIC;
  signal \dividend0_reg[19]_i_1__1_n_1\ : STD_LOGIC;
  signal \dividend0_reg[19]_i_1__1_n_2\ : STD_LOGIC;
  signal \dividend0_reg[19]_i_1__1_n_3\ : STD_LOGIC;
  signal \dividend0_reg[19]_i_1__1_n_4\ : STD_LOGIC;
  signal \dividend0_reg[23]_i_1__1_n_1\ : STD_LOGIC;
  signal \dividend0_reg[23]_i_1__1_n_2\ : STD_LOGIC;
  signal \dividend0_reg[23]_i_1__1_n_3\ : STD_LOGIC;
  signal \dividend0_reg[23]_i_1__1_n_4\ : STD_LOGIC;
  signal \dividend0_reg[27]_i_1__1_n_1\ : STD_LOGIC;
  signal \dividend0_reg[27]_i_1__1_n_2\ : STD_LOGIC;
  signal \dividend0_reg[27]_i_1__1_n_3\ : STD_LOGIC;
  signal \dividend0_reg[27]_i_1__1_n_4\ : STD_LOGIC;
  signal \dividend0_reg[31]_i_1__1_n_3\ : STD_LOGIC;
  signal \dividend0_reg[31]_i_1__1_n_4\ : STD_LOGIC;
  signal \dividend0_reg[3]_i_1__1_n_1\ : STD_LOGIC;
  signal \dividend0_reg[3]_i_1__1_n_2\ : STD_LOGIC;
  signal \dividend0_reg[3]_i_1__1_n_3\ : STD_LOGIC;
  signal \dividend0_reg[3]_i_1__1_n_4\ : STD_LOGIC;
  signal \dividend0_reg[7]_i_1__1_n_1\ : STD_LOGIC;
  signal \dividend0_reg[7]_i_1__1_n_2\ : STD_LOGIC;
  signal \dividend0_reg[7]_i_1__1_n_3\ : STD_LOGIC;
  signal \dividend0_reg[7]_i_1__1_n_4\ : STD_LOGIC;
  signal divisor0 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal done0 : STD_LOGIC;
  signal \^remd_reg[9]_0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal send_frame_urem_3bkb_div_u_0_n_10 : STD_LOGIC;
  signal send_frame_urem_3bkb_div_u_0_n_11 : STD_LOGIC;
  signal send_frame_urem_3bkb_div_u_0_n_2 : STD_LOGIC;
  signal send_frame_urem_3bkb_div_u_0_n_3 : STD_LOGIC;
  signal send_frame_urem_3bkb_div_u_0_n_4 : STD_LOGIC;
  signal send_frame_urem_3bkb_div_u_0_n_5 : STD_LOGIC;
  signal send_frame_urem_3bkb_div_u_0_n_6 : STD_LOGIC;
  signal send_frame_urem_3bkb_div_u_0_n_7 : STD_LOGIC;
  signal send_frame_urem_3bkb_div_u_0_n_8 : STD_LOGIC;
  signal send_frame_urem_3bkb_div_u_0_n_9 : STD_LOGIC;
  signal start0 : STD_LOGIC;
  signal \NLW_dividend0_reg[31]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_dividend0_reg[31]_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  D(31 downto 0) <= \^d\(31 downto 0);
  \remd_reg[9]_0\(9 downto 0) <= \^remd_reg[9]_0\(9 downto 0);
\be_backoff_counter[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9B919B9B9B919191"
    )
        port map (
      I0 => \be_backoff_counter_reg[0]\,
      I1 => \be_backoff_counter[9]_i_7\(0),
      I2 => \be_backoff_counter_reg[0]_0\,
      I3 => \^remd_reg[9]_0\(0),
      I4 => Q(1),
      I5 => ap_return_preg(0),
      O => grp_initial_edca_process_fu_240_be_backoff_counter_o(0)
    );
\be_backoff_counter[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \be_backoff_counter[9]_i_7\(1),
      I1 => \be_backoff_counter_reg[0]_0\,
      I2 => \^remd_reg[9]_0\(1),
      I3 => Q(1),
      I4 => ap_return_preg(1),
      O => \be_backoff_counter_reg[1]\
    );
\be_backoff_counter[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \be_backoff_counter[9]_i_7\(2),
      I1 => \be_backoff_counter_reg[0]_0\,
      I2 => \^remd_reg[9]_0\(2),
      I3 => Q(1),
      I4 => ap_return_preg(2),
      O => \be_backoff_counter_reg[2]\
    );
\be_backoff_counter[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \be_backoff_counter[9]_i_7\(3),
      I1 => \be_backoff_counter_reg[0]_0\,
      I2 => \^remd_reg[9]_0\(3),
      I3 => Q(1),
      I4 => ap_return_preg(3),
      O => \be_backoff_counter_reg[3]\
    );
\be_backoff_counter[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \be_backoff_counter[9]_i_7\(4),
      I1 => \be_backoff_counter_reg[0]_0\,
      I2 => \^remd_reg[9]_0\(4),
      I3 => Q(1),
      I4 => ap_return_preg(4),
      O => \be_backoff_counter_reg[4]\
    );
\be_backoff_counter[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \be_backoff_counter[9]_i_7\(5),
      I1 => \be_backoff_counter_reg[0]_0\,
      I2 => \^remd_reg[9]_0\(5),
      I3 => Q(1),
      I4 => ap_return_preg(5),
      O => \be_backoff_counter_reg[5]\
    );
\be_backoff_counter[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \be_backoff_counter[9]_i_7\(6),
      I1 => \be_backoff_counter_reg[0]_0\,
      I2 => \^remd_reg[9]_0\(6),
      I3 => Q(1),
      I4 => ap_return_preg(6),
      O => \be_backoff_counter_reg[6]\
    );
\be_backoff_counter[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \be_backoff_counter[9]_i_7\(7),
      I1 => \be_backoff_counter_reg[0]_0\,
      I2 => \^remd_reg[9]_0\(7),
      I3 => Q(1),
      I4 => ap_return_preg(7),
      O => \be_backoff_counter_reg[7]\
    );
\be_backoff_counter[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \be_backoff_counter[9]_i_7\(8),
      I1 => \be_backoff_counter_reg[0]_0\,
      I2 => \^remd_reg[9]_0\(8),
      I3 => Q(1),
      I4 => ap_return_preg(8),
      O => \be_backoff_counter_reg[8]\
    );
\be_backoff_counter[9]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \be_backoff_counter[9]_i_7\(9),
      I1 => \be_backoff_counter_reg[0]_0\,
      I2 => \^remd_reg[9]_0\(9),
      I3 => Q(1),
      I4 => ap_return_preg(9),
      O => \be_backoff_counter_reg[9]\
    );
\dividend0[3]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DI(0),
      I1 => \dividend0_reg[31]_0\(0),
      O => \dividend0[3]_i_2__1_n_1\
    );
\dividend0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(0),
      Q => dividend0(0),
      R => '0'
    );
\dividend0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(10),
      Q => dividend0(10),
      R => '0'
    );
\dividend0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(11),
      Q => dividend0(11),
      R => '0'
    );
\dividend0_reg[11]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[7]_i_1__1_n_1\,
      CO(3) => \dividend0_reg[11]_i_1__1_n_1\,
      CO(2) => \dividend0_reg[11]_i_1__1_n_2\,
      CO(1) => \dividend0_reg[11]_i_1__1_n_3\,
      CO(0) => \dividend0_reg[11]_i_1__1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(11 downto 8),
      S(3 downto 0) => \dividend0_reg[31]_0\(11 downto 8)
    );
\dividend0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(12),
      Q => dividend0(12),
      R => '0'
    );
\dividend0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(13),
      Q => dividend0(13),
      R => '0'
    );
\dividend0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(14),
      Q => dividend0(14),
      R => '0'
    );
\dividend0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(15),
      Q => dividend0(15),
      R => '0'
    );
\dividend0_reg[15]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[11]_i_1__1_n_1\,
      CO(3) => \dividend0_reg[15]_i_1__1_n_1\,
      CO(2) => \dividend0_reg[15]_i_1__1_n_2\,
      CO(1) => \dividend0_reg[15]_i_1__1_n_3\,
      CO(0) => \dividend0_reg[15]_i_1__1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(15 downto 12),
      S(3 downto 0) => \dividend0_reg[31]_0\(15 downto 12)
    );
\dividend0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(16),
      Q => dividend0(16),
      R => '0'
    );
\dividend0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(17),
      Q => dividend0(17),
      R => '0'
    );
\dividend0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(18),
      Q => dividend0(18),
      R => '0'
    );
\dividend0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(19),
      Q => dividend0(19),
      R => '0'
    );
\dividend0_reg[19]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[15]_i_1__1_n_1\,
      CO(3) => \dividend0_reg[19]_i_1__1_n_1\,
      CO(2) => \dividend0_reg[19]_i_1__1_n_2\,
      CO(1) => \dividend0_reg[19]_i_1__1_n_3\,
      CO(0) => \dividend0_reg[19]_i_1__1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(19 downto 16),
      S(3 downto 0) => \dividend0_reg[31]_0\(19 downto 16)
    );
\dividend0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(1),
      Q => dividend0(1),
      R => '0'
    );
\dividend0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(20),
      Q => dividend0(20),
      R => '0'
    );
\dividend0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(21),
      Q => dividend0(21),
      R => '0'
    );
\dividend0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(22),
      Q => dividend0(22),
      R => '0'
    );
\dividend0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(23),
      Q => dividend0(23),
      R => '0'
    );
\dividend0_reg[23]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[19]_i_1__1_n_1\,
      CO(3) => \dividend0_reg[23]_i_1__1_n_1\,
      CO(2) => \dividend0_reg[23]_i_1__1_n_2\,
      CO(1) => \dividend0_reg[23]_i_1__1_n_3\,
      CO(0) => \dividend0_reg[23]_i_1__1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(23 downto 20),
      S(3 downto 0) => \dividend0_reg[31]_0\(23 downto 20)
    );
\dividend0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(24),
      Q => dividend0(24),
      R => '0'
    );
\dividend0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(25),
      Q => dividend0(25),
      R => '0'
    );
\dividend0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(26),
      Q => dividend0(26),
      R => '0'
    );
\dividend0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(27),
      Q => dividend0(27),
      R => '0'
    );
\dividend0_reg[27]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[23]_i_1__1_n_1\,
      CO(3) => \dividend0_reg[27]_i_1__1_n_1\,
      CO(2) => \dividend0_reg[27]_i_1__1_n_2\,
      CO(1) => \dividend0_reg[27]_i_1__1_n_3\,
      CO(0) => \dividend0_reg[27]_i_1__1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(27 downto 24),
      S(3 downto 0) => \dividend0_reg[31]_0\(27 downto 24)
    );
\dividend0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(28),
      Q => dividend0(28),
      R => '0'
    );
\dividend0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(29),
      Q => dividend0(29),
      R => '0'
    );
\dividend0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(2),
      Q => dividend0(2),
      R => '0'
    );
\dividend0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(30),
      Q => dividend0(30),
      R => '0'
    );
\dividend0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(31),
      Q => dividend0(31),
      R => '0'
    );
\dividend0_reg[31]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[27]_i_1__1_n_1\,
      CO(3) => \^d\(31),
      CO(2) => \NLW_dividend0_reg[31]_i_1__1_CO_UNCONNECTED\(2),
      CO(1) => \dividend0_reg[31]_i_1__1_n_3\,
      CO(0) => \dividend0_reg[31]_i_1__1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_dividend0_reg[31]_i_1__1_O_UNCONNECTED\(3),
      O(2 downto 0) => \^d\(30 downto 28),
      S(3) => '1',
      S(2 downto 0) => \dividend0_reg[31]_0\(30 downto 28)
    );
\dividend0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(3),
      Q => dividend0(3),
      R => '0'
    );
\dividend0_reg[3]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dividend0_reg[3]_i_1__1_n_1\,
      CO(2) => \dividend0_reg[3]_i_1__1_n_2\,
      CO(1) => \dividend0_reg[3]_i_1__1_n_3\,
      CO(0) => \dividend0_reg[3]_i_1__1_n_4\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => DI(0),
      O(3 downto 0) => \^d\(3 downto 0),
      S(3 downto 1) => \dividend0_reg[31]_0\(3 downto 1),
      S(0) => \dividend0[3]_i_2__1_n_1\
    );
\dividend0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(4),
      Q => dividend0(4),
      R => '0'
    );
\dividend0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(5),
      Q => dividend0(5),
      R => '0'
    );
\dividend0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(6),
      Q => dividend0(6),
      R => '0'
    );
\dividend0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(7),
      Q => dividend0(7),
      R => '0'
    );
\dividend0_reg[7]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[3]_i_1__1_n_1\,
      CO(3) => \dividend0_reg[7]_i_1__1_n_1\,
      CO(2) => \dividend0_reg[7]_i_1__1_n_2\,
      CO(1) => \dividend0_reg[7]_i_1__1_n_3\,
      CO(0) => \dividend0_reg[7]_i_1__1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(7 downto 4),
      S(3 downto 0) => \dividend0_reg[31]_0\(7 downto 4)
    );
\dividend0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(8),
      Q => dividend0(8),
      R => '0'
    );
\dividend0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(9),
      Q => dividend0(9),
      R => '0'
    );
\divisor0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[9]_0\(0),
      Q => divisor0(1),
      R => '0'
    );
\divisor0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[9]_0\(1),
      Q => divisor0(2),
      R => '0'
    );
\divisor0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[9]_0\(2),
      Q => divisor0(3),
      R => '0'
    );
\divisor0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[9]_0\(3),
      Q => divisor0(4),
      R => '0'
    );
\divisor0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[9]_0\(4),
      Q => divisor0(5),
      R => '0'
    );
\divisor0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[9]_0\(5),
      Q => divisor0(6),
      R => '0'
    );
\divisor0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[9]_0\(6),
      Q => divisor0(7),
      R => '0'
    );
\divisor0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[9]_0\(7),
      Q => divisor0(8),
      R => '0'
    );
\divisor0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[9]_0\(8),
      Q => divisor0(9),
      R => '0'
    );
\remd_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_11,
      Q => \^remd_reg[9]_0\(0),
      R => '0'
    );
\remd_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_10,
      Q => \^remd_reg[9]_0\(1),
      R => '0'
    );
\remd_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_9,
      Q => \^remd_reg[9]_0\(2),
      R => '0'
    );
\remd_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_8,
      Q => \^remd_reg[9]_0\(3),
      R => '0'
    );
\remd_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_7,
      Q => \^remd_reg[9]_0\(4),
      R => '0'
    );
\remd_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_6,
      Q => \^remd_reg[9]_0\(5),
      R => '0'
    );
\remd_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_5,
      Q => \^remd_reg[9]_0\(6),
      R => '0'
    );
\remd_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_4,
      Q => \^remd_reg[9]_0\(7),
      R => '0'
    );
\remd_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_3,
      Q => \^remd_reg[9]_0\(8),
      R => '0'
    );
\remd_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_2,
      Q => \^remd_reg[9]_0\(9),
      R => '0'
    );
send_frame_urem_3bkb_div_u_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_u_48
     port map (
      E(0) => done0,
      Q(9) => send_frame_urem_3bkb_div_u_0_n_2,
      Q(8) => send_frame_urem_3bkb_div_u_0_n_3,
      Q(7) => send_frame_urem_3bkb_div_u_0_n_4,
      Q(6) => send_frame_urem_3bkb_div_u_0_n_5,
      Q(5) => send_frame_urem_3bkb_div_u_0_n_6,
      Q(4) => send_frame_urem_3bkb_div_u_0_n_7,
      Q(3) => send_frame_urem_3bkb_div_u_0_n_8,
      Q(2) => send_frame_urem_3bkb_div_u_0_n_9,
      Q(1) => send_frame_urem_3bkb_div_u_0_n_10,
      Q(0) => send_frame_urem_3bkb_div_u_0_n_11,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      \dividend0_reg[31]_0\(31 downto 0) => dividend0(31 downto 0),
      \divisor0_reg[9]_0\(8 downto 0) => divisor0(9 downto 1),
      \r_stage_reg[0]_0\(0) => start0,
      \r_stage_reg[32]_0\ => \r_stage_reg[32]\
    );
start0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => Q(0),
      Q => start0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_54 is
  port (
    r_stage_reg_r_29 : out STD_LOGIC;
    grp_initial_edca_process_fu_240_vo_backoff_counter_o : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \remd_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    grp_backoff_vo_fu_153_vo_backoff_counter_o : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vo_backoff_counter_reg[9]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \vo_backoff_counter_reg[0]\ : in STD_LOGIC;
    \vo_backoff_counter_reg[0]_0\ : in STD_LOGIC;
    \vo_backoff_counter_reg[9]_0\ : in STD_LOGIC;
    \vo_backoff_counter_reg[1]\ : in STD_LOGIC;
    \vo_backoff_counter_reg[2]\ : in STD_LOGIC;
    \vo_backoff_counter_reg[3]\ : in STD_LOGIC;
    \vo_backoff_counter_reg[8]\ : in STD_LOGIC;
    \vo_backoff_counter_reg[9]_1\ : in STD_LOGIC;
    \vo_backoff_counter[4]_i_2\ : in STD_LOGIC;
    \vo_backoff_counter[4]_i_2_0\ : in STD_LOGIC;
    ap_return_preg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \vo_backoff_counter[5]_i_2\ : in STD_LOGIC;
    \vo_backoff_counter[6]_i_2\ : in STD_LOGIC;
    \vo_backoff_counter[7]_i_2\ : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dividend0_reg[31]_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_54 : entity is "send_frame_urem_3bkb_div";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_54;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_54 is
  signal \^d\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dividend0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \dividend0[3]_i_2_n_1\ : STD_LOGIC;
  signal \dividend0_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \dividend0_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \dividend0_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \dividend0_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \dividend0_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \dividend0_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \dividend0_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \dividend0_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \dividend0_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \dividend0_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \dividend0_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \dividend0_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \dividend0_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \dividend0_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \dividend0_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \dividend0_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \dividend0_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \dividend0_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \dividend0_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \dividend0_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \dividend0_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \dividend0_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \dividend0_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \dividend0_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \dividend0_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \dividend0_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \dividend0_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \dividend0_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \dividend0_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \dividend0_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal done0 : STD_LOGIC;
  signal \^remd_reg[9]_0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal send_frame_urem_3bkb_div_u_0_n_10 : STD_LOGIC;
  signal send_frame_urem_3bkb_div_u_0_n_11 : STD_LOGIC;
  signal send_frame_urem_3bkb_div_u_0_n_12 : STD_LOGIC;
  signal send_frame_urem_3bkb_div_u_0_n_3 : STD_LOGIC;
  signal send_frame_urem_3bkb_div_u_0_n_4 : STD_LOGIC;
  signal send_frame_urem_3bkb_div_u_0_n_5 : STD_LOGIC;
  signal send_frame_urem_3bkb_div_u_0_n_6 : STD_LOGIC;
  signal send_frame_urem_3bkb_div_u_0_n_7 : STD_LOGIC;
  signal send_frame_urem_3bkb_div_u_0_n_8 : STD_LOGIC;
  signal send_frame_urem_3bkb_div_u_0_n_9 : STD_LOGIC;
  signal start0 : STD_LOGIC;
  signal \NLW_dividend0_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_dividend0_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  D(31 downto 0) <= \^d\(31 downto 0);
  \remd_reg[9]_0\(9 downto 0) <= \^remd_reg[9]_0\(9 downto 0);
\dividend0[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DI(0),
      I1 => \dividend0_reg[31]_0\(0),
      O => \dividend0[3]_i_2_n_1\
    );
\dividend0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(0),
      Q => dividend0(0),
      R => '0'
    );
\dividend0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(10),
      Q => dividend0(10),
      R => '0'
    );
\dividend0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(11),
      Q => dividend0(11),
      R => '0'
    );
\dividend0_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[7]_i_1_n_1\,
      CO(3) => \dividend0_reg[11]_i_1_n_1\,
      CO(2) => \dividend0_reg[11]_i_1_n_2\,
      CO(1) => \dividend0_reg[11]_i_1_n_3\,
      CO(0) => \dividend0_reg[11]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(11 downto 8),
      S(3 downto 0) => \dividend0_reg[31]_0\(11 downto 8)
    );
\dividend0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(12),
      Q => dividend0(12),
      R => '0'
    );
\dividend0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(13),
      Q => dividend0(13),
      R => '0'
    );
\dividend0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(14),
      Q => dividend0(14),
      R => '0'
    );
\dividend0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(15),
      Q => dividend0(15),
      R => '0'
    );
\dividend0_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[11]_i_1_n_1\,
      CO(3) => \dividend0_reg[15]_i_1_n_1\,
      CO(2) => \dividend0_reg[15]_i_1_n_2\,
      CO(1) => \dividend0_reg[15]_i_1_n_3\,
      CO(0) => \dividend0_reg[15]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(15 downto 12),
      S(3 downto 0) => \dividend0_reg[31]_0\(15 downto 12)
    );
\dividend0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(16),
      Q => dividend0(16),
      R => '0'
    );
\dividend0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(17),
      Q => dividend0(17),
      R => '0'
    );
\dividend0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(18),
      Q => dividend0(18),
      R => '0'
    );
\dividend0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(19),
      Q => dividend0(19),
      R => '0'
    );
\dividend0_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[15]_i_1_n_1\,
      CO(3) => \dividend0_reg[19]_i_1_n_1\,
      CO(2) => \dividend0_reg[19]_i_1_n_2\,
      CO(1) => \dividend0_reg[19]_i_1_n_3\,
      CO(0) => \dividend0_reg[19]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(19 downto 16),
      S(3 downto 0) => \dividend0_reg[31]_0\(19 downto 16)
    );
\dividend0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(1),
      Q => dividend0(1),
      R => '0'
    );
\dividend0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(20),
      Q => dividend0(20),
      R => '0'
    );
\dividend0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(21),
      Q => dividend0(21),
      R => '0'
    );
\dividend0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(22),
      Q => dividend0(22),
      R => '0'
    );
\dividend0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(23),
      Q => dividend0(23),
      R => '0'
    );
\dividend0_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[19]_i_1_n_1\,
      CO(3) => \dividend0_reg[23]_i_1_n_1\,
      CO(2) => \dividend0_reg[23]_i_1_n_2\,
      CO(1) => \dividend0_reg[23]_i_1_n_3\,
      CO(0) => \dividend0_reg[23]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(23 downto 20),
      S(3 downto 0) => \dividend0_reg[31]_0\(23 downto 20)
    );
\dividend0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(24),
      Q => dividend0(24),
      R => '0'
    );
\dividend0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(25),
      Q => dividend0(25),
      R => '0'
    );
\dividend0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(26),
      Q => dividend0(26),
      R => '0'
    );
\dividend0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(27),
      Q => dividend0(27),
      R => '0'
    );
\dividend0_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[23]_i_1_n_1\,
      CO(3) => \dividend0_reg[27]_i_1_n_1\,
      CO(2) => \dividend0_reg[27]_i_1_n_2\,
      CO(1) => \dividend0_reg[27]_i_1_n_3\,
      CO(0) => \dividend0_reg[27]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(27 downto 24),
      S(3 downto 0) => \dividend0_reg[31]_0\(27 downto 24)
    );
\dividend0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(28),
      Q => dividend0(28),
      R => '0'
    );
\dividend0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(29),
      Q => dividend0(29),
      R => '0'
    );
\dividend0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(2),
      Q => dividend0(2),
      R => '0'
    );
\dividend0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(30),
      Q => dividend0(30),
      R => '0'
    );
\dividend0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(31),
      Q => dividend0(31),
      R => '0'
    );
\dividend0_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[27]_i_1_n_1\,
      CO(3) => \^d\(31),
      CO(2) => \NLW_dividend0_reg[31]_i_1_CO_UNCONNECTED\(2),
      CO(1) => \dividend0_reg[31]_i_1_n_3\,
      CO(0) => \dividend0_reg[31]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_dividend0_reg[31]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => \^d\(30 downto 28),
      S(3) => '1',
      S(2 downto 0) => \dividend0_reg[31]_0\(30 downto 28)
    );
\dividend0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(3),
      Q => dividend0(3),
      R => '0'
    );
\dividend0_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dividend0_reg[3]_i_1_n_1\,
      CO(2) => \dividend0_reg[3]_i_1_n_2\,
      CO(1) => \dividend0_reg[3]_i_1_n_3\,
      CO(0) => \dividend0_reg[3]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => DI(0),
      O(3 downto 0) => \^d\(3 downto 0),
      S(3 downto 1) => \dividend0_reg[31]_0\(3 downto 1),
      S(0) => \dividend0[3]_i_2_n_1\
    );
\dividend0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(4),
      Q => dividend0(4),
      R => '0'
    );
\dividend0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(5),
      Q => dividend0(5),
      R => '0'
    );
\dividend0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(6),
      Q => dividend0(6),
      R => '0'
    );
\dividend0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(7),
      Q => dividend0(7),
      R => '0'
    );
\dividend0_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[3]_i_1_n_1\,
      CO(3) => \dividend0_reg[7]_i_1_n_1\,
      CO(2) => \dividend0_reg[7]_i_1_n_2\,
      CO(1) => \dividend0_reg[7]_i_1_n_3\,
      CO(0) => \dividend0_reg[7]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(7 downto 4),
      S(3 downto 0) => \dividend0_reg[31]_0\(7 downto 4)
    );
\dividend0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(8),
      Q => dividend0(8),
      R => '0'
    );
\dividend0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(9),
      Q => dividend0(9),
      R => '0'
    );
\remd_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_12,
      Q => \^remd_reg[9]_0\(0),
      R => '0'
    );
\remd_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_11,
      Q => \^remd_reg[9]_0\(1),
      R => '0'
    );
\remd_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_10,
      Q => \^remd_reg[9]_0\(2),
      R => '0'
    );
\remd_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_9,
      Q => \^remd_reg[9]_0\(3),
      R => '0'
    );
\remd_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_8,
      Q => \^remd_reg[9]_0\(4),
      R => '0'
    );
\remd_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_7,
      Q => \^remd_reg[9]_0\(5),
      R => '0'
    );
\remd_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_6,
      Q => \^remd_reg[9]_0\(6),
      R => '0'
    );
\remd_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_5,
      Q => \^remd_reg[9]_0\(7),
      R => '0'
    );
\remd_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_4,
      Q => \^remd_reg[9]_0\(8),
      R => '0'
    );
\remd_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_3,
      Q => \^remd_reg[9]_0\(9),
      R => '0'
    );
send_frame_urem_3bkb_div_u_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_u_55
     port map (
      E(0) => done0,
      Q(31 downto 0) => dividend0(31 downto 0),
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      \r_stage_reg[0]_0\(0) => start0,
      r_stage_reg_r_29_0 => r_stage_reg_r_29,
      \remd_tmp_reg[9]_0\(9) => send_frame_urem_3bkb_div_u_0_n_3,
      \remd_tmp_reg[9]_0\(8) => send_frame_urem_3bkb_div_u_0_n_4,
      \remd_tmp_reg[9]_0\(7) => send_frame_urem_3bkb_div_u_0_n_5,
      \remd_tmp_reg[9]_0\(6) => send_frame_urem_3bkb_div_u_0_n_6,
      \remd_tmp_reg[9]_0\(5) => send_frame_urem_3bkb_div_u_0_n_7,
      \remd_tmp_reg[9]_0\(4) => send_frame_urem_3bkb_div_u_0_n_8,
      \remd_tmp_reg[9]_0\(3) => send_frame_urem_3bkb_div_u_0_n_9,
      \remd_tmp_reg[9]_0\(2) => send_frame_urem_3bkb_div_u_0_n_10,
      \remd_tmp_reg[9]_0\(1) => send_frame_urem_3bkb_div_u_0_n_11,
      \remd_tmp_reg[9]_0\(0) => send_frame_urem_3bkb_div_u_0_n_12
    );
start0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => Q(0),
      Q => start0,
      R => '0'
    );
\vo_backoff_counter[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8B8B8"
    )
        port map (
      I0 => \vo_backoff_counter_reg[9]\(0),
      I1 => \vo_backoff_counter_reg[0]\,
      I2 => \vo_backoff_counter_reg[0]_0\,
      I3 => \^remd_reg[9]_0\(0),
      I4 => \vo_backoff_counter_reg[9]_0\,
      O => grp_initial_edca_process_fu_240_vo_backoff_counter_o(0)
    );
\vo_backoff_counter[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8B8B8"
    )
        port map (
      I0 => \vo_backoff_counter_reg[9]\(1),
      I1 => \vo_backoff_counter_reg[0]\,
      I2 => \vo_backoff_counter_reg[1]\,
      I3 => \^remd_reg[9]_0\(1),
      I4 => \vo_backoff_counter_reg[9]_0\,
      O => grp_initial_edca_process_fu_240_vo_backoff_counter_o(1)
    );
\vo_backoff_counter[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8B8B8"
    )
        port map (
      I0 => \vo_backoff_counter_reg[9]\(2),
      I1 => \vo_backoff_counter_reg[0]\,
      I2 => \vo_backoff_counter_reg[2]\,
      I3 => \^remd_reg[9]_0\(2),
      I4 => \vo_backoff_counter_reg[9]_0\,
      O => grp_initial_edca_process_fu_240_vo_backoff_counter_o(2)
    );
\vo_backoff_counter[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8B8B8"
    )
        port map (
      I0 => \vo_backoff_counter_reg[9]\(3),
      I1 => \vo_backoff_counter_reg[0]\,
      I2 => \vo_backoff_counter_reg[3]\,
      I3 => \^remd_reg[9]_0\(3),
      I4 => \vo_backoff_counter_reg[9]_0\,
      O => grp_initial_edca_process_fu_240_vo_backoff_counter_o(3)
    );
\vo_backoff_counter[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \vo_backoff_counter[4]_i_2\,
      I1 => \vo_backoff_counter[4]_i_2_0\,
      I2 => ap_return_preg(0),
      I3 => \^remd_reg[9]_0\(4),
      I4 => \vo_backoff_counter_reg[9]_0\,
      O => grp_backoff_vo_fu_153_vo_backoff_counter_o(0)
    );
\vo_backoff_counter[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \vo_backoff_counter[5]_i_2\,
      I1 => \vo_backoff_counter[4]_i_2_0\,
      I2 => ap_return_preg(1),
      I3 => \^remd_reg[9]_0\(5),
      I4 => \vo_backoff_counter_reg[9]_0\,
      O => grp_backoff_vo_fu_153_vo_backoff_counter_o(1)
    );
\vo_backoff_counter[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \vo_backoff_counter[6]_i_2\,
      I1 => \vo_backoff_counter[4]_i_2_0\,
      I2 => ap_return_preg(2),
      I3 => \^remd_reg[9]_0\(6),
      I4 => \vo_backoff_counter_reg[9]_0\,
      O => grp_backoff_vo_fu_153_vo_backoff_counter_o(2)
    );
\vo_backoff_counter[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \vo_backoff_counter[7]_i_2\,
      I1 => \vo_backoff_counter[4]_i_2_0\,
      I2 => ap_return_preg(3),
      I3 => \^remd_reg[9]_0\(7),
      I4 => \vo_backoff_counter_reg[9]_0\,
      O => grp_backoff_vo_fu_153_vo_backoff_counter_o(3)
    );
\vo_backoff_counter[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8B8B8"
    )
        port map (
      I0 => \vo_backoff_counter_reg[9]\(4),
      I1 => \vo_backoff_counter_reg[0]\,
      I2 => \vo_backoff_counter_reg[8]\,
      I3 => \^remd_reg[9]_0\(8),
      I4 => \vo_backoff_counter_reg[9]_0\,
      O => grp_initial_edca_process_fu_240_vo_backoff_counter_o(4)
    );
\vo_backoff_counter[9]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBB888"
    )
        port map (
      I0 => \vo_backoff_counter_reg[9]\(5),
      I1 => \vo_backoff_counter_reg[0]\,
      I2 => \^remd_reg[9]_0\(9),
      I3 => \vo_backoff_counter_reg[9]_0\,
      I4 => \vo_backoff_counter_reg[9]_1\,
      O => grp_initial_edca_process_fu_240_vo_backoff_counter_o(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_9 is
  port (
    grp_phy_txend_confirm_fu_292_be_backoff_counter_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    \remd_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \be_backoff_counter_reg[1]\ : out STD_LOGIC;
    \be_backoff_counter_reg[2]\ : out STD_LOGIC;
    \be_backoff_counter_reg[3]\ : out STD_LOGIC;
    \be_backoff_counter_reg[4]\ : out STD_LOGIC;
    \be_backoff_counter_reg[5]\ : out STD_LOGIC;
    \be_backoff_counter_reg[6]\ : out STD_LOGIC;
    \be_backoff_counter_reg[7]\ : out STD_LOGIC;
    \be_backoff_counter_reg[8]\ : out STD_LOGIC;
    \be_backoff_counter_reg[9]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    \r_stage_reg[32]\ : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \be_backoff_counter_reg[0]\ : in STD_LOGIC;
    \be_backoff_counter[9]_i_7\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \be_backoff_counter_reg[0]_0\ : in STD_LOGIC;
    ap_return_preg : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dividend0_reg[31]_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \divisor0_reg[9]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_9 : entity is "send_frame_urem_3bkb_div";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_9 is
  signal \^d\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dividend0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \dividend0[3]_i_2__5_n_1\ : STD_LOGIC;
  signal \dividend0_reg[11]_i_1__5_n_1\ : STD_LOGIC;
  signal \dividend0_reg[11]_i_1__5_n_2\ : STD_LOGIC;
  signal \dividend0_reg[11]_i_1__5_n_3\ : STD_LOGIC;
  signal \dividend0_reg[11]_i_1__5_n_4\ : STD_LOGIC;
  signal \dividend0_reg[15]_i_1__5_n_1\ : STD_LOGIC;
  signal \dividend0_reg[15]_i_1__5_n_2\ : STD_LOGIC;
  signal \dividend0_reg[15]_i_1__5_n_3\ : STD_LOGIC;
  signal \dividend0_reg[15]_i_1__5_n_4\ : STD_LOGIC;
  signal \dividend0_reg[19]_i_1__5_n_1\ : STD_LOGIC;
  signal \dividend0_reg[19]_i_1__5_n_2\ : STD_LOGIC;
  signal \dividend0_reg[19]_i_1__5_n_3\ : STD_LOGIC;
  signal \dividend0_reg[19]_i_1__5_n_4\ : STD_LOGIC;
  signal \dividend0_reg[23]_i_1__5_n_1\ : STD_LOGIC;
  signal \dividend0_reg[23]_i_1__5_n_2\ : STD_LOGIC;
  signal \dividend0_reg[23]_i_1__5_n_3\ : STD_LOGIC;
  signal \dividend0_reg[23]_i_1__5_n_4\ : STD_LOGIC;
  signal \dividend0_reg[27]_i_1__5_n_1\ : STD_LOGIC;
  signal \dividend0_reg[27]_i_1__5_n_2\ : STD_LOGIC;
  signal \dividend0_reg[27]_i_1__5_n_3\ : STD_LOGIC;
  signal \dividend0_reg[27]_i_1__5_n_4\ : STD_LOGIC;
  signal \dividend0_reg[31]_i_1__5_n_3\ : STD_LOGIC;
  signal \dividend0_reg[31]_i_1__5_n_4\ : STD_LOGIC;
  signal \dividend0_reg[3]_i_1__5_n_1\ : STD_LOGIC;
  signal \dividend0_reg[3]_i_1__5_n_2\ : STD_LOGIC;
  signal \dividend0_reg[3]_i_1__5_n_3\ : STD_LOGIC;
  signal \dividend0_reg[3]_i_1__5_n_4\ : STD_LOGIC;
  signal \dividend0_reg[7]_i_1__5_n_1\ : STD_LOGIC;
  signal \dividend0_reg[7]_i_1__5_n_2\ : STD_LOGIC;
  signal \dividend0_reg[7]_i_1__5_n_3\ : STD_LOGIC;
  signal \dividend0_reg[7]_i_1__5_n_4\ : STD_LOGIC;
  signal divisor0 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal done0 : STD_LOGIC;
  signal \^remd_reg[9]_0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal send_frame_urem_3bkb_div_u_0_n_10 : STD_LOGIC;
  signal send_frame_urem_3bkb_div_u_0_n_11 : STD_LOGIC;
  signal send_frame_urem_3bkb_div_u_0_n_2 : STD_LOGIC;
  signal send_frame_urem_3bkb_div_u_0_n_3 : STD_LOGIC;
  signal send_frame_urem_3bkb_div_u_0_n_4 : STD_LOGIC;
  signal send_frame_urem_3bkb_div_u_0_n_5 : STD_LOGIC;
  signal send_frame_urem_3bkb_div_u_0_n_6 : STD_LOGIC;
  signal send_frame_urem_3bkb_div_u_0_n_7 : STD_LOGIC;
  signal send_frame_urem_3bkb_div_u_0_n_8 : STD_LOGIC;
  signal send_frame_urem_3bkb_div_u_0_n_9 : STD_LOGIC;
  signal start0 : STD_LOGIC;
  signal \NLW_dividend0_reg[31]_i_1__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_dividend0_reg[31]_i_1__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  D(31 downto 0) <= \^d\(31 downto 0);
  \remd_reg[9]_0\(9 downto 0) <= \^remd_reg[9]_0\(9 downto 0);
\be_backoff_counter[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9B919B9B9B919191"
    )
        port map (
      I0 => \be_backoff_counter_reg[0]\,
      I1 => \be_backoff_counter[9]_i_7\(0),
      I2 => \be_backoff_counter_reg[0]_0\,
      I3 => \^remd_reg[9]_0\(0),
      I4 => Q(1),
      I5 => ap_return_preg(0),
      O => grp_phy_txend_confirm_fu_292_be_backoff_counter_o(0)
    );
\be_backoff_counter[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \be_backoff_counter[9]_i_7\(1),
      I1 => \be_backoff_counter_reg[0]_0\,
      I2 => \^remd_reg[9]_0\(1),
      I3 => Q(1),
      I4 => ap_return_preg(1),
      O => \be_backoff_counter_reg[1]\
    );
\be_backoff_counter[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \be_backoff_counter[9]_i_7\(2),
      I1 => \be_backoff_counter_reg[0]_0\,
      I2 => \^remd_reg[9]_0\(2),
      I3 => Q(1),
      I4 => ap_return_preg(2),
      O => \be_backoff_counter_reg[2]\
    );
\be_backoff_counter[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \be_backoff_counter[9]_i_7\(3),
      I1 => \be_backoff_counter_reg[0]_0\,
      I2 => \^remd_reg[9]_0\(3),
      I3 => Q(1),
      I4 => ap_return_preg(3),
      O => \be_backoff_counter_reg[3]\
    );
\be_backoff_counter[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \be_backoff_counter[9]_i_7\(4),
      I1 => \be_backoff_counter_reg[0]_0\,
      I2 => \^remd_reg[9]_0\(4),
      I3 => Q(1),
      I4 => ap_return_preg(4),
      O => \be_backoff_counter_reg[4]\
    );
\be_backoff_counter[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \be_backoff_counter[9]_i_7\(5),
      I1 => \be_backoff_counter_reg[0]_0\,
      I2 => \^remd_reg[9]_0\(5),
      I3 => Q(1),
      I4 => ap_return_preg(5),
      O => \be_backoff_counter_reg[5]\
    );
\be_backoff_counter[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \be_backoff_counter[9]_i_7\(6),
      I1 => \be_backoff_counter_reg[0]_0\,
      I2 => \^remd_reg[9]_0\(6),
      I3 => Q(1),
      I4 => ap_return_preg(6),
      O => \be_backoff_counter_reg[6]\
    );
\be_backoff_counter[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \be_backoff_counter[9]_i_7\(7),
      I1 => \be_backoff_counter_reg[0]_0\,
      I2 => \^remd_reg[9]_0\(7),
      I3 => Q(1),
      I4 => ap_return_preg(7),
      O => \be_backoff_counter_reg[7]\
    );
\be_backoff_counter[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \be_backoff_counter[9]_i_7\(8),
      I1 => \be_backoff_counter_reg[0]_0\,
      I2 => \^remd_reg[9]_0\(8),
      I3 => Q(1),
      I4 => ap_return_preg(8),
      O => \be_backoff_counter_reg[8]\
    );
\be_backoff_counter[9]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \be_backoff_counter[9]_i_7\(9),
      I1 => \be_backoff_counter_reg[0]_0\,
      I2 => \^remd_reg[9]_0\(9),
      I3 => Q(1),
      I4 => ap_return_preg(9),
      O => \be_backoff_counter_reg[9]\
    );
\dividend0[3]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DI(0),
      I1 => \dividend0_reg[31]_0\(0),
      O => \dividend0[3]_i_2__5_n_1\
    );
\dividend0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(0),
      Q => dividend0(0),
      R => '0'
    );
\dividend0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(10),
      Q => dividend0(10),
      R => '0'
    );
\dividend0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(11),
      Q => dividend0(11),
      R => '0'
    );
\dividend0_reg[11]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[7]_i_1__5_n_1\,
      CO(3) => \dividend0_reg[11]_i_1__5_n_1\,
      CO(2) => \dividend0_reg[11]_i_1__5_n_2\,
      CO(1) => \dividend0_reg[11]_i_1__5_n_3\,
      CO(0) => \dividend0_reg[11]_i_1__5_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(11 downto 8),
      S(3 downto 0) => \dividend0_reg[31]_0\(11 downto 8)
    );
\dividend0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(12),
      Q => dividend0(12),
      R => '0'
    );
\dividend0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(13),
      Q => dividend0(13),
      R => '0'
    );
\dividend0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(14),
      Q => dividend0(14),
      R => '0'
    );
\dividend0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(15),
      Q => dividend0(15),
      R => '0'
    );
\dividend0_reg[15]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[11]_i_1__5_n_1\,
      CO(3) => \dividend0_reg[15]_i_1__5_n_1\,
      CO(2) => \dividend0_reg[15]_i_1__5_n_2\,
      CO(1) => \dividend0_reg[15]_i_1__5_n_3\,
      CO(0) => \dividend0_reg[15]_i_1__5_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(15 downto 12),
      S(3 downto 0) => \dividend0_reg[31]_0\(15 downto 12)
    );
\dividend0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(16),
      Q => dividend0(16),
      R => '0'
    );
\dividend0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(17),
      Q => dividend0(17),
      R => '0'
    );
\dividend0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(18),
      Q => dividend0(18),
      R => '0'
    );
\dividend0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(19),
      Q => dividend0(19),
      R => '0'
    );
\dividend0_reg[19]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[15]_i_1__5_n_1\,
      CO(3) => \dividend0_reg[19]_i_1__5_n_1\,
      CO(2) => \dividend0_reg[19]_i_1__5_n_2\,
      CO(1) => \dividend0_reg[19]_i_1__5_n_3\,
      CO(0) => \dividend0_reg[19]_i_1__5_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(19 downto 16),
      S(3 downto 0) => \dividend0_reg[31]_0\(19 downto 16)
    );
\dividend0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(1),
      Q => dividend0(1),
      R => '0'
    );
\dividend0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(20),
      Q => dividend0(20),
      R => '0'
    );
\dividend0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(21),
      Q => dividend0(21),
      R => '0'
    );
\dividend0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(22),
      Q => dividend0(22),
      R => '0'
    );
\dividend0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(23),
      Q => dividend0(23),
      R => '0'
    );
\dividend0_reg[23]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[19]_i_1__5_n_1\,
      CO(3) => \dividend0_reg[23]_i_1__5_n_1\,
      CO(2) => \dividend0_reg[23]_i_1__5_n_2\,
      CO(1) => \dividend0_reg[23]_i_1__5_n_3\,
      CO(0) => \dividend0_reg[23]_i_1__5_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(23 downto 20),
      S(3 downto 0) => \dividend0_reg[31]_0\(23 downto 20)
    );
\dividend0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(24),
      Q => dividend0(24),
      R => '0'
    );
\dividend0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(25),
      Q => dividend0(25),
      R => '0'
    );
\dividend0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(26),
      Q => dividend0(26),
      R => '0'
    );
\dividend0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(27),
      Q => dividend0(27),
      R => '0'
    );
\dividend0_reg[27]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[23]_i_1__5_n_1\,
      CO(3) => \dividend0_reg[27]_i_1__5_n_1\,
      CO(2) => \dividend0_reg[27]_i_1__5_n_2\,
      CO(1) => \dividend0_reg[27]_i_1__5_n_3\,
      CO(0) => \dividend0_reg[27]_i_1__5_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(27 downto 24),
      S(3 downto 0) => \dividend0_reg[31]_0\(27 downto 24)
    );
\dividend0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(28),
      Q => dividend0(28),
      R => '0'
    );
\dividend0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(29),
      Q => dividend0(29),
      R => '0'
    );
\dividend0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(2),
      Q => dividend0(2),
      R => '0'
    );
\dividend0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(30),
      Q => dividend0(30),
      R => '0'
    );
\dividend0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(31),
      Q => dividend0(31),
      R => '0'
    );
\dividend0_reg[31]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[27]_i_1__5_n_1\,
      CO(3) => \^d\(31),
      CO(2) => \NLW_dividend0_reg[31]_i_1__5_CO_UNCONNECTED\(2),
      CO(1) => \dividend0_reg[31]_i_1__5_n_3\,
      CO(0) => \dividend0_reg[31]_i_1__5_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_dividend0_reg[31]_i_1__5_O_UNCONNECTED\(3),
      O(2 downto 0) => \^d\(30 downto 28),
      S(3) => '1',
      S(2 downto 0) => \dividend0_reg[31]_0\(30 downto 28)
    );
\dividend0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(3),
      Q => dividend0(3),
      R => '0'
    );
\dividend0_reg[3]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dividend0_reg[3]_i_1__5_n_1\,
      CO(2) => \dividend0_reg[3]_i_1__5_n_2\,
      CO(1) => \dividend0_reg[3]_i_1__5_n_3\,
      CO(0) => \dividend0_reg[3]_i_1__5_n_4\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => DI(0),
      O(3 downto 0) => \^d\(3 downto 0),
      S(3 downto 1) => \dividend0_reg[31]_0\(3 downto 1),
      S(0) => \dividend0[3]_i_2__5_n_1\
    );
\dividend0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(4),
      Q => dividend0(4),
      R => '0'
    );
\dividend0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(5),
      Q => dividend0(5),
      R => '0'
    );
\dividend0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(6),
      Q => dividend0(6),
      R => '0'
    );
\dividend0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(7),
      Q => dividend0(7),
      R => '0'
    );
\dividend0_reg[7]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[3]_i_1__5_n_1\,
      CO(3) => \dividend0_reg[7]_i_1__5_n_1\,
      CO(2) => \dividend0_reg[7]_i_1__5_n_2\,
      CO(1) => \dividend0_reg[7]_i_1__5_n_3\,
      CO(0) => \dividend0_reg[7]_i_1__5_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(7 downto 4),
      S(3 downto 0) => \dividend0_reg[31]_0\(7 downto 4)
    );
\dividend0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(8),
      Q => dividend0(8),
      R => '0'
    );
\dividend0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(9),
      Q => dividend0(9),
      R => '0'
    );
\divisor0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[9]_0\(0),
      Q => divisor0(1),
      R => '0'
    );
\divisor0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[9]_0\(1),
      Q => divisor0(2),
      R => '0'
    );
\divisor0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[9]_0\(2),
      Q => divisor0(3),
      R => '0'
    );
\divisor0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[9]_0\(3),
      Q => divisor0(4),
      R => '0'
    );
\divisor0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[9]_0\(4),
      Q => divisor0(5),
      R => '0'
    );
\divisor0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[9]_0\(5),
      Q => divisor0(6),
      R => '0'
    );
\divisor0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[9]_0\(6),
      Q => divisor0(7),
      R => '0'
    );
\divisor0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[9]_0\(7),
      Q => divisor0(8),
      R => '0'
    );
\divisor0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[9]_0\(8),
      Q => divisor0(9),
      R => '0'
    );
\remd_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_11,
      Q => \^remd_reg[9]_0\(0),
      R => '0'
    );
\remd_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_10,
      Q => \^remd_reg[9]_0\(1),
      R => '0'
    );
\remd_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_9,
      Q => \^remd_reg[9]_0\(2),
      R => '0'
    );
\remd_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_8,
      Q => \^remd_reg[9]_0\(3),
      R => '0'
    );
\remd_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_7,
      Q => \^remd_reg[9]_0\(4),
      R => '0'
    );
\remd_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_6,
      Q => \^remd_reg[9]_0\(5),
      R => '0'
    );
\remd_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_5,
      Q => \^remd_reg[9]_0\(6),
      R => '0'
    );
\remd_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_4,
      Q => \^remd_reg[9]_0\(7),
      R => '0'
    );
\remd_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_3,
      Q => \^remd_reg[9]_0\(8),
      R => '0'
    );
\remd_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => send_frame_urem_3bkb_div_u_0_n_2,
      Q => \^remd_reg[9]_0\(9),
      R => '0'
    );
send_frame_urem_3bkb_div_u_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_u_10
     port map (
      E(0) => done0,
      Q(9) => send_frame_urem_3bkb_div_u_0_n_2,
      Q(8) => send_frame_urem_3bkb_div_u_0_n_3,
      Q(7) => send_frame_urem_3bkb_div_u_0_n_4,
      Q(6) => send_frame_urem_3bkb_div_u_0_n_5,
      Q(5) => send_frame_urem_3bkb_div_u_0_n_6,
      Q(4) => send_frame_urem_3bkb_div_u_0_n_7,
      Q(3) => send_frame_urem_3bkb_div_u_0_n_8,
      Q(2) => send_frame_urem_3bkb_div_u_0_n_9,
      Q(1) => send_frame_urem_3bkb_div_u_0_n_10,
      Q(0) => send_frame_urem_3bkb_div_u_0_n_11,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      \dividend0_reg[31]_0\(31 downto 0) => dividend0(31 downto 0),
      \divisor0_reg[9]_0\(8 downto 0) => divisor0(9 downto 1),
      \r_stage_reg[0]_0\(0) => start0,
      \r_stage_reg[32]_0\ => \r_stage_reg[32]\
    );
start0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => Q(0),
      Q => start0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_slot_boundary_timing is
  port (
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC;
    \idle_waited_reg_341_reg[0]\ : out STD_LOGIC;
    grp_slot_boundary_timing_fu_202_ap_done : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_block_state14_on_subcall_done : in STD_LOGIC;
    grp_fu_211_p2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_phy_txend_confirm_fu_292_ap_start_reg : in STD_LOGIC;
    grp_slot_boundary_timing_fu_202_ap_start_reg : in STD_LOGIC;
    idle_waited_reg_341 : in STD_LOGIC;
    idle_waited_0_reg_107 : in STD_LOGIC;
    medium_state : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_slot_boundary_timing;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_slot_boundary_timing is
  signal \ap_CS_fsm[0]_i_2_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal ap_return_preg : STD_LOGIC;
  signal \^grp_slot_boundary_timing_fu_202_ap_done\ : STD_LOGIC;
  signal grp_slot_boundary_timing_fu_202_ap_return : STD_LOGIC;
  signal grp_start_timer_fu_53_ap_start_reg : STD_LOGIC;
  signal grp_start_timer_fu_53_n_13 : STD_LOGIC;
  signal grp_start_timer_fu_53_n_14 : STD_LOGIC;
  signal grp_start_timer_fu_53_n_15 : STD_LOGIC;
  signal icmp_ln187_reg_94 : STD_LOGIC;
  signal \icmp_ln187_reg_94[0]_i_1_n_1\ : STD_LOGIC;
  signal icmp_ln203_reg_98 : STD_LOGIC;
  signal \icmp_ln203_reg_98[0]_i_1_n_1\ : STD_LOGIC;
  signal icmp_ln213_reg_102 : STD_LOGIC;
  signal \icmp_ln213_reg_102[0]_i_1_n_1\ : STD_LOGIC;
  signal \idle_waiting_write_a_reg_28_reg_n_1_[0]\ : STD_LOGIC;
  signal sifs_timeout_1_reg_122 : STD_LOGIC;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \icmp_ln187_reg_94[0]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \icmp_ln213_reg_102[0]_i_1\ : label is "soft_lutpair302";
begin
  grp_slot_boundary_timing_fu_202_ap_done <= \^grp_slot_boundary_timing_fu_202_ap_done\;
\ap_CS_fsm[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => icmp_ln213_reg_102,
      I1 => sifs_timeout_1_reg_122,
      I2 => icmp_ln203_reg_98,
      I3 => icmp_ln187_reg_94,
      O => \ap_CS_fsm[0]_i_2_n_1\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^grp_slot_boundary_timing_fu_202_ap_done\,
      Q => \ap_CS_fsm_reg_n_1_[0]\,
      S => ap_rst
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => ap_rst
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => ap_rst
    );
\ap_return_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_slot_boundary_timing_fu_202_ap_return,
      Q => ap_return_preg,
      R => ap_rst
    );
grp_start_timer_fu_53: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_timer
     port map (
      D(4 downto 1) => ap_NS_fsm(5 downto 2),
      D(0) => \^grp_slot_boundary_timing_fu_202_ap_done\,
      Q(3 downto 0) => Q(3 downto 0),
      \ap_CS_fsm_reg[0]_0\ => \ap_CS_fsm_reg[0]_0\,
      \ap_CS_fsm_reg[1]_0\ => \ap_CS_fsm_reg[1]\,
      \ap_CS_fsm_reg[2]_0\(2 downto 0) => D(2 downto 0),
      \ap_CS_fsm_reg[3]\ => grp_start_timer_fu_53_n_13,
      \ap_CS_fsm_reg[3]_0\ => grp_start_timer_fu_53_n_14,
      ap_block_state14_on_subcall_done => ap_block_state14_on_subcall_done,
      ap_clk => ap_clk,
      ap_return_preg => ap_return_preg,
      \ap_return_preg_reg[0]_0\(4) => ap_CS_fsm_state6,
      \ap_return_preg_reg[0]_0\(3) => ap_CS_fsm_state5,
      \ap_return_preg_reg[0]_0\(2) => ap_CS_fsm_state4,
      \ap_return_preg_reg[0]_0\(1) => ap_CS_fsm_state3,
      \ap_return_preg_reg[0]_0\(0) => \ap_CS_fsm_reg_n_1_[0]\,
      \ap_return_preg_reg[0]_1\ => \ap_CS_fsm[0]_i_2_n_1\,
      ap_rst => ap_rst,
      grp_fu_211_p2 => grp_fu_211_p2,
      grp_phy_txend_confirm_fu_292_ap_start_reg => grp_phy_txend_confirm_fu_292_ap_start_reg,
      grp_slot_boundary_timing_fu_202_ap_return => grp_slot_boundary_timing_fu_202_ap_return,
      grp_slot_boundary_timing_fu_202_ap_start_reg => grp_slot_boundary_timing_fu_202_ap_start_reg,
      grp_slot_boundary_timing_fu_202_ap_start_reg_reg => grp_start_timer_fu_53_n_15,
      grp_start_timer_fu_53_ap_start_reg => grp_start_timer_fu_53_ap_start_reg,
      icmp_ln187_reg_94 => icmp_ln187_reg_94,
      icmp_ln203_reg_98 => icmp_ln203_reg_98,
      icmp_ln213_reg_102 => icmp_ln213_reg_102,
      idle_waited_0_reg_107 => idle_waited_0_reg_107,
      idle_waited_reg_341 => idle_waited_reg_341,
      \idle_waited_reg_341_reg[0]\ => \idle_waited_reg_341_reg[0]\,
      \idle_waiting_write_a_reg_28_reg[0]\ => \idle_waiting_write_a_reg_28_reg_n_1_[0]\,
      medium_state(0) => medium_state(0),
      sifs_timeout_1_reg_122 => sifs_timeout_1_reg_122
    );
grp_start_timer_fu_53_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_start_timer_fu_53_n_15,
      Q => grp_start_timer_fu_53_ap_start_reg,
      R => ap_rst
    );
\icmp_ln187_reg_94[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => icmp_ln187_reg_94,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => grp_slot_boundary_timing_fu_202_ap_start_reg,
      O => \icmp_ln187_reg_94[0]_i_1_n_1\
    );
\icmp_ln187_reg_94_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln187_reg_94[0]_i_1_n_1\,
      Q => icmp_ln187_reg_94,
      R => '0'
    );
\icmp_ln203_reg_98[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => icmp_ln203_reg_98,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => grp_slot_boundary_timing_fu_202_ap_start_reg,
      O => \icmp_ln203_reg_98[0]_i_1_n_1\
    );
\icmp_ln203_reg_98_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln203_reg_98[0]_i_1_n_1\,
      Q => icmp_ln203_reg_98,
      R => '0'
    );
\icmp_ln213_reg_102[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => Q(3),
      I1 => grp_slot_boundary_timing_fu_202_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => icmp_ln213_reg_102,
      O => \icmp_ln213_reg_102[0]_i_1_n_1\
    );
\icmp_ln213_reg_102_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln213_reg_102[0]_i_1_n_1\,
      Q => icmp_ln213_reg_102,
      R => '0'
    );
\idle_waiting_write_a_reg_28_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_start_timer_fu_53_n_14,
      Q => \idle_waiting_write_a_reg_28_reg_n_1_[0]\,
      R => '0'
    );
\sifs_timeout_1_reg_122_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_start_timer_fu_53_n_13,
      Q => sifs_timeout_1_reg_122,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_slot_boundary_timing_26 is
  port (
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC;
    \idle_waited_reg_343_reg[0]\ : out STD_LOGIC;
    \idle_waiting_write_a_reg_28_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_block_state14_on_subcall_done : in STD_LOGIC;
    grp_slot_boundary_timing_fu_204_ap_start_reg_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_initial_edca_process_fu_240_ap_start_reg : in STD_LOGIC;
    grp_slot_boundary_timing_fu_204_ap_start_reg : in STD_LOGIC;
    idle_waited_reg_343 : in STD_LOGIC;
    idle_waited_0_reg_109 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    medium_state : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_slot_boundary_timing_26 : entity is "slot_boundary_timing";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_slot_boundary_timing_26;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_slot_boundary_timing_26 is
  signal \ap_CS_fsm_reg_n_1_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ap_return_preg : STD_LOGIC;
  signal grp_slot_boundary_timing_fu_204_ap_done : STD_LOGIC;
  signal grp_slot_boundary_timing_fu_204_ap_ready : STD_LOGIC;
  signal grp_slot_boundary_timing_fu_204_ap_return : STD_LOGIC;
  signal grp_start_timer_fu_53_ap_start_reg : STD_LOGIC;
  signal grp_start_timer_fu_53_n_4 : STD_LOGIC;
  signal grp_start_timer_fu_53_n_5 : STD_LOGIC;
  signal \idle_waiting_write_a_reg_28_reg_n_1_[0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__10\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__2\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1\ : label is "soft_lutpair28";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute SOFT_HLUTNM of \idle_waited_reg_343[0]_i_2\ : label is "soft_lutpair28";
begin
\ap_CS_fsm[0]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[0]\,
      I1 => grp_slot_boundary_timing_fu_204_ap_start_reg,
      I2 => grp_slot_boundary_timing_fu_204_ap_ready,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F88888888"
    )
        port map (
      I0 => grp_slot_boundary_timing_fu_204_ap_start_reg_reg,
      I1 => ap_block_state14_on_subcall_done,
      I2 => grp_slot_boundary_timing_fu_204_ap_ready,
      I3 => grp_slot_boundary_timing_fu_204_ap_start_reg,
      I4 => \ap_CS_fsm_reg_n_1_[0]\,
      I5 => Q(3),
      O => D(3)
    );
\ap_CS_fsm[1]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F88888888"
    )
        port map (
      I0 => grp_initial_edca_process_fu_240_ap_start_reg,
      I1 => Q(0),
      I2 => grp_slot_boundary_timing_fu_204_ap_ready,
      I3 => grp_slot_boundary_timing_fu_204_ap_start_reg,
      I4 => \ap_CS_fsm_reg_n_1_[0]\,
      I5 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F200"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[0]\,
      I1 => grp_slot_boundary_timing_fu_204_ap_start_reg,
      I2 => grp_slot_boundary_timing_fu_204_ap_ready,
      I3 => Q(1),
      O => D(1)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEEEAEA"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => grp_slot_boundary_timing_fu_204_ap_ready,
      I3 => grp_slot_boundary_timing_fu_204_ap_start_reg,
      I4 => \ap_CS_fsm_reg_n_1_[0]\,
      O => D(2)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_1_[0]\,
      S => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => grp_slot_boundary_timing_fu_204_ap_ready,
      R => ap_rst
    );
\ap_return_preg[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \idle_waiting_write_a_reg_28_reg_n_1_[0]\,
      I1 => grp_slot_boundary_timing_fu_204_ap_ready,
      I2 => ap_return_preg,
      O => grp_slot_boundary_timing_fu_204_ap_return
    );
\ap_return_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_slot_boundary_timing_fu_204_ap_return,
      Q => ap_return_preg,
      R => ap_rst
    );
grp_slot_boundary_timing_fu_204_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD5D5D5FFC0C0C0"
    )
        port map (
      I0 => grp_slot_boundary_timing_fu_204_ap_ready,
      I1 => ap_block_state14_on_subcall_done,
      I2 => grp_slot_boundary_timing_fu_204_ap_start_reg_reg,
      I3 => Q(0),
      I4 => grp_initial_edca_process_fu_240_ap_start_reg,
      I5 => grp_slot_boundary_timing_fu_204_ap_start_reg,
      O => \ap_CS_fsm_reg[5]_0\
    );
grp_start_timer_fu_53: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_timer_50
     port map (
      D(2) => ap_NS_fsm(5),
      D(1 downto 0) => ap_NS_fsm(2 downto 1),
      Q(2) => ap_CS_fsm_state3,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_1_[0]\,
      \ap_CS_fsm_reg[1]_0\(0) => Q(3),
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      grp_slot_boundary_timing_fu_204_ap_start_reg => grp_slot_boundary_timing_fu_204_ap_start_reg,
      grp_slot_boundary_timing_fu_204_ap_start_reg_reg => grp_start_timer_fu_53_n_5,
      grp_start_timer_fu_53_ap_start_reg => grp_start_timer_fu_53_ap_start_reg,
      \idle_waiting_write_a_reg_28_reg[0]\ => grp_start_timer_fu_53_n_4,
      \idle_waiting_write_a_reg_28_reg[0]_0\ => \idle_waiting_write_a_reg_28_reg_n_1_[0]\,
      medium_state(0) => medium_state(0)
    );
grp_start_timer_fu_53_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_start_timer_fu_53_n_5,
      Q => grp_start_timer_fu_53_ap_start_reg,
      R => ap_rst
    );
\idle_waited_0_reg_109[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACFCFCFAAC0C0C0"
    )
        port map (
      I0 => grp_slot_boundary_timing_fu_204_ap_return,
      I1 => idle_waited_reg_343,
      I2 => Q(2),
      I3 => Q(3),
      I4 => grp_slot_boundary_timing_fu_204_ap_done,
      I5 => idle_waited_0_reg_109,
      O => \idle_waited_reg_343_reg[0]\
    );
\idle_waited_reg_343[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \idle_waiting_write_a_reg_28_reg_n_1_[0]\,
      I1 => grp_slot_boundary_timing_fu_204_ap_ready,
      I2 => ap_return_preg,
      I3 => grp_slot_boundary_timing_fu_204_ap_done,
      I4 => Q(1),
      I5 => idle_waited_reg_343,
      O => \idle_waiting_write_a_reg_28_reg[0]_0\
    );
\idle_waited_reg_343[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => grp_slot_boundary_timing_fu_204_ap_ready,
      I1 => grp_slot_boundary_timing_fu_204_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      O => grp_slot_boundary_timing_fu_204_ap_done
    );
\idle_waiting_write_a_reg_28_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_start_timer_fu_53_n_4,
      Q => \idle_waiting_write_a_reg_28_reg_n_1_[0]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_tx is
  port (
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : out STD_LOGIC;
    grp_start_tx_fu_117_ap_done : out STD_LOGIC;
    \available_spaces_vi_reg[0]\ : out STD_LOGIC;
    \available_spaces_be_reg[0]\ : out STD_LOGIC;
    \available_spaces_bk_reg[0]\ : out STD_LOGIC;
    \available_spaces_vo_reg[0]\ : out STD_LOGIC;
    grp_phy_txend_confirm_fu_292_frame_to_transfer_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \bk1_0_reg_340_reg[6]\ : out STD_LOGIC;
    \vo_0_reg_260_reg[6]\ : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \mul_ln153_reg_1226_reg[-1111111106]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \mul_ln127_reg_1242_reg[-1111111105]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_phy_txend_confirm_fu_292_edca_queues_ce0 : out STD_LOGIC;
    \mul_ln140_reg_1234_reg[-1111111106]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mul_ln140_reg_1234_reg[-1111111105]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \mul_ln153_reg_1226_reg[-1111111105]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[17]\ : out STD_LOGIC;
    \available_spaces_bk_reg[2]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]\ : out STD_LOGIC;
    \available_spaces_bk_reg[1]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_6\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_7\ : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \available_spaces_vo_s_reg_1136_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_0\ : out STD_LOGIC;
    \available_spaces_vo_reg[2]\ : out STD_LOGIC;
    \write_pointer_vo_reg[1]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_1\ : out STD_LOGIC;
    \available_spaces_vi_s_reg_1125_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_2\ : out STD_LOGIC;
    \available_spaces_vi_reg[2]\ : out STD_LOGIC;
    \write_pointer_vi_reg[1]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_3\ : out STD_LOGIC;
    \available_spaces_be_reg[2]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_4\ : out STD_LOGIC;
    \available_spaces_be_s_reg_1114_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_5\ : out STD_LOGIC;
    \write_pointer_be_reg[1]\ : out STD_LOGIC;
    \available_spaces_bk_s_reg_1103_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_6\ : out STD_LOGIC;
    \write_pointer_bk_reg[1]\ : out STD_LOGIC;
    mac_frame_we0 : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_7\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_ready : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[13]_8\ : out STD_LOGIC;
    current_txop_holder_o : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \idle_waited_0_reg_107_reg[0]\ : out STD_LOGIC;
    \read_pointer_vi_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \read_pointer_vo_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \read_pointer_be_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \read_pointer_bk_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[13]_9\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_10\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_11\ : out STD_LOGIC;
    \ap_CS_fsm_reg[16]\ : out STD_LOGIC;
    ap_rst : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    available_spaces_vo : in STD_LOGIC_VECTOR ( 2 downto 0 );
    available_spaces_vi : in STD_LOGIC_VECTOR ( 2 downto 0 );
    available_spaces_be : in STD_LOGIC_VECTOR ( 2 downto 0 );
    available_spaces_bk : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_start_tx_fu_117_ap_start_reg : in STD_LOGIC;
    ram_reg : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_i_37 : in STD_LOGIC;
    ram_reg_i_33 : in STD_LOGIC;
    ap_NS_fsm118_out : in STD_LOGIC;
    \available_spaces_bk_reg[2]_0\ : in STD_LOGIC;
    \available_spaces_bk_reg[2]_1\ : in STD_LOGIC;
    \available_spaces_bk_reg[1]_0\ : in STD_LOGIC;
    \read_pointer_bk_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    grp_initial_edca_process_fu_240_read_pointer_bk_o_ap_vld : in STD_LOGIC;
    \read_pointer_bk_load_reg_1191_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_initial_edca_process_fu_240_read_pointer_be_o_ap_vld : in STD_LOGIC;
    \read_pointer_be_reg[1]\ : in STD_LOGIC;
    \read_pointer_be_load_reg_1196_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \read_pointer_vi_reg[1]\ : in STD_LOGIC;
    \read_pointer_vi_reg[1]_0\ : in STD_LOGIC;
    \read_pointer_vi_load_reg_1201_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \read_pointer_vo_reg[0]_0\ : in STD_LOGIC;
    grp_initial_edca_process_fu_240_read_pointer_vo_o_ap_vld : in STD_LOGIC;
    \read_pointer_vo_load_reg_1206_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    grp_initial_edca_process_fu_240_available_spaces_vo_o : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_start_tx_fu_119_available_spaces_vo_o : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_initial_edca_process_fu_240_available_spaces_vo_o_ap_vld : in STD_LOGIC;
    write_pointer_vo : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \write_pointer_bk_reg[1]_0\ : in STD_LOGIC;
    grp_initial_edca_process_fu_240_write_pointer_vo_o : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_initial_edca_process_fu_240_available_spaces_vi_o : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_start_tx_fu_119_available_spaces_vi_o : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_initial_edca_process_fu_240_available_spaces_vi_o_ap_vld : in STD_LOGIC;
    write_pointer_vi : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_initial_edca_process_fu_240_write_pointer_vi_o : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_initial_edca_process_fu_240_available_spaces_be_o : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_start_tx_fu_119_available_spaces_be_o : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_initial_edca_process_fu_240_available_spaces_be_o_ap_vld : in STD_LOGIC;
    grp_initial_edca_process_fu_240_write_pointer_be_o : in STD_LOGIC_VECTOR ( 1 downto 0 );
    write_pointer_be : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_initial_edca_process_fu_240_available_spaces_bk_o : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_start_tx_fu_119_available_spaces_bk_o : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_initial_edca_process_fu_240_available_spaces_bk_o_ap_vld : in STD_LOGIC;
    grp_initial_edca_process_fu_240_write_pointer_bk_o : in STD_LOGIC_VECTOR ( 1 downto 0 );
    write_pointer_bk : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_initial_edca_process_fu_240_read_pointer_vo_o : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_5 : in STD_LOGIC;
    grp_initial_edca_process_fu_240_read_pointer_vi_o : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_initial_edca_process_fu_240_read_pointer_be_o : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_initial_edca_process_fu_240_read_pointer_bk_o : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mac_frame_we0_0 : in STD_LOGIC;
    mac_frame_we0_1 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    grp_initial_edca_process_fu_240_edca_queues_we0 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    grp_phy_txend_confirm_fu_292_ap_start_reg_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    idle_waited_0_reg_107 : in STD_LOGIC;
    grp_phy_txend_confirm_fu_292_ap_start_reg : in STD_LOGIC;
    grp_phy_txend_confirm_fu_292_ap_start_reg0 : in STD_LOGIC;
    current_txop_holder_o_1_sp_1 : in STD_LOGIC;
    \current_txop_holder_o[2]\ : in STD_LOGIC;
    \current_txop_holder_o[1]_0\ : in STD_LOGIC;
    \available_spaces_vo_reg[2]_0\ : in STD_LOGIC;
    \available_spaces_vi_reg[2]_0\ : in STD_LOGIC;
    \available_spaces_be_reg[0]_0\ : in STD_LOGIC;
    current_txop_holder_3_reg_382 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_tx;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_tx is
  signal add_ln368_reg_90 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \add_ln368_reg_90[0]_i_1__0_n_1\ : STD_LOGIC;
  signal \add_ln368_reg_90[1]_i_1__0_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal current_txop_holder_o_1_sn_1 : STD_LOGIC;
  signal grp_enqueue_dequeue_fram_fu_44_ap_start_reg : STD_LOGIC;
  signal grp_enqueue_dequeue_fram_fu_44_n_38 : STD_LOGIC;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
begin
  current_txop_holder_o_1_sn_1 <= current_txop_holder_o_1_sp_1;
\add_ln368_reg_90[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => current_txop_holder_3_reg_382(0),
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => grp_start_tx_fu_117_ap_start_reg,
      I3 => add_ln368_reg_90(0),
      O => \add_ln368_reg_90[0]_i_1__0_n_1\
    );
\add_ln368_reg_90[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF9000"
    )
        port map (
      I0 => current_txop_holder_3_reg_382(0),
      I1 => current_txop_holder_3_reg_382(1),
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => grp_start_tx_fu_117_ap_start_reg,
      I4 => add_ln368_reg_90(1),
      O => \add_ln368_reg_90[1]_i_1__0_n_1\
    );
\add_ln368_reg_90_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln368_reg_90[0]_i_1__0_n_1\,
      Q => add_ln368_reg_90(0),
      R => '0'
    );
\add_ln368_reg_90_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln368_reg_90[1]_i_1__0_n_1\,
      Q => add_ln368_reg_90(1),
      R => '0'
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_1_[0]\,
      S => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst
    );
grp_enqueue_dequeue_fram_fu_44: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_enqueue_dequeue_fram
     port map (
      ADDRARDADDR(5 downto 0) => ADDRARDADDR(5 downto 0),
      D(1 downto 0) => ap_NS_fsm(1 downto 0),
      O(1 downto 0) => O(1 downto 0),
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_1_[0]\,
      add_ln368_reg_90(1 downto 0) => add_ln368_reg_90(1 downto 0),
      \ap_CS_fsm_reg[13]_0\ => \ap_CS_fsm_reg[13]\,
      \ap_CS_fsm_reg[13]_1\ => \ap_CS_fsm_reg[13]_0\,
      \ap_CS_fsm_reg[13]_10\ => \ap_CS_fsm_reg[13]_9\,
      \ap_CS_fsm_reg[13]_11\ => \ap_CS_fsm_reg[13]_10\,
      \ap_CS_fsm_reg[13]_12\ => \ap_CS_fsm_reg[13]_11\,
      \ap_CS_fsm_reg[13]_2\ => \ap_CS_fsm_reg[13]_1\,
      \ap_CS_fsm_reg[13]_3\ => \ap_CS_fsm_reg[13]_2\,
      \ap_CS_fsm_reg[13]_4\ => \ap_CS_fsm_reg[13]_3\,
      \ap_CS_fsm_reg[13]_5\ => \ap_CS_fsm_reg[13]_4\,
      \ap_CS_fsm_reg[13]_6\ => \ap_CS_fsm_reg[13]_5\,
      \ap_CS_fsm_reg[13]_7\ => \ap_CS_fsm_reg[13]_6\,
      \ap_CS_fsm_reg[13]_8\(1 downto 0) => \ap_CS_fsm_reg[13]_7\(1 downto 0),
      \ap_CS_fsm_reg[13]_9\ => \ap_CS_fsm_reg[13]_8\,
      \ap_CS_fsm_reg[16]_0\ => \ap_CS_fsm_reg[16]\,
      \ap_CS_fsm_reg[17]_0\ => grp_enqueue_dequeue_fram_fu_44_n_38,
      \ap_CS_fsm_reg[17]_1\ => \ap_CS_fsm_reg[17]\,
      \ap_CS_fsm_reg[1]_0\ => \ap_CS_fsm_reg[1]_0\,
      \ap_CS_fsm_reg[2]_0\ => \ap_CS_fsm_reg[2]\,
      \ap_CS_fsm_reg[3]_0\ => \ap_CS_fsm_reg[3]\,
      \ap_CS_fsm_reg[4]_0\(4 downto 0) => \ap_CS_fsm_reg[4]\(4 downto 0),
      \ap_CS_fsm_reg[5]_0\ => \ap_CS_fsm_reg[5]\,
      \ap_CS_fsm_reg[5]_1\ => \ap_CS_fsm_reg[5]_0\,
      \ap_CS_fsm_reg[5]_2\ => \ap_CS_fsm_reg[5]_1\,
      \ap_CS_fsm_reg[5]_3\ => \ap_CS_fsm_reg[5]_2\,
      \ap_CS_fsm_reg[5]_4\ => \ap_CS_fsm_reg[5]_3\,
      \ap_CS_fsm_reg[5]_5\ => \ap_CS_fsm_reg[5]_4\,
      \ap_CS_fsm_reg[5]_6\ => \ap_CS_fsm_reg[5]_5\,
      \ap_CS_fsm_reg[5]_7\ => \ap_CS_fsm_reg[5]_6\,
      \ap_CS_fsm_reg[5]_8\ => \ap_CS_fsm_reg[5]_7\,
      \ap_CS_fsm_reg[7]_0\ => \ap_CS_fsm_reg[7]\,
      ap_NS_fsm118_out => ap_NS_fsm118_out,
      ap_clk => ap_clk,
      ap_ready => ap_ready,
      ap_rst => ap_rst,
      ap_start => ap_start,
      available_spaces_be(2 downto 0) => available_spaces_be(2 downto 0),
      \available_spaces_be_reg[0]\ => \available_spaces_be_reg[0]\,
      \available_spaces_be_reg[0]_0\ => \available_spaces_be_reg[0]_0\,
      \available_spaces_be_reg[2]\ => \available_spaces_be_reg[2]\,
      \available_spaces_be_s_reg_1114_reg[0]_0\ => \available_spaces_be_s_reg_1114_reg[0]\,
      available_spaces_bk(2 downto 0) => available_spaces_bk(2 downto 0),
      \available_spaces_bk_reg[0]\ => \available_spaces_bk_reg[0]\,
      \available_spaces_bk_reg[1]\ => \available_spaces_bk_reg[1]\,
      \available_spaces_bk_reg[1]_0\ => \available_spaces_bk_reg[1]_0\,
      \available_spaces_bk_reg[2]\ => \available_spaces_bk_reg[2]\,
      \available_spaces_bk_reg[2]_0\ => \available_spaces_bk_reg[2]_0\,
      \available_spaces_bk_reg[2]_1\ => \available_spaces_bk_reg[2]_1\,
      \available_spaces_bk_s_reg_1103_reg[0]_0\ => \available_spaces_bk_s_reg_1103_reg[0]\,
      available_spaces_vi(2 downto 0) => available_spaces_vi(2 downto 0),
      \available_spaces_vi_reg[0]\ => \available_spaces_vi_reg[0]\,
      \available_spaces_vi_reg[2]\ => \available_spaces_vi_reg[2]\,
      \available_spaces_vi_reg[2]_0\ => \available_spaces_vi_reg[2]_0\,
      \available_spaces_vi_s_reg_1125_reg[0]_0\ => \available_spaces_vi_s_reg_1125_reg[0]\,
      available_spaces_vo(2 downto 0) => available_spaces_vo(2 downto 0),
      \available_spaces_vo_reg[0]\ => \available_spaces_vo_reg[0]\,
      \available_spaces_vo_reg[2]\ => \available_spaces_vo_reg[2]\,
      \available_spaces_vo_reg[2]_0\ => \available_spaces_vo_reg[2]_0\,
      \available_spaces_vo_s_reg_1136_reg[0]_0\ => \available_spaces_vo_s_reg_1136_reg[0]\,
      \bk1_0_reg_340_reg[6]_0\ => \bk1_0_reg_340_reg[6]\,
      current_txop_holder_o(1 downto 0) => current_txop_holder_o(1 downto 0),
      \current_txop_holder_o[1]_0\ => \current_txop_holder_o[1]_0\,
      \current_txop_holder_o[2]\ => \current_txop_holder_o[2]\,
      current_txop_holder_o_1_sp_1 => current_txop_holder_o_1_sn_1,
      grp_enqueue_dequeue_fram_fu_44_ap_start_reg => grp_enqueue_dequeue_fram_fu_44_ap_start_reg,
      grp_initial_edca_process_fu_240_available_spaces_be_o(1 downto 0) => grp_initial_edca_process_fu_240_available_spaces_be_o(1 downto 0),
      grp_initial_edca_process_fu_240_available_spaces_be_o_ap_vld => grp_initial_edca_process_fu_240_available_spaces_be_o_ap_vld,
      grp_initial_edca_process_fu_240_available_spaces_bk_o(1 downto 0) => grp_initial_edca_process_fu_240_available_spaces_bk_o(1 downto 0),
      grp_initial_edca_process_fu_240_available_spaces_bk_o_ap_vld => grp_initial_edca_process_fu_240_available_spaces_bk_o_ap_vld,
      grp_initial_edca_process_fu_240_available_spaces_vi_o(1 downto 0) => grp_initial_edca_process_fu_240_available_spaces_vi_o(1 downto 0),
      grp_initial_edca_process_fu_240_available_spaces_vi_o_ap_vld => grp_initial_edca_process_fu_240_available_spaces_vi_o_ap_vld,
      grp_initial_edca_process_fu_240_available_spaces_vo_o(1 downto 0) => grp_initial_edca_process_fu_240_available_spaces_vo_o(1 downto 0),
      grp_initial_edca_process_fu_240_available_spaces_vo_o_ap_vld => grp_initial_edca_process_fu_240_available_spaces_vo_o_ap_vld,
      grp_initial_edca_process_fu_240_edca_queues_we0 => grp_initial_edca_process_fu_240_edca_queues_we0,
      grp_initial_edca_process_fu_240_read_pointer_be_o(1 downto 0) => grp_initial_edca_process_fu_240_read_pointer_be_o(1 downto 0),
      grp_initial_edca_process_fu_240_read_pointer_be_o_ap_vld => grp_initial_edca_process_fu_240_read_pointer_be_o_ap_vld,
      grp_initial_edca_process_fu_240_read_pointer_bk_o(1 downto 0) => grp_initial_edca_process_fu_240_read_pointer_bk_o(1 downto 0),
      grp_initial_edca_process_fu_240_read_pointer_bk_o_ap_vld => grp_initial_edca_process_fu_240_read_pointer_bk_o_ap_vld,
      grp_initial_edca_process_fu_240_read_pointer_vi_o(1 downto 0) => grp_initial_edca_process_fu_240_read_pointer_vi_o(1 downto 0),
      grp_initial_edca_process_fu_240_read_pointer_vo_o(1 downto 0) => grp_initial_edca_process_fu_240_read_pointer_vo_o(1 downto 0),
      grp_initial_edca_process_fu_240_read_pointer_vo_o_ap_vld => grp_initial_edca_process_fu_240_read_pointer_vo_o_ap_vld,
      grp_initial_edca_process_fu_240_write_pointer_be_o(1 downto 0) => grp_initial_edca_process_fu_240_write_pointer_be_o(1 downto 0),
      grp_initial_edca_process_fu_240_write_pointer_bk_o(1 downto 0) => grp_initial_edca_process_fu_240_write_pointer_bk_o(1 downto 0),
      grp_initial_edca_process_fu_240_write_pointer_vi_o(1 downto 0) => grp_initial_edca_process_fu_240_write_pointer_vi_o(1 downto 0),
      grp_initial_edca_process_fu_240_write_pointer_vo_o(1 downto 0) => grp_initial_edca_process_fu_240_write_pointer_vo_o(1 downto 0),
      grp_phy_txend_confirm_fu_292_ap_start_reg => grp_phy_txend_confirm_fu_292_ap_start_reg,
      grp_phy_txend_confirm_fu_292_ap_start_reg0 => grp_phy_txend_confirm_fu_292_ap_start_reg0,
      grp_phy_txend_confirm_fu_292_ap_start_reg_reg(0) => D(0),
      grp_phy_txend_confirm_fu_292_ap_start_reg_reg_0(4 downto 0) => grp_phy_txend_confirm_fu_292_ap_start_reg_reg(4 downto 0),
      grp_phy_txend_confirm_fu_292_edca_queues_ce0 => grp_phy_txend_confirm_fu_292_edca_queues_ce0,
      grp_phy_txend_confirm_fu_292_frame_to_transfer_address0(5 downto 0) => grp_phy_txend_confirm_fu_292_frame_to_transfer_address0(5 downto 0),
      grp_start_tx_fu_117_ap_start_reg => grp_start_tx_fu_117_ap_start_reg,
      grp_start_tx_fu_117_ap_start_reg_reg => grp_start_tx_fu_117_ap_done,
      grp_start_tx_fu_119_available_spaces_be_o(0) => grp_start_tx_fu_119_available_spaces_be_o(0),
      grp_start_tx_fu_119_available_spaces_bk_o(0) => grp_start_tx_fu_119_available_spaces_bk_o(0),
      grp_start_tx_fu_119_available_spaces_vi_o(0) => grp_start_tx_fu_119_available_spaces_vi_o(0),
      grp_start_tx_fu_119_available_spaces_vo_o(0) => grp_start_tx_fu_119_available_spaces_vo_o(0),
      idle_waited_0_reg_107 => idle_waited_0_reg_107,
      \idle_waited_0_reg_107_reg[0]\ => \idle_waited_0_reg_107_reg[0]\,
      mac_frame_we0 => mac_frame_we0,
      mac_frame_we0_0 => mac_frame_we0_0,
      mac_frame_we0_1 => mac_frame_we0_1,
      \mul_ln127_reg_1242_reg[-1111111105]_0\(2 downto 0) => \mul_ln127_reg_1242_reg[-1111111105]\(2 downto 0),
      \mul_ln140_reg_1234_reg[-1111111105]_0\(1 downto 0) => \mul_ln140_reg_1234_reg[-1111111105]\(1 downto 0),
      \mul_ln140_reg_1234_reg[-1111111106]_0\(0) => \mul_ln140_reg_1234_reg[-1111111106]\(0),
      \mul_ln153_reg_1226_reg[-1111111105]_0\(1 downto 0) => \mul_ln153_reg_1226_reg[-1111111105]\(1 downto 0),
      \mul_ln153_reg_1226_reg[-1111111106]_0\(1 downto 0) => \mul_ln153_reg_1226_reg[-1111111106]\(1 downto 0),
      ram_reg => ram_reg,
      ram_reg_0 => ram_reg_0,
      ram_reg_1 => ram_reg_1,
      ram_reg_10 => ram_reg_9,
      ram_reg_2(4 downto 0) => Q(4 downto 0),
      ram_reg_3(5 downto 0) => ram_reg_2(5 downto 0),
      ram_reg_4 => ram_reg_3,
      ram_reg_5 => ram_reg_4,
      ram_reg_6 => ram_reg_5,
      ram_reg_7 => ram_reg_6,
      ram_reg_8 => ram_reg_7,
      ram_reg_9 => ram_reg_8,
      ram_reg_i_33_0 => ram_reg_i_33,
      ram_reg_i_37_0 => ram_reg_i_37,
      \read_pointer_be_load_reg_1196_reg[0]_0\(1 downto 0) => \read_pointer_be_load_reg_1196_reg[0]\(1 downto 0),
      \read_pointer_be_reg[0]\(2 downto 0) => \read_pointer_be_reg[0]\(2 downto 0),
      \read_pointer_be_reg[1]\ => \read_pointer_be_reg[1]\,
      \read_pointer_bk_load_reg_1191_reg[0]_0\(1 downto 0) => \read_pointer_bk_load_reg_1191_reg[0]\(1 downto 0),
      \read_pointer_bk_reg[0]\(2 downto 0) => \read_pointer_bk_reg[0]\(2 downto 0),
      \read_pointer_bk_reg[1]\ => \read_pointer_bk_reg[1]\,
      \read_pointer_vi_load_reg_1201_reg[0]_0\(1 downto 0) => \read_pointer_vi_load_reg_1201_reg[0]\(1 downto 0),
      \read_pointer_vi_reg[0]\(2 downto 0) => \read_pointer_vi_reg[0]\(2 downto 0),
      \read_pointer_vi_reg[1]\ => \read_pointer_vi_reg[1]\,
      \read_pointer_vi_reg[1]_0\ => \read_pointer_vi_reg[1]_0\,
      \read_pointer_vo_load_reg_1206_reg[0]_0\(1 downto 0) => \read_pointer_vo_load_reg_1206_reg[0]\(1 downto 0),
      \read_pointer_vo_reg[0]\(2 downto 0) => \read_pointer_vo_reg[0]\(2 downto 0),
      \read_pointer_vo_reg[0]_0\ => \read_pointer_vo_reg[0]_0\,
      \vo_0_reg_260_reg[6]_0\ => \vo_0_reg_260_reg[6]\,
      write_pointer_be(1 downto 0) => write_pointer_be(1 downto 0),
      \write_pointer_be_reg[1]\ => \write_pointer_be_reg[1]\,
      write_pointer_bk(1 downto 0) => write_pointer_bk(1 downto 0),
      \write_pointer_bk_reg[1]\ => \write_pointer_bk_reg[1]\,
      \write_pointer_bk_reg[1]_0\ => \write_pointer_bk_reg[1]_0\,
      write_pointer_vi(1 downto 0) => write_pointer_vi(1 downto 0),
      \write_pointer_vi_reg[1]\ => \write_pointer_vi_reg[1]\,
      write_pointer_vo(1 downto 0) => write_pointer_vo(1 downto 0),
      \write_pointer_vo_reg[1]\ => \write_pointer_vo_reg[1]\
    );
grp_enqueue_dequeue_fram_fu_44_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_enqueue_dequeue_fram_fu_44_n_38,
      Q => grp_enqueue_dequeue_fram_fu_44_ap_start_reg,
      R => ap_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_tx_30 is
  port (
    \ap_CS_fsm_reg[15]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    \vo4_0_reg_304_reg[0]\ : out STD_LOGIC;
    grp_start_tx_fu_119_available_spaces_vi_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    \vi3_0_reg_316_reg[5]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    \be2_0_reg_328_reg[3]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : out STD_LOGIC;
    \bk1_0_reg_340_reg[2]\ : out STD_LOGIC;
    grp_start_tx_fu_119_ap_done : out STD_LOGIC;
    \ap_CS_fsm_reg[10]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[14]\ : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \mul_ln153_reg_1226_reg[-1111111106]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \mul_ln127_reg_1242_reg[-1111111105]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_initial_edca_process_fu_240_edca_queues_we0 : out STD_LOGIC;
    \mul_ln140_reg_1234_reg[-1111111106]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mul_ln140_reg_1234_reg[-1111111105]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \mul_ln153_reg_1226_reg[-1111111105]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[17]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_initial_edca_process_fu_240_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \idle_waited_0_reg_109_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_2\ : out STD_LOGIC;
    mac_frame_address0 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    mac_frame_ce0 : out STD_LOGIC;
    \ap_CS_fsm_reg[13]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_1\ : out STD_LOGIC;
    \idle_waited_0_reg_109_reg[0]_0\ : out STD_LOGIC;
    grp_start_tx_fu_119_available_spaces_be_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_start_tx_fu_119_available_spaces_bk_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_start_tx_fu_119_available_spaces_vo_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_initial_edca_process_fu_240_available_spaces_vo_o : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_initial_edca_process_fu_240_write_pointer_vo_o : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_initial_edca_process_fu_240_available_spaces_vo_o_ap_vld : out STD_LOGIC;
    grp_initial_edca_process_fu_240_available_spaces_vi_o : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_initial_edca_process_fu_240_write_pointer_vi_o : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_initial_edca_process_fu_240_available_spaces_vi_o_ap_vld : out STD_LOGIC;
    grp_initial_edca_process_fu_240_available_spaces_be_o : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_initial_edca_process_fu_240_available_spaces_be_o_ap_vld : out STD_LOGIC;
    grp_initial_edca_process_fu_240_write_pointer_be_o : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_initial_edca_process_fu_240_available_spaces_bk_o : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_initial_edca_process_fu_240_available_spaces_bk_o_ap_vld : out STD_LOGIC;
    grp_initial_edca_process_fu_240_write_pointer_bk_o : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_initial_edca_process_fu_240_read_pointer_vo_o : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_initial_edca_process_fu_240_read_pointer_vi_o : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_initial_edca_process_fu_240_read_pointer_be_o : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_initial_edca_process_fu_240_read_pointer_bk_o : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    available_spaces_vo : in STD_LOGIC_VECTOR ( 2 downto 0 );
    available_spaces_vi : in STD_LOGIC_VECTOR ( 2 downto 0 );
    available_spaces_be : in STD_LOGIC_VECTOR ( 2 downto 0 );
    available_spaces_bk : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_start_tx_fu_119_ap_start_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[17]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[17]_1\ : in STD_LOGIC;
    \ap_CS_fsm_reg[17]_2\ : in STD_LOGIC;
    \ap_CS_fsm_reg[17]_3\ : in STD_LOGIC;
    ram_reg : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_i_38 : in STD_LOGIC;
    ram_reg_i_34 : in STD_LOGIC;
    ap_NS_fsm118_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    idle_waited_0_reg_109 : in STD_LOGIC;
    grp_initial_edca_process_fu_240_ap_start_reg : in STD_LOGIC;
    \mac_frame_address0[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \current_txop_holder_o[0]\ : in STD_LOGIC;
    current_txop_holder_i : in STD_LOGIC_VECTOR ( 2 downto 0 );
    current_txop_holder_o_ap_vld : in STD_LOGIC;
    \mac_frame_address0[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    grp_phy_txend_confirm_fu_292_frame_to_transfer_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \mac_frame_address0[6]_0\ : in STD_LOGIC;
    \mac_frame_address0[6]_1\ : in STD_LOGIC;
    mac_frame_ce0_0 : in STD_LOGIC;
    grp_phy_txend_confirm_fu_292_edca_queues_address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_phy_txend_confirm_fu_292_edca_queues_ce0 : in STD_LOGIC;
    \available_spaces_vo[0]_i_3\ : in STD_LOGIC;
    write_pointer_vo : in STD_LOGIC_VECTOR ( 1 downto 0 );
    write_pointer_vi : in STD_LOGIC_VECTOR ( 1 downto 0 );
    write_pointer_be : in STD_LOGIC_VECTOR ( 1 downto 0 );
    write_pointer_bk : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mul_ln153_reg_1226_reg[-1111111103]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \mul_ln140_reg_1234_reg[-1111111103]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \mul_ln127_reg_1242_reg[-1111111103]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \mul_ln114_reg_1250_reg[-1111111103]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    current_txop_holder_6_reg_384 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_tx_30 : entity is "start_tx";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_tx_30;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_tx_30 is
  signal add_ln368_reg_90 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \add_ln368_reg_90[0]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln368_reg_90[1]_i_1_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal grp_enqueue_dequeue_fram_fu_44_ap_start_reg : STD_LOGIC;
  signal grp_enqueue_dequeue_fram_fu_44_n_37 : STD_LOGIC;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
begin
\add_ln368_reg_90[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => current_txop_holder_6_reg_384(0),
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => grp_start_tx_fu_119_ap_start_reg,
      I3 => add_ln368_reg_90(0),
      O => \add_ln368_reg_90[0]_i_1_n_1\
    );
\add_ln368_reg_90[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF9000"
    )
        port map (
      I0 => current_txop_holder_6_reg_384(0),
      I1 => current_txop_holder_6_reg_384(1),
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => grp_start_tx_fu_119_ap_start_reg,
      I4 => add_ln368_reg_90(1),
      O => \add_ln368_reg_90[1]_i_1_n_1\
    );
\add_ln368_reg_90_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln368_reg_90[0]_i_1_n_1\,
      Q => add_ln368_reg_90(0),
      R => '0'
    );
\add_ln368_reg_90_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln368_reg_90[1]_i_1_n_1\,
      Q => add_ln368_reg_90(1),
      R => '0'
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_1_[0]\,
      S => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst
    );
grp_enqueue_dequeue_fram_fu_44: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_enqueue_dequeue_fram_31
     port map (
      D(1 downto 0) => ap_NS_fsm(1 downto 0),
      O(1 downto 0) => O(1 downto 0),
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_1_[0]\,
      add_ln368_reg_90(1 downto 0) => add_ln368_reg_90(1 downto 0),
      \ap_CS_fsm_reg[10]_0\ => \ap_CS_fsm_reg[10]\,
      \ap_CS_fsm_reg[13]_0\ => \ap_CS_fsm_reg[13]\,
      \ap_CS_fsm_reg[13]_1\ => \ap_CS_fsm_reg[13]_0\,
      \ap_CS_fsm_reg[13]_2\ => \ap_CS_fsm_reg[13]_1\,
      \ap_CS_fsm_reg[14]_0\ => \ap_CS_fsm_reg[14]\,
      \ap_CS_fsm_reg[15]_0\(8 downto 0) => \ap_CS_fsm_reg[15]\(8 downto 0),
      \ap_CS_fsm_reg[16]_0\(1 downto 0) => D(1 downto 0),
      \ap_CS_fsm_reg[17]_0\ => grp_enqueue_dequeue_fram_fu_44_n_37,
      \ap_CS_fsm_reg[17]_1\ => \ap_CS_fsm_reg[17]\,
      \ap_CS_fsm_reg[17]_2\ => \ap_CS_fsm_reg[17]_0\,
      \ap_CS_fsm_reg[17]_3\ => \ap_CS_fsm_reg[17]_1\,
      \ap_CS_fsm_reg[17]_4\ => \ap_CS_fsm_reg[17]_2\,
      \ap_CS_fsm_reg[17]_5\ => \ap_CS_fsm_reg[17]_3\,
      \ap_CS_fsm_reg[1]_0\ => \ap_CS_fsm_reg[1]_0\,
      \ap_CS_fsm_reg[3]_0\ => \ap_CS_fsm_reg[3]\,
      \ap_CS_fsm_reg[5]_0\ => \ap_CS_fsm_reg[5]\,
      \ap_CS_fsm_reg[5]_1\ => \ap_CS_fsm_reg[5]_0\,
      \ap_CS_fsm_reg[5]_2\ => \ap_CS_fsm_reg[5]_1\,
      \ap_CS_fsm_reg[5]_3\ => \ap_CS_fsm_reg[5]_2\,
      \ap_CS_fsm_reg[7]_0\ => \ap_CS_fsm_reg[7]\,
      ap_NS_fsm118_out => ap_NS_fsm118_out,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      available_spaces_be(2 downto 0) => available_spaces_be(2 downto 0),
      available_spaces_bk(2 downto 0) => available_spaces_bk(2 downto 0),
      available_spaces_vi(2 downto 0) => available_spaces_vi(2 downto 0),
      available_spaces_vo(2 downto 0) => available_spaces_vo(2 downto 0),
      \available_spaces_vo[0]_i_3\ => \available_spaces_vo[0]_i_3\,
      \be2_0_reg_328_reg[3]_0\ => \be2_0_reg_328_reg[3]\,
      \bk1_0_reg_340_reg[2]_0\ => \bk1_0_reg_340_reg[2]\,
      current_txop_holder_i(2 downto 0) => current_txop_holder_i(2 downto 0),
      \current_txop_holder_o[0]\ => \current_txop_holder_o[0]\,
      current_txop_holder_o_ap_vld => current_txop_holder_o_ap_vld,
      grp_enqueue_dequeue_fram_fu_44_ap_start_reg => grp_enqueue_dequeue_fram_fu_44_ap_start_reg,
      grp_initial_edca_process_fu_240_ap_start_reg => grp_initial_edca_process_fu_240_ap_start_reg,
      grp_initial_edca_process_fu_240_ap_start_reg_reg(0) => grp_initial_edca_process_fu_240_ap_start_reg_reg(0),
      grp_initial_edca_process_fu_240_ap_start_reg_reg_0(4 downto 0) => Q(4 downto 0),
      grp_initial_edca_process_fu_240_available_spaces_be_o(1 downto 0) => grp_initial_edca_process_fu_240_available_spaces_be_o(1 downto 0),
      grp_initial_edca_process_fu_240_available_spaces_be_o_ap_vld => grp_initial_edca_process_fu_240_available_spaces_be_o_ap_vld,
      grp_initial_edca_process_fu_240_available_spaces_bk_o(1 downto 0) => grp_initial_edca_process_fu_240_available_spaces_bk_o(1 downto 0),
      grp_initial_edca_process_fu_240_available_spaces_bk_o_ap_vld => grp_initial_edca_process_fu_240_available_spaces_bk_o_ap_vld,
      grp_initial_edca_process_fu_240_available_spaces_vi_o(1 downto 0) => grp_initial_edca_process_fu_240_available_spaces_vi_o(1 downto 0),
      grp_initial_edca_process_fu_240_available_spaces_vi_o_ap_vld => grp_initial_edca_process_fu_240_available_spaces_vi_o_ap_vld,
      grp_initial_edca_process_fu_240_available_spaces_vo_o(1 downto 0) => grp_initial_edca_process_fu_240_available_spaces_vo_o(1 downto 0),
      grp_initial_edca_process_fu_240_available_spaces_vo_o_ap_vld => grp_initial_edca_process_fu_240_available_spaces_vo_o_ap_vld,
      grp_initial_edca_process_fu_240_edca_queues_we0 => grp_initial_edca_process_fu_240_edca_queues_we0,
      grp_initial_edca_process_fu_240_read_pointer_be_o(1 downto 0) => grp_initial_edca_process_fu_240_read_pointer_be_o(1 downto 0),
      grp_initial_edca_process_fu_240_read_pointer_bk_o(1 downto 0) => grp_initial_edca_process_fu_240_read_pointer_bk_o(1 downto 0),
      grp_initial_edca_process_fu_240_read_pointer_vi_o(1 downto 0) => grp_initial_edca_process_fu_240_read_pointer_vi_o(1 downto 0),
      grp_initial_edca_process_fu_240_read_pointer_vo_o(1 downto 0) => grp_initial_edca_process_fu_240_read_pointer_vo_o(1 downto 0),
      grp_initial_edca_process_fu_240_write_pointer_be_o(1 downto 0) => grp_initial_edca_process_fu_240_write_pointer_be_o(1 downto 0),
      grp_initial_edca_process_fu_240_write_pointer_bk_o(1 downto 0) => grp_initial_edca_process_fu_240_write_pointer_bk_o(1 downto 0),
      grp_initial_edca_process_fu_240_write_pointer_vi_o(1 downto 0) => grp_initial_edca_process_fu_240_write_pointer_vi_o(1 downto 0),
      grp_initial_edca_process_fu_240_write_pointer_vo_o(1 downto 0) => grp_initial_edca_process_fu_240_write_pointer_vo_o(1 downto 0),
      grp_phy_txend_confirm_fu_292_edca_queues_address0(1 downto 0) => grp_phy_txend_confirm_fu_292_edca_queues_address0(1 downto 0),
      grp_phy_txend_confirm_fu_292_edca_queues_ce0 => grp_phy_txend_confirm_fu_292_edca_queues_ce0,
      grp_phy_txend_confirm_fu_292_frame_to_transfer_address0(5 downto 0) => grp_phy_txend_confirm_fu_292_frame_to_transfer_address0(5 downto 0),
      grp_start_tx_fu_119_ap_start_reg => grp_start_tx_fu_119_ap_start_reg,
      grp_start_tx_fu_119_ap_start_reg_reg => grp_start_tx_fu_119_ap_done,
      grp_start_tx_fu_119_available_spaces_be_o(0) => grp_start_tx_fu_119_available_spaces_be_o(0),
      grp_start_tx_fu_119_available_spaces_bk_o(0) => grp_start_tx_fu_119_available_spaces_bk_o(0),
      grp_start_tx_fu_119_available_spaces_vi_o(0) => grp_start_tx_fu_119_available_spaces_vi_o(0),
      grp_start_tx_fu_119_available_spaces_vo_o(0) => grp_start_tx_fu_119_available_spaces_vo_o(0),
      idle_waited_0_reg_109 => idle_waited_0_reg_109,
      \idle_waited_0_reg_109_reg[0]\ => \idle_waited_0_reg_109_reg[0]\,
      \idle_waited_0_reg_109_reg[0]_0\ => \idle_waited_0_reg_109_reg[0]_0\,
      mac_frame_address0(6 downto 0) => mac_frame_address0(6 downto 0),
      \mac_frame_address0[0]\(4 downto 0) => \mac_frame_address0[0]\(4 downto 0),
      \mac_frame_address0[6]\(6 downto 0) => \mac_frame_address0[6]\(6 downto 0),
      \mac_frame_address0[6]_0\ => \mac_frame_address0[6]_0\,
      \mac_frame_address0[6]_1\ => \mac_frame_address0[6]_1\,
      mac_frame_ce0 => mac_frame_ce0,
      mac_frame_ce0_0 => mac_frame_ce0_0,
      \mul_ln114_reg_1250_reg[-1111111103]_0\(4 downto 0) => \mul_ln114_reg_1250_reg[-1111111103]\(4 downto 0),
      \mul_ln127_reg_1242_reg[-1111111103]_0\(4 downto 0) => \mul_ln127_reg_1242_reg[-1111111103]\(4 downto 0),
      \mul_ln127_reg_1242_reg[-1111111105]_0\(2 downto 0) => \mul_ln127_reg_1242_reg[-1111111105]\(2 downto 0),
      \mul_ln140_reg_1234_reg[-1111111103]_0\(4 downto 0) => \mul_ln140_reg_1234_reg[-1111111103]\(4 downto 0),
      \mul_ln140_reg_1234_reg[-1111111105]_0\(1 downto 0) => \mul_ln140_reg_1234_reg[-1111111105]\(1 downto 0),
      \mul_ln140_reg_1234_reg[-1111111106]_0\(0) => \mul_ln140_reg_1234_reg[-1111111106]\(0),
      \mul_ln153_reg_1226_reg[-1111111103]_0\(4 downto 0) => \mul_ln153_reg_1226_reg[-1111111103]\(4 downto 0),
      \mul_ln153_reg_1226_reg[-1111111105]_0\(1 downto 0) => \mul_ln153_reg_1226_reg[-1111111105]\(1 downto 0),
      \mul_ln153_reg_1226_reg[-1111111106]_0\(1 downto 0) => \mul_ln153_reg_1226_reg[-1111111106]\(1 downto 0),
      ram_reg => ram_reg,
      ram_reg_0 => ram_reg_0,
      ram_reg_1 => ram_reg_1,
      ram_reg_i_34_0 => ram_reg_i_34,
      ram_reg_i_38_0 => ram_reg_i_38,
      \vi3_0_reg_316_reg[5]_0\ => \vi3_0_reg_316_reg[5]\,
      \vo4_0_reg_304_reg[0]_0\ => \vo4_0_reg_304_reg[0]\,
      write_pointer_be(1 downto 0) => write_pointer_be(1 downto 0),
      write_pointer_bk(1 downto 0) => write_pointer_bk(1 downto 0),
      write_pointer_vi(1 downto 0) => write_pointer_vi(1 downto 0),
      write_pointer_vo(1 downto 0) => write_pointer_vo(1 downto 0)
    );
grp_enqueue_dequeue_fram_fu_44_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_enqueue_dequeue_fram_fu_44_n_37,
      Q => grp_enqueue_dequeue_fram_fu_44_ap_start_reg,
      R => ap_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb is
  port (
    \vi_backoff_counter_reg[1]\ : out STD_LOGIC;
    \vi_backoff_counter_reg[2]\ : out STD_LOGIC;
    \vi_backoff_counter_reg[8]\ : out STD_LOGIC;
    \vi_backoff_counter_reg[9]\ : out STD_LOGIC;
    \available_spaces_vi_reg[2]\ : out STD_LOGIC;
    \available_spaces_vi_reg[2]_0\ : out STD_LOGIC;
    \available_spaces_vi_reg[2]_1\ : out STD_LOGIC;
    \available_spaces_vi_reg[2]_2\ : out STD_LOGIC;
    \available_spaces_vi_reg[2]_3\ : out STD_LOGIC;
    grp_phy_txend_confirm_fu_292_vi_backoff_counter_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    \remd_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    \r_stage_reg[32]\ : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \vi_backoff_counter_reg[0]\ : in STD_LOGIC;
    \vi_backoff_counter_reg[1]_0\ : in STD_LOGIC;
    \vi_backoff_counter_reg[1]_1\ : in STD_LOGIC;
    \vi_backoff_counter_reg[1]_2\ : in STD_LOGIC;
    \vi_backoff_counter_reg[1]_3\ : in STD_LOGIC;
    \vi_backoff_counter_reg[2]_0\ : in STD_LOGIC;
    \vi_backoff_counter_reg[2]_1\ : in STD_LOGIC;
    \vi_backoff_counter_reg[8]_0\ : in STD_LOGIC;
    \vi_backoff_counter_reg[8]_1\ : in STD_LOGIC;
    \vi_backoff_counter_reg[9]_0\ : in STD_LOGIC;
    \vi_backoff_counter_reg[9]_1\ : in STD_LOGIC;
    \vi_backoff_counter_reg[3]\ : in STD_LOGIC;
    \vi_backoff_counter_reg[3]_0\ : in STD_LOGIC;
    \vi_backoff_counter_reg[4]\ : in STD_LOGIC;
    \vi_backoff_counter_reg[4]_0\ : in STD_LOGIC;
    \vi_backoff_counter_reg[5]\ : in STD_LOGIC;
    \vi_backoff_counter_reg[5]_0\ : in STD_LOGIC;
    \vi_backoff_counter_reg[6]\ : in STD_LOGIC;
    \vi_backoff_counter_reg[6]_0\ : in STD_LOGIC;
    \vi_backoff_counter_reg[7]\ : in STD_LOGIC;
    \vi_backoff_counter_reg[7]_0\ : in STD_LOGIC;
    \vi_backoff_counter[9]_i_7\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \vi_backoff_counter_reg[0]_0\ : in STD_LOGIC;
    ap_return_preg : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dividend0_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \divisor0_reg[9]\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb is
begin
send_frame_urem_3bkb_div_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div
     port map (
      D(31 downto 0) => D(31 downto 0),
      DI(0) => DI(0),
      Q(1 downto 0) => Q(1 downto 0),
      ap_clk => ap_clk,
      ap_return_preg(9 downto 0) => ap_return_preg(9 downto 0),
      ap_rst => ap_rst,
      \available_spaces_vi_reg[2]\ => \available_spaces_vi_reg[2]\,
      \available_spaces_vi_reg[2]_0\ => \available_spaces_vi_reg[2]_0\,
      \available_spaces_vi_reg[2]_1\ => \available_spaces_vi_reg[2]_1\,
      \available_spaces_vi_reg[2]_2\ => \available_spaces_vi_reg[2]_2\,
      \available_spaces_vi_reg[2]_3\ => \available_spaces_vi_reg[2]_3\,
      \dividend0_reg[31]_0\(30 downto 0) => \dividend0_reg[31]\(30 downto 0),
      \divisor0_reg[9]_0\(8 downto 0) => \divisor0_reg[9]\(8 downto 0),
      grp_phy_txend_confirm_fu_292_vi_backoff_counter_o(0) => grp_phy_txend_confirm_fu_292_vi_backoff_counter_o(0),
      \r_stage_reg[32]\ => \r_stage_reg[32]\,
      \remd_reg[9]_0\(9 downto 0) => \remd_reg[9]\(9 downto 0),
      \vi_backoff_counter[9]_i_7_0\(9 downto 0) => \vi_backoff_counter[9]_i_7\(9 downto 0),
      \vi_backoff_counter_reg[0]\ => \vi_backoff_counter_reg[0]\,
      \vi_backoff_counter_reg[0]_0\ => \vi_backoff_counter_reg[0]_0\,
      \vi_backoff_counter_reg[1]\ => \vi_backoff_counter_reg[1]\,
      \vi_backoff_counter_reg[1]_0\ => \vi_backoff_counter_reg[1]_0\,
      \vi_backoff_counter_reg[1]_1\ => \vi_backoff_counter_reg[1]_1\,
      \vi_backoff_counter_reg[1]_2\ => \vi_backoff_counter_reg[1]_2\,
      \vi_backoff_counter_reg[1]_3\ => \vi_backoff_counter_reg[1]_3\,
      \vi_backoff_counter_reg[2]\ => \vi_backoff_counter_reg[2]\,
      \vi_backoff_counter_reg[2]_0\ => \vi_backoff_counter_reg[2]_0\,
      \vi_backoff_counter_reg[2]_1\ => \vi_backoff_counter_reg[2]_1\,
      \vi_backoff_counter_reg[3]\ => \vi_backoff_counter_reg[3]\,
      \vi_backoff_counter_reg[3]_0\ => \vi_backoff_counter_reg[3]_0\,
      \vi_backoff_counter_reg[4]\ => \vi_backoff_counter_reg[4]\,
      \vi_backoff_counter_reg[4]_0\ => \vi_backoff_counter_reg[4]_0\,
      \vi_backoff_counter_reg[5]\ => \vi_backoff_counter_reg[5]\,
      \vi_backoff_counter_reg[5]_0\ => \vi_backoff_counter_reg[5]_0\,
      \vi_backoff_counter_reg[6]\ => \vi_backoff_counter_reg[6]\,
      \vi_backoff_counter_reg[6]_0\ => \vi_backoff_counter_reg[6]_0\,
      \vi_backoff_counter_reg[7]\ => \vi_backoff_counter_reg[7]\,
      \vi_backoff_counter_reg[7]_0\ => \vi_backoff_counter_reg[7]_0\,
      \vi_backoff_counter_reg[8]\ => \vi_backoff_counter_reg[8]\,
      \vi_backoff_counter_reg[8]_0\ => \vi_backoff_counter_reg[8]_0\,
      \vi_backoff_counter_reg[8]_1\ => \vi_backoff_counter_reg[8]_1\,
      \vi_backoff_counter_reg[9]\ => \vi_backoff_counter_reg[9]\,
      \vi_backoff_counter_reg[9]_0\ => \vi_backoff_counter_reg[9]_0\,
      \vi_backoff_counter_reg[9]_1\ => \vi_backoff_counter_reg[9]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_14 is
  port (
    \vo_backoff_counter_reg[4]\ : out STD_LOGIC;
    \vo_backoff_counter_reg[5]\ : out STD_LOGIC;
    \vo_backoff_counter_reg[6]\ : out STD_LOGIC;
    \vo_backoff_counter_reg[7]\ : out STD_LOGIC;
    grp_phy_txend_confirm_fu_292_vo_backoff_counter_o : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \remd_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    \r_stage_reg[32]\ : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vo_backoff_counter_reg[9]\ : in STD_LOGIC;
    \vo_backoff_counter_reg[4]_0\ : in STD_LOGIC;
    \vo_backoff_counter_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \vo_backoff_counter_reg[4]_1\ : in STD_LOGIC;
    grp_backoff_vo_fu_153_vo_backoff_counter_o : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \vo_backoff_counter_reg[0]\ : in STD_LOGIC;
    \vo_backoff_counter_reg[9]_1\ : in STD_LOGIC;
    \vo_backoff_counter_reg[1]\ : in STD_LOGIC;
    \vo_backoff_counter_reg[2]\ : in STD_LOGIC;
    \vo_backoff_counter_reg[3]\ : in STD_LOGIC;
    \vo_backoff_counter_reg[8]\ : in STD_LOGIC;
    \vo_backoff_counter_reg[9]_2\ : in STD_LOGIC;
    \vo_backoff_counter[4]_i_2\ : in STD_LOGIC;
    \vo_backoff_counter[4]_i_2_0\ : in STD_LOGIC;
    ap_return_preg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \vo_backoff_counter[5]_i_2\ : in STD_LOGIC;
    \vo_backoff_counter[6]_i_2\ : in STD_LOGIC;
    \vo_backoff_counter[7]_i_2\ : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dividend0_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_14 : entity is "send_frame_urem_3bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_14 is
begin
send_frame_urem_3bkb_div_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_15
     port map (
      D(31 downto 0) => D(31 downto 0),
      DI(0) => DI(0),
      Q(0) => Q(0),
      ap_clk => ap_clk,
      ap_return_preg(3 downto 0) => ap_return_preg(3 downto 0),
      ap_rst => ap_rst,
      \dividend0_reg[31]_0\(30 downto 0) => \dividend0_reg[31]\(30 downto 0),
      grp_backoff_vo_fu_153_vo_backoff_counter_o(3 downto 0) => grp_backoff_vo_fu_153_vo_backoff_counter_o(3 downto 0),
      grp_phy_txend_confirm_fu_292_vo_backoff_counter_o(5 downto 0) => grp_phy_txend_confirm_fu_292_vo_backoff_counter_o(5 downto 0),
      \r_stage_reg[32]\ => \r_stage_reg[32]\,
      \remd_reg[9]_0\(9 downto 0) => \remd_reg[9]\(9 downto 0),
      \vo_backoff_counter[4]_i_2_0\ => \vo_backoff_counter[4]_i_2\,
      \vo_backoff_counter[4]_i_2_1\ => \vo_backoff_counter[4]_i_2_0\,
      \vo_backoff_counter[5]_i_2_0\ => \vo_backoff_counter[5]_i_2\,
      \vo_backoff_counter[6]_i_2_0\ => \vo_backoff_counter[6]_i_2\,
      \vo_backoff_counter[7]_i_2_0\ => \vo_backoff_counter[7]_i_2\,
      \vo_backoff_counter_reg[0]\ => \vo_backoff_counter_reg[0]\,
      \vo_backoff_counter_reg[1]\ => \vo_backoff_counter_reg[1]\,
      \vo_backoff_counter_reg[2]\ => \vo_backoff_counter_reg[2]\,
      \vo_backoff_counter_reg[3]\ => \vo_backoff_counter_reg[3]\,
      \vo_backoff_counter_reg[4]\ => \vo_backoff_counter_reg[4]\,
      \vo_backoff_counter_reg[4]_0\ => \vo_backoff_counter_reg[4]_0\,
      \vo_backoff_counter_reg[4]_1\ => \vo_backoff_counter_reg[4]_1\,
      \vo_backoff_counter_reg[5]\ => \vo_backoff_counter_reg[5]\,
      \vo_backoff_counter_reg[6]\ => \vo_backoff_counter_reg[6]\,
      \vo_backoff_counter_reg[7]\ => \vo_backoff_counter_reg[7]\,
      \vo_backoff_counter_reg[8]\ => \vo_backoff_counter_reg[8]\,
      \vo_backoff_counter_reg[9]\ => \vo_backoff_counter_reg[9]\,
      \vo_backoff_counter_reg[9]_0\(9 downto 0) => \vo_backoff_counter_reg[9]_0\(9 downto 0),
      \vo_backoff_counter_reg[9]_1\ => \vo_backoff_counter_reg[9]_1\,
      \vo_backoff_counter_reg[9]_2\ => \vo_backoff_counter_reg[9]_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_2 is
  port (
    grp_phy_txend_confirm_fu_292_bk_backoff_counter_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    \remd_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \bk_backoff_counter_reg[1]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[2]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[3]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[4]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[5]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[6]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[7]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[8]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[9]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    \r_stage_reg[32]\ : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bk_backoff_counter_reg[0]\ : in STD_LOGIC;
    ap_return_preg : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \bk_backoff_counter_reg[0]_0\ : in STD_LOGIC;
    \bk_backoff_counter[9]_i_7\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dividend0_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \divisor0_reg[9]\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_2 : entity is "send_frame_urem_3bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_2 is
begin
send_frame_urem_3bkb_div_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_3
     port map (
      D(31 downto 0) => D(31 downto 0),
      DI(0) => DI(0),
      Q(1 downto 0) => Q(1 downto 0),
      ap_clk => ap_clk,
      ap_return_preg(9 downto 0) => ap_return_preg(9 downto 0),
      ap_rst => ap_rst,
      \bk_backoff_counter[9]_i_7\(9 downto 0) => \bk_backoff_counter[9]_i_7\(9 downto 0),
      \bk_backoff_counter_reg[0]\ => \bk_backoff_counter_reg[0]\,
      \bk_backoff_counter_reg[0]_0\ => \bk_backoff_counter_reg[0]_0\,
      \bk_backoff_counter_reg[1]\ => \bk_backoff_counter_reg[1]\,
      \bk_backoff_counter_reg[2]\ => \bk_backoff_counter_reg[2]\,
      \bk_backoff_counter_reg[3]\ => \bk_backoff_counter_reg[3]\,
      \bk_backoff_counter_reg[4]\ => \bk_backoff_counter_reg[4]\,
      \bk_backoff_counter_reg[5]\ => \bk_backoff_counter_reg[5]\,
      \bk_backoff_counter_reg[6]\ => \bk_backoff_counter_reg[6]\,
      \bk_backoff_counter_reg[7]\ => \bk_backoff_counter_reg[7]\,
      \bk_backoff_counter_reg[8]\ => \bk_backoff_counter_reg[8]\,
      \bk_backoff_counter_reg[9]\ => \bk_backoff_counter_reg[9]\,
      \dividend0_reg[31]_0\(30 downto 0) => \dividend0_reg[31]\(30 downto 0),
      \divisor0_reg[9]_0\(8 downto 0) => \divisor0_reg[9]\(8 downto 0),
      grp_phy_txend_confirm_fu_292_bk_backoff_counter_o(0) => grp_phy_txend_confirm_fu_292_bk_backoff_counter_o(0),
      \r_stage_reg[32]\ => \r_stage_reg[32]\,
      \remd_reg[9]_0\(9 downto 0) => \remd_reg[9]\(9 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_21 is
  port (
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    grp_ma_unitdatax_request_fu_344_vo_backoff_counter : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \remd_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \remd_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \remd_reg[9]_1\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \icmp_ln41_reg_681_reg[0]\ : out STD_LOGIC;
    \icmp_ln69_reg_705_reg[0]\ : out STD_LOGIC;
    \medium_state_read_reg_735_reg[0]\ : out STD_LOGIC;
    \trunc_ln14_reg_176_reg[30]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    \r_stage_reg[32]\ : in STD_LOGIC;
    \vo_backoff_counter_reg[9]\ : in STD_LOGIC;
    grp_phy_txend_confirm_fu_292_vo_backoff_counter_o : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \vo_backoff_counter_reg[9]_0\ : in STD_LOGIC;
    grp_initial_edca_process_fu_240_vo_backoff_counter_o : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_return_preg_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \vo_backoff_counter_reg[4]\ : in STD_LOGIC;
    \vo_backoff_counter_reg[5]\ : in STD_LOGIC;
    \vo_backoff_counter_reg[6]\ : in STD_LOGIC;
    \vo_backoff_counter_reg[7]\ : in STD_LOGIC;
    \vi_backoff_counter_reg[9]\ : in STD_LOGIC;
    grp_phy_txend_confirm_fu_292_vi_backoff_counter_o : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vi_backoff_counter_reg[0]\ : in STD_LOGIC;
    grp_initial_edca_process_fu_240_vi_backoff_counter_o : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vi_backoff_counter_reg[1]\ : in STD_LOGIC;
    \vi_backoff_counter_reg[2]\ : in STD_LOGIC;
    \vi_backoff_counter_reg[3]\ : in STD_LOGIC;
    \vi_backoff_counter_reg[4]\ : in STD_LOGIC;
    \vi_backoff_counter_reg[5]\ : in STD_LOGIC;
    \vi_backoff_counter_reg[6]\ : in STD_LOGIC;
    \vi_backoff_counter_reg[7]\ : in STD_LOGIC;
    \vi_backoff_counter_reg[8]\ : in STD_LOGIC;
    \vi_backoff_counter_reg[9]_0\ : in STD_LOGIC;
    \be_backoff_counter_reg[1]\ : in STD_LOGIC;
    \be_backoff_counter_reg[7]\ : in STD_LOGIC;
    \be_backoff_counter_reg[6]\ : in STD_LOGIC;
    \be_backoff_counter_reg[5]\ : in STD_LOGIC;
    \be_backoff_counter_reg[4]\ : in STD_LOGIC;
    \be_backoff_counter_reg[3]\ : in STD_LOGIC;
    grp_phy_txend_confirm_fu_292_be_backoff_counter_o : in STD_LOGIC_VECTOR ( 0 to 0 );
    \be_backoff_counter_reg[0]\ : in STD_LOGIC;
    grp_initial_edca_process_fu_240_be_backoff_counter_o : in STD_LOGIC_VECTOR ( 0 to 0 );
    \be_backoff_counter_reg[9]\ : in STD_LOGIC;
    \be_backoff_counter_reg[8]\ : in STD_LOGIC;
    \be_backoff_counter_reg[2]\ : in STD_LOGIC;
    \be_backoff_counter_reg[1]_0\ : in STD_LOGIC;
    \bk_backoff_counter_reg[9]\ : in STD_LOGIC;
    grp_phy_txend_confirm_fu_292_bk_backoff_counter_o : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bk_backoff_counter_reg[0]\ : in STD_LOGIC;
    grp_initial_edca_process_fu_240_bk_backoff_counter_o : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bk_backoff_counter_reg[3]\ : in STD_LOGIC;
    \bk_backoff_counter_reg[4]\ : in STD_LOGIC;
    \bk_backoff_counter_reg[5]\ : in STD_LOGIC;
    \bk_backoff_counter_reg[6]\ : in STD_LOGIC;
    \bk_backoff_counter_reg[7]\ : in STD_LOGIC;
    \bk_backoff_counter_reg[1]\ : in STD_LOGIC;
    \bk_backoff_counter_reg[2]\ : in STD_LOGIC;
    \bk_backoff_counter_reg[8]\ : in STD_LOGIC;
    \bk_backoff_counter_reg[9]_0\ : in STD_LOGIC;
    \divisor0_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \divisor0_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \divisor0_reg[9]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    icmp_ln69_reg_705 : in STD_LOGIC;
    icmp_ln67_reg_689 : in STD_LOGIC;
    empty_34_reg_685 : in STD_LOGIC;
    icmp_ln41_reg_681 : in STD_LOGIC;
    \divisor0_reg[0]\ : in STD_LOGIC;
    icmp_ln56_reg_718 : in STD_LOGIC;
    \divisor0_reg[0]_0\ : in STD_LOGIC;
    \divisor0_reg[0]_1\ : in STD_LOGIC;
    icmp_ln43_reg_731 : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dividend0_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_21 : entity is "send_frame_urem_3bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_21 is
begin
send_frame_urem_3bkb_div_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_22
     port map (
      D(9 downto 0) => D(9 downto 0),
      DI(0) => DI(0),
      Q(1 downto 0) => Q(1 downto 0),
      ap_clk => ap_clk,
      \ap_return_preg_reg[9]\(9 downto 0) => \ap_return_preg_reg[9]\(9 downto 0),
      ap_rst => ap_rst,
      \be_backoff_counter_reg[0]\ => \be_backoff_counter_reg[0]\,
      \be_backoff_counter_reg[1]\ => \be_backoff_counter_reg[1]\,
      \be_backoff_counter_reg[1]_0\ => \be_backoff_counter_reg[1]_0\,
      \be_backoff_counter_reg[2]\ => \be_backoff_counter_reg[2]\,
      \be_backoff_counter_reg[3]\ => \be_backoff_counter_reg[3]\,
      \be_backoff_counter_reg[4]\ => \be_backoff_counter_reg[4]\,
      \be_backoff_counter_reg[5]\ => \be_backoff_counter_reg[5]\,
      \be_backoff_counter_reg[6]\ => \be_backoff_counter_reg[6]\,
      \be_backoff_counter_reg[7]\ => \be_backoff_counter_reg[7]\,
      \be_backoff_counter_reg[8]\ => \be_backoff_counter_reg[8]\,
      \be_backoff_counter_reg[9]\ => \be_backoff_counter_reg[9]\,
      \bk_backoff_counter_reg[0]\ => \bk_backoff_counter_reg[0]\,
      \bk_backoff_counter_reg[1]\ => \bk_backoff_counter_reg[1]\,
      \bk_backoff_counter_reg[2]\ => \bk_backoff_counter_reg[2]\,
      \bk_backoff_counter_reg[3]\ => \bk_backoff_counter_reg[3]\,
      \bk_backoff_counter_reg[4]\ => \bk_backoff_counter_reg[4]\,
      \bk_backoff_counter_reg[5]\ => \bk_backoff_counter_reg[5]\,
      \bk_backoff_counter_reg[6]\ => \bk_backoff_counter_reg[6]\,
      \bk_backoff_counter_reg[7]\ => \bk_backoff_counter_reg[7]\,
      \bk_backoff_counter_reg[8]\ => \bk_backoff_counter_reg[8]\,
      \bk_backoff_counter_reg[9]\ => \bk_backoff_counter_reg[9]\,
      \bk_backoff_counter_reg[9]_0\ => \bk_backoff_counter_reg[9]_0\,
      \dividend0_reg[31]_0\(30 downto 0) => \dividend0_reg[31]\(30 downto 0),
      \divisor0_reg[0]_0\ => \divisor0_reg[0]\,
      \divisor0_reg[0]_1\ => \divisor0_reg[0]_0\,
      \divisor0_reg[0]_2\ => \divisor0_reg[0]_1\,
      \divisor0_reg[9]_0\(9 downto 0) => \divisor0_reg[9]\(9 downto 0),
      \divisor0_reg[9]_1\(9 downto 0) => \divisor0_reg[9]_0\(9 downto 0),
      \divisor0_reg[9]_2\(9 downto 0) => \divisor0_reg[9]_1\(9 downto 0),
      empty_34_reg_685 => empty_34_reg_685,
      grp_initial_edca_process_fu_240_be_backoff_counter_o(0) => grp_initial_edca_process_fu_240_be_backoff_counter_o(0),
      grp_initial_edca_process_fu_240_bk_backoff_counter_o(0) => grp_initial_edca_process_fu_240_bk_backoff_counter_o(0),
      grp_initial_edca_process_fu_240_vi_backoff_counter_o(0) => grp_initial_edca_process_fu_240_vi_backoff_counter_o(0),
      grp_initial_edca_process_fu_240_vo_backoff_counter_o(5 downto 0) => grp_initial_edca_process_fu_240_vo_backoff_counter_o(5 downto 0),
      grp_ma_unitdatax_request_fu_344_vo_backoff_counter(8 downto 0) => grp_ma_unitdatax_request_fu_344_vo_backoff_counter(9 downto 1),
      grp_phy_txend_confirm_fu_292_be_backoff_counter_o(0) => grp_phy_txend_confirm_fu_292_be_backoff_counter_o(0),
      grp_phy_txend_confirm_fu_292_bk_backoff_counter_o(0) => grp_phy_txend_confirm_fu_292_bk_backoff_counter_o(0),
      grp_phy_txend_confirm_fu_292_vi_backoff_counter_o(0) => grp_phy_txend_confirm_fu_292_vi_backoff_counter_o(0),
      grp_phy_txend_confirm_fu_292_vo_backoff_counter_o(5 downto 0) => grp_phy_txend_confirm_fu_292_vo_backoff_counter_o(5 downto 0),
      icmp_ln41_reg_681 => icmp_ln41_reg_681,
      \icmp_ln41_reg_681_reg[0]\ => \icmp_ln41_reg_681_reg[0]\,
      icmp_ln43_reg_731 => icmp_ln43_reg_731,
      icmp_ln56_reg_718 => icmp_ln56_reg_718,
      icmp_ln67_reg_689 => icmp_ln67_reg_689,
      icmp_ln69_reg_705 => icmp_ln69_reg_705,
      \icmp_ln69_reg_705_reg[0]\ => \icmp_ln69_reg_705_reg[0]\,
      \medium_state_read_reg_735_reg[0]\ => \medium_state_read_reg_735_reg[0]\,
      \r_stage_reg[32]\ => \r_stage_reg[32]\,
      \remd_reg[0]_0\ => grp_ma_unitdatax_request_fu_344_vo_backoff_counter(0),
      \remd_reg[9]_0\(9 downto 0) => \remd_reg[9]\(9 downto 0),
      \remd_reg[9]_1\(9 downto 0) => \remd_reg[9]_0\(9 downto 0),
      \remd_reg[9]_2\(9 downto 0) => \remd_reg[9]_1\(9 downto 0),
      \trunc_ln14_reg_176_reg[30]\(31 downto 0) => \trunc_ln14_reg_176_reg[30]\(31 downto 0),
      \vi_backoff_counter_reg[0]\ => \vi_backoff_counter_reg[0]\,
      \vi_backoff_counter_reg[1]\ => \vi_backoff_counter_reg[1]\,
      \vi_backoff_counter_reg[2]\ => \vi_backoff_counter_reg[2]\,
      \vi_backoff_counter_reg[3]\ => \vi_backoff_counter_reg[3]\,
      \vi_backoff_counter_reg[4]\ => \vi_backoff_counter_reg[4]\,
      \vi_backoff_counter_reg[5]\ => \vi_backoff_counter_reg[5]\,
      \vi_backoff_counter_reg[6]\ => \vi_backoff_counter_reg[6]\,
      \vi_backoff_counter_reg[7]\ => \vi_backoff_counter_reg[7]\,
      \vi_backoff_counter_reg[8]\ => \vi_backoff_counter_reg[8]\,
      \vi_backoff_counter_reg[9]\ => \vi_backoff_counter_reg[9]\,
      \vi_backoff_counter_reg[9]_0\ => \vi_backoff_counter_reg[9]_0\,
      \vo_backoff_counter_reg[4]\ => \vo_backoff_counter_reg[4]\,
      \vo_backoff_counter_reg[5]\ => \vo_backoff_counter_reg[5]\,
      \vo_backoff_counter_reg[6]\ => \vo_backoff_counter_reg[6]\,
      \vo_backoff_counter_reg[7]\ => \vo_backoff_counter_reg[7]\,
      \vo_backoff_counter_reg[9]\ => \vo_backoff_counter_reg[9]\,
      \vo_backoff_counter_reg[9]_0\ => \vo_backoff_counter_reg[9]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_34 is
  port (
    grp_initial_edca_process_fu_240_vi_backoff_counter_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    \remd_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \vi_backoff_counter_reg[1]\ : out STD_LOGIC;
    \vi_backoff_counter_reg[2]\ : out STD_LOGIC;
    \vi_backoff_counter_reg[3]\ : out STD_LOGIC;
    \vi_backoff_counter_reg[4]\ : out STD_LOGIC;
    \vi_backoff_counter_reg[5]\ : out STD_LOGIC;
    \vi_backoff_counter_reg[6]\ : out STD_LOGIC;
    \vi_backoff_counter_reg[7]\ : out STD_LOGIC;
    \vi_backoff_counter_reg[8]\ : out STD_LOGIC;
    \vi_backoff_counter_reg[9]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    \r_stage_reg[32]\ : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \vi_backoff_counter_reg[0]\ : in STD_LOGIC;
    \vi_backoff_counter[9]_i_7\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \vi_backoff_counter_reg[0]_0\ : in STD_LOGIC;
    ap_return_preg : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dividend0_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \divisor0_reg[9]\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_34 : entity is "send_frame_urem_3bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_34;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_34 is
begin
send_frame_urem_3bkb_div_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_35
     port map (
      D(31 downto 0) => D(31 downto 0),
      DI(0) => DI(0),
      Q(1 downto 0) => Q(1 downto 0),
      ap_clk => ap_clk,
      ap_return_preg(9 downto 0) => ap_return_preg(9 downto 0),
      ap_rst => ap_rst,
      \dividend0_reg[31]_0\(30 downto 0) => \dividend0_reg[31]\(30 downto 0),
      \divisor0_reg[9]_0\(8 downto 0) => \divisor0_reg[9]\(8 downto 0),
      grp_initial_edca_process_fu_240_vi_backoff_counter_o(0) => grp_initial_edca_process_fu_240_vi_backoff_counter_o(0),
      \r_stage_reg[32]\ => \r_stage_reg[32]\,
      \remd_reg[9]_0\(9 downto 0) => \remd_reg[9]\(9 downto 0),
      \vi_backoff_counter[9]_i_7\(9 downto 0) => \vi_backoff_counter[9]_i_7\(9 downto 0),
      \vi_backoff_counter_reg[0]\ => \vi_backoff_counter_reg[0]\,
      \vi_backoff_counter_reg[0]_0\ => \vi_backoff_counter_reg[0]_0\,
      \vi_backoff_counter_reg[1]\ => \vi_backoff_counter_reg[1]\,
      \vi_backoff_counter_reg[2]\ => \vi_backoff_counter_reg[2]\,
      \vi_backoff_counter_reg[3]\ => \vi_backoff_counter_reg[3]\,
      \vi_backoff_counter_reg[4]\ => \vi_backoff_counter_reg[4]\,
      \vi_backoff_counter_reg[5]\ => \vi_backoff_counter_reg[5]\,
      \vi_backoff_counter_reg[6]\ => \vi_backoff_counter_reg[6]\,
      \vi_backoff_counter_reg[7]\ => \vi_backoff_counter_reg[7]\,
      \vi_backoff_counter_reg[8]\ => \vi_backoff_counter_reg[8]\,
      \vi_backoff_counter_reg[9]\ => \vi_backoff_counter_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_40 is
  port (
    grp_initial_edca_process_fu_240_bk_backoff_counter_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    \remd_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \bk_backoff_counter_reg[1]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[2]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[3]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[4]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[5]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[6]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[7]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[8]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[9]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    \r_stage_reg[32]\ : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bk_backoff_counter_reg[0]\ : in STD_LOGIC;
    ap_return_preg : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \bk_backoff_counter_reg[0]_0\ : in STD_LOGIC;
    \bk_backoff_counter[9]_i_7\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dividend0_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \divisor0_reg[9]\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_40 : entity is "send_frame_urem_3bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_40;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_40 is
begin
send_frame_urem_3bkb_div_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_41
     port map (
      D(31 downto 0) => D(31 downto 0),
      DI(0) => DI(0),
      Q(1 downto 0) => Q(1 downto 0),
      ap_clk => ap_clk,
      ap_return_preg(9 downto 0) => ap_return_preg(9 downto 0),
      ap_rst => ap_rst,
      \bk_backoff_counter[9]_i_7\(9 downto 0) => \bk_backoff_counter[9]_i_7\(9 downto 0),
      \bk_backoff_counter_reg[0]\ => \bk_backoff_counter_reg[0]\,
      \bk_backoff_counter_reg[0]_0\ => \bk_backoff_counter_reg[0]_0\,
      \bk_backoff_counter_reg[1]\ => \bk_backoff_counter_reg[1]\,
      \bk_backoff_counter_reg[2]\ => \bk_backoff_counter_reg[2]\,
      \bk_backoff_counter_reg[3]\ => \bk_backoff_counter_reg[3]\,
      \bk_backoff_counter_reg[4]\ => \bk_backoff_counter_reg[4]\,
      \bk_backoff_counter_reg[5]\ => \bk_backoff_counter_reg[5]\,
      \bk_backoff_counter_reg[6]\ => \bk_backoff_counter_reg[6]\,
      \bk_backoff_counter_reg[7]\ => \bk_backoff_counter_reg[7]\,
      \bk_backoff_counter_reg[8]\ => \bk_backoff_counter_reg[8]\,
      \bk_backoff_counter_reg[9]\ => \bk_backoff_counter_reg[9]\,
      \dividend0_reg[31]_0\(30 downto 0) => \dividend0_reg[31]\(30 downto 0),
      \divisor0_reg[9]_0\(8 downto 0) => \divisor0_reg[9]\(8 downto 0),
      grp_initial_edca_process_fu_240_bk_backoff_counter_o(0) => grp_initial_edca_process_fu_240_bk_backoff_counter_o(0),
      \r_stage_reg[32]\ => \r_stage_reg[32]\,
      \remd_reg[9]_0\(9 downto 0) => \remd_reg[9]\(9 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_46 is
  port (
    grp_initial_edca_process_fu_240_be_backoff_counter_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    \remd_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \be_backoff_counter_reg[1]\ : out STD_LOGIC;
    \be_backoff_counter_reg[2]\ : out STD_LOGIC;
    \be_backoff_counter_reg[3]\ : out STD_LOGIC;
    \be_backoff_counter_reg[4]\ : out STD_LOGIC;
    \be_backoff_counter_reg[5]\ : out STD_LOGIC;
    \be_backoff_counter_reg[6]\ : out STD_LOGIC;
    \be_backoff_counter_reg[7]\ : out STD_LOGIC;
    \be_backoff_counter_reg[8]\ : out STD_LOGIC;
    \be_backoff_counter_reg[9]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    \r_stage_reg[32]\ : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \be_backoff_counter_reg[0]\ : in STD_LOGIC;
    \be_backoff_counter[9]_i_7\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \be_backoff_counter_reg[0]_0\ : in STD_LOGIC;
    ap_return_preg : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dividend0_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \divisor0_reg[9]\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_46 : entity is "send_frame_urem_3bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_46;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_46 is
begin
send_frame_urem_3bkb_div_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_47
     port map (
      D(31 downto 0) => D(31 downto 0),
      DI(0) => DI(0),
      Q(1 downto 0) => Q(1 downto 0),
      ap_clk => ap_clk,
      ap_return_preg(9 downto 0) => ap_return_preg(9 downto 0),
      ap_rst => ap_rst,
      \be_backoff_counter[9]_i_7\(9 downto 0) => \be_backoff_counter[9]_i_7\(9 downto 0),
      \be_backoff_counter_reg[0]\ => \be_backoff_counter_reg[0]\,
      \be_backoff_counter_reg[0]_0\ => \be_backoff_counter_reg[0]_0\,
      \be_backoff_counter_reg[1]\ => \be_backoff_counter_reg[1]\,
      \be_backoff_counter_reg[2]\ => \be_backoff_counter_reg[2]\,
      \be_backoff_counter_reg[3]\ => \be_backoff_counter_reg[3]\,
      \be_backoff_counter_reg[4]\ => \be_backoff_counter_reg[4]\,
      \be_backoff_counter_reg[5]\ => \be_backoff_counter_reg[5]\,
      \be_backoff_counter_reg[6]\ => \be_backoff_counter_reg[6]\,
      \be_backoff_counter_reg[7]\ => \be_backoff_counter_reg[7]\,
      \be_backoff_counter_reg[8]\ => \be_backoff_counter_reg[8]\,
      \be_backoff_counter_reg[9]\ => \be_backoff_counter_reg[9]\,
      \dividend0_reg[31]_0\(30 downto 0) => \dividend0_reg[31]\(30 downto 0),
      \divisor0_reg[9]_0\(8 downto 0) => \divisor0_reg[9]\(8 downto 0),
      grp_initial_edca_process_fu_240_be_backoff_counter_o(0) => grp_initial_edca_process_fu_240_be_backoff_counter_o(0),
      \r_stage_reg[32]\ => \r_stage_reg[32]\,
      \remd_reg[9]_0\(9 downto 0) => \remd_reg[9]\(9 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_53 is
  port (
    r_stage_reg_r_29 : out STD_LOGIC;
    grp_initial_edca_process_fu_240_vo_backoff_counter_o : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \remd_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    grp_backoff_vo_fu_153_vo_backoff_counter_o : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vo_backoff_counter_reg[9]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \vo_backoff_counter_reg[0]\ : in STD_LOGIC;
    \vo_backoff_counter_reg[0]_0\ : in STD_LOGIC;
    \vo_backoff_counter_reg[9]_0\ : in STD_LOGIC;
    \vo_backoff_counter_reg[1]\ : in STD_LOGIC;
    \vo_backoff_counter_reg[2]\ : in STD_LOGIC;
    \vo_backoff_counter_reg[3]\ : in STD_LOGIC;
    \vo_backoff_counter_reg[8]\ : in STD_LOGIC;
    \vo_backoff_counter_reg[9]_1\ : in STD_LOGIC;
    \vo_backoff_counter[4]_i_2\ : in STD_LOGIC;
    \vo_backoff_counter[4]_i_2_0\ : in STD_LOGIC;
    ap_return_preg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \vo_backoff_counter[5]_i_2\ : in STD_LOGIC;
    \vo_backoff_counter[6]_i_2\ : in STD_LOGIC;
    \vo_backoff_counter[7]_i_2\ : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dividend0_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_53 : entity is "send_frame_urem_3bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_53;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_53 is
begin
send_frame_urem_3bkb_div_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_54
     port map (
      D(31 downto 0) => D(31 downto 0),
      DI(0) => DI(0),
      Q(0) => Q(0),
      ap_clk => ap_clk,
      ap_return_preg(3 downto 0) => ap_return_preg(3 downto 0),
      ap_rst => ap_rst,
      \dividend0_reg[31]_0\(30 downto 0) => \dividend0_reg[31]\(30 downto 0),
      grp_backoff_vo_fu_153_vo_backoff_counter_o(3 downto 0) => grp_backoff_vo_fu_153_vo_backoff_counter_o(3 downto 0),
      grp_initial_edca_process_fu_240_vo_backoff_counter_o(5 downto 0) => grp_initial_edca_process_fu_240_vo_backoff_counter_o(5 downto 0),
      r_stage_reg_r_29 => r_stage_reg_r_29,
      \remd_reg[9]_0\(9 downto 0) => \remd_reg[9]\(9 downto 0),
      \vo_backoff_counter[4]_i_2\ => \vo_backoff_counter[4]_i_2\,
      \vo_backoff_counter[4]_i_2_0\ => \vo_backoff_counter[4]_i_2_0\,
      \vo_backoff_counter[5]_i_2\ => \vo_backoff_counter[5]_i_2\,
      \vo_backoff_counter[6]_i_2\ => \vo_backoff_counter[6]_i_2\,
      \vo_backoff_counter[7]_i_2\ => \vo_backoff_counter[7]_i_2\,
      \vo_backoff_counter_reg[0]\ => \vo_backoff_counter_reg[0]\,
      \vo_backoff_counter_reg[0]_0\ => \vo_backoff_counter_reg[0]_0\,
      \vo_backoff_counter_reg[1]\ => \vo_backoff_counter_reg[1]\,
      \vo_backoff_counter_reg[2]\ => \vo_backoff_counter_reg[2]\,
      \vo_backoff_counter_reg[3]\ => \vo_backoff_counter_reg[3]\,
      \vo_backoff_counter_reg[8]\ => \vo_backoff_counter_reg[8]\,
      \vo_backoff_counter_reg[9]\(5 downto 0) => \vo_backoff_counter_reg[9]\(5 downto 0),
      \vo_backoff_counter_reg[9]_0\ => \vo_backoff_counter_reg[9]_0\,
      \vo_backoff_counter_reg[9]_1\ => \vo_backoff_counter_reg[9]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_8 is
  port (
    grp_phy_txend_confirm_fu_292_be_backoff_counter_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    \remd_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \be_backoff_counter_reg[1]\ : out STD_LOGIC;
    \be_backoff_counter_reg[2]\ : out STD_LOGIC;
    \be_backoff_counter_reg[3]\ : out STD_LOGIC;
    \be_backoff_counter_reg[4]\ : out STD_LOGIC;
    \be_backoff_counter_reg[5]\ : out STD_LOGIC;
    \be_backoff_counter_reg[6]\ : out STD_LOGIC;
    \be_backoff_counter_reg[7]\ : out STD_LOGIC;
    \be_backoff_counter_reg[8]\ : out STD_LOGIC;
    \be_backoff_counter_reg[9]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    \r_stage_reg[32]\ : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \be_backoff_counter_reg[0]\ : in STD_LOGIC;
    \be_backoff_counter[9]_i_7\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \be_backoff_counter_reg[0]_0\ : in STD_LOGIC;
    ap_return_preg : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dividend0_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \divisor0_reg[9]\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_8 : entity is "send_frame_urem_3bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_8 is
begin
send_frame_urem_3bkb_div_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_9
     port map (
      D(31 downto 0) => D(31 downto 0),
      DI(0) => DI(0),
      Q(1 downto 0) => Q(1 downto 0),
      ap_clk => ap_clk,
      ap_return_preg(9 downto 0) => ap_return_preg(9 downto 0),
      ap_rst => ap_rst,
      \be_backoff_counter[9]_i_7\(9 downto 0) => \be_backoff_counter[9]_i_7\(9 downto 0),
      \be_backoff_counter_reg[0]\ => \be_backoff_counter_reg[0]\,
      \be_backoff_counter_reg[0]_0\ => \be_backoff_counter_reg[0]_0\,
      \be_backoff_counter_reg[1]\ => \be_backoff_counter_reg[1]\,
      \be_backoff_counter_reg[2]\ => \be_backoff_counter_reg[2]\,
      \be_backoff_counter_reg[3]\ => \be_backoff_counter_reg[3]\,
      \be_backoff_counter_reg[4]\ => \be_backoff_counter_reg[4]\,
      \be_backoff_counter_reg[5]\ => \be_backoff_counter_reg[5]\,
      \be_backoff_counter_reg[6]\ => \be_backoff_counter_reg[6]\,
      \be_backoff_counter_reg[7]\ => \be_backoff_counter_reg[7]\,
      \be_backoff_counter_reg[8]\ => \be_backoff_counter_reg[8]\,
      \be_backoff_counter_reg[9]\ => \be_backoff_counter_reg[9]\,
      \dividend0_reg[31]_0\(30 downto 0) => \dividend0_reg[31]\(30 downto 0),
      \divisor0_reg[9]_0\(8 downto 0) => \divisor0_reg[9]\(8 downto 0),
      grp_phy_txend_confirm_fu_292_be_backoff_counter_o(0) => grp_phy_txend_confirm_fu_292_be_backoff_counter_o(0),
      \r_stage_reg[32]\ => \r_stage_reg[32]\,
      \remd_reg[9]_0\(9 downto 0) => \remd_reg[9]\(9 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_random_int_gen is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[8]_0\ : out STD_LOGIC;
    \icmp_ln286_reg_362_reg[0]\ : out STD_LOGIC;
    \available_spaces_be_reg[2]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \vi_backoff_counter_reg[1]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_0\ : out STD_LOGIC;
    \vi_backoff_counter_reg[2]\ : out STD_LOGIC;
    \vi_backoff_counter_reg[8]\ : out STD_LOGIC;
    \vi_backoff_counter_reg[9]\ : out STD_LOGIC;
    \be_backoff_counter_reg[9]\ : out STD_LOGIC;
    \available_spaces_be_reg[2]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_1\ : out STD_LOGIC;
    \be_backoff_counter_reg[8]\ : out STD_LOGIC;
    \be_backoff_counter_reg[2]\ : out STD_LOGIC;
    \be_backoff_counter_reg[1]\ : out STD_LOGIC;
    \available_spaces_be_reg[2]_1\ : out STD_LOGIC;
    \available_spaces_be_reg[2]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \available_spaces_be_reg[2]_3\ : out STD_LOGIC;
    \available_spaces_be_reg[2]_4\ : out STD_LOGIC;
    \available_spaces_be_reg[2]_5\ : out STD_LOGIC;
    \available_spaces_be_reg[2]_6\ : out STD_LOGIC;
    \available_spaces_be_reg[2]_7\ : out STD_LOGIC;
    \available_spaces_vi_reg[2]\ : out STD_LOGIC;
    \available_spaces_vi_reg[2]_0\ : out STD_LOGIC;
    \available_spaces_vi_reg[2]_1\ : out STD_LOGIC;
    \available_spaces_vi_reg[2]_2\ : out STD_LOGIC;
    \available_spaces_vi_reg[2]_3\ : out STD_LOGIC;
    grp_phy_txend_confirm_fu_292_vi_backoff_counter_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rand_state_reg[1]\ : out STD_LOGIC;
    \rand_state_reg[2]\ : out STD_LOGIC;
    \rand_state_reg[3]\ : out STD_LOGIC;
    \rand_state_reg[4]\ : out STD_LOGIC;
    \rand_state_reg[5]\ : out STD_LOGIC;
    \rand_state_reg[6]\ : out STD_LOGIC;
    \rand_state_reg[7]\ : out STD_LOGIC;
    \rand_state_reg[8]\ : out STD_LOGIC;
    \rand_state_reg[9]\ : out STD_LOGIC;
    \rand_state_reg[10]\ : out STD_LOGIC;
    \rand_state_reg[11]\ : out STD_LOGIC;
    \rand_state_reg[12]\ : out STD_LOGIC;
    \rand_state_reg[13]\ : out STD_LOGIC;
    \rand_state_reg[14]\ : out STD_LOGIC;
    \rand_state_reg[15]\ : out STD_LOGIC;
    \rand_state_reg[16]\ : out STD_LOGIC;
    \rand_state_reg[17]\ : out STD_LOGIC;
    \rand_state_reg[18]\ : out STD_LOGIC;
    \rand_state_reg[19]\ : out STD_LOGIC;
    \rand_state_reg[20]\ : out STD_LOGIC;
    \rand_state_reg[21]\ : out STD_LOGIC;
    \rand_state_reg[22]\ : out STD_LOGIC;
    \rand_state_reg[23]\ : out STD_LOGIC;
    \rand_state_reg[24]\ : out STD_LOGIC;
    \rand_state_reg[25]\ : out STD_LOGIC;
    \rand_state_reg[26]\ : out STD_LOGIC;
    \rand_state_reg[27]\ : out STD_LOGIC;
    \rand_state_reg[28]\ : out STD_LOGIC;
    \rand_state_reg[29]\ : out STD_LOGIC;
    \rand_state_reg[30]\ : out STD_LOGIC;
    \rand_state_reg[31]\ : out STD_LOGIC;
    grp_start_backoff_vi_fu_163_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[37]_0\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \r_stage_reg[32]\ : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    p : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[10]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    grp_start_backoff_vi_fu_163_ap_start_reg : in STD_LOGIC;
    icmp_ln286_reg_362 : in STD_LOGIC;
    available_spaces_be : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln286_reg_362_reg[0]_0\ : in STD_LOGIC;
    tmp_2_reg_358 : in STD_LOGIC;
    \rand_state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rand_state_reg[0]_0\ : in STD_LOGIC;
    \rand_state_reg[0]_1\ : in STD_LOGIC;
    \rand_state_reg[0]_2\ : in STD_LOGIC;
    grp_initial_edca_process_fu_240_rand_state_o : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vi_backoff_counter_reg[0]\ : in STD_LOGIC;
    \vi_backoff_counter_reg[1]_0\ : in STD_LOGIC;
    \vi_backoff_counter_reg[1]_1\ : in STD_LOGIC;
    \vi_backoff_counter_reg[1]_2\ : in STD_LOGIC;
    \vi_backoff_counter_reg[2]_0\ : in STD_LOGIC;
    \vi_backoff_counter_reg[2]_1\ : in STD_LOGIC;
    \vi_backoff_counter_reg[8]_0\ : in STD_LOGIC;
    \vi_backoff_counter_reg[8]_1\ : in STD_LOGIC;
    \vi_backoff_counter_reg[9]_0\ : in STD_LOGIC;
    \vi_backoff_counter_reg[9]_1\ : in STD_LOGIC;
    \be_backoff_counter_reg[9]_0\ : in STD_LOGIC;
    \be_backoff_counter_reg[9]_1\ : in STD_LOGIC;
    \be_backoff_counter_reg[9]_2\ : in STD_LOGIC;
    \be_backoff_counter_reg[9]_3\ : in STD_LOGIC;
    \be_backoff_counter_reg[8]_0\ : in STD_LOGIC;
    \be_backoff_counter_reg[8]_1\ : in STD_LOGIC;
    \be_backoff_counter_reg[8]_2\ : in STD_LOGIC;
    \be_backoff_counter_reg[2]_0\ : in STD_LOGIC;
    \be_backoff_counter_reg[2]_1\ : in STD_LOGIC;
    \be_backoff_counter_reg[2]_2\ : in STD_LOGIC;
    \be_backoff_counter_reg[1]_0\ : in STD_LOGIC;
    \be_backoff_counter_reg[1]_1\ : in STD_LOGIC;
    \be_backoff_counter_reg[1]_2\ : in STD_LOGIC;
    \vi_backoff_counter_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \be_backoff_counter_reg[0]\ : in STD_LOGIC;
    icmp_ln287_reg_366 : in STD_LOGIC;
    current_txop_holder_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \be_backoff_counter_reg[7]\ : in STD_LOGIC;
    \be_backoff_counter_reg[7]_0\ : in STD_LOGIC;
    \be_backoff_counter_reg[7]_1\ : in STD_LOGIC;
    \be_backoff_counter_reg[6]\ : in STD_LOGIC;
    \be_backoff_counter_reg[6]_0\ : in STD_LOGIC;
    \be_backoff_counter_reg[6]_1\ : in STD_LOGIC;
    \be_backoff_counter_reg[5]\ : in STD_LOGIC;
    \be_backoff_counter_reg[5]_0\ : in STD_LOGIC;
    \be_backoff_counter_reg[5]_1\ : in STD_LOGIC;
    \be_backoff_counter_reg[4]\ : in STD_LOGIC;
    \be_backoff_counter_reg[4]_0\ : in STD_LOGIC;
    \be_backoff_counter_reg[4]_1\ : in STD_LOGIC;
    \be_backoff_counter_reg[3]\ : in STD_LOGIC;
    \be_backoff_counter_reg[3]_0\ : in STD_LOGIC;
    \be_backoff_counter_reg[3]_1\ : in STD_LOGIC;
    \vi_backoff_counter_reg[3]\ : in STD_LOGIC;
    \vi_backoff_counter_reg[3]_0\ : in STD_LOGIC;
    \vi_backoff_counter_reg[4]\ : in STD_LOGIC;
    \vi_backoff_counter_reg[4]_0\ : in STD_LOGIC;
    \vi_backoff_counter_reg[5]\ : in STD_LOGIC;
    \vi_backoff_counter_reg[5]_0\ : in STD_LOGIC;
    \vi_backoff_counter_reg[6]\ : in STD_LOGIC;
    \vi_backoff_counter_reg[6]_0\ : in STD_LOGIC;
    \vi_backoff_counter_reg[7]\ : in STD_LOGIC;
    \vi_backoff_counter_reg[7]_0\ : in STD_LOGIC;
    \vi_backoff_counter[9]_i_7\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \rand_state_reg[0]_3\ : in STD_LOGIC;
    \rand_state_reg[31]_0\ : in STD_LOGIC;
    \rand_state_reg[1]_0\ : in STD_LOGIC;
    \rand_state_reg[2]_0\ : in STD_LOGIC;
    \rand_state_reg[3]_0\ : in STD_LOGIC;
    \rand_state_reg[4]_0\ : in STD_LOGIC;
    \rand_state_reg[5]_0\ : in STD_LOGIC;
    \rand_state_reg[6]_0\ : in STD_LOGIC;
    \rand_state_reg[7]_0\ : in STD_LOGIC;
    \rand_state_reg[8]_0\ : in STD_LOGIC;
    \rand_state_reg[9]_0\ : in STD_LOGIC;
    \rand_state_reg[10]_0\ : in STD_LOGIC;
    \rand_state_reg[11]_0\ : in STD_LOGIC;
    \rand_state_reg[12]_0\ : in STD_LOGIC;
    \rand_state_reg[13]_0\ : in STD_LOGIC;
    \rand_state_reg[14]_0\ : in STD_LOGIC;
    \rand_state_reg[15]_0\ : in STD_LOGIC;
    \rand_state_reg[16]_0\ : in STD_LOGIC;
    \rand_state_reg[17]_0\ : in STD_LOGIC;
    \rand_state_reg[18]_0\ : in STD_LOGIC;
    \rand_state_reg[19]_0\ : in STD_LOGIC;
    \rand_state_reg[20]_0\ : in STD_LOGIC;
    \rand_state_reg[21]_0\ : in STD_LOGIC;
    \rand_state_reg[22]_0\ : in STD_LOGIC;
    \rand_state_reg[23]_0\ : in STD_LOGIC;
    \rand_state_reg[24]_0\ : in STD_LOGIC;
    \rand_state_reg[25]_0\ : in STD_LOGIC;
    \rand_state_reg[26]_0\ : in STD_LOGIC;
    \rand_state_reg[27]_0\ : in STD_LOGIC;
    \rand_state_reg[28]_0\ : in STD_LOGIC;
    \rand_state_reg[29]_0\ : in STD_LOGIC;
    \rand_state_reg[30]_0\ : in STD_LOGIC;
    \rand_state_reg[31]_1\ : in STD_LOGIC;
    \vi_backoff_counter[9]_i_5_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_random_int_gen_fu_37_ap_start_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[7]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[10]_1\ : in STD_LOGIC;
    grp_start_backoff_be_fu_176_ap_start_reg0 : in STD_LOGIC;
    tmp_reg_346 : in STD_LOGIC;
    icmp_ln268_reg_350 : in STD_LOGIC;
    \divisor0_reg[9]\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_random_int_gen;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_random_int_gen is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \add_ln13_fu_90_p2_carry__0_n_1\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__0_n_2\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__0_n_3\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__0_n_4\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__1_n_1\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__1_n_2\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__1_n_3\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__1_n_4\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__2_n_3\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__2_n_4\ : STD_LOGIC;
  signal add_ln13_fu_90_p2_carry_n_1 : STD_LOGIC;
  signal add_ln13_fu_90_p2_carry_n_2 : STD_LOGIC;
  signal add_ln13_fu_90_p2_carry_n_3 : STD_LOGIC;
  signal add_ln13_fu_90_p2_carry_n_4 : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2__7_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_3__4_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_4__4_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_5__4_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_6__4_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_7__4_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_8__4_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_3__0_n_1\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[13]_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[13]_1\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[10]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[11]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[12]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[13]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[14]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[15]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[16]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[17]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[18]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[19]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[20]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[21]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[22]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[23]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[24]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[25]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[26]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[27]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[28]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[29]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[30]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[31]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[32]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[33]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[34]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[35]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[36]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[3]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[4]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[5]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[6]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[7]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[8]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[9]\ : STD_LOGIC;
  signal \ap_CS_fsm_state2__0\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_block_state8_on_subcall_done : STD_LOGIC;
  signal ap_return_preg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^available_spaces_be_reg[2]_0\ : STD_LOGIC;
  signal grp_fu_144_p0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_random_int_gen_fu_37_ap_ready : STD_LOGIC;
  signal grp_start_backoff_vi_fu_163_ap_ready : STD_LOGIC;
  signal high_2_reg_166 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal low_1_reg_161 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \rand_state[0]_i_2_n_1\ : STD_LOGIC;
  signal \rand_state[31]_i_19_n_1\ : STD_LOGIC;
  signal \rand_state[31]_i_20_n_1\ : STD_LOGIC;
  signal remd : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal send_frame_mul_mucud_U24_n_19 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_20 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_21 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_22 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_23 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_24 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_25 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_26 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_27 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_28 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_29 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_30 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_31 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_32 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_33 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_34 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_35 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_36 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_37 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_38 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_39 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_40 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_41 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_42 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_43 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_44 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_45 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_46 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_47 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_48 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_49 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_50 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_51 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_52 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_53 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_54 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_55 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_56 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_57 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_58 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_59 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_60 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_61 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_62 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_63 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_64 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_65 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_66 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_67 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_68 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_69 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_70 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_71 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_72 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_73 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_74 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_75 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_76 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_77 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_78 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_79 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_80 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_81 : STD_LOGIC;
  signal tmp_1_reg_181 : STD_LOGIC;
  signal trunc_ln14_reg_176 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \trunc_ln14_reg_176[11]_i_2__2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[11]_i_3__2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[11]_i_4__2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[11]_i_5__2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[15]_i_2__2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[15]_i_3__2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[15]_i_4__2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[15]_i_5__2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[19]_i_2__2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[19]_i_3__2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[19]_i_4__2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[19]_i_5__2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[23]_i_2__2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[23]_i_3__2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[23]_i_4__2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[23]_i_5__2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[27]_i_2__2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[27]_i_3__2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[27]_i_4__2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[27]_i_5__2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_34__4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_35__4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_36__4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_3__2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_4__2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_5__2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[3]_i_2__2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[3]_i_3__2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[3]_i_4__2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[3]_i_5__2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[3]_i_7__4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[3]_i_8__4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[3]_i_9__4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[7]_i_2__2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[7]_i_3__2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[7]_i_4__2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[7]_i_5__2_n_1\ : STD_LOGIC;
  signal trunc_ln1_reg_171 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \vi_backoff_counter[9]_i_9_n_1\ : STD_LOGIC;
  signal zext_ln13_1_fu_95_p1 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \NLW_add_ln13_fu_90_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln13_fu_90_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_low_1_fu_54_p2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_low_1_fu_54_p2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_low_1_fu_54_p2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_low_1_fu_54_p2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_low_1_fu_54_p2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_low_1_fu_54_p2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_low_1_fu_54_p2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_low_1_fu_54_p2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_low_1_fu_54_p2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_low_1_fu_54_p2_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal NLW_low_1_fu_54_p2_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__17\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \ap_CS_fsm[11]_i_1__4\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_1__4\ : label is "soft_lutpair366";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[17]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[18]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[19]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[20]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[21]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[22]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[23]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[24]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[25]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[26]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[27]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[28]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[29]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[30]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[31]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[32]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[33]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[34]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[35]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[36]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[37]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of \be_backoff_counter[9]_i_5\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \be_backoff_counter[9]_i_8\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \grp_random_int_gen_fu_37_ap_start_reg_i_1__2\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of grp_start_backoff_vi_fu_163_ap_start_reg_i_2 : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \icmp_ln286_reg_362[0]_i_1\ : label is "soft_lutpair367";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of low_1_fu_54_p2 : label is "{SYNTH-12 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \trunc_ln14_reg_176[30]_i_35__4\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \trunc_ln14_reg_176[3]_i_7__4\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \vi_backoff_counter[9]_i_5\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \vi_backoff_counter[9]_i_9\ : label is "soft_lutpair365";
begin
  Q(0) <= \^q\(0);
  \ap_CS_fsm_reg[13]_0\ <= \^ap_cs_fsm_reg[13]_0\;
  \ap_CS_fsm_reg[13]_1\ <= \^ap_cs_fsm_reg[13]_1\;
  \available_spaces_be_reg[2]_0\ <= \^available_spaces_be_reg[2]_0\;
add_ln13_fu_90_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln13_fu_90_p2_carry_n_1,
      CO(2) => add_ln13_fu_90_p2_carry_n_2,
      CO(1) => add_ln13_fu_90_p2_carry_n_3,
      CO(0) => add_ln13_fu_90_p2_carry_n_4,
      CYINIT => trunc_ln1_reg_171(0),
      DI(3) => '0',
      DI(2 downto 0) => trunc_ln1_reg_171(3 downto 1),
      O(3 downto 0) => zext_ln13_1_fu_95_p1(4 downto 1),
      S(3) => trunc_ln1_reg_171(4),
      S(2) => send_frame_mul_mucud_U24_n_20,
      S(1) => send_frame_mul_mucud_U24_n_21,
      S(0) => send_frame_mul_mucud_U24_n_22
    );
\add_ln13_fu_90_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln13_fu_90_p2_carry_n_1,
      CO(3) => \add_ln13_fu_90_p2_carry__0_n_1\,
      CO(2) => \add_ln13_fu_90_p2_carry__0_n_2\,
      CO(1) => \add_ln13_fu_90_p2_carry__0_n_3\,
      CO(0) => \add_ln13_fu_90_p2_carry__0_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => zext_ln13_1_fu_95_p1(8 downto 5),
      S(3 downto 0) => trunc_ln1_reg_171(8 downto 5)
    );
\add_ln13_fu_90_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln13_fu_90_p2_carry__0_n_1\,
      CO(3) => \add_ln13_fu_90_p2_carry__1_n_1\,
      CO(2) => \add_ln13_fu_90_p2_carry__1_n_2\,
      CO(1) => \add_ln13_fu_90_p2_carry__1_n_3\,
      CO(0) => \add_ln13_fu_90_p2_carry__1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => zext_ln13_1_fu_95_p1(12 downto 9),
      S(3 downto 0) => trunc_ln1_reg_171(12 downto 9)
    );
\add_ln13_fu_90_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln13_fu_90_p2_carry__1_n_1\,
      CO(3 downto 2) => \NLW_add_ln13_fu_90_p2_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln13_fu_90_p2_carry__2_n_3\,
      CO(0) => \add_ln13_fu_90_p2_carry__2_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_add_ln13_fu_90_p2_carry__2_O_UNCONNECTED\(3),
      O(2 downto 0) => zext_ln13_1_fu_95_p1(15 downto 13),
      S(3) => '0',
      S(2 downto 0) => trunc_ln1_reg_171(15 downto 13)
    );
\ap_CS_fsm[0]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555FF300000"
    )
        port map (
      I0 => grp_start_backoff_vi_fu_163_ap_start_reg,
      I1 => grp_random_int_gen_fu_37_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => grp_random_int_gen_fu_37_ap_ready,
      I4 => \ap_CS_fsm_reg[1]_0\(1),
      I5 => \ap_CS_fsm_reg[1]_0\(0),
      O => grp_start_backoff_vi_fu_163_ap_start_reg_reg(0)
    );
\ap_CS_fsm[0]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => grp_random_int_gen_fu_37_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => grp_random_int_gen_fu_37_ap_ready,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[10]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
        port map (
      I0 => \icmp_ln286_reg_362_reg[0]_0\,
      I1 => available_spaces_be(0),
      I2 => ap_block_state8_on_subcall_done,
      I3 => \ap_CS_fsm_reg[10]_1\,
      I4 => \ap_CS_fsm_reg[10]_0\(4),
      I5 => grp_start_backoff_be_fu_176_ap_start_reg0,
      O => \available_spaces_be_reg[2]_2\(2)
    );
\ap_CS_fsm[11]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \icmp_ln286_reg_362_reg[0]_0\,
      I1 => ap_block_state8_on_subcall_done,
      I2 => available_spaces_be(0),
      I3 => current_txop_holder_i(0),
      I4 => current_txop_holder_i(1),
      O => \available_spaces_be_reg[2]_2\(3)
    );
\ap_CS_fsm[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA8AAA8A8A"
    )
        port map (
      I0 => \ap_CS_fsm_reg[10]_0\(2),
      I1 => tmp_reg_346,
      I2 => icmp_ln268_reg_350,
      I3 => grp_start_backoff_vi_fu_163_ap_start_reg,
      I4 => \ap_CS_fsm_reg[1]_0\(0),
      I5 => grp_start_backoff_vi_fu_163_ap_ready,
      O => ap_block_state8_on_subcall_done
    );
\ap_CS_fsm[1]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA3333AAAAFF3F"
    )
        port map (
      I0 => grp_start_backoff_vi_fu_163_ap_start_reg,
      I1 => \ap_CS_fsm_reg[1]_0\(1),
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => grp_random_int_gen_fu_37_ap_start_reg,
      I4 => \ap_CS_fsm_reg[1]_0\(0),
      I5 => grp_random_int_gen_fu_37_ap_ready,
      O => grp_start_backoff_vi_fu_163_ap_start_reg_reg(1)
    );
\ap_CS_fsm[1]_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2__7_n_1\,
      I1 => \ap_CS_fsm[1]_i_3__4_n_1\,
      I2 => \ap_CS_fsm[1]_i_4__4_n_1\,
      I3 => \ap_CS_fsm[1]_i_5__4_n_1\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[34]\,
      I1 => \ap_CS_fsm_reg_n_1_[35]\,
      I2 => \ap_CS_fsm_reg_n_1_[32]\,
      I3 => \ap_CS_fsm_reg_n_1_[33]\,
      I4 => grp_random_int_gen_fu_37_ap_ready,
      I5 => \ap_CS_fsm_reg_n_1_[36]\,
      O => \ap_CS_fsm[1]_i_2__7_n_1\
    );
\ap_CS_fsm[1]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[28]\,
      I1 => \ap_CS_fsm_reg_n_1_[29]\,
      I2 => \ap_CS_fsm_reg_n_1_[26]\,
      I3 => \ap_CS_fsm_reg_n_1_[27]\,
      I4 => \ap_CS_fsm_reg_n_1_[31]\,
      I5 => \ap_CS_fsm_reg_n_1_[30]\,
      O => \ap_CS_fsm[1]_i_3__4_n_1\
    );
\ap_CS_fsm[1]_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[22]\,
      I1 => \ap_CS_fsm_reg_n_1_[23]\,
      I2 => \ap_CS_fsm_reg_n_1_[20]\,
      I3 => \ap_CS_fsm_reg_n_1_[21]\,
      I4 => \ap_CS_fsm_reg_n_1_[25]\,
      I5 => \ap_CS_fsm_reg_n_1_[24]\,
      O => \ap_CS_fsm[1]_i_4__4_n_1\
    );
\ap_CS_fsm[1]_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_6__4_n_1\,
      I1 => \ap_CS_fsm[1]_i_7__4_n_1\,
      I2 => \ap_CS_fsm[1]_i_8__4_n_1\,
      I3 => \ap_CS_fsm_state2__0\,
      I4 => \ap_CS_fsm_reg_n_1_[0]\,
      I5 => grp_random_int_gen_fu_37_ap_start_reg,
      O => \ap_CS_fsm[1]_i_5__4_n_1\
    );
\ap_CS_fsm[1]_i_6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[10]\,
      I1 => \ap_CS_fsm_reg_n_1_[11]\,
      I2 => \ap_CS_fsm_reg_n_1_[8]\,
      I3 => \ap_CS_fsm_reg_n_1_[9]\,
      I4 => \ap_CS_fsm_reg_n_1_[13]\,
      I5 => \ap_CS_fsm_reg_n_1_[12]\,
      O => \ap_CS_fsm[1]_i_6__4_n_1\
    );
\ap_CS_fsm[1]_i_7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[16]\,
      I1 => \ap_CS_fsm_reg_n_1_[17]\,
      I2 => \ap_CS_fsm_reg_n_1_[14]\,
      I3 => \ap_CS_fsm_reg_n_1_[15]\,
      I4 => \ap_CS_fsm_reg_n_1_[19]\,
      I5 => \ap_CS_fsm_reg_n_1_[18]\,
      O => \ap_CS_fsm[1]_i_7__4_n_1\
    );
\ap_CS_fsm[1]_i_8__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[4]\,
      I1 => \ap_CS_fsm_reg_n_1_[5]\,
      I2 => \^q\(0),
      I3 => \ap_CS_fsm_reg_n_1_[3]\,
      I4 => \ap_CS_fsm_reg_n_1_[7]\,
      I5 => \ap_CS_fsm_reg_n_1_[6]\,
      O => \ap_CS_fsm[1]_i_8__4_n_1\
    );
\ap_CS_fsm[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF444"
    )
        port map (
      I0 => \ap_CS_fsm_reg[7]_0\,
      I1 => \ap_CS_fsm_reg[10]_0\(0),
      I2 => \ap_CS_fsm[7]_i_3__0_n_1\,
      I3 => \ap_CS_fsm_reg[10]_0\(2),
      I4 => \ap_CS_fsm_reg[10]_0\(1),
      I5 => \ap_CS_fsm_reg[10]_0\(3),
      O => \available_spaces_be_reg[2]_2\(0)
    );
\ap_CS_fsm[7]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005100"
    )
        port map (
      I0 => grp_start_backoff_vi_fu_163_ap_ready,
      I1 => \ap_CS_fsm_reg[1]_0\(0),
      I2 => grp_start_backoff_vi_fu_163_ap_start_reg,
      I3 => icmp_ln268_reg_350,
      I4 => tmp_reg_346,
      O => \ap_CS_fsm[7]_i_3__0_n_1\
    );
\ap_CS_fsm[9]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04040400"
    )
        port map (
      I0 => \icmp_ln286_reg_362_reg[0]_0\,
      I1 => ap_block_state8_on_subcall_done,
      I2 => available_spaces_be(0),
      I3 => current_txop_holder_i(0),
      I4 => current_txop_holder_i(1),
      O => \available_spaces_be_reg[2]_2\(1)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_1_[0]\,
      S => ap_rst
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[9]\,
      Q => \ap_CS_fsm_reg_n_1_[10]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[10]\,
      Q => \ap_CS_fsm_reg_n_1_[11]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[11]\,
      Q => \ap_CS_fsm_reg_n_1_[12]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[12]\,
      Q => \ap_CS_fsm_reg_n_1_[13]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[13]\,
      Q => \ap_CS_fsm_reg_n_1_[14]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[14]\,
      Q => \ap_CS_fsm_reg_n_1_[15]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[15]\,
      Q => \ap_CS_fsm_reg_n_1_[16]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[16]\,
      Q => \ap_CS_fsm_reg_n_1_[17]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[17]\,
      Q => \ap_CS_fsm_reg_n_1_[18]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[18]\,
      Q => \ap_CS_fsm_reg_n_1_[19]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \ap_CS_fsm_state2__0\,
      R => ap_rst
    );
\ap_CS_fsm_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[19]\,
      Q => \ap_CS_fsm_reg_n_1_[20]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[20]\,
      Q => \ap_CS_fsm_reg_n_1_[21]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[21]\,
      Q => \ap_CS_fsm_reg_n_1_[22]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[22]\,
      Q => \ap_CS_fsm_reg_n_1_[23]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[23]\,
      Q => \ap_CS_fsm_reg_n_1_[24]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[24]\,
      Q => \ap_CS_fsm_reg_n_1_[25]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[25]\,
      Q => \ap_CS_fsm_reg_n_1_[26]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[26]\,
      Q => \ap_CS_fsm_reg_n_1_[27]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[27]\,
      Q => \ap_CS_fsm_reg_n_1_[28]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[28]\,
      Q => \ap_CS_fsm_reg_n_1_[29]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_state2__0\,
      Q => \^q\(0),
      R => ap_rst
    );
\ap_CS_fsm_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[29]\,
      Q => \ap_CS_fsm_reg_n_1_[30]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[30]\,
      Q => \ap_CS_fsm_reg_n_1_[31]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[31]\,
      Q => \ap_CS_fsm_reg_n_1_[32]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[32]\,
      Q => \ap_CS_fsm_reg_n_1_[33]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[33]\,
      Q => \ap_CS_fsm_reg_n_1_[34]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[34]\,
      Q => \ap_CS_fsm_reg_n_1_[35]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[35]\,
      Q => \ap_CS_fsm_reg_n_1_[36]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[36]\,
      Q => grp_random_int_gen_fu_37_ap_ready,
      R => ap_rst
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^q\(0),
      Q => \ap_CS_fsm_reg_n_1_[3]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[3]\,
      Q => \ap_CS_fsm_reg_n_1_[4]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[4]\,
      Q => \ap_CS_fsm_reg_n_1_[5]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[5]\,
      Q => \ap_CS_fsm_reg_n_1_[6]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[6]\,
      Q => \ap_CS_fsm_reg_n_1_[7]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[7]\,
      Q => \ap_CS_fsm_reg_n_1_[8]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[8]\,
      Q => \ap_CS_fsm_reg_n_1_[9]\,
      R => ap_rst
    );
\ap_return_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_37_ap_ready,
      D => remd(0),
      Q => ap_return_preg(0),
      R => ap_rst
    );
\ap_return_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_37_ap_ready,
      D => remd(1),
      Q => ap_return_preg(1),
      R => ap_rst
    );
\ap_return_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_37_ap_ready,
      D => remd(2),
      Q => ap_return_preg(2),
      R => ap_rst
    );
\ap_return_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_37_ap_ready,
      D => remd(3),
      Q => ap_return_preg(3),
      R => ap_rst
    );
\ap_return_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_37_ap_ready,
      D => remd(4),
      Q => ap_return_preg(4),
      R => ap_rst
    );
\ap_return_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_37_ap_ready,
      D => remd(5),
      Q => ap_return_preg(5),
      R => ap_rst
    );
\ap_return_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_37_ap_ready,
      D => remd(6),
      Q => ap_return_preg(6),
      R => ap_rst
    );
\ap_return_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_37_ap_ready,
      D => remd(7),
      Q => ap_return_preg(7),
      R => ap_rst
    );
\ap_return_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_37_ap_ready,
      D => remd(8),
      Q => ap_return_preg(8),
      R => ap_rst
    );
\ap_return_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_37_ap_ready,
      D => remd(9),
      Q => ap_return_preg(9),
      R => ap_rst
    );
\be_backoff_counter[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => \be_backoff_counter_reg[1]_0\,
      I1 => \^available_spaces_be_reg[2]_0\,
      I2 => \^ap_cs_fsm_reg[13]_1\,
      I3 => \be_backoff_counter_reg[1]_1\,
      I4 => \be_backoff_counter_reg[9]_2\,
      I5 => \be_backoff_counter_reg[1]_2\,
      O => \be_backoff_counter_reg[1]\
    );
\be_backoff_counter[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => \be_backoff_counter_reg[2]_0\,
      I1 => \^available_spaces_be_reg[2]_0\,
      I2 => \^ap_cs_fsm_reg[13]_1\,
      I3 => \be_backoff_counter_reg[2]_1\,
      I4 => \be_backoff_counter_reg[9]_2\,
      I5 => \be_backoff_counter_reg[2]_2\,
      O => \be_backoff_counter_reg[2]\
    );
\be_backoff_counter[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5FFA0CCF533A000"
    )
        port map (
      I0 => \^available_spaces_be_reg[2]_0\,
      I1 => \be_backoff_counter_reg[9]_2\,
      I2 => \be_backoff_counter_reg[3]\,
      I3 => \^ap_cs_fsm_reg[13]_1\,
      I4 => \be_backoff_counter_reg[3]_0\,
      I5 => \be_backoff_counter_reg[3]_1\,
      O => \available_spaces_be_reg[2]_7\
    );
\be_backoff_counter[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5FFA0CCF533A000"
    )
        port map (
      I0 => \^available_spaces_be_reg[2]_0\,
      I1 => \be_backoff_counter_reg[9]_2\,
      I2 => \be_backoff_counter_reg[4]\,
      I3 => \^ap_cs_fsm_reg[13]_1\,
      I4 => \be_backoff_counter_reg[4]_0\,
      I5 => \be_backoff_counter_reg[4]_1\,
      O => \available_spaces_be_reg[2]_6\
    );
\be_backoff_counter[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5FFA0CCF533A000"
    )
        port map (
      I0 => \^available_spaces_be_reg[2]_0\,
      I1 => \be_backoff_counter_reg[9]_2\,
      I2 => \be_backoff_counter_reg[5]\,
      I3 => \^ap_cs_fsm_reg[13]_1\,
      I4 => \be_backoff_counter_reg[5]_0\,
      I5 => \be_backoff_counter_reg[5]_1\,
      O => \available_spaces_be_reg[2]_5\
    );
\be_backoff_counter[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5FFA0CCF533A000"
    )
        port map (
      I0 => \^available_spaces_be_reg[2]_0\,
      I1 => \be_backoff_counter_reg[9]_2\,
      I2 => \be_backoff_counter_reg[6]\,
      I3 => \^ap_cs_fsm_reg[13]_1\,
      I4 => \be_backoff_counter_reg[6]_0\,
      I5 => \be_backoff_counter_reg[6]_1\,
      O => \available_spaces_be_reg[2]_4\
    );
\be_backoff_counter[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5FFA0CCF533A000"
    )
        port map (
      I0 => \^available_spaces_be_reg[2]_0\,
      I1 => \be_backoff_counter_reg[9]_2\,
      I2 => \be_backoff_counter_reg[7]\,
      I3 => \^ap_cs_fsm_reg[13]_1\,
      I4 => \be_backoff_counter_reg[7]_0\,
      I5 => \be_backoff_counter_reg[7]_1\,
      O => \available_spaces_be_reg[2]_3\
    );
\be_backoff_counter[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => \be_backoff_counter_reg[8]_0\,
      I1 => \^available_spaces_be_reg[2]_0\,
      I2 => \^ap_cs_fsm_reg[13]_1\,
      I3 => \be_backoff_counter_reg[8]_1\,
      I4 => \be_backoff_counter_reg[9]_2\,
      I5 => \be_backoff_counter_reg[8]_2\,
      O => \be_backoff_counter_reg[8]\
    );
\be_backoff_counter[9]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \vi_backoff_counter_reg[0]_0\(0),
      I1 => \^available_spaces_be_reg[2]_0\,
      I2 => \be_backoff_counter_reg[0]\,
      O => \^ap_cs_fsm_reg[13]_1\
    );
\be_backoff_counter[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => \be_backoff_counter_reg[9]_0\,
      I1 => \^available_spaces_be_reg[2]_0\,
      I2 => \^ap_cs_fsm_reg[13]_1\,
      I3 => \be_backoff_counter_reg[9]_1\,
      I4 => \be_backoff_counter_reg[9]_2\,
      I5 => \be_backoff_counter_reg[9]_3\,
      O => \be_backoff_counter_reg[9]\
    );
\be_backoff_counter[9]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => ap_block_state8_on_subcall_done,
      I1 => available_spaces_be(0),
      I2 => \icmp_ln286_reg_362_reg[0]_0\,
      O => \^available_spaces_be_reg[2]_0\
    );
\grp_random_int_gen_fu_37_ap_start_reg_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5C0"
    )
        port map (
      I0 => grp_random_int_gen_fu_37_ap_ready,
      I1 => grp_start_backoff_vi_fu_163_ap_start_reg,
      I2 => \ap_CS_fsm_reg[1]_0\(0),
      I3 => grp_random_int_gen_fu_37_ap_start_reg,
      O => \ap_CS_fsm_reg[37]_0\
    );
grp_start_backoff_vi_fu_163_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFC"
    )
        port map (
      I0 => grp_start_backoff_vi_fu_163_ap_ready,
      I1 => \ap_CS_fsm_reg[10]_0\(3),
      I2 => \ap_CS_fsm_reg[10]_0\(1),
      I3 => grp_start_backoff_vi_fu_163_ap_start_reg,
      O => \ap_CS_fsm_reg[8]_0\
    );
grp_start_backoff_vi_fu_163_ap_start_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AE00"
    )
        port map (
      I0 => grp_random_int_gen_fu_37_ap_ready,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => grp_random_int_gen_fu_37_ap_start_reg,
      I3 => \ap_CS_fsm_reg[1]_0\(1),
      O => grp_start_backoff_vi_fu_163_ap_ready
    );
\icmp_ln286_reg_362[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8ABA"
    )
        port map (
      I0 => icmp_ln286_reg_362,
      I1 => available_spaces_be(0),
      I2 => ap_block_state8_on_subcall_done,
      I3 => \icmp_ln286_reg_362_reg[0]_0\,
      O => \icmp_ln286_reg_362_reg[0]\
    );
\icmp_ln287_reg_366[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB00FB00FB00FF04"
    )
        port map (
      I0 => \icmp_ln286_reg_362_reg[0]_0\,
      I1 => ap_block_state8_on_subcall_done,
      I2 => available_spaces_be(0),
      I3 => icmp_ln287_reg_366,
      I4 => current_txop_holder_i(1),
      I5 => current_txop_holder_i(0),
      O => \available_spaces_be_reg[2]_1\
    );
low_1_fu_54_p2: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 15) => B"000000000000000",
      A(14 downto 0) => p(14 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_low_1_fu_54_p2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"001011110010001111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_low_1_fu_54_p2_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_low_1_fu_54_p2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_low_1_fu_54_p2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ap_NS_fsm1,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_low_1_fu_54_p2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_low_1_fu_54_p2_OVERFLOW_UNCONNECTED,
      P(47 downto 31) => NLW_low_1_fu_54_p2_P_UNCONNECTED(47 downto 31),
      P(30 downto 0) => low_1_reg_161(30 downto 0),
      PATTERNBDETECT => NLW_low_1_fu_54_p2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_low_1_fu_54_p2_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_low_1_fu_54_p2_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_low_1_fu_54_p2_UNDERFLOW_UNCONNECTED
    );
\rand_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \rand_state_reg[0]\(0),
      I1 => \rand_state_reg[0]_0\,
      I2 => \rand_state[0]_i_2_n_1\,
      I3 => \rand_state_reg[0]_1\,
      I4 => \rand_state_reg[0]_2\,
      I5 => grp_initial_edca_process_fu_240_rand_state_o(0),
      O => D(0)
    );
\rand_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8FFB800"
    )
        port map (
      I0 => p(0),
      I1 => \rand_state[31]_i_20_n_1\,
      I2 => grp_fu_144_p0(0),
      I3 => \rand_state[31]_i_19_n_1\,
      I4 => \rand_state_reg[0]_3\,
      I5 => \rand_state_reg[31]_0\,
      O => \rand_state[0]_i_2_n_1\
    );
\rand_state[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \rand_state_reg[10]_0\,
      I1 => \rand_state[31]_i_19_n_1\,
      I2 => grp_fu_144_p0(10),
      I3 => \rand_state[31]_i_20_n_1\,
      I4 => p(10),
      I5 => \rand_state_reg[31]_0\,
      O => \rand_state_reg[10]\
    );
\rand_state[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \rand_state_reg[11]_0\,
      I1 => \rand_state[31]_i_19_n_1\,
      I2 => grp_fu_144_p0(11),
      I3 => \rand_state[31]_i_20_n_1\,
      I4 => p(11),
      I5 => \rand_state_reg[31]_0\,
      O => \rand_state_reg[11]\
    );
\rand_state[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \rand_state_reg[12]_0\,
      I1 => \rand_state[31]_i_19_n_1\,
      I2 => grp_fu_144_p0(12),
      I3 => \rand_state[31]_i_20_n_1\,
      I4 => p(12),
      I5 => \rand_state_reg[31]_0\,
      O => \rand_state_reg[12]\
    );
\rand_state[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \rand_state_reg[13]_0\,
      I1 => \rand_state[31]_i_19_n_1\,
      I2 => grp_fu_144_p0(13),
      I3 => \rand_state[31]_i_20_n_1\,
      I4 => p(13),
      I5 => \rand_state_reg[31]_0\,
      O => \rand_state_reg[13]\
    );
\rand_state[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \rand_state_reg[14]_0\,
      I1 => \rand_state[31]_i_19_n_1\,
      I2 => grp_fu_144_p0(14),
      I3 => \rand_state[31]_i_20_n_1\,
      I4 => p(14),
      I5 => \rand_state_reg[31]_0\,
      O => \rand_state_reg[14]\
    );
\rand_state[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \rand_state_reg[15]_0\,
      I1 => \rand_state[31]_i_19_n_1\,
      I2 => grp_fu_144_p0(15),
      I3 => \rand_state[31]_i_20_n_1\,
      I4 => p(15),
      I5 => \rand_state_reg[31]_0\,
      O => \rand_state_reg[15]\
    );
\rand_state[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \rand_state_reg[16]_0\,
      I1 => \rand_state[31]_i_19_n_1\,
      I2 => grp_fu_144_p0(16),
      I3 => \rand_state[31]_i_20_n_1\,
      I4 => p(16),
      I5 => \rand_state_reg[31]_0\,
      O => \rand_state_reg[16]\
    );
\rand_state[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \rand_state_reg[17]_0\,
      I1 => \rand_state[31]_i_19_n_1\,
      I2 => grp_fu_144_p0(17),
      I3 => \rand_state[31]_i_20_n_1\,
      I4 => p(17),
      I5 => \rand_state_reg[31]_0\,
      O => \rand_state_reg[17]\
    );
\rand_state[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \rand_state_reg[18]_0\,
      I1 => \rand_state[31]_i_19_n_1\,
      I2 => grp_fu_144_p0(18),
      I3 => \rand_state[31]_i_20_n_1\,
      I4 => p(18),
      I5 => \rand_state_reg[31]_0\,
      O => \rand_state_reg[18]\
    );
\rand_state[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \rand_state_reg[19]_0\,
      I1 => \rand_state[31]_i_19_n_1\,
      I2 => grp_fu_144_p0(19),
      I3 => \rand_state[31]_i_20_n_1\,
      I4 => p(19),
      I5 => \rand_state_reg[31]_0\,
      O => \rand_state_reg[19]\
    );
\rand_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \rand_state_reg[1]_0\,
      I1 => \rand_state[31]_i_19_n_1\,
      I2 => grp_fu_144_p0(1),
      I3 => \rand_state[31]_i_20_n_1\,
      I4 => p(1),
      I5 => \rand_state_reg[31]_0\,
      O => \rand_state_reg[1]\
    );
\rand_state[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \rand_state_reg[20]_0\,
      I1 => \rand_state[31]_i_19_n_1\,
      I2 => grp_fu_144_p0(20),
      I3 => \rand_state[31]_i_20_n_1\,
      I4 => p(20),
      I5 => \rand_state_reg[31]_0\,
      O => \rand_state_reg[20]\
    );
\rand_state[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \rand_state_reg[21]_0\,
      I1 => \rand_state[31]_i_19_n_1\,
      I2 => grp_fu_144_p0(21),
      I3 => \rand_state[31]_i_20_n_1\,
      I4 => p(21),
      I5 => \rand_state_reg[31]_0\,
      O => \rand_state_reg[21]\
    );
\rand_state[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \rand_state_reg[22]_0\,
      I1 => \rand_state[31]_i_19_n_1\,
      I2 => grp_fu_144_p0(22),
      I3 => \rand_state[31]_i_20_n_1\,
      I4 => p(22),
      I5 => \rand_state_reg[31]_0\,
      O => \rand_state_reg[22]\
    );
\rand_state[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \rand_state_reg[23]_0\,
      I1 => \rand_state[31]_i_19_n_1\,
      I2 => grp_fu_144_p0(23),
      I3 => \rand_state[31]_i_20_n_1\,
      I4 => p(23),
      I5 => \rand_state_reg[31]_0\,
      O => \rand_state_reg[23]\
    );
\rand_state[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \rand_state_reg[24]_0\,
      I1 => \rand_state[31]_i_19_n_1\,
      I2 => grp_fu_144_p0(24),
      I3 => \rand_state[31]_i_20_n_1\,
      I4 => p(24),
      I5 => \rand_state_reg[31]_0\,
      O => \rand_state_reg[24]\
    );
\rand_state[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \rand_state_reg[25]_0\,
      I1 => \rand_state[31]_i_19_n_1\,
      I2 => grp_fu_144_p0(25),
      I3 => \rand_state[31]_i_20_n_1\,
      I4 => p(25),
      I5 => \rand_state_reg[31]_0\,
      O => \rand_state_reg[25]\
    );
\rand_state[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \rand_state_reg[26]_0\,
      I1 => \rand_state[31]_i_19_n_1\,
      I2 => grp_fu_144_p0(26),
      I3 => \rand_state[31]_i_20_n_1\,
      I4 => p(26),
      I5 => \rand_state_reg[31]_0\,
      O => \rand_state_reg[26]\
    );
\rand_state[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \rand_state_reg[27]_0\,
      I1 => \rand_state[31]_i_19_n_1\,
      I2 => grp_fu_144_p0(27),
      I3 => \rand_state[31]_i_20_n_1\,
      I4 => p(27),
      I5 => \rand_state_reg[31]_0\,
      O => \rand_state_reg[27]\
    );
\rand_state[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \rand_state_reg[28]_0\,
      I1 => \rand_state[31]_i_19_n_1\,
      I2 => grp_fu_144_p0(28),
      I3 => \rand_state[31]_i_20_n_1\,
      I4 => p(28),
      I5 => \rand_state_reg[31]_0\,
      O => \rand_state_reg[28]\
    );
\rand_state[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \rand_state_reg[29]_0\,
      I1 => \rand_state[31]_i_19_n_1\,
      I2 => grp_fu_144_p0(29),
      I3 => \rand_state[31]_i_20_n_1\,
      I4 => p(29),
      I5 => \rand_state_reg[31]_0\,
      O => \rand_state_reg[29]\
    );
\rand_state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \rand_state_reg[2]_0\,
      I1 => \rand_state[31]_i_19_n_1\,
      I2 => grp_fu_144_p0(2),
      I3 => \rand_state[31]_i_20_n_1\,
      I4 => p(2),
      I5 => \rand_state_reg[31]_0\,
      O => \rand_state_reg[2]\
    );
\rand_state[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \rand_state_reg[30]_0\,
      I1 => \rand_state[31]_i_19_n_1\,
      I2 => grp_fu_144_p0(30),
      I3 => \rand_state[31]_i_20_n_1\,
      I4 => p(30),
      I5 => \rand_state_reg[31]_0\,
      O => \rand_state_reg[30]\
    );
\rand_state[31]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ap_CS_fsm_reg[10]_0\(2),
      I2 => tmp_reg_346,
      I3 => icmp_ln268_reg_350,
      O => \rand_state[31]_i_19_n_1\
    );
\rand_state[31]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]_0\(1),
      I1 => \^q\(0),
      O => \rand_state[31]_i_20_n_1\
    );
\rand_state[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \rand_state_reg[31]_1\,
      I1 => \rand_state[31]_i_19_n_1\,
      I2 => grp_fu_144_p0(31),
      I3 => \rand_state[31]_i_20_n_1\,
      I4 => p(31),
      I5 => \rand_state_reg[31]_0\,
      O => \rand_state_reg[31]\
    );
\rand_state[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \rand_state_reg[3]_0\,
      I1 => \rand_state[31]_i_19_n_1\,
      I2 => grp_fu_144_p0(3),
      I3 => \rand_state[31]_i_20_n_1\,
      I4 => p(3),
      I5 => \rand_state_reg[31]_0\,
      O => \rand_state_reg[3]\
    );
\rand_state[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \rand_state_reg[4]_0\,
      I1 => \rand_state[31]_i_19_n_1\,
      I2 => grp_fu_144_p0(4),
      I3 => \rand_state[31]_i_20_n_1\,
      I4 => p(4),
      I5 => \rand_state_reg[31]_0\,
      O => \rand_state_reg[4]\
    );
\rand_state[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \rand_state_reg[5]_0\,
      I1 => \rand_state[31]_i_19_n_1\,
      I2 => grp_fu_144_p0(5),
      I3 => \rand_state[31]_i_20_n_1\,
      I4 => p(5),
      I5 => \rand_state_reg[31]_0\,
      O => \rand_state_reg[5]\
    );
\rand_state[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \rand_state_reg[6]_0\,
      I1 => \rand_state[31]_i_19_n_1\,
      I2 => grp_fu_144_p0(6),
      I3 => \rand_state[31]_i_20_n_1\,
      I4 => p(6),
      I5 => \rand_state_reg[31]_0\,
      O => \rand_state_reg[6]\
    );
\rand_state[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \rand_state_reg[7]_0\,
      I1 => \rand_state[31]_i_19_n_1\,
      I2 => grp_fu_144_p0(7),
      I3 => \rand_state[31]_i_20_n_1\,
      I4 => p(7),
      I5 => \rand_state_reg[31]_0\,
      O => \rand_state_reg[7]\
    );
\rand_state[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \rand_state_reg[8]_0\,
      I1 => \rand_state[31]_i_19_n_1\,
      I2 => grp_fu_144_p0(8),
      I3 => \rand_state[31]_i_20_n_1\,
      I4 => p(8),
      I5 => \rand_state_reg[31]_0\,
      O => \rand_state_reg[8]\
    );
\rand_state[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \rand_state_reg[9]_0\,
      I1 => \rand_state[31]_i_19_n_1\,
      I2 => grp_fu_144_p0(9),
      I3 => \rand_state[31]_i_20_n_1\,
      I4 => p(9),
      I5 => \rand_state_reg[31]_0\,
      O => \rand_state_reg[9]\
    );
send_frame_mul_mucud_U24: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud
     port map (
      D(30) => send_frame_mul_mucud_U24_n_50,
      D(29) => send_frame_mul_mucud_U24_n_51,
      D(28) => send_frame_mul_mucud_U24_n_52,
      D(27) => send_frame_mul_mucud_U24_n_53,
      D(26) => send_frame_mul_mucud_U24_n_54,
      D(25) => send_frame_mul_mucud_U24_n_55,
      D(24) => send_frame_mul_mucud_U24_n_56,
      D(23) => send_frame_mul_mucud_U24_n_57,
      D(22) => send_frame_mul_mucud_U24_n_58,
      D(21) => send_frame_mul_mucud_U24_n_59,
      D(20) => send_frame_mul_mucud_U24_n_60,
      D(19) => send_frame_mul_mucud_U24_n_61,
      D(18) => send_frame_mul_mucud_U24_n_62,
      D(17) => send_frame_mul_mucud_U24_n_63,
      D(16) => send_frame_mul_mucud_U24_n_64,
      D(15) => send_frame_mul_mucud_U24_n_65,
      D(14) => send_frame_mul_mucud_U24_n_66,
      D(13) => send_frame_mul_mucud_U24_n_67,
      D(12) => send_frame_mul_mucud_U24_n_68,
      D(11) => send_frame_mul_mucud_U24_n_69,
      D(10) => send_frame_mul_mucud_U24_n_70,
      D(9) => send_frame_mul_mucud_U24_n_71,
      D(8) => send_frame_mul_mucud_U24_n_72,
      D(7) => send_frame_mul_mucud_U24_n_73,
      D(6) => send_frame_mul_mucud_U24_n_74,
      D(5) => send_frame_mul_mucud_U24_n_75,
      D(4) => send_frame_mul_mucud_U24_n_76,
      D(3) => send_frame_mul_mucud_U24_n_77,
      D(2) => send_frame_mul_mucud_U24_n_78,
      D(1) => send_frame_mul_mucud_U24_n_79,
      D(0) => send_frame_mul_mucud_U24_n_80,
      O(0) => send_frame_mul_mucud_U24_n_81,
      P(16 downto 1) => trunc_ln1_reg_171(15 downto 0),
      P(0) => high_2_reg_166(0),
      Q(0) => \ap_CS_fsm_reg_n_1_[0]\,
      S(2) => send_frame_mul_mucud_U24_n_20,
      S(1) => send_frame_mul_mucud_U24_n_21,
      S(0) => send_frame_mul_mucud_U24_n_22,
      ap_NS_fsm1 => ap_NS_fsm1,
      ap_clk => ap_clk,
      grp_random_int_gen_fu_37_ap_start_reg => grp_random_int_gen_fu_37_ap_start_reg,
      \^p\ => send_frame_mul_mucud_U24_n_19,
      p_0 => send_frame_mul_mucud_U24_n_23,
      p_1 => send_frame_mul_mucud_U24_n_24,
      p_10 => send_frame_mul_mucud_U24_n_33,
      p_11 => send_frame_mul_mucud_U24_n_34,
      p_12 => send_frame_mul_mucud_U24_n_35,
      p_13 => send_frame_mul_mucud_U24_n_36,
      p_14 => send_frame_mul_mucud_U24_n_37,
      p_15 => send_frame_mul_mucud_U24_n_38,
      p_16 => send_frame_mul_mucud_U24_n_39,
      p_17 => send_frame_mul_mucud_U24_n_40,
      p_18 => send_frame_mul_mucud_U24_n_41,
      p_19 => send_frame_mul_mucud_U24_n_42,
      p_2 => send_frame_mul_mucud_U24_n_25,
      p_20 => send_frame_mul_mucud_U24_n_43,
      p_21 => send_frame_mul_mucud_U24_n_44,
      p_22 => send_frame_mul_mucud_U24_n_45,
      p_23 => send_frame_mul_mucud_U24_n_46,
      p_24 => send_frame_mul_mucud_U24_n_47,
      p_25 => send_frame_mul_mucud_U24_n_48,
      p_26 => send_frame_mul_mucud_U24_n_49,
      p_27(16 downto 0) => p(31 downto 15),
      p_3 => send_frame_mul_mucud_U24_n_26,
      p_4 => send_frame_mul_mucud_U24_n_27,
      p_5 => send_frame_mul_mucud_U24_n_28,
      p_6 => send_frame_mul_mucud_U24_n_29,
      p_7 => send_frame_mul_mucud_U24_n_30,
      p_8 => send_frame_mul_mucud_U24_n_31,
      p_9 => send_frame_mul_mucud_U24_n_32,
      \tmp_1_reg_181_reg[0]\(30 downto 0) => low_1_reg_161(30 downto 0),
      \tmp_1_reg_181_reg[0]_0\(2) => \trunc_ln14_reg_176[30]_i_3__2_n_1\,
      \tmp_1_reg_181_reg[0]_0\(1) => \trunc_ln14_reg_176[30]_i_4__2_n_1\,
      \tmp_1_reg_181_reg[0]_0\(0) => \trunc_ln14_reg_176[30]_i_5__2_n_1\,
      \trunc_ln14_reg_176[23]_i_4__2\ => \trunc_ln14_reg_176[30]_i_34__4_n_1\,
      \trunc_ln14_reg_176[23]_i_4__2_0\ => \trunc_ln14_reg_176[3]_i_7__4_n_1\,
      \trunc_ln14_reg_176[27]_i_14__4\ => \trunc_ln14_reg_176[3]_i_8__4_n_1\,
      \trunc_ln14_reg_176[27]_i_14__4_0\ => \trunc_ln14_reg_176[3]_i_9__4_n_1\,
      \trunc_ln14_reg_176[27]_i_14__4_1\ => \trunc_ln14_reg_176[30]_i_36__4_n_1\,
      \trunc_ln14_reg_176[30]_i_4__2\ => \trunc_ln14_reg_176[30]_i_35__4_n_1\,
      \trunc_ln14_reg_176_reg[11]\(3) => \trunc_ln14_reg_176[11]_i_2__2_n_1\,
      \trunc_ln14_reg_176_reg[11]\(2) => \trunc_ln14_reg_176[11]_i_3__2_n_1\,
      \trunc_ln14_reg_176_reg[11]\(1) => \trunc_ln14_reg_176[11]_i_4__2_n_1\,
      \trunc_ln14_reg_176_reg[11]\(0) => \trunc_ln14_reg_176[11]_i_5__2_n_1\,
      \trunc_ln14_reg_176_reg[15]\(3) => \trunc_ln14_reg_176[15]_i_2__2_n_1\,
      \trunc_ln14_reg_176_reg[15]\(2) => \trunc_ln14_reg_176[15]_i_3__2_n_1\,
      \trunc_ln14_reg_176_reg[15]\(1) => \trunc_ln14_reg_176[15]_i_4__2_n_1\,
      \trunc_ln14_reg_176_reg[15]\(0) => \trunc_ln14_reg_176[15]_i_5__2_n_1\,
      \trunc_ln14_reg_176_reg[19]\(3) => \trunc_ln14_reg_176[19]_i_2__2_n_1\,
      \trunc_ln14_reg_176_reg[19]\(2) => \trunc_ln14_reg_176[19]_i_3__2_n_1\,
      \trunc_ln14_reg_176_reg[19]\(1) => \trunc_ln14_reg_176[19]_i_4__2_n_1\,
      \trunc_ln14_reg_176_reg[19]\(0) => \trunc_ln14_reg_176[19]_i_5__2_n_1\,
      \trunc_ln14_reg_176_reg[23]\(3) => \trunc_ln14_reg_176[23]_i_2__2_n_1\,
      \trunc_ln14_reg_176_reg[23]\(2) => \trunc_ln14_reg_176[23]_i_3__2_n_1\,
      \trunc_ln14_reg_176_reg[23]\(1) => \trunc_ln14_reg_176[23]_i_4__2_n_1\,
      \trunc_ln14_reg_176_reg[23]\(0) => \trunc_ln14_reg_176[23]_i_5__2_n_1\,
      \trunc_ln14_reg_176_reg[27]\(3) => \trunc_ln14_reg_176[27]_i_2__2_n_1\,
      \trunc_ln14_reg_176_reg[27]\(2) => \trunc_ln14_reg_176[27]_i_3__2_n_1\,
      \trunc_ln14_reg_176_reg[27]\(1) => \trunc_ln14_reg_176[27]_i_4__2_n_1\,
      \trunc_ln14_reg_176_reg[27]\(0) => \trunc_ln14_reg_176[27]_i_5__2_n_1\,
      \trunc_ln14_reg_176_reg[3]\(3) => \trunc_ln14_reg_176[3]_i_2__2_n_1\,
      \trunc_ln14_reg_176_reg[3]\(2) => \trunc_ln14_reg_176[3]_i_3__2_n_1\,
      \trunc_ln14_reg_176_reg[3]\(1) => \trunc_ln14_reg_176[3]_i_4__2_n_1\,
      \trunc_ln14_reg_176_reg[3]\(0) => \trunc_ln14_reg_176[3]_i_5__2_n_1\,
      \trunc_ln14_reg_176_reg[7]\(3) => \trunc_ln14_reg_176[7]_i_2__2_n_1\,
      \trunc_ln14_reg_176_reg[7]\(2) => \trunc_ln14_reg_176[7]_i_3__2_n_1\,
      \trunc_ln14_reg_176_reg[7]\(1) => \trunc_ln14_reg_176[7]_i_4__2_n_1\,
      \trunc_ln14_reg_176_reg[7]\(0) => \trunc_ln14_reg_176[7]_i_5__2_n_1\,
      zext_ln13_1_fu_95_p1(6 downto 0) => zext_ln13_1_fu_95_p1(7 downto 1)
    );
send_frame_urem_3bkb_U23: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb
     port map (
      D(31 downto 0) => grp_fu_144_p0(31 downto 0),
      DI(0) => tmp_1_reg_181,
      Q(1) => grp_random_int_gen_fu_37_ap_ready,
      Q(0) => \^q\(0),
      ap_clk => ap_clk,
      ap_return_preg(9 downto 0) => ap_return_preg(9 downto 0),
      ap_rst => ap_rst,
      \available_spaces_vi_reg[2]\ => \available_spaces_vi_reg[2]\,
      \available_spaces_vi_reg[2]_0\ => \available_spaces_vi_reg[2]_0\,
      \available_spaces_vi_reg[2]_1\ => \available_spaces_vi_reg[2]_1\,
      \available_spaces_vi_reg[2]_2\ => \available_spaces_vi_reg[2]_2\,
      \available_spaces_vi_reg[2]_3\ => \available_spaces_vi_reg[2]_3\,
      \dividend0_reg[31]\(30 downto 0) => trunc_ln14_reg_176(30 downto 0),
      \divisor0_reg[9]\(8 downto 0) => \divisor0_reg[9]\(8 downto 0),
      grp_phy_txend_confirm_fu_292_vi_backoff_counter_o(0) => grp_phy_txend_confirm_fu_292_vi_backoff_counter_o(0),
      \r_stage_reg[32]\ => \r_stage_reg[32]\,
      \remd_reg[9]\(9 downto 0) => remd(9 downto 0),
      \vi_backoff_counter[9]_i_7\(9 downto 0) => \vi_backoff_counter[9]_i_7\(9 downto 0),
      \vi_backoff_counter_reg[0]\ => \vi_backoff_counter_reg[0]\,
      \vi_backoff_counter_reg[0]_0\ => \vi_backoff_counter[9]_i_9_n_1\,
      \vi_backoff_counter_reg[1]\ => \vi_backoff_counter_reg[1]\,
      \vi_backoff_counter_reg[1]_0\ => \^ap_cs_fsm_reg[13]_0\,
      \vi_backoff_counter_reg[1]_1\ => \vi_backoff_counter_reg[1]_0\,
      \vi_backoff_counter_reg[1]_2\ => \vi_backoff_counter_reg[1]_1\,
      \vi_backoff_counter_reg[1]_3\ => \vi_backoff_counter_reg[1]_2\,
      \vi_backoff_counter_reg[2]\ => \vi_backoff_counter_reg[2]\,
      \vi_backoff_counter_reg[2]_0\ => \vi_backoff_counter_reg[2]_0\,
      \vi_backoff_counter_reg[2]_1\ => \vi_backoff_counter_reg[2]_1\,
      \vi_backoff_counter_reg[3]\ => \vi_backoff_counter_reg[3]\,
      \vi_backoff_counter_reg[3]_0\ => \vi_backoff_counter_reg[3]_0\,
      \vi_backoff_counter_reg[4]\ => \vi_backoff_counter_reg[4]\,
      \vi_backoff_counter_reg[4]_0\ => \vi_backoff_counter_reg[4]_0\,
      \vi_backoff_counter_reg[5]\ => \vi_backoff_counter_reg[5]\,
      \vi_backoff_counter_reg[5]_0\ => \vi_backoff_counter_reg[5]_0\,
      \vi_backoff_counter_reg[6]\ => \vi_backoff_counter_reg[6]\,
      \vi_backoff_counter_reg[6]_0\ => \vi_backoff_counter_reg[6]_0\,
      \vi_backoff_counter_reg[7]\ => \vi_backoff_counter_reg[7]\,
      \vi_backoff_counter_reg[7]_0\ => \vi_backoff_counter_reg[7]_0\,
      \vi_backoff_counter_reg[8]\ => \vi_backoff_counter_reg[8]\,
      \vi_backoff_counter_reg[8]_0\ => \vi_backoff_counter_reg[8]_0\,
      \vi_backoff_counter_reg[8]_1\ => \vi_backoff_counter_reg[8]_1\,
      \vi_backoff_counter_reg[9]\ => \vi_backoff_counter_reg[9]\,
      \vi_backoff_counter_reg[9]_0\ => \vi_backoff_counter_reg[9]_0\,
      \vi_backoff_counter_reg[9]_1\ => \vi_backoff_counter_reg[9]_1\
    );
\tmp_1_reg_181_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_81,
      Q => tmp_1_reg_181,
      R => '0'
    );
\tmp_2_reg_358[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => available_spaces_be(0),
      I1 => ap_block_state8_on_subcall_done,
      I2 => tmp_2_reg_358,
      O => \available_spaces_be_reg[2]\
    );
\trunc_ln14_reg_176[11]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A6A9AA"
    )
        port map (
      I0 => low_1_reg_161(11),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_24,
      I4 => send_frame_mul_mucud_U24_n_34,
      O => \trunc_ln14_reg_176[11]_i_2__2_n_1\
    );
\trunc_ln14_reg_176[11]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A6A9AA"
    )
        port map (
      I0 => low_1_reg_161(10),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_40,
      I4 => send_frame_mul_mucud_U24_n_38,
      O => \trunc_ln14_reg_176[11]_i_3__2_n_1\
    );
\trunc_ln14_reg_176[11]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A6A9AA"
    )
        port map (
      I0 => low_1_reg_161(9),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_23,
      I4 => send_frame_mul_mucud_U24_n_35,
      O => \trunc_ln14_reg_176[11]_i_4__2_n_1\
    );
\trunc_ln14_reg_176[11]_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A6A9AA"
    )
        port map (
      I0 => low_1_reg_161(8),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_36,
      I4 => send_frame_mul_mucud_U24_n_49,
      O => \trunc_ln14_reg_176[11]_i_5__2_n_1\
    );
\trunc_ln14_reg_176[15]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A6A9AA"
    )
        port map (
      I0 => low_1_reg_161(15),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_27,
      I4 => send_frame_mul_mucud_U24_n_26,
      O => \trunc_ln14_reg_176[15]_i_2__2_n_1\
    );
\trunc_ln14_reg_176[15]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A6A9AA"
    )
        port map (
      I0 => low_1_reg_161(14),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_46,
      I4 => send_frame_mul_mucud_U24_n_39,
      O => \trunc_ln14_reg_176[15]_i_3__2_n_1\
    );
\trunc_ln14_reg_176[15]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A6A9AA"
    )
        port map (
      I0 => low_1_reg_161(13),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_25,
      I4 => send_frame_mul_mucud_U24_n_33,
      O => \trunc_ln14_reg_176[15]_i_4__2_n_1\
    );
\trunc_ln14_reg_176[15]_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A6A9AA"
    )
        port map (
      I0 => low_1_reg_161(12),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_41,
      I4 => send_frame_mul_mucud_U24_n_37,
      O => \trunc_ln14_reg_176[15]_i_5__2_n_1\
    );
\trunc_ln14_reg_176[19]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555596A655559AAA"
    )
        port map (
      I0 => low_1_reg_161(19),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_24,
      I4 => send_frame_mul_mucud_U24_n_31,
      I5 => send_frame_mul_mucud_U24_n_34,
      O => \trunc_ln14_reg_176[19]_i_2__2_n_1\
    );
\trunc_ln14_reg_176[19]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95A599A996A69AAA"
    )
        port map (
      I0 => low_1_reg_161(18),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_40,
      I4 => send_frame_mul_mucud_U24_n_38,
      I5 => send_frame_mul_mucud_U24_n_42,
      O => \trunc_ln14_reg_176[19]_i_3__2_n_1\
    );
\trunc_ln14_reg_176[19]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95A599A996A69AAA"
    )
        port map (
      I0 => low_1_reg_161(17),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_23,
      I4 => send_frame_mul_mucud_U24_n_35,
      I5 => send_frame_mul_mucud_U24_n_29,
      O => \trunc_ln14_reg_176[19]_i_4__2_n_1\
    );
\trunc_ln14_reg_176[19]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95A599A996A69AAA"
    )
        port map (
      I0 => low_1_reg_161(16),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_36,
      I4 => send_frame_mul_mucud_U24_n_49,
      I5 => send_frame_mul_mucud_U24_n_44,
      O => \trunc_ln14_reg_176[19]_i_5__2_n_1\
    );
\trunc_ln14_reg_176[23]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96A69AAA"
    )
        port map (
      I0 => low_1_reg_161(23),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_26,
      I4 => send_frame_mul_mucud_U24_n_27,
      O => \trunc_ln14_reg_176[23]_i_2__2_n_1\
    );
\trunc_ln14_reg_176[23]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555596A69AAA"
    )
        port map (
      I0 => low_1_reg_161(22),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_39,
      I4 => send_frame_mul_mucud_U24_n_46,
      I5 => send_frame_mul_mucud_U24_n_47,
      O => \trunc_ln14_reg_176[23]_i_3__2_n_1\
    );
\trunc_ln14_reg_176[23]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555596A69AAA"
    )
        port map (
      I0 => low_1_reg_161(21),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_25,
      I4 => send_frame_mul_mucud_U24_n_33,
      I5 => send_frame_mul_mucud_U24_n_28,
      O => \trunc_ln14_reg_176[23]_i_4__2_n_1\
    );
\trunc_ln14_reg_176[23]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555596A69AAA"
    )
        port map (
      I0 => low_1_reg_161(20),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_41,
      I4 => send_frame_mul_mucud_U24_n_37,
      I5 => send_frame_mul_mucud_U24_n_43,
      O => \trunc_ln14_reg_176[23]_i_5__2_n_1\
    );
\trunc_ln14_reg_176[27]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5656666655666666"
    )
        port map (
      I0 => low_1_reg_161(27),
      I1 => send_frame_mul_mucud_U24_n_32,
      I2 => send_frame_mul_mucud_U24_n_34,
      I3 => send_frame_mul_mucud_U24_n_24,
      I4 => zext_ln13_1_fu_95_p1(4),
      I5 => zext_ln13_1_fu_95_p1(3),
      O => \trunc_ln14_reg_176[27]_i_2__2_n_1\
    );
\trunc_ln14_reg_176[27]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"655A65AA6A5A6AAA"
    )
        port map (
      I0 => low_1_reg_161(26),
      I1 => send_frame_mul_mucud_U24_n_38,
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => zext_ln13_1_fu_95_p1(4),
      I4 => send_frame_mul_mucud_U24_n_42,
      I5 => send_frame_mul_mucud_U24_n_40,
      O => \trunc_ln14_reg_176[27]_i_3__2_n_1\
    );
\trunc_ln14_reg_176[27]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"655A65AA6A5A6AAA"
    )
        port map (
      I0 => low_1_reg_161(25),
      I1 => send_frame_mul_mucud_U24_n_35,
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => zext_ln13_1_fu_95_p1(4),
      I4 => send_frame_mul_mucud_U24_n_29,
      I5 => send_frame_mul_mucud_U24_n_23,
      O => \trunc_ln14_reg_176[27]_i_4__2_n_1\
    );
\trunc_ln14_reg_176[27]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56965A9A66A66AAA"
    )
        port map (
      I0 => low_1_reg_161(24),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_49,
      I4 => send_frame_mul_mucud_U24_n_44,
      I5 => send_frame_mul_mucud_U24_n_36,
      O => \trunc_ln14_reg_176[27]_i_5__2_n_1\
    );
\trunc_ln14_reg_176[30]_i_34__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(2),
      I1 => zext_ln13_1_fu_95_p1(1),
      O => \trunc_ln14_reg_176[30]_i_34__4_n_1\
    );
\trunc_ln14_reg_176[30]_i_35__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(3),
      I1 => zext_ln13_1_fu_95_p1(4),
      O => \trunc_ln14_reg_176[30]_i_35__4_n_1\
    );
\trunc_ln14_reg_176[30]_i_36__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(7),
      I1 => zext_ln13_1_fu_95_p1(6),
      I2 => zext_ln13_1_fu_95_p1(5),
      O => \trunc_ln14_reg_176[30]_i_36__4_n_1\
    );
\trunc_ln14_reg_176[30]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555A9A55556AAA"
    )
        port map (
      I0 => low_1_reg_161(30),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_39,
      I4 => send_frame_mul_mucud_U24_n_48,
      I5 => send_frame_mul_mucud_U24_n_46,
      O => \trunc_ln14_reg_176[30]_i_3__2_n_1\
    );
\trunc_ln14_reg_176[30]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555A9A55556AAA"
    )
        port map (
      I0 => low_1_reg_161(29),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_33,
      I4 => send_frame_mul_mucud_U24_n_30,
      I5 => send_frame_mul_mucud_U24_n_25,
      O => \trunc_ln14_reg_176[30]_i_4__2_n_1\
    );
\trunc_ln14_reg_176[30]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555A9A55556AAA"
    )
        port map (
      I0 => low_1_reg_161(28),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_37,
      I4 => send_frame_mul_mucud_U24_n_45,
      I5 => send_frame_mul_mucud_U24_n_41,
      O => \trunc_ln14_reg_176[30]_i_5__2_n_1\
    );
\trunc_ln14_reg_176[3]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A9AA"
    )
        port map (
      I0 => low_1_reg_161(3),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_34,
      O => \trunc_ln14_reg_176[3]_i_2__2_n_1\
    );
\trunc_ln14_reg_176[3]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A9AA"
    )
        port map (
      I0 => low_1_reg_161(2),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_38,
      O => \trunc_ln14_reg_176[3]_i_3__2_n_1\
    );
\trunc_ln14_reg_176[3]_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A9AA"
    )
        port map (
      I0 => low_1_reg_161(1),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_35,
      O => \trunc_ln14_reg_176[3]_i_4__2_n_1\
    );
\trunc_ln14_reg_176[3]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA6AAAAAAAAAAAA"
    )
        port map (
      I0 => low_1_reg_161(0),
      I1 => high_2_reg_166(0),
      I2 => zext_ln13_1_fu_95_p1(2),
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => send_frame_mul_mucud_U24_n_19,
      I5 => \trunc_ln14_reg_176[3]_i_7__4_n_1\,
      O => \trunc_ln14_reg_176[3]_i_5__2_n_1\
    );
\trunc_ln14_reg_176[3]_i_7__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(4),
      I1 => zext_ln13_1_fu_95_p1(3),
      O => \trunc_ln14_reg_176[3]_i_7__4_n_1\
    );
\trunc_ln14_reg_176[3]_i_8__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(15),
      I1 => zext_ln13_1_fu_95_p1(14),
      I2 => zext_ln13_1_fu_95_p1(13),
      I3 => zext_ln13_1_fu_95_p1(12),
      O => \trunc_ln14_reg_176[3]_i_8__4_n_1\
    );
\trunc_ln14_reg_176[3]_i_9__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(11),
      I1 => zext_ln13_1_fu_95_p1(10),
      I2 => zext_ln13_1_fu_95_p1(9),
      I3 => zext_ln13_1_fu_95_p1(8),
      O => \trunc_ln14_reg_176[3]_i_9__4_n_1\
    );
\trunc_ln14_reg_176[7]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA6"
    )
        port map (
      I0 => low_1_reg_161(7),
      I1 => send_frame_mul_mucud_U24_n_26,
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => zext_ln13_1_fu_95_p1(3),
      O => \trunc_ln14_reg_176[7]_i_2__2_n_1\
    );
\trunc_ln14_reg_176[7]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA6"
    )
        port map (
      I0 => low_1_reg_161(6),
      I1 => send_frame_mul_mucud_U24_n_39,
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => zext_ln13_1_fu_95_p1(3),
      O => \trunc_ln14_reg_176[7]_i_3__2_n_1\
    );
\trunc_ln14_reg_176[7]_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA6"
    )
        port map (
      I0 => low_1_reg_161(5),
      I1 => send_frame_mul_mucud_U24_n_33,
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => zext_ln13_1_fu_95_p1(3),
      O => \trunc_ln14_reg_176[7]_i_4__2_n_1\
    );
\trunc_ln14_reg_176[7]_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA6"
    )
        port map (
      I0 => low_1_reg_161(4),
      I1 => send_frame_mul_mucud_U24_n_37,
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => zext_ln13_1_fu_95_p1(3),
      O => \trunc_ln14_reg_176[7]_i_5__2_n_1\
    );
\trunc_ln14_reg_176_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_80,
      Q => trunc_ln14_reg_176(0),
      R => '0'
    );
\trunc_ln14_reg_176_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_70,
      Q => trunc_ln14_reg_176(10),
      R => '0'
    );
\trunc_ln14_reg_176_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_69,
      Q => trunc_ln14_reg_176(11),
      R => '0'
    );
\trunc_ln14_reg_176_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_68,
      Q => trunc_ln14_reg_176(12),
      R => '0'
    );
\trunc_ln14_reg_176_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_67,
      Q => trunc_ln14_reg_176(13),
      R => '0'
    );
\trunc_ln14_reg_176_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_66,
      Q => trunc_ln14_reg_176(14),
      R => '0'
    );
\trunc_ln14_reg_176_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_65,
      Q => trunc_ln14_reg_176(15),
      R => '0'
    );
\trunc_ln14_reg_176_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_64,
      Q => trunc_ln14_reg_176(16),
      R => '0'
    );
\trunc_ln14_reg_176_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_63,
      Q => trunc_ln14_reg_176(17),
      R => '0'
    );
\trunc_ln14_reg_176_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_62,
      Q => trunc_ln14_reg_176(18),
      R => '0'
    );
\trunc_ln14_reg_176_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_61,
      Q => trunc_ln14_reg_176(19),
      R => '0'
    );
\trunc_ln14_reg_176_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_79,
      Q => trunc_ln14_reg_176(1),
      R => '0'
    );
\trunc_ln14_reg_176_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_60,
      Q => trunc_ln14_reg_176(20),
      R => '0'
    );
\trunc_ln14_reg_176_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_59,
      Q => trunc_ln14_reg_176(21),
      R => '0'
    );
\trunc_ln14_reg_176_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_58,
      Q => trunc_ln14_reg_176(22),
      R => '0'
    );
\trunc_ln14_reg_176_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_57,
      Q => trunc_ln14_reg_176(23),
      R => '0'
    );
\trunc_ln14_reg_176_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_56,
      Q => trunc_ln14_reg_176(24),
      R => '0'
    );
\trunc_ln14_reg_176_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_55,
      Q => trunc_ln14_reg_176(25),
      R => '0'
    );
\trunc_ln14_reg_176_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_54,
      Q => trunc_ln14_reg_176(26),
      R => '0'
    );
\trunc_ln14_reg_176_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_53,
      Q => trunc_ln14_reg_176(27),
      R => '0'
    );
\trunc_ln14_reg_176_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_52,
      Q => trunc_ln14_reg_176(28),
      R => '0'
    );
\trunc_ln14_reg_176_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_51,
      Q => trunc_ln14_reg_176(29),
      R => '0'
    );
\trunc_ln14_reg_176_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_78,
      Q => trunc_ln14_reg_176(2),
      R => '0'
    );
\trunc_ln14_reg_176_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_50,
      Q => trunc_ln14_reg_176(30),
      R => '0'
    );
\trunc_ln14_reg_176_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_77,
      Q => trunc_ln14_reg_176(3),
      R => '0'
    );
\trunc_ln14_reg_176_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_76,
      Q => trunc_ln14_reg_176(4),
      R => '0'
    );
\trunc_ln14_reg_176_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_75,
      Q => trunc_ln14_reg_176(5),
      R => '0'
    );
\trunc_ln14_reg_176_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_74,
      Q => trunc_ln14_reg_176(6),
      R => '0'
    );
\trunc_ln14_reg_176_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_73,
      Q => trunc_ln14_reg_176(7),
      R => '0'
    );
\trunc_ln14_reg_176_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_72,
      Q => trunc_ln14_reg_176(8),
      R => '0'
    );
\trunc_ln14_reg_176_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_71,
      Q => trunc_ln14_reg_176(9),
      R => '0'
    );
\vi_backoff_counter[9]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \vi_backoff_counter_reg[0]_0\(0),
      I1 => \vi_backoff_counter_reg[0]\,
      I2 => \vi_backoff_counter[9]_i_9_n_1\,
      O => \^ap_cs_fsm_reg[13]_0\
    );
\vi_backoff_counter[9]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBFBFF"
    )
        port map (
      I0 => \vi_backoff_counter[9]_i_5_0\,
      I1 => \ap_CS_fsm_reg[1]_0\(1),
      I2 => grp_random_int_gen_fu_37_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_1_[0]\,
      I4 => grp_random_int_gen_fu_37_ap_ready,
      O => \vi_backoff_counter[9]_i_9_n_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_random_int_gen_0 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[14]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 30 downto 0 );
    current_txop_holder_i_0_sp_1 : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_0\ : out STD_LOGIC;
    current_txop_holder_i_1_sp_1 : out STD_LOGIC;
    grp_phy_txend_confirm_fu_292_bk_backoff_counter_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[16]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rand_state_reg[0]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[1]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[2]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[3]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[4]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[5]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[6]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[7]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[8]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[9]\ : out STD_LOGIC;
    ap_NS_fsm118_out : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC;
    \icmp_ln304_reg_374_reg[0]\ : out STD_LOGIC;
    grp_start_backoff_bk_fu_189_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[37]_0\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \r_stage_reg[32]\ : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    p : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[16]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    grp_start_backoff_bk_fu_189_ap_start_reg : in STD_LOGIC;
    \rand_state_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \rand_state_reg[1]\ : in STD_LOGIC;
    \rand_state_reg[1]_0\ : in STD_LOGIC;
    \rand_state_reg[1]_1\ : in STD_LOGIC;
    grp_initial_edca_process_fu_240_rand_state_o : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \rand_state_reg[2]\ : in STD_LOGIC;
    \rand_state_reg[3]\ : in STD_LOGIC;
    \rand_state_reg[4]\ : in STD_LOGIC;
    \rand_state_reg[5]\ : in STD_LOGIC;
    \rand_state_reg[6]\ : in STD_LOGIC;
    \rand_state_reg[7]\ : in STD_LOGIC;
    \rand_state_reg[8]\ : in STD_LOGIC;
    \rand_state_reg[9]\ : in STD_LOGIC;
    \rand_state_reg[10]\ : in STD_LOGIC;
    \rand_state_reg[11]\ : in STD_LOGIC;
    \rand_state_reg[12]\ : in STD_LOGIC;
    \rand_state_reg[13]\ : in STD_LOGIC;
    \rand_state_reg[14]\ : in STD_LOGIC;
    \rand_state_reg[15]\ : in STD_LOGIC;
    \rand_state_reg[16]\ : in STD_LOGIC;
    \rand_state_reg[17]\ : in STD_LOGIC;
    \rand_state_reg[18]\ : in STD_LOGIC;
    \rand_state_reg[19]\ : in STD_LOGIC;
    \rand_state_reg[20]\ : in STD_LOGIC;
    \rand_state_reg[21]\ : in STD_LOGIC;
    \rand_state_reg[22]\ : in STD_LOGIC;
    \rand_state_reg[23]\ : in STD_LOGIC;
    \rand_state_reg[24]\ : in STD_LOGIC;
    \rand_state_reg[25]\ : in STD_LOGIC;
    \rand_state_reg[26]\ : in STD_LOGIC;
    \rand_state_reg[27]\ : in STD_LOGIC;
    \rand_state_reg[28]\ : in STD_LOGIC;
    \rand_state_reg[29]\ : in STD_LOGIC;
    \rand_state_reg[30]\ : in STD_LOGIC;
    \rand_state_reg[31]_0\ : in STD_LOGIC;
    current_txop_holder_i : in STD_LOGIC_VECTOR ( 2 downto 0 );
    current_txop_holder_3_reg_382 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bk_backoff_counter_reg[0]\ : in STD_LOGIC;
    \bk_backoff_counter[9]_i_7\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    grp_fu_211_p2 : in STD_LOGIC;
    grp_start_tx_fu_117_ap_done : in STD_LOGIC;
    idle_waited_0_reg_107 : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rand_state_reg[0]_0\ : in STD_LOGIC;
    \rand_state_reg[1]_2\ : in STD_LOGIC;
    \rand_state_reg[2]_0\ : in STD_LOGIC;
    \rand_state_reg[3]_0\ : in STD_LOGIC;
    \rand_state_reg[4]_0\ : in STD_LOGIC;
    \rand_state_reg[5]_0\ : in STD_LOGIC;
    \rand_state_reg[6]_0\ : in STD_LOGIC;
    \rand_state_reg[7]_0\ : in STD_LOGIC;
    \rand_state_reg[8]_0\ : in STD_LOGIC;
    \rand_state_reg[9]_0\ : in STD_LOGIC;
    \rand_state_reg[10]_0\ : in STD_LOGIC;
    \rand_state_reg[11]_0\ : in STD_LOGIC;
    \rand_state_reg[12]_0\ : in STD_LOGIC;
    \rand_state_reg[13]_0\ : in STD_LOGIC;
    \rand_state_reg[14]_0\ : in STD_LOGIC;
    \rand_state_reg[15]_0\ : in STD_LOGIC;
    \rand_state_reg[16]_0\ : in STD_LOGIC;
    \rand_state_reg[17]_0\ : in STD_LOGIC;
    \rand_state_reg[18]_0\ : in STD_LOGIC;
    \rand_state_reg[19]_0\ : in STD_LOGIC;
    \rand_state_reg[20]_0\ : in STD_LOGIC;
    \rand_state_reg[21]_0\ : in STD_LOGIC;
    \rand_state_reg[22]_0\ : in STD_LOGIC;
    \rand_state_reg[23]_0\ : in STD_LOGIC;
    \rand_state_reg[24]_0\ : in STD_LOGIC;
    \rand_state_reg[25]_0\ : in STD_LOGIC;
    \rand_state_reg[26]_0\ : in STD_LOGIC;
    \rand_state_reg[27]_0\ : in STD_LOGIC;
    \rand_state_reg[28]_0\ : in STD_LOGIC;
    \rand_state_reg[29]_0\ : in STD_LOGIC;
    \rand_state_reg[30]_0\ : in STD_LOGIC;
    \rand_state_reg[31]_1\ : in STD_LOGIC;
    \bk_backoff_counter[9]_i_6\ : in STD_LOGIC;
    grp_random_int_gen_fu_37_ap_start_reg : in STD_LOGIC;
    grp_slot_boundary_timing_fu_202_ap_done : in STD_LOGIC;
    tmp_4_reg_370 : in STD_LOGIC;
    icmp_ln304_reg_374 : in STD_LOGIC;
    \rand_state[0]_i_2\ : in STD_LOGIC;
    \divisor0_reg[9]\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_random_int_gen_0 : entity is "random_int_gen";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_random_int_gen_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_random_int_gen_0 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \add_ln13_fu_90_p2_carry__0_n_1\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__0_n_2\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__0_n_3\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__0_n_4\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__1_n_1\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__1_n_2\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__1_n_3\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__1_n_4\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__2_n_3\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__2_n_4\ : STD_LOGIC;
  signal add_ln13_fu_90_p2_carry_n_1 : STD_LOGIC;
  signal add_ln13_fu_90_p2_carry_n_2 : STD_LOGIC;
  signal add_ln13_fu_90_p2_carry_n_3 : STD_LOGIC;
  signal add_ln13_fu_90_p2_carry_n_4 : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2__9_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_3__6_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_4__6_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_5__6_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_6__6_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_7__6_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_8__6_n_1\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[13]_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[1]_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[10]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[11]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[12]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[13]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[14]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[15]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[16]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[17]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[18]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[19]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[20]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[21]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[22]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[23]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[24]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[25]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[26]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[27]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[28]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[29]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[30]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[31]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[32]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[33]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[34]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[35]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[36]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[3]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[4]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[5]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[6]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[7]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[8]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[9]\ : STD_LOGIC;
  signal \ap_CS_fsm_state2__0\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_return_preg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal current_txop_holder_i_0_sn_1 : STD_LOGIC;
  signal current_txop_holder_i_1_sn_1 : STD_LOGIC;
  signal grp_fu_144_p0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_random_int_gen_fu_37_ap_ready : STD_LOGIC;
  signal grp_start_backoff_bk_fu_189_ap_ready : STD_LOGIC;
  signal high_2_reg_166 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal low_1_reg_161 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \rand_state[10]_i_2_n_1\ : STD_LOGIC;
  signal \rand_state[11]_i_2_n_1\ : STD_LOGIC;
  signal \rand_state[12]_i_2_n_1\ : STD_LOGIC;
  signal \rand_state[13]_i_2_n_1\ : STD_LOGIC;
  signal \rand_state[14]_i_2_n_1\ : STD_LOGIC;
  signal \rand_state[15]_i_2_n_1\ : STD_LOGIC;
  signal \rand_state[16]_i_2_n_1\ : STD_LOGIC;
  signal \rand_state[17]_i_2_n_1\ : STD_LOGIC;
  signal \rand_state[18]_i_2_n_1\ : STD_LOGIC;
  signal \rand_state[19]_i_2_n_1\ : STD_LOGIC;
  signal \rand_state[1]_i_2_n_1\ : STD_LOGIC;
  signal \rand_state[20]_i_2_n_1\ : STD_LOGIC;
  signal \rand_state[21]_i_2_n_1\ : STD_LOGIC;
  signal \rand_state[22]_i_2_n_1\ : STD_LOGIC;
  signal \rand_state[23]_i_2_n_1\ : STD_LOGIC;
  signal \rand_state[24]_i_2_n_1\ : STD_LOGIC;
  signal \rand_state[25]_i_2_n_1\ : STD_LOGIC;
  signal \rand_state[26]_i_2_n_1\ : STD_LOGIC;
  signal \rand_state[27]_i_2_n_1\ : STD_LOGIC;
  signal \rand_state[28]_i_2_n_1\ : STD_LOGIC;
  signal \rand_state[29]_i_2_n_1\ : STD_LOGIC;
  signal \rand_state[2]_i_2_n_1\ : STD_LOGIC;
  signal \rand_state[30]_i_2_n_1\ : STD_LOGIC;
  signal \rand_state[31]_i_16_n_1\ : STD_LOGIC;
  signal \rand_state[31]_i_7_n_1\ : STD_LOGIC;
  signal \rand_state[3]_i_2_n_1\ : STD_LOGIC;
  signal \rand_state[4]_i_2_n_1\ : STD_LOGIC;
  signal \rand_state[5]_i_2_n_1\ : STD_LOGIC;
  signal \rand_state[6]_i_2_n_1\ : STD_LOGIC;
  signal \rand_state[7]_i_2_n_1\ : STD_LOGIC;
  signal \rand_state[8]_i_2_n_1\ : STD_LOGIC;
  signal \rand_state[9]_i_2_n_1\ : STD_LOGIC;
  signal remd : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal send_frame_mul_mucud_U24_n_19 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_20 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_21 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_22 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_23 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_24 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_25 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_26 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_27 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_28 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_29 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_30 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_31 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_32 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_33 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_34 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_35 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_36 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_37 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_38 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_39 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_40 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_41 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_42 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_43 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_44 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_45 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_46 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_47 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_48 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_49 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_50 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_51 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_52 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_53 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_54 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_55 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_56 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_57 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_58 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_59 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_60 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_61 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_62 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_63 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_64 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_65 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_66 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_67 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_68 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_69 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_70 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_71 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_72 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_73 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_74 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_75 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_76 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_77 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_78 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_79 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_80 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_81 : STD_LOGIC;
  signal tmp_1_reg_181 : STD_LOGIC;
  signal trunc_ln14_reg_176 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \trunc_ln14_reg_176[11]_i_2__4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[11]_i_3__4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[11]_i_4__4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[11]_i_5__4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[15]_i_2__4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[15]_i_3__4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[15]_i_4__4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[15]_i_5__4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[19]_i_2__4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[19]_i_3__4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[19]_i_4__4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[19]_i_5__4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[23]_i_2__4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[23]_i_3__4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[23]_i_4__4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[23]_i_5__4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[27]_i_2__4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[27]_i_3__4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[27]_i_4__4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[27]_i_5__4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_34__6_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_35__6_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_36__6_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_3__4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_4__4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_5__4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[3]_i_2__4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[3]_i_3__4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[3]_i_4__4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[3]_i_5__4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[3]_i_7__6_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[3]_i_8__6_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[3]_i_9__6_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[7]_i_2__4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[7]_i_3__4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[7]_i_4__4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[7]_i_5__4_n_1\ : STD_LOGIC;
  signal trunc_ln1_reg_171 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal zext_ln13_1_fu_95_p1 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \NLW_add_ln13_fu_90_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln13_fu_90_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_low_1_fu_54_p2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_low_1_fu_54_p2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_low_1_fu_54_p2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_low_1_fu_54_p2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_low_1_fu_54_p2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_low_1_fu_54_p2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_low_1_fu_54_p2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_low_1_fu_54_p2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_low_1_fu_54_p2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_low_1_fu_54_p2_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal NLW_low_1_fu_54_p2_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__21\ : label is "soft_lutpair345";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[17]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[18]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[19]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[20]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[21]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[22]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[23]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[24]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[25]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[26]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[27]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[28]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[29]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[30]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[31]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[32]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[33]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[34]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[35]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[36]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[37]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of \bk_backoff_counter[9]_i_9\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \current_txop_holder_3_reg_382[0]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \grp_random_int_gen_fu_37_ap_start_reg_i_1__4\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of grp_start_backoff_bk_fu_189_ap_start_reg_i_2 : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of grp_start_tx_fu_117_ap_start_reg_i_2 : label is "soft_lutpair344";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of low_1_fu_54_p2 : label is "{SYNTH-12 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \trunc_ln14_reg_176[30]_i_35__6\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \trunc_ln14_reg_176[3]_i_7__6\ : label is "soft_lutpair346";
begin
  Q(0) <= \^q\(0);
  \ap_CS_fsm_reg[13]_0\ <= \^ap_cs_fsm_reg[13]_0\;
  \ap_CS_fsm_reg[1]_0\ <= \^ap_cs_fsm_reg[1]_0\;
  current_txop_holder_i_0_sp_1 <= current_txop_holder_i_0_sn_1;
  current_txop_holder_i_1_sp_1 <= current_txop_holder_i_1_sn_1;
add_ln13_fu_90_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln13_fu_90_p2_carry_n_1,
      CO(2) => add_ln13_fu_90_p2_carry_n_2,
      CO(1) => add_ln13_fu_90_p2_carry_n_3,
      CO(0) => add_ln13_fu_90_p2_carry_n_4,
      CYINIT => trunc_ln1_reg_171(0),
      DI(3) => '0',
      DI(2 downto 0) => trunc_ln1_reg_171(3 downto 1),
      O(3 downto 0) => zext_ln13_1_fu_95_p1(4 downto 1),
      S(3) => trunc_ln1_reg_171(4),
      S(2) => send_frame_mul_mucud_U24_n_20,
      S(1) => send_frame_mul_mucud_U24_n_21,
      S(0) => send_frame_mul_mucud_U24_n_22
    );
\add_ln13_fu_90_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln13_fu_90_p2_carry_n_1,
      CO(3) => \add_ln13_fu_90_p2_carry__0_n_1\,
      CO(2) => \add_ln13_fu_90_p2_carry__0_n_2\,
      CO(1) => \add_ln13_fu_90_p2_carry__0_n_3\,
      CO(0) => \add_ln13_fu_90_p2_carry__0_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => zext_ln13_1_fu_95_p1(8 downto 5),
      S(3 downto 0) => trunc_ln1_reg_171(8 downto 5)
    );
\add_ln13_fu_90_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln13_fu_90_p2_carry__0_n_1\,
      CO(3) => \add_ln13_fu_90_p2_carry__1_n_1\,
      CO(2) => \add_ln13_fu_90_p2_carry__1_n_2\,
      CO(1) => \add_ln13_fu_90_p2_carry__1_n_3\,
      CO(0) => \add_ln13_fu_90_p2_carry__1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => zext_ln13_1_fu_95_p1(12 downto 9),
      S(3 downto 0) => trunc_ln1_reg_171(12 downto 9)
    );
\add_ln13_fu_90_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln13_fu_90_p2_carry__1_n_1\,
      CO(3 downto 2) => \NLW_add_ln13_fu_90_p2_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln13_fu_90_p2_carry__2_n_3\,
      CO(0) => \add_ln13_fu_90_p2_carry__2_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_add_ln13_fu_90_p2_carry__2_O_UNCONNECTED\(3),
      O(2 downto 0) => zext_ln13_1_fu_95_p1(15 downto 13),
      S(3) => '0',
      S(2 downto 0) => trunc_ln1_reg_171(15 downto 13)
    );
\ap_CS_fsm[0]_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555FF300000"
    )
        port map (
      I0 => grp_start_backoff_bk_fu_189_ap_start_reg,
      I1 => grp_random_int_gen_fu_37_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => grp_random_int_gen_fu_37_ap_ready,
      I4 => \ap_CS_fsm_reg[1]_1\(1),
      I5 => \ap_CS_fsm_reg[1]_1\(0),
      O => grp_start_backoff_bk_fu_189_ap_start_reg_reg(0)
    );
\ap_CS_fsm[0]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => grp_random_int_gen_fu_37_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => grp_random_int_gen_fu_37_ap_ready,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[13]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005100"
    )
        port map (
      I0 => grp_start_backoff_bk_fu_189_ap_ready,
      I1 => \ap_CS_fsm_reg[1]_1\(0),
      I2 => grp_start_backoff_bk_fu_189_ap_start_reg,
      I3 => icmp_ln304_reg_374,
      I4 => tmp_4_reg_370,
      O => \ap_CS_fsm_reg[0]_0\
    );
\ap_CS_fsm[15]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => current_txop_holder_i(1),
      I1 => current_txop_holder_i(2),
      I2 => current_txop_holder_i(0),
      I3 => \^ap_cs_fsm_reg[13]_0\,
      I4 => grp_slot_boundary_timing_fu_202_ap_done,
      I5 => \ap_CS_fsm_reg[16]_1\(4),
      O => \ap_CS_fsm_reg[16]_0\(0)
    );
\ap_CS_fsm[16]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F44FFFF4F444444"
    )
        port map (
      I0 => grp_fu_211_p2,
      I1 => \^ap_cs_fsm_reg[13]_0\,
      I2 => grp_start_tx_fu_117_ap_done,
      I3 => \ap_CS_fsm_reg[16]_1\(5),
      I4 => idle_waited_0_reg_107,
      I5 => \ap_CS_fsm_reg[16]_1\(0),
      O => \ap_CS_fsm_reg[16]_0\(1)
    );
\ap_CS_fsm[16]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA8AAA8A8A"
    )
        port map (
      I0 => \ap_CS_fsm_reg[16]_1\(2),
      I1 => tmp_4_reg_370,
      I2 => icmp_ln304_reg_374,
      I3 => grp_start_backoff_bk_fu_189_ap_start_reg,
      I4 => \ap_CS_fsm_reg[1]_1\(0),
      I5 => grp_start_backoff_bk_fu_189_ap_ready,
      O => \^ap_cs_fsm_reg[13]_0\
    );
\ap_CS_fsm[1]_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA3333AAAAFF3F"
    )
        port map (
      I0 => grp_start_backoff_bk_fu_189_ap_start_reg,
      I1 => \ap_CS_fsm_reg[1]_1\(1),
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => grp_random_int_gen_fu_37_ap_start_reg,
      I4 => \ap_CS_fsm_reg[1]_1\(0),
      I5 => grp_random_int_gen_fu_37_ap_ready,
      O => grp_start_backoff_bk_fu_189_ap_start_reg_reg(1)
    );
\ap_CS_fsm[1]_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2__9_n_1\,
      I1 => \ap_CS_fsm[1]_i_3__6_n_1\,
      I2 => \ap_CS_fsm[1]_i_4__6_n_1\,
      I3 => \ap_CS_fsm[1]_i_5__6_n_1\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[34]\,
      I1 => \ap_CS_fsm_reg_n_1_[35]\,
      I2 => \ap_CS_fsm_reg_n_1_[32]\,
      I3 => \ap_CS_fsm_reg_n_1_[33]\,
      I4 => grp_random_int_gen_fu_37_ap_ready,
      I5 => \ap_CS_fsm_reg_n_1_[36]\,
      O => \ap_CS_fsm[1]_i_2__9_n_1\
    );
\ap_CS_fsm[1]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[28]\,
      I1 => \ap_CS_fsm_reg_n_1_[29]\,
      I2 => \ap_CS_fsm_reg_n_1_[26]\,
      I3 => \ap_CS_fsm_reg_n_1_[27]\,
      I4 => \ap_CS_fsm_reg_n_1_[31]\,
      I5 => \ap_CS_fsm_reg_n_1_[30]\,
      O => \ap_CS_fsm[1]_i_3__6_n_1\
    );
\ap_CS_fsm[1]_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[22]\,
      I1 => \ap_CS_fsm_reg_n_1_[23]\,
      I2 => \ap_CS_fsm_reg_n_1_[20]\,
      I3 => \ap_CS_fsm_reg_n_1_[21]\,
      I4 => \ap_CS_fsm_reg_n_1_[25]\,
      I5 => \ap_CS_fsm_reg_n_1_[24]\,
      O => \ap_CS_fsm[1]_i_4__6_n_1\
    );
\ap_CS_fsm[1]_i_5__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_6__6_n_1\,
      I1 => \ap_CS_fsm[1]_i_7__6_n_1\,
      I2 => \ap_CS_fsm[1]_i_8__6_n_1\,
      I3 => \ap_CS_fsm_state2__0\,
      I4 => \ap_CS_fsm_reg_n_1_[0]\,
      I5 => grp_random_int_gen_fu_37_ap_start_reg,
      O => \ap_CS_fsm[1]_i_5__6_n_1\
    );
\ap_CS_fsm[1]_i_6__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[10]\,
      I1 => \ap_CS_fsm_reg_n_1_[11]\,
      I2 => \ap_CS_fsm_reg_n_1_[8]\,
      I3 => \ap_CS_fsm_reg_n_1_[9]\,
      I4 => \ap_CS_fsm_reg_n_1_[13]\,
      I5 => \ap_CS_fsm_reg_n_1_[12]\,
      O => \ap_CS_fsm[1]_i_6__6_n_1\
    );
\ap_CS_fsm[1]_i_7__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[16]\,
      I1 => \ap_CS_fsm_reg_n_1_[17]\,
      I2 => \ap_CS_fsm_reg_n_1_[14]\,
      I3 => \ap_CS_fsm_reg_n_1_[15]\,
      I4 => \ap_CS_fsm_reg_n_1_[19]\,
      I5 => \ap_CS_fsm_reg_n_1_[18]\,
      O => \ap_CS_fsm[1]_i_7__6_n_1\
    );
\ap_CS_fsm[1]_i_8__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[4]\,
      I1 => \ap_CS_fsm_reg_n_1_[5]\,
      I2 => \^q\(0),
      I3 => \ap_CS_fsm_reg_n_1_[3]\,
      I4 => \ap_CS_fsm_reg_n_1_[7]\,
      I5 => \ap_CS_fsm_reg_n_1_[6]\,
      O => \ap_CS_fsm[1]_i_8__6_n_1\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_1_[0]\,
      S => ap_rst
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[9]\,
      Q => \ap_CS_fsm_reg_n_1_[10]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[10]\,
      Q => \ap_CS_fsm_reg_n_1_[11]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[11]\,
      Q => \ap_CS_fsm_reg_n_1_[12]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[12]\,
      Q => \ap_CS_fsm_reg_n_1_[13]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[13]\,
      Q => \ap_CS_fsm_reg_n_1_[14]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[14]\,
      Q => \ap_CS_fsm_reg_n_1_[15]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[15]\,
      Q => \ap_CS_fsm_reg_n_1_[16]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[16]\,
      Q => \ap_CS_fsm_reg_n_1_[17]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[17]\,
      Q => \ap_CS_fsm_reg_n_1_[18]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[18]\,
      Q => \ap_CS_fsm_reg_n_1_[19]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \ap_CS_fsm_state2__0\,
      R => ap_rst
    );
\ap_CS_fsm_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[19]\,
      Q => \ap_CS_fsm_reg_n_1_[20]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[20]\,
      Q => \ap_CS_fsm_reg_n_1_[21]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[21]\,
      Q => \ap_CS_fsm_reg_n_1_[22]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[22]\,
      Q => \ap_CS_fsm_reg_n_1_[23]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[23]\,
      Q => \ap_CS_fsm_reg_n_1_[24]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[24]\,
      Q => \ap_CS_fsm_reg_n_1_[25]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[25]\,
      Q => \ap_CS_fsm_reg_n_1_[26]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[26]\,
      Q => \ap_CS_fsm_reg_n_1_[27]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[27]\,
      Q => \ap_CS_fsm_reg_n_1_[28]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[28]\,
      Q => \ap_CS_fsm_reg_n_1_[29]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_state2__0\,
      Q => \^q\(0),
      R => ap_rst
    );
\ap_CS_fsm_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[29]\,
      Q => \ap_CS_fsm_reg_n_1_[30]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[30]\,
      Q => \ap_CS_fsm_reg_n_1_[31]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[31]\,
      Q => \ap_CS_fsm_reg_n_1_[32]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[32]\,
      Q => \ap_CS_fsm_reg_n_1_[33]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[33]\,
      Q => \ap_CS_fsm_reg_n_1_[34]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[34]\,
      Q => \ap_CS_fsm_reg_n_1_[35]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[35]\,
      Q => \ap_CS_fsm_reg_n_1_[36]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[36]\,
      Q => grp_random_int_gen_fu_37_ap_ready,
      R => ap_rst
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^q\(0),
      Q => \ap_CS_fsm_reg_n_1_[3]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[3]\,
      Q => \ap_CS_fsm_reg_n_1_[4]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[4]\,
      Q => \ap_CS_fsm_reg_n_1_[5]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[5]\,
      Q => \ap_CS_fsm_reg_n_1_[6]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[6]\,
      Q => \ap_CS_fsm_reg_n_1_[7]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[7]\,
      Q => \ap_CS_fsm_reg_n_1_[8]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[8]\,
      Q => \ap_CS_fsm_reg_n_1_[9]\,
      R => ap_rst
    );
\ap_return_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_37_ap_ready,
      D => remd(0),
      Q => ap_return_preg(0),
      R => ap_rst
    );
\ap_return_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_37_ap_ready,
      D => remd(1),
      Q => ap_return_preg(1),
      R => ap_rst
    );
\ap_return_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_37_ap_ready,
      D => remd(2),
      Q => ap_return_preg(2),
      R => ap_rst
    );
\ap_return_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_37_ap_ready,
      D => remd(3),
      Q => ap_return_preg(3),
      R => ap_rst
    );
\ap_return_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_37_ap_ready,
      D => remd(4),
      Q => ap_return_preg(4),
      R => ap_rst
    );
\ap_return_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_37_ap_ready,
      D => remd(5),
      Q => ap_return_preg(5),
      R => ap_rst
    );
\ap_return_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_37_ap_ready,
      D => remd(6),
      Q => ap_return_preg(6),
      R => ap_rst
    );
\ap_return_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_37_ap_ready,
      D => remd(7),
      Q => ap_return_preg(7),
      R => ap_rst
    );
\ap_return_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_37_ap_ready,
      D => remd(8),
      Q => ap_return_preg(8),
      R => ap_rst
    );
\ap_return_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_37_ap_ready,
      D => remd(9),
      Q => ap_return_preg(9),
      R => ap_rst
    );
\bk_backoff_counter[9]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBFBFF"
    )
        port map (
      I0 => \bk_backoff_counter[9]_i_6\,
      I1 => \ap_CS_fsm_reg[1]_1\(1),
      I2 => grp_random_int_gen_fu_37_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_1_[0]\,
      I4 => grp_random_int_gen_fu_37_ap_ready,
      O => \^ap_cs_fsm_reg[1]_0\
    );
\current_txop_holder_3_reg_382[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => current_txop_holder_i(0),
      I1 => \^ap_cs_fsm_reg[13]_0\,
      I2 => current_txop_holder_3_reg_382(0),
      O => current_txop_holder_i_0_sn_1
    );
\current_txop_holder_3_reg_382[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => current_txop_holder_i(1),
      I1 => \^ap_cs_fsm_reg[13]_0\,
      I2 => current_txop_holder_3_reg_382(1),
      O => current_txop_holder_i_1_sn_1
    );
\grp_random_int_gen_fu_37_ap_start_reg_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5C0"
    )
        port map (
      I0 => grp_random_int_gen_fu_37_ap_ready,
      I1 => grp_start_backoff_bk_fu_189_ap_start_reg,
      I2 => \ap_CS_fsm_reg[1]_1\(0),
      I3 => grp_random_int_gen_fu_37_ap_start_reg,
      O => \ap_CS_fsm_reg[37]_0\
    );
grp_start_backoff_bk_fu_189_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFC"
    )
        port map (
      I0 => grp_start_backoff_bk_fu_189_ap_ready,
      I1 => \ap_CS_fsm_reg[16]_1\(3),
      I2 => \ap_CS_fsm_reg[16]_1\(1),
      I3 => grp_start_backoff_bk_fu_189_ap_start_reg,
      O => \ap_CS_fsm_reg[14]_0\
    );
grp_start_backoff_bk_fu_189_ap_start_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AE00"
    )
        port map (
      I0 => grp_random_int_gen_fu_37_ap_ready,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => grp_random_int_gen_fu_37_ap_start_reg,
      I3 => \ap_CS_fsm_reg[1]_1\(1),
      O => grp_start_backoff_bk_fu_189_ap_ready
    );
grp_start_tx_fu_117_ap_start_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[13]_0\,
      I1 => current_txop_holder_i(0),
      I2 => current_txop_holder_i(2),
      I3 => current_txop_holder_i(1),
      O => ap_NS_fsm118_out
    );
low_1_fu_54_p2: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 15) => B"000000000000000",
      A(14 downto 0) => p(14 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_low_1_fu_54_p2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"001011110010001111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_low_1_fu_54_p2_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_low_1_fu_54_p2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_low_1_fu_54_p2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ap_NS_fsm1,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_low_1_fu_54_p2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_low_1_fu_54_p2_OVERFLOW_UNCONNECTED,
      P(47 downto 31) => NLW_low_1_fu_54_p2_P_UNCONNECTED(47 downto 31),
      P(30 downto 0) => low_1_reg_161(30 downto 0),
      PATTERNBDETECT => NLW_low_1_fu_54_p2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_low_1_fu_54_p2_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_low_1_fu_54_p2_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_low_1_fu_54_p2_UNDERFLOW_UNCONNECTED
    );
\rand_state[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
        port map (
      I0 => p(0),
      I1 => \ap_CS_fsm_reg[1]_1\(1),
      I2 => \^q\(0),
      I3 => grp_fu_144_p0(0),
      I4 => \rand_state[31]_i_16_n_1\,
      I5 => \rand_state_reg[0]_0\,
      O => \rand_state_reg[0]\
    );
\rand_state[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \rand_state_reg[31]\(9),
      I1 => \rand_state_reg[1]\,
      I2 => \rand_state[10]_i_2_n_1\,
      I3 => \rand_state_reg[10]\,
      I4 => \rand_state_reg[1]_1\,
      I5 => grp_initial_edca_process_fu_240_rand_state_o(9),
      O => D(9)
    );
\rand_state[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
        port map (
      I0 => p(10),
      I1 => \ap_CS_fsm_reg[1]_1\(1),
      I2 => \^q\(0),
      I3 => grp_fu_144_p0(10),
      I4 => \rand_state[31]_i_16_n_1\,
      I5 => \rand_state_reg[10]_0\,
      O => \rand_state[10]_i_2_n_1\
    );
\rand_state[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \rand_state_reg[31]\(10),
      I1 => \rand_state_reg[1]\,
      I2 => \rand_state[11]_i_2_n_1\,
      I3 => \rand_state_reg[11]\,
      I4 => \rand_state_reg[1]_1\,
      I5 => grp_initial_edca_process_fu_240_rand_state_o(10),
      O => D(10)
    );
\rand_state[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
        port map (
      I0 => p(11),
      I1 => \ap_CS_fsm_reg[1]_1\(1),
      I2 => \^q\(0),
      I3 => grp_fu_144_p0(11),
      I4 => \rand_state[31]_i_16_n_1\,
      I5 => \rand_state_reg[11]_0\,
      O => \rand_state[11]_i_2_n_1\
    );
\rand_state[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \rand_state_reg[31]\(11),
      I1 => \rand_state_reg[1]\,
      I2 => \rand_state[12]_i_2_n_1\,
      I3 => \rand_state_reg[12]\,
      I4 => \rand_state_reg[1]_1\,
      I5 => grp_initial_edca_process_fu_240_rand_state_o(11),
      O => D(11)
    );
\rand_state[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
        port map (
      I0 => p(12),
      I1 => \ap_CS_fsm_reg[1]_1\(1),
      I2 => \^q\(0),
      I3 => grp_fu_144_p0(12),
      I4 => \rand_state[31]_i_16_n_1\,
      I5 => \rand_state_reg[12]_0\,
      O => \rand_state[12]_i_2_n_1\
    );
\rand_state[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \rand_state_reg[31]\(12),
      I1 => \rand_state_reg[1]\,
      I2 => \rand_state[13]_i_2_n_1\,
      I3 => \rand_state_reg[13]\,
      I4 => \rand_state_reg[1]_1\,
      I5 => grp_initial_edca_process_fu_240_rand_state_o(12),
      O => D(12)
    );
\rand_state[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
        port map (
      I0 => p(13),
      I1 => \ap_CS_fsm_reg[1]_1\(1),
      I2 => \^q\(0),
      I3 => grp_fu_144_p0(13),
      I4 => \rand_state[31]_i_16_n_1\,
      I5 => \rand_state_reg[13]_0\,
      O => \rand_state[13]_i_2_n_1\
    );
\rand_state[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \rand_state_reg[31]\(13),
      I1 => \rand_state_reg[1]\,
      I2 => \rand_state[14]_i_2_n_1\,
      I3 => \rand_state_reg[14]\,
      I4 => \rand_state_reg[1]_1\,
      I5 => grp_initial_edca_process_fu_240_rand_state_o(13),
      O => D(13)
    );
\rand_state[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
        port map (
      I0 => p(14),
      I1 => \ap_CS_fsm_reg[1]_1\(1),
      I2 => \^q\(0),
      I3 => grp_fu_144_p0(14),
      I4 => \rand_state[31]_i_16_n_1\,
      I5 => \rand_state_reg[14]_0\,
      O => \rand_state[14]_i_2_n_1\
    );
\rand_state[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \rand_state_reg[31]\(14),
      I1 => \rand_state_reg[1]\,
      I2 => \rand_state[15]_i_2_n_1\,
      I3 => \rand_state_reg[15]\,
      I4 => \rand_state_reg[1]_1\,
      I5 => grp_initial_edca_process_fu_240_rand_state_o(14),
      O => D(14)
    );
\rand_state[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
        port map (
      I0 => p(15),
      I1 => \ap_CS_fsm_reg[1]_1\(1),
      I2 => \^q\(0),
      I3 => grp_fu_144_p0(15),
      I4 => \rand_state[31]_i_16_n_1\,
      I5 => \rand_state_reg[15]_0\,
      O => \rand_state[15]_i_2_n_1\
    );
\rand_state[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \rand_state_reg[31]\(15),
      I1 => \rand_state_reg[1]\,
      I2 => \rand_state[16]_i_2_n_1\,
      I3 => \rand_state_reg[16]\,
      I4 => \rand_state_reg[1]_1\,
      I5 => grp_initial_edca_process_fu_240_rand_state_o(15),
      O => D(15)
    );
\rand_state[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
        port map (
      I0 => p(16),
      I1 => \ap_CS_fsm_reg[1]_1\(1),
      I2 => \^q\(0),
      I3 => grp_fu_144_p0(16),
      I4 => \rand_state[31]_i_16_n_1\,
      I5 => \rand_state_reg[16]_0\,
      O => \rand_state[16]_i_2_n_1\
    );
\rand_state[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \rand_state_reg[31]\(16),
      I1 => \rand_state_reg[1]\,
      I2 => \rand_state[17]_i_2_n_1\,
      I3 => \rand_state_reg[17]\,
      I4 => \rand_state_reg[1]_1\,
      I5 => grp_initial_edca_process_fu_240_rand_state_o(16),
      O => D(16)
    );
\rand_state[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
        port map (
      I0 => p(17),
      I1 => \ap_CS_fsm_reg[1]_1\(1),
      I2 => \^q\(0),
      I3 => grp_fu_144_p0(17),
      I4 => \rand_state[31]_i_16_n_1\,
      I5 => \rand_state_reg[17]_0\,
      O => \rand_state[17]_i_2_n_1\
    );
\rand_state[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \rand_state_reg[31]\(17),
      I1 => \rand_state_reg[1]\,
      I2 => \rand_state[18]_i_2_n_1\,
      I3 => \rand_state_reg[18]\,
      I4 => \rand_state_reg[1]_1\,
      I5 => grp_initial_edca_process_fu_240_rand_state_o(17),
      O => D(17)
    );
\rand_state[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
        port map (
      I0 => p(18),
      I1 => \ap_CS_fsm_reg[1]_1\(1),
      I2 => \^q\(0),
      I3 => grp_fu_144_p0(18),
      I4 => \rand_state[31]_i_16_n_1\,
      I5 => \rand_state_reg[18]_0\,
      O => \rand_state[18]_i_2_n_1\
    );
\rand_state[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \rand_state_reg[31]\(18),
      I1 => \rand_state_reg[1]\,
      I2 => \rand_state[19]_i_2_n_1\,
      I3 => \rand_state_reg[19]\,
      I4 => \rand_state_reg[1]_1\,
      I5 => grp_initial_edca_process_fu_240_rand_state_o(18),
      O => D(18)
    );
\rand_state[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
        port map (
      I0 => p(19),
      I1 => \ap_CS_fsm_reg[1]_1\(1),
      I2 => \^q\(0),
      I3 => grp_fu_144_p0(19),
      I4 => \rand_state[31]_i_16_n_1\,
      I5 => \rand_state_reg[19]_0\,
      O => \rand_state[19]_i_2_n_1\
    );
\rand_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \rand_state_reg[31]\(0),
      I1 => \rand_state_reg[1]\,
      I2 => \rand_state[1]_i_2_n_1\,
      I3 => \rand_state_reg[1]_0\,
      I4 => \rand_state_reg[1]_1\,
      I5 => grp_initial_edca_process_fu_240_rand_state_o(0),
      O => D(0)
    );
\rand_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
        port map (
      I0 => p(1),
      I1 => \ap_CS_fsm_reg[1]_1\(1),
      I2 => \^q\(0),
      I3 => grp_fu_144_p0(1),
      I4 => \rand_state[31]_i_16_n_1\,
      I5 => \rand_state_reg[1]_2\,
      O => \rand_state[1]_i_2_n_1\
    );
\rand_state[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \rand_state_reg[31]\(19),
      I1 => \rand_state_reg[1]\,
      I2 => \rand_state[20]_i_2_n_1\,
      I3 => \rand_state_reg[20]\,
      I4 => \rand_state_reg[1]_1\,
      I5 => grp_initial_edca_process_fu_240_rand_state_o(19),
      O => D(19)
    );
\rand_state[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
        port map (
      I0 => p(20),
      I1 => \ap_CS_fsm_reg[1]_1\(1),
      I2 => \^q\(0),
      I3 => grp_fu_144_p0(20),
      I4 => \rand_state[31]_i_16_n_1\,
      I5 => \rand_state_reg[20]_0\,
      O => \rand_state[20]_i_2_n_1\
    );
\rand_state[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \rand_state_reg[31]\(20),
      I1 => \rand_state_reg[1]\,
      I2 => \rand_state[21]_i_2_n_1\,
      I3 => \rand_state_reg[21]\,
      I4 => \rand_state_reg[1]_1\,
      I5 => grp_initial_edca_process_fu_240_rand_state_o(20),
      O => D(20)
    );
\rand_state[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
        port map (
      I0 => p(21),
      I1 => \ap_CS_fsm_reg[1]_1\(1),
      I2 => \^q\(0),
      I3 => grp_fu_144_p0(21),
      I4 => \rand_state[31]_i_16_n_1\,
      I5 => \rand_state_reg[21]_0\,
      O => \rand_state[21]_i_2_n_1\
    );
\rand_state[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \rand_state_reg[31]\(21),
      I1 => \rand_state_reg[1]\,
      I2 => \rand_state[22]_i_2_n_1\,
      I3 => \rand_state_reg[22]\,
      I4 => \rand_state_reg[1]_1\,
      I5 => grp_initial_edca_process_fu_240_rand_state_o(21),
      O => D(21)
    );
\rand_state[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
        port map (
      I0 => p(22),
      I1 => \ap_CS_fsm_reg[1]_1\(1),
      I2 => \^q\(0),
      I3 => grp_fu_144_p0(22),
      I4 => \rand_state[31]_i_16_n_1\,
      I5 => \rand_state_reg[22]_0\,
      O => \rand_state[22]_i_2_n_1\
    );
\rand_state[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \rand_state_reg[31]\(22),
      I1 => \rand_state_reg[1]\,
      I2 => \rand_state[23]_i_2_n_1\,
      I3 => \rand_state_reg[23]\,
      I4 => \rand_state_reg[1]_1\,
      I5 => grp_initial_edca_process_fu_240_rand_state_o(22),
      O => D(22)
    );
\rand_state[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
        port map (
      I0 => p(23),
      I1 => \ap_CS_fsm_reg[1]_1\(1),
      I2 => \^q\(0),
      I3 => grp_fu_144_p0(23),
      I4 => \rand_state[31]_i_16_n_1\,
      I5 => \rand_state_reg[23]_0\,
      O => \rand_state[23]_i_2_n_1\
    );
\rand_state[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \rand_state_reg[31]\(23),
      I1 => \rand_state_reg[1]\,
      I2 => \rand_state[24]_i_2_n_1\,
      I3 => \rand_state_reg[24]\,
      I4 => \rand_state_reg[1]_1\,
      I5 => grp_initial_edca_process_fu_240_rand_state_o(23),
      O => D(23)
    );
\rand_state[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
        port map (
      I0 => p(24),
      I1 => \ap_CS_fsm_reg[1]_1\(1),
      I2 => \^q\(0),
      I3 => grp_fu_144_p0(24),
      I4 => \rand_state[31]_i_16_n_1\,
      I5 => \rand_state_reg[24]_0\,
      O => \rand_state[24]_i_2_n_1\
    );
\rand_state[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \rand_state_reg[31]\(24),
      I1 => \rand_state_reg[1]\,
      I2 => \rand_state[25]_i_2_n_1\,
      I3 => \rand_state_reg[25]\,
      I4 => \rand_state_reg[1]_1\,
      I5 => grp_initial_edca_process_fu_240_rand_state_o(24),
      O => D(24)
    );
\rand_state[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
        port map (
      I0 => p(25),
      I1 => \ap_CS_fsm_reg[1]_1\(1),
      I2 => \^q\(0),
      I3 => grp_fu_144_p0(25),
      I4 => \rand_state[31]_i_16_n_1\,
      I5 => \rand_state_reg[25]_0\,
      O => \rand_state[25]_i_2_n_1\
    );
\rand_state[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \rand_state_reg[31]\(25),
      I1 => \rand_state_reg[1]\,
      I2 => \rand_state[26]_i_2_n_1\,
      I3 => \rand_state_reg[26]\,
      I4 => \rand_state_reg[1]_1\,
      I5 => grp_initial_edca_process_fu_240_rand_state_o(25),
      O => D(25)
    );
\rand_state[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
        port map (
      I0 => p(26),
      I1 => \ap_CS_fsm_reg[1]_1\(1),
      I2 => \^q\(0),
      I3 => grp_fu_144_p0(26),
      I4 => \rand_state[31]_i_16_n_1\,
      I5 => \rand_state_reg[26]_0\,
      O => \rand_state[26]_i_2_n_1\
    );
\rand_state[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \rand_state_reg[31]\(26),
      I1 => \rand_state_reg[1]\,
      I2 => \rand_state[27]_i_2_n_1\,
      I3 => \rand_state_reg[27]\,
      I4 => \rand_state_reg[1]_1\,
      I5 => grp_initial_edca_process_fu_240_rand_state_o(26),
      O => D(26)
    );
\rand_state[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
        port map (
      I0 => p(27),
      I1 => \ap_CS_fsm_reg[1]_1\(1),
      I2 => \^q\(0),
      I3 => grp_fu_144_p0(27),
      I4 => \rand_state[31]_i_16_n_1\,
      I5 => \rand_state_reg[27]_0\,
      O => \rand_state[27]_i_2_n_1\
    );
\rand_state[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \rand_state_reg[31]\(27),
      I1 => \rand_state_reg[1]\,
      I2 => \rand_state[28]_i_2_n_1\,
      I3 => \rand_state_reg[28]\,
      I4 => \rand_state_reg[1]_1\,
      I5 => grp_initial_edca_process_fu_240_rand_state_o(27),
      O => D(27)
    );
\rand_state[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
        port map (
      I0 => p(28),
      I1 => \ap_CS_fsm_reg[1]_1\(1),
      I2 => \^q\(0),
      I3 => grp_fu_144_p0(28),
      I4 => \rand_state[31]_i_16_n_1\,
      I5 => \rand_state_reg[28]_0\,
      O => \rand_state[28]_i_2_n_1\
    );
\rand_state[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \rand_state_reg[31]\(28),
      I1 => \rand_state_reg[1]\,
      I2 => \rand_state[29]_i_2_n_1\,
      I3 => \rand_state_reg[29]\,
      I4 => \rand_state_reg[1]_1\,
      I5 => grp_initial_edca_process_fu_240_rand_state_o(28),
      O => D(28)
    );
\rand_state[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
        port map (
      I0 => p(29),
      I1 => \ap_CS_fsm_reg[1]_1\(1),
      I2 => \^q\(0),
      I3 => grp_fu_144_p0(29),
      I4 => \rand_state[31]_i_16_n_1\,
      I5 => \rand_state_reg[29]_0\,
      O => \rand_state[29]_i_2_n_1\
    );
\rand_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \rand_state_reg[31]\(1),
      I1 => \rand_state_reg[1]\,
      I2 => \rand_state[2]_i_2_n_1\,
      I3 => \rand_state_reg[2]\,
      I4 => \rand_state_reg[1]_1\,
      I5 => grp_initial_edca_process_fu_240_rand_state_o(1),
      O => D(1)
    );
\rand_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
        port map (
      I0 => p(2),
      I1 => \ap_CS_fsm_reg[1]_1\(1),
      I2 => \^q\(0),
      I3 => grp_fu_144_p0(2),
      I4 => \rand_state[31]_i_16_n_1\,
      I5 => \rand_state_reg[2]_0\,
      O => \rand_state[2]_i_2_n_1\
    );
\rand_state[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \rand_state_reg[31]\(29),
      I1 => \rand_state_reg[1]\,
      I2 => \rand_state[30]_i_2_n_1\,
      I3 => \rand_state_reg[30]\,
      I4 => \rand_state_reg[1]_1\,
      I5 => grp_initial_edca_process_fu_240_rand_state_o(29),
      O => D(29)
    );
\rand_state[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
        port map (
      I0 => p(30),
      I1 => \ap_CS_fsm_reg[1]_1\(1),
      I2 => \^q\(0),
      I3 => grp_fu_144_p0(30),
      I4 => \rand_state[31]_i_16_n_1\,
      I5 => \rand_state_reg[30]_0\,
      O => \rand_state[30]_i_2_n_1\
    );
\rand_state[31]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ap_CS_fsm_reg[16]_1\(2),
      I2 => tmp_4_reg_370,
      I3 => icmp_ln304_reg_374,
      O => \rand_state[31]_i_16_n_1\
    );
\rand_state[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \rand_state_reg[31]\(30),
      I1 => \rand_state_reg[1]\,
      I2 => \rand_state[31]_i_7_n_1\,
      I3 => \rand_state_reg[31]_0\,
      I4 => \rand_state_reg[1]_1\,
      I5 => grp_initial_edca_process_fu_240_rand_state_o(30),
      O => D(30)
    );
\rand_state[31]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => icmp_ln304_reg_374,
      I1 => tmp_4_reg_370,
      I2 => \ap_CS_fsm_reg[16]_1\(2),
      I3 => \^q\(0),
      I4 => \rand_state[0]_i_2\,
      O => \icmp_ln304_reg_374_reg[0]\
    );
\rand_state[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
        port map (
      I0 => p(31),
      I1 => \ap_CS_fsm_reg[1]_1\(1),
      I2 => \^q\(0),
      I3 => grp_fu_144_p0(31),
      I4 => \rand_state[31]_i_16_n_1\,
      I5 => \rand_state_reg[31]_1\,
      O => \rand_state[31]_i_7_n_1\
    );
\rand_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \rand_state_reg[31]\(2),
      I1 => \rand_state_reg[1]\,
      I2 => \rand_state[3]_i_2_n_1\,
      I3 => \rand_state_reg[3]\,
      I4 => \rand_state_reg[1]_1\,
      I5 => grp_initial_edca_process_fu_240_rand_state_o(2),
      O => D(2)
    );
\rand_state[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
        port map (
      I0 => p(3),
      I1 => \ap_CS_fsm_reg[1]_1\(1),
      I2 => \^q\(0),
      I3 => grp_fu_144_p0(3),
      I4 => \rand_state[31]_i_16_n_1\,
      I5 => \rand_state_reg[3]_0\,
      O => \rand_state[3]_i_2_n_1\
    );
\rand_state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \rand_state_reg[31]\(3),
      I1 => \rand_state_reg[1]\,
      I2 => \rand_state[4]_i_2_n_1\,
      I3 => \rand_state_reg[4]\,
      I4 => \rand_state_reg[1]_1\,
      I5 => grp_initial_edca_process_fu_240_rand_state_o(3),
      O => D(3)
    );
\rand_state[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
        port map (
      I0 => p(4),
      I1 => \ap_CS_fsm_reg[1]_1\(1),
      I2 => \^q\(0),
      I3 => grp_fu_144_p0(4),
      I4 => \rand_state[31]_i_16_n_1\,
      I5 => \rand_state_reg[4]_0\,
      O => \rand_state[4]_i_2_n_1\
    );
\rand_state[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \rand_state_reg[31]\(4),
      I1 => \rand_state_reg[1]\,
      I2 => \rand_state[5]_i_2_n_1\,
      I3 => \rand_state_reg[5]\,
      I4 => \rand_state_reg[1]_1\,
      I5 => grp_initial_edca_process_fu_240_rand_state_o(4),
      O => D(4)
    );
\rand_state[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
        port map (
      I0 => p(5),
      I1 => \ap_CS_fsm_reg[1]_1\(1),
      I2 => \^q\(0),
      I3 => grp_fu_144_p0(5),
      I4 => \rand_state[31]_i_16_n_1\,
      I5 => \rand_state_reg[5]_0\,
      O => \rand_state[5]_i_2_n_1\
    );
\rand_state[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \rand_state_reg[31]\(5),
      I1 => \rand_state_reg[1]\,
      I2 => \rand_state[6]_i_2_n_1\,
      I3 => \rand_state_reg[6]\,
      I4 => \rand_state_reg[1]_1\,
      I5 => grp_initial_edca_process_fu_240_rand_state_o(5),
      O => D(5)
    );
\rand_state[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
        port map (
      I0 => p(6),
      I1 => \ap_CS_fsm_reg[1]_1\(1),
      I2 => \^q\(0),
      I3 => grp_fu_144_p0(6),
      I4 => \rand_state[31]_i_16_n_1\,
      I5 => \rand_state_reg[6]_0\,
      O => \rand_state[6]_i_2_n_1\
    );
\rand_state[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \rand_state_reg[31]\(6),
      I1 => \rand_state_reg[1]\,
      I2 => \rand_state[7]_i_2_n_1\,
      I3 => \rand_state_reg[7]\,
      I4 => \rand_state_reg[1]_1\,
      I5 => grp_initial_edca_process_fu_240_rand_state_o(6),
      O => D(6)
    );
\rand_state[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
        port map (
      I0 => p(7),
      I1 => \ap_CS_fsm_reg[1]_1\(1),
      I2 => \^q\(0),
      I3 => grp_fu_144_p0(7),
      I4 => \rand_state[31]_i_16_n_1\,
      I5 => \rand_state_reg[7]_0\,
      O => \rand_state[7]_i_2_n_1\
    );
\rand_state[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \rand_state_reg[31]\(7),
      I1 => \rand_state_reg[1]\,
      I2 => \rand_state[8]_i_2_n_1\,
      I3 => \rand_state_reg[8]\,
      I4 => \rand_state_reg[1]_1\,
      I5 => grp_initial_edca_process_fu_240_rand_state_o(7),
      O => D(7)
    );
\rand_state[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
        port map (
      I0 => p(8),
      I1 => \ap_CS_fsm_reg[1]_1\(1),
      I2 => \^q\(0),
      I3 => grp_fu_144_p0(8),
      I4 => \rand_state[31]_i_16_n_1\,
      I5 => \rand_state_reg[8]_0\,
      O => \rand_state[8]_i_2_n_1\
    );
\rand_state[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \rand_state_reg[31]\(8),
      I1 => \rand_state_reg[1]\,
      I2 => \rand_state[9]_i_2_n_1\,
      I3 => \rand_state_reg[9]\,
      I4 => \rand_state_reg[1]_1\,
      I5 => grp_initial_edca_process_fu_240_rand_state_o(8),
      O => D(8)
    );
\rand_state[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
        port map (
      I0 => p(9),
      I1 => \ap_CS_fsm_reg[1]_1\(1),
      I2 => \^q\(0),
      I3 => grp_fu_144_p0(9),
      I4 => \rand_state[31]_i_16_n_1\,
      I5 => \rand_state_reg[9]_0\,
      O => \rand_state[9]_i_2_n_1\
    );
send_frame_mul_mucud_U24: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_1
     port map (
      D(30) => send_frame_mul_mucud_U24_n_50,
      D(29) => send_frame_mul_mucud_U24_n_51,
      D(28) => send_frame_mul_mucud_U24_n_52,
      D(27) => send_frame_mul_mucud_U24_n_53,
      D(26) => send_frame_mul_mucud_U24_n_54,
      D(25) => send_frame_mul_mucud_U24_n_55,
      D(24) => send_frame_mul_mucud_U24_n_56,
      D(23) => send_frame_mul_mucud_U24_n_57,
      D(22) => send_frame_mul_mucud_U24_n_58,
      D(21) => send_frame_mul_mucud_U24_n_59,
      D(20) => send_frame_mul_mucud_U24_n_60,
      D(19) => send_frame_mul_mucud_U24_n_61,
      D(18) => send_frame_mul_mucud_U24_n_62,
      D(17) => send_frame_mul_mucud_U24_n_63,
      D(16) => send_frame_mul_mucud_U24_n_64,
      D(15) => send_frame_mul_mucud_U24_n_65,
      D(14) => send_frame_mul_mucud_U24_n_66,
      D(13) => send_frame_mul_mucud_U24_n_67,
      D(12) => send_frame_mul_mucud_U24_n_68,
      D(11) => send_frame_mul_mucud_U24_n_69,
      D(10) => send_frame_mul_mucud_U24_n_70,
      D(9) => send_frame_mul_mucud_U24_n_71,
      D(8) => send_frame_mul_mucud_U24_n_72,
      D(7) => send_frame_mul_mucud_U24_n_73,
      D(6) => send_frame_mul_mucud_U24_n_74,
      D(5) => send_frame_mul_mucud_U24_n_75,
      D(4) => send_frame_mul_mucud_U24_n_76,
      D(3) => send_frame_mul_mucud_U24_n_77,
      D(2) => send_frame_mul_mucud_U24_n_78,
      D(1) => send_frame_mul_mucud_U24_n_79,
      D(0) => send_frame_mul_mucud_U24_n_80,
      O(0) => send_frame_mul_mucud_U24_n_81,
      P(16 downto 1) => trunc_ln1_reg_171(15 downto 0),
      P(0) => high_2_reg_166(0),
      Q(0) => \ap_CS_fsm_reg_n_1_[0]\,
      S(2) => send_frame_mul_mucud_U24_n_20,
      S(1) => send_frame_mul_mucud_U24_n_21,
      S(0) => send_frame_mul_mucud_U24_n_22,
      ap_NS_fsm1 => ap_NS_fsm1,
      ap_clk => ap_clk,
      grp_random_int_gen_fu_37_ap_start_reg => grp_random_int_gen_fu_37_ap_start_reg,
      \^p\ => send_frame_mul_mucud_U24_n_19,
      p_0 => send_frame_mul_mucud_U24_n_23,
      p_1 => send_frame_mul_mucud_U24_n_24,
      p_10 => send_frame_mul_mucud_U24_n_33,
      p_11 => send_frame_mul_mucud_U24_n_34,
      p_12 => send_frame_mul_mucud_U24_n_35,
      p_13 => send_frame_mul_mucud_U24_n_36,
      p_14 => send_frame_mul_mucud_U24_n_37,
      p_15 => send_frame_mul_mucud_U24_n_38,
      p_16 => send_frame_mul_mucud_U24_n_39,
      p_17 => send_frame_mul_mucud_U24_n_40,
      p_18 => send_frame_mul_mucud_U24_n_41,
      p_19 => send_frame_mul_mucud_U24_n_42,
      p_2 => send_frame_mul_mucud_U24_n_25,
      p_20 => send_frame_mul_mucud_U24_n_43,
      p_21 => send_frame_mul_mucud_U24_n_44,
      p_22 => send_frame_mul_mucud_U24_n_45,
      p_23 => send_frame_mul_mucud_U24_n_46,
      p_24 => send_frame_mul_mucud_U24_n_47,
      p_25 => send_frame_mul_mucud_U24_n_48,
      p_26 => send_frame_mul_mucud_U24_n_49,
      p_27(16 downto 0) => p(31 downto 15),
      p_3 => send_frame_mul_mucud_U24_n_26,
      p_4 => send_frame_mul_mucud_U24_n_27,
      p_5 => send_frame_mul_mucud_U24_n_28,
      p_6 => send_frame_mul_mucud_U24_n_29,
      p_7 => send_frame_mul_mucud_U24_n_30,
      p_8 => send_frame_mul_mucud_U24_n_31,
      p_9 => send_frame_mul_mucud_U24_n_32,
      \tmp_1_reg_181_reg[0]\(30 downto 0) => low_1_reg_161(30 downto 0),
      \tmp_1_reg_181_reg[0]_0\(2) => \trunc_ln14_reg_176[30]_i_3__4_n_1\,
      \tmp_1_reg_181_reg[0]_0\(1) => \trunc_ln14_reg_176[30]_i_4__4_n_1\,
      \tmp_1_reg_181_reg[0]_0\(0) => \trunc_ln14_reg_176[30]_i_5__4_n_1\,
      \trunc_ln14_reg_176[23]_i_4__4\ => \trunc_ln14_reg_176[30]_i_34__6_n_1\,
      \trunc_ln14_reg_176[23]_i_4__4_0\ => \trunc_ln14_reg_176[3]_i_7__6_n_1\,
      \trunc_ln14_reg_176[27]_i_14__6\ => \trunc_ln14_reg_176[3]_i_8__6_n_1\,
      \trunc_ln14_reg_176[27]_i_14__6_0\ => \trunc_ln14_reg_176[3]_i_9__6_n_1\,
      \trunc_ln14_reg_176[27]_i_14__6_1\ => \trunc_ln14_reg_176[30]_i_36__6_n_1\,
      \trunc_ln14_reg_176[30]_i_4__4\ => \trunc_ln14_reg_176[30]_i_35__6_n_1\,
      \trunc_ln14_reg_176_reg[11]\(3) => \trunc_ln14_reg_176[11]_i_2__4_n_1\,
      \trunc_ln14_reg_176_reg[11]\(2) => \trunc_ln14_reg_176[11]_i_3__4_n_1\,
      \trunc_ln14_reg_176_reg[11]\(1) => \trunc_ln14_reg_176[11]_i_4__4_n_1\,
      \trunc_ln14_reg_176_reg[11]\(0) => \trunc_ln14_reg_176[11]_i_5__4_n_1\,
      \trunc_ln14_reg_176_reg[15]\(3) => \trunc_ln14_reg_176[15]_i_2__4_n_1\,
      \trunc_ln14_reg_176_reg[15]\(2) => \trunc_ln14_reg_176[15]_i_3__4_n_1\,
      \trunc_ln14_reg_176_reg[15]\(1) => \trunc_ln14_reg_176[15]_i_4__4_n_1\,
      \trunc_ln14_reg_176_reg[15]\(0) => \trunc_ln14_reg_176[15]_i_5__4_n_1\,
      \trunc_ln14_reg_176_reg[19]\(3) => \trunc_ln14_reg_176[19]_i_2__4_n_1\,
      \trunc_ln14_reg_176_reg[19]\(2) => \trunc_ln14_reg_176[19]_i_3__4_n_1\,
      \trunc_ln14_reg_176_reg[19]\(1) => \trunc_ln14_reg_176[19]_i_4__4_n_1\,
      \trunc_ln14_reg_176_reg[19]\(0) => \trunc_ln14_reg_176[19]_i_5__4_n_1\,
      \trunc_ln14_reg_176_reg[23]\(3) => \trunc_ln14_reg_176[23]_i_2__4_n_1\,
      \trunc_ln14_reg_176_reg[23]\(2) => \trunc_ln14_reg_176[23]_i_3__4_n_1\,
      \trunc_ln14_reg_176_reg[23]\(1) => \trunc_ln14_reg_176[23]_i_4__4_n_1\,
      \trunc_ln14_reg_176_reg[23]\(0) => \trunc_ln14_reg_176[23]_i_5__4_n_1\,
      \trunc_ln14_reg_176_reg[27]\(3) => \trunc_ln14_reg_176[27]_i_2__4_n_1\,
      \trunc_ln14_reg_176_reg[27]\(2) => \trunc_ln14_reg_176[27]_i_3__4_n_1\,
      \trunc_ln14_reg_176_reg[27]\(1) => \trunc_ln14_reg_176[27]_i_4__4_n_1\,
      \trunc_ln14_reg_176_reg[27]\(0) => \trunc_ln14_reg_176[27]_i_5__4_n_1\,
      \trunc_ln14_reg_176_reg[3]\(3) => \trunc_ln14_reg_176[3]_i_2__4_n_1\,
      \trunc_ln14_reg_176_reg[3]\(2) => \trunc_ln14_reg_176[3]_i_3__4_n_1\,
      \trunc_ln14_reg_176_reg[3]\(1) => \trunc_ln14_reg_176[3]_i_4__4_n_1\,
      \trunc_ln14_reg_176_reg[3]\(0) => \trunc_ln14_reg_176[3]_i_5__4_n_1\,
      \trunc_ln14_reg_176_reg[7]\(3) => \trunc_ln14_reg_176[7]_i_2__4_n_1\,
      \trunc_ln14_reg_176_reg[7]\(2) => \trunc_ln14_reg_176[7]_i_3__4_n_1\,
      \trunc_ln14_reg_176_reg[7]\(1) => \trunc_ln14_reg_176[7]_i_4__4_n_1\,
      \trunc_ln14_reg_176_reg[7]\(0) => \trunc_ln14_reg_176[7]_i_5__4_n_1\,
      zext_ln13_1_fu_95_p1(6 downto 0) => zext_ln13_1_fu_95_p1(7 downto 1)
    );
send_frame_urem_3bkb_U23: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_2
     port map (
      D(31 downto 0) => grp_fu_144_p0(31 downto 0),
      DI(0) => tmp_1_reg_181,
      Q(1) => grp_random_int_gen_fu_37_ap_ready,
      Q(0) => \^q\(0),
      ap_clk => ap_clk,
      ap_return_preg(9 downto 0) => ap_return_preg(9 downto 0),
      ap_rst => ap_rst,
      \bk_backoff_counter[9]_i_7\(9 downto 0) => \bk_backoff_counter[9]_i_7\(9 downto 0),
      \bk_backoff_counter_reg[0]\ => \^ap_cs_fsm_reg[1]_0\,
      \bk_backoff_counter_reg[0]_0\ => \bk_backoff_counter_reg[0]\,
      \bk_backoff_counter_reg[1]\ => \bk_backoff_counter_reg[1]\,
      \bk_backoff_counter_reg[2]\ => \bk_backoff_counter_reg[2]\,
      \bk_backoff_counter_reg[3]\ => \bk_backoff_counter_reg[3]\,
      \bk_backoff_counter_reg[4]\ => \bk_backoff_counter_reg[4]\,
      \bk_backoff_counter_reg[5]\ => \bk_backoff_counter_reg[5]\,
      \bk_backoff_counter_reg[6]\ => \bk_backoff_counter_reg[6]\,
      \bk_backoff_counter_reg[7]\ => \bk_backoff_counter_reg[7]\,
      \bk_backoff_counter_reg[8]\ => \bk_backoff_counter_reg[8]\,
      \bk_backoff_counter_reg[9]\ => \bk_backoff_counter_reg[9]\,
      \dividend0_reg[31]\(30 downto 0) => trunc_ln14_reg_176(30 downto 0),
      \divisor0_reg[9]\(8 downto 0) => \divisor0_reg[9]\(8 downto 0),
      grp_phy_txend_confirm_fu_292_bk_backoff_counter_o(0) => grp_phy_txend_confirm_fu_292_bk_backoff_counter_o(0),
      \r_stage_reg[32]\ => \r_stage_reg[32]\,
      \remd_reg[9]\(9 downto 0) => remd(9 downto 0)
    );
\tmp_1_reg_181_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_81,
      Q => tmp_1_reg_181,
      R => '0'
    );
\trunc_ln14_reg_176[11]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A6A9AA"
    )
        port map (
      I0 => low_1_reg_161(11),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_24,
      I4 => send_frame_mul_mucud_U24_n_34,
      O => \trunc_ln14_reg_176[11]_i_2__4_n_1\
    );
\trunc_ln14_reg_176[11]_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A6A9AA"
    )
        port map (
      I0 => low_1_reg_161(10),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_40,
      I4 => send_frame_mul_mucud_U24_n_38,
      O => \trunc_ln14_reg_176[11]_i_3__4_n_1\
    );
\trunc_ln14_reg_176[11]_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A6A9AA"
    )
        port map (
      I0 => low_1_reg_161(9),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_23,
      I4 => send_frame_mul_mucud_U24_n_35,
      O => \trunc_ln14_reg_176[11]_i_4__4_n_1\
    );
\trunc_ln14_reg_176[11]_i_5__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A6A9AA"
    )
        port map (
      I0 => low_1_reg_161(8),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_36,
      I4 => send_frame_mul_mucud_U24_n_49,
      O => \trunc_ln14_reg_176[11]_i_5__4_n_1\
    );
\trunc_ln14_reg_176[15]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A6A9AA"
    )
        port map (
      I0 => low_1_reg_161(15),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_27,
      I4 => send_frame_mul_mucud_U24_n_26,
      O => \trunc_ln14_reg_176[15]_i_2__4_n_1\
    );
\trunc_ln14_reg_176[15]_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A6A9AA"
    )
        port map (
      I0 => low_1_reg_161(14),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_46,
      I4 => send_frame_mul_mucud_U24_n_39,
      O => \trunc_ln14_reg_176[15]_i_3__4_n_1\
    );
\trunc_ln14_reg_176[15]_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A6A9AA"
    )
        port map (
      I0 => low_1_reg_161(13),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_25,
      I4 => send_frame_mul_mucud_U24_n_33,
      O => \trunc_ln14_reg_176[15]_i_4__4_n_1\
    );
\trunc_ln14_reg_176[15]_i_5__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A6A9AA"
    )
        port map (
      I0 => low_1_reg_161(12),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_41,
      I4 => send_frame_mul_mucud_U24_n_37,
      O => \trunc_ln14_reg_176[15]_i_5__4_n_1\
    );
\trunc_ln14_reg_176[19]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555596A655559AAA"
    )
        port map (
      I0 => low_1_reg_161(19),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_24,
      I4 => send_frame_mul_mucud_U24_n_31,
      I5 => send_frame_mul_mucud_U24_n_34,
      O => \trunc_ln14_reg_176[19]_i_2__4_n_1\
    );
\trunc_ln14_reg_176[19]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95A599A996A69AAA"
    )
        port map (
      I0 => low_1_reg_161(18),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_40,
      I4 => send_frame_mul_mucud_U24_n_38,
      I5 => send_frame_mul_mucud_U24_n_42,
      O => \trunc_ln14_reg_176[19]_i_3__4_n_1\
    );
\trunc_ln14_reg_176[19]_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95A599A996A69AAA"
    )
        port map (
      I0 => low_1_reg_161(17),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_23,
      I4 => send_frame_mul_mucud_U24_n_35,
      I5 => send_frame_mul_mucud_U24_n_29,
      O => \trunc_ln14_reg_176[19]_i_4__4_n_1\
    );
\trunc_ln14_reg_176[19]_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95A599A996A69AAA"
    )
        port map (
      I0 => low_1_reg_161(16),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_36,
      I4 => send_frame_mul_mucud_U24_n_49,
      I5 => send_frame_mul_mucud_U24_n_44,
      O => \trunc_ln14_reg_176[19]_i_5__4_n_1\
    );
\trunc_ln14_reg_176[23]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96A69AAA"
    )
        port map (
      I0 => low_1_reg_161(23),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_26,
      I4 => send_frame_mul_mucud_U24_n_27,
      O => \trunc_ln14_reg_176[23]_i_2__4_n_1\
    );
\trunc_ln14_reg_176[23]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555596A69AAA"
    )
        port map (
      I0 => low_1_reg_161(22),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_39,
      I4 => send_frame_mul_mucud_U24_n_46,
      I5 => send_frame_mul_mucud_U24_n_47,
      O => \trunc_ln14_reg_176[23]_i_3__4_n_1\
    );
\trunc_ln14_reg_176[23]_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555596A69AAA"
    )
        port map (
      I0 => low_1_reg_161(21),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_25,
      I4 => send_frame_mul_mucud_U24_n_33,
      I5 => send_frame_mul_mucud_U24_n_28,
      O => \trunc_ln14_reg_176[23]_i_4__4_n_1\
    );
\trunc_ln14_reg_176[23]_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555596A69AAA"
    )
        port map (
      I0 => low_1_reg_161(20),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_41,
      I4 => send_frame_mul_mucud_U24_n_37,
      I5 => send_frame_mul_mucud_U24_n_43,
      O => \trunc_ln14_reg_176[23]_i_5__4_n_1\
    );
\trunc_ln14_reg_176[27]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5656666655666666"
    )
        port map (
      I0 => low_1_reg_161(27),
      I1 => send_frame_mul_mucud_U24_n_32,
      I2 => send_frame_mul_mucud_U24_n_34,
      I3 => send_frame_mul_mucud_U24_n_24,
      I4 => zext_ln13_1_fu_95_p1(4),
      I5 => zext_ln13_1_fu_95_p1(3),
      O => \trunc_ln14_reg_176[27]_i_2__4_n_1\
    );
\trunc_ln14_reg_176[27]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"655A65AA6A5A6AAA"
    )
        port map (
      I0 => low_1_reg_161(26),
      I1 => send_frame_mul_mucud_U24_n_38,
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => zext_ln13_1_fu_95_p1(4),
      I4 => send_frame_mul_mucud_U24_n_42,
      I5 => send_frame_mul_mucud_U24_n_40,
      O => \trunc_ln14_reg_176[27]_i_3__4_n_1\
    );
\trunc_ln14_reg_176[27]_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"655A65AA6A5A6AAA"
    )
        port map (
      I0 => low_1_reg_161(25),
      I1 => send_frame_mul_mucud_U24_n_35,
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => zext_ln13_1_fu_95_p1(4),
      I4 => send_frame_mul_mucud_U24_n_29,
      I5 => send_frame_mul_mucud_U24_n_23,
      O => \trunc_ln14_reg_176[27]_i_4__4_n_1\
    );
\trunc_ln14_reg_176[27]_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56965A9A66A66AAA"
    )
        port map (
      I0 => low_1_reg_161(24),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_49,
      I4 => send_frame_mul_mucud_U24_n_44,
      I5 => send_frame_mul_mucud_U24_n_36,
      O => \trunc_ln14_reg_176[27]_i_5__4_n_1\
    );
\trunc_ln14_reg_176[30]_i_34__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(2),
      I1 => zext_ln13_1_fu_95_p1(1),
      O => \trunc_ln14_reg_176[30]_i_34__6_n_1\
    );
\trunc_ln14_reg_176[30]_i_35__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(3),
      I1 => zext_ln13_1_fu_95_p1(4),
      O => \trunc_ln14_reg_176[30]_i_35__6_n_1\
    );
\trunc_ln14_reg_176[30]_i_36__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(7),
      I1 => zext_ln13_1_fu_95_p1(6),
      I2 => zext_ln13_1_fu_95_p1(5),
      O => \trunc_ln14_reg_176[30]_i_36__6_n_1\
    );
\trunc_ln14_reg_176[30]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555A9A55556AAA"
    )
        port map (
      I0 => low_1_reg_161(30),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_39,
      I4 => send_frame_mul_mucud_U24_n_48,
      I5 => send_frame_mul_mucud_U24_n_46,
      O => \trunc_ln14_reg_176[30]_i_3__4_n_1\
    );
\trunc_ln14_reg_176[30]_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555A9A55556AAA"
    )
        port map (
      I0 => low_1_reg_161(29),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_33,
      I4 => send_frame_mul_mucud_U24_n_30,
      I5 => send_frame_mul_mucud_U24_n_25,
      O => \trunc_ln14_reg_176[30]_i_4__4_n_1\
    );
\trunc_ln14_reg_176[30]_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555A9A55556AAA"
    )
        port map (
      I0 => low_1_reg_161(28),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_37,
      I4 => send_frame_mul_mucud_U24_n_45,
      I5 => send_frame_mul_mucud_U24_n_41,
      O => \trunc_ln14_reg_176[30]_i_5__4_n_1\
    );
\trunc_ln14_reg_176[3]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A9AA"
    )
        port map (
      I0 => low_1_reg_161(3),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_34,
      O => \trunc_ln14_reg_176[3]_i_2__4_n_1\
    );
\trunc_ln14_reg_176[3]_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A9AA"
    )
        port map (
      I0 => low_1_reg_161(2),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_38,
      O => \trunc_ln14_reg_176[3]_i_3__4_n_1\
    );
\trunc_ln14_reg_176[3]_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A9AA"
    )
        port map (
      I0 => low_1_reg_161(1),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_35,
      O => \trunc_ln14_reg_176[3]_i_4__4_n_1\
    );
\trunc_ln14_reg_176[3]_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA6AAAAAAAAAAAA"
    )
        port map (
      I0 => low_1_reg_161(0),
      I1 => high_2_reg_166(0),
      I2 => zext_ln13_1_fu_95_p1(2),
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => send_frame_mul_mucud_U24_n_19,
      I5 => \trunc_ln14_reg_176[3]_i_7__6_n_1\,
      O => \trunc_ln14_reg_176[3]_i_5__4_n_1\
    );
\trunc_ln14_reg_176[3]_i_7__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(4),
      I1 => zext_ln13_1_fu_95_p1(3),
      O => \trunc_ln14_reg_176[3]_i_7__6_n_1\
    );
\trunc_ln14_reg_176[3]_i_8__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(15),
      I1 => zext_ln13_1_fu_95_p1(14),
      I2 => zext_ln13_1_fu_95_p1(13),
      I3 => zext_ln13_1_fu_95_p1(12),
      O => \trunc_ln14_reg_176[3]_i_8__6_n_1\
    );
\trunc_ln14_reg_176[3]_i_9__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(11),
      I1 => zext_ln13_1_fu_95_p1(10),
      I2 => zext_ln13_1_fu_95_p1(9),
      I3 => zext_ln13_1_fu_95_p1(8),
      O => \trunc_ln14_reg_176[3]_i_9__6_n_1\
    );
\trunc_ln14_reg_176[7]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA6"
    )
        port map (
      I0 => low_1_reg_161(7),
      I1 => send_frame_mul_mucud_U24_n_26,
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => zext_ln13_1_fu_95_p1(3),
      O => \trunc_ln14_reg_176[7]_i_2__4_n_1\
    );
\trunc_ln14_reg_176[7]_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA6"
    )
        port map (
      I0 => low_1_reg_161(6),
      I1 => send_frame_mul_mucud_U24_n_39,
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => zext_ln13_1_fu_95_p1(3),
      O => \trunc_ln14_reg_176[7]_i_3__4_n_1\
    );
\trunc_ln14_reg_176[7]_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA6"
    )
        port map (
      I0 => low_1_reg_161(5),
      I1 => send_frame_mul_mucud_U24_n_33,
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => zext_ln13_1_fu_95_p1(3),
      O => \trunc_ln14_reg_176[7]_i_4__4_n_1\
    );
\trunc_ln14_reg_176[7]_i_5__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA6"
    )
        port map (
      I0 => low_1_reg_161(4),
      I1 => send_frame_mul_mucud_U24_n_37,
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => zext_ln13_1_fu_95_p1(3),
      O => \trunc_ln14_reg_176[7]_i_5__4_n_1\
    );
\trunc_ln14_reg_176_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_80,
      Q => trunc_ln14_reg_176(0),
      R => '0'
    );
\trunc_ln14_reg_176_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_70,
      Q => trunc_ln14_reg_176(10),
      R => '0'
    );
\trunc_ln14_reg_176_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_69,
      Q => trunc_ln14_reg_176(11),
      R => '0'
    );
\trunc_ln14_reg_176_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_68,
      Q => trunc_ln14_reg_176(12),
      R => '0'
    );
\trunc_ln14_reg_176_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_67,
      Q => trunc_ln14_reg_176(13),
      R => '0'
    );
\trunc_ln14_reg_176_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_66,
      Q => trunc_ln14_reg_176(14),
      R => '0'
    );
\trunc_ln14_reg_176_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_65,
      Q => trunc_ln14_reg_176(15),
      R => '0'
    );
\trunc_ln14_reg_176_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_64,
      Q => trunc_ln14_reg_176(16),
      R => '0'
    );
\trunc_ln14_reg_176_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_63,
      Q => trunc_ln14_reg_176(17),
      R => '0'
    );
\trunc_ln14_reg_176_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_62,
      Q => trunc_ln14_reg_176(18),
      R => '0'
    );
\trunc_ln14_reg_176_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_61,
      Q => trunc_ln14_reg_176(19),
      R => '0'
    );
\trunc_ln14_reg_176_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_79,
      Q => trunc_ln14_reg_176(1),
      R => '0'
    );
\trunc_ln14_reg_176_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_60,
      Q => trunc_ln14_reg_176(20),
      R => '0'
    );
\trunc_ln14_reg_176_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_59,
      Q => trunc_ln14_reg_176(21),
      R => '0'
    );
\trunc_ln14_reg_176_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_58,
      Q => trunc_ln14_reg_176(22),
      R => '0'
    );
\trunc_ln14_reg_176_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_57,
      Q => trunc_ln14_reg_176(23),
      R => '0'
    );
\trunc_ln14_reg_176_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_56,
      Q => trunc_ln14_reg_176(24),
      R => '0'
    );
\trunc_ln14_reg_176_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_55,
      Q => trunc_ln14_reg_176(25),
      R => '0'
    );
\trunc_ln14_reg_176_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_54,
      Q => trunc_ln14_reg_176(26),
      R => '0'
    );
\trunc_ln14_reg_176_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_53,
      Q => trunc_ln14_reg_176(27),
      R => '0'
    );
\trunc_ln14_reg_176_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_52,
      Q => trunc_ln14_reg_176(28),
      R => '0'
    );
\trunc_ln14_reg_176_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_51,
      Q => trunc_ln14_reg_176(29),
      R => '0'
    );
\trunc_ln14_reg_176_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_78,
      Q => trunc_ln14_reg_176(2),
      R => '0'
    );
\trunc_ln14_reg_176_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_50,
      Q => trunc_ln14_reg_176(30),
      R => '0'
    );
\trunc_ln14_reg_176_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_77,
      Q => trunc_ln14_reg_176(3),
      R => '0'
    );
\trunc_ln14_reg_176_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_76,
      Q => trunc_ln14_reg_176(4),
      R => '0'
    );
\trunc_ln14_reg_176_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_75,
      Q => trunc_ln14_reg_176(5),
      R => '0'
    );
\trunc_ln14_reg_176_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_74,
      Q => trunc_ln14_reg_176(6),
      R => '0'
    );
\trunc_ln14_reg_176_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_73,
      Q => trunc_ln14_reg_176(7),
      R => '0'
    );
\trunc_ln14_reg_176_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_72,
      Q => trunc_ln14_reg_176(8),
      R => '0'
    );
\trunc_ln14_reg_176_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_71,
      Q => trunc_ln14_reg_176(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_random_int_gen_12 is
  port (
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC;
    current_txop_holder_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    current_txop_holder_o_ap_vld : out STD_LOGIC;
    \vo_backoff_counter_reg[4]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_0\ : out STD_LOGIC;
    \vo_backoff_counter_reg[5]\ : out STD_LOGIC;
    \vo_backoff_counter_reg[6]\ : out STD_LOGIC;
    \vo_backoff_counter_reg[7]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_0\ : out STD_LOGIC;
    grp_phy_txend_confirm_fu_292_vo_backoff_counter_o : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_CS_fsm_reg[4]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_6\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_7\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_8\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_9\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_10\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_11\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_12\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_13\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_14\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_15\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_16\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_17\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_18\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_19\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_20\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_21\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_22\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_23\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_24\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_25\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_26\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_27\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_28\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_29\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_30\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_31\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_32\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_backoff_vo_fu_151_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[37]_0\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \r_stage_reg[32]\ : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    p : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    idle_waited_0_reg_107 : in STD_LOGIC;
    grp_backoff_vo_fu_151_ap_start_reg : in STD_LOGIC;
    current_txop_holder_o_0_sp_1 : in STD_LOGIC;
    current_txop_holder_o_ap_vld_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    current_txop_holder_o_ap_vld_1 : in STD_LOGIC;
    \vo_backoff_counter_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \vo_backoff_counter_reg[4]_0\ : in STD_LOGIC;
    grp_backoff_vo_fu_153_vo_backoff_counter_o : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \vo_backoff_counter_reg[9]_0\ : in STD_LOGIC;
    available_spaces_vo : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rand_state_o_ap_vld : in STD_LOGIC;
    \rand_state_reg[0]\ : in STD_LOGIC;
    \rand_state_reg[0]_0\ : in STD_LOGIC;
    \rand_state_reg[0]_1\ : in STD_LOGIC;
    icmp_ln255_reg_84 : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_1\ : in STD_LOGIC;
    grp_random_int_gen_fu_32_ap_start_reg : in STD_LOGIC;
    current_txop_holder_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    \current_txop_holder_o[0]_0\ : in STD_LOGIC;
    current_txop_holder_o_ap_vld_2 : in STD_LOGIC;
    grp_start_tx_fu_117_ap_done : in STD_LOGIC;
    \current_txop_holder_o[1]\ : in STD_LOGIC;
    icmp_ln268_reg_350 : in STD_LOGIC;
    tmp_reg_346 : in STD_LOGIC;
    \rand_state[31]_i_6_0\ : in STD_LOGIC;
    \vo_backoff_counter[0]_i_2\ : in STD_LOGIC;
    \vo_backoff_counter[0]_i_2_0\ : in STD_LOGIC;
    \vo_backoff_counter[1]_i_2\ : in STD_LOGIC;
    \vo_backoff_counter[1]_i_2_0\ : in STD_LOGIC;
    \vo_backoff_counter[2]_i_2\ : in STD_LOGIC;
    \vo_backoff_counter[2]_i_2_0\ : in STD_LOGIC;
    \vo_backoff_counter[3]_i_2\ : in STD_LOGIC;
    \vo_backoff_counter[5]_i_3\ : in STD_LOGIC;
    grp_random_int_gen_fu_32_ap_start_reg_reg : in STD_LOGIC;
    grp_random_int_gen_fu_32_ap_start_reg_reg_0 : in STD_LOGIC;
    \vo_backoff_counter[9]_i_6\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_random_int_gen_12 : entity is "random_int_gen";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_random_int_gen_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_random_int_gen_12 is
  signal \add_ln13_fu_90_p2_carry__0_n_1\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__0_n_2\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__0_n_3\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__0_n_4\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__1_n_1\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__1_n_2\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__1_n_3\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__1_n_4\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__2_n_3\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__2_n_4\ : STD_LOGIC;
  signal add_ln13_fu_90_p2_carry_n_1 : STD_LOGIC;
  signal add_ln13_fu_90_p2_carry_n_2 : STD_LOGIC;
  signal add_ln13_fu_90_p2_carry_n_3 : STD_LOGIC;
  signal add_ln13_fu_90_p2_carry_n_4 : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2__5_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2__6_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_3__3_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_4__3_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_5__3_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_6__3_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_7__3_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_8__3_n_1\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[13]_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[4]_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[10]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[11]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[12]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[13]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[14]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[15]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[16]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[17]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[18]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[19]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[20]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[21]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[22]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[23]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[24]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[25]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[26]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[27]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[28]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[29]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[30]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[31]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[32]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[33]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[34]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[35]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[36]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[3]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[4]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[5]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[6]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[7]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[8]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[9]\ : STD_LOGIC;
  signal \ap_CS_fsm_state2__0\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_return_preg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \current_txop_holder_o[0]_INST_0_i_1_n_1\ : STD_LOGIC;
  signal current_txop_holder_o_0_sn_1 : STD_LOGIC;
  signal grp_backoff_vo_fu_151_current_txop_holder_ap_vld : STD_LOGIC;
  signal grp_backoff_vo_fu_151_rand_state_o_ap_vld : STD_LOGIC;
  signal grp_fu_144_p0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_phy_txend_confirm_fu_292_current_txop_holder_o : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_phy_txend_confirm_fu_292_current_txop_holder_o_ap_vld : STD_LOGIC;
  signal grp_random_int_gen_fu_32_ap_ready : STD_LOGIC;
  signal high_2_reg_166 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal low_1_reg_161 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \rand_state[31]_i_13_n_1\ : STD_LOGIC;
  signal \rand_state[31]_i_27_n_1\ : STD_LOGIC;
  signal remd : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal send_frame_mul_mucud_U24_n_19 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_20 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_21 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_22 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_23 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_24 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_25 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_26 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_27 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_28 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_29 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_30 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_31 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_32 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_33 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_34 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_35 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_36 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_37 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_38 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_39 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_40 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_41 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_42 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_43 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_44 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_45 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_46 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_47 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_48 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_49 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_50 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_51 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_52 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_53 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_54 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_55 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_56 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_57 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_58 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_59 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_60 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_61 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_62 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_63 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_64 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_65 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_66 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_67 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_68 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_69 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_70 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_71 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_72 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_73 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_74 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_75 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_76 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_77 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_78 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_79 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_80 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_81 : STD_LOGIC;
  signal tmp_1_reg_181 : STD_LOGIC;
  signal trunc_ln14_reg_176 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \trunc_ln14_reg_176[11]_i_2__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[11]_i_3__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[11]_i_4__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[11]_i_5__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[15]_i_2__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[15]_i_3__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[15]_i_4__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[15]_i_5__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[19]_i_2__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[19]_i_3__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[19]_i_4__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[19]_i_5__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[23]_i_2__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[23]_i_3__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[23]_i_4__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[23]_i_5__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[27]_i_2__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[27]_i_3__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[27]_i_4__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[27]_i_5__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_34__3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_35__3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_36__3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_3__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_4__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_5__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[3]_i_2__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[3]_i_3__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[3]_i_4__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[3]_i_5__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[3]_i_7__3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[3]_i_8__3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[3]_i_9__3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[7]_i_2__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[7]_i_3__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[7]_i_4__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[7]_i_5__0_n_1\ : STD_LOGIC;
  signal trunc_ln1_reg_171 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \vo_backoff_counter[0]_i_4_n_1\ : STD_LOGIC;
  signal \vo_backoff_counter[1]_i_4_n_1\ : STD_LOGIC;
  signal \vo_backoff_counter[2]_i_4_n_1\ : STD_LOGIC;
  signal \vo_backoff_counter[3]_i_4_n_1\ : STD_LOGIC;
  signal \vo_backoff_counter[4]_i_5_n_1\ : STD_LOGIC;
  signal \vo_backoff_counter[5]_i_5_n_1\ : STD_LOGIC;
  signal \vo_backoff_counter[6]_i_5_n_1\ : STD_LOGIC;
  signal \vo_backoff_counter[7]_i_5_n_1\ : STD_LOGIC;
  signal \vo_backoff_counter[8]_i_4_n_1\ : STD_LOGIC;
  signal \vo_backoff_counter[9]_i_12_n_1\ : STD_LOGIC;
  signal \vo_backoff_counter[9]_i_13_n_1\ : STD_LOGIC;
  signal \vo_backoff_counter[9]_i_14_n_1\ : STD_LOGIC;
  signal \vo_backoff_counter[9]_i_18_n_1\ : STD_LOGIC;
  signal \vo_backoff_counter[9]_i_20_n_1\ : STD_LOGIC;
  signal zext_ln13_1_fu_95_p1 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \NLW_add_ln13_fu_90_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln13_fu_90_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_low_1_fu_54_p2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_low_1_fu_54_p2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_low_1_fu_54_p2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_low_1_fu_54_p2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_low_1_fu_54_p2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_low_1_fu_54_p2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_low_1_fu_54_p2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_low_1_fu_54_p2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_low_1_fu_54_p2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_low_1_fu_54_p2_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal NLW_low_1_fu_54_p2_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__14\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__15\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__12\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_1__2\ : label is "soft_lutpair294";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[17]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[18]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[19]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[20]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[21]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[22]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[23]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[24]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[25]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[26]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[27]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[28]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[29]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[30]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[31]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[32]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[33]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[34]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[35]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[36]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[37]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of \current_txop_holder_o[2]_INST_0_i_2\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of grp_backoff_vo_fu_151_ap_start_reg_i_1 : label is "soft_lutpair293";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of low_1_fu_54_p2 : label is "{SYNTH-12 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \trunc_ln14_reg_176[30]_i_35__3\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \trunc_ln14_reg_176[3]_i_7__3\ : label is "soft_lutpair295";
begin
  \ap_CS_fsm_reg[13]_0\ <= \^ap_cs_fsm_reg[13]_0\;
  \ap_CS_fsm_reg[4]_0\ <= \^ap_cs_fsm_reg[4]_0\;
  current_txop_holder_o_0_sn_1 <= current_txop_holder_o_0_sp_1;
add_ln13_fu_90_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln13_fu_90_p2_carry_n_1,
      CO(2) => add_ln13_fu_90_p2_carry_n_2,
      CO(1) => add_ln13_fu_90_p2_carry_n_3,
      CO(0) => add_ln13_fu_90_p2_carry_n_4,
      CYINIT => trunc_ln1_reg_171(0),
      DI(3) => '0',
      DI(2 downto 0) => trunc_ln1_reg_171(3 downto 1),
      O(3 downto 0) => zext_ln13_1_fu_95_p1(4 downto 1),
      S(3) => trunc_ln1_reg_171(4),
      S(2) => send_frame_mul_mucud_U24_n_20,
      S(1) => send_frame_mul_mucud_U24_n_21,
      S(0) => send_frame_mul_mucud_U24_n_22
    );
\add_ln13_fu_90_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln13_fu_90_p2_carry_n_1,
      CO(3) => \add_ln13_fu_90_p2_carry__0_n_1\,
      CO(2) => \add_ln13_fu_90_p2_carry__0_n_2\,
      CO(1) => \add_ln13_fu_90_p2_carry__0_n_3\,
      CO(0) => \add_ln13_fu_90_p2_carry__0_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => zext_ln13_1_fu_95_p1(8 downto 5),
      S(3 downto 0) => trunc_ln1_reg_171(8 downto 5)
    );
\add_ln13_fu_90_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln13_fu_90_p2_carry__0_n_1\,
      CO(3) => \add_ln13_fu_90_p2_carry__1_n_1\,
      CO(2) => \add_ln13_fu_90_p2_carry__1_n_2\,
      CO(1) => \add_ln13_fu_90_p2_carry__1_n_3\,
      CO(0) => \add_ln13_fu_90_p2_carry__1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => zext_ln13_1_fu_95_p1(12 downto 9),
      S(3 downto 0) => trunc_ln1_reg_171(12 downto 9)
    );
\add_ln13_fu_90_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln13_fu_90_p2_carry__1_n_1\,
      CO(3 downto 2) => \NLW_add_ln13_fu_90_p2_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln13_fu_90_p2_carry__2_n_3\,
      CO(0) => \add_ln13_fu_90_p2_carry__2_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_add_ln13_fu_90_p2_carry__2_O_UNCONNECTED\(3),
      O(2 downto 0) => zext_ln13_1_fu_95_p1(15 downto 13),
      S(3) => '0',
      S(2 downto 0) => trunc_ln1_reg_171(15 downto 13)
    );
\ap_CS_fsm[0]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => grp_backoff_vo_fu_151_ap_start_reg,
      I1 => \ap_CS_fsm_reg[0]_0\(0),
      I2 => \ap_CS_fsm[1]_i_2__5_n_1\,
      O => grp_backoff_vo_fu_151_ap_start_reg_reg(0)
    );
\ap_CS_fsm[0]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => grp_random_int_gen_fu_32_ap_ready,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => grp_random_int_gen_fu_32_ap_start_reg,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2__5_n_1\,
      I1 => grp_backoff_vo_fu_151_ap_start_reg,
      I2 => \ap_CS_fsm_reg[0]_0\(0),
      O => grp_backoff_vo_fu_151_ap_start_reg_reg(1)
    );
\ap_CS_fsm[1]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2__6_n_1\,
      I1 => \ap_CS_fsm[1]_i_3__3_n_1\,
      I2 => \ap_CS_fsm[1]_i_4__3_n_1\,
      I3 => \ap_CS_fsm[1]_i_5__3_n_1\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04040004FFFFFFFF"
    )
        port map (
      I0 => \ap_CS_fsm_reg[0]_1\,
      I1 => icmp_ln255_reg_84,
      I2 => grp_random_int_gen_fu_32_ap_ready,
      I3 => \ap_CS_fsm_reg_n_1_[0]\,
      I4 => grp_random_int_gen_fu_32_ap_start_reg,
      I5 => \ap_CS_fsm_reg[0]_0\(1),
      O => \ap_CS_fsm[1]_i_2__5_n_1\
    );
\ap_CS_fsm[1]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[34]\,
      I1 => \ap_CS_fsm_reg_n_1_[35]\,
      I2 => \ap_CS_fsm_reg_n_1_[32]\,
      I3 => \ap_CS_fsm_reg_n_1_[33]\,
      I4 => grp_random_int_gen_fu_32_ap_ready,
      I5 => \ap_CS_fsm_reg_n_1_[36]\,
      O => \ap_CS_fsm[1]_i_2__6_n_1\
    );
\ap_CS_fsm[1]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[28]\,
      I1 => \ap_CS_fsm_reg_n_1_[29]\,
      I2 => \ap_CS_fsm_reg_n_1_[26]\,
      I3 => \ap_CS_fsm_reg_n_1_[27]\,
      I4 => \ap_CS_fsm_reg_n_1_[31]\,
      I5 => \ap_CS_fsm_reg_n_1_[30]\,
      O => \ap_CS_fsm[1]_i_3__3_n_1\
    );
\ap_CS_fsm[1]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[22]\,
      I1 => \ap_CS_fsm_reg_n_1_[23]\,
      I2 => \ap_CS_fsm_reg_n_1_[20]\,
      I3 => \ap_CS_fsm_reg_n_1_[21]\,
      I4 => \ap_CS_fsm_reg_n_1_[25]\,
      I5 => \ap_CS_fsm_reg_n_1_[24]\,
      O => \ap_CS_fsm[1]_i_4__3_n_1\
    );
\ap_CS_fsm[1]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_6__3_n_1\,
      I1 => \ap_CS_fsm[1]_i_7__3_n_1\,
      I2 => \ap_CS_fsm[1]_i_8__3_n_1\,
      I3 => \ap_CS_fsm_state2__0\,
      I4 => \ap_CS_fsm_reg_n_1_[0]\,
      I5 => grp_random_int_gen_fu_32_ap_start_reg,
      O => \ap_CS_fsm[1]_i_5__3_n_1\
    );
\ap_CS_fsm[1]_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[10]\,
      I1 => \ap_CS_fsm_reg_n_1_[11]\,
      I2 => \ap_CS_fsm_reg_n_1_[8]\,
      I3 => \ap_CS_fsm_reg_n_1_[9]\,
      I4 => \ap_CS_fsm_reg_n_1_[13]\,
      I5 => \ap_CS_fsm_reg_n_1_[12]\,
      O => \ap_CS_fsm[1]_i_6__3_n_1\
    );
\ap_CS_fsm[1]_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[16]\,
      I1 => \ap_CS_fsm_reg_n_1_[17]\,
      I2 => \ap_CS_fsm_reg_n_1_[14]\,
      I3 => \ap_CS_fsm_reg_n_1_[15]\,
      I4 => \ap_CS_fsm_reg_n_1_[19]\,
      I5 => \ap_CS_fsm_reg_n_1_[18]\,
      O => \ap_CS_fsm[1]_i_7__3_n_1\
    );
\ap_CS_fsm[1]_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[4]\,
      I1 => \ap_CS_fsm_reg_n_1_[5]\,
      I2 => grp_backoff_vo_fu_151_rand_state_o_ap_vld,
      I3 => \ap_CS_fsm_reg_n_1_[3]\,
      I4 => \ap_CS_fsm_reg_n_1_[7]\,
      I5 => \ap_CS_fsm_reg_n_1_[6]\,
      O => \ap_CS_fsm[1]_i_8__3_n_1\
    );
\ap_CS_fsm[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FF888888888888"
    )
        port map (
      I0 => Q(0),
      I1 => idle_waited_0_reg_107,
      I2 => grp_backoff_vo_fu_151_ap_start_reg,
      I3 => \ap_CS_fsm_reg[0]_0\(0),
      I4 => \ap_CS_fsm[1]_i_2__5_n_1\,
      I5 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22A2"
    )
        port map (
      I0 => Q(1),
      I1 => \ap_CS_fsm[1]_i_2__5_n_1\,
      I2 => \ap_CS_fsm_reg[0]_0\(0),
      I3 => grp_backoff_vo_fu_151_ap_start_reg,
      O => D(1)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_1_[0]\,
      S => ap_rst
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[9]\,
      Q => \ap_CS_fsm_reg_n_1_[10]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[10]\,
      Q => \ap_CS_fsm_reg_n_1_[11]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[11]\,
      Q => \ap_CS_fsm_reg_n_1_[12]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[12]\,
      Q => \ap_CS_fsm_reg_n_1_[13]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[13]\,
      Q => \ap_CS_fsm_reg_n_1_[14]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[14]\,
      Q => \ap_CS_fsm_reg_n_1_[15]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[15]\,
      Q => \ap_CS_fsm_reg_n_1_[16]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[16]\,
      Q => \ap_CS_fsm_reg_n_1_[17]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[17]\,
      Q => \ap_CS_fsm_reg_n_1_[18]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[18]\,
      Q => \ap_CS_fsm_reg_n_1_[19]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \ap_CS_fsm_state2__0\,
      R => ap_rst
    );
\ap_CS_fsm_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[19]\,
      Q => \ap_CS_fsm_reg_n_1_[20]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[20]\,
      Q => \ap_CS_fsm_reg_n_1_[21]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[21]\,
      Q => \ap_CS_fsm_reg_n_1_[22]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[22]\,
      Q => \ap_CS_fsm_reg_n_1_[23]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[23]\,
      Q => \ap_CS_fsm_reg_n_1_[24]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[24]\,
      Q => \ap_CS_fsm_reg_n_1_[25]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[25]\,
      Q => \ap_CS_fsm_reg_n_1_[26]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[26]\,
      Q => \ap_CS_fsm_reg_n_1_[27]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[27]\,
      Q => \ap_CS_fsm_reg_n_1_[28]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[28]\,
      Q => \ap_CS_fsm_reg_n_1_[29]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_state2__0\,
      Q => grp_backoff_vo_fu_151_rand_state_o_ap_vld,
      R => ap_rst
    );
\ap_CS_fsm_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[29]\,
      Q => \ap_CS_fsm_reg_n_1_[30]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[30]\,
      Q => \ap_CS_fsm_reg_n_1_[31]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[31]\,
      Q => \ap_CS_fsm_reg_n_1_[32]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[32]\,
      Q => \ap_CS_fsm_reg_n_1_[33]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[33]\,
      Q => \ap_CS_fsm_reg_n_1_[34]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[34]\,
      Q => \ap_CS_fsm_reg_n_1_[35]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[35]\,
      Q => \ap_CS_fsm_reg_n_1_[36]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[36]\,
      Q => grp_random_int_gen_fu_32_ap_ready,
      R => ap_rst
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_backoff_vo_fu_151_rand_state_o_ap_vld,
      Q => \ap_CS_fsm_reg_n_1_[3]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[3]\,
      Q => \ap_CS_fsm_reg_n_1_[4]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[4]\,
      Q => \ap_CS_fsm_reg_n_1_[5]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[5]\,
      Q => \ap_CS_fsm_reg_n_1_[6]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[6]\,
      Q => \ap_CS_fsm_reg_n_1_[7]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[7]\,
      Q => \ap_CS_fsm_reg_n_1_[8]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[8]\,
      Q => \ap_CS_fsm_reg_n_1_[9]\,
      R => ap_rst
    );
\ap_return_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_32_ap_ready,
      D => remd(0),
      Q => ap_return_preg(0),
      R => ap_rst
    );
\ap_return_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_32_ap_ready,
      D => remd(1),
      Q => ap_return_preg(1),
      R => ap_rst
    );
\ap_return_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_32_ap_ready,
      D => remd(2),
      Q => ap_return_preg(2),
      R => ap_rst
    );
\ap_return_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_32_ap_ready,
      D => remd(3),
      Q => ap_return_preg(3),
      R => ap_rst
    );
\ap_return_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_32_ap_ready,
      D => remd(4),
      Q => ap_return_preg(4),
      R => ap_rst
    );
\ap_return_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_32_ap_ready,
      D => remd(5),
      Q => ap_return_preg(5),
      R => ap_rst
    );
\ap_return_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_32_ap_ready,
      D => remd(6),
      Q => ap_return_preg(6),
      R => ap_rst
    );
\ap_return_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_32_ap_ready,
      D => remd(7),
      Q => ap_return_preg(7),
      R => ap_rst
    );
\ap_return_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_32_ap_ready,
      D => remd(8),
      Q => ap_return_preg(8),
      R => ap_rst
    );
\ap_return_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_32_ap_ready,
      D => remd(9),
      Q => ap_return_preg(9),
      R => ap_rst
    );
\current_txop_holder_o[0]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => current_txop_holder_o_0_sn_1,
      I1 => grp_phy_txend_confirm_fu_292_current_txop_holder_o(0),
      O => current_txop_holder_o(0),
      S => \current_txop_holder_o[0]_INST_0_i_1_n_1\
    );
\current_txop_holder_o[0]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => current_txop_holder_o_ap_vld_0(0),
      I1 => grp_phy_txend_confirm_fu_292_current_txop_holder_o_ap_vld,
      O => \current_txop_holder_o[0]_INST_0_i_1_n_1\
    );
\current_txop_holder_o[0]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF4544"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => \^ap_cs_fsm_reg[4]_0\,
      I3 => current_txop_holder_i(0),
      I4 => Q(5),
      I5 => \current_txop_holder_o[0]_0\,
      O => grp_phy_txend_confirm_fu_292_current_txop_holder_o(0)
    );
\current_txop_holder_o[2]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202220"
    )
        port map (
      I0 => Q(1),
      I1 => \current_txop_holder_o[1]\,
      I2 => grp_random_int_gen_fu_32_ap_ready,
      I3 => \ap_CS_fsm_reg_n_1_[0]\,
      I4 => grp_random_int_gen_fu_32_ap_start_reg,
      O => \^ap_cs_fsm_reg[4]_0\
    );
current_txop_holder_o_ap_vld_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_phy_txend_confirm_fu_292_current_txop_holder_o_ap_vld,
      I1 => current_txop_holder_o_ap_vld_0(0),
      I2 => current_txop_holder_o_ap_vld_1,
      O => current_txop_holder_o_ap_vld
    );
current_txop_holder_o_ap_vld_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEE"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[4]_0\,
      I1 => Q(5),
      I2 => current_txop_holder_o_ap_vld_2,
      I3 => grp_start_tx_fu_117_ap_done,
      I4 => Q(3),
      I5 => Q(4),
      O => grp_phy_txend_confirm_fu_292_current_txop_holder_o_ap_vld
    );
grp_backoff_vo_fu_151_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Q(0),
      I1 => idle_waited_0_reg_107,
      I2 => \ap_CS_fsm[1]_i_2__5_n_1\,
      I3 => grp_backoff_vo_fu_151_ap_start_reg,
      O => \ap_CS_fsm_reg[3]_0\
    );
\grp_random_int_gen_fu_32_ap_start_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F11"
    )
        port map (
      I0 => grp_random_int_gen_fu_32_ap_start_reg_reg,
      I1 => grp_random_int_gen_fu_32_ap_start_reg_reg_0,
      I2 => grp_random_int_gen_fu_32_ap_ready,
      I3 => grp_random_int_gen_fu_32_ap_start_reg,
      O => \ap_CS_fsm_reg[37]_0\
    );
low_1_fu_54_p2: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 15) => B"000000000000000",
      A(14 downto 0) => p(14 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_low_1_fu_54_p2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"001011110010001111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_low_1_fu_54_p2_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_low_1_fu_54_p2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_low_1_fu_54_p2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ap_NS_fsm1,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_low_1_fu_54_p2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_low_1_fu_54_p2_OVERFLOW_UNCONNECTED,
      P(47 downto 31) => NLW_low_1_fu_54_p2_P_UNCONNECTED(47 downto 31),
      P(30 downto 0) => low_1_reg_161(30 downto 0),
      PATTERNBDETECT => NLW_low_1_fu_54_p2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_low_1_fu_54_p2_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_low_1_fu_54_p2_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_low_1_fu_54_p2_UNDERFLOW_UNCONNECTED
    );
\rand_state[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF4000"
    )
        port map (
      I0 => \rand_state[31]_i_27_n_1\,
      I1 => grp_fu_144_p0(0),
      I2 => Q(1),
      I3 => grp_backoff_vo_fu_151_rand_state_o_ap_vld,
      I4 => p(0),
      O => \ap_CS_fsm_reg[4]_1\
    );
\rand_state[10]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF4000"
    )
        port map (
      I0 => \rand_state[31]_i_27_n_1\,
      I1 => grp_fu_144_p0(10),
      I2 => Q(1),
      I3 => grp_backoff_vo_fu_151_rand_state_o_ap_vld,
      I4 => p(10),
      O => \ap_CS_fsm_reg[4]_11\
    );
\rand_state[11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF4000"
    )
        port map (
      I0 => \rand_state[31]_i_27_n_1\,
      I1 => grp_fu_144_p0(11),
      I2 => Q(1),
      I3 => grp_backoff_vo_fu_151_rand_state_o_ap_vld,
      I4 => p(11),
      O => \ap_CS_fsm_reg[4]_12\
    );
\rand_state[12]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF4000"
    )
        port map (
      I0 => \rand_state[31]_i_27_n_1\,
      I1 => grp_fu_144_p0(12),
      I2 => Q(1),
      I3 => grp_backoff_vo_fu_151_rand_state_o_ap_vld,
      I4 => p(12),
      O => \ap_CS_fsm_reg[4]_13\
    );
\rand_state[13]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF4000"
    )
        port map (
      I0 => \rand_state[31]_i_27_n_1\,
      I1 => grp_fu_144_p0(13),
      I2 => Q(1),
      I3 => grp_backoff_vo_fu_151_rand_state_o_ap_vld,
      I4 => p(13),
      O => \ap_CS_fsm_reg[4]_14\
    );
\rand_state[14]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF4000"
    )
        port map (
      I0 => \rand_state[31]_i_27_n_1\,
      I1 => grp_fu_144_p0(14),
      I2 => Q(1),
      I3 => grp_backoff_vo_fu_151_rand_state_o_ap_vld,
      I4 => p(14),
      O => \ap_CS_fsm_reg[4]_15\
    );
\rand_state[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF4000"
    )
        port map (
      I0 => \rand_state[31]_i_27_n_1\,
      I1 => grp_fu_144_p0(15),
      I2 => Q(1),
      I3 => grp_backoff_vo_fu_151_rand_state_o_ap_vld,
      I4 => p(15),
      O => \ap_CS_fsm_reg[4]_16\
    );
\rand_state[16]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF4000"
    )
        port map (
      I0 => \rand_state[31]_i_27_n_1\,
      I1 => grp_fu_144_p0(16),
      I2 => Q(1),
      I3 => grp_backoff_vo_fu_151_rand_state_o_ap_vld,
      I4 => p(16),
      O => \ap_CS_fsm_reg[4]_17\
    );
\rand_state[17]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF4000"
    )
        port map (
      I0 => \rand_state[31]_i_27_n_1\,
      I1 => grp_fu_144_p0(17),
      I2 => Q(1),
      I3 => grp_backoff_vo_fu_151_rand_state_o_ap_vld,
      I4 => p(17),
      O => \ap_CS_fsm_reg[4]_18\
    );
\rand_state[18]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF4000"
    )
        port map (
      I0 => \rand_state[31]_i_27_n_1\,
      I1 => grp_fu_144_p0(18),
      I2 => Q(1),
      I3 => grp_backoff_vo_fu_151_rand_state_o_ap_vld,
      I4 => p(18),
      O => \ap_CS_fsm_reg[4]_19\
    );
\rand_state[19]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF4000"
    )
        port map (
      I0 => \rand_state[31]_i_27_n_1\,
      I1 => grp_fu_144_p0(19),
      I2 => Q(1),
      I3 => grp_backoff_vo_fu_151_rand_state_o_ap_vld,
      I4 => p(19),
      O => \ap_CS_fsm_reg[4]_20\
    );
\rand_state[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF4000"
    )
        port map (
      I0 => \rand_state[31]_i_27_n_1\,
      I1 => grp_fu_144_p0(1),
      I2 => Q(1),
      I3 => grp_backoff_vo_fu_151_rand_state_o_ap_vld,
      I4 => p(1),
      O => \ap_CS_fsm_reg[4]_2\
    );
\rand_state[20]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF4000"
    )
        port map (
      I0 => \rand_state[31]_i_27_n_1\,
      I1 => grp_fu_144_p0(20),
      I2 => Q(1),
      I3 => grp_backoff_vo_fu_151_rand_state_o_ap_vld,
      I4 => p(20),
      O => \ap_CS_fsm_reg[4]_21\
    );
\rand_state[21]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF4000"
    )
        port map (
      I0 => \rand_state[31]_i_27_n_1\,
      I1 => grp_fu_144_p0(21),
      I2 => Q(1),
      I3 => grp_backoff_vo_fu_151_rand_state_o_ap_vld,
      I4 => p(21),
      O => \ap_CS_fsm_reg[4]_22\
    );
\rand_state[22]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF4000"
    )
        port map (
      I0 => \rand_state[31]_i_27_n_1\,
      I1 => grp_fu_144_p0(22),
      I2 => Q(1),
      I3 => grp_backoff_vo_fu_151_rand_state_o_ap_vld,
      I4 => p(22),
      O => \ap_CS_fsm_reg[4]_23\
    );
\rand_state[23]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF4000"
    )
        port map (
      I0 => \rand_state[31]_i_27_n_1\,
      I1 => grp_fu_144_p0(23),
      I2 => Q(1),
      I3 => grp_backoff_vo_fu_151_rand_state_o_ap_vld,
      I4 => p(23),
      O => \ap_CS_fsm_reg[4]_24\
    );
\rand_state[24]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF4000"
    )
        port map (
      I0 => \rand_state[31]_i_27_n_1\,
      I1 => grp_fu_144_p0(24),
      I2 => Q(1),
      I3 => grp_backoff_vo_fu_151_rand_state_o_ap_vld,
      I4 => p(24),
      O => \ap_CS_fsm_reg[4]_25\
    );
\rand_state[25]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF4000"
    )
        port map (
      I0 => \rand_state[31]_i_27_n_1\,
      I1 => grp_fu_144_p0(25),
      I2 => Q(1),
      I3 => grp_backoff_vo_fu_151_rand_state_o_ap_vld,
      I4 => p(25),
      O => \ap_CS_fsm_reg[4]_26\
    );
\rand_state[26]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF4000"
    )
        port map (
      I0 => \rand_state[31]_i_27_n_1\,
      I1 => grp_fu_144_p0(26),
      I2 => Q(1),
      I3 => grp_backoff_vo_fu_151_rand_state_o_ap_vld,
      I4 => p(26),
      O => \ap_CS_fsm_reg[4]_27\
    );
\rand_state[27]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF4000"
    )
        port map (
      I0 => \rand_state[31]_i_27_n_1\,
      I1 => grp_fu_144_p0(27),
      I2 => Q(1),
      I3 => grp_backoff_vo_fu_151_rand_state_o_ap_vld,
      I4 => p(27),
      O => \ap_CS_fsm_reg[4]_28\
    );
\rand_state[28]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF4000"
    )
        port map (
      I0 => \rand_state[31]_i_27_n_1\,
      I1 => grp_fu_144_p0(28),
      I2 => Q(1),
      I3 => grp_backoff_vo_fu_151_rand_state_o_ap_vld,
      I4 => p(28),
      O => \ap_CS_fsm_reg[4]_29\
    );
\rand_state[29]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF4000"
    )
        port map (
      I0 => \rand_state[31]_i_27_n_1\,
      I1 => grp_fu_144_p0(29),
      I2 => Q(1),
      I3 => grp_backoff_vo_fu_151_rand_state_o_ap_vld,
      I4 => p(29),
      O => \ap_CS_fsm_reg[4]_30\
    );
\rand_state[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF4000"
    )
        port map (
      I0 => \rand_state[31]_i_27_n_1\,
      I1 => grp_fu_144_p0(2),
      I2 => Q(1),
      I3 => grp_backoff_vo_fu_151_rand_state_o_ap_vld,
      I4 => p(2),
      O => \ap_CS_fsm_reg[4]_3\
    );
\rand_state[30]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF4000"
    )
        port map (
      I0 => \rand_state[31]_i_27_n_1\,
      I1 => grp_fu_144_p0(30),
      I2 => Q(1),
      I3 => grp_backoff_vo_fu_151_rand_state_o_ap_vld,
      I4 => p(30),
      O => \ap_CS_fsm_reg[4]_31\
    );
\rand_state[31]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F8888888088888"
    )
        port map (
      I0 => Q(1),
      I1 => grp_backoff_vo_fu_151_rand_state_o_ap_vld,
      I2 => icmp_ln268_reg_350,
      I3 => tmp_reg_346,
      I4 => Q(2),
      I5 => \rand_state[31]_i_6_0\,
      O => \rand_state[31]_i_13_n_1\
    );
\rand_state[31]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF4000"
    )
        port map (
      I0 => \rand_state[31]_i_27_n_1\,
      I1 => grp_fu_144_p0(31),
      I2 => Q(1),
      I3 => grp_backoff_vo_fu_151_rand_state_o_ap_vld,
      I4 => p(31),
      O => \ap_CS_fsm_reg[4]_32\
    );
\rand_state[31]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \ap_CS_fsm_reg[0]_0\(1),
      I1 => \ap_CS_fsm_reg[0]_1\,
      I2 => icmp_ln255_reg_84,
      I3 => grp_backoff_vo_fu_151_rand_state_o_ap_vld,
      O => \rand_state[31]_i_27_n_1\
    );
\rand_state[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A088A0AAAA0000"
    )
        port map (
      I0 => current_txop_holder_o_ap_vld_0(0),
      I1 => \rand_state[31]_i_13_n_1\,
      I2 => rand_state_o_ap_vld,
      I3 => \rand_state_reg[0]\,
      I4 => \rand_state_reg[0]_0\,
      I5 => \rand_state_reg[0]_1\,
      O => \ap_CS_fsm_reg[13]_1\
    );
\rand_state[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF4000"
    )
        port map (
      I0 => \rand_state[31]_i_27_n_1\,
      I1 => grp_fu_144_p0(3),
      I2 => Q(1),
      I3 => grp_backoff_vo_fu_151_rand_state_o_ap_vld,
      I4 => p(3),
      O => \ap_CS_fsm_reg[4]_4\
    );
\rand_state[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF4000"
    )
        port map (
      I0 => \rand_state[31]_i_27_n_1\,
      I1 => grp_fu_144_p0(4),
      I2 => Q(1),
      I3 => grp_backoff_vo_fu_151_rand_state_o_ap_vld,
      I4 => p(4),
      O => \ap_CS_fsm_reg[4]_5\
    );
\rand_state[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF4000"
    )
        port map (
      I0 => \rand_state[31]_i_27_n_1\,
      I1 => grp_fu_144_p0(5),
      I2 => Q(1),
      I3 => grp_backoff_vo_fu_151_rand_state_o_ap_vld,
      I4 => p(5),
      O => \ap_CS_fsm_reg[4]_6\
    );
\rand_state[6]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF4000"
    )
        port map (
      I0 => \rand_state[31]_i_27_n_1\,
      I1 => grp_fu_144_p0(6),
      I2 => Q(1),
      I3 => grp_backoff_vo_fu_151_rand_state_o_ap_vld,
      I4 => p(6),
      O => \ap_CS_fsm_reg[4]_7\
    );
\rand_state[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF4000"
    )
        port map (
      I0 => \rand_state[31]_i_27_n_1\,
      I1 => grp_fu_144_p0(7),
      I2 => Q(1),
      I3 => grp_backoff_vo_fu_151_rand_state_o_ap_vld,
      I4 => p(7),
      O => \ap_CS_fsm_reg[4]_8\
    );
\rand_state[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF4000"
    )
        port map (
      I0 => \rand_state[31]_i_27_n_1\,
      I1 => grp_fu_144_p0(8),
      I2 => Q(1),
      I3 => grp_backoff_vo_fu_151_rand_state_o_ap_vld,
      I4 => p(8),
      O => \ap_CS_fsm_reg[4]_9\
    );
\rand_state[9]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF4000"
    )
        port map (
      I0 => \rand_state[31]_i_27_n_1\,
      I1 => grp_fu_144_p0(9),
      I2 => Q(1),
      I3 => grp_backoff_vo_fu_151_rand_state_o_ap_vld,
      I4 => p(9),
      O => \ap_CS_fsm_reg[4]_10\
    );
send_frame_mul_mucud_U24: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_13
     port map (
      D(30) => send_frame_mul_mucud_U24_n_50,
      D(29) => send_frame_mul_mucud_U24_n_51,
      D(28) => send_frame_mul_mucud_U24_n_52,
      D(27) => send_frame_mul_mucud_U24_n_53,
      D(26) => send_frame_mul_mucud_U24_n_54,
      D(25) => send_frame_mul_mucud_U24_n_55,
      D(24) => send_frame_mul_mucud_U24_n_56,
      D(23) => send_frame_mul_mucud_U24_n_57,
      D(22) => send_frame_mul_mucud_U24_n_58,
      D(21) => send_frame_mul_mucud_U24_n_59,
      D(20) => send_frame_mul_mucud_U24_n_60,
      D(19) => send_frame_mul_mucud_U24_n_61,
      D(18) => send_frame_mul_mucud_U24_n_62,
      D(17) => send_frame_mul_mucud_U24_n_63,
      D(16) => send_frame_mul_mucud_U24_n_64,
      D(15) => send_frame_mul_mucud_U24_n_65,
      D(14) => send_frame_mul_mucud_U24_n_66,
      D(13) => send_frame_mul_mucud_U24_n_67,
      D(12) => send_frame_mul_mucud_U24_n_68,
      D(11) => send_frame_mul_mucud_U24_n_69,
      D(10) => send_frame_mul_mucud_U24_n_70,
      D(9) => send_frame_mul_mucud_U24_n_71,
      D(8) => send_frame_mul_mucud_U24_n_72,
      D(7) => send_frame_mul_mucud_U24_n_73,
      D(6) => send_frame_mul_mucud_U24_n_74,
      D(5) => send_frame_mul_mucud_U24_n_75,
      D(4) => send_frame_mul_mucud_U24_n_76,
      D(3) => send_frame_mul_mucud_U24_n_77,
      D(2) => send_frame_mul_mucud_U24_n_78,
      D(1) => send_frame_mul_mucud_U24_n_79,
      D(0) => send_frame_mul_mucud_U24_n_80,
      O(0) => send_frame_mul_mucud_U24_n_81,
      P(16 downto 1) => trunc_ln1_reg_171(15 downto 0),
      P(0) => high_2_reg_166(0),
      Q(0) => \ap_CS_fsm_reg_n_1_[0]\,
      S(2) => send_frame_mul_mucud_U24_n_20,
      S(1) => send_frame_mul_mucud_U24_n_21,
      S(0) => send_frame_mul_mucud_U24_n_22,
      ap_NS_fsm1 => ap_NS_fsm1,
      ap_clk => ap_clk,
      grp_random_int_gen_fu_32_ap_start_reg => grp_random_int_gen_fu_32_ap_start_reg,
      \^p\ => send_frame_mul_mucud_U24_n_19,
      p_0 => send_frame_mul_mucud_U24_n_23,
      p_1 => send_frame_mul_mucud_U24_n_24,
      p_10 => send_frame_mul_mucud_U24_n_33,
      p_11 => send_frame_mul_mucud_U24_n_34,
      p_12 => send_frame_mul_mucud_U24_n_35,
      p_13 => send_frame_mul_mucud_U24_n_36,
      p_14 => send_frame_mul_mucud_U24_n_37,
      p_15 => send_frame_mul_mucud_U24_n_38,
      p_16 => send_frame_mul_mucud_U24_n_39,
      p_17 => send_frame_mul_mucud_U24_n_40,
      p_18 => send_frame_mul_mucud_U24_n_41,
      p_19 => send_frame_mul_mucud_U24_n_42,
      p_2 => send_frame_mul_mucud_U24_n_25,
      p_20 => send_frame_mul_mucud_U24_n_43,
      p_21 => send_frame_mul_mucud_U24_n_44,
      p_22 => send_frame_mul_mucud_U24_n_45,
      p_23 => send_frame_mul_mucud_U24_n_46,
      p_24 => send_frame_mul_mucud_U24_n_47,
      p_25 => send_frame_mul_mucud_U24_n_48,
      p_26 => send_frame_mul_mucud_U24_n_49,
      p_27(16 downto 0) => p(31 downto 15),
      p_3 => send_frame_mul_mucud_U24_n_26,
      p_4 => send_frame_mul_mucud_U24_n_27,
      p_5 => send_frame_mul_mucud_U24_n_28,
      p_6 => send_frame_mul_mucud_U24_n_29,
      p_7 => send_frame_mul_mucud_U24_n_30,
      p_8 => send_frame_mul_mucud_U24_n_31,
      p_9 => send_frame_mul_mucud_U24_n_32,
      \tmp_1_reg_181_reg[0]\(30 downto 0) => low_1_reg_161(30 downto 0),
      \tmp_1_reg_181_reg[0]_0\(2) => \trunc_ln14_reg_176[30]_i_3__0_n_1\,
      \tmp_1_reg_181_reg[0]_0\(1) => \trunc_ln14_reg_176[30]_i_4__0_n_1\,
      \tmp_1_reg_181_reg[0]_0\(0) => \trunc_ln14_reg_176[30]_i_5__0_n_1\,
      \trunc_ln14_reg_176[23]_i_4__0\ => \trunc_ln14_reg_176[30]_i_34__3_n_1\,
      \trunc_ln14_reg_176[23]_i_4__0_0\ => \trunc_ln14_reg_176[3]_i_7__3_n_1\,
      \trunc_ln14_reg_176[27]_i_14__3\ => \trunc_ln14_reg_176[3]_i_8__3_n_1\,
      \trunc_ln14_reg_176[27]_i_14__3_0\ => \trunc_ln14_reg_176[3]_i_9__3_n_1\,
      \trunc_ln14_reg_176[27]_i_14__3_1\ => \trunc_ln14_reg_176[30]_i_36__3_n_1\,
      \trunc_ln14_reg_176[30]_i_4__0\ => \trunc_ln14_reg_176[30]_i_35__3_n_1\,
      \trunc_ln14_reg_176_reg[11]\(3) => \trunc_ln14_reg_176[11]_i_2__0_n_1\,
      \trunc_ln14_reg_176_reg[11]\(2) => \trunc_ln14_reg_176[11]_i_3__0_n_1\,
      \trunc_ln14_reg_176_reg[11]\(1) => \trunc_ln14_reg_176[11]_i_4__0_n_1\,
      \trunc_ln14_reg_176_reg[11]\(0) => \trunc_ln14_reg_176[11]_i_5__0_n_1\,
      \trunc_ln14_reg_176_reg[15]\(3) => \trunc_ln14_reg_176[15]_i_2__0_n_1\,
      \trunc_ln14_reg_176_reg[15]\(2) => \trunc_ln14_reg_176[15]_i_3__0_n_1\,
      \trunc_ln14_reg_176_reg[15]\(1) => \trunc_ln14_reg_176[15]_i_4__0_n_1\,
      \trunc_ln14_reg_176_reg[15]\(0) => \trunc_ln14_reg_176[15]_i_5__0_n_1\,
      \trunc_ln14_reg_176_reg[19]\(3) => \trunc_ln14_reg_176[19]_i_2__0_n_1\,
      \trunc_ln14_reg_176_reg[19]\(2) => \trunc_ln14_reg_176[19]_i_3__0_n_1\,
      \trunc_ln14_reg_176_reg[19]\(1) => \trunc_ln14_reg_176[19]_i_4__0_n_1\,
      \trunc_ln14_reg_176_reg[19]\(0) => \trunc_ln14_reg_176[19]_i_5__0_n_1\,
      \trunc_ln14_reg_176_reg[23]\(3) => \trunc_ln14_reg_176[23]_i_2__0_n_1\,
      \trunc_ln14_reg_176_reg[23]\(2) => \trunc_ln14_reg_176[23]_i_3__0_n_1\,
      \trunc_ln14_reg_176_reg[23]\(1) => \trunc_ln14_reg_176[23]_i_4__0_n_1\,
      \trunc_ln14_reg_176_reg[23]\(0) => \trunc_ln14_reg_176[23]_i_5__0_n_1\,
      \trunc_ln14_reg_176_reg[27]\(3) => \trunc_ln14_reg_176[27]_i_2__0_n_1\,
      \trunc_ln14_reg_176_reg[27]\(2) => \trunc_ln14_reg_176[27]_i_3__0_n_1\,
      \trunc_ln14_reg_176_reg[27]\(1) => \trunc_ln14_reg_176[27]_i_4__0_n_1\,
      \trunc_ln14_reg_176_reg[27]\(0) => \trunc_ln14_reg_176[27]_i_5__0_n_1\,
      \trunc_ln14_reg_176_reg[3]\(3) => \trunc_ln14_reg_176[3]_i_2__0_n_1\,
      \trunc_ln14_reg_176_reg[3]\(2) => \trunc_ln14_reg_176[3]_i_3__0_n_1\,
      \trunc_ln14_reg_176_reg[3]\(1) => \trunc_ln14_reg_176[3]_i_4__0_n_1\,
      \trunc_ln14_reg_176_reg[3]\(0) => \trunc_ln14_reg_176[3]_i_5__0_n_1\,
      \trunc_ln14_reg_176_reg[7]\(3) => \trunc_ln14_reg_176[7]_i_2__0_n_1\,
      \trunc_ln14_reg_176_reg[7]\(2) => \trunc_ln14_reg_176[7]_i_3__0_n_1\,
      \trunc_ln14_reg_176_reg[7]\(1) => \trunc_ln14_reg_176[7]_i_4__0_n_1\,
      \trunc_ln14_reg_176_reg[7]\(0) => \trunc_ln14_reg_176[7]_i_5__0_n_1\,
      zext_ln13_1_fu_95_p1(6 downto 0) => zext_ln13_1_fu_95_p1(7 downto 1)
    );
send_frame_urem_3bkb_U23: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_14
     port map (
      D(31 downto 0) => grp_fu_144_p0(31 downto 0),
      DI(0) => tmp_1_reg_181,
      Q(0) => grp_backoff_vo_fu_151_rand_state_o_ap_vld,
      ap_clk => ap_clk,
      ap_return_preg(3 downto 0) => ap_return_preg(7 downto 4),
      ap_rst => ap_rst,
      \dividend0_reg[31]\(30 downto 0) => trunc_ln14_reg_176(30 downto 0),
      grp_backoff_vo_fu_153_vo_backoff_counter_o(3 downto 0) => grp_backoff_vo_fu_153_vo_backoff_counter_o(3 downto 0),
      grp_phy_txend_confirm_fu_292_vo_backoff_counter_o(5 downto 0) => grp_phy_txend_confirm_fu_292_vo_backoff_counter_o(5 downto 0),
      \r_stage_reg[32]\ => \r_stage_reg[32]\,
      \remd_reg[9]\(9 downto 0) => remd(9 downto 0),
      \vo_backoff_counter[4]_i_2\ => \vo_backoff_counter[4]_i_5_n_1\,
      \vo_backoff_counter[4]_i_2_0\ => \vo_backoff_counter[9]_i_18_n_1\,
      \vo_backoff_counter[5]_i_2\ => \vo_backoff_counter[5]_i_5_n_1\,
      \vo_backoff_counter[6]_i_2\ => \vo_backoff_counter[6]_i_5_n_1\,
      \vo_backoff_counter[7]_i_2\ => \vo_backoff_counter[7]_i_5_n_1\,
      \vo_backoff_counter_reg[0]\ => \vo_backoff_counter[0]_i_4_n_1\,
      \vo_backoff_counter_reg[1]\ => \vo_backoff_counter[1]_i_4_n_1\,
      \vo_backoff_counter_reg[2]\ => \vo_backoff_counter[2]_i_4_n_1\,
      \vo_backoff_counter_reg[3]\ => \vo_backoff_counter[3]_i_4_n_1\,
      \vo_backoff_counter_reg[4]\ => \vo_backoff_counter_reg[4]\,
      \vo_backoff_counter_reg[4]_0\ => \^ap_cs_fsm_reg[13]_0\,
      \vo_backoff_counter_reg[4]_1\ => \vo_backoff_counter_reg[4]_0\,
      \vo_backoff_counter_reg[5]\ => \vo_backoff_counter_reg[5]\,
      \vo_backoff_counter_reg[6]\ => \vo_backoff_counter_reg[6]\,
      \vo_backoff_counter_reg[7]\ => \vo_backoff_counter_reg[7]\,
      \vo_backoff_counter_reg[8]\ => \vo_backoff_counter[8]_i_4_n_1\,
      \vo_backoff_counter_reg[9]\ => \vo_backoff_counter[9]_i_12_n_1\,
      \vo_backoff_counter_reg[9]_0\(9 downto 0) => \vo_backoff_counter_reg[9]\(9 downto 0),
      \vo_backoff_counter_reg[9]_1\ => \vo_backoff_counter[9]_i_13_n_1\,
      \vo_backoff_counter_reg[9]_2\ => \vo_backoff_counter[9]_i_14_n_1\
    );
\tmp_1_reg_181_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_81,
      Q => tmp_1_reg_181,
      R => '0'
    );
\trunc_ln14_reg_176[11]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A6A9AA"
    )
        port map (
      I0 => low_1_reg_161(11),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_24,
      I4 => send_frame_mul_mucud_U24_n_34,
      O => \trunc_ln14_reg_176[11]_i_2__0_n_1\
    );
\trunc_ln14_reg_176[11]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A6A9AA"
    )
        port map (
      I0 => low_1_reg_161(10),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_40,
      I4 => send_frame_mul_mucud_U24_n_38,
      O => \trunc_ln14_reg_176[11]_i_3__0_n_1\
    );
\trunc_ln14_reg_176[11]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A6A9AA"
    )
        port map (
      I0 => low_1_reg_161(9),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_23,
      I4 => send_frame_mul_mucud_U24_n_35,
      O => \trunc_ln14_reg_176[11]_i_4__0_n_1\
    );
\trunc_ln14_reg_176[11]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A6A9AA"
    )
        port map (
      I0 => low_1_reg_161(8),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_36,
      I4 => send_frame_mul_mucud_U24_n_49,
      O => \trunc_ln14_reg_176[11]_i_5__0_n_1\
    );
\trunc_ln14_reg_176[15]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A6A9AA"
    )
        port map (
      I0 => low_1_reg_161(15),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_27,
      I4 => send_frame_mul_mucud_U24_n_26,
      O => \trunc_ln14_reg_176[15]_i_2__0_n_1\
    );
\trunc_ln14_reg_176[15]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A6A9AA"
    )
        port map (
      I0 => low_1_reg_161(14),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_46,
      I4 => send_frame_mul_mucud_U24_n_39,
      O => \trunc_ln14_reg_176[15]_i_3__0_n_1\
    );
\trunc_ln14_reg_176[15]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A6A9AA"
    )
        port map (
      I0 => low_1_reg_161(13),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_25,
      I4 => send_frame_mul_mucud_U24_n_33,
      O => \trunc_ln14_reg_176[15]_i_4__0_n_1\
    );
\trunc_ln14_reg_176[15]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A6A9AA"
    )
        port map (
      I0 => low_1_reg_161(12),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_41,
      I4 => send_frame_mul_mucud_U24_n_37,
      O => \trunc_ln14_reg_176[15]_i_5__0_n_1\
    );
\trunc_ln14_reg_176[19]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555596A655559AAA"
    )
        port map (
      I0 => low_1_reg_161(19),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_24,
      I4 => send_frame_mul_mucud_U24_n_31,
      I5 => send_frame_mul_mucud_U24_n_34,
      O => \trunc_ln14_reg_176[19]_i_2__0_n_1\
    );
\trunc_ln14_reg_176[19]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95A599A996A69AAA"
    )
        port map (
      I0 => low_1_reg_161(18),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_40,
      I4 => send_frame_mul_mucud_U24_n_38,
      I5 => send_frame_mul_mucud_U24_n_42,
      O => \trunc_ln14_reg_176[19]_i_3__0_n_1\
    );
\trunc_ln14_reg_176[19]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95A599A996A69AAA"
    )
        port map (
      I0 => low_1_reg_161(17),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_23,
      I4 => send_frame_mul_mucud_U24_n_35,
      I5 => send_frame_mul_mucud_U24_n_29,
      O => \trunc_ln14_reg_176[19]_i_4__0_n_1\
    );
\trunc_ln14_reg_176[19]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95A599A996A69AAA"
    )
        port map (
      I0 => low_1_reg_161(16),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_36,
      I4 => send_frame_mul_mucud_U24_n_49,
      I5 => send_frame_mul_mucud_U24_n_44,
      O => \trunc_ln14_reg_176[19]_i_5__0_n_1\
    );
\trunc_ln14_reg_176[23]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96A69AAA"
    )
        port map (
      I0 => low_1_reg_161(23),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_26,
      I4 => send_frame_mul_mucud_U24_n_27,
      O => \trunc_ln14_reg_176[23]_i_2__0_n_1\
    );
\trunc_ln14_reg_176[23]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555596A69AAA"
    )
        port map (
      I0 => low_1_reg_161(22),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_39,
      I4 => send_frame_mul_mucud_U24_n_46,
      I5 => send_frame_mul_mucud_U24_n_47,
      O => \trunc_ln14_reg_176[23]_i_3__0_n_1\
    );
\trunc_ln14_reg_176[23]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555596A69AAA"
    )
        port map (
      I0 => low_1_reg_161(21),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_25,
      I4 => send_frame_mul_mucud_U24_n_33,
      I5 => send_frame_mul_mucud_U24_n_28,
      O => \trunc_ln14_reg_176[23]_i_4__0_n_1\
    );
\trunc_ln14_reg_176[23]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555596A69AAA"
    )
        port map (
      I0 => low_1_reg_161(20),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_41,
      I4 => send_frame_mul_mucud_U24_n_37,
      I5 => send_frame_mul_mucud_U24_n_43,
      O => \trunc_ln14_reg_176[23]_i_5__0_n_1\
    );
\trunc_ln14_reg_176[27]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5656666655666666"
    )
        port map (
      I0 => low_1_reg_161(27),
      I1 => send_frame_mul_mucud_U24_n_32,
      I2 => send_frame_mul_mucud_U24_n_34,
      I3 => send_frame_mul_mucud_U24_n_24,
      I4 => zext_ln13_1_fu_95_p1(4),
      I5 => zext_ln13_1_fu_95_p1(3),
      O => \trunc_ln14_reg_176[27]_i_2__0_n_1\
    );
\trunc_ln14_reg_176[27]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"655A65AA6A5A6AAA"
    )
        port map (
      I0 => low_1_reg_161(26),
      I1 => send_frame_mul_mucud_U24_n_38,
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => zext_ln13_1_fu_95_p1(4),
      I4 => send_frame_mul_mucud_U24_n_42,
      I5 => send_frame_mul_mucud_U24_n_40,
      O => \trunc_ln14_reg_176[27]_i_3__0_n_1\
    );
\trunc_ln14_reg_176[27]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"655A65AA6A5A6AAA"
    )
        port map (
      I0 => low_1_reg_161(25),
      I1 => send_frame_mul_mucud_U24_n_35,
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => zext_ln13_1_fu_95_p1(4),
      I4 => send_frame_mul_mucud_U24_n_29,
      I5 => send_frame_mul_mucud_U24_n_23,
      O => \trunc_ln14_reg_176[27]_i_4__0_n_1\
    );
\trunc_ln14_reg_176[27]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56965A9A66A66AAA"
    )
        port map (
      I0 => low_1_reg_161(24),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_49,
      I4 => send_frame_mul_mucud_U24_n_44,
      I5 => send_frame_mul_mucud_U24_n_36,
      O => \trunc_ln14_reg_176[27]_i_5__0_n_1\
    );
\trunc_ln14_reg_176[30]_i_34__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(2),
      I1 => zext_ln13_1_fu_95_p1(1),
      O => \trunc_ln14_reg_176[30]_i_34__3_n_1\
    );
\trunc_ln14_reg_176[30]_i_35__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(3),
      I1 => zext_ln13_1_fu_95_p1(4),
      O => \trunc_ln14_reg_176[30]_i_35__3_n_1\
    );
\trunc_ln14_reg_176[30]_i_36__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(7),
      I1 => zext_ln13_1_fu_95_p1(6),
      I2 => zext_ln13_1_fu_95_p1(5),
      O => \trunc_ln14_reg_176[30]_i_36__3_n_1\
    );
\trunc_ln14_reg_176[30]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555A9A55556AAA"
    )
        port map (
      I0 => low_1_reg_161(30),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_39,
      I4 => send_frame_mul_mucud_U24_n_48,
      I5 => send_frame_mul_mucud_U24_n_46,
      O => \trunc_ln14_reg_176[30]_i_3__0_n_1\
    );
\trunc_ln14_reg_176[30]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555A9A55556AAA"
    )
        port map (
      I0 => low_1_reg_161(29),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_33,
      I4 => send_frame_mul_mucud_U24_n_30,
      I5 => send_frame_mul_mucud_U24_n_25,
      O => \trunc_ln14_reg_176[30]_i_4__0_n_1\
    );
\trunc_ln14_reg_176[30]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555A9A55556AAA"
    )
        port map (
      I0 => low_1_reg_161(28),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_37,
      I4 => send_frame_mul_mucud_U24_n_45,
      I5 => send_frame_mul_mucud_U24_n_41,
      O => \trunc_ln14_reg_176[30]_i_5__0_n_1\
    );
\trunc_ln14_reg_176[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A9AA"
    )
        port map (
      I0 => low_1_reg_161(3),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_34,
      O => \trunc_ln14_reg_176[3]_i_2__0_n_1\
    );
\trunc_ln14_reg_176[3]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A9AA"
    )
        port map (
      I0 => low_1_reg_161(2),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_38,
      O => \trunc_ln14_reg_176[3]_i_3__0_n_1\
    );
\trunc_ln14_reg_176[3]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A9AA"
    )
        port map (
      I0 => low_1_reg_161(1),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_35,
      O => \trunc_ln14_reg_176[3]_i_4__0_n_1\
    );
\trunc_ln14_reg_176[3]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA6AAAAAAAAAAAA"
    )
        port map (
      I0 => low_1_reg_161(0),
      I1 => high_2_reg_166(0),
      I2 => zext_ln13_1_fu_95_p1(2),
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => send_frame_mul_mucud_U24_n_19,
      I5 => \trunc_ln14_reg_176[3]_i_7__3_n_1\,
      O => \trunc_ln14_reg_176[3]_i_5__0_n_1\
    );
\trunc_ln14_reg_176[3]_i_7__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(4),
      I1 => zext_ln13_1_fu_95_p1(3),
      O => \trunc_ln14_reg_176[3]_i_7__3_n_1\
    );
\trunc_ln14_reg_176[3]_i_8__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(15),
      I1 => zext_ln13_1_fu_95_p1(14),
      I2 => zext_ln13_1_fu_95_p1(13),
      I3 => zext_ln13_1_fu_95_p1(12),
      O => \trunc_ln14_reg_176[3]_i_8__3_n_1\
    );
\trunc_ln14_reg_176[3]_i_9__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(11),
      I1 => zext_ln13_1_fu_95_p1(10),
      I2 => zext_ln13_1_fu_95_p1(9),
      I3 => zext_ln13_1_fu_95_p1(8),
      O => \trunc_ln14_reg_176[3]_i_9__3_n_1\
    );
\trunc_ln14_reg_176[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA6"
    )
        port map (
      I0 => low_1_reg_161(7),
      I1 => send_frame_mul_mucud_U24_n_26,
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => zext_ln13_1_fu_95_p1(3),
      O => \trunc_ln14_reg_176[7]_i_2__0_n_1\
    );
\trunc_ln14_reg_176[7]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA6"
    )
        port map (
      I0 => low_1_reg_161(6),
      I1 => send_frame_mul_mucud_U24_n_39,
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => zext_ln13_1_fu_95_p1(3),
      O => \trunc_ln14_reg_176[7]_i_3__0_n_1\
    );
\trunc_ln14_reg_176[7]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA6"
    )
        port map (
      I0 => low_1_reg_161(5),
      I1 => send_frame_mul_mucud_U24_n_33,
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => zext_ln13_1_fu_95_p1(3),
      O => \trunc_ln14_reg_176[7]_i_4__0_n_1\
    );
\trunc_ln14_reg_176[7]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA6"
    )
        port map (
      I0 => low_1_reg_161(4),
      I1 => send_frame_mul_mucud_U24_n_37,
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => zext_ln13_1_fu_95_p1(3),
      O => \trunc_ln14_reg_176[7]_i_5__0_n_1\
    );
\trunc_ln14_reg_176_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_80,
      Q => trunc_ln14_reg_176(0),
      R => '0'
    );
\trunc_ln14_reg_176_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_70,
      Q => trunc_ln14_reg_176(10),
      R => '0'
    );
\trunc_ln14_reg_176_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_69,
      Q => trunc_ln14_reg_176(11),
      R => '0'
    );
\trunc_ln14_reg_176_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_68,
      Q => trunc_ln14_reg_176(12),
      R => '0'
    );
\trunc_ln14_reg_176_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_67,
      Q => trunc_ln14_reg_176(13),
      R => '0'
    );
\trunc_ln14_reg_176_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_66,
      Q => trunc_ln14_reg_176(14),
      R => '0'
    );
\trunc_ln14_reg_176_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_65,
      Q => trunc_ln14_reg_176(15),
      R => '0'
    );
\trunc_ln14_reg_176_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_64,
      Q => trunc_ln14_reg_176(16),
      R => '0'
    );
\trunc_ln14_reg_176_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_63,
      Q => trunc_ln14_reg_176(17),
      R => '0'
    );
\trunc_ln14_reg_176_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_62,
      Q => trunc_ln14_reg_176(18),
      R => '0'
    );
\trunc_ln14_reg_176_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_61,
      Q => trunc_ln14_reg_176(19),
      R => '0'
    );
\trunc_ln14_reg_176_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_79,
      Q => trunc_ln14_reg_176(1),
      R => '0'
    );
\trunc_ln14_reg_176_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_60,
      Q => trunc_ln14_reg_176(20),
      R => '0'
    );
\trunc_ln14_reg_176_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_59,
      Q => trunc_ln14_reg_176(21),
      R => '0'
    );
\trunc_ln14_reg_176_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_58,
      Q => trunc_ln14_reg_176(22),
      R => '0'
    );
\trunc_ln14_reg_176_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_57,
      Q => trunc_ln14_reg_176(23),
      R => '0'
    );
\trunc_ln14_reg_176_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_56,
      Q => trunc_ln14_reg_176(24),
      R => '0'
    );
\trunc_ln14_reg_176_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_55,
      Q => trunc_ln14_reg_176(25),
      R => '0'
    );
\trunc_ln14_reg_176_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_54,
      Q => trunc_ln14_reg_176(26),
      R => '0'
    );
\trunc_ln14_reg_176_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_53,
      Q => trunc_ln14_reg_176(27),
      R => '0'
    );
\trunc_ln14_reg_176_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_52,
      Q => trunc_ln14_reg_176(28),
      R => '0'
    );
\trunc_ln14_reg_176_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_51,
      Q => trunc_ln14_reg_176(29),
      R => '0'
    );
\trunc_ln14_reg_176_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_78,
      Q => trunc_ln14_reg_176(2),
      R => '0'
    );
\trunc_ln14_reg_176_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_50,
      Q => trunc_ln14_reg_176(30),
      R => '0'
    );
\trunc_ln14_reg_176_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_77,
      Q => trunc_ln14_reg_176(3),
      R => '0'
    );
\trunc_ln14_reg_176_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_76,
      Q => trunc_ln14_reg_176(4),
      R => '0'
    );
\trunc_ln14_reg_176_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_75,
      Q => trunc_ln14_reg_176(5),
      R => '0'
    );
\trunc_ln14_reg_176_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_74,
      Q => trunc_ln14_reg_176(6),
      R => '0'
    );
\trunc_ln14_reg_176_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_73,
      Q => trunc_ln14_reg_176(7),
      R => '0'
    );
\trunc_ln14_reg_176_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_72,
      Q => trunc_ln14_reg_176(8),
      R => '0'
    );
\trunc_ln14_reg_176_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_71,
      Q => trunc_ln14_reg_176(9),
      R => '0'
    );
\vo_backoff_counter[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F88F8888F8888888"
    )
        port map (
      I0 => ap_return_preg(0),
      I1 => \vo_backoff_counter[9]_i_18_n_1\,
      I2 => \vo_backoff_counter[0]_i_2\,
      I3 => \vo_backoff_counter_reg[9]\(0),
      I4 => \vo_backoff_counter[9]_i_20_n_1\,
      I5 => \vo_backoff_counter[0]_i_2_0\,
      O => \vo_backoff_counter[0]_i_4_n_1\
    );
\vo_backoff_counter[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F888888888F888"
    )
        port map (
      I0 => ap_return_preg(1),
      I1 => \vo_backoff_counter[9]_i_18_n_1\,
      I2 => \vo_backoff_counter[9]_i_20_n_1\,
      I3 => \vo_backoff_counter[1]_i_2\,
      I4 => \vo_backoff_counter_reg[9]\(1),
      I5 => \vo_backoff_counter[1]_i_2_0\,
      O => \vo_backoff_counter[1]_i_4_n_1\
    );
\vo_backoff_counter[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8888888888F888"
    )
        port map (
      I0 => ap_return_preg(2),
      I1 => \vo_backoff_counter[9]_i_18_n_1\,
      I2 => \vo_backoff_counter[2]_i_2\,
      I3 => \vo_backoff_counter[9]_i_20_n_1\,
      I4 => \vo_backoff_counter_reg[9]\(2),
      I5 => \vo_backoff_counter[2]_i_2_0\,
      O => \vo_backoff_counter[2]_i_4_n_1\
    );
\vo_backoff_counter[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F888888888F888"
    )
        port map (
      I0 => ap_return_preg(3),
      I1 => \vo_backoff_counter[9]_i_18_n_1\,
      I2 => \vo_backoff_counter[9]_i_20_n_1\,
      I3 => \vo_backoff_counter[3]_i_2\,
      I4 => \vo_backoff_counter_reg[9]\(3),
      I5 => \vo_backoff_counter[5]_i_3\,
      O => \vo_backoff_counter[3]_i_4_n_1\
    );
\vo_backoff_counter[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A900A900A900A800"
    )
        port map (
      I0 => \vo_backoff_counter_reg[9]\(4),
      I1 => \vo_backoff_counter_reg[9]\(3),
      I2 => \vo_backoff_counter[5]_i_3\,
      I3 => \vo_backoff_counter[9]_i_20_n_1\,
      I4 => \vo_backoff_counter_reg[9]\(5),
      I5 => grp_random_int_gen_fu_32_ap_start_reg_reg,
      O => \vo_backoff_counter[4]_i_5_n_1\
    );
\vo_backoff_counter[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA90000AAA80000"
    )
        port map (
      I0 => \vo_backoff_counter_reg[9]\(5),
      I1 => \vo_backoff_counter_reg[9]\(3),
      I2 => \vo_backoff_counter_reg[9]\(4),
      I3 => \vo_backoff_counter[5]_i_3\,
      I4 => \vo_backoff_counter[9]_i_20_n_1\,
      I5 => grp_random_int_gen_fu_32_ap_start_reg_reg,
      O => \vo_backoff_counter[5]_i_5_n_1\
    );
\vo_backoff_counter[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9090909090909080"
    )
        port map (
      I0 => grp_random_int_gen_fu_32_ap_start_reg_reg_0,
      I1 => \vo_backoff_counter_reg[9]\(6),
      I2 => \vo_backoff_counter[9]_i_20_n_1\,
      I3 => \vo_backoff_counter_reg[9]\(7),
      I4 => \vo_backoff_counter_reg[9]\(8),
      I5 => \vo_backoff_counter_reg[9]\(9),
      O => \vo_backoff_counter[6]_i_5_n_1\
    );
\vo_backoff_counter[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C900C900C900C800"
    )
        port map (
      I0 => grp_random_int_gen_fu_32_ap_start_reg_reg_0,
      I1 => \vo_backoff_counter_reg[9]\(7),
      I2 => \vo_backoff_counter_reg[9]\(6),
      I3 => \vo_backoff_counter[9]_i_20_n_1\,
      I4 => \vo_backoff_counter_reg[9]\(9),
      I5 => \vo_backoff_counter_reg[9]\(8),
      O => \vo_backoff_counter[7]_i_5_n_1\
    );
\vo_backoff_counter[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8888888888F888"
    )
        port map (
      I0 => ap_return_preg(8),
      I1 => \vo_backoff_counter[9]_i_18_n_1\,
      I2 => \vo_backoff_counter_reg[9]\(9),
      I3 => \vo_backoff_counter[9]_i_20_n_1\,
      I4 => \vo_backoff_counter_reg[9]\(8),
      I5 => \vo_backoff_counter[9]_i_6\,
      O => \vo_backoff_counter[8]_i_4_n_1\
    );
\vo_backoff_counter[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7757777777777777"
    )
        port map (
      I0 => Q(1),
      I1 => grp_backoff_vo_fu_151_current_txop_holder_ap_vld,
      I2 => \vo_backoff_counter_reg[9]_0\,
      I3 => available_spaces_vo(0),
      I4 => \ap_CS_fsm_reg[0]_0\(0),
      I5 => grp_backoff_vo_fu_151_ap_start_reg,
      O => \vo_backoff_counter[9]_i_12_n_1\
    );
\vo_backoff_counter[9]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => grp_random_int_gen_fu_32_ap_ready,
      I1 => \ap_CS_fsm_reg[0]_0\(1),
      I2 => \ap_CS_fsm_reg[0]_1\,
      I3 => icmp_ln255_reg_84,
      O => \vo_backoff_counter[9]_i_13_n_1\
    );
\vo_backoff_counter[9]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8888888888888"
    )
        port map (
      I0 => ap_return_preg(9),
      I1 => \vo_backoff_counter[9]_i_18_n_1\,
      I2 => \vo_backoff_counter[9]_i_6\,
      I3 => \vo_backoff_counter_reg[9]\(8),
      I4 => \vo_backoff_counter[9]_i_20_n_1\,
      I5 => \vo_backoff_counter_reg[9]\(9),
      O => \vo_backoff_counter[9]_i_14_n_1\
    );
\vo_backoff_counter[9]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => grp_random_int_gen_fu_32_ap_ready,
      I1 => grp_random_int_gen_fu_32_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => \ap_CS_fsm_reg[0]_0\(1),
      I4 => \ap_CS_fsm_reg[0]_1\,
      I5 => icmp_ln255_reg_84,
      O => \vo_backoff_counter[9]_i_18_n_1\
    );
\vo_backoff_counter[9]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFDFFFDFDFDFFF"
    )
        port map (
      I0 => icmp_ln255_reg_84,
      I1 => \ap_CS_fsm_reg[0]_1\,
      I2 => \ap_CS_fsm_reg[0]_0\(1),
      I3 => grp_random_int_gen_fu_32_ap_ready,
      I4 => \ap_CS_fsm_reg_n_1_[0]\,
      I5 => grp_random_int_gen_fu_32_ap_start_reg,
      O => \vo_backoff_counter[9]_i_20_n_1\
    );
\vo_backoff_counter[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A8888888888888"
    )
        port map (
      I0 => current_txop_holder_o_ap_vld_0(0),
      I1 => grp_backoff_vo_fu_151_current_txop_holder_ap_vld,
      I2 => \vo_backoff_counter_reg[9]_0\,
      I3 => available_spaces_vo(0),
      I4 => \ap_CS_fsm_reg[0]_0\(0),
      I5 => grp_backoff_vo_fu_151_ap_start_reg,
      O => \^ap_cs_fsm_reg[13]_0\
    );
\vo_backoff_counter[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F40000000000"
    )
        port map (
      I0 => grp_random_int_gen_fu_32_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => grp_random_int_gen_fu_32_ap_ready,
      I3 => \ap_CS_fsm_reg[0]_0\(1),
      I4 => \ap_CS_fsm_reg[0]_1\,
      I5 => icmp_ln255_reg_84,
      O => grp_backoff_vo_fu_151_current_txop_holder_ap_vld
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_random_int_gen_19 is
  port (
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \medium_state_read_3_reg_701_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[37]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \remd_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC;
    \remd_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \icmp_ln41_reg_681_reg[0]\ : out STD_LOGIC;
    \remd_reg[9]_1\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \medium_state_read_reg_735_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln69_reg_705_reg[0]\ : out STD_LOGIC;
    \empty_15_reg_649_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln41_reg_681_reg[0]_0\ : out STD_LOGIC;
    \medium_state_read_reg_735_reg[0]_0\ : out STD_LOGIC;
    \trunc_ln14_reg_176_reg[30]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC;
    grp_ma_unitdatax_request_fu_344_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \r_stage_reg[32]\ : in STD_LOGIC;
    grp_phy_txend_confirm_fu_292_vo_backoff_counter_o : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \vo_backoff_counter_reg[9]\ : in STD_LOGIC;
    grp_initial_edca_process_fu_240_vo_backoff_counter_o : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \vo_backoff_counter_reg[4]\ : in STD_LOGIC;
    \vo_backoff_counter_reg[5]\ : in STD_LOGIC;
    \vo_backoff_counter_reg[6]\ : in STD_LOGIC;
    \vo_backoff_counter_reg[7]\ : in STD_LOGIC;
    grp_phy_txend_confirm_fu_292_vi_backoff_counter_o : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vi_backoff_counter_reg[0]\ : in STD_LOGIC;
    grp_initial_edca_process_fu_240_vi_backoff_counter_o : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vi_backoff_counter_reg[1]\ : in STD_LOGIC;
    \vi_backoff_counter_reg[2]\ : in STD_LOGIC;
    \vi_backoff_counter_reg[3]\ : in STD_LOGIC;
    \vi_backoff_counter_reg[4]\ : in STD_LOGIC;
    \vi_backoff_counter_reg[5]\ : in STD_LOGIC;
    \vi_backoff_counter_reg[6]\ : in STD_LOGIC;
    \vi_backoff_counter_reg[7]\ : in STD_LOGIC;
    \vi_backoff_counter_reg[8]\ : in STD_LOGIC;
    \vi_backoff_counter_reg[9]\ : in STD_LOGIC;
    \be_backoff_counter_reg[7]\ : in STD_LOGIC;
    \be_backoff_counter_reg[6]\ : in STD_LOGIC;
    \be_backoff_counter_reg[5]\ : in STD_LOGIC;
    \be_backoff_counter_reg[4]\ : in STD_LOGIC;
    \be_backoff_counter_reg[3]\ : in STD_LOGIC;
    grp_phy_txend_confirm_fu_292_be_backoff_counter_o : in STD_LOGIC_VECTOR ( 0 to 0 );
    \be_backoff_counter_reg[0]\ : in STD_LOGIC;
    grp_initial_edca_process_fu_240_be_backoff_counter_o : in STD_LOGIC_VECTOR ( 0 to 0 );
    \be_backoff_counter_reg[9]\ : in STD_LOGIC;
    \be_backoff_counter_reg[8]\ : in STD_LOGIC;
    \be_backoff_counter_reg[2]\ : in STD_LOGIC;
    \be_backoff_counter_reg[1]\ : in STD_LOGIC;
    grp_phy_txend_confirm_fu_292_bk_backoff_counter_o : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bk_backoff_counter_reg[0]\ : in STD_LOGIC;
    grp_initial_edca_process_fu_240_bk_backoff_counter_o : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bk_backoff_counter_reg[3]\ : in STD_LOGIC;
    \bk_backoff_counter_reg[4]\ : in STD_LOGIC;
    \bk_backoff_counter_reg[5]\ : in STD_LOGIC;
    \bk_backoff_counter_reg[6]\ : in STD_LOGIC;
    \bk_backoff_counter_reg[7]\ : in STD_LOGIC;
    \bk_backoff_counter_reg[1]\ : in STD_LOGIC;
    \bk_backoff_counter_reg[2]\ : in STD_LOGIC;
    \bk_backoff_counter_reg[8]\ : in STD_LOGIC;
    \bk_backoff_counter_reg[9]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[8]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    icmp_ln80_fu_582_p2 : in STD_LOGIC;
    \ap_CS_fsm_reg[8]_1\ : in STD_LOGIC;
    \ap_CS_fsm_reg[8]_2\ : in STD_LOGIC;
    \ap_CS_fsm_reg[8]_3\ : in STD_LOGIC;
    \ap_CS_fsm_reg[8]_4\ : in STD_LOGIC;
    grp_random_int_gen_fu_295_ap_start_reg : in STD_LOGIC;
    grp_ma_unitdatax_request_fu_344_ap_start_reg : in STD_LOGIC;
    \seq_number_reg[0]\ : in STD_LOGIC;
    \be_backoff_counter_reg[1]_0\ : in STD_LOGIC;
    icmp_ln41_reg_681 : in STD_LOGIC;
    \rand_state_reg[0]\ : in STD_LOGIC;
    \divisor0_reg[0]\ : in STD_LOGIC;
    \divisor0_reg[0]_0\ : in STD_LOGIC;
    icmp_ln43_reg_731 : in STD_LOGIC;
    \ap_CS_fsm_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \vo_backoff_counter_reg[9]_0\ : in STD_LOGIC;
    \vo_backoff_counter_reg[9]_1\ : in STD_LOGIC;
    \vo_backoff_counter_reg[9]_2\ : in STD_LOGIC;
    empty_15_reg_649 : in STD_LOGIC;
    \rand_state_reg[0]_0\ : in STD_LOGIC;
    \seq_number_reg[0]_0\ : in STD_LOGIC;
    icmp_ln67_reg_689 : in STD_LOGIC;
    icmp_ln80_reg_693 : in STD_LOGIC;
    icmp_ln82_reg_697 : in STD_LOGIC;
    icmp_ln56_reg_718 : in STD_LOGIC;
    empty_34_reg_685 : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC;
    \divisor0_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \divisor0_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \divisor0_reg[9]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    icmp_ln69_reg_705 : in STD_LOGIC;
    \divisor0_reg[0]_1\ : in STD_LOGIC;
    ap_start : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_random_int_gen_19 : entity is "random_int_gen";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_random_int_gen_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_random_int_gen_19 is
  signal \add_ln13_fu_90_p2_carry__0_n_1\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__0_n_2\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__0_n_3\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__0_n_4\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__1_n_1\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__1_n_2\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__1_n_3\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__1_n_4\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__2_n_3\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__2_n_4\ : STD_LOGIC;
  signal add_ln13_fu_90_p2_carry_n_1 : STD_LOGIC;
  signal add_ln13_fu_90_p2_carry_n_2 : STD_LOGIC;
  signal add_ln13_fu_90_p2_carry_n_3 : STD_LOGIC;
  signal add_ln13_fu_90_p2_carry_n_4 : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_10_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2__11_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_3__8_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_4__7_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_5__7_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_6__7_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_7__7_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_8__7_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_9_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[8]_i_2__1_n_1\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[37]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_cs_fsm_reg[3]_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[10]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[11]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[12]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[13]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[14]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[15]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[16]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[17]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[18]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[19]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[20]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[21]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[22]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[23]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[24]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[25]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[26]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[27]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[28]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[29]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[30]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[31]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[32]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[33]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[34]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[35]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[36]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[3]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[4]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[5]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[6]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[7]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[8]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[9]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_return_preg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal grp_ma_unitdatax_request_fu_344_vo_backoff_counter : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal grp_random_int_gen_fu_295_rand_state_o_ap_vld : STD_LOGIC;
  signal high_2_reg_166 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^icmp_ln41_reg_681_reg[0]\ : STD_LOGIC;
  signal \^icmp_ln69_reg_705_reg[0]\ : STD_LOGIC;
  signal low_1_reg_161 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \^medium_state_read_3_reg_701_reg[0]\ : STD_LOGIC;
  signal \^medium_state_read_reg_735_reg[0]\ : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_19 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_20 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_21 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_22 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_23 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_24 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_25 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_26 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_27 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_28 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_29 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_30 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_31 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_32 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_33 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_34 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_35 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_36 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_37 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_38 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_39 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_40 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_41 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_42 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_43 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_44 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_45 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_46 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_47 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_48 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_49 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_50 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_51 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_52 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_53 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_54 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_55 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_56 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_57 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_58 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_59 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_60 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_61 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_62 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_63 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_64 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_65 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_66 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_67 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_68 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_69 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_70 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_71 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_72 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_73 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_74 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_75 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_76 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_77 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_78 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_79 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_80 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_81 : STD_LOGIC;
  signal \seq_number[11]_i_2_n_1\ : STD_LOGIC;
  signal \seq_number[11]_i_3_n_1\ : STD_LOGIC;
  signal \seq_number[11]_i_6_n_1\ : STD_LOGIC;
  signal tmp_1_reg_181 : STD_LOGIC;
  signal trunc_ln14_reg_176 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \trunc_ln14_reg_176[11]_i_2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[11]_i_3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[11]_i_4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[11]_i_5_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[15]_i_2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[15]_i_3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[15]_i_4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[15]_i_5_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[19]_i_2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[19]_i_3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[19]_i_4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[19]_i_5_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[23]_i_2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[23]_i_3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[23]_i_4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[23]_i_5_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[27]_i_2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[27]_i_3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[27]_i_4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[27]_i_5_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_34__7_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_35__7_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_36__7_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_5_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[3]_i_2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[3]_i_3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[3]_i_4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[3]_i_5_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[3]_i_6_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[3]_i_8__7_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[3]_i_9__7_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[7]_i_2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[7]_i_3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[7]_i_4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[7]_i_5_n_1\ : STD_LOGIC;
  signal trunc_ln1_reg_171 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal zext_ln13_1_fu_95_p1 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \NLW_add_ln13_fu_90_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln13_fu_90_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_low_1_fu_54_p2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_low_1_fu_54_p2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_low_1_fu_54_p2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_low_1_fu_54_p2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_low_1_fu_54_p2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_low_1_fu_54_p2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_low_1_fu_54_p2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_low_1_fu_54_p2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_low_1_fu_54_p2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_low_1_fu_54_p2_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal NLW_low_1_fu_54_p2_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__27\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__29\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_6__7\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__9\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__4\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1__6\ : label is "soft_lutpair260";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[17]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[18]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[19]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[20]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[21]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[22]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[23]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[24]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[25]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[26]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[27]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[28]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[29]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[30]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[31]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[32]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[33]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[34]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[35]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[36]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[37]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of low_1_fu_54_p2 : label is "{SYNTH-12 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \trunc_ln14_reg_176[30]_i_34__7\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \trunc_ln14_reg_176[3]_i_6\ : label is "soft_lutpair263";
begin
  \ap_CS_fsm_reg[37]_0\(0) <= \^ap_cs_fsm_reg[37]_0\(0);
  \ap_CS_fsm_reg[3]_0\ <= \^ap_cs_fsm_reg[3]_0\;
  \icmp_ln41_reg_681_reg[0]\ <= \^icmp_ln41_reg_681_reg[0]\;
  \icmp_ln69_reg_705_reg[0]\ <= \^icmp_ln69_reg_705_reg[0]\;
  \medium_state_read_3_reg_701_reg[0]\ <= \^medium_state_read_3_reg_701_reg[0]\;
  \medium_state_read_reg_735_reg[0]\ <= \^medium_state_read_reg_735_reg[0]\;
add_ln13_fu_90_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln13_fu_90_p2_carry_n_1,
      CO(2) => add_ln13_fu_90_p2_carry_n_2,
      CO(1) => add_ln13_fu_90_p2_carry_n_3,
      CO(0) => add_ln13_fu_90_p2_carry_n_4,
      CYINIT => trunc_ln1_reg_171(0),
      DI(3) => '0',
      DI(2 downto 0) => trunc_ln1_reg_171(3 downto 1),
      O(3 downto 0) => zext_ln13_1_fu_95_p1(4 downto 1),
      S(3) => trunc_ln1_reg_171(4),
      S(2) => send_frame_mul_mucud_U24_n_54,
      S(1) => send_frame_mul_mucud_U24_n_55,
      S(0) => send_frame_mul_mucud_U24_n_56
    );
\add_ln13_fu_90_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln13_fu_90_p2_carry_n_1,
      CO(3) => \add_ln13_fu_90_p2_carry__0_n_1\,
      CO(2) => \add_ln13_fu_90_p2_carry__0_n_2\,
      CO(1) => \add_ln13_fu_90_p2_carry__0_n_3\,
      CO(0) => \add_ln13_fu_90_p2_carry__0_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => zext_ln13_1_fu_95_p1(8 downto 5),
      S(3 downto 0) => trunc_ln1_reg_171(8 downto 5)
    );
\add_ln13_fu_90_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln13_fu_90_p2_carry__0_n_1\,
      CO(3) => \add_ln13_fu_90_p2_carry__1_n_1\,
      CO(2) => \add_ln13_fu_90_p2_carry__1_n_2\,
      CO(1) => \add_ln13_fu_90_p2_carry__1_n_3\,
      CO(0) => \add_ln13_fu_90_p2_carry__1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => zext_ln13_1_fu_95_p1(12 downto 9),
      S(3 downto 0) => trunc_ln1_reg_171(12 downto 9)
    );
\add_ln13_fu_90_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln13_fu_90_p2_carry__1_n_1\,
      CO(3 downto 2) => \NLW_add_ln13_fu_90_p2_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln13_fu_90_p2_carry__2_n_3\,
      CO(0) => \add_ln13_fu_90_p2_carry__2_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_add_ln13_fu_90_p2_carry__2_O_UNCONNECTED\(3),
      O(2 downto 0) => zext_ln13_1_fu_95_p1(15 downto 13),
      S(3) => '0',
      S(2 downto 0) => trunc_ln1_reg_171(15 downto 13)
    );
\ap_CS_fsm[0]_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => grp_ma_unitdatax_request_fu_344_ap_start_reg,
      I1 => \ap_CS_fsm_reg[8]_0\(0),
      I2 => \ap_CS_fsm[0]_i_2__0_n_1\,
      O => \ap_CS_fsm_reg[5]_0\(0)
    );
\ap_CS_fsm[0]_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[0]\,
      I1 => grp_random_int_gen_fu_295_ap_start_reg,
      I2 => \^ap_cs_fsm_reg[37]_0\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA88A8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[8]_0\(4),
      I1 => \rand_state_reg[0]_0\,
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => grp_random_int_gen_fu_295_ap_start_reg,
      I4 => \^ap_cs_fsm_reg[37]_0\(0),
      I5 => \ap_CS_fsm_reg[1]_0\,
      O => \ap_CS_fsm[0]_i_2__0_n_1\
    );
\ap_CS_fsm[1]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[32]\,
      I1 => \ap_CS_fsm_reg_n_1_[13]\,
      I2 => \ap_CS_fsm_reg_n_1_[29]\,
      I3 => \ap_CS_fsm_reg_n_1_[22]\,
      O => \ap_CS_fsm[1]_i_10_n_1\
    );
\ap_CS_fsm[1]_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[25]\,
      I1 => \ap_CS_fsm_reg_n_1_[36]\,
      I2 => \ap_CS_fsm_reg_n_1_[12]\,
      I3 => \ap_CS_fsm[1]_i_2__11_n_1\,
      I4 => \ap_CS_fsm[1]_i_3__8_n_1\,
      I5 => \ap_CS_fsm[1]_i_4__7_n_1\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF454545FF000000"
    )
        port map (
      I0 => \ap_CS_fsm[0]_i_2__0_n_1\,
      I1 => grp_ma_unitdatax_request_fu_344_ap_start_reg,
      I2 => \ap_CS_fsm_reg[8]_0\(0),
      I3 => ap_start,
      I4 => \ap_CS_fsm_reg[3]_1\(0),
      I5 => \ap_CS_fsm_reg[3]_1\(1),
      O => grp_ma_unitdatax_request_fu_344_ap_start_reg_reg(0)
    );
\ap_CS_fsm[1]_i_2__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[35]\,
      I1 => \ap_CS_fsm_reg_n_1_[16]\,
      I2 => \ap_CS_fsm_reg_n_1_[10]\,
      I3 => \ap_CS_fsm_reg_n_1_[7]\,
      O => \ap_CS_fsm[1]_i_2__11_n_1\
    );
\ap_CS_fsm[1]_i_3__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[5]\,
      I1 => \ap_CS_fsm_reg_n_1_[26]\,
      I2 => \ap_CS_fsm_reg_n_1_[9]\,
      I3 => \ap_CS_fsm_reg_n_1_[20]\,
      I4 => \ap_CS_fsm[1]_i_5__7_n_1\,
      O => \ap_CS_fsm[1]_i_3__8_n_1\
    );
\ap_CS_fsm[1]_i_4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_6__7_n_1\,
      I1 => \ap_CS_fsm_reg_n_1_[24]\,
      I2 => \ap_CS_fsm_reg_n_1_[18]\,
      I3 => \ap_CS_fsm_reg_n_1_[34]\,
      I4 => \ap_CS_fsm_reg_n_1_[4]\,
      I5 => \ap_CS_fsm[1]_i_7__7_n_1\,
      O => \ap_CS_fsm[1]_i_4__7_n_1\
    );
\ap_CS_fsm[1]_i_5__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[8]\,
      I1 => \ap_CS_fsm_reg_n_1_[6]\,
      I2 => \ap_CS_fsm_reg_n_1_[33]\,
      I3 => \ap_CS_fsm_reg_n_1_[31]\,
      O => \ap_CS_fsm[1]_i_5__7_n_1\
    );
\ap_CS_fsm[1]_i_6__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => grp_random_int_gen_fu_295_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => \ap_CS_fsm_reg_n_1_[30]\,
      I3 => grp_random_int_gen_fu_295_rand_state_o_ap_vld,
      O => \ap_CS_fsm[1]_i_6__7_n_1\
    );
\ap_CS_fsm[1]_i_7__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_8__7_n_1\,
      I1 => ap_CS_fsm_state2,
      I2 => \ap_CS_fsm_reg_n_1_[14]\,
      I3 => \ap_CS_fsm_reg_n_1_[19]\,
      I4 => \ap_CS_fsm_reg_n_1_[3]\,
      I5 => \ap_CS_fsm[1]_i_9_n_1\,
      O => \ap_CS_fsm[1]_i_7__7_n_1\
    );
\ap_CS_fsm[1]_i_8__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[28]\,
      I1 => \ap_CS_fsm_reg_n_1_[15]\,
      I2 => \ap_CS_fsm_reg_n_1_[27]\,
      I3 => \ap_CS_fsm_reg_n_1_[17]\,
      O => \ap_CS_fsm[1]_i_8__7_n_1\
    );
\ap_CS_fsm[1]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[11]\,
      I1 => \ap_CS_fsm_reg_n_1_[23]\,
      I2 => \^ap_cs_fsm_reg[37]_0\(0),
      I3 => \ap_CS_fsm_reg_n_1_[21]\,
      I4 => \ap_CS_fsm[1]_i_10_n_1\,
      O => \ap_CS_fsm[1]_i_9_n_1\
    );
\ap_CS_fsm[2]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => \ap_CS_fsm[0]_i_2__0_n_1\,
      I1 => grp_ma_unitdatax_request_fu_344_ap_start_reg,
      I2 => \ap_CS_fsm_reg[8]_0\(0),
      I3 => \ap_CS_fsm_reg[3]_1\(1),
      O => grp_ma_unitdatax_request_fu_344_ap_start_reg_reg(1)
    );
\ap_CS_fsm[3]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF45FF00"
    )
        port map (
      I0 => \ap_CS_fsm[0]_i_2__0_n_1\,
      I1 => grp_ma_unitdatax_request_fu_344_ap_start_reg,
      I2 => \ap_CS_fsm_reg[8]_0\(0),
      I3 => \ap_CS_fsm_reg[3]_1\(2),
      I4 => \ap_CS_fsm_reg[3]_1\(3),
      O => grp_ma_unitdatax_request_fu_344_ap_start_reg_reg(2)
    );
\ap_CS_fsm[4]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => \ap_CS_fsm[0]_i_2__0_n_1\,
      I1 => grp_ma_unitdatax_request_fu_344_ap_start_reg,
      I2 => \ap_CS_fsm_reg[8]_0\(0),
      I3 => \ap_CS_fsm_reg[3]_1\(3),
      O => grp_ma_unitdatax_request_fu_344_ap_start_reg_reg(3)
    );
\ap_CS_fsm[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF1115"
    )
        port map (
      I0 => \ap_CS_fsm[8]_i_2__1_n_1\,
      I1 => \ap_CS_fsm_reg[8]_0\(2),
      I2 => icmp_ln80_fu_582_p2,
      I3 => \ap_CS_fsm_reg[8]_1\,
      I4 => \ap_CS_fsm_reg[8]_0\(1),
      I5 => \ap_CS_fsm_reg[8]_0\(0),
      O => \ap_CS_fsm_reg[5]_0\(1)
    );
\ap_CS_fsm[8]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEFFEEFFEEFFEA"
    )
        port map (
      I0 => \ap_CS_fsm[0]_i_2__0_n_1\,
      I1 => \ap_CS_fsm_reg[8]_2\,
      I2 => \ap_CS_fsm_reg[8]_0\(3),
      I3 => \ap_CS_fsm_reg[8]_3\,
      I4 => \ap_CS_fsm_reg[8]_4\,
      I5 => \ap_CS_fsm_reg[8]_0\(5),
      O => \ap_CS_fsm[8]_i_2__1_n_1\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_1_[0]\,
      S => ap_rst
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[9]\,
      Q => \ap_CS_fsm_reg_n_1_[10]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[10]\,
      Q => \ap_CS_fsm_reg_n_1_[11]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[11]\,
      Q => \ap_CS_fsm_reg_n_1_[12]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[12]\,
      Q => \ap_CS_fsm_reg_n_1_[13]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[13]\,
      Q => \ap_CS_fsm_reg_n_1_[14]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[14]\,
      Q => \ap_CS_fsm_reg_n_1_[15]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[15]\,
      Q => \ap_CS_fsm_reg_n_1_[16]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[16]\,
      Q => \ap_CS_fsm_reg_n_1_[17]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[17]\,
      Q => \ap_CS_fsm_reg_n_1_[18]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[18]\,
      Q => \ap_CS_fsm_reg_n_1_[19]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst
    );
\ap_CS_fsm_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[19]\,
      Q => \ap_CS_fsm_reg_n_1_[20]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[20]\,
      Q => \ap_CS_fsm_reg_n_1_[21]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[21]\,
      Q => \ap_CS_fsm_reg_n_1_[22]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[22]\,
      Q => \ap_CS_fsm_reg_n_1_[23]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[23]\,
      Q => \ap_CS_fsm_reg_n_1_[24]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[24]\,
      Q => \ap_CS_fsm_reg_n_1_[25]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[25]\,
      Q => \ap_CS_fsm_reg_n_1_[26]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[26]\,
      Q => \ap_CS_fsm_reg_n_1_[27]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[27]\,
      Q => \ap_CS_fsm_reg_n_1_[28]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[28]\,
      Q => \ap_CS_fsm_reg_n_1_[29]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state2,
      Q => grp_random_int_gen_fu_295_rand_state_o_ap_vld,
      R => ap_rst
    );
\ap_CS_fsm_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[29]\,
      Q => \ap_CS_fsm_reg_n_1_[30]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[30]\,
      Q => \ap_CS_fsm_reg_n_1_[31]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[31]\,
      Q => \ap_CS_fsm_reg_n_1_[32]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[32]\,
      Q => \ap_CS_fsm_reg_n_1_[33]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[33]\,
      Q => \ap_CS_fsm_reg_n_1_[34]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[34]\,
      Q => \ap_CS_fsm_reg_n_1_[35]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[35]\,
      Q => \ap_CS_fsm_reg_n_1_[36]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[36]\,
      Q => \^ap_cs_fsm_reg[37]_0\(0),
      R => ap_rst
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_random_int_gen_fu_295_rand_state_o_ap_vld,
      Q => \ap_CS_fsm_reg_n_1_[3]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[3]\,
      Q => \ap_CS_fsm_reg_n_1_[4]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[4]\,
      Q => \ap_CS_fsm_reg_n_1_[5]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[5]\,
      Q => \ap_CS_fsm_reg_n_1_[6]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[6]\,
      Q => \ap_CS_fsm_reg_n_1_[7]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[7]\,
      Q => \ap_CS_fsm_reg_n_1_[8]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[8]\,
      Q => \ap_CS_fsm_reg_n_1_[9]\,
      R => ap_rst
    );
\ap_return_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ma_unitdatax_request_fu_344_vo_backoff_counter(0),
      Q => ap_return_preg(0),
      R => ap_rst
    );
\ap_return_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ma_unitdatax_request_fu_344_vo_backoff_counter(1),
      Q => ap_return_preg(1),
      R => ap_rst
    );
\ap_return_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ma_unitdatax_request_fu_344_vo_backoff_counter(2),
      Q => ap_return_preg(2),
      R => ap_rst
    );
\ap_return_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ma_unitdatax_request_fu_344_vo_backoff_counter(3),
      Q => ap_return_preg(3),
      R => ap_rst
    );
\ap_return_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ma_unitdatax_request_fu_344_vo_backoff_counter(4),
      Q => ap_return_preg(4),
      R => ap_rst
    );
\ap_return_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ma_unitdatax_request_fu_344_vo_backoff_counter(5),
      Q => ap_return_preg(5),
      R => ap_rst
    );
\ap_return_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ma_unitdatax_request_fu_344_vo_backoff_counter(6),
      Q => ap_return_preg(6),
      R => ap_rst
    );
\ap_return_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ma_unitdatax_request_fu_344_vo_backoff_counter(7),
      Q => ap_return_preg(7),
      R => ap_rst
    );
\ap_return_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ma_unitdatax_request_fu_344_vo_backoff_counter(8),
      Q => ap_return_preg(8),
      R => ap_rst
    );
\ap_return_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ma_unitdatax_request_fu_344_vo_backoff_counter(9),
      Q => ap_return_preg(9),
      R => ap_rst
    );
\be_backoff_counter[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \seq_number_reg[0]\,
      I1 => \be_backoff_counter_reg[1]_0\,
      I2 => icmp_ln41_reg_681,
      I3 => \seq_number[11]_i_6_n_1\,
      I4 => \rand_state_reg[0]\,
      I5 => \divisor0_reg[0]\,
      O => \^icmp_ln41_reg_681_reg[0]\
    );
\bk_backoff_counter[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \seq_number[11]_i_6_n_1\,
      I1 => \rand_state_reg[0]\,
      I2 => \seq_number_reg[0]\,
      I3 => \divisor0_reg[0]_0\,
      I4 => icmp_ln43_reg_731,
      I5 => icmp_ln41_reg_681,
      O => \^medium_state_read_reg_735_reg[0]\
    );
grp_ma_unitdatax_request_fu_344_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FFF8F8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_1\(0),
      I1 => ap_start,
      I2 => \ap_CS_fsm_reg[3]_1\(2),
      I3 => \ap_CS_fsm[0]_i_2__0_n_1\,
      I4 => grp_ma_unitdatax_request_fu_344_ap_start_reg,
      O => \ap_CS_fsm_reg[0]_0\
    );
low_1_fu_54_p2: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 15) => B"000000000000000",
      A(14 downto 0) => Q(14 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_low_1_fu_54_p2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"001011110010001111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_low_1_fu_54_p2_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_low_1_fu_54_p2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_low_1_fu_54_p2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ap_NS_fsm1,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_low_1_fu_54_p2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_low_1_fu_54_p2_OVERFLOW_UNCONNECTED,
      P(47 downto 31) => NLW_low_1_fu_54_p2_P_UNCONNECTED(47 downto 31),
      P(30 downto 0) => low_1_reg_161(30 downto 0),
      PATTERNBDETECT => NLW_low_1_fu_54_p2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_low_1_fu_54_p2_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_low_1_fu_54_p2_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_low_1_fu_54_p2_UNDERFLOW_UNCONNECTED
    );
\rand_state[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \seq_number_reg[0]\,
      I1 => empty_15_reg_649,
      I2 => grp_random_int_gen_fu_295_rand_state_o_ap_vld,
      I3 => \ap_CS_fsm_reg[8]_0\(4),
      I4 => \rand_state_reg[0]\,
      I5 => \rand_state_reg[0]_0\,
      O => \empty_15_reg_649_reg[0]\
    );
send_frame_mul_mucud_U24: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_20
     port map (
      D(30) => send_frame_mul_mucud_U24_n_22,
      D(29) => send_frame_mul_mucud_U24_n_23,
      D(28) => send_frame_mul_mucud_U24_n_24,
      D(27) => send_frame_mul_mucud_U24_n_25,
      D(26) => send_frame_mul_mucud_U24_n_26,
      D(25) => send_frame_mul_mucud_U24_n_27,
      D(24) => send_frame_mul_mucud_U24_n_28,
      D(23) => send_frame_mul_mucud_U24_n_29,
      D(22) => send_frame_mul_mucud_U24_n_30,
      D(21) => send_frame_mul_mucud_U24_n_31,
      D(20) => send_frame_mul_mucud_U24_n_32,
      D(19) => send_frame_mul_mucud_U24_n_33,
      D(18) => send_frame_mul_mucud_U24_n_34,
      D(17) => send_frame_mul_mucud_U24_n_35,
      D(16) => send_frame_mul_mucud_U24_n_36,
      D(15) => send_frame_mul_mucud_U24_n_37,
      D(14) => send_frame_mul_mucud_U24_n_38,
      D(13) => send_frame_mul_mucud_U24_n_39,
      D(12) => send_frame_mul_mucud_U24_n_40,
      D(11) => send_frame_mul_mucud_U24_n_41,
      D(10) => send_frame_mul_mucud_U24_n_42,
      D(9) => send_frame_mul_mucud_U24_n_43,
      D(8) => send_frame_mul_mucud_U24_n_44,
      D(7) => send_frame_mul_mucud_U24_n_45,
      D(6) => send_frame_mul_mucud_U24_n_46,
      D(5) => send_frame_mul_mucud_U24_n_47,
      D(4) => send_frame_mul_mucud_U24_n_48,
      D(3) => send_frame_mul_mucud_U24_n_49,
      D(2) => send_frame_mul_mucud_U24_n_50,
      D(1) => send_frame_mul_mucud_U24_n_51,
      D(0) => send_frame_mul_mucud_U24_n_52,
      O(0) => send_frame_mul_mucud_U24_n_53,
      P(16 downto 1) => trunc_ln1_reg_171(15 downto 0),
      P(0) => high_2_reg_166(0),
      Q(16 downto 0) => Q(31 downto 15),
      S(3) => \trunc_ln14_reg_176[3]_i_2_n_1\,
      S(2) => \trunc_ln14_reg_176[3]_i_3_n_1\,
      S(1) => \trunc_ln14_reg_176[3]_i_4_n_1\,
      S(0) => \trunc_ln14_reg_176[3]_i_5_n_1\,
      ap_NS_fsm1 => ap_NS_fsm1,
      ap_clk => ap_clk,
      grp_random_int_gen_fu_295_ap_start_reg => grp_random_int_gen_fu_295_ap_start_reg,
      \^p\ => send_frame_mul_mucud_U24_n_19,
      p_0 => send_frame_mul_mucud_U24_n_20,
      p_1 => send_frame_mul_mucud_U24_n_21,
      p_10 => send_frame_mul_mucud_U24_n_64,
      p_11 => send_frame_mul_mucud_U24_n_65,
      p_12 => send_frame_mul_mucud_U24_n_66,
      p_13 => send_frame_mul_mucud_U24_n_67,
      p_14 => send_frame_mul_mucud_U24_n_68,
      p_15 => send_frame_mul_mucud_U24_n_69,
      p_16 => send_frame_mul_mucud_U24_n_70,
      p_17 => send_frame_mul_mucud_U24_n_71,
      p_18 => send_frame_mul_mucud_U24_n_72,
      p_19 => send_frame_mul_mucud_U24_n_73,
      p_2(2) => send_frame_mul_mucud_U24_n_54,
      p_2(1) => send_frame_mul_mucud_U24_n_55,
      p_2(0) => send_frame_mul_mucud_U24_n_56,
      p_20 => send_frame_mul_mucud_U24_n_74,
      p_21 => send_frame_mul_mucud_U24_n_75,
      p_22 => send_frame_mul_mucud_U24_n_76,
      p_23 => send_frame_mul_mucud_U24_n_77,
      p_24 => send_frame_mul_mucud_U24_n_78,
      p_25 => send_frame_mul_mucud_U24_n_79,
      p_26 => send_frame_mul_mucud_U24_n_80,
      p_27 => send_frame_mul_mucud_U24_n_81,
      p_28(0) => \ap_CS_fsm_reg_n_1_[0]\,
      p_3 => send_frame_mul_mucud_U24_n_57,
      p_4 => send_frame_mul_mucud_U24_n_58,
      p_5 => send_frame_mul_mucud_U24_n_59,
      p_6 => send_frame_mul_mucud_U24_n_60,
      p_7 => send_frame_mul_mucud_U24_n_61,
      p_8 => send_frame_mul_mucud_U24_n_62,
      p_9 => send_frame_mul_mucud_U24_n_63,
      \tmp_1_reg_181_reg[0]\(30 downto 0) => low_1_reg_161(30 downto 0),
      \tmp_1_reg_181_reg[0]_0\(2) => \trunc_ln14_reg_176[30]_i_3_n_1\,
      \tmp_1_reg_181_reg[0]_0\(1) => \trunc_ln14_reg_176[30]_i_4_n_1\,
      \tmp_1_reg_181_reg[0]_0\(0) => \trunc_ln14_reg_176[30]_i_5_n_1\,
      \trunc_ln14_reg_176[23]_i_4\ => \trunc_ln14_reg_176[30]_i_35__7_n_1\,
      \trunc_ln14_reg_176[23]_i_4_0\ => \trunc_ln14_reg_176[3]_i_6_n_1\,
      \trunc_ln14_reg_176[27]_i_14__7\ => \trunc_ln14_reg_176[30]_i_36__7_n_1\,
      \trunc_ln14_reg_176[27]_i_14__7_0\ => \trunc_ln14_reg_176[3]_i_9__7_n_1\,
      \trunc_ln14_reg_176[27]_i_14__7_1\ => \trunc_ln14_reg_176[3]_i_8__7_n_1\,
      \trunc_ln14_reg_176[30]_i_4\ => \trunc_ln14_reg_176[30]_i_34__7_n_1\,
      \trunc_ln14_reg_176_reg[11]\(3) => \trunc_ln14_reg_176[11]_i_2_n_1\,
      \trunc_ln14_reg_176_reg[11]\(2) => \trunc_ln14_reg_176[11]_i_3_n_1\,
      \trunc_ln14_reg_176_reg[11]\(1) => \trunc_ln14_reg_176[11]_i_4_n_1\,
      \trunc_ln14_reg_176_reg[11]\(0) => \trunc_ln14_reg_176[11]_i_5_n_1\,
      \trunc_ln14_reg_176_reg[15]\(3) => \trunc_ln14_reg_176[15]_i_2_n_1\,
      \trunc_ln14_reg_176_reg[15]\(2) => \trunc_ln14_reg_176[15]_i_3_n_1\,
      \trunc_ln14_reg_176_reg[15]\(1) => \trunc_ln14_reg_176[15]_i_4_n_1\,
      \trunc_ln14_reg_176_reg[15]\(0) => \trunc_ln14_reg_176[15]_i_5_n_1\,
      \trunc_ln14_reg_176_reg[19]\(3) => \trunc_ln14_reg_176[19]_i_2_n_1\,
      \trunc_ln14_reg_176_reg[19]\(2) => \trunc_ln14_reg_176[19]_i_3_n_1\,
      \trunc_ln14_reg_176_reg[19]\(1) => \trunc_ln14_reg_176[19]_i_4_n_1\,
      \trunc_ln14_reg_176_reg[19]\(0) => \trunc_ln14_reg_176[19]_i_5_n_1\,
      \trunc_ln14_reg_176_reg[23]\(3) => \trunc_ln14_reg_176[23]_i_2_n_1\,
      \trunc_ln14_reg_176_reg[23]\(2) => \trunc_ln14_reg_176[23]_i_3_n_1\,
      \trunc_ln14_reg_176_reg[23]\(1) => \trunc_ln14_reg_176[23]_i_4_n_1\,
      \trunc_ln14_reg_176_reg[23]\(0) => \trunc_ln14_reg_176[23]_i_5_n_1\,
      \trunc_ln14_reg_176_reg[27]\(3) => \trunc_ln14_reg_176[27]_i_2_n_1\,
      \trunc_ln14_reg_176_reg[27]\(2) => \trunc_ln14_reg_176[27]_i_3_n_1\,
      \trunc_ln14_reg_176_reg[27]\(1) => \trunc_ln14_reg_176[27]_i_4_n_1\,
      \trunc_ln14_reg_176_reg[27]\(0) => \trunc_ln14_reg_176[27]_i_5_n_1\,
      \trunc_ln14_reg_176_reg[7]\(3) => \trunc_ln14_reg_176[7]_i_2_n_1\,
      \trunc_ln14_reg_176_reg[7]\(2) => \trunc_ln14_reg_176[7]_i_3_n_1\,
      \trunc_ln14_reg_176_reg[7]\(1) => \trunc_ln14_reg_176[7]_i_4_n_1\,
      \trunc_ln14_reg_176_reg[7]\(0) => \trunc_ln14_reg_176[7]_i_5_n_1\,
      zext_ln13_1_fu_95_p1(6) => zext_ln13_1_fu_95_p1(11),
      zext_ln13_1_fu_95_p1(5) => zext_ln13_1_fu_95_p1(9),
      zext_ln13_1_fu_95_p1(4) => zext_ln13_1_fu_95_p1(7),
      zext_ln13_1_fu_95_p1(3 downto 0) => zext_ln13_1_fu_95_p1(4 downto 1)
    );
send_frame_urem_3bkb_U23: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_21
     port map (
      D(9 downto 0) => D(9 downto 0),
      DI(0) => tmp_1_reg_181,
      Q(1) => \^ap_cs_fsm_reg[37]_0\(0),
      Q(0) => grp_random_int_gen_fu_295_rand_state_o_ap_vld,
      ap_clk => ap_clk,
      \ap_return_preg_reg[9]\(9 downto 0) => ap_return_preg(9 downto 0),
      ap_rst => ap_rst,
      \be_backoff_counter_reg[0]\ => \be_backoff_counter_reg[0]\,
      \be_backoff_counter_reg[1]\ => \^icmp_ln41_reg_681_reg[0]\,
      \be_backoff_counter_reg[1]_0\ => \be_backoff_counter_reg[1]\,
      \be_backoff_counter_reg[2]\ => \be_backoff_counter_reg[2]\,
      \be_backoff_counter_reg[3]\ => \be_backoff_counter_reg[3]\,
      \be_backoff_counter_reg[4]\ => \be_backoff_counter_reg[4]\,
      \be_backoff_counter_reg[5]\ => \be_backoff_counter_reg[5]\,
      \be_backoff_counter_reg[6]\ => \be_backoff_counter_reg[6]\,
      \be_backoff_counter_reg[7]\ => \be_backoff_counter_reg[7]\,
      \be_backoff_counter_reg[8]\ => \be_backoff_counter_reg[8]\,
      \be_backoff_counter_reg[9]\ => \be_backoff_counter_reg[9]\,
      \bk_backoff_counter_reg[0]\ => \bk_backoff_counter_reg[0]\,
      \bk_backoff_counter_reg[1]\ => \bk_backoff_counter_reg[1]\,
      \bk_backoff_counter_reg[2]\ => \bk_backoff_counter_reg[2]\,
      \bk_backoff_counter_reg[3]\ => \bk_backoff_counter_reg[3]\,
      \bk_backoff_counter_reg[4]\ => \bk_backoff_counter_reg[4]\,
      \bk_backoff_counter_reg[5]\ => \bk_backoff_counter_reg[5]\,
      \bk_backoff_counter_reg[6]\ => \bk_backoff_counter_reg[6]\,
      \bk_backoff_counter_reg[7]\ => \bk_backoff_counter_reg[7]\,
      \bk_backoff_counter_reg[8]\ => \bk_backoff_counter_reg[8]\,
      \bk_backoff_counter_reg[9]\ => \^medium_state_read_reg_735_reg[0]\,
      \bk_backoff_counter_reg[9]_0\ => \bk_backoff_counter_reg[9]\,
      \dividend0_reg[31]\(30 downto 0) => trunc_ln14_reg_176(30 downto 0),
      \divisor0_reg[0]\ => \divisor0_reg[0]_1\,
      \divisor0_reg[0]_0\ => \divisor0_reg[0]\,
      \divisor0_reg[0]_1\ => \divisor0_reg[0]_0\,
      \divisor0_reg[9]\(9 downto 0) => \divisor0_reg[9]\(9 downto 0),
      \divisor0_reg[9]_0\(9 downto 0) => \divisor0_reg[9]_0\(9 downto 0),
      \divisor0_reg[9]_1\(9 downto 0) => \divisor0_reg[9]_1\(9 downto 0),
      empty_34_reg_685 => empty_34_reg_685,
      grp_initial_edca_process_fu_240_be_backoff_counter_o(0) => grp_initial_edca_process_fu_240_be_backoff_counter_o(0),
      grp_initial_edca_process_fu_240_bk_backoff_counter_o(0) => grp_initial_edca_process_fu_240_bk_backoff_counter_o(0),
      grp_initial_edca_process_fu_240_vi_backoff_counter_o(0) => grp_initial_edca_process_fu_240_vi_backoff_counter_o(0),
      grp_initial_edca_process_fu_240_vo_backoff_counter_o(5 downto 0) => grp_initial_edca_process_fu_240_vo_backoff_counter_o(5 downto 0),
      grp_ma_unitdatax_request_fu_344_vo_backoff_counter(9 downto 0) => grp_ma_unitdatax_request_fu_344_vo_backoff_counter(9 downto 0),
      grp_phy_txend_confirm_fu_292_be_backoff_counter_o(0) => grp_phy_txend_confirm_fu_292_be_backoff_counter_o(0),
      grp_phy_txend_confirm_fu_292_bk_backoff_counter_o(0) => grp_phy_txend_confirm_fu_292_bk_backoff_counter_o(0),
      grp_phy_txend_confirm_fu_292_vi_backoff_counter_o(0) => grp_phy_txend_confirm_fu_292_vi_backoff_counter_o(0),
      grp_phy_txend_confirm_fu_292_vo_backoff_counter_o(5 downto 0) => grp_phy_txend_confirm_fu_292_vo_backoff_counter_o(5 downto 0),
      icmp_ln41_reg_681 => icmp_ln41_reg_681,
      \icmp_ln41_reg_681_reg[0]\ => \icmp_ln41_reg_681_reg[0]_0\,
      icmp_ln43_reg_731 => icmp_ln43_reg_731,
      icmp_ln56_reg_718 => icmp_ln56_reg_718,
      icmp_ln67_reg_689 => icmp_ln67_reg_689,
      icmp_ln69_reg_705 => icmp_ln69_reg_705,
      \icmp_ln69_reg_705_reg[0]\ => \^icmp_ln69_reg_705_reg[0]\,
      \medium_state_read_reg_735_reg[0]\ => \medium_state_read_reg_735_reg[0]_0\,
      \r_stage_reg[32]\ => \r_stage_reg[32]\,
      \remd_reg[9]\(9 downto 0) => \remd_reg[9]\(9 downto 0),
      \remd_reg[9]_0\(9 downto 0) => \remd_reg[9]_0\(9 downto 0),
      \remd_reg[9]_1\(9 downto 0) => \remd_reg[9]_1\(9 downto 0),
      \trunc_ln14_reg_176_reg[30]\(31 downto 0) => \trunc_ln14_reg_176_reg[30]_0\(31 downto 0),
      \vi_backoff_counter_reg[0]\ => \vi_backoff_counter_reg[0]\,
      \vi_backoff_counter_reg[1]\ => \vi_backoff_counter_reg[1]\,
      \vi_backoff_counter_reg[2]\ => \vi_backoff_counter_reg[2]\,
      \vi_backoff_counter_reg[3]\ => \vi_backoff_counter_reg[3]\,
      \vi_backoff_counter_reg[4]\ => \vi_backoff_counter_reg[4]\,
      \vi_backoff_counter_reg[5]\ => \vi_backoff_counter_reg[5]\,
      \vi_backoff_counter_reg[6]\ => \vi_backoff_counter_reg[6]\,
      \vi_backoff_counter_reg[7]\ => \vi_backoff_counter_reg[7]\,
      \vi_backoff_counter_reg[8]\ => \vi_backoff_counter_reg[8]\,
      \vi_backoff_counter_reg[9]\ => \^ap_cs_fsm_reg[3]_0\,
      \vi_backoff_counter_reg[9]_0\ => \vi_backoff_counter_reg[9]\,
      \vo_backoff_counter_reg[4]\ => \vo_backoff_counter_reg[4]\,
      \vo_backoff_counter_reg[5]\ => \vo_backoff_counter_reg[5]\,
      \vo_backoff_counter_reg[6]\ => \vo_backoff_counter_reg[6]\,
      \vo_backoff_counter_reg[7]\ => \vo_backoff_counter_reg[7]\,
      \vo_backoff_counter_reg[9]\ => \^medium_state_read_3_reg_701_reg[0]\,
      \vo_backoff_counter_reg[9]_0\ => \vo_backoff_counter_reg[9]\
    );
\seq_number[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEFEEEEEEEEE"
    )
        port map (
      I0 => \seq_number[11]_i_2_n_1\,
      I1 => \seq_number[11]_i_3_n_1\,
      I2 => \ap_CS_fsm[0]_i_2__0_n_1\,
      I3 => \seq_number_reg[0]_0\,
      I4 => \seq_number_reg[0]\,
      I5 => empty_15_reg_649,
      O => E(0)
    );
\seq_number[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => \seq_number[11]_i_6_n_1\,
      I1 => icmp_ln41_reg_681,
      I2 => icmp_ln56_reg_718,
      I3 => empty_34_reg_685,
      I4 => \seq_number_reg[0]\,
      O => \seq_number[11]_i_2_n_1\
    );
\seq_number[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \seq_number[11]_i_6_n_1\,
      I1 => \seq_number_reg[0]\,
      I2 => \vo_backoff_counter_reg[9]_1\,
      I3 => icmp_ln67_reg_689,
      I4 => icmp_ln80_reg_693,
      I5 => icmp_ln82_reg_697,
      O => \seq_number[11]_i_3_n_1\
    );
\seq_number[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm[0]_i_2__0_n_1\,
      I1 => empty_15_reg_649,
      O => \seq_number[11]_i_6_n_1\
    );
\tmp_1_reg_181_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => send_frame_mul_mucud_U24_n_53,
      Q => tmp_1_reg_181,
      R => '0'
    );
\trunc_ln14_reg_176[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9AA999"
    )
        port map (
      I0 => low_1_reg_161(11),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_79,
      I4 => send_frame_mul_mucud_U24_n_77,
      O => \trunc_ln14_reg_176[11]_i_2_n_1\
    );
\trunc_ln14_reg_176[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9AA999"
    )
        port map (
      I0 => low_1_reg_161(10),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_66,
      I4 => send_frame_mul_mucud_U24_n_68,
      O => \trunc_ln14_reg_176[11]_i_3_n_1\
    );
\trunc_ln14_reg_176[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9AA999"
    )
        port map (
      I0 => low_1_reg_161(9),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_21,
      I4 => send_frame_mul_mucud_U24_n_76,
      O => \trunc_ln14_reg_176[11]_i_4_n_1\
    );
\trunc_ln14_reg_176[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9AA999"
    )
        port map (
      I0 => low_1_reg_161(8),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_19,
      I4 => send_frame_mul_mucud_U24_n_67,
      O => \trunc_ln14_reg_176[11]_i_5_n_1\
    );
\trunc_ln14_reg_176[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6A5A6AA"
    )
        port map (
      I0 => low_1_reg_161(15),
      I1 => send_frame_mul_mucud_U24_n_58,
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => zext_ln13_1_fu_95_p1(3),
      I4 => send_frame_mul_mucud_U24_n_57,
      O => \trunc_ln14_reg_176[15]_i_2_n_1\
    );
\trunc_ln14_reg_176[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A999AA9A"
    )
        port map (
      I0 => low_1_reg_161(14),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_65,
      I4 => send_frame_mul_mucud_U24_n_71,
      O => \trunc_ln14_reg_176[15]_i_3_n_1\
    );
\trunc_ln14_reg_176[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9AA999"
    )
        port map (
      I0 => low_1_reg_161(13),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_78,
      I4 => send_frame_mul_mucud_U24_n_75,
      O => \trunc_ln14_reg_176[15]_i_4_n_1\
    );
\trunc_ln14_reg_176[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9AA999"
    )
        port map (
      I0 => low_1_reg_161(12),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_64,
      I4 => send_frame_mul_mucud_U24_n_69,
      O => \trunc_ln14_reg_176[15]_i_5_n_1\
    );
\trunc_ln14_reg_176[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555AA9A5555A59A"
    )
        port map (
      I0 => low_1_reg_161(19),
      I1 => send_frame_mul_mucud_U24_n_77,
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => zext_ln13_1_fu_95_p1(4),
      I4 => send_frame_mul_mucud_U24_n_62,
      I5 => send_frame_mul_mucud_U24_n_79,
      O => \trunc_ln14_reg_176[19]_i_2_n_1\
    );
\trunc_ln14_reg_176[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA95AA9AA595A59A"
    )
        port map (
      I0 => low_1_reg_161(18),
      I1 => send_frame_mul_mucud_U24_n_68,
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => zext_ln13_1_fu_95_p1(4),
      I4 => send_frame_mul_mucud_U24_n_72,
      I5 => send_frame_mul_mucud_U24_n_66,
      O => \trunc_ln14_reg_176[19]_i_3_n_1\
    );
\trunc_ln14_reg_176[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9A5A9AAA955A95A"
    )
        port map (
      I0 => low_1_reg_161(17),
      I1 => send_frame_mul_mucud_U24_n_21,
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => zext_ln13_1_fu_95_p1(4),
      I4 => send_frame_mul_mucud_U24_n_60,
      I5 => send_frame_mul_mucud_U24_n_76,
      O => \trunc_ln14_reg_176[19]_i_4_n_1\
    );
\trunc_ln14_reg_176[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA99A555AA99A5AA"
    )
        port map (
      I0 => low_1_reg_161(16),
      I1 => send_frame_mul_mucud_U24_n_67,
      I2 => send_frame_mul_mucud_U24_n_19,
      I3 => zext_ln13_1_fu_95_p1(4),
      I4 => zext_ln13_1_fu_95_p1(3),
      I5 => send_frame_mul_mucud_U24_n_70,
      O => \trunc_ln14_reg_176[19]_i_5_n_1\
    );
\trunc_ln14_reg_176[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65AA6AA"
    )
        port map (
      I0 => low_1_reg_161(23),
      I1 => send_frame_mul_mucud_U24_n_57,
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => zext_ln13_1_fu_95_p1(3),
      I4 => send_frame_mul_mucud_U24_n_58,
      O => \trunc_ln14_reg_176[23]_i_2_n_1\
    );
\trunc_ln14_reg_176[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6656666665566566"
    )
        port map (
      I0 => low_1_reg_161(22),
      I1 => send_frame_mul_mucud_U24_n_81,
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => zext_ln13_1_fu_95_p1(4),
      I4 => send_frame_mul_mucud_U24_n_71,
      I5 => send_frame_mul_mucud_U24_n_65,
      O => \trunc_ln14_reg_176[23]_i_3_n_1\
    );
\trunc_ln14_reg_176[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666656666556566"
    )
        port map (
      I0 => low_1_reg_161(21),
      I1 => send_frame_mul_mucud_U24_n_59,
      I2 => send_frame_mul_mucud_U24_n_78,
      I3 => zext_ln13_1_fu_95_p1(4),
      I4 => zext_ln13_1_fu_95_p1(3),
      I5 => send_frame_mul_mucud_U24_n_75,
      O => \trunc_ln14_reg_176[23]_i_4_n_1\
    );
\trunc_ln14_reg_176[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666656666556566"
    )
        port map (
      I0 => low_1_reg_161(20),
      I1 => send_frame_mul_mucud_U24_n_73,
      I2 => send_frame_mul_mucud_U24_n_64,
      I3 => zext_ln13_1_fu_95_p1(4),
      I4 => zext_ln13_1_fu_95_p1(3),
      I5 => send_frame_mul_mucud_U24_n_69,
      O => \trunc_ln14_reg_176[23]_i_5_n_1\
    );
\trunc_ln14_reg_176[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555AA9A55555A9A"
    )
        port map (
      I0 => low_1_reg_161(27),
      I1 => send_frame_mul_mucud_U24_n_77,
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => zext_ln13_1_fu_95_p1(3),
      I4 => send_frame_mul_mucud_U24_n_63,
      I5 => send_frame_mul_mucud_U24_n_79,
      O => \trunc_ln14_reg_176[27]_i_2_n_1\
    );
\trunc_ln14_reg_176[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9955A5AA99AAA5AA"
    )
        port map (
      I0 => low_1_reg_161(26),
      I1 => send_frame_mul_mucud_U24_n_66,
      I2 => send_frame_mul_mucud_U24_n_68,
      I3 => zext_ln13_1_fu_95_p1(4),
      I4 => zext_ln13_1_fu_95_p1(3),
      I5 => send_frame_mul_mucud_U24_n_72,
      O => \trunc_ln14_reg_176[27]_i_3_n_1\
    );
\trunc_ln14_reg_176[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9955A5AA99AAA5AA"
    )
        port map (
      I0 => low_1_reg_161(25),
      I1 => send_frame_mul_mucud_U24_n_21,
      I2 => send_frame_mul_mucud_U24_n_76,
      I3 => zext_ln13_1_fu_95_p1(4),
      I4 => zext_ln13_1_fu_95_p1(3),
      I5 => send_frame_mul_mucud_U24_n_60,
      O => \trunc_ln14_reg_176[27]_i_4_n_1\
    );
\trunc_ln14_reg_176[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9955A5AA99AAA5AA"
    )
        port map (
      I0 => low_1_reg_161(24),
      I1 => send_frame_mul_mucud_U24_n_19,
      I2 => send_frame_mul_mucud_U24_n_67,
      I3 => zext_ln13_1_fu_95_p1(4),
      I4 => zext_ln13_1_fu_95_p1(3),
      I5 => send_frame_mul_mucud_U24_n_70,
      O => \trunc_ln14_reg_176[27]_i_5_n_1\
    );
\trunc_ln14_reg_176[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555AA6A55555A6A"
    )
        port map (
      I0 => low_1_reg_161(30),
      I1 => send_frame_mul_mucud_U24_n_71,
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => zext_ln13_1_fu_95_p1(3),
      I4 => send_frame_mul_mucud_U24_n_80,
      I5 => send_frame_mul_mucud_U24_n_65,
      O => \trunc_ln14_reg_176[30]_i_3_n_1\
    );
\trunc_ln14_reg_176[30]_i_34__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(3),
      I1 => zext_ln13_1_fu_95_p1(4),
      O => \trunc_ln14_reg_176[30]_i_34__7_n_1\
    );
\trunc_ln14_reg_176[30]_i_35__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(1),
      I1 => zext_ln13_1_fu_95_p1(2),
      O => \trunc_ln14_reg_176[30]_i_35__7_n_1\
    );
\trunc_ln14_reg_176[30]_i_36__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(9),
      I1 => zext_ln13_1_fu_95_p1(11),
      I2 => zext_ln13_1_fu_95_p1(7),
      O => \trunc_ln14_reg_176[30]_i_36__7_n_1\
    );
\trunc_ln14_reg_176[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566666665556666"
    )
        port map (
      I0 => low_1_reg_161(29),
      I1 => send_frame_mul_mucud_U24_n_61,
      I2 => send_frame_mul_mucud_U24_n_78,
      I3 => zext_ln13_1_fu_95_p1(3),
      I4 => zext_ln13_1_fu_95_p1(4),
      I5 => send_frame_mul_mucud_U24_n_75,
      O => \trunc_ln14_reg_176[30]_i_4_n_1\
    );
\trunc_ln14_reg_176[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566666665556666"
    )
        port map (
      I0 => low_1_reg_161(28),
      I1 => send_frame_mul_mucud_U24_n_74,
      I2 => send_frame_mul_mucud_U24_n_64,
      I3 => zext_ln13_1_fu_95_p1(3),
      I4 => zext_ln13_1_fu_95_p1(4),
      I5 => send_frame_mul_mucud_U24_n_69,
      O => \trunc_ln14_reg_176[30]_i_5_n_1\
    );
\trunc_ln14_reg_176[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => low_1_reg_161(3),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_79,
      O => \trunc_ln14_reg_176[3]_i_2_n_1\
    );
\trunc_ln14_reg_176[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => low_1_reg_161(2),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_66,
      O => \trunc_ln14_reg_176[3]_i_3_n_1\
    );
\trunc_ln14_reg_176[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => low_1_reg_161(1),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_21,
      O => \trunc_ln14_reg_176[3]_i_4_n_1\
    );
\trunc_ln14_reg_176[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAA9A"
    )
        port map (
      I0 => low_1_reg_161(0),
      I1 => \trunc_ln14_reg_176[3]_i_6_n_1\,
      I2 => high_2_reg_166(0),
      I3 => send_frame_mul_mucud_U24_n_20,
      I4 => zext_ln13_1_fu_95_p1(2),
      I5 => zext_ln13_1_fu_95_p1(1),
      O => \trunc_ln14_reg_176[3]_i_5_n_1\
    );
\trunc_ln14_reg_176[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(3),
      I1 => zext_ln13_1_fu_95_p1(4),
      O => \trunc_ln14_reg_176[3]_i_6_n_1\
    );
\trunc_ln14_reg_176[3]_i_8__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(14),
      I1 => zext_ln13_1_fu_95_p1(13),
      I2 => zext_ln13_1_fu_95_p1(15),
      I3 => zext_ln13_1_fu_95_p1(5),
      O => \trunc_ln14_reg_176[3]_i_8__7_n_1\
    );
\trunc_ln14_reg_176[3]_i_9__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(12),
      I1 => zext_ln13_1_fu_95_p1(6),
      I2 => zext_ln13_1_fu_95_p1(10),
      I3 => zext_ln13_1_fu_95_p1(8),
      O => \trunc_ln14_reg_176[3]_i_9__7_n_1\
    );
\trunc_ln14_reg_176[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A9AA"
    )
        port map (
      I0 => low_1_reg_161(7),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_58,
      O => \trunc_ln14_reg_176[7]_i_2_n_1\
    );
\trunc_ln14_reg_176[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => low_1_reg_161(6),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_65,
      O => \trunc_ln14_reg_176[7]_i_3_n_1\
    );
\trunc_ln14_reg_176[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => low_1_reg_161(5),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_78,
      O => \trunc_ln14_reg_176[7]_i_4_n_1\
    );
\trunc_ln14_reg_176[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => low_1_reg_161(4),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_64,
      O => \trunc_ln14_reg_176[7]_i_5_n_1\
    );
\trunc_ln14_reg_176_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => send_frame_mul_mucud_U24_n_52,
      Q => trunc_ln14_reg_176(0),
      R => '0'
    );
\trunc_ln14_reg_176_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => send_frame_mul_mucud_U24_n_42,
      Q => trunc_ln14_reg_176(10),
      R => '0'
    );
\trunc_ln14_reg_176_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => send_frame_mul_mucud_U24_n_41,
      Q => trunc_ln14_reg_176(11),
      R => '0'
    );
\trunc_ln14_reg_176_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => send_frame_mul_mucud_U24_n_40,
      Q => trunc_ln14_reg_176(12),
      R => '0'
    );
\trunc_ln14_reg_176_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => send_frame_mul_mucud_U24_n_39,
      Q => trunc_ln14_reg_176(13),
      R => '0'
    );
\trunc_ln14_reg_176_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => send_frame_mul_mucud_U24_n_38,
      Q => trunc_ln14_reg_176(14),
      R => '0'
    );
\trunc_ln14_reg_176_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => send_frame_mul_mucud_U24_n_37,
      Q => trunc_ln14_reg_176(15),
      R => '0'
    );
\trunc_ln14_reg_176_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => send_frame_mul_mucud_U24_n_36,
      Q => trunc_ln14_reg_176(16),
      R => '0'
    );
\trunc_ln14_reg_176_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => send_frame_mul_mucud_U24_n_35,
      Q => trunc_ln14_reg_176(17),
      R => '0'
    );
\trunc_ln14_reg_176_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => send_frame_mul_mucud_U24_n_34,
      Q => trunc_ln14_reg_176(18),
      R => '0'
    );
\trunc_ln14_reg_176_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => send_frame_mul_mucud_U24_n_33,
      Q => trunc_ln14_reg_176(19),
      R => '0'
    );
\trunc_ln14_reg_176_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => send_frame_mul_mucud_U24_n_51,
      Q => trunc_ln14_reg_176(1),
      R => '0'
    );
\trunc_ln14_reg_176_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => send_frame_mul_mucud_U24_n_32,
      Q => trunc_ln14_reg_176(20),
      R => '0'
    );
\trunc_ln14_reg_176_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => send_frame_mul_mucud_U24_n_31,
      Q => trunc_ln14_reg_176(21),
      R => '0'
    );
\trunc_ln14_reg_176_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => send_frame_mul_mucud_U24_n_30,
      Q => trunc_ln14_reg_176(22),
      R => '0'
    );
\trunc_ln14_reg_176_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => send_frame_mul_mucud_U24_n_29,
      Q => trunc_ln14_reg_176(23),
      R => '0'
    );
\trunc_ln14_reg_176_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => send_frame_mul_mucud_U24_n_28,
      Q => trunc_ln14_reg_176(24),
      R => '0'
    );
\trunc_ln14_reg_176_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => send_frame_mul_mucud_U24_n_27,
      Q => trunc_ln14_reg_176(25),
      R => '0'
    );
\trunc_ln14_reg_176_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => send_frame_mul_mucud_U24_n_26,
      Q => trunc_ln14_reg_176(26),
      R => '0'
    );
\trunc_ln14_reg_176_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => send_frame_mul_mucud_U24_n_25,
      Q => trunc_ln14_reg_176(27),
      R => '0'
    );
\trunc_ln14_reg_176_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => send_frame_mul_mucud_U24_n_24,
      Q => trunc_ln14_reg_176(28),
      R => '0'
    );
\trunc_ln14_reg_176_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => send_frame_mul_mucud_U24_n_23,
      Q => trunc_ln14_reg_176(29),
      R => '0'
    );
\trunc_ln14_reg_176_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => send_frame_mul_mucud_U24_n_50,
      Q => trunc_ln14_reg_176(2),
      R => '0'
    );
\trunc_ln14_reg_176_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => send_frame_mul_mucud_U24_n_22,
      Q => trunc_ln14_reg_176(30),
      R => '0'
    );
\trunc_ln14_reg_176_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => send_frame_mul_mucud_U24_n_49,
      Q => trunc_ln14_reg_176(3),
      R => '0'
    );
\trunc_ln14_reg_176_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => send_frame_mul_mucud_U24_n_48,
      Q => trunc_ln14_reg_176(4),
      R => '0'
    );
\trunc_ln14_reg_176_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => send_frame_mul_mucud_U24_n_47,
      Q => trunc_ln14_reg_176(5),
      R => '0'
    );
\trunc_ln14_reg_176_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => send_frame_mul_mucud_U24_n_46,
      Q => trunc_ln14_reg_176(6),
      R => '0'
    );
\trunc_ln14_reg_176_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => send_frame_mul_mucud_U24_n_45,
      Q => trunc_ln14_reg_176(7),
      R => '0'
    );
\trunc_ln14_reg_176_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => send_frame_mul_mucud_U24_n_44,
      Q => trunc_ln14_reg_176(8),
      R => '0'
    );
\trunc_ln14_reg_176_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => send_frame_mul_mucud_U24_n_43,
      Q => trunc_ln14_reg_176(9),
      R => '0'
    );
\vi_backoff_counter[9]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000A8"
    )
        port map (
      I0 => \seq_number[11]_i_6_n_1\,
      I1 => \ap_CS_fsm_reg[3]_1\(3),
      I2 => \ap_CS_fsm_reg[3]_1\(1),
      I3 => \seq_number_reg[0]\,
      I4 => \^icmp_ln69_reg_705_reg[0]\,
      O => \^ap_cs_fsm_reg[3]_0\
    );
\vo_backoff_counter[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \vo_backoff_counter_reg[9]_0\,
      I1 => \vo_backoff_counter_reg[9]_1\,
      I2 => \seq_number_reg[0]\,
      I3 => \seq_number[11]_i_6_n_1\,
      I4 => \rand_state_reg[0]\,
      I5 => \vo_backoff_counter_reg[9]_2\,
      O => \^medium_state_read_3_reg_701_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_random_int_gen_32 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[8]_0\ : out STD_LOGIC;
    \icmp_ln286_reg_364_reg[0]\ : out STD_LOGIC;
    \available_spaces_be_reg[2]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[5]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \available_spaces_be_reg[2]_0\ : out STD_LOGIC;
    \available_spaces_be_reg[2]_1\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_initial_edca_process_fu_240_vi_backoff_counter_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rand_state_reg[0]\ : out STD_LOGIC;
    \rand_state_reg[1]\ : out STD_LOGIC;
    \rand_state_reg[2]\ : out STD_LOGIC;
    \rand_state_reg[3]\ : out STD_LOGIC;
    \rand_state_reg[4]\ : out STD_LOGIC;
    \rand_state_reg[5]\ : out STD_LOGIC;
    \rand_state_reg[6]\ : out STD_LOGIC;
    \rand_state_reg[7]\ : out STD_LOGIC;
    \rand_state_reg[8]\ : out STD_LOGIC;
    \rand_state_reg[9]\ : out STD_LOGIC;
    \rand_state_reg[10]\ : out STD_LOGIC;
    \rand_state_reg[11]\ : out STD_LOGIC;
    \rand_state_reg[12]\ : out STD_LOGIC;
    \rand_state_reg[13]\ : out STD_LOGIC;
    \rand_state_reg[14]\ : out STD_LOGIC;
    \rand_state_reg[15]\ : out STD_LOGIC;
    \rand_state_reg[16]\ : out STD_LOGIC;
    \rand_state_reg[17]\ : out STD_LOGIC;
    \rand_state_reg[18]\ : out STD_LOGIC;
    \rand_state_reg[19]\ : out STD_LOGIC;
    \rand_state_reg[20]\ : out STD_LOGIC;
    \rand_state_reg[21]\ : out STD_LOGIC;
    \rand_state_reg[22]\ : out STD_LOGIC;
    \rand_state_reg[23]\ : out STD_LOGIC;
    \rand_state_reg[24]\ : out STD_LOGIC;
    \rand_state_reg[25]\ : out STD_LOGIC;
    \rand_state_reg[26]\ : out STD_LOGIC;
    \rand_state_reg[27]\ : out STD_LOGIC;
    \rand_state_reg[28]\ : out STD_LOGIC;
    \rand_state_reg[29]\ : out STD_LOGIC;
    \rand_state_reg[30]\ : out STD_LOGIC;
    \rand_state_reg[31]\ : out STD_LOGIC;
    \vi_backoff_counter_reg[1]\ : out STD_LOGIC;
    \vi_backoff_counter_reg[2]\ : out STD_LOGIC;
    \vi_backoff_counter_reg[3]\ : out STD_LOGIC;
    \vi_backoff_counter_reg[4]\ : out STD_LOGIC;
    \vi_backoff_counter_reg[5]\ : out STD_LOGIC;
    \vi_backoff_counter_reg[6]\ : out STD_LOGIC;
    \vi_backoff_counter_reg[7]\ : out STD_LOGIC;
    \vi_backoff_counter_reg[8]\ : out STD_LOGIC;
    \vi_backoff_counter_reg[9]\ : out STD_LOGIC;
    grp_start_backoff_vi_fu_165_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[37]_0\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \r_stage_reg[32]\ : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    p : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[10]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    grp_start_backoff_vi_fu_165_ap_start_reg : in STD_LOGIC;
    icmp_ln286_reg_364 : in STD_LOGIC;
    available_spaces_be : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln286_reg_364_reg[0]_0\ : in STD_LOGIC;
    tmp_7_reg_360 : in STD_LOGIC;
    \vi_backoff_counter_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vi_backoff_counter_reg[0]_0\ : in STD_LOGIC;
    \vi_backoff_counter_reg[0]_1\ : in STD_LOGIC;
    \vi_backoff_counter_reg[0]_2\ : in STD_LOGIC;
    \be_backoff_counter_reg[0]\ : in STD_LOGIC;
    \be_backoff_counter_reg[0]_0\ : in STD_LOGIC;
    \be_backoff_counter_reg[0]_1\ : in STD_LOGIC;
    icmp_ln287_reg_368 : in STD_LOGIC;
    current_txop_holder_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \vi_backoff_counter[9]_i_7\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \rand_state[0]_i_4\ : in STD_LOGIC;
    \rand_state[0]_i_4_0\ : in STD_LOGIC;
    \rand_state[1]_i_4\ : in STD_LOGIC;
    \rand_state[2]_i_4\ : in STD_LOGIC;
    \rand_state[3]_i_4\ : in STD_LOGIC;
    \rand_state[4]_i_4\ : in STD_LOGIC;
    \rand_state[5]_i_4\ : in STD_LOGIC;
    \rand_state[6]_i_4\ : in STD_LOGIC;
    \rand_state[7]_i_4\ : in STD_LOGIC;
    \rand_state[8]_i_4\ : in STD_LOGIC;
    \rand_state[9]_i_4\ : in STD_LOGIC;
    \rand_state[10]_i_4\ : in STD_LOGIC;
    \rand_state[11]_i_4\ : in STD_LOGIC;
    \rand_state[12]_i_4\ : in STD_LOGIC;
    \rand_state[13]_i_4\ : in STD_LOGIC;
    \rand_state[14]_i_4\ : in STD_LOGIC;
    \rand_state[15]_i_4\ : in STD_LOGIC;
    \rand_state[16]_i_4\ : in STD_LOGIC;
    \rand_state[17]_i_4\ : in STD_LOGIC;
    \rand_state[18]_i_4\ : in STD_LOGIC;
    \rand_state[19]_i_4\ : in STD_LOGIC;
    \rand_state[20]_i_4\ : in STD_LOGIC;
    \rand_state[21]_i_4\ : in STD_LOGIC;
    \rand_state[22]_i_4\ : in STD_LOGIC;
    \rand_state[23]_i_4\ : in STD_LOGIC;
    \rand_state[24]_i_4\ : in STD_LOGIC;
    \rand_state[25]_i_4\ : in STD_LOGIC;
    \rand_state[26]_i_4\ : in STD_LOGIC;
    \rand_state[27]_i_4\ : in STD_LOGIC;
    \rand_state[28]_i_4\ : in STD_LOGIC;
    \rand_state[29]_i_4\ : in STD_LOGIC;
    \rand_state[30]_i_4\ : in STD_LOGIC;
    \rand_state[31]_i_9\ : in STD_LOGIC;
    \vi_backoff_counter_reg[0]_3\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_random_int_gen_fu_37_ap_start_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[7]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[10]_1\ : in STD_LOGIC;
    grp_start_backoff_be_fu_178_ap_start_reg0 : in STD_LOGIC;
    tmp_reg_348 : in STD_LOGIC;
    icmp_ln268_reg_352 : in STD_LOGIC;
    \divisor0_reg[9]\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_random_int_gen_32 : entity is "random_int_gen";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_random_int_gen_32;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_random_int_gen_32 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \add_ln13_fu_90_p2_carry__0_n_1\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__0_n_2\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__0_n_3\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__0_n_4\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__1_n_1\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__1_n_2\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__1_n_3\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__1_n_4\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__2_n_3\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__2_n_4\ : STD_LOGIC;
  signal add_ln13_fu_90_p2_carry_n_1 : STD_LOGIC;
  signal add_ln13_fu_90_p2_carry_n_2 : STD_LOGIC;
  signal add_ln13_fu_90_p2_carry_n_3 : STD_LOGIC;
  signal add_ln13_fu_90_p2_carry_n_4 : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2__1_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_3__0_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_4__0_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_5__0_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_6__0_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_7__0_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_8__0_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_3_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[10]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[11]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[12]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[13]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[14]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[15]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[16]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[17]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[18]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[19]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[20]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[21]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[22]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[23]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[24]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[25]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[26]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[27]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[28]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[29]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[30]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[31]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[32]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[33]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[34]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[35]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[36]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[3]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[4]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[5]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[6]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[7]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[8]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[9]\ : STD_LOGIC;
  signal \ap_CS_fsm_state2__0\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_block_state8_on_subcall_done : STD_LOGIC;
  signal ap_return_preg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^available_spaces_be_reg[2]_0\ : STD_LOGIC;
  signal grp_fu_144_p0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_random_int_gen_fu_37_ap_ready : STD_LOGIC;
  signal grp_start_backoff_vi_fu_165_ap_ready : STD_LOGIC;
  signal high_2_reg_166 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal low_1_reg_161 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \rand_state[31]_i_30_n_1\ : STD_LOGIC;
  signal \rand_state[31]_i_31_n_1\ : STD_LOGIC;
  signal remd : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal send_frame_mul_mucud_U24_n_19 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_20 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_21 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_22 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_23 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_24 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_25 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_26 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_27 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_28 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_29 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_30 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_31 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_32 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_33 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_34 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_35 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_36 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_37 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_38 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_39 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_40 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_41 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_42 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_43 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_44 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_45 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_46 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_47 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_48 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_49 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_50 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_51 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_52 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_53 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_54 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_55 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_56 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_57 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_58 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_59 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_60 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_61 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_62 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_63 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_64 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_65 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_66 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_67 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_68 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_69 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_70 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_71 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_72 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_73 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_74 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_75 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_76 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_77 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_78 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_79 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_80 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_81 : STD_LOGIC;
  signal tmp_1_reg_181 : STD_LOGIC;
  signal trunc_ln14_reg_176 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \trunc_ln14_reg_176[11]_i_2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[11]_i_3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[11]_i_4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[11]_i_5_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[15]_i_2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[15]_i_3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[15]_i_4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[15]_i_5_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[19]_i_2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[19]_i_3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[19]_i_4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[19]_i_5_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[23]_i_2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[23]_i_3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[23]_i_4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[23]_i_5_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[27]_i_2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[27]_i_3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[27]_i_4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[27]_i_5_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_34__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_35__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_36__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_5_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[3]_i_2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[3]_i_3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[3]_i_4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[3]_i_5_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[3]_i_7__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[3]_i_8__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[3]_i_9__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[7]_i_2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[7]_i_3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[7]_i_4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[7]_i_5_n_1\ : STD_LOGIC;
  signal trunc_ln1_reg_171 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \vi_backoff_counter[9]_i_4_n_1\ : STD_LOGIC;
  signal zext_ln13_1_fu_95_p1 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \NLW_add_ln13_fu_90_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln13_fu_90_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_low_1_fu_54_p2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_low_1_fu_54_p2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_low_1_fu_54_p2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_low_1_fu_54_p2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_low_1_fu_54_p2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_low_1_fu_54_p2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_low_1_fu_54_p2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_low_1_fu_54_p2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_low_1_fu_54_p2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_low_1_fu_54_p2_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal NLW_low_1_fu_54_p2_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__4\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \ap_CS_fsm[11]_i_1__3\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_1__3\ : label is "soft_lutpair93";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[17]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[18]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[19]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[20]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[21]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[22]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[23]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[24]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[25]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[26]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[27]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[28]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[29]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[30]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[31]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[32]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[33]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[34]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[35]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[36]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[37]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of \be_backoff_counter[9]_i_3\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of grp_random_int_gen_fu_37_ap_start_reg_i_1 : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of grp_start_backoff_vi_fu_165_ap_start_reg_i_2 : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \icmp_ln286_reg_364[0]_i_1\ : label is "soft_lutpair94";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of low_1_fu_54_p2 : label is "{SYNTH-12 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \trunc_ln14_reg_176[30]_i_35__0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \trunc_ln14_reg_176[3]_i_7__0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \vi_backoff_counter[9]_i_4\ : label is "soft_lutpair92";
begin
  Q(0) <= \^q\(0);
  \available_spaces_be_reg[2]_0\ <= \^available_spaces_be_reg[2]_0\;
add_ln13_fu_90_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln13_fu_90_p2_carry_n_1,
      CO(2) => add_ln13_fu_90_p2_carry_n_2,
      CO(1) => add_ln13_fu_90_p2_carry_n_3,
      CO(0) => add_ln13_fu_90_p2_carry_n_4,
      CYINIT => trunc_ln1_reg_171(0),
      DI(3) => '0',
      DI(2 downto 0) => trunc_ln1_reg_171(3 downto 1),
      O(3 downto 0) => zext_ln13_1_fu_95_p1(4 downto 1),
      S(3) => trunc_ln1_reg_171(4),
      S(2) => send_frame_mul_mucud_U24_n_20,
      S(1) => send_frame_mul_mucud_U24_n_21,
      S(0) => send_frame_mul_mucud_U24_n_22
    );
\add_ln13_fu_90_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln13_fu_90_p2_carry_n_1,
      CO(3) => \add_ln13_fu_90_p2_carry__0_n_1\,
      CO(2) => \add_ln13_fu_90_p2_carry__0_n_2\,
      CO(1) => \add_ln13_fu_90_p2_carry__0_n_3\,
      CO(0) => \add_ln13_fu_90_p2_carry__0_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => zext_ln13_1_fu_95_p1(8 downto 5),
      S(3 downto 0) => trunc_ln1_reg_171(8 downto 5)
    );
\add_ln13_fu_90_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln13_fu_90_p2_carry__0_n_1\,
      CO(3) => \add_ln13_fu_90_p2_carry__1_n_1\,
      CO(2) => \add_ln13_fu_90_p2_carry__1_n_2\,
      CO(1) => \add_ln13_fu_90_p2_carry__1_n_3\,
      CO(0) => \add_ln13_fu_90_p2_carry__1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => zext_ln13_1_fu_95_p1(12 downto 9),
      S(3 downto 0) => trunc_ln1_reg_171(12 downto 9)
    );
\add_ln13_fu_90_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln13_fu_90_p2_carry__1_n_1\,
      CO(3 downto 2) => \NLW_add_ln13_fu_90_p2_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln13_fu_90_p2_carry__2_n_3\,
      CO(0) => \add_ln13_fu_90_p2_carry__2_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_add_ln13_fu_90_p2_carry__2_O_UNCONNECTED\(3),
      O(2 downto 0) => zext_ln13_1_fu_95_p1(15 downto 13),
      S(3) => '0',
      S(2 downto 0) => trunc_ln1_reg_171(15 downto 13)
    );
\ap_CS_fsm[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555FF300000"
    )
        port map (
      I0 => grp_start_backoff_vi_fu_165_ap_start_reg,
      I1 => grp_random_int_gen_fu_37_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => grp_random_int_gen_fu_37_ap_ready,
      I4 => \ap_CS_fsm_reg[1]_0\(1),
      I5 => \ap_CS_fsm_reg[1]_0\(0),
      O => grp_start_backoff_vi_fu_165_ap_start_reg_reg(0)
    );
\ap_CS_fsm[0]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => grp_random_int_gen_fu_37_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => grp_random_int_gen_fu_37_ap_ready,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
        port map (
      I0 => \icmp_ln286_reg_364_reg[0]_0\,
      I1 => available_spaces_be(0),
      I2 => ap_block_state8_on_subcall_done,
      I3 => \ap_CS_fsm_reg[10]_1\,
      I4 => \ap_CS_fsm_reg[10]_0\(4),
      I5 => grp_start_backoff_be_fu_178_ap_start_reg0,
      O => D(2)
    );
\ap_CS_fsm[11]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \icmp_ln286_reg_364_reg[0]_0\,
      I1 => ap_block_state8_on_subcall_done,
      I2 => available_spaces_be(0),
      I3 => current_txop_holder_i(0),
      I4 => current_txop_holder_i(1),
      O => D(3)
    );
\ap_CS_fsm[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA8AAA8A8A"
    )
        port map (
      I0 => \ap_CS_fsm_reg[10]_0\(2),
      I1 => tmp_reg_348,
      I2 => icmp_ln268_reg_352,
      I3 => grp_start_backoff_vi_fu_165_ap_start_reg,
      I4 => \ap_CS_fsm_reg[1]_0\(0),
      I5 => grp_start_backoff_vi_fu_165_ap_ready,
      O => ap_block_state8_on_subcall_done
    );
\ap_CS_fsm[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA3333AAAAFF3F"
    )
        port map (
      I0 => grp_start_backoff_vi_fu_165_ap_start_reg,
      I1 => \ap_CS_fsm_reg[1]_0\(1),
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => grp_random_int_gen_fu_37_ap_start_reg,
      I4 => \ap_CS_fsm_reg[1]_0\(0),
      I5 => grp_random_int_gen_fu_37_ap_ready,
      O => grp_start_backoff_vi_fu_165_ap_start_reg_reg(1)
    );
\ap_CS_fsm[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2__1_n_1\,
      I1 => \ap_CS_fsm[1]_i_3__0_n_1\,
      I2 => \ap_CS_fsm[1]_i_4__0_n_1\,
      I3 => \ap_CS_fsm[1]_i_5__0_n_1\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[34]\,
      I1 => \ap_CS_fsm_reg_n_1_[35]\,
      I2 => \ap_CS_fsm_reg_n_1_[32]\,
      I3 => \ap_CS_fsm_reg_n_1_[33]\,
      I4 => grp_random_int_gen_fu_37_ap_ready,
      I5 => \ap_CS_fsm_reg_n_1_[36]\,
      O => \ap_CS_fsm[1]_i_2__1_n_1\
    );
\ap_CS_fsm[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[28]\,
      I1 => \ap_CS_fsm_reg_n_1_[29]\,
      I2 => \ap_CS_fsm_reg_n_1_[26]\,
      I3 => \ap_CS_fsm_reg_n_1_[27]\,
      I4 => \ap_CS_fsm_reg_n_1_[31]\,
      I5 => \ap_CS_fsm_reg_n_1_[30]\,
      O => \ap_CS_fsm[1]_i_3__0_n_1\
    );
\ap_CS_fsm[1]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[22]\,
      I1 => \ap_CS_fsm_reg_n_1_[23]\,
      I2 => \ap_CS_fsm_reg_n_1_[20]\,
      I3 => \ap_CS_fsm_reg_n_1_[21]\,
      I4 => \ap_CS_fsm_reg_n_1_[25]\,
      I5 => \ap_CS_fsm_reg_n_1_[24]\,
      O => \ap_CS_fsm[1]_i_4__0_n_1\
    );
\ap_CS_fsm[1]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_6__0_n_1\,
      I1 => \ap_CS_fsm[1]_i_7__0_n_1\,
      I2 => \ap_CS_fsm[1]_i_8__0_n_1\,
      I3 => \ap_CS_fsm_state2__0\,
      I4 => \ap_CS_fsm_reg_n_1_[0]\,
      I5 => grp_random_int_gen_fu_37_ap_start_reg,
      O => \ap_CS_fsm[1]_i_5__0_n_1\
    );
\ap_CS_fsm[1]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[10]\,
      I1 => \ap_CS_fsm_reg_n_1_[11]\,
      I2 => \ap_CS_fsm_reg_n_1_[8]\,
      I3 => \ap_CS_fsm_reg_n_1_[9]\,
      I4 => \ap_CS_fsm_reg_n_1_[13]\,
      I5 => \ap_CS_fsm_reg_n_1_[12]\,
      O => \ap_CS_fsm[1]_i_6__0_n_1\
    );
\ap_CS_fsm[1]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[16]\,
      I1 => \ap_CS_fsm_reg_n_1_[17]\,
      I2 => \ap_CS_fsm_reg_n_1_[14]\,
      I3 => \ap_CS_fsm_reg_n_1_[15]\,
      I4 => \ap_CS_fsm_reg_n_1_[19]\,
      I5 => \ap_CS_fsm_reg_n_1_[18]\,
      O => \ap_CS_fsm[1]_i_7__0_n_1\
    );
\ap_CS_fsm[1]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[4]\,
      I1 => \ap_CS_fsm_reg_n_1_[5]\,
      I2 => \^q\(0),
      I3 => \ap_CS_fsm_reg_n_1_[3]\,
      I4 => \ap_CS_fsm_reg_n_1_[7]\,
      I5 => \ap_CS_fsm_reg_n_1_[6]\,
      O => \ap_CS_fsm[1]_i_8__0_n_1\
    );
\ap_CS_fsm[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF444"
    )
        port map (
      I0 => \ap_CS_fsm_reg[7]_0\,
      I1 => \ap_CS_fsm_reg[10]_0\(0),
      I2 => \ap_CS_fsm[7]_i_3_n_1\,
      I3 => \ap_CS_fsm_reg[10]_0\(2),
      I4 => \ap_CS_fsm_reg[10]_0\(1),
      I5 => \ap_CS_fsm_reg[10]_0\(3),
      O => D(0)
    );
\ap_CS_fsm[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005100"
    )
        port map (
      I0 => grp_start_backoff_vi_fu_165_ap_ready,
      I1 => \ap_CS_fsm_reg[1]_0\(0),
      I2 => grp_start_backoff_vi_fu_165_ap_start_reg,
      I3 => icmp_ln268_reg_352,
      I4 => tmp_reg_348,
      O => \ap_CS_fsm[7]_i_3_n_1\
    );
\ap_CS_fsm[9]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04040400"
    )
        port map (
      I0 => \icmp_ln286_reg_364_reg[0]_0\,
      I1 => ap_block_state8_on_subcall_done,
      I2 => available_spaces_be(0),
      I3 => current_txop_holder_i(0),
      I4 => current_txop_holder_i(1),
      O => D(1)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_1_[0]\,
      S => ap_rst
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[9]\,
      Q => \ap_CS_fsm_reg_n_1_[10]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[10]\,
      Q => \ap_CS_fsm_reg_n_1_[11]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[11]\,
      Q => \ap_CS_fsm_reg_n_1_[12]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[12]\,
      Q => \ap_CS_fsm_reg_n_1_[13]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[13]\,
      Q => \ap_CS_fsm_reg_n_1_[14]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[14]\,
      Q => \ap_CS_fsm_reg_n_1_[15]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[15]\,
      Q => \ap_CS_fsm_reg_n_1_[16]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[16]\,
      Q => \ap_CS_fsm_reg_n_1_[17]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[17]\,
      Q => \ap_CS_fsm_reg_n_1_[18]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[18]\,
      Q => \ap_CS_fsm_reg_n_1_[19]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \ap_CS_fsm_state2__0\,
      R => ap_rst
    );
\ap_CS_fsm_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[19]\,
      Q => \ap_CS_fsm_reg_n_1_[20]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[20]\,
      Q => \ap_CS_fsm_reg_n_1_[21]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[21]\,
      Q => \ap_CS_fsm_reg_n_1_[22]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[22]\,
      Q => \ap_CS_fsm_reg_n_1_[23]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[23]\,
      Q => \ap_CS_fsm_reg_n_1_[24]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[24]\,
      Q => \ap_CS_fsm_reg_n_1_[25]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[25]\,
      Q => \ap_CS_fsm_reg_n_1_[26]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[26]\,
      Q => \ap_CS_fsm_reg_n_1_[27]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[27]\,
      Q => \ap_CS_fsm_reg_n_1_[28]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[28]\,
      Q => \ap_CS_fsm_reg_n_1_[29]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_state2__0\,
      Q => \^q\(0),
      R => ap_rst
    );
\ap_CS_fsm_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[29]\,
      Q => \ap_CS_fsm_reg_n_1_[30]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[30]\,
      Q => \ap_CS_fsm_reg_n_1_[31]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[31]\,
      Q => \ap_CS_fsm_reg_n_1_[32]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[32]\,
      Q => \ap_CS_fsm_reg_n_1_[33]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[33]\,
      Q => \ap_CS_fsm_reg_n_1_[34]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[34]\,
      Q => \ap_CS_fsm_reg_n_1_[35]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[35]\,
      Q => \ap_CS_fsm_reg_n_1_[36]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[36]\,
      Q => grp_random_int_gen_fu_37_ap_ready,
      R => ap_rst
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^q\(0),
      Q => \ap_CS_fsm_reg_n_1_[3]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[3]\,
      Q => \ap_CS_fsm_reg_n_1_[4]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[4]\,
      Q => \ap_CS_fsm_reg_n_1_[5]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[5]\,
      Q => \ap_CS_fsm_reg_n_1_[6]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[6]\,
      Q => \ap_CS_fsm_reg_n_1_[7]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[7]\,
      Q => \ap_CS_fsm_reg_n_1_[8]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[8]\,
      Q => \ap_CS_fsm_reg_n_1_[9]\,
      R => ap_rst
    );
\ap_return_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_37_ap_ready,
      D => remd(0),
      Q => ap_return_preg(0),
      R => ap_rst
    );
\ap_return_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_37_ap_ready,
      D => remd(1),
      Q => ap_return_preg(1),
      R => ap_rst
    );
\ap_return_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_37_ap_ready,
      D => remd(2),
      Q => ap_return_preg(2),
      R => ap_rst
    );
\ap_return_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_37_ap_ready,
      D => remd(3),
      Q => ap_return_preg(3),
      R => ap_rst
    );
\ap_return_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_37_ap_ready,
      D => remd(4),
      Q => ap_return_preg(4),
      R => ap_rst
    );
\ap_return_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_37_ap_ready,
      D => remd(5),
      Q => ap_return_preg(5),
      R => ap_rst
    );
\ap_return_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_37_ap_ready,
      D => remd(6),
      Q => ap_return_preg(6),
      R => ap_rst
    );
\ap_return_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_37_ap_ready,
      D => remd(7),
      Q => ap_return_preg(7),
      R => ap_rst
    );
\ap_return_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_37_ap_ready,
      D => remd(8),
      Q => ap_return_preg(8),
      R => ap_rst
    );
\ap_return_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_37_ap_ready,
      D => remd(9),
      Q => ap_return_preg(9),
      R => ap_rst
    );
\be_backoff_counter[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF2A"
    )
        port map (
      I0 => \vi_backoff_counter_reg[0]\(0),
      I1 => \^available_spaces_be_reg[2]_0\,
      I2 => \be_backoff_counter_reg[0]\,
      I3 => \be_backoff_counter_reg[0]_0\,
      I4 => \be_backoff_counter_reg[0]_1\,
      O => \ap_CS_fsm_reg[5]_1\(0)
    );
\be_backoff_counter[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => ap_block_state8_on_subcall_done,
      I1 => available_spaces_be(0),
      I2 => \icmp_ln286_reg_364_reg[0]_0\,
      O => \^available_spaces_be_reg[2]_0\
    );
grp_random_int_gen_fu_37_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5C0"
    )
        port map (
      I0 => grp_random_int_gen_fu_37_ap_ready,
      I1 => grp_start_backoff_vi_fu_165_ap_start_reg,
      I2 => \ap_CS_fsm_reg[1]_0\(0),
      I3 => grp_random_int_gen_fu_37_ap_start_reg,
      O => \ap_CS_fsm_reg[37]_0\
    );
grp_start_backoff_vi_fu_165_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFC"
    )
        port map (
      I0 => grp_start_backoff_vi_fu_165_ap_ready,
      I1 => \ap_CS_fsm_reg[10]_0\(3),
      I2 => \ap_CS_fsm_reg[10]_0\(1),
      I3 => grp_start_backoff_vi_fu_165_ap_start_reg,
      O => \ap_CS_fsm_reg[8]_0\
    );
grp_start_backoff_vi_fu_165_ap_start_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AE00"
    )
        port map (
      I0 => grp_random_int_gen_fu_37_ap_ready,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => grp_random_int_gen_fu_37_ap_start_reg,
      I3 => \ap_CS_fsm_reg[1]_0\(1),
      O => grp_start_backoff_vi_fu_165_ap_ready
    );
\icmp_ln286_reg_364[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8ABA"
    )
        port map (
      I0 => icmp_ln286_reg_364,
      I1 => available_spaces_be(0),
      I2 => ap_block_state8_on_subcall_done,
      I3 => \icmp_ln286_reg_364_reg[0]_0\,
      O => \icmp_ln286_reg_364_reg[0]\
    );
\icmp_ln287_reg_368[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB00FB00FB00FF04"
    )
        port map (
      I0 => \icmp_ln286_reg_364_reg[0]_0\,
      I1 => ap_block_state8_on_subcall_done,
      I2 => available_spaces_be(0),
      I3 => icmp_ln287_reg_368,
      I4 => current_txop_holder_i(1),
      I5 => current_txop_holder_i(0),
      O => \available_spaces_be_reg[2]_1\
    );
low_1_fu_54_p2: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 15) => B"000000000000000",
      A(14 downto 0) => p(14 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_low_1_fu_54_p2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"001011110010001111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_low_1_fu_54_p2_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_low_1_fu_54_p2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_low_1_fu_54_p2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ap_NS_fsm1,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_low_1_fu_54_p2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_low_1_fu_54_p2_OVERFLOW_UNCONNECTED,
      P(47 downto 31) => NLW_low_1_fu_54_p2_P_UNCONNECTED(47 downto 31),
      P(30 downto 0) => low_1_reg_161(30 downto 0),
      PATTERNBDETECT => NLW_low_1_fu_54_p2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_low_1_fu_54_p2_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_low_1_fu_54_p2_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_low_1_fu_54_p2_UNDERFLOW_UNCONNECTED
    );
\rand_state[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \rand_state[0]_i_4\,
      I1 => \rand_state[0]_i_4_0\,
      I2 => \rand_state[31]_i_30_n_1\,
      I3 => grp_fu_144_p0(0),
      I4 => \rand_state[31]_i_31_n_1\,
      I5 => p(0),
      O => \rand_state_reg[0]\
    );
\rand_state[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \rand_state[0]_i_4\,
      I1 => \rand_state[10]_i_4\,
      I2 => \rand_state[31]_i_30_n_1\,
      I3 => grp_fu_144_p0(10),
      I4 => \rand_state[31]_i_31_n_1\,
      I5 => p(10),
      O => \rand_state_reg[10]\
    );
\rand_state[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \rand_state[0]_i_4\,
      I1 => \rand_state[11]_i_4\,
      I2 => \rand_state[31]_i_30_n_1\,
      I3 => grp_fu_144_p0(11),
      I4 => \rand_state[31]_i_31_n_1\,
      I5 => p(11),
      O => \rand_state_reg[11]\
    );
\rand_state[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \rand_state[0]_i_4\,
      I1 => \rand_state[12]_i_4\,
      I2 => \rand_state[31]_i_30_n_1\,
      I3 => grp_fu_144_p0(12),
      I4 => \rand_state[31]_i_31_n_1\,
      I5 => p(12),
      O => \rand_state_reg[12]\
    );
\rand_state[13]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \rand_state[0]_i_4\,
      I1 => \rand_state[13]_i_4\,
      I2 => \rand_state[31]_i_30_n_1\,
      I3 => grp_fu_144_p0(13),
      I4 => \rand_state[31]_i_31_n_1\,
      I5 => p(13),
      O => \rand_state_reg[13]\
    );
\rand_state[14]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \rand_state[0]_i_4\,
      I1 => \rand_state[14]_i_4\,
      I2 => \rand_state[31]_i_30_n_1\,
      I3 => grp_fu_144_p0(14),
      I4 => \rand_state[31]_i_31_n_1\,
      I5 => p(14),
      O => \rand_state_reg[14]\
    );
\rand_state[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \rand_state[0]_i_4\,
      I1 => \rand_state[15]_i_4\,
      I2 => \rand_state[31]_i_30_n_1\,
      I3 => grp_fu_144_p0(15),
      I4 => \rand_state[31]_i_31_n_1\,
      I5 => p(15),
      O => \rand_state_reg[15]\
    );
\rand_state[16]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \rand_state[0]_i_4\,
      I1 => \rand_state[16]_i_4\,
      I2 => \rand_state[31]_i_30_n_1\,
      I3 => grp_fu_144_p0(16),
      I4 => \rand_state[31]_i_31_n_1\,
      I5 => p(16),
      O => \rand_state_reg[16]\
    );
\rand_state[17]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \rand_state[0]_i_4\,
      I1 => \rand_state[17]_i_4\,
      I2 => \rand_state[31]_i_30_n_1\,
      I3 => grp_fu_144_p0(17),
      I4 => \rand_state[31]_i_31_n_1\,
      I5 => p(17),
      O => \rand_state_reg[17]\
    );
\rand_state[18]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \rand_state[0]_i_4\,
      I1 => \rand_state[18]_i_4\,
      I2 => \rand_state[31]_i_30_n_1\,
      I3 => grp_fu_144_p0(18),
      I4 => \rand_state[31]_i_31_n_1\,
      I5 => p(18),
      O => \rand_state_reg[18]\
    );
\rand_state[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \rand_state[0]_i_4\,
      I1 => \rand_state[19]_i_4\,
      I2 => \rand_state[31]_i_30_n_1\,
      I3 => grp_fu_144_p0(19),
      I4 => \rand_state[31]_i_31_n_1\,
      I5 => p(19),
      O => \rand_state_reg[19]\
    );
\rand_state[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \rand_state[0]_i_4\,
      I1 => \rand_state[1]_i_4\,
      I2 => \rand_state[31]_i_30_n_1\,
      I3 => grp_fu_144_p0(1),
      I4 => \rand_state[31]_i_31_n_1\,
      I5 => p(1),
      O => \rand_state_reg[1]\
    );
\rand_state[20]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \rand_state[0]_i_4\,
      I1 => \rand_state[20]_i_4\,
      I2 => \rand_state[31]_i_30_n_1\,
      I3 => grp_fu_144_p0(20),
      I4 => \rand_state[31]_i_31_n_1\,
      I5 => p(20),
      O => \rand_state_reg[20]\
    );
\rand_state[21]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \rand_state[0]_i_4\,
      I1 => \rand_state[21]_i_4\,
      I2 => \rand_state[31]_i_30_n_1\,
      I3 => grp_fu_144_p0(21),
      I4 => \rand_state[31]_i_31_n_1\,
      I5 => p(21),
      O => \rand_state_reg[21]\
    );
\rand_state[22]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \rand_state[0]_i_4\,
      I1 => \rand_state[22]_i_4\,
      I2 => \rand_state[31]_i_30_n_1\,
      I3 => grp_fu_144_p0(22),
      I4 => \rand_state[31]_i_31_n_1\,
      I5 => p(22),
      O => \rand_state_reg[22]\
    );
\rand_state[23]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \rand_state[0]_i_4\,
      I1 => \rand_state[23]_i_4\,
      I2 => \rand_state[31]_i_30_n_1\,
      I3 => grp_fu_144_p0(23),
      I4 => \rand_state[31]_i_31_n_1\,
      I5 => p(23),
      O => \rand_state_reg[23]\
    );
\rand_state[24]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \rand_state[0]_i_4\,
      I1 => \rand_state[24]_i_4\,
      I2 => \rand_state[31]_i_30_n_1\,
      I3 => grp_fu_144_p0(24),
      I4 => \rand_state[31]_i_31_n_1\,
      I5 => p(24),
      O => \rand_state_reg[24]\
    );
\rand_state[25]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \rand_state[0]_i_4\,
      I1 => \rand_state[25]_i_4\,
      I2 => \rand_state[31]_i_30_n_1\,
      I3 => grp_fu_144_p0(25),
      I4 => \rand_state[31]_i_31_n_1\,
      I5 => p(25),
      O => \rand_state_reg[25]\
    );
\rand_state[26]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \rand_state[0]_i_4\,
      I1 => \rand_state[26]_i_4\,
      I2 => \rand_state[31]_i_30_n_1\,
      I3 => grp_fu_144_p0(26),
      I4 => \rand_state[31]_i_31_n_1\,
      I5 => p(26),
      O => \rand_state_reg[26]\
    );
\rand_state[27]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \rand_state[0]_i_4\,
      I1 => \rand_state[27]_i_4\,
      I2 => \rand_state[31]_i_30_n_1\,
      I3 => grp_fu_144_p0(27),
      I4 => \rand_state[31]_i_31_n_1\,
      I5 => p(27),
      O => \rand_state_reg[27]\
    );
\rand_state[28]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \rand_state[0]_i_4\,
      I1 => \rand_state[28]_i_4\,
      I2 => \rand_state[31]_i_30_n_1\,
      I3 => grp_fu_144_p0(28),
      I4 => \rand_state[31]_i_31_n_1\,
      I5 => p(28),
      O => \rand_state_reg[28]\
    );
\rand_state[29]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \rand_state[0]_i_4\,
      I1 => \rand_state[29]_i_4\,
      I2 => \rand_state[31]_i_30_n_1\,
      I3 => grp_fu_144_p0(29),
      I4 => \rand_state[31]_i_31_n_1\,
      I5 => p(29),
      O => \rand_state_reg[29]\
    );
\rand_state[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \rand_state[0]_i_4\,
      I1 => \rand_state[2]_i_4\,
      I2 => \rand_state[31]_i_30_n_1\,
      I3 => grp_fu_144_p0(2),
      I4 => \rand_state[31]_i_31_n_1\,
      I5 => p(2),
      O => \rand_state_reg[2]\
    );
\rand_state[30]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \rand_state[0]_i_4\,
      I1 => \rand_state[30]_i_4\,
      I2 => \rand_state[31]_i_30_n_1\,
      I3 => grp_fu_144_p0(30),
      I4 => \rand_state[31]_i_31_n_1\,
      I5 => p(30),
      O => \rand_state_reg[30]\
    );
\rand_state[31]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \rand_state[0]_i_4\,
      I1 => \rand_state[31]_i_9\,
      I2 => \rand_state[31]_i_30_n_1\,
      I3 => grp_fu_144_p0(31),
      I4 => \rand_state[31]_i_31_n_1\,
      I5 => p(31),
      O => \rand_state_reg[31]\
    );
\rand_state[31]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ap_CS_fsm_reg[10]_0\(2),
      I2 => tmp_reg_348,
      I3 => icmp_ln268_reg_352,
      O => \rand_state[31]_i_30_n_1\
    );
\rand_state[31]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]_0\(1),
      I1 => \^q\(0),
      O => \rand_state[31]_i_31_n_1\
    );
\rand_state[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \rand_state[0]_i_4\,
      I1 => \rand_state[3]_i_4\,
      I2 => \rand_state[31]_i_30_n_1\,
      I3 => grp_fu_144_p0(3),
      I4 => \rand_state[31]_i_31_n_1\,
      I5 => p(3),
      O => \rand_state_reg[3]\
    );
\rand_state[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \rand_state[0]_i_4\,
      I1 => \rand_state[4]_i_4\,
      I2 => \rand_state[31]_i_30_n_1\,
      I3 => grp_fu_144_p0(4),
      I4 => \rand_state[31]_i_31_n_1\,
      I5 => p(4),
      O => \rand_state_reg[4]\
    );
\rand_state[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \rand_state[0]_i_4\,
      I1 => \rand_state[5]_i_4\,
      I2 => \rand_state[31]_i_30_n_1\,
      I3 => grp_fu_144_p0(5),
      I4 => \rand_state[31]_i_31_n_1\,
      I5 => p(5),
      O => \rand_state_reg[5]\
    );
\rand_state[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \rand_state[0]_i_4\,
      I1 => \rand_state[6]_i_4\,
      I2 => \rand_state[31]_i_30_n_1\,
      I3 => grp_fu_144_p0(6),
      I4 => \rand_state[31]_i_31_n_1\,
      I5 => p(6),
      O => \rand_state_reg[6]\
    );
\rand_state[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \rand_state[0]_i_4\,
      I1 => \rand_state[7]_i_4\,
      I2 => \rand_state[31]_i_30_n_1\,
      I3 => grp_fu_144_p0(7),
      I4 => \rand_state[31]_i_31_n_1\,
      I5 => p(7),
      O => \rand_state_reg[7]\
    );
\rand_state[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \rand_state[0]_i_4\,
      I1 => \rand_state[8]_i_4\,
      I2 => \rand_state[31]_i_30_n_1\,
      I3 => grp_fu_144_p0(8),
      I4 => \rand_state[31]_i_31_n_1\,
      I5 => p(8),
      O => \rand_state_reg[8]\
    );
\rand_state[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \rand_state[0]_i_4\,
      I1 => \rand_state[9]_i_4\,
      I2 => \rand_state[31]_i_30_n_1\,
      I3 => grp_fu_144_p0(9),
      I4 => \rand_state[31]_i_31_n_1\,
      I5 => p(9),
      O => \rand_state_reg[9]\
    );
send_frame_mul_mucud_U24: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_33
     port map (
      D(30) => send_frame_mul_mucud_U24_n_50,
      D(29) => send_frame_mul_mucud_U24_n_51,
      D(28) => send_frame_mul_mucud_U24_n_52,
      D(27) => send_frame_mul_mucud_U24_n_53,
      D(26) => send_frame_mul_mucud_U24_n_54,
      D(25) => send_frame_mul_mucud_U24_n_55,
      D(24) => send_frame_mul_mucud_U24_n_56,
      D(23) => send_frame_mul_mucud_U24_n_57,
      D(22) => send_frame_mul_mucud_U24_n_58,
      D(21) => send_frame_mul_mucud_U24_n_59,
      D(20) => send_frame_mul_mucud_U24_n_60,
      D(19) => send_frame_mul_mucud_U24_n_61,
      D(18) => send_frame_mul_mucud_U24_n_62,
      D(17) => send_frame_mul_mucud_U24_n_63,
      D(16) => send_frame_mul_mucud_U24_n_64,
      D(15) => send_frame_mul_mucud_U24_n_65,
      D(14) => send_frame_mul_mucud_U24_n_66,
      D(13) => send_frame_mul_mucud_U24_n_67,
      D(12) => send_frame_mul_mucud_U24_n_68,
      D(11) => send_frame_mul_mucud_U24_n_69,
      D(10) => send_frame_mul_mucud_U24_n_70,
      D(9) => send_frame_mul_mucud_U24_n_71,
      D(8) => send_frame_mul_mucud_U24_n_72,
      D(7) => send_frame_mul_mucud_U24_n_73,
      D(6) => send_frame_mul_mucud_U24_n_74,
      D(5) => send_frame_mul_mucud_U24_n_75,
      D(4) => send_frame_mul_mucud_U24_n_76,
      D(3) => send_frame_mul_mucud_U24_n_77,
      D(2) => send_frame_mul_mucud_U24_n_78,
      D(1) => send_frame_mul_mucud_U24_n_79,
      D(0) => send_frame_mul_mucud_U24_n_80,
      O(0) => send_frame_mul_mucud_U24_n_81,
      P(16 downto 1) => trunc_ln1_reg_171(15 downto 0),
      P(0) => high_2_reg_166(0),
      Q(0) => \ap_CS_fsm_reg_n_1_[0]\,
      S(2) => send_frame_mul_mucud_U24_n_20,
      S(1) => send_frame_mul_mucud_U24_n_21,
      S(0) => send_frame_mul_mucud_U24_n_22,
      ap_NS_fsm1 => ap_NS_fsm1,
      ap_clk => ap_clk,
      grp_random_int_gen_fu_37_ap_start_reg => grp_random_int_gen_fu_37_ap_start_reg,
      \^p\ => send_frame_mul_mucud_U24_n_19,
      p_0 => send_frame_mul_mucud_U24_n_23,
      p_1 => send_frame_mul_mucud_U24_n_24,
      p_10 => send_frame_mul_mucud_U24_n_33,
      p_11 => send_frame_mul_mucud_U24_n_34,
      p_12 => send_frame_mul_mucud_U24_n_35,
      p_13 => send_frame_mul_mucud_U24_n_36,
      p_14 => send_frame_mul_mucud_U24_n_37,
      p_15 => send_frame_mul_mucud_U24_n_38,
      p_16 => send_frame_mul_mucud_U24_n_39,
      p_17 => send_frame_mul_mucud_U24_n_40,
      p_18 => send_frame_mul_mucud_U24_n_41,
      p_19 => send_frame_mul_mucud_U24_n_42,
      p_2 => send_frame_mul_mucud_U24_n_25,
      p_20 => send_frame_mul_mucud_U24_n_43,
      p_21 => send_frame_mul_mucud_U24_n_44,
      p_22 => send_frame_mul_mucud_U24_n_45,
      p_23 => send_frame_mul_mucud_U24_n_46,
      p_24 => send_frame_mul_mucud_U24_n_47,
      p_25 => send_frame_mul_mucud_U24_n_48,
      p_26 => send_frame_mul_mucud_U24_n_49,
      p_27(16 downto 0) => p(31 downto 15),
      p_3 => send_frame_mul_mucud_U24_n_26,
      p_4 => send_frame_mul_mucud_U24_n_27,
      p_5 => send_frame_mul_mucud_U24_n_28,
      p_6 => send_frame_mul_mucud_U24_n_29,
      p_7 => send_frame_mul_mucud_U24_n_30,
      p_8 => send_frame_mul_mucud_U24_n_31,
      p_9 => send_frame_mul_mucud_U24_n_32,
      \tmp_1_reg_181_reg[0]\(30 downto 0) => low_1_reg_161(30 downto 0),
      \tmp_1_reg_181_reg[0]_0\(2) => \trunc_ln14_reg_176[30]_i_3_n_1\,
      \tmp_1_reg_181_reg[0]_0\(1) => \trunc_ln14_reg_176[30]_i_4_n_1\,
      \tmp_1_reg_181_reg[0]_0\(0) => \trunc_ln14_reg_176[30]_i_5_n_1\,
      \trunc_ln14_reg_176[23]_i_4\ => \trunc_ln14_reg_176[30]_i_34__0_n_1\,
      \trunc_ln14_reg_176[23]_i_4_0\ => \trunc_ln14_reg_176[3]_i_7__0_n_1\,
      \trunc_ln14_reg_176[27]_i_14__0\ => \trunc_ln14_reg_176[3]_i_8__0_n_1\,
      \trunc_ln14_reg_176[27]_i_14__0_0\ => \trunc_ln14_reg_176[3]_i_9__0_n_1\,
      \trunc_ln14_reg_176[27]_i_14__0_1\ => \trunc_ln14_reg_176[30]_i_36__0_n_1\,
      \trunc_ln14_reg_176[30]_i_4\ => \trunc_ln14_reg_176[30]_i_35__0_n_1\,
      \trunc_ln14_reg_176_reg[11]\(3) => \trunc_ln14_reg_176[11]_i_2_n_1\,
      \trunc_ln14_reg_176_reg[11]\(2) => \trunc_ln14_reg_176[11]_i_3_n_1\,
      \trunc_ln14_reg_176_reg[11]\(1) => \trunc_ln14_reg_176[11]_i_4_n_1\,
      \trunc_ln14_reg_176_reg[11]\(0) => \trunc_ln14_reg_176[11]_i_5_n_1\,
      \trunc_ln14_reg_176_reg[15]\(3) => \trunc_ln14_reg_176[15]_i_2_n_1\,
      \trunc_ln14_reg_176_reg[15]\(2) => \trunc_ln14_reg_176[15]_i_3_n_1\,
      \trunc_ln14_reg_176_reg[15]\(1) => \trunc_ln14_reg_176[15]_i_4_n_1\,
      \trunc_ln14_reg_176_reg[15]\(0) => \trunc_ln14_reg_176[15]_i_5_n_1\,
      \trunc_ln14_reg_176_reg[19]\(3) => \trunc_ln14_reg_176[19]_i_2_n_1\,
      \trunc_ln14_reg_176_reg[19]\(2) => \trunc_ln14_reg_176[19]_i_3_n_1\,
      \trunc_ln14_reg_176_reg[19]\(1) => \trunc_ln14_reg_176[19]_i_4_n_1\,
      \trunc_ln14_reg_176_reg[19]\(0) => \trunc_ln14_reg_176[19]_i_5_n_1\,
      \trunc_ln14_reg_176_reg[23]\(3) => \trunc_ln14_reg_176[23]_i_2_n_1\,
      \trunc_ln14_reg_176_reg[23]\(2) => \trunc_ln14_reg_176[23]_i_3_n_1\,
      \trunc_ln14_reg_176_reg[23]\(1) => \trunc_ln14_reg_176[23]_i_4_n_1\,
      \trunc_ln14_reg_176_reg[23]\(0) => \trunc_ln14_reg_176[23]_i_5_n_1\,
      \trunc_ln14_reg_176_reg[27]\(3) => \trunc_ln14_reg_176[27]_i_2_n_1\,
      \trunc_ln14_reg_176_reg[27]\(2) => \trunc_ln14_reg_176[27]_i_3_n_1\,
      \trunc_ln14_reg_176_reg[27]\(1) => \trunc_ln14_reg_176[27]_i_4_n_1\,
      \trunc_ln14_reg_176_reg[27]\(0) => \trunc_ln14_reg_176[27]_i_5_n_1\,
      \trunc_ln14_reg_176_reg[3]\(3) => \trunc_ln14_reg_176[3]_i_2_n_1\,
      \trunc_ln14_reg_176_reg[3]\(2) => \trunc_ln14_reg_176[3]_i_3_n_1\,
      \trunc_ln14_reg_176_reg[3]\(1) => \trunc_ln14_reg_176[3]_i_4_n_1\,
      \trunc_ln14_reg_176_reg[3]\(0) => \trunc_ln14_reg_176[3]_i_5_n_1\,
      \trunc_ln14_reg_176_reg[7]\(3) => \trunc_ln14_reg_176[7]_i_2_n_1\,
      \trunc_ln14_reg_176_reg[7]\(2) => \trunc_ln14_reg_176[7]_i_3_n_1\,
      \trunc_ln14_reg_176_reg[7]\(1) => \trunc_ln14_reg_176[7]_i_4_n_1\,
      \trunc_ln14_reg_176_reg[7]\(0) => \trunc_ln14_reg_176[7]_i_5_n_1\,
      zext_ln13_1_fu_95_p1(6 downto 0) => zext_ln13_1_fu_95_p1(7 downto 1)
    );
send_frame_urem_3bkb_U23: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_34
     port map (
      D(31 downto 0) => grp_fu_144_p0(31 downto 0),
      DI(0) => tmp_1_reg_181,
      Q(1) => grp_random_int_gen_fu_37_ap_ready,
      Q(0) => \^q\(0),
      ap_clk => ap_clk,
      ap_return_preg(9 downto 0) => ap_return_preg(9 downto 0),
      ap_rst => ap_rst,
      \dividend0_reg[31]\(30 downto 0) => trunc_ln14_reg_176(30 downto 0),
      \divisor0_reg[9]\(8 downto 0) => \divisor0_reg[9]\(8 downto 0),
      grp_initial_edca_process_fu_240_vi_backoff_counter_o(0) => grp_initial_edca_process_fu_240_vi_backoff_counter_o(0),
      \r_stage_reg[32]\ => \r_stage_reg[32]\,
      \remd_reg[9]\(9 downto 0) => remd(9 downto 0),
      \vi_backoff_counter[9]_i_7\(9 downto 0) => \vi_backoff_counter[9]_i_7\(9 downto 0),
      \vi_backoff_counter_reg[0]\ => \vi_backoff_counter_reg[0]_0\,
      \vi_backoff_counter_reg[0]_0\ => \vi_backoff_counter[9]_i_4_n_1\,
      \vi_backoff_counter_reg[1]\ => \vi_backoff_counter_reg[1]\,
      \vi_backoff_counter_reg[2]\ => \vi_backoff_counter_reg[2]\,
      \vi_backoff_counter_reg[3]\ => \vi_backoff_counter_reg[3]\,
      \vi_backoff_counter_reg[4]\ => \vi_backoff_counter_reg[4]\,
      \vi_backoff_counter_reg[5]\ => \vi_backoff_counter_reg[5]\,
      \vi_backoff_counter_reg[6]\ => \vi_backoff_counter_reg[6]\,
      \vi_backoff_counter_reg[7]\ => \vi_backoff_counter_reg[7]\,
      \vi_backoff_counter_reg[8]\ => \vi_backoff_counter_reg[8]\,
      \vi_backoff_counter_reg[9]\ => \vi_backoff_counter_reg[9]\
    );
\tmp_1_reg_181_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_81,
      Q => tmp_1_reg_181,
      R => '0'
    );
\tmp_7_reg_360[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => available_spaces_be(0),
      I1 => ap_block_state8_on_subcall_done,
      I2 => tmp_7_reg_360,
      O => \available_spaces_be_reg[2]\
    );
\trunc_ln14_reg_176[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A6A9AA"
    )
        port map (
      I0 => low_1_reg_161(11),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_24,
      I4 => send_frame_mul_mucud_U24_n_34,
      O => \trunc_ln14_reg_176[11]_i_2_n_1\
    );
\trunc_ln14_reg_176[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A6A9AA"
    )
        port map (
      I0 => low_1_reg_161(10),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_40,
      I4 => send_frame_mul_mucud_U24_n_38,
      O => \trunc_ln14_reg_176[11]_i_3_n_1\
    );
\trunc_ln14_reg_176[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A6A9AA"
    )
        port map (
      I0 => low_1_reg_161(9),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_23,
      I4 => send_frame_mul_mucud_U24_n_35,
      O => \trunc_ln14_reg_176[11]_i_4_n_1\
    );
\trunc_ln14_reg_176[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A6A9AA"
    )
        port map (
      I0 => low_1_reg_161(8),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_36,
      I4 => send_frame_mul_mucud_U24_n_49,
      O => \trunc_ln14_reg_176[11]_i_5_n_1\
    );
\trunc_ln14_reg_176[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A6A9AA"
    )
        port map (
      I0 => low_1_reg_161(15),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_27,
      I4 => send_frame_mul_mucud_U24_n_26,
      O => \trunc_ln14_reg_176[15]_i_2_n_1\
    );
\trunc_ln14_reg_176[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A6A9AA"
    )
        port map (
      I0 => low_1_reg_161(14),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_46,
      I4 => send_frame_mul_mucud_U24_n_39,
      O => \trunc_ln14_reg_176[15]_i_3_n_1\
    );
\trunc_ln14_reg_176[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A6A9AA"
    )
        port map (
      I0 => low_1_reg_161(13),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_25,
      I4 => send_frame_mul_mucud_U24_n_33,
      O => \trunc_ln14_reg_176[15]_i_4_n_1\
    );
\trunc_ln14_reg_176[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A6A9AA"
    )
        port map (
      I0 => low_1_reg_161(12),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_41,
      I4 => send_frame_mul_mucud_U24_n_37,
      O => \trunc_ln14_reg_176[15]_i_5_n_1\
    );
\trunc_ln14_reg_176[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555596A655559AAA"
    )
        port map (
      I0 => low_1_reg_161(19),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_24,
      I4 => send_frame_mul_mucud_U24_n_31,
      I5 => send_frame_mul_mucud_U24_n_34,
      O => \trunc_ln14_reg_176[19]_i_2_n_1\
    );
\trunc_ln14_reg_176[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95A599A996A69AAA"
    )
        port map (
      I0 => low_1_reg_161(18),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_40,
      I4 => send_frame_mul_mucud_U24_n_38,
      I5 => send_frame_mul_mucud_U24_n_42,
      O => \trunc_ln14_reg_176[19]_i_3_n_1\
    );
\trunc_ln14_reg_176[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95A599A996A69AAA"
    )
        port map (
      I0 => low_1_reg_161(17),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_23,
      I4 => send_frame_mul_mucud_U24_n_35,
      I5 => send_frame_mul_mucud_U24_n_29,
      O => \trunc_ln14_reg_176[19]_i_4_n_1\
    );
\trunc_ln14_reg_176[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95A599A996A69AAA"
    )
        port map (
      I0 => low_1_reg_161(16),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_36,
      I4 => send_frame_mul_mucud_U24_n_49,
      I5 => send_frame_mul_mucud_U24_n_44,
      O => \trunc_ln14_reg_176[19]_i_5_n_1\
    );
\trunc_ln14_reg_176[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96A69AAA"
    )
        port map (
      I0 => low_1_reg_161(23),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_26,
      I4 => send_frame_mul_mucud_U24_n_27,
      O => \trunc_ln14_reg_176[23]_i_2_n_1\
    );
\trunc_ln14_reg_176[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555596A69AAA"
    )
        port map (
      I0 => low_1_reg_161(22),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_39,
      I4 => send_frame_mul_mucud_U24_n_46,
      I5 => send_frame_mul_mucud_U24_n_47,
      O => \trunc_ln14_reg_176[23]_i_3_n_1\
    );
\trunc_ln14_reg_176[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555596A69AAA"
    )
        port map (
      I0 => low_1_reg_161(21),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_25,
      I4 => send_frame_mul_mucud_U24_n_33,
      I5 => send_frame_mul_mucud_U24_n_28,
      O => \trunc_ln14_reg_176[23]_i_4_n_1\
    );
\trunc_ln14_reg_176[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555596A69AAA"
    )
        port map (
      I0 => low_1_reg_161(20),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_41,
      I4 => send_frame_mul_mucud_U24_n_37,
      I5 => send_frame_mul_mucud_U24_n_43,
      O => \trunc_ln14_reg_176[23]_i_5_n_1\
    );
\trunc_ln14_reg_176[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5656666655666666"
    )
        port map (
      I0 => low_1_reg_161(27),
      I1 => send_frame_mul_mucud_U24_n_32,
      I2 => send_frame_mul_mucud_U24_n_34,
      I3 => send_frame_mul_mucud_U24_n_24,
      I4 => zext_ln13_1_fu_95_p1(4),
      I5 => zext_ln13_1_fu_95_p1(3),
      O => \trunc_ln14_reg_176[27]_i_2_n_1\
    );
\trunc_ln14_reg_176[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"655A65AA6A5A6AAA"
    )
        port map (
      I0 => low_1_reg_161(26),
      I1 => send_frame_mul_mucud_U24_n_38,
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => zext_ln13_1_fu_95_p1(4),
      I4 => send_frame_mul_mucud_U24_n_42,
      I5 => send_frame_mul_mucud_U24_n_40,
      O => \trunc_ln14_reg_176[27]_i_3_n_1\
    );
\trunc_ln14_reg_176[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"655A65AA6A5A6AAA"
    )
        port map (
      I0 => low_1_reg_161(25),
      I1 => send_frame_mul_mucud_U24_n_35,
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => zext_ln13_1_fu_95_p1(4),
      I4 => send_frame_mul_mucud_U24_n_29,
      I5 => send_frame_mul_mucud_U24_n_23,
      O => \trunc_ln14_reg_176[27]_i_4_n_1\
    );
\trunc_ln14_reg_176[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56965A9A66A66AAA"
    )
        port map (
      I0 => low_1_reg_161(24),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_49,
      I4 => send_frame_mul_mucud_U24_n_44,
      I5 => send_frame_mul_mucud_U24_n_36,
      O => \trunc_ln14_reg_176[27]_i_5_n_1\
    );
\trunc_ln14_reg_176[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555A9A55556AAA"
    )
        port map (
      I0 => low_1_reg_161(30),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_39,
      I4 => send_frame_mul_mucud_U24_n_48,
      I5 => send_frame_mul_mucud_U24_n_46,
      O => \trunc_ln14_reg_176[30]_i_3_n_1\
    );
\trunc_ln14_reg_176[30]_i_34__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(2),
      I1 => zext_ln13_1_fu_95_p1(1),
      O => \trunc_ln14_reg_176[30]_i_34__0_n_1\
    );
\trunc_ln14_reg_176[30]_i_35__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(3),
      I1 => zext_ln13_1_fu_95_p1(4),
      O => \trunc_ln14_reg_176[30]_i_35__0_n_1\
    );
\trunc_ln14_reg_176[30]_i_36__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(7),
      I1 => zext_ln13_1_fu_95_p1(6),
      I2 => zext_ln13_1_fu_95_p1(5),
      O => \trunc_ln14_reg_176[30]_i_36__0_n_1\
    );
\trunc_ln14_reg_176[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555A9A55556AAA"
    )
        port map (
      I0 => low_1_reg_161(29),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_33,
      I4 => send_frame_mul_mucud_U24_n_30,
      I5 => send_frame_mul_mucud_U24_n_25,
      O => \trunc_ln14_reg_176[30]_i_4_n_1\
    );
\trunc_ln14_reg_176[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555A9A55556AAA"
    )
        port map (
      I0 => low_1_reg_161(28),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_37,
      I4 => send_frame_mul_mucud_U24_n_45,
      I5 => send_frame_mul_mucud_U24_n_41,
      O => \trunc_ln14_reg_176[30]_i_5_n_1\
    );
\trunc_ln14_reg_176[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A9AA"
    )
        port map (
      I0 => low_1_reg_161(3),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_34,
      O => \trunc_ln14_reg_176[3]_i_2_n_1\
    );
\trunc_ln14_reg_176[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A9AA"
    )
        port map (
      I0 => low_1_reg_161(2),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_38,
      O => \trunc_ln14_reg_176[3]_i_3_n_1\
    );
\trunc_ln14_reg_176[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A9AA"
    )
        port map (
      I0 => low_1_reg_161(1),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_35,
      O => \trunc_ln14_reg_176[3]_i_4_n_1\
    );
\trunc_ln14_reg_176[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA6AAAAAAAAAAAA"
    )
        port map (
      I0 => low_1_reg_161(0),
      I1 => high_2_reg_166(0),
      I2 => zext_ln13_1_fu_95_p1(2),
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => send_frame_mul_mucud_U24_n_19,
      I5 => \trunc_ln14_reg_176[3]_i_7__0_n_1\,
      O => \trunc_ln14_reg_176[3]_i_5_n_1\
    );
\trunc_ln14_reg_176[3]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(4),
      I1 => zext_ln13_1_fu_95_p1(3),
      O => \trunc_ln14_reg_176[3]_i_7__0_n_1\
    );
\trunc_ln14_reg_176[3]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(15),
      I1 => zext_ln13_1_fu_95_p1(14),
      I2 => zext_ln13_1_fu_95_p1(13),
      I3 => zext_ln13_1_fu_95_p1(12),
      O => \trunc_ln14_reg_176[3]_i_8__0_n_1\
    );
\trunc_ln14_reg_176[3]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(11),
      I1 => zext_ln13_1_fu_95_p1(10),
      I2 => zext_ln13_1_fu_95_p1(9),
      I3 => zext_ln13_1_fu_95_p1(8),
      O => \trunc_ln14_reg_176[3]_i_9__0_n_1\
    );
\trunc_ln14_reg_176[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA6"
    )
        port map (
      I0 => low_1_reg_161(7),
      I1 => send_frame_mul_mucud_U24_n_26,
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => zext_ln13_1_fu_95_p1(3),
      O => \trunc_ln14_reg_176[7]_i_2_n_1\
    );
\trunc_ln14_reg_176[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA6"
    )
        port map (
      I0 => low_1_reg_161(6),
      I1 => send_frame_mul_mucud_U24_n_39,
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => zext_ln13_1_fu_95_p1(3),
      O => \trunc_ln14_reg_176[7]_i_3_n_1\
    );
\trunc_ln14_reg_176[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA6"
    )
        port map (
      I0 => low_1_reg_161(5),
      I1 => send_frame_mul_mucud_U24_n_33,
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => zext_ln13_1_fu_95_p1(3),
      O => \trunc_ln14_reg_176[7]_i_4_n_1\
    );
\trunc_ln14_reg_176[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA6"
    )
        port map (
      I0 => low_1_reg_161(4),
      I1 => send_frame_mul_mucud_U24_n_37,
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => zext_ln13_1_fu_95_p1(3),
      O => \trunc_ln14_reg_176[7]_i_5_n_1\
    );
\trunc_ln14_reg_176_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_80,
      Q => trunc_ln14_reg_176(0),
      R => '0'
    );
\trunc_ln14_reg_176_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_70,
      Q => trunc_ln14_reg_176(10),
      R => '0'
    );
\trunc_ln14_reg_176_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_69,
      Q => trunc_ln14_reg_176(11),
      R => '0'
    );
\trunc_ln14_reg_176_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_68,
      Q => trunc_ln14_reg_176(12),
      R => '0'
    );
\trunc_ln14_reg_176_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_67,
      Q => trunc_ln14_reg_176(13),
      R => '0'
    );
\trunc_ln14_reg_176_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_66,
      Q => trunc_ln14_reg_176(14),
      R => '0'
    );
\trunc_ln14_reg_176_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_65,
      Q => trunc_ln14_reg_176(15),
      R => '0'
    );
\trunc_ln14_reg_176_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_64,
      Q => trunc_ln14_reg_176(16),
      R => '0'
    );
\trunc_ln14_reg_176_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_63,
      Q => trunc_ln14_reg_176(17),
      R => '0'
    );
\trunc_ln14_reg_176_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_62,
      Q => trunc_ln14_reg_176(18),
      R => '0'
    );
\trunc_ln14_reg_176_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_61,
      Q => trunc_ln14_reg_176(19),
      R => '0'
    );
\trunc_ln14_reg_176_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_79,
      Q => trunc_ln14_reg_176(1),
      R => '0'
    );
\trunc_ln14_reg_176_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_60,
      Q => trunc_ln14_reg_176(20),
      R => '0'
    );
\trunc_ln14_reg_176_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_59,
      Q => trunc_ln14_reg_176(21),
      R => '0'
    );
\trunc_ln14_reg_176_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_58,
      Q => trunc_ln14_reg_176(22),
      R => '0'
    );
\trunc_ln14_reg_176_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_57,
      Q => trunc_ln14_reg_176(23),
      R => '0'
    );
\trunc_ln14_reg_176_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_56,
      Q => trunc_ln14_reg_176(24),
      R => '0'
    );
\trunc_ln14_reg_176_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_55,
      Q => trunc_ln14_reg_176(25),
      R => '0'
    );
\trunc_ln14_reg_176_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_54,
      Q => trunc_ln14_reg_176(26),
      R => '0'
    );
\trunc_ln14_reg_176_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_53,
      Q => trunc_ln14_reg_176(27),
      R => '0'
    );
\trunc_ln14_reg_176_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_52,
      Q => trunc_ln14_reg_176(28),
      R => '0'
    );
\trunc_ln14_reg_176_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_51,
      Q => trunc_ln14_reg_176(29),
      R => '0'
    );
\trunc_ln14_reg_176_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_78,
      Q => trunc_ln14_reg_176(2),
      R => '0'
    );
\trunc_ln14_reg_176_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_50,
      Q => trunc_ln14_reg_176(30),
      R => '0'
    );
\trunc_ln14_reg_176_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_77,
      Q => trunc_ln14_reg_176(3),
      R => '0'
    );
\trunc_ln14_reg_176_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_76,
      Q => trunc_ln14_reg_176(4),
      R => '0'
    );
\trunc_ln14_reg_176_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_75,
      Q => trunc_ln14_reg_176(5),
      R => '0'
    );
\trunc_ln14_reg_176_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_74,
      Q => trunc_ln14_reg_176(6),
      R => '0'
    );
\trunc_ln14_reg_176_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_73,
      Q => trunc_ln14_reg_176(7),
      R => '0'
    );
\trunc_ln14_reg_176_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_72,
      Q => trunc_ln14_reg_176(8),
      R => '0'
    );
\trunc_ln14_reg_176_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_71,
      Q => trunc_ln14_reg_176(9),
      R => '0'
    );
\vi_backoff_counter[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF2A"
    )
        port map (
      I0 => \vi_backoff_counter_reg[0]\(0),
      I1 => \vi_backoff_counter_reg[0]_0\,
      I2 => \vi_backoff_counter[9]_i_4_n_1\,
      I3 => \vi_backoff_counter_reg[0]_1\,
      I4 => \vi_backoff_counter_reg[0]_2\,
      O => \ap_CS_fsm_reg[5]_0\(0)
    );
\vi_backoff_counter[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBFBFF"
    )
        port map (
      I0 => \vi_backoff_counter_reg[0]_3\,
      I1 => \ap_CS_fsm_reg[1]_0\(1),
      I2 => grp_random_int_gen_fu_37_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_1_[0]\,
      I4 => grp_random_int_gen_fu_37_ap_ready,
      O => \vi_backoff_counter[9]_i_4_n_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_random_int_gen_38 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[14]_0\ : out STD_LOGIC;
    current_txop_holder_i_0_sp_1 : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_0\ : out STD_LOGIC;
    current_txop_holder_i_1_sp_1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_initial_edca_process_fu_240_rand_state_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    grp_initial_edca_process_fu_240_bk_backoff_counter_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    \bk_backoff_counter_reg[1]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[2]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[3]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[4]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[5]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[6]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[7]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[8]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[9]\ : out STD_LOGIC;
    ap_NS_fsm118_out : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC;
    grp_start_backoff_bk_fu_191_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[37]_0\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \r_stage_reg[32]\ : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    p : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[16]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    grp_start_backoff_bk_fu_191_ap_start_reg : in STD_LOGIC;
    current_txop_holder_i : in STD_LOGIC_VECTOR ( 2 downto 0 );
    current_txop_holder_6_reg_384 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_fu_211_p2 : in STD_LOGIC;
    grp_start_tx_fu_119_ap_done : in STD_LOGIC;
    idle_waited_0_reg_109 : in STD_LOGIC;
    \rand_state_reg[0]\ : in STD_LOGIC;
    \rand_state_reg[0]_0\ : in STD_LOGIC;
    \rand_state_reg[1]\ : in STD_LOGIC;
    \rand_state_reg[1]_0\ : in STD_LOGIC;
    \rand_state_reg[2]\ : in STD_LOGIC;
    \rand_state_reg[2]_0\ : in STD_LOGIC;
    \rand_state_reg[3]\ : in STD_LOGIC;
    \rand_state_reg[3]_0\ : in STD_LOGIC;
    \rand_state_reg[4]\ : in STD_LOGIC;
    \rand_state_reg[4]_0\ : in STD_LOGIC;
    \rand_state_reg[5]\ : in STD_LOGIC;
    \rand_state_reg[5]_0\ : in STD_LOGIC;
    \rand_state_reg[6]\ : in STD_LOGIC;
    \rand_state_reg[6]_0\ : in STD_LOGIC;
    \rand_state_reg[7]\ : in STD_LOGIC;
    \rand_state_reg[7]_0\ : in STD_LOGIC;
    \rand_state_reg[8]\ : in STD_LOGIC;
    \rand_state_reg[8]_0\ : in STD_LOGIC;
    \rand_state_reg[9]\ : in STD_LOGIC;
    \rand_state_reg[9]_0\ : in STD_LOGIC;
    \rand_state_reg[10]\ : in STD_LOGIC;
    \rand_state_reg[10]_0\ : in STD_LOGIC;
    \rand_state_reg[11]\ : in STD_LOGIC;
    \rand_state_reg[11]_0\ : in STD_LOGIC;
    \rand_state_reg[12]\ : in STD_LOGIC;
    \rand_state_reg[12]_0\ : in STD_LOGIC;
    \rand_state_reg[13]\ : in STD_LOGIC;
    \rand_state_reg[13]_0\ : in STD_LOGIC;
    \rand_state_reg[14]\ : in STD_LOGIC;
    \rand_state_reg[14]_0\ : in STD_LOGIC;
    \rand_state_reg[15]\ : in STD_LOGIC;
    \rand_state_reg[15]_0\ : in STD_LOGIC;
    \rand_state_reg[16]\ : in STD_LOGIC;
    \rand_state_reg[16]_0\ : in STD_LOGIC;
    \rand_state_reg[17]\ : in STD_LOGIC;
    \rand_state_reg[17]_0\ : in STD_LOGIC;
    \rand_state_reg[18]\ : in STD_LOGIC;
    \rand_state_reg[18]_0\ : in STD_LOGIC;
    \rand_state_reg[19]\ : in STD_LOGIC;
    \rand_state_reg[19]_0\ : in STD_LOGIC;
    \rand_state_reg[20]\ : in STD_LOGIC;
    \rand_state_reg[20]_0\ : in STD_LOGIC;
    \rand_state_reg[21]\ : in STD_LOGIC;
    \rand_state_reg[21]_0\ : in STD_LOGIC;
    \rand_state_reg[22]\ : in STD_LOGIC;
    \rand_state_reg[22]_0\ : in STD_LOGIC;
    \rand_state_reg[23]\ : in STD_LOGIC;
    \rand_state_reg[23]_0\ : in STD_LOGIC;
    \rand_state_reg[24]\ : in STD_LOGIC;
    \rand_state_reg[24]_0\ : in STD_LOGIC;
    \rand_state_reg[25]\ : in STD_LOGIC;
    \rand_state_reg[25]_0\ : in STD_LOGIC;
    \rand_state_reg[26]\ : in STD_LOGIC;
    \rand_state_reg[26]_0\ : in STD_LOGIC;
    \rand_state_reg[27]\ : in STD_LOGIC;
    \rand_state_reg[27]_0\ : in STD_LOGIC;
    \rand_state_reg[28]\ : in STD_LOGIC;
    \rand_state_reg[28]_0\ : in STD_LOGIC;
    \rand_state_reg[29]\ : in STD_LOGIC;
    \rand_state_reg[29]_0\ : in STD_LOGIC;
    \rand_state_reg[30]\ : in STD_LOGIC;
    \rand_state_reg[30]_0\ : in STD_LOGIC;
    \rand_state_reg[31]\ : in STD_LOGIC;
    \rand_state_reg[31]_0\ : in STD_LOGIC;
    \bk_backoff_counter_reg[0]\ : in STD_LOGIC;
    \bk_backoff_counter[9]_i_7\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \bk_backoff_counter_reg[0]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_random_int_gen_fu_37_ap_start_reg : in STD_LOGIC;
    tmp_9_reg_372 : in STD_LOGIC;
    icmp_ln304_reg_376 : in STD_LOGIC;
    \divisor0_reg[9]\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_random_int_gen_38 : entity is "random_int_gen";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_random_int_gen_38;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_random_int_gen_38 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \add_ln13_fu_90_p2_carry__0_n_1\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__0_n_2\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__0_n_3\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__0_n_4\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__1_n_1\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__1_n_2\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__1_n_3\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__1_n_4\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__2_n_3\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__2_n_4\ : STD_LOGIC;
  signal add_ln13_fu_90_p2_carry_n_1 : STD_LOGIC;
  signal add_ln13_fu_90_p2_carry_n_2 : STD_LOGIC;
  signal add_ln13_fu_90_p2_carry_n_3 : STD_LOGIC;
  signal add_ln13_fu_90_p2_carry_n_4 : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2__3_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_3__2_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_4__2_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_5__2_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_6__2_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_7__2_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_8__2_n_1\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[13]_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[1]_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[2]_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[10]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[11]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[12]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[13]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[14]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[15]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[16]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[17]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[18]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[19]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[20]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[21]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[22]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[23]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[24]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[25]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[26]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[27]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[28]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[29]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[30]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[31]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[32]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[33]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[34]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[35]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[36]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[3]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[4]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[5]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[6]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[7]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[8]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[9]\ : STD_LOGIC;
  signal \ap_CS_fsm_state2__0\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_return_preg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal current_txop_holder_i_0_sn_1 : STD_LOGIC;
  signal current_txop_holder_i_1_sn_1 : STD_LOGIC;
  signal grp_fu_144_p0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_random_int_gen_fu_37_ap_ready : STD_LOGIC;
  signal grp_start_backoff_bk_fu_191_ap_ready : STD_LOGIC;
  signal high_2_reg_166 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal low_1_reg_161 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \rand_state[31]_i_24_n_1\ : STD_LOGIC;
  signal remd : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal send_frame_mul_mucud_U24_n_19 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_20 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_21 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_22 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_23 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_24 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_25 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_26 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_27 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_28 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_29 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_30 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_31 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_32 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_33 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_34 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_35 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_36 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_37 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_38 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_39 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_40 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_41 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_42 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_43 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_44 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_45 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_46 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_47 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_48 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_49 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_50 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_51 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_52 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_53 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_54 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_55 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_56 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_57 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_58 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_59 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_60 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_61 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_62 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_63 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_64 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_65 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_66 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_67 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_68 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_69 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_70 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_71 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_72 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_73 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_74 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_75 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_76 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_77 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_78 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_79 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_80 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_81 : STD_LOGIC;
  signal tmp_1_reg_181 : STD_LOGIC;
  signal trunc_ln14_reg_176 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \trunc_ln14_reg_176[11]_i_2__1_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[11]_i_3__1_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[11]_i_4__1_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[11]_i_5__1_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[15]_i_2__1_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[15]_i_3__1_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[15]_i_4__1_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[15]_i_5__1_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[19]_i_2__1_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[19]_i_3__1_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[19]_i_4__1_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[19]_i_5__1_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[23]_i_2__1_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[23]_i_3__1_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[23]_i_4__1_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[23]_i_5__1_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[27]_i_2__1_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[27]_i_3__1_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[27]_i_4__1_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[27]_i_5__1_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_34__2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_35__2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_36__2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_3__1_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_4__1_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_5__1_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[3]_i_2__1_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[3]_i_3__1_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[3]_i_4__1_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[3]_i_5__1_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[3]_i_7__2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[3]_i_8__2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[3]_i_9__2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[7]_i_2__1_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[7]_i_3__1_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[7]_i_4__1_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[7]_i_5__1_n_1\ : STD_LOGIC;
  signal trunc_ln1_reg_171 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal zext_ln13_1_fu_95_p1 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \NLW_add_ln13_fu_90_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln13_fu_90_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_low_1_fu_54_p2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_low_1_fu_54_p2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_low_1_fu_54_p2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_low_1_fu_54_p2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_low_1_fu_54_p2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_low_1_fu_54_p2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_low_1_fu_54_p2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_low_1_fu_54_p2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_low_1_fu_54_p2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_low_1_fu_54_p2_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal NLW_low_1_fu_54_p2_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__8\ : label is "soft_lutpair72";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[17]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[18]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[19]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[20]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[21]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[22]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[23]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[24]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[25]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[26]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[27]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[28]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[29]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[30]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[31]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[32]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[33]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[34]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[35]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[36]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[37]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of \bk_backoff_counter[9]_i_5\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \current_txop_holder_6_reg_384[0]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \grp_random_int_gen_fu_37_ap_start_reg_i_1__1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of grp_start_backoff_bk_fu_191_ap_start_reg_i_2 : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of grp_start_tx_fu_119_ap_start_reg_i_2 : label is "soft_lutpair71";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of low_1_fu_54_p2 : label is "{SYNTH-12 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \trunc_ln14_reg_176[30]_i_35__2\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \trunc_ln14_reg_176[3]_i_7__2\ : label is "soft_lutpair73";
begin
  Q(0) <= \^q\(0);
  \ap_CS_fsm_reg[13]_0\ <= \^ap_cs_fsm_reg[13]_0\;
  \ap_CS_fsm_reg[1]_0\ <= \^ap_cs_fsm_reg[1]_0\;
  \ap_CS_fsm_reg[2]_0\ <= \^ap_cs_fsm_reg[2]_0\;
  current_txop_holder_i_0_sp_1 <= current_txop_holder_i_0_sn_1;
  current_txop_holder_i_1_sp_1 <= current_txop_holder_i_1_sn_1;
add_ln13_fu_90_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln13_fu_90_p2_carry_n_1,
      CO(2) => add_ln13_fu_90_p2_carry_n_2,
      CO(1) => add_ln13_fu_90_p2_carry_n_3,
      CO(0) => add_ln13_fu_90_p2_carry_n_4,
      CYINIT => trunc_ln1_reg_171(0),
      DI(3) => '0',
      DI(2 downto 0) => trunc_ln1_reg_171(3 downto 1),
      O(3 downto 0) => zext_ln13_1_fu_95_p1(4 downto 1),
      S(3) => trunc_ln1_reg_171(4),
      S(2) => send_frame_mul_mucud_U24_n_20,
      S(1) => send_frame_mul_mucud_U24_n_21,
      S(0) => send_frame_mul_mucud_U24_n_22
    );
\add_ln13_fu_90_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln13_fu_90_p2_carry_n_1,
      CO(3) => \add_ln13_fu_90_p2_carry__0_n_1\,
      CO(2) => \add_ln13_fu_90_p2_carry__0_n_2\,
      CO(1) => \add_ln13_fu_90_p2_carry__0_n_3\,
      CO(0) => \add_ln13_fu_90_p2_carry__0_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => zext_ln13_1_fu_95_p1(8 downto 5),
      S(3 downto 0) => trunc_ln1_reg_171(8 downto 5)
    );
\add_ln13_fu_90_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln13_fu_90_p2_carry__0_n_1\,
      CO(3) => \add_ln13_fu_90_p2_carry__1_n_1\,
      CO(2) => \add_ln13_fu_90_p2_carry__1_n_2\,
      CO(1) => \add_ln13_fu_90_p2_carry__1_n_3\,
      CO(0) => \add_ln13_fu_90_p2_carry__1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => zext_ln13_1_fu_95_p1(12 downto 9),
      S(3 downto 0) => trunc_ln1_reg_171(12 downto 9)
    );
\add_ln13_fu_90_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln13_fu_90_p2_carry__1_n_1\,
      CO(3 downto 2) => \NLW_add_ln13_fu_90_p2_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln13_fu_90_p2_carry__2_n_3\,
      CO(0) => \add_ln13_fu_90_p2_carry__2_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_add_ln13_fu_90_p2_carry__2_O_UNCONNECTED\(3),
      O(2 downto 0) => zext_ln13_1_fu_95_p1(15 downto 13),
      S(3) => '0',
      S(2 downto 0) => trunc_ln1_reg_171(15 downto 13)
    );
\ap_CS_fsm[0]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555FF300000"
    )
        port map (
      I0 => grp_start_backoff_bk_fu_191_ap_start_reg,
      I1 => grp_random_int_gen_fu_37_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => grp_random_int_gen_fu_37_ap_ready,
      I4 => \ap_CS_fsm_reg[1]_1\(1),
      I5 => \ap_CS_fsm_reg[1]_1\(0),
      O => grp_start_backoff_bk_fu_191_ap_start_reg_reg(0)
    );
\ap_CS_fsm[0]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => grp_random_int_gen_fu_37_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => grp_random_int_gen_fu_37_ap_ready,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005100"
    )
        port map (
      I0 => grp_start_backoff_bk_fu_191_ap_ready,
      I1 => \ap_CS_fsm_reg[1]_1\(0),
      I2 => grp_start_backoff_bk_fu_191_ap_start_reg,
      I3 => icmp_ln304_reg_376,
      I4 => tmp_9_reg_372,
      O => \ap_CS_fsm_reg[0]_0\
    );
\ap_CS_fsm[16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F44FFFF4F444444"
    )
        port map (
      I0 => grp_fu_211_p2,
      I1 => \^ap_cs_fsm_reg[13]_0\,
      I2 => grp_start_tx_fu_119_ap_done,
      I3 => \ap_CS_fsm_reg[16]_0\(4),
      I4 => idle_waited_0_reg_109,
      I5 => \ap_CS_fsm_reg[16]_0\(0),
      O => D(0)
    );
\ap_CS_fsm[16]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA8AAA8A8A"
    )
        port map (
      I0 => \ap_CS_fsm_reg[16]_0\(2),
      I1 => tmp_9_reg_372,
      I2 => icmp_ln304_reg_376,
      I3 => grp_start_backoff_bk_fu_191_ap_start_reg,
      I4 => \ap_CS_fsm_reg[1]_1\(0),
      I5 => grp_start_backoff_bk_fu_191_ap_ready,
      O => \^ap_cs_fsm_reg[13]_0\
    );
\ap_CS_fsm[1]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA3333AAAAFF3F"
    )
        port map (
      I0 => grp_start_backoff_bk_fu_191_ap_start_reg,
      I1 => \ap_CS_fsm_reg[1]_1\(1),
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => grp_random_int_gen_fu_37_ap_start_reg,
      I4 => \ap_CS_fsm_reg[1]_1\(0),
      I5 => grp_random_int_gen_fu_37_ap_ready,
      O => grp_start_backoff_bk_fu_191_ap_start_reg_reg(1)
    );
\ap_CS_fsm[1]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2__3_n_1\,
      I1 => \ap_CS_fsm[1]_i_3__2_n_1\,
      I2 => \ap_CS_fsm[1]_i_4__2_n_1\,
      I3 => \ap_CS_fsm[1]_i_5__2_n_1\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[34]\,
      I1 => \ap_CS_fsm_reg_n_1_[35]\,
      I2 => \ap_CS_fsm_reg_n_1_[32]\,
      I3 => \ap_CS_fsm_reg_n_1_[33]\,
      I4 => grp_random_int_gen_fu_37_ap_ready,
      I5 => \ap_CS_fsm_reg_n_1_[36]\,
      O => \ap_CS_fsm[1]_i_2__3_n_1\
    );
\ap_CS_fsm[1]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[28]\,
      I1 => \ap_CS_fsm_reg_n_1_[29]\,
      I2 => \ap_CS_fsm_reg_n_1_[26]\,
      I3 => \ap_CS_fsm_reg_n_1_[27]\,
      I4 => \ap_CS_fsm_reg_n_1_[31]\,
      I5 => \ap_CS_fsm_reg_n_1_[30]\,
      O => \ap_CS_fsm[1]_i_3__2_n_1\
    );
\ap_CS_fsm[1]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[22]\,
      I1 => \ap_CS_fsm_reg_n_1_[23]\,
      I2 => \ap_CS_fsm_reg_n_1_[20]\,
      I3 => \ap_CS_fsm_reg_n_1_[21]\,
      I4 => \ap_CS_fsm_reg_n_1_[25]\,
      I5 => \ap_CS_fsm_reg_n_1_[24]\,
      O => \ap_CS_fsm[1]_i_4__2_n_1\
    );
\ap_CS_fsm[1]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_6__2_n_1\,
      I1 => \ap_CS_fsm[1]_i_7__2_n_1\,
      I2 => \ap_CS_fsm[1]_i_8__2_n_1\,
      I3 => \ap_CS_fsm_state2__0\,
      I4 => \ap_CS_fsm_reg_n_1_[0]\,
      I5 => grp_random_int_gen_fu_37_ap_start_reg,
      O => \ap_CS_fsm[1]_i_5__2_n_1\
    );
\ap_CS_fsm[1]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[10]\,
      I1 => \ap_CS_fsm_reg_n_1_[11]\,
      I2 => \ap_CS_fsm_reg_n_1_[8]\,
      I3 => \ap_CS_fsm_reg_n_1_[9]\,
      I4 => \ap_CS_fsm_reg_n_1_[13]\,
      I5 => \ap_CS_fsm_reg_n_1_[12]\,
      O => \ap_CS_fsm[1]_i_6__2_n_1\
    );
\ap_CS_fsm[1]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[16]\,
      I1 => \ap_CS_fsm_reg_n_1_[17]\,
      I2 => \ap_CS_fsm_reg_n_1_[14]\,
      I3 => \ap_CS_fsm_reg_n_1_[15]\,
      I4 => \ap_CS_fsm_reg_n_1_[19]\,
      I5 => \ap_CS_fsm_reg_n_1_[18]\,
      O => \ap_CS_fsm[1]_i_7__2_n_1\
    );
\ap_CS_fsm[1]_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[4]\,
      I1 => \ap_CS_fsm_reg_n_1_[5]\,
      I2 => \^q\(0),
      I3 => \ap_CS_fsm_reg_n_1_[3]\,
      I4 => \ap_CS_fsm_reg_n_1_[7]\,
      I5 => \ap_CS_fsm_reg_n_1_[6]\,
      O => \ap_CS_fsm[1]_i_8__2_n_1\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_1_[0]\,
      S => ap_rst
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[9]\,
      Q => \ap_CS_fsm_reg_n_1_[10]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[10]\,
      Q => \ap_CS_fsm_reg_n_1_[11]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[11]\,
      Q => \ap_CS_fsm_reg_n_1_[12]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[12]\,
      Q => \ap_CS_fsm_reg_n_1_[13]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[13]\,
      Q => \ap_CS_fsm_reg_n_1_[14]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[14]\,
      Q => \ap_CS_fsm_reg_n_1_[15]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[15]\,
      Q => \ap_CS_fsm_reg_n_1_[16]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[16]\,
      Q => \ap_CS_fsm_reg_n_1_[17]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[17]\,
      Q => \ap_CS_fsm_reg_n_1_[18]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[18]\,
      Q => \ap_CS_fsm_reg_n_1_[19]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \ap_CS_fsm_state2__0\,
      R => ap_rst
    );
\ap_CS_fsm_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[19]\,
      Q => \ap_CS_fsm_reg_n_1_[20]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[20]\,
      Q => \ap_CS_fsm_reg_n_1_[21]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[21]\,
      Q => \ap_CS_fsm_reg_n_1_[22]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[22]\,
      Q => \ap_CS_fsm_reg_n_1_[23]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[23]\,
      Q => \ap_CS_fsm_reg_n_1_[24]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[24]\,
      Q => \ap_CS_fsm_reg_n_1_[25]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[25]\,
      Q => \ap_CS_fsm_reg_n_1_[26]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[26]\,
      Q => \ap_CS_fsm_reg_n_1_[27]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[27]\,
      Q => \ap_CS_fsm_reg_n_1_[28]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[28]\,
      Q => \ap_CS_fsm_reg_n_1_[29]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_state2__0\,
      Q => \^q\(0),
      R => ap_rst
    );
\ap_CS_fsm_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[29]\,
      Q => \ap_CS_fsm_reg_n_1_[30]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[30]\,
      Q => \ap_CS_fsm_reg_n_1_[31]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[31]\,
      Q => \ap_CS_fsm_reg_n_1_[32]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[32]\,
      Q => \ap_CS_fsm_reg_n_1_[33]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[33]\,
      Q => \ap_CS_fsm_reg_n_1_[34]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[34]\,
      Q => \ap_CS_fsm_reg_n_1_[35]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[35]\,
      Q => \ap_CS_fsm_reg_n_1_[36]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[36]\,
      Q => grp_random_int_gen_fu_37_ap_ready,
      R => ap_rst
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^q\(0),
      Q => \ap_CS_fsm_reg_n_1_[3]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[3]\,
      Q => \ap_CS_fsm_reg_n_1_[4]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[4]\,
      Q => \ap_CS_fsm_reg_n_1_[5]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[5]\,
      Q => \ap_CS_fsm_reg_n_1_[6]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[6]\,
      Q => \ap_CS_fsm_reg_n_1_[7]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[7]\,
      Q => \ap_CS_fsm_reg_n_1_[8]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[8]\,
      Q => \ap_CS_fsm_reg_n_1_[9]\,
      R => ap_rst
    );
\ap_return_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_37_ap_ready,
      D => remd(0),
      Q => ap_return_preg(0),
      R => ap_rst
    );
\ap_return_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_37_ap_ready,
      D => remd(1),
      Q => ap_return_preg(1),
      R => ap_rst
    );
\ap_return_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_37_ap_ready,
      D => remd(2),
      Q => ap_return_preg(2),
      R => ap_rst
    );
\ap_return_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_37_ap_ready,
      D => remd(3),
      Q => ap_return_preg(3),
      R => ap_rst
    );
\ap_return_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_37_ap_ready,
      D => remd(4),
      Q => ap_return_preg(4),
      R => ap_rst
    );
\ap_return_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_37_ap_ready,
      D => remd(5),
      Q => ap_return_preg(5),
      R => ap_rst
    );
\ap_return_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_37_ap_ready,
      D => remd(6),
      Q => ap_return_preg(6),
      R => ap_rst
    );
\ap_return_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_37_ap_ready,
      D => remd(7),
      Q => ap_return_preg(7),
      R => ap_rst
    );
\ap_return_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_37_ap_ready,
      D => remd(8),
      Q => ap_return_preg(8),
      R => ap_rst
    );
\ap_return_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_37_ap_ready,
      D => remd(9),
      Q => ap_return_preg(9),
      R => ap_rst
    );
\bk_backoff_counter[9]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBFBFF"
    )
        port map (
      I0 => \bk_backoff_counter_reg[0]_0\,
      I1 => \ap_CS_fsm_reg[1]_1\(1),
      I2 => grp_random_int_gen_fu_37_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_1_[0]\,
      I4 => grp_random_int_gen_fu_37_ap_ready,
      O => \^ap_cs_fsm_reg[1]_0\
    );
\current_txop_holder_6_reg_384[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => current_txop_holder_i(0),
      I1 => \^ap_cs_fsm_reg[13]_0\,
      I2 => current_txop_holder_6_reg_384(0),
      O => current_txop_holder_i_0_sn_1
    );
\current_txop_holder_6_reg_384[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => current_txop_holder_i(1),
      I1 => \^ap_cs_fsm_reg[13]_0\,
      I2 => current_txop_holder_6_reg_384(1),
      O => current_txop_holder_i_1_sn_1
    );
\grp_random_int_gen_fu_37_ap_start_reg_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5C0"
    )
        port map (
      I0 => grp_random_int_gen_fu_37_ap_ready,
      I1 => grp_start_backoff_bk_fu_191_ap_start_reg,
      I2 => \ap_CS_fsm_reg[1]_1\(0),
      I3 => grp_random_int_gen_fu_37_ap_start_reg,
      O => \ap_CS_fsm_reg[37]_0\
    );
grp_start_backoff_bk_fu_191_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFC"
    )
        port map (
      I0 => grp_start_backoff_bk_fu_191_ap_ready,
      I1 => \ap_CS_fsm_reg[16]_0\(3),
      I2 => \ap_CS_fsm_reg[16]_0\(1),
      I3 => grp_start_backoff_bk_fu_191_ap_start_reg,
      O => \ap_CS_fsm_reg[14]_0\
    );
grp_start_backoff_bk_fu_191_ap_start_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AE00"
    )
        port map (
      I0 => grp_random_int_gen_fu_37_ap_ready,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => grp_random_int_gen_fu_37_ap_start_reg,
      I3 => \ap_CS_fsm_reg[1]_1\(1),
      O => grp_start_backoff_bk_fu_191_ap_ready
    );
grp_start_tx_fu_119_ap_start_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[13]_0\,
      I1 => current_txop_holder_i(0),
      I2 => current_txop_holder_i(2),
      I3 => current_txop_holder_i(1),
      O => ap_NS_fsm118_out
    );
low_1_fu_54_p2: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 15) => B"000000000000000",
      A(14 downto 0) => p(14 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_low_1_fu_54_p2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"001011110010001111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_low_1_fu_54_p2_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_low_1_fu_54_p2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_low_1_fu_54_p2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ap_NS_fsm1,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_low_1_fu_54_p2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_low_1_fu_54_p2_OVERFLOW_UNCONNECTED,
      P(47 downto 31) => NLW_low_1_fu_54_p2_P_UNCONNECTED(47 downto 31),
      P(30 downto 0) => low_1_reg_161(30 downto 0),
      PATTERNBDETECT => NLW_low_1_fu_54_p2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_low_1_fu_54_p2_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_low_1_fu_54_p2_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_low_1_fu_54_p2_UNDERFLOW_UNCONNECTED
    );
\rand_state[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEE222E2"
    )
        port map (
      I0 => \rand_state_reg[0]\,
      I1 => \^ap_cs_fsm_reg[2]_0\,
      I2 => grp_fu_144_p0(0),
      I3 => \rand_state[31]_i_24_n_1\,
      I4 => p(0),
      I5 => \rand_state_reg[0]_0\,
      O => grp_initial_edca_process_fu_240_rand_state_o(0)
    );
\rand_state[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEE222E2"
    )
        port map (
      I0 => \rand_state_reg[10]\,
      I1 => \^ap_cs_fsm_reg[2]_0\,
      I2 => grp_fu_144_p0(10),
      I3 => \rand_state[31]_i_24_n_1\,
      I4 => p(10),
      I5 => \rand_state_reg[10]_0\,
      O => grp_initial_edca_process_fu_240_rand_state_o(10)
    );
\rand_state[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEE222E2"
    )
        port map (
      I0 => \rand_state_reg[11]\,
      I1 => \^ap_cs_fsm_reg[2]_0\,
      I2 => grp_fu_144_p0(11),
      I3 => \rand_state[31]_i_24_n_1\,
      I4 => p(11),
      I5 => \rand_state_reg[11]_0\,
      O => grp_initial_edca_process_fu_240_rand_state_o(11)
    );
\rand_state[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEE222E2"
    )
        port map (
      I0 => \rand_state_reg[12]\,
      I1 => \^ap_cs_fsm_reg[2]_0\,
      I2 => grp_fu_144_p0(12),
      I3 => \rand_state[31]_i_24_n_1\,
      I4 => p(12),
      I5 => \rand_state_reg[12]_0\,
      O => grp_initial_edca_process_fu_240_rand_state_o(12)
    );
\rand_state[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEE222E2"
    )
        port map (
      I0 => \rand_state_reg[13]\,
      I1 => \^ap_cs_fsm_reg[2]_0\,
      I2 => grp_fu_144_p0(13),
      I3 => \rand_state[31]_i_24_n_1\,
      I4 => p(13),
      I5 => \rand_state_reg[13]_0\,
      O => grp_initial_edca_process_fu_240_rand_state_o(13)
    );
\rand_state[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEE222E2"
    )
        port map (
      I0 => \rand_state_reg[14]\,
      I1 => \^ap_cs_fsm_reg[2]_0\,
      I2 => grp_fu_144_p0(14),
      I3 => \rand_state[31]_i_24_n_1\,
      I4 => p(14),
      I5 => \rand_state_reg[14]_0\,
      O => grp_initial_edca_process_fu_240_rand_state_o(14)
    );
\rand_state[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEE222E2"
    )
        port map (
      I0 => \rand_state_reg[15]\,
      I1 => \^ap_cs_fsm_reg[2]_0\,
      I2 => grp_fu_144_p0(15),
      I3 => \rand_state[31]_i_24_n_1\,
      I4 => p(15),
      I5 => \rand_state_reg[15]_0\,
      O => grp_initial_edca_process_fu_240_rand_state_o(15)
    );
\rand_state[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEE222E2"
    )
        port map (
      I0 => \rand_state_reg[16]\,
      I1 => \^ap_cs_fsm_reg[2]_0\,
      I2 => grp_fu_144_p0(16),
      I3 => \rand_state[31]_i_24_n_1\,
      I4 => p(16),
      I5 => \rand_state_reg[16]_0\,
      O => grp_initial_edca_process_fu_240_rand_state_o(16)
    );
\rand_state[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEE222E2"
    )
        port map (
      I0 => \rand_state_reg[17]\,
      I1 => \^ap_cs_fsm_reg[2]_0\,
      I2 => grp_fu_144_p0(17),
      I3 => \rand_state[31]_i_24_n_1\,
      I4 => p(17),
      I5 => \rand_state_reg[17]_0\,
      O => grp_initial_edca_process_fu_240_rand_state_o(17)
    );
\rand_state[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEE222E2"
    )
        port map (
      I0 => \rand_state_reg[18]\,
      I1 => \^ap_cs_fsm_reg[2]_0\,
      I2 => grp_fu_144_p0(18),
      I3 => \rand_state[31]_i_24_n_1\,
      I4 => p(18),
      I5 => \rand_state_reg[18]_0\,
      O => grp_initial_edca_process_fu_240_rand_state_o(18)
    );
\rand_state[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEE222E2"
    )
        port map (
      I0 => \rand_state_reg[19]\,
      I1 => \^ap_cs_fsm_reg[2]_0\,
      I2 => grp_fu_144_p0(19),
      I3 => \rand_state[31]_i_24_n_1\,
      I4 => p(19),
      I5 => \rand_state_reg[19]_0\,
      O => grp_initial_edca_process_fu_240_rand_state_o(19)
    );
\rand_state[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEE222E2"
    )
        port map (
      I0 => \rand_state_reg[1]\,
      I1 => \^ap_cs_fsm_reg[2]_0\,
      I2 => grp_fu_144_p0(1),
      I3 => \rand_state[31]_i_24_n_1\,
      I4 => p(1),
      I5 => \rand_state_reg[1]_0\,
      O => grp_initial_edca_process_fu_240_rand_state_o(1)
    );
\rand_state[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEE222E2"
    )
        port map (
      I0 => \rand_state_reg[20]\,
      I1 => \^ap_cs_fsm_reg[2]_0\,
      I2 => grp_fu_144_p0(20),
      I3 => \rand_state[31]_i_24_n_1\,
      I4 => p(20),
      I5 => \rand_state_reg[20]_0\,
      O => grp_initial_edca_process_fu_240_rand_state_o(20)
    );
\rand_state[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEE222E2"
    )
        port map (
      I0 => \rand_state_reg[21]\,
      I1 => \^ap_cs_fsm_reg[2]_0\,
      I2 => grp_fu_144_p0(21),
      I3 => \rand_state[31]_i_24_n_1\,
      I4 => p(21),
      I5 => \rand_state_reg[21]_0\,
      O => grp_initial_edca_process_fu_240_rand_state_o(21)
    );
\rand_state[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEE222E2"
    )
        port map (
      I0 => \rand_state_reg[22]\,
      I1 => \^ap_cs_fsm_reg[2]_0\,
      I2 => grp_fu_144_p0(22),
      I3 => \rand_state[31]_i_24_n_1\,
      I4 => p(22),
      I5 => \rand_state_reg[22]_0\,
      O => grp_initial_edca_process_fu_240_rand_state_o(22)
    );
\rand_state[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEE222E2"
    )
        port map (
      I0 => \rand_state_reg[23]\,
      I1 => \^ap_cs_fsm_reg[2]_0\,
      I2 => grp_fu_144_p0(23),
      I3 => \rand_state[31]_i_24_n_1\,
      I4 => p(23),
      I5 => \rand_state_reg[23]_0\,
      O => grp_initial_edca_process_fu_240_rand_state_o(23)
    );
\rand_state[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEE222E2"
    )
        port map (
      I0 => \rand_state_reg[24]\,
      I1 => \^ap_cs_fsm_reg[2]_0\,
      I2 => grp_fu_144_p0(24),
      I3 => \rand_state[31]_i_24_n_1\,
      I4 => p(24),
      I5 => \rand_state_reg[24]_0\,
      O => grp_initial_edca_process_fu_240_rand_state_o(24)
    );
\rand_state[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEE222E2"
    )
        port map (
      I0 => \rand_state_reg[25]\,
      I1 => \^ap_cs_fsm_reg[2]_0\,
      I2 => grp_fu_144_p0(25),
      I3 => \rand_state[31]_i_24_n_1\,
      I4 => p(25),
      I5 => \rand_state_reg[25]_0\,
      O => grp_initial_edca_process_fu_240_rand_state_o(25)
    );
\rand_state[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEE222E2"
    )
        port map (
      I0 => \rand_state_reg[26]\,
      I1 => \^ap_cs_fsm_reg[2]_0\,
      I2 => grp_fu_144_p0(26),
      I3 => \rand_state[31]_i_24_n_1\,
      I4 => p(26),
      I5 => \rand_state_reg[26]_0\,
      O => grp_initial_edca_process_fu_240_rand_state_o(26)
    );
\rand_state[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEE222E2"
    )
        port map (
      I0 => \rand_state_reg[27]\,
      I1 => \^ap_cs_fsm_reg[2]_0\,
      I2 => grp_fu_144_p0(27),
      I3 => \rand_state[31]_i_24_n_1\,
      I4 => p(27),
      I5 => \rand_state_reg[27]_0\,
      O => grp_initial_edca_process_fu_240_rand_state_o(27)
    );
\rand_state[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEE222E2"
    )
        port map (
      I0 => \rand_state_reg[28]\,
      I1 => \^ap_cs_fsm_reg[2]_0\,
      I2 => grp_fu_144_p0(28),
      I3 => \rand_state[31]_i_24_n_1\,
      I4 => p(28),
      I5 => \rand_state_reg[28]_0\,
      O => grp_initial_edca_process_fu_240_rand_state_o(28)
    );
\rand_state[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEE222E2"
    )
        port map (
      I0 => \rand_state_reg[29]\,
      I1 => \^ap_cs_fsm_reg[2]_0\,
      I2 => grp_fu_144_p0(29),
      I3 => \rand_state[31]_i_24_n_1\,
      I4 => p(29),
      I5 => \rand_state_reg[29]_0\,
      O => grp_initial_edca_process_fu_240_rand_state_o(29)
    );
\rand_state[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEE222E2"
    )
        port map (
      I0 => \rand_state_reg[2]\,
      I1 => \^ap_cs_fsm_reg[2]_0\,
      I2 => grp_fu_144_p0(2),
      I3 => \rand_state[31]_i_24_n_1\,
      I4 => p(2),
      I5 => \rand_state_reg[2]_0\,
      O => grp_initial_edca_process_fu_240_rand_state_o(2)
    );
\rand_state[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEE222E2"
    )
        port map (
      I0 => \rand_state_reg[30]\,
      I1 => \^ap_cs_fsm_reg[2]_0\,
      I2 => grp_fu_144_p0(30),
      I3 => \rand_state[31]_i_24_n_1\,
      I4 => p(30),
      I5 => \rand_state_reg[30]_0\,
      O => grp_initial_edca_process_fu_240_rand_state_o(30)
    );
\rand_state[31]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ap_CS_fsm_reg[16]_0\(2),
      I2 => tmp_9_reg_372,
      I3 => icmp_ln304_reg_376,
      O => \^ap_cs_fsm_reg[2]_0\
    );
\rand_state[31]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]_1\(1),
      I1 => \^q\(0),
      O => \rand_state[31]_i_24_n_1\
    );
\rand_state[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEE222E2"
    )
        port map (
      I0 => \rand_state_reg[31]\,
      I1 => \^ap_cs_fsm_reg[2]_0\,
      I2 => grp_fu_144_p0(31),
      I3 => \rand_state[31]_i_24_n_1\,
      I4 => p(31),
      I5 => \rand_state_reg[31]_0\,
      O => grp_initial_edca_process_fu_240_rand_state_o(31)
    );
\rand_state[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEE222E2"
    )
        port map (
      I0 => \rand_state_reg[3]\,
      I1 => \^ap_cs_fsm_reg[2]_0\,
      I2 => grp_fu_144_p0(3),
      I3 => \rand_state[31]_i_24_n_1\,
      I4 => p(3),
      I5 => \rand_state_reg[3]_0\,
      O => grp_initial_edca_process_fu_240_rand_state_o(3)
    );
\rand_state[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEE222E2"
    )
        port map (
      I0 => \rand_state_reg[4]\,
      I1 => \^ap_cs_fsm_reg[2]_0\,
      I2 => grp_fu_144_p0(4),
      I3 => \rand_state[31]_i_24_n_1\,
      I4 => p(4),
      I5 => \rand_state_reg[4]_0\,
      O => grp_initial_edca_process_fu_240_rand_state_o(4)
    );
\rand_state[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEE222E2"
    )
        port map (
      I0 => \rand_state_reg[5]\,
      I1 => \^ap_cs_fsm_reg[2]_0\,
      I2 => grp_fu_144_p0(5),
      I3 => \rand_state[31]_i_24_n_1\,
      I4 => p(5),
      I5 => \rand_state_reg[5]_0\,
      O => grp_initial_edca_process_fu_240_rand_state_o(5)
    );
\rand_state[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEE222E2"
    )
        port map (
      I0 => \rand_state_reg[6]\,
      I1 => \^ap_cs_fsm_reg[2]_0\,
      I2 => grp_fu_144_p0(6),
      I3 => \rand_state[31]_i_24_n_1\,
      I4 => p(6),
      I5 => \rand_state_reg[6]_0\,
      O => grp_initial_edca_process_fu_240_rand_state_o(6)
    );
\rand_state[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEE222E2"
    )
        port map (
      I0 => \rand_state_reg[7]\,
      I1 => \^ap_cs_fsm_reg[2]_0\,
      I2 => grp_fu_144_p0(7),
      I3 => \rand_state[31]_i_24_n_1\,
      I4 => p(7),
      I5 => \rand_state_reg[7]_0\,
      O => grp_initial_edca_process_fu_240_rand_state_o(7)
    );
\rand_state[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEE222E2"
    )
        port map (
      I0 => \rand_state_reg[8]\,
      I1 => \^ap_cs_fsm_reg[2]_0\,
      I2 => grp_fu_144_p0(8),
      I3 => \rand_state[31]_i_24_n_1\,
      I4 => p(8),
      I5 => \rand_state_reg[8]_0\,
      O => grp_initial_edca_process_fu_240_rand_state_o(8)
    );
\rand_state[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEE222E2"
    )
        port map (
      I0 => \rand_state_reg[9]\,
      I1 => \^ap_cs_fsm_reg[2]_0\,
      I2 => grp_fu_144_p0(9),
      I3 => \rand_state[31]_i_24_n_1\,
      I4 => p(9),
      I5 => \rand_state_reg[9]_0\,
      O => grp_initial_edca_process_fu_240_rand_state_o(9)
    );
send_frame_mul_mucud_U24: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_39
     port map (
      D(30) => send_frame_mul_mucud_U24_n_50,
      D(29) => send_frame_mul_mucud_U24_n_51,
      D(28) => send_frame_mul_mucud_U24_n_52,
      D(27) => send_frame_mul_mucud_U24_n_53,
      D(26) => send_frame_mul_mucud_U24_n_54,
      D(25) => send_frame_mul_mucud_U24_n_55,
      D(24) => send_frame_mul_mucud_U24_n_56,
      D(23) => send_frame_mul_mucud_U24_n_57,
      D(22) => send_frame_mul_mucud_U24_n_58,
      D(21) => send_frame_mul_mucud_U24_n_59,
      D(20) => send_frame_mul_mucud_U24_n_60,
      D(19) => send_frame_mul_mucud_U24_n_61,
      D(18) => send_frame_mul_mucud_U24_n_62,
      D(17) => send_frame_mul_mucud_U24_n_63,
      D(16) => send_frame_mul_mucud_U24_n_64,
      D(15) => send_frame_mul_mucud_U24_n_65,
      D(14) => send_frame_mul_mucud_U24_n_66,
      D(13) => send_frame_mul_mucud_U24_n_67,
      D(12) => send_frame_mul_mucud_U24_n_68,
      D(11) => send_frame_mul_mucud_U24_n_69,
      D(10) => send_frame_mul_mucud_U24_n_70,
      D(9) => send_frame_mul_mucud_U24_n_71,
      D(8) => send_frame_mul_mucud_U24_n_72,
      D(7) => send_frame_mul_mucud_U24_n_73,
      D(6) => send_frame_mul_mucud_U24_n_74,
      D(5) => send_frame_mul_mucud_U24_n_75,
      D(4) => send_frame_mul_mucud_U24_n_76,
      D(3) => send_frame_mul_mucud_U24_n_77,
      D(2) => send_frame_mul_mucud_U24_n_78,
      D(1) => send_frame_mul_mucud_U24_n_79,
      D(0) => send_frame_mul_mucud_U24_n_80,
      O(0) => send_frame_mul_mucud_U24_n_81,
      P(16 downto 1) => trunc_ln1_reg_171(15 downto 0),
      P(0) => high_2_reg_166(0),
      Q(0) => \ap_CS_fsm_reg_n_1_[0]\,
      S(2) => send_frame_mul_mucud_U24_n_20,
      S(1) => send_frame_mul_mucud_U24_n_21,
      S(0) => send_frame_mul_mucud_U24_n_22,
      ap_NS_fsm1 => ap_NS_fsm1,
      ap_clk => ap_clk,
      grp_random_int_gen_fu_37_ap_start_reg => grp_random_int_gen_fu_37_ap_start_reg,
      \^p\ => send_frame_mul_mucud_U24_n_19,
      p_0 => send_frame_mul_mucud_U24_n_23,
      p_1 => send_frame_mul_mucud_U24_n_24,
      p_10 => send_frame_mul_mucud_U24_n_33,
      p_11 => send_frame_mul_mucud_U24_n_34,
      p_12 => send_frame_mul_mucud_U24_n_35,
      p_13 => send_frame_mul_mucud_U24_n_36,
      p_14 => send_frame_mul_mucud_U24_n_37,
      p_15 => send_frame_mul_mucud_U24_n_38,
      p_16 => send_frame_mul_mucud_U24_n_39,
      p_17 => send_frame_mul_mucud_U24_n_40,
      p_18 => send_frame_mul_mucud_U24_n_41,
      p_19 => send_frame_mul_mucud_U24_n_42,
      p_2 => send_frame_mul_mucud_U24_n_25,
      p_20 => send_frame_mul_mucud_U24_n_43,
      p_21 => send_frame_mul_mucud_U24_n_44,
      p_22 => send_frame_mul_mucud_U24_n_45,
      p_23 => send_frame_mul_mucud_U24_n_46,
      p_24 => send_frame_mul_mucud_U24_n_47,
      p_25 => send_frame_mul_mucud_U24_n_48,
      p_26 => send_frame_mul_mucud_U24_n_49,
      p_27(16 downto 0) => p(31 downto 15),
      p_3 => send_frame_mul_mucud_U24_n_26,
      p_4 => send_frame_mul_mucud_U24_n_27,
      p_5 => send_frame_mul_mucud_U24_n_28,
      p_6 => send_frame_mul_mucud_U24_n_29,
      p_7 => send_frame_mul_mucud_U24_n_30,
      p_8 => send_frame_mul_mucud_U24_n_31,
      p_9 => send_frame_mul_mucud_U24_n_32,
      \tmp_1_reg_181_reg[0]\(30 downto 0) => low_1_reg_161(30 downto 0),
      \tmp_1_reg_181_reg[0]_0\(2) => \trunc_ln14_reg_176[30]_i_3__1_n_1\,
      \tmp_1_reg_181_reg[0]_0\(1) => \trunc_ln14_reg_176[30]_i_4__1_n_1\,
      \tmp_1_reg_181_reg[0]_0\(0) => \trunc_ln14_reg_176[30]_i_5__1_n_1\,
      \trunc_ln14_reg_176[23]_i_4__1\ => \trunc_ln14_reg_176[30]_i_34__2_n_1\,
      \trunc_ln14_reg_176[23]_i_4__1_0\ => \trunc_ln14_reg_176[3]_i_7__2_n_1\,
      \trunc_ln14_reg_176[27]_i_14__2\ => \trunc_ln14_reg_176[3]_i_8__2_n_1\,
      \trunc_ln14_reg_176[27]_i_14__2_0\ => \trunc_ln14_reg_176[3]_i_9__2_n_1\,
      \trunc_ln14_reg_176[27]_i_14__2_1\ => \trunc_ln14_reg_176[30]_i_36__2_n_1\,
      \trunc_ln14_reg_176[30]_i_4__1\ => \trunc_ln14_reg_176[30]_i_35__2_n_1\,
      \trunc_ln14_reg_176_reg[11]\(3) => \trunc_ln14_reg_176[11]_i_2__1_n_1\,
      \trunc_ln14_reg_176_reg[11]\(2) => \trunc_ln14_reg_176[11]_i_3__1_n_1\,
      \trunc_ln14_reg_176_reg[11]\(1) => \trunc_ln14_reg_176[11]_i_4__1_n_1\,
      \trunc_ln14_reg_176_reg[11]\(0) => \trunc_ln14_reg_176[11]_i_5__1_n_1\,
      \trunc_ln14_reg_176_reg[15]\(3) => \trunc_ln14_reg_176[15]_i_2__1_n_1\,
      \trunc_ln14_reg_176_reg[15]\(2) => \trunc_ln14_reg_176[15]_i_3__1_n_1\,
      \trunc_ln14_reg_176_reg[15]\(1) => \trunc_ln14_reg_176[15]_i_4__1_n_1\,
      \trunc_ln14_reg_176_reg[15]\(0) => \trunc_ln14_reg_176[15]_i_5__1_n_1\,
      \trunc_ln14_reg_176_reg[19]\(3) => \trunc_ln14_reg_176[19]_i_2__1_n_1\,
      \trunc_ln14_reg_176_reg[19]\(2) => \trunc_ln14_reg_176[19]_i_3__1_n_1\,
      \trunc_ln14_reg_176_reg[19]\(1) => \trunc_ln14_reg_176[19]_i_4__1_n_1\,
      \trunc_ln14_reg_176_reg[19]\(0) => \trunc_ln14_reg_176[19]_i_5__1_n_1\,
      \trunc_ln14_reg_176_reg[23]\(3) => \trunc_ln14_reg_176[23]_i_2__1_n_1\,
      \trunc_ln14_reg_176_reg[23]\(2) => \trunc_ln14_reg_176[23]_i_3__1_n_1\,
      \trunc_ln14_reg_176_reg[23]\(1) => \trunc_ln14_reg_176[23]_i_4__1_n_1\,
      \trunc_ln14_reg_176_reg[23]\(0) => \trunc_ln14_reg_176[23]_i_5__1_n_1\,
      \trunc_ln14_reg_176_reg[27]\(3) => \trunc_ln14_reg_176[27]_i_2__1_n_1\,
      \trunc_ln14_reg_176_reg[27]\(2) => \trunc_ln14_reg_176[27]_i_3__1_n_1\,
      \trunc_ln14_reg_176_reg[27]\(1) => \trunc_ln14_reg_176[27]_i_4__1_n_1\,
      \trunc_ln14_reg_176_reg[27]\(0) => \trunc_ln14_reg_176[27]_i_5__1_n_1\,
      \trunc_ln14_reg_176_reg[3]\(3) => \trunc_ln14_reg_176[3]_i_2__1_n_1\,
      \trunc_ln14_reg_176_reg[3]\(2) => \trunc_ln14_reg_176[3]_i_3__1_n_1\,
      \trunc_ln14_reg_176_reg[3]\(1) => \trunc_ln14_reg_176[3]_i_4__1_n_1\,
      \trunc_ln14_reg_176_reg[3]\(0) => \trunc_ln14_reg_176[3]_i_5__1_n_1\,
      \trunc_ln14_reg_176_reg[7]\(3) => \trunc_ln14_reg_176[7]_i_2__1_n_1\,
      \trunc_ln14_reg_176_reg[7]\(2) => \trunc_ln14_reg_176[7]_i_3__1_n_1\,
      \trunc_ln14_reg_176_reg[7]\(1) => \trunc_ln14_reg_176[7]_i_4__1_n_1\,
      \trunc_ln14_reg_176_reg[7]\(0) => \trunc_ln14_reg_176[7]_i_5__1_n_1\,
      zext_ln13_1_fu_95_p1(6 downto 0) => zext_ln13_1_fu_95_p1(7 downto 1)
    );
send_frame_urem_3bkb_U23: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_40
     port map (
      D(31 downto 0) => grp_fu_144_p0(31 downto 0),
      DI(0) => tmp_1_reg_181,
      Q(1) => grp_random_int_gen_fu_37_ap_ready,
      Q(0) => \^q\(0),
      ap_clk => ap_clk,
      ap_return_preg(9 downto 0) => ap_return_preg(9 downto 0),
      ap_rst => ap_rst,
      \bk_backoff_counter[9]_i_7\(9 downto 0) => \bk_backoff_counter[9]_i_7\(9 downto 0),
      \bk_backoff_counter_reg[0]\ => \^ap_cs_fsm_reg[1]_0\,
      \bk_backoff_counter_reg[0]_0\ => \bk_backoff_counter_reg[0]\,
      \bk_backoff_counter_reg[1]\ => \bk_backoff_counter_reg[1]\,
      \bk_backoff_counter_reg[2]\ => \bk_backoff_counter_reg[2]\,
      \bk_backoff_counter_reg[3]\ => \bk_backoff_counter_reg[3]\,
      \bk_backoff_counter_reg[4]\ => \bk_backoff_counter_reg[4]\,
      \bk_backoff_counter_reg[5]\ => \bk_backoff_counter_reg[5]\,
      \bk_backoff_counter_reg[6]\ => \bk_backoff_counter_reg[6]\,
      \bk_backoff_counter_reg[7]\ => \bk_backoff_counter_reg[7]\,
      \bk_backoff_counter_reg[8]\ => \bk_backoff_counter_reg[8]\,
      \bk_backoff_counter_reg[9]\ => \bk_backoff_counter_reg[9]\,
      \dividend0_reg[31]\(30 downto 0) => trunc_ln14_reg_176(30 downto 0),
      \divisor0_reg[9]\(8 downto 0) => \divisor0_reg[9]\(8 downto 0),
      grp_initial_edca_process_fu_240_bk_backoff_counter_o(0) => grp_initial_edca_process_fu_240_bk_backoff_counter_o(0),
      \r_stage_reg[32]\ => \r_stage_reg[32]\,
      \remd_reg[9]\(9 downto 0) => remd(9 downto 0)
    );
\tmp_1_reg_181_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_81,
      Q => tmp_1_reg_181,
      R => '0'
    );
\trunc_ln14_reg_176[11]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A6A9AA"
    )
        port map (
      I0 => low_1_reg_161(11),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_24,
      I4 => send_frame_mul_mucud_U24_n_34,
      O => \trunc_ln14_reg_176[11]_i_2__1_n_1\
    );
\trunc_ln14_reg_176[11]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A6A9AA"
    )
        port map (
      I0 => low_1_reg_161(10),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_40,
      I4 => send_frame_mul_mucud_U24_n_38,
      O => \trunc_ln14_reg_176[11]_i_3__1_n_1\
    );
\trunc_ln14_reg_176[11]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A6A9AA"
    )
        port map (
      I0 => low_1_reg_161(9),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_23,
      I4 => send_frame_mul_mucud_U24_n_35,
      O => \trunc_ln14_reg_176[11]_i_4__1_n_1\
    );
\trunc_ln14_reg_176[11]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A6A9AA"
    )
        port map (
      I0 => low_1_reg_161(8),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_36,
      I4 => send_frame_mul_mucud_U24_n_49,
      O => \trunc_ln14_reg_176[11]_i_5__1_n_1\
    );
\trunc_ln14_reg_176[15]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A6A9AA"
    )
        port map (
      I0 => low_1_reg_161(15),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_27,
      I4 => send_frame_mul_mucud_U24_n_26,
      O => \trunc_ln14_reg_176[15]_i_2__1_n_1\
    );
\trunc_ln14_reg_176[15]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A6A9AA"
    )
        port map (
      I0 => low_1_reg_161(14),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_46,
      I4 => send_frame_mul_mucud_U24_n_39,
      O => \trunc_ln14_reg_176[15]_i_3__1_n_1\
    );
\trunc_ln14_reg_176[15]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A6A9AA"
    )
        port map (
      I0 => low_1_reg_161(13),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_25,
      I4 => send_frame_mul_mucud_U24_n_33,
      O => \trunc_ln14_reg_176[15]_i_4__1_n_1\
    );
\trunc_ln14_reg_176[15]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A6A9AA"
    )
        port map (
      I0 => low_1_reg_161(12),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_41,
      I4 => send_frame_mul_mucud_U24_n_37,
      O => \trunc_ln14_reg_176[15]_i_5__1_n_1\
    );
\trunc_ln14_reg_176[19]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555596A655559AAA"
    )
        port map (
      I0 => low_1_reg_161(19),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_24,
      I4 => send_frame_mul_mucud_U24_n_31,
      I5 => send_frame_mul_mucud_U24_n_34,
      O => \trunc_ln14_reg_176[19]_i_2__1_n_1\
    );
\trunc_ln14_reg_176[19]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95A599A996A69AAA"
    )
        port map (
      I0 => low_1_reg_161(18),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_40,
      I4 => send_frame_mul_mucud_U24_n_38,
      I5 => send_frame_mul_mucud_U24_n_42,
      O => \trunc_ln14_reg_176[19]_i_3__1_n_1\
    );
\trunc_ln14_reg_176[19]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95A599A996A69AAA"
    )
        port map (
      I0 => low_1_reg_161(17),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_23,
      I4 => send_frame_mul_mucud_U24_n_35,
      I5 => send_frame_mul_mucud_U24_n_29,
      O => \trunc_ln14_reg_176[19]_i_4__1_n_1\
    );
\trunc_ln14_reg_176[19]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95A599A996A69AAA"
    )
        port map (
      I0 => low_1_reg_161(16),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_36,
      I4 => send_frame_mul_mucud_U24_n_49,
      I5 => send_frame_mul_mucud_U24_n_44,
      O => \trunc_ln14_reg_176[19]_i_5__1_n_1\
    );
\trunc_ln14_reg_176[23]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96A69AAA"
    )
        port map (
      I0 => low_1_reg_161(23),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_26,
      I4 => send_frame_mul_mucud_U24_n_27,
      O => \trunc_ln14_reg_176[23]_i_2__1_n_1\
    );
\trunc_ln14_reg_176[23]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555596A69AAA"
    )
        port map (
      I0 => low_1_reg_161(22),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_39,
      I4 => send_frame_mul_mucud_U24_n_46,
      I5 => send_frame_mul_mucud_U24_n_47,
      O => \trunc_ln14_reg_176[23]_i_3__1_n_1\
    );
\trunc_ln14_reg_176[23]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555596A69AAA"
    )
        port map (
      I0 => low_1_reg_161(21),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_25,
      I4 => send_frame_mul_mucud_U24_n_33,
      I5 => send_frame_mul_mucud_U24_n_28,
      O => \trunc_ln14_reg_176[23]_i_4__1_n_1\
    );
\trunc_ln14_reg_176[23]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555596A69AAA"
    )
        port map (
      I0 => low_1_reg_161(20),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_41,
      I4 => send_frame_mul_mucud_U24_n_37,
      I5 => send_frame_mul_mucud_U24_n_43,
      O => \trunc_ln14_reg_176[23]_i_5__1_n_1\
    );
\trunc_ln14_reg_176[27]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5656666655666666"
    )
        port map (
      I0 => low_1_reg_161(27),
      I1 => send_frame_mul_mucud_U24_n_32,
      I2 => send_frame_mul_mucud_U24_n_34,
      I3 => send_frame_mul_mucud_U24_n_24,
      I4 => zext_ln13_1_fu_95_p1(4),
      I5 => zext_ln13_1_fu_95_p1(3),
      O => \trunc_ln14_reg_176[27]_i_2__1_n_1\
    );
\trunc_ln14_reg_176[27]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"655A65AA6A5A6AAA"
    )
        port map (
      I0 => low_1_reg_161(26),
      I1 => send_frame_mul_mucud_U24_n_38,
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => zext_ln13_1_fu_95_p1(4),
      I4 => send_frame_mul_mucud_U24_n_42,
      I5 => send_frame_mul_mucud_U24_n_40,
      O => \trunc_ln14_reg_176[27]_i_3__1_n_1\
    );
\trunc_ln14_reg_176[27]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"655A65AA6A5A6AAA"
    )
        port map (
      I0 => low_1_reg_161(25),
      I1 => send_frame_mul_mucud_U24_n_35,
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => zext_ln13_1_fu_95_p1(4),
      I4 => send_frame_mul_mucud_U24_n_29,
      I5 => send_frame_mul_mucud_U24_n_23,
      O => \trunc_ln14_reg_176[27]_i_4__1_n_1\
    );
\trunc_ln14_reg_176[27]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56965A9A66A66AAA"
    )
        port map (
      I0 => low_1_reg_161(24),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_49,
      I4 => send_frame_mul_mucud_U24_n_44,
      I5 => send_frame_mul_mucud_U24_n_36,
      O => \trunc_ln14_reg_176[27]_i_5__1_n_1\
    );
\trunc_ln14_reg_176[30]_i_34__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(2),
      I1 => zext_ln13_1_fu_95_p1(1),
      O => \trunc_ln14_reg_176[30]_i_34__2_n_1\
    );
\trunc_ln14_reg_176[30]_i_35__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(3),
      I1 => zext_ln13_1_fu_95_p1(4),
      O => \trunc_ln14_reg_176[30]_i_35__2_n_1\
    );
\trunc_ln14_reg_176[30]_i_36__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(7),
      I1 => zext_ln13_1_fu_95_p1(6),
      I2 => zext_ln13_1_fu_95_p1(5),
      O => \trunc_ln14_reg_176[30]_i_36__2_n_1\
    );
\trunc_ln14_reg_176[30]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555A9A55556AAA"
    )
        port map (
      I0 => low_1_reg_161(30),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_39,
      I4 => send_frame_mul_mucud_U24_n_48,
      I5 => send_frame_mul_mucud_U24_n_46,
      O => \trunc_ln14_reg_176[30]_i_3__1_n_1\
    );
\trunc_ln14_reg_176[30]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555A9A55556AAA"
    )
        port map (
      I0 => low_1_reg_161(29),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_33,
      I4 => send_frame_mul_mucud_U24_n_30,
      I5 => send_frame_mul_mucud_U24_n_25,
      O => \trunc_ln14_reg_176[30]_i_4__1_n_1\
    );
\trunc_ln14_reg_176[30]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555A9A55556AAA"
    )
        port map (
      I0 => low_1_reg_161(28),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_37,
      I4 => send_frame_mul_mucud_U24_n_45,
      I5 => send_frame_mul_mucud_U24_n_41,
      O => \trunc_ln14_reg_176[30]_i_5__1_n_1\
    );
\trunc_ln14_reg_176[3]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A9AA"
    )
        port map (
      I0 => low_1_reg_161(3),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_34,
      O => \trunc_ln14_reg_176[3]_i_2__1_n_1\
    );
\trunc_ln14_reg_176[3]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A9AA"
    )
        port map (
      I0 => low_1_reg_161(2),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_38,
      O => \trunc_ln14_reg_176[3]_i_3__1_n_1\
    );
\trunc_ln14_reg_176[3]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A9AA"
    )
        port map (
      I0 => low_1_reg_161(1),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_35,
      O => \trunc_ln14_reg_176[3]_i_4__1_n_1\
    );
\trunc_ln14_reg_176[3]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA6AAAAAAAAAAAA"
    )
        port map (
      I0 => low_1_reg_161(0),
      I1 => high_2_reg_166(0),
      I2 => zext_ln13_1_fu_95_p1(2),
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => send_frame_mul_mucud_U24_n_19,
      I5 => \trunc_ln14_reg_176[3]_i_7__2_n_1\,
      O => \trunc_ln14_reg_176[3]_i_5__1_n_1\
    );
\trunc_ln14_reg_176[3]_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(4),
      I1 => zext_ln13_1_fu_95_p1(3),
      O => \trunc_ln14_reg_176[3]_i_7__2_n_1\
    );
\trunc_ln14_reg_176[3]_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(15),
      I1 => zext_ln13_1_fu_95_p1(14),
      I2 => zext_ln13_1_fu_95_p1(13),
      I3 => zext_ln13_1_fu_95_p1(12),
      O => \trunc_ln14_reg_176[3]_i_8__2_n_1\
    );
\trunc_ln14_reg_176[3]_i_9__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(11),
      I1 => zext_ln13_1_fu_95_p1(10),
      I2 => zext_ln13_1_fu_95_p1(9),
      I3 => zext_ln13_1_fu_95_p1(8),
      O => \trunc_ln14_reg_176[3]_i_9__2_n_1\
    );
\trunc_ln14_reg_176[7]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA6"
    )
        port map (
      I0 => low_1_reg_161(7),
      I1 => send_frame_mul_mucud_U24_n_26,
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => zext_ln13_1_fu_95_p1(3),
      O => \trunc_ln14_reg_176[7]_i_2__1_n_1\
    );
\trunc_ln14_reg_176[7]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA6"
    )
        port map (
      I0 => low_1_reg_161(6),
      I1 => send_frame_mul_mucud_U24_n_39,
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => zext_ln13_1_fu_95_p1(3),
      O => \trunc_ln14_reg_176[7]_i_3__1_n_1\
    );
\trunc_ln14_reg_176[7]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA6"
    )
        port map (
      I0 => low_1_reg_161(5),
      I1 => send_frame_mul_mucud_U24_n_33,
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => zext_ln13_1_fu_95_p1(3),
      O => \trunc_ln14_reg_176[7]_i_4__1_n_1\
    );
\trunc_ln14_reg_176[7]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA6"
    )
        port map (
      I0 => low_1_reg_161(4),
      I1 => send_frame_mul_mucud_U24_n_37,
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => zext_ln13_1_fu_95_p1(3),
      O => \trunc_ln14_reg_176[7]_i_5__1_n_1\
    );
\trunc_ln14_reg_176_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_80,
      Q => trunc_ln14_reg_176(0),
      R => '0'
    );
\trunc_ln14_reg_176_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_70,
      Q => trunc_ln14_reg_176(10),
      R => '0'
    );
\trunc_ln14_reg_176_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_69,
      Q => trunc_ln14_reg_176(11),
      R => '0'
    );
\trunc_ln14_reg_176_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_68,
      Q => trunc_ln14_reg_176(12),
      R => '0'
    );
\trunc_ln14_reg_176_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_67,
      Q => trunc_ln14_reg_176(13),
      R => '0'
    );
\trunc_ln14_reg_176_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_66,
      Q => trunc_ln14_reg_176(14),
      R => '0'
    );
\trunc_ln14_reg_176_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_65,
      Q => trunc_ln14_reg_176(15),
      R => '0'
    );
\trunc_ln14_reg_176_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_64,
      Q => trunc_ln14_reg_176(16),
      R => '0'
    );
\trunc_ln14_reg_176_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_63,
      Q => trunc_ln14_reg_176(17),
      R => '0'
    );
\trunc_ln14_reg_176_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_62,
      Q => trunc_ln14_reg_176(18),
      R => '0'
    );
\trunc_ln14_reg_176_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_61,
      Q => trunc_ln14_reg_176(19),
      R => '0'
    );
\trunc_ln14_reg_176_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_79,
      Q => trunc_ln14_reg_176(1),
      R => '0'
    );
\trunc_ln14_reg_176_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_60,
      Q => trunc_ln14_reg_176(20),
      R => '0'
    );
\trunc_ln14_reg_176_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_59,
      Q => trunc_ln14_reg_176(21),
      R => '0'
    );
\trunc_ln14_reg_176_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_58,
      Q => trunc_ln14_reg_176(22),
      R => '0'
    );
\trunc_ln14_reg_176_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_57,
      Q => trunc_ln14_reg_176(23),
      R => '0'
    );
\trunc_ln14_reg_176_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_56,
      Q => trunc_ln14_reg_176(24),
      R => '0'
    );
\trunc_ln14_reg_176_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_55,
      Q => trunc_ln14_reg_176(25),
      R => '0'
    );
\trunc_ln14_reg_176_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_54,
      Q => trunc_ln14_reg_176(26),
      R => '0'
    );
\trunc_ln14_reg_176_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_53,
      Q => trunc_ln14_reg_176(27),
      R => '0'
    );
\trunc_ln14_reg_176_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_52,
      Q => trunc_ln14_reg_176(28),
      R => '0'
    );
\trunc_ln14_reg_176_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_51,
      Q => trunc_ln14_reg_176(29),
      R => '0'
    );
\trunc_ln14_reg_176_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_78,
      Q => trunc_ln14_reg_176(2),
      R => '0'
    );
\trunc_ln14_reg_176_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_50,
      Q => trunc_ln14_reg_176(30),
      R => '0'
    );
\trunc_ln14_reg_176_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_77,
      Q => trunc_ln14_reg_176(3),
      R => '0'
    );
\trunc_ln14_reg_176_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_76,
      Q => trunc_ln14_reg_176(4),
      R => '0'
    );
\trunc_ln14_reg_176_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_75,
      Q => trunc_ln14_reg_176(5),
      R => '0'
    );
\trunc_ln14_reg_176_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_74,
      Q => trunc_ln14_reg_176(6),
      R => '0'
    );
\trunc_ln14_reg_176_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_73,
      Q => trunc_ln14_reg_176(7),
      R => '0'
    );
\trunc_ln14_reg_176_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_72,
      Q => trunc_ln14_reg_176(8),
      R => '0'
    );
\trunc_ln14_reg_176_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_71,
      Q => trunc_ln14_reg_176(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_random_int_gen_44 is
  port (
    \ap_CS_fsm_reg[11]_0\ : out STD_LOGIC;
    \icmp_ln304_reg_376_reg[0]\ : out STD_LOGIC;
    \available_spaces_bk_reg[2]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \available_spaces_bk_reg[2]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_initial_edca_process_fu_240_be_backoff_counter_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    current_txop_holder_i_1_sp_1 : out STD_LOGIC;
    \be_backoff_counter_reg[1]\ : out STD_LOGIC;
    \be_backoff_counter_reg[2]\ : out STD_LOGIC;
    \be_backoff_counter_reg[3]\ : out STD_LOGIC;
    \be_backoff_counter_reg[4]\ : out STD_LOGIC;
    \be_backoff_counter_reg[5]\ : out STD_LOGIC;
    \be_backoff_counter_reg[6]\ : out STD_LOGIC;
    \be_backoff_counter_reg[7]\ : out STD_LOGIC;
    \be_backoff_counter_reg[8]\ : out STD_LOGIC;
    \be_backoff_counter_reg[9]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_6\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_7\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_8\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_9\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_10\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_11\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_12\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_13\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_14\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_15\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_16\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_17\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_18\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_19\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_20\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_21\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_22\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_23\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_24\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_25\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_26\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_27\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_28\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_29\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_30\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_31\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_32\ : out STD_LOGIC;
    grp_start_backoff_be_fu_178_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[37]_0\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \r_stage_reg[32]\ : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    p : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    grp_start_backoff_be_fu_178_ap_start_reg : in STD_LOGIC;
    icmp_ln304_reg_376 : in STD_LOGIC;
    available_spaces_bk : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln304_reg_376_reg[0]_0\ : in STD_LOGIC;
    tmp_9_reg_372 : in STD_LOGIC;
    \bk_backoff_counter_reg[0]\ : in STD_LOGIC;
    \bk_backoff_counter_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bk_backoff_counter_reg[0]_1\ : in STD_LOGIC;
    \bk_backoff_counter_reg[0]_2\ : in STD_LOGIC;
    \rand_state_reg[0]\ : in STD_LOGIC;
    rand_state_o_ap_vld : in STD_LOGIC;
    \rand_state_reg[0]_0\ : in STD_LOGIC;
    \rand_state_reg[0]_1\ : in STD_LOGIC;
    \be_backoff_counter_reg[0]\ : in STD_LOGIC;
    \be_backoff_counter[9]_i_7\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \ap_CS_fsm_reg[13]_0\ : in STD_LOGIC;
    current_txop_holder_i : in STD_LOGIC_VECTOR ( 2 downto 0 );
    icmp_ln305_reg_380 : in STD_LOGIC;
    \rand_state_reg[0]_2\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_random_int_gen_fu_37_ap_start_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[13]_1\ : in STD_LOGIC;
    tmp_7_reg_360 : in STD_LOGIC;
    icmp_ln286_reg_364 : in STD_LOGIC;
    \rand_state_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rand_state_reg[0]_4\ : in STD_LOGIC;
    \rand_state_reg[0]_5\ : in STD_LOGIC;
    \rand_state[0]_i_8\ : in STD_LOGIC;
    \divisor0_reg[9]\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_random_int_gen_44 : entity is "random_int_gen";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_random_int_gen_44;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_random_int_gen_44 is
  signal \add_ln13_fu_90_p2_carry__0_n_1\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__0_n_2\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__0_n_3\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__0_n_4\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__1_n_1\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__1_n_2\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__1_n_3\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__1_n_4\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__2_n_3\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__2_n_4\ : STD_LOGIC;
  signal add_ln13_fu_90_p2_carry_n_1 : STD_LOGIC;
  signal add_ln13_fu_90_p2_carry_n_2 : STD_LOGIC;
  signal add_ln13_fu_90_p2_carry_n_3 : STD_LOGIC;
  signal add_ln13_fu_90_p2_carry_n_4 : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2__2_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_3__1_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_4__1_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_5__1_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_6__1_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_7__1_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_8__1_n_1\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[1]_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[2]_32\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[10]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[11]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[12]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[13]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[14]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[15]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[16]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[17]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[18]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[19]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[20]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[21]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[22]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[23]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[24]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[25]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[26]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[27]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[28]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[29]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[30]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[31]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[32]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[33]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[34]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[35]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[36]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[3]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[4]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[5]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[6]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[7]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[8]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[9]\ : STD_LOGIC;
  signal \ap_CS_fsm_state2__0\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_block_state11_on_subcall_done : STD_LOGIC;
  signal ap_return_preg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^available_spaces_bk_reg[2]_0\ : STD_LOGIC;
  signal current_txop_holder_i_1_sn_1 : STD_LOGIC;
  signal grp_fu_144_p0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_random_int_gen_fu_37_ap_ready : STD_LOGIC;
  signal grp_start_backoff_be_fu_178_ap_ready : STD_LOGIC;
  signal grp_start_backoff_be_fu_178_rand_state_o_ap_vld : STD_LOGIC;
  signal high_2_reg_166 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal low_1_reg_161 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \rand_state[31]_i_28_n_1\ : STD_LOGIC;
  signal \rand_state[31]_i_4_n_1\ : STD_LOGIC;
  signal remd : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal send_frame_mul_mucud_U24_n_19 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_20 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_21 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_22 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_23 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_24 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_25 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_26 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_27 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_28 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_29 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_30 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_31 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_32 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_33 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_34 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_35 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_36 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_37 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_38 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_39 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_40 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_41 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_42 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_43 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_44 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_45 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_46 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_47 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_48 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_49 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_50 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_51 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_52 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_53 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_54 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_55 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_56 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_57 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_58 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_59 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_60 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_61 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_62 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_63 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_64 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_65 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_66 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_67 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_68 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_69 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_70 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_71 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_72 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_73 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_74 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_75 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_76 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_77 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_78 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_79 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_80 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_81 : STD_LOGIC;
  signal tmp_1_reg_181 : STD_LOGIC;
  signal trunc_ln14_reg_176 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \trunc_ln14_reg_176[11]_i_2__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[11]_i_3__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[11]_i_4__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[11]_i_5__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[15]_i_2__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[15]_i_3__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[15]_i_4__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[15]_i_5__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[19]_i_2__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[19]_i_3__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[19]_i_4__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[19]_i_5__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[23]_i_2__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[23]_i_3__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[23]_i_4__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[23]_i_5__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[27]_i_2__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[27]_i_3__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[27]_i_4__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[27]_i_5__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_34__1_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_35__1_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_36__1_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_3__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_4__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_5__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[3]_i_2__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[3]_i_3__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[3]_i_4__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[3]_i_5__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[3]_i_7__1_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[3]_i_8__1_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[3]_i_9__1_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[7]_i_2__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[7]_i_3__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[7]_i_4__0_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[7]_i_5__0_n_1\ : STD_LOGIC;
  signal trunc_ln1_reg_171 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal zext_ln13_1_fu_95_p1 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \NLW_add_ln13_fu_90_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln13_fu_90_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_low_1_fu_54_p2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_low_1_fu_54_p2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_low_1_fu_54_p2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_low_1_fu_54_p2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_low_1_fu_54_p2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_low_1_fu_54_p2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_low_1_fu_54_p2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_low_1_fu_54_p2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_low_1_fu_54_p2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_low_1_fu_54_p2_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal NLW_low_1_fu_54_p2_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__6\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \ap_CS_fsm[12]_i_1__4\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \ap_CS_fsm[14]_i_1__4\ : label is "soft_lutpair48";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[17]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[18]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[19]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[20]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[21]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[22]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[23]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[24]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[25]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[26]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[27]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[28]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[29]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[30]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[31]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[32]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[33]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[34]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[35]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[36]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[37]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of \be_backoff_counter[9]_i_4\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \bk_backoff_counter[9]_i_4\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \grp_random_int_gen_fu_37_ap_start_reg_i_1__0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of grp_start_backoff_be_fu_178_ap_start_reg_i_2 : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \icmp_ln304_reg_376[0]_i_1\ : label is "soft_lutpair49";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of low_1_fu_54_p2 : label is "{SYNTH-12 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \trunc_ln14_reg_176[30]_i_35__1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \trunc_ln14_reg_176[3]_i_7__1\ : label is "soft_lutpair51";
begin
  \ap_CS_fsm_reg[1]_0\ <= \^ap_cs_fsm_reg[1]_0\;
  \ap_CS_fsm_reg[2]_32\ <= \^ap_cs_fsm_reg[2]_32\;
  \available_spaces_bk_reg[2]_0\ <= \^available_spaces_bk_reg[2]_0\;
  current_txop_holder_i_1_sp_1 <= current_txop_holder_i_1_sn_1;
add_ln13_fu_90_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln13_fu_90_p2_carry_n_1,
      CO(2) => add_ln13_fu_90_p2_carry_n_2,
      CO(1) => add_ln13_fu_90_p2_carry_n_3,
      CO(0) => add_ln13_fu_90_p2_carry_n_4,
      CYINIT => trunc_ln1_reg_171(0),
      DI(3) => '0',
      DI(2 downto 0) => trunc_ln1_reg_171(3 downto 1),
      O(3 downto 0) => zext_ln13_1_fu_95_p1(4 downto 1),
      S(3) => trunc_ln1_reg_171(4),
      S(2) => send_frame_mul_mucud_U24_n_20,
      S(1) => send_frame_mul_mucud_U24_n_21,
      S(0) => send_frame_mul_mucud_U24_n_22
    );
\add_ln13_fu_90_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln13_fu_90_p2_carry_n_1,
      CO(3) => \add_ln13_fu_90_p2_carry__0_n_1\,
      CO(2) => \add_ln13_fu_90_p2_carry__0_n_2\,
      CO(1) => \add_ln13_fu_90_p2_carry__0_n_3\,
      CO(0) => \add_ln13_fu_90_p2_carry__0_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => zext_ln13_1_fu_95_p1(8 downto 5),
      S(3 downto 0) => trunc_ln1_reg_171(8 downto 5)
    );
\add_ln13_fu_90_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln13_fu_90_p2_carry__0_n_1\,
      CO(3) => \add_ln13_fu_90_p2_carry__1_n_1\,
      CO(2) => \add_ln13_fu_90_p2_carry__1_n_2\,
      CO(1) => \add_ln13_fu_90_p2_carry__1_n_3\,
      CO(0) => \add_ln13_fu_90_p2_carry__1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => zext_ln13_1_fu_95_p1(12 downto 9),
      S(3 downto 0) => trunc_ln1_reg_171(12 downto 9)
    );
\add_ln13_fu_90_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln13_fu_90_p2_carry__1_n_1\,
      CO(3 downto 2) => \NLW_add_ln13_fu_90_p2_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln13_fu_90_p2_carry__2_n_3\,
      CO(0) => \add_ln13_fu_90_p2_carry__2_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_add_ln13_fu_90_p2_carry__2_O_UNCONNECTED\(3),
      O(2 downto 0) => zext_ln13_1_fu_95_p1(15 downto 13),
      S(3) => '0',
      S(2 downto 0) => trunc_ln1_reg_171(15 downto 13)
    );
\ap_CS_fsm[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555FF300000"
    )
        port map (
      I0 => grp_start_backoff_be_fu_178_ap_start_reg,
      I1 => grp_random_int_gen_fu_37_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => grp_random_int_gen_fu_37_ap_ready,
      I4 => \ap_CS_fsm_reg[1]_1\(1),
      I5 => \ap_CS_fsm_reg[1]_1\(0),
      O => grp_start_backoff_be_fu_178_ap_start_reg_reg(0)
    );
\ap_CS_fsm[0]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => grp_random_int_gen_fu_37_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => grp_random_int_gen_fu_37_ap_ready,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[10]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005100"
    )
        port map (
      I0 => grp_start_backoff_be_fu_178_ap_ready,
      I1 => \ap_CS_fsm_reg[1]_1\(0),
      I2 => grp_start_backoff_be_fu_178_ap_start_reg,
      I3 => icmp_ln286_reg_364,
      I4 => tmp_7_reg_360,
      O => \ap_CS_fsm_reg[0]_0\
    );
\ap_CS_fsm[12]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888880"
    )
        port map (
      I0 => \ap_CS_fsm_reg[13]_0\,
      I1 => ap_block_state11_on_subcall_done,
      I2 => current_txop_holder_i(0),
      I3 => current_txop_holder_i(2),
      I4 => current_txop_holder_i(1),
      O => D(0)
    );
\ap_CS_fsm[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF444"
    )
        port map (
      I0 => \ap_CS_fsm_reg[13]_0\,
      I1 => ap_block_state11_on_subcall_done,
      I2 => Q(5),
      I3 => \ap_CS_fsm_reg[13]_1\,
      I4 => Q(4),
      I5 => Q(6),
      O => D(1)
    );
\ap_CS_fsm[14]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \ap_CS_fsm_reg[13]_0\,
      I1 => ap_block_state11_on_subcall_done,
      I2 => current_txop_holder_i(0),
      I3 => current_txop_holder_i(2),
      I4 => current_txop_holder_i(1),
      O => D(2)
    );
\ap_CS_fsm[14]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA8AAA8A8A"
    )
        port map (
      I0 => Q(2),
      I1 => tmp_7_reg_360,
      I2 => icmp_ln286_reg_364,
      I3 => grp_start_backoff_be_fu_178_ap_start_reg,
      I4 => \ap_CS_fsm_reg[1]_1\(0),
      I5 => grp_start_backoff_be_fu_178_ap_ready,
      O => ap_block_state11_on_subcall_done
    );
\ap_CS_fsm[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA3333AAAAFF3F"
    )
        port map (
      I0 => grp_start_backoff_be_fu_178_ap_start_reg,
      I1 => \ap_CS_fsm_reg[1]_1\(1),
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => grp_random_int_gen_fu_37_ap_start_reg,
      I4 => \ap_CS_fsm_reg[1]_1\(0),
      I5 => grp_random_int_gen_fu_37_ap_ready,
      O => grp_start_backoff_be_fu_178_ap_start_reg_reg(1)
    );
\ap_CS_fsm[1]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2__2_n_1\,
      I1 => \ap_CS_fsm[1]_i_3__1_n_1\,
      I2 => \ap_CS_fsm[1]_i_4__1_n_1\,
      I3 => \ap_CS_fsm[1]_i_5__1_n_1\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[34]\,
      I1 => \ap_CS_fsm_reg_n_1_[35]\,
      I2 => \ap_CS_fsm_reg_n_1_[32]\,
      I3 => \ap_CS_fsm_reg_n_1_[33]\,
      I4 => grp_random_int_gen_fu_37_ap_ready,
      I5 => \ap_CS_fsm_reg_n_1_[36]\,
      O => \ap_CS_fsm[1]_i_2__2_n_1\
    );
\ap_CS_fsm[1]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[28]\,
      I1 => \ap_CS_fsm_reg_n_1_[29]\,
      I2 => \ap_CS_fsm_reg_n_1_[26]\,
      I3 => \ap_CS_fsm_reg_n_1_[27]\,
      I4 => \ap_CS_fsm_reg_n_1_[31]\,
      I5 => \ap_CS_fsm_reg_n_1_[30]\,
      O => \ap_CS_fsm[1]_i_3__1_n_1\
    );
\ap_CS_fsm[1]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[22]\,
      I1 => \ap_CS_fsm_reg_n_1_[23]\,
      I2 => \ap_CS_fsm_reg_n_1_[20]\,
      I3 => \ap_CS_fsm_reg_n_1_[21]\,
      I4 => \ap_CS_fsm_reg_n_1_[25]\,
      I5 => \ap_CS_fsm_reg_n_1_[24]\,
      O => \ap_CS_fsm[1]_i_4__1_n_1\
    );
\ap_CS_fsm[1]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_6__1_n_1\,
      I1 => \ap_CS_fsm[1]_i_7__1_n_1\,
      I2 => \ap_CS_fsm[1]_i_8__1_n_1\,
      I3 => \ap_CS_fsm_state2__0\,
      I4 => \ap_CS_fsm_reg_n_1_[0]\,
      I5 => grp_random_int_gen_fu_37_ap_start_reg,
      O => \ap_CS_fsm[1]_i_5__1_n_1\
    );
\ap_CS_fsm[1]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[10]\,
      I1 => \ap_CS_fsm_reg_n_1_[11]\,
      I2 => \ap_CS_fsm_reg_n_1_[8]\,
      I3 => \ap_CS_fsm_reg_n_1_[9]\,
      I4 => \ap_CS_fsm_reg_n_1_[13]\,
      I5 => \ap_CS_fsm_reg_n_1_[12]\,
      O => \ap_CS_fsm[1]_i_6__1_n_1\
    );
\ap_CS_fsm[1]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[16]\,
      I1 => \ap_CS_fsm_reg_n_1_[17]\,
      I2 => \ap_CS_fsm_reg_n_1_[14]\,
      I3 => \ap_CS_fsm_reg_n_1_[15]\,
      I4 => \ap_CS_fsm_reg_n_1_[19]\,
      I5 => \ap_CS_fsm_reg_n_1_[18]\,
      O => \ap_CS_fsm[1]_i_7__1_n_1\
    );
\ap_CS_fsm[1]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[4]\,
      I1 => \ap_CS_fsm_reg_n_1_[5]\,
      I2 => grp_start_backoff_be_fu_178_rand_state_o_ap_vld,
      I3 => \ap_CS_fsm_reg_n_1_[3]\,
      I4 => \ap_CS_fsm_reg_n_1_[7]\,
      I5 => \ap_CS_fsm_reg_n_1_[6]\,
      O => \ap_CS_fsm[1]_i_8__1_n_1\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_1_[0]\,
      S => ap_rst
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[9]\,
      Q => \ap_CS_fsm_reg_n_1_[10]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[10]\,
      Q => \ap_CS_fsm_reg_n_1_[11]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[11]\,
      Q => \ap_CS_fsm_reg_n_1_[12]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[12]\,
      Q => \ap_CS_fsm_reg_n_1_[13]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[13]\,
      Q => \ap_CS_fsm_reg_n_1_[14]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[14]\,
      Q => \ap_CS_fsm_reg_n_1_[15]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[15]\,
      Q => \ap_CS_fsm_reg_n_1_[16]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[16]\,
      Q => \ap_CS_fsm_reg_n_1_[17]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[17]\,
      Q => \ap_CS_fsm_reg_n_1_[18]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[18]\,
      Q => \ap_CS_fsm_reg_n_1_[19]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \ap_CS_fsm_state2__0\,
      R => ap_rst
    );
\ap_CS_fsm_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[19]\,
      Q => \ap_CS_fsm_reg_n_1_[20]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[20]\,
      Q => \ap_CS_fsm_reg_n_1_[21]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[21]\,
      Q => \ap_CS_fsm_reg_n_1_[22]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[22]\,
      Q => \ap_CS_fsm_reg_n_1_[23]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[23]\,
      Q => \ap_CS_fsm_reg_n_1_[24]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[24]\,
      Q => \ap_CS_fsm_reg_n_1_[25]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[25]\,
      Q => \ap_CS_fsm_reg_n_1_[26]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[26]\,
      Q => \ap_CS_fsm_reg_n_1_[27]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[27]\,
      Q => \ap_CS_fsm_reg_n_1_[28]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[28]\,
      Q => \ap_CS_fsm_reg_n_1_[29]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_state2__0\,
      Q => grp_start_backoff_be_fu_178_rand_state_o_ap_vld,
      R => ap_rst
    );
\ap_CS_fsm_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[29]\,
      Q => \ap_CS_fsm_reg_n_1_[30]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[30]\,
      Q => \ap_CS_fsm_reg_n_1_[31]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[31]\,
      Q => \ap_CS_fsm_reg_n_1_[32]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[32]\,
      Q => \ap_CS_fsm_reg_n_1_[33]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[33]\,
      Q => \ap_CS_fsm_reg_n_1_[34]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[34]\,
      Q => \ap_CS_fsm_reg_n_1_[35]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[35]\,
      Q => \ap_CS_fsm_reg_n_1_[36]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[36]\,
      Q => grp_random_int_gen_fu_37_ap_ready,
      R => ap_rst
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_start_backoff_be_fu_178_rand_state_o_ap_vld,
      Q => \ap_CS_fsm_reg_n_1_[3]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[3]\,
      Q => \ap_CS_fsm_reg_n_1_[4]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[4]\,
      Q => \ap_CS_fsm_reg_n_1_[5]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[5]\,
      Q => \ap_CS_fsm_reg_n_1_[6]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[6]\,
      Q => \ap_CS_fsm_reg_n_1_[7]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[7]\,
      Q => \ap_CS_fsm_reg_n_1_[8]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[8]\,
      Q => \ap_CS_fsm_reg_n_1_[9]\,
      R => ap_rst
    );
\ap_return_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_37_ap_ready,
      D => remd(0),
      Q => ap_return_preg(0),
      R => ap_rst
    );
\ap_return_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_37_ap_ready,
      D => remd(1),
      Q => ap_return_preg(1),
      R => ap_rst
    );
\ap_return_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_37_ap_ready,
      D => remd(2),
      Q => ap_return_preg(2),
      R => ap_rst
    );
\ap_return_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_37_ap_ready,
      D => remd(3),
      Q => ap_return_preg(3),
      R => ap_rst
    );
\ap_return_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_37_ap_ready,
      D => remd(4),
      Q => ap_return_preg(4),
      R => ap_rst
    );
\ap_return_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_37_ap_ready,
      D => remd(5),
      Q => ap_return_preg(5),
      R => ap_rst
    );
\ap_return_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_37_ap_ready,
      D => remd(6),
      Q => ap_return_preg(6),
      R => ap_rst
    );
\ap_return_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_37_ap_ready,
      D => remd(7),
      Q => ap_return_preg(7),
      R => ap_rst
    );
\ap_return_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_37_ap_ready,
      D => remd(8),
      Q => ap_return_preg(8),
      R => ap_rst
    );
\ap_return_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_37_ap_ready,
      D => remd(9),
      Q => ap_return_preg(9),
      R => ap_rst
    );
\be_backoff_counter[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBFBFF"
    )
        port map (
      I0 => \rand_state_reg[0]_2\,
      I1 => \ap_CS_fsm_reg[1]_1\(1),
      I2 => grp_random_int_gen_fu_37_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_1_[0]\,
      I4 => grp_random_int_gen_fu_37_ap_ready,
      O => \^ap_cs_fsm_reg[1]_0\
    );
\bk_backoff_counter[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAEEE"
    )
        port map (
      I0 => \bk_backoff_counter_reg[0]\,
      I1 => \bk_backoff_counter_reg[0]_0\(0),
      I2 => \^available_spaces_bk_reg[2]_0\,
      I3 => \bk_backoff_counter_reg[0]_1\,
      I4 => \bk_backoff_counter_reg[0]_2\,
      O => \ap_CS_fsm_reg[5]_0\(0)
    );
\bk_backoff_counter[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => ap_block_state11_on_subcall_done,
      I1 => available_spaces_bk(0),
      I2 => \icmp_ln304_reg_376_reg[0]_0\,
      O => \^available_spaces_bk_reg[2]_0\
    );
\grp_random_int_gen_fu_37_ap_start_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5C0"
    )
        port map (
      I0 => grp_random_int_gen_fu_37_ap_ready,
      I1 => grp_start_backoff_be_fu_178_ap_start_reg,
      I2 => \ap_CS_fsm_reg[1]_1\(0),
      I3 => grp_random_int_gen_fu_37_ap_start_reg,
      O => \ap_CS_fsm_reg[37]_0\
    );
grp_start_backoff_be_fu_178_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFC"
    )
        port map (
      I0 => grp_start_backoff_be_fu_178_ap_ready,
      I1 => Q(3),
      I2 => Q(1),
      I3 => grp_start_backoff_be_fu_178_ap_start_reg,
      O => \ap_CS_fsm_reg[11]_0\
    );
grp_start_backoff_be_fu_178_ap_start_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AE00"
    )
        port map (
      I0 => grp_random_int_gen_fu_37_ap_ready,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => grp_random_int_gen_fu_37_ap_start_reg,
      I3 => \ap_CS_fsm_reg[1]_1\(1),
      O => grp_start_backoff_be_fu_178_ap_ready
    );
\icmp_ln304_reg_376[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8ABA"
    )
        port map (
      I0 => icmp_ln304_reg_376,
      I1 => available_spaces_bk(0),
      I2 => ap_block_state11_on_subcall_done,
      I3 => \icmp_ln304_reg_376_reg[0]_0\,
      O => \icmp_ln304_reg_376_reg[0]\
    );
\icmp_ln305_reg_380[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777F00000008"
    )
        port map (
      I0 => \ap_CS_fsm_reg[13]_0\,
      I1 => ap_block_state11_on_subcall_done,
      I2 => current_txop_holder_i(1),
      I3 => current_txop_holder_i(2),
      I4 => current_txop_holder_i(0),
      I5 => icmp_ln305_reg_380,
      O => current_txop_holder_i_1_sn_1
    );
low_1_fu_54_p2: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 15) => B"000000000000000",
      A(14 downto 0) => p(14 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_low_1_fu_54_p2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"001011110010001111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_low_1_fu_54_p2_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_low_1_fu_54_p2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_low_1_fu_54_p2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ap_NS_fsm1,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_low_1_fu_54_p2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_low_1_fu_54_p2_OVERFLOW_UNCONNECTED,
      P(47 downto 31) => NLW_low_1_fu_54_p2_P_UNCONNECTED(47 downto 31),
      P(30 downto 0) => low_1_reg_161(30 downto 0),
      PATTERNBDETECT => NLW_low_1_fu_54_p2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_low_1_fu_54_p2_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_low_1_fu_54_p2_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_low_1_fu_54_p2_UNDERFLOW_UNCONNECTED
    );
\rand_state[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BF80"
    )
        port map (
      I0 => grp_fu_144_p0(0),
      I1 => grp_start_backoff_be_fu_178_rand_state_o_ap_vld,
      I2 => \ap_CS_fsm_reg[1]_1\(1),
      I3 => p(0),
      I4 => \rand_state[31]_i_28_n_1\,
      O => \ap_CS_fsm_reg[2]_0\
    );
\rand_state[10]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BF80"
    )
        port map (
      I0 => grp_fu_144_p0(10),
      I1 => grp_start_backoff_be_fu_178_rand_state_o_ap_vld,
      I2 => \ap_CS_fsm_reg[1]_1\(1),
      I3 => p(10),
      I4 => \rand_state[31]_i_28_n_1\,
      O => \ap_CS_fsm_reg[2]_10\
    );
\rand_state[11]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BF80"
    )
        port map (
      I0 => grp_fu_144_p0(11),
      I1 => grp_start_backoff_be_fu_178_rand_state_o_ap_vld,
      I2 => \ap_CS_fsm_reg[1]_1\(1),
      I3 => p(11),
      I4 => \rand_state[31]_i_28_n_1\,
      O => \ap_CS_fsm_reg[2]_11\
    );
\rand_state[12]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BF80"
    )
        port map (
      I0 => grp_fu_144_p0(12),
      I1 => grp_start_backoff_be_fu_178_rand_state_o_ap_vld,
      I2 => \ap_CS_fsm_reg[1]_1\(1),
      I3 => p(12),
      I4 => \rand_state[31]_i_28_n_1\,
      O => \ap_CS_fsm_reg[2]_12\
    );
\rand_state[13]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BF80"
    )
        port map (
      I0 => grp_fu_144_p0(13),
      I1 => grp_start_backoff_be_fu_178_rand_state_o_ap_vld,
      I2 => \ap_CS_fsm_reg[1]_1\(1),
      I3 => p(13),
      I4 => \rand_state[31]_i_28_n_1\,
      O => \ap_CS_fsm_reg[2]_13\
    );
\rand_state[14]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BF80"
    )
        port map (
      I0 => grp_fu_144_p0(14),
      I1 => grp_start_backoff_be_fu_178_rand_state_o_ap_vld,
      I2 => \ap_CS_fsm_reg[1]_1\(1),
      I3 => p(14),
      I4 => \rand_state[31]_i_28_n_1\,
      O => \ap_CS_fsm_reg[2]_14\
    );
\rand_state[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BF80"
    )
        port map (
      I0 => grp_fu_144_p0(15),
      I1 => grp_start_backoff_be_fu_178_rand_state_o_ap_vld,
      I2 => \ap_CS_fsm_reg[1]_1\(1),
      I3 => p(15),
      I4 => \rand_state[31]_i_28_n_1\,
      O => \ap_CS_fsm_reg[2]_15\
    );
\rand_state[16]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BF80"
    )
        port map (
      I0 => grp_fu_144_p0(16),
      I1 => grp_start_backoff_be_fu_178_rand_state_o_ap_vld,
      I2 => \ap_CS_fsm_reg[1]_1\(1),
      I3 => p(16),
      I4 => \rand_state[31]_i_28_n_1\,
      O => \ap_CS_fsm_reg[2]_16\
    );
\rand_state[17]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BF80"
    )
        port map (
      I0 => grp_fu_144_p0(17),
      I1 => grp_start_backoff_be_fu_178_rand_state_o_ap_vld,
      I2 => \ap_CS_fsm_reg[1]_1\(1),
      I3 => p(17),
      I4 => \rand_state[31]_i_28_n_1\,
      O => \ap_CS_fsm_reg[2]_17\
    );
\rand_state[18]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BF80"
    )
        port map (
      I0 => grp_fu_144_p0(18),
      I1 => grp_start_backoff_be_fu_178_rand_state_o_ap_vld,
      I2 => \ap_CS_fsm_reg[1]_1\(1),
      I3 => p(18),
      I4 => \rand_state[31]_i_28_n_1\,
      O => \ap_CS_fsm_reg[2]_18\
    );
\rand_state[19]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BF80"
    )
        port map (
      I0 => grp_fu_144_p0(19),
      I1 => grp_start_backoff_be_fu_178_rand_state_o_ap_vld,
      I2 => \ap_CS_fsm_reg[1]_1\(1),
      I3 => p(19),
      I4 => \rand_state[31]_i_28_n_1\,
      O => \ap_CS_fsm_reg[2]_19\
    );
\rand_state[1]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BF80"
    )
        port map (
      I0 => grp_fu_144_p0(1),
      I1 => grp_start_backoff_be_fu_178_rand_state_o_ap_vld,
      I2 => \ap_CS_fsm_reg[1]_1\(1),
      I3 => p(1),
      I4 => \rand_state[31]_i_28_n_1\,
      O => \ap_CS_fsm_reg[2]_1\
    );
\rand_state[20]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BF80"
    )
        port map (
      I0 => grp_fu_144_p0(20),
      I1 => grp_start_backoff_be_fu_178_rand_state_o_ap_vld,
      I2 => \ap_CS_fsm_reg[1]_1\(1),
      I3 => p(20),
      I4 => \rand_state[31]_i_28_n_1\,
      O => \ap_CS_fsm_reg[2]_20\
    );
\rand_state[21]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BF80"
    )
        port map (
      I0 => grp_fu_144_p0(21),
      I1 => grp_start_backoff_be_fu_178_rand_state_o_ap_vld,
      I2 => \ap_CS_fsm_reg[1]_1\(1),
      I3 => p(21),
      I4 => \rand_state[31]_i_28_n_1\,
      O => \ap_CS_fsm_reg[2]_21\
    );
\rand_state[22]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BF80"
    )
        port map (
      I0 => grp_fu_144_p0(22),
      I1 => grp_start_backoff_be_fu_178_rand_state_o_ap_vld,
      I2 => \ap_CS_fsm_reg[1]_1\(1),
      I3 => p(22),
      I4 => \rand_state[31]_i_28_n_1\,
      O => \ap_CS_fsm_reg[2]_22\
    );
\rand_state[23]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BF80"
    )
        port map (
      I0 => grp_fu_144_p0(23),
      I1 => grp_start_backoff_be_fu_178_rand_state_o_ap_vld,
      I2 => \ap_CS_fsm_reg[1]_1\(1),
      I3 => p(23),
      I4 => \rand_state[31]_i_28_n_1\,
      O => \ap_CS_fsm_reg[2]_23\
    );
\rand_state[24]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BF80"
    )
        port map (
      I0 => grp_fu_144_p0(24),
      I1 => grp_start_backoff_be_fu_178_rand_state_o_ap_vld,
      I2 => \ap_CS_fsm_reg[1]_1\(1),
      I3 => p(24),
      I4 => \rand_state[31]_i_28_n_1\,
      O => \ap_CS_fsm_reg[2]_24\
    );
\rand_state[25]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BF80"
    )
        port map (
      I0 => grp_fu_144_p0(25),
      I1 => grp_start_backoff_be_fu_178_rand_state_o_ap_vld,
      I2 => \ap_CS_fsm_reg[1]_1\(1),
      I3 => p(25),
      I4 => \rand_state[31]_i_28_n_1\,
      O => \ap_CS_fsm_reg[2]_25\
    );
\rand_state[26]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BF80"
    )
        port map (
      I0 => grp_fu_144_p0(26),
      I1 => grp_start_backoff_be_fu_178_rand_state_o_ap_vld,
      I2 => \ap_CS_fsm_reg[1]_1\(1),
      I3 => p(26),
      I4 => \rand_state[31]_i_28_n_1\,
      O => \ap_CS_fsm_reg[2]_26\
    );
\rand_state[27]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BF80"
    )
        port map (
      I0 => grp_fu_144_p0(27),
      I1 => grp_start_backoff_be_fu_178_rand_state_o_ap_vld,
      I2 => \ap_CS_fsm_reg[1]_1\(1),
      I3 => p(27),
      I4 => \rand_state[31]_i_28_n_1\,
      O => \ap_CS_fsm_reg[2]_27\
    );
\rand_state[28]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BF80"
    )
        port map (
      I0 => grp_fu_144_p0(28),
      I1 => grp_start_backoff_be_fu_178_rand_state_o_ap_vld,
      I2 => \ap_CS_fsm_reg[1]_1\(1),
      I3 => p(28),
      I4 => \rand_state[31]_i_28_n_1\,
      O => \ap_CS_fsm_reg[2]_28\
    );
\rand_state[29]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BF80"
    )
        port map (
      I0 => grp_fu_144_p0(29),
      I1 => grp_start_backoff_be_fu_178_rand_state_o_ap_vld,
      I2 => \ap_CS_fsm_reg[1]_1\(1),
      I3 => p(29),
      I4 => \rand_state[31]_i_28_n_1\,
      O => \ap_CS_fsm_reg[2]_29\
    );
\rand_state[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BF80"
    )
        port map (
      I0 => grp_fu_144_p0(2),
      I1 => grp_start_backoff_be_fu_178_rand_state_o_ap_vld,
      I2 => \ap_CS_fsm_reg[1]_1\(1),
      I3 => p(2),
      I4 => \rand_state[31]_i_28_n_1\,
      O => \ap_CS_fsm_reg[2]_2\
    );
\rand_state[30]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BF80"
    )
        port map (
      I0 => grp_fu_144_p0(30),
      I1 => grp_start_backoff_be_fu_178_rand_state_o_ap_vld,
      I2 => \ap_CS_fsm_reg[1]_1\(1),
      I3 => p(30),
      I4 => \rand_state[31]_i_28_n_1\,
      O => \ap_CS_fsm_reg[2]_30\
    );
\rand_state[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAEAEAEAA"
    )
        port map (
      I0 => \rand_state_reg[0]\,
      I1 => \bk_backoff_counter_reg[0]_0\(0),
      I2 => \rand_state[31]_i_4_n_1\,
      I3 => rand_state_o_ap_vld,
      I4 => \rand_state_reg[0]_0\,
      I5 => \rand_state_reg[0]_1\,
      O => \ap_CS_fsm_reg[5]_1\(0)
    );
\rand_state[31]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F7FF"
    )
        port map (
      I0 => grp_start_backoff_be_fu_178_rand_state_o_ap_vld,
      I1 => icmp_ln286_reg_364,
      I2 => tmp_7_reg_360,
      I3 => Q(2),
      I4 => \rand_state[0]_i_8\,
      O => \^ap_cs_fsm_reg[2]_32\
    );
\rand_state[31]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BF80"
    )
        port map (
      I0 => grp_fu_144_p0(31),
      I1 => grp_start_backoff_be_fu_178_rand_state_o_ap_vld,
      I2 => \ap_CS_fsm_reg[1]_1\(1),
      I3 => p(31),
      I4 => \rand_state[31]_i_28_n_1\,
      O => \ap_CS_fsm_reg[2]_31\
    );
\rand_state[31]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => Q(2),
      I1 => tmp_7_reg_360,
      I2 => icmp_ln286_reg_364,
      I3 => grp_start_backoff_be_fu_178_rand_state_o_ap_vld,
      O => \rand_state[31]_i_28_n_1\
    );
\rand_state[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A002AAAAAAAAAAA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[2]_32\,
      I1 => Q(0),
      I2 => \rand_state_reg[0]_3\(0),
      I3 => \rand_state_reg[0]_4\,
      I4 => \rand_state_reg[0]_5\,
      I5 => \rand_state_reg[0]_2\,
      O => \rand_state[31]_i_4_n_1\
    );
\rand_state[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BF80"
    )
        port map (
      I0 => grp_fu_144_p0(3),
      I1 => grp_start_backoff_be_fu_178_rand_state_o_ap_vld,
      I2 => \ap_CS_fsm_reg[1]_1\(1),
      I3 => p(3),
      I4 => \rand_state[31]_i_28_n_1\,
      O => \ap_CS_fsm_reg[2]_3\
    );
\rand_state[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BF80"
    )
        port map (
      I0 => grp_fu_144_p0(4),
      I1 => grp_start_backoff_be_fu_178_rand_state_o_ap_vld,
      I2 => \ap_CS_fsm_reg[1]_1\(1),
      I3 => p(4),
      I4 => \rand_state[31]_i_28_n_1\,
      O => \ap_CS_fsm_reg[2]_4\
    );
\rand_state[5]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BF80"
    )
        port map (
      I0 => grp_fu_144_p0(5),
      I1 => grp_start_backoff_be_fu_178_rand_state_o_ap_vld,
      I2 => \ap_CS_fsm_reg[1]_1\(1),
      I3 => p(5),
      I4 => \rand_state[31]_i_28_n_1\,
      O => \ap_CS_fsm_reg[2]_5\
    );
\rand_state[6]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BF80"
    )
        port map (
      I0 => grp_fu_144_p0(6),
      I1 => grp_start_backoff_be_fu_178_rand_state_o_ap_vld,
      I2 => \ap_CS_fsm_reg[1]_1\(1),
      I3 => p(6),
      I4 => \rand_state[31]_i_28_n_1\,
      O => \ap_CS_fsm_reg[2]_6\
    );
\rand_state[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BF80"
    )
        port map (
      I0 => grp_fu_144_p0(7),
      I1 => grp_start_backoff_be_fu_178_rand_state_o_ap_vld,
      I2 => \ap_CS_fsm_reg[1]_1\(1),
      I3 => p(7),
      I4 => \rand_state[31]_i_28_n_1\,
      O => \ap_CS_fsm_reg[2]_7\
    );
\rand_state[8]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BF80"
    )
        port map (
      I0 => grp_fu_144_p0(8),
      I1 => grp_start_backoff_be_fu_178_rand_state_o_ap_vld,
      I2 => \ap_CS_fsm_reg[1]_1\(1),
      I3 => p(8),
      I4 => \rand_state[31]_i_28_n_1\,
      O => \ap_CS_fsm_reg[2]_8\
    );
\rand_state[9]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BF80"
    )
        port map (
      I0 => grp_fu_144_p0(9),
      I1 => grp_start_backoff_be_fu_178_rand_state_o_ap_vld,
      I2 => \ap_CS_fsm_reg[1]_1\(1),
      I3 => p(9),
      I4 => \rand_state[31]_i_28_n_1\,
      O => \ap_CS_fsm_reg[2]_9\
    );
send_frame_mul_mucud_U24: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_45
     port map (
      D(30) => send_frame_mul_mucud_U24_n_50,
      D(29) => send_frame_mul_mucud_U24_n_51,
      D(28) => send_frame_mul_mucud_U24_n_52,
      D(27) => send_frame_mul_mucud_U24_n_53,
      D(26) => send_frame_mul_mucud_U24_n_54,
      D(25) => send_frame_mul_mucud_U24_n_55,
      D(24) => send_frame_mul_mucud_U24_n_56,
      D(23) => send_frame_mul_mucud_U24_n_57,
      D(22) => send_frame_mul_mucud_U24_n_58,
      D(21) => send_frame_mul_mucud_U24_n_59,
      D(20) => send_frame_mul_mucud_U24_n_60,
      D(19) => send_frame_mul_mucud_U24_n_61,
      D(18) => send_frame_mul_mucud_U24_n_62,
      D(17) => send_frame_mul_mucud_U24_n_63,
      D(16) => send_frame_mul_mucud_U24_n_64,
      D(15) => send_frame_mul_mucud_U24_n_65,
      D(14) => send_frame_mul_mucud_U24_n_66,
      D(13) => send_frame_mul_mucud_U24_n_67,
      D(12) => send_frame_mul_mucud_U24_n_68,
      D(11) => send_frame_mul_mucud_U24_n_69,
      D(10) => send_frame_mul_mucud_U24_n_70,
      D(9) => send_frame_mul_mucud_U24_n_71,
      D(8) => send_frame_mul_mucud_U24_n_72,
      D(7) => send_frame_mul_mucud_U24_n_73,
      D(6) => send_frame_mul_mucud_U24_n_74,
      D(5) => send_frame_mul_mucud_U24_n_75,
      D(4) => send_frame_mul_mucud_U24_n_76,
      D(3) => send_frame_mul_mucud_U24_n_77,
      D(2) => send_frame_mul_mucud_U24_n_78,
      D(1) => send_frame_mul_mucud_U24_n_79,
      D(0) => send_frame_mul_mucud_U24_n_80,
      O(0) => send_frame_mul_mucud_U24_n_81,
      P(16 downto 1) => trunc_ln1_reg_171(15 downto 0),
      P(0) => high_2_reg_166(0),
      Q(0) => \ap_CS_fsm_reg_n_1_[0]\,
      S(2) => send_frame_mul_mucud_U24_n_20,
      S(1) => send_frame_mul_mucud_U24_n_21,
      S(0) => send_frame_mul_mucud_U24_n_22,
      ap_NS_fsm1 => ap_NS_fsm1,
      ap_clk => ap_clk,
      grp_random_int_gen_fu_37_ap_start_reg => grp_random_int_gen_fu_37_ap_start_reg,
      \^p\ => send_frame_mul_mucud_U24_n_19,
      p_0 => send_frame_mul_mucud_U24_n_23,
      p_1 => send_frame_mul_mucud_U24_n_24,
      p_10 => send_frame_mul_mucud_U24_n_33,
      p_11 => send_frame_mul_mucud_U24_n_34,
      p_12 => send_frame_mul_mucud_U24_n_35,
      p_13 => send_frame_mul_mucud_U24_n_36,
      p_14 => send_frame_mul_mucud_U24_n_37,
      p_15 => send_frame_mul_mucud_U24_n_38,
      p_16 => send_frame_mul_mucud_U24_n_39,
      p_17 => send_frame_mul_mucud_U24_n_40,
      p_18 => send_frame_mul_mucud_U24_n_41,
      p_19 => send_frame_mul_mucud_U24_n_42,
      p_2 => send_frame_mul_mucud_U24_n_25,
      p_20 => send_frame_mul_mucud_U24_n_43,
      p_21 => send_frame_mul_mucud_U24_n_44,
      p_22 => send_frame_mul_mucud_U24_n_45,
      p_23 => send_frame_mul_mucud_U24_n_46,
      p_24 => send_frame_mul_mucud_U24_n_47,
      p_25 => send_frame_mul_mucud_U24_n_48,
      p_26 => send_frame_mul_mucud_U24_n_49,
      p_27(16 downto 0) => p(31 downto 15),
      p_3 => send_frame_mul_mucud_U24_n_26,
      p_4 => send_frame_mul_mucud_U24_n_27,
      p_5 => send_frame_mul_mucud_U24_n_28,
      p_6 => send_frame_mul_mucud_U24_n_29,
      p_7 => send_frame_mul_mucud_U24_n_30,
      p_8 => send_frame_mul_mucud_U24_n_31,
      p_9 => send_frame_mul_mucud_U24_n_32,
      \tmp_1_reg_181_reg[0]\(30 downto 0) => low_1_reg_161(30 downto 0),
      \tmp_1_reg_181_reg[0]_0\(2) => \trunc_ln14_reg_176[30]_i_3__0_n_1\,
      \tmp_1_reg_181_reg[0]_0\(1) => \trunc_ln14_reg_176[30]_i_4__0_n_1\,
      \tmp_1_reg_181_reg[0]_0\(0) => \trunc_ln14_reg_176[30]_i_5__0_n_1\,
      \trunc_ln14_reg_176[23]_i_4__0\ => \trunc_ln14_reg_176[30]_i_34__1_n_1\,
      \trunc_ln14_reg_176[23]_i_4__0_0\ => \trunc_ln14_reg_176[3]_i_7__1_n_1\,
      \trunc_ln14_reg_176[27]_i_14__1\ => \trunc_ln14_reg_176[3]_i_8__1_n_1\,
      \trunc_ln14_reg_176[27]_i_14__1_0\ => \trunc_ln14_reg_176[3]_i_9__1_n_1\,
      \trunc_ln14_reg_176[27]_i_14__1_1\ => \trunc_ln14_reg_176[30]_i_36__1_n_1\,
      \trunc_ln14_reg_176[30]_i_4__0\ => \trunc_ln14_reg_176[30]_i_35__1_n_1\,
      \trunc_ln14_reg_176_reg[11]\(3) => \trunc_ln14_reg_176[11]_i_2__0_n_1\,
      \trunc_ln14_reg_176_reg[11]\(2) => \trunc_ln14_reg_176[11]_i_3__0_n_1\,
      \trunc_ln14_reg_176_reg[11]\(1) => \trunc_ln14_reg_176[11]_i_4__0_n_1\,
      \trunc_ln14_reg_176_reg[11]\(0) => \trunc_ln14_reg_176[11]_i_5__0_n_1\,
      \trunc_ln14_reg_176_reg[15]\(3) => \trunc_ln14_reg_176[15]_i_2__0_n_1\,
      \trunc_ln14_reg_176_reg[15]\(2) => \trunc_ln14_reg_176[15]_i_3__0_n_1\,
      \trunc_ln14_reg_176_reg[15]\(1) => \trunc_ln14_reg_176[15]_i_4__0_n_1\,
      \trunc_ln14_reg_176_reg[15]\(0) => \trunc_ln14_reg_176[15]_i_5__0_n_1\,
      \trunc_ln14_reg_176_reg[19]\(3) => \trunc_ln14_reg_176[19]_i_2__0_n_1\,
      \trunc_ln14_reg_176_reg[19]\(2) => \trunc_ln14_reg_176[19]_i_3__0_n_1\,
      \trunc_ln14_reg_176_reg[19]\(1) => \trunc_ln14_reg_176[19]_i_4__0_n_1\,
      \trunc_ln14_reg_176_reg[19]\(0) => \trunc_ln14_reg_176[19]_i_5__0_n_1\,
      \trunc_ln14_reg_176_reg[23]\(3) => \trunc_ln14_reg_176[23]_i_2__0_n_1\,
      \trunc_ln14_reg_176_reg[23]\(2) => \trunc_ln14_reg_176[23]_i_3__0_n_1\,
      \trunc_ln14_reg_176_reg[23]\(1) => \trunc_ln14_reg_176[23]_i_4__0_n_1\,
      \trunc_ln14_reg_176_reg[23]\(0) => \trunc_ln14_reg_176[23]_i_5__0_n_1\,
      \trunc_ln14_reg_176_reg[27]\(3) => \trunc_ln14_reg_176[27]_i_2__0_n_1\,
      \trunc_ln14_reg_176_reg[27]\(2) => \trunc_ln14_reg_176[27]_i_3__0_n_1\,
      \trunc_ln14_reg_176_reg[27]\(1) => \trunc_ln14_reg_176[27]_i_4__0_n_1\,
      \trunc_ln14_reg_176_reg[27]\(0) => \trunc_ln14_reg_176[27]_i_5__0_n_1\,
      \trunc_ln14_reg_176_reg[3]\(3) => \trunc_ln14_reg_176[3]_i_2__0_n_1\,
      \trunc_ln14_reg_176_reg[3]\(2) => \trunc_ln14_reg_176[3]_i_3__0_n_1\,
      \trunc_ln14_reg_176_reg[3]\(1) => \trunc_ln14_reg_176[3]_i_4__0_n_1\,
      \trunc_ln14_reg_176_reg[3]\(0) => \trunc_ln14_reg_176[3]_i_5__0_n_1\,
      \trunc_ln14_reg_176_reg[7]\(3) => \trunc_ln14_reg_176[7]_i_2__0_n_1\,
      \trunc_ln14_reg_176_reg[7]\(2) => \trunc_ln14_reg_176[7]_i_3__0_n_1\,
      \trunc_ln14_reg_176_reg[7]\(1) => \trunc_ln14_reg_176[7]_i_4__0_n_1\,
      \trunc_ln14_reg_176_reg[7]\(0) => \trunc_ln14_reg_176[7]_i_5__0_n_1\,
      zext_ln13_1_fu_95_p1(6 downto 0) => zext_ln13_1_fu_95_p1(7 downto 1)
    );
send_frame_urem_3bkb_U23: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_46
     port map (
      D(31 downto 0) => grp_fu_144_p0(31 downto 0),
      DI(0) => tmp_1_reg_181,
      Q(1) => grp_random_int_gen_fu_37_ap_ready,
      Q(0) => grp_start_backoff_be_fu_178_rand_state_o_ap_vld,
      ap_clk => ap_clk,
      ap_return_preg(9 downto 0) => ap_return_preg(9 downto 0),
      ap_rst => ap_rst,
      \be_backoff_counter[9]_i_7\(9 downto 0) => \be_backoff_counter[9]_i_7\(9 downto 0),
      \be_backoff_counter_reg[0]\ => \be_backoff_counter_reg[0]\,
      \be_backoff_counter_reg[0]_0\ => \^ap_cs_fsm_reg[1]_0\,
      \be_backoff_counter_reg[1]\ => \be_backoff_counter_reg[1]\,
      \be_backoff_counter_reg[2]\ => \be_backoff_counter_reg[2]\,
      \be_backoff_counter_reg[3]\ => \be_backoff_counter_reg[3]\,
      \be_backoff_counter_reg[4]\ => \be_backoff_counter_reg[4]\,
      \be_backoff_counter_reg[5]\ => \be_backoff_counter_reg[5]\,
      \be_backoff_counter_reg[6]\ => \be_backoff_counter_reg[6]\,
      \be_backoff_counter_reg[7]\ => \be_backoff_counter_reg[7]\,
      \be_backoff_counter_reg[8]\ => \be_backoff_counter_reg[8]\,
      \be_backoff_counter_reg[9]\ => \be_backoff_counter_reg[9]\,
      \dividend0_reg[31]\(30 downto 0) => trunc_ln14_reg_176(30 downto 0),
      \divisor0_reg[9]\(8 downto 0) => \divisor0_reg[9]\(8 downto 0),
      grp_initial_edca_process_fu_240_be_backoff_counter_o(0) => grp_initial_edca_process_fu_240_be_backoff_counter_o(0),
      \r_stage_reg[32]\ => \r_stage_reg[32]\,
      \remd_reg[9]\(9 downto 0) => remd(9 downto 0)
    );
\tmp_1_reg_181_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_81,
      Q => tmp_1_reg_181,
      R => '0'
    );
\tmp_9_reg_372[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => available_spaces_bk(0),
      I1 => ap_block_state11_on_subcall_done,
      I2 => tmp_9_reg_372,
      O => \available_spaces_bk_reg[2]\
    );
\trunc_ln14_reg_176[11]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A6A9AA"
    )
        port map (
      I0 => low_1_reg_161(11),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_24,
      I4 => send_frame_mul_mucud_U24_n_34,
      O => \trunc_ln14_reg_176[11]_i_2__0_n_1\
    );
\trunc_ln14_reg_176[11]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A6A9AA"
    )
        port map (
      I0 => low_1_reg_161(10),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_40,
      I4 => send_frame_mul_mucud_U24_n_38,
      O => \trunc_ln14_reg_176[11]_i_3__0_n_1\
    );
\trunc_ln14_reg_176[11]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A6A9AA"
    )
        port map (
      I0 => low_1_reg_161(9),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_23,
      I4 => send_frame_mul_mucud_U24_n_35,
      O => \trunc_ln14_reg_176[11]_i_4__0_n_1\
    );
\trunc_ln14_reg_176[11]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A6A9AA"
    )
        port map (
      I0 => low_1_reg_161(8),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_36,
      I4 => send_frame_mul_mucud_U24_n_49,
      O => \trunc_ln14_reg_176[11]_i_5__0_n_1\
    );
\trunc_ln14_reg_176[15]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A6A9AA"
    )
        port map (
      I0 => low_1_reg_161(15),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_27,
      I4 => send_frame_mul_mucud_U24_n_26,
      O => \trunc_ln14_reg_176[15]_i_2__0_n_1\
    );
\trunc_ln14_reg_176[15]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A6A9AA"
    )
        port map (
      I0 => low_1_reg_161(14),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_46,
      I4 => send_frame_mul_mucud_U24_n_39,
      O => \trunc_ln14_reg_176[15]_i_3__0_n_1\
    );
\trunc_ln14_reg_176[15]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A6A9AA"
    )
        port map (
      I0 => low_1_reg_161(13),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_25,
      I4 => send_frame_mul_mucud_U24_n_33,
      O => \trunc_ln14_reg_176[15]_i_4__0_n_1\
    );
\trunc_ln14_reg_176[15]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A6A9AA"
    )
        port map (
      I0 => low_1_reg_161(12),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_41,
      I4 => send_frame_mul_mucud_U24_n_37,
      O => \trunc_ln14_reg_176[15]_i_5__0_n_1\
    );
\trunc_ln14_reg_176[19]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555596A655559AAA"
    )
        port map (
      I0 => low_1_reg_161(19),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_24,
      I4 => send_frame_mul_mucud_U24_n_31,
      I5 => send_frame_mul_mucud_U24_n_34,
      O => \trunc_ln14_reg_176[19]_i_2__0_n_1\
    );
\trunc_ln14_reg_176[19]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95A599A996A69AAA"
    )
        port map (
      I0 => low_1_reg_161(18),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_40,
      I4 => send_frame_mul_mucud_U24_n_38,
      I5 => send_frame_mul_mucud_U24_n_42,
      O => \trunc_ln14_reg_176[19]_i_3__0_n_1\
    );
\trunc_ln14_reg_176[19]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95A599A996A69AAA"
    )
        port map (
      I0 => low_1_reg_161(17),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_23,
      I4 => send_frame_mul_mucud_U24_n_35,
      I5 => send_frame_mul_mucud_U24_n_29,
      O => \trunc_ln14_reg_176[19]_i_4__0_n_1\
    );
\trunc_ln14_reg_176[19]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95A599A996A69AAA"
    )
        port map (
      I0 => low_1_reg_161(16),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_36,
      I4 => send_frame_mul_mucud_U24_n_49,
      I5 => send_frame_mul_mucud_U24_n_44,
      O => \trunc_ln14_reg_176[19]_i_5__0_n_1\
    );
\trunc_ln14_reg_176[23]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96A69AAA"
    )
        port map (
      I0 => low_1_reg_161(23),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_26,
      I4 => send_frame_mul_mucud_U24_n_27,
      O => \trunc_ln14_reg_176[23]_i_2__0_n_1\
    );
\trunc_ln14_reg_176[23]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555596A69AAA"
    )
        port map (
      I0 => low_1_reg_161(22),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_39,
      I4 => send_frame_mul_mucud_U24_n_46,
      I5 => send_frame_mul_mucud_U24_n_47,
      O => \trunc_ln14_reg_176[23]_i_3__0_n_1\
    );
\trunc_ln14_reg_176[23]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555596A69AAA"
    )
        port map (
      I0 => low_1_reg_161(21),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_25,
      I4 => send_frame_mul_mucud_U24_n_33,
      I5 => send_frame_mul_mucud_U24_n_28,
      O => \trunc_ln14_reg_176[23]_i_4__0_n_1\
    );
\trunc_ln14_reg_176[23]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555596A69AAA"
    )
        port map (
      I0 => low_1_reg_161(20),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_41,
      I4 => send_frame_mul_mucud_U24_n_37,
      I5 => send_frame_mul_mucud_U24_n_43,
      O => \trunc_ln14_reg_176[23]_i_5__0_n_1\
    );
\trunc_ln14_reg_176[27]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5656666655666666"
    )
        port map (
      I0 => low_1_reg_161(27),
      I1 => send_frame_mul_mucud_U24_n_32,
      I2 => send_frame_mul_mucud_U24_n_34,
      I3 => send_frame_mul_mucud_U24_n_24,
      I4 => zext_ln13_1_fu_95_p1(4),
      I5 => zext_ln13_1_fu_95_p1(3),
      O => \trunc_ln14_reg_176[27]_i_2__0_n_1\
    );
\trunc_ln14_reg_176[27]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"655A65AA6A5A6AAA"
    )
        port map (
      I0 => low_1_reg_161(26),
      I1 => send_frame_mul_mucud_U24_n_38,
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => zext_ln13_1_fu_95_p1(4),
      I4 => send_frame_mul_mucud_U24_n_42,
      I5 => send_frame_mul_mucud_U24_n_40,
      O => \trunc_ln14_reg_176[27]_i_3__0_n_1\
    );
\trunc_ln14_reg_176[27]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"655A65AA6A5A6AAA"
    )
        port map (
      I0 => low_1_reg_161(25),
      I1 => send_frame_mul_mucud_U24_n_35,
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => zext_ln13_1_fu_95_p1(4),
      I4 => send_frame_mul_mucud_U24_n_29,
      I5 => send_frame_mul_mucud_U24_n_23,
      O => \trunc_ln14_reg_176[27]_i_4__0_n_1\
    );
\trunc_ln14_reg_176[27]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56965A9A66A66AAA"
    )
        port map (
      I0 => low_1_reg_161(24),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_49,
      I4 => send_frame_mul_mucud_U24_n_44,
      I5 => send_frame_mul_mucud_U24_n_36,
      O => \trunc_ln14_reg_176[27]_i_5__0_n_1\
    );
\trunc_ln14_reg_176[30]_i_34__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(2),
      I1 => zext_ln13_1_fu_95_p1(1),
      O => \trunc_ln14_reg_176[30]_i_34__1_n_1\
    );
\trunc_ln14_reg_176[30]_i_35__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(3),
      I1 => zext_ln13_1_fu_95_p1(4),
      O => \trunc_ln14_reg_176[30]_i_35__1_n_1\
    );
\trunc_ln14_reg_176[30]_i_36__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(7),
      I1 => zext_ln13_1_fu_95_p1(6),
      I2 => zext_ln13_1_fu_95_p1(5),
      O => \trunc_ln14_reg_176[30]_i_36__1_n_1\
    );
\trunc_ln14_reg_176[30]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555A9A55556AAA"
    )
        port map (
      I0 => low_1_reg_161(30),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_39,
      I4 => send_frame_mul_mucud_U24_n_48,
      I5 => send_frame_mul_mucud_U24_n_46,
      O => \trunc_ln14_reg_176[30]_i_3__0_n_1\
    );
\trunc_ln14_reg_176[30]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555A9A55556AAA"
    )
        port map (
      I0 => low_1_reg_161(29),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_33,
      I4 => send_frame_mul_mucud_U24_n_30,
      I5 => send_frame_mul_mucud_U24_n_25,
      O => \trunc_ln14_reg_176[30]_i_4__0_n_1\
    );
\trunc_ln14_reg_176[30]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555A9A55556AAA"
    )
        port map (
      I0 => low_1_reg_161(28),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_37,
      I4 => send_frame_mul_mucud_U24_n_45,
      I5 => send_frame_mul_mucud_U24_n_41,
      O => \trunc_ln14_reg_176[30]_i_5__0_n_1\
    );
\trunc_ln14_reg_176[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A9AA"
    )
        port map (
      I0 => low_1_reg_161(3),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_34,
      O => \trunc_ln14_reg_176[3]_i_2__0_n_1\
    );
\trunc_ln14_reg_176[3]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A9AA"
    )
        port map (
      I0 => low_1_reg_161(2),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_38,
      O => \trunc_ln14_reg_176[3]_i_3__0_n_1\
    );
\trunc_ln14_reg_176[3]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A9AA"
    )
        port map (
      I0 => low_1_reg_161(1),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_35,
      O => \trunc_ln14_reg_176[3]_i_4__0_n_1\
    );
\trunc_ln14_reg_176[3]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA6AAAAAAAAAAAA"
    )
        port map (
      I0 => low_1_reg_161(0),
      I1 => high_2_reg_166(0),
      I2 => zext_ln13_1_fu_95_p1(2),
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => send_frame_mul_mucud_U24_n_19,
      I5 => \trunc_ln14_reg_176[3]_i_7__1_n_1\,
      O => \trunc_ln14_reg_176[3]_i_5__0_n_1\
    );
\trunc_ln14_reg_176[3]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(4),
      I1 => zext_ln13_1_fu_95_p1(3),
      O => \trunc_ln14_reg_176[3]_i_7__1_n_1\
    );
\trunc_ln14_reg_176[3]_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(15),
      I1 => zext_ln13_1_fu_95_p1(14),
      I2 => zext_ln13_1_fu_95_p1(13),
      I3 => zext_ln13_1_fu_95_p1(12),
      O => \trunc_ln14_reg_176[3]_i_8__1_n_1\
    );
\trunc_ln14_reg_176[3]_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(11),
      I1 => zext_ln13_1_fu_95_p1(10),
      I2 => zext_ln13_1_fu_95_p1(9),
      I3 => zext_ln13_1_fu_95_p1(8),
      O => \trunc_ln14_reg_176[3]_i_9__1_n_1\
    );
\trunc_ln14_reg_176[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA6"
    )
        port map (
      I0 => low_1_reg_161(7),
      I1 => send_frame_mul_mucud_U24_n_26,
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => zext_ln13_1_fu_95_p1(3),
      O => \trunc_ln14_reg_176[7]_i_2__0_n_1\
    );
\trunc_ln14_reg_176[7]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA6"
    )
        port map (
      I0 => low_1_reg_161(6),
      I1 => send_frame_mul_mucud_U24_n_39,
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => zext_ln13_1_fu_95_p1(3),
      O => \trunc_ln14_reg_176[7]_i_3__0_n_1\
    );
\trunc_ln14_reg_176[7]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA6"
    )
        port map (
      I0 => low_1_reg_161(5),
      I1 => send_frame_mul_mucud_U24_n_33,
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => zext_ln13_1_fu_95_p1(3),
      O => \trunc_ln14_reg_176[7]_i_4__0_n_1\
    );
\trunc_ln14_reg_176[7]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA6"
    )
        port map (
      I0 => low_1_reg_161(4),
      I1 => send_frame_mul_mucud_U24_n_37,
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => zext_ln13_1_fu_95_p1(3),
      O => \trunc_ln14_reg_176[7]_i_5__0_n_1\
    );
\trunc_ln14_reg_176_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_80,
      Q => trunc_ln14_reg_176(0),
      R => '0'
    );
\trunc_ln14_reg_176_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_70,
      Q => trunc_ln14_reg_176(10),
      R => '0'
    );
\trunc_ln14_reg_176_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_69,
      Q => trunc_ln14_reg_176(11),
      R => '0'
    );
\trunc_ln14_reg_176_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_68,
      Q => trunc_ln14_reg_176(12),
      R => '0'
    );
\trunc_ln14_reg_176_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_67,
      Q => trunc_ln14_reg_176(13),
      R => '0'
    );
\trunc_ln14_reg_176_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_66,
      Q => trunc_ln14_reg_176(14),
      R => '0'
    );
\trunc_ln14_reg_176_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_65,
      Q => trunc_ln14_reg_176(15),
      R => '0'
    );
\trunc_ln14_reg_176_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_64,
      Q => trunc_ln14_reg_176(16),
      R => '0'
    );
\trunc_ln14_reg_176_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_63,
      Q => trunc_ln14_reg_176(17),
      R => '0'
    );
\trunc_ln14_reg_176_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_62,
      Q => trunc_ln14_reg_176(18),
      R => '0'
    );
\trunc_ln14_reg_176_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_61,
      Q => trunc_ln14_reg_176(19),
      R => '0'
    );
\trunc_ln14_reg_176_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_79,
      Q => trunc_ln14_reg_176(1),
      R => '0'
    );
\trunc_ln14_reg_176_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_60,
      Q => trunc_ln14_reg_176(20),
      R => '0'
    );
\trunc_ln14_reg_176_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_59,
      Q => trunc_ln14_reg_176(21),
      R => '0'
    );
\trunc_ln14_reg_176_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_58,
      Q => trunc_ln14_reg_176(22),
      R => '0'
    );
\trunc_ln14_reg_176_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_57,
      Q => trunc_ln14_reg_176(23),
      R => '0'
    );
\trunc_ln14_reg_176_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_56,
      Q => trunc_ln14_reg_176(24),
      R => '0'
    );
\trunc_ln14_reg_176_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_55,
      Q => trunc_ln14_reg_176(25),
      R => '0'
    );
\trunc_ln14_reg_176_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_54,
      Q => trunc_ln14_reg_176(26),
      R => '0'
    );
\trunc_ln14_reg_176_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_53,
      Q => trunc_ln14_reg_176(27),
      R => '0'
    );
\trunc_ln14_reg_176_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_52,
      Q => trunc_ln14_reg_176(28),
      R => '0'
    );
\trunc_ln14_reg_176_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_51,
      Q => trunc_ln14_reg_176(29),
      R => '0'
    );
\trunc_ln14_reg_176_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_78,
      Q => trunc_ln14_reg_176(2),
      R => '0'
    );
\trunc_ln14_reg_176_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_50,
      Q => trunc_ln14_reg_176(30),
      R => '0'
    );
\trunc_ln14_reg_176_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_77,
      Q => trunc_ln14_reg_176(3),
      R => '0'
    );
\trunc_ln14_reg_176_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_76,
      Q => trunc_ln14_reg_176(4),
      R => '0'
    );
\trunc_ln14_reg_176_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_75,
      Q => trunc_ln14_reg_176(5),
      R => '0'
    );
\trunc_ln14_reg_176_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_74,
      Q => trunc_ln14_reg_176(6),
      R => '0'
    );
\trunc_ln14_reg_176_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_73,
      Q => trunc_ln14_reg_176(7),
      R => '0'
    );
\trunc_ln14_reg_176_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_72,
      Q => trunc_ln14_reg_176(8),
      R => '0'
    );
\trunc_ln14_reg_176_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_71,
      Q => trunc_ln14_reg_176(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_random_int_gen_51 is
  port (
    r_stage_reg_r_29 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_initial_edca_process_fu_240_vo_backoff_counter_o : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_CS_fsm_reg[4]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_6\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_7\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_8\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_9\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_10\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_11\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_12\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_13\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_14\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_15\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_16\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_17\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_18\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_19\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_20\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_21\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_22\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_23\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_24\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_25\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_26\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_27\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_28\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_29\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_30\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_31\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_32\ : out STD_LOGIC;
    \ap_CS_fsm_reg[14]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_33\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_backoff_vo_fu_153_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_backoff_vo_fu_153_vo_backoff_counter_o : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[37]_0\ : out STD_LOGIC;
    ap_rst : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \current_txop_holder_o[0]_INST_0_i_2\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    idle_waited_0_reg_109 : in STD_LOGIC;
    grp_backoff_vo_fu_153_ap_start_reg : in STD_LOGIC;
    \vo_backoff_counter_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vo_backoff_counter_reg[0]_0\ : in STD_LOGIC;
    \vo_backoff_counter_reg[0]_1\ : in STD_LOGIC;
    icmp_ln255_reg_84 : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_random_int_gen_fu_32_ap_start_reg : in STD_LOGIC;
    \vo_backoff_counter_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \vo_backoff_counter[7]_i_2\ : in STD_LOGIC;
    available_spaces_vo : in STD_LOGIC_VECTOR ( 0 to 0 );
    current_txop_holder_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    \current_txop_holder_o[1]_INST_0_i_2\ : in STD_LOGIC;
    \vo_backoff_counter[0]_i_3\ : in STD_LOGIC;
    \vo_backoff_counter_reg[0]_2\ : in STD_LOGIC;
    \vo_backoff_counter[1]_i_3\ : in STD_LOGIC;
    \vo_backoff_counter[1]_i_3_0\ : in STD_LOGIC;
    \vo_backoff_counter[2]_i_3\ : in STD_LOGIC;
    \vo_backoff_counter[2]_i_3_0\ : in STD_LOGIC;
    \vo_backoff_counter[3]_i_3\ : in STD_LOGIC;
    \vo_backoff_counter[5]_i_4\ : in STD_LOGIC;
    grp_random_int_gen_fu_32_ap_start_reg_reg : in STD_LOGIC;
    grp_random_int_gen_fu_32_ap_start_reg_reg_0 : in STD_LOGIC;
    \vo_backoff_counter[9]_i_7\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_random_int_gen_51 : entity is "random_int_gen";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_random_int_gen_51;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_random_int_gen_51 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \add_ln13_fu_90_p2_carry__0_n_1\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__0_n_2\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__0_n_3\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__0_n_4\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__1_n_1\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__1_n_2\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__1_n_3\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__1_n_4\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__2_n_3\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__2_n_4\ : STD_LOGIC;
  signal add_ln13_fu_90_p2_carry_n_1 : STD_LOGIC;
  signal add_ln13_fu_90_p2_carry_n_2 : STD_LOGIC;
  signal add_ln13_fu_90_p2_carry_n_3 : STD_LOGIC;
  signal add_ln13_fu_90_p2_carry_n_4 : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2__0_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_3_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_4_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_5_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_6_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_7_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_8_n_1\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[4]_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[4]_33\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[10]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[11]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[12]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[13]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[14]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[15]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[16]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[17]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[18]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[19]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[20]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[21]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[22]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[23]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[24]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[25]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[26]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[27]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[28]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[29]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[30]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[31]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[32]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[33]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[34]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[35]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[36]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[3]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[4]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[5]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[6]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[7]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[8]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[9]\ : STD_LOGIC;
  signal \ap_CS_fsm_state2__0\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_return_preg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal grp_backoff_vo_fu_153_current_txop_holder_ap_vld : STD_LOGIC;
  signal grp_fu_144_p0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_initial_edca_process_fu_240_vo_backoff_counter_o_ap_vld : STD_LOGIC;
  signal grp_random_int_gen_fu_32_ap_ready : STD_LOGIC;
  signal high_2_reg_166 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal low_1_reg_161 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \rand_state[31]_i_32_n_1\ : STD_LOGIC;
  signal remd : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal send_frame_mul_mucud_U24_n_19 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_20 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_21 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_22 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_23 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_24 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_25 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_26 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_27 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_28 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_29 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_30 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_31 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_32 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_33 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_34 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_35 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_36 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_37 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_38 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_39 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_40 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_41 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_42 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_43 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_44 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_45 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_46 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_47 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_48 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_49 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_50 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_51 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_52 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_53 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_54 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_55 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_56 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_57 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_58 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_59 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_60 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_61 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_62 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_63 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_64 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_65 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_66 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_67 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_68 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_69 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_70 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_71 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_72 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_73 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_74 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_75 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_76 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_77 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_78 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_79 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_80 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_81 : STD_LOGIC;
  signal tmp_1_reg_181 : STD_LOGIC;
  signal trunc_ln14_reg_176 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \trunc_ln14_reg_176[11]_i_2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[11]_i_3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[11]_i_4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[11]_i_5_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[15]_i_2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[15]_i_3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[15]_i_4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[15]_i_5_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[19]_i_2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[19]_i_3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[19]_i_4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[19]_i_5_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[23]_i_2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[23]_i_3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[23]_i_4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[23]_i_5_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[27]_i_2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[27]_i_3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[27]_i_4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[27]_i_5_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_34_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_35_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_36_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_5_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[3]_i_2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[3]_i_3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[3]_i_4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[3]_i_5_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[3]_i_7_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[3]_i_8_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[3]_i_9_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[7]_i_2_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[7]_i_3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[7]_i_4_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[7]_i_5_n_1\ : STD_LOGIC;
  signal trunc_ln1_reg_171 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \vo_backoff_counter[0]_i_5_n_1\ : STD_LOGIC;
  signal \vo_backoff_counter[1]_i_5_n_1\ : STD_LOGIC;
  signal \vo_backoff_counter[2]_i_5_n_1\ : STD_LOGIC;
  signal \vo_backoff_counter[3]_i_5_n_1\ : STD_LOGIC;
  signal \vo_backoff_counter[4]_i_6_n_1\ : STD_LOGIC;
  signal \vo_backoff_counter[5]_i_6_n_1\ : STD_LOGIC;
  signal \vo_backoff_counter[6]_i_6_n_1\ : STD_LOGIC;
  signal \vo_backoff_counter[7]_i_6_n_1\ : STD_LOGIC;
  signal \vo_backoff_counter[8]_i_5_n_1\ : STD_LOGIC;
  signal \vo_backoff_counter[9]_i_16_n_1\ : STD_LOGIC;
  signal \vo_backoff_counter[9]_i_17_n_1\ : STD_LOGIC;
  signal \vo_backoff_counter[9]_i_21_n_1\ : STD_LOGIC;
  signal \vo_backoff_counter[9]_i_23_n_1\ : STD_LOGIC;
  signal zext_ln13_1_fu_95_p1 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \NLW_add_ln13_fu_90_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln13_fu_90_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_low_1_fu_54_p2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_low_1_fu_54_p2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_low_1_fu_54_p2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_low_1_fu_54_p2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_low_1_fu_54_p2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_low_1_fu_54_p2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_low_1_fu_54_p2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_low_1_fu_54_p2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_low_1_fu_54_p2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_low_1_fu_54_p2_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal NLW_low_1_fu_54_p2_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_1__0\ : label is "soft_lutpair21";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[17]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[18]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[19]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[20]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[21]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[22]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[23]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[24]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[25]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[26]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[27]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[28]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[29]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[30]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[31]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[32]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[33]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[34]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[35]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[36]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[37]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of \current_txop_holder_o[2]_INST_0_i_6\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of grp_backoff_vo_fu_153_ap_start_reg_i_1 : label is "soft_lutpair20";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of low_1_fu_54_p2 : label is "{SYNTH-12 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \trunc_ln14_reg_176[30]_i_35\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \trunc_ln14_reg_176[3]_i_7\ : label is "soft_lutpair22";
begin
  Q(0) <= \^q\(0);
  \ap_CS_fsm_reg[4]_0\ <= \^ap_cs_fsm_reg[4]_0\;
  \ap_CS_fsm_reg[4]_33\ <= \^ap_cs_fsm_reg[4]_33\;
add_ln13_fu_90_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln13_fu_90_p2_carry_n_1,
      CO(2) => add_ln13_fu_90_p2_carry_n_2,
      CO(1) => add_ln13_fu_90_p2_carry_n_3,
      CO(0) => add_ln13_fu_90_p2_carry_n_4,
      CYINIT => trunc_ln1_reg_171(0),
      DI(3) => '0',
      DI(2 downto 0) => trunc_ln1_reg_171(3 downto 1),
      O(3 downto 0) => zext_ln13_1_fu_95_p1(4 downto 1),
      S(3) => trunc_ln1_reg_171(4),
      S(2) => send_frame_mul_mucud_U24_n_20,
      S(1) => send_frame_mul_mucud_U24_n_21,
      S(0) => send_frame_mul_mucud_U24_n_22
    );
\add_ln13_fu_90_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln13_fu_90_p2_carry_n_1,
      CO(3) => \add_ln13_fu_90_p2_carry__0_n_1\,
      CO(2) => \add_ln13_fu_90_p2_carry__0_n_2\,
      CO(1) => \add_ln13_fu_90_p2_carry__0_n_3\,
      CO(0) => \add_ln13_fu_90_p2_carry__0_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => zext_ln13_1_fu_95_p1(8 downto 5),
      S(3 downto 0) => trunc_ln1_reg_171(8 downto 5)
    );
\add_ln13_fu_90_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln13_fu_90_p2_carry__0_n_1\,
      CO(3) => \add_ln13_fu_90_p2_carry__1_n_1\,
      CO(2) => \add_ln13_fu_90_p2_carry__1_n_2\,
      CO(1) => \add_ln13_fu_90_p2_carry__1_n_3\,
      CO(0) => \add_ln13_fu_90_p2_carry__1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => zext_ln13_1_fu_95_p1(12 downto 9),
      S(3 downto 0) => trunc_ln1_reg_171(12 downto 9)
    );
\add_ln13_fu_90_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln13_fu_90_p2_carry__1_n_1\,
      CO(3 downto 2) => \NLW_add_ln13_fu_90_p2_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln13_fu_90_p2_carry__2_n_3\,
      CO(0) => \add_ln13_fu_90_p2_carry__2_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_add_ln13_fu_90_p2_carry__2_O_UNCONNECTED\(3),
      O(2 downto 0) => zext_ln13_1_fu_95_p1(15 downto 13),
      S(3) => '0',
      S(2 downto 0) => trunc_ln1_reg_171(15 downto 13)
    );
\ap_CS_fsm[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => grp_backoff_vo_fu_153_ap_start_reg,
      I1 => \ap_CS_fsm_reg[0]_1\(0),
      I2 => \ap_CS_fsm[1]_i_2_n_1\,
      O => grp_backoff_vo_fu_153_ap_start_reg_reg(0)
    );
\ap_CS_fsm[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => grp_random_int_gen_fu_32_ap_ready,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => grp_random_int_gen_fu_32_ap_start_reg,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2_n_1\,
      I1 => grp_backoff_vo_fu_153_ap_start_reg,
      I2 => \ap_CS_fsm_reg[0]_1\(0),
      O => grp_backoff_vo_fu_153_ap_start_reg_reg(1)
    );
\ap_CS_fsm[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2__0_n_1\,
      I1 => \ap_CS_fsm[1]_i_3_n_1\,
      I2 => \ap_CS_fsm[1]_i_4_n_1\,
      I3 => \ap_CS_fsm[1]_i_5_n_1\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04040004FFFFFFFF"
    )
        port map (
      I0 => \ap_CS_fsm_reg[0]_0\,
      I1 => icmp_ln255_reg_84,
      I2 => grp_random_int_gen_fu_32_ap_ready,
      I3 => \ap_CS_fsm_reg_n_1_[0]\,
      I4 => grp_random_int_gen_fu_32_ap_start_reg,
      I5 => \ap_CS_fsm_reg[0]_1\(1),
      O => \ap_CS_fsm[1]_i_2_n_1\
    );
\ap_CS_fsm[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[34]\,
      I1 => \ap_CS_fsm_reg_n_1_[35]\,
      I2 => \ap_CS_fsm_reg_n_1_[32]\,
      I3 => \ap_CS_fsm_reg_n_1_[33]\,
      I4 => grp_random_int_gen_fu_32_ap_ready,
      I5 => \ap_CS_fsm_reg_n_1_[36]\,
      O => \ap_CS_fsm[1]_i_2__0_n_1\
    );
\ap_CS_fsm[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[28]\,
      I1 => \ap_CS_fsm_reg_n_1_[29]\,
      I2 => \ap_CS_fsm_reg_n_1_[26]\,
      I3 => \ap_CS_fsm_reg_n_1_[27]\,
      I4 => \ap_CS_fsm_reg_n_1_[31]\,
      I5 => \ap_CS_fsm_reg_n_1_[30]\,
      O => \ap_CS_fsm[1]_i_3_n_1\
    );
\ap_CS_fsm[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[22]\,
      I1 => \ap_CS_fsm_reg_n_1_[23]\,
      I2 => \ap_CS_fsm_reg_n_1_[20]\,
      I3 => \ap_CS_fsm_reg_n_1_[21]\,
      I4 => \ap_CS_fsm_reg_n_1_[25]\,
      I5 => \ap_CS_fsm_reg_n_1_[24]\,
      O => \ap_CS_fsm[1]_i_4_n_1\
    );
\ap_CS_fsm[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_6_n_1\,
      I1 => \ap_CS_fsm[1]_i_7_n_1\,
      I2 => \ap_CS_fsm[1]_i_8_n_1\,
      I3 => \ap_CS_fsm_state2__0\,
      I4 => \ap_CS_fsm_reg_n_1_[0]\,
      I5 => grp_random_int_gen_fu_32_ap_start_reg,
      O => \ap_CS_fsm[1]_i_5_n_1\
    );
\ap_CS_fsm[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[10]\,
      I1 => \ap_CS_fsm_reg_n_1_[11]\,
      I2 => \ap_CS_fsm_reg_n_1_[8]\,
      I3 => \ap_CS_fsm_reg_n_1_[9]\,
      I4 => \ap_CS_fsm_reg_n_1_[13]\,
      I5 => \ap_CS_fsm_reg_n_1_[12]\,
      O => \ap_CS_fsm[1]_i_6_n_1\
    );
\ap_CS_fsm[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[16]\,
      I1 => \ap_CS_fsm_reg_n_1_[17]\,
      I2 => \ap_CS_fsm_reg_n_1_[14]\,
      I3 => \ap_CS_fsm_reg_n_1_[15]\,
      I4 => \ap_CS_fsm_reg_n_1_[19]\,
      I5 => \ap_CS_fsm_reg_n_1_[18]\,
      O => \ap_CS_fsm[1]_i_7_n_1\
    );
\ap_CS_fsm[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[4]\,
      I1 => \ap_CS_fsm_reg_n_1_[5]\,
      I2 => \^q\(0),
      I3 => \ap_CS_fsm_reg_n_1_[3]\,
      I4 => \ap_CS_fsm_reg_n_1_[7]\,
      I5 => \ap_CS_fsm_reg_n_1_[6]\,
      O => \ap_CS_fsm[1]_i_8_n_1\
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FF888888888888"
    )
        port map (
      I0 => \current_txop_holder_o[0]_INST_0_i_2\(0),
      I1 => idle_waited_0_reg_109,
      I2 => grp_backoff_vo_fu_153_ap_start_reg,
      I3 => \ap_CS_fsm_reg[0]_1\(0),
      I4 => \ap_CS_fsm[1]_i_2_n_1\,
      I5 => \current_txop_holder_o[0]_INST_0_i_2\(1),
      O => D(0)
    );
\ap_CS_fsm[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22A2"
    )
        port map (
      I0 => \current_txop_holder_o[0]_INST_0_i_2\(1),
      I1 => \ap_CS_fsm[1]_i_2_n_1\,
      I2 => \ap_CS_fsm_reg[0]_1\(0),
      I3 => grp_backoff_vo_fu_153_ap_start_reg,
      O => D(1)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_1_[0]\,
      S => ap_rst
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[9]\,
      Q => \ap_CS_fsm_reg_n_1_[10]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[10]\,
      Q => \ap_CS_fsm_reg_n_1_[11]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[11]\,
      Q => \ap_CS_fsm_reg_n_1_[12]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[12]\,
      Q => \ap_CS_fsm_reg_n_1_[13]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[13]\,
      Q => \ap_CS_fsm_reg_n_1_[14]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[14]\,
      Q => \ap_CS_fsm_reg_n_1_[15]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[15]\,
      Q => \ap_CS_fsm_reg_n_1_[16]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[16]\,
      Q => \ap_CS_fsm_reg_n_1_[17]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[17]\,
      Q => \ap_CS_fsm_reg_n_1_[18]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[18]\,
      Q => \ap_CS_fsm_reg_n_1_[19]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \ap_CS_fsm_state2__0\,
      R => ap_rst
    );
\ap_CS_fsm_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[19]\,
      Q => \ap_CS_fsm_reg_n_1_[20]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[20]\,
      Q => \ap_CS_fsm_reg_n_1_[21]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[21]\,
      Q => \ap_CS_fsm_reg_n_1_[22]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[22]\,
      Q => \ap_CS_fsm_reg_n_1_[23]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[23]\,
      Q => \ap_CS_fsm_reg_n_1_[24]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[24]\,
      Q => \ap_CS_fsm_reg_n_1_[25]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[25]\,
      Q => \ap_CS_fsm_reg_n_1_[26]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[26]\,
      Q => \ap_CS_fsm_reg_n_1_[27]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[27]\,
      Q => \ap_CS_fsm_reg_n_1_[28]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[28]\,
      Q => \ap_CS_fsm_reg_n_1_[29]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_state2__0\,
      Q => \^q\(0),
      R => ap_rst
    );
\ap_CS_fsm_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[29]\,
      Q => \ap_CS_fsm_reg_n_1_[30]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[30]\,
      Q => \ap_CS_fsm_reg_n_1_[31]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[31]\,
      Q => \ap_CS_fsm_reg_n_1_[32]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[32]\,
      Q => \ap_CS_fsm_reg_n_1_[33]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[33]\,
      Q => \ap_CS_fsm_reg_n_1_[34]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[34]\,
      Q => \ap_CS_fsm_reg_n_1_[35]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[35]\,
      Q => \ap_CS_fsm_reg_n_1_[36]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[36]\,
      Q => grp_random_int_gen_fu_32_ap_ready,
      R => ap_rst
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^q\(0),
      Q => \ap_CS_fsm_reg_n_1_[3]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[3]\,
      Q => \ap_CS_fsm_reg_n_1_[4]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[4]\,
      Q => \ap_CS_fsm_reg_n_1_[5]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[5]\,
      Q => \ap_CS_fsm_reg_n_1_[6]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[6]\,
      Q => \ap_CS_fsm_reg_n_1_[7]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[7]\,
      Q => \ap_CS_fsm_reg_n_1_[8]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[8]\,
      Q => \ap_CS_fsm_reg_n_1_[9]\,
      R => ap_rst
    );
\ap_return_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_32_ap_ready,
      D => remd(0),
      Q => ap_return_preg(0),
      R => ap_rst
    );
\ap_return_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_32_ap_ready,
      D => remd(1),
      Q => ap_return_preg(1),
      R => ap_rst
    );
\ap_return_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_32_ap_ready,
      D => remd(2),
      Q => ap_return_preg(2),
      R => ap_rst
    );
\ap_return_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_32_ap_ready,
      D => remd(3),
      Q => ap_return_preg(3),
      R => ap_rst
    );
\ap_return_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_32_ap_ready,
      D => remd(4),
      Q => ap_return_preg(4),
      R => ap_rst
    );
\ap_return_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_32_ap_ready,
      D => remd(5),
      Q => ap_return_preg(5),
      R => ap_rst
    );
\ap_return_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_32_ap_ready,
      D => remd(6),
      Q => ap_return_preg(6),
      R => ap_rst
    );
\ap_return_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_32_ap_ready,
      D => remd(7),
      Q => ap_return_preg(7),
      R => ap_rst
    );
\ap_return_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_32_ap_ready,
      D => remd(8),
      Q => ap_return_preg(8),
      R => ap_rst
    );
\ap_return_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_32_ap_ready,
      D => remd(9),
      Q => ap_return_preg(9),
      R => ap_rst
    );
\current_txop_holder_o[0]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFFAE"
    )
        port map (
      I0 => \current_txop_holder_o[0]_INST_0_i_2\(4),
      I1 => current_txop_holder_i(0),
      I2 => \^ap_cs_fsm_reg[4]_33\,
      I3 => \current_txop_holder_o[0]_INST_0_i_2\(2),
      I4 => \current_txop_holder_o[0]_INST_0_i_2\(3),
      O => \ap_CS_fsm_reg[14]_0\
    );
\current_txop_holder_o[2]_INST_0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202220"
    )
        port map (
      I0 => \current_txop_holder_o[0]_INST_0_i_2\(1),
      I1 => \current_txop_holder_o[1]_INST_0_i_2\,
      I2 => grp_random_int_gen_fu_32_ap_ready,
      I3 => \ap_CS_fsm_reg_n_1_[0]\,
      I4 => grp_random_int_gen_fu_32_ap_start_reg,
      O => \^ap_cs_fsm_reg[4]_33\
    );
grp_backoff_vo_fu_153_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \current_txop_holder_o[0]_INST_0_i_2\(0),
      I1 => idle_waited_0_reg_109,
      I2 => \ap_CS_fsm[1]_i_2_n_1\,
      I3 => grp_backoff_vo_fu_153_ap_start_reg,
      O => \ap_CS_fsm_reg[3]_0\
    );
grp_random_int_gen_fu_32_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F11"
    )
        port map (
      I0 => grp_random_int_gen_fu_32_ap_start_reg_reg,
      I1 => grp_random_int_gen_fu_32_ap_start_reg_reg_0,
      I2 => grp_random_int_gen_fu_32_ap_ready,
      I3 => grp_random_int_gen_fu_32_ap_start_reg,
      O => \ap_CS_fsm_reg[37]_0\
    );
low_1_fu_54_p2: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 15) => B"000000000000000",
      A(14 downto 0) => p(14 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_low_1_fu_54_p2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"001011110010001111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_low_1_fu_54_p2_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_low_1_fu_54_p2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_low_1_fu_54_p2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ap_NS_fsm1,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_low_1_fu_54_p2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_low_1_fu_54_p2_OVERFLOW_UNCONNECTED,
      P(47 downto 31) => NLW_low_1_fu_54_p2_P_UNCONNECTED(47 downto 31),
      P(30 downto 0) => low_1_reg_161(30 downto 0),
      PATTERNBDETECT => NLW_low_1_fu_54_p2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_low_1_fu_54_p2_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_low_1_fu_54_p2_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_low_1_fu_54_p2_UNDERFLOW_UNCONNECTED
    );
\rand_state[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF4000"
    )
        port map (
      I0 => \rand_state[31]_i_32_n_1\,
      I1 => grp_fu_144_p0(0),
      I2 => \current_txop_holder_o[0]_INST_0_i_2\(1),
      I3 => \^q\(0),
      I4 => p(0),
      O => \ap_CS_fsm_reg[4]_1\
    );
\rand_state[10]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF4000"
    )
        port map (
      I0 => \rand_state[31]_i_32_n_1\,
      I1 => grp_fu_144_p0(10),
      I2 => \current_txop_holder_o[0]_INST_0_i_2\(1),
      I3 => \^q\(0),
      I4 => p(10),
      O => \ap_CS_fsm_reg[4]_11\
    );
\rand_state[11]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF4000"
    )
        port map (
      I0 => \rand_state[31]_i_32_n_1\,
      I1 => grp_fu_144_p0(11),
      I2 => \current_txop_holder_o[0]_INST_0_i_2\(1),
      I3 => \^q\(0),
      I4 => p(11),
      O => \ap_CS_fsm_reg[4]_12\
    );
\rand_state[12]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF4000"
    )
        port map (
      I0 => \rand_state[31]_i_32_n_1\,
      I1 => grp_fu_144_p0(12),
      I2 => \current_txop_holder_o[0]_INST_0_i_2\(1),
      I3 => \^q\(0),
      I4 => p(12),
      O => \ap_CS_fsm_reg[4]_13\
    );
\rand_state[13]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF4000"
    )
        port map (
      I0 => \rand_state[31]_i_32_n_1\,
      I1 => grp_fu_144_p0(13),
      I2 => \current_txop_holder_o[0]_INST_0_i_2\(1),
      I3 => \^q\(0),
      I4 => p(13),
      O => \ap_CS_fsm_reg[4]_14\
    );
\rand_state[14]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF4000"
    )
        port map (
      I0 => \rand_state[31]_i_32_n_1\,
      I1 => grp_fu_144_p0(14),
      I2 => \current_txop_holder_o[0]_INST_0_i_2\(1),
      I3 => \^q\(0),
      I4 => p(14),
      O => \ap_CS_fsm_reg[4]_15\
    );
\rand_state[15]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF4000"
    )
        port map (
      I0 => \rand_state[31]_i_32_n_1\,
      I1 => grp_fu_144_p0(15),
      I2 => \current_txop_holder_o[0]_INST_0_i_2\(1),
      I3 => \^q\(0),
      I4 => p(15),
      O => \ap_CS_fsm_reg[4]_16\
    );
\rand_state[16]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF4000"
    )
        port map (
      I0 => \rand_state[31]_i_32_n_1\,
      I1 => grp_fu_144_p0(16),
      I2 => \current_txop_holder_o[0]_INST_0_i_2\(1),
      I3 => \^q\(0),
      I4 => p(16),
      O => \ap_CS_fsm_reg[4]_17\
    );
\rand_state[17]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF4000"
    )
        port map (
      I0 => \rand_state[31]_i_32_n_1\,
      I1 => grp_fu_144_p0(17),
      I2 => \current_txop_holder_o[0]_INST_0_i_2\(1),
      I3 => \^q\(0),
      I4 => p(17),
      O => \ap_CS_fsm_reg[4]_18\
    );
\rand_state[18]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF4000"
    )
        port map (
      I0 => \rand_state[31]_i_32_n_1\,
      I1 => grp_fu_144_p0(18),
      I2 => \current_txop_holder_o[0]_INST_0_i_2\(1),
      I3 => \^q\(0),
      I4 => p(18),
      O => \ap_CS_fsm_reg[4]_19\
    );
\rand_state[19]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF4000"
    )
        port map (
      I0 => \rand_state[31]_i_32_n_1\,
      I1 => grp_fu_144_p0(19),
      I2 => \current_txop_holder_o[0]_INST_0_i_2\(1),
      I3 => \^q\(0),
      I4 => p(19),
      O => \ap_CS_fsm_reg[4]_20\
    );
\rand_state[1]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF4000"
    )
        port map (
      I0 => \rand_state[31]_i_32_n_1\,
      I1 => grp_fu_144_p0(1),
      I2 => \current_txop_holder_o[0]_INST_0_i_2\(1),
      I3 => \^q\(0),
      I4 => p(1),
      O => \ap_CS_fsm_reg[4]_2\
    );
\rand_state[20]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF4000"
    )
        port map (
      I0 => \rand_state[31]_i_32_n_1\,
      I1 => grp_fu_144_p0(20),
      I2 => \current_txop_holder_o[0]_INST_0_i_2\(1),
      I3 => \^q\(0),
      I4 => p(20),
      O => \ap_CS_fsm_reg[4]_21\
    );
\rand_state[21]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF4000"
    )
        port map (
      I0 => \rand_state[31]_i_32_n_1\,
      I1 => grp_fu_144_p0(21),
      I2 => \current_txop_holder_o[0]_INST_0_i_2\(1),
      I3 => \^q\(0),
      I4 => p(21),
      O => \ap_CS_fsm_reg[4]_22\
    );
\rand_state[22]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF4000"
    )
        port map (
      I0 => \rand_state[31]_i_32_n_1\,
      I1 => grp_fu_144_p0(22),
      I2 => \current_txop_holder_o[0]_INST_0_i_2\(1),
      I3 => \^q\(0),
      I4 => p(22),
      O => \ap_CS_fsm_reg[4]_23\
    );
\rand_state[23]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF4000"
    )
        port map (
      I0 => \rand_state[31]_i_32_n_1\,
      I1 => grp_fu_144_p0(23),
      I2 => \current_txop_holder_o[0]_INST_0_i_2\(1),
      I3 => \^q\(0),
      I4 => p(23),
      O => \ap_CS_fsm_reg[4]_24\
    );
\rand_state[24]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF4000"
    )
        port map (
      I0 => \rand_state[31]_i_32_n_1\,
      I1 => grp_fu_144_p0(24),
      I2 => \current_txop_holder_o[0]_INST_0_i_2\(1),
      I3 => \^q\(0),
      I4 => p(24),
      O => \ap_CS_fsm_reg[4]_25\
    );
\rand_state[25]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF4000"
    )
        port map (
      I0 => \rand_state[31]_i_32_n_1\,
      I1 => grp_fu_144_p0(25),
      I2 => \current_txop_holder_o[0]_INST_0_i_2\(1),
      I3 => \^q\(0),
      I4 => p(25),
      O => \ap_CS_fsm_reg[4]_26\
    );
\rand_state[26]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF4000"
    )
        port map (
      I0 => \rand_state[31]_i_32_n_1\,
      I1 => grp_fu_144_p0(26),
      I2 => \current_txop_holder_o[0]_INST_0_i_2\(1),
      I3 => \^q\(0),
      I4 => p(26),
      O => \ap_CS_fsm_reg[4]_27\
    );
\rand_state[27]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF4000"
    )
        port map (
      I0 => \rand_state[31]_i_32_n_1\,
      I1 => grp_fu_144_p0(27),
      I2 => \current_txop_holder_o[0]_INST_0_i_2\(1),
      I3 => \^q\(0),
      I4 => p(27),
      O => \ap_CS_fsm_reg[4]_28\
    );
\rand_state[28]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF4000"
    )
        port map (
      I0 => \rand_state[31]_i_32_n_1\,
      I1 => grp_fu_144_p0(28),
      I2 => \current_txop_holder_o[0]_INST_0_i_2\(1),
      I3 => \^q\(0),
      I4 => p(28),
      O => \ap_CS_fsm_reg[4]_29\
    );
\rand_state[29]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF4000"
    )
        port map (
      I0 => \rand_state[31]_i_32_n_1\,
      I1 => grp_fu_144_p0(29),
      I2 => \current_txop_holder_o[0]_INST_0_i_2\(1),
      I3 => \^q\(0),
      I4 => p(29),
      O => \ap_CS_fsm_reg[4]_30\
    );
\rand_state[2]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF4000"
    )
        port map (
      I0 => \rand_state[31]_i_32_n_1\,
      I1 => grp_fu_144_p0(2),
      I2 => \current_txop_holder_o[0]_INST_0_i_2\(1),
      I3 => \^q\(0),
      I4 => p(2),
      O => \ap_CS_fsm_reg[4]_3\
    );
\rand_state[30]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF4000"
    )
        port map (
      I0 => \rand_state[31]_i_32_n_1\,
      I1 => grp_fu_144_p0(30),
      I2 => \current_txop_holder_o[0]_INST_0_i_2\(1),
      I3 => \^q\(0),
      I4 => p(30),
      O => \ap_CS_fsm_reg[4]_31\
    );
\rand_state[31]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF4000"
    )
        port map (
      I0 => \rand_state[31]_i_32_n_1\,
      I1 => grp_fu_144_p0(31),
      I2 => \current_txop_holder_o[0]_INST_0_i_2\(1),
      I3 => \^q\(0),
      I4 => p(31),
      O => \ap_CS_fsm_reg[4]_32\
    );
\rand_state[31]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \ap_CS_fsm_reg[0]_1\(1),
      I1 => \ap_CS_fsm_reg[0]_0\,
      I2 => icmp_ln255_reg_84,
      I3 => \^q\(0),
      O => \rand_state[31]_i_32_n_1\
    );
\rand_state[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF4000"
    )
        port map (
      I0 => \rand_state[31]_i_32_n_1\,
      I1 => grp_fu_144_p0(3),
      I2 => \current_txop_holder_o[0]_INST_0_i_2\(1),
      I3 => \^q\(0),
      I4 => p(3),
      O => \ap_CS_fsm_reg[4]_4\
    );
\rand_state[4]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF4000"
    )
        port map (
      I0 => \rand_state[31]_i_32_n_1\,
      I1 => grp_fu_144_p0(4),
      I2 => \current_txop_holder_o[0]_INST_0_i_2\(1),
      I3 => \^q\(0),
      I4 => p(4),
      O => \ap_CS_fsm_reg[4]_5\
    );
\rand_state[5]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF4000"
    )
        port map (
      I0 => \rand_state[31]_i_32_n_1\,
      I1 => grp_fu_144_p0(5),
      I2 => \current_txop_holder_o[0]_INST_0_i_2\(1),
      I3 => \^q\(0),
      I4 => p(5),
      O => \ap_CS_fsm_reg[4]_6\
    );
\rand_state[6]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF4000"
    )
        port map (
      I0 => \rand_state[31]_i_32_n_1\,
      I1 => grp_fu_144_p0(6),
      I2 => \current_txop_holder_o[0]_INST_0_i_2\(1),
      I3 => \^q\(0),
      I4 => p(6),
      O => \ap_CS_fsm_reg[4]_7\
    );
\rand_state[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF4000"
    )
        port map (
      I0 => \rand_state[31]_i_32_n_1\,
      I1 => grp_fu_144_p0(7),
      I2 => \current_txop_holder_o[0]_INST_0_i_2\(1),
      I3 => \^q\(0),
      I4 => p(7),
      O => \ap_CS_fsm_reg[4]_8\
    );
\rand_state[8]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF4000"
    )
        port map (
      I0 => \rand_state[31]_i_32_n_1\,
      I1 => grp_fu_144_p0(8),
      I2 => \current_txop_holder_o[0]_INST_0_i_2\(1),
      I3 => \^q\(0),
      I4 => p(8),
      O => \ap_CS_fsm_reg[4]_9\
    );
\rand_state[9]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF4000"
    )
        port map (
      I0 => \rand_state[31]_i_32_n_1\,
      I1 => grp_fu_144_p0(9),
      I2 => \current_txop_holder_o[0]_INST_0_i_2\(1),
      I3 => \^q\(0),
      I4 => p(9),
      O => \ap_CS_fsm_reg[4]_10\
    );
send_frame_mul_mucud_U24: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_52
     port map (
      D(30) => send_frame_mul_mucud_U24_n_50,
      D(29) => send_frame_mul_mucud_U24_n_51,
      D(28) => send_frame_mul_mucud_U24_n_52,
      D(27) => send_frame_mul_mucud_U24_n_53,
      D(26) => send_frame_mul_mucud_U24_n_54,
      D(25) => send_frame_mul_mucud_U24_n_55,
      D(24) => send_frame_mul_mucud_U24_n_56,
      D(23) => send_frame_mul_mucud_U24_n_57,
      D(22) => send_frame_mul_mucud_U24_n_58,
      D(21) => send_frame_mul_mucud_U24_n_59,
      D(20) => send_frame_mul_mucud_U24_n_60,
      D(19) => send_frame_mul_mucud_U24_n_61,
      D(18) => send_frame_mul_mucud_U24_n_62,
      D(17) => send_frame_mul_mucud_U24_n_63,
      D(16) => send_frame_mul_mucud_U24_n_64,
      D(15) => send_frame_mul_mucud_U24_n_65,
      D(14) => send_frame_mul_mucud_U24_n_66,
      D(13) => send_frame_mul_mucud_U24_n_67,
      D(12) => send_frame_mul_mucud_U24_n_68,
      D(11) => send_frame_mul_mucud_U24_n_69,
      D(10) => send_frame_mul_mucud_U24_n_70,
      D(9) => send_frame_mul_mucud_U24_n_71,
      D(8) => send_frame_mul_mucud_U24_n_72,
      D(7) => send_frame_mul_mucud_U24_n_73,
      D(6) => send_frame_mul_mucud_U24_n_74,
      D(5) => send_frame_mul_mucud_U24_n_75,
      D(4) => send_frame_mul_mucud_U24_n_76,
      D(3) => send_frame_mul_mucud_U24_n_77,
      D(2) => send_frame_mul_mucud_U24_n_78,
      D(1) => send_frame_mul_mucud_U24_n_79,
      D(0) => send_frame_mul_mucud_U24_n_80,
      O(0) => send_frame_mul_mucud_U24_n_81,
      P(16 downto 1) => trunc_ln1_reg_171(15 downto 0),
      P(0) => high_2_reg_166(0),
      Q(0) => \ap_CS_fsm_reg_n_1_[0]\,
      S(2) => send_frame_mul_mucud_U24_n_20,
      S(1) => send_frame_mul_mucud_U24_n_21,
      S(0) => send_frame_mul_mucud_U24_n_22,
      ap_NS_fsm1 => ap_NS_fsm1,
      ap_clk => ap_clk,
      grp_random_int_gen_fu_32_ap_start_reg => grp_random_int_gen_fu_32_ap_start_reg,
      \^p\ => send_frame_mul_mucud_U24_n_19,
      p_0 => send_frame_mul_mucud_U24_n_23,
      p_1 => send_frame_mul_mucud_U24_n_24,
      p_10 => send_frame_mul_mucud_U24_n_33,
      p_11 => send_frame_mul_mucud_U24_n_34,
      p_12 => send_frame_mul_mucud_U24_n_35,
      p_13 => send_frame_mul_mucud_U24_n_36,
      p_14 => send_frame_mul_mucud_U24_n_37,
      p_15 => send_frame_mul_mucud_U24_n_38,
      p_16 => send_frame_mul_mucud_U24_n_39,
      p_17 => send_frame_mul_mucud_U24_n_40,
      p_18 => send_frame_mul_mucud_U24_n_41,
      p_19 => send_frame_mul_mucud_U24_n_42,
      p_2 => send_frame_mul_mucud_U24_n_25,
      p_20 => send_frame_mul_mucud_U24_n_43,
      p_21 => send_frame_mul_mucud_U24_n_44,
      p_22 => send_frame_mul_mucud_U24_n_45,
      p_23 => send_frame_mul_mucud_U24_n_46,
      p_24 => send_frame_mul_mucud_U24_n_47,
      p_25 => send_frame_mul_mucud_U24_n_48,
      p_26 => send_frame_mul_mucud_U24_n_49,
      p_27(16 downto 0) => p(31 downto 15),
      p_3 => send_frame_mul_mucud_U24_n_26,
      p_4 => send_frame_mul_mucud_U24_n_27,
      p_5 => send_frame_mul_mucud_U24_n_28,
      p_6 => send_frame_mul_mucud_U24_n_29,
      p_7 => send_frame_mul_mucud_U24_n_30,
      p_8 => send_frame_mul_mucud_U24_n_31,
      p_9 => send_frame_mul_mucud_U24_n_32,
      \tmp_1_reg_181_reg[0]\(30 downto 0) => low_1_reg_161(30 downto 0),
      \tmp_1_reg_181_reg[0]_0\(2) => \trunc_ln14_reg_176[30]_i_3_n_1\,
      \tmp_1_reg_181_reg[0]_0\(1) => \trunc_ln14_reg_176[30]_i_4_n_1\,
      \tmp_1_reg_181_reg[0]_0\(0) => \trunc_ln14_reg_176[30]_i_5_n_1\,
      \trunc_ln14_reg_176[23]_i_4\ => \trunc_ln14_reg_176[30]_i_34_n_1\,
      \trunc_ln14_reg_176[23]_i_4_0\ => \trunc_ln14_reg_176[3]_i_7_n_1\,
      \trunc_ln14_reg_176[27]_i_14\ => \trunc_ln14_reg_176[3]_i_8_n_1\,
      \trunc_ln14_reg_176[27]_i_14_0\ => \trunc_ln14_reg_176[3]_i_9_n_1\,
      \trunc_ln14_reg_176[27]_i_14_1\ => \trunc_ln14_reg_176[30]_i_36_n_1\,
      \trunc_ln14_reg_176[30]_i_4\ => \trunc_ln14_reg_176[30]_i_35_n_1\,
      \trunc_ln14_reg_176_reg[11]\(3) => \trunc_ln14_reg_176[11]_i_2_n_1\,
      \trunc_ln14_reg_176_reg[11]\(2) => \trunc_ln14_reg_176[11]_i_3_n_1\,
      \trunc_ln14_reg_176_reg[11]\(1) => \trunc_ln14_reg_176[11]_i_4_n_1\,
      \trunc_ln14_reg_176_reg[11]\(0) => \trunc_ln14_reg_176[11]_i_5_n_1\,
      \trunc_ln14_reg_176_reg[15]\(3) => \trunc_ln14_reg_176[15]_i_2_n_1\,
      \trunc_ln14_reg_176_reg[15]\(2) => \trunc_ln14_reg_176[15]_i_3_n_1\,
      \trunc_ln14_reg_176_reg[15]\(1) => \trunc_ln14_reg_176[15]_i_4_n_1\,
      \trunc_ln14_reg_176_reg[15]\(0) => \trunc_ln14_reg_176[15]_i_5_n_1\,
      \trunc_ln14_reg_176_reg[19]\(3) => \trunc_ln14_reg_176[19]_i_2_n_1\,
      \trunc_ln14_reg_176_reg[19]\(2) => \trunc_ln14_reg_176[19]_i_3_n_1\,
      \trunc_ln14_reg_176_reg[19]\(1) => \trunc_ln14_reg_176[19]_i_4_n_1\,
      \trunc_ln14_reg_176_reg[19]\(0) => \trunc_ln14_reg_176[19]_i_5_n_1\,
      \trunc_ln14_reg_176_reg[23]\(3) => \trunc_ln14_reg_176[23]_i_2_n_1\,
      \trunc_ln14_reg_176_reg[23]\(2) => \trunc_ln14_reg_176[23]_i_3_n_1\,
      \trunc_ln14_reg_176_reg[23]\(1) => \trunc_ln14_reg_176[23]_i_4_n_1\,
      \trunc_ln14_reg_176_reg[23]\(0) => \trunc_ln14_reg_176[23]_i_5_n_1\,
      \trunc_ln14_reg_176_reg[27]\(3) => \trunc_ln14_reg_176[27]_i_2_n_1\,
      \trunc_ln14_reg_176_reg[27]\(2) => \trunc_ln14_reg_176[27]_i_3_n_1\,
      \trunc_ln14_reg_176_reg[27]\(1) => \trunc_ln14_reg_176[27]_i_4_n_1\,
      \trunc_ln14_reg_176_reg[27]\(0) => \trunc_ln14_reg_176[27]_i_5_n_1\,
      \trunc_ln14_reg_176_reg[3]\(3) => \trunc_ln14_reg_176[3]_i_2_n_1\,
      \trunc_ln14_reg_176_reg[3]\(2) => \trunc_ln14_reg_176[3]_i_3_n_1\,
      \trunc_ln14_reg_176_reg[3]\(1) => \trunc_ln14_reg_176[3]_i_4_n_1\,
      \trunc_ln14_reg_176_reg[3]\(0) => \trunc_ln14_reg_176[3]_i_5_n_1\,
      \trunc_ln14_reg_176_reg[7]\(3) => \trunc_ln14_reg_176[7]_i_2_n_1\,
      \trunc_ln14_reg_176_reg[7]\(2) => \trunc_ln14_reg_176[7]_i_3_n_1\,
      \trunc_ln14_reg_176_reg[7]\(1) => \trunc_ln14_reg_176[7]_i_4_n_1\,
      \trunc_ln14_reg_176_reg[7]\(0) => \trunc_ln14_reg_176[7]_i_5_n_1\,
      zext_ln13_1_fu_95_p1(6 downto 0) => zext_ln13_1_fu_95_p1(7 downto 1)
    );
send_frame_urem_3bkb_U23: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_53
     port map (
      D(31 downto 0) => grp_fu_144_p0(31 downto 0),
      DI(0) => tmp_1_reg_181,
      Q(0) => \^q\(0),
      ap_clk => ap_clk,
      ap_return_preg(3 downto 0) => ap_return_preg(7 downto 4),
      ap_rst => ap_rst,
      \dividend0_reg[31]\(30 downto 0) => trunc_ln14_reg_176(30 downto 0),
      grp_backoff_vo_fu_153_vo_backoff_counter_o(3 downto 0) => grp_backoff_vo_fu_153_vo_backoff_counter_o(3 downto 0),
      grp_initial_edca_process_fu_240_vo_backoff_counter_o(5 downto 0) => grp_initial_edca_process_fu_240_vo_backoff_counter_o(5 downto 0),
      r_stage_reg_r_29 => r_stage_reg_r_29,
      \remd_reg[9]\(9 downto 0) => remd(9 downto 0),
      \vo_backoff_counter[4]_i_2\ => \vo_backoff_counter[4]_i_6_n_1\,
      \vo_backoff_counter[4]_i_2_0\ => \vo_backoff_counter[9]_i_21_n_1\,
      \vo_backoff_counter[5]_i_2\ => \vo_backoff_counter[5]_i_6_n_1\,
      \vo_backoff_counter[6]_i_2\ => \vo_backoff_counter[6]_i_6_n_1\,
      \vo_backoff_counter[7]_i_2\ => \vo_backoff_counter[7]_i_6_n_1\,
      \vo_backoff_counter_reg[0]\ => \^ap_cs_fsm_reg[4]_0\,
      \vo_backoff_counter_reg[0]_0\ => \vo_backoff_counter[0]_i_5_n_1\,
      \vo_backoff_counter_reg[1]\ => \vo_backoff_counter[1]_i_5_n_1\,
      \vo_backoff_counter_reg[2]\ => \vo_backoff_counter[2]_i_5_n_1\,
      \vo_backoff_counter_reg[3]\ => \vo_backoff_counter[3]_i_5_n_1\,
      \vo_backoff_counter_reg[8]\ => \vo_backoff_counter[8]_i_5_n_1\,
      \vo_backoff_counter_reg[9]\(5 downto 4) => \vo_backoff_counter_reg[9]\(9 downto 8),
      \vo_backoff_counter_reg[9]\(3 downto 0) => \vo_backoff_counter_reg[9]\(3 downto 0),
      \vo_backoff_counter_reg[9]_0\ => \vo_backoff_counter[9]_i_16_n_1\,
      \vo_backoff_counter_reg[9]_1\ => \vo_backoff_counter[9]_i_17_n_1\
    );
\tmp_1_reg_181_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_81,
      Q => tmp_1_reg_181,
      R => '0'
    );
\trunc_ln14_reg_176[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A6A9AA"
    )
        port map (
      I0 => low_1_reg_161(11),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_24,
      I4 => send_frame_mul_mucud_U24_n_34,
      O => \trunc_ln14_reg_176[11]_i_2_n_1\
    );
\trunc_ln14_reg_176[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A6A9AA"
    )
        port map (
      I0 => low_1_reg_161(10),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_40,
      I4 => send_frame_mul_mucud_U24_n_38,
      O => \trunc_ln14_reg_176[11]_i_3_n_1\
    );
\trunc_ln14_reg_176[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A6A9AA"
    )
        port map (
      I0 => low_1_reg_161(9),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_23,
      I4 => send_frame_mul_mucud_U24_n_35,
      O => \trunc_ln14_reg_176[11]_i_4_n_1\
    );
\trunc_ln14_reg_176[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A6A9AA"
    )
        port map (
      I0 => low_1_reg_161(8),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_36,
      I4 => send_frame_mul_mucud_U24_n_49,
      O => \trunc_ln14_reg_176[11]_i_5_n_1\
    );
\trunc_ln14_reg_176[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A6A9AA"
    )
        port map (
      I0 => low_1_reg_161(15),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_27,
      I4 => send_frame_mul_mucud_U24_n_26,
      O => \trunc_ln14_reg_176[15]_i_2_n_1\
    );
\trunc_ln14_reg_176[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A6A9AA"
    )
        port map (
      I0 => low_1_reg_161(14),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_46,
      I4 => send_frame_mul_mucud_U24_n_39,
      O => \trunc_ln14_reg_176[15]_i_3_n_1\
    );
\trunc_ln14_reg_176[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A6A9AA"
    )
        port map (
      I0 => low_1_reg_161(13),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_25,
      I4 => send_frame_mul_mucud_U24_n_33,
      O => \trunc_ln14_reg_176[15]_i_4_n_1\
    );
\trunc_ln14_reg_176[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A6A9AA"
    )
        port map (
      I0 => low_1_reg_161(12),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_41,
      I4 => send_frame_mul_mucud_U24_n_37,
      O => \trunc_ln14_reg_176[15]_i_5_n_1\
    );
\trunc_ln14_reg_176[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555596A655559AAA"
    )
        port map (
      I0 => low_1_reg_161(19),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_24,
      I4 => send_frame_mul_mucud_U24_n_31,
      I5 => send_frame_mul_mucud_U24_n_34,
      O => \trunc_ln14_reg_176[19]_i_2_n_1\
    );
\trunc_ln14_reg_176[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95A599A996A69AAA"
    )
        port map (
      I0 => low_1_reg_161(18),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_40,
      I4 => send_frame_mul_mucud_U24_n_38,
      I5 => send_frame_mul_mucud_U24_n_42,
      O => \trunc_ln14_reg_176[19]_i_3_n_1\
    );
\trunc_ln14_reg_176[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95A599A996A69AAA"
    )
        port map (
      I0 => low_1_reg_161(17),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_23,
      I4 => send_frame_mul_mucud_U24_n_35,
      I5 => send_frame_mul_mucud_U24_n_29,
      O => \trunc_ln14_reg_176[19]_i_4_n_1\
    );
\trunc_ln14_reg_176[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95A599A996A69AAA"
    )
        port map (
      I0 => low_1_reg_161(16),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_36,
      I4 => send_frame_mul_mucud_U24_n_49,
      I5 => send_frame_mul_mucud_U24_n_44,
      O => \trunc_ln14_reg_176[19]_i_5_n_1\
    );
\trunc_ln14_reg_176[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96A69AAA"
    )
        port map (
      I0 => low_1_reg_161(23),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_26,
      I4 => send_frame_mul_mucud_U24_n_27,
      O => \trunc_ln14_reg_176[23]_i_2_n_1\
    );
\trunc_ln14_reg_176[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555596A69AAA"
    )
        port map (
      I0 => low_1_reg_161(22),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_39,
      I4 => send_frame_mul_mucud_U24_n_46,
      I5 => send_frame_mul_mucud_U24_n_47,
      O => \trunc_ln14_reg_176[23]_i_3_n_1\
    );
\trunc_ln14_reg_176[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555596A69AAA"
    )
        port map (
      I0 => low_1_reg_161(21),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_25,
      I4 => send_frame_mul_mucud_U24_n_33,
      I5 => send_frame_mul_mucud_U24_n_28,
      O => \trunc_ln14_reg_176[23]_i_4_n_1\
    );
\trunc_ln14_reg_176[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555596A69AAA"
    )
        port map (
      I0 => low_1_reg_161(20),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_41,
      I4 => send_frame_mul_mucud_U24_n_37,
      I5 => send_frame_mul_mucud_U24_n_43,
      O => \trunc_ln14_reg_176[23]_i_5_n_1\
    );
\trunc_ln14_reg_176[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5656666655666666"
    )
        port map (
      I0 => low_1_reg_161(27),
      I1 => send_frame_mul_mucud_U24_n_32,
      I2 => send_frame_mul_mucud_U24_n_34,
      I3 => send_frame_mul_mucud_U24_n_24,
      I4 => zext_ln13_1_fu_95_p1(4),
      I5 => zext_ln13_1_fu_95_p1(3),
      O => \trunc_ln14_reg_176[27]_i_2_n_1\
    );
\trunc_ln14_reg_176[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"655A65AA6A5A6AAA"
    )
        port map (
      I0 => low_1_reg_161(26),
      I1 => send_frame_mul_mucud_U24_n_38,
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => zext_ln13_1_fu_95_p1(4),
      I4 => send_frame_mul_mucud_U24_n_42,
      I5 => send_frame_mul_mucud_U24_n_40,
      O => \trunc_ln14_reg_176[27]_i_3_n_1\
    );
\trunc_ln14_reg_176[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"655A65AA6A5A6AAA"
    )
        port map (
      I0 => low_1_reg_161(25),
      I1 => send_frame_mul_mucud_U24_n_35,
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => zext_ln13_1_fu_95_p1(4),
      I4 => send_frame_mul_mucud_U24_n_29,
      I5 => send_frame_mul_mucud_U24_n_23,
      O => \trunc_ln14_reg_176[27]_i_4_n_1\
    );
\trunc_ln14_reg_176[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56965A9A66A66AAA"
    )
        port map (
      I0 => low_1_reg_161(24),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_49,
      I4 => send_frame_mul_mucud_U24_n_44,
      I5 => send_frame_mul_mucud_U24_n_36,
      O => \trunc_ln14_reg_176[27]_i_5_n_1\
    );
\trunc_ln14_reg_176[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555A9A55556AAA"
    )
        port map (
      I0 => low_1_reg_161(30),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_39,
      I4 => send_frame_mul_mucud_U24_n_48,
      I5 => send_frame_mul_mucud_U24_n_46,
      O => \trunc_ln14_reg_176[30]_i_3_n_1\
    );
\trunc_ln14_reg_176[30]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(2),
      I1 => zext_ln13_1_fu_95_p1(1),
      O => \trunc_ln14_reg_176[30]_i_34_n_1\
    );
\trunc_ln14_reg_176[30]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(3),
      I1 => zext_ln13_1_fu_95_p1(4),
      O => \trunc_ln14_reg_176[30]_i_35_n_1\
    );
\trunc_ln14_reg_176[30]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(7),
      I1 => zext_ln13_1_fu_95_p1(6),
      I2 => zext_ln13_1_fu_95_p1(5),
      O => \trunc_ln14_reg_176[30]_i_36_n_1\
    );
\trunc_ln14_reg_176[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555A9A55556AAA"
    )
        port map (
      I0 => low_1_reg_161(29),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_33,
      I4 => send_frame_mul_mucud_U24_n_30,
      I5 => send_frame_mul_mucud_U24_n_25,
      O => \trunc_ln14_reg_176[30]_i_4_n_1\
    );
\trunc_ln14_reg_176[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555A9A55556AAA"
    )
        port map (
      I0 => low_1_reg_161(28),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_37,
      I4 => send_frame_mul_mucud_U24_n_45,
      I5 => send_frame_mul_mucud_U24_n_41,
      O => \trunc_ln14_reg_176[30]_i_5_n_1\
    );
\trunc_ln14_reg_176[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A9AA"
    )
        port map (
      I0 => low_1_reg_161(3),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_34,
      O => \trunc_ln14_reg_176[3]_i_2_n_1\
    );
\trunc_ln14_reg_176[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A9AA"
    )
        port map (
      I0 => low_1_reg_161(2),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_38,
      O => \trunc_ln14_reg_176[3]_i_3_n_1\
    );
\trunc_ln14_reg_176[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A9AA"
    )
        port map (
      I0 => low_1_reg_161(1),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_35,
      O => \trunc_ln14_reg_176[3]_i_4_n_1\
    );
\trunc_ln14_reg_176[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA6AAAAAAAAAAAA"
    )
        port map (
      I0 => low_1_reg_161(0),
      I1 => high_2_reg_166(0),
      I2 => zext_ln13_1_fu_95_p1(2),
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => send_frame_mul_mucud_U24_n_19,
      I5 => \trunc_ln14_reg_176[3]_i_7_n_1\,
      O => \trunc_ln14_reg_176[3]_i_5_n_1\
    );
\trunc_ln14_reg_176[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(4),
      I1 => zext_ln13_1_fu_95_p1(3),
      O => \trunc_ln14_reg_176[3]_i_7_n_1\
    );
\trunc_ln14_reg_176[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(15),
      I1 => zext_ln13_1_fu_95_p1(14),
      I2 => zext_ln13_1_fu_95_p1(13),
      I3 => zext_ln13_1_fu_95_p1(12),
      O => \trunc_ln14_reg_176[3]_i_8_n_1\
    );
\trunc_ln14_reg_176[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(11),
      I1 => zext_ln13_1_fu_95_p1(10),
      I2 => zext_ln13_1_fu_95_p1(9),
      I3 => zext_ln13_1_fu_95_p1(8),
      O => \trunc_ln14_reg_176[3]_i_9_n_1\
    );
\trunc_ln14_reg_176[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA6"
    )
        port map (
      I0 => low_1_reg_161(7),
      I1 => send_frame_mul_mucud_U24_n_26,
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => zext_ln13_1_fu_95_p1(3),
      O => \trunc_ln14_reg_176[7]_i_2_n_1\
    );
\trunc_ln14_reg_176[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA6"
    )
        port map (
      I0 => low_1_reg_161(6),
      I1 => send_frame_mul_mucud_U24_n_39,
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => zext_ln13_1_fu_95_p1(3),
      O => \trunc_ln14_reg_176[7]_i_3_n_1\
    );
\trunc_ln14_reg_176[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA6"
    )
        port map (
      I0 => low_1_reg_161(5),
      I1 => send_frame_mul_mucud_U24_n_33,
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => zext_ln13_1_fu_95_p1(3),
      O => \trunc_ln14_reg_176[7]_i_4_n_1\
    );
\trunc_ln14_reg_176[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA6"
    )
        port map (
      I0 => low_1_reg_161(4),
      I1 => send_frame_mul_mucud_U24_n_37,
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => zext_ln13_1_fu_95_p1(3),
      O => \trunc_ln14_reg_176[7]_i_5_n_1\
    );
\trunc_ln14_reg_176_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_80,
      Q => trunc_ln14_reg_176(0),
      R => '0'
    );
\trunc_ln14_reg_176_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_70,
      Q => trunc_ln14_reg_176(10),
      R => '0'
    );
\trunc_ln14_reg_176_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_69,
      Q => trunc_ln14_reg_176(11),
      R => '0'
    );
\trunc_ln14_reg_176_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_68,
      Q => trunc_ln14_reg_176(12),
      R => '0'
    );
\trunc_ln14_reg_176_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_67,
      Q => trunc_ln14_reg_176(13),
      R => '0'
    );
\trunc_ln14_reg_176_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_66,
      Q => trunc_ln14_reg_176(14),
      R => '0'
    );
\trunc_ln14_reg_176_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_65,
      Q => trunc_ln14_reg_176(15),
      R => '0'
    );
\trunc_ln14_reg_176_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_64,
      Q => trunc_ln14_reg_176(16),
      R => '0'
    );
\trunc_ln14_reg_176_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_63,
      Q => trunc_ln14_reg_176(17),
      R => '0'
    );
\trunc_ln14_reg_176_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_62,
      Q => trunc_ln14_reg_176(18),
      R => '0'
    );
\trunc_ln14_reg_176_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_61,
      Q => trunc_ln14_reg_176(19),
      R => '0'
    );
\trunc_ln14_reg_176_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_79,
      Q => trunc_ln14_reg_176(1),
      R => '0'
    );
\trunc_ln14_reg_176_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_60,
      Q => trunc_ln14_reg_176(20),
      R => '0'
    );
\trunc_ln14_reg_176_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_59,
      Q => trunc_ln14_reg_176(21),
      R => '0'
    );
\trunc_ln14_reg_176_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_58,
      Q => trunc_ln14_reg_176(22),
      R => '0'
    );
\trunc_ln14_reg_176_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_57,
      Q => trunc_ln14_reg_176(23),
      R => '0'
    );
\trunc_ln14_reg_176_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_56,
      Q => trunc_ln14_reg_176(24),
      R => '0'
    );
\trunc_ln14_reg_176_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_55,
      Q => trunc_ln14_reg_176(25),
      R => '0'
    );
\trunc_ln14_reg_176_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_54,
      Q => trunc_ln14_reg_176(26),
      R => '0'
    );
\trunc_ln14_reg_176_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_53,
      Q => trunc_ln14_reg_176(27),
      R => '0'
    );
\trunc_ln14_reg_176_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_52,
      Q => trunc_ln14_reg_176(28),
      R => '0'
    );
\trunc_ln14_reg_176_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_51,
      Q => trunc_ln14_reg_176(29),
      R => '0'
    );
\trunc_ln14_reg_176_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_78,
      Q => trunc_ln14_reg_176(2),
      R => '0'
    );
\trunc_ln14_reg_176_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_50,
      Q => trunc_ln14_reg_176(30),
      R => '0'
    );
\trunc_ln14_reg_176_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_77,
      Q => trunc_ln14_reg_176(3),
      R => '0'
    );
\trunc_ln14_reg_176_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_76,
      Q => trunc_ln14_reg_176(4),
      R => '0'
    );
\trunc_ln14_reg_176_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_75,
      Q => trunc_ln14_reg_176(5),
      R => '0'
    );
\trunc_ln14_reg_176_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_74,
      Q => trunc_ln14_reg_176(6),
      R => '0'
    );
\trunc_ln14_reg_176_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_73,
      Q => trunc_ln14_reg_176(7),
      R => '0'
    );
\trunc_ln14_reg_176_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_72,
      Q => trunc_ln14_reg_176(8),
      R => '0'
    );
\trunc_ln14_reg_176_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_71,
      Q => trunc_ln14_reg_176(9),
      R => '0'
    );
\vo_backoff_counter[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F88F8888F8888888"
    )
        port map (
      I0 => ap_return_preg(0),
      I1 => \vo_backoff_counter[9]_i_21_n_1\,
      I2 => \vo_backoff_counter[0]_i_3\,
      I3 => \vo_backoff_counter_reg[9]\(0),
      I4 => \vo_backoff_counter[9]_i_23_n_1\,
      I5 => \vo_backoff_counter_reg[0]_2\,
      O => \vo_backoff_counter[0]_i_5_n_1\
    );
\vo_backoff_counter[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F888888888F888"
    )
        port map (
      I0 => ap_return_preg(1),
      I1 => \vo_backoff_counter[9]_i_21_n_1\,
      I2 => \vo_backoff_counter[9]_i_23_n_1\,
      I3 => \vo_backoff_counter[1]_i_3\,
      I4 => \vo_backoff_counter_reg[9]\(1),
      I5 => \vo_backoff_counter[1]_i_3_0\,
      O => \vo_backoff_counter[1]_i_5_n_1\
    );
\vo_backoff_counter[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8888888888F888"
    )
        port map (
      I0 => ap_return_preg(2),
      I1 => \vo_backoff_counter[9]_i_21_n_1\,
      I2 => \vo_backoff_counter[2]_i_3\,
      I3 => \vo_backoff_counter[9]_i_23_n_1\,
      I4 => \vo_backoff_counter_reg[9]\(2),
      I5 => \vo_backoff_counter[2]_i_3_0\,
      O => \vo_backoff_counter[2]_i_5_n_1\
    );
\vo_backoff_counter[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F888888888F888"
    )
        port map (
      I0 => ap_return_preg(3),
      I1 => \vo_backoff_counter[9]_i_21_n_1\,
      I2 => \vo_backoff_counter[9]_i_23_n_1\,
      I3 => \vo_backoff_counter[3]_i_3\,
      I4 => \vo_backoff_counter_reg[9]\(3),
      I5 => \vo_backoff_counter[5]_i_4\,
      O => \vo_backoff_counter[3]_i_5_n_1\
    );
\vo_backoff_counter[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A900A900A900A800"
    )
        port map (
      I0 => \vo_backoff_counter_reg[9]\(4),
      I1 => \vo_backoff_counter_reg[9]\(3),
      I2 => \vo_backoff_counter[5]_i_4\,
      I3 => \vo_backoff_counter[9]_i_23_n_1\,
      I4 => \vo_backoff_counter_reg[9]\(5),
      I5 => grp_random_int_gen_fu_32_ap_start_reg_reg,
      O => \vo_backoff_counter[4]_i_6_n_1\
    );
\vo_backoff_counter[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA90000AAA80000"
    )
        port map (
      I0 => \vo_backoff_counter_reg[9]\(5),
      I1 => \vo_backoff_counter_reg[9]\(3),
      I2 => \vo_backoff_counter_reg[9]\(4),
      I3 => \vo_backoff_counter[5]_i_4\,
      I4 => \vo_backoff_counter[9]_i_23_n_1\,
      I5 => grp_random_int_gen_fu_32_ap_start_reg_reg,
      O => \vo_backoff_counter[5]_i_6_n_1\
    );
\vo_backoff_counter[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9090909090909080"
    )
        port map (
      I0 => grp_random_int_gen_fu_32_ap_start_reg_reg_0,
      I1 => \vo_backoff_counter_reg[9]\(6),
      I2 => \vo_backoff_counter[9]_i_23_n_1\,
      I3 => \vo_backoff_counter_reg[9]\(7),
      I4 => \vo_backoff_counter_reg[9]\(8),
      I5 => \vo_backoff_counter_reg[9]\(9),
      O => \vo_backoff_counter[6]_i_6_n_1\
    );
\vo_backoff_counter[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C900C900C900C800"
    )
        port map (
      I0 => grp_random_int_gen_fu_32_ap_start_reg_reg_0,
      I1 => \vo_backoff_counter_reg[9]\(7),
      I2 => \vo_backoff_counter_reg[9]\(6),
      I3 => \vo_backoff_counter[9]_i_23_n_1\,
      I4 => \vo_backoff_counter_reg[9]\(9),
      I5 => \vo_backoff_counter_reg[9]\(8),
      O => \vo_backoff_counter[7]_i_6_n_1\
    );
\vo_backoff_counter[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8888888888F888"
    )
        port map (
      I0 => ap_return_preg(8),
      I1 => \vo_backoff_counter[9]_i_21_n_1\,
      I2 => \vo_backoff_counter_reg[9]\(9),
      I3 => \vo_backoff_counter[9]_i_23_n_1\,
      I4 => \vo_backoff_counter_reg[9]\(8),
      I5 => \vo_backoff_counter[9]_i_7\,
      O => \vo_backoff_counter[8]_i_5_n_1\
    );
\vo_backoff_counter[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \vo_backoff_counter_reg[0]\(0),
      I1 => grp_initial_edca_process_fu_240_vo_backoff_counter_o_ap_vld,
      I2 => \vo_backoff_counter_reg[0]_0\,
      I3 => \vo_backoff_counter_reg[0]_1\,
      O => E(0)
    );
\vo_backoff_counter[9]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7757777777777777"
    )
        port map (
      I0 => \current_txop_holder_o[0]_INST_0_i_2\(1),
      I1 => grp_backoff_vo_fu_153_current_txop_holder_ap_vld,
      I2 => \vo_backoff_counter[7]_i_2\,
      I3 => available_spaces_vo(0),
      I4 => \ap_CS_fsm_reg[0]_1\(0),
      I5 => grp_backoff_vo_fu_153_ap_start_reg,
      O => \^ap_cs_fsm_reg[4]_0\
    );
\vo_backoff_counter[9]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => grp_random_int_gen_fu_32_ap_ready,
      I1 => \ap_CS_fsm_reg[0]_1\(1),
      I2 => \ap_CS_fsm_reg[0]_0\,
      I3 => icmp_ln255_reg_84,
      O => \vo_backoff_counter[9]_i_16_n_1\
    );
\vo_backoff_counter[9]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8888888888888"
    )
        port map (
      I0 => ap_return_preg(9),
      I1 => \vo_backoff_counter[9]_i_21_n_1\,
      I2 => \vo_backoff_counter[9]_i_7\,
      I3 => \vo_backoff_counter_reg[9]\(8),
      I4 => \vo_backoff_counter[9]_i_23_n_1\,
      I5 => \vo_backoff_counter_reg[9]\(9),
      O => \vo_backoff_counter[9]_i_17_n_1\
    );
\vo_backoff_counter[9]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => grp_random_int_gen_fu_32_ap_ready,
      I1 => grp_random_int_gen_fu_32_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => \ap_CS_fsm_reg[0]_1\(1),
      I4 => \ap_CS_fsm_reg[0]_0\,
      I5 => icmp_ln255_reg_84,
      O => \vo_backoff_counter[9]_i_21_n_1\
    );
\vo_backoff_counter[9]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFDFFFDFDFDFFF"
    )
        port map (
      I0 => icmp_ln255_reg_84,
      I1 => \ap_CS_fsm_reg[0]_0\,
      I2 => \ap_CS_fsm_reg[0]_1\(1),
      I3 => grp_random_int_gen_fu_32_ap_ready,
      I4 => \ap_CS_fsm_reg_n_1_[0]\,
      I5 => grp_random_int_gen_fu_32_ap_start_reg,
      O => \vo_backoff_counter[9]_i_23_n_1\
    );
\vo_backoff_counter[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF08080800"
    )
        port map (
      I0 => grp_backoff_vo_fu_153_ap_start_reg,
      I1 => \ap_CS_fsm_reg[0]_1\(0),
      I2 => available_spaces_vo(0),
      I3 => \vo_backoff_counter_reg[0]_2\,
      I4 => \vo_backoff_counter_reg[9]\(0),
      I5 => grp_backoff_vo_fu_153_current_txop_holder_ap_vld,
      O => grp_initial_edca_process_fu_240_vo_backoff_counter_o_ap_vld
    );
\vo_backoff_counter[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F40000000000"
    )
        port map (
      I0 => grp_random_int_gen_fu_32_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => grp_random_int_gen_fu_32_ap_ready,
      I3 => \ap_CS_fsm_reg[0]_1\(1),
      I4 => \ap_CS_fsm_reg[0]_0\,
      I5 => icmp_ln255_reg_84,
      O => grp_backoff_vo_fu_153_current_txop_holder_ap_vld
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_random_int_gen_6 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[11]_0\ : out STD_LOGIC;
    \icmp_ln304_reg_374_reg[0]\ : out STD_LOGIC;
    \available_spaces_bk_reg[2]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[3]\ : out STD_LOGIC;
    \available_spaces_bk_reg[2]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_0\ : out STD_LOGIC;
    \bk_backoff_counter_reg[4]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[5]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[6]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[7]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[1]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[2]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[8]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[9]\ : out STD_LOGIC;
    grp_phy_txend_confirm_fu_292_be_backoff_counter_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    current_txop_holder_i_1_sp_1 : out STD_LOGIC;
    \be_backoff_counter_reg[1]\ : out STD_LOGIC;
    \be_backoff_counter_reg[2]\ : out STD_LOGIC;
    \be_backoff_counter_reg[3]\ : out STD_LOGIC;
    \be_backoff_counter_reg[4]\ : out STD_LOGIC;
    \be_backoff_counter_reg[5]\ : out STD_LOGIC;
    \be_backoff_counter_reg[6]\ : out STD_LOGIC;
    \be_backoff_counter_reg[7]\ : out STD_LOGIC;
    \be_backoff_counter_reg[8]\ : out STD_LOGIC;
    \be_backoff_counter_reg[9]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_6\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_7\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_8\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_9\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_10\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_11\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_12\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_13\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_14\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_15\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_16\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_17\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_18\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_19\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_20\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_21\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_22\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_23\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_24\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_25\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_26\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_27\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_28\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_29\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_30\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_31\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_32\ : out STD_LOGIC;
    grp_start_backoff_be_fu_176_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[37]_0\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \r_stage_reg[32]\ : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    p : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[13]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    grp_start_backoff_be_fu_176_ap_start_reg : in STD_LOGIC;
    icmp_ln304_reg_374 : in STD_LOGIC;
    available_spaces_bk : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln304_reg_374_reg[0]_0\ : in STD_LOGIC;
    tmp_4_reg_370 : in STD_LOGIC;
    \bk_backoff_counter_reg[3]_0\ : in STD_LOGIC;
    \bk_backoff_counter_reg[3]_1\ : in STD_LOGIC;
    \bk_backoff_counter_reg[3]_2\ : in STD_LOGIC;
    \bk_backoff_counter_reg[3]_3\ : in STD_LOGIC;
    \bk_backoff_counter_reg[4]_0\ : in STD_LOGIC;
    \bk_backoff_counter_reg[4]_1\ : in STD_LOGIC;
    \bk_backoff_counter_reg[4]_2\ : in STD_LOGIC;
    \bk_backoff_counter_reg[5]_0\ : in STD_LOGIC;
    \bk_backoff_counter_reg[5]_1\ : in STD_LOGIC;
    \bk_backoff_counter_reg[5]_2\ : in STD_LOGIC;
    \bk_backoff_counter_reg[6]_0\ : in STD_LOGIC;
    \bk_backoff_counter_reg[6]_1\ : in STD_LOGIC;
    \bk_backoff_counter_reg[6]_2\ : in STD_LOGIC;
    \bk_backoff_counter_reg[7]_0\ : in STD_LOGIC;
    \bk_backoff_counter_reg[7]_1\ : in STD_LOGIC;
    \bk_backoff_counter_reg[7]_2\ : in STD_LOGIC;
    \bk_backoff_counter_reg[1]_0\ : in STD_LOGIC;
    \bk_backoff_counter_reg[1]_1\ : in STD_LOGIC;
    \bk_backoff_counter_reg[1]_2\ : in STD_LOGIC;
    \bk_backoff_counter_reg[2]_0\ : in STD_LOGIC;
    \bk_backoff_counter_reg[2]_1\ : in STD_LOGIC;
    \bk_backoff_counter_reg[2]_2\ : in STD_LOGIC;
    \bk_backoff_counter_reg[8]_0\ : in STD_LOGIC;
    \bk_backoff_counter_reg[8]_1\ : in STD_LOGIC;
    \bk_backoff_counter_reg[8]_2\ : in STD_LOGIC;
    \bk_backoff_counter_reg[9]_0\ : in STD_LOGIC;
    \bk_backoff_counter_reg[9]_1\ : in STD_LOGIC;
    \bk_backoff_counter_reg[9]_2\ : in STD_LOGIC;
    \bk_backoff_counter_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bk_backoff_counter_reg[0]_0\ : in STD_LOGIC;
    \be_backoff_counter_reg[0]\ : in STD_LOGIC;
    \be_backoff_counter[9]_i_7\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \ap_CS_fsm_reg[13]_2\ : in STD_LOGIC;
    current_txop_holder_i : in STD_LOGIC_VECTOR ( 2 downto 0 );
    icmp_ln305_reg_378 : in STD_LOGIC;
    \be_backoff_counter[9]_i_5\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_random_int_gen_fu_37_ap_start_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[13]_3\ : in STD_LOGIC;
    tmp_2_reg_358 : in STD_LOGIC;
    icmp_ln286_reg_362 : in STD_LOGIC;
    \divisor0_reg[9]\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_random_int_gen_6 : entity is "random_int_gen";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_random_int_gen_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_random_int_gen_6 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \add_ln13_fu_90_p2_carry__0_n_1\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__0_n_2\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__0_n_3\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__0_n_4\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__1_n_1\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__1_n_2\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__1_n_3\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__1_n_4\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__2_n_3\ : STD_LOGIC;
  signal \add_ln13_fu_90_p2_carry__2_n_4\ : STD_LOGIC;
  signal add_ln13_fu_90_p2_carry_n_1 : STD_LOGIC;
  signal add_ln13_fu_90_p2_carry_n_2 : STD_LOGIC;
  signal add_ln13_fu_90_p2_carry_n_3 : STD_LOGIC;
  signal add_ln13_fu_90_p2_carry_n_4 : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2__8_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_3__5_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_4__5_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_5__5_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_6__5_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_7__5_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_8__5_n_1\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[13]_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[1]_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[2]_1\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[10]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[11]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[12]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[13]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[14]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[15]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[16]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[17]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[18]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[19]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[20]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[21]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[22]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[23]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[24]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[25]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[26]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[27]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[28]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[29]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[30]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[31]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[32]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[33]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[34]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[35]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[36]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[3]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[4]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[5]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[6]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[7]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[8]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[9]\ : STD_LOGIC;
  signal \ap_CS_fsm_state2__0\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_block_state11_on_subcall_done : STD_LOGIC;
  signal ap_return_preg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^available_spaces_bk_reg[2]_0\ : STD_LOGIC;
  signal current_txop_holder_i_1_sn_1 : STD_LOGIC;
  signal grp_fu_144_p0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_random_int_gen_fu_37_ap_ready : STD_LOGIC;
  signal grp_start_backoff_be_fu_176_ap_ready : STD_LOGIC;
  signal high_2_reg_166 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal low_1_reg_161 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal remd : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal send_frame_mul_mucud_U24_n_19 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_20 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_21 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_22 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_23 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_24 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_25 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_26 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_27 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_28 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_29 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_30 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_31 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_32 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_33 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_34 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_35 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_36 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_37 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_38 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_39 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_40 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_41 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_42 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_43 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_44 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_45 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_46 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_47 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_48 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_49 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_50 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_51 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_52 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_53 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_54 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_55 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_56 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_57 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_58 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_59 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_60 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_61 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_62 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_63 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_64 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_65 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_66 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_67 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_68 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_69 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_70 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_71 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_72 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_73 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_74 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_75 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_76 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_77 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_78 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_79 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_80 : STD_LOGIC;
  signal send_frame_mul_mucud_U24_n_81 : STD_LOGIC;
  signal tmp_1_reg_181 : STD_LOGIC;
  signal trunc_ln14_reg_176 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \trunc_ln14_reg_176[11]_i_2__3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[11]_i_3__3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[11]_i_4__3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[11]_i_5__3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[15]_i_2__3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[15]_i_3__3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[15]_i_4__3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[15]_i_5__3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[19]_i_2__3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[19]_i_3__3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[19]_i_4__3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[19]_i_5__3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[23]_i_2__3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[23]_i_3__3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[23]_i_4__3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[23]_i_5__3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[27]_i_2__3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[27]_i_3__3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[27]_i_4__3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[27]_i_5__3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_34__5_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_35__5_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_36__5_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_3__3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_4__3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[30]_i_5__3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[3]_i_2__3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[3]_i_3__3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[3]_i_4__3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[3]_i_5__3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[3]_i_7__5_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[3]_i_8__5_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[3]_i_9__5_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[7]_i_2__3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[7]_i_3__3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[7]_i_4__3_n_1\ : STD_LOGIC;
  signal \trunc_ln14_reg_176[7]_i_5__3_n_1\ : STD_LOGIC;
  signal trunc_ln1_reg_171 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal zext_ln13_1_fu_95_p1 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \NLW_add_ln13_fu_90_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln13_fu_90_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_low_1_fu_54_p2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_low_1_fu_54_p2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_low_1_fu_54_p2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_low_1_fu_54_p2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_low_1_fu_54_p2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_low_1_fu_54_p2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_low_1_fu_54_p2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_low_1_fu_54_p2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_low_1_fu_54_p2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_low_1_fu_54_p2_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal NLW_low_1_fu_54_p2_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__19\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \ap_CS_fsm[12]_i_1__5\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \ap_CS_fsm[14]_i_1__5\ : label is "soft_lutpair321";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[17]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[18]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[19]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[20]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[21]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[22]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[23]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[24]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[25]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[26]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[27]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[28]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[29]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[30]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[31]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[32]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[33]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[34]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[35]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[36]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[37]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of \be_backoff_counter[9]_i_9\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \bk_backoff_counter[9]_i_8\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \grp_random_int_gen_fu_37_ap_start_reg_i_1__3\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of grp_start_backoff_be_fu_176_ap_start_reg_i_2 : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \icmp_ln304_reg_374[0]_i_1\ : label is "soft_lutpair322";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of low_1_fu_54_p2 : label is "{SYNTH-12 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \trunc_ln14_reg_176[30]_i_35__5\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \trunc_ln14_reg_176[3]_i_7__5\ : label is "soft_lutpair324";
begin
  Q(0) <= \^q\(0);
  \ap_CS_fsm_reg[13]_0\ <= \^ap_cs_fsm_reg[13]_0\;
  \ap_CS_fsm_reg[1]_0\ <= \^ap_cs_fsm_reg[1]_0\;
  \ap_CS_fsm_reg[2]_1\ <= \^ap_cs_fsm_reg[2]_1\;
  \available_spaces_bk_reg[2]_0\ <= \^available_spaces_bk_reg[2]_0\;
  current_txop_holder_i_1_sp_1 <= current_txop_holder_i_1_sn_1;
add_ln13_fu_90_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln13_fu_90_p2_carry_n_1,
      CO(2) => add_ln13_fu_90_p2_carry_n_2,
      CO(1) => add_ln13_fu_90_p2_carry_n_3,
      CO(0) => add_ln13_fu_90_p2_carry_n_4,
      CYINIT => trunc_ln1_reg_171(0),
      DI(3) => '0',
      DI(2 downto 0) => trunc_ln1_reg_171(3 downto 1),
      O(3 downto 0) => zext_ln13_1_fu_95_p1(4 downto 1),
      S(3) => trunc_ln1_reg_171(4),
      S(2) => send_frame_mul_mucud_U24_n_20,
      S(1) => send_frame_mul_mucud_U24_n_21,
      S(0) => send_frame_mul_mucud_U24_n_22
    );
\add_ln13_fu_90_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln13_fu_90_p2_carry_n_1,
      CO(3) => \add_ln13_fu_90_p2_carry__0_n_1\,
      CO(2) => \add_ln13_fu_90_p2_carry__0_n_2\,
      CO(1) => \add_ln13_fu_90_p2_carry__0_n_3\,
      CO(0) => \add_ln13_fu_90_p2_carry__0_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => zext_ln13_1_fu_95_p1(8 downto 5),
      S(3 downto 0) => trunc_ln1_reg_171(8 downto 5)
    );
\add_ln13_fu_90_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln13_fu_90_p2_carry__0_n_1\,
      CO(3) => \add_ln13_fu_90_p2_carry__1_n_1\,
      CO(2) => \add_ln13_fu_90_p2_carry__1_n_2\,
      CO(1) => \add_ln13_fu_90_p2_carry__1_n_3\,
      CO(0) => \add_ln13_fu_90_p2_carry__1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => zext_ln13_1_fu_95_p1(12 downto 9),
      S(3 downto 0) => trunc_ln1_reg_171(12 downto 9)
    );
\add_ln13_fu_90_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln13_fu_90_p2_carry__1_n_1\,
      CO(3 downto 2) => \NLW_add_ln13_fu_90_p2_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln13_fu_90_p2_carry__2_n_3\,
      CO(0) => \add_ln13_fu_90_p2_carry__2_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_add_ln13_fu_90_p2_carry__2_O_UNCONNECTED\(3),
      O(2 downto 0) => zext_ln13_1_fu_95_p1(15 downto 13),
      S(3) => '0',
      S(2 downto 0) => trunc_ln1_reg_171(15 downto 13)
    );
\ap_CS_fsm[0]_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555FF300000"
    )
        port map (
      I0 => grp_start_backoff_be_fu_176_ap_start_reg,
      I1 => grp_random_int_gen_fu_37_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => grp_random_int_gen_fu_37_ap_ready,
      I4 => \ap_CS_fsm_reg[1]_1\(1),
      I5 => \ap_CS_fsm_reg[1]_1\(0),
      O => grp_start_backoff_be_fu_176_ap_start_reg_reg(0)
    );
\ap_CS_fsm[0]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => grp_random_int_gen_fu_37_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => grp_random_int_gen_fu_37_ap_ready,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[10]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005100"
    )
        port map (
      I0 => grp_start_backoff_be_fu_176_ap_ready,
      I1 => \ap_CS_fsm_reg[1]_1\(0),
      I2 => grp_start_backoff_be_fu_176_ap_start_reg,
      I3 => icmp_ln286_reg_362,
      I4 => tmp_2_reg_358,
      O => \ap_CS_fsm_reg[0]_0\
    );
\ap_CS_fsm[12]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888880"
    )
        port map (
      I0 => \ap_CS_fsm_reg[13]_2\,
      I1 => ap_block_state11_on_subcall_done,
      I2 => current_txop_holder_i(0),
      I3 => current_txop_holder_i(2),
      I4 => current_txop_holder_i(1),
      O => D(0)
    );
\ap_CS_fsm[13]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF444"
    )
        port map (
      I0 => \ap_CS_fsm_reg[13]_2\,
      I1 => ap_block_state11_on_subcall_done,
      I2 => \ap_CS_fsm_reg[13]_1\(4),
      I3 => \ap_CS_fsm_reg[13]_3\,
      I4 => \ap_CS_fsm_reg[13]_1\(3),
      I5 => \ap_CS_fsm_reg[13]_1\(5),
      O => D(1)
    );
\ap_CS_fsm[14]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \ap_CS_fsm_reg[13]_2\,
      I1 => ap_block_state11_on_subcall_done,
      I2 => current_txop_holder_i(0),
      I3 => current_txop_holder_i(2),
      I4 => current_txop_holder_i(1),
      O => D(2)
    );
\ap_CS_fsm[14]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA8AAA8A8A"
    )
        port map (
      I0 => \ap_CS_fsm_reg[13]_1\(1),
      I1 => tmp_2_reg_358,
      I2 => icmp_ln286_reg_362,
      I3 => grp_start_backoff_be_fu_176_ap_start_reg,
      I4 => \ap_CS_fsm_reg[1]_1\(0),
      I5 => grp_start_backoff_be_fu_176_ap_ready,
      O => ap_block_state11_on_subcall_done
    );
\ap_CS_fsm[1]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA3333AAAAFF3F"
    )
        port map (
      I0 => grp_start_backoff_be_fu_176_ap_start_reg,
      I1 => \ap_CS_fsm_reg[1]_1\(1),
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => grp_random_int_gen_fu_37_ap_start_reg,
      I4 => \ap_CS_fsm_reg[1]_1\(0),
      I5 => grp_random_int_gen_fu_37_ap_ready,
      O => grp_start_backoff_be_fu_176_ap_start_reg_reg(1)
    );
\ap_CS_fsm[1]_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2__8_n_1\,
      I1 => \ap_CS_fsm[1]_i_3__5_n_1\,
      I2 => \ap_CS_fsm[1]_i_4__5_n_1\,
      I3 => \ap_CS_fsm[1]_i_5__5_n_1\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[34]\,
      I1 => \ap_CS_fsm_reg_n_1_[35]\,
      I2 => \ap_CS_fsm_reg_n_1_[32]\,
      I3 => \ap_CS_fsm_reg_n_1_[33]\,
      I4 => grp_random_int_gen_fu_37_ap_ready,
      I5 => \ap_CS_fsm_reg_n_1_[36]\,
      O => \ap_CS_fsm[1]_i_2__8_n_1\
    );
\ap_CS_fsm[1]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[28]\,
      I1 => \ap_CS_fsm_reg_n_1_[29]\,
      I2 => \ap_CS_fsm_reg_n_1_[26]\,
      I3 => \ap_CS_fsm_reg_n_1_[27]\,
      I4 => \ap_CS_fsm_reg_n_1_[31]\,
      I5 => \ap_CS_fsm_reg_n_1_[30]\,
      O => \ap_CS_fsm[1]_i_3__5_n_1\
    );
\ap_CS_fsm[1]_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[22]\,
      I1 => \ap_CS_fsm_reg_n_1_[23]\,
      I2 => \ap_CS_fsm_reg_n_1_[20]\,
      I3 => \ap_CS_fsm_reg_n_1_[21]\,
      I4 => \ap_CS_fsm_reg_n_1_[25]\,
      I5 => \ap_CS_fsm_reg_n_1_[24]\,
      O => \ap_CS_fsm[1]_i_4__5_n_1\
    );
\ap_CS_fsm[1]_i_5__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_6__5_n_1\,
      I1 => \ap_CS_fsm[1]_i_7__5_n_1\,
      I2 => \ap_CS_fsm[1]_i_8__5_n_1\,
      I3 => \ap_CS_fsm_state2__0\,
      I4 => \ap_CS_fsm_reg_n_1_[0]\,
      I5 => grp_random_int_gen_fu_37_ap_start_reg,
      O => \ap_CS_fsm[1]_i_5__5_n_1\
    );
\ap_CS_fsm[1]_i_6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[10]\,
      I1 => \ap_CS_fsm_reg_n_1_[11]\,
      I2 => \ap_CS_fsm_reg_n_1_[8]\,
      I3 => \ap_CS_fsm_reg_n_1_[9]\,
      I4 => \ap_CS_fsm_reg_n_1_[13]\,
      I5 => \ap_CS_fsm_reg_n_1_[12]\,
      O => \ap_CS_fsm[1]_i_6__5_n_1\
    );
\ap_CS_fsm[1]_i_7__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[16]\,
      I1 => \ap_CS_fsm_reg_n_1_[17]\,
      I2 => \ap_CS_fsm_reg_n_1_[14]\,
      I3 => \ap_CS_fsm_reg_n_1_[15]\,
      I4 => \ap_CS_fsm_reg_n_1_[19]\,
      I5 => \ap_CS_fsm_reg_n_1_[18]\,
      O => \ap_CS_fsm[1]_i_7__5_n_1\
    );
\ap_CS_fsm[1]_i_8__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[4]\,
      I1 => \ap_CS_fsm_reg_n_1_[5]\,
      I2 => \^q\(0),
      I3 => \ap_CS_fsm_reg_n_1_[3]\,
      I4 => \ap_CS_fsm_reg_n_1_[7]\,
      I5 => \ap_CS_fsm_reg_n_1_[6]\,
      O => \ap_CS_fsm[1]_i_8__5_n_1\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_1_[0]\,
      S => ap_rst
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[9]\,
      Q => \ap_CS_fsm_reg_n_1_[10]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[10]\,
      Q => \ap_CS_fsm_reg_n_1_[11]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[11]\,
      Q => \ap_CS_fsm_reg_n_1_[12]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[12]\,
      Q => \ap_CS_fsm_reg_n_1_[13]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[13]\,
      Q => \ap_CS_fsm_reg_n_1_[14]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[14]\,
      Q => \ap_CS_fsm_reg_n_1_[15]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[15]\,
      Q => \ap_CS_fsm_reg_n_1_[16]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[16]\,
      Q => \ap_CS_fsm_reg_n_1_[17]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[17]\,
      Q => \ap_CS_fsm_reg_n_1_[18]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[18]\,
      Q => \ap_CS_fsm_reg_n_1_[19]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \ap_CS_fsm_state2__0\,
      R => ap_rst
    );
\ap_CS_fsm_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[19]\,
      Q => \ap_CS_fsm_reg_n_1_[20]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[20]\,
      Q => \ap_CS_fsm_reg_n_1_[21]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[21]\,
      Q => \ap_CS_fsm_reg_n_1_[22]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[22]\,
      Q => \ap_CS_fsm_reg_n_1_[23]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[23]\,
      Q => \ap_CS_fsm_reg_n_1_[24]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[24]\,
      Q => \ap_CS_fsm_reg_n_1_[25]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[25]\,
      Q => \ap_CS_fsm_reg_n_1_[26]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[26]\,
      Q => \ap_CS_fsm_reg_n_1_[27]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[27]\,
      Q => \ap_CS_fsm_reg_n_1_[28]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[28]\,
      Q => \ap_CS_fsm_reg_n_1_[29]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_state2__0\,
      Q => \^q\(0),
      R => ap_rst
    );
\ap_CS_fsm_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[29]\,
      Q => \ap_CS_fsm_reg_n_1_[30]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[30]\,
      Q => \ap_CS_fsm_reg_n_1_[31]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[31]\,
      Q => \ap_CS_fsm_reg_n_1_[32]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[32]\,
      Q => \ap_CS_fsm_reg_n_1_[33]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[33]\,
      Q => \ap_CS_fsm_reg_n_1_[34]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[34]\,
      Q => \ap_CS_fsm_reg_n_1_[35]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[35]\,
      Q => \ap_CS_fsm_reg_n_1_[36]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[36]\,
      Q => grp_random_int_gen_fu_37_ap_ready,
      R => ap_rst
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^q\(0),
      Q => \ap_CS_fsm_reg_n_1_[3]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[3]\,
      Q => \ap_CS_fsm_reg_n_1_[4]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[4]\,
      Q => \ap_CS_fsm_reg_n_1_[5]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[5]\,
      Q => \ap_CS_fsm_reg_n_1_[6]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[6]\,
      Q => \ap_CS_fsm_reg_n_1_[7]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[7]\,
      Q => \ap_CS_fsm_reg_n_1_[8]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[8]\,
      Q => \ap_CS_fsm_reg_n_1_[9]\,
      R => ap_rst
    );
\ap_return_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_37_ap_ready,
      D => remd(0),
      Q => ap_return_preg(0),
      R => ap_rst
    );
\ap_return_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_37_ap_ready,
      D => remd(1),
      Q => ap_return_preg(1),
      R => ap_rst
    );
\ap_return_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_37_ap_ready,
      D => remd(2),
      Q => ap_return_preg(2),
      R => ap_rst
    );
\ap_return_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_37_ap_ready,
      D => remd(3),
      Q => ap_return_preg(3),
      R => ap_rst
    );
\ap_return_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_37_ap_ready,
      D => remd(4),
      Q => ap_return_preg(4),
      R => ap_rst
    );
\ap_return_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_37_ap_ready,
      D => remd(5),
      Q => ap_return_preg(5),
      R => ap_rst
    );
\ap_return_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_37_ap_ready,
      D => remd(6),
      Q => ap_return_preg(6),
      R => ap_rst
    );
\ap_return_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_37_ap_ready,
      D => remd(7),
      Q => ap_return_preg(7),
      R => ap_rst
    );
\ap_return_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_37_ap_ready,
      D => remd(8),
      Q => ap_return_preg(8),
      R => ap_rst
    );
\ap_return_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_random_int_gen_fu_37_ap_ready,
      D => remd(9),
      Q => ap_return_preg(9),
      R => ap_rst
    );
\be_backoff_counter[9]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBFBFF"
    )
        port map (
      I0 => \be_backoff_counter[9]_i_5\,
      I1 => \ap_CS_fsm_reg[1]_1\(1),
      I2 => grp_random_int_gen_fu_37_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_1_[0]\,
      I4 => grp_random_int_gen_fu_37_ap_ready,
      O => \^ap_cs_fsm_reg[1]_0\
    );
\bk_backoff_counter[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => \bk_backoff_counter_reg[1]_0\,
      I1 => \^available_spaces_bk_reg[2]_0\,
      I2 => \^ap_cs_fsm_reg[13]_0\,
      I3 => \bk_backoff_counter_reg[1]_1\,
      I4 => \bk_backoff_counter_reg[3]_2\,
      I5 => \bk_backoff_counter_reg[1]_2\,
      O => \bk_backoff_counter_reg[1]\
    );
\bk_backoff_counter[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => \bk_backoff_counter_reg[2]_0\,
      I1 => \^available_spaces_bk_reg[2]_0\,
      I2 => \^ap_cs_fsm_reg[13]_0\,
      I3 => \bk_backoff_counter_reg[2]_1\,
      I4 => \bk_backoff_counter_reg[3]_2\,
      I5 => \bk_backoff_counter_reg[2]_2\,
      O => \bk_backoff_counter_reg[2]\
    );
\bk_backoff_counter[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => \bk_backoff_counter_reg[3]_0\,
      I1 => \^available_spaces_bk_reg[2]_0\,
      I2 => \^ap_cs_fsm_reg[13]_0\,
      I3 => \bk_backoff_counter_reg[3]_1\,
      I4 => \bk_backoff_counter_reg[3]_2\,
      I5 => \bk_backoff_counter_reg[3]_3\,
      O => \bk_backoff_counter_reg[3]\
    );
\bk_backoff_counter[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => \bk_backoff_counter_reg[4]_0\,
      I1 => \^available_spaces_bk_reg[2]_0\,
      I2 => \^ap_cs_fsm_reg[13]_0\,
      I3 => \bk_backoff_counter_reg[4]_1\,
      I4 => \bk_backoff_counter_reg[3]_2\,
      I5 => \bk_backoff_counter_reg[4]_2\,
      O => \bk_backoff_counter_reg[4]\
    );
\bk_backoff_counter[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => \bk_backoff_counter_reg[5]_0\,
      I1 => \^available_spaces_bk_reg[2]_0\,
      I2 => \^ap_cs_fsm_reg[13]_0\,
      I3 => \bk_backoff_counter_reg[5]_1\,
      I4 => \bk_backoff_counter_reg[3]_2\,
      I5 => \bk_backoff_counter_reg[5]_2\,
      O => \bk_backoff_counter_reg[5]\
    );
\bk_backoff_counter[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => \bk_backoff_counter_reg[6]_0\,
      I1 => \^available_spaces_bk_reg[2]_0\,
      I2 => \^ap_cs_fsm_reg[13]_0\,
      I3 => \bk_backoff_counter_reg[6]_1\,
      I4 => \bk_backoff_counter_reg[3]_2\,
      I5 => \bk_backoff_counter_reg[6]_2\,
      O => \bk_backoff_counter_reg[6]\
    );
\bk_backoff_counter[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => \bk_backoff_counter_reg[7]_0\,
      I1 => \^available_spaces_bk_reg[2]_0\,
      I2 => \^ap_cs_fsm_reg[13]_0\,
      I3 => \bk_backoff_counter_reg[7]_1\,
      I4 => \bk_backoff_counter_reg[3]_2\,
      I5 => \bk_backoff_counter_reg[7]_2\,
      O => \bk_backoff_counter_reg[7]\
    );
\bk_backoff_counter[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => \bk_backoff_counter_reg[8]_0\,
      I1 => \^available_spaces_bk_reg[2]_0\,
      I2 => \^ap_cs_fsm_reg[13]_0\,
      I3 => \bk_backoff_counter_reg[8]_1\,
      I4 => \bk_backoff_counter_reg[3]_2\,
      I5 => \bk_backoff_counter_reg[8]_2\,
      O => \bk_backoff_counter_reg[8]\
    );
\bk_backoff_counter[9]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \bk_backoff_counter_reg[0]\(0),
      I1 => \^available_spaces_bk_reg[2]_0\,
      I2 => \bk_backoff_counter_reg[0]_0\,
      O => \^ap_cs_fsm_reg[13]_0\
    );
\bk_backoff_counter[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => \bk_backoff_counter_reg[9]_0\,
      I1 => \^available_spaces_bk_reg[2]_0\,
      I2 => \^ap_cs_fsm_reg[13]_0\,
      I3 => \bk_backoff_counter_reg[9]_1\,
      I4 => \bk_backoff_counter_reg[3]_2\,
      I5 => \bk_backoff_counter_reg[9]_2\,
      O => \bk_backoff_counter_reg[9]\
    );
\bk_backoff_counter[9]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => ap_block_state11_on_subcall_done,
      I1 => available_spaces_bk(0),
      I2 => \icmp_ln304_reg_374_reg[0]_0\,
      O => \^available_spaces_bk_reg[2]_0\
    );
\grp_random_int_gen_fu_37_ap_start_reg_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5C0"
    )
        port map (
      I0 => grp_random_int_gen_fu_37_ap_ready,
      I1 => grp_start_backoff_be_fu_176_ap_start_reg,
      I2 => \ap_CS_fsm_reg[1]_1\(0),
      I3 => grp_random_int_gen_fu_37_ap_start_reg,
      O => \ap_CS_fsm_reg[37]_0\
    );
grp_start_backoff_be_fu_176_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFC"
    )
        port map (
      I0 => grp_start_backoff_be_fu_176_ap_ready,
      I1 => \ap_CS_fsm_reg[13]_1\(2),
      I2 => \ap_CS_fsm_reg[13]_1\(0),
      I3 => grp_start_backoff_be_fu_176_ap_start_reg,
      O => \ap_CS_fsm_reg[11]_0\
    );
grp_start_backoff_be_fu_176_ap_start_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AE00"
    )
        port map (
      I0 => grp_random_int_gen_fu_37_ap_ready,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => grp_random_int_gen_fu_37_ap_start_reg,
      I3 => \ap_CS_fsm_reg[1]_1\(1),
      O => grp_start_backoff_be_fu_176_ap_ready
    );
\icmp_ln304_reg_374[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8ABA"
    )
        port map (
      I0 => icmp_ln304_reg_374,
      I1 => available_spaces_bk(0),
      I2 => ap_block_state11_on_subcall_done,
      I3 => \icmp_ln304_reg_374_reg[0]_0\,
      O => \icmp_ln304_reg_374_reg[0]\
    );
\icmp_ln305_reg_378[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777F00000008"
    )
        port map (
      I0 => \ap_CS_fsm_reg[13]_2\,
      I1 => ap_block_state11_on_subcall_done,
      I2 => current_txop_holder_i(1),
      I3 => current_txop_holder_i(2),
      I4 => current_txop_holder_i(0),
      I5 => icmp_ln305_reg_378,
      O => current_txop_holder_i_1_sn_1
    );
low_1_fu_54_p2: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 15) => B"000000000000000",
      A(14 downto 0) => p(14 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_low_1_fu_54_p2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"001011110010001111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_low_1_fu_54_p2_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_low_1_fu_54_p2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_low_1_fu_54_p2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ap_NS_fsm1,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_low_1_fu_54_p2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_low_1_fu_54_p2_OVERFLOW_UNCONNECTED,
      P(47 downto 31) => NLW_low_1_fu_54_p2_P_UNCONNECTED(47 downto 31),
      P(30 downto 0) => low_1_reg_161(30 downto 0),
      PATTERNBDETECT => NLW_low_1_fu_54_p2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_low_1_fu_54_p2_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_low_1_fu_54_p2_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_low_1_fu_54_p2_UNDERFLOW_UNCONNECTED
    );
\rand_state[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF800000"
    )
        port map (
      I0 => grp_fu_144_p0(0),
      I1 => \^q\(0),
      I2 => \ap_CS_fsm_reg[1]_1\(1),
      I3 => p(0),
      I4 => \^ap_cs_fsm_reg[2]_1\,
      O => \ap_CS_fsm_reg[2]_0\
    );
\rand_state[10]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF800000"
    )
        port map (
      I0 => grp_fu_144_p0(10),
      I1 => \^q\(0),
      I2 => \ap_CS_fsm_reg[1]_1\(1),
      I3 => p(10),
      I4 => \^ap_cs_fsm_reg[2]_1\,
      O => \ap_CS_fsm_reg[2]_11\
    );
\rand_state[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF800000"
    )
        port map (
      I0 => grp_fu_144_p0(11),
      I1 => \^q\(0),
      I2 => \ap_CS_fsm_reg[1]_1\(1),
      I3 => p(11),
      I4 => \^ap_cs_fsm_reg[2]_1\,
      O => \ap_CS_fsm_reg[2]_12\
    );
\rand_state[12]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF800000"
    )
        port map (
      I0 => grp_fu_144_p0(12),
      I1 => \^q\(0),
      I2 => \ap_CS_fsm_reg[1]_1\(1),
      I3 => p(12),
      I4 => \^ap_cs_fsm_reg[2]_1\,
      O => \ap_CS_fsm_reg[2]_13\
    );
\rand_state[13]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF800000"
    )
        port map (
      I0 => grp_fu_144_p0(13),
      I1 => \^q\(0),
      I2 => \ap_CS_fsm_reg[1]_1\(1),
      I3 => p(13),
      I4 => \^ap_cs_fsm_reg[2]_1\,
      O => \ap_CS_fsm_reg[2]_14\
    );
\rand_state[14]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF800000"
    )
        port map (
      I0 => grp_fu_144_p0(14),
      I1 => \^q\(0),
      I2 => \ap_CS_fsm_reg[1]_1\(1),
      I3 => p(14),
      I4 => \^ap_cs_fsm_reg[2]_1\,
      O => \ap_CS_fsm_reg[2]_15\
    );
\rand_state[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF800000"
    )
        port map (
      I0 => grp_fu_144_p0(15),
      I1 => \^q\(0),
      I2 => \ap_CS_fsm_reg[1]_1\(1),
      I3 => p(15),
      I4 => \^ap_cs_fsm_reg[2]_1\,
      O => \ap_CS_fsm_reg[2]_16\
    );
\rand_state[16]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF800000"
    )
        port map (
      I0 => grp_fu_144_p0(16),
      I1 => \^q\(0),
      I2 => \ap_CS_fsm_reg[1]_1\(1),
      I3 => p(16),
      I4 => \^ap_cs_fsm_reg[2]_1\,
      O => \ap_CS_fsm_reg[2]_17\
    );
\rand_state[17]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF800000"
    )
        port map (
      I0 => grp_fu_144_p0(17),
      I1 => \^q\(0),
      I2 => \ap_CS_fsm_reg[1]_1\(1),
      I3 => p(17),
      I4 => \^ap_cs_fsm_reg[2]_1\,
      O => \ap_CS_fsm_reg[2]_18\
    );
\rand_state[18]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF800000"
    )
        port map (
      I0 => grp_fu_144_p0(18),
      I1 => \^q\(0),
      I2 => \ap_CS_fsm_reg[1]_1\(1),
      I3 => p(18),
      I4 => \^ap_cs_fsm_reg[2]_1\,
      O => \ap_CS_fsm_reg[2]_19\
    );
\rand_state[19]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF800000"
    )
        port map (
      I0 => grp_fu_144_p0(19),
      I1 => \^q\(0),
      I2 => \ap_CS_fsm_reg[1]_1\(1),
      I3 => p(19),
      I4 => \^ap_cs_fsm_reg[2]_1\,
      O => \ap_CS_fsm_reg[2]_20\
    );
\rand_state[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF800000"
    )
        port map (
      I0 => grp_fu_144_p0(1),
      I1 => \^q\(0),
      I2 => \ap_CS_fsm_reg[1]_1\(1),
      I3 => p(1),
      I4 => \^ap_cs_fsm_reg[2]_1\,
      O => \ap_CS_fsm_reg[2]_2\
    );
\rand_state[20]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF800000"
    )
        port map (
      I0 => grp_fu_144_p0(20),
      I1 => \^q\(0),
      I2 => \ap_CS_fsm_reg[1]_1\(1),
      I3 => p(20),
      I4 => \^ap_cs_fsm_reg[2]_1\,
      O => \ap_CS_fsm_reg[2]_21\
    );
\rand_state[21]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF800000"
    )
        port map (
      I0 => grp_fu_144_p0(21),
      I1 => \^q\(0),
      I2 => \ap_CS_fsm_reg[1]_1\(1),
      I3 => p(21),
      I4 => \^ap_cs_fsm_reg[2]_1\,
      O => \ap_CS_fsm_reg[2]_22\
    );
\rand_state[22]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF800000"
    )
        port map (
      I0 => grp_fu_144_p0(22),
      I1 => \^q\(0),
      I2 => \ap_CS_fsm_reg[1]_1\(1),
      I3 => p(22),
      I4 => \^ap_cs_fsm_reg[2]_1\,
      O => \ap_CS_fsm_reg[2]_23\
    );
\rand_state[23]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF800000"
    )
        port map (
      I0 => grp_fu_144_p0(23),
      I1 => \^q\(0),
      I2 => \ap_CS_fsm_reg[1]_1\(1),
      I3 => p(23),
      I4 => \^ap_cs_fsm_reg[2]_1\,
      O => \ap_CS_fsm_reg[2]_24\
    );
\rand_state[24]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF800000"
    )
        port map (
      I0 => grp_fu_144_p0(24),
      I1 => \^q\(0),
      I2 => \ap_CS_fsm_reg[1]_1\(1),
      I3 => p(24),
      I4 => \^ap_cs_fsm_reg[2]_1\,
      O => \ap_CS_fsm_reg[2]_25\
    );
\rand_state[25]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF800000"
    )
        port map (
      I0 => grp_fu_144_p0(25),
      I1 => \^q\(0),
      I2 => \ap_CS_fsm_reg[1]_1\(1),
      I3 => p(25),
      I4 => \^ap_cs_fsm_reg[2]_1\,
      O => \ap_CS_fsm_reg[2]_26\
    );
\rand_state[26]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF800000"
    )
        port map (
      I0 => grp_fu_144_p0(26),
      I1 => \^q\(0),
      I2 => \ap_CS_fsm_reg[1]_1\(1),
      I3 => p(26),
      I4 => \^ap_cs_fsm_reg[2]_1\,
      O => \ap_CS_fsm_reg[2]_27\
    );
\rand_state[27]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF800000"
    )
        port map (
      I0 => grp_fu_144_p0(27),
      I1 => \^q\(0),
      I2 => \ap_CS_fsm_reg[1]_1\(1),
      I3 => p(27),
      I4 => \^ap_cs_fsm_reg[2]_1\,
      O => \ap_CS_fsm_reg[2]_28\
    );
\rand_state[28]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF800000"
    )
        port map (
      I0 => grp_fu_144_p0(28),
      I1 => \^q\(0),
      I2 => \ap_CS_fsm_reg[1]_1\(1),
      I3 => p(28),
      I4 => \^ap_cs_fsm_reg[2]_1\,
      O => \ap_CS_fsm_reg[2]_29\
    );
\rand_state[29]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF800000"
    )
        port map (
      I0 => grp_fu_144_p0(29),
      I1 => \^q\(0),
      I2 => \ap_CS_fsm_reg[1]_1\(1),
      I3 => p(29),
      I4 => \^ap_cs_fsm_reg[2]_1\,
      O => \ap_CS_fsm_reg[2]_30\
    );
\rand_state[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF800000"
    )
        port map (
      I0 => grp_fu_144_p0(2),
      I1 => \^q\(0),
      I2 => \ap_CS_fsm_reg[1]_1\(1),
      I3 => p(2),
      I4 => \^ap_cs_fsm_reg[2]_1\,
      O => \ap_CS_fsm_reg[2]_3\
    );
\rand_state[30]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF800000"
    )
        port map (
      I0 => grp_fu_144_p0(30),
      I1 => \^q\(0),
      I2 => \ap_CS_fsm_reg[1]_1\(1),
      I3 => p(30),
      I4 => \^ap_cs_fsm_reg[2]_1\,
      O => \ap_CS_fsm_reg[2]_31\
    );
\rand_state[31]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF800000"
    )
        port map (
      I0 => grp_fu_144_p0(31),
      I1 => \^q\(0),
      I2 => \ap_CS_fsm_reg[1]_1\(1),
      I3 => p(31),
      I4 => \^ap_cs_fsm_reg[2]_1\,
      O => \ap_CS_fsm_reg[2]_32\
    );
\rand_state[31]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ap_CS_fsm_reg[13]_1\(1),
      I2 => tmp_2_reg_358,
      I3 => icmp_ln286_reg_362,
      O => \^ap_cs_fsm_reg[2]_1\
    );
\rand_state[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF800000"
    )
        port map (
      I0 => grp_fu_144_p0(3),
      I1 => \^q\(0),
      I2 => \ap_CS_fsm_reg[1]_1\(1),
      I3 => p(3),
      I4 => \^ap_cs_fsm_reg[2]_1\,
      O => \ap_CS_fsm_reg[2]_4\
    );
\rand_state[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF800000"
    )
        port map (
      I0 => grp_fu_144_p0(4),
      I1 => \^q\(0),
      I2 => \ap_CS_fsm_reg[1]_1\(1),
      I3 => p(4),
      I4 => \^ap_cs_fsm_reg[2]_1\,
      O => \ap_CS_fsm_reg[2]_5\
    );
\rand_state[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF800000"
    )
        port map (
      I0 => grp_fu_144_p0(5),
      I1 => \^q\(0),
      I2 => \ap_CS_fsm_reg[1]_1\(1),
      I3 => p(5),
      I4 => \^ap_cs_fsm_reg[2]_1\,
      O => \ap_CS_fsm_reg[2]_6\
    );
\rand_state[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF800000"
    )
        port map (
      I0 => grp_fu_144_p0(6),
      I1 => \^q\(0),
      I2 => \ap_CS_fsm_reg[1]_1\(1),
      I3 => p(6),
      I4 => \^ap_cs_fsm_reg[2]_1\,
      O => \ap_CS_fsm_reg[2]_7\
    );
\rand_state[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF800000"
    )
        port map (
      I0 => grp_fu_144_p0(7),
      I1 => \^q\(0),
      I2 => \ap_CS_fsm_reg[1]_1\(1),
      I3 => p(7),
      I4 => \^ap_cs_fsm_reg[2]_1\,
      O => \ap_CS_fsm_reg[2]_8\
    );
\rand_state[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF800000"
    )
        port map (
      I0 => grp_fu_144_p0(8),
      I1 => \^q\(0),
      I2 => \ap_CS_fsm_reg[1]_1\(1),
      I3 => p(8),
      I4 => \^ap_cs_fsm_reg[2]_1\,
      O => \ap_CS_fsm_reg[2]_9\
    );
\rand_state[9]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF800000"
    )
        port map (
      I0 => grp_fu_144_p0(9),
      I1 => \^q\(0),
      I2 => \ap_CS_fsm_reg[1]_1\(1),
      I3 => p(9),
      I4 => \^ap_cs_fsm_reg[2]_1\,
      O => \ap_CS_fsm_reg[2]_10\
    );
send_frame_mul_mucud_U24: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_7
     port map (
      D(30) => send_frame_mul_mucud_U24_n_50,
      D(29) => send_frame_mul_mucud_U24_n_51,
      D(28) => send_frame_mul_mucud_U24_n_52,
      D(27) => send_frame_mul_mucud_U24_n_53,
      D(26) => send_frame_mul_mucud_U24_n_54,
      D(25) => send_frame_mul_mucud_U24_n_55,
      D(24) => send_frame_mul_mucud_U24_n_56,
      D(23) => send_frame_mul_mucud_U24_n_57,
      D(22) => send_frame_mul_mucud_U24_n_58,
      D(21) => send_frame_mul_mucud_U24_n_59,
      D(20) => send_frame_mul_mucud_U24_n_60,
      D(19) => send_frame_mul_mucud_U24_n_61,
      D(18) => send_frame_mul_mucud_U24_n_62,
      D(17) => send_frame_mul_mucud_U24_n_63,
      D(16) => send_frame_mul_mucud_U24_n_64,
      D(15) => send_frame_mul_mucud_U24_n_65,
      D(14) => send_frame_mul_mucud_U24_n_66,
      D(13) => send_frame_mul_mucud_U24_n_67,
      D(12) => send_frame_mul_mucud_U24_n_68,
      D(11) => send_frame_mul_mucud_U24_n_69,
      D(10) => send_frame_mul_mucud_U24_n_70,
      D(9) => send_frame_mul_mucud_U24_n_71,
      D(8) => send_frame_mul_mucud_U24_n_72,
      D(7) => send_frame_mul_mucud_U24_n_73,
      D(6) => send_frame_mul_mucud_U24_n_74,
      D(5) => send_frame_mul_mucud_U24_n_75,
      D(4) => send_frame_mul_mucud_U24_n_76,
      D(3) => send_frame_mul_mucud_U24_n_77,
      D(2) => send_frame_mul_mucud_U24_n_78,
      D(1) => send_frame_mul_mucud_U24_n_79,
      D(0) => send_frame_mul_mucud_U24_n_80,
      O(0) => send_frame_mul_mucud_U24_n_81,
      P(16 downto 1) => trunc_ln1_reg_171(15 downto 0),
      P(0) => high_2_reg_166(0),
      Q(0) => \ap_CS_fsm_reg_n_1_[0]\,
      S(2) => send_frame_mul_mucud_U24_n_20,
      S(1) => send_frame_mul_mucud_U24_n_21,
      S(0) => send_frame_mul_mucud_U24_n_22,
      ap_NS_fsm1 => ap_NS_fsm1,
      ap_clk => ap_clk,
      grp_random_int_gen_fu_37_ap_start_reg => grp_random_int_gen_fu_37_ap_start_reg,
      \^p\ => send_frame_mul_mucud_U24_n_19,
      p_0 => send_frame_mul_mucud_U24_n_23,
      p_1 => send_frame_mul_mucud_U24_n_24,
      p_10 => send_frame_mul_mucud_U24_n_33,
      p_11 => send_frame_mul_mucud_U24_n_34,
      p_12 => send_frame_mul_mucud_U24_n_35,
      p_13 => send_frame_mul_mucud_U24_n_36,
      p_14 => send_frame_mul_mucud_U24_n_37,
      p_15 => send_frame_mul_mucud_U24_n_38,
      p_16 => send_frame_mul_mucud_U24_n_39,
      p_17 => send_frame_mul_mucud_U24_n_40,
      p_18 => send_frame_mul_mucud_U24_n_41,
      p_19 => send_frame_mul_mucud_U24_n_42,
      p_2 => send_frame_mul_mucud_U24_n_25,
      p_20 => send_frame_mul_mucud_U24_n_43,
      p_21 => send_frame_mul_mucud_U24_n_44,
      p_22 => send_frame_mul_mucud_U24_n_45,
      p_23 => send_frame_mul_mucud_U24_n_46,
      p_24 => send_frame_mul_mucud_U24_n_47,
      p_25 => send_frame_mul_mucud_U24_n_48,
      p_26 => send_frame_mul_mucud_U24_n_49,
      p_27(16 downto 0) => p(31 downto 15),
      p_3 => send_frame_mul_mucud_U24_n_26,
      p_4 => send_frame_mul_mucud_U24_n_27,
      p_5 => send_frame_mul_mucud_U24_n_28,
      p_6 => send_frame_mul_mucud_U24_n_29,
      p_7 => send_frame_mul_mucud_U24_n_30,
      p_8 => send_frame_mul_mucud_U24_n_31,
      p_9 => send_frame_mul_mucud_U24_n_32,
      \tmp_1_reg_181_reg[0]\(30 downto 0) => low_1_reg_161(30 downto 0),
      \tmp_1_reg_181_reg[0]_0\(2) => \trunc_ln14_reg_176[30]_i_3__3_n_1\,
      \tmp_1_reg_181_reg[0]_0\(1) => \trunc_ln14_reg_176[30]_i_4__3_n_1\,
      \tmp_1_reg_181_reg[0]_0\(0) => \trunc_ln14_reg_176[30]_i_5__3_n_1\,
      \trunc_ln14_reg_176[23]_i_4__3\ => \trunc_ln14_reg_176[30]_i_34__5_n_1\,
      \trunc_ln14_reg_176[23]_i_4__3_0\ => \trunc_ln14_reg_176[3]_i_7__5_n_1\,
      \trunc_ln14_reg_176[27]_i_14__5\ => \trunc_ln14_reg_176[3]_i_8__5_n_1\,
      \trunc_ln14_reg_176[27]_i_14__5_0\ => \trunc_ln14_reg_176[3]_i_9__5_n_1\,
      \trunc_ln14_reg_176[27]_i_14__5_1\ => \trunc_ln14_reg_176[30]_i_36__5_n_1\,
      \trunc_ln14_reg_176[30]_i_4__3\ => \trunc_ln14_reg_176[30]_i_35__5_n_1\,
      \trunc_ln14_reg_176_reg[11]\(3) => \trunc_ln14_reg_176[11]_i_2__3_n_1\,
      \trunc_ln14_reg_176_reg[11]\(2) => \trunc_ln14_reg_176[11]_i_3__3_n_1\,
      \trunc_ln14_reg_176_reg[11]\(1) => \trunc_ln14_reg_176[11]_i_4__3_n_1\,
      \trunc_ln14_reg_176_reg[11]\(0) => \trunc_ln14_reg_176[11]_i_5__3_n_1\,
      \trunc_ln14_reg_176_reg[15]\(3) => \trunc_ln14_reg_176[15]_i_2__3_n_1\,
      \trunc_ln14_reg_176_reg[15]\(2) => \trunc_ln14_reg_176[15]_i_3__3_n_1\,
      \trunc_ln14_reg_176_reg[15]\(1) => \trunc_ln14_reg_176[15]_i_4__3_n_1\,
      \trunc_ln14_reg_176_reg[15]\(0) => \trunc_ln14_reg_176[15]_i_5__3_n_1\,
      \trunc_ln14_reg_176_reg[19]\(3) => \trunc_ln14_reg_176[19]_i_2__3_n_1\,
      \trunc_ln14_reg_176_reg[19]\(2) => \trunc_ln14_reg_176[19]_i_3__3_n_1\,
      \trunc_ln14_reg_176_reg[19]\(1) => \trunc_ln14_reg_176[19]_i_4__3_n_1\,
      \trunc_ln14_reg_176_reg[19]\(0) => \trunc_ln14_reg_176[19]_i_5__3_n_1\,
      \trunc_ln14_reg_176_reg[23]\(3) => \trunc_ln14_reg_176[23]_i_2__3_n_1\,
      \trunc_ln14_reg_176_reg[23]\(2) => \trunc_ln14_reg_176[23]_i_3__3_n_1\,
      \trunc_ln14_reg_176_reg[23]\(1) => \trunc_ln14_reg_176[23]_i_4__3_n_1\,
      \trunc_ln14_reg_176_reg[23]\(0) => \trunc_ln14_reg_176[23]_i_5__3_n_1\,
      \trunc_ln14_reg_176_reg[27]\(3) => \trunc_ln14_reg_176[27]_i_2__3_n_1\,
      \trunc_ln14_reg_176_reg[27]\(2) => \trunc_ln14_reg_176[27]_i_3__3_n_1\,
      \trunc_ln14_reg_176_reg[27]\(1) => \trunc_ln14_reg_176[27]_i_4__3_n_1\,
      \trunc_ln14_reg_176_reg[27]\(0) => \trunc_ln14_reg_176[27]_i_5__3_n_1\,
      \trunc_ln14_reg_176_reg[3]\(3) => \trunc_ln14_reg_176[3]_i_2__3_n_1\,
      \trunc_ln14_reg_176_reg[3]\(2) => \trunc_ln14_reg_176[3]_i_3__3_n_1\,
      \trunc_ln14_reg_176_reg[3]\(1) => \trunc_ln14_reg_176[3]_i_4__3_n_1\,
      \trunc_ln14_reg_176_reg[3]\(0) => \trunc_ln14_reg_176[3]_i_5__3_n_1\,
      \trunc_ln14_reg_176_reg[7]\(3) => \trunc_ln14_reg_176[7]_i_2__3_n_1\,
      \trunc_ln14_reg_176_reg[7]\(2) => \trunc_ln14_reg_176[7]_i_3__3_n_1\,
      \trunc_ln14_reg_176_reg[7]\(1) => \trunc_ln14_reg_176[7]_i_4__3_n_1\,
      \trunc_ln14_reg_176_reg[7]\(0) => \trunc_ln14_reg_176[7]_i_5__3_n_1\,
      zext_ln13_1_fu_95_p1(6 downto 0) => zext_ln13_1_fu_95_p1(7 downto 1)
    );
send_frame_urem_3bkb_U23: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_8
     port map (
      D(31 downto 0) => grp_fu_144_p0(31 downto 0),
      DI(0) => tmp_1_reg_181,
      Q(1) => grp_random_int_gen_fu_37_ap_ready,
      Q(0) => \^q\(0),
      ap_clk => ap_clk,
      ap_return_preg(9 downto 0) => ap_return_preg(9 downto 0),
      ap_rst => ap_rst,
      \be_backoff_counter[9]_i_7\(9 downto 0) => \be_backoff_counter[9]_i_7\(9 downto 0),
      \be_backoff_counter_reg[0]\ => \be_backoff_counter_reg[0]\,
      \be_backoff_counter_reg[0]_0\ => \^ap_cs_fsm_reg[1]_0\,
      \be_backoff_counter_reg[1]\ => \be_backoff_counter_reg[1]\,
      \be_backoff_counter_reg[2]\ => \be_backoff_counter_reg[2]\,
      \be_backoff_counter_reg[3]\ => \be_backoff_counter_reg[3]\,
      \be_backoff_counter_reg[4]\ => \be_backoff_counter_reg[4]\,
      \be_backoff_counter_reg[5]\ => \be_backoff_counter_reg[5]\,
      \be_backoff_counter_reg[6]\ => \be_backoff_counter_reg[6]\,
      \be_backoff_counter_reg[7]\ => \be_backoff_counter_reg[7]\,
      \be_backoff_counter_reg[8]\ => \be_backoff_counter_reg[8]\,
      \be_backoff_counter_reg[9]\ => \be_backoff_counter_reg[9]\,
      \dividend0_reg[31]\(30 downto 0) => trunc_ln14_reg_176(30 downto 0),
      \divisor0_reg[9]\(8 downto 0) => \divisor0_reg[9]\(8 downto 0),
      grp_phy_txend_confirm_fu_292_be_backoff_counter_o(0) => grp_phy_txend_confirm_fu_292_be_backoff_counter_o(0),
      \r_stage_reg[32]\ => \r_stage_reg[32]\,
      \remd_reg[9]\(9 downto 0) => remd(9 downto 0)
    );
\tmp_1_reg_181_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_81,
      Q => tmp_1_reg_181,
      R => '0'
    );
\tmp_4_reg_370[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => available_spaces_bk(0),
      I1 => ap_block_state11_on_subcall_done,
      I2 => tmp_4_reg_370,
      O => \available_spaces_bk_reg[2]\
    );
\trunc_ln14_reg_176[11]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A6A9AA"
    )
        port map (
      I0 => low_1_reg_161(11),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_24,
      I4 => send_frame_mul_mucud_U24_n_34,
      O => \trunc_ln14_reg_176[11]_i_2__3_n_1\
    );
\trunc_ln14_reg_176[11]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A6A9AA"
    )
        port map (
      I0 => low_1_reg_161(10),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_40,
      I4 => send_frame_mul_mucud_U24_n_38,
      O => \trunc_ln14_reg_176[11]_i_3__3_n_1\
    );
\trunc_ln14_reg_176[11]_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A6A9AA"
    )
        port map (
      I0 => low_1_reg_161(9),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_23,
      I4 => send_frame_mul_mucud_U24_n_35,
      O => \trunc_ln14_reg_176[11]_i_4__3_n_1\
    );
\trunc_ln14_reg_176[11]_i_5__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A6A9AA"
    )
        port map (
      I0 => low_1_reg_161(8),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_36,
      I4 => send_frame_mul_mucud_U24_n_49,
      O => \trunc_ln14_reg_176[11]_i_5__3_n_1\
    );
\trunc_ln14_reg_176[15]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A6A9AA"
    )
        port map (
      I0 => low_1_reg_161(15),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_27,
      I4 => send_frame_mul_mucud_U24_n_26,
      O => \trunc_ln14_reg_176[15]_i_2__3_n_1\
    );
\trunc_ln14_reg_176[15]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A6A9AA"
    )
        port map (
      I0 => low_1_reg_161(14),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_46,
      I4 => send_frame_mul_mucud_U24_n_39,
      O => \trunc_ln14_reg_176[15]_i_3__3_n_1\
    );
\trunc_ln14_reg_176[15]_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A6A9AA"
    )
        port map (
      I0 => low_1_reg_161(13),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_25,
      I4 => send_frame_mul_mucud_U24_n_33,
      O => \trunc_ln14_reg_176[15]_i_4__3_n_1\
    );
\trunc_ln14_reg_176[15]_i_5__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A6A9AA"
    )
        port map (
      I0 => low_1_reg_161(12),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_41,
      I4 => send_frame_mul_mucud_U24_n_37,
      O => \trunc_ln14_reg_176[15]_i_5__3_n_1\
    );
\trunc_ln14_reg_176[19]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555596A655559AAA"
    )
        port map (
      I0 => low_1_reg_161(19),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_24,
      I4 => send_frame_mul_mucud_U24_n_31,
      I5 => send_frame_mul_mucud_U24_n_34,
      O => \trunc_ln14_reg_176[19]_i_2__3_n_1\
    );
\trunc_ln14_reg_176[19]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95A599A996A69AAA"
    )
        port map (
      I0 => low_1_reg_161(18),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_40,
      I4 => send_frame_mul_mucud_U24_n_38,
      I5 => send_frame_mul_mucud_U24_n_42,
      O => \trunc_ln14_reg_176[19]_i_3__3_n_1\
    );
\trunc_ln14_reg_176[19]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95A599A996A69AAA"
    )
        port map (
      I0 => low_1_reg_161(17),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_23,
      I4 => send_frame_mul_mucud_U24_n_35,
      I5 => send_frame_mul_mucud_U24_n_29,
      O => \trunc_ln14_reg_176[19]_i_4__3_n_1\
    );
\trunc_ln14_reg_176[19]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95A599A996A69AAA"
    )
        port map (
      I0 => low_1_reg_161(16),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_36,
      I4 => send_frame_mul_mucud_U24_n_49,
      I5 => send_frame_mul_mucud_U24_n_44,
      O => \trunc_ln14_reg_176[19]_i_5__3_n_1\
    );
\trunc_ln14_reg_176[23]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96A69AAA"
    )
        port map (
      I0 => low_1_reg_161(23),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_26,
      I4 => send_frame_mul_mucud_U24_n_27,
      O => \trunc_ln14_reg_176[23]_i_2__3_n_1\
    );
\trunc_ln14_reg_176[23]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555596A69AAA"
    )
        port map (
      I0 => low_1_reg_161(22),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_39,
      I4 => send_frame_mul_mucud_U24_n_46,
      I5 => send_frame_mul_mucud_U24_n_47,
      O => \trunc_ln14_reg_176[23]_i_3__3_n_1\
    );
\trunc_ln14_reg_176[23]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555596A69AAA"
    )
        port map (
      I0 => low_1_reg_161(21),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_25,
      I4 => send_frame_mul_mucud_U24_n_33,
      I5 => send_frame_mul_mucud_U24_n_28,
      O => \trunc_ln14_reg_176[23]_i_4__3_n_1\
    );
\trunc_ln14_reg_176[23]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555596A69AAA"
    )
        port map (
      I0 => low_1_reg_161(20),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_41,
      I4 => send_frame_mul_mucud_U24_n_37,
      I5 => send_frame_mul_mucud_U24_n_43,
      O => \trunc_ln14_reg_176[23]_i_5__3_n_1\
    );
\trunc_ln14_reg_176[27]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5656666655666666"
    )
        port map (
      I0 => low_1_reg_161(27),
      I1 => send_frame_mul_mucud_U24_n_32,
      I2 => send_frame_mul_mucud_U24_n_34,
      I3 => send_frame_mul_mucud_U24_n_24,
      I4 => zext_ln13_1_fu_95_p1(4),
      I5 => zext_ln13_1_fu_95_p1(3),
      O => \trunc_ln14_reg_176[27]_i_2__3_n_1\
    );
\trunc_ln14_reg_176[27]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"655A65AA6A5A6AAA"
    )
        port map (
      I0 => low_1_reg_161(26),
      I1 => send_frame_mul_mucud_U24_n_38,
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => zext_ln13_1_fu_95_p1(4),
      I4 => send_frame_mul_mucud_U24_n_42,
      I5 => send_frame_mul_mucud_U24_n_40,
      O => \trunc_ln14_reg_176[27]_i_3__3_n_1\
    );
\trunc_ln14_reg_176[27]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"655A65AA6A5A6AAA"
    )
        port map (
      I0 => low_1_reg_161(25),
      I1 => send_frame_mul_mucud_U24_n_35,
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => zext_ln13_1_fu_95_p1(4),
      I4 => send_frame_mul_mucud_U24_n_29,
      I5 => send_frame_mul_mucud_U24_n_23,
      O => \trunc_ln14_reg_176[27]_i_4__3_n_1\
    );
\trunc_ln14_reg_176[27]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56965A9A66A66AAA"
    )
        port map (
      I0 => low_1_reg_161(24),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_49,
      I4 => send_frame_mul_mucud_U24_n_44,
      I5 => send_frame_mul_mucud_U24_n_36,
      O => \trunc_ln14_reg_176[27]_i_5__3_n_1\
    );
\trunc_ln14_reg_176[30]_i_34__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(2),
      I1 => zext_ln13_1_fu_95_p1(1),
      O => \trunc_ln14_reg_176[30]_i_34__5_n_1\
    );
\trunc_ln14_reg_176[30]_i_35__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(3),
      I1 => zext_ln13_1_fu_95_p1(4),
      O => \trunc_ln14_reg_176[30]_i_35__5_n_1\
    );
\trunc_ln14_reg_176[30]_i_36__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(7),
      I1 => zext_ln13_1_fu_95_p1(6),
      I2 => zext_ln13_1_fu_95_p1(5),
      O => \trunc_ln14_reg_176[30]_i_36__5_n_1\
    );
\trunc_ln14_reg_176[30]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555A9A55556AAA"
    )
        port map (
      I0 => low_1_reg_161(30),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_39,
      I4 => send_frame_mul_mucud_U24_n_48,
      I5 => send_frame_mul_mucud_U24_n_46,
      O => \trunc_ln14_reg_176[30]_i_3__3_n_1\
    );
\trunc_ln14_reg_176[30]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555A9A55556AAA"
    )
        port map (
      I0 => low_1_reg_161(29),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_33,
      I4 => send_frame_mul_mucud_U24_n_30,
      I5 => send_frame_mul_mucud_U24_n_25,
      O => \trunc_ln14_reg_176[30]_i_4__3_n_1\
    );
\trunc_ln14_reg_176[30]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555A9A55556AAA"
    )
        port map (
      I0 => low_1_reg_161(28),
      I1 => zext_ln13_1_fu_95_p1(3),
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => send_frame_mul_mucud_U24_n_37,
      I4 => send_frame_mul_mucud_U24_n_45,
      I5 => send_frame_mul_mucud_U24_n_41,
      O => \trunc_ln14_reg_176[30]_i_5__3_n_1\
    );
\trunc_ln14_reg_176[3]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A9AA"
    )
        port map (
      I0 => low_1_reg_161(3),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_34,
      O => \trunc_ln14_reg_176[3]_i_2__3_n_1\
    );
\trunc_ln14_reg_176[3]_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A9AA"
    )
        port map (
      I0 => low_1_reg_161(2),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_38,
      O => \trunc_ln14_reg_176[3]_i_3__3_n_1\
    );
\trunc_ln14_reg_176[3]_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A9AA"
    )
        port map (
      I0 => low_1_reg_161(1),
      I1 => zext_ln13_1_fu_95_p1(4),
      I2 => zext_ln13_1_fu_95_p1(3),
      I3 => send_frame_mul_mucud_U24_n_35,
      O => \trunc_ln14_reg_176[3]_i_4__3_n_1\
    );
\trunc_ln14_reg_176[3]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA6AAAAAAAAAAAA"
    )
        port map (
      I0 => low_1_reg_161(0),
      I1 => high_2_reg_166(0),
      I2 => zext_ln13_1_fu_95_p1(2),
      I3 => zext_ln13_1_fu_95_p1(1),
      I4 => send_frame_mul_mucud_U24_n_19,
      I5 => \trunc_ln14_reg_176[3]_i_7__5_n_1\,
      O => \trunc_ln14_reg_176[3]_i_5__3_n_1\
    );
\trunc_ln14_reg_176[3]_i_7__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(4),
      I1 => zext_ln13_1_fu_95_p1(3),
      O => \trunc_ln14_reg_176[3]_i_7__5_n_1\
    );
\trunc_ln14_reg_176[3]_i_8__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(15),
      I1 => zext_ln13_1_fu_95_p1(14),
      I2 => zext_ln13_1_fu_95_p1(13),
      I3 => zext_ln13_1_fu_95_p1(12),
      O => \trunc_ln14_reg_176[3]_i_8__5_n_1\
    );
\trunc_ln14_reg_176[3]_i_9__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => zext_ln13_1_fu_95_p1(11),
      I1 => zext_ln13_1_fu_95_p1(10),
      I2 => zext_ln13_1_fu_95_p1(9),
      I3 => zext_ln13_1_fu_95_p1(8),
      O => \trunc_ln14_reg_176[3]_i_9__5_n_1\
    );
\trunc_ln14_reg_176[7]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA6"
    )
        port map (
      I0 => low_1_reg_161(7),
      I1 => send_frame_mul_mucud_U24_n_26,
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => zext_ln13_1_fu_95_p1(3),
      O => \trunc_ln14_reg_176[7]_i_2__3_n_1\
    );
\trunc_ln14_reg_176[7]_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA6"
    )
        port map (
      I0 => low_1_reg_161(6),
      I1 => send_frame_mul_mucud_U24_n_39,
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => zext_ln13_1_fu_95_p1(3),
      O => \trunc_ln14_reg_176[7]_i_3__3_n_1\
    );
\trunc_ln14_reg_176[7]_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA6"
    )
        port map (
      I0 => low_1_reg_161(5),
      I1 => send_frame_mul_mucud_U24_n_33,
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => zext_ln13_1_fu_95_p1(3),
      O => \trunc_ln14_reg_176[7]_i_4__3_n_1\
    );
\trunc_ln14_reg_176[7]_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA6"
    )
        port map (
      I0 => low_1_reg_161(4),
      I1 => send_frame_mul_mucud_U24_n_37,
      I2 => zext_ln13_1_fu_95_p1(4),
      I3 => zext_ln13_1_fu_95_p1(3),
      O => \trunc_ln14_reg_176[7]_i_5__3_n_1\
    );
\trunc_ln14_reg_176_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_80,
      Q => trunc_ln14_reg_176(0),
      R => '0'
    );
\trunc_ln14_reg_176_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_70,
      Q => trunc_ln14_reg_176(10),
      R => '0'
    );
\trunc_ln14_reg_176_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_69,
      Q => trunc_ln14_reg_176(11),
      R => '0'
    );
\trunc_ln14_reg_176_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_68,
      Q => trunc_ln14_reg_176(12),
      R => '0'
    );
\trunc_ln14_reg_176_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_67,
      Q => trunc_ln14_reg_176(13),
      R => '0'
    );
\trunc_ln14_reg_176_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_66,
      Q => trunc_ln14_reg_176(14),
      R => '0'
    );
\trunc_ln14_reg_176_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_65,
      Q => trunc_ln14_reg_176(15),
      R => '0'
    );
\trunc_ln14_reg_176_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_64,
      Q => trunc_ln14_reg_176(16),
      R => '0'
    );
\trunc_ln14_reg_176_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_63,
      Q => trunc_ln14_reg_176(17),
      R => '0'
    );
\trunc_ln14_reg_176_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_62,
      Q => trunc_ln14_reg_176(18),
      R => '0'
    );
\trunc_ln14_reg_176_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_61,
      Q => trunc_ln14_reg_176(19),
      R => '0'
    );
\trunc_ln14_reg_176_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_79,
      Q => trunc_ln14_reg_176(1),
      R => '0'
    );
\trunc_ln14_reg_176_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_60,
      Q => trunc_ln14_reg_176(20),
      R => '0'
    );
\trunc_ln14_reg_176_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_59,
      Q => trunc_ln14_reg_176(21),
      R => '0'
    );
\trunc_ln14_reg_176_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_58,
      Q => trunc_ln14_reg_176(22),
      R => '0'
    );
\trunc_ln14_reg_176_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_57,
      Q => trunc_ln14_reg_176(23),
      R => '0'
    );
\trunc_ln14_reg_176_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_56,
      Q => trunc_ln14_reg_176(24),
      R => '0'
    );
\trunc_ln14_reg_176_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_55,
      Q => trunc_ln14_reg_176(25),
      R => '0'
    );
\trunc_ln14_reg_176_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_54,
      Q => trunc_ln14_reg_176(26),
      R => '0'
    );
\trunc_ln14_reg_176_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_53,
      Q => trunc_ln14_reg_176(27),
      R => '0'
    );
\trunc_ln14_reg_176_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_52,
      Q => trunc_ln14_reg_176(28),
      R => '0'
    );
\trunc_ln14_reg_176_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_51,
      Q => trunc_ln14_reg_176(29),
      R => '0'
    );
\trunc_ln14_reg_176_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_78,
      Q => trunc_ln14_reg_176(2),
      R => '0'
    );
\trunc_ln14_reg_176_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_50,
      Q => trunc_ln14_reg_176(30),
      R => '0'
    );
\trunc_ln14_reg_176_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_77,
      Q => trunc_ln14_reg_176(3),
      R => '0'
    );
\trunc_ln14_reg_176_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_76,
      Q => trunc_ln14_reg_176(4),
      R => '0'
    );
\trunc_ln14_reg_176_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_75,
      Q => trunc_ln14_reg_176(5),
      R => '0'
    );
\trunc_ln14_reg_176_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_74,
      Q => trunc_ln14_reg_176(6),
      R => '0'
    );
\trunc_ln14_reg_176_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_73,
      Q => trunc_ln14_reg_176(7),
      R => '0'
    );
\trunc_ln14_reg_176_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_72,
      Q => trunc_ln14_reg_176(8),
      R => '0'
    );
\trunc_ln14_reg_176_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_state2__0\,
      D => send_frame_mul_mucud_U24_n_71,
      Q => trunc_ln14_reg_176(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_backoff_vo is
  port (
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC;
    current_txop_holder_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    current_txop_holder_o_ap_vld : out STD_LOGIC;
    \vo_backoff_counter_reg[4]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]\ : out STD_LOGIC;
    \vo_backoff_counter_reg[5]\ : out STD_LOGIC;
    \vo_backoff_counter_reg[6]\ : out STD_LOGIC;
    \vo_backoff_counter_reg[7]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_0\ : out STD_LOGIC;
    \vo_backoff_counter_reg[2]\ : out STD_LOGIC;
    \vo_backoff_counter_reg[7]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC;
    grp_phy_txend_confirm_fu_292_vo_backoff_counter_o : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_CS_fsm_reg[4]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_6\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_7\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_8\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_9\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_10\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_11\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_12\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_13\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_14\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_15\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_16\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_17\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_18\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_19\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_20\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_21\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_22\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_23\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_24\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_25\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_26\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_27\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_28\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_29\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_30\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_31\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    \r_stage_reg[32]\ : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    idle_waited_0_reg_107 : in STD_LOGIC;
    grp_backoff_vo_fu_151_ap_start_reg : in STD_LOGIC;
    current_txop_holder_o_0_sp_1 : in STD_LOGIC;
    current_txop_holder_o_ap_vld_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    current_txop_holder_o_ap_vld_1 : in STD_LOGIC;
    \vo_backoff_counter_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \vo_backoff_counter_reg[4]_0\ : in STD_LOGIC;
    grp_backoff_vo_fu_153_vo_backoff_counter_o : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \vo_backoff_counter_reg[9]_0\ : in STD_LOGIC;
    available_spaces_vo : in STD_LOGIC_VECTOR ( 0 to 0 );
    rand_state_o_ap_vld : in STD_LOGIC;
    \rand_state_reg[0]\ : in STD_LOGIC;
    \rand_state_reg[0]_0\ : in STD_LOGIC;
    \rand_state_reg[0]_1\ : in STD_LOGIC;
    current_txop_holder_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    \current_txop_holder_o[0]_0\ : in STD_LOGIC;
    current_txop_holder_o_ap_vld_2 : in STD_LOGIC;
    grp_start_tx_fu_117_ap_done : in STD_LOGIC;
    p : in STD_LOGIC_VECTOR ( 31 downto 0 );
    icmp_ln268_reg_350 : in STD_LOGIC;
    tmp_reg_346 : in STD_LOGIC;
    \rand_state[31]_i_6\ : in STD_LOGIC;
    \vo_backoff_counter[1]_i_2\ : in STD_LOGIC;
    \vo_backoff_counter[2]_i_2\ : in STD_LOGIC;
    \vo_backoff_counter[3]_i_2\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_backoff_vo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_backoff_vo is
  signal \ap_CS_fsm_reg_n_1_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \current_txop_holder_o[2]_INST_0_i_4_n_1\ : STD_LOGIC;
  signal current_txop_holder_o_0_sn_1 : STD_LOGIC;
  signal grp_random_int_gen_fu_32_ap_start_reg : STD_LOGIC;
  signal grp_random_int_gen_fu_32_ap_start_reg_i_2_n_1 : STD_LOGIC;
  signal \grp_random_int_gen_fu_32_ap_start_reg_i_3__0_n_1\ : STD_LOGIC;
  signal grp_random_int_gen_fu_32_n_53 : STD_LOGIC;
  signal icmp_ln255_reg_84 : STD_LOGIC;
  signal \icmp_ln255_reg_84[0]_i_1__0_n_1\ : STD_LOGIC;
  signal \tmp_reg_80[0]_i_1__0_n_1\ : STD_LOGIC;
  signal \tmp_reg_80_reg_n_1_[0]\ : STD_LOGIC;
  signal \vo_backoff_counter[0]_i_6_n_1\ : STD_LOGIC;
  signal \vo_backoff_counter[1]_i_7_n_1\ : STD_LOGIC;
  signal \vo_backoff_counter[2]_i_7_n_1\ : STD_LOGIC;
  signal \vo_backoff_counter[9]_i_19_n_1\ : STD_LOGIC;
  signal \^vo_backoff_counter_reg[2]\ : STD_LOGIC;
  signal \^vo_backoff_counter_reg[7]_0\ : STD_LOGIC;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp_reg_80[0]_i_1__0\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \vo_backoff_counter[0]_i_6\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \vo_backoff_counter[1]_i_7\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \vo_backoff_counter[2]_i_7\ : label is "soft_lutpair296";
begin
  current_txop_holder_o_0_sn_1 <= current_txop_holder_o_0_sp_1;
  \vo_backoff_counter_reg[2]\ <= \^vo_backoff_counter_reg[2]\;
  \vo_backoff_counter_reg[7]_0\ <= \^vo_backoff_counter_reg[7]_0\;
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_1_[0]\,
      S => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst
    );
\current_txop_holder_o[2]_INST_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => icmp_ln255_reg_84,
      I1 => \tmp_reg_80_reg_n_1_[0]\,
      I2 => ap_CS_fsm_state2,
      O => \current_txop_holder_o[2]_INST_0_i_4_n_1\
    );
grp_random_int_gen_fu_32: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_random_int_gen_12
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(5 downto 0) => Q(5 downto 0),
      \ap_CS_fsm_reg[0]_0\(1) => ap_CS_fsm_state2,
      \ap_CS_fsm_reg[0]_0\(0) => \ap_CS_fsm_reg_n_1_[0]\,
      \ap_CS_fsm_reg[0]_1\ => \tmp_reg_80_reg_n_1_[0]\,
      \ap_CS_fsm_reg[13]_0\ => \ap_CS_fsm_reg[13]\,
      \ap_CS_fsm_reg[13]_1\ => \ap_CS_fsm_reg[13]_0\,
      \ap_CS_fsm_reg[37]_0\ => grp_random_int_gen_fu_32_n_53,
      \ap_CS_fsm_reg[3]_0\ => \ap_CS_fsm_reg[3]\,
      \ap_CS_fsm_reg[4]_0\ => \ap_CS_fsm_reg[4]\,
      \ap_CS_fsm_reg[4]_1\ => \ap_CS_fsm_reg[4]_0\,
      \ap_CS_fsm_reg[4]_10\ => \ap_CS_fsm_reg[4]_9\,
      \ap_CS_fsm_reg[4]_11\ => \ap_CS_fsm_reg[4]_10\,
      \ap_CS_fsm_reg[4]_12\ => \ap_CS_fsm_reg[4]_11\,
      \ap_CS_fsm_reg[4]_13\ => \ap_CS_fsm_reg[4]_12\,
      \ap_CS_fsm_reg[4]_14\ => \ap_CS_fsm_reg[4]_13\,
      \ap_CS_fsm_reg[4]_15\ => \ap_CS_fsm_reg[4]_14\,
      \ap_CS_fsm_reg[4]_16\ => \ap_CS_fsm_reg[4]_15\,
      \ap_CS_fsm_reg[4]_17\ => \ap_CS_fsm_reg[4]_16\,
      \ap_CS_fsm_reg[4]_18\ => \ap_CS_fsm_reg[4]_17\,
      \ap_CS_fsm_reg[4]_19\ => \ap_CS_fsm_reg[4]_18\,
      \ap_CS_fsm_reg[4]_2\ => \ap_CS_fsm_reg[4]_1\,
      \ap_CS_fsm_reg[4]_20\ => \ap_CS_fsm_reg[4]_19\,
      \ap_CS_fsm_reg[4]_21\ => \ap_CS_fsm_reg[4]_20\,
      \ap_CS_fsm_reg[4]_22\ => \ap_CS_fsm_reg[4]_21\,
      \ap_CS_fsm_reg[4]_23\ => \ap_CS_fsm_reg[4]_22\,
      \ap_CS_fsm_reg[4]_24\ => \ap_CS_fsm_reg[4]_23\,
      \ap_CS_fsm_reg[4]_25\ => \ap_CS_fsm_reg[4]_24\,
      \ap_CS_fsm_reg[4]_26\ => \ap_CS_fsm_reg[4]_25\,
      \ap_CS_fsm_reg[4]_27\ => \ap_CS_fsm_reg[4]_26\,
      \ap_CS_fsm_reg[4]_28\ => \ap_CS_fsm_reg[4]_27\,
      \ap_CS_fsm_reg[4]_29\ => \ap_CS_fsm_reg[4]_28\,
      \ap_CS_fsm_reg[4]_3\ => \ap_CS_fsm_reg[4]_2\,
      \ap_CS_fsm_reg[4]_30\ => \ap_CS_fsm_reg[4]_29\,
      \ap_CS_fsm_reg[4]_31\ => \ap_CS_fsm_reg[4]_30\,
      \ap_CS_fsm_reg[4]_32\ => \ap_CS_fsm_reg[4]_31\,
      \ap_CS_fsm_reg[4]_4\ => \ap_CS_fsm_reg[4]_3\,
      \ap_CS_fsm_reg[4]_5\ => \ap_CS_fsm_reg[4]_4\,
      \ap_CS_fsm_reg[4]_6\ => \ap_CS_fsm_reg[4]_5\,
      \ap_CS_fsm_reg[4]_7\ => \ap_CS_fsm_reg[4]_6\,
      \ap_CS_fsm_reg[4]_8\ => \ap_CS_fsm_reg[4]_7\,
      \ap_CS_fsm_reg[4]_9\ => \ap_CS_fsm_reg[4]_8\,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      available_spaces_vo(0) => available_spaces_vo(0),
      current_txop_holder_i(0) => current_txop_holder_i(0),
      current_txop_holder_o(0) => current_txop_holder_o(0),
      \current_txop_holder_o[0]_0\ => \current_txop_holder_o[0]_0\,
      \current_txop_holder_o[1]\ => \current_txop_holder_o[2]_INST_0_i_4_n_1\,
      current_txop_holder_o_0_sp_1 => current_txop_holder_o_0_sn_1,
      current_txop_holder_o_ap_vld => current_txop_holder_o_ap_vld,
      current_txop_holder_o_ap_vld_0(0) => current_txop_holder_o_ap_vld_0(0),
      current_txop_holder_o_ap_vld_1 => current_txop_holder_o_ap_vld_1,
      current_txop_holder_o_ap_vld_2 => current_txop_holder_o_ap_vld_2,
      grp_backoff_vo_fu_151_ap_start_reg => grp_backoff_vo_fu_151_ap_start_reg,
      grp_backoff_vo_fu_151_ap_start_reg_reg(1 downto 0) => ap_NS_fsm(1 downto 0),
      grp_backoff_vo_fu_153_vo_backoff_counter_o(3 downto 0) => grp_backoff_vo_fu_153_vo_backoff_counter_o(3 downto 0),
      grp_phy_txend_confirm_fu_292_vo_backoff_counter_o(5 downto 0) => grp_phy_txend_confirm_fu_292_vo_backoff_counter_o(5 downto 0),
      grp_random_int_gen_fu_32_ap_start_reg => grp_random_int_gen_fu_32_ap_start_reg,
      grp_random_int_gen_fu_32_ap_start_reg_reg => \^vo_backoff_counter_reg[7]_0\,
      grp_random_int_gen_fu_32_ap_start_reg_reg_0 => grp_random_int_gen_fu_32_ap_start_reg_i_2_n_1,
      grp_start_tx_fu_117_ap_done => grp_start_tx_fu_117_ap_done,
      icmp_ln255_reg_84 => icmp_ln255_reg_84,
      icmp_ln268_reg_350 => icmp_ln268_reg_350,
      idle_waited_0_reg_107 => idle_waited_0_reg_107,
      p(31 downto 0) => p(31 downto 0),
      \r_stage_reg[32]\ => \r_stage_reg[32]\,
      \rand_state[31]_i_6_0\ => \rand_state[31]_i_6\,
      rand_state_o_ap_vld => rand_state_o_ap_vld,
      \rand_state_reg[0]\ => \rand_state_reg[0]\,
      \rand_state_reg[0]_0\ => \rand_state_reg[0]_0\,
      \rand_state_reg[0]_1\ => \rand_state_reg[0]_1\,
      tmp_reg_346 => tmp_reg_346,
      \vo_backoff_counter[0]_i_2\ => \vo_backoff_counter[0]_i_6_n_1\,
      \vo_backoff_counter[0]_i_2_0\ => \^vo_backoff_counter_reg[2]\,
      \vo_backoff_counter[1]_i_2\ => \vo_backoff_counter[1]_i_2\,
      \vo_backoff_counter[1]_i_2_0\ => \vo_backoff_counter[1]_i_7_n_1\,
      \vo_backoff_counter[2]_i_2\ => \vo_backoff_counter[2]_i_2\,
      \vo_backoff_counter[2]_i_2_0\ => \vo_backoff_counter[2]_i_7_n_1\,
      \vo_backoff_counter[3]_i_2\ => \vo_backoff_counter[3]_i_2\,
      \vo_backoff_counter[5]_i_3\ => \grp_random_int_gen_fu_32_ap_start_reg_i_3__0_n_1\,
      \vo_backoff_counter[9]_i_6\ => \vo_backoff_counter[9]_i_19_n_1\,
      \vo_backoff_counter_reg[4]\ => \vo_backoff_counter_reg[4]\,
      \vo_backoff_counter_reg[4]_0\ => \vo_backoff_counter_reg[4]_0\,
      \vo_backoff_counter_reg[5]\ => \vo_backoff_counter_reg[5]\,
      \vo_backoff_counter_reg[6]\ => \vo_backoff_counter_reg[6]\,
      \vo_backoff_counter_reg[7]\ => \vo_backoff_counter_reg[7]\,
      \vo_backoff_counter_reg[9]\(9 downto 0) => \vo_backoff_counter_reg[9]\(9 downto 0),
      \vo_backoff_counter_reg[9]_0\ => \vo_backoff_counter_reg[9]_0\
    );
grp_random_int_gen_fu_32_ap_start_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \vo_backoff_counter_reg[9]\(5),
      I1 => \vo_backoff_counter_reg[9]\(3),
      I2 => \vo_backoff_counter_reg[9]\(4),
      I3 => \grp_random_int_gen_fu_32_ap_start_reg_i_3__0_n_1\,
      O => grp_random_int_gen_fu_32_ap_start_reg_i_2_n_1
    );
\grp_random_int_gen_fu_32_ap_start_reg_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \vo_backoff_counter_reg[9]\(7),
      I1 => \vo_backoff_counter_reg[9]\(6),
      I2 => \vo_backoff_counter_reg[9]\(9),
      I3 => \vo_backoff_counter_reg[9]\(8),
      O => \^vo_backoff_counter_reg[7]_0\
    );
\grp_random_int_gen_fu_32_ap_start_reg_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFFF"
    )
        port map (
      I0 => \vo_backoff_counter_reg[9]\(1),
      I1 => available_spaces_vo(0),
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => grp_backoff_vo_fu_151_ap_start_reg,
      I4 => \vo_backoff_counter_reg[9]\(0),
      I5 => \vo_backoff_counter_reg[9]\(2),
      O => \grp_random_int_gen_fu_32_ap_start_reg_i_3__0_n_1\
    );
grp_random_int_gen_fu_32_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_random_int_gen_fu_32_n_53,
      Q => grp_random_int_gen_fu_32_ap_start_reg,
      R => ap_rst
    );
\icmp_ln255_reg_84[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAA2AAA2AAAEA"
    )
        port map (
      I0 => icmp_ln255_reg_84,
      I1 => grp_backoff_vo_fu_151_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => available_spaces_vo(0),
      I4 => \vo_backoff_counter_reg[9]\(0),
      I5 => \^vo_backoff_counter_reg[2]\,
      O => \icmp_ln255_reg_84[0]_i_1__0_n_1\
    );
\icmp_ln255_reg_84[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \vo_backoff_counter_reg[9]\(2),
      I1 => \^vo_backoff_counter_reg[7]_0\,
      I2 => \vo_backoff_counter_reg[9]\(5),
      I3 => \vo_backoff_counter_reg[9]\(3),
      I4 => \vo_backoff_counter_reg[9]\(4),
      I5 => \vo_backoff_counter_reg[9]\(1),
      O => \^vo_backoff_counter_reg[2]\
    );
\icmp_ln255_reg_84_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln255_reg_84[0]_i_1__0_n_1\,
      Q => icmp_ln255_reg_84,
      R => '0'
    );
\tmp_reg_80[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \tmp_reg_80_reg_n_1_[0]\,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => grp_backoff_vo_fu_151_ap_start_reg,
      I3 => available_spaces_vo(0),
      O => \tmp_reg_80[0]_i_1__0_n_1\
    );
\tmp_reg_80_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_reg_80[0]_i_1__0_n_1\,
      Q => \tmp_reg_80_reg_n_1_[0]\,
      R => '0'
    );
\vo_backoff_counter[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => grp_backoff_vo_fu_151_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => available_spaces_vo(0),
      O => \vo_backoff_counter[0]_i_6_n_1\
    );
\vo_backoff_counter[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFBF"
    )
        port map (
      I0 => available_spaces_vo(0),
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => grp_backoff_vo_fu_151_ap_start_reg,
      I3 => \vo_backoff_counter_reg[9]\(0),
      O => \vo_backoff_counter[1]_i_7_n_1\
    );
\vo_backoff_counter[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFBF"
    )
        port map (
      I0 => \vo_backoff_counter_reg[9]\(0),
      I1 => grp_backoff_vo_fu_151_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => available_spaces_vo(0),
      I4 => \vo_backoff_counter_reg[9]\(1),
      O => \vo_backoff_counter[2]_i_7_n_1\
    );
\vo_backoff_counter[9]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \grp_random_int_gen_fu_32_ap_start_reg_i_3__0_n_1\,
      I1 => \vo_backoff_counter_reg[9]\(4),
      I2 => \vo_backoff_counter_reg[9]\(3),
      I3 => \vo_backoff_counter_reg[9]\(5),
      I4 => \vo_backoff_counter_reg[9]\(7),
      I5 => \vo_backoff_counter_reg[9]\(6),
      O => \vo_backoff_counter[9]_i_19_n_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_backoff_vo_25 is
  port (
    r_stage_reg_r_29 : out STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_initial_edca_process_fu_240_vo_backoff_counter_o : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[4]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_6\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_7\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_8\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_9\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_10\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_11\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_12\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_13\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_14\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_15\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_16\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_17\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_18\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_19\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_20\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_21\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_22\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_23\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_24\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_25\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_26\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_27\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_28\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_29\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_30\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_31\ : out STD_LOGIC;
    \ap_CS_fsm_reg[14]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_32\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_backoff_vo_fu_153_vo_backoff_counter_o : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    idle_waited_0_reg_109 : in STD_LOGIC;
    grp_backoff_vo_fu_153_ap_start_reg : in STD_LOGIC;
    \vo_backoff_counter_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vo_backoff_counter_reg[0]_0\ : in STD_LOGIC;
    \vo_backoff_counter_reg[0]_1\ : in STD_LOGIC;
    \vo_backoff_counter_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \vo_backoff_counter[7]_i_2\ : in STD_LOGIC;
    available_spaces_vo : in STD_LOGIC_VECTOR ( 0 to 0 );
    p : in STD_LOGIC_VECTOR ( 31 downto 0 );
    current_txop_holder_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln255_reg_84_reg[0]_0\ : in STD_LOGIC;
    \vo_backoff_counter[1]_i_3\ : in STD_LOGIC;
    \vo_backoff_counter[2]_i_3\ : in STD_LOGIC;
    \vo_backoff_counter[3]_i_3\ : in STD_LOGIC;
    grp_random_int_gen_fu_32_ap_start_reg_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_backoff_vo_25 : entity is "backoff_vo";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_backoff_vo_25;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_backoff_vo_25 is
  signal \ap_CS_fsm_reg_n_1_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \current_txop_holder_o[2]_INST_0_i_7_n_1\ : STD_LOGIC;
  signal grp_random_int_gen_fu_32_ap_start_reg : STD_LOGIC;
  signal grp_random_int_gen_fu_32_ap_start_reg_i_3_n_1 : STD_LOGIC;
  signal grp_random_int_gen_fu_32_ap_start_reg_i_4_n_1 : STD_LOGIC;
  signal grp_random_int_gen_fu_32_n_54 : STD_LOGIC;
  signal icmp_ln255_reg_84 : STD_LOGIC;
  signal \icmp_ln255_reg_84[0]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_reg_80[0]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_reg_80_reg_n_1_[0]\ : STD_LOGIC;
  signal \vo_backoff_counter[0]_i_7_n_1\ : STD_LOGIC;
  signal \vo_backoff_counter[1]_i_8_n_1\ : STD_LOGIC;
  signal \vo_backoff_counter[2]_i_8_n_1\ : STD_LOGIC;
  signal \vo_backoff_counter[9]_i_22_n_1\ : STD_LOGIC;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp_reg_80[0]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \vo_backoff_counter[0]_i_7\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \vo_backoff_counter[1]_i_8\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \vo_backoff_counter[2]_i_8\ : label is "soft_lutpair23";
begin
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_1_[0]\,
      S => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst
    );
\current_txop_holder_o[2]_INST_0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => icmp_ln255_reg_84,
      I1 => \tmp_reg_80_reg_n_1_[0]\,
      I2 => ap_CS_fsm_state2,
      O => \current_txop_holder_o[2]_INST_0_i_7_n_1\
    );
grp_random_int_gen_fu_32: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_random_int_gen_51
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => E(0),
      Q(0) => \ap_CS_fsm_reg[2]\(0),
      \ap_CS_fsm_reg[0]_0\ => \tmp_reg_80_reg_n_1_[0]\,
      \ap_CS_fsm_reg[0]_1\(1) => ap_CS_fsm_state2,
      \ap_CS_fsm_reg[0]_1\(0) => \ap_CS_fsm_reg_n_1_[0]\,
      \ap_CS_fsm_reg[14]_0\ => \ap_CS_fsm_reg[14]\,
      \ap_CS_fsm_reg[37]_0\ => grp_random_int_gen_fu_32_n_54,
      \ap_CS_fsm_reg[3]_0\ => \ap_CS_fsm_reg[3]\,
      \ap_CS_fsm_reg[4]_0\ => \ap_CS_fsm_reg[4]\,
      \ap_CS_fsm_reg[4]_1\ => \ap_CS_fsm_reg[4]_0\,
      \ap_CS_fsm_reg[4]_10\ => \ap_CS_fsm_reg[4]_9\,
      \ap_CS_fsm_reg[4]_11\ => \ap_CS_fsm_reg[4]_10\,
      \ap_CS_fsm_reg[4]_12\ => \ap_CS_fsm_reg[4]_11\,
      \ap_CS_fsm_reg[4]_13\ => \ap_CS_fsm_reg[4]_12\,
      \ap_CS_fsm_reg[4]_14\ => \ap_CS_fsm_reg[4]_13\,
      \ap_CS_fsm_reg[4]_15\ => \ap_CS_fsm_reg[4]_14\,
      \ap_CS_fsm_reg[4]_16\ => \ap_CS_fsm_reg[4]_15\,
      \ap_CS_fsm_reg[4]_17\ => \ap_CS_fsm_reg[4]_16\,
      \ap_CS_fsm_reg[4]_18\ => \ap_CS_fsm_reg[4]_17\,
      \ap_CS_fsm_reg[4]_19\ => \ap_CS_fsm_reg[4]_18\,
      \ap_CS_fsm_reg[4]_2\ => \ap_CS_fsm_reg[4]_1\,
      \ap_CS_fsm_reg[4]_20\ => \ap_CS_fsm_reg[4]_19\,
      \ap_CS_fsm_reg[4]_21\ => \ap_CS_fsm_reg[4]_20\,
      \ap_CS_fsm_reg[4]_22\ => \ap_CS_fsm_reg[4]_21\,
      \ap_CS_fsm_reg[4]_23\ => \ap_CS_fsm_reg[4]_22\,
      \ap_CS_fsm_reg[4]_24\ => \ap_CS_fsm_reg[4]_23\,
      \ap_CS_fsm_reg[4]_25\ => \ap_CS_fsm_reg[4]_24\,
      \ap_CS_fsm_reg[4]_26\ => \ap_CS_fsm_reg[4]_25\,
      \ap_CS_fsm_reg[4]_27\ => \ap_CS_fsm_reg[4]_26\,
      \ap_CS_fsm_reg[4]_28\ => \ap_CS_fsm_reg[4]_27\,
      \ap_CS_fsm_reg[4]_29\ => \ap_CS_fsm_reg[4]_28\,
      \ap_CS_fsm_reg[4]_3\ => \ap_CS_fsm_reg[4]_2\,
      \ap_CS_fsm_reg[4]_30\ => \ap_CS_fsm_reg[4]_29\,
      \ap_CS_fsm_reg[4]_31\ => \ap_CS_fsm_reg[4]_30\,
      \ap_CS_fsm_reg[4]_32\ => \ap_CS_fsm_reg[4]_31\,
      \ap_CS_fsm_reg[4]_33\ => \ap_CS_fsm_reg[4]_32\,
      \ap_CS_fsm_reg[4]_4\ => \ap_CS_fsm_reg[4]_3\,
      \ap_CS_fsm_reg[4]_5\ => \ap_CS_fsm_reg[4]_4\,
      \ap_CS_fsm_reg[4]_6\ => \ap_CS_fsm_reg[4]_5\,
      \ap_CS_fsm_reg[4]_7\ => \ap_CS_fsm_reg[4]_6\,
      \ap_CS_fsm_reg[4]_8\ => \ap_CS_fsm_reg[4]_7\,
      \ap_CS_fsm_reg[4]_9\ => \ap_CS_fsm_reg[4]_8\,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      available_spaces_vo(0) => available_spaces_vo(0),
      current_txop_holder_i(0) => current_txop_holder_i(0),
      \current_txop_holder_o[0]_INST_0_i_2\(4 downto 0) => Q(4 downto 0),
      \current_txop_holder_o[1]_INST_0_i_2\ => \current_txop_holder_o[2]_INST_0_i_7_n_1\,
      grp_backoff_vo_fu_153_ap_start_reg => grp_backoff_vo_fu_153_ap_start_reg,
      grp_backoff_vo_fu_153_ap_start_reg_reg(1 downto 0) => ap_NS_fsm(1 downto 0),
      grp_backoff_vo_fu_153_vo_backoff_counter_o(3 downto 0) => grp_backoff_vo_fu_153_vo_backoff_counter_o(3 downto 0),
      grp_initial_edca_process_fu_240_vo_backoff_counter_o(5 downto 0) => grp_initial_edca_process_fu_240_vo_backoff_counter_o(5 downto 0),
      grp_random_int_gen_fu_32_ap_start_reg => grp_random_int_gen_fu_32_ap_start_reg,
      grp_random_int_gen_fu_32_ap_start_reg_reg => grp_random_int_gen_fu_32_ap_start_reg_reg_0,
      grp_random_int_gen_fu_32_ap_start_reg_reg_0 => grp_random_int_gen_fu_32_ap_start_reg_i_3_n_1,
      icmp_ln255_reg_84 => icmp_ln255_reg_84,
      idle_waited_0_reg_109 => idle_waited_0_reg_109,
      p(31 downto 0) => p(31 downto 0),
      r_stage_reg_r_29 => r_stage_reg_r_29,
      \vo_backoff_counter[0]_i_3\ => \vo_backoff_counter[0]_i_7_n_1\,
      \vo_backoff_counter[1]_i_3\ => \vo_backoff_counter[1]_i_3\,
      \vo_backoff_counter[1]_i_3_0\ => \vo_backoff_counter[1]_i_8_n_1\,
      \vo_backoff_counter[2]_i_3\ => \vo_backoff_counter[2]_i_3\,
      \vo_backoff_counter[2]_i_3_0\ => \vo_backoff_counter[2]_i_8_n_1\,
      \vo_backoff_counter[3]_i_3\ => \vo_backoff_counter[3]_i_3\,
      \vo_backoff_counter[5]_i_4\ => grp_random_int_gen_fu_32_ap_start_reg_i_4_n_1,
      \vo_backoff_counter[7]_i_2\ => \vo_backoff_counter[7]_i_2\,
      \vo_backoff_counter[9]_i_7\ => \vo_backoff_counter[9]_i_22_n_1\,
      \vo_backoff_counter_reg[0]\(0) => \vo_backoff_counter_reg[0]\(0),
      \vo_backoff_counter_reg[0]_0\ => \vo_backoff_counter_reg[0]_0\,
      \vo_backoff_counter_reg[0]_1\ => \vo_backoff_counter_reg[0]_1\,
      \vo_backoff_counter_reg[0]_2\ => \icmp_ln255_reg_84_reg[0]_0\,
      \vo_backoff_counter_reg[9]\(9 downto 0) => \vo_backoff_counter_reg[9]\(9 downto 0)
    );
grp_random_int_gen_fu_32_ap_start_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \vo_backoff_counter_reg[9]\(5),
      I1 => \vo_backoff_counter_reg[9]\(3),
      I2 => \vo_backoff_counter_reg[9]\(4),
      I3 => grp_random_int_gen_fu_32_ap_start_reg_i_4_n_1,
      O => grp_random_int_gen_fu_32_ap_start_reg_i_3_n_1
    );
grp_random_int_gen_fu_32_ap_start_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFFF"
    )
        port map (
      I0 => \vo_backoff_counter_reg[9]\(1),
      I1 => available_spaces_vo(0),
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => grp_backoff_vo_fu_153_ap_start_reg,
      I4 => \vo_backoff_counter_reg[9]\(0),
      I5 => \vo_backoff_counter_reg[9]\(2),
      O => grp_random_int_gen_fu_32_ap_start_reg_i_4_n_1
    );
grp_random_int_gen_fu_32_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_random_int_gen_fu_32_n_54,
      Q => grp_random_int_gen_fu_32_ap_start_reg,
      R => ap_rst
    );
\icmp_ln255_reg_84[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAA2AAA2AAAEA"
    )
        port map (
      I0 => icmp_ln255_reg_84,
      I1 => grp_backoff_vo_fu_153_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => available_spaces_vo(0),
      I4 => \vo_backoff_counter_reg[9]\(0),
      I5 => \icmp_ln255_reg_84_reg[0]_0\,
      O => \icmp_ln255_reg_84[0]_i_1_n_1\
    );
\icmp_ln255_reg_84_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln255_reg_84[0]_i_1_n_1\,
      Q => icmp_ln255_reg_84,
      R => '0'
    );
\tmp_reg_80[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \tmp_reg_80_reg_n_1_[0]\,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => grp_backoff_vo_fu_153_ap_start_reg,
      I3 => available_spaces_vo(0),
      O => \tmp_reg_80[0]_i_1_n_1\
    );
\tmp_reg_80_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_reg_80[0]_i_1_n_1\,
      Q => \tmp_reg_80_reg_n_1_[0]\,
      R => '0'
    );
\vo_backoff_counter[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => grp_backoff_vo_fu_153_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => available_spaces_vo(0),
      O => \vo_backoff_counter[0]_i_7_n_1\
    );
\vo_backoff_counter[1]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFBF"
    )
        port map (
      I0 => available_spaces_vo(0),
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => grp_backoff_vo_fu_153_ap_start_reg,
      I3 => \vo_backoff_counter_reg[9]\(0),
      O => \vo_backoff_counter[1]_i_8_n_1\
    );
\vo_backoff_counter[2]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFBF"
    )
        port map (
      I0 => \vo_backoff_counter_reg[9]\(0),
      I1 => grp_backoff_vo_fu_153_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => available_spaces_vo(0),
      I4 => \vo_backoff_counter_reg[9]\(1),
      O => \vo_backoff_counter[2]_i_8_n_1\
    );
\vo_backoff_counter[9]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => grp_random_int_gen_fu_32_ap_start_reg_i_4_n_1,
      I1 => \vo_backoff_counter_reg[9]\(4),
      I2 => \vo_backoff_counter_reg[9]\(3),
      I3 => \vo_backoff_counter_reg[9]\(5),
      I4 => \vo_backoff_counter_reg[9]\(7),
      I5 => \vo_backoff_counter_reg[9]\(6),
      O => \vo_backoff_counter[9]_i_22_n_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ma_unitdatax_request is
  port (
    \available_spaces_bk_s_reg_1103_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[10]_0\ : out STD_LOGIC;
    \write_pointer_bk_loa_reg_1109_reg[0]\ : out STD_LOGIC;
    \write_pointer_bk_loa_reg_1109_reg[0]_0\ : out STD_LOGIC;
    \available_spaces_be_reg[2]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[10]_1\ : out STD_LOGIC;
    \available_spaces_be_reg[1]\ : out STD_LOGIC;
    \available_spaces_be_s_reg_1114_reg[0]\ : out STD_LOGIC;
    \write_pointer_be_loa_reg_1120_reg[0]\ : out STD_LOGIC;
    \write_pointer_be_loa_reg_1120_reg[0]_0\ : out STD_LOGIC;
    \available_spaces_vi_s_reg_1125_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[10]_2\ : out STD_LOGIC;
    \available_spaces_vi_reg[1]\ : out STD_LOGIC;
    \available_spaces_vi_reg[2]\ : out STD_LOGIC;
    \write_pointer_vi_loa_reg_1131_reg[0]\ : out STD_LOGIC;
    \write_pointer_vi_loa_reg_1131_reg[0]_0\ : out STD_LOGIC;
    \available_spaces_vo_s_reg_1136_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[10]_3\ : out STD_LOGIC;
    \available_spaces_vo_reg[1]\ : out STD_LOGIC;
    \available_spaces_vo_reg[2]\ : out STD_LOGIC;
    \write_pointer_vo_loa_reg_1142_reg[0]\ : out STD_LOGIC;
    \write_pointer_vo_loa_reg_1142_reg[0]_0\ : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 4 downto 0 );
    edca_queues_ce0 : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \medium_state_read_3_reg_701_reg[0]_0\ : out STD_LOGIC;
    \remd_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC;
    \remd_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \icmp_ln41_reg_681_reg[0]_0\ : out STD_LOGIC;
    \remd_reg[9]_1\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \medium_state_read_reg_735_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[10]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[10]_5\ : out STD_LOGIC;
    \available_spaces_bk_reg[1]\ : out STD_LOGIC;
    \available_spaces_bk_s_reg_1103_reg[2]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[11]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    source_addr_mac_address1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i_0_reg_246_reg[6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    source_addr_mac_ce0 : out STD_LOGIC;
    DIADI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_15_reg_649_reg[0]_0\ : out STD_LOGIC;
    data_ce0 : out STD_LOGIC;
    \be2_0_reg_328_reg[2]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[15]_0\ : out STD_LOGIC;
    \be2_0_reg_328_reg[4]\ : out STD_LOGIC;
    \be2_0_reg_328_reg[3]\ : out STD_LOGIC;
    \be2_0_reg_328_reg[1]\ : out STD_LOGIC;
    \be2_0_reg_328_reg[0]\ : out STD_LOGIC;
    \trunc_ln14_reg_176_reg[30]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[10]_6\ : out STD_LOGIC;
    \ap_CS_fsm_reg[10]_7\ : out STD_LOGIC;
    grp_ma_unitdatax_request_fu_344_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \r_stage_reg[32]\ : in STD_LOGIC;
    \available_spaces_bk_reg[0]\ : in STD_LOGIC;
    \available_spaces_bk_reg[0]_0\ : in STD_LOGIC;
    available_spaces_bk : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \write_pointer_bk_reg[0]\ : in STD_LOGIC;
    write_pointer_bk : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \write_pointer_bk_reg[1]\ : in STD_LOGIC;
    \available_spaces_be_reg[2]_0\ : in STD_LOGIC;
    \available_spaces_be_reg[0]\ : in STD_LOGIC;
    available_spaces_be : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \available_spaces_be_reg[1]_0\ : in STD_LOGIC;
    \available_spaces_be_reg[0]_0\ : in STD_LOGIC;
    \write_pointer_be_reg[0]\ : in STD_LOGIC;
    write_pointer_be : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \write_pointer_be_reg[1]\ : in STD_LOGIC;
    \available_spaces_vi_reg[0]\ : in STD_LOGIC;
    \available_spaces_vi_reg[2]_0\ : in STD_LOGIC;
    available_spaces_vi : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \available_spaces_vi_reg[2]_1\ : in STD_LOGIC;
    \write_pointer_vi_reg[1]\ : in STD_LOGIC;
    write_pointer_vi : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \write_pointer_vi_reg[0]\ : in STD_LOGIC;
    \available_spaces_vo_reg[0]\ : in STD_LOGIC;
    \available_spaces_vo_reg[2]_0\ : in STD_LOGIC;
    available_spaces_vo : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \available_spaces_vo_reg[1]_0\ : in STD_LOGIC;
    \available_spaces_vo_reg[2]_1\ : in STD_LOGIC;
    \write_pointer_vo_reg[1]\ : in STD_LOGIC;
    write_pointer_vo : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \write_pointer_vo_reg[0]\ : in STD_LOGIC;
    ram_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    grp_initial_edca_process_fu_240_write_pointer_vo_o_ap_vld : in STD_LOGIC;
    grp_phy_txend_confirm_fu_292_write_pointer_vo_o_ap_vld : in STD_LOGIC;
    \available_spaces_vi_reg[1]_0\ : in STD_LOGIC;
    grp_initial_edca_process_fu_240_write_pointer_vi_o_ap_vld : in STD_LOGIC;
    grp_phy_txend_confirm_fu_292_write_pointer_vi_o_ap_vld : in STD_LOGIC;
    grp_initial_edca_process_fu_240_write_pointer_be_o_ap_vld : in STD_LOGIC;
    grp_phy_txend_confirm_fu_292_write_pointer_be_o_ap_vld : in STD_LOGIC;
    grp_initial_edca_process_fu_240_write_pointer_bk_o_ap_vld : in STD_LOGIC;
    grp_phy_txend_confirm_fu_292_write_pointer_bk_o_ap_vld : in STD_LOGIC;
    grp_phy_txend_confirm_fu_292_edca_queues_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    grp_phy_txend_confirm_fu_292_vo_backoff_counter_o : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \vo_backoff_counter_reg[9]\ : in STD_LOGIC;
    grp_initial_edca_process_fu_240_vo_backoff_counter_o : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \vo_backoff_counter_reg[4]\ : in STD_LOGIC;
    \vo_backoff_counter_reg[5]\ : in STD_LOGIC;
    \vo_backoff_counter_reg[6]\ : in STD_LOGIC;
    \vo_backoff_counter_reg[7]\ : in STD_LOGIC;
    grp_phy_txend_confirm_fu_292_vi_backoff_counter_o : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vi_backoff_counter_reg[0]\ : in STD_LOGIC;
    grp_initial_edca_process_fu_240_vi_backoff_counter_o : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vi_backoff_counter_reg[1]\ : in STD_LOGIC;
    \vi_backoff_counter_reg[2]\ : in STD_LOGIC;
    \vi_backoff_counter_reg[3]\ : in STD_LOGIC;
    \vi_backoff_counter_reg[4]\ : in STD_LOGIC;
    \vi_backoff_counter_reg[5]\ : in STD_LOGIC;
    \vi_backoff_counter_reg[6]\ : in STD_LOGIC;
    \vi_backoff_counter_reg[7]\ : in STD_LOGIC;
    \vi_backoff_counter_reg[8]\ : in STD_LOGIC;
    \vi_backoff_counter_reg[9]\ : in STD_LOGIC;
    \be_backoff_counter_reg[7]\ : in STD_LOGIC;
    \be_backoff_counter_reg[6]\ : in STD_LOGIC;
    \be_backoff_counter_reg[5]\ : in STD_LOGIC;
    \be_backoff_counter_reg[4]\ : in STD_LOGIC;
    \be_backoff_counter_reg[3]\ : in STD_LOGIC;
    grp_phy_txend_confirm_fu_292_be_backoff_counter_o : in STD_LOGIC_VECTOR ( 0 to 0 );
    \be_backoff_counter_reg[0]\ : in STD_LOGIC;
    grp_initial_edca_process_fu_240_be_backoff_counter_o : in STD_LOGIC_VECTOR ( 0 to 0 );
    \be_backoff_counter_reg[9]\ : in STD_LOGIC;
    \be_backoff_counter_reg[8]\ : in STD_LOGIC;
    \be_backoff_counter_reg[2]\ : in STD_LOGIC;
    \be_backoff_counter_reg[1]\ : in STD_LOGIC;
    grp_phy_txend_confirm_fu_292_bk_backoff_counter_o : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bk_backoff_counter_reg[0]\ : in STD_LOGIC;
    grp_initial_edca_process_fu_240_bk_backoff_counter_o : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bk_backoff_counter_reg[3]\ : in STD_LOGIC;
    \bk_backoff_counter_reg[4]\ : in STD_LOGIC;
    \bk_backoff_counter_reg[5]\ : in STD_LOGIC;
    \bk_backoff_counter_reg[6]\ : in STD_LOGIC;
    \bk_backoff_counter_reg[7]\ : in STD_LOGIC;
    \bk_backoff_counter_reg[1]\ : in STD_LOGIC;
    \bk_backoff_counter_reg[2]\ : in STD_LOGIC;
    \bk_backoff_counter_reg[8]\ : in STD_LOGIC;
    \bk_backoff_counter_reg[9]\ : in STD_LOGIC;
    grp_ma_unitdatax_request_fu_344_ap_start_reg : in STD_LOGIC;
    up : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_class : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_power_lvl : in STD_LOGIC_VECTOR ( 3 downto 0 );
    c_identifier_channel_number : in STD_LOGIC_VECTOR ( 7 downto 0 );
    c_identifier_operating_class : in STD_LOGIC_VECTOR ( 7 downto 0 );
    d_rate : in STD_LOGIC_VECTOR ( 6 downto 0 );
    mac_frame_d0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    source_addr_mac_q0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    source_addr_mac_q1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mac_frame_q0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \divisor0_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \divisor0_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \divisor0_reg[9]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    medium_state : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_start : in STD_LOGIC;
    data_q0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ma_unitdatax_request;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ma_unitdatax_request is
  signal \__8/ram_reg_0_15_0_0_i_1_n_1\ : STD_LOGIC;
  signal and_ln23_reg_645 : STD_LOGIC;
  signal \and_ln23_reg_645[0]_i_1_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_3_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_4_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[15]_i_2_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[16]_i_2__2_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[16]_i_3__2_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[16]_i_5_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[16]_i_6_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_2__4_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_3_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_4_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_5_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_2__2_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[8]_i_5_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[13]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state11 : STD_LOGIC;
  signal ap_CS_fsm_state12 : STD_LOGIC;
  signal ap_CS_fsm_state13 : STD_LOGIC;
  signal ap_CS_fsm_state15 : STD_LOGIC;
  signal ap_CS_fsm_state16 : STD_LOGIC;
  signal ap_CS_fsm_state17 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9201_in : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal ap_NS_fsm1171_out : STD_LOGIC;
  signal ap_NS_fsm1181_out : STD_LOGIC;
  signal \be_backoff_counter[9]_i_10_n_1\ : STD_LOGIC;
  signal empty_15_fu_403_p2 : STD_LOGIC;
  signal empty_15_reg_649 : STD_LOGIC;
  signal \empty_15_reg_649[0]_i_1_n_1\ : STD_LOGIC;
  signal empty_30_fu_493_p2 : STD_LOGIC;
  signal \empty_30_reg_653[0]_i_1_n_1\ : STD_LOGIC;
  signal \empty_30_reg_653_reg_n_1_[0]\ : STD_LOGIC;
  signal empty_34_reg_685 : STD_LOGIC;
  signal grp_compose_mac_frame_fu_303_ap_start_reg : STD_LOGIC;
  signal grp_compose_mac_frame_fu_303_mac_frame_address1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal grp_compose_mac_frame_fu_303_mac_frame_d1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_compose_mac_frame_fu_303_n_12 : STD_LOGIC;
  signal grp_compose_mac_frame_fu_303_n_17 : STD_LOGIC;
  signal grp_compose_mac_frame_fu_303_n_19 : STD_LOGIC;
  signal grp_compose_mac_frame_fu_303_n_21 : STD_LOGIC;
  signal grp_compose_mac_frame_fu_303_n_22 : STD_LOGIC;
  signal grp_compose_mac_frame_fu_303_n_23 : STD_LOGIC;
  signal grp_compose_mac_frame_fu_303_n_50 : STD_LOGIC;
  signal grp_compose_mac_frame_fu_303_n_51 : STD_LOGIC;
  signal grp_compose_mac_frame_fu_303_n_52 : STD_LOGIC;
  signal grp_compose_mac_frame_fu_303_n_53 : STD_LOGIC;
  signal grp_compose_mac_frame_fu_303_n_54 : STD_LOGIC;
  signal grp_compose_mac_frame_fu_303_n_55 : STD_LOGIC;
  signal grp_compose_mac_frame_fu_303_n_56 : STD_LOGIC;
  signal grp_enqueue_dequeue_fram_fu_257_ap_start_reg : STD_LOGIC;
  signal grp_enqueue_dequeue_fram_fu_257_ap_start_reg0 : STD_LOGIC;
  signal grp_enqueue_dequeue_fram_fu_257_n_30 : STD_LOGIC;
  signal grp_enqueue_dequeue_fram_fu_257_n_35 : STD_LOGIC;
  signal grp_enqueue_dequeue_fram_fu_257_n_42 : STD_LOGIC;
  signal grp_enqueue_dequeue_fram_fu_257_n_47 : STD_LOGIC;
  signal grp_enqueue_dequeue_fram_fu_257_n_48 : STD_LOGIC;
  signal grp_enqueue_dequeue_fram_fu_257_n_55 : STD_LOGIC;
  signal grp_enqueue_dequeue_fram_fu_257_n_56 : STD_LOGIC;
  signal grp_enqueue_dequeue_fram_fu_257_n_57 : STD_LOGIC;
  signal grp_enqueue_dequeue_fram_fu_257_n_58 : STD_LOGIC;
  signal grp_enqueue_dequeue_fram_fu_257_n_59 : STD_LOGIC;
  signal grp_enqueue_dequeue_fram_fu_257_n_60 : STD_LOGIC;
  signal grp_enqueue_dequeue_fram_fu_257_n_61 : STD_LOGIC;
  signal grp_enqueue_dequeue_fram_fu_257_n_62 : STD_LOGIC;
  signal grp_enqueue_dequeue_fram_fu_257_n_63 : STD_LOGIC;
  signal grp_enqueue_dequeue_fram_fu_257_n_66 : STD_LOGIC;
  signal grp_fu_342_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \grp_fu_342_p2_carry__0_n_1\ : STD_LOGIC;
  signal \grp_fu_342_p2_carry__0_n_2\ : STD_LOGIC;
  signal \grp_fu_342_p2_carry__0_n_3\ : STD_LOGIC;
  signal \grp_fu_342_p2_carry__0_n_4\ : STD_LOGIC;
  signal \grp_fu_342_p2_carry__1_n_3\ : STD_LOGIC;
  signal \grp_fu_342_p2_carry__1_n_4\ : STD_LOGIC;
  signal grp_fu_342_p2_carry_n_1 : STD_LOGIC;
  signal grp_fu_342_p2_carry_n_2 : STD_LOGIC;
  signal grp_fu_342_p2_carry_n_3 : STD_LOGIC;
  signal grp_fu_342_p2_carry_n_4 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_data_ce0 : STD_LOGIC;
  signal grp_random_int_gen_fu_295_ap_ready : STD_LOGIC;
  signal grp_random_int_gen_fu_295_ap_start_reg : STD_LOGIC;
  signal grp_random_int_gen_fu_295_n_48 : STD_LOGIC;
  signal grp_random_int_gen_fu_295_n_51 : STD_LOGIC;
  signal grp_random_int_gen_fu_295_n_52 : STD_LOGIC;
  signal \i_0_reg_246[6]_i_2_n_1\ : STD_LOGIC;
  signal \i_0_reg_246[6]_i_4_n_1\ : STD_LOGIC;
  signal \^i_0_reg_246_reg[6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal i_fu_505_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal i_reg_660 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \i_reg_660[6]_i_2_n_1\ : STD_LOGIC;
  signal icmp_ln41_reg_681 : STD_LOGIC;
  signal icmp_ln43_reg_731 : STD_LOGIC;
  signal icmp_ln56_reg_718 : STD_LOGIC;
  signal icmp_ln67_reg_689 : STD_LOGIC;
  signal icmp_ln69_reg_705 : STD_LOGIC;
  signal icmp_ln80_fu_582_p2 : STD_LOGIC;
  signal icmp_ln80_reg_693 : STD_LOGIC;
  signal icmp_ln82_reg_697 : STD_LOGIC;
  signal llc_data_U_n_1 : STD_LOGIC;
  signal llc_data_U_n_10 : STD_LOGIC;
  signal llc_data_U_n_11 : STD_LOGIC;
  signal llc_data_U_n_12 : STD_LOGIC;
  signal llc_data_U_n_13 : STD_LOGIC;
  signal llc_data_U_n_14 : STD_LOGIC;
  signal llc_data_U_n_15 : STD_LOGIC;
  signal llc_data_U_n_16 : STD_LOGIC;
  signal llc_data_U_n_2 : STD_LOGIC;
  signal llc_data_U_n_3 : STD_LOGIC;
  signal llc_data_U_n_4 : STD_LOGIC;
  signal llc_data_U_n_5 : STD_LOGIC;
  signal llc_data_U_n_6 : STD_LOGIC;
  signal llc_data_U_n_7 : STD_LOGIC;
  signal llc_data_U_n_8 : STD_LOGIC;
  signal llc_data_U_n_9 : STD_LOGIC;
  signal llc_data_address0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal llc_data_ce0 : STD_LOGIC;
  signal llc_data_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mac_data_U_n_9 : STD_LOGIC;
  signal mac_data_address0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal mac_data_ce0 : STD_LOGIC;
  signal mac_data_ce1 : STD_LOGIC;
  signal mac_data_d0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mac_data_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mac_data_we0 : STD_LOGIC;
  signal mac_data_we1 : STD_LOGIC;
  signal \medium_state_read_1_reg_722_reg_n_1_[0]\ : STD_LOGIC;
  signal \medium_state_read_2_reg_709_reg_n_1_[0]\ : STD_LOGIC;
  signal \medium_state_read_3_reg_701_reg_n_1_[0]\ : STD_LOGIC;
  signal \medium_state_read_reg_735_reg_n_1_[0]\ : STD_LOGIC;
  signal q00 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal seq_number : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal seq_number0 : STD_LOGIC;
  signal \seq_number[11]_i_4_n_1\ : STD_LOGIC;
  signal \seq_number[11]_i_5_n_1\ : STD_LOGIC;
  signal \seq_number[11]_i_7_n_1\ : STD_LOGIC;
  signal seq_number_load_reg_675 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \tmp_reg_641[0]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_reg_641_reg_n_1_[0]\ : STD_LOGIC;
  signal \vo_backoff_counter[9]_i_11_n_1\ : STD_LOGIC;
  signal \zext_ln36_reg_665_reg_n_1_[0]\ : STD_LOGIC;
  signal \zext_ln36_reg_665_reg_n_1_[1]\ : STD_LOGIC;
  signal \zext_ln36_reg_665_reg_n_1_[2]\ : STD_LOGIC;
  signal \zext_ln36_reg_665_reg_n_1_[3]\ : STD_LOGIC;
  signal \zext_ln36_reg_665_reg_n_1_[4]\ : STD_LOGIC;
  signal \zext_ln36_reg_665_reg_n_1_[5]\ : STD_LOGIC;
  signal \zext_ln36_reg_665_reg_n_1_[6]\ : STD_LOGIC;
  signal \NLW_grp_fu_342_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_grp_fu_342_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_4\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \ap_CS_fsm[15]_i_2\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \ap_CS_fsm[16]_i_1__3\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \ap_CS_fsm[16]_i_5\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__23\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__3\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_2__2\ : label is "soft_lutpair269";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of \empty_15_reg_649[0]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \empty_30_reg_653[0]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \empty_30_reg_653[0]_i_2\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \i_reg_660[1]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \i_reg_660[2]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \i_reg_660[3]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \i_reg_660[4]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \i_reg_660[6]_i_2\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \seq_number[11]_i_4\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \seq_number[11]_i_5\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \seq_number[11]_i_7\ : label is "soft_lutpair264";
begin
  \i_0_reg_246_reg[6]_0\(6 downto 0) <= \^i_0_reg_246_reg[6]_0\(6 downto 0);
\__8/q0[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => llc_data_address0(4),
      I1 => llc_data_U_n_2,
      I2 => llc_data_address0(5),
      I3 => llc_data_address0(6),
      I4 => llc_data_U_n_1,
      O => q00(0)
    );
\__8/q0[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => llc_data_address0(4),
      I1 => llc_data_U_n_4,
      I2 => llc_data_address0(5),
      I3 => llc_data_address0(6),
      I4 => llc_data_U_n_3,
      O => q00(1)
    );
\__8/q0[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => llc_data_address0(4),
      I1 => llc_data_U_n_6,
      I2 => llc_data_address0(5),
      I3 => llc_data_address0(6),
      I4 => llc_data_U_n_5,
      O => q00(2)
    );
\__8/q0[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => llc_data_address0(4),
      I1 => llc_data_U_n_8,
      I2 => llc_data_address0(5),
      I3 => llc_data_address0(6),
      I4 => llc_data_U_n_7,
      O => q00(3)
    );
\__8/q0[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => llc_data_address0(4),
      I1 => llc_data_U_n_10,
      I2 => llc_data_address0(5),
      I3 => llc_data_address0(6),
      I4 => llc_data_U_n_9,
      O => q00(4)
    );
\__8/q0[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => llc_data_address0(4),
      I1 => llc_data_U_n_12,
      I2 => llc_data_address0(5),
      I3 => llc_data_address0(6),
      I4 => llc_data_U_n_11,
      O => q00(5)
    );
\__8/q0[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => llc_data_address0(4),
      I1 => llc_data_U_n_14,
      I2 => llc_data_address0(5),
      I3 => llc_data_address0(6),
      I4 => llc_data_U_n_13,
      O => q00(6)
    );
\__8/q0[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => llc_data_address0(4),
      I1 => llc_data_U_n_16,
      I2 => llc_data_address0(5),
      I3 => llc_data_address0(6),
      I4 => llc_data_U_n_15,
      O => q00(7)
    );
\__8/ram_reg_0_15_0_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => llc_data_address0(4),
      I1 => \zext_ln36_reg_665_reg_n_1_[5]\,
      I2 => \zext_ln36_reg_665_reg_n_1_[6]\,
      I3 => ap_CS_fsm_state5,
      O => \__8/ram_reg_0_15_0_0_i_1_n_1\
    );
\and_ln23_reg_645[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFF00004000"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_2__4_n_1\,
      I1 => grp_ma_unitdatax_request_fu_344_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => s_class(0),
      I4 => up(3),
      I5 => and_ln23_reg_645,
      O => \and_ln23_reg_645[0]_i_1_n_1\
    );
\and_ln23_reg_645_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \and_ln23_reg_645[0]_i_1_n_1\,
      Q => and_ln23_reg_645,
      R => '0'
    );
\ap_CS_fsm[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00000000000000"
    )
        port map (
      I0 => \seq_number[11]_i_7_n_1\,
      I1 => \medium_state_read_3_reg_701_reg_n_1_[0]\,
      I2 => \vo_backoff_counter[9]_i_11_n_1\,
      I3 => grp_random_int_gen_fu_295_n_52,
      I4 => grp_random_int_gen_fu_295_n_48,
      I5 => grp_random_int_gen_fu_295_n_51,
      O => \ap_CS_fsm[0]_i_3_n_1\
    );
\ap_CS_fsm[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7FFFF"
    )
        port map (
      I0 => s_class(0),
      I1 => and_ln23_reg_645,
      I2 => \empty_30_reg_653_reg_n_1_[0]\,
      I3 => \tmp_reg_641_reg_n_1_[0]\,
      I4 => empty_15_reg_649,
      O => \ap_CS_fsm[0]_i_4_n_1\
    );
\ap_CS_fsm[15]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \ap_CS_fsm[16]_i_2__2_n_1\,
      I1 => \i_0_reg_246[6]_i_2_n_1\,
      I2 => \ap_CS_fsm[15]_i_2_n_1\,
      O => ap_NS_fsm(15)
    );
\ap_CS_fsm[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002AAA8"
    )
        port map (
      I0 => empty_15_fu_403_p2,
      I1 => tx_power_lvl(1),
      I2 => tx_power_lvl(0),
      I3 => tx_power_lvl(2),
      I4 => tx_power_lvl(3),
      O => \ap_CS_fsm[15]_i_2_n_1\
    );
\ap_CS_fsm[16]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \ap_CS_fsm[16]_i_2__2_n_1\,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => grp_ma_unitdatax_request_fu_344_ap_start_reg,
      I3 => up(3),
      O => ap_NS_fsm(16)
    );
\ap_CS_fsm[16]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ap_CS_fsm[16]_i_3__2_n_1\,
      I1 => ap_CS_fsm_state17,
      I2 => ap_CS_fsm_state16,
      I3 => ap_CS_fsm_state2,
      I4 => ap_CS_fsm_state13,
      I5 => grp_enqueue_dequeue_fram_fu_257_ap_start_reg0,
      O => \ap_CS_fsm[16]_i_2__2_n_1\
    );
\ap_CS_fsm[16]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ap_CS_fsm_state15,
      I1 => ap_CS_fsm_state3,
      I2 => ap_CS_fsm_state6,
      I3 => ap_CS_fsm_state9201_in,
      I4 => \ap_CS_fsm[16]_i_5_n_1\,
      I5 => \ap_CS_fsm[16]_i_6_n_1\,
      O => \ap_CS_fsm[16]_i_3__2_n_1\
    );
\ap_CS_fsm[16]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[13]\,
      I1 => ap_CS_fsm_state7,
      I2 => ap_CS_fsm_state10,
      I3 => ap_CS_fsm_state12,
      O => grp_enqueue_dequeue_fram_fu_257_ap_start_reg0
    );
\ap_CS_fsm[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => grp_ma_unitdatax_request_fu_344_data_ce0,
      O => \ap_CS_fsm[16]_i_5_n_1\
    );
\ap_CS_fsm[16]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => ap_CS_fsm_state11,
      O => \ap_CS_fsm[16]_i_6_n_1\
    );
\ap_CS_fsm[1]_i_1__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \ap_CS_fsm[16]_i_2__2_n_1\,
      I1 => grp_ma_unitdatax_request_fu_344_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => up(3),
      I4 => s_class(0),
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_2__4_n_1\,
      I1 => \ap_CS_fsm[16]_i_2__2_n_1\,
      I2 => grp_ma_unitdatax_request_fu_344_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_1_[0]\,
      I4 => s_class(0),
      I5 => up(3),
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFBFF"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_3_n_1\,
      I1 => c_identifier_channel_number(5),
      I2 => c_identifier_operating_class(7),
      I3 => c_identifier_channel_number(7),
      I4 => c_identifier_operating_class(3),
      I5 => \ap_CS_fsm[2]_i_4_n_1\,
      O => \ap_CS_fsm[2]_i_2__4_n_1\
    );
\ap_CS_fsm[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => c_identifier_channel_number(4),
      I1 => c_identifier_operating_class(4),
      I2 => c_identifier_channel_number(0),
      I3 => c_identifier_channel_number(6),
      O => \ap_CS_fsm[2]_i_3_n_1\
    );
\ap_CS_fsm[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => c_identifier_operating_class(1),
      I1 => c_identifier_channel_number(2),
      I2 => c_identifier_operating_class(2),
      I3 => c_identifier_channel_number(1),
      I4 => \ap_CS_fsm[2]_i_5_n_1\,
      O => \ap_CS_fsm[2]_i_4_n_1\
    );
\ap_CS_fsm[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => c_identifier_operating_class(0),
      I1 => c_identifier_operating_class(6),
      I2 => c_identifier_channel_number(3),
      I3 => c_identifier_operating_class(5),
      O => \ap_CS_fsm[2]_i_5_n_1\
    );
\ap_CS_fsm[3]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_NS_fsm1181_out,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => ap_CS_fsm_state5,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA8A"
    )
        port map (
      I0 => grp_ma_unitdatax_request_fu_344_data_ce0,
      I1 => \ap_CS_fsm[4]_i_2__2_n_1\,
      I2 => \^i_0_reg_246_reg[6]_0\(1),
      I3 => \^i_0_reg_246_reg[6]_0\(4),
      I4 => \^i_0_reg_246_reg[6]_0\(3),
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[4]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \^i_0_reg_246_reg[6]_0\(2),
      I1 => \^i_0_reg_246_reg[6]_0\(0),
      I2 => \^i_0_reg_246_reg[6]_0\(6),
      I3 => \^i_0_reg_246_reg[6]_0\(5),
      O => \ap_CS_fsm[4]_i_2__2_n_1\
    );
\ap_CS_fsm[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => up(2),
      I1 => up(1),
      I2 => up(3),
      O => icmp_ln80_fu_582_p2
    );
\ap_CS_fsm[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => ap_CS_fsm_state12,
      I1 => ap_CS_fsm_state10,
      I2 => ap_CS_fsm_state7,
      I3 => \ap_CS_fsm_reg_n_1_[13]\,
      I4 => grp_ma_unitdatax_request_fu_344_data_ce0,
      I5 => ap_CS_fsm_state5,
      O => \ap_CS_fsm[8]_i_5_n_1\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_1_[0]\,
      S => ap_rst
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(10),
      Q => ap_CS_fsm_state11,
      R => ap_rst
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(11),
      Q => ap_CS_fsm_state12,
      R => ap_rst
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(12),
      Q => ap_CS_fsm_state13,
      R => ap_rst
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(13),
      Q => \ap_CS_fsm_reg_n_1_[13]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(14),
      Q => ap_CS_fsm_state15,
      R => ap_rst
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(15),
      Q => ap_CS_fsm_state16,
      R => ap_rst
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(16),
      Q => ap_CS_fsm_state17,
      R => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => grp_ma_unitdatax_request_fu_344_data_ce0,
      R => ap_rst
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => ap_rst
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => ap_rst
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_compose_mac_frame_fu_303_n_17,
      Q => ap_CS_fsm_state7,
      R => ap_rst
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state8,
      R => ap_rst
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_state9201_in,
      R => ap_rst
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(9),
      Q => ap_CS_fsm_state10,
      R => ap_rst
    );
\be_backoff_counter[9]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => empty_34_reg_685,
      I1 => icmp_ln56_reg_718,
      O => \be_backoff_counter[9]_i_10_n_1\
    );
data_ce0_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => grp_ma_unitdatax_request_fu_344_data_ce0,
      I1 => ram_reg(3),
      I2 => ram_reg(1),
      O => data_ce0
    );
\empty_15_reg_649[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => empty_15_fu_403_p2,
      I1 => \i_0_reg_246[6]_i_2_n_1\,
      I2 => empty_15_reg_649,
      O => \empty_15_reg_649[0]_i_1_n_1\
    );
\empty_15_reg_649_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_15_reg_649[0]_i_1_n_1\,
      Q => empty_15_reg_649,
      R => '0'
    );
\empty_30_reg_653[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => empty_30_fu_493_p2,
      I1 => empty_15_fu_403_p2,
      I2 => \i_0_reg_246[6]_i_2_n_1\,
      I3 => \empty_30_reg_653_reg_n_1_[0]\,
      O => \empty_30_reg_653[0]_i_1_n_1\
    );
\empty_30_reg_653[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => tx_power_lvl(3),
      I1 => tx_power_lvl(2),
      I2 => tx_power_lvl(0),
      I3 => tx_power_lvl(1),
      O => empty_30_fu_493_p2
    );
\empty_30_reg_653_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_30_reg_653[0]_i_1_n_1\,
      Q => \empty_30_reg_653_reg_n_1_[0]\,
      R => '0'
    );
\empty_34_reg_685_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_compose_mac_frame_fu_303_n_52,
      Q => empty_34_reg_685,
      R => '0'
    );
grp_compose_mac_frame_fu_303: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compose_mac_frame
     port map (
      ADDRARDADDR(6 downto 0) => grp_compose_mac_frame_fu_303_mac_frame_address1(6 downto 0),
      ADDRBWRADDR(0) => mac_data_address0(0),
      D(4) => ap_NS_fsm(13),
      D(3) => ap_NS_fsm(11),
      D(2) => ap_NS_fsm(9),
      D(1) => grp_compose_mac_frame_fu_303_n_17,
      D(0) => ap_NS_fsm(5),
      DIADI(7 downto 0) => grp_compose_mac_frame_fu_303_mac_frame_d1(7 downto 0),
      DIBDI(7 downto 0) => mac_data_d0(7 downto 0),
      DOADO(7 downto 0) => mac_data_q1(7 downto 0),
      E(0) => llc_data_ce0,
      Q(2) => ap_CS_fsm_state6,
      Q(1) => ap_CS_fsm_state5,
      Q(0) => grp_ma_unitdatax_request_fu_344_data_ce0,
      WEBWE(0) => mac_data_we0,
      \ap_CS_fsm_reg[10]_0\ => grp_compose_mac_frame_fu_303_n_12,
      \ap_CS_fsm_reg[11]_0\(0) => \ap_CS_fsm_reg[11]_0\(0),
      \ap_CS_fsm_reg[18]_0\ => grp_compose_mac_frame_fu_303_n_22,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      empty_34_reg_685 => empty_34_reg_685,
      grp_compose_mac_frame_fu_303_ap_start_reg => grp_compose_mac_frame_fu_303_ap_start_reg,
      grp_compose_mac_frame_fu_303_ap_start_reg_reg(0) => ap_NS_fsm1171_out,
      icmp_ln41_reg_681 => icmp_ln41_reg_681,
      icmp_ln67_reg_689 => icmp_ln67_reg_689,
      icmp_ln80_reg_693 => icmp_ln80_reg_693,
      \icmp_ln80_reg_693_reg[0]\ => grp_compose_mac_frame_fu_303_n_55,
      \k_0_reg_539_reg[1]_0\ => grp_compose_mac_frame_fu_303_n_56,
      \k_0_reg_539_reg[2]_0\ => grp_compose_mac_frame_fu_303_n_21,
      \k_0_reg_539_reg[2]_1\ => grp_compose_mac_frame_fu_303_n_23,
      \k_0_reg_539_reg[2]_2\ => grp_compose_mac_frame_fu_303_n_50,
      \k_0_reg_539_reg[2]_3\ => grp_compose_mac_frame_fu_303_n_51,
      llc_data_address0(6 downto 0) => llc_data_address0(6 downto 0),
      mac_data_ce0 => mac_data_ce0,
      mac_data_ce1 => mac_data_ce1,
      mac_data_we1 => mac_data_we1,
      mac_frame_d0(7 downto 0) => mac_frame_d0(7 downto 0),
      q0(7 downto 0) => llc_data_q0(7 downto 0),
      \q0_reg[7]\(6) => \zext_ln36_reg_665_reg_n_1_[6]\,
      \q0_reg[7]\(5) => \zext_ln36_reg_665_reg_n_1_[5]\,
      \q0_reg[7]\(4) => \zext_ln36_reg_665_reg_n_1_[4]\,
      \q0_reg[7]\(3) => \zext_ln36_reg_665_reg_n_1_[3]\,
      \q0_reg[7]\(2) => \zext_ln36_reg_665_reg_n_1_[2]\,
      \q0_reg[7]\(1) => \zext_ln36_reg_665_reg_n_1_[1]\,
      \q0_reg[7]\(0) => \zext_ln36_reg_665_reg_n_1_[0]\,
      ram_reg => mac_data_U_n_9,
      ram_reg_0 => grp_enqueue_dequeue_fram_fu_257_n_48,
      ram_reg_1 => grp_enqueue_dequeue_fram_fu_257_n_35,
      ram_reg_2 => grp_enqueue_dequeue_fram_fu_257_n_47,
      \ram_reg_i_60__0_0\(11 downto 0) => seq_number_load_reg_675(11 downto 0),
      source_addr_mac_address1(0) => source_addr_mac_address1(0),
      source_addr_mac_ce0 => source_addr_mac_ce0,
      source_addr_mac_ce0_0(1) => ram_reg(3),
      source_addr_mac_ce0_0(0) => ram_reg(1),
      source_addr_mac_q0(7 downto 0) => source_addr_mac_q0(7 downto 0),
      source_addr_mac_q1(7 downto 0) => source_addr_mac_q1(7 downto 0),
      up(3 downto 0) => up(3 downto 0),
      \up[1]_0\ => grp_compose_mac_frame_fu_303_n_54,
      up_0_sp_1 => grp_compose_mac_frame_fu_303_n_53,
      up_1_sp_1 => grp_compose_mac_frame_fu_303_n_19,
      up_3_sp_1 => grp_compose_mac_frame_fu_303_n_52
    );
grp_compose_mac_frame_fu_303_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_compose_mac_frame_fu_303_n_56,
      Q => grp_compose_mac_frame_fu_303_ap_start_reg,
      R => ap_rst
    );
grp_enqueue_dequeue_fram_fu_257: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_enqueue_dequeue_fram_18
     port map (
      ADDRARDADDR(4 downto 0) => ADDRARDADDR(4 downto 0),
      ADDRBWRADDR(5 downto 0) => mac_data_address0(6 downto 1),
      D(3) => ap_NS_fsm(14),
      D(2) => ap_NS_fsm(12),
      D(1) => ap_NS_fsm(10),
      D(0) => ap_NS_fsm(7),
      Q(8) => ap_CS_fsm_state15,
      Q(7) => \ap_CS_fsm_reg_n_1_[13]\,
      Q(6) => ap_CS_fsm_state13,
      Q(5) => ap_CS_fsm_state12,
      Q(4) => ap_CS_fsm_state11,
      Q(3) => ap_CS_fsm_state10,
      Q(2) => ap_CS_fsm_state8,
      Q(1) => ap_CS_fsm_state7,
      Q(0) => ap_CS_fsm_state6,
      WEA(0) => WEA(0),
      \ap_CS_fsm_reg[10]_0\ => \ap_CS_fsm_reg[10]_0\,
      \ap_CS_fsm_reg[10]_1\ => \ap_CS_fsm_reg[10]_1\,
      \ap_CS_fsm_reg[10]_2\ => \ap_CS_fsm_reg[10]_2\,
      \ap_CS_fsm_reg[10]_3\ => \ap_CS_fsm_reg[10]_3\,
      \ap_CS_fsm_reg[10]_4\ => \ap_CS_fsm_reg[10]_4\,
      \ap_CS_fsm_reg[10]_5\ => \ap_CS_fsm_reg[10]_5\,
      \ap_CS_fsm_reg[10]_6\ => \ap_CS_fsm_reg[10]_6\,
      \ap_CS_fsm_reg[10]_7\ => \ap_CS_fsm_reg[10]_7\,
      \ap_CS_fsm_reg[12]_0\ => grp_enqueue_dequeue_fram_fu_257_n_30,
      \ap_CS_fsm_reg[12]_1\ => grp_enqueue_dequeue_fram_fu_257_n_56,
      \ap_CS_fsm_reg[15]_0\ => \ap_CS_fsm_reg[15]_0\,
      \ap_CS_fsm_reg[16]_0\ => grp_enqueue_dequeue_fram_fu_257_n_48,
      \ap_CS_fsm_reg[17]_0\ => grp_enqueue_dequeue_fram_fu_257_n_42,
      \ap_CS_fsm_reg[17]_1\ => grp_enqueue_dequeue_fram_fu_257_n_63,
      \ap_CS_fsm_reg[1]_0\ => grp_enqueue_dequeue_fram_fu_257_n_35,
      \ap_CS_fsm_reg[7]_0\ => grp_enqueue_dequeue_fram_fu_257_n_60,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      available_spaces_be(2 downto 0) => available_spaces_be(2 downto 0),
      \available_spaces_be_reg[0]\ => \available_spaces_be_reg[0]\,
      \available_spaces_be_reg[0]_0\ => \available_spaces_be_reg[0]_0\,
      \available_spaces_be_reg[1]\ => \available_spaces_be_reg[1]\,
      \available_spaces_be_reg[1]_0\ => \available_spaces_be_reg[1]_0\,
      \available_spaces_be_reg[2]\ => \available_spaces_be_reg[2]\,
      \available_spaces_be_reg[2]_0\ => \available_spaces_be_reg[2]_0\,
      \available_spaces_be_s_reg_1114_reg[0]_0\ => \available_spaces_be_s_reg_1114_reg[0]\,
      available_spaces_bk(2 downto 0) => available_spaces_bk(2 downto 0),
      \available_spaces_bk_reg[0]\ => \available_spaces_bk_reg[0]\,
      \available_spaces_bk_reg[0]_0\ => \available_spaces_bk_reg[0]_0\,
      \available_spaces_bk_reg[1]\ => \available_spaces_bk_reg[1]\,
      \available_spaces_bk_s_reg_1103_reg[0]_0\ => \available_spaces_bk_s_reg_1103_reg[0]\,
      \available_spaces_bk_s_reg_1103_reg[2]_0\ => \available_spaces_bk_s_reg_1103_reg[2]\,
      available_spaces_vi(2 downto 0) => available_spaces_vi(2 downto 0),
      \available_spaces_vi_reg[0]\ => \available_spaces_vi_reg[0]\,
      \available_spaces_vi_reg[1]\ => \available_spaces_vi_reg[1]\,
      \available_spaces_vi_reg[1]_0\ => \available_spaces_vi_reg[1]_0\,
      \available_spaces_vi_reg[2]\ => \available_spaces_vi_reg[2]\,
      \available_spaces_vi_reg[2]_0\ => \available_spaces_vi_reg[2]_0\,
      \available_spaces_vi_reg[2]_1\ => \available_spaces_vi_reg[2]_1\,
      \available_spaces_vi_s_reg_1125_reg[0]_0\ => \available_spaces_vi_s_reg_1125_reg[0]\,
      available_spaces_vo(2 downto 0) => available_spaces_vo(2 downto 0),
      \available_spaces_vo_reg[0]\ => \available_spaces_vo_reg[0]\,
      \available_spaces_vo_reg[1]\ => \available_spaces_vo_reg[1]\,
      \available_spaces_vo_reg[1]_0\ => \available_spaces_vo_reg[1]_0\,
      \available_spaces_vo_reg[2]\ => \available_spaces_vo_reg[2]\,
      \available_spaces_vo_reg[2]_0\ => \available_spaces_vo_reg[2]_0\,
      \available_spaces_vo_reg[2]_1\ => \available_spaces_vo_reg[2]_1\,
      \available_spaces_vo_s_reg_1136_reg[0]_0\ => \available_spaces_vo_s_reg_1136_reg[0]\,
      \be2_0_reg_328_reg[0]_0\ => grp_enqueue_dequeue_fram_fu_257_n_47,
      \be2_0_reg_328_reg[0]_1\ => \be2_0_reg_328_reg[0]\,
      \be2_0_reg_328_reg[1]_0\ => \be2_0_reg_328_reg[1]\,
      \be2_0_reg_328_reg[2]_0\ => \be2_0_reg_328_reg[2]\,
      \be2_0_reg_328_reg[3]_0\ => \be2_0_reg_328_reg[3]\,
      \be2_0_reg_328_reg[4]_0\ => \be2_0_reg_328_reg[4]\,
      edca_queues_ce0 => edca_queues_ce0,
      grp_enqueue_dequeue_fram_fu_257_ap_start_reg => grp_enqueue_dequeue_fram_fu_257_ap_start_reg,
      grp_initial_edca_process_fu_240_write_pointer_be_o_ap_vld => grp_initial_edca_process_fu_240_write_pointer_be_o_ap_vld,
      grp_initial_edca_process_fu_240_write_pointer_bk_o_ap_vld => grp_initial_edca_process_fu_240_write_pointer_bk_o_ap_vld,
      grp_initial_edca_process_fu_240_write_pointer_vi_o_ap_vld => grp_initial_edca_process_fu_240_write_pointer_vi_o_ap_vld,
      grp_initial_edca_process_fu_240_write_pointer_vo_o_ap_vld => grp_initial_edca_process_fu_240_write_pointer_vo_o_ap_vld,
      grp_phy_txend_confirm_fu_292_edca_queues_address0(2 downto 0) => grp_phy_txend_confirm_fu_292_edca_queues_address0(2 downto 0),
      grp_phy_txend_confirm_fu_292_write_pointer_be_o_ap_vld => grp_phy_txend_confirm_fu_292_write_pointer_be_o_ap_vld,
      grp_phy_txend_confirm_fu_292_write_pointer_bk_o_ap_vld => grp_phy_txend_confirm_fu_292_write_pointer_bk_o_ap_vld,
      grp_phy_txend_confirm_fu_292_write_pointer_vi_o_ap_vld => grp_phy_txend_confirm_fu_292_write_pointer_vi_o_ap_vld,
      grp_phy_txend_confirm_fu_292_write_pointer_vo_o_ap_vld => grp_phy_txend_confirm_fu_292_write_pointer_vo_o_ap_vld,
      grp_random_int_gen_fu_295_ap_start_reg => grp_random_int_gen_fu_295_ap_start_reg,
      grp_random_int_gen_fu_295_ap_start_reg_reg(0) => grp_random_int_gen_fu_295_ap_ready,
      icmp_ln43_reg_731 => icmp_ln43_reg_731,
      \icmp_ln43_reg_731_reg[0]\ => grp_enqueue_dequeue_fram_fu_257_n_61,
      icmp_ln56_reg_718 => icmp_ln56_reg_718,
      icmp_ln69_reg_705 => icmp_ln69_reg_705,
      \icmp_ln69_reg_705_reg[0]\ => grp_enqueue_dequeue_fram_fu_257_n_58,
      icmp_ln82_reg_697 => icmp_ln82_reg_697,
      medium_state(0) => medium_state(0),
      \medium_state[0]_0\ => grp_enqueue_dequeue_fram_fu_257_n_59,
      \medium_state[0]_1\ => grp_enqueue_dequeue_fram_fu_257_n_62,
      \medium_state[0]_2\ => grp_enqueue_dequeue_fram_fu_257_n_66,
      medium_state_0_sp_1 => grp_enqueue_dequeue_fram_fu_257_n_55,
      \medium_state_read_1_reg_722_reg[0]\ => \medium_state_read_1_reg_722_reg_n_1_[0]\,
      \medium_state_read_2_reg_709_reg[0]\ => grp_enqueue_dequeue_fram_fu_257_n_57,
      \medium_state_read_2_reg_709_reg[0]_0\ => \medium_state_read_2_reg_709_reg_n_1_[0]\,
      \medium_state_read_3_reg_701_reg[0]\ => \medium_state_read_3_reg_701_reg_n_1_[0]\,
      \medium_state_read_reg_735_reg[0]\ => \medium_state_read_reg_735_reg_n_1_[0]\,
      ram_reg(3 downto 1) => ram_reg(5 downto 3),
      ram_reg(0) => ram_reg(1),
      ram_reg_0(2 downto 0) => ram_reg_0(2 downto 0),
      ram_reg_1 => ram_reg_1,
      ram_reg_10 => grp_compose_mac_frame_fu_303_n_23,
      ram_reg_11 => grp_compose_mac_frame_fu_303_n_50,
      ram_reg_12 => grp_compose_mac_frame_fu_303_n_51,
      ram_reg_2 => ram_reg_2,
      ram_reg_3 => mac_data_U_n_9,
      ram_reg_4 => ram_reg_3,
      ram_reg_5 => ram_reg_4,
      ram_reg_6 => ram_reg_5,
      ram_reg_7 => grp_compose_mac_frame_fu_303_n_12,
      ram_reg_8 => grp_compose_mac_frame_fu_303_n_21,
      ram_reg_9 => grp_compose_mac_frame_fu_303_n_22,
      write_pointer_be(1 downto 0) => write_pointer_be(1 downto 0),
      \write_pointer_be_loa_reg_1120_reg[0]_0\ => \write_pointer_be_loa_reg_1120_reg[0]\,
      \write_pointer_be_loa_reg_1120_reg[0]_1\ => \write_pointer_be_loa_reg_1120_reg[0]_0\,
      \write_pointer_be_reg[0]\ => \write_pointer_be_reg[0]\,
      \write_pointer_be_reg[1]\ => \write_pointer_be_reg[1]\,
      write_pointer_bk(1 downto 0) => write_pointer_bk(1 downto 0),
      \write_pointer_bk_loa_reg_1109_reg[0]_0\ => \write_pointer_bk_loa_reg_1109_reg[0]\,
      \write_pointer_bk_loa_reg_1109_reg[0]_1\ => \write_pointer_bk_loa_reg_1109_reg[0]_0\,
      \write_pointer_bk_reg[0]\ => \write_pointer_bk_reg[0]\,
      \write_pointer_bk_reg[1]\ => \write_pointer_bk_reg[1]\,
      write_pointer_vi(1 downto 0) => write_pointer_vi(1 downto 0),
      \write_pointer_vi_loa_reg_1131_reg[0]_0\ => \write_pointer_vi_loa_reg_1131_reg[0]\,
      \write_pointer_vi_loa_reg_1131_reg[0]_1\ => \write_pointer_vi_loa_reg_1131_reg[0]_0\,
      \write_pointer_vi_reg[0]\ => \write_pointer_vi_reg[0]\,
      \write_pointer_vi_reg[1]\ => \write_pointer_vi_reg[1]\,
      write_pointer_vo(1 downto 0) => write_pointer_vo(1 downto 0),
      \write_pointer_vo_loa_reg_1142_reg[0]_0\ => \write_pointer_vo_loa_reg_1142_reg[0]\,
      \write_pointer_vo_loa_reg_1142_reg[0]_1\ => \write_pointer_vo_loa_reg_1142_reg[0]_0\,
      \write_pointer_vo_reg[0]\ => \write_pointer_vo_reg[0]\,
      \write_pointer_vo_reg[1]\ => \write_pointer_vo_reg[1]\
    );
grp_enqueue_dequeue_fram_fu_257_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_enqueue_dequeue_fram_fu_257_n_63,
      Q => grp_enqueue_dequeue_fram_fu_257_ap_start_reg,
      R => ap_rst
    );
grp_fu_342_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => grp_fu_342_p2_carry_n_1,
      CO(2) => grp_fu_342_p2_carry_n_2,
      CO(1) => grp_fu_342_p2_carry_n_3,
      CO(0) => grp_fu_342_p2_carry_n_4,
      CYINIT => seq_number_load_reg_675(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => grp_fu_342_p2(4 downto 1),
      S(3 downto 0) => seq_number_load_reg_675(4 downto 1)
    );
\grp_fu_342_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => grp_fu_342_p2_carry_n_1,
      CO(3) => \grp_fu_342_p2_carry__0_n_1\,
      CO(2) => \grp_fu_342_p2_carry__0_n_2\,
      CO(1) => \grp_fu_342_p2_carry__0_n_3\,
      CO(0) => \grp_fu_342_p2_carry__0_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => grp_fu_342_p2(8 downto 5),
      S(3 downto 0) => seq_number_load_reg_675(8 downto 5)
    );
\grp_fu_342_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grp_fu_342_p2_carry__0_n_1\,
      CO(3 downto 2) => \NLW_grp_fu_342_p2_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \grp_fu_342_p2_carry__1_n_3\,
      CO(0) => \grp_fu_342_p2_carry__1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_grp_fu_342_p2_carry__1_O_UNCONNECTED\(3),
      O(2 downto 0) => grp_fu_342_p2(11 downto 9),
      S(3) => '0',
      S(2 downto 0) => seq_number_load_reg_675(11 downto 9)
    );
grp_random_int_gen_fu_295: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_random_int_gen_19
     port map (
      D(9 downto 0) => D(9 downto 0),
      E(0) => seq_number0,
      Q(31 downto 0) => Q(31 downto 0),
      \ap_CS_fsm_reg[0]_0\ => \ap_CS_fsm_reg[0]_0\,
      \ap_CS_fsm_reg[1]_0\ => \ap_CS_fsm[0]_i_4_n_1\,
      \ap_CS_fsm_reg[37]_0\(0) => grp_random_int_gen_fu_295_ap_ready,
      \ap_CS_fsm_reg[3]_0\ => \ap_CS_fsm_reg[3]_0\,
      \ap_CS_fsm_reg[3]_1\(3 downto 0) => ram_reg(3 downto 0),
      \ap_CS_fsm_reg[5]_0\(1) => ap_NS_fsm(8),
      \ap_CS_fsm_reg[5]_0\(0) => ap_NS_fsm(0),
      \ap_CS_fsm_reg[8]_0\(5) => ap_CS_fsm_state11,
      \ap_CS_fsm_reg[8]_0\(4) => ap_CS_fsm_state9201_in,
      \ap_CS_fsm_reg[8]_0\(3) => ap_CS_fsm_state8,
      \ap_CS_fsm_reg[8]_0\(2) => ap_CS_fsm_state6,
      \ap_CS_fsm_reg[8]_0\(1) => ap_CS_fsm_state3,
      \ap_CS_fsm_reg[8]_0\(0) => \ap_CS_fsm_reg_n_1_[0]\,
      \ap_CS_fsm_reg[8]_1\ => grp_compose_mac_frame_fu_303_n_19,
      \ap_CS_fsm_reg[8]_2\ => grp_enqueue_dequeue_fram_fu_257_n_42,
      \ap_CS_fsm_reg[8]_3\ => \ap_CS_fsm[8]_i_5_n_1\,
      \ap_CS_fsm_reg[8]_4\ => grp_enqueue_dequeue_fram_fu_257_n_30,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      ap_start => ap_start,
      \be_backoff_counter_reg[0]\ => \be_backoff_counter_reg[0]\,
      \be_backoff_counter_reg[1]\ => \be_backoff_counter_reg[1]\,
      \be_backoff_counter_reg[1]_0\ => \be_backoff_counter[9]_i_10_n_1\,
      \be_backoff_counter_reg[2]\ => \be_backoff_counter_reg[2]\,
      \be_backoff_counter_reg[3]\ => \be_backoff_counter_reg[3]\,
      \be_backoff_counter_reg[4]\ => \be_backoff_counter_reg[4]\,
      \be_backoff_counter_reg[5]\ => \be_backoff_counter_reg[5]\,
      \be_backoff_counter_reg[6]\ => \be_backoff_counter_reg[6]\,
      \be_backoff_counter_reg[7]\ => \be_backoff_counter_reg[7]\,
      \be_backoff_counter_reg[8]\ => \be_backoff_counter_reg[8]\,
      \be_backoff_counter_reg[9]\ => \be_backoff_counter_reg[9]\,
      \bk_backoff_counter_reg[0]\ => \bk_backoff_counter_reg[0]\,
      \bk_backoff_counter_reg[1]\ => \bk_backoff_counter_reg[1]\,
      \bk_backoff_counter_reg[2]\ => \bk_backoff_counter_reg[2]\,
      \bk_backoff_counter_reg[3]\ => \bk_backoff_counter_reg[3]\,
      \bk_backoff_counter_reg[4]\ => \bk_backoff_counter_reg[4]\,
      \bk_backoff_counter_reg[5]\ => \bk_backoff_counter_reg[5]\,
      \bk_backoff_counter_reg[6]\ => \bk_backoff_counter_reg[6]\,
      \bk_backoff_counter_reg[7]\ => \bk_backoff_counter_reg[7]\,
      \bk_backoff_counter_reg[8]\ => \bk_backoff_counter_reg[8]\,
      \bk_backoff_counter_reg[9]\ => \bk_backoff_counter_reg[9]\,
      \divisor0_reg[0]\ => \medium_state_read_1_reg_722_reg_n_1_[0]\,
      \divisor0_reg[0]_0\ => \medium_state_read_reg_735_reg_n_1_[0]\,
      \divisor0_reg[0]_1\ => \medium_state_read_2_reg_709_reg_n_1_[0]\,
      \divisor0_reg[9]\(9 downto 0) => \divisor0_reg[9]\(9 downto 0),
      \divisor0_reg[9]_0\(9 downto 0) => \divisor0_reg[9]_0\(9 downto 0),
      \divisor0_reg[9]_1\(9 downto 0) => \divisor0_reg[9]_1\(9 downto 0),
      empty_15_reg_649 => empty_15_reg_649,
      \empty_15_reg_649_reg[0]\ => \empty_15_reg_649_reg[0]_0\,
      empty_34_reg_685 => empty_34_reg_685,
      grp_initial_edca_process_fu_240_be_backoff_counter_o(0) => grp_initial_edca_process_fu_240_be_backoff_counter_o(0),
      grp_initial_edca_process_fu_240_bk_backoff_counter_o(0) => grp_initial_edca_process_fu_240_bk_backoff_counter_o(0),
      grp_initial_edca_process_fu_240_vi_backoff_counter_o(0) => grp_initial_edca_process_fu_240_vi_backoff_counter_o(0),
      grp_initial_edca_process_fu_240_vo_backoff_counter_o(5 downto 0) => grp_initial_edca_process_fu_240_vo_backoff_counter_o(5 downto 0),
      grp_ma_unitdatax_request_fu_344_ap_start_reg => grp_ma_unitdatax_request_fu_344_ap_start_reg,
      grp_ma_unitdatax_request_fu_344_ap_start_reg_reg(3 downto 0) => grp_ma_unitdatax_request_fu_344_ap_start_reg_reg(3 downto 0),
      grp_phy_txend_confirm_fu_292_be_backoff_counter_o(0) => grp_phy_txend_confirm_fu_292_be_backoff_counter_o(0),
      grp_phy_txend_confirm_fu_292_bk_backoff_counter_o(0) => grp_phy_txend_confirm_fu_292_bk_backoff_counter_o(0),
      grp_phy_txend_confirm_fu_292_vi_backoff_counter_o(0) => grp_phy_txend_confirm_fu_292_vi_backoff_counter_o(0),
      grp_phy_txend_confirm_fu_292_vo_backoff_counter_o(5 downto 0) => grp_phy_txend_confirm_fu_292_vo_backoff_counter_o(5 downto 0),
      grp_random_int_gen_fu_295_ap_start_reg => grp_random_int_gen_fu_295_ap_start_reg,
      icmp_ln41_reg_681 => icmp_ln41_reg_681,
      \icmp_ln41_reg_681_reg[0]\ => \icmp_ln41_reg_681_reg[0]_0\,
      \icmp_ln41_reg_681_reg[0]_0\ => grp_random_int_gen_fu_295_n_51,
      icmp_ln43_reg_731 => icmp_ln43_reg_731,
      icmp_ln56_reg_718 => icmp_ln56_reg_718,
      icmp_ln67_reg_689 => icmp_ln67_reg_689,
      icmp_ln69_reg_705 => icmp_ln69_reg_705,
      \icmp_ln69_reg_705_reg[0]\ => grp_random_int_gen_fu_295_n_48,
      icmp_ln80_fu_582_p2 => icmp_ln80_fu_582_p2,
      icmp_ln80_reg_693 => icmp_ln80_reg_693,
      icmp_ln82_reg_697 => icmp_ln82_reg_697,
      \medium_state_read_3_reg_701_reg[0]\ => \medium_state_read_3_reg_701_reg[0]_0\,
      \medium_state_read_reg_735_reg[0]\ => \medium_state_read_reg_735_reg[0]_0\,
      \medium_state_read_reg_735_reg[0]_0\ => grp_random_int_gen_fu_295_n_52,
      \r_stage_reg[32]\ => \r_stage_reg[32]\,
      \rand_state_reg[0]\ => ram_reg_2,
      \rand_state_reg[0]_0\ => \ap_CS_fsm[0]_i_3_n_1\,
      \remd_reg[9]\(9 downto 0) => \remd_reg[9]\(9 downto 0),
      \remd_reg[9]_0\(9 downto 0) => \remd_reg[9]_0\(9 downto 0),
      \remd_reg[9]_1\(9 downto 0) => \remd_reg[9]_1\(9 downto 0),
      \seq_number_reg[0]\ => \seq_number[11]_i_5_n_1\,
      \seq_number_reg[0]_0\ => \seq_number[11]_i_4_n_1\,
      \trunc_ln14_reg_176_reg[30]_0\(31 downto 0) => \trunc_ln14_reg_176_reg[30]\(31 downto 0),
      \vi_backoff_counter_reg[0]\ => \vi_backoff_counter_reg[0]\,
      \vi_backoff_counter_reg[1]\ => \vi_backoff_counter_reg[1]\,
      \vi_backoff_counter_reg[2]\ => \vi_backoff_counter_reg[2]\,
      \vi_backoff_counter_reg[3]\ => \vi_backoff_counter_reg[3]\,
      \vi_backoff_counter_reg[4]\ => \vi_backoff_counter_reg[4]\,
      \vi_backoff_counter_reg[5]\ => \vi_backoff_counter_reg[5]\,
      \vi_backoff_counter_reg[6]\ => \vi_backoff_counter_reg[6]\,
      \vi_backoff_counter_reg[7]\ => \vi_backoff_counter_reg[7]\,
      \vi_backoff_counter_reg[8]\ => \vi_backoff_counter_reg[8]\,
      \vi_backoff_counter_reg[9]\ => \vi_backoff_counter_reg[9]\,
      \vo_backoff_counter_reg[4]\ => \vo_backoff_counter_reg[4]\,
      \vo_backoff_counter_reg[5]\ => \vo_backoff_counter_reg[5]\,
      \vo_backoff_counter_reg[6]\ => \vo_backoff_counter_reg[6]\,
      \vo_backoff_counter_reg[7]\ => \vo_backoff_counter_reg[7]\,
      \vo_backoff_counter_reg[9]\ => \vo_backoff_counter_reg[9]\,
      \vo_backoff_counter_reg[9]_0\ => \vo_backoff_counter[9]_i_11_n_1\,
      \vo_backoff_counter_reg[9]_1\ => \seq_number[11]_i_7_n_1\,
      \vo_backoff_counter_reg[9]_2\ => \medium_state_read_3_reg_701_reg_n_1_[0]\
    );
grp_random_int_gen_fu_295_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_enqueue_dequeue_fram_fu_257_n_66,
      Q => grp_random_int_gen_fu_295_ap_start_reg,
      R => ap_rst
    );
\i_0_reg_246[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222800000000"
    )
        port map (
      I0 => \i_0_reg_246[6]_i_2_n_1\,
      I1 => tx_power_lvl(3),
      I2 => tx_power_lvl(2),
      I3 => tx_power_lvl(0),
      I4 => tx_power_lvl(1),
      I5 => empty_15_fu_403_p2,
      O => ap_NS_fsm1181_out
    );
\i_0_reg_246[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => grp_ma_unitdatax_request_fu_344_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => up(3),
      I3 => s_class(0),
      I4 => \ap_CS_fsm[2]_i_2__4_n_1\,
      O => \i_0_reg_246[6]_i_2_n_1\
    );
\i_0_reg_246[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006660"
    )
        port map (
      I0 => d_rate(3),
      I1 => d_rate(1),
      I2 => d_rate(2),
      I3 => d_rate(4),
      I4 => \i_0_reg_246[6]_i_4_n_1\,
      O => empty_15_fu_403_p2
    );
\i_0_reg_246[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFEFEFEFE"
    )
        port map (
      I0 => d_rate(5),
      I1 => d_rate(0),
      I2 => d_rate(6),
      I3 => d_rate(1),
      I4 => d_rate(2),
      I5 => d_rate(4),
      O => \i_0_reg_246[6]_i_4_n_1\
    );
\i_0_reg_246_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_660(0),
      Q => \^i_0_reg_246_reg[6]_0\(0),
      R => ap_NS_fsm1181_out
    );
\i_0_reg_246_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_660(1),
      Q => \^i_0_reg_246_reg[6]_0\(1),
      R => ap_NS_fsm1181_out
    );
\i_0_reg_246_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_660(2),
      Q => \^i_0_reg_246_reg[6]_0\(2),
      R => ap_NS_fsm1181_out
    );
\i_0_reg_246_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_660(3),
      Q => \^i_0_reg_246_reg[6]_0\(3),
      R => ap_NS_fsm1181_out
    );
\i_0_reg_246_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_660(4),
      Q => \^i_0_reg_246_reg[6]_0\(4),
      R => ap_NS_fsm1181_out
    );
\i_0_reg_246_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_660(5),
      Q => \^i_0_reg_246_reg[6]_0\(5),
      R => ap_NS_fsm1181_out
    );
\i_0_reg_246_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_660(6),
      Q => \^i_0_reg_246_reg[6]_0\(6),
      R => ap_NS_fsm1181_out
    );
\i_reg_660[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^i_0_reg_246_reg[6]_0\(0),
      O => i_fu_505_p2(0)
    );
\i_reg_660[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^i_0_reg_246_reg[6]_0\(0),
      I1 => \^i_0_reg_246_reg[6]_0\(1),
      O => i_fu_505_p2(1)
    );
\i_reg_660[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^i_0_reg_246_reg[6]_0\(2),
      I1 => \^i_0_reg_246_reg[6]_0\(1),
      I2 => \^i_0_reg_246_reg[6]_0\(0),
      O => i_fu_505_p2(2)
    );
\i_reg_660[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^i_0_reg_246_reg[6]_0\(3),
      I1 => \^i_0_reg_246_reg[6]_0\(0),
      I2 => \^i_0_reg_246_reg[6]_0\(1),
      I3 => \^i_0_reg_246_reg[6]_0\(2),
      O => i_fu_505_p2(3)
    );
\i_reg_660[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^i_0_reg_246_reg[6]_0\(4),
      I1 => \^i_0_reg_246_reg[6]_0\(2),
      I2 => \^i_0_reg_246_reg[6]_0\(1),
      I3 => \^i_0_reg_246_reg[6]_0\(0),
      I4 => \^i_0_reg_246_reg[6]_0\(3),
      O => i_fu_505_p2(4)
    );
\i_reg_660[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^i_0_reg_246_reg[6]_0\(5),
      I1 => \^i_0_reg_246_reg[6]_0\(3),
      I2 => \^i_0_reg_246_reg[6]_0\(0),
      I3 => \^i_0_reg_246_reg[6]_0\(1),
      I4 => \^i_0_reg_246_reg[6]_0\(2),
      I5 => \^i_0_reg_246_reg[6]_0\(4),
      O => i_fu_505_p2(5)
    );
\i_reg_660[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^i_0_reg_246_reg[6]_0\(6),
      I1 => \i_reg_660[6]_i_2_n_1\,
      I2 => \^i_0_reg_246_reg[6]_0\(5),
      O => i_fu_505_p2(6)
    );
\i_reg_660[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^i_0_reg_246_reg[6]_0\(4),
      I1 => \^i_0_reg_246_reg[6]_0\(2),
      I2 => \^i_0_reg_246_reg[6]_0\(1),
      I3 => \^i_0_reg_246_reg[6]_0\(0),
      I4 => \^i_0_reg_246_reg[6]_0\(3),
      O => \i_reg_660[6]_i_2_n_1\
    );
\i_reg_660_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ma_unitdatax_request_fu_344_data_ce0,
      D => i_fu_505_p2(0),
      Q => i_reg_660(0),
      R => '0'
    );
\i_reg_660_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ma_unitdatax_request_fu_344_data_ce0,
      D => i_fu_505_p2(1),
      Q => i_reg_660(1),
      R => '0'
    );
\i_reg_660_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ma_unitdatax_request_fu_344_data_ce0,
      D => i_fu_505_p2(2),
      Q => i_reg_660(2),
      R => '0'
    );
\i_reg_660_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ma_unitdatax_request_fu_344_data_ce0,
      D => i_fu_505_p2(3),
      Q => i_reg_660(3),
      R => '0'
    );
\i_reg_660_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ma_unitdatax_request_fu_344_data_ce0,
      D => i_fu_505_p2(4),
      Q => i_reg_660(4),
      R => '0'
    );
\i_reg_660_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ma_unitdatax_request_fu_344_data_ce0,
      D => i_fu_505_p2(5),
      Q => i_reg_660(5),
      R => '0'
    );
\i_reg_660_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ma_unitdatax_request_fu_344_data_ce0,
      D => i_fu_505_p2(6),
      Q => i_reg_660(6),
      R => '0'
    );
\icmp_ln41_reg_681_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_compose_mac_frame_fu_303_n_53,
      Q => icmp_ln41_reg_681,
      R => '0'
    );
\icmp_ln43_reg_731_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_enqueue_dequeue_fram_fu_257_n_61,
      Q => icmp_ln43_reg_731,
      R => '0'
    );
\icmp_ln56_reg_718_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_enqueue_dequeue_fram_fu_257_n_56,
      Q => icmp_ln56_reg_718,
      R => '0'
    );
\icmp_ln67_reg_689_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_compose_mac_frame_fu_303_n_54,
      Q => icmp_ln67_reg_689,
      R => '0'
    );
\icmp_ln69_reg_705_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_enqueue_dequeue_fram_fu_257_n_58,
      Q => icmp_ln69_reg_705,
      R => '0'
    );
\icmp_ln80_reg_693_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_compose_mac_frame_fu_303_n_55,
      Q => icmp_ln80_reg_693,
      R => '0'
    );
\icmp_ln82_reg_697_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_enqueue_dequeue_fram_fu_257_n_60,
      Q => icmp_ln82_reg_697,
      R => '0'
    );
llc_data_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ma_unitdatax_requdEe
     port map (
      D(7 downto 0) => q00(7 downto 0),
      E(0) => llc_data_ce0,
      Q(0) => ap_CS_fsm_state5,
      ap_clk => ap_clk,
      ap_clk_0 => llc_data_U_n_1,
      ap_clk_1 => llc_data_U_n_2,
      ap_clk_10 => llc_data_U_n_11,
      ap_clk_11 => llc_data_U_n_12,
      ap_clk_12 => llc_data_U_n_13,
      ap_clk_13 => llc_data_U_n_14,
      ap_clk_14 => llc_data_U_n_15,
      ap_clk_15 => llc_data_U_n_16,
      ap_clk_2 => llc_data_U_n_3,
      ap_clk_3 => llc_data_U_n_4,
      ap_clk_4 => llc_data_U_n_5,
      ap_clk_5 => llc_data_U_n_6,
      ap_clk_6 => llc_data_U_n_7,
      ap_clk_7 => llc_data_U_n_8,
      ap_clk_8 => llc_data_U_n_9,
      ap_clk_9 => llc_data_U_n_10,
      data_q0(7 downto 0) => data_q0(7 downto 0),
      llc_data_address0(5 downto 0) => llc_data_address0(5 downto 0),
      \q0_reg[7]\(7 downto 0) => llc_data_q0(7 downto 0),
      \q0_reg[7]_0\ => \__8/ram_reg_0_15_0_0_i_1_n_1\,
      \ram_reg_0_63_0_0__6\(0) => \zext_ln36_reg_665_reg_n_1_[6]\
    );
mac_data_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ma_unitdatax_requeOg
     port map (
      ADDRARDADDR(6 downto 0) => grp_compose_mac_frame_fu_303_mac_frame_address1(6 downto 0),
      ADDRBWRADDR(6 downto 0) => mac_data_address0(6 downto 0),
      DIADI(7 downto 0) => grp_compose_mac_frame_fu_303_mac_frame_d1(7 downto 0),
      DIBDI(7 downto 0) => mac_data_d0(7 downto 0),
      DOADO(7 downto 0) => mac_data_q1(7 downto 0),
      Q(3) => ap_CS_fsm_state15,
      Q(2) => ap_CS_fsm_state13,
      Q(1) => ap_CS_fsm_state11,
      Q(0) => ap_CS_fsm_state8,
      WEBWE(0) => mac_data_we0,
      \ap_CS_fsm_reg[10]\ => mac_data_U_n_9,
      ap_clk => ap_clk,
      mac_data_ce0 => mac_data_ce0,
      mac_data_ce1 => mac_data_ce1,
      mac_data_we1 => mac_data_we1,
      mac_frame_q0(7 downto 0) => mac_frame_q0(7 downto 0),
      \mac_frame_q0[7]\(7 downto 0) => DIADI(7 downto 0),
      ram_reg(1) => ram_reg(3),
      ram_reg(0) => ram_reg(1)
    );
\medium_state_read_1_reg_722_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_enqueue_dequeue_fram_fu_257_n_55,
      Q => \medium_state_read_1_reg_722_reg_n_1_[0]\,
      R => '0'
    );
\medium_state_read_2_reg_709_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_enqueue_dequeue_fram_fu_257_n_57,
      Q => \medium_state_read_2_reg_709_reg_n_1_[0]\,
      R => '0'
    );
\medium_state_read_3_reg_701_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_enqueue_dequeue_fram_fu_257_n_59,
      Q => \medium_state_read_3_reg_701_reg_n_1_[0]\,
      R => '0'
    );
\medium_state_read_reg_735_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_enqueue_dequeue_fram_fu_257_n_62,
      Q => \medium_state_read_reg_735_reg_n_1_[0]\,
      R => '0'
    );
\seq_number[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => seq_number_load_reg_675(0),
      O => grp_fu_342_p2(0)
    );
\seq_number[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555FF3F"
    )
        port map (
      I0 => icmp_ln43_reg_731,
      I1 => icmp_ln67_reg_689,
      I2 => icmp_ln69_reg_705,
      I3 => empty_34_reg_685,
      I4 => icmp_ln41_reg_681,
      O => \seq_number[11]_i_4_n_1\
    );
\seq_number[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \tmp_reg_641_reg_n_1_[0]\,
      I1 => \empty_30_reg_653_reg_n_1_[0]\,
      I2 => and_ln23_reg_645,
      I3 => s_class(0),
      O => \seq_number[11]_i_5_n_1\
    );
\seq_number[11]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => empty_34_reg_685,
      I1 => icmp_ln41_reg_681,
      O => \seq_number[11]_i_7_n_1\
    );
\seq_number_load_reg_675[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => grp_ma_unitdatax_request_fu_344_data_ce0,
      I1 => \ap_CS_fsm[4]_i_2__2_n_1\,
      I2 => \^i_0_reg_246_reg[6]_0\(1),
      I3 => \^i_0_reg_246_reg[6]_0\(4),
      I4 => \^i_0_reg_246_reg[6]_0\(3),
      O => ap_NS_fsm1171_out
    );
\seq_number_load_reg_675_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1171_out,
      D => seq_number(0),
      Q => seq_number_load_reg_675(0),
      R => '0'
    );
\seq_number_load_reg_675_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1171_out,
      D => seq_number(10),
      Q => seq_number_load_reg_675(10),
      R => '0'
    );
\seq_number_load_reg_675_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1171_out,
      D => seq_number(11),
      Q => seq_number_load_reg_675(11),
      R => '0'
    );
\seq_number_load_reg_675_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1171_out,
      D => seq_number(1),
      Q => seq_number_load_reg_675(1),
      R => '0'
    );
\seq_number_load_reg_675_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1171_out,
      D => seq_number(2),
      Q => seq_number_load_reg_675(2),
      R => '0'
    );
\seq_number_load_reg_675_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1171_out,
      D => seq_number(3),
      Q => seq_number_load_reg_675(3),
      R => '0'
    );
\seq_number_load_reg_675_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1171_out,
      D => seq_number(4),
      Q => seq_number_load_reg_675(4),
      R => '0'
    );
\seq_number_load_reg_675_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1171_out,
      D => seq_number(5),
      Q => seq_number_load_reg_675(5),
      R => '0'
    );
\seq_number_load_reg_675_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1171_out,
      D => seq_number(6),
      Q => seq_number_load_reg_675(6),
      R => '0'
    );
\seq_number_load_reg_675_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1171_out,
      D => seq_number(7),
      Q => seq_number_load_reg_675(7),
      R => '0'
    );
\seq_number_load_reg_675_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1171_out,
      D => seq_number(8),
      Q => seq_number_load_reg_675(8),
      R => '0'
    );
\seq_number_load_reg_675_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1171_out,
      D => seq_number(9),
      Q => seq_number_load_reg_675(9),
      R => '0'
    );
\seq_number_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => seq_number0,
      D => grp_fu_342_p2(0),
      Q => seq_number(0),
      R => '0'
    );
\seq_number_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => seq_number0,
      D => grp_fu_342_p2(10),
      Q => seq_number(10),
      R => '0'
    );
\seq_number_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => seq_number0,
      D => grp_fu_342_p2(11),
      Q => seq_number(11),
      R => '0'
    );
\seq_number_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => seq_number0,
      D => grp_fu_342_p2(1),
      Q => seq_number(1),
      R => '0'
    );
\seq_number_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => seq_number0,
      D => grp_fu_342_p2(2),
      Q => seq_number(2),
      R => '0'
    );
\seq_number_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => seq_number0,
      D => grp_fu_342_p2(3),
      Q => seq_number(3),
      R => '0'
    );
\seq_number_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => seq_number0,
      D => grp_fu_342_p2(4),
      Q => seq_number(4),
      R => '0'
    );
\seq_number_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => seq_number0,
      D => grp_fu_342_p2(5),
      Q => seq_number(5),
      R => '0'
    );
\seq_number_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => seq_number0,
      D => grp_fu_342_p2(6),
      Q => seq_number(6),
      R => '0'
    );
\seq_number_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => seq_number0,
      D => grp_fu_342_p2(7),
      Q => seq_number(7),
      R => '0'
    );
\seq_number_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => seq_number0,
      D => grp_fu_342_p2(8),
      Q => seq_number(8),
      R => '0'
    );
\seq_number_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => seq_number0,
      D => grp_fu_342_p2(9),
      Q => seq_number(9),
      R => '0'
    );
\tmp_reg_641[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => up(3),
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => grp_ma_unitdatax_request_fu_344_ap_start_reg,
      I3 => \tmp_reg_641_reg_n_1_[0]\,
      O => \tmp_reg_641[0]_i_1_n_1\
    );
\tmp_reg_641_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_reg_641[0]_i_1_n_1\,
      Q => \tmp_reg_641_reg_n_1_[0]\,
      R => '0'
    );
\vo_backoff_counter[9]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => icmp_ln67_reg_689,
      I1 => icmp_ln80_reg_693,
      I2 => icmp_ln82_reg_697,
      O => \vo_backoff_counter[9]_i_11_n_1\
    );
\zext_ln36_reg_665_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => \^i_0_reg_246_reg[6]_0\(0),
      Q => \zext_ln36_reg_665_reg_n_1_[0]\,
      R => '0'
    );
\zext_ln36_reg_665_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => \^i_0_reg_246_reg[6]_0\(1),
      Q => \zext_ln36_reg_665_reg_n_1_[1]\,
      R => '0'
    );
\zext_ln36_reg_665_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => \^i_0_reg_246_reg[6]_0\(2),
      Q => \zext_ln36_reg_665_reg_n_1_[2]\,
      R => '0'
    );
\zext_ln36_reg_665_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => \^i_0_reg_246_reg[6]_0\(3),
      Q => \zext_ln36_reg_665_reg_n_1_[3]\,
      R => '0'
    );
\zext_ln36_reg_665_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => \^i_0_reg_246_reg[6]_0\(4),
      Q => \zext_ln36_reg_665_reg_n_1_[4]\,
      R => '0'
    );
\zext_ln36_reg_665_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => \^i_0_reg_246_reg[6]_0\(5),
      Q => \zext_ln36_reg_665_reg_n_1_[5]\,
      R => '0'
    );
\zext_ln36_reg_665_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => \^i_0_reg_246_reg[6]_0\(6),
      Q => \zext_ln36_reg_665_reg_n_1_[6]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_backoff_be is
  port (
    \ap_CS_fsm_reg[11]\ : out STD_LOGIC;
    \icmp_ln304_reg_374_reg[0]\ : out STD_LOGIC;
    \available_spaces_bk_reg[2]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \bk_backoff_counter_reg[3]\ : out STD_LOGIC;
    \available_spaces_bk_reg[2]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_0\ : out STD_LOGIC;
    \bk_backoff_counter_reg[4]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[5]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[6]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[7]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[1]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[2]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[8]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[9]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_phy_txend_confirm_fu_292_be_backoff_counter_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    current_txop_holder_i_1_sp_1 : out STD_LOGIC;
    \be_backoff_counter_reg[1]\ : out STD_LOGIC;
    \be_backoff_counter_reg[2]\ : out STD_LOGIC;
    \be_backoff_counter_reg[3]\ : out STD_LOGIC;
    \be_backoff_counter_reg[4]\ : out STD_LOGIC;
    \be_backoff_counter_reg[5]\ : out STD_LOGIC;
    \be_backoff_counter_reg[6]\ : out STD_LOGIC;
    \be_backoff_counter_reg[7]\ : out STD_LOGIC;
    \be_backoff_counter_reg[8]\ : out STD_LOGIC;
    \be_backoff_counter_reg[9]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_6\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_7\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_8\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_9\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_10\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_11\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_12\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_13\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_14\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_15\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_16\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_17\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_18\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_19\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_20\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_21\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_22\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_23\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_24\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_25\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_26\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_27\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_28\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_29\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_30\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_31\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_32\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \r_stage_reg[32]\ : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    grp_start_backoff_be_fu_176_ap_start_reg : in STD_LOGIC;
    icmp_ln304_reg_374 : in STD_LOGIC;
    available_spaces_bk : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln304_reg_374_reg[0]_0\ : in STD_LOGIC;
    tmp_4_reg_370 : in STD_LOGIC;
    \CW_be_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \CW_be_reg[0]_0\ : in STD_LOGIC;
    grp_initial_edca_process_fu_240_CW_be_o_ap_vld : in STD_LOGIC;
    \CW_be_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    grp_initial_edca_process_fu_240_CW_be_o : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \bk_backoff_counter_reg[3]_0\ : in STD_LOGIC;
    \bk_backoff_counter_reg[3]_1\ : in STD_LOGIC;
    \bk_backoff_counter_reg[3]_2\ : in STD_LOGIC;
    \bk_backoff_counter_reg[3]_3\ : in STD_LOGIC;
    \bk_backoff_counter_reg[4]_0\ : in STD_LOGIC;
    \bk_backoff_counter_reg[4]_1\ : in STD_LOGIC;
    \bk_backoff_counter_reg[4]_2\ : in STD_LOGIC;
    \bk_backoff_counter_reg[5]_0\ : in STD_LOGIC;
    \bk_backoff_counter_reg[5]_1\ : in STD_LOGIC;
    \bk_backoff_counter_reg[5]_2\ : in STD_LOGIC;
    \bk_backoff_counter_reg[6]_0\ : in STD_LOGIC;
    \bk_backoff_counter_reg[6]_1\ : in STD_LOGIC;
    \bk_backoff_counter_reg[6]_2\ : in STD_LOGIC;
    \bk_backoff_counter_reg[7]_0\ : in STD_LOGIC;
    \bk_backoff_counter_reg[7]_1\ : in STD_LOGIC;
    \bk_backoff_counter_reg[7]_2\ : in STD_LOGIC;
    \bk_backoff_counter_reg[1]_0\ : in STD_LOGIC;
    \bk_backoff_counter_reg[1]_1\ : in STD_LOGIC;
    \bk_backoff_counter_reg[1]_2\ : in STD_LOGIC;
    \bk_backoff_counter_reg[2]_0\ : in STD_LOGIC;
    \bk_backoff_counter_reg[2]_1\ : in STD_LOGIC;
    \bk_backoff_counter_reg[2]_2\ : in STD_LOGIC;
    \bk_backoff_counter_reg[8]_0\ : in STD_LOGIC;
    \bk_backoff_counter_reg[8]_1\ : in STD_LOGIC;
    \bk_backoff_counter_reg[8]_2\ : in STD_LOGIC;
    \bk_backoff_counter_reg[9]_0\ : in STD_LOGIC;
    \bk_backoff_counter_reg[9]_1\ : in STD_LOGIC;
    \bk_backoff_counter_reg[9]_2\ : in STD_LOGIC;
    \bk_backoff_counter_reg[0]\ : in STD_LOGIC;
    tmp_2_reg_358 : in STD_LOGIC;
    icmp_ln286_reg_362 : in STD_LOGIC;
    icmp_ln287_reg_366 : in STD_LOGIC;
    \be_backoff_counter_reg[0]\ : in STD_LOGIC;
    \be_backoff_counter[9]_i_7\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \ap_CS_fsm_reg[13]_2\ : in STD_LOGIC;
    current_txop_holder_i : in STD_LOGIC_VECTOR ( 2 downto 0 );
    icmp_ln305_reg_378 : in STD_LOGIC;
    grp_start_backoff_be_fu_176_invoke_reason : in STD_LOGIC;
    \be_backoff_counter[9]_i_5\ : in STD_LOGIC;
    \ap_CS_fsm_reg[13]_3\ : in STD_LOGIC;
    p : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_backoff_be;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_backoff_be is
  signal \CW_be[9]_i_10_n_1\ : STD_LOGIC;
  signal \CW_be[9]_i_15_n_1\ : STD_LOGIC;
  signal \CW_be[9]_i_5_n_1\ : STD_LOGIC;
  signal \CW_be[9]_i_8_n_1\ : STD_LOGIC;
  signal \CW_be[9]_i_9_n_1\ : STD_LOGIC;
  signal \CW_be_loc_2_reg_24[1]_i_1__0_n_1\ : STD_LOGIC;
  signal \CW_be_loc_2_reg_24[2]_i_1__0_n_1\ : STD_LOGIC;
  signal \CW_be_loc_2_reg_24[3]_i_1__0_n_1\ : STD_LOGIC;
  signal \CW_be_loc_2_reg_24[3]_i_2__0_n_1\ : STD_LOGIC;
  signal \CW_be_loc_2_reg_24[9]_i_1__0_n_1\ : STD_LOGIC;
  signal \CW_be_loc_2_reg_24_reg_n_1_[1]\ : STD_LOGIC;
  signal \CW_be_loc_2_reg_24_reg_n_1_[2]\ : STD_LOGIC;
  signal \CW_be_loc_2_reg_24_reg_n_1_[3]\ : STD_LOGIC;
  signal \CW_be_loc_2_reg_24_reg_n_1_[4]\ : STD_LOGIC;
  signal \CW_be_loc_2_reg_24_reg_n_1_[5]\ : STD_LOGIC;
  signal \CW_be_loc_2_reg_24_reg_n_1_[6]\ : STD_LOGIC;
  signal \CW_be_loc_2_reg_24_reg_n_1_[7]\ : STD_LOGIC;
  signal \CW_be_loc_2_reg_24_reg_n_1_[8]\ : STD_LOGIC;
  signal \CW_be_loc_2_reg_24_reg_n_1_[9]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal current_txop_holder_i_1_sn_1 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_CW_be_o : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal grp_phy_txend_confirm_fu_292_CW_be_o_ap_vld : STD_LOGIC;
  signal grp_random_int_gen_fu_37_ap_start_reg : STD_LOGIC;
  signal grp_random_int_gen_fu_37_n_67 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CW_be[9]_i_10\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \CW_be[9]_i_15\ : label is "soft_lutpair325";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
begin
  current_txop_holder_i_1_sp_1 <= current_txop_holder_i_1_sn_1;
\CW_be[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF407F4040"
    )
        port map (
      I0 => \CW_be_loc_2_reg_24[3]_i_2__0_n_1\,
      I1 => \CW_be_reg[0]\(1),
      I2 => grp_phy_txend_confirm_fu_292_CW_be_o_ap_vld,
      I3 => \CW_be_reg[0]_0\,
      I4 => grp_initial_edca_process_fu_240_CW_be_o_ap_vld,
      I5 => \CW_be_reg[9]\(0),
      O => \ap_CS_fsm_reg[13]\(0)
    );
\CW_be[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFFC0400000"
    )
        port map (
      I0 => grp_start_backoff_be_fu_176_invoke_reason,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => grp_start_backoff_be_fu_176_ap_start_reg,
      I3 => \CW_be_reg[9]\(0),
      I4 => grp_phy_txend_confirm_fu_292_CW_be_o_ap_vld,
      I5 => \CW_be_reg[9]\(1),
      O => grp_phy_txend_confirm_fu_292_CW_be_o(1)
    );
\CW_be[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFFC0400000"
    )
        port map (
      I0 => grp_start_backoff_be_fu_176_invoke_reason,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => grp_start_backoff_be_fu_176_ap_start_reg,
      I3 => \CW_be_reg[9]\(1),
      I4 => grp_phy_txend_confirm_fu_292_CW_be_o_ap_vld,
      I5 => \CW_be_reg[9]\(2),
      O => grp_phy_txend_confirm_fu_292_CW_be_o(2)
    );
\CW_be[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFFC0400000"
    )
        port map (
      I0 => grp_start_backoff_be_fu_176_invoke_reason,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => grp_start_backoff_be_fu_176_ap_start_reg,
      I3 => \CW_be_reg[9]\(2),
      I4 => grp_phy_txend_confirm_fu_292_CW_be_o_ap_vld,
      I5 => \CW_be_reg[9]\(3),
      O => grp_phy_txend_confirm_fu_292_CW_be_o(3)
    );
\CW_be[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFFFF88880000"
    )
        port map (
      I0 => \CW_be_reg[9]\(3),
      I1 => \CW_be[9]_i_15_n_1\,
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => grp_start_backoff_be_fu_176_ap_start_reg,
      I4 => grp_phy_txend_confirm_fu_292_CW_be_o_ap_vld,
      I5 => \CW_be_reg[9]\(4),
      O => grp_phy_txend_confirm_fu_292_CW_be_o(4)
    );
\CW_be[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFFFF88880000"
    )
        port map (
      I0 => \CW_be_reg[9]\(4),
      I1 => \CW_be[9]_i_15_n_1\,
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => grp_start_backoff_be_fu_176_ap_start_reg,
      I4 => grp_phy_txend_confirm_fu_292_CW_be_o_ap_vld,
      I5 => \CW_be_reg[9]\(5),
      O => grp_phy_txend_confirm_fu_292_CW_be_o(5)
    );
\CW_be[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFFFF88880000"
    )
        port map (
      I0 => \CW_be_reg[9]\(5),
      I1 => \CW_be[9]_i_15_n_1\,
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => grp_start_backoff_be_fu_176_ap_start_reg,
      I4 => grp_phy_txend_confirm_fu_292_CW_be_o_ap_vld,
      I5 => \CW_be_reg[9]\(6),
      O => grp_phy_txend_confirm_fu_292_CW_be_o(6)
    );
\CW_be[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFFFF88880000"
    )
        port map (
      I0 => \CW_be_reg[9]\(6),
      I1 => \CW_be[9]_i_15_n_1\,
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => grp_start_backoff_be_fu_176_ap_start_reg,
      I4 => grp_phy_txend_confirm_fu_292_CW_be_o_ap_vld,
      I5 => \CW_be_reg[9]\(7),
      O => grp_phy_txend_confirm_fu_292_CW_be_o(7)
    );
\CW_be[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFFFF88880000"
    )
        port map (
      I0 => \CW_be_reg[9]\(7),
      I1 => \CW_be[9]_i_15_n_1\,
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => grp_start_backoff_be_fu_176_ap_start_reg,
      I4 => grp_phy_txend_confirm_fu_292_CW_be_o_ap_vld,
      I5 => \CW_be_reg[9]\(8),
      O => grp_phy_txend_confirm_fu_292_CW_be_o(8)
    );
\CW_be[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \CW_be_reg[0]\(1),
      I1 => grp_phy_txend_confirm_fu_292_CW_be_o_ap_vld,
      I2 => grp_initial_edca_process_fu_240_CW_be_o_ap_vld,
      I3 => \CW_be_reg[0]\(0),
      O => \ap_CS_fsm_reg[13]_1\(0)
    );
\CW_be[9]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888088"
    )
        port map (
      I0 => grp_start_backoff_be_fu_176_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => tmp_2_reg_358,
      I3 => icmp_ln286_reg_362,
      I4 => icmp_ln287_reg_366,
      O => \CW_be[9]_i_10_n_1\
    );
\CW_be[9]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => tmp_2_reg_358,
      I1 => icmp_ln286_reg_362,
      I2 => icmp_ln287_reg_366,
      I3 => grp_start_backoff_be_fu_176_ap_start_reg,
      I4 => \ap_CS_fsm_reg_n_1_[0]\,
      O => \CW_be[9]_i_15_n_1\
    );
\CW_be[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FE0000000000"
    )
        port map (
      I0 => \CW_be[9]_i_8_n_1\,
      I1 => \CW_be[9]_i_9_n_1\,
      I2 => \CW_be[9]_i_10_n_1\,
      I3 => Q(1),
      I4 => tmp_2_reg_358,
      I5 => icmp_ln286_reg_362,
      O => grp_phy_txend_confirm_fu_292_CW_be_o_ap_vld
    );
\CW_be[9]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \CW_be_reg[0]\(1),
      I1 => grp_phy_txend_confirm_fu_292_CW_be_o_ap_vld,
      O => \CW_be[9]_i_5_n_1\
    );
\CW_be[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFFFF88880000"
    )
        port map (
      I0 => \CW_be_reg[9]\(8),
      I1 => \CW_be[9]_i_15_n_1\,
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => grp_start_backoff_be_fu_176_ap_start_reg,
      I4 => grp_phy_txend_confirm_fu_292_CW_be_o_ap_vld,
      I5 => \CW_be_reg[9]\(9),
      O => grp_phy_txend_confirm_fu_292_CW_be_o(9)
    );
\CW_be[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF0000FFFF"
    )
        port map (
      I0 => \CW_be_reg[9]\(0),
      I1 => \CW_be_reg[9]\(3),
      I2 => \CW_be_reg[9]\(4),
      I3 => \CW_be_reg[9]\(2),
      I4 => \CW_be_loc_2_reg_24[3]_i_2__0_n_1\,
      I5 => \CW_be_reg[9]\(1),
      O => \CW_be[9]_i_8_n_1\
    );
\CW_be[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF0000FFFF"
    )
        port map (
      I0 => \CW_be_reg[9]\(5),
      I1 => \CW_be_reg[9]\(8),
      I2 => \CW_be_reg[9]\(9),
      I3 => \CW_be_reg[9]\(7),
      I4 => \CW_be_loc_2_reg_24[3]_i_2__0_n_1\,
      I5 => \CW_be_reg[9]\(6),
      O => \CW_be[9]_i_9_n_1\
    );
\CW_be_loc_2_reg_24[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF0000FFEF"
    )
        port map (
      I0 => \CW_be_reg[9]\(0),
      I1 => tmp_2_reg_358,
      I2 => icmp_ln286_reg_362,
      I3 => icmp_ln287_reg_366,
      I4 => \CW_be_loc_2_reg_24[3]_i_2__0_n_1\,
      I5 => \CW_be_loc_2_reg_24_reg_n_1_[1]\,
      O => \CW_be_loc_2_reg_24[1]_i_1__0_n_1\
    );
\CW_be_loc_2_reg_24[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF0000FFEF"
    )
        port map (
      I0 => \CW_be_reg[9]\(1),
      I1 => tmp_2_reg_358,
      I2 => icmp_ln286_reg_362,
      I3 => icmp_ln287_reg_366,
      I4 => \CW_be_loc_2_reg_24[3]_i_2__0_n_1\,
      I5 => \CW_be_loc_2_reg_24_reg_n_1_[2]\,
      O => \CW_be_loc_2_reg_24[2]_i_1__0_n_1\
    );
\CW_be_loc_2_reg_24[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF0000FFEF"
    )
        port map (
      I0 => \CW_be_reg[9]\(2),
      I1 => tmp_2_reg_358,
      I2 => icmp_ln286_reg_362,
      I3 => icmp_ln287_reg_366,
      I4 => \CW_be_loc_2_reg_24[3]_i_2__0_n_1\,
      I5 => \CW_be_loc_2_reg_24_reg_n_1_[3]\,
      O => \CW_be_loc_2_reg_24[3]_i_1__0_n_1\
    );
\CW_be_loc_2_reg_24[3]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[0]\,
      I1 => grp_start_backoff_be_fu_176_ap_start_reg,
      O => \CW_be_loc_2_reg_24[3]_i_2__0_n_1\
    );
\CW_be_loc_2_reg_24[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB000000"
    )
        port map (
      I0 => tmp_2_reg_358,
      I1 => icmp_ln286_reg_362,
      I2 => icmp_ln287_reg_366,
      I3 => grp_start_backoff_be_fu_176_ap_start_reg,
      I4 => \ap_CS_fsm_reg_n_1_[0]\,
      O => \CW_be_loc_2_reg_24[9]_i_1__0_n_1\
    );
\CW_be_loc_2_reg_24[9]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_start_backoff_be_fu_176_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      O => ap_NS_fsm1
    );
\CW_be_loc_2_reg_24_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \CW_be_loc_2_reg_24[1]_i_1__0_n_1\,
      Q => \CW_be_loc_2_reg_24_reg_n_1_[1]\,
      R => '0'
    );
\CW_be_loc_2_reg_24_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \CW_be_loc_2_reg_24[2]_i_1__0_n_1\,
      Q => \CW_be_loc_2_reg_24_reg_n_1_[2]\,
      R => '0'
    );
\CW_be_loc_2_reg_24_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \CW_be_loc_2_reg_24[3]_i_1__0_n_1\,
      Q => \CW_be_loc_2_reg_24_reg_n_1_[3]\,
      R => '0'
    );
\CW_be_loc_2_reg_24_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \CW_be_reg[9]\(3),
      Q => \CW_be_loc_2_reg_24_reg_n_1_[4]\,
      R => \CW_be_loc_2_reg_24[9]_i_1__0_n_1\
    );
\CW_be_loc_2_reg_24_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \CW_be_reg[9]\(4),
      Q => \CW_be_loc_2_reg_24_reg_n_1_[5]\,
      R => \CW_be_loc_2_reg_24[9]_i_1__0_n_1\
    );
\CW_be_loc_2_reg_24_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \CW_be_reg[9]\(5),
      Q => \CW_be_loc_2_reg_24_reg_n_1_[6]\,
      R => \CW_be_loc_2_reg_24[9]_i_1__0_n_1\
    );
\CW_be_loc_2_reg_24_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \CW_be_reg[9]\(6),
      Q => \CW_be_loc_2_reg_24_reg_n_1_[7]\,
      R => \CW_be_loc_2_reg_24[9]_i_1__0_n_1\
    );
\CW_be_loc_2_reg_24_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \CW_be_reg[9]\(7),
      Q => \CW_be_loc_2_reg_24_reg_n_1_[8]\,
      R => \CW_be_loc_2_reg_24[9]_i_1__0_n_1\
    );
\CW_be_loc_2_reg_24_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \CW_be_reg[9]\(8),
      Q => \CW_be_loc_2_reg_24_reg_n_1_[9]\,
      R => \CW_be_loc_2_reg_24[9]_i_1__0_n_1\
    );
\CW_be_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_initial_edca_process_fu_240_CW_be_o(0),
      I1 => grp_phy_txend_confirm_fu_292_CW_be_o(1),
      O => \ap_CS_fsm_reg[13]\(1),
      S => \CW_be[9]_i_5_n_1\
    );
\CW_be_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_initial_edca_process_fu_240_CW_be_o(1),
      I1 => grp_phy_txend_confirm_fu_292_CW_be_o(2),
      O => \ap_CS_fsm_reg[13]\(2),
      S => \CW_be[9]_i_5_n_1\
    );
\CW_be_reg[3]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_initial_edca_process_fu_240_CW_be_o(2),
      I1 => grp_phy_txend_confirm_fu_292_CW_be_o(3),
      O => \ap_CS_fsm_reg[13]\(3),
      S => \CW_be[9]_i_5_n_1\
    );
\CW_be_reg[4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_initial_edca_process_fu_240_CW_be_o(3),
      I1 => grp_phy_txend_confirm_fu_292_CW_be_o(4),
      O => \ap_CS_fsm_reg[13]\(4),
      S => \CW_be[9]_i_5_n_1\
    );
\CW_be_reg[5]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_initial_edca_process_fu_240_CW_be_o(4),
      I1 => grp_phy_txend_confirm_fu_292_CW_be_o(5),
      O => \ap_CS_fsm_reg[13]\(5),
      S => \CW_be[9]_i_5_n_1\
    );
\CW_be_reg[6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_initial_edca_process_fu_240_CW_be_o(5),
      I1 => grp_phy_txend_confirm_fu_292_CW_be_o(6),
      O => \ap_CS_fsm_reg[13]\(6),
      S => \CW_be[9]_i_5_n_1\
    );
\CW_be_reg[7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_initial_edca_process_fu_240_CW_be_o(6),
      I1 => grp_phy_txend_confirm_fu_292_CW_be_o(7),
      O => \ap_CS_fsm_reg[13]\(7),
      S => \CW_be[9]_i_5_n_1\
    );
\CW_be_reg[8]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_initial_edca_process_fu_240_CW_be_o(7),
      I1 => grp_phy_txend_confirm_fu_292_CW_be_o(8),
      O => \ap_CS_fsm_reg[13]\(8),
      S => \CW_be[9]_i_5_n_1\
    );
\CW_be_reg[9]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_initial_edca_process_fu_240_CW_be_o(8),
      I1 => grp_phy_txend_confirm_fu_292_CW_be_o(9),
      O => \ap_CS_fsm_reg[13]\(9),
      S => \CW_be[9]_i_5_n_1\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_1_[0]\,
      S => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst
    );
grp_random_int_gen_fu_37: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_random_int_gen_6
     port map (
      D(2 downto 0) => D(2 downto 0),
      Q(0) => \ap_CS_fsm_reg[2]_0\(0),
      \ap_CS_fsm_reg[0]_0\ => \ap_CS_fsm_reg[0]_0\,
      \ap_CS_fsm_reg[11]_0\ => \ap_CS_fsm_reg[11]\,
      \ap_CS_fsm_reg[13]_0\ => \ap_CS_fsm_reg[13]_0\,
      \ap_CS_fsm_reg[13]_1\(5 downto 0) => Q(5 downto 0),
      \ap_CS_fsm_reg[13]_2\ => \ap_CS_fsm_reg[13]_2\,
      \ap_CS_fsm_reg[13]_3\ => \ap_CS_fsm_reg[13]_3\,
      \ap_CS_fsm_reg[1]_0\ => \ap_CS_fsm_reg[1]_0\,
      \ap_CS_fsm_reg[1]_1\(1) => ap_CS_fsm_state2,
      \ap_CS_fsm_reg[1]_1\(0) => \ap_CS_fsm_reg_n_1_[0]\,
      \ap_CS_fsm_reg[2]_0\ => \ap_CS_fsm_reg[2]\,
      \ap_CS_fsm_reg[2]_1\ => \ap_CS_fsm_reg[2]_1\,
      \ap_CS_fsm_reg[2]_10\ => \ap_CS_fsm_reg[2]_10\,
      \ap_CS_fsm_reg[2]_11\ => \ap_CS_fsm_reg[2]_11\,
      \ap_CS_fsm_reg[2]_12\ => \ap_CS_fsm_reg[2]_12\,
      \ap_CS_fsm_reg[2]_13\ => \ap_CS_fsm_reg[2]_13\,
      \ap_CS_fsm_reg[2]_14\ => \ap_CS_fsm_reg[2]_14\,
      \ap_CS_fsm_reg[2]_15\ => \ap_CS_fsm_reg[2]_15\,
      \ap_CS_fsm_reg[2]_16\ => \ap_CS_fsm_reg[2]_16\,
      \ap_CS_fsm_reg[2]_17\ => \ap_CS_fsm_reg[2]_17\,
      \ap_CS_fsm_reg[2]_18\ => \ap_CS_fsm_reg[2]_18\,
      \ap_CS_fsm_reg[2]_19\ => \ap_CS_fsm_reg[2]_19\,
      \ap_CS_fsm_reg[2]_2\ => \ap_CS_fsm_reg[2]_2\,
      \ap_CS_fsm_reg[2]_20\ => \ap_CS_fsm_reg[2]_20\,
      \ap_CS_fsm_reg[2]_21\ => \ap_CS_fsm_reg[2]_21\,
      \ap_CS_fsm_reg[2]_22\ => \ap_CS_fsm_reg[2]_22\,
      \ap_CS_fsm_reg[2]_23\ => \ap_CS_fsm_reg[2]_23\,
      \ap_CS_fsm_reg[2]_24\ => \ap_CS_fsm_reg[2]_24\,
      \ap_CS_fsm_reg[2]_25\ => \ap_CS_fsm_reg[2]_25\,
      \ap_CS_fsm_reg[2]_26\ => \ap_CS_fsm_reg[2]_26\,
      \ap_CS_fsm_reg[2]_27\ => \ap_CS_fsm_reg[2]_27\,
      \ap_CS_fsm_reg[2]_28\ => \ap_CS_fsm_reg[2]_28\,
      \ap_CS_fsm_reg[2]_29\ => \ap_CS_fsm_reg[2]_29\,
      \ap_CS_fsm_reg[2]_3\ => \ap_CS_fsm_reg[2]_3\,
      \ap_CS_fsm_reg[2]_30\ => \ap_CS_fsm_reg[2]_30\,
      \ap_CS_fsm_reg[2]_31\ => \ap_CS_fsm_reg[2]_31\,
      \ap_CS_fsm_reg[2]_32\ => \ap_CS_fsm_reg[2]_32\,
      \ap_CS_fsm_reg[2]_4\ => \ap_CS_fsm_reg[2]_4\,
      \ap_CS_fsm_reg[2]_5\ => \ap_CS_fsm_reg[2]_5\,
      \ap_CS_fsm_reg[2]_6\ => \ap_CS_fsm_reg[2]_6\,
      \ap_CS_fsm_reg[2]_7\ => \ap_CS_fsm_reg[2]_7\,
      \ap_CS_fsm_reg[2]_8\ => \ap_CS_fsm_reg[2]_8\,
      \ap_CS_fsm_reg[2]_9\ => \ap_CS_fsm_reg[2]_9\,
      \ap_CS_fsm_reg[37]_0\ => grp_random_int_gen_fu_37_n_67,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      available_spaces_bk(0) => available_spaces_bk(0),
      \available_spaces_bk_reg[2]\ => \available_spaces_bk_reg[2]\,
      \available_spaces_bk_reg[2]_0\ => \available_spaces_bk_reg[2]_0\,
      \be_backoff_counter[9]_i_5\ => \be_backoff_counter[9]_i_5\,
      \be_backoff_counter[9]_i_7\(9 downto 0) => \be_backoff_counter[9]_i_7\(9 downto 0),
      \be_backoff_counter_reg[0]\ => \be_backoff_counter_reg[0]\,
      \be_backoff_counter_reg[1]\ => \be_backoff_counter_reg[1]\,
      \be_backoff_counter_reg[2]\ => \be_backoff_counter_reg[2]\,
      \be_backoff_counter_reg[3]\ => \be_backoff_counter_reg[3]\,
      \be_backoff_counter_reg[4]\ => \be_backoff_counter_reg[4]\,
      \be_backoff_counter_reg[5]\ => \be_backoff_counter_reg[5]\,
      \be_backoff_counter_reg[6]\ => \be_backoff_counter_reg[6]\,
      \be_backoff_counter_reg[7]\ => \be_backoff_counter_reg[7]\,
      \be_backoff_counter_reg[8]\ => \be_backoff_counter_reg[8]\,
      \be_backoff_counter_reg[9]\ => \be_backoff_counter_reg[9]\,
      \bk_backoff_counter_reg[0]\(0) => \CW_be_reg[0]\(1),
      \bk_backoff_counter_reg[0]_0\ => \bk_backoff_counter_reg[0]\,
      \bk_backoff_counter_reg[1]\ => \bk_backoff_counter_reg[1]\,
      \bk_backoff_counter_reg[1]_0\ => \bk_backoff_counter_reg[1]_0\,
      \bk_backoff_counter_reg[1]_1\ => \bk_backoff_counter_reg[1]_1\,
      \bk_backoff_counter_reg[1]_2\ => \bk_backoff_counter_reg[1]_2\,
      \bk_backoff_counter_reg[2]\ => \bk_backoff_counter_reg[2]\,
      \bk_backoff_counter_reg[2]_0\ => \bk_backoff_counter_reg[2]_0\,
      \bk_backoff_counter_reg[2]_1\ => \bk_backoff_counter_reg[2]_1\,
      \bk_backoff_counter_reg[2]_2\ => \bk_backoff_counter_reg[2]_2\,
      \bk_backoff_counter_reg[3]\ => \bk_backoff_counter_reg[3]\,
      \bk_backoff_counter_reg[3]_0\ => \bk_backoff_counter_reg[3]_0\,
      \bk_backoff_counter_reg[3]_1\ => \bk_backoff_counter_reg[3]_1\,
      \bk_backoff_counter_reg[3]_2\ => \bk_backoff_counter_reg[3]_2\,
      \bk_backoff_counter_reg[3]_3\ => \bk_backoff_counter_reg[3]_3\,
      \bk_backoff_counter_reg[4]\ => \bk_backoff_counter_reg[4]\,
      \bk_backoff_counter_reg[4]_0\ => \bk_backoff_counter_reg[4]_0\,
      \bk_backoff_counter_reg[4]_1\ => \bk_backoff_counter_reg[4]_1\,
      \bk_backoff_counter_reg[4]_2\ => \bk_backoff_counter_reg[4]_2\,
      \bk_backoff_counter_reg[5]\ => \bk_backoff_counter_reg[5]\,
      \bk_backoff_counter_reg[5]_0\ => \bk_backoff_counter_reg[5]_0\,
      \bk_backoff_counter_reg[5]_1\ => \bk_backoff_counter_reg[5]_1\,
      \bk_backoff_counter_reg[5]_2\ => \bk_backoff_counter_reg[5]_2\,
      \bk_backoff_counter_reg[6]\ => \bk_backoff_counter_reg[6]\,
      \bk_backoff_counter_reg[6]_0\ => \bk_backoff_counter_reg[6]_0\,
      \bk_backoff_counter_reg[6]_1\ => \bk_backoff_counter_reg[6]_1\,
      \bk_backoff_counter_reg[6]_2\ => \bk_backoff_counter_reg[6]_2\,
      \bk_backoff_counter_reg[7]\ => \bk_backoff_counter_reg[7]\,
      \bk_backoff_counter_reg[7]_0\ => \bk_backoff_counter_reg[7]_0\,
      \bk_backoff_counter_reg[7]_1\ => \bk_backoff_counter_reg[7]_1\,
      \bk_backoff_counter_reg[7]_2\ => \bk_backoff_counter_reg[7]_2\,
      \bk_backoff_counter_reg[8]\ => \bk_backoff_counter_reg[8]\,
      \bk_backoff_counter_reg[8]_0\ => \bk_backoff_counter_reg[8]_0\,
      \bk_backoff_counter_reg[8]_1\ => \bk_backoff_counter_reg[8]_1\,
      \bk_backoff_counter_reg[8]_2\ => \bk_backoff_counter_reg[8]_2\,
      \bk_backoff_counter_reg[9]\ => \bk_backoff_counter_reg[9]\,
      \bk_backoff_counter_reg[9]_0\ => \bk_backoff_counter_reg[9]_0\,
      \bk_backoff_counter_reg[9]_1\ => \bk_backoff_counter_reg[9]_1\,
      \bk_backoff_counter_reg[9]_2\ => \bk_backoff_counter_reg[9]_2\,
      current_txop_holder_i(2 downto 0) => current_txop_holder_i(2 downto 0),
      current_txop_holder_i_1_sp_1 => current_txop_holder_i_1_sn_1,
      \divisor0_reg[9]\(8) => \CW_be_loc_2_reg_24_reg_n_1_[9]\,
      \divisor0_reg[9]\(7) => \CW_be_loc_2_reg_24_reg_n_1_[8]\,
      \divisor0_reg[9]\(6) => \CW_be_loc_2_reg_24_reg_n_1_[7]\,
      \divisor0_reg[9]\(5) => \CW_be_loc_2_reg_24_reg_n_1_[6]\,
      \divisor0_reg[9]\(4) => \CW_be_loc_2_reg_24_reg_n_1_[5]\,
      \divisor0_reg[9]\(3) => \CW_be_loc_2_reg_24_reg_n_1_[4]\,
      \divisor0_reg[9]\(2) => \CW_be_loc_2_reg_24_reg_n_1_[3]\,
      \divisor0_reg[9]\(1) => \CW_be_loc_2_reg_24_reg_n_1_[2]\,
      \divisor0_reg[9]\(0) => \CW_be_loc_2_reg_24_reg_n_1_[1]\,
      grp_phy_txend_confirm_fu_292_be_backoff_counter_o(0) => grp_phy_txend_confirm_fu_292_be_backoff_counter_o(0),
      grp_random_int_gen_fu_37_ap_start_reg => grp_random_int_gen_fu_37_ap_start_reg,
      grp_start_backoff_be_fu_176_ap_start_reg => grp_start_backoff_be_fu_176_ap_start_reg,
      grp_start_backoff_be_fu_176_ap_start_reg_reg(1 downto 0) => ap_NS_fsm(1 downto 0),
      icmp_ln286_reg_362 => icmp_ln286_reg_362,
      icmp_ln304_reg_374 => icmp_ln304_reg_374,
      \icmp_ln304_reg_374_reg[0]\ => \icmp_ln304_reg_374_reg[0]\,
      \icmp_ln304_reg_374_reg[0]_0\ => \icmp_ln304_reg_374_reg[0]_0\,
      icmp_ln305_reg_378 => icmp_ln305_reg_378,
      p(31 downto 0) => p(31 downto 0),
      \r_stage_reg[32]\ => \r_stage_reg[32]\,
      tmp_2_reg_358 => tmp_2_reg_358,
      tmp_4_reg_370 => tmp_4_reg_370
    );
grp_random_int_gen_fu_37_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_random_int_gen_fu_37_n_67,
      Q => grp_random_int_gen_fu_37_ap_start_reg,
      R => ap_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_backoff_be_27 is
  port (
    \ap_CS_fsm_reg[11]\ : out STD_LOGIC;
    \icmp_ln304_reg_376_reg[0]\ : out STD_LOGIC;
    \available_spaces_bk_reg[2]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \available_spaces_bk_reg[2]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_initial_edca_process_fu_240_be_backoff_counter_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    current_txop_holder_i_1_sp_1 : out STD_LOGIC;
    grp_initial_edca_process_fu_240_CW_be_o : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \ap_CS_fsm_reg[10]\ : out STD_LOGIC;
    \be_backoff_counter_reg[1]\ : out STD_LOGIC;
    \be_backoff_counter_reg[2]\ : out STD_LOGIC;
    \be_backoff_counter_reg[3]\ : out STD_LOGIC;
    \be_backoff_counter_reg[4]\ : out STD_LOGIC;
    \be_backoff_counter_reg[5]\ : out STD_LOGIC;
    \be_backoff_counter_reg[6]\ : out STD_LOGIC;
    \be_backoff_counter_reg[7]\ : out STD_LOGIC;
    \be_backoff_counter_reg[8]\ : out STD_LOGIC;
    \be_backoff_counter_reg[9]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_6\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_7\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_8\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_9\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_10\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_11\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_12\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_13\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_14\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_15\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_16\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_17\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_18\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_19\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_20\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_21\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_22\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_23\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_24\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_25\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_26\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_27\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_28\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_29\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_30\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_31\ : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_1\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \r_stage_reg[32]\ : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    grp_start_backoff_be_fu_178_ap_start_reg : in STD_LOGIC;
    icmp_ln304_reg_376 : in STD_LOGIC;
    available_spaces_bk : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln304_reg_376_reg[0]_0\ : in STD_LOGIC;
    tmp_9_reg_372 : in STD_LOGIC;
    \bk_backoff_counter_reg[0]\ : in STD_LOGIC;
    \bk_backoff_counter_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bk_backoff_counter_reg[0]_1\ : in STD_LOGIC;
    \bk_backoff_counter_reg[0]_2\ : in STD_LOGIC;
    \rand_state_reg[0]\ : in STD_LOGIC;
    rand_state_o_ap_vld : in STD_LOGIC;
    \rand_state_reg[0]_0\ : in STD_LOGIC;
    \rand_state_reg[0]_1\ : in STD_LOGIC;
    tmp_7_reg_360 : in STD_LOGIC;
    icmp_ln286_reg_364 : in STD_LOGIC;
    icmp_ln287_reg_368 : in STD_LOGIC;
    \be_backoff_counter_reg[0]\ : in STD_LOGIC;
    \be_backoff_counter[9]_i_7\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \ap_CS_fsm_reg[13]\ : in STD_LOGIC;
    current_txop_holder_i : in STD_LOGIC_VECTOR ( 2 downto 0 );
    icmp_ln305_reg_380 : in STD_LOGIC;
    grp_start_backoff_be_fu_178_invoke_reason : in STD_LOGIC;
    \CW_be_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \rand_state_reg[0]_2\ : in STD_LOGIC;
    \ap_CS_fsm_reg[13]_0\ : in STD_LOGIC;
    p : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \rand_state_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rand_state_reg[0]_4\ : in STD_LOGIC;
    \rand_state_reg[0]_5\ : in STD_LOGIC;
    \rand_state[0]_i_8\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_backoff_be_27 : entity is "start_backoff_be";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_backoff_be_27;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_backoff_be_27 is
  signal \CW_be[9]_i_11_n_1\ : STD_LOGIC;
  signal \CW_be[9]_i_12_n_1\ : STD_LOGIC;
  signal \CW_be[9]_i_13_n_1\ : STD_LOGIC;
  signal \CW_be[9]_i_14_n_1\ : STD_LOGIC;
  signal \CW_be_loc_2_reg_24[1]_i_1_n_1\ : STD_LOGIC;
  signal \CW_be_loc_2_reg_24[2]_i_1_n_1\ : STD_LOGIC;
  signal \CW_be_loc_2_reg_24[3]_i_1_n_1\ : STD_LOGIC;
  signal \CW_be_loc_2_reg_24[9]_i_1_n_1\ : STD_LOGIC;
  signal \CW_be_loc_2_reg_24_reg_n_1_[1]\ : STD_LOGIC;
  signal \CW_be_loc_2_reg_24_reg_n_1_[2]\ : STD_LOGIC;
  signal \CW_be_loc_2_reg_24_reg_n_1_[3]\ : STD_LOGIC;
  signal \CW_be_loc_2_reg_24_reg_n_1_[4]\ : STD_LOGIC;
  signal \CW_be_loc_2_reg_24_reg_n_1_[5]\ : STD_LOGIC;
  signal \CW_be_loc_2_reg_24_reg_n_1_[6]\ : STD_LOGIC;
  signal \CW_be_loc_2_reg_24_reg_n_1_[7]\ : STD_LOGIC;
  signal \CW_be_loc_2_reg_24_reg_n_1_[8]\ : STD_LOGIC;
  signal \CW_be_loc_2_reg_24_reg_n_1_[9]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[0]_1\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[10]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal current_txop_holder_i_1_sn_1 : STD_LOGIC;
  signal grp_random_int_gen_fu_37_ap_start_reg : STD_LOGIC;
  signal grp_random_int_gen_fu_37_n_58 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CW_be[9]_i_13\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \CW_be[9]_i_14\ : label is "soft_lutpair52";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
begin
  \ap_CS_fsm_reg[0]_1\ <= \^ap_cs_fsm_reg[0]_1\;
  \ap_CS_fsm_reg[10]\ <= \^ap_cs_fsm_reg[10]\;
  current_txop_holder_i_1_sp_1 <= current_txop_holder_i_1_sn_1;
\CW_be[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFFC0400000"
    )
        port map (
      I0 => grp_start_backoff_be_fu_178_invoke_reason,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => grp_start_backoff_be_fu_178_ap_start_reg,
      I3 => \CW_be_reg[9]\(0),
      I4 => \^ap_cs_fsm_reg[10]\,
      I5 => \CW_be_reg[9]\(1),
      O => grp_initial_edca_process_fu_240_CW_be_o(0)
    );
\CW_be[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFFC0400000"
    )
        port map (
      I0 => grp_start_backoff_be_fu_178_invoke_reason,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => grp_start_backoff_be_fu_178_ap_start_reg,
      I3 => \CW_be_reg[9]\(1),
      I4 => \^ap_cs_fsm_reg[10]\,
      I5 => \CW_be_reg[9]\(2),
      O => grp_initial_edca_process_fu_240_CW_be_o(1)
    );
\CW_be[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFFC0400000"
    )
        port map (
      I0 => grp_start_backoff_be_fu_178_invoke_reason,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => grp_start_backoff_be_fu_178_ap_start_reg,
      I3 => \CW_be_reg[9]\(2),
      I4 => \^ap_cs_fsm_reg[10]\,
      I5 => \CW_be_reg[9]\(3),
      O => grp_initial_edca_process_fu_240_CW_be_o(2)
    );
\CW_be[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFFFF88880000"
    )
        port map (
      I0 => \CW_be_reg[9]\(3),
      I1 => \CW_be[9]_i_14_n_1\,
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => grp_start_backoff_be_fu_178_ap_start_reg,
      I4 => \^ap_cs_fsm_reg[10]\,
      I5 => \CW_be_reg[9]\(4),
      O => grp_initial_edca_process_fu_240_CW_be_o(3)
    );
\CW_be[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFFFF88880000"
    )
        port map (
      I0 => \CW_be_reg[9]\(4),
      I1 => \CW_be[9]_i_14_n_1\,
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => grp_start_backoff_be_fu_178_ap_start_reg,
      I4 => \^ap_cs_fsm_reg[10]\,
      I5 => \CW_be_reg[9]\(5),
      O => grp_initial_edca_process_fu_240_CW_be_o(4)
    );
\CW_be[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFFFF88880000"
    )
        port map (
      I0 => \CW_be_reg[9]\(5),
      I1 => \CW_be[9]_i_14_n_1\,
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => grp_start_backoff_be_fu_178_ap_start_reg,
      I4 => \^ap_cs_fsm_reg[10]\,
      I5 => \CW_be_reg[9]\(6),
      O => grp_initial_edca_process_fu_240_CW_be_o(5)
    );
\CW_be[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFFFF88880000"
    )
        port map (
      I0 => \CW_be_reg[9]\(6),
      I1 => \CW_be[9]_i_14_n_1\,
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => grp_start_backoff_be_fu_178_ap_start_reg,
      I4 => \^ap_cs_fsm_reg[10]\,
      I5 => \CW_be_reg[9]\(7),
      O => grp_initial_edca_process_fu_240_CW_be_o(6)
    );
\CW_be[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFFFF88880000"
    )
        port map (
      I0 => \CW_be_reg[9]\(7),
      I1 => \CW_be[9]_i_14_n_1\,
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => grp_start_backoff_be_fu_178_ap_start_reg,
      I4 => \^ap_cs_fsm_reg[10]\,
      I5 => \CW_be_reg[9]\(8),
      O => grp_initial_edca_process_fu_240_CW_be_o(7)
    );
\CW_be[9]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF0000FFFF"
    )
        port map (
      I0 => \CW_be_reg[9]\(0),
      I1 => \CW_be_reg[9]\(3),
      I2 => \CW_be_reg[9]\(4),
      I3 => \CW_be_reg[9]\(2),
      I4 => \^ap_cs_fsm_reg[0]_1\,
      I5 => \CW_be_reg[9]\(1),
      O => \CW_be[9]_i_11_n_1\
    );
\CW_be[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF0000FFFF"
    )
        port map (
      I0 => \CW_be_reg[9]\(5),
      I1 => \CW_be_reg[9]\(8),
      I2 => \CW_be_reg[9]\(9),
      I3 => \CW_be_reg[9]\(7),
      I4 => \^ap_cs_fsm_reg[0]_1\,
      I5 => \CW_be_reg[9]\(6),
      O => \CW_be[9]_i_12_n_1\
    );
\CW_be[9]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888088"
    )
        port map (
      I0 => grp_start_backoff_be_fu_178_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => tmp_7_reg_360,
      I3 => icmp_ln286_reg_364,
      I4 => icmp_ln287_reg_368,
      O => \CW_be[9]_i_13_n_1\
    );
\CW_be[9]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => tmp_7_reg_360,
      I1 => icmp_ln286_reg_364,
      I2 => icmp_ln287_reg_368,
      I3 => grp_start_backoff_be_fu_178_ap_start_reg,
      I4 => \ap_CS_fsm_reg_n_1_[0]\,
      O => \CW_be[9]_i_14_n_1\
    );
\CW_be[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FE0000000000"
    )
        port map (
      I0 => \CW_be[9]_i_11_n_1\,
      I1 => \CW_be[9]_i_12_n_1\,
      I2 => \CW_be[9]_i_13_n_1\,
      I3 => Q(2),
      I4 => tmp_7_reg_360,
      I5 => icmp_ln286_reg_364,
      O => \^ap_cs_fsm_reg[10]\
    );
\CW_be[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFFFF88880000"
    )
        port map (
      I0 => \CW_be_reg[9]\(8),
      I1 => \CW_be[9]_i_14_n_1\,
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => grp_start_backoff_be_fu_178_ap_start_reg,
      I4 => \^ap_cs_fsm_reg[10]\,
      I5 => \CW_be_reg[9]\(9),
      O => grp_initial_edca_process_fu_240_CW_be_o(8)
    );
\CW_be_loc_2_reg_24[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF0000FFEF"
    )
        port map (
      I0 => \CW_be_reg[9]\(0),
      I1 => tmp_7_reg_360,
      I2 => icmp_ln286_reg_364,
      I3 => icmp_ln287_reg_368,
      I4 => \^ap_cs_fsm_reg[0]_1\,
      I5 => \CW_be_loc_2_reg_24_reg_n_1_[1]\,
      O => \CW_be_loc_2_reg_24[1]_i_1_n_1\
    );
\CW_be_loc_2_reg_24[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF0000FFEF"
    )
        port map (
      I0 => \CW_be_reg[9]\(1),
      I1 => tmp_7_reg_360,
      I2 => icmp_ln286_reg_364,
      I3 => icmp_ln287_reg_368,
      I4 => \^ap_cs_fsm_reg[0]_1\,
      I5 => \CW_be_loc_2_reg_24_reg_n_1_[2]\,
      O => \CW_be_loc_2_reg_24[2]_i_1_n_1\
    );
\CW_be_loc_2_reg_24[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF0000FFEF"
    )
        port map (
      I0 => \CW_be_reg[9]\(2),
      I1 => tmp_7_reg_360,
      I2 => icmp_ln286_reg_364,
      I3 => icmp_ln287_reg_368,
      I4 => \^ap_cs_fsm_reg[0]_1\,
      I5 => \CW_be_loc_2_reg_24_reg_n_1_[3]\,
      O => \CW_be_loc_2_reg_24[3]_i_1_n_1\
    );
\CW_be_loc_2_reg_24[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[0]\,
      I1 => grp_start_backoff_be_fu_178_ap_start_reg,
      O => \^ap_cs_fsm_reg[0]_1\
    );
\CW_be_loc_2_reg_24[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB000000"
    )
        port map (
      I0 => tmp_7_reg_360,
      I1 => icmp_ln286_reg_364,
      I2 => icmp_ln287_reg_368,
      I3 => grp_start_backoff_be_fu_178_ap_start_reg,
      I4 => \ap_CS_fsm_reg_n_1_[0]\,
      O => \CW_be_loc_2_reg_24[9]_i_1_n_1\
    );
\CW_be_loc_2_reg_24[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_start_backoff_be_fu_178_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      O => ap_NS_fsm1
    );
\CW_be_loc_2_reg_24_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \CW_be_loc_2_reg_24[1]_i_1_n_1\,
      Q => \CW_be_loc_2_reg_24_reg_n_1_[1]\,
      R => '0'
    );
\CW_be_loc_2_reg_24_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \CW_be_loc_2_reg_24[2]_i_1_n_1\,
      Q => \CW_be_loc_2_reg_24_reg_n_1_[2]\,
      R => '0'
    );
\CW_be_loc_2_reg_24_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \CW_be_loc_2_reg_24[3]_i_1_n_1\,
      Q => \CW_be_loc_2_reg_24_reg_n_1_[3]\,
      R => '0'
    );
\CW_be_loc_2_reg_24_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \CW_be_reg[9]\(3),
      Q => \CW_be_loc_2_reg_24_reg_n_1_[4]\,
      R => \CW_be_loc_2_reg_24[9]_i_1_n_1\
    );
\CW_be_loc_2_reg_24_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \CW_be_reg[9]\(4),
      Q => \CW_be_loc_2_reg_24_reg_n_1_[5]\,
      R => \CW_be_loc_2_reg_24[9]_i_1_n_1\
    );
\CW_be_loc_2_reg_24_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \CW_be_reg[9]\(5),
      Q => \CW_be_loc_2_reg_24_reg_n_1_[6]\,
      R => \CW_be_loc_2_reg_24[9]_i_1_n_1\
    );
\CW_be_loc_2_reg_24_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \CW_be_reg[9]\(6),
      Q => \CW_be_loc_2_reg_24_reg_n_1_[7]\,
      R => \CW_be_loc_2_reg_24[9]_i_1_n_1\
    );
\CW_be_loc_2_reg_24_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \CW_be_reg[9]\(7),
      Q => \CW_be_loc_2_reg_24_reg_n_1_[8]\,
      R => \CW_be_loc_2_reg_24[9]_i_1_n_1\
    );
\CW_be_loc_2_reg_24_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \CW_be_reg[9]\(8),
      Q => \CW_be_loc_2_reg_24_reg_n_1_[9]\,
      R => \CW_be_loc_2_reg_24[9]_i_1_n_1\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_1_[0]\,
      S => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst
    );
grp_random_int_gen_fu_37: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_random_int_gen_44
     port map (
      D(2 downto 0) => D(2 downto 0),
      Q(6 downto 0) => Q(6 downto 0),
      \ap_CS_fsm_reg[0]_0\ => \ap_CS_fsm_reg[0]_0\,
      \ap_CS_fsm_reg[11]_0\ => \ap_CS_fsm_reg[11]\,
      \ap_CS_fsm_reg[13]_0\ => \ap_CS_fsm_reg[13]\,
      \ap_CS_fsm_reg[13]_1\ => \ap_CS_fsm_reg[13]_0\,
      \ap_CS_fsm_reg[1]_0\ => \ap_CS_fsm_reg[1]_0\,
      \ap_CS_fsm_reg[1]_1\(1) => ap_CS_fsm_state2,
      \ap_CS_fsm_reg[1]_1\(0) => \ap_CS_fsm_reg_n_1_[0]\,
      \ap_CS_fsm_reg[2]_0\ => \ap_CS_fsm_reg[2]\,
      \ap_CS_fsm_reg[2]_1\ => \ap_CS_fsm_reg[2]_0\,
      \ap_CS_fsm_reg[2]_10\ => \ap_CS_fsm_reg[2]_9\,
      \ap_CS_fsm_reg[2]_11\ => \ap_CS_fsm_reg[2]_10\,
      \ap_CS_fsm_reg[2]_12\ => \ap_CS_fsm_reg[2]_11\,
      \ap_CS_fsm_reg[2]_13\ => \ap_CS_fsm_reg[2]_12\,
      \ap_CS_fsm_reg[2]_14\ => \ap_CS_fsm_reg[2]_13\,
      \ap_CS_fsm_reg[2]_15\ => \ap_CS_fsm_reg[2]_14\,
      \ap_CS_fsm_reg[2]_16\ => \ap_CS_fsm_reg[2]_15\,
      \ap_CS_fsm_reg[2]_17\ => \ap_CS_fsm_reg[2]_16\,
      \ap_CS_fsm_reg[2]_18\ => \ap_CS_fsm_reg[2]_17\,
      \ap_CS_fsm_reg[2]_19\ => \ap_CS_fsm_reg[2]_18\,
      \ap_CS_fsm_reg[2]_2\ => \ap_CS_fsm_reg[2]_1\,
      \ap_CS_fsm_reg[2]_20\ => \ap_CS_fsm_reg[2]_19\,
      \ap_CS_fsm_reg[2]_21\ => \ap_CS_fsm_reg[2]_20\,
      \ap_CS_fsm_reg[2]_22\ => \ap_CS_fsm_reg[2]_21\,
      \ap_CS_fsm_reg[2]_23\ => \ap_CS_fsm_reg[2]_22\,
      \ap_CS_fsm_reg[2]_24\ => \ap_CS_fsm_reg[2]_23\,
      \ap_CS_fsm_reg[2]_25\ => \ap_CS_fsm_reg[2]_24\,
      \ap_CS_fsm_reg[2]_26\ => \ap_CS_fsm_reg[2]_25\,
      \ap_CS_fsm_reg[2]_27\ => \ap_CS_fsm_reg[2]_26\,
      \ap_CS_fsm_reg[2]_28\ => \ap_CS_fsm_reg[2]_27\,
      \ap_CS_fsm_reg[2]_29\ => \ap_CS_fsm_reg[2]_28\,
      \ap_CS_fsm_reg[2]_3\ => \ap_CS_fsm_reg[2]_2\,
      \ap_CS_fsm_reg[2]_30\ => \ap_CS_fsm_reg[2]_29\,
      \ap_CS_fsm_reg[2]_31\ => \ap_CS_fsm_reg[2]_30\,
      \ap_CS_fsm_reg[2]_32\ => \ap_CS_fsm_reg[2]_31\,
      \ap_CS_fsm_reg[2]_4\ => \ap_CS_fsm_reg[2]_3\,
      \ap_CS_fsm_reg[2]_5\ => \ap_CS_fsm_reg[2]_4\,
      \ap_CS_fsm_reg[2]_6\ => \ap_CS_fsm_reg[2]_5\,
      \ap_CS_fsm_reg[2]_7\ => \ap_CS_fsm_reg[2]_6\,
      \ap_CS_fsm_reg[2]_8\ => \ap_CS_fsm_reg[2]_7\,
      \ap_CS_fsm_reg[2]_9\ => \ap_CS_fsm_reg[2]_8\,
      \ap_CS_fsm_reg[37]_0\ => grp_random_int_gen_fu_37_n_58,
      \ap_CS_fsm_reg[5]_0\(0) => \ap_CS_fsm_reg[5]\(0),
      \ap_CS_fsm_reg[5]_1\(0) => \ap_CS_fsm_reg[5]_0\(0),
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      available_spaces_bk(0) => available_spaces_bk(0),
      \available_spaces_bk_reg[2]\ => \available_spaces_bk_reg[2]\,
      \available_spaces_bk_reg[2]_0\ => \available_spaces_bk_reg[2]_0\,
      \be_backoff_counter[9]_i_7\(9 downto 0) => \be_backoff_counter[9]_i_7\(9 downto 0),
      \be_backoff_counter_reg[0]\ => \be_backoff_counter_reg[0]\,
      \be_backoff_counter_reg[1]\ => \be_backoff_counter_reg[1]\,
      \be_backoff_counter_reg[2]\ => \be_backoff_counter_reg[2]\,
      \be_backoff_counter_reg[3]\ => \be_backoff_counter_reg[3]\,
      \be_backoff_counter_reg[4]\ => \be_backoff_counter_reg[4]\,
      \be_backoff_counter_reg[5]\ => \be_backoff_counter_reg[5]\,
      \be_backoff_counter_reg[6]\ => \be_backoff_counter_reg[6]\,
      \be_backoff_counter_reg[7]\ => \be_backoff_counter_reg[7]\,
      \be_backoff_counter_reg[8]\ => \be_backoff_counter_reg[8]\,
      \be_backoff_counter_reg[9]\ => \be_backoff_counter_reg[9]\,
      \bk_backoff_counter_reg[0]\ => \bk_backoff_counter_reg[0]\,
      \bk_backoff_counter_reg[0]_0\(0) => \bk_backoff_counter_reg[0]_0\(0),
      \bk_backoff_counter_reg[0]_1\ => \bk_backoff_counter_reg[0]_1\,
      \bk_backoff_counter_reg[0]_2\ => \bk_backoff_counter_reg[0]_2\,
      current_txop_holder_i(2 downto 0) => current_txop_holder_i(2 downto 0),
      current_txop_holder_i_1_sp_1 => current_txop_holder_i_1_sn_1,
      \divisor0_reg[9]\(8) => \CW_be_loc_2_reg_24_reg_n_1_[9]\,
      \divisor0_reg[9]\(7) => \CW_be_loc_2_reg_24_reg_n_1_[8]\,
      \divisor0_reg[9]\(6) => \CW_be_loc_2_reg_24_reg_n_1_[7]\,
      \divisor0_reg[9]\(5) => \CW_be_loc_2_reg_24_reg_n_1_[6]\,
      \divisor0_reg[9]\(4) => \CW_be_loc_2_reg_24_reg_n_1_[5]\,
      \divisor0_reg[9]\(3) => \CW_be_loc_2_reg_24_reg_n_1_[4]\,
      \divisor0_reg[9]\(2) => \CW_be_loc_2_reg_24_reg_n_1_[3]\,
      \divisor0_reg[9]\(1) => \CW_be_loc_2_reg_24_reg_n_1_[2]\,
      \divisor0_reg[9]\(0) => \CW_be_loc_2_reg_24_reg_n_1_[1]\,
      grp_initial_edca_process_fu_240_be_backoff_counter_o(0) => grp_initial_edca_process_fu_240_be_backoff_counter_o(0),
      grp_random_int_gen_fu_37_ap_start_reg => grp_random_int_gen_fu_37_ap_start_reg,
      grp_start_backoff_be_fu_178_ap_start_reg => grp_start_backoff_be_fu_178_ap_start_reg,
      grp_start_backoff_be_fu_178_ap_start_reg_reg(1 downto 0) => ap_NS_fsm(1 downto 0),
      icmp_ln286_reg_364 => icmp_ln286_reg_364,
      icmp_ln304_reg_376 => icmp_ln304_reg_376,
      \icmp_ln304_reg_376_reg[0]\ => \icmp_ln304_reg_376_reg[0]\,
      \icmp_ln304_reg_376_reg[0]_0\ => \icmp_ln304_reg_376_reg[0]_0\,
      icmp_ln305_reg_380 => icmp_ln305_reg_380,
      p(31 downto 0) => p(31 downto 0),
      \r_stage_reg[32]\ => \r_stage_reg[32]\,
      \rand_state[0]_i_8\ => \rand_state[0]_i_8\,
      rand_state_o_ap_vld => rand_state_o_ap_vld,
      \rand_state_reg[0]\ => \rand_state_reg[0]\,
      \rand_state_reg[0]_0\ => \rand_state_reg[0]_0\,
      \rand_state_reg[0]_1\ => \rand_state_reg[0]_1\,
      \rand_state_reg[0]_2\ => \rand_state_reg[0]_2\,
      \rand_state_reg[0]_3\(0) => \rand_state_reg[0]_3\(0),
      \rand_state_reg[0]_4\ => \rand_state_reg[0]_4\,
      \rand_state_reg[0]_5\ => \rand_state_reg[0]_5\,
      tmp_7_reg_360 => tmp_7_reg_360,
      tmp_9_reg_372 => tmp_9_reg_372
    );
grp_random_int_gen_fu_37_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_random_int_gen_fu_37_n_58,
      Q => grp_random_int_gen_fu_37_ap_start_reg,
      R => ap_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_backoff_bk is
  port (
    \ap_CS_fsm_reg[14]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \ap_CS_fsm_reg[13]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \ap_CS_fsm_reg[13]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    current_txop_holder_i_0_sp_1 : out STD_LOGIC;
    ap_block_state14_on_subcall_done : out STD_LOGIC;
    current_txop_holder_i_1_sp_1 : out STD_LOGIC;
    grp_phy_txend_confirm_fu_292_bk_backoff_counter_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[16]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rand_state_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bk_backoff_counter_reg[1]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[2]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[3]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[4]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[5]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[6]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[7]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[8]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[9]\ : out STD_LOGIC;
    ap_NS_fsm118_out : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC;
    \icmp_ln304_reg_374_reg[0]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \r_stage_reg[32]\ : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    grp_start_backoff_bk_fu_189_ap_start_reg : in STD_LOGIC;
    \rand_state_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \rand_state_reg[1]\ : in STD_LOGIC;
    \rand_state_reg[1]_0\ : in STD_LOGIC;
    \rand_state_reg[1]_1\ : in STD_LOGIC;
    grp_initial_edca_process_fu_240_rand_state_o : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \rand_state_reg[2]\ : in STD_LOGIC;
    \rand_state_reg[3]\ : in STD_LOGIC;
    \rand_state_reg[4]\ : in STD_LOGIC;
    \rand_state_reg[5]\ : in STD_LOGIC;
    \rand_state_reg[6]\ : in STD_LOGIC;
    \rand_state_reg[7]\ : in STD_LOGIC;
    \rand_state_reg[8]\ : in STD_LOGIC;
    \rand_state_reg[9]\ : in STD_LOGIC;
    \rand_state_reg[10]\ : in STD_LOGIC;
    \rand_state_reg[11]\ : in STD_LOGIC;
    \rand_state_reg[12]\ : in STD_LOGIC;
    \rand_state_reg[13]\ : in STD_LOGIC;
    \rand_state_reg[14]\ : in STD_LOGIC;
    \rand_state_reg[15]\ : in STD_LOGIC;
    \rand_state_reg[16]\ : in STD_LOGIC;
    \rand_state_reg[17]\ : in STD_LOGIC;
    \rand_state_reg[18]\ : in STD_LOGIC;
    \rand_state_reg[19]\ : in STD_LOGIC;
    \rand_state_reg[20]\ : in STD_LOGIC;
    \rand_state_reg[21]\ : in STD_LOGIC;
    \rand_state_reg[22]\ : in STD_LOGIC;
    \rand_state_reg[23]\ : in STD_LOGIC;
    \rand_state_reg[24]\ : in STD_LOGIC;
    \rand_state_reg[25]\ : in STD_LOGIC;
    \rand_state_reg[26]\ : in STD_LOGIC;
    \rand_state_reg[27]\ : in STD_LOGIC;
    \rand_state_reg[28]\ : in STD_LOGIC;
    \rand_state_reg[29]\ : in STD_LOGIC;
    \rand_state_reg[30]\ : in STD_LOGIC;
    \rand_state_reg[31]_0\ : in STD_LOGIC;
    \CW_bk_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \CW_bk_reg[0]_0\ : in STD_LOGIC;
    grp_initial_edca_process_fu_240_CW_bk_o_ap_vld : in STD_LOGIC;
    \CW_bk_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    grp_initial_edca_process_fu_240_CW_bk_o : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tmp_4_reg_370 : in STD_LOGIC;
    icmp_ln304_reg_374 : in STD_LOGIC;
    icmp_ln305_reg_378 : in STD_LOGIC;
    current_txop_holder_i : in STD_LOGIC_VECTOR ( 2 downto 0 );
    current_txop_holder_3_reg_382 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bk_backoff_counter_reg[0]\ : in STD_LOGIC;
    \bk_backoff_counter[9]_i_7\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    grp_fu_211_p2 : in STD_LOGIC;
    grp_start_tx_fu_117_ap_done : in STD_LOGIC;
    idle_waited_0_reg_107 : in STD_LOGIC;
    p : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \rand_state_reg[0]_0\ : in STD_LOGIC;
    \rand_state_reg[1]_2\ : in STD_LOGIC;
    \rand_state_reg[2]_0\ : in STD_LOGIC;
    \rand_state_reg[3]_0\ : in STD_LOGIC;
    \rand_state_reg[4]_0\ : in STD_LOGIC;
    \rand_state_reg[5]_0\ : in STD_LOGIC;
    \rand_state_reg[6]_0\ : in STD_LOGIC;
    \rand_state_reg[7]_0\ : in STD_LOGIC;
    \rand_state_reg[8]_0\ : in STD_LOGIC;
    \rand_state_reg[9]_0\ : in STD_LOGIC;
    \rand_state_reg[10]_0\ : in STD_LOGIC;
    \rand_state_reg[11]_0\ : in STD_LOGIC;
    \rand_state_reg[12]_0\ : in STD_LOGIC;
    \rand_state_reg[13]_0\ : in STD_LOGIC;
    \rand_state_reg[14]_0\ : in STD_LOGIC;
    \rand_state_reg[15]_0\ : in STD_LOGIC;
    \rand_state_reg[16]_0\ : in STD_LOGIC;
    \rand_state_reg[17]_0\ : in STD_LOGIC;
    \rand_state_reg[18]_0\ : in STD_LOGIC;
    \rand_state_reg[19]_0\ : in STD_LOGIC;
    \rand_state_reg[20]_0\ : in STD_LOGIC;
    \rand_state_reg[21]_0\ : in STD_LOGIC;
    \rand_state_reg[22]_0\ : in STD_LOGIC;
    \rand_state_reg[23]_0\ : in STD_LOGIC;
    \rand_state_reg[24]_0\ : in STD_LOGIC;
    \rand_state_reg[25]_0\ : in STD_LOGIC;
    \rand_state_reg[26]_0\ : in STD_LOGIC;
    \rand_state_reg[27]_0\ : in STD_LOGIC;
    \rand_state_reg[28]_0\ : in STD_LOGIC;
    \rand_state_reg[29]_0\ : in STD_LOGIC;
    \rand_state_reg[30]_0\ : in STD_LOGIC;
    \rand_state_reg[31]_1\ : in STD_LOGIC;
    grp_start_backoff_bk_fu_189_invoke_reason : in STD_LOGIC;
    \bk_backoff_counter[9]_i_6\ : in STD_LOGIC;
    grp_slot_boundary_timing_fu_202_ap_done : in STD_LOGIC;
    \rand_state[0]_i_2\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_backoff_bk;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_backoff_bk is
  signal \CW_bk[9]_i_10_n_1\ : STD_LOGIC;
  signal \CW_bk[9]_i_15_n_1\ : STD_LOGIC;
  signal \CW_bk[9]_i_5_n_1\ : STD_LOGIC;
  signal \CW_bk[9]_i_8_n_1\ : STD_LOGIC;
  signal \CW_bk[9]_i_9_n_1\ : STD_LOGIC;
  signal \CW_bk_loc_2_reg_24[1]_i_1__0_n_1\ : STD_LOGIC;
  signal \CW_bk_loc_2_reg_24[2]_i_1__0_n_1\ : STD_LOGIC;
  signal \CW_bk_loc_2_reg_24[3]_i_1__0_n_1\ : STD_LOGIC;
  signal \CW_bk_loc_2_reg_24[3]_i_2__0_n_1\ : STD_LOGIC;
  signal \CW_bk_loc_2_reg_24[9]_i_1__0_n_1\ : STD_LOGIC;
  signal \CW_bk_loc_2_reg_24_reg_n_1_[1]\ : STD_LOGIC;
  signal \CW_bk_loc_2_reg_24_reg_n_1_[2]\ : STD_LOGIC;
  signal \CW_bk_loc_2_reg_24_reg_n_1_[3]\ : STD_LOGIC;
  signal \CW_bk_loc_2_reg_24_reg_n_1_[4]\ : STD_LOGIC;
  signal \CW_bk_loc_2_reg_24_reg_n_1_[5]\ : STD_LOGIC;
  signal \CW_bk_loc_2_reg_24_reg_n_1_[6]\ : STD_LOGIC;
  signal \CW_bk_loc_2_reg_24_reg_n_1_[7]\ : STD_LOGIC;
  signal \CW_bk_loc_2_reg_24_reg_n_1_[8]\ : STD_LOGIC;
  signal \CW_bk_loc_2_reg_24_reg_n_1_[9]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal current_txop_holder_i_0_sn_1 : STD_LOGIC;
  signal current_txop_holder_i_1_sn_1 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_CW_bk_o : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal grp_phy_txend_confirm_fu_292_CW_bk_o_ap_vld : STD_LOGIC;
  signal grp_random_int_gen_fu_37_ap_start_reg : STD_LOGIC;
  signal grp_random_int_gen_fu_37_n_56 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CW_bk[9]_i_10\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \CW_bk[9]_i_15\ : label is "soft_lutpair347";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
begin
  current_txop_holder_i_0_sp_1 <= current_txop_holder_i_0_sn_1;
  current_txop_holder_i_1_sp_1 <= current_txop_holder_i_1_sn_1;
\CW_bk[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF407F4040"
    )
        port map (
      I0 => \CW_bk_loc_2_reg_24[3]_i_2__0_n_1\,
      I1 => \CW_bk_reg[0]\(1),
      I2 => grp_phy_txend_confirm_fu_292_CW_bk_o_ap_vld,
      I3 => \CW_bk_reg[0]_0\,
      I4 => grp_initial_edca_process_fu_240_CW_bk_o_ap_vld,
      I5 => \CW_bk_reg[9]\(0),
      O => \ap_CS_fsm_reg[13]\(0)
    );
\CW_bk[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFFC0400000"
    )
        port map (
      I0 => grp_start_backoff_bk_fu_189_invoke_reason,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => grp_start_backoff_bk_fu_189_ap_start_reg,
      I3 => \CW_bk_reg[9]\(0),
      I4 => grp_phy_txend_confirm_fu_292_CW_bk_o_ap_vld,
      I5 => \CW_bk_reg[9]\(1),
      O => grp_phy_txend_confirm_fu_292_CW_bk_o(1)
    );
\CW_bk[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFFC0400000"
    )
        port map (
      I0 => grp_start_backoff_bk_fu_189_invoke_reason,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => grp_start_backoff_bk_fu_189_ap_start_reg,
      I3 => \CW_bk_reg[9]\(1),
      I4 => grp_phy_txend_confirm_fu_292_CW_bk_o_ap_vld,
      I5 => \CW_bk_reg[9]\(2),
      O => grp_phy_txend_confirm_fu_292_CW_bk_o(2)
    );
\CW_bk[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFFC0400000"
    )
        port map (
      I0 => grp_start_backoff_bk_fu_189_invoke_reason,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => grp_start_backoff_bk_fu_189_ap_start_reg,
      I3 => \CW_bk_reg[9]\(2),
      I4 => grp_phy_txend_confirm_fu_292_CW_bk_o_ap_vld,
      I5 => \CW_bk_reg[9]\(3),
      O => grp_phy_txend_confirm_fu_292_CW_bk_o(3)
    );
\CW_bk[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFFFF88880000"
    )
        port map (
      I0 => \CW_bk_reg[9]\(3),
      I1 => \CW_bk[9]_i_15_n_1\,
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => grp_start_backoff_bk_fu_189_ap_start_reg,
      I4 => grp_phy_txend_confirm_fu_292_CW_bk_o_ap_vld,
      I5 => \CW_bk_reg[9]\(4),
      O => grp_phy_txend_confirm_fu_292_CW_bk_o(4)
    );
\CW_bk[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFFFF88880000"
    )
        port map (
      I0 => \CW_bk_reg[9]\(4),
      I1 => \CW_bk[9]_i_15_n_1\,
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => grp_start_backoff_bk_fu_189_ap_start_reg,
      I4 => grp_phy_txend_confirm_fu_292_CW_bk_o_ap_vld,
      I5 => \CW_bk_reg[9]\(5),
      O => grp_phy_txend_confirm_fu_292_CW_bk_o(5)
    );
\CW_bk[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFFFF88880000"
    )
        port map (
      I0 => \CW_bk_reg[9]\(5),
      I1 => \CW_bk[9]_i_15_n_1\,
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => grp_start_backoff_bk_fu_189_ap_start_reg,
      I4 => grp_phy_txend_confirm_fu_292_CW_bk_o_ap_vld,
      I5 => \CW_bk_reg[9]\(6),
      O => grp_phy_txend_confirm_fu_292_CW_bk_o(6)
    );
\CW_bk[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFFFF88880000"
    )
        port map (
      I0 => \CW_bk_reg[9]\(6),
      I1 => \CW_bk[9]_i_15_n_1\,
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => grp_start_backoff_bk_fu_189_ap_start_reg,
      I4 => grp_phy_txend_confirm_fu_292_CW_bk_o_ap_vld,
      I5 => \CW_bk_reg[9]\(7),
      O => grp_phy_txend_confirm_fu_292_CW_bk_o(7)
    );
\CW_bk[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFFFF88880000"
    )
        port map (
      I0 => \CW_bk_reg[9]\(7),
      I1 => \CW_bk[9]_i_15_n_1\,
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => grp_start_backoff_bk_fu_189_ap_start_reg,
      I4 => grp_phy_txend_confirm_fu_292_CW_bk_o_ap_vld,
      I5 => \CW_bk_reg[9]\(8),
      O => grp_phy_txend_confirm_fu_292_CW_bk_o(8)
    );
\CW_bk[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \CW_bk_reg[0]\(1),
      I1 => grp_phy_txend_confirm_fu_292_CW_bk_o_ap_vld,
      I2 => grp_initial_edca_process_fu_240_CW_bk_o_ap_vld,
      I3 => \CW_bk_reg[0]\(0),
      O => \ap_CS_fsm_reg[13]_0\(0)
    );
\CW_bk[9]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888088"
    )
        port map (
      I0 => grp_start_backoff_bk_fu_189_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => tmp_4_reg_370,
      I3 => icmp_ln304_reg_374,
      I4 => icmp_ln305_reg_378,
      O => \CW_bk[9]_i_10_n_1\
    );
\CW_bk[9]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => tmp_4_reg_370,
      I1 => icmp_ln304_reg_374,
      I2 => icmp_ln305_reg_378,
      I3 => grp_start_backoff_bk_fu_189_ap_start_reg,
      I4 => \ap_CS_fsm_reg_n_1_[0]\,
      O => \CW_bk[9]_i_15_n_1\
    );
\CW_bk[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FE0000000000"
    )
        port map (
      I0 => \CW_bk[9]_i_8_n_1\,
      I1 => \CW_bk[9]_i_9_n_1\,
      I2 => \CW_bk[9]_i_10_n_1\,
      I3 => Q(2),
      I4 => tmp_4_reg_370,
      I5 => icmp_ln304_reg_374,
      O => grp_phy_txend_confirm_fu_292_CW_bk_o_ap_vld
    );
\CW_bk[9]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \CW_bk_reg[0]\(1),
      I1 => grp_phy_txend_confirm_fu_292_CW_bk_o_ap_vld,
      O => \CW_bk[9]_i_5_n_1\
    );
\CW_bk[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFFFF88880000"
    )
        port map (
      I0 => \CW_bk_reg[9]\(8),
      I1 => \CW_bk[9]_i_15_n_1\,
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => grp_start_backoff_bk_fu_189_ap_start_reg,
      I4 => grp_phy_txend_confirm_fu_292_CW_bk_o_ap_vld,
      I5 => \CW_bk_reg[9]\(9),
      O => grp_phy_txend_confirm_fu_292_CW_bk_o(9)
    );
\CW_bk[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF0000FFFF"
    )
        port map (
      I0 => \CW_bk_reg[9]\(0),
      I1 => \CW_bk_reg[9]\(3),
      I2 => \CW_bk_reg[9]\(4),
      I3 => \CW_bk_reg[9]\(2),
      I4 => \CW_bk_loc_2_reg_24[3]_i_2__0_n_1\,
      I5 => \CW_bk_reg[9]\(1),
      O => \CW_bk[9]_i_8_n_1\
    );
\CW_bk[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF0000FFFF"
    )
        port map (
      I0 => \CW_bk_reg[9]\(5),
      I1 => \CW_bk_reg[9]\(8),
      I2 => \CW_bk_reg[9]\(9),
      I3 => \CW_bk_reg[9]\(7),
      I4 => \CW_bk_loc_2_reg_24[3]_i_2__0_n_1\,
      I5 => \CW_bk_reg[9]\(6),
      O => \CW_bk[9]_i_9_n_1\
    );
\CW_bk_loc_2_reg_24[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF0000FFEF"
    )
        port map (
      I0 => \CW_bk_reg[9]\(0),
      I1 => tmp_4_reg_370,
      I2 => icmp_ln304_reg_374,
      I3 => icmp_ln305_reg_378,
      I4 => \CW_bk_loc_2_reg_24[3]_i_2__0_n_1\,
      I5 => \CW_bk_loc_2_reg_24_reg_n_1_[1]\,
      O => \CW_bk_loc_2_reg_24[1]_i_1__0_n_1\
    );
\CW_bk_loc_2_reg_24[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF0000FFEF"
    )
        port map (
      I0 => \CW_bk_reg[9]\(1),
      I1 => tmp_4_reg_370,
      I2 => icmp_ln304_reg_374,
      I3 => icmp_ln305_reg_378,
      I4 => \CW_bk_loc_2_reg_24[3]_i_2__0_n_1\,
      I5 => \CW_bk_loc_2_reg_24_reg_n_1_[2]\,
      O => \CW_bk_loc_2_reg_24[2]_i_1__0_n_1\
    );
\CW_bk_loc_2_reg_24[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF0000FFEF"
    )
        port map (
      I0 => \CW_bk_reg[9]\(2),
      I1 => tmp_4_reg_370,
      I2 => icmp_ln304_reg_374,
      I3 => icmp_ln305_reg_378,
      I4 => \CW_bk_loc_2_reg_24[3]_i_2__0_n_1\,
      I5 => \CW_bk_loc_2_reg_24_reg_n_1_[3]\,
      O => \CW_bk_loc_2_reg_24[3]_i_1__0_n_1\
    );
\CW_bk_loc_2_reg_24[3]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[0]\,
      I1 => grp_start_backoff_bk_fu_189_ap_start_reg,
      O => \CW_bk_loc_2_reg_24[3]_i_2__0_n_1\
    );
\CW_bk_loc_2_reg_24[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB000000"
    )
        port map (
      I0 => tmp_4_reg_370,
      I1 => icmp_ln304_reg_374,
      I2 => icmp_ln305_reg_378,
      I3 => grp_start_backoff_bk_fu_189_ap_start_reg,
      I4 => \ap_CS_fsm_reg_n_1_[0]\,
      O => \CW_bk_loc_2_reg_24[9]_i_1__0_n_1\
    );
\CW_bk_loc_2_reg_24[9]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_start_backoff_bk_fu_189_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      O => ap_NS_fsm1
    );
\CW_bk_loc_2_reg_24_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \CW_bk_loc_2_reg_24[1]_i_1__0_n_1\,
      Q => \CW_bk_loc_2_reg_24_reg_n_1_[1]\,
      R => '0'
    );
\CW_bk_loc_2_reg_24_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \CW_bk_loc_2_reg_24[2]_i_1__0_n_1\,
      Q => \CW_bk_loc_2_reg_24_reg_n_1_[2]\,
      R => '0'
    );
\CW_bk_loc_2_reg_24_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \CW_bk_loc_2_reg_24[3]_i_1__0_n_1\,
      Q => \CW_bk_loc_2_reg_24_reg_n_1_[3]\,
      R => '0'
    );
\CW_bk_loc_2_reg_24_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \CW_bk_reg[9]\(3),
      Q => \CW_bk_loc_2_reg_24_reg_n_1_[4]\,
      R => \CW_bk_loc_2_reg_24[9]_i_1__0_n_1\
    );
\CW_bk_loc_2_reg_24_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \CW_bk_reg[9]\(4),
      Q => \CW_bk_loc_2_reg_24_reg_n_1_[5]\,
      R => \CW_bk_loc_2_reg_24[9]_i_1__0_n_1\
    );
\CW_bk_loc_2_reg_24_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \CW_bk_reg[9]\(5),
      Q => \CW_bk_loc_2_reg_24_reg_n_1_[6]\,
      R => \CW_bk_loc_2_reg_24[9]_i_1__0_n_1\
    );
\CW_bk_loc_2_reg_24_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \CW_bk_reg[9]\(6),
      Q => \CW_bk_loc_2_reg_24_reg_n_1_[7]\,
      R => \CW_bk_loc_2_reg_24[9]_i_1__0_n_1\
    );
\CW_bk_loc_2_reg_24_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \CW_bk_reg[9]\(7),
      Q => \CW_bk_loc_2_reg_24_reg_n_1_[8]\,
      R => \CW_bk_loc_2_reg_24[9]_i_1__0_n_1\
    );
\CW_bk_loc_2_reg_24_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \CW_bk_reg[9]\(8),
      Q => \CW_bk_loc_2_reg_24_reg_n_1_[9]\,
      R => \CW_bk_loc_2_reg_24[9]_i_1__0_n_1\
    );
\CW_bk_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_initial_edca_process_fu_240_CW_bk_o(0),
      I1 => grp_phy_txend_confirm_fu_292_CW_bk_o(1),
      O => \ap_CS_fsm_reg[13]\(1),
      S => \CW_bk[9]_i_5_n_1\
    );
\CW_bk_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_initial_edca_process_fu_240_CW_bk_o(1),
      I1 => grp_phy_txend_confirm_fu_292_CW_bk_o(2),
      O => \ap_CS_fsm_reg[13]\(2),
      S => \CW_bk[9]_i_5_n_1\
    );
\CW_bk_reg[3]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_initial_edca_process_fu_240_CW_bk_o(2),
      I1 => grp_phy_txend_confirm_fu_292_CW_bk_o(3),
      O => \ap_CS_fsm_reg[13]\(3),
      S => \CW_bk[9]_i_5_n_1\
    );
\CW_bk_reg[4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_initial_edca_process_fu_240_CW_bk_o(3),
      I1 => grp_phy_txend_confirm_fu_292_CW_bk_o(4),
      O => \ap_CS_fsm_reg[13]\(4),
      S => \CW_bk[9]_i_5_n_1\
    );
\CW_bk_reg[5]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_initial_edca_process_fu_240_CW_bk_o(4),
      I1 => grp_phy_txend_confirm_fu_292_CW_bk_o(5),
      O => \ap_CS_fsm_reg[13]\(5),
      S => \CW_bk[9]_i_5_n_1\
    );
\CW_bk_reg[6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_initial_edca_process_fu_240_CW_bk_o(5),
      I1 => grp_phy_txend_confirm_fu_292_CW_bk_o(6),
      O => \ap_CS_fsm_reg[13]\(6),
      S => \CW_bk[9]_i_5_n_1\
    );
\CW_bk_reg[7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_initial_edca_process_fu_240_CW_bk_o(6),
      I1 => grp_phy_txend_confirm_fu_292_CW_bk_o(7),
      O => \ap_CS_fsm_reg[13]\(7),
      S => \CW_bk[9]_i_5_n_1\
    );
\CW_bk_reg[8]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_initial_edca_process_fu_240_CW_bk_o(7),
      I1 => grp_phy_txend_confirm_fu_292_CW_bk_o(8),
      O => \ap_CS_fsm_reg[13]\(8),
      S => \CW_bk[9]_i_5_n_1\
    );
\CW_bk_reg[9]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_initial_edca_process_fu_240_CW_bk_o(8),
      I1 => grp_phy_txend_confirm_fu_292_CW_bk_o(9),
      O => \ap_CS_fsm_reg[13]\(9),
      S => \CW_bk[9]_i_5_n_1\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_1_[0]\,
      S => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst
    );
grp_random_int_gen_fu_37: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_random_int_gen_0
     port map (
      D(30 downto 0) => D(30 downto 0),
      Q(0) => \ap_CS_fsm_reg[2]\(0),
      \ap_CS_fsm_reg[0]_0\ => \ap_CS_fsm_reg[0]_0\,
      \ap_CS_fsm_reg[13]_0\ => ap_block_state14_on_subcall_done,
      \ap_CS_fsm_reg[14]_0\ => \ap_CS_fsm_reg[14]\,
      \ap_CS_fsm_reg[16]_0\(1 downto 0) => \ap_CS_fsm_reg[16]\(1 downto 0),
      \ap_CS_fsm_reg[16]_1\(5 downto 0) => Q(5 downto 0),
      \ap_CS_fsm_reg[1]_0\ => \ap_CS_fsm_reg[1]_0\,
      \ap_CS_fsm_reg[1]_1\(1) => ap_CS_fsm_state2,
      \ap_CS_fsm_reg[1]_1\(0) => \ap_CS_fsm_reg_n_1_[0]\,
      \ap_CS_fsm_reg[37]_0\ => grp_random_int_gen_fu_37_n_56,
      ap_NS_fsm118_out => ap_NS_fsm118_out,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      \bk_backoff_counter[9]_i_6\ => \bk_backoff_counter[9]_i_6\,
      \bk_backoff_counter[9]_i_7\(9 downto 0) => \bk_backoff_counter[9]_i_7\(9 downto 0),
      \bk_backoff_counter_reg[0]\ => \bk_backoff_counter_reg[0]\,
      \bk_backoff_counter_reg[1]\ => \bk_backoff_counter_reg[1]\,
      \bk_backoff_counter_reg[2]\ => \bk_backoff_counter_reg[2]\,
      \bk_backoff_counter_reg[3]\ => \bk_backoff_counter_reg[3]\,
      \bk_backoff_counter_reg[4]\ => \bk_backoff_counter_reg[4]\,
      \bk_backoff_counter_reg[5]\ => \bk_backoff_counter_reg[5]\,
      \bk_backoff_counter_reg[6]\ => \bk_backoff_counter_reg[6]\,
      \bk_backoff_counter_reg[7]\ => \bk_backoff_counter_reg[7]\,
      \bk_backoff_counter_reg[8]\ => \bk_backoff_counter_reg[8]\,
      \bk_backoff_counter_reg[9]\ => \bk_backoff_counter_reg[9]\,
      current_txop_holder_3_reg_382(1 downto 0) => current_txop_holder_3_reg_382(1 downto 0),
      current_txop_holder_i(2 downto 0) => current_txop_holder_i(2 downto 0),
      current_txop_holder_i_0_sp_1 => current_txop_holder_i_0_sn_1,
      current_txop_holder_i_1_sp_1 => current_txop_holder_i_1_sn_1,
      \divisor0_reg[9]\(8) => \CW_bk_loc_2_reg_24_reg_n_1_[9]\,
      \divisor0_reg[9]\(7) => \CW_bk_loc_2_reg_24_reg_n_1_[8]\,
      \divisor0_reg[9]\(6) => \CW_bk_loc_2_reg_24_reg_n_1_[7]\,
      \divisor0_reg[9]\(5) => \CW_bk_loc_2_reg_24_reg_n_1_[6]\,
      \divisor0_reg[9]\(4) => \CW_bk_loc_2_reg_24_reg_n_1_[5]\,
      \divisor0_reg[9]\(3) => \CW_bk_loc_2_reg_24_reg_n_1_[4]\,
      \divisor0_reg[9]\(2) => \CW_bk_loc_2_reg_24_reg_n_1_[3]\,
      \divisor0_reg[9]\(1) => \CW_bk_loc_2_reg_24_reg_n_1_[2]\,
      \divisor0_reg[9]\(0) => \CW_bk_loc_2_reg_24_reg_n_1_[1]\,
      grp_fu_211_p2 => grp_fu_211_p2,
      grp_initial_edca_process_fu_240_rand_state_o(30 downto 0) => grp_initial_edca_process_fu_240_rand_state_o(30 downto 0),
      grp_phy_txend_confirm_fu_292_bk_backoff_counter_o(0) => grp_phy_txend_confirm_fu_292_bk_backoff_counter_o(0),
      grp_random_int_gen_fu_37_ap_start_reg => grp_random_int_gen_fu_37_ap_start_reg,
      grp_slot_boundary_timing_fu_202_ap_done => grp_slot_boundary_timing_fu_202_ap_done,
      grp_start_backoff_bk_fu_189_ap_start_reg => grp_start_backoff_bk_fu_189_ap_start_reg,
      grp_start_backoff_bk_fu_189_ap_start_reg_reg(1 downto 0) => ap_NS_fsm(1 downto 0),
      grp_start_tx_fu_117_ap_done => grp_start_tx_fu_117_ap_done,
      icmp_ln304_reg_374 => icmp_ln304_reg_374,
      \icmp_ln304_reg_374_reg[0]\ => \icmp_ln304_reg_374_reg[0]\,
      idle_waited_0_reg_107 => idle_waited_0_reg_107,
      p(31 downto 0) => p(31 downto 0),
      \r_stage_reg[32]\ => \r_stage_reg[32]\,
      \rand_state[0]_i_2\ => \rand_state[0]_i_2\,
      \rand_state_reg[0]\ => \rand_state_reg[0]\,
      \rand_state_reg[0]_0\ => \rand_state_reg[0]_0\,
      \rand_state_reg[10]\ => \rand_state_reg[10]\,
      \rand_state_reg[10]_0\ => \rand_state_reg[10]_0\,
      \rand_state_reg[11]\ => \rand_state_reg[11]\,
      \rand_state_reg[11]_0\ => \rand_state_reg[11]_0\,
      \rand_state_reg[12]\ => \rand_state_reg[12]\,
      \rand_state_reg[12]_0\ => \rand_state_reg[12]_0\,
      \rand_state_reg[13]\ => \rand_state_reg[13]\,
      \rand_state_reg[13]_0\ => \rand_state_reg[13]_0\,
      \rand_state_reg[14]\ => \rand_state_reg[14]\,
      \rand_state_reg[14]_0\ => \rand_state_reg[14]_0\,
      \rand_state_reg[15]\ => \rand_state_reg[15]\,
      \rand_state_reg[15]_0\ => \rand_state_reg[15]_0\,
      \rand_state_reg[16]\ => \rand_state_reg[16]\,
      \rand_state_reg[16]_0\ => \rand_state_reg[16]_0\,
      \rand_state_reg[17]\ => \rand_state_reg[17]\,
      \rand_state_reg[17]_0\ => \rand_state_reg[17]_0\,
      \rand_state_reg[18]\ => \rand_state_reg[18]\,
      \rand_state_reg[18]_0\ => \rand_state_reg[18]_0\,
      \rand_state_reg[19]\ => \rand_state_reg[19]\,
      \rand_state_reg[19]_0\ => \rand_state_reg[19]_0\,
      \rand_state_reg[1]\ => \rand_state_reg[1]\,
      \rand_state_reg[1]_0\ => \rand_state_reg[1]_0\,
      \rand_state_reg[1]_1\ => \rand_state_reg[1]_1\,
      \rand_state_reg[1]_2\ => \rand_state_reg[1]_2\,
      \rand_state_reg[20]\ => \rand_state_reg[20]\,
      \rand_state_reg[20]_0\ => \rand_state_reg[20]_0\,
      \rand_state_reg[21]\ => \rand_state_reg[21]\,
      \rand_state_reg[21]_0\ => \rand_state_reg[21]_0\,
      \rand_state_reg[22]\ => \rand_state_reg[22]\,
      \rand_state_reg[22]_0\ => \rand_state_reg[22]_0\,
      \rand_state_reg[23]\ => \rand_state_reg[23]\,
      \rand_state_reg[23]_0\ => \rand_state_reg[23]_0\,
      \rand_state_reg[24]\ => \rand_state_reg[24]\,
      \rand_state_reg[24]_0\ => \rand_state_reg[24]_0\,
      \rand_state_reg[25]\ => \rand_state_reg[25]\,
      \rand_state_reg[25]_0\ => \rand_state_reg[25]_0\,
      \rand_state_reg[26]\ => \rand_state_reg[26]\,
      \rand_state_reg[26]_0\ => \rand_state_reg[26]_0\,
      \rand_state_reg[27]\ => \rand_state_reg[27]\,
      \rand_state_reg[27]_0\ => \rand_state_reg[27]_0\,
      \rand_state_reg[28]\ => \rand_state_reg[28]\,
      \rand_state_reg[28]_0\ => \rand_state_reg[28]_0\,
      \rand_state_reg[29]\ => \rand_state_reg[29]\,
      \rand_state_reg[29]_0\ => \rand_state_reg[29]_0\,
      \rand_state_reg[2]\ => \rand_state_reg[2]\,
      \rand_state_reg[2]_0\ => \rand_state_reg[2]_0\,
      \rand_state_reg[30]\ => \rand_state_reg[30]\,
      \rand_state_reg[30]_0\ => \rand_state_reg[30]_0\,
      \rand_state_reg[31]\(30 downto 0) => \rand_state_reg[31]\(30 downto 0),
      \rand_state_reg[31]_0\ => \rand_state_reg[31]_0\,
      \rand_state_reg[31]_1\ => \rand_state_reg[31]_1\,
      \rand_state_reg[3]\ => \rand_state_reg[3]\,
      \rand_state_reg[3]_0\ => \rand_state_reg[3]_0\,
      \rand_state_reg[4]\ => \rand_state_reg[4]\,
      \rand_state_reg[4]_0\ => \rand_state_reg[4]_0\,
      \rand_state_reg[5]\ => \rand_state_reg[5]\,
      \rand_state_reg[5]_0\ => \rand_state_reg[5]_0\,
      \rand_state_reg[6]\ => \rand_state_reg[6]\,
      \rand_state_reg[6]_0\ => \rand_state_reg[6]_0\,
      \rand_state_reg[7]\ => \rand_state_reg[7]\,
      \rand_state_reg[7]_0\ => \rand_state_reg[7]_0\,
      \rand_state_reg[8]\ => \rand_state_reg[8]\,
      \rand_state_reg[8]_0\ => \rand_state_reg[8]_0\,
      \rand_state_reg[9]\ => \rand_state_reg[9]\,
      \rand_state_reg[9]_0\ => \rand_state_reg[9]_0\,
      tmp_4_reg_370 => tmp_4_reg_370
    );
grp_random_int_gen_fu_37_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_random_int_gen_fu_37_n_56,
      Q => grp_random_int_gen_fu_37_ap_start_reg,
      R => ap_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_backoff_bk_28 is
  port (
    \ap_CS_fsm_reg[14]\ : out STD_LOGIC;
    current_txop_holder_i_0_sp_1 : out STD_LOGIC;
    ap_block_state14_on_subcall_done : out STD_LOGIC;
    current_txop_holder_i_1_sp_1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_initial_edca_process_fu_240_rand_state_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    grp_initial_edca_process_fu_240_bk_backoff_counter_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    grp_initial_edca_process_fu_240_CW_bk_o : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \ap_CS_fsm_reg[13]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[1]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[2]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[3]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[4]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[5]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[6]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[7]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[8]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[9]\ : out STD_LOGIC;
    ap_NS_fsm118_out : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[0]_1\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \r_stage_reg[32]\ : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    grp_start_backoff_bk_fu_191_ap_start_reg : in STD_LOGIC;
    tmp_9_reg_372 : in STD_LOGIC;
    icmp_ln304_reg_376 : in STD_LOGIC;
    icmp_ln305_reg_380 : in STD_LOGIC;
    current_txop_holder_i : in STD_LOGIC_VECTOR ( 2 downto 0 );
    current_txop_holder_6_reg_384 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_fu_211_p2 : in STD_LOGIC;
    grp_start_tx_fu_119_ap_done : in STD_LOGIC;
    idle_waited_0_reg_109 : in STD_LOGIC;
    \rand_state_reg[0]\ : in STD_LOGIC;
    p : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \rand_state_reg[0]_0\ : in STD_LOGIC;
    \rand_state_reg[1]\ : in STD_LOGIC;
    \rand_state_reg[1]_0\ : in STD_LOGIC;
    \rand_state_reg[2]\ : in STD_LOGIC;
    \rand_state_reg[2]_0\ : in STD_LOGIC;
    \rand_state_reg[3]\ : in STD_LOGIC;
    \rand_state_reg[3]_0\ : in STD_LOGIC;
    \rand_state_reg[4]\ : in STD_LOGIC;
    \rand_state_reg[4]_0\ : in STD_LOGIC;
    \rand_state_reg[5]\ : in STD_LOGIC;
    \rand_state_reg[5]_0\ : in STD_LOGIC;
    \rand_state_reg[6]\ : in STD_LOGIC;
    \rand_state_reg[6]_0\ : in STD_LOGIC;
    \rand_state_reg[7]\ : in STD_LOGIC;
    \rand_state_reg[7]_0\ : in STD_LOGIC;
    \rand_state_reg[8]\ : in STD_LOGIC;
    \rand_state_reg[8]_0\ : in STD_LOGIC;
    \rand_state_reg[9]\ : in STD_LOGIC;
    \rand_state_reg[9]_0\ : in STD_LOGIC;
    \rand_state_reg[10]\ : in STD_LOGIC;
    \rand_state_reg[10]_0\ : in STD_LOGIC;
    \rand_state_reg[11]\ : in STD_LOGIC;
    \rand_state_reg[11]_0\ : in STD_LOGIC;
    \rand_state_reg[12]\ : in STD_LOGIC;
    \rand_state_reg[12]_0\ : in STD_LOGIC;
    \rand_state_reg[13]\ : in STD_LOGIC;
    \rand_state_reg[13]_0\ : in STD_LOGIC;
    \rand_state_reg[14]\ : in STD_LOGIC;
    \rand_state_reg[14]_0\ : in STD_LOGIC;
    \rand_state_reg[15]\ : in STD_LOGIC;
    \rand_state_reg[15]_0\ : in STD_LOGIC;
    \rand_state_reg[16]\ : in STD_LOGIC;
    \rand_state_reg[16]_0\ : in STD_LOGIC;
    \rand_state_reg[17]\ : in STD_LOGIC;
    \rand_state_reg[17]_0\ : in STD_LOGIC;
    \rand_state_reg[18]\ : in STD_LOGIC;
    \rand_state_reg[18]_0\ : in STD_LOGIC;
    \rand_state_reg[19]\ : in STD_LOGIC;
    \rand_state_reg[19]_0\ : in STD_LOGIC;
    \rand_state_reg[20]\ : in STD_LOGIC;
    \rand_state_reg[20]_0\ : in STD_LOGIC;
    \rand_state_reg[21]\ : in STD_LOGIC;
    \rand_state_reg[21]_0\ : in STD_LOGIC;
    \rand_state_reg[22]\ : in STD_LOGIC;
    \rand_state_reg[22]_0\ : in STD_LOGIC;
    \rand_state_reg[23]\ : in STD_LOGIC;
    \rand_state_reg[23]_0\ : in STD_LOGIC;
    \rand_state_reg[24]\ : in STD_LOGIC;
    \rand_state_reg[24]_0\ : in STD_LOGIC;
    \rand_state_reg[25]\ : in STD_LOGIC;
    \rand_state_reg[25]_0\ : in STD_LOGIC;
    \rand_state_reg[26]\ : in STD_LOGIC;
    \rand_state_reg[26]_0\ : in STD_LOGIC;
    \rand_state_reg[27]\ : in STD_LOGIC;
    \rand_state_reg[27]_0\ : in STD_LOGIC;
    \rand_state_reg[28]\ : in STD_LOGIC;
    \rand_state_reg[28]_0\ : in STD_LOGIC;
    \rand_state_reg[29]\ : in STD_LOGIC;
    \rand_state_reg[29]_0\ : in STD_LOGIC;
    \rand_state_reg[30]\ : in STD_LOGIC;
    \rand_state_reg[30]_0\ : in STD_LOGIC;
    \rand_state_reg[31]\ : in STD_LOGIC;
    \rand_state_reg[31]_0\ : in STD_LOGIC;
    \bk_backoff_counter_reg[0]\ : in STD_LOGIC;
    \bk_backoff_counter[9]_i_7\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    grp_start_backoff_bk_fu_191_invoke_reason : in STD_LOGIC;
    \CW_bk_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \bk_backoff_counter_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_backoff_bk_28 : entity is "start_backoff_bk";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_backoff_bk_28;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_backoff_bk_28 is
  signal \CW_bk[9]_i_11_n_1\ : STD_LOGIC;
  signal \CW_bk[9]_i_12_n_1\ : STD_LOGIC;
  signal \CW_bk[9]_i_13_n_1\ : STD_LOGIC;
  signal \CW_bk[9]_i_14_n_1\ : STD_LOGIC;
  signal \CW_bk_loc_2_reg_24[1]_i_1_n_1\ : STD_LOGIC;
  signal \CW_bk_loc_2_reg_24[2]_i_1_n_1\ : STD_LOGIC;
  signal \CW_bk_loc_2_reg_24[3]_i_1_n_1\ : STD_LOGIC;
  signal \CW_bk_loc_2_reg_24[9]_i_1_n_1\ : STD_LOGIC;
  signal \CW_bk_loc_2_reg_24_reg_n_1_[1]\ : STD_LOGIC;
  signal \CW_bk_loc_2_reg_24_reg_n_1_[2]\ : STD_LOGIC;
  signal \CW_bk_loc_2_reg_24_reg_n_1_[3]\ : STD_LOGIC;
  signal \CW_bk_loc_2_reg_24_reg_n_1_[4]\ : STD_LOGIC;
  signal \CW_bk_loc_2_reg_24_reg_n_1_[5]\ : STD_LOGIC;
  signal \CW_bk_loc_2_reg_24_reg_n_1_[6]\ : STD_LOGIC;
  signal \CW_bk_loc_2_reg_24_reg_n_1_[7]\ : STD_LOGIC;
  signal \CW_bk_loc_2_reg_24_reg_n_1_[8]\ : STD_LOGIC;
  signal \CW_bk_loc_2_reg_24_reg_n_1_[9]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[0]_1\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[13]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal current_txop_holder_i_0_sn_1 : STD_LOGIC;
  signal current_txop_holder_i_1_sn_1 : STD_LOGIC;
  signal grp_random_int_gen_fu_37_ap_start_reg : STD_LOGIC;
  signal grp_random_int_gen_fu_37_n_55 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CW_bk[9]_i_13\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \CW_bk[9]_i_14\ : label is "soft_lutpair74";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
begin
  \ap_CS_fsm_reg[0]_1\ <= \^ap_cs_fsm_reg[0]_1\;
  \ap_CS_fsm_reg[13]\ <= \^ap_cs_fsm_reg[13]\;
  current_txop_holder_i_0_sp_1 <= current_txop_holder_i_0_sn_1;
  current_txop_holder_i_1_sp_1 <= current_txop_holder_i_1_sn_1;
\CW_bk[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFFC0400000"
    )
        port map (
      I0 => grp_start_backoff_bk_fu_191_invoke_reason,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => grp_start_backoff_bk_fu_191_ap_start_reg,
      I3 => \CW_bk_reg[9]\(0),
      I4 => \^ap_cs_fsm_reg[13]\,
      I5 => \CW_bk_reg[9]\(1),
      O => grp_initial_edca_process_fu_240_CW_bk_o(0)
    );
\CW_bk[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFFC0400000"
    )
        port map (
      I0 => grp_start_backoff_bk_fu_191_invoke_reason,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => grp_start_backoff_bk_fu_191_ap_start_reg,
      I3 => \CW_bk_reg[9]\(1),
      I4 => \^ap_cs_fsm_reg[13]\,
      I5 => \CW_bk_reg[9]\(2),
      O => grp_initial_edca_process_fu_240_CW_bk_o(1)
    );
\CW_bk[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFFC0400000"
    )
        port map (
      I0 => grp_start_backoff_bk_fu_191_invoke_reason,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => grp_start_backoff_bk_fu_191_ap_start_reg,
      I3 => \CW_bk_reg[9]\(2),
      I4 => \^ap_cs_fsm_reg[13]\,
      I5 => \CW_bk_reg[9]\(3),
      O => grp_initial_edca_process_fu_240_CW_bk_o(2)
    );
\CW_bk[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFFFF88880000"
    )
        port map (
      I0 => \CW_bk_reg[9]\(3),
      I1 => \CW_bk[9]_i_14_n_1\,
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => grp_start_backoff_bk_fu_191_ap_start_reg,
      I4 => \^ap_cs_fsm_reg[13]\,
      I5 => \CW_bk_reg[9]\(4),
      O => grp_initial_edca_process_fu_240_CW_bk_o(3)
    );
\CW_bk[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFFFF88880000"
    )
        port map (
      I0 => \CW_bk_reg[9]\(4),
      I1 => \CW_bk[9]_i_14_n_1\,
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => grp_start_backoff_bk_fu_191_ap_start_reg,
      I4 => \^ap_cs_fsm_reg[13]\,
      I5 => \CW_bk_reg[9]\(5),
      O => grp_initial_edca_process_fu_240_CW_bk_o(4)
    );
\CW_bk[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFFFF88880000"
    )
        port map (
      I0 => \CW_bk_reg[9]\(5),
      I1 => \CW_bk[9]_i_14_n_1\,
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => grp_start_backoff_bk_fu_191_ap_start_reg,
      I4 => \^ap_cs_fsm_reg[13]\,
      I5 => \CW_bk_reg[9]\(6),
      O => grp_initial_edca_process_fu_240_CW_bk_o(5)
    );
\CW_bk[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFFFF88880000"
    )
        port map (
      I0 => \CW_bk_reg[9]\(6),
      I1 => \CW_bk[9]_i_14_n_1\,
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => grp_start_backoff_bk_fu_191_ap_start_reg,
      I4 => \^ap_cs_fsm_reg[13]\,
      I5 => \CW_bk_reg[9]\(7),
      O => grp_initial_edca_process_fu_240_CW_bk_o(6)
    );
\CW_bk[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFFFF88880000"
    )
        port map (
      I0 => \CW_bk_reg[9]\(7),
      I1 => \CW_bk[9]_i_14_n_1\,
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => grp_start_backoff_bk_fu_191_ap_start_reg,
      I4 => \^ap_cs_fsm_reg[13]\,
      I5 => \CW_bk_reg[9]\(8),
      O => grp_initial_edca_process_fu_240_CW_bk_o(7)
    );
\CW_bk[9]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF0000FFFF"
    )
        port map (
      I0 => \CW_bk_reg[9]\(0),
      I1 => \CW_bk_reg[9]\(3),
      I2 => \CW_bk_reg[9]\(4),
      I3 => \CW_bk_reg[9]\(2),
      I4 => \^ap_cs_fsm_reg[0]_1\,
      I5 => \CW_bk_reg[9]\(1),
      O => \CW_bk[9]_i_11_n_1\
    );
\CW_bk[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF0000FFFF"
    )
        port map (
      I0 => \CW_bk_reg[9]\(5),
      I1 => \CW_bk_reg[9]\(8),
      I2 => \CW_bk_reg[9]\(9),
      I3 => \CW_bk_reg[9]\(7),
      I4 => \^ap_cs_fsm_reg[0]_1\,
      I5 => \CW_bk_reg[9]\(6),
      O => \CW_bk[9]_i_12_n_1\
    );
\CW_bk[9]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888088"
    )
        port map (
      I0 => grp_start_backoff_bk_fu_191_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => tmp_9_reg_372,
      I3 => icmp_ln304_reg_376,
      I4 => icmp_ln305_reg_380,
      O => \CW_bk[9]_i_13_n_1\
    );
\CW_bk[9]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => tmp_9_reg_372,
      I1 => icmp_ln304_reg_376,
      I2 => icmp_ln305_reg_380,
      I3 => grp_start_backoff_bk_fu_191_ap_start_reg,
      I4 => \ap_CS_fsm_reg_n_1_[0]\,
      O => \CW_bk[9]_i_14_n_1\
    );
\CW_bk[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FE0000000000"
    )
        port map (
      I0 => \CW_bk[9]_i_11_n_1\,
      I1 => \CW_bk[9]_i_12_n_1\,
      I2 => \CW_bk[9]_i_13_n_1\,
      I3 => Q(2),
      I4 => tmp_9_reg_372,
      I5 => icmp_ln304_reg_376,
      O => \^ap_cs_fsm_reg[13]\
    );
\CW_bk[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFFFF88880000"
    )
        port map (
      I0 => \CW_bk_reg[9]\(8),
      I1 => \CW_bk[9]_i_14_n_1\,
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => grp_start_backoff_bk_fu_191_ap_start_reg,
      I4 => \^ap_cs_fsm_reg[13]\,
      I5 => \CW_bk_reg[9]\(9),
      O => grp_initial_edca_process_fu_240_CW_bk_o(8)
    );
\CW_bk_loc_2_reg_24[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF0000FFEF"
    )
        port map (
      I0 => \CW_bk_reg[9]\(0),
      I1 => tmp_9_reg_372,
      I2 => icmp_ln304_reg_376,
      I3 => icmp_ln305_reg_380,
      I4 => \^ap_cs_fsm_reg[0]_1\,
      I5 => \CW_bk_loc_2_reg_24_reg_n_1_[1]\,
      O => \CW_bk_loc_2_reg_24[1]_i_1_n_1\
    );
\CW_bk_loc_2_reg_24[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF0000FFEF"
    )
        port map (
      I0 => \CW_bk_reg[9]\(1),
      I1 => tmp_9_reg_372,
      I2 => icmp_ln304_reg_376,
      I3 => icmp_ln305_reg_380,
      I4 => \^ap_cs_fsm_reg[0]_1\,
      I5 => \CW_bk_loc_2_reg_24_reg_n_1_[2]\,
      O => \CW_bk_loc_2_reg_24[2]_i_1_n_1\
    );
\CW_bk_loc_2_reg_24[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF0000FFEF"
    )
        port map (
      I0 => \CW_bk_reg[9]\(2),
      I1 => tmp_9_reg_372,
      I2 => icmp_ln304_reg_376,
      I3 => icmp_ln305_reg_380,
      I4 => \^ap_cs_fsm_reg[0]_1\,
      I5 => \CW_bk_loc_2_reg_24_reg_n_1_[3]\,
      O => \CW_bk_loc_2_reg_24[3]_i_1_n_1\
    );
\CW_bk_loc_2_reg_24[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[0]\,
      I1 => grp_start_backoff_bk_fu_191_ap_start_reg,
      O => \^ap_cs_fsm_reg[0]_1\
    );
\CW_bk_loc_2_reg_24[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB000000"
    )
        port map (
      I0 => tmp_9_reg_372,
      I1 => icmp_ln304_reg_376,
      I2 => icmp_ln305_reg_380,
      I3 => grp_start_backoff_bk_fu_191_ap_start_reg,
      I4 => \ap_CS_fsm_reg_n_1_[0]\,
      O => \CW_bk_loc_2_reg_24[9]_i_1_n_1\
    );
\CW_bk_loc_2_reg_24[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_start_backoff_bk_fu_191_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      O => ap_NS_fsm1
    );
\CW_bk_loc_2_reg_24_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \CW_bk_loc_2_reg_24[1]_i_1_n_1\,
      Q => \CW_bk_loc_2_reg_24_reg_n_1_[1]\,
      R => '0'
    );
\CW_bk_loc_2_reg_24_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \CW_bk_loc_2_reg_24[2]_i_1_n_1\,
      Q => \CW_bk_loc_2_reg_24_reg_n_1_[2]\,
      R => '0'
    );
\CW_bk_loc_2_reg_24_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \CW_bk_loc_2_reg_24[3]_i_1_n_1\,
      Q => \CW_bk_loc_2_reg_24_reg_n_1_[3]\,
      R => '0'
    );
\CW_bk_loc_2_reg_24_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \CW_bk_reg[9]\(3),
      Q => \CW_bk_loc_2_reg_24_reg_n_1_[4]\,
      R => \CW_bk_loc_2_reg_24[9]_i_1_n_1\
    );
\CW_bk_loc_2_reg_24_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \CW_bk_reg[9]\(4),
      Q => \CW_bk_loc_2_reg_24_reg_n_1_[5]\,
      R => \CW_bk_loc_2_reg_24[9]_i_1_n_1\
    );
\CW_bk_loc_2_reg_24_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \CW_bk_reg[9]\(5),
      Q => \CW_bk_loc_2_reg_24_reg_n_1_[6]\,
      R => \CW_bk_loc_2_reg_24[9]_i_1_n_1\
    );
\CW_bk_loc_2_reg_24_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \CW_bk_reg[9]\(6),
      Q => \CW_bk_loc_2_reg_24_reg_n_1_[7]\,
      R => \CW_bk_loc_2_reg_24[9]_i_1_n_1\
    );
\CW_bk_loc_2_reg_24_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \CW_bk_reg[9]\(7),
      Q => \CW_bk_loc_2_reg_24_reg_n_1_[8]\,
      R => \CW_bk_loc_2_reg_24[9]_i_1_n_1\
    );
\CW_bk_loc_2_reg_24_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \CW_bk_reg[9]\(8),
      Q => \CW_bk_loc_2_reg_24_reg_n_1_[9]\,
      R => \CW_bk_loc_2_reg_24[9]_i_1_n_1\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_1_[0]\,
      S => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst
    );
grp_random_int_gen_fu_37: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_random_int_gen_38
     port map (
      D(0) => D(0),
      Q(0) => \ap_CS_fsm_reg[2]_0\(0),
      \ap_CS_fsm_reg[0]_0\ => \ap_CS_fsm_reg[0]_0\,
      \ap_CS_fsm_reg[13]_0\ => ap_block_state14_on_subcall_done,
      \ap_CS_fsm_reg[14]_0\ => \ap_CS_fsm_reg[14]\,
      \ap_CS_fsm_reg[16]_0\(4 downto 0) => Q(4 downto 0),
      \ap_CS_fsm_reg[1]_0\ => \ap_CS_fsm_reg[1]_0\,
      \ap_CS_fsm_reg[1]_1\(1) => ap_CS_fsm_state2,
      \ap_CS_fsm_reg[1]_1\(0) => \ap_CS_fsm_reg_n_1_[0]\,
      \ap_CS_fsm_reg[2]_0\ => \ap_CS_fsm_reg[2]\,
      \ap_CS_fsm_reg[37]_0\ => grp_random_int_gen_fu_37_n_55,
      ap_NS_fsm118_out => ap_NS_fsm118_out,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      \bk_backoff_counter[9]_i_7\(9 downto 0) => \bk_backoff_counter[9]_i_7\(9 downto 0),
      \bk_backoff_counter_reg[0]\ => \bk_backoff_counter_reg[0]\,
      \bk_backoff_counter_reg[0]_0\ => \bk_backoff_counter_reg[0]_0\,
      \bk_backoff_counter_reg[1]\ => \bk_backoff_counter_reg[1]\,
      \bk_backoff_counter_reg[2]\ => \bk_backoff_counter_reg[2]\,
      \bk_backoff_counter_reg[3]\ => \bk_backoff_counter_reg[3]\,
      \bk_backoff_counter_reg[4]\ => \bk_backoff_counter_reg[4]\,
      \bk_backoff_counter_reg[5]\ => \bk_backoff_counter_reg[5]\,
      \bk_backoff_counter_reg[6]\ => \bk_backoff_counter_reg[6]\,
      \bk_backoff_counter_reg[7]\ => \bk_backoff_counter_reg[7]\,
      \bk_backoff_counter_reg[8]\ => \bk_backoff_counter_reg[8]\,
      \bk_backoff_counter_reg[9]\ => \bk_backoff_counter_reg[9]\,
      current_txop_holder_6_reg_384(1 downto 0) => current_txop_holder_6_reg_384(1 downto 0),
      current_txop_holder_i(2 downto 0) => current_txop_holder_i(2 downto 0),
      current_txop_holder_i_0_sp_1 => current_txop_holder_i_0_sn_1,
      current_txop_holder_i_1_sp_1 => current_txop_holder_i_1_sn_1,
      \divisor0_reg[9]\(8) => \CW_bk_loc_2_reg_24_reg_n_1_[9]\,
      \divisor0_reg[9]\(7) => \CW_bk_loc_2_reg_24_reg_n_1_[8]\,
      \divisor0_reg[9]\(6) => \CW_bk_loc_2_reg_24_reg_n_1_[7]\,
      \divisor0_reg[9]\(5) => \CW_bk_loc_2_reg_24_reg_n_1_[6]\,
      \divisor0_reg[9]\(4) => \CW_bk_loc_2_reg_24_reg_n_1_[5]\,
      \divisor0_reg[9]\(3) => \CW_bk_loc_2_reg_24_reg_n_1_[4]\,
      \divisor0_reg[9]\(2) => \CW_bk_loc_2_reg_24_reg_n_1_[3]\,
      \divisor0_reg[9]\(1) => \CW_bk_loc_2_reg_24_reg_n_1_[2]\,
      \divisor0_reg[9]\(0) => \CW_bk_loc_2_reg_24_reg_n_1_[1]\,
      grp_fu_211_p2 => grp_fu_211_p2,
      grp_initial_edca_process_fu_240_bk_backoff_counter_o(0) => grp_initial_edca_process_fu_240_bk_backoff_counter_o(0),
      grp_initial_edca_process_fu_240_rand_state_o(31 downto 0) => grp_initial_edca_process_fu_240_rand_state_o(31 downto 0),
      grp_random_int_gen_fu_37_ap_start_reg => grp_random_int_gen_fu_37_ap_start_reg,
      grp_start_backoff_bk_fu_191_ap_start_reg => grp_start_backoff_bk_fu_191_ap_start_reg,
      grp_start_backoff_bk_fu_191_ap_start_reg_reg(1 downto 0) => ap_NS_fsm(1 downto 0),
      grp_start_tx_fu_119_ap_done => grp_start_tx_fu_119_ap_done,
      icmp_ln304_reg_376 => icmp_ln304_reg_376,
      idle_waited_0_reg_109 => idle_waited_0_reg_109,
      p(31 downto 0) => p(31 downto 0),
      \r_stage_reg[32]\ => \r_stage_reg[32]\,
      \rand_state_reg[0]\ => \rand_state_reg[0]\,
      \rand_state_reg[0]_0\ => \rand_state_reg[0]_0\,
      \rand_state_reg[10]\ => \rand_state_reg[10]\,
      \rand_state_reg[10]_0\ => \rand_state_reg[10]_0\,
      \rand_state_reg[11]\ => \rand_state_reg[11]\,
      \rand_state_reg[11]_0\ => \rand_state_reg[11]_0\,
      \rand_state_reg[12]\ => \rand_state_reg[12]\,
      \rand_state_reg[12]_0\ => \rand_state_reg[12]_0\,
      \rand_state_reg[13]\ => \rand_state_reg[13]\,
      \rand_state_reg[13]_0\ => \rand_state_reg[13]_0\,
      \rand_state_reg[14]\ => \rand_state_reg[14]\,
      \rand_state_reg[14]_0\ => \rand_state_reg[14]_0\,
      \rand_state_reg[15]\ => \rand_state_reg[15]\,
      \rand_state_reg[15]_0\ => \rand_state_reg[15]_0\,
      \rand_state_reg[16]\ => \rand_state_reg[16]\,
      \rand_state_reg[16]_0\ => \rand_state_reg[16]_0\,
      \rand_state_reg[17]\ => \rand_state_reg[17]\,
      \rand_state_reg[17]_0\ => \rand_state_reg[17]_0\,
      \rand_state_reg[18]\ => \rand_state_reg[18]\,
      \rand_state_reg[18]_0\ => \rand_state_reg[18]_0\,
      \rand_state_reg[19]\ => \rand_state_reg[19]\,
      \rand_state_reg[19]_0\ => \rand_state_reg[19]_0\,
      \rand_state_reg[1]\ => \rand_state_reg[1]\,
      \rand_state_reg[1]_0\ => \rand_state_reg[1]_0\,
      \rand_state_reg[20]\ => \rand_state_reg[20]\,
      \rand_state_reg[20]_0\ => \rand_state_reg[20]_0\,
      \rand_state_reg[21]\ => \rand_state_reg[21]\,
      \rand_state_reg[21]_0\ => \rand_state_reg[21]_0\,
      \rand_state_reg[22]\ => \rand_state_reg[22]\,
      \rand_state_reg[22]_0\ => \rand_state_reg[22]_0\,
      \rand_state_reg[23]\ => \rand_state_reg[23]\,
      \rand_state_reg[23]_0\ => \rand_state_reg[23]_0\,
      \rand_state_reg[24]\ => \rand_state_reg[24]\,
      \rand_state_reg[24]_0\ => \rand_state_reg[24]_0\,
      \rand_state_reg[25]\ => \rand_state_reg[25]\,
      \rand_state_reg[25]_0\ => \rand_state_reg[25]_0\,
      \rand_state_reg[26]\ => \rand_state_reg[26]\,
      \rand_state_reg[26]_0\ => \rand_state_reg[26]_0\,
      \rand_state_reg[27]\ => \rand_state_reg[27]\,
      \rand_state_reg[27]_0\ => \rand_state_reg[27]_0\,
      \rand_state_reg[28]\ => \rand_state_reg[28]\,
      \rand_state_reg[28]_0\ => \rand_state_reg[28]_0\,
      \rand_state_reg[29]\ => \rand_state_reg[29]\,
      \rand_state_reg[29]_0\ => \rand_state_reg[29]_0\,
      \rand_state_reg[2]\ => \rand_state_reg[2]\,
      \rand_state_reg[2]_0\ => \rand_state_reg[2]_0\,
      \rand_state_reg[30]\ => \rand_state_reg[30]\,
      \rand_state_reg[30]_0\ => \rand_state_reg[30]_0\,
      \rand_state_reg[31]\ => \rand_state_reg[31]\,
      \rand_state_reg[31]_0\ => \rand_state_reg[31]_0\,
      \rand_state_reg[3]\ => \rand_state_reg[3]\,
      \rand_state_reg[3]_0\ => \rand_state_reg[3]_0\,
      \rand_state_reg[4]\ => \rand_state_reg[4]\,
      \rand_state_reg[4]_0\ => \rand_state_reg[4]_0\,
      \rand_state_reg[5]\ => \rand_state_reg[5]\,
      \rand_state_reg[5]_0\ => \rand_state_reg[5]_0\,
      \rand_state_reg[6]\ => \rand_state_reg[6]\,
      \rand_state_reg[6]_0\ => \rand_state_reg[6]_0\,
      \rand_state_reg[7]\ => \rand_state_reg[7]\,
      \rand_state_reg[7]_0\ => \rand_state_reg[7]_0\,
      \rand_state_reg[8]\ => \rand_state_reg[8]\,
      \rand_state_reg[8]_0\ => \rand_state_reg[8]_0\,
      \rand_state_reg[9]\ => \rand_state_reg[9]\,
      \rand_state_reg[9]_0\ => \rand_state_reg[9]_0\,
      tmp_9_reg_372 => tmp_9_reg_372
    );
grp_random_int_gen_fu_37_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_random_int_gen_fu_37_n_55,
      Q => grp_random_int_gen_fu_37_ap_start_reg,
      R => ap_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_backoff_vi is
  port (
    \ap_CS_fsm_reg[8]\ : out STD_LOGIC;
    \icmp_ln286_reg_362_reg[0]\ : out STD_LOGIC;
    \available_spaces_be_reg[2]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[13]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \vi_backoff_counter_reg[1]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_0\ : out STD_LOGIC;
    \vi_backoff_counter_reg[2]\ : out STD_LOGIC;
    \vi_backoff_counter_reg[8]\ : out STD_LOGIC;
    \vi_backoff_counter_reg[9]\ : out STD_LOGIC;
    \be_backoff_counter_reg[9]\ : out STD_LOGIC;
    \available_spaces_be_reg[2]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_1\ : out STD_LOGIC;
    \be_backoff_counter_reg[8]\ : out STD_LOGIC;
    \be_backoff_counter_reg[2]\ : out STD_LOGIC;
    \be_backoff_counter_reg[1]\ : out STD_LOGIC;
    \available_spaces_be_reg[2]_1\ : out STD_LOGIC;
    \available_spaces_be_reg[2]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \available_spaces_be_reg[2]_3\ : out STD_LOGIC;
    \available_spaces_be_reg[2]_4\ : out STD_LOGIC;
    \available_spaces_be_reg[2]_5\ : out STD_LOGIC;
    \available_spaces_be_reg[2]_6\ : out STD_LOGIC;
    \available_spaces_be_reg[2]_7\ : out STD_LOGIC;
    \available_spaces_vi_reg[2]\ : out STD_LOGIC;
    \available_spaces_vi_reg[2]_0\ : out STD_LOGIC;
    \available_spaces_vi_reg[2]_1\ : out STD_LOGIC;
    \available_spaces_vi_reg[2]_2\ : out STD_LOGIC;
    \available_spaces_vi_reg[2]_3\ : out STD_LOGIC;
    grp_phy_txend_confirm_fu_292_vi_backoff_counter_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rand_state_reg[1]\ : out STD_LOGIC;
    \rand_state_reg[2]\ : out STD_LOGIC;
    \rand_state_reg[3]\ : out STD_LOGIC;
    \rand_state_reg[4]\ : out STD_LOGIC;
    \rand_state_reg[5]\ : out STD_LOGIC;
    \rand_state_reg[6]\ : out STD_LOGIC;
    \rand_state_reg[7]\ : out STD_LOGIC;
    \rand_state_reg[8]\ : out STD_LOGIC;
    \rand_state_reg[9]\ : out STD_LOGIC;
    \rand_state_reg[10]\ : out STD_LOGIC;
    \rand_state_reg[11]\ : out STD_LOGIC;
    \rand_state_reg[12]\ : out STD_LOGIC;
    \rand_state_reg[13]\ : out STD_LOGIC;
    \rand_state_reg[14]\ : out STD_LOGIC;
    \rand_state_reg[15]\ : out STD_LOGIC;
    \rand_state_reg[16]\ : out STD_LOGIC;
    \rand_state_reg[17]\ : out STD_LOGIC;
    \rand_state_reg[18]\ : out STD_LOGIC;
    \rand_state_reg[19]\ : out STD_LOGIC;
    \rand_state_reg[20]\ : out STD_LOGIC;
    \rand_state_reg[21]\ : out STD_LOGIC;
    \rand_state_reg[22]\ : out STD_LOGIC;
    \rand_state_reg[23]\ : out STD_LOGIC;
    \rand_state_reg[24]\ : out STD_LOGIC;
    \rand_state_reg[25]\ : out STD_LOGIC;
    \rand_state_reg[26]\ : out STD_LOGIC;
    \rand_state_reg[27]\ : out STD_LOGIC;
    \rand_state_reg[28]\ : out STD_LOGIC;
    \rand_state_reg[29]\ : out STD_LOGIC;
    \rand_state_reg[30]\ : out STD_LOGIC;
    \rand_state_reg[31]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \r_stage_reg[32]\ : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    grp_start_backoff_vi_fu_163_ap_start_reg : in STD_LOGIC;
    icmp_ln286_reg_362 : in STD_LOGIC;
    available_spaces_be : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln286_reg_362_reg[0]_0\ : in STD_LOGIC;
    tmp_2_reg_358 : in STD_LOGIC;
    \rand_state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rand_state_reg[0]_0\ : in STD_LOGIC;
    \rand_state_reg[0]_1\ : in STD_LOGIC;
    \rand_state_reg[0]_2\ : in STD_LOGIC;
    grp_initial_edca_process_fu_240_rand_state_o : in STD_LOGIC_VECTOR ( 0 to 0 );
    \CW_vi_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \CW_vi_reg[0]_0\ : in STD_LOGIC;
    grp_initial_edca_process_fu_240_CW_vi_o_ap_vld : in STD_LOGIC;
    \CW_vi_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    grp_initial_edca_process_fu_240_CW_vi_o : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \vi_backoff_counter_reg[0]\ : in STD_LOGIC;
    \vi_backoff_counter_reg[1]_0\ : in STD_LOGIC;
    \vi_backoff_counter_reg[1]_1\ : in STD_LOGIC;
    \vi_backoff_counter_reg[1]_2\ : in STD_LOGIC;
    \vi_backoff_counter_reg[2]_0\ : in STD_LOGIC;
    \vi_backoff_counter_reg[2]_1\ : in STD_LOGIC;
    \vi_backoff_counter_reg[8]_0\ : in STD_LOGIC;
    \vi_backoff_counter_reg[8]_1\ : in STD_LOGIC;
    \vi_backoff_counter_reg[9]_0\ : in STD_LOGIC;
    \vi_backoff_counter_reg[9]_1\ : in STD_LOGIC;
    \be_backoff_counter_reg[9]_0\ : in STD_LOGIC;
    \be_backoff_counter_reg[9]_1\ : in STD_LOGIC;
    \be_backoff_counter_reg[9]_2\ : in STD_LOGIC;
    \be_backoff_counter_reg[9]_3\ : in STD_LOGIC;
    \be_backoff_counter_reg[8]_0\ : in STD_LOGIC;
    \be_backoff_counter_reg[8]_1\ : in STD_LOGIC;
    \be_backoff_counter_reg[8]_2\ : in STD_LOGIC;
    \be_backoff_counter_reg[2]_0\ : in STD_LOGIC;
    \be_backoff_counter_reg[2]_1\ : in STD_LOGIC;
    \be_backoff_counter_reg[2]_2\ : in STD_LOGIC;
    \be_backoff_counter_reg[1]_0\ : in STD_LOGIC;
    \be_backoff_counter_reg[1]_1\ : in STD_LOGIC;
    \be_backoff_counter_reg[1]_2\ : in STD_LOGIC;
    \be_backoff_counter_reg[0]\ : in STD_LOGIC;
    tmp_reg_346 : in STD_LOGIC;
    icmp_ln268_reg_350 : in STD_LOGIC;
    icmp_ln269_reg_354 : in STD_LOGIC;
    icmp_ln287_reg_366 : in STD_LOGIC;
    current_txop_holder_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \be_backoff_counter_reg[7]\ : in STD_LOGIC;
    \be_backoff_counter_reg[7]_0\ : in STD_LOGIC;
    \be_backoff_counter_reg[7]_1\ : in STD_LOGIC;
    \be_backoff_counter_reg[6]\ : in STD_LOGIC;
    \be_backoff_counter_reg[6]_0\ : in STD_LOGIC;
    \be_backoff_counter_reg[6]_1\ : in STD_LOGIC;
    \be_backoff_counter_reg[5]\ : in STD_LOGIC;
    \be_backoff_counter_reg[5]_0\ : in STD_LOGIC;
    \be_backoff_counter_reg[5]_1\ : in STD_LOGIC;
    \be_backoff_counter_reg[4]\ : in STD_LOGIC;
    \be_backoff_counter_reg[4]_0\ : in STD_LOGIC;
    \be_backoff_counter_reg[4]_1\ : in STD_LOGIC;
    \be_backoff_counter_reg[3]\ : in STD_LOGIC;
    \be_backoff_counter_reg[3]_0\ : in STD_LOGIC;
    \be_backoff_counter_reg[3]_1\ : in STD_LOGIC;
    \vi_backoff_counter_reg[3]\ : in STD_LOGIC;
    \vi_backoff_counter_reg[3]_0\ : in STD_LOGIC;
    \vi_backoff_counter_reg[4]\ : in STD_LOGIC;
    \vi_backoff_counter_reg[4]_0\ : in STD_LOGIC;
    \vi_backoff_counter_reg[5]\ : in STD_LOGIC;
    \vi_backoff_counter_reg[5]_0\ : in STD_LOGIC;
    \vi_backoff_counter_reg[6]\ : in STD_LOGIC;
    \vi_backoff_counter_reg[6]_0\ : in STD_LOGIC;
    \vi_backoff_counter_reg[7]\ : in STD_LOGIC;
    \vi_backoff_counter_reg[7]_0\ : in STD_LOGIC;
    \vi_backoff_counter[9]_i_7\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    p : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \rand_state_reg[0]_3\ : in STD_LOGIC;
    \rand_state_reg[31]_0\ : in STD_LOGIC;
    \rand_state_reg[1]_0\ : in STD_LOGIC;
    \rand_state_reg[2]_0\ : in STD_LOGIC;
    \rand_state_reg[3]_0\ : in STD_LOGIC;
    \rand_state_reg[4]_0\ : in STD_LOGIC;
    \rand_state_reg[5]_0\ : in STD_LOGIC;
    \rand_state_reg[6]_0\ : in STD_LOGIC;
    \rand_state_reg[7]_0\ : in STD_LOGIC;
    \rand_state_reg[8]_0\ : in STD_LOGIC;
    \rand_state_reg[9]_0\ : in STD_LOGIC;
    \rand_state_reg[10]_0\ : in STD_LOGIC;
    \rand_state_reg[11]_0\ : in STD_LOGIC;
    \rand_state_reg[12]_0\ : in STD_LOGIC;
    \rand_state_reg[13]_0\ : in STD_LOGIC;
    \rand_state_reg[14]_0\ : in STD_LOGIC;
    \rand_state_reg[15]_0\ : in STD_LOGIC;
    \rand_state_reg[16]_0\ : in STD_LOGIC;
    \rand_state_reg[17]_0\ : in STD_LOGIC;
    \rand_state_reg[18]_0\ : in STD_LOGIC;
    \rand_state_reg[19]_0\ : in STD_LOGIC;
    \rand_state_reg[20]_0\ : in STD_LOGIC;
    \rand_state_reg[21]_0\ : in STD_LOGIC;
    \rand_state_reg[22]_0\ : in STD_LOGIC;
    \rand_state_reg[23]_0\ : in STD_LOGIC;
    \rand_state_reg[24]_0\ : in STD_LOGIC;
    \rand_state_reg[25]_0\ : in STD_LOGIC;
    \rand_state_reg[26]_0\ : in STD_LOGIC;
    \rand_state_reg[27]_0\ : in STD_LOGIC;
    \rand_state_reg[28]_0\ : in STD_LOGIC;
    \rand_state_reg[29]_0\ : in STD_LOGIC;
    \rand_state_reg[30]_0\ : in STD_LOGIC;
    \rand_state_reg[31]_1\ : in STD_LOGIC;
    grp_start_backoff_vi_fu_163_invoke_reason : in STD_LOGIC;
    \vi_backoff_counter[9]_i_5\ : in STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[10]\ : in STD_LOGIC;
    grp_start_backoff_be_fu_176_ap_start_reg0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_backoff_vi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_backoff_vi is
  signal \CW_vi[9]_i_10_n_1\ : STD_LOGIC;
  signal \CW_vi[9]_i_15_n_1\ : STD_LOGIC;
  signal \CW_vi[9]_i_5_n_1\ : STD_LOGIC;
  signal \CW_vi[9]_i_8_n_1\ : STD_LOGIC;
  signal \CW_vi[9]_i_9_n_1\ : STD_LOGIC;
  signal \CW_vi_loc_2_reg_24[1]_i_1__0_n_1\ : STD_LOGIC;
  signal \CW_vi_loc_2_reg_24[2]_i_1__0_n_1\ : STD_LOGIC;
  signal \CW_vi_loc_2_reg_24[3]_i_1__0_n_1\ : STD_LOGIC;
  signal \CW_vi_loc_2_reg_24[3]_i_2__0_n_1\ : STD_LOGIC;
  signal \CW_vi_loc_2_reg_24[9]_i_1__0_n_1\ : STD_LOGIC;
  signal \CW_vi_loc_2_reg_24_reg_n_1_[1]\ : STD_LOGIC;
  signal \CW_vi_loc_2_reg_24_reg_n_1_[2]\ : STD_LOGIC;
  signal \CW_vi_loc_2_reg_24_reg_n_1_[3]\ : STD_LOGIC;
  signal \CW_vi_loc_2_reg_24_reg_n_1_[4]\ : STD_LOGIC;
  signal \CW_vi_loc_2_reg_24_reg_n_1_[5]\ : STD_LOGIC;
  signal \CW_vi_loc_2_reg_24_reg_n_1_[6]\ : STD_LOGIC;
  signal \CW_vi_loc_2_reg_24_reg_n_1_[7]\ : STD_LOGIC;
  signal \CW_vi_loc_2_reg_24_reg_n_1_[8]\ : STD_LOGIC;
  signal \CW_vi_loc_2_reg_24_reg_n_1_[9]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_CW_vi_o : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal grp_phy_txend_confirm_fu_292_CW_vi_o_ap_vld : STD_LOGIC;
  signal grp_random_int_gen_fu_37_ap_start_reg : STD_LOGIC;
  signal grp_random_int_gen_fu_37_n_66 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CW_vi[9]_i_10\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \CW_vi[9]_i_15\ : label is "soft_lutpair371";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
begin
\CW_vi[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF407F4040"
    )
        port map (
      I0 => \CW_vi_loc_2_reg_24[3]_i_2__0_n_1\,
      I1 => \CW_vi_reg[0]\(1),
      I2 => grp_phy_txend_confirm_fu_292_CW_vi_o_ap_vld,
      I3 => \CW_vi_reg[0]_0\,
      I4 => grp_initial_edca_process_fu_240_CW_vi_o_ap_vld,
      I5 => \CW_vi_reg[9]\(0),
      O => \ap_CS_fsm_reg[13]\(0)
    );
\CW_vi[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFFC0400000"
    )
        port map (
      I0 => grp_start_backoff_vi_fu_163_invoke_reason,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => grp_start_backoff_vi_fu_163_ap_start_reg,
      I3 => \CW_vi_reg[9]\(0),
      I4 => grp_phy_txend_confirm_fu_292_CW_vi_o_ap_vld,
      I5 => \CW_vi_reg[9]\(1),
      O => grp_phy_txend_confirm_fu_292_CW_vi_o(1)
    );
\CW_vi[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFFC0400000"
    )
        port map (
      I0 => grp_start_backoff_vi_fu_163_invoke_reason,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => grp_start_backoff_vi_fu_163_ap_start_reg,
      I3 => \CW_vi_reg[9]\(1),
      I4 => grp_phy_txend_confirm_fu_292_CW_vi_o_ap_vld,
      I5 => \CW_vi_reg[9]\(2),
      O => grp_phy_txend_confirm_fu_292_CW_vi_o(2)
    );
\CW_vi[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFFC0400000"
    )
        port map (
      I0 => grp_start_backoff_vi_fu_163_invoke_reason,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => grp_start_backoff_vi_fu_163_ap_start_reg,
      I3 => \CW_vi_reg[9]\(2),
      I4 => grp_phy_txend_confirm_fu_292_CW_vi_o_ap_vld,
      I5 => \CW_vi_reg[9]\(3),
      O => grp_phy_txend_confirm_fu_292_CW_vi_o(3)
    );
\CW_vi[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFFFF88880000"
    )
        port map (
      I0 => \CW_vi_reg[9]\(3),
      I1 => \CW_vi[9]_i_15_n_1\,
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => grp_start_backoff_vi_fu_163_ap_start_reg,
      I4 => grp_phy_txend_confirm_fu_292_CW_vi_o_ap_vld,
      I5 => \CW_vi_reg[9]\(4),
      O => grp_phy_txend_confirm_fu_292_CW_vi_o(4)
    );
\CW_vi[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFFFF88880000"
    )
        port map (
      I0 => \CW_vi_reg[9]\(4),
      I1 => \CW_vi[9]_i_15_n_1\,
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => grp_start_backoff_vi_fu_163_ap_start_reg,
      I4 => grp_phy_txend_confirm_fu_292_CW_vi_o_ap_vld,
      I5 => \CW_vi_reg[9]\(5),
      O => grp_phy_txend_confirm_fu_292_CW_vi_o(5)
    );
\CW_vi[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFFFF88880000"
    )
        port map (
      I0 => \CW_vi_reg[9]\(5),
      I1 => \CW_vi[9]_i_15_n_1\,
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => grp_start_backoff_vi_fu_163_ap_start_reg,
      I4 => grp_phy_txend_confirm_fu_292_CW_vi_o_ap_vld,
      I5 => \CW_vi_reg[9]\(6),
      O => grp_phy_txend_confirm_fu_292_CW_vi_o(6)
    );
\CW_vi[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFFFF88880000"
    )
        port map (
      I0 => \CW_vi_reg[9]\(6),
      I1 => \CW_vi[9]_i_15_n_1\,
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => grp_start_backoff_vi_fu_163_ap_start_reg,
      I4 => grp_phy_txend_confirm_fu_292_CW_vi_o_ap_vld,
      I5 => \CW_vi_reg[9]\(7),
      O => grp_phy_txend_confirm_fu_292_CW_vi_o(7)
    );
\CW_vi[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFFFF88880000"
    )
        port map (
      I0 => \CW_vi_reg[9]\(7),
      I1 => \CW_vi[9]_i_15_n_1\,
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => grp_start_backoff_vi_fu_163_ap_start_reg,
      I4 => grp_phy_txend_confirm_fu_292_CW_vi_o_ap_vld,
      I5 => \CW_vi_reg[9]\(8),
      O => grp_phy_txend_confirm_fu_292_CW_vi_o(8)
    );
\CW_vi[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \CW_vi_reg[0]\(1),
      I1 => grp_phy_txend_confirm_fu_292_CW_vi_o_ap_vld,
      I2 => grp_initial_edca_process_fu_240_CW_vi_o_ap_vld,
      I3 => \CW_vi_reg[0]\(0),
      O => E(0)
    );
\CW_vi[9]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888088"
    )
        port map (
      I0 => grp_start_backoff_vi_fu_163_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => tmp_reg_346,
      I3 => icmp_ln268_reg_350,
      I4 => icmp_ln269_reg_354,
      O => \CW_vi[9]_i_10_n_1\
    );
\CW_vi[9]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => tmp_reg_346,
      I1 => icmp_ln268_reg_350,
      I2 => icmp_ln269_reg_354,
      I3 => grp_start_backoff_vi_fu_163_ap_start_reg,
      I4 => \ap_CS_fsm_reg_n_1_[0]\,
      O => \CW_vi[9]_i_15_n_1\
    );
\CW_vi[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FE0000000000"
    )
        port map (
      I0 => \CW_vi[9]_i_8_n_1\,
      I1 => \CW_vi[9]_i_9_n_1\,
      I2 => \CW_vi[9]_i_10_n_1\,
      I3 => Q(2),
      I4 => tmp_reg_346,
      I5 => icmp_ln268_reg_350,
      O => grp_phy_txend_confirm_fu_292_CW_vi_o_ap_vld
    );
\CW_vi[9]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \CW_vi_reg[0]\(1),
      I1 => grp_phy_txend_confirm_fu_292_CW_vi_o_ap_vld,
      O => \CW_vi[9]_i_5_n_1\
    );
\CW_vi[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFFFF88880000"
    )
        port map (
      I0 => \CW_vi_reg[9]\(8),
      I1 => \CW_vi[9]_i_15_n_1\,
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => grp_start_backoff_vi_fu_163_ap_start_reg,
      I4 => grp_phy_txend_confirm_fu_292_CW_vi_o_ap_vld,
      I5 => \CW_vi_reg[9]\(9),
      O => grp_phy_txend_confirm_fu_292_CW_vi_o(9)
    );
\CW_vi[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF0000FFFF"
    )
        port map (
      I0 => \CW_vi_reg[9]\(0),
      I1 => \CW_vi_reg[9]\(3),
      I2 => \CW_vi_reg[9]\(4),
      I3 => \CW_vi_reg[9]\(2),
      I4 => \CW_vi_loc_2_reg_24[3]_i_2__0_n_1\,
      I5 => \CW_vi_reg[9]\(1),
      O => \CW_vi[9]_i_8_n_1\
    );
\CW_vi[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF0000FFFF"
    )
        port map (
      I0 => \CW_vi_reg[9]\(5),
      I1 => \CW_vi_reg[9]\(8),
      I2 => \CW_vi_reg[9]\(9),
      I3 => \CW_vi_reg[9]\(7),
      I4 => \CW_vi_loc_2_reg_24[3]_i_2__0_n_1\,
      I5 => \CW_vi_reg[9]\(6),
      O => \CW_vi[9]_i_9_n_1\
    );
\CW_vi_loc_2_reg_24[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF0000FFEF"
    )
        port map (
      I0 => \CW_vi_reg[9]\(0),
      I1 => tmp_reg_346,
      I2 => icmp_ln268_reg_350,
      I3 => icmp_ln269_reg_354,
      I4 => \CW_vi_loc_2_reg_24[3]_i_2__0_n_1\,
      I5 => \CW_vi_loc_2_reg_24_reg_n_1_[1]\,
      O => \CW_vi_loc_2_reg_24[1]_i_1__0_n_1\
    );
\CW_vi_loc_2_reg_24[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF0000FFEF"
    )
        port map (
      I0 => \CW_vi_reg[9]\(1),
      I1 => tmp_reg_346,
      I2 => icmp_ln268_reg_350,
      I3 => icmp_ln269_reg_354,
      I4 => \CW_vi_loc_2_reg_24[3]_i_2__0_n_1\,
      I5 => \CW_vi_loc_2_reg_24_reg_n_1_[2]\,
      O => \CW_vi_loc_2_reg_24[2]_i_1__0_n_1\
    );
\CW_vi_loc_2_reg_24[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF0000FFEF"
    )
        port map (
      I0 => \CW_vi_reg[9]\(2),
      I1 => tmp_reg_346,
      I2 => icmp_ln268_reg_350,
      I3 => icmp_ln269_reg_354,
      I4 => \CW_vi_loc_2_reg_24[3]_i_2__0_n_1\,
      I5 => \CW_vi_loc_2_reg_24_reg_n_1_[3]\,
      O => \CW_vi_loc_2_reg_24[3]_i_1__0_n_1\
    );
\CW_vi_loc_2_reg_24[3]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[0]\,
      I1 => grp_start_backoff_vi_fu_163_ap_start_reg,
      O => \CW_vi_loc_2_reg_24[3]_i_2__0_n_1\
    );
\CW_vi_loc_2_reg_24[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB000000"
    )
        port map (
      I0 => tmp_reg_346,
      I1 => icmp_ln268_reg_350,
      I2 => icmp_ln269_reg_354,
      I3 => grp_start_backoff_vi_fu_163_ap_start_reg,
      I4 => \ap_CS_fsm_reg_n_1_[0]\,
      O => \CW_vi_loc_2_reg_24[9]_i_1__0_n_1\
    );
\CW_vi_loc_2_reg_24[9]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_start_backoff_vi_fu_163_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      O => ap_NS_fsm1
    );
\CW_vi_loc_2_reg_24_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \CW_vi_loc_2_reg_24[1]_i_1__0_n_1\,
      Q => \CW_vi_loc_2_reg_24_reg_n_1_[1]\,
      R => '0'
    );
\CW_vi_loc_2_reg_24_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \CW_vi_loc_2_reg_24[2]_i_1__0_n_1\,
      Q => \CW_vi_loc_2_reg_24_reg_n_1_[2]\,
      R => '0'
    );
\CW_vi_loc_2_reg_24_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \CW_vi_loc_2_reg_24[3]_i_1__0_n_1\,
      Q => \CW_vi_loc_2_reg_24_reg_n_1_[3]\,
      R => '0'
    );
\CW_vi_loc_2_reg_24_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \CW_vi_reg[9]\(3),
      Q => \CW_vi_loc_2_reg_24_reg_n_1_[4]\,
      R => \CW_vi_loc_2_reg_24[9]_i_1__0_n_1\
    );
\CW_vi_loc_2_reg_24_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \CW_vi_reg[9]\(4),
      Q => \CW_vi_loc_2_reg_24_reg_n_1_[5]\,
      R => \CW_vi_loc_2_reg_24[9]_i_1__0_n_1\
    );
\CW_vi_loc_2_reg_24_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \CW_vi_reg[9]\(5),
      Q => \CW_vi_loc_2_reg_24_reg_n_1_[6]\,
      R => \CW_vi_loc_2_reg_24[9]_i_1__0_n_1\
    );
\CW_vi_loc_2_reg_24_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \CW_vi_reg[9]\(6),
      Q => \CW_vi_loc_2_reg_24_reg_n_1_[7]\,
      R => \CW_vi_loc_2_reg_24[9]_i_1__0_n_1\
    );
\CW_vi_loc_2_reg_24_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \CW_vi_reg[9]\(7),
      Q => \CW_vi_loc_2_reg_24_reg_n_1_[8]\,
      R => \CW_vi_loc_2_reg_24[9]_i_1__0_n_1\
    );
\CW_vi_loc_2_reg_24_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \CW_vi_reg[9]\(8),
      Q => \CW_vi_loc_2_reg_24_reg_n_1_[9]\,
      R => \CW_vi_loc_2_reg_24[9]_i_1__0_n_1\
    );
\CW_vi_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_initial_edca_process_fu_240_CW_vi_o(0),
      I1 => grp_phy_txend_confirm_fu_292_CW_vi_o(1),
      O => \ap_CS_fsm_reg[13]\(1),
      S => \CW_vi[9]_i_5_n_1\
    );
\CW_vi_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_initial_edca_process_fu_240_CW_vi_o(1),
      I1 => grp_phy_txend_confirm_fu_292_CW_vi_o(2),
      O => \ap_CS_fsm_reg[13]\(2),
      S => \CW_vi[9]_i_5_n_1\
    );
\CW_vi_reg[3]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_initial_edca_process_fu_240_CW_vi_o(2),
      I1 => grp_phy_txend_confirm_fu_292_CW_vi_o(3),
      O => \ap_CS_fsm_reg[13]\(3),
      S => \CW_vi[9]_i_5_n_1\
    );
\CW_vi_reg[4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_initial_edca_process_fu_240_CW_vi_o(3),
      I1 => grp_phy_txend_confirm_fu_292_CW_vi_o(4),
      O => \ap_CS_fsm_reg[13]\(4),
      S => \CW_vi[9]_i_5_n_1\
    );
\CW_vi_reg[5]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_initial_edca_process_fu_240_CW_vi_o(4),
      I1 => grp_phy_txend_confirm_fu_292_CW_vi_o(5),
      O => \ap_CS_fsm_reg[13]\(5),
      S => \CW_vi[9]_i_5_n_1\
    );
\CW_vi_reg[6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_initial_edca_process_fu_240_CW_vi_o(5),
      I1 => grp_phy_txend_confirm_fu_292_CW_vi_o(6),
      O => \ap_CS_fsm_reg[13]\(6),
      S => \CW_vi[9]_i_5_n_1\
    );
\CW_vi_reg[7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_initial_edca_process_fu_240_CW_vi_o(6),
      I1 => grp_phy_txend_confirm_fu_292_CW_vi_o(7),
      O => \ap_CS_fsm_reg[13]\(7),
      S => \CW_vi[9]_i_5_n_1\
    );
\CW_vi_reg[8]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_initial_edca_process_fu_240_CW_vi_o(7),
      I1 => grp_phy_txend_confirm_fu_292_CW_vi_o(8),
      O => \ap_CS_fsm_reg[13]\(8),
      S => \CW_vi[9]_i_5_n_1\
    );
\CW_vi_reg[9]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_initial_edca_process_fu_240_CW_vi_o(8),
      I1 => grp_phy_txend_confirm_fu_292_CW_vi_o(9),
      O => \ap_CS_fsm_reg[13]\(9),
      S => \CW_vi[9]_i_5_n_1\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_1_[0]\,
      S => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst
    );
grp_random_int_gen_fu_37: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_random_int_gen
     port map (
      D(0) => D(0),
      Q(0) => \ap_CS_fsm_reg[2]\(0),
      \ap_CS_fsm_reg[10]_0\(4 downto 0) => Q(4 downto 0),
      \ap_CS_fsm_reg[10]_1\ => \ap_CS_fsm_reg[10]\,
      \ap_CS_fsm_reg[13]_0\ => \ap_CS_fsm_reg[13]_0\,
      \ap_CS_fsm_reg[13]_1\ => \ap_CS_fsm_reg[13]_1\,
      \ap_CS_fsm_reg[1]_0\(1) => ap_CS_fsm_state2,
      \ap_CS_fsm_reg[1]_0\(0) => \ap_CS_fsm_reg_n_1_[0]\,
      \ap_CS_fsm_reg[37]_0\ => grp_random_int_gen_fu_37_n_66,
      \ap_CS_fsm_reg[7]_0\ => \ap_CS_fsm_reg[7]\,
      \ap_CS_fsm_reg[8]_0\ => \ap_CS_fsm_reg[8]\,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      available_spaces_be(0) => available_spaces_be(0),
      \available_spaces_be_reg[2]\ => \available_spaces_be_reg[2]\,
      \available_spaces_be_reg[2]_0\ => \available_spaces_be_reg[2]_0\,
      \available_spaces_be_reg[2]_1\ => \available_spaces_be_reg[2]_1\,
      \available_spaces_be_reg[2]_2\(3 downto 0) => \available_spaces_be_reg[2]_2\(3 downto 0),
      \available_spaces_be_reg[2]_3\ => \available_spaces_be_reg[2]_3\,
      \available_spaces_be_reg[2]_4\ => \available_spaces_be_reg[2]_4\,
      \available_spaces_be_reg[2]_5\ => \available_spaces_be_reg[2]_5\,
      \available_spaces_be_reg[2]_6\ => \available_spaces_be_reg[2]_6\,
      \available_spaces_be_reg[2]_7\ => \available_spaces_be_reg[2]_7\,
      \available_spaces_vi_reg[2]\ => \available_spaces_vi_reg[2]\,
      \available_spaces_vi_reg[2]_0\ => \available_spaces_vi_reg[2]_0\,
      \available_spaces_vi_reg[2]_1\ => \available_spaces_vi_reg[2]_1\,
      \available_spaces_vi_reg[2]_2\ => \available_spaces_vi_reg[2]_2\,
      \available_spaces_vi_reg[2]_3\ => \available_spaces_vi_reg[2]_3\,
      \be_backoff_counter_reg[0]\ => \be_backoff_counter_reg[0]\,
      \be_backoff_counter_reg[1]\ => \be_backoff_counter_reg[1]\,
      \be_backoff_counter_reg[1]_0\ => \be_backoff_counter_reg[1]_0\,
      \be_backoff_counter_reg[1]_1\ => \be_backoff_counter_reg[1]_1\,
      \be_backoff_counter_reg[1]_2\ => \be_backoff_counter_reg[1]_2\,
      \be_backoff_counter_reg[2]\ => \be_backoff_counter_reg[2]\,
      \be_backoff_counter_reg[2]_0\ => \be_backoff_counter_reg[2]_0\,
      \be_backoff_counter_reg[2]_1\ => \be_backoff_counter_reg[2]_1\,
      \be_backoff_counter_reg[2]_2\ => \be_backoff_counter_reg[2]_2\,
      \be_backoff_counter_reg[3]\ => \be_backoff_counter_reg[3]\,
      \be_backoff_counter_reg[3]_0\ => \be_backoff_counter_reg[3]_0\,
      \be_backoff_counter_reg[3]_1\ => \be_backoff_counter_reg[3]_1\,
      \be_backoff_counter_reg[4]\ => \be_backoff_counter_reg[4]\,
      \be_backoff_counter_reg[4]_0\ => \be_backoff_counter_reg[4]_0\,
      \be_backoff_counter_reg[4]_1\ => \be_backoff_counter_reg[4]_1\,
      \be_backoff_counter_reg[5]\ => \be_backoff_counter_reg[5]\,
      \be_backoff_counter_reg[5]_0\ => \be_backoff_counter_reg[5]_0\,
      \be_backoff_counter_reg[5]_1\ => \be_backoff_counter_reg[5]_1\,
      \be_backoff_counter_reg[6]\ => \be_backoff_counter_reg[6]\,
      \be_backoff_counter_reg[6]_0\ => \be_backoff_counter_reg[6]_0\,
      \be_backoff_counter_reg[6]_1\ => \be_backoff_counter_reg[6]_1\,
      \be_backoff_counter_reg[7]\ => \be_backoff_counter_reg[7]\,
      \be_backoff_counter_reg[7]_0\ => \be_backoff_counter_reg[7]_0\,
      \be_backoff_counter_reg[7]_1\ => \be_backoff_counter_reg[7]_1\,
      \be_backoff_counter_reg[8]\ => \be_backoff_counter_reg[8]\,
      \be_backoff_counter_reg[8]_0\ => \be_backoff_counter_reg[8]_0\,
      \be_backoff_counter_reg[8]_1\ => \be_backoff_counter_reg[8]_1\,
      \be_backoff_counter_reg[8]_2\ => \be_backoff_counter_reg[8]_2\,
      \be_backoff_counter_reg[9]\ => \be_backoff_counter_reg[9]\,
      \be_backoff_counter_reg[9]_0\ => \be_backoff_counter_reg[9]_0\,
      \be_backoff_counter_reg[9]_1\ => \be_backoff_counter_reg[9]_1\,
      \be_backoff_counter_reg[9]_2\ => \be_backoff_counter_reg[9]_2\,
      \be_backoff_counter_reg[9]_3\ => \be_backoff_counter_reg[9]_3\,
      current_txop_holder_i(1 downto 0) => current_txop_holder_i(1 downto 0),
      \divisor0_reg[9]\(8) => \CW_vi_loc_2_reg_24_reg_n_1_[9]\,
      \divisor0_reg[9]\(7) => \CW_vi_loc_2_reg_24_reg_n_1_[8]\,
      \divisor0_reg[9]\(6) => \CW_vi_loc_2_reg_24_reg_n_1_[7]\,
      \divisor0_reg[9]\(5) => \CW_vi_loc_2_reg_24_reg_n_1_[6]\,
      \divisor0_reg[9]\(4) => \CW_vi_loc_2_reg_24_reg_n_1_[5]\,
      \divisor0_reg[9]\(3) => \CW_vi_loc_2_reg_24_reg_n_1_[4]\,
      \divisor0_reg[9]\(2) => \CW_vi_loc_2_reg_24_reg_n_1_[3]\,
      \divisor0_reg[9]\(1) => \CW_vi_loc_2_reg_24_reg_n_1_[2]\,
      \divisor0_reg[9]\(0) => \CW_vi_loc_2_reg_24_reg_n_1_[1]\,
      grp_initial_edca_process_fu_240_rand_state_o(0) => grp_initial_edca_process_fu_240_rand_state_o(0),
      grp_phy_txend_confirm_fu_292_vi_backoff_counter_o(0) => grp_phy_txend_confirm_fu_292_vi_backoff_counter_o(0),
      grp_random_int_gen_fu_37_ap_start_reg => grp_random_int_gen_fu_37_ap_start_reg,
      grp_start_backoff_be_fu_176_ap_start_reg0 => grp_start_backoff_be_fu_176_ap_start_reg0,
      grp_start_backoff_vi_fu_163_ap_start_reg => grp_start_backoff_vi_fu_163_ap_start_reg,
      grp_start_backoff_vi_fu_163_ap_start_reg_reg(1 downto 0) => ap_NS_fsm(1 downto 0),
      icmp_ln268_reg_350 => icmp_ln268_reg_350,
      icmp_ln286_reg_362 => icmp_ln286_reg_362,
      \icmp_ln286_reg_362_reg[0]\ => \icmp_ln286_reg_362_reg[0]\,
      \icmp_ln286_reg_362_reg[0]_0\ => \icmp_ln286_reg_362_reg[0]_0\,
      icmp_ln287_reg_366 => icmp_ln287_reg_366,
      p(31 downto 0) => p(31 downto 0),
      \r_stage_reg[32]\ => \r_stage_reg[32]\,
      \rand_state_reg[0]\(0) => \rand_state_reg[0]\(0),
      \rand_state_reg[0]_0\ => \rand_state_reg[0]_0\,
      \rand_state_reg[0]_1\ => \rand_state_reg[0]_1\,
      \rand_state_reg[0]_2\ => \rand_state_reg[0]_2\,
      \rand_state_reg[0]_3\ => \rand_state_reg[0]_3\,
      \rand_state_reg[10]\ => \rand_state_reg[10]\,
      \rand_state_reg[10]_0\ => \rand_state_reg[10]_0\,
      \rand_state_reg[11]\ => \rand_state_reg[11]\,
      \rand_state_reg[11]_0\ => \rand_state_reg[11]_0\,
      \rand_state_reg[12]\ => \rand_state_reg[12]\,
      \rand_state_reg[12]_0\ => \rand_state_reg[12]_0\,
      \rand_state_reg[13]\ => \rand_state_reg[13]\,
      \rand_state_reg[13]_0\ => \rand_state_reg[13]_0\,
      \rand_state_reg[14]\ => \rand_state_reg[14]\,
      \rand_state_reg[14]_0\ => \rand_state_reg[14]_0\,
      \rand_state_reg[15]\ => \rand_state_reg[15]\,
      \rand_state_reg[15]_0\ => \rand_state_reg[15]_0\,
      \rand_state_reg[16]\ => \rand_state_reg[16]\,
      \rand_state_reg[16]_0\ => \rand_state_reg[16]_0\,
      \rand_state_reg[17]\ => \rand_state_reg[17]\,
      \rand_state_reg[17]_0\ => \rand_state_reg[17]_0\,
      \rand_state_reg[18]\ => \rand_state_reg[18]\,
      \rand_state_reg[18]_0\ => \rand_state_reg[18]_0\,
      \rand_state_reg[19]\ => \rand_state_reg[19]\,
      \rand_state_reg[19]_0\ => \rand_state_reg[19]_0\,
      \rand_state_reg[1]\ => \rand_state_reg[1]\,
      \rand_state_reg[1]_0\ => \rand_state_reg[1]_0\,
      \rand_state_reg[20]\ => \rand_state_reg[20]\,
      \rand_state_reg[20]_0\ => \rand_state_reg[20]_0\,
      \rand_state_reg[21]\ => \rand_state_reg[21]\,
      \rand_state_reg[21]_0\ => \rand_state_reg[21]_0\,
      \rand_state_reg[22]\ => \rand_state_reg[22]\,
      \rand_state_reg[22]_0\ => \rand_state_reg[22]_0\,
      \rand_state_reg[23]\ => \rand_state_reg[23]\,
      \rand_state_reg[23]_0\ => \rand_state_reg[23]_0\,
      \rand_state_reg[24]\ => \rand_state_reg[24]\,
      \rand_state_reg[24]_0\ => \rand_state_reg[24]_0\,
      \rand_state_reg[25]\ => \rand_state_reg[25]\,
      \rand_state_reg[25]_0\ => \rand_state_reg[25]_0\,
      \rand_state_reg[26]\ => \rand_state_reg[26]\,
      \rand_state_reg[26]_0\ => \rand_state_reg[26]_0\,
      \rand_state_reg[27]\ => \rand_state_reg[27]\,
      \rand_state_reg[27]_0\ => \rand_state_reg[27]_0\,
      \rand_state_reg[28]\ => \rand_state_reg[28]\,
      \rand_state_reg[28]_0\ => \rand_state_reg[28]_0\,
      \rand_state_reg[29]\ => \rand_state_reg[29]\,
      \rand_state_reg[29]_0\ => \rand_state_reg[29]_0\,
      \rand_state_reg[2]\ => \rand_state_reg[2]\,
      \rand_state_reg[2]_0\ => \rand_state_reg[2]_0\,
      \rand_state_reg[30]\ => \rand_state_reg[30]\,
      \rand_state_reg[30]_0\ => \rand_state_reg[30]_0\,
      \rand_state_reg[31]\ => \rand_state_reg[31]\,
      \rand_state_reg[31]_0\ => \rand_state_reg[31]_0\,
      \rand_state_reg[31]_1\ => \rand_state_reg[31]_1\,
      \rand_state_reg[3]\ => \rand_state_reg[3]\,
      \rand_state_reg[3]_0\ => \rand_state_reg[3]_0\,
      \rand_state_reg[4]\ => \rand_state_reg[4]\,
      \rand_state_reg[4]_0\ => \rand_state_reg[4]_0\,
      \rand_state_reg[5]\ => \rand_state_reg[5]\,
      \rand_state_reg[5]_0\ => \rand_state_reg[5]_0\,
      \rand_state_reg[6]\ => \rand_state_reg[6]\,
      \rand_state_reg[6]_0\ => \rand_state_reg[6]_0\,
      \rand_state_reg[7]\ => \rand_state_reg[7]\,
      \rand_state_reg[7]_0\ => \rand_state_reg[7]_0\,
      \rand_state_reg[8]\ => \rand_state_reg[8]\,
      \rand_state_reg[8]_0\ => \rand_state_reg[8]_0\,
      \rand_state_reg[9]\ => \rand_state_reg[9]\,
      \rand_state_reg[9]_0\ => \rand_state_reg[9]_0\,
      tmp_2_reg_358 => tmp_2_reg_358,
      tmp_reg_346 => tmp_reg_346,
      \vi_backoff_counter[9]_i_5_0\ => \vi_backoff_counter[9]_i_5\,
      \vi_backoff_counter[9]_i_7\(9 downto 0) => \vi_backoff_counter[9]_i_7\(9 downto 0),
      \vi_backoff_counter_reg[0]\ => \vi_backoff_counter_reg[0]\,
      \vi_backoff_counter_reg[0]_0\(0) => \CW_vi_reg[0]\(1),
      \vi_backoff_counter_reg[1]\ => \vi_backoff_counter_reg[1]\,
      \vi_backoff_counter_reg[1]_0\ => \vi_backoff_counter_reg[1]_0\,
      \vi_backoff_counter_reg[1]_1\ => \vi_backoff_counter_reg[1]_1\,
      \vi_backoff_counter_reg[1]_2\ => \vi_backoff_counter_reg[1]_2\,
      \vi_backoff_counter_reg[2]\ => \vi_backoff_counter_reg[2]\,
      \vi_backoff_counter_reg[2]_0\ => \vi_backoff_counter_reg[2]_0\,
      \vi_backoff_counter_reg[2]_1\ => \vi_backoff_counter_reg[2]_1\,
      \vi_backoff_counter_reg[3]\ => \vi_backoff_counter_reg[3]\,
      \vi_backoff_counter_reg[3]_0\ => \vi_backoff_counter_reg[3]_0\,
      \vi_backoff_counter_reg[4]\ => \vi_backoff_counter_reg[4]\,
      \vi_backoff_counter_reg[4]_0\ => \vi_backoff_counter_reg[4]_0\,
      \vi_backoff_counter_reg[5]\ => \vi_backoff_counter_reg[5]\,
      \vi_backoff_counter_reg[5]_0\ => \vi_backoff_counter_reg[5]_0\,
      \vi_backoff_counter_reg[6]\ => \vi_backoff_counter_reg[6]\,
      \vi_backoff_counter_reg[6]_0\ => \vi_backoff_counter_reg[6]_0\,
      \vi_backoff_counter_reg[7]\ => \vi_backoff_counter_reg[7]\,
      \vi_backoff_counter_reg[7]_0\ => \vi_backoff_counter_reg[7]_0\,
      \vi_backoff_counter_reg[8]\ => \vi_backoff_counter_reg[8]\,
      \vi_backoff_counter_reg[8]_0\ => \vi_backoff_counter_reg[8]_0\,
      \vi_backoff_counter_reg[8]_1\ => \vi_backoff_counter_reg[8]_1\,
      \vi_backoff_counter_reg[9]\ => \vi_backoff_counter_reg[9]\,
      \vi_backoff_counter_reg[9]_0\ => \vi_backoff_counter_reg[9]_0\,
      \vi_backoff_counter_reg[9]_1\ => \vi_backoff_counter_reg[9]_1\
    );
grp_random_int_gen_fu_37_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_random_int_gen_fu_37_n_66,
      Q => grp_random_int_gen_fu_37_ap_start_reg,
      R => ap_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_backoff_vi_29 is
  port (
    \ap_CS_fsm_reg[8]\ : out STD_LOGIC;
    \icmp_ln286_reg_364_reg[0]\ : out STD_LOGIC;
    \available_spaces_be_reg[2]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \available_spaces_be_reg[2]_0\ : out STD_LOGIC;
    \available_spaces_be_reg[2]_1\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_initial_edca_process_fu_240_vi_backoff_counter_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rand_state_reg[0]\ : out STD_LOGIC;
    \rand_state_reg[1]\ : out STD_LOGIC;
    \rand_state_reg[2]\ : out STD_LOGIC;
    \rand_state_reg[3]\ : out STD_LOGIC;
    \rand_state_reg[4]\ : out STD_LOGIC;
    \rand_state_reg[5]\ : out STD_LOGIC;
    \rand_state_reg[6]\ : out STD_LOGIC;
    \rand_state_reg[7]\ : out STD_LOGIC;
    \rand_state_reg[8]\ : out STD_LOGIC;
    \rand_state_reg[9]\ : out STD_LOGIC;
    \rand_state_reg[10]\ : out STD_LOGIC;
    \rand_state_reg[11]\ : out STD_LOGIC;
    \rand_state_reg[12]\ : out STD_LOGIC;
    \rand_state_reg[13]\ : out STD_LOGIC;
    \rand_state_reg[14]\ : out STD_LOGIC;
    \rand_state_reg[15]\ : out STD_LOGIC;
    \rand_state_reg[16]\ : out STD_LOGIC;
    \rand_state_reg[17]\ : out STD_LOGIC;
    \rand_state_reg[18]\ : out STD_LOGIC;
    \rand_state_reg[19]\ : out STD_LOGIC;
    \rand_state_reg[20]\ : out STD_LOGIC;
    \rand_state_reg[21]\ : out STD_LOGIC;
    \rand_state_reg[22]\ : out STD_LOGIC;
    \rand_state_reg[23]\ : out STD_LOGIC;
    \rand_state_reg[24]\ : out STD_LOGIC;
    \rand_state_reg[25]\ : out STD_LOGIC;
    \rand_state_reg[26]\ : out STD_LOGIC;
    \rand_state_reg[27]\ : out STD_LOGIC;
    \rand_state_reg[28]\ : out STD_LOGIC;
    \rand_state_reg[29]\ : out STD_LOGIC;
    \rand_state_reg[30]\ : out STD_LOGIC;
    \rand_state_reg[31]\ : out STD_LOGIC;
    grp_initial_edca_process_fu_240_CW_vi_o : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \ap_CS_fsm_reg[7]\ : out STD_LOGIC;
    \vi_backoff_counter_reg[1]\ : out STD_LOGIC;
    \vi_backoff_counter_reg[2]\ : out STD_LOGIC;
    \vi_backoff_counter_reg[3]\ : out STD_LOGIC;
    \vi_backoff_counter_reg[4]\ : out STD_LOGIC;
    \vi_backoff_counter_reg[5]\ : out STD_LOGIC;
    \vi_backoff_counter_reg[6]\ : out STD_LOGIC;
    \vi_backoff_counter_reg[7]\ : out STD_LOGIC;
    \vi_backoff_counter_reg[8]\ : out STD_LOGIC;
    \vi_backoff_counter_reg[9]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \r_stage_reg[32]\ : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    grp_start_backoff_vi_fu_165_ap_start_reg : in STD_LOGIC;
    icmp_ln286_reg_364 : in STD_LOGIC;
    available_spaces_be : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln286_reg_364_reg[0]_0\ : in STD_LOGIC;
    tmp_7_reg_360 : in STD_LOGIC;
    \vi_backoff_counter_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vi_backoff_counter_reg[0]_0\ : in STD_LOGIC;
    \vi_backoff_counter_reg[0]_1\ : in STD_LOGIC;
    \vi_backoff_counter_reg[0]_2\ : in STD_LOGIC;
    \be_backoff_counter_reg[0]\ : in STD_LOGIC;
    \be_backoff_counter_reg[0]_0\ : in STD_LOGIC;
    \be_backoff_counter_reg[0]_1\ : in STD_LOGIC;
    tmp_reg_348 : in STD_LOGIC;
    icmp_ln268_reg_352 : in STD_LOGIC;
    icmp_ln269_reg_356 : in STD_LOGIC;
    icmp_ln287_reg_368 : in STD_LOGIC;
    current_txop_holder_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \vi_backoff_counter[9]_i_7\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \rand_state[0]_i_4\ : in STD_LOGIC;
    \rand_state[0]_i_4_0\ : in STD_LOGIC;
    p : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \rand_state[1]_i_4\ : in STD_LOGIC;
    \rand_state[2]_i_4\ : in STD_LOGIC;
    \rand_state[3]_i_4\ : in STD_LOGIC;
    \rand_state[4]_i_4\ : in STD_LOGIC;
    \rand_state[5]_i_4\ : in STD_LOGIC;
    \rand_state[6]_i_4\ : in STD_LOGIC;
    \rand_state[7]_i_4\ : in STD_LOGIC;
    \rand_state[8]_i_4\ : in STD_LOGIC;
    \rand_state[9]_i_4\ : in STD_LOGIC;
    \rand_state[10]_i_4\ : in STD_LOGIC;
    \rand_state[11]_i_4\ : in STD_LOGIC;
    \rand_state[12]_i_4\ : in STD_LOGIC;
    \rand_state[13]_i_4\ : in STD_LOGIC;
    \rand_state[14]_i_4\ : in STD_LOGIC;
    \rand_state[15]_i_4\ : in STD_LOGIC;
    \rand_state[16]_i_4\ : in STD_LOGIC;
    \rand_state[17]_i_4\ : in STD_LOGIC;
    \rand_state[18]_i_4\ : in STD_LOGIC;
    \rand_state[19]_i_4\ : in STD_LOGIC;
    \rand_state[20]_i_4\ : in STD_LOGIC;
    \rand_state[21]_i_4\ : in STD_LOGIC;
    \rand_state[22]_i_4\ : in STD_LOGIC;
    \rand_state[23]_i_4\ : in STD_LOGIC;
    \rand_state[24]_i_4\ : in STD_LOGIC;
    \rand_state[25]_i_4\ : in STD_LOGIC;
    \rand_state[26]_i_4\ : in STD_LOGIC;
    \rand_state[27]_i_4\ : in STD_LOGIC;
    \rand_state[28]_i_4\ : in STD_LOGIC;
    \rand_state[29]_i_4\ : in STD_LOGIC;
    \rand_state[30]_i_4\ : in STD_LOGIC;
    \rand_state[31]_i_9\ : in STD_LOGIC;
    grp_start_backoff_vi_fu_165_invoke_reason : in STD_LOGIC;
    \CW_vi_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \vi_backoff_counter_reg[0]_3\ : in STD_LOGIC;
    \ap_CS_fsm_reg[7]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[10]\ : in STD_LOGIC;
    grp_start_backoff_be_fu_178_ap_start_reg0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_backoff_vi_29 : entity is "start_backoff_vi";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_backoff_vi_29;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_backoff_vi_29 is
  signal \CW_vi[9]_i_11_n_1\ : STD_LOGIC;
  signal \CW_vi[9]_i_12_n_1\ : STD_LOGIC;
  signal \CW_vi[9]_i_13_n_1\ : STD_LOGIC;
  signal \CW_vi[9]_i_14_n_1\ : STD_LOGIC;
  signal \CW_vi_loc_2_reg_24[1]_i_1_n_1\ : STD_LOGIC;
  signal \CW_vi_loc_2_reg_24[2]_i_1_n_1\ : STD_LOGIC;
  signal \CW_vi_loc_2_reg_24[3]_i_1_n_1\ : STD_LOGIC;
  signal \CW_vi_loc_2_reg_24[9]_i_1_n_1\ : STD_LOGIC;
  signal \CW_vi_loc_2_reg_24_reg_n_1_[1]\ : STD_LOGIC;
  signal \CW_vi_loc_2_reg_24_reg_n_1_[2]\ : STD_LOGIC;
  signal \CW_vi_loc_2_reg_24_reg_n_1_[3]\ : STD_LOGIC;
  signal \CW_vi_loc_2_reg_24_reg_n_1_[4]\ : STD_LOGIC;
  signal \CW_vi_loc_2_reg_24_reg_n_1_[5]\ : STD_LOGIC;
  signal \CW_vi_loc_2_reg_24_reg_n_1_[6]\ : STD_LOGIC;
  signal \CW_vi_loc_2_reg_24_reg_n_1_[7]\ : STD_LOGIC;
  signal \CW_vi_loc_2_reg_24_reg_n_1_[8]\ : STD_LOGIC;
  signal \CW_vi_loc_2_reg_24_reg_n_1_[9]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[0]_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[7]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal grp_random_int_gen_fu_37_ap_start_reg : STD_LOGIC;
  signal grp_random_int_gen_fu_37_n_57 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CW_vi[9]_i_13\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \CW_vi[9]_i_14\ : label is "soft_lutpair97";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
begin
  \ap_CS_fsm_reg[0]_0\ <= \^ap_cs_fsm_reg[0]_0\;
  \ap_CS_fsm_reg[7]\ <= \^ap_cs_fsm_reg[7]\;
\CW_vi[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFFC0400000"
    )
        port map (
      I0 => grp_start_backoff_vi_fu_165_invoke_reason,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => grp_start_backoff_vi_fu_165_ap_start_reg,
      I3 => \CW_vi_reg[9]\(0),
      I4 => \^ap_cs_fsm_reg[7]\,
      I5 => \CW_vi_reg[9]\(1),
      O => grp_initial_edca_process_fu_240_CW_vi_o(0)
    );
\CW_vi[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFFC0400000"
    )
        port map (
      I0 => grp_start_backoff_vi_fu_165_invoke_reason,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => grp_start_backoff_vi_fu_165_ap_start_reg,
      I3 => \CW_vi_reg[9]\(1),
      I4 => \^ap_cs_fsm_reg[7]\,
      I5 => \CW_vi_reg[9]\(2),
      O => grp_initial_edca_process_fu_240_CW_vi_o(1)
    );
\CW_vi[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFFC0400000"
    )
        port map (
      I0 => grp_start_backoff_vi_fu_165_invoke_reason,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => grp_start_backoff_vi_fu_165_ap_start_reg,
      I3 => \CW_vi_reg[9]\(2),
      I4 => \^ap_cs_fsm_reg[7]\,
      I5 => \CW_vi_reg[9]\(3),
      O => grp_initial_edca_process_fu_240_CW_vi_o(2)
    );
\CW_vi[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFFFF88880000"
    )
        port map (
      I0 => \CW_vi_reg[9]\(3),
      I1 => \CW_vi[9]_i_14_n_1\,
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => grp_start_backoff_vi_fu_165_ap_start_reg,
      I4 => \^ap_cs_fsm_reg[7]\,
      I5 => \CW_vi_reg[9]\(4),
      O => grp_initial_edca_process_fu_240_CW_vi_o(3)
    );
\CW_vi[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFFFF88880000"
    )
        port map (
      I0 => \CW_vi_reg[9]\(4),
      I1 => \CW_vi[9]_i_14_n_1\,
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => grp_start_backoff_vi_fu_165_ap_start_reg,
      I4 => \^ap_cs_fsm_reg[7]\,
      I5 => \CW_vi_reg[9]\(5),
      O => grp_initial_edca_process_fu_240_CW_vi_o(4)
    );
\CW_vi[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFFFF88880000"
    )
        port map (
      I0 => \CW_vi_reg[9]\(5),
      I1 => \CW_vi[9]_i_14_n_1\,
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => grp_start_backoff_vi_fu_165_ap_start_reg,
      I4 => \^ap_cs_fsm_reg[7]\,
      I5 => \CW_vi_reg[9]\(6),
      O => grp_initial_edca_process_fu_240_CW_vi_o(5)
    );
\CW_vi[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFFFF88880000"
    )
        port map (
      I0 => \CW_vi_reg[9]\(6),
      I1 => \CW_vi[9]_i_14_n_1\,
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => grp_start_backoff_vi_fu_165_ap_start_reg,
      I4 => \^ap_cs_fsm_reg[7]\,
      I5 => \CW_vi_reg[9]\(7),
      O => grp_initial_edca_process_fu_240_CW_vi_o(6)
    );
\CW_vi[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFFFF88880000"
    )
        port map (
      I0 => \CW_vi_reg[9]\(7),
      I1 => \CW_vi[9]_i_14_n_1\,
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => grp_start_backoff_vi_fu_165_ap_start_reg,
      I4 => \^ap_cs_fsm_reg[7]\,
      I5 => \CW_vi_reg[9]\(8),
      O => grp_initial_edca_process_fu_240_CW_vi_o(7)
    );
\CW_vi[9]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF0000FFFF"
    )
        port map (
      I0 => \CW_vi_reg[9]\(0),
      I1 => \CW_vi_reg[9]\(3),
      I2 => \CW_vi_reg[9]\(4),
      I3 => \CW_vi_reg[9]\(2),
      I4 => \^ap_cs_fsm_reg[0]_0\,
      I5 => \CW_vi_reg[9]\(1),
      O => \CW_vi[9]_i_11_n_1\
    );
\CW_vi[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF0000FFFF"
    )
        port map (
      I0 => \CW_vi_reg[9]\(5),
      I1 => \CW_vi_reg[9]\(8),
      I2 => \CW_vi_reg[9]\(9),
      I3 => \CW_vi_reg[9]\(7),
      I4 => \^ap_cs_fsm_reg[0]_0\,
      I5 => \CW_vi_reg[9]\(6),
      O => \CW_vi[9]_i_12_n_1\
    );
\CW_vi[9]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888088"
    )
        port map (
      I0 => grp_start_backoff_vi_fu_165_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => tmp_reg_348,
      I3 => icmp_ln268_reg_352,
      I4 => icmp_ln269_reg_356,
      O => \CW_vi[9]_i_13_n_1\
    );
\CW_vi[9]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => tmp_reg_348,
      I1 => icmp_ln268_reg_352,
      I2 => icmp_ln269_reg_356,
      I3 => grp_start_backoff_vi_fu_165_ap_start_reg,
      I4 => \ap_CS_fsm_reg_n_1_[0]\,
      O => \CW_vi[9]_i_14_n_1\
    );
\CW_vi[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FE0000000000"
    )
        port map (
      I0 => \CW_vi[9]_i_11_n_1\,
      I1 => \CW_vi[9]_i_12_n_1\,
      I2 => \CW_vi[9]_i_13_n_1\,
      I3 => Q(2),
      I4 => tmp_reg_348,
      I5 => icmp_ln268_reg_352,
      O => \^ap_cs_fsm_reg[7]\
    );
\CW_vi[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFFFF88880000"
    )
        port map (
      I0 => \CW_vi_reg[9]\(8),
      I1 => \CW_vi[9]_i_14_n_1\,
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => grp_start_backoff_vi_fu_165_ap_start_reg,
      I4 => \^ap_cs_fsm_reg[7]\,
      I5 => \CW_vi_reg[9]\(9),
      O => grp_initial_edca_process_fu_240_CW_vi_o(8)
    );
\CW_vi_loc_2_reg_24[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF0000FFEF"
    )
        port map (
      I0 => \CW_vi_reg[9]\(0),
      I1 => tmp_reg_348,
      I2 => icmp_ln268_reg_352,
      I3 => icmp_ln269_reg_356,
      I4 => \^ap_cs_fsm_reg[0]_0\,
      I5 => \CW_vi_loc_2_reg_24_reg_n_1_[1]\,
      O => \CW_vi_loc_2_reg_24[1]_i_1_n_1\
    );
\CW_vi_loc_2_reg_24[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF0000FFEF"
    )
        port map (
      I0 => \CW_vi_reg[9]\(1),
      I1 => tmp_reg_348,
      I2 => icmp_ln268_reg_352,
      I3 => icmp_ln269_reg_356,
      I4 => \^ap_cs_fsm_reg[0]_0\,
      I5 => \CW_vi_loc_2_reg_24_reg_n_1_[2]\,
      O => \CW_vi_loc_2_reg_24[2]_i_1_n_1\
    );
\CW_vi_loc_2_reg_24[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF0000FFEF"
    )
        port map (
      I0 => \CW_vi_reg[9]\(2),
      I1 => tmp_reg_348,
      I2 => icmp_ln268_reg_352,
      I3 => icmp_ln269_reg_356,
      I4 => \^ap_cs_fsm_reg[0]_0\,
      I5 => \CW_vi_loc_2_reg_24_reg_n_1_[3]\,
      O => \CW_vi_loc_2_reg_24[3]_i_1_n_1\
    );
\CW_vi_loc_2_reg_24[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[0]\,
      I1 => grp_start_backoff_vi_fu_165_ap_start_reg,
      O => \^ap_cs_fsm_reg[0]_0\
    );
\CW_vi_loc_2_reg_24[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB000000"
    )
        port map (
      I0 => tmp_reg_348,
      I1 => icmp_ln268_reg_352,
      I2 => icmp_ln269_reg_356,
      I3 => grp_start_backoff_vi_fu_165_ap_start_reg,
      I4 => \ap_CS_fsm_reg_n_1_[0]\,
      O => \CW_vi_loc_2_reg_24[9]_i_1_n_1\
    );
\CW_vi_loc_2_reg_24[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_start_backoff_vi_fu_165_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      O => ap_NS_fsm1
    );
\CW_vi_loc_2_reg_24_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \CW_vi_loc_2_reg_24[1]_i_1_n_1\,
      Q => \CW_vi_loc_2_reg_24_reg_n_1_[1]\,
      R => '0'
    );
\CW_vi_loc_2_reg_24_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \CW_vi_loc_2_reg_24[2]_i_1_n_1\,
      Q => \CW_vi_loc_2_reg_24_reg_n_1_[2]\,
      R => '0'
    );
\CW_vi_loc_2_reg_24_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \CW_vi_loc_2_reg_24[3]_i_1_n_1\,
      Q => \CW_vi_loc_2_reg_24_reg_n_1_[3]\,
      R => '0'
    );
\CW_vi_loc_2_reg_24_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \CW_vi_reg[9]\(3),
      Q => \CW_vi_loc_2_reg_24_reg_n_1_[4]\,
      R => \CW_vi_loc_2_reg_24[9]_i_1_n_1\
    );
\CW_vi_loc_2_reg_24_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \CW_vi_reg[9]\(4),
      Q => \CW_vi_loc_2_reg_24_reg_n_1_[5]\,
      R => \CW_vi_loc_2_reg_24[9]_i_1_n_1\
    );
\CW_vi_loc_2_reg_24_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \CW_vi_reg[9]\(5),
      Q => \CW_vi_loc_2_reg_24_reg_n_1_[6]\,
      R => \CW_vi_loc_2_reg_24[9]_i_1_n_1\
    );
\CW_vi_loc_2_reg_24_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \CW_vi_reg[9]\(6),
      Q => \CW_vi_loc_2_reg_24_reg_n_1_[7]\,
      R => \CW_vi_loc_2_reg_24[9]_i_1_n_1\
    );
\CW_vi_loc_2_reg_24_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \CW_vi_reg[9]\(7),
      Q => \CW_vi_loc_2_reg_24_reg_n_1_[8]\,
      R => \CW_vi_loc_2_reg_24[9]_i_1_n_1\
    );
\CW_vi_loc_2_reg_24_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \CW_vi_reg[9]\(8),
      Q => \CW_vi_loc_2_reg_24_reg_n_1_[9]\,
      R => \CW_vi_loc_2_reg_24[9]_i_1_n_1\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_1_[0]\,
      S => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst
    );
grp_random_int_gen_fu_37: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_random_int_gen_32
     port map (
      D(3 downto 0) => D(3 downto 0),
      Q(0) => \ap_CS_fsm_reg[2]\(0),
      \ap_CS_fsm_reg[10]_0\(4 downto 0) => Q(4 downto 0),
      \ap_CS_fsm_reg[10]_1\ => \ap_CS_fsm_reg[10]\,
      \ap_CS_fsm_reg[1]_0\(1) => ap_CS_fsm_state2,
      \ap_CS_fsm_reg[1]_0\(0) => \ap_CS_fsm_reg_n_1_[0]\,
      \ap_CS_fsm_reg[37]_0\ => grp_random_int_gen_fu_37_n_57,
      \ap_CS_fsm_reg[5]_0\(0) => \ap_CS_fsm_reg[5]\(0),
      \ap_CS_fsm_reg[5]_1\(0) => \ap_CS_fsm_reg[5]_0\(0),
      \ap_CS_fsm_reg[7]_0\ => \ap_CS_fsm_reg[7]_0\,
      \ap_CS_fsm_reg[8]_0\ => \ap_CS_fsm_reg[8]\,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      available_spaces_be(0) => available_spaces_be(0),
      \available_spaces_be_reg[2]\ => \available_spaces_be_reg[2]\,
      \available_spaces_be_reg[2]_0\ => \available_spaces_be_reg[2]_0\,
      \available_spaces_be_reg[2]_1\ => \available_spaces_be_reg[2]_1\,
      \be_backoff_counter_reg[0]\ => \be_backoff_counter_reg[0]\,
      \be_backoff_counter_reg[0]_0\ => \be_backoff_counter_reg[0]_0\,
      \be_backoff_counter_reg[0]_1\ => \be_backoff_counter_reg[0]_1\,
      current_txop_holder_i(1 downto 0) => current_txop_holder_i(1 downto 0),
      \divisor0_reg[9]\(8) => \CW_vi_loc_2_reg_24_reg_n_1_[9]\,
      \divisor0_reg[9]\(7) => \CW_vi_loc_2_reg_24_reg_n_1_[8]\,
      \divisor0_reg[9]\(6) => \CW_vi_loc_2_reg_24_reg_n_1_[7]\,
      \divisor0_reg[9]\(5) => \CW_vi_loc_2_reg_24_reg_n_1_[6]\,
      \divisor0_reg[9]\(4) => \CW_vi_loc_2_reg_24_reg_n_1_[5]\,
      \divisor0_reg[9]\(3) => \CW_vi_loc_2_reg_24_reg_n_1_[4]\,
      \divisor0_reg[9]\(2) => \CW_vi_loc_2_reg_24_reg_n_1_[3]\,
      \divisor0_reg[9]\(1) => \CW_vi_loc_2_reg_24_reg_n_1_[2]\,
      \divisor0_reg[9]\(0) => \CW_vi_loc_2_reg_24_reg_n_1_[1]\,
      grp_initial_edca_process_fu_240_vi_backoff_counter_o(0) => grp_initial_edca_process_fu_240_vi_backoff_counter_o(0),
      grp_random_int_gen_fu_37_ap_start_reg => grp_random_int_gen_fu_37_ap_start_reg,
      grp_start_backoff_be_fu_178_ap_start_reg0 => grp_start_backoff_be_fu_178_ap_start_reg0,
      grp_start_backoff_vi_fu_165_ap_start_reg => grp_start_backoff_vi_fu_165_ap_start_reg,
      grp_start_backoff_vi_fu_165_ap_start_reg_reg(1 downto 0) => ap_NS_fsm(1 downto 0),
      icmp_ln268_reg_352 => icmp_ln268_reg_352,
      icmp_ln286_reg_364 => icmp_ln286_reg_364,
      \icmp_ln286_reg_364_reg[0]\ => \icmp_ln286_reg_364_reg[0]\,
      \icmp_ln286_reg_364_reg[0]_0\ => \icmp_ln286_reg_364_reg[0]_0\,
      icmp_ln287_reg_368 => icmp_ln287_reg_368,
      p(31 downto 0) => p(31 downto 0),
      \r_stage_reg[32]\ => \r_stage_reg[32]\,
      \rand_state[0]_i_4\ => \rand_state[0]_i_4\,
      \rand_state[0]_i_4_0\ => \rand_state[0]_i_4_0\,
      \rand_state[10]_i_4\ => \rand_state[10]_i_4\,
      \rand_state[11]_i_4\ => \rand_state[11]_i_4\,
      \rand_state[12]_i_4\ => \rand_state[12]_i_4\,
      \rand_state[13]_i_4\ => \rand_state[13]_i_4\,
      \rand_state[14]_i_4\ => \rand_state[14]_i_4\,
      \rand_state[15]_i_4\ => \rand_state[15]_i_4\,
      \rand_state[16]_i_4\ => \rand_state[16]_i_4\,
      \rand_state[17]_i_4\ => \rand_state[17]_i_4\,
      \rand_state[18]_i_4\ => \rand_state[18]_i_4\,
      \rand_state[19]_i_4\ => \rand_state[19]_i_4\,
      \rand_state[1]_i_4\ => \rand_state[1]_i_4\,
      \rand_state[20]_i_4\ => \rand_state[20]_i_4\,
      \rand_state[21]_i_4\ => \rand_state[21]_i_4\,
      \rand_state[22]_i_4\ => \rand_state[22]_i_4\,
      \rand_state[23]_i_4\ => \rand_state[23]_i_4\,
      \rand_state[24]_i_4\ => \rand_state[24]_i_4\,
      \rand_state[25]_i_4\ => \rand_state[25]_i_4\,
      \rand_state[26]_i_4\ => \rand_state[26]_i_4\,
      \rand_state[27]_i_4\ => \rand_state[27]_i_4\,
      \rand_state[28]_i_4\ => \rand_state[28]_i_4\,
      \rand_state[29]_i_4\ => \rand_state[29]_i_4\,
      \rand_state[2]_i_4\ => \rand_state[2]_i_4\,
      \rand_state[30]_i_4\ => \rand_state[30]_i_4\,
      \rand_state[31]_i_9\ => \rand_state[31]_i_9\,
      \rand_state[3]_i_4\ => \rand_state[3]_i_4\,
      \rand_state[4]_i_4\ => \rand_state[4]_i_4\,
      \rand_state[5]_i_4\ => \rand_state[5]_i_4\,
      \rand_state[6]_i_4\ => \rand_state[6]_i_4\,
      \rand_state[7]_i_4\ => \rand_state[7]_i_4\,
      \rand_state[8]_i_4\ => \rand_state[8]_i_4\,
      \rand_state[9]_i_4\ => \rand_state[9]_i_4\,
      \rand_state_reg[0]\ => \rand_state_reg[0]\,
      \rand_state_reg[10]\ => \rand_state_reg[10]\,
      \rand_state_reg[11]\ => \rand_state_reg[11]\,
      \rand_state_reg[12]\ => \rand_state_reg[12]\,
      \rand_state_reg[13]\ => \rand_state_reg[13]\,
      \rand_state_reg[14]\ => \rand_state_reg[14]\,
      \rand_state_reg[15]\ => \rand_state_reg[15]\,
      \rand_state_reg[16]\ => \rand_state_reg[16]\,
      \rand_state_reg[17]\ => \rand_state_reg[17]\,
      \rand_state_reg[18]\ => \rand_state_reg[18]\,
      \rand_state_reg[19]\ => \rand_state_reg[19]\,
      \rand_state_reg[1]\ => \rand_state_reg[1]\,
      \rand_state_reg[20]\ => \rand_state_reg[20]\,
      \rand_state_reg[21]\ => \rand_state_reg[21]\,
      \rand_state_reg[22]\ => \rand_state_reg[22]\,
      \rand_state_reg[23]\ => \rand_state_reg[23]\,
      \rand_state_reg[24]\ => \rand_state_reg[24]\,
      \rand_state_reg[25]\ => \rand_state_reg[25]\,
      \rand_state_reg[26]\ => \rand_state_reg[26]\,
      \rand_state_reg[27]\ => \rand_state_reg[27]\,
      \rand_state_reg[28]\ => \rand_state_reg[28]\,
      \rand_state_reg[29]\ => \rand_state_reg[29]\,
      \rand_state_reg[2]\ => \rand_state_reg[2]\,
      \rand_state_reg[30]\ => \rand_state_reg[30]\,
      \rand_state_reg[31]\ => \rand_state_reg[31]\,
      \rand_state_reg[3]\ => \rand_state_reg[3]\,
      \rand_state_reg[4]\ => \rand_state_reg[4]\,
      \rand_state_reg[5]\ => \rand_state_reg[5]\,
      \rand_state_reg[6]\ => \rand_state_reg[6]\,
      \rand_state_reg[7]\ => \rand_state_reg[7]\,
      \rand_state_reg[8]\ => \rand_state_reg[8]\,
      \rand_state_reg[9]\ => \rand_state_reg[9]\,
      tmp_7_reg_360 => tmp_7_reg_360,
      tmp_reg_348 => tmp_reg_348,
      \vi_backoff_counter[9]_i_7\(9 downto 0) => \vi_backoff_counter[9]_i_7\(9 downto 0),
      \vi_backoff_counter_reg[0]\(0) => \vi_backoff_counter_reg[0]\(0),
      \vi_backoff_counter_reg[0]_0\ => \vi_backoff_counter_reg[0]_0\,
      \vi_backoff_counter_reg[0]_1\ => \vi_backoff_counter_reg[0]_1\,
      \vi_backoff_counter_reg[0]_2\ => \vi_backoff_counter_reg[0]_2\,
      \vi_backoff_counter_reg[0]_3\ => \vi_backoff_counter_reg[0]_3\,
      \vi_backoff_counter_reg[1]\ => \vi_backoff_counter_reg[1]\,
      \vi_backoff_counter_reg[2]\ => \vi_backoff_counter_reg[2]\,
      \vi_backoff_counter_reg[3]\ => \vi_backoff_counter_reg[3]\,
      \vi_backoff_counter_reg[4]\ => \vi_backoff_counter_reg[4]\,
      \vi_backoff_counter_reg[5]\ => \vi_backoff_counter_reg[5]\,
      \vi_backoff_counter_reg[6]\ => \vi_backoff_counter_reg[6]\,
      \vi_backoff_counter_reg[7]\ => \vi_backoff_counter_reg[7]\,
      \vi_backoff_counter_reg[8]\ => \vi_backoff_counter_reg[8]\,
      \vi_backoff_counter_reg[9]\ => \vi_backoff_counter_reg[9]\
    );
grp_random_int_gen_fu_37_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_random_int_gen_fu_37_n_57,
      Q => grp_random_int_gen_fu_37_ap_start_reg,
      R => ap_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_initial_edca_process is
  port (
    r_stage_reg_r_29 : out STD_LOGIC;
    \ap_CS_fsm_reg[15]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \mul_ln153_reg_1226_reg[-1111111105]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_initial_edca_process_fu_240_write_pointer_vo_o_ap_vld : out STD_LOGIC;
    grp_initial_edca_process_fu_240_read_pointer_vo_o_ap_vld : out STD_LOGIC;
    grp_start_tx_fu_119_available_spaces_vi_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    \vi3_0_reg_316_reg[5]\ : out STD_LOGIC;
    grp_initial_edca_process_fu_240_write_pointer_vi_o_ap_vld : out STD_LOGIC;
    grp_initial_edca_process_fu_240_write_pointer_be_o_ap_vld : out STD_LOGIC;
    grp_initial_edca_process_fu_240_read_pointer_be_o_ap_vld : out STD_LOGIC;
    grp_initial_edca_process_fu_240_write_pointer_bk_o_ap_vld : out STD_LOGIC;
    grp_initial_edca_process_fu_240_read_pointer_bk_o_ap_vld : out STD_LOGIC;
    \ap_CS_fsm_reg[10]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[14]_0\ : out STD_LOGIC;
    \mul_ln127_reg_1242_reg[-1111111105]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    grp_initial_edca_process_fu_240_edca_queues_we0 : out STD_LOGIC;
    \mul_ln140_reg_1234_reg[-1111111105]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_fu_211_p2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \idle_waited_0_reg_109_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_2\ : out STD_LOGIC;
    mac_frame_address0 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    mac_frame_ce0 : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_2\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[5]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \available_spaces_vi_reg[2]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \available_spaces_be_reg[2]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \available_spaces_bk_reg[2]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \idle_waited_0_reg_109_reg[0]_1\ : out STD_LOGIC;
    grp_start_tx_fu_119_available_spaces_be_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_start_tx_fu_119_available_spaces_bk_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_start_tx_fu_119_available_spaces_vo_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_initial_edca_process_fu_240_be_backoff_counter_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_initial_edca_process_fu_240_vi_backoff_counter_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_initial_edca_process_fu_240_available_spaces_vo_o : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_initial_edca_process_fu_240_write_pointer_vo_o : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_initial_edca_process_fu_240_available_spaces_vo_o_ap_vld : out STD_LOGIC;
    grp_initial_edca_process_fu_240_available_spaces_vi_o : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_initial_edca_process_fu_240_write_pointer_vi_o : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_initial_edca_process_fu_240_available_spaces_vi_o_ap_vld : out STD_LOGIC;
    grp_initial_edca_process_fu_240_available_spaces_be_o : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_initial_edca_process_fu_240_available_spaces_be_o_ap_vld : out STD_LOGIC;
    grp_initial_edca_process_fu_240_write_pointer_be_o : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_initial_edca_process_fu_240_available_spaces_bk_o : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_initial_edca_process_fu_240_available_spaces_bk_o_ap_vld : out STD_LOGIC;
    grp_initial_edca_process_fu_240_write_pointer_bk_o : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_initial_edca_process_fu_240_read_pointer_vo_o : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_initial_edca_process_fu_240_read_pointer_vi_o : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_initial_edca_process_fu_240_read_pointer_be_o : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_initial_edca_process_fu_240_read_pointer_bk_o : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_initial_edca_process_fu_240_vo_backoff_counter_o : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_CS_fsm_reg[4]_0\ : out STD_LOGIC;
    grp_initial_edca_process_fu_240_rand_state_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    grp_initial_edca_process_fu_240_CW_vi_o : out STD_LOGIC_VECTOR ( 8 downto 0 );
    grp_initial_edca_process_fu_240_CW_vi_o_ap_vld : out STD_LOGIC;
    \vi_backoff_counter_reg[1]\ : out STD_LOGIC;
    \vi_backoff_counter_reg[2]\ : out STD_LOGIC;
    \vi_backoff_counter_reg[3]\ : out STD_LOGIC;
    \vi_backoff_counter_reg[4]\ : out STD_LOGIC;
    \vi_backoff_counter_reg[5]\ : out STD_LOGIC;
    \vi_backoff_counter_reg[6]\ : out STD_LOGIC;
    \vi_backoff_counter_reg[7]\ : out STD_LOGIC;
    \vi_backoff_counter_reg[8]\ : out STD_LOGIC;
    \vi_backoff_counter_reg[9]\ : out STD_LOGIC;
    grp_initial_edca_process_fu_240_CW_be_o : out STD_LOGIC_VECTOR ( 8 downto 0 );
    grp_initial_edca_process_fu_240_CW_be_o_ap_vld : out STD_LOGIC;
    \be_backoff_counter_reg[1]\ : out STD_LOGIC;
    \be_backoff_counter_reg[2]\ : out STD_LOGIC;
    \be_backoff_counter_reg[3]\ : out STD_LOGIC;
    \be_backoff_counter_reg[4]\ : out STD_LOGIC;
    \be_backoff_counter_reg[5]\ : out STD_LOGIC;
    \be_backoff_counter_reg[6]\ : out STD_LOGIC;
    \be_backoff_counter_reg[7]\ : out STD_LOGIC;
    \be_backoff_counter_reg[8]\ : out STD_LOGIC;
    \be_backoff_counter_reg[9]\ : out STD_LOGIC;
    grp_initial_edca_process_fu_240_bk_backoff_counter_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_initial_edca_process_fu_240_CW_bk_o : out STD_LOGIC_VECTOR ( 8 downto 0 );
    grp_initial_edca_process_fu_240_CW_bk_o_ap_vld : out STD_LOGIC;
    \bk_backoff_counter_reg[1]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[2]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[3]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[4]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[5]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[6]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[7]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[8]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[9]\ : out STD_LOGIC;
    grp_backoff_vo_fu_153_vo_backoff_counter_o : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_2\ : out STD_LOGIC;
    ap_rst : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    available_spaces_vo : in STD_LOGIC_VECTOR ( 2 downto 0 );
    available_spaces_vi : in STD_LOGIC_VECTOR ( 2 downto 0 );
    available_spaces_be : in STD_LOGIC_VECTOR ( 2 downto 0 );
    available_spaces_bk : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[17]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[17]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[17]_1\ : in STD_LOGIC;
    \ap_CS_fsm_reg[17]_2\ : in STD_LOGIC;
    ram_reg : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_i_38 : in STD_LOGIC;
    ram_reg_i_34 : in STD_LOGIC;
    \icmp_ln286_reg_364_reg[0]_0\ : in STD_LOGIC;
    \icmp_ln304_reg_376_reg[0]_0\ : in STD_LOGIC;
    grp_initial_edca_process_fu_240_ap_start_reg : in STD_LOGIC;
    current_txop_holder_i : in STD_LOGIC_VECTOR ( 2 downto 0 );
    icmp_ln268_fu_233_p2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \mac_frame_address0[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    grp_phy_txend_confirm_fu_292_frame_to_transfer_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \mac_frame_address0[6]_0\ : in STD_LOGIC;
    \mac_frame_address0[6]_1\ : in STD_LOGIC;
    mac_frame_ce0_0 : in STD_LOGIC;
    grp_phy_txend_confirm_fu_292_edca_queues_address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_phy_txend_confirm_fu_292_edca_queues_ce0 : in STD_LOGIC;
    \vo_backoff_counter_reg[0]\ : in STD_LOGIC;
    \vo_backoff_counter_reg[0]_0\ : in STD_LOGIC;
    \vi_backoff_counter_reg[0]\ : in STD_LOGIC;
    \vi_backoff_counter_reg[0]_0\ : in STD_LOGIC;
    \be_backoff_counter_reg[0]\ : in STD_LOGIC;
    \be_backoff_counter_reg[0]_0\ : in STD_LOGIC;
    \bk_backoff_counter_reg[0]\ : in STD_LOGIC;
    \bk_backoff_counter_reg[0]_0\ : in STD_LOGIC;
    \rand_state_reg[0]\ : in STD_LOGIC;
    \rand_state_reg[0]_0\ : in STD_LOGIC;
    \be_backoff_counter[9]_i_7\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \ap_CS_fsm_reg[13]_3\ : in STD_LOGIC;
    \vi_backoff_counter[9]_i_7\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \mul_ln114_reg_1250_reg[-1111111103]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \mul_ln127_reg_1242_reg[-1111111103]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \mul_ln140_reg_1234_reg[-1111111103]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \mul_ln153_reg_1226_reg[-1111111103]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    write_pointer_bk : in STD_LOGIC_VECTOR ( 1 downto 0 );
    write_pointer_be : in STD_LOGIC_VECTOR ( 1 downto 0 );
    write_pointer_vi : in STD_LOGIC_VECTOR ( 1 downto 0 );
    write_pointer_vo : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \vo_backoff_counter_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \vo_backoff_counter[7]_i_2\ : in STD_LOGIC;
    p : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \CW_vi_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \CW_be_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \bk_backoff_counter[9]_i_7\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \CW_bk_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \icmp_ln255_reg_84_reg[0]\ : in STD_LOGIC;
    \vo_backoff_counter[1]_i_3\ : in STD_LOGIC;
    \vo_backoff_counter[2]_i_3\ : in STD_LOGIC;
    \vo_backoff_counter[3]_i_3\ : in STD_LOGIC;
    grp_random_int_gen_fu_32_ap_start_reg_reg : in STD_LOGIC;
    medium_state : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_initial_edca_process;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_initial_edca_process is
  signal \ap_CS_fsm[7]_i_2_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state11 : STD_LOGIC;
  signal ap_CS_fsm_state12 : STD_LOGIC;
  signal ap_CS_fsm_state13 : STD_LOGIC;
  signal ap_CS_fsm_state14 : STD_LOGIC;
  signal ap_CS_fsm_state15 : STD_LOGIC;
  signal ap_CS_fsm_state16 : STD_LOGIC;
  signal ap_CS_fsm_state17 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 16 downto 1 );
  signal ap_NS_fsm118_out : STD_LOGIC;
  signal ap_block_state14_on_subcall_done : STD_LOGIC;
  signal \^available_spaces_be_reg[2]\ : STD_LOGIC;
  signal \available_spaces_bk[2]_i_12_n_1\ : STD_LOGIC;
  signal \^available_spaces_bk_reg[2]\ : STD_LOGIC;
  signal \^available_spaces_vi_reg[2]\ : STD_LOGIC;
  signal current_txop_holder_6_reg_384 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal grp_backoff_vo_fu_153_ap_start_reg : STD_LOGIC;
  signal grp_backoff_vo_fu_153_n_11 : STD_LOGIC;
  signal grp_backoff_vo_fu_153_n_13 : STD_LOGIC;
  signal grp_backoff_vo_fu_153_n_14 : STD_LOGIC;
  signal grp_backoff_vo_fu_153_n_15 : STD_LOGIC;
  signal grp_backoff_vo_fu_153_n_16 : STD_LOGIC;
  signal grp_backoff_vo_fu_153_n_17 : STD_LOGIC;
  signal grp_backoff_vo_fu_153_n_18 : STD_LOGIC;
  signal grp_backoff_vo_fu_153_n_19 : STD_LOGIC;
  signal grp_backoff_vo_fu_153_n_2 : STD_LOGIC;
  signal grp_backoff_vo_fu_153_n_20 : STD_LOGIC;
  signal grp_backoff_vo_fu_153_n_21 : STD_LOGIC;
  signal grp_backoff_vo_fu_153_n_22 : STD_LOGIC;
  signal grp_backoff_vo_fu_153_n_23 : STD_LOGIC;
  signal grp_backoff_vo_fu_153_n_24 : STD_LOGIC;
  signal grp_backoff_vo_fu_153_n_25 : STD_LOGIC;
  signal grp_backoff_vo_fu_153_n_26 : STD_LOGIC;
  signal grp_backoff_vo_fu_153_n_27 : STD_LOGIC;
  signal grp_backoff_vo_fu_153_n_28 : STD_LOGIC;
  signal grp_backoff_vo_fu_153_n_29 : STD_LOGIC;
  signal grp_backoff_vo_fu_153_n_30 : STD_LOGIC;
  signal grp_backoff_vo_fu_153_n_31 : STD_LOGIC;
  signal grp_backoff_vo_fu_153_n_32 : STD_LOGIC;
  signal grp_backoff_vo_fu_153_n_33 : STD_LOGIC;
  signal grp_backoff_vo_fu_153_n_34 : STD_LOGIC;
  signal grp_backoff_vo_fu_153_n_35 : STD_LOGIC;
  signal grp_backoff_vo_fu_153_n_36 : STD_LOGIC;
  signal grp_backoff_vo_fu_153_n_37 : STD_LOGIC;
  signal grp_backoff_vo_fu_153_n_38 : STD_LOGIC;
  signal grp_backoff_vo_fu_153_n_39 : STD_LOGIC;
  signal grp_backoff_vo_fu_153_n_40 : STD_LOGIC;
  signal grp_backoff_vo_fu_153_n_41 : STD_LOGIC;
  signal grp_backoff_vo_fu_153_n_42 : STD_LOGIC;
  signal grp_backoff_vo_fu_153_n_43 : STD_LOGIC;
  signal grp_backoff_vo_fu_153_n_44 : STD_LOGIC;
  signal grp_backoff_vo_fu_153_n_45 : STD_LOGIC;
  signal grp_backoff_vo_fu_153_rand_state_o_ap_vld : STD_LOGIC;
  signal \^grp_fu_211_p2\ : STD_LOGIC;
  signal grp_initial_edca_process_fu_240_ap_done : STD_LOGIC;
  signal grp_slot_boundary_timing_fu_204_ap_start_reg : STD_LOGIC;
  signal grp_slot_boundary_timing_fu_204_n_1 : STD_LOGIC;
  signal grp_slot_boundary_timing_fu_204_n_2 : STD_LOGIC;
  signal grp_slot_boundary_timing_fu_204_n_3 : STD_LOGIC;
  signal grp_slot_boundary_timing_fu_204_n_5 : STD_LOGIC;
  signal grp_start_backoff_be_fu_178_ap_start_reg : STD_LOGIC;
  signal grp_start_backoff_be_fu_178_ap_start_reg0 : STD_LOGIC;
  signal grp_start_backoff_be_fu_178_invoke_reason : STD_LOGIC;
  signal grp_start_backoff_be_fu_178_n_1 : STD_LOGIC;
  signal grp_start_backoff_be_fu_178_n_12 : STD_LOGIC;
  signal grp_start_backoff_be_fu_178_n_2 : STD_LOGIC;
  signal grp_start_backoff_be_fu_178_n_3 : STD_LOGIC;
  signal grp_start_backoff_be_fu_178_n_32 : STD_LOGIC;
  signal grp_start_backoff_be_fu_178_n_33 : STD_LOGIC;
  signal grp_start_backoff_be_fu_178_n_34 : STD_LOGIC;
  signal grp_start_backoff_be_fu_178_n_35 : STD_LOGIC;
  signal grp_start_backoff_be_fu_178_n_36 : STD_LOGIC;
  signal grp_start_backoff_be_fu_178_n_37 : STD_LOGIC;
  signal grp_start_backoff_be_fu_178_n_38 : STD_LOGIC;
  signal grp_start_backoff_be_fu_178_n_39 : STD_LOGIC;
  signal grp_start_backoff_be_fu_178_n_40 : STD_LOGIC;
  signal grp_start_backoff_be_fu_178_n_41 : STD_LOGIC;
  signal grp_start_backoff_be_fu_178_n_42 : STD_LOGIC;
  signal grp_start_backoff_be_fu_178_n_43 : STD_LOGIC;
  signal grp_start_backoff_be_fu_178_n_44 : STD_LOGIC;
  signal grp_start_backoff_be_fu_178_n_45 : STD_LOGIC;
  signal grp_start_backoff_be_fu_178_n_46 : STD_LOGIC;
  signal grp_start_backoff_be_fu_178_n_47 : STD_LOGIC;
  signal grp_start_backoff_be_fu_178_n_48 : STD_LOGIC;
  signal grp_start_backoff_be_fu_178_n_49 : STD_LOGIC;
  signal grp_start_backoff_be_fu_178_n_50 : STD_LOGIC;
  signal grp_start_backoff_be_fu_178_n_51 : STD_LOGIC;
  signal grp_start_backoff_be_fu_178_n_52 : STD_LOGIC;
  signal grp_start_backoff_be_fu_178_n_53 : STD_LOGIC;
  signal grp_start_backoff_be_fu_178_n_54 : STD_LOGIC;
  signal grp_start_backoff_be_fu_178_n_55 : STD_LOGIC;
  signal grp_start_backoff_be_fu_178_n_56 : STD_LOGIC;
  signal grp_start_backoff_be_fu_178_n_57 : STD_LOGIC;
  signal grp_start_backoff_be_fu_178_n_58 : STD_LOGIC;
  signal grp_start_backoff_be_fu_178_n_59 : STD_LOGIC;
  signal grp_start_backoff_be_fu_178_n_60 : STD_LOGIC;
  signal grp_start_backoff_be_fu_178_n_61 : STD_LOGIC;
  signal grp_start_backoff_be_fu_178_n_62 : STD_LOGIC;
  signal grp_start_backoff_be_fu_178_n_63 : STD_LOGIC;
  signal grp_start_backoff_be_fu_178_n_64 : STD_LOGIC;
  signal grp_start_backoff_be_fu_178_n_65 : STD_LOGIC;
  signal grp_start_backoff_be_fu_178_n_8 : STD_LOGIC;
  signal grp_start_backoff_bk_fu_191_ap_start_reg : STD_LOGIC;
  signal grp_start_backoff_bk_fu_191_invoke_reason : STD_LOGIC;
  signal grp_start_backoff_bk_fu_191_n_1 : STD_LOGIC;
  signal grp_start_backoff_bk_fu_191_n_2 : STD_LOGIC;
  signal grp_start_backoff_bk_fu_191_n_38 : STD_LOGIC;
  signal grp_start_backoff_bk_fu_191_n_4 : STD_LOGIC;
  signal grp_start_backoff_bk_fu_191_n_40 : STD_LOGIC;
  signal grp_start_backoff_bk_fu_191_n_61 : STD_LOGIC;
  signal grp_start_backoff_bk_fu_191_rand_state_o_ap_vld : STD_LOGIC;
  signal grp_start_backoff_vi_fu_165_ap_start_reg : STD_LOGIC;
  signal grp_start_backoff_vi_fu_165_invoke_reason : STD_LOGIC;
  signal grp_start_backoff_vi_fu_165_n_1 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_165_n_10 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_165_n_13 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_165_n_14 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_165_n_15 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_165_n_16 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_165_n_17 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_165_n_18 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_165_n_19 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_165_n_2 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_165_n_20 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_165_n_21 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_165_n_22 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_165_n_23 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_165_n_24 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_165_n_25 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_165_n_26 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_165_n_27 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_165_n_28 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_165_n_29 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_165_n_3 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_165_n_30 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_165_n_31 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_165_n_32 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_165_n_33 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_165_n_34 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_165_n_35 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_165_n_36 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_165_n_37 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_165_n_38 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_165_n_39 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_165_n_40 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_165_n_41 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_165_n_42 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_165_n_43 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_165_n_44 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_165_n_7 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_165_n_8 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_165_rand_state_o_ap_vld : STD_LOGIC;
  signal grp_start_tx_fu_119_ap_done : STD_LOGIC;
  signal grp_start_tx_fu_119_ap_start_reg : STD_LOGIC;
  signal grp_start_tx_fu_119_n_35 : STD_LOGIC;
  signal icmp_ln268_reg_352 : STD_LOGIC;
  signal \icmp_ln268_reg_352[0]_i_1_n_1\ : STD_LOGIC;
  signal icmp_ln269_reg_356 : STD_LOGIC;
  signal \icmp_ln269_reg_356[0]_i_1_n_1\ : STD_LOGIC;
  signal icmp_ln286_reg_364 : STD_LOGIC;
  signal icmp_ln287_reg_368 : STD_LOGIC;
  signal icmp_ln304_reg_376 : STD_LOGIC;
  signal icmp_ln305_reg_380 : STD_LOGIC;
  signal idle_waited_0_reg_109 : STD_LOGIC;
  signal idle_waited_reg_343 : STD_LOGIC;
  signal \^r_stage_reg_r_29\ : STD_LOGIC;
  signal \rand_state[31]_i_11_n_1\ : STD_LOGIC;
  signal \rand_state[31]_i_12_n_1\ : STD_LOGIC;
  signal \rand_state[31]_i_5_n_1\ : STD_LOGIC;
  signal tmp_7_reg_360 : STD_LOGIC;
  signal tmp_9_reg_372 : STD_LOGIC;
  signal tmp_reg_348 : STD_LOGIC;
  signal \tmp_reg_348[0]_i_1_n_1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CW_be[3]_i_4\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \CW_bk[3]_i_4\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \CW_vi[3]_i_4\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \ap_CS_fsm[16]_i_2__4\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_2\ : label is "soft_lutpair144";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of \icmp_ln268_reg_352[0]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \icmp_ln269_reg_356[0]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \rand_state[31]_i_11\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \rand_state[31]_i_12\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \rand_state[31]_i_5\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \tmp_reg_348[0]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \vi_backoff_counter[9]_i_3\ : label is "soft_lutpair141";
begin
  \available_spaces_be_reg[2]\ <= \^available_spaces_be_reg[2]\;
  \available_spaces_bk_reg[2]\ <= \^available_spaces_bk_reg[2]\;
  \available_spaces_vi_reg[2]\ <= \^available_spaces_vi_reg[2]\;
  grp_fu_211_p2 <= \^grp_fu_211_p2\;
  r_stage_reg_r_29 <= \^r_stage_reg_r_29\;
\CW_be[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => icmp_ln287_reg_368,
      I1 => icmp_ln286_reg_364,
      I2 => tmp_7_reg_360,
      O => grp_start_backoff_be_fu_178_invoke_reason
    );
\CW_bk[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => icmp_ln305_reg_380,
      I1 => icmp_ln304_reg_376,
      I2 => tmp_9_reg_372,
      O => grp_start_backoff_bk_fu_191_invoke_reason
    );
\CW_vi[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => icmp_ln269_reg_356,
      I1 => icmp_ln268_reg_352,
      I2 => tmp_reg_348,
      O => grp_start_backoff_vi_fu_165_invoke_reason
    );
\ap_CS_fsm[10]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state10,
      I1 => ap_CS_fsm_state12,
      O => grp_start_backoff_be_fu_178_ap_start_reg0
    );
\ap_CS_fsm[16]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => current_txop_holder_i(1),
      I1 => current_txop_holder_i(2),
      I2 => current_txop_holder_i(0),
      O => \^grp_fu_211_p2\
    );
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020200020002000"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => available_spaces_vi(2),
      I2 => icmp_ln268_fu_233_p2,
      I3 => current_txop_holder_i(2),
      I4 => current_txop_holder_i(0),
      I5 => current_txop_holder_i(1),
      O => ap_NS_fsm(6)
    );
\ap_CS_fsm[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => icmp_ln268_fu_233_p2,
      I1 => available_spaces_vi(2),
      I2 => ap_CS_fsm_state6,
      O => \ap_CS_fsm[7]_i_2_n_1\
    );
\ap_CS_fsm[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000200020"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => available_spaces_vi(2),
      I2 => icmp_ln268_fu_233_p2,
      I3 => current_txop_holder_i(2),
      I4 => current_txop_holder_i(0),
      I5 => current_txop_holder_i(1),
      O => ap_NS_fsm(8)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_initial_edca_process_fu_240_ap_done,
      Q => \ap_CS_fsm_reg_n_1_[0]\,
      S => ap_rst
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(10),
      Q => ap_CS_fsm_state11,
      R => ap_rst
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_start_backoff_vi_fu_165_n_8,
      Q => ap_CS_fsm_state12,
      R => ap_rst
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(12),
      Q => ap_CS_fsm_state13,
      R => ap_rst
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(13),
      Q => ap_CS_fsm_state14,
      R => ap_rst
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(14),
      Q => ap_CS_fsm_state15,
      R => ap_rst
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(15),
      Q => ap_CS_fsm_state16,
      R => ap_rst
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(16),
      Q => ap_CS_fsm_state17,
      R => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_slot_boundary_timing_fu_204_n_5,
      Q => ap_CS_fsm_state4,
      R => ap_rst
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => ap_rst
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => ap_rst
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_state7,
      R => ap_rst
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state8,
      R => ap_rst
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_state9,
      R => ap_rst
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_start_backoff_vi_fu_165_n_10,
      Q => ap_CS_fsm_state10,
      R => ap_rst
    );
\available_spaces_bk[2]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => idle_waited_0_reg_109,
      I1 => ap_CS_fsm_state17,
      O => \available_spaces_bk[2]_i_12_n_1\
    );
\current_txop_holder_6_reg_384_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_start_backoff_bk_fu_191_n_2,
      Q => current_txop_holder_6_reg_384(0),
      R => '0'
    );
\current_txop_holder_6_reg_384_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_start_backoff_bk_fu_191_n_4,
      Q => current_txop_holder_6_reg_384(1),
      R => '0'
    );
grp_backoff_vo_fu_153: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_backoff_vo_25
     port map (
      D(1 downto 0) => ap_NS_fsm(5 downto 4),
      E(0) => E(0),
      Q(4) => ap_CS_fsm_state15,
      Q(3) => ap_CS_fsm_state12,
      Q(2) => ap_CS_fsm_state9,
      Q(1) => ap_CS_fsm_state5,
      Q(0) => ap_CS_fsm_state4,
      \ap_CS_fsm_reg[14]\ => grp_backoff_vo_fu_153_n_44,
      \ap_CS_fsm_reg[2]\(0) => grp_backoff_vo_fu_153_rand_state_o_ap_vld,
      \ap_CS_fsm_reg[3]\ => grp_backoff_vo_fu_153_n_2,
      \ap_CS_fsm_reg[4]\ => \ap_CS_fsm_reg[4]_0\,
      \ap_CS_fsm_reg[4]_0\ => grp_backoff_vo_fu_153_n_11,
      \ap_CS_fsm_reg[4]_1\ => grp_backoff_vo_fu_153_n_13,
      \ap_CS_fsm_reg[4]_10\ => grp_backoff_vo_fu_153_n_22,
      \ap_CS_fsm_reg[4]_11\ => grp_backoff_vo_fu_153_n_23,
      \ap_CS_fsm_reg[4]_12\ => grp_backoff_vo_fu_153_n_24,
      \ap_CS_fsm_reg[4]_13\ => grp_backoff_vo_fu_153_n_25,
      \ap_CS_fsm_reg[4]_14\ => grp_backoff_vo_fu_153_n_26,
      \ap_CS_fsm_reg[4]_15\ => grp_backoff_vo_fu_153_n_27,
      \ap_CS_fsm_reg[4]_16\ => grp_backoff_vo_fu_153_n_28,
      \ap_CS_fsm_reg[4]_17\ => grp_backoff_vo_fu_153_n_29,
      \ap_CS_fsm_reg[4]_18\ => grp_backoff_vo_fu_153_n_30,
      \ap_CS_fsm_reg[4]_19\ => grp_backoff_vo_fu_153_n_31,
      \ap_CS_fsm_reg[4]_2\ => grp_backoff_vo_fu_153_n_14,
      \ap_CS_fsm_reg[4]_20\ => grp_backoff_vo_fu_153_n_32,
      \ap_CS_fsm_reg[4]_21\ => grp_backoff_vo_fu_153_n_33,
      \ap_CS_fsm_reg[4]_22\ => grp_backoff_vo_fu_153_n_34,
      \ap_CS_fsm_reg[4]_23\ => grp_backoff_vo_fu_153_n_35,
      \ap_CS_fsm_reg[4]_24\ => grp_backoff_vo_fu_153_n_36,
      \ap_CS_fsm_reg[4]_25\ => grp_backoff_vo_fu_153_n_37,
      \ap_CS_fsm_reg[4]_26\ => grp_backoff_vo_fu_153_n_38,
      \ap_CS_fsm_reg[4]_27\ => grp_backoff_vo_fu_153_n_39,
      \ap_CS_fsm_reg[4]_28\ => grp_backoff_vo_fu_153_n_40,
      \ap_CS_fsm_reg[4]_29\ => grp_backoff_vo_fu_153_n_41,
      \ap_CS_fsm_reg[4]_3\ => grp_backoff_vo_fu_153_n_15,
      \ap_CS_fsm_reg[4]_30\ => grp_backoff_vo_fu_153_n_42,
      \ap_CS_fsm_reg[4]_31\ => grp_backoff_vo_fu_153_n_43,
      \ap_CS_fsm_reg[4]_32\ => grp_backoff_vo_fu_153_n_45,
      \ap_CS_fsm_reg[4]_4\ => grp_backoff_vo_fu_153_n_16,
      \ap_CS_fsm_reg[4]_5\ => grp_backoff_vo_fu_153_n_17,
      \ap_CS_fsm_reg[4]_6\ => grp_backoff_vo_fu_153_n_18,
      \ap_CS_fsm_reg[4]_7\ => grp_backoff_vo_fu_153_n_19,
      \ap_CS_fsm_reg[4]_8\ => grp_backoff_vo_fu_153_n_20,
      \ap_CS_fsm_reg[4]_9\ => grp_backoff_vo_fu_153_n_21,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      available_spaces_vo(0) => available_spaces_vo(2),
      current_txop_holder_i(0) => current_txop_holder_i(0),
      grp_backoff_vo_fu_153_ap_start_reg => grp_backoff_vo_fu_153_ap_start_reg,
      grp_backoff_vo_fu_153_vo_backoff_counter_o(3 downto 0) => grp_backoff_vo_fu_153_vo_backoff_counter_o(3 downto 0),
      grp_initial_edca_process_fu_240_vo_backoff_counter_o(5 downto 0) => grp_initial_edca_process_fu_240_vo_backoff_counter_o(5 downto 0),
      grp_random_int_gen_fu_32_ap_start_reg_reg_0 => grp_random_int_gen_fu_32_ap_start_reg_reg,
      \icmp_ln255_reg_84_reg[0]_0\ => \icmp_ln255_reg_84_reg[0]\,
      idle_waited_0_reg_109 => idle_waited_0_reg_109,
      p(31 downto 0) => p(31 downto 0),
      r_stage_reg_r_29 => \^r_stage_reg_r_29\,
      \vo_backoff_counter[1]_i_3\ => \vo_backoff_counter[1]_i_3\,
      \vo_backoff_counter[2]_i_3\ => \vo_backoff_counter[2]_i_3\,
      \vo_backoff_counter[3]_i_3\ => \vo_backoff_counter[3]_i_3\,
      \vo_backoff_counter[7]_i_2\ => \vo_backoff_counter[7]_i_2\,
      \vo_backoff_counter_reg[0]\(0) => Q(1),
      \vo_backoff_counter_reg[0]_0\ => \vo_backoff_counter_reg[0]\,
      \vo_backoff_counter_reg[0]_1\ => \vo_backoff_counter_reg[0]_0\,
      \vo_backoff_counter_reg[9]\(9 downto 0) => \vo_backoff_counter_reg[9]\(9 downto 0)
    );
grp_backoff_vo_fu_153_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_backoff_vo_fu_153_n_2,
      Q => grp_backoff_vo_fu_153_ap_start_reg,
      R => ap_rst
    );
grp_slot_boundary_timing_fu_204: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_slot_boundary_timing_26
     port map (
      D(3) => ap_NS_fsm(15),
      D(2) => grp_slot_boundary_timing_fu_204_n_5,
      D(1 downto 0) => ap_NS_fsm(2 downto 1),
      Q(3) => ap_CS_fsm_state16,
      Q(2) => ap_CS_fsm_state3,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_1_[0]\,
      \ap_CS_fsm_reg[5]_0\ => grp_slot_boundary_timing_fu_204_n_1,
      ap_block_state14_on_subcall_done => ap_block_state14_on_subcall_done,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      grp_initial_edca_process_fu_240_ap_start_reg => grp_initial_edca_process_fu_240_ap_start_reg,
      grp_slot_boundary_timing_fu_204_ap_start_reg => grp_slot_boundary_timing_fu_204_ap_start_reg,
      grp_slot_boundary_timing_fu_204_ap_start_reg_reg => \^grp_fu_211_p2\,
      idle_waited_0_reg_109 => idle_waited_0_reg_109,
      idle_waited_reg_343 => idle_waited_reg_343,
      \idle_waited_reg_343_reg[0]\ => grp_slot_boundary_timing_fu_204_n_2,
      \idle_waiting_write_a_reg_28_reg[0]_0\ => grp_slot_boundary_timing_fu_204_n_3,
      medium_state(0) => medium_state(0)
    );
grp_slot_boundary_timing_fu_204_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_slot_boundary_timing_fu_204_n_1,
      Q => grp_slot_boundary_timing_fu_204_ap_start_reg,
      R => ap_rst
    );
grp_start_backoff_be_fu_178: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_backoff_be_27
     port map (
      \CW_be_reg[9]\(9 downto 0) => \CW_be_reg[9]\(9 downto 0),
      D(2 downto 0) => ap_NS_fsm(14 downto 12),
      Q(6) => ap_CS_fsm_state15,
      Q(5) => ap_CS_fsm_state14,
      Q(4) => ap_CS_fsm_state13,
      Q(3) => ap_CS_fsm_state12,
      Q(2) => ap_CS_fsm_state11,
      Q(1) => ap_CS_fsm_state10,
      Q(0) => ap_CS_fsm_state5,
      \ap_CS_fsm_reg[0]_0\ => grp_start_backoff_be_fu_178_n_32,
      \ap_CS_fsm_reg[0]_1\ => \ap_CS_fsm_reg[0]_1\,
      \ap_CS_fsm_reg[10]\ => grp_initial_edca_process_fu_240_CW_be_o_ap_vld,
      \ap_CS_fsm_reg[11]\ => grp_start_backoff_be_fu_178_n_1,
      \ap_CS_fsm_reg[13]\ => \ap_CS_fsm_reg[13]_3\,
      \ap_CS_fsm_reg[13]_0\ => grp_start_backoff_bk_fu_191_n_61,
      \ap_CS_fsm_reg[1]_0\ => grp_start_backoff_be_fu_178_n_8,
      \ap_CS_fsm_reg[2]\ => grp_start_backoff_be_fu_178_n_33,
      \ap_CS_fsm_reg[2]_0\ => grp_start_backoff_be_fu_178_n_34,
      \ap_CS_fsm_reg[2]_1\ => grp_start_backoff_be_fu_178_n_35,
      \ap_CS_fsm_reg[2]_10\ => grp_start_backoff_be_fu_178_n_44,
      \ap_CS_fsm_reg[2]_11\ => grp_start_backoff_be_fu_178_n_45,
      \ap_CS_fsm_reg[2]_12\ => grp_start_backoff_be_fu_178_n_46,
      \ap_CS_fsm_reg[2]_13\ => grp_start_backoff_be_fu_178_n_47,
      \ap_CS_fsm_reg[2]_14\ => grp_start_backoff_be_fu_178_n_48,
      \ap_CS_fsm_reg[2]_15\ => grp_start_backoff_be_fu_178_n_49,
      \ap_CS_fsm_reg[2]_16\ => grp_start_backoff_be_fu_178_n_50,
      \ap_CS_fsm_reg[2]_17\ => grp_start_backoff_be_fu_178_n_51,
      \ap_CS_fsm_reg[2]_18\ => grp_start_backoff_be_fu_178_n_52,
      \ap_CS_fsm_reg[2]_19\ => grp_start_backoff_be_fu_178_n_53,
      \ap_CS_fsm_reg[2]_2\ => grp_start_backoff_be_fu_178_n_36,
      \ap_CS_fsm_reg[2]_20\ => grp_start_backoff_be_fu_178_n_54,
      \ap_CS_fsm_reg[2]_21\ => grp_start_backoff_be_fu_178_n_55,
      \ap_CS_fsm_reg[2]_22\ => grp_start_backoff_be_fu_178_n_56,
      \ap_CS_fsm_reg[2]_23\ => grp_start_backoff_be_fu_178_n_57,
      \ap_CS_fsm_reg[2]_24\ => grp_start_backoff_be_fu_178_n_58,
      \ap_CS_fsm_reg[2]_25\ => grp_start_backoff_be_fu_178_n_59,
      \ap_CS_fsm_reg[2]_26\ => grp_start_backoff_be_fu_178_n_60,
      \ap_CS_fsm_reg[2]_27\ => grp_start_backoff_be_fu_178_n_61,
      \ap_CS_fsm_reg[2]_28\ => grp_start_backoff_be_fu_178_n_62,
      \ap_CS_fsm_reg[2]_29\ => grp_start_backoff_be_fu_178_n_63,
      \ap_CS_fsm_reg[2]_3\ => grp_start_backoff_be_fu_178_n_37,
      \ap_CS_fsm_reg[2]_30\ => grp_start_backoff_be_fu_178_n_64,
      \ap_CS_fsm_reg[2]_31\ => grp_start_backoff_be_fu_178_n_65,
      \ap_CS_fsm_reg[2]_4\ => grp_start_backoff_be_fu_178_n_38,
      \ap_CS_fsm_reg[2]_5\ => grp_start_backoff_be_fu_178_n_39,
      \ap_CS_fsm_reg[2]_6\ => grp_start_backoff_be_fu_178_n_40,
      \ap_CS_fsm_reg[2]_7\ => grp_start_backoff_be_fu_178_n_41,
      \ap_CS_fsm_reg[2]_8\ => grp_start_backoff_be_fu_178_n_42,
      \ap_CS_fsm_reg[2]_9\ => grp_start_backoff_be_fu_178_n_43,
      \ap_CS_fsm_reg[5]\(0) => \ap_CS_fsm_reg[5]_5\(0),
      \ap_CS_fsm_reg[5]_0\(0) => \ap_CS_fsm_reg[5]_6\(0),
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      available_spaces_bk(0) => available_spaces_bk(2),
      \available_spaces_bk_reg[2]\ => grp_start_backoff_be_fu_178_n_3,
      \available_spaces_bk_reg[2]_0\ => \^available_spaces_bk_reg[2]\,
      \be_backoff_counter[9]_i_7\(9 downto 0) => \be_backoff_counter[9]_i_7\(9 downto 0),
      \be_backoff_counter_reg[0]\ => \^available_spaces_be_reg[2]\,
      \be_backoff_counter_reg[1]\ => \be_backoff_counter_reg[1]\,
      \be_backoff_counter_reg[2]\ => \be_backoff_counter_reg[2]\,
      \be_backoff_counter_reg[3]\ => \be_backoff_counter_reg[3]\,
      \be_backoff_counter_reg[4]\ => \be_backoff_counter_reg[4]\,
      \be_backoff_counter_reg[5]\ => \be_backoff_counter_reg[5]\,
      \be_backoff_counter_reg[6]\ => \be_backoff_counter_reg[6]\,
      \be_backoff_counter_reg[7]\ => \be_backoff_counter_reg[7]\,
      \be_backoff_counter_reg[8]\ => \be_backoff_counter_reg[8]\,
      \be_backoff_counter_reg[9]\ => \be_backoff_counter_reg[9]\,
      \bk_backoff_counter_reg[0]\ => \bk_backoff_counter_reg[0]\,
      \bk_backoff_counter_reg[0]_0\(0) => Q(1),
      \bk_backoff_counter_reg[0]_1\ => grp_start_backoff_bk_fu_191_n_40,
      \bk_backoff_counter_reg[0]_2\ => \bk_backoff_counter_reg[0]_0\,
      current_txop_holder_i(2 downto 0) => current_txop_holder_i(2 downto 0),
      current_txop_holder_i_1_sp_1 => grp_start_backoff_be_fu_178_n_12,
      grp_initial_edca_process_fu_240_CW_be_o(8 downto 0) => grp_initial_edca_process_fu_240_CW_be_o(8 downto 0),
      grp_initial_edca_process_fu_240_be_backoff_counter_o(0) => grp_initial_edca_process_fu_240_be_backoff_counter_o(0),
      grp_start_backoff_be_fu_178_ap_start_reg => grp_start_backoff_be_fu_178_ap_start_reg,
      grp_start_backoff_be_fu_178_invoke_reason => grp_start_backoff_be_fu_178_invoke_reason,
      icmp_ln286_reg_364 => icmp_ln286_reg_364,
      icmp_ln287_reg_368 => icmp_ln287_reg_368,
      icmp_ln304_reg_376 => icmp_ln304_reg_376,
      \icmp_ln304_reg_376_reg[0]\ => grp_start_backoff_be_fu_178_n_2,
      \icmp_ln304_reg_376_reg[0]_0\ => \icmp_ln304_reg_376_reg[0]_0\,
      icmp_ln305_reg_380 => icmp_ln305_reg_380,
      p(31 downto 0) => p(31 downto 0),
      \r_stage_reg[32]\ => \^r_stage_reg_r_29\,
      \rand_state[0]_i_8\ => grp_start_backoff_bk_fu_191_n_38,
      rand_state_o_ap_vld => grp_start_backoff_bk_fu_191_rand_state_o_ap_vld,
      \rand_state_reg[0]\ => \rand_state_reg[0]\,
      \rand_state_reg[0]_0\ => \rand_state[31]_i_5_n_1\,
      \rand_state_reg[0]_1\ => \rand_state_reg[0]_0\,
      \rand_state_reg[0]_2\ => \rand_state[31]_i_12_n_1\,
      \rand_state_reg[0]_3\(0) => grp_backoff_vo_fu_153_rand_state_o_ap_vld,
      \rand_state_reg[0]_4\ => \rand_state[31]_i_11_n_1\,
      \rand_state_reg[0]_5\ => grp_start_backoff_vi_fu_165_rand_state_o_ap_vld,
      tmp_7_reg_360 => tmp_7_reg_360,
      tmp_9_reg_372 => tmp_9_reg_372
    );
grp_start_backoff_be_fu_178_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_start_backoff_be_fu_178_n_1,
      Q => grp_start_backoff_be_fu_178_ap_start_reg,
      R => ap_rst
    );
grp_start_backoff_bk_fu_191: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_backoff_bk_28
     port map (
      \CW_bk_reg[9]\(9 downto 0) => \CW_bk_reg[9]\(9 downto 0),
      D(0) => ap_NS_fsm(16),
      Q(4) => ap_CS_fsm_state17,
      Q(3) => ap_CS_fsm_state15,
      Q(2) => ap_CS_fsm_state14,
      Q(1) => ap_CS_fsm_state13,
      Q(0) => ap_CS_fsm_state4,
      \ap_CS_fsm_reg[0]_0\ => grp_start_backoff_bk_fu_191_n_61,
      \ap_CS_fsm_reg[0]_1\ => \ap_CS_fsm_reg[0]_2\,
      \ap_CS_fsm_reg[13]\ => grp_initial_edca_process_fu_240_CW_bk_o_ap_vld,
      \ap_CS_fsm_reg[14]\ => grp_start_backoff_bk_fu_191_n_1,
      \ap_CS_fsm_reg[1]_0\ => grp_start_backoff_bk_fu_191_n_40,
      \ap_CS_fsm_reg[2]\ => grp_start_backoff_bk_fu_191_n_38,
      \ap_CS_fsm_reg[2]_0\(0) => grp_start_backoff_bk_fu_191_rand_state_o_ap_vld,
      ap_NS_fsm118_out => ap_NS_fsm118_out,
      ap_block_state14_on_subcall_done => ap_block_state14_on_subcall_done,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      \bk_backoff_counter[9]_i_7\(9 downto 0) => \bk_backoff_counter[9]_i_7\(9 downto 0),
      \bk_backoff_counter_reg[0]\ => \^available_spaces_bk_reg[2]\,
      \bk_backoff_counter_reg[0]_0\ => \rand_state[31]_i_5_n_1\,
      \bk_backoff_counter_reg[1]\ => \bk_backoff_counter_reg[1]\,
      \bk_backoff_counter_reg[2]\ => \bk_backoff_counter_reg[2]\,
      \bk_backoff_counter_reg[3]\ => \bk_backoff_counter_reg[3]\,
      \bk_backoff_counter_reg[4]\ => \bk_backoff_counter_reg[4]\,
      \bk_backoff_counter_reg[5]\ => \bk_backoff_counter_reg[5]\,
      \bk_backoff_counter_reg[6]\ => \bk_backoff_counter_reg[6]\,
      \bk_backoff_counter_reg[7]\ => \bk_backoff_counter_reg[7]\,
      \bk_backoff_counter_reg[8]\ => \bk_backoff_counter_reg[8]\,
      \bk_backoff_counter_reg[9]\ => \bk_backoff_counter_reg[9]\,
      current_txop_holder_6_reg_384(1 downto 0) => current_txop_holder_6_reg_384(1 downto 0),
      current_txop_holder_i(2 downto 0) => current_txop_holder_i(2 downto 0),
      current_txop_holder_i_0_sp_1 => grp_start_backoff_bk_fu_191_n_2,
      current_txop_holder_i_1_sp_1 => grp_start_backoff_bk_fu_191_n_4,
      grp_fu_211_p2 => \^grp_fu_211_p2\,
      grp_initial_edca_process_fu_240_CW_bk_o(8 downto 0) => grp_initial_edca_process_fu_240_CW_bk_o(8 downto 0),
      grp_initial_edca_process_fu_240_bk_backoff_counter_o(0) => grp_initial_edca_process_fu_240_bk_backoff_counter_o(0),
      grp_initial_edca_process_fu_240_rand_state_o(31 downto 0) => grp_initial_edca_process_fu_240_rand_state_o(31 downto 0),
      grp_start_backoff_bk_fu_191_ap_start_reg => grp_start_backoff_bk_fu_191_ap_start_reg,
      grp_start_backoff_bk_fu_191_invoke_reason => grp_start_backoff_bk_fu_191_invoke_reason,
      grp_start_tx_fu_119_ap_done => grp_start_tx_fu_119_ap_done,
      icmp_ln304_reg_376 => icmp_ln304_reg_376,
      icmp_ln305_reg_380 => icmp_ln305_reg_380,
      idle_waited_0_reg_109 => idle_waited_0_reg_109,
      p(31 downto 0) => p(31 downto 0),
      \r_stage_reg[32]\ => \^r_stage_reg_r_29\,
      \rand_state_reg[0]\ => grp_start_backoff_be_fu_178_n_33,
      \rand_state_reg[0]_0\ => grp_start_backoff_vi_fu_165_n_13,
      \rand_state_reg[10]\ => grp_start_backoff_be_fu_178_n_43,
      \rand_state_reg[10]_0\ => grp_start_backoff_vi_fu_165_n_23,
      \rand_state_reg[11]\ => grp_start_backoff_be_fu_178_n_44,
      \rand_state_reg[11]_0\ => grp_start_backoff_vi_fu_165_n_24,
      \rand_state_reg[12]\ => grp_start_backoff_be_fu_178_n_45,
      \rand_state_reg[12]_0\ => grp_start_backoff_vi_fu_165_n_25,
      \rand_state_reg[13]\ => grp_start_backoff_be_fu_178_n_46,
      \rand_state_reg[13]_0\ => grp_start_backoff_vi_fu_165_n_26,
      \rand_state_reg[14]\ => grp_start_backoff_be_fu_178_n_47,
      \rand_state_reg[14]_0\ => grp_start_backoff_vi_fu_165_n_27,
      \rand_state_reg[15]\ => grp_start_backoff_be_fu_178_n_48,
      \rand_state_reg[15]_0\ => grp_start_backoff_vi_fu_165_n_28,
      \rand_state_reg[16]\ => grp_start_backoff_be_fu_178_n_49,
      \rand_state_reg[16]_0\ => grp_start_backoff_vi_fu_165_n_29,
      \rand_state_reg[17]\ => grp_start_backoff_be_fu_178_n_50,
      \rand_state_reg[17]_0\ => grp_start_backoff_vi_fu_165_n_30,
      \rand_state_reg[18]\ => grp_start_backoff_be_fu_178_n_51,
      \rand_state_reg[18]_0\ => grp_start_backoff_vi_fu_165_n_31,
      \rand_state_reg[19]\ => grp_start_backoff_be_fu_178_n_52,
      \rand_state_reg[19]_0\ => grp_start_backoff_vi_fu_165_n_32,
      \rand_state_reg[1]\ => grp_start_backoff_be_fu_178_n_34,
      \rand_state_reg[1]_0\ => grp_start_backoff_vi_fu_165_n_14,
      \rand_state_reg[20]\ => grp_start_backoff_be_fu_178_n_53,
      \rand_state_reg[20]_0\ => grp_start_backoff_vi_fu_165_n_33,
      \rand_state_reg[21]\ => grp_start_backoff_be_fu_178_n_54,
      \rand_state_reg[21]_0\ => grp_start_backoff_vi_fu_165_n_34,
      \rand_state_reg[22]\ => grp_start_backoff_be_fu_178_n_55,
      \rand_state_reg[22]_0\ => grp_start_backoff_vi_fu_165_n_35,
      \rand_state_reg[23]\ => grp_start_backoff_be_fu_178_n_56,
      \rand_state_reg[23]_0\ => grp_start_backoff_vi_fu_165_n_36,
      \rand_state_reg[24]\ => grp_start_backoff_be_fu_178_n_57,
      \rand_state_reg[24]_0\ => grp_start_backoff_vi_fu_165_n_37,
      \rand_state_reg[25]\ => grp_start_backoff_be_fu_178_n_58,
      \rand_state_reg[25]_0\ => grp_start_backoff_vi_fu_165_n_38,
      \rand_state_reg[26]\ => grp_start_backoff_be_fu_178_n_59,
      \rand_state_reg[26]_0\ => grp_start_backoff_vi_fu_165_n_39,
      \rand_state_reg[27]\ => grp_start_backoff_be_fu_178_n_60,
      \rand_state_reg[27]_0\ => grp_start_backoff_vi_fu_165_n_40,
      \rand_state_reg[28]\ => grp_start_backoff_be_fu_178_n_61,
      \rand_state_reg[28]_0\ => grp_start_backoff_vi_fu_165_n_41,
      \rand_state_reg[29]\ => grp_start_backoff_be_fu_178_n_62,
      \rand_state_reg[29]_0\ => grp_start_backoff_vi_fu_165_n_42,
      \rand_state_reg[2]\ => grp_start_backoff_be_fu_178_n_35,
      \rand_state_reg[2]_0\ => grp_start_backoff_vi_fu_165_n_15,
      \rand_state_reg[30]\ => grp_start_backoff_be_fu_178_n_63,
      \rand_state_reg[30]_0\ => grp_start_backoff_vi_fu_165_n_43,
      \rand_state_reg[31]\ => grp_start_backoff_be_fu_178_n_64,
      \rand_state_reg[31]_0\ => grp_start_backoff_vi_fu_165_n_44,
      \rand_state_reg[3]\ => grp_start_backoff_be_fu_178_n_36,
      \rand_state_reg[3]_0\ => grp_start_backoff_vi_fu_165_n_16,
      \rand_state_reg[4]\ => grp_start_backoff_be_fu_178_n_37,
      \rand_state_reg[4]_0\ => grp_start_backoff_vi_fu_165_n_17,
      \rand_state_reg[5]\ => grp_start_backoff_be_fu_178_n_38,
      \rand_state_reg[5]_0\ => grp_start_backoff_vi_fu_165_n_18,
      \rand_state_reg[6]\ => grp_start_backoff_be_fu_178_n_39,
      \rand_state_reg[6]_0\ => grp_start_backoff_vi_fu_165_n_19,
      \rand_state_reg[7]\ => grp_start_backoff_be_fu_178_n_40,
      \rand_state_reg[7]_0\ => grp_start_backoff_vi_fu_165_n_20,
      \rand_state_reg[8]\ => grp_start_backoff_be_fu_178_n_41,
      \rand_state_reg[8]_0\ => grp_start_backoff_vi_fu_165_n_21,
      \rand_state_reg[9]\ => grp_start_backoff_be_fu_178_n_42,
      \rand_state_reg[9]_0\ => grp_start_backoff_vi_fu_165_n_22,
      tmp_9_reg_372 => tmp_9_reg_372
    );
grp_start_backoff_bk_fu_191_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_start_backoff_bk_fu_191_n_1,
      Q => grp_start_backoff_bk_fu_191_ap_start_reg,
      R => ap_rst
    );
grp_start_backoff_vi_fu_165: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_backoff_vi_29
     port map (
      \CW_vi_reg[9]\(9 downto 0) => \CW_vi_reg[9]\(9 downto 0),
      D(3) => grp_start_backoff_vi_fu_165_n_8,
      D(2) => ap_NS_fsm(10),
      D(1) => grp_start_backoff_vi_fu_165_n_10,
      D(0) => ap_NS_fsm(7),
      Q(4) => ap_CS_fsm_state11,
      Q(3) => ap_CS_fsm_state9,
      Q(2) => ap_CS_fsm_state8,
      Q(1) => ap_CS_fsm_state7,
      Q(0) => ap_CS_fsm_state6,
      \ap_CS_fsm_reg[0]_0\ => \ap_CS_fsm_reg[0]_0\,
      \ap_CS_fsm_reg[10]\ => grp_start_backoff_be_fu_178_n_32,
      \ap_CS_fsm_reg[2]\(0) => grp_start_backoff_vi_fu_165_rand_state_o_ap_vld,
      \ap_CS_fsm_reg[5]\(0) => \ap_CS_fsm_reg[5]_3\(0),
      \ap_CS_fsm_reg[5]_0\(0) => \ap_CS_fsm_reg[5]_4\(0),
      \ap_CS_fsm_reg[7]\ => grp_initial_edca_process_fu_240_CW_vi_o_ap_vld,
      \ap_CS_fsm_reg[7]_0\ => \ap_CS_fsm[7]_i_2_n_1\,
      \ap_CS_fsm_reg[8]\ => grp_start_backoff_vi_fu_165_n_1,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      available_spaces_be(0) => available_spaces_be(2),
      \available_spaces_be_reg[2]\ => grp_start_backoff_vi_fu_165_n_3,
      \available_spaces_be_reg[2]_0\ => \^available_spaces_be_reg[2]\,
      \available_spaces_be_reg[2]_1\ => grp_start_backoff_vi_fu_165_n_7,
      \be_backoff_counter_reg[0]\ => grp_start_backoff_be_fu_178_n_8,
      \be_backoff_counter_reg[0]_0\ => \be_backoff_counter_reg[0]\,
      \be_backoff_counter_reg[0]_1\ => \be_backoff_counter_reg[0]_0\,
      current_txop_holder_i(1 downto 0) => current_txop_holder_i(2 downto 1),
      grp_initial_edca_process_fu_240_CW_vi_o(8 downto 0) => grp_initial_edca_process_fu_240_CW_vi_o(8 downto 0),
      grp_initial_edca_process_fu_240_vi_backoff_counter_o(0) => grp_initial_edca_process_fu_240_vi_backoff_counter_o(0),
      grp_start_backoff_be_fu_178_ap_start_reg0 => grp_start_backoff_be_fu_178_ap_start_reg0,
      grp_start_backoff_vi_fu_165_ap_start_reg => grp_start_backoff_vi_fu_165_ap_start_reg,
      grp_start_backoff_vi_fu_165_invoke_reason => grp_start_backoff_vi_fu_165_invoke_reason,
      icmp_ln268_reg_352 => icmp_ln268_reg_352,
      icmp_ln269_reg_356 => icmp_ln269_reg_356,
      icmp_ln286_reg_364 => icmp_ln286_reg_364,
      \icmp_ln286_reg_364_reg[0]\ => grp_start_backoff_vi_fu_165_n_2,
      \icmp_ln286_reg_364_reg[0]_0\ => \icmp_ln286_reg_364_reg[0]_0\,
      icmp_ln287_reg_368 => icmp_ln287_reg_368,
      p(31 downto 0) => p(31 downto 0),
      \r_stage_reg[32]\ => \^r_stage_reg_r_29\,
      \rand_state[0]_i_4\ => grp_start_backoff_be_fu_178_n_65,
      \rand_state[0]_i_4_0\ => grp_backoff_vo_fu_153_n_11,
      \rand_state[10]_i_4\ => grp_backoff_vo_fu_153_n_22,
      \rand_state[11]_i_4\ => grp_backoff_vo_fu_153_n_23,
      \rand_state[12]_i_4\ => grp_backoff_vo_fu_153_n_24,
      \rand_state[13]_i_4\ => grp_backoff_vo_fu_153_n_25,
      \rand_state[14]_i_4\ => grp_backoff_vo_fu_153_n_26,
      \rand_state[15]_i_4\ => grp_backoff_vo_fu_153_n_27,
      \rand_state[16]_i_4\ => grp_backoff_vo_fu_153_n_28,
      \rand_state[17]_i_4\ => grp_backoff_vo_fu_153_n_29,
      \rand_state[18]_i_4\ => grp_backoff_vo_fu_153_n_30,
      \rand_state[19]_i_4\ => grp_backoff_vo_fu_153_n_31,
      \rand_state[1]_i_4\ => grp_backoff_vo_fu_153_n_13,
      \rand_state[20]_i_4\ => grp_backoff_vo_fu_153_n_32,
      \rand_state[21]_i_4\ => grp_backoff_vo_fu_153_n_33,
      \rand_state[22]_i_4\ => grp_backoff_vo_fu_153_n_34,
      \rand_state[23]_i_4\ => grp_backoff_vo_fu_153_n_35,
      \rand_state[24]_i_4\ => grp_backoff_vo_fu_153_n_36,
      \rand_state[25]_i_4\ => grp_backoff_vo_fu_153_n_37,
      \rand_state[26]_i_4\ => grp_backoff_vo_fu_153_n_38,
      \rand_state[27]_i_4\ => grp_backoff_vo_fu_153_n_39,
      \rand_state[28]_i_4\ => grp_backoff_vo_fu_153_n_40,
      \rand_state[29]_i_4\ => grp_backoff_vo_fu_153_n_41,
      \rand_state[2]_i_4\ => grp_backoff_vo_fu_153_n_14,
      \rand_state[30]_i_4\ => grp_backoff_vo_fu_153_n_42,
      \rand_state[31]_i_9\ => grp_backoff_vo_fu_153_n_43,
      \rand_state[3]_i_4\ => grp_backoff_vo_fu_153_n_15,
      \rand_state[4]_i_4\ => grp_backoff_vo_fu_153_n_16,
      \rand_state[5]_i_4\ => grp_backoff_vo_fu_153_n_17,
      \rand_state[6]_i_4\ => grp_backoff_vo_fu_153_n_18,
      \rand_state[7]_i_4\ => grp_backoff_vo_fu_153_n_19,
      \rand_state[8]_i_4\ => grp_backoff_vo_fu_153_n_20,
      \rand_state[9]_i_4\ => grp_backoff_vo_fu_153_n_21,
      \rand_state_reg[0]\ => grp_start_backoff_vi_fu_165_n_13,
      \rand_state_reg[10]\ => grp_start_backoff_vi_fu_165_n_23,
      \rand_state_reg[11]\ => grp_start_backoff_vi_fu_165_n_24,
      \rand_state_reg[12]\ => grp_start_backoff_vi_fu_165_n_25,
      \rand_state_reg[13]\ => grp_start_backoff_vi_fu_165_n_26,
      \rand_state_reg[14]\ => grp_start_backoff_vi_fu_165_n_27,
      \rand_state_reg[15]\ => grp_start_backoff_vi_fu_165_n_28,
      \rand_state_reg[16]\ => grp_start_backoff_vi_fu_165_n_29,
      \rand_state_reg[17]\ => grp_start_backoff_vi_fu_165_n_30,
      \rand_state_reg[18]\ => grp_start_backoff_vi_fu_165_n_31,
      \rand_state_reg[19]\ => grp_start_backoff_vi_fu_165_n_32,
      \rand_state_reg[1]\ => grp_start_backoff_vi_fu_165_n_14,
      \rand_state_reg[20]\ => grp_start_backoff_vi_fu_165_n_33,
      \rand_state_reg[21]\ => grp_start_backoff_vi_fu_165_n_34,
      \rand_state_reg[22]\ => grp_start_backoff_vi_fu_165_n_35,
      \rand_state_reg[23]\ => grp_start_backoff_vi_fu_165_n_36,
      \rand_state_reg[24]\ => grp_start_backoff_vi_fu_165_n_37,
      \rand_state_reg[25]\ => grp_start_backoff_vi_fu_165_n_38,
      \rand_state_reg[26]\ => grp_start_backoff_vi_fu_165_n_39,
      \rand_state_reg[27]\ => grp_start_backoff_vi_fu_165_n_40,
      \rand_state_reg[28]\ => grp_start_backoff_vi_fu_165_n_41,
      \rand_state_reg[29]\ => grp_start_backoff_vi_fu_165_n_42,
      \rand_state_reg[2]\ => grp_start_backoff_vi_fu_165_n_15,
      \rand_state_reg[30]\ => grp_start_backoff_vi_fu_165_n_43,
      \rand_state_reg[31]\ => grp_start_backoff_vi_fu_165_n_44,
      \rand_state_reg[3]\ => grp_start_backoff_vi_fu_165_n_16,
      \rand_state_reg[4]\ => grp_start_backoff_vi_fu_165_n_17,
      \rand_state_reg[5]\ => grp_start_backoff_vi_fu_165_n_18,
      \rand_state_reg[6]\ => grp_start_backoff_vi_fu_165_n_19,
      \rand_state_reg[7]\ => grp_start_backoff_vi_fu_165_n_20,
      \rand_state_reg[8]\ => grp_start_backoff_vi_fu_165_n_21,
      \rand_state_reg[9]\ => grp_start_backoff_vi_fu_165_n_22,
      tmp_7_reg_360 => tmp_7_reg_360,
      tmp_reg_348 => tmp_reg_348,
      \vi_backoff_counter[9]_i_7\(9 downto 0) => \vi_backoff_counter[9]_i_7\(9 downto 0),
      \vi_backoff_counter_reg[0]\(0) => Q(1),
      \vi_backoff_counter_reg[0]_0\ => \^available_spaces_vi_reg[2]\,
      \vi_backoff_counter_reg[0]_1\ => \vi_backoff_counter_reg[0]\,
      \vi_backoff_counter_reg[0]_2\ => \vi_backoff_counter_reg[0]_0\,
      \vi_backoff_counter_reg[0]_3\ => \rand_state[31]_i_11_n_1\,
      \vi_backoff_counter_reg[1]\ => \vi_backoff_counter_reg[1]\,
      \vi_backoff_counter_reg[2]\ => \vi_backoff_counter_reg[2]\,
      \vi_backoff_counter_reg[3]\ => \vi_backoff_counter_reg[3]\,
      \vi_backoff_counter_reg[4]\ => \vi_backoff_counter_reg[4]\,
      \vi_backoff_counter_reg[5]\ => \vi_backoff_counter_reg[5]\,
      \vi_backoff_counter_reg[6]\ => \vi_backoff_counter_reg[6]\,
      \vi_backoff_counter_reg[7]\ => \vi_backoff_counter_reg[7]\,
      \vi_backoff_counter_reg[8]\ => \vi_backoff_counter_reg[8]\,
      \vi_backoff_counter_reg[9]\ => \vi_backoff_counter_reg[9]\
    );
grp_start_backoff_vi_fu_165_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_start_backoff_vi_fu_165_n_1,
      Q => grp_start_backoff_vi_fu_165_ap_start_reg,
      R => ap_rst
    );
grp_start_tx_fu_119: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_tx_30
     port map (
      D(1 downto 0) => D(1 downto 0),
      O(1 downto 0) => \mul_ln127_reg_1242_reg[-1111111105]\(1 downto 0),
      Q(4) => ap_CS_fsm_state17,
      Q(3) => ap_CS_fsm_state15,
      Q(2) => ap_CS_fsm_state12,
      Q(1) => ap_CS_fsm_state9,
      Q(0) => \ap_CS_fsm_reg_n_1_[0]\,
      \ap_CS_fsm_reg[10]\ => \ap_CS_fsm_reg[10]_0\,
      \ap_CS_fsm_reg[13]\ => \ap_CS_fsm_reg[13]_0\,
      \ap_CS_fsm_reg[13]_0\ => \ap_CS_fsm_reg[13]_1\,
      \ap_CS_fsm_reg[13]_1\ => \ap_CS_fsm_reg[13]_2\,
      \ap_CS_fsm_reg[14]\ => \ap_CS_fsm_reg[14]_0\,
      \ap_CS_fsm_reg[15]\(8 downto 0) => \ap_CS_fsm_reg[15]_0\(8 downto 0),
      \ap_CS_fsm_reg[17]\ => grp_start_tx_fu_119_n_35,
      \ap_CS_fsm_reg[17]_0\ => \ap_CS_fsm_reg[17]\,
      \ap_CS_fsm_reg[17]_1\ => \ap_CS_fsm_reg[17]_0\,
      \ap_CS_fsm_reg[17]_2\ => \ap_CS_fsm_reg[17]_1\,
      \ap_CS_fsm_reg[17]_3\ => \ap_CS_fsm_reg[17]_2\,
      \ap_CS_fsm_reg[1]_0\ => grp_initial_edca_process_fu_240_write_pointer_vo_o_ap_vld,
      \ap_CS_fsm_reg[3]\ => grp_initial_edca_process_fu_240_write_pointer_vi_o_ap_vld,
      \ap_CS_fsm_reg[5]\ => grp_initial_edca_process_fu_240_write_pointer_be_o_ap_vld,
      \ap_CS_fsm_reg[5]_0\ => \ap_CS_fsm_reg[5]_0\,
      \ap_CS_fsm_reg[5]_1\ => \ap_CS_fsm_reg[5]_1\,
      \ap_CS_fsm_reg[5]_2\ => \ap_CS_fsm_reg[5]_2\,
      \ap_CS_fsm_reg[7]\ => grp_initial_edca_process_fu_240_write_pointer_bk_o_ap_vld,
      ap_NS_fsm118_out => ap_NS_fsm118_out,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      available_spaces_be(2 downto 0) => available_spaces_be(2 downto 0),
      available_spaces_bk(2 downto 0) => available_spaces_bk(2 downto 0),
      available_spaces_vi(2 downto 0) => available_spaces_vi(2 downto 0),
      available_spaces_vo(2 downto 0) => available_spaces_vo(2 downto 0),
      \available_spaces_vo[0]_i_3\ => \available_spaces_bk[2]_i_12_n_1\,
      \be2_0_reg_328_reg[3]\ => grp_initial_edca_process_fu_240_read_pointer_be_o_ap_vld,
      \bk1_0_reg_340_reg[2]\ => grp_initial_edca_process_fu_240_read_pointer_bk_o_ap_vld,
      current_txop_holder_6_reg_384(1 downto 0) => current_txop_holder_6_reg_384(1 downto 0),
      current_txop_holder_i(2 downto 0) => current_txop_holder_i(2 downto 0),
      \current_txop_holder_o[0]\ => grp_backoff_vo_fu_153_n_44,
      current_txop_holder_o_ap_vld => grp_backoff_vo_fu_153_n_45,
      grp_initial_edca_process_fu_240_ap_start_reg => grp_initial_edca_process_fu_240_ap_start_reg,
      grp_initial_edca_process_fu_240_ap_start_reg_reg(0) => grp_initial_edca_process_fu_240_ap_done,
      grp_initial_edca_process_fu_240_available_spaces_be_o(1 downto 0) => grp_initial_edca_process_fu_240_available_spaces_be_o(1 downto 0),
      grp_initial_edca_process_fu_240_available_spaces_be_o_ap_vld => grp_initial_edca_process_fu_240_available_spaces_be_o_ap_vld,
      grp_initial_edca_process_fu_240_available_spaces_bk_o(1 downto 0) => grp_initial_edca_process_fu_240_available_spaces_bk_o(1 downto 0),
      grp_initial_edca_process_fu_240_available_spaces_bk_o_ap_vld => grp_initial_edca_process_fu_240_available_spaces_bk_o_ap_vld,
      grp_initial_edca_process_fu_240_available_spaces_vi_o(1 downto 0) => grp_initial_edca_process_fu_240_available_spaces_vi_o(1 downto 0),
      grp_initial_edca_process_fu_240_available_spaces_vi_o_ap_vld => grp_initial_edca_process_fu_240_available_spaces_vi_o_ap_vld,
      grp_initial_edca_process_fu_240_available_spaces_vo_o(1 downto 0) => grp_initial_edca_process_fu_240_available_spaces_vo_o(1 downto 0),
      grp_initial_edca_process_fu_240_available_spaces_vo_o_ap_vld => grp_initial_edca_process_fu_240_available_spaces_vo_o_ap_vld,
      grp_initial_edca_process_fu_240_edca_queues_we0 => grp_initial_edca_process_fu_240_edca_queues_we0,
      grp_initial_edca_process_fu_240_read_pointer_be_o(1 downto 0) => grp_initial_edca_process_fu_240_read_pointer_be_o(1 downto 0),
      grp_initial_edca_process_fu_240_read_pointer_bk_o(1 downto 0) => grp_initial_edca_process_fu_240_read_pointer_bk_o(1 downto 0),
      grp_initial_edca_process_fu_240_read_pointer_vi_o(1 downto 0) => grp_initial_edca_process_fu_240_read_pointer_vi_o(1 downto 0),
      grp_initial_edca_process_fu_240_read_pointer_vo_o(1 downto 0) => grp_initial_edca_process_fu_240_read_pointer_vo_o(1 downto 0),
      grp_initial_edca_process_fu_240_write_pointer_be_o(1 downto 0) => grp_initial_edca_process_fu_240_write_pointer_be_o(1 downto 0),
      grp_initial_edca_process_fu_240_write_pointer_bk_o(1 downto 0) => grp_initial_edca_process_fu_240_write_pointer_bk_o(1 downto 0),
      grp_initial_edca_process_fu_240_write_pointer_vi_o(1 downto 0) => grp_initial_edca_process_fu_240_write_pointer_vi_o(1 downto 0),
      grp_initial_edca_process_fu_240_write_pointer_vo_o(1 downto 0) => grp_initial_edca_process_fu_240_write_pointer_vo_o(1 downto 0),
      grp_phy_txend_confirm_fu_292_edca_queues_address0(1 downto 0) => grp_phy_txend_confirm_fu_292_edca_queues_address0(1 downto 0),
      grp_phy_txend_confirm_fu_292_edca_queues_ce0 => grp_phy_txend_confirm_fu_292_edca_queues_ce0,
      grp_phy_txend_confirm_fu_292_frame_to_transfer_address0(5 downto 0) => grp_phy_txend_confirm_fu_292_frame_to_transfer_address0(5 downto 0),
      grp_start_tx_fu_119_ap_done => grp_start_tx_fu_119_ap_done,
      grp_start_tx_fu_119_ap_start_reg => grp_start_tx_fu_119_ap_start_reg,
      grp_start_tx_fu_119_available_spaces_be_o(0) => grp_start_tx_fu_119_available_spaces_be_o(0),
      grp_start_tx_fu_119_available_spaces_bk_o(0) => grp_start_tx_fu_119_available_spaces_bk_o(0),
      grp_start_tx_fu_119_available_spaces_vi_o(0) => grp_start_tx_fu_119_available_spaces_vi_o(0),
      grp_start_tx_fu_119_available_spaces_vo_o(0) => grp_start_tx_fu_119_available_spaces_vo_o(0),
      idle_waited_0_reg_109 => idle_waited_0_reg_109,
      \idle_waited_0_reg_109_reg[0]\ => \idle_waited_0_reg_109_reg[0]_0\,
      \idle_waited_0_reg_109_reg[0]_0\ => \idle_waited_0_reg_109_reg[0]_1\,
      mac_frame_address0(6 downto 0) => mac_frame_address0(6 downto 0),
      \mac_frame_address0[0]\(4 downto 0) => Q(4 downto 0),
      \mac_frame_address0[6]\(6 downto 0) => \mac_frame_address0[6]\(6 downto 0),
      \mac_frame_address0[6]_0\ => \mac_frame_address0[6]_0\,
      \mac_frame_address0[6]_1\ => \mac_frame_address0[6]_1\,
      mac_frame_ce0 => mac_frame_ce0,
      mac_frame_ce0_0 => mac_frame_ce0_0,
      \mul_ln114_reg_1250_reg[-1111111103]\(4 downto 0) => \mul_ln114_reg_1250_reg[-1111111103]\(4 downto 0),
      \mul_ln127_reg_1242_reg[-1111111103]\(4 downto 0) => \mul_ln127_reg_1242_reg[-1111111103]\(4 downto 0),
      \mul_ln127_reg_1242_reg[-1111111105]\(2 downto 0) => \mul_ln127_reg_1242_reg[-1111111105]\(4 downto 2),
      \mul_ln140_reg_1234_reg[-1111111103]\(4 downto 0) => \mul_ln140_reg_1234_reg[-1111111103]\(4 downto 0),
      \mul_ln140_reg_1234_reg[-1111111105]\(1 downto 0) => \mul_ln140_reg_1234_reg[-1111111105]\(2 downto 1),
      \mul_ln140_reg_1234_reg[-1111111106]\(0) => \mul_ln140_reg_1234_reg[-1111111105]\(0),
      \mul_ln153_reg_1226_reg[-1111111103]\(4 downto 0) => \mul_ln153_reg_1226_reg[-1111111103]\(4 downto 0),
      \mul_ln153_reg_1226_reg[-1111111105]\(1 downto 0) => \mul_ln153_reg_1226_reg[-1111111105]\(3 downto 2),
      \mul_ln153_reg_1226_reg[-1111111106]\(1 downto 0) => \mul_ln153_reg_1226_reg[-1111111105]\(1 downto 0),
      ram_reg => ram_reg,
      ram_reg_0 => ram_reg_0,
      ram_reg_1 => ram_reg_1,
      ram_reg_i_34 => ram_reg_i_34,
      ram_reg_i_38 => ram_reg_i_38,
      \vi3_0_reg_316_reg[5]\ => \vi3_0_reg_316_reg[5]\,
      \vo4_0_reg_304_reg[0]\ => grp_initial_edca_process_fu_240_read_pointer_vo_o_ap_vld,
      write_pointer_be(1 downto 0) => write_pointer_be(1 downto 0),
      write_pointer_bk(1 downto 0) => write_pointer_bk(1 downto 0),
      write_pointer_vi(1 downto 0) => write_pointer_vi(1 downto 0),
      write_pointer_vo(1 downto 0) => write_pointer_vo(1 downto 0)
    );
grp_start_tx_fu_119_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_start_tx_fu_119_n_35,
      Q => grp_start_tx_fu_119_ap_start_reg,
      R => ap_rst
    );
\icmp_ln268_reg_352[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => icmp_ln268_fu_233_p2,
      I1 => ap_CS_fsm_state6,
      I2 => available_spaces_vi(2),
      I3 => icmp_ln268_reg_352,
      O => \icmp_ln268_reg_352[0]_i_1_n_1\
    );
\icmp_ln268_reg_352_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln268_reg_352[0]_i_1_n_1\,
      Q => icmp_ln268_reg_352,
      R => '0'
    );
\icmp_ln269_reg_356[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07FF0700"
    )
        port map (
      I0 => current_txop_holder_i(1),
      I1 => current_txop_holder_i(0),
      I2 => current_txop_holder_i(2),
      I3 => \ap_CS_fsm[7]_i_2_n_1\,
      I4 => icmp_ln269_reg_356,
      O => \icmp_ln269_reg_356[0]_i_1_n_1\
    );
\icmp_ln269_reg_356_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln269_reg_356[0]_i_1_n_1\,
      Q => icmp_ln269_reg_356,
      R => '0'
    );
\icmp_ln286_reg_364_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_start_backoff_vi_fu_165_n_2,
      Q => icmp_ln286_reg_364,
      R => '0'
    );
\icmp_ln287_reg_368_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_start_backoff_vi_fu_165_n_7,
      Q => icmp_ln287_reg_368,
      R => '0'
    );
\icmp_ln304_reg_376_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_start_backoff_be_fu_178_n_2,
      Q => icmp_ln304_reg_376,
      R => '0'
    );
\icmp_ln305_reg_380_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_start_backoff_be_fu_178_n_12,
      Q => icmp_ln305_reg_380,
      R => '0'
    );
\idle_waited_0_reg_109_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_slot_boundary_timing_fu_204_n_2,
      Q => idle_waited_0_reg_109,
      R => '0'
    );
\idle_waited_reg_343_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_slot_boundary_timing_fu_204_n_3,
      Q => idle_waited_reg_343,
      R => '0'
    );
\rand_state[31]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => icmp_ln268_reg_352,
      I1 => tmp_reg_348,
      I2 => ap_CS_fsm_state8,
      O => \rand_state[31]_i_11_n_1\
    );
\rand_state[31]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => icmp_ln286_reg_364,
      I1 => tmp_7_reg_360,
      I2 => ap_CS_fsm_state11,
      O => \rand_state[31]_i_12_n_1\
    );
\rand_state[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => icmp_ln304_reg_376,
      I1 => tmp_9_reg_372,
      I2 => ap_CS_fsm_state14,
      O => \rand_state[31]_i_5_n_1\
    );
\tmp_7_reg_360_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_start_backoff_vi_fu_165_n_3,
      Q => tmp_7_reg_360,
      R => '0'
    );
\tmp_9_reg_372_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_start_backoff_be_fu_178_n_3,
      Q => tmp_9_reg_372,
      R => '0'
    );
\tmp_reg_348[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => available_spaces_vi(2),
      I1 => ap_CS_fsm_state6,
      I2 => tmp_reg_348,
      O => \tmp_reg_348[0]_i_1_n_1\
    );
\tmp_reg_348_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_reg_348[0]_i_1_n_1\,
      Q => tmp_reg_348,
      R => '0'
    );
\vi_backoff_counter[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => icmp_ln268_fu_233_p2,
      I1 => available_spaces_vi(2),
      I2 => ap_CS_fsm_state6,
      O => \^available_spaces_vi_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_phy_txend_confirm is
  port (
    \mul_ln153_reg_1226_reg[-1111111105]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_phy_txend_confirm_fu_292_write_pointer_vo_o_ap_vld : out STD_LOGIC;
    grp_phy_txend_confirm_fu_292_write_pointer_vi_o_ap_vld : out STD_LOGIC;
    grp_phy_txend_confirm_fu_292_write_pointer_be_o_ap_vld : out STD_LOGIC;
    grp_phy_txend_confirm_fu_292_write_pointer_bk_o_ap_vld : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \available_spaces_vi_reg[0]\ : out STD_LOGIC;
    \available_spaces_be_reg[0]\ : out STD_LOGIC;
    \available_spaces_bk_reg[0]\ : out STD_LOGIC;
    \available_spaces_vo_reg[0]\ : out STD_LOGIC;
    grp_phy_txend_confirm_fu_292_frame_to_transfer_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \bk1_0_reg_340_reg[6]\ : out STD_LOGIC;
    \vo_0_reg_260_reg[6]\ : out STD_LOGIC;
    \mul_ln127_reg_1242_reg[-1111111105]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    grp_phy_txend_confirm_fu_292_edca_queues_ce0 : out STD_LOGIC;
    \mul_ln140_reg_1234_reg[-1111111105]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \be_backoff_counter_reg[9]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[9]\ : out STD_LOGIC;
    icmp_ln268_fu_233_p2 : out STD_LOGIC;
    \available_spaces_bk_reg[2]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_0\ : out STD_LOGIC;
    \available_spaces_bk_reg[1]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_6\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_7\ : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \available_spaces_vo_s_reg_1136_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_1\ : out STD_LOGIC;
    \available_spaces_vo_reg[2]\ : out STD_LOGIC;
    \write_pointer_vo_reg[1]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_2\ : out STD_LOGIC;
    \available_spaces_vi_s_reg_1125_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_3\ : out STD_LOGIC;
    \available_spaces_vi_reg[2]\ : out STD_LOGIC;
    \write_pointer_vi_reg[1]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_4\ : out STD_LOGIC;
    \available_spaces_be_reg[2]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_5\ : out STD_LOGIC;
    \available_spaces_be_s_reg_1114_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_6\ : out STD_LOGIC;
    \write_pointer_be_reg[1]\ : out STD_LOGIC;
    \available_spaces_bk_s_reg_1103_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_7\ : out STD_LOGIC;
    \write_pointer_bk_reg[1]\ : out STD_LOGIC;
    current_txop_holder_o : out STD_LOGIC_VECTOR ( 2 downto 0 );
    current_txop_holder_o_ap_vld : out STD_LOGIC;
    mac_frame_we0 : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    \vo_backoff_counter_reg[4]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_8\ : out STD_LOGIC;
    \vo_backoff_counter_reg[5]\ : out STD_LOGIC;
    \vo_backoff_counter_reg[6]\ : out STD_LOGIC;
    \vo_backoff_counter_reg[7]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[13]_9\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_10\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \vi_backoff_counter_reg[1]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_11\ : out STD_LOGIC;
    \vi_backoff_counter_reg[2]\ : out STD_LOGIC;
    \vi_backoff_counter_reg[8]\ : out STD_LOGIC;
    \vi_backoff_counter_reg[9]\ : out STD_LOGIC;
    \be_backoff_counter_reg[9]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_12\ : out STD_LOGIC;
    \be_backoff_counter_reg[8]\ : out STD_LOGIC;
    \be_backoff_counter_reg[2]\ : out STD_LOGIC;
    \be_backoff_counter_reg[1]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_13\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \bk_backoff_counter_reg[3]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_14\ : out STD_LOGIC;
    \bk_backoff_counter_reg[4]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[5]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[6]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[7]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[1]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[2]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[8]\ : out STD_LOGIC;
    \bk_backoff_counter_reg[9]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_15\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \ap_CS_fsm_reg[13]_16\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_ready : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_17\ : out STD_LOGIC;
    \idle_waited_0_reg_107_reg[0]_0\ : out STD_LOGIC;
    \available_spaces_bk_reg[2]_0\ : out STD_LOGIC;
    \bk_backoff_counter_reg[3]_0\ : out STD_LOGIC;
    \be_backoff_counter_reg[3]\ : out STD_LOGIC;
    \vi_backoff_counter_reg[3]\ : out STD_LOGIC;
    \vo_backoff_counter_reg[2]\ : out STD_LOGIC;
    \vo_backoff_counter_reg[7]_0\ : out STD_LOGIC;
    \read_pointer_vi_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \read_pointer_vo_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \read_pointer_be_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \read_pointer_bk_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[13]_18\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_19\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_20\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[13]_21\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[13]_22\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \available_spaces_be_reg[2]_0\ : out STD_LOGIC;
    \available_spaces_be_reg[2]_1\ : out STD_LOGIC;
    \available_spaces_be_reg[2]_2\ : out STD_LOGIC;
    \available_spaces_be_reg[2]_3\ : out STD_LOGIC;
    \available_spaces_be_reg[2]_4\ : out STD_LOGIC;
    grp_phy_txend_confirm_fu_292_be_backoff_counter_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    \available_spaces_vi_reg[2]_0\ : out STD_LOGIC;
    \available_spaces_vi_reg[2]_1\ : out STD_LOGIC;
    \available_spaces_vi_reg[2]_2\ : out STD_LOGIC;
    \available_spaces_vi_reg[2]_3\ : out STD_LOGIC;
    \available_spaces_vi_reg[2]_4\ : out STD_LOGIC;
    grp_phy_txend_confirm_fu_292_vi_backoff_counter_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_phy_txend_confirm_fu_292_bk_backoff_counter_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_phy_txend_confirm_fu_292_vo_backoff_counter_o : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_rst : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \r_stage_reg[32]\ : in STD_LOGIC;
    available_spaces_vo : in STD_LOGIC_VECTOR ( 2 downto 0 );
    available_spaces_vi : in STD_LOGIC_VECTOR ( 2 downto 0 );
    available_spaces_be : in STD_LOGIC_VECTOR ( 2 downto 0 );
    available_spaces_bk : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_i_37 : in STD_LOGIC;
    ram_reg_i_33 : in STD_LOGIC;
    grp_fu_211_p2 : in STD_LOGIC;
    grp_phy_txend_confirm_fu_292_ap_start_reg : in STD_LOGIC;
    current_txop_holder_i : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \available_spaces_bk_reg[2]_1\ : in STD_LOGIC;
    \available_spaces_bk_reg[2]_2\ : in STD_LOGIC;
    \available_spaces_bk_reg[1]_0\ : in STD_LOGIC;
    \read_pointer_bk_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    grp_initial_edca_process_fu_240_read_pointer_bk_o_ap_vld : in STD_LOGIC;
    \read_pointer_bk_load_reg_1191_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_initial_edca_process_fu_240_read_pointer_be_o_ap_vld : in STD_LOGIC;
    \read_pointer_be_reg[1]\ : in STD_LOGIC;
    \read_pointer_be_load_reg_1196_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \read_pointer_vi_reg[1]\ : in STD_LOGIC;
    \read_pointer_vi_reg[1]_0\ : in STD_LOGIC;
    \read_pointer_vi_load_reg_1201_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \read_pointer_vo_reg[0]_0\ : in STD_LOGIC;
    grp_initial_edca_process_fu_240_read_pointer_vo_o_ap_vld : in STD_LOGIC;
    \read_pointer_vo_load_reg_1206_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    grp_initial_edca_process_fu_240_available_spaces_vo_o : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_start_tx_fu_119_available_spaces_vo_o : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_initial_edca_process_fu_240_available_spaces_vo_o_ap_vld : in STD_LOGIC;
    write_pointer_vo : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_initial_edca_process_fu_240_write_pointer_vo_o : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_initial_edca_process_fu_240_available_spaces_vi_o : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_start_tx_fu_119_available_spaces_vi_o : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_initial_edca_process_fu_240_available_spaces_vi_o_ap_vld : in STD_LOGIC;
    write_pointer_vi : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_initial_edca_process_fu_240_write_pointer_vi_o : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_initial_edca_process_fu_240_available_spaces_be_o : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_start_tx_fu_119_available_spaces_be_o : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_initial_edca_process_fu_240_available_spaces_be_o_ap_vld : in STD_LOGIC;
    grp_initial_edca_process_fu_240_write_pointer_be_o : in STD_LOGIC_VECTOR ( 1 downto 0 );
    write_pointer_be : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_initial_edca_process_fu_240_available_spaces_bk_o : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_start_tx_fu_119_available_spaces_bk_o : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_initial_edca_process_fu_240_available_spaces_bk_o_ap_vld : in STD_LOGIC;
    grp_initial_edca_process_fu_240_write_pointer_bk_o : in STD_LOGIC_VECTOR ( 1 downto 0 );
    write_pointer_bk : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_initial_edca_process_fu_240_read_pointer_vo_o : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_5 : in STD_LOGIC;
    grp_initial_edca_process_fu_240_read_pointer_vi_o : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_initial_edca_process_fu_240_read_pointer_be_o : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_initial_edca_process_fu_240_read_pointer_bk_o : in STD_LOGIC_VECTOR ( 1 downto 0 );
    current_txop_holder_o_0_sp_1 : in STD_LOGIC;
    current_txop_holder_o_ap_vld_0 : in STD_LOGIC;
    mac_frame_we0_0 : in STD_LOGIC;
    mac_frame_we0_1 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    grp_initial_edca_process_fu_240_edca_queues_we0 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    \vo_backoff_counter_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \vo_backoff_counter_reg[4]_0\ : in STD_LOGIC;
    grp_backoff_vo_fu_153_vo_backoff_counter_o : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rand_state_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \rand_state_reg[0]\ : in STD_LOGIC;
    grp_initial_edca_process_fu_240_rand_state_o : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \CW_vi_reg[0]\ : in STD_LOGIC;
    grp_initial_edca_process_fu_240_CW_vi_o_ap_vld : in STD_LOGIC;
    \CW_vi_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    grp_initial_edca_process_fu_240_CW_vi_o : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \vi_backoff_counter_reg[1]_0\ : in STD_LOGIC;
    \vi_backoff_counter_reg[1]_1\ : in STD_LOGIC;
    \vi_backoff_counter_reg[1]_2\ : in STD_LOGIC;
    \vi_backoff_counter_reg[2]_0\ : in STD_LOGIC;
    \vi_backoff_counter_reg[2]_1\ : in STD_LOGIC;
    \vi_backoff_counter_reg[8]_0\ : in STD_LOGIC;
    \vi_backoff_counter_reg[8]_1\ : in STD_LOGIC;
    \vi_backoff_counter_reg[9]_0\ : in STD_LOGIC;
    \vi_backoff_counter_reg[9]_1\ : in STD_LOGIC;
    \be_backoff_counter_reg[9]_1\ : in STD_LOGIC;
    \be_backoff_counter_reg[9]_2\ : in STD_LOGIC;
    \be_backoff_counter_reg[9]_3\ : in STD_LOGIC;
    \be_backoff_counter_reg[8]_0\ : in STD_LOGIC;
    \be_backoff_counter_reg[8]_1\ : in STD_LOGIC;
    \be_backoff_counter_reg[2]_0\ : in STD_LOGIC;
    \be_backoff_counter_reg[2]_1\ : in STD_LOGIC;
    \be_backoff_counter_reg[1]_0\ : in STD_LOGIC;
    \be_backoff_counter_reg[1]_1\ : in STD_LOGIC;
    \CW_be_reg[0]\ : in STD_LOGIC;
    grp_initial_edca_process_fu_240_CW_be_o_ap_vld : in STD_LOGIC;
    \CW_be_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    grp_initial_edca_process_fu_240_CW_be_o : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \bk_backoff_counter_reg[3]_1\ : in STD_LOGIC;
    \bk_backoff_counter_reg[3]_2\ : in STD_LOGIC;
    \bk_backoff_counter_reg[3]_3\ : in STD_LOGIC;
    \bk_backoff_counter_reg[4]_0\ : in STD_LOGIC;
    \bk_backoff_counter_reg[4]_1\ : in STD_LOGIC;
    \bk_backoff_counter_reg[5]_0\ : in STD_LOGIC;
    \bk_backoff_counter_reg[5]_1\ : in STD_LOGIC;
    \bk_backoff_counter_reg[6]_0\ : in STD_LOGIC;
    \bk_backoff_counter_reg[6]_1\ : in STD_LOGIC;
    \bk_backoff_counter_reg[7]_0\ : in STD_LOGIC;
    \bk_backoff_counter_reg[7]_1\ : in STD_LOGIC;
    \bk_backoff_counter_reg[1]_0\ : in STD_LOGIC;
    \bk_backoff_counter_reg[1]_1\ : in STD_LOGIC;
    \bk_backoff_counter_reg[2]_0\ : in STD_LOGIC;
    \bk_backoff_counter_reg[2]_1\ : in STD_LOGIC;
    \bk_backoff_counter_reg[8]_0\ : in STD_LOGIC;
    \bk_backoff_counter_reg[8]_1\ : in STD_LOGIC;
    \bk_backoff_counter_reg[9]_1\ : in STD_LOGIC;
    \bk_backoff_counter_reg[9]_2\ : in STD_LOGIC;
    \CW_bk_reg[0]\ : in STD_LOGIC;
    grp_initial_edca_process_fu_240_CW_bk_o_ap_vld : in STD_LOGIC;
    \CW_bk_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    grp_initial_edca_process_fu_240_CW_bk_o : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_start : in STD_LOGIC;
    grp_phy_txend_confirm_fu_292_ap_start_reg0 : in STD_LOGIC;
    \vo_backoff_counter_reg[9]_0\ : in STD_LOGIC;
    current_txop_holder_o_2_sp_1 : in STD_LOGIC;
    medium_state : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[13]_23\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \icmp_ln286_reg_362_reg[0]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \icmp_ln268_reg_350_reg[0]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    current_txop_holder_o_1_sp_1 : in STD_LOGIC;
    \available_spaces_vo_reg[2]_0\ : in STD_LOGIC;
    \available_spaces_vi_reg[2]_5\ : in STD_LOGIC;
    \available_spaces_be_reg[0]_0\ : in STD_LOGIC;
    \be_backoff_counter_reg[7]\ : in STD_LOGIC;
    \be_backoff_counter_reg[7]_0\ : in STD_LOGIC;
    \be_backoff_counter_reg[6]\ : in STD_LOGIC;
    \be_backoff_counter_reg[6]_0\ : in STD_LOGIC;
    \be_backoff_counter_reg[5]\ : in STD_LOGIC;
    \be_backoff_counter_reg[5]_0\ : in STD_LOGIC;
    \be_backoff_counter_reg[4]\ : in STD_LOGIC;
    \be_backoff_counter_reg[4]_0\ : in STD_LOGIC;
    \be_backoff_counter_reg[3]_0\ : in STD_LOGIC;
    \be_backoff_counter_reg[3]_1\ : in STD_LOGIC;
    \vi_backoff_counter_reg[3]_0\ : in STD_LOGIC;
    \vi_backoff_counter_reg[3]_1\ : in STD_LOGIC;
    \vi_backoff_counter_reg[4]\ : in STD_LOGIC;
    \vi_backoff_counter_reg[4]_0\ : in STD_LOGIC;
    \vi_backoff_counter_reg[5]\ : in STD_LOGIC;
    \vi_backoff_counter_reg[5]_0\ : in STD_LOGIC;
    \vi_backoff_counter_reg[6]\ : in STD_LOGIC;
    \vi_backoff_counter_reg[6]_0\ : in STD_LOGIC;
    \vi_backoff_counter_reg[7]\ : in STD_LOGIC;
    \vi_backoff_counter_reg[7]_0\ : in STD_LOGIC;
    p : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \vo_backoff_counter[1]_i_2\ : in STD_LOGIC;
    \vo_backoff_counter[2]_i_2\ : in STD_LOGIC;
    \vo_backoff_counter[3]_i_2\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_phy_txend_confirm;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_phy_txend_confirm is
  signal \ap_CS_fsm[7]_i_2__0_n_1\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[13]_9\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state11 : STD_LOGIC;
  signal ap_CS_fsm_state12 : STD_LOGIC;
  signal ap_CS_fsm_state13 : STD_LOGIC;
  signal ap_CS_fsm_state14 : STD_LOGIC;
  signal ap_CS_fsm_state15 : STD_LOGIC;
  signal ap_CS_fsm_state16 : STD_LOGIC;
  signal ap_CS_fsm_state17 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 16 downto 1 );
  signal ap_NS_fsm118_out : STD_LOGIC;
  signal ap_block_state14_on_subcall_done : STD_LOGIC;
  signal \^available_spaces_bk_reg[2]_0\ : STD_LOGIC;
  signal \^be_backoff_counter_reg[3]\ : STD_LOGIC;
  signal \^be_backoff_counter_reg[9]\ : STD_LOGIC;
  signal \^bk_backoff_counter_reg[3]_0\ : STD_LOGIC;
  signal \^bk_backoff_counter_reg[9]\ : STD_LOGIC;
  signal current_txop_holder_3_reg_382 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal current_txop_holder_o_0_sn_1 : STD_LOGIC;
  signal current_txop_holder_o_1_sn_1 : STD_LOGIC;
  signal current_txop_holder_o_2_sn_1 : STD_LOGIC;
  signal current_txop_holder_o_ap_vld_INST_0_i_3_n_1 : STD_LOGIC;
  signal grp_backoff_vo_fu_151_ap_start_reg : STD_LOGIC;
  signal grp_backoff_vo_fu_151_n_1 : STD_LOGIC;
  signal grp_backoff_vo_fu_151_n_12 : STD_LOGIC;
  signal grp_backoff_vo_fu_151_n_19 : STD_LOGIC;
  signal grp_backoff_vo_fu_151_n_20 : STD_LOGIC;
  signal grp_backoff_vo_fu_151_n_21 : STD_LOGIC;
  signal grp_backoff_vo_fu_151_n_22 : STD_LOGIC;
  signal grp_backoff_vo_fu_151_n_23 : STD_LOGIC;
  signal grp_backoff_vo_fu_151_n_24 : STD_LOGIC;
  signal grp_backoff_vo_fu_151_n_25 : STD_LOGIC;
  signal grp_backoff_vo_fu_151_n_26 : STD_LOGIC;
  signal grp_backoff_vo_fu_151_n_27 : STD_LOGIC;
  signal grp_backoff_vo_fu_151_n_28 : STD_LOGIC;
  signal grp_backoff_vo_fu_151_n_29 : STD_LOGIC;
  signal grp_backoff_vo_fu_151_n_30 : STD_LOGIC;
  signal grp_backoff_vo_fu_151_n_31 : STD_LOGIC;
  signal grp_backoff_vo_fu_151_n_32 : STD_LOGIC;
  signal grp_backoff_vo_fu_151_n_33 : STD_LOGIC;
  signal grp_backoff_vo_fu_151_n_34 : STD_LOGIC;
  signal grp_backoff_vo_fu_151_n_35 : STD_LOGIC;
  signal grp_backoff_vo_fu_151_n_36 : STD_LOGIC;
  signal grp_backoff_vo_fu_151_n_37 : STD_LOGIC;
  signal grp_backoff_vo_fu_151_n_38 : STD_LOGIC;
  signal grp_backoff_vo_fu_151_n_39 : STD_LOGIC;
  signal grp_backoff_vo_fu_151_n_40 : STD_LOGIC;
  signal grp_backoff_vo_fu_151_n_41 : STD_LOGIC;
  signal grp_backoff_vo_fu_151_n_42 : STD_LOGIC;
  signal grp_backoff_vo_fu_151_n_43 : STD_LOGIC;
  signal grp_backoff_vo_fu_151_n_44 : STD_LOGIC;
  signal grp_backoff_vo_fu_151_n_45 : STD_LOGIC;
  signal grp_backoff_vo_fu_151_n_46 : STD_LOGIC;
  signal grp_backoff_vo_fu_151_n_47 : STD_LOGIC;
  signal grp_backoff_vo_fu_151_n_48 : STD_LOGIC;
  signal grp_backoff_vo_fu_151_n_49 : STD_LOGIC;
  signal grp_backoff_vo_fu_151_n_50 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_ap_done : STD_LOGIC;
  signal grp_slot_boundary_timing_fu_202_ap_done : STD_LOGIC;
  signal grp_slot_boundary_timing_fu_202_ap_start_reg : STD_LOGIC;
  signal grp_slot_boundary_timing_fu_202_n_1 : STD_LOGIC;
  signal grp_slot_boundary_timing_fu_202_n_2 : STD_LOGIC;
  signal grp_slot_boundary_timing_fu_202_n_4 : STD_LOGIC;
  signal grp_slot_boundary_timing_fu_202_n_5 : STD_LOGIC;
  signal grp_start_backoff_be_fu_176_ap_start_reg : STD_LOGIC;
  signal grp_start_backoff_be_fu_176_ap_start_reg0 : STD_LOGIC;
  signal grp_start_backoff_be_fu_176_invoke_reason : STD_LOGIC;
  signal grp_start_backoff_be_fu_176_n_1 : STD_LOGIC;
  signal grp_start_backoff_be_fu_176_n_15 : STD_LOGIC;
  signal grp_start_backoff_be_fu_176_n_2 : STD_LOGIC;
  signal grp_start_backoff_be_fu_176_n_27 : STD_LOGIC;
  signal grp_start_backoff_be_fu_176_n_3 : STD_LOGIC;
  signal grp_start_backoff_be_fu_176_n_31 : STD_LOGIC;
  signal grp_start_backoff_be_fu_176_n_32 : STD_LOGIC;
  signal grp_start_backoff_be_fu_176_n_33 : STD_LOGIC;
  signal grp_start_backoff_be_fu_176_n_34 : STD_LOGIC;
  signal grp_start_backoff_be_fu_176_n_35 : STD_LOGIC;
  signal grp_start_backoff_be_fu_176_n_36 : STD_LOGIC;
  signal grp_start_backoff_be_fu_176_n_37 : STD_LOGIC;
  signal grp_start_backoff_be_fu_176_n_38 : STD_LOGIC;
  signal grp_start_backoff_be_fu_176_n_39 : STD_LOGIC;
  signal grp_start_backoff_be_fu_176_n_40 : STD_LOGIC;
  signal grp_start_backoff_be_fu_176_n_41 : STD_LOGIC;
  signal grp_start_backoff_be_fu_176_n_42 : STD_LOGIC;
  signal grp_start_backoff_be_fu_176_n_44 : STD_LOGIC;
  signal grp_start_backoff_be_fu_176_n_45 : STD_LOGIC;
  signal grp_start_backoff_be_fu_176_n_46 : STD_LOGIC;
  signal grp_start_backoff_be_fu_176_n_47 : STD_LOGIC;
  signal grp_start_backoff_be_fu_176_n_48 : STD_LOGIC;
  signal grp_start_backoff_be_fu_176_n_49 : STD_LOGIC;
  signal grp_start_backoff_be_fu_176_n_50 : STD_LOGIC;
  signal grp_start_backoff_be_fu_176_n_51 : STD_LOGIC;
  signal grp_start_backoff_be_fu_176_n_52 : STD_LOGIC;
  signal grp_start_backoff_be_fu_176_n_53 : STD_LOGIC;
  signal grp_start_backoff_be_fu_176_n_54 : STD_LOGIC;
  signal grp_start_backoff_be_fu_176_n_55 : STD_LOGIC;
  signal grp_start_backoff_be_fu_176_n_56 : STD_LOGIC;
  signal grp_start_backoff_be_fu_176_n_57 : STD_LOGIC;
  signal grp_start_backoff_be_fu_176_n_58 : STD_LOGIC;
  signal grp_start_backoff_be_fu_176_n_59 : STD_LOGIC;
  signal grp_start_backoff_be_fu_176_n_60 : STD_LOGIC;
  signal grp_start_backoff_be_fu_176_n_61 : STD_LOGIC;
  signal grp_start_backoff_be_fu_176_n_62 : STD_LOGIC;
  signal grp_start_backoff_be_fu_176_n_63 : STD_LOGIC;
  signal grp_start_backoff_be_fu_176_n_64 : STD_LOGIC;
  signal grp_start_backoff_be_fu_176_n_65 : STD_LOGIC;
  signal grp_start_backoff_be_fu_176_n_66 : STD_LOGIC;
  signal grp_start_backoff_be_fu_176_n_67 : STD_LOGIC;
  signal grp_start_backoff_be_fu_176_n_68 : STD_LOGIC;
  signal grp_start_backoff_be_fu_176_n_69 : STD_LOGIC;
  signal grp_start_backoff_be_fu_176_n_70 : STD_LOGIC;
  signal grp_start_backoff_be_fu_176_n_71 : STD_LOGIC;
  signal grp_start_backoff_be_fu_176_n_72 : STD_LOGIC;
  signal grp_start_backoff_be_fu_176_n_73 : STD_LOGIC;
  signal grp_start_backoff_be_fu_176_n_74 : STD_LOGIC;
  signal grp_start_backoff_be_fu_176_n_75 : STD_LOGIC;
  signal grp_start_backoff_be_fu_176_rand_state_o_ap_vld : STD_LOGIC;
  signal grp_start_backoff_bk_fu_189_ap_start_reg : STD_LOGIC;
  signal grp_start_backoff_bk_fu_189_invoke_reason : STD_LOGIC;
  signal grp_start_backoff_bk_fu_189_n_1 : STD_LOGIC;
  signal grp_start_backoff_bk_fu_189_n_44 : STD_LOGIC;
  signal grp_start_backoff_bk_fu_189_n_46 : STD_LOGIC;
  signal grp_start_backoff_bk_fu_189_n_48 : STD_LOGIC;
  signal grp_start_backoff_bk_fu_189_n_51 : STD_LOGIC;
  signal grp_start_backoff_bk_fu_189_n_53 : STD_LOGIC;
  signal grp_start_backoff_bk_fu_189_n_54 : STD_LOGIC;
  signal grp_start_backoff_bk_fu_189_n_55 : STD_LOGIC;
  signal grp_start_backoff_bk_fu_189_n_56 : STD_LOGIC;
  signal grp_start_backoff_bk_fu_189_n_57 : STD_LOGIC;
  signal grp_start_backoff_bk_fu_189_n_58 : STD_LOGIC;
  signal grp_start_backoff_bk_fu_189_n_59 : STD_LOGIC;
  signal grp_start_backoff_bk_fu_189_n_60 : STD_LOGIC;
  signal grp_start_backoff_bk_fu_189_n_61 : STD_LOGIC;
  signal grp_start_backoff_bk_fu_189_n_63 : STD_LOGIC;
  signal grp_start_backoff_bk_fu_189_n_64 : STD_LOGIC;
  signal grp_start_backoff_bk_fu_189_rand_state_o_ap_vld : STD_LOGIC;
  signal grp_start_backoff_vi_fu_163_ap_start_reg : STD_LOGIC;
  signal grp_start_backoff_vi_fu_163_invoke_reason : STD_LOGIC;
  signal grp_start_backoff_vi_fu_163_n_1 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_163_n_2 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_163_n_21 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_163_n_26 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_163_n_27 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_163_n_29 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_163_n_3 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_163_n_43 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_163_n_44 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_163_n_45 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_163_n_46 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_163_n_47 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_163_n_48 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_163_n_49 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_163_n_50 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_163_n_51 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_163_n_52 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_163_n_53 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_163_n_54 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_163_n_55 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_163_n_56 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_163_n_57 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_163_n_58 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_163_n_59 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_163_n_60 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_163_n_61 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_163_n_62 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_163_n_63 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_163_n_64 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_163_n_65 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_163_n_66 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_163_n_67 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_163_n_68 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_163_n_69 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_163_n_70 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_163_n_71 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_163_n_72 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_163_n_73 : STD_LOGIC;
  signal grp_start_backoff_vi_fu_163_rand_state_o_ap_vld : STD_LOGIC;
  signal grp_start_tx_fu_117_ap_done : STD_LOGIC;
  signal grp_start_tx_fu_117_ap_start_reg : STD_LOGIC;
  signal grp_start_tx_fu_117_n_36 : STD_LOGIC;
  signal grp_start_tx_fu_117_n_97 : STD_LOGIC;
  signal \^icmp_ln268_fu_233_p2\ : STD_LOGIC;
  signal icmp_ln268_reg_350 : STD_LOGIC;
  signal \icmp_ln268_reg_350[0]_i_1_n_1\ : STD_LOGIC;
  signal icmp_ln269_reg_354 : STD_LOGIC;
  signal \icmp_ln269_reg_354[0]_i_1_n_1\ : STD_LOGIC;
  signal icmp_ln286_reg_362 : STD_LOGIC;
  signal icmp_ln287_reg_366 : STD_LOGIC;
  signal icmp_ln304_reg_374 : STD_LOGIC;
  signal icmp_ln305_reg_378 : STD_LOGIC;
  signal idle_waited_0_reg_107 : STD_LOGIC;
  signal idle_waited_reg_341 : STD_LOGIC;
  signal \rand_state[31]_i_14_n_1\ : STD_LOGIC;
  signal \rand_state[31]_i_15_n_1\ : STD_LOGIC;
  signal tmp_2_reg_358 : STD_LOGIC;
  signal tmp_4_reg_370 : STD_LOGIC;
  signal tmp_reg_346 : STD_LOGIC;
  signal \tmp_reg_346[0]_i_1_n_1\ : STD_LOGIC;
  signal \vi_backoff_counter[9]_i_13_n_1\ : STD_LOGIC;
  signal \vi_backoff_counter[9]_i_8_n_1\ : STD_LOGIC;
  signal \^vi_backoff_counter_reg[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CW_be[3]_i_5\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \CW_bk[3]_i_5\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \CW_vi[3]_i_5\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_2__0\ : label is "soft_lutpair423";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of \icmp_ln268_reg_350[0]_i_1\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \rand_state[31]_i_14\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \rand_state[31]_i_15\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \tmp_reg_346[0]_i_1\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \vi_backoff_counter[9]_i_13\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \vi_backoff_counter[9]_i_8\ : label is "soft_lutpair420";
begin
  \ap_CS_fsm_reg[13]_9\ <= \^ap_cs_fsm_reg[13]_9\;
  \available_spaces_bk_reg[2]_0\ <= \^available_spaces_bk_reg[2]_0\;
  \be_backoff_counter_reg[3]\ <= \^be_backoff_counter_reg[3]\;
  \be_backoff_counter_reg[9]\ <= \^be_backoff_counter_reg[9]\;
  \bk_backoff_counter_reg[3]_0\ <= \^bk_backoff_counter_reg[3]_0\;
  \bk_backoff_counter_reg[9]\ <= \^bk_backoff_counter_reg[9]\;
  current_txop_holder_o_0_sn_1 <= current_txop_holder_o_0_sp_1;
  current_txop_holder_o_1_sn_1 <= current_txop_holder_o_1_sp_1;
  current_txop_holder_o_2_sn_1 <= current_txop_holder_o_2_sp_1;
  icmp_ln268_fu_233_p2 <= \^icmp_ln268_fu_233_p2\;
  \vi_backoff_counter_reg[3]\ <= \^vi_backoff_counter_reg[3]\;
\CW_be[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => icmp_ln287_reg_366,
      I1 => icmp_ln286_reg_362,
      I2 => tmp_2_reg_358,
      O => grp_start_backoff_be_fu_176_invoke_reason
    );
\CW_bk[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => icmp_ln305_reg_378,
      I1 => icmp_ln304_reg_374,
      I2 => tmp_4_reg_370,
      O => grp_start_backoff_bk_fu_189_invoke_reason
    );
\CW_vi[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => icmp_ln269_reg_354,
      I1 => icmp_ln268_reg_350,
      I2 => tmp_reg_346,
      O => grp_start_backoff_vi_fu_163_invoke_reason
    );
\ap_CS_fsm[10]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state10,
      I1 => ap_CS_fsm_state12,
      O => grp_start_backoff_be_fu_176_ap_start_reg0
    );
\ap_CS_fsm[11]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \icmp_ln286_reg_362_reg[0]_0\(9),
      I1 => \icmp_ln286_reg_362_reg[0]_0\(8),
      I2 => \icmp_ln286_reg_362_reg[0]_0\(7),
      I3 => \^be_backoff_counter_reg[3]\,
      I4 => \icmp_ln286_reg_362_reg[0]_0\(6),
      O => \^be_backoff_counter_reg[9]\
    );
\ap_CS_fsm[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \icmp_ln286_reg_362_reg[0]_0\(3),
      I1 => \icmp_ln286_reg_362_reg[0]_0\(2),
      I2 => \icmp_ln286_reg_362_reg[0]_0\(0),
      I3 => \icmp_ln286_reg_362_reg[0]_0\(1),
      I4 => \icmp_ln286_reg_362_reg[0]_0\(4),
      I5 => \icmp_ln286_reg_362_reg[0]_0\(5),
      O => \^be_backoff_counter_reg[3]\
    );
\ap_CS_fsm[14]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => available_spaces_bk(2),
      I1 => \ap_CS_fsm_reg[13]_23\(8),
      I2 => \ap_CS_fsm_reg[13]_23\(7),
      I3 => \ap_CS_fsm_reg[13]_23\(6),
      I4 => \^bk_backoff_counter_reg[3]_0\,
      I5 => \ap_CS_fsm_reg[13]_23\(9),
      O => \^available_spaces_bk_reg[2]_0\
    );
\ap_CS_fsm[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg[13]_23\(3),
      I1 => \ap_CS_fsm_reg[13]_23\(2),
      I2 => \ap_CS_fsm_reg[13]_23\(0),
      I3 => \ap_CS_fsm_reg[13]_23\(1),
      I4 => \ap_CS_fsm_reg[13]_23\(4),
      I5 => \ap_CS_fsm_reg[13]_23\(5),
      O => \^bk_backoff_counter_reg[3]_0\
    );
\ap_CS_fsm[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020200020002000"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => available_spaces_vi(2),
      I2 => \^icmp_ln268_fu_233_p2\,
      I3 => current_txop_holder_i(2),
      I4 => current_txop_holder_i(0),
      I5 => current_txop_holder_i(1),
      O => ap_NS_fsm(6)
    );
\ap_CS_fsm[7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^icmp_ln268_fu_233_p2\,
      I1 => available_spaces_vi(2),
      I2 => ap_CS_fsm_state6,
      O => \ap_CS_fsm[7]_i_2__0_n_1\
    );
\ap_CS_fsm[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000200020"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => available_spaces_vi(2),
      I2 => \^icmp_ln268_fu_233_p2\,
      I3 => current_txop_holder_i(2),
      I4 => current_txop_holder_i(0),
      I5 => current_txop_holder_i(1),
      O => ap_NS_fsm(8)
    );
\ap_CS_fsm[8]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \icmp_ln268_reg_350_reg[0]_0\(8),
      I1 => \icmp_ln268_reg_350_reg[0]_0\(7),
      I2 => \^vi_backoff_counter_reg[3]\,
      I3 => \icmp_ln268_reg_350_reg[0]_0\(6),
      I4 => \icmp_ln268_reg_350_reg[0]_0\(9),
      O => \^icmp_ln268_fu_233_p2\
    );
\ap_CS_fsm[8]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \icmp_ln268_reg_350_reg[0]_0\(3),
      I1 => \icmp_ln268_reg_350_reg[0]_0\(2),
      I2 => \icmp_ln268_reg_350_reg[0]_0\(0),
      I3 => \icmp_ln268_reg_350_reg[0]_0\(1),
      I4 => \icmp_ln268_reg_350_reg[0]_0\(4),
      I5 => \icmp_ln268_reg_350_reg[0]_0\(5),
      O => \^vi_backoff_counter_reg[3]\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_phy_txend_confirm_fu_292_ap_done,
      Q => \ap_CS_fsm_reg_n_1_[0]\,
      S => ap_rst
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(10),
      Q => ap_CS_fsm_state11,
      R => ap_rst
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_start_backoff_vi_fu_163_n_27,
      Q => ap_CS_fsm_state12,
      R => ap_rst
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(12),
      Q => ap_CS_fsm_state13,
      R => ap_rst
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(13),
      Q => ap_CS_fsm_state14,
      R => ap_rst
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(14),
      Q => ap_CS_fsm_state15,
      R => ap_rst
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(15),
      Q => ap_CS_fsm_state16,
      R => ap_rst
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(16),
      Q => ap_CS_fsm_state17,
      R => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_slot_boundary_timing_fu_202_n_5,
      Q => ap_CS_fsm_state4,
      R => ap_rst
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => ap_rst
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => ap_rst
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_state7,
      R => ap_rst
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state8,
      R => ap_rst
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_state9,
      R => ap_rst
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_start_backoff_vi_fu_163_n_29,
      Q => ap_CS_fsm_state10,
      R => ap_rst
    );
\current_txop_holder_3_reg_382_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_start_backoff_bk_fu_189_n_44,
      Q => current_txop_holder_3_reg_382(0),
      R => '0'
    );
\current_txop_holder_3_reg_382_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_start_backoff_bk_fu_189_n_46,
      Q => current_txop_holder_3_reg_382(1),
      R => '0'
    );
current_txop_holder_o_ap_vld_INST_0_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => idle_waited_0_reg_107,
      I1 => ap_CS_fsm_state17,
      O => current_txop_holder_o_ap_vld_INST_0_i_3_n_1
    );
grp_backoff_vo_fu_151: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_backoff_vo
     port map (
      D(1 downto 0) => ap_NS_fsm(5 downto 4),
      Q(5) => ap_CS_fsm_state15,
      Q(4) => ap_CS_fsm_state12,
      Q(3) => ap_CS_fsm_state9,
      Q(2) => ap_CS_fsm_state8,
      Q(1) => ap_CS_fsm_state5,
      Q(0) => ap_CS_fsm_state4,
      \ap_CS_fsm_reg[13]\ => \ap_CS_fsm_reg[13]_8\,
      \ap_CS_fsm_reg[13]_0\ => \^ap_cs_fsm_reg[13]_9\,
      \ap_CS_fsm_reg[3]\ => grp_backoff_vo_fu_151_n_1,
      \ap_CS_fsm_reg[4]\ => grp_backoff_vo_fu_151_n_12,
      \ap_CS_fsm_reg[4]_0\ => grp_backoff_vo_fu_151_n_19,
      \ap_CS_fsm_reg[4]_1\ => grp_backoff_vo_fu_151_n_20,
      \ap_CS_fsm_reg[4]_10\ => grp_backoff_vo_fu_151_n_29,
      \ap_CS_fsm_reg[4]_11\ => grp_backoff_vo_fu_151_n_30,
      \ap_CS_fsm_reg[4]_12\ => grp_backoff_vo_fu_151_n_31,
      \ap_CS_fsm_reg[4]_13\ => grp_backoff_vo_fu_151_n_32,
      \ap_CS_fsm_reg[4]_14\ => grp_backoff_vo_fu_151_n_33,
      \ap_CS_fsm_reg[4]_15\ => grp_backoff_vo_fu_151_n_34,
      \ap_CS_fsm_reg[4]_16\ => grp_backoff_vo_fu_151_n_35,
      \ap_CS_fsm_reg[4]_17\ => grp_backoff_vo_fu_151_n_36,
      \ap_CS_fsm_reg[4]_18\ => grp_backoff_vo_fu_151_n_37,
      \ap_CS_fsm_reg[4]_19\ => grp_backoff_vo_fu_151_n_38,
      \ap_CS_fsm_reg[4]_2\ => grp_backoff_vo_fu_151_n_21,
      \ap_CS_fsm_reg[4]_20\ => grp_backoff_vo_fu_151_n_39,
      \ap_CS_fsm_reg[4]_21\ => grp_backoff_vo_fu_151_n_40,
      \ap_CS_fsm_reg[4]_22\ => grp_backoff_vo_fu_151_n_41,
      \ap_CS_fsm_reg[4]_23\ => grp_backoff_vo_fu_151_n_42,
      \ap_CS_fsm_reg[4]_24\ => grp_backoff_vo_fu_151_n_43,
      \ap_CS_fsm_reg[4]_25\ => grp_backoff_vo_fu_151_n_44,
      \ap_CS_fsm_reg[4]_26\ => grp_backoff_vo_fu_151_n_45,
      \ap_CS_fsm_reg[4]_27\ => grp_backoff_vo_fu_151_n_46,
      \ap_CS_fsm_reg[4]_28\ => grp_backoff_vo_fu_151_n_47,
      \ap_CS_fsm_reg[4]_29\ => grp_backoff_vo_fu_151_n_48,
      \ap_CS_fsm_reg[4]_3\ => grp_backoff_vo_fu_151_n_22,
      \ap_CS_fsm_reg[4]_30\ => grp_backoff_vo_fu_151_n_49,
      \ap_CS_fsm_reg[4]_31\ => grp_backoff_vo_fu_151_n_50,
      \ap_CS_fsm_reg[4]_4\ => grp_backoff_vo_fu_151_n_23,
      \ap_CS_fsm_reg[4]_5\ => grp_backoff_vo_fu_151_n_24,
      \ap_CS_fsm_reg[4]_6\ => grp_backoff_vo_fu_151_n_25,
      \ap_CS_fsm_reg[4]_7\ => grp_backoff_vo_fu_151_n_26,
      \ap_CS_fsm_reg[4]_8\ => grp_backoff_vo_fu_151_n_27,
      \ap_CS_fsm_reg[4]_9\ => grp_backoff_vo_fu_151_n_28,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      available_spaces_vo(0) => available_spaces_vo(2),
      current_txop_holder_i(0) => current_txop_holder_i(0),
      current_txop_holder_o(0) => current_txop_holder_o(0),
      \current_txop_holder_o[0]_0\ => grp_start_tx_fu_117_n_97,
      current_txop_holder_o_0_sp_1 => current_txop_holder_o_0_sn_1,
      current_txop_holder_o_ap_vld => current_txop_holder_o_ap_vld,
      current_txop_holder_o_ap_vld_0(0) => Q(4),
      current_txop_holder_o_ap_vld_1 => current_txop_holder_o_ap_vld_0,
      current_txop_holder_o_ap_vld_2 => current_txop_holder_o_ap_vld_INST_0_i_3_n_1,
      grp_backoff_vo_fu_151_ap_start_reg => grp_backoff_vo_fu_151_ap_start_reg,
      grp_backoff_vo_fu_153_vo_backoff_counter_o(3 downto 0) => grp_backoff_vo_fu_153_vo_backoff_counter_o(3 downto 0),
      grp_phy_txend_confirm_fu_292_vo_backoff_counter_o(5 downto 0) => grp_phy_txend_confirm_fu_292_vo_backoff_counter_o(5 downto 0),
      grp_start_tx_fu_117_ap_done => grp_start_tx_fu_117_ap_done,
      icmp_ln268_reg_350 => icmp_ln268_reg_350,
      idle_waited_0_reg_107 => idle_waited_0_reg_107,
      p(31 downto 0) => p(31 downto 0),
      \r_stage_reg[32]\ => \r_stage_reg[32]\,
      \rand_state[31]_i_6\ => grp_start_backoff_vi_fu_163_rand_state_o_ap_vld,
      rand_state_o_ap_vld => grp_start_backoff_be_fu_176_rand_state_o_ap_vld,
      \rand_state_reg[0]\ => \rand_state[31]_i_14_n_1\,
      \rand_state_reg[0]_0\ => grp_start_backoff_bk_fu_189_rand_state_o_ap_vld,
      \rand_state_reg[0]_1\ => \rand_state[31]_i_15_n_1\,
      tmp_reg_346 => tmp_reg_346,
      \vo_backoff_counter[1]_i_2\ => \vo_backoff_counter[1]_i_2\,
      \vo_backoff_counter[2]_i_2\ => \vo_backoff_counter[2]_i_2\,
      \vo_backoff_counter[3]_i_2\ => \vo_backoff_counter[3]_i_2\,
      \vo_backoff_counter_reg[2]\ => \vo_backoff_counter_reg[2]\,
      \vo_backoff_counter_reg[4]\ => \vo_backoff_counter_reg[4]\,
      \vo_backoff_counter_reg[4]_0\ => \vo_backoff_counter_reg[4]_0\,
      \vo_backoff_counter_reg[5]\ => \vo_backoff_counter_reg[5]\,
      \vo_backoff_counter_reg[6]\ => \vo_backoff_counter_reg[6]\,
      \vo_backoff_counter_reg[7]\ => \vo_backoff_counter_reg[7]\,
      \vo_backoff_counter_reg[7]_0\ => \vo_backoff_counter_reg[7]_0\,
      \vo_backoff_counter_reg[9]\(9 downto 0) => \vo_backoff_counter_reg[9]\(9 downto 0),
      \vo_backoff_counter_reg[9]_0\ => \vo_backoff_counter_reg[9]_0\
    );
grp_backoff_vo_fu_151_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_backoff_vo_fu_151_n_1,
      Q => grp_backoff_vo_fu_151_ap_start_reg,
      R => ap_rst
    );
grp_slot_boundary_timing_fu_202: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_slot_boundary_timing
     port map (
      D(2) => grp_slot_boundary_timing_fu_202_n_5,
      D(1 downto 0) => ap_NS_fsm(2 downto 1),
      Q(3) => ap_CS_fsm_state16,
      Q(2) => ap_CS_fsm_state3,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_1_[0]\,
      \ap_CS_fsm_reg[0]_0\ => grp_slot_boundary_timing_fu_202_n_1,
      \ap_CS_fsm_reg[1]\ => grp_slot_boundary_timing_fu_202_n_4,
      ap_block_state14_on_subcall_done => ap_block_state14_on_subcall_done,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      grp_fu_211_p2 => grp_fu_211_p2,
      grp_phy_txend_confirm_fu_292_ap_start_reg => grp_phy_txend_confirm_fu_292_ap_start_reg,
      grp_slot_boundary_timing_fu_202_ap_done => grp_slot_boundary_timing_fu_202_ap_done,
      grp_slot_boundary_timing_fu_202_ap_start_reg => grp_slot_boundary_timing_fu_202_ap_start_reg,
      idle_waited_0_reg_107 => idle_waited_0_reg_107,
      idle_waited_reg_341 => idle_waited_reg_341,
      \idle_waited_reg_341_reg[0]\ => grp_slot_boundary_timing_fu_202_n_2,
      medium_state(0) => medium_state(0)
    );
grp_slot_boundary_timing_fu_202_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_slot_boundary_timing_fu_202_n_1,
      Q => grp_slot_boundary_timing_fu_202_ap_start_reg,
      R => ap_rst
    );
grp_start_backoff_be_fu_176: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_backoff_be
     port map (
      \CW_be_reg[0]\(1 downto 0) => Q(4 downto 3),
      \CW_be_reg[0]_0\ => \CW_be_reg[0]\,
      \CW_be_reg[9]\(9 downto 0) => \CW_be_reg[9]\(9 downto 0),
      D(2 downto 0) => ap_NS_fsm(14 downto 12),
      Q(5) => ap_CS_fsm_state15,
      Q(4) => ap_CS_fsm_state14,
      Q(3) => ap_CS_fsm_state13,
      Q(2) => ap_CS_fsm_state12,
      Q(1) => ap_CS_fsm_state11,
      Q(0) => ap_CS_fsm_state10,
      \ap_CS_fsm_reg[0]_0\ => grp_start_backoff_be_fu_176_n_41,
      \ap_CS_fsm_reg[11]\ => grp_start_backoff_be_fu_176_n_1,
      \ap_CS_fsm_reg[13]\(9 downto 0) => \ap_CS_fsm_reg[13]_13\(9 downto 0),
      \ap_CS_fsm_reg[13]_0\ => \ap_CS_fsm_reg[13]_14\,
      \ap_CS_fsm_reg[13]_1\(0) => \ap_CS_fsm_reg[13]_21\(0),
      \ap_CS_fsm_reg[13]_2\ => \^available_spaces_bk_reg[2]_0\,
      \ap_CS_fsm_reg[13]_3\ => grp_start_backoff_bk_fu_189_n_63,
      \ap_CS_fsm_reg[1]_0\ => grp_start_backoff_be_fu_176_n_27,
      \ap_CS_fsm_reg[2]\ => grp_start_backoff_be_fu_176_n_42,
      \ap_CS_fsm_reg[2]_0\(0) => grp_start_backoff_be_fu_176_rand_state_o_ap_vld,
      \ap_CS_fsm_reg[2]_1\ => grp_start_backoff_be_fu_176_n_44,
      \ap_CS_fsm_reg[2]_10\ => grp_start_backoff_be_fu_176_n_53,
      \ap_CS_fsm_reg[2]_11\ => grp_start_backoff_be_fu_176_n_54,
      \ap_CS_fsm_reg[2]_12\ => grp_start_backoff_be_fu_176_n_55,
      \ap_CS_fsm_reg[2]_13\ => grp_start_backoff_be_fu_176_n_56,
      \ap_CS_fsm_reg[2]_14\ => grp_start_backoff_be_fu_176_n_57,
      \ap_CS_fsm_reg[2]_15\ => grp_start_backoff_be_fu_176_n_58,
      \ap_CS_fsm_reg[2]_16\ => grp_start_backoff_be_fu_176_n_59,
      \ap_CS_fsm_reg[2]_17\ => grp_start_backoff_be_fu_176_n_60,
      \ap_CS_fsm_reg[2]_18\ => grp_start_backoff_be_fu_176_n_61,
      \ap_CS_fsm_reg[2]_19\ => grp_start_backoff_be_fu_176_n_62,
      \ap_CS_fsm_reg[2]_2\ => grp_start_backoff_be_fu_176_n_45,
      \ap_CS_fsm_reg[2]_20\ => grp_start_backoff_be_fu_176_n_63,
      \ap_CS_fsm_reg[2]_21\ => grp_start_backoff_be_fu_176_n_64,
      \ap_CS_fsm_reg[2]_22\ => grp_start_backoff_be_fu_176_n_65,
      \ap_CS_fsm_reg[2]_23\ => grp_start_backoff_be_fu_176_n_66,
      \ap_CS_fsm_reg[2]_24\ => grp_start_backoff_be_fu_176_n_67,
      \ap_CS_fsm_reg[2]_25\ => grp_start_backoff_be_fu_176_n_68,
      \ap_CS_fsm_reg[2]_26\ => grp_start_backoff_be_fu_176_n_69,
      \ap_CS_fsm_reg[2]_27\ => grp_start_backoff_be_fu_176_n_70,
      \ap_CS_fsm_reg[2]_28\ => grp_start_backoff_be_fu_176_n_71,
      \ap_CS_fsm_reg[2]_29\ => grp_start_backoff_be_fu_176_n_72,
      \ap_CS_fsm_reg[2]_3\ => grp_start_backoff_be_fu_176_n_46,
      \ap_CS_fsm_reg[2]_30\ => grp_start_backoff_be_fu_176_n_73,
      \ap_CS_fsm_reg[2]_31\ => grp_start_backoff_be_fu_176_n_74,
      \ap_CS_fsm_reg[2]_32\ => grp_start_backoff_be_fu_176_n_75,
      \ap_CS_fsm_reg[2]_4\ => grp_start_backoff_be_fu_176_n_47,
      \ap_CS_fsm_reg[2]_5\ => grp_start_backoff_be_fu_176_n_48,
      \ap_CS_fsm_reg[2]_6\ => grp_start_backoff_be_fu_176_n_49,
      \ap_CS_fsm_reg[2]_7\ => grp_start_backoff_be_fu_176_n_50,
      \ap_CS_fsm_reg[2]_8\ => grp_start_backoff_be_fu_176_n_51,
      \ap_CS_fsm_reg[2]_9\ => grp_start_backoff_be_fu_176_n_52,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      available_spaces_bk(0) => available_spaces_bk(2),
      \available_spaces_bk_reg[2]\ => grp_start_backoff_be_fu_176_n_3,
      \available_spaces_bk_reg[2]_0\ => grp_start_backoff_be_fu_176_n_15,
      \be_backoff_counter[9]_i_5\ => \rand_state[31]_i_14_n_1\,
      \be_backoff_counter[9]_i_7\(9 downto 0) => \icmp_ln286_reg_362_reg[0]_0\(9 downto 0),
      \be_backoff_counter_reg[0]\ => grp_start_backoff_vi_fu_163_n_21,
      \be_backoff_counter_reg[1]\ => grp_start_backoff_be_fu_176_n_32,
      \be_backoff_counter_reg[2]\ => grp_start_backoff_be_fu_176_n_33,
      \be_backoff_counter_reg[3]\ => grp_start_backoff_be_fu_176_n_34,
      \be_backoff_counter_reg[4]\ => grp_start_backoff_be_fu_176_n_35,
      \be_backoff_counter_reg[5]\ => grp_start_backoff_be_fu_176_n_36,
      \be_backoff_counter_reg[6]\ => grp_start_backoff_be_fu_176_n_37,
      \be_backoff_counter_reg[7]\ => grp_start_backoff_be_fu_176_n_38,
      \be_backoff_counter_reg[8]\ => grp_start_backoff_be_fu_176_n_39,
      \be_backoff_counter_reg[9]\ => grp_start_backoff_be_fu_176_n_40,
      \bk_backoff_counter_reg[0]\ => grp_start_backoff_bk_fu_189_n_48,
      \bk_backoff_counter_reg[1]\ => \bk_backoff_counter_reg[1]\,
      \bk_backoff_counter_reg[1]_0\ => grp_start_backoff_bk_fu_189_n_53,
      \bk_backoff_counter_reg[1]_1\ => \bk_backoff_counter_reg[1]_0\,
      \bk_backoff_counter_reg[1]_2\ => \bk_backoff_counter_reg[1]_1\,
      \bk_backoff_counter_reg[2]\ => \bk_backoff_counter_reg[2]\,
      \bk_backoff_counter_reg[2]_0\ => grp_start_backoff_bk_fu_189_n_54,
      \bk_backoff_counter_reg[2]_1\ => \bk_backoff_counter_reg[2]_0\,
      \bk_backoff_counter_reg[2]_2\ => \bk_backoff_counter_reg[2]_1\,
      \bk_backoff_counter_reg[3]\ => \bk_backoff_counter_reg[3]\,
      \bk_backoff_counter_reg[3]_0\ => grp_start_backoff_bk_fu_189_n_55,
      \bk_backoff_counter_reg[3]_1\ => \bk_backoff_counter_reg[3]_1\,
      \bk_backoff_counter_reg[3]_2\ => \bk_backoff_counter_reg[3]_2\,
      \bk_backoff_counter_reg[3]_3\ => \bk_backoff_counter_reg[3]_3\,
      \bk_backoff_counter_reg[4]\ => \bk_backoff_counter_reg[4]\,
      \bk_backoff_counter_reg[4]_0\ => grp_start_backoff_bk_fu_189_n_56,
      \bk_backoff_counter_reg[4]_1\ => \bk_backoff_counter_reg[4]_0\,
      \bk_backoff_counter_reg[4]_2\ => \bk_backoff_counter_reg[4]_1\,
      \bk_backoff_counter_reg[5]\ => \bk_backoff_counter_reg[5]\,
      \bk_backoff_counter_reg[5]_0\ => grp_start_backoff_bk_fu_189_n_57,
      \bk_backoff_counter_reg[5]_1\ => \bk_backoff_counter_reg[5]_0\,
      \bk_backoff_counter_reg[5]_2\ => \bk_backoff_counter_reg[5]_1\,
      \bk_backoff_counter_reg[6]\ => \bk_backoff_counter_reg[6]\,
      \bk_backoff_counter_reg[6]_0\ => grp_start_backoff_bk_fu_189_n_58,
      \bk_backoff_counter_reg[6]_1\ => \bk_backoff_counter_reg[6]_0\,
      \bk_backoff_counter_reg[6]_2\ => \bk_backoff_counter_reg[6]_1\,
      \bk_backoff_counter_reg[7]\ => \bk_backoff_counter_reg[7]\,
      \bk_backoff_counter_reg[7]_0\ => grp_start_backoff_bk_fu_189_n_59,
      \bk_backoff_counter_reg[7]_1\ => \bk_backoff_counter_reg[7]_0\,
      \bk_backoff_counter_reg[7]_2\ => \bk_backoff_counter_reg[7]_1\,
      \bk_backoff_counter_reg[8]\ => \bk_backoff_counter_reg[8]\,
      \bk_backoff_counter_reg[8]_0\ => grp_start_backoff_bk_fu_189_n_60,
      \bk_backoff_counter_reg[8]_1\ => \bk_backoff_counter_reg[8]_0\,
      \bk_backoff_counter_reg[8]_2\ => \bk_backoff_counter_reg[8]_1\,
      \bk_backoff_counter_reg[9]\ => \bk_backoff_counter_reg[9]_0\,
      \bk_backoff_counter_reg[9]_0\ => grp_start_backoff_bk_fu_189_n_61,
      \bk_backoff_counter_reg[9]_1\ => \bk_backoff_counter_reg[9]_1\,
      \bk_backoff_counter_reg[9]_2\ => \bk_backoff_counter_reg[9]_2\,
      current_txop_holder_i(2 downto 0) => current_txop_holder_i(2 downto 0),
      current_txop_holder_i_1_sp_1 => grp_start_backoff_be_fu_176_n_31,
      grp_initial_edca_process_fu_240_CW_be_o(8 downto 0) => grp_initial_edca_process_fu_240_CW_be_o(8 downto 0),
      grp_initial_edca_process_fu_240_CW_be_o_ap_vld => grp_initial_edca_process_fu_240_CW_be_o_ap_vld,
      grp_phy_txend_confirm_fu_292_be_backoff_counter_o(0) => grp_phy_txend_confirm_fu_292_be_backoff_counter_o(0),
      grp_start_backoff_be_fu_176_ap_start_reg => grp_start_backoff_be_fu_176_ap_start_reg,
      grp_start_backoff_be_fu_176_invoke_reason => grp_start_backoff_be_fu_176_invoke_reason,
      icmp_ln286_reg_362 => icmp_ln286_reg_362,
      icmp_ln287_reg_366 => icmp_ln287_reg_366,
      icmp_ln304_reg_374 => icmp_ln304_reg_374,
      \icmp_ln304_reg_374_reg[0]\ => grp_start_backoff_be_fu_176_n_2,
      \icmp_ln304_reg_374_reg[0]_0\ => \^bk_backoff_counter_reg[9]\,
      icmp_ln305_reg_378 => icmp_ln305_reg_378,
      p(31 downto 0) => p(31 downto 0),
      \r_stage_reg[32]\ => \r_stage_reg[32]\,
      tmp_2_reg_358 => tmp_2_reg_358,
      tmp_4_reg_370 => tmp_4_reg_370
    );
grp_start_backoff_be_fu_176_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_start_backoff_be_fu_176_n_1,
      Q => grp_start_backoff_be_fu_176_ap_start_reg,
      R => ap_rst
    );
grp_start_backoff_bk_fu_189: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_backoff_bk
     port map (
      \CW_bk_reg[0]\(1 downto 0) => Q(4 downto 3),
      \CW_bk_reg[0]_0\ => \CW_bk_reg[0]\,
      \CW_bk_reg[9]\(9 downto 0) => \CW_bk_reg[9]\(9 downto 0),
      D(30 downto 0) => D(31 downto 1),
      Q(5) => ap_CS_fsm_state17,
      Q(4) => ap_CS_fsm_state16,
      Q(3) => ap_CS_fsm_state15,
      Q(2) => ap_CS_fsm_state14,
      Q(1) => ap_CS_fsm_state13,
      Q(0) => ap_CS_fsm_state4,
      \ap_CS_fsm_reg[0]_0\ => grp_start_backoff_bk_fu_189_n_63,
      \ap_CS_fsm_reg[13]\(9 downto 0) => \ap_CS_fsm_reg[13]_15\(9 downto 0),
      \ap_CS_fsm_reg[13]_0\(0) => \ap_CS_fsm_reg[13]_22\(0),
      \ap_CS_fsm_reg[14]\ => grp_start_backoff_bk_fu_189_n_1,
      \ap_CS_fsm_reg[16]\(1 downto 0) => ap_NS_fsm(16 downto 15),
      \ap_CS_fsm_reg[1]_0\ => grp_start_backoff_bk_fu_189_n_48,
      \ap_CS_fsm_reg[2]\(0) => grp_start_backoff_bk_fu_189_rand_state_o_ap_vld,
      ap_NS_fsm118_out => ap_NS_fsm118_out,
      ap_block_state14_on_subcall_done => ap_block_state14_on_subcall_done,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      \bk_backoff_counter[9]_i_6\ => \rand_state[31]_i_15_n_1\,
      \bk_backoff_counter[9]_i_7\(9 downto 0) => \ap_CS_fsm_reg[13]_23\(9 downto 0),
      \bk_backoff_counter_reg[0]\ => grp_start_backoff_be_fu_176_n_15,
      \bk_backoff_counter_reg[1]\ => grp_start_backoff_bk_fu_189_n_53,
      \bk_backoff_counter_reg[2]\ => grp_start_backoff_bk_fu_189_n_54,
      \bk_backoff_counter_reg[3]\ => grp_start_backoff_bk_fu_189_n_55,
      \bk_backoff_counter_reg[4]\ => grp_start_backoff_bk_fu_189_n_56,
      \bk_backoff_counter_reg[5]\ => grp_start_backoff_bk_fu_189_n_57,
      \bk_backoff_counter_reg[6]\ => grp_start_backoff_bk_fu_189_n_58,
      \bk_backoff_counter_reg[7]\ => grp_start_backoff_bk_fu_189_n_59,
      \bk_backoff_counter_reg[8]\ => grp_start_backoff_bk_fu_189_n_60,
      \bk_backoff_counter_reg[9]\ => grp_start_backoff_bk_fu_189_n_61,
      current_txop_holder_3_reg_382(1 downto 0) => current_txop_holder_3_reg_382(1 downto 0),
      current_txop_holder_i(2 downto 0) => current_txop_holder_i(2 downto 0),
      current_txop_holder_i_0_sp_1 => grp_start_backoff_bk_fu_189_n_44,
      current_txop_holder_i_1_sp_1 => grp_start_backoff_bk_fu_189_n_46,
      grp_fu_211_p2 => grp_fu_211_p2,
      grp_initial_edca_process_fu_240_CW_bk_o(8 downto 0) => grp_initial_edca_process_fu_240_CW_bk_o(8 downto 0),
      grp_initial_edca_process_fu_240_CW_bk_o_ap_vld => grp_initial_edca_process_fu_240_CW_bk_o_ap_vld,
      grp_initial_edca_process_fu_240_rand_state_o(30 downto 0) => grp_initial_edca_process_fu_240_rand_state_o(31 downto 1),
      grp_phy_txend_confirm_fu_292_bk_backoff_counter_o(0) => grp_phy_txend_confirm_fu_292_bk_backoff_counter_o(0),
      grp_slot_boundary_timing_fu_202_ap_done => grp_slot_boundary_timing_fu_202_ap_done,
      grp_start_backoff_bk_fu_189_ap_start_reg => grp_start_backoff_bk_fu_189_ap_start_reg,
      grp_start_backoff_bk_fu_189_invoke_reason => grp_start_backoff_bk_fu_189_invoke_reason,
      grp_start_tx_fu_117_ap_done => grp_start_tx_fu_117_ap_done,
      icmp_ln304_reg_374 => icmp_ln304_reg_374,
      \icmp_ln304_reg_374_reg[0]\ => grp_start_backoff_bk_fu_189_n_64,
      icmp_ln305_reg_378 => icmp_ln305_reg_378,
      idle_waited_0_reg_107 => idle_waited_0_reg_107,
      p(31 downto 0) => p(31 downto 0),
      \r_stage_reg[32]\ => \r_stage_reg[32]\,
      \rand_state[0]_i_2\ => grp_start_backoff_be_fu_176_n_44,
      \rand_state_reg[0]\ => grp_start_backoff_bk_fu_189_n_51,
      \rand_state_reg[0]_0\ => grp_start_backoff_be_fu_176_n_42,
      \rand_state_reg[10]\ => grp_start_backoff_vi_fu_163_n_52,
      \rand_state_reg[10]_0\ => grp_start_backoff_be_fu_176_n_54,
      \rand_state_reg[11]\ => grp_start_backoff_vi_fu_163_n_53,
      \rand_state_reg[11]_0\ => grp_start_backoff_be_fu_176_n_55,
      \rand_state_reg[12]\ => grp_start_backoff_vi_fu_163_n_54,
      \rand_state_reg[12]_0\ => grp_start_backoff_be_fu_176_n_56,
      \rand_state_reg[13]\ => grp_start_backoff_vi_fu_163_n_55,
      \rand_state_reg[13]_0\ => grp_start_backoff_be_fu_176_n_57,
      \rand_state_reg[14]\ => grp_start_backoff_vi_fu_163_n_56,
      \rand_state_reg[14]_0\ => grp_start_backoff_be_fu_176_n_58,
      \rand_state_reg[15]\ => grp_start_backoff_vi_fu_163_n_57,
      \rand_state_reg[15]_0\ => grp_start_backoff_be_fu_176_n_59,
      \rand_state_reg[16]\ => grp_start_backoff_vi_fu_163_n_58,
      \rand_state_reg[16]_0\ => grp_start_backoff_be_fu_176_n_60,
      \rand_state_reg[17]\ => grp_start_backoff_vi_fu_163_n_59,
      \rand_state_reg[17]_0\ => grp_start_backoff_be_fu_176_n_61,
      \rand_state_reg[18]\ => grp_start_backoff_vi_fu_163_n_60,
      \rand_state_reg[18]_0\ => grp_start_backoff_be_fu_176_n_62,
      \rand_state_reg[19]\ => grp_start_backoff_vi_fu_163_n_61,
      \rand_state_reg[19]_0\ => grp_start_backoff_be_fu_176_n_63,
      \rand_state_reg[1]\ => \rand_state_reg[0]\,
      \rand_state_reg[1]_0\ => grp_start_backoff_vi_fu_163_n_43,
      \rand_state_reg[1]_1\ => \^ap_cs_fsm_reg[13]_9\,
      \rand_state_reg[1]_2\ => grp_start_backoff_be_fu_176_n_45,
      \rand_state_reg[20]\ => grp_start_backoff_vi_fu_163_n_62,
      \rand_state_reg[20]_0\ => grp_start_backoff_be_fu_176_n_64,
      \rand_state_reg[21]\ => grp_start_backoff_vi_fu_163_n_63,
      \rand_state_reg[21]_0\ => grp_start_backoff_be_fu_176_n_65,
      \rand_state_reg[22]\ => grp_start_backoff_vi_fu_163_n_64,
      \rand_state_reg[22]_0\ => grp_start_backoff_be_fu_176_n_66,
      \rand_state_reg[23]\ => grp_start_backoff_vi_fu_163_n_65,
      \rand_state_reg[23]_0\ => grp_start_backoff_be_fu_176_n_67,
      \rand_state_reg[24]\ => grp_start_backoff_vi_fu_163_n_66,
      \rand_state_reg[24]_0\ => grp_start_backoff_be_fu_176_n_68,
      \rand_state_reg[25]\ => grp_start_backoff_vi_fu_163_n_67,
      \rand_state_reg[25]_0\ => grp_start_backoff_be_fu_176_n_69,
      \rand_state_reg[26]\ => grp_start_backoff_vi_fu_163_n_68,
      \rand_state_reg[26]_0\ => grp_start_backoff_be_fu_176_n_70,
      \rand_state_reg[27]\ => grp_start_backoff_vi_fu_163_n_69,
      \rand_state_reg[27]_0\ => grp_start_backoff_be_fu_176_n_71,
      \rand_state_reg[28]\ => grp_start_backoff_vi_fu_163_n_70,
      \rand_state_reg[28]_0\ => grp_start_backoff_be_fu_176_n_72,
      \rand_state_reg[29]\ => grp_start_backoff_vi_fu_163_n_71,
      \rand_state_reg[29]_0\ => grp_start_backoff_be_fu_176_n_73,
      \rand_state_reg[2]\ => grp_start_backoff_vi_fu_163_n_44,
      \rand_state_reg[2]_0\ => grp_start_backoff_be_fu_176_n_46,
      \rand_state_reg[30]\ => grp_start_backoff_vi_fu_163_n_72,
      \rand_state_reg[30]_0\ => grp_start_backoff_be_fu_176_n_74,
      \rand_state_reg[31]\(30 downto 0) => \rand_state_reg[31]\(31 downto 1),
      \rand_state_reg[31]_0\ => grp_start_backoff_vi_fu_163_n_73,
      \rand_state_reg[31]_1\ => grp_start_backoff_be_fu_176_n_75,
      \rand_state_reg[3]\ => grp_start_backoff_vi_fu_163_n_45,
      \rand_state_reg[3]_0\ => grp_start_backoff_be_fu_176_n_47,
      \rand_state_reg[4]\ => grp_start_backoff_vi_fu_163_n_46,
      \rand_state_reg[4]_0\ => grp_start_backoff_be_fu_176_n_48,
      \rand_state_reg[5]\ => grp_start_backoff_vi_fu_163_n_47,
      \rand_state_reg[5]_0\ => grp_start_backoff_be_fu_176_n_49,
      \rand_state_reg[6]\ => grp_start_backoff_vi_fu_163_n_48,
      \rand_state_reg[6]_0\ => grp_start_backoff_be_fu_176_n_50,
      \rand_state_reg[7]\ => grp_start_backoff_vi_fu_163_n_49,
      \rand_state_reg[7]_0\ => grp_start_backoff_be_fu_176_n_51,
      \rand_state_reg[8]\ => grp_start_backoff_vi_fu_163_n_50,
      \rand_state_reg[8]_0\ => grp_start_backoff_be_fu_176_n_52,
      \rand_state_reg[9]\ => grp_start_backoff_vi_fu_163_n_51,
      \rand_state_reg[9]_0\ => grp_start_backoff_be_fu_176_n_53,
      tmp_4_reg_370 => tmp_4_reg_370
    );
grp_start_backoff_bk_fu_189_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_start_backoff_bk_fu_189_n_1,
      Q => grp_start_backoff_bk_fu_189_ap_start_reg,
      R => ap_rst
    );
grp_start_backoff_vi_fu_163: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_backoff_vi
     port map (
      \CW_vi_reg[0]\(1 downto 0) => Q(4 downto 3),
      \CW_vi_reg[0]_0\ => \CW_vi_reg[0]\,
      \CW_vi_reg[9]\(9 downto 0) => \CW_vi_reg[9]\(9 downto 0),
      D(0) => D(0),
      E(0) => E(0),
      Q(4) => ap_CS_fsm_state11,
      Q(3) => ap_CS_fsm_state9,
      Q(2) => ap_CS_fsm_state8,
      Q(1) => ap_CS_fsm_state7,
      Q(0) => ap_CS_fsm_state6,
      \ap_CS_fsm_reg[10]\ => grp_start_backoff_be_fu_176_n_41,
      \ap_CS_fsm_reg[13]\(9 downto 0) => \ap_CS_fsm_reg[13]_10\(9 downto 0),
      \ap_CS_fsm_reg[13]_0\ => \ap_CS_fsm_reg[13]_11\,
      \ap_CS_fsm_reg[13]_1\ => \ap_CS_fsm_reg[13]_12\,
      \ap_CS_fsm_reg[2]\(0) => grp_start_backoff_vi_fu_163_rand_state_o_ap_vld,
      \ap_CS_fsm_reg[7]\ => \ap_CS_fsm[7]_i_2__0_n_1\,
      \ap_CS_fsm_reg[8]\ => grp_start_backoff_vi_fu_163_n_1,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      available_spaces_be(0) => available_spaces_be(2),
      \available_spaces_be_reg[2]\ => grp_start_backoff_vi_fu_163_n_3,
      \available_spaces_be_reg[2]_0\ => grp_start_backoff_vi_fu_163_n_21,
      \available_spaces_be_reg[2]_1\ => grp_start_backoff_vi_fu_163_n_26,
      \available_spaces_be_reg[2]_2\(3) => grp_start_backoff_vi_fu_163_n_27,
      \available_spaces_be_reg[2]_2\(2) => ap_NS_fsm(10),
      \available_spaces_be_reg[2]_2\(1) => grp_start_backoff_vi_fu_163_n_29,
      \available_spaces_be_reg[2]_2\(0) => ap_NS_fsm(7),
      \available_spaces_be_reg[2]_3\ => \available_spaces_be_reg[2]_0\,
      \available_spaces_be_reg[2]_4\ => \available_spaces_be_reg[2]_1\,
      \available_spaces_be_reg[2]_5\ => \available_spaces_be_reg[2]_2\,
      \available_spaces_be_reg[2]_6\ => \available_spaces_be_reg[2]_3\,
      \available_spaces_be_reg[2]_7\ => \available_spaces_be_reg[2]_4\,
      \available_spaces_vi_reg[2]\ => \available_spaces_vi_reg[2]_0\,
      \available_spaces_vi_reg[2]_0\ => \available_spaces_vi_reg[2]_1\,
      \available_spaces_vi_reg[2]_1\ => \available_spaces_vi_reg[2]_2\,
      \available_spaces_vi_reg[2]_2\ => \available_spaces_vi_reg[2]_3\,
      \available_spaces_vi_reg[2]_3\ => \available_spaces_vi_reg[2]_4\,
      \be_backoff_counter_reg[0]\ => grp_start_backoff_be_fu_176_n_27,
      \be_backoff_counter_reg[1]\ => \be_backoff_counter_reg[1]\,
      \be_backoff_counter_reg[1]_0\ => grp_start_backoff_be_fu_176_n_32,
      \be_backoff_counter_reg[1]_1\ => \be_backoff_counter_reg[1]_0\,
      \be_backoff_counter_reg[1]_2\ => \be_backoff_counter_reg[1]_1\,
      \be_backoff_counter_reg[2]\ => \be_backoff_counter_reg[2]\,
      \be_backoff_counter_reg[2]_0\ => grp_start_backoff_be_fu_176_n_33,
      \be_backoff_counter_reg[2]_1\ => \be_backoff_counter_reg[2]_0\,
      \be_backoff_counter_reg[2]_2\ => \be_backoff_counter_reg[2]_1\,
      \be_backoff_counter_reg[3]\ => grp_start_backoff_be_fu_176_n_34,
      \be_backoff_counter_reg[3]_0\ => \be_backoff_counter_reg[3]_0\,
      \be_backoff_counter_reg[3]_1\ => \be_backoff_counter_reg[3]_1\,
      \be_backoff_counter_reg[4]\ => grp_start_backoff_be_fu_176_n_35,
      \be_backoff_counter_reg[4]_0\ => \be_backoff_counter_reg[4]\,
      \be_backoff_counter_reg[4]_1\ => \be_backoff_counter_reg[4]_0\,
      \be_backoff_counter_reg[5]\ => grp_start_backoff_be_fu_176_n_36,
      \be_backoff_counter_reg[5]_0\ => \be_backoff_counter_reg[5]\,
      \be_backoff_counter_reg[5]_1\ => \be_backoff_counter_reg[5]_0\,
      \be_backoff_counter_reg[6]\ => grp_start_backoff_be_fu_176_n_37,
      \be_backoff_counter_reg[6]_0\ => \be_backoff_counter_reg[6]\,
      \be_backoff_counter_reg[6]_1\ => \be_backoff_counter_reg[6]_0\,
      \be_backoff_counter_reg[7]\ => grp_start_backoff_be_fu_176_n_38,
      \be_backoff_counter_reg[7]_0\ => \be_backoff_counter_reg[7]\,
      \be_backoff_counter_reg[7]_1\ => \be_backoff_counter_reg[7]_0\,
      \be_backoff_counter_reg[8]\ => \be_backoff_counter_reg[8]\,
      \be_backoff_counter_reg[8]_0\ => grp_start_backoff_be_fu_176_n_39,
      \be_backoff_counter_reg[8]_1\ => \be_backoff_counter_reg[8]_0\,
      \be_backoff_counter_reg[8]_2\ => \be_backoff_counter_reg[8]_1\,
      \be_backoff_counter_reg[9]\ => \be_backoff_counter_reg[9]_0\,
      \be_backoff_counter_reg[9]_0\ => grp_start_backoff_be_fu_176_n_40,
      \be_backoff_counter_reg[9]_1\ => \be_backoff_counter_reg[9]_1\,
      \be_backoff_counter_reg[9]_2\ => \be_backoff_counter_reg[9]_2\,
      \be_backoff_counter_reg[9]_3\ => \be_backoff_counter_reg[9]_3\,
      current_txop_holder_i(1 downto 0) => current_txop_holder_i(2 downto 1),
      grp_initial_edca_process_fu_240_CW_vi_o(8 downto 0) => grp_initial_edca_process_fu_240_CW_vi_o(8 downto 0),
      grp_initial_edca_process_fu_240_CW_vi_o_ap_vld => grp_initial_edca_process_fu_240_CW_vi_o_ap_vld,
      grp_initial_edca_process_fu_240_rand_state_o(0) => grp_initial_edca_process_fu_240_rand_state_o(0),
      grp_phy_txend_confirm_fu_292_vi_backoff_counter_o(0) => grp_phy_txend_confirm_fu_292_vi_backoff_counter_o(0),
      grp_start_backoff_be_fu_176_ap_start_reg0 => grp_start_backoff_be_fu_176_ap_start_reg0,
      grp_start_backoff_vi_fu_163_ap_start_reg => grp_start_backoff_vi_fu_163_ap_start_reg,
      grp_start_backoff_vi_fu_163_invoke_reason => grp_start_backoff_vi_fu_163_invoke_reason,
      icmp_ln268_reg_350 => icmp_ln268_reg_350,
      icmp_ln269_reg_354 => icmp_ln269_reg_354,
      icmp_ln286_reg_362 => icmp_ln286_reg_362,
      \icmp_ln286_reg_362_reg[0]\ => grp_start_backoff_vi_fu_163_n_2,
      \icmp_ln286_reg_362_reg[0]_0\ => \^be_backoff_counter_reg[9]\,
      icmp_ln287_reg_366 => icmp_ln287_reg_366,
      p(31 downto 0) => p(31 downto 0),
      \r_stage_reg[32]\ => \r_stage_reg[32]\,
      \rand_state_reg[0]\(0) => \rand_state_reg[31]\(0),
      \rand_state_reg[0]_0\ => \rand_state_reg[0]\,
      \rand_state_reg[0]_1\ => grp_start_backoff_bk_fu_189_n_51,
      \rand_state_reg[0]_2\ => \^ap_cs_fsm_reg[13]_9\,
      \rand_state_reg[0]_3\ => grp_backoff_vo_fu_151_n_19,
      \rand_state_reg[10]\ => grp_start_backoff_vi_fu_163_n_52,
      \rand_state_reg[10]_0\ => grp_backoff_vo_fu_151_n_29,
      \rand_state_reg[11]\ => grp_start_backoff_vi_fu_163_n_53,
      \rand_state_reg[11]_0\ => grp_backoff_vo_fu_151_n_30,
      \rand_state_reg[12]\ => grp_start_backoff_vi_fu_163_n_54,
      \rand_state_reg[12]_0\ => grp_backoff_vo_fu_151_n_31,
      \rand_state_reg[13]\ => grp_start_backoff_vi_fu_163_n_55,
      \rand_state_reg[13]_0\ => grp_backoff_vo_fu_151_n_32,
      \rand_state_reg[14]\ => grp_start_backoff_vi_fu_163_n_56,
      \rand_state_reg[14]_0\ => grp_backoff_vo_fu_151_n_33,
      \rand_state_reg[15]\ => grp_start_backoff_vi_fu_163_n_57,
      \rand_state_reg[15]_0\ => grp_backoff_vo_fu_151_n_34,
      \rand_state_reg[16]\ => grp_start_backoff_vi_fu_163_n_58,
      \rand_state_reg[16]_0\ => grp_backoff_vo_fu_151_n_35,
      \rand_state_reg[17]\ => grp_start_backoff_vi_fu_163_n_59,
      \rand_state_reg[17]_0\ => grp_backoff_vo_fu_151_n_36,
      \rand_state_reg[18]\ => grp_start_backoff_vi_fu_163_n_60,
      \rand_state_reg[18]_0\ => grp_backoff_vo_fu_151_n_37,
      \rand_state_reg[19]\ => grp_start_backoff_vi_fu_163_n_61,
      \rand_state_reg[19]_0\ => grp_backoff_vo_fu_151_n_38,
      \rand_state_reg[1]\ => grp_start_backoff_vi_fu_163_n_43,
      \rand_state_reg[1]_0\ => grp_backoff_vo_fu_151_n_20,
      \rand_state_reg[20]\ => grp_start_backoff_vi_fu_163_n_62,
      \rand_state_reg[20]_0\ => grp_backoff_vo_fu_151_n_39,
      \rand_state_reg[21]\ => grp_start_backoff_vi_fu_163_n_63,
      \rand_state_reg[21]_0\ => grp_backoff_vo_fu_151_n_40,
      \rand_state_reg[22]\ => grp_start_backoff_vi_fu_163_n_64,
      \rand_state_reg[22]_0\ => grp_backoff_vo_fu_151_n_41,
      \rand_state_reg[23]\ => grp_start_backoff_vi_fu_163_n_65,
      \rand_state_reg[23]_0\ => grp_backoff_vo_fu_151_n_42,
      \rand_state_reg[24]\ => grp_start_backoff_vi_fu_163_n_66,
      \rand_state_reg[24]_0\ => grp_backoff_vo_fu_151_n_43,
      \rand_state_reg[25]\ => grp_start_backoff_vi_fu_163_n_67,
      \rand_state_reg[25]_0\ => grp_backoff_vo_fu_151_n_44,
      \rand_state_reg[26]\ => grp_start_backoff_vi_fu_163_n_68,
      \rand_state_reg[26]_0\ => grp_backoff_vo_fu_151_n_45,
      \rand_state_reg[27]\ => grp_start_backoff_vi_fu_163_n_69,
      \rand_state_reg[27]_0\ => grp_backoff_vo_fu_151_n_46,
      \rand_state_reg[28]\ => grp_start_backoff_vi_fu_163_n_70,
      \rand_state_reg[28]_0\ => grp_backoff_vo_fu_151_n_47,
      \rand_state_reg[29]\ => grp_start_backoff_vi_fu_163_n_71,
      \rand_state_reg[29]_0\ => grp_backoff_vo_fu_151_n_48,
      \rand_state_reg[2]\ => grp_start_backoff_vi_fu_163_n_44,
      \rand_state_reg[2]_0\ => grp_backoff_vo_fu_151_n_21,
      \rand_state_reg[30]\ => grp_start_backoff_vi_fu_163_n_72,
      \rand_state_reg[30]_0\ => grp_backoff_vo_fu_151_n_49,
      \rand_state_reg[31]\ => grp_start_backoff_vi_fu_163_n_73,
      \rand_state_reg[31]_0\ => grp_start_backoff_bk_fu_189_n_64,
      \rand_state_reg[31]_1\ => grp_backoff_vo_fu_151_n_50,
      \rand_state_reg[3]\ => grp_start_backoff_vi_fu_163_n_45,
      \rand_state_reg[3]_0\ => grp_backoff_vo_fu_151_n_22,
      \rand_state_reg[4]\ => grp_start_backoff_vi_fu_163_n_46,
      \rand_state_reg[4]_0\ => grp_backoff_vo_fu_151_n_23,
      \rand_state_reg[5]\ => grp_start_backoff_vi_fu_163_n_47,
      \rand_state_reg[5]_0\ => grp_backoff_vo_fu_151_n_24,
      \rand_state_reg[6]\ => grp_start_backoff_vi_fu_163_n_48,
      \rand_state_reg[6]_0\ => grp_backoff_vo_fu_151_n_25,
      \rand_state_reg[7]\ => grp_start_backoff_vi_fu_163_n_49,
      \rand_state_reg[7]_0\ => grp_backoff_vo_fu_151_n_26,
      \rand_state_reg[8]\ => grp_start_backoff_vi_fu_163_n_50,
      \rand_state_reg[8]_0\ => grp_backoff_vo_fu_151_n_27,
      \rand_state_reg[9]\ => grp_start_backoff_vi_fu_163_n_51,
      \rand_state_reg[9]_0\ => grp_backoff_vo_fu_151_n_28,
      tmp_2_reg_358 => tmp_2_reg_358,
      tmp_reg_346 => tmp_reg_346,
      \vi_backoff_counter[9]_i_5\ => \vi_backoff_counter[9]_i_13_n_1\,
      \vi_backoff_counter[9]_i_7\(9 downto 0) => \icmp_ln268_reg_350_reg[0]_0\(9 downto 0),
      \vi_backoff_counter_reg[0]\ => \vi_backoff_counter[9]_i_8_n_1\,
      \vi_backoff_counter_reg[1]\ => \vi_backoff_counter_reg[1]\,
      \vi_backoff_counter_reg[1]_0\ => \vi_backoff_counter_reg[1]_0\,
      \vi_backoff_counter_reg[1]_1\ => \vi_backoff_counter_reg[1]_1\,
      \vi_backoff_counter_reg[1]_2\ => \vi_backoff_counter_reg[1]_2\,
      \vi_backoff_counter_reg[2]\ => \vi_backoff_counter_reg[2]\,
      \vi_backoff_counter_reg[2]_0\ => \vi_backoff_counter_reg[2]_0\,
      \vi_backoff_counter_reg[2]_1\ => \vi_backoff_counter_reg[2]_1\,
      \vi_backoff_counter_reg[3]\ => \vi_backoff_counter_reg[3]_0\,
      \vi_backoff_counter_reg[3]_0\ => \vi_backoff_counter_reg[3]_1\,
      \vi_backoff_counter_reg[4]\ => \vi_backoff_counter_reg[4]\,
      \vi_backoff_counter_reg[4]_0\ => \vi_backoff_counter_reg[4]_0\,
      \vi_backoff_counter_reg[5]\ => \vi_backoff_counter_reg[5]\,
      \vi_backoff_counter_reg[5]_0\ => \vi_backoff_counter_reg[5]_0\,
      \vi_backoff_counter_reg[6]\ => \vi_backoff_counter_reg[6]\,
      \vi_backoff_counter_reg[6]_0\ => \vi_backoff_counter_reg[6]_0\,
      \vi_backoff_counter_reg[7]\ => \vi_backoff_counter_reg[7]\,
      \vi_backoff_counter_reg[7]_0\ => \vi_backoff_counter_reg[7]_0\,
      \vi_backoff_counter_reg[8]\ => \vi_backoff_counter_reg[8]\,
      \vi_backoff_counter_reg[8]_0\ => \vi_backoff_counter_reg[8]_0\,
      \vi_backoff_counter_reg[8]_1\ => \vi_backoff_counter_reg[8]_1\,
      \vi_backoff_counter_reg[9]\ => \vi_backoff_counter_reg[9]\,
      \vi_backoff_counter_reg[9]_0\ => \vi_backoff_counter_reg[9]_0\,
      \vi_backoff_counter_reg[9]_1\ => \vi_backoff_counter_reg[9]_1\
    );
grp_start_backoff_vi_fu_163_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_start_backoff_vi_fu_163_n_1,
      Q => grp_start_backoff_vi_fu_163_ap_start_reg,
      R => ap_rst
    );
grp_start_tx_fu_117: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_tx
     port map (
      ADDRARDADDR(5 downto 0) => ADDRARDADDR(5 downto 0),
      D(0) => grp_phy_txend_confirm_fu_292_ap_done,
      O(1 downto 0) => \mul_ln127_reg_1242_reg[-1111111105]\(1 downto 0),
      Q(4 downto 0) => Q(4 downto 0),
      \ap_CS_fsm_reg[13]\ => \ap_CS_fsm_reg[13]_0\,
      \ap_CS_fsm_reg[13]_0\ => \ap_CS_fsm_reg[13]_1\,
      \ap_CS_fsm_reg[13]_1\ => \ap_CS_fsm_reg[13]_2\,
      \ap_CS_fsm_reg[13]_10\ => \ap_CS_fsm_reg[13]_19\,
      \ap_CS_fsm_reg[13]_11\ => \ap_CS_fsm_reg[13]_20\,
      \ap_CS_fsm_reg[13]_2\ => \ap_CS_fsm_reg[13]_3\,
      \ap_CS_fsm_reg[13]_3\ => \ap_CS_fsm_reg[13]_4\,
      \ap_CS_fsm_reg[13]_4\ => \ap_CS_fsm_reg[13]_5\,
      \ap_CS_fsm_reg[13]_5\ => \ap_CS_fsm_reg[13]_6\,
      \ap_CS_fsm_reg[13]_6\ => \ap_CS_fsm_reg[13]_7\,
      \ap_CS_fsm_reg[13]_7\(1 downto 0) => \ap_CS_fsm_reg[13]_16\(1 downto 0),
      \ap_CS_fsm_reg[13]_8\ => \ap_CS_fsm_reg[13]_17\,
      \ap_CS_fsm_reg[13]_9\ => \ap_CS_fsm_reg[13]_18\,
      \ap_CS_fsm_reg[16]\ => grp_start_tx_fu_117_n_97,
      \ap_CS_fsm_reg[17]\ => grp_start_tx_fu_117_n_36,
      \ap_CS_fsm_reg[1]_0\ => grp_phy_txend_confirm_fu_292_write_pointer_vo_o_ap_vld,
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]_0\,
      \ap_CS_fsm_reg[3]\ => grp_phy_txend_confirm_fu_292_write_pointer_vi_o_ap_vld,
      \ap_CS_fsm_reg[4]\(4 downto 0) => \ap_CS_fsm_reg[4]_0\(4 downto 0),
      \ap_CS_fsm_reg[5]\ => grp_phy_txend_confirm_fu_292_write_pointer_be_o_ap_vld,
      \ap_CS_fsm_reg[5]_0\ => \ap_CS_fsm_reg[5]_0\,
      \ap_CS_fsm_reg[5]_1\ => \ap_CS_fsm_reg[5]_1\,
      \ap_CS_fsm_reg[5]_2\ => \ap_CS_fsm_reg[5]_2\,
      \ap_CS_fsm_reg[5]_3\ => \ap_CS_fsm_reg[5]_3\,
      \ap_CS_fsm_reg[5]_4\ => \ap_CS_fsm_reg[5]_4\,
      \ap_CS_fsm_reg[5]_5\ => \ap_CS_fsm_reg[5]_5\,
      \ap_CS_fsm_reg[5]_6\ => \ap_CS_fsm_reg[5]_6\,
      \ap_CS_fsm_reg[5]_7\ => \ap_CS_fsm_reg[5]_7\,
      \ap_CS_fsm_reg[7]\ => grp_phy_txend_confirm_fu_292_write_pointer_bk_o_ap_vld,
      ap_NS_fsm118_out => ap_NS_fsm118_out,
      ap_clk => ap_clk,
      ap_ready => ap_ready,
      ap_rst => ap_rst,
      ap_start => ap_start,
      available_spaces_be(2 downto 0) => available_spaces_be(2 downto 0),
      \available_spaces_be_reg[0]\ => \available_spaces_be_reg[0]\,
      \available_spaces_be_reg[0]_0\ => \available_spaces_be_reg[0]_0\,
      \available_spaces_be_reg[2]\ => \available_spaces_be_reg[2]\,
      \available_spaces_be_s_reg_1114_reg[0]\ => \available_spaces_be_s_reg_1114_reg[0]\,
      available_spaces_bk(2 downto 0) => available_spaces_bk(2 downto 0),
      \available_spaces_bk_reg[0]\ => \available_spaces_bk_reg[0]\,
      \available_spaces_bk_reg[1]\ => \available_spaces_bk_reg[1]\,
      \available_spaces_bk_reg[1]_0\ => \available_spaces_bk_reg[1]_0\,
      \available_spaces_bk_reg[2]\ => \available_spaces_bk_reg[2]\,
      \available_spaces_bk_reg[2]_0\ => \available_spaces_bk_reg[2]_1\,
      \available_spaces_bk_reg[2]_1\ => \available_spaces_bk_reg[2]_2\,
      \available_spaces_bk_s_reg_1103_reg[0]\ => \available_spaces_bk_s_reg_1103_reg[0]\,
      available_spaces_vi(2 downto 0) => available_spaces_vi(2 downto 0),
      \available_spaces_vi_reg[0]\ => \available_spaces_vi_reg[0]\,
      \available_spaces_vi_reg[2]\ => \available_spaces_vi_reg[2]\,
      \available_spaces_vi_reg[2]_0\ => \available_spaces_vi_reg[2]_5\,
      \available_spaces_vi_s_reg_1125_reg[0]\ => \available_spaces_vi_s_reg_1125_reg[0]\,
      available_spaces_vo(2 downto 0) => available_spaces_vo(2 downto 0),
      \available_spaces_vo_reg[0]\ => \available_spaces_vo_reg[0]\,
      \available_spaces_vo_reg[2]\ => \available_spaces_vo_reg[2]\,
      \available_spaces_vo_reg[2]_0\ => \available_spaces_vo_reg[2]_0\,
      \available_spaces_vo_s_reg_1136_reg[0]\ => \available_spaces_vo_s_reg_1136_reg[0]\,
      \bk1_0_reg_340_reg[6]\ => \bk1_0_reg_340_reg[6]\,
      current_txop_holder_3_reg_382(1 downto 0) => current_txop_holder_3_reg_382(1 downto 0),
      current_txop_holder_o(1 downto 0) => current_txop_holder_o(2 downto 1),
      \current_txop_holder_o[1]_0\ => current_txop_holder_o_1_sn_1,
      \current_txop_holder_o[2]\ => current_txop_holder_o_2_sn_1,
      current_txop_holder_o_1_sp_1 => grp_backoff_vo_fu_151_n_12,
      grp_initial_edca_process_fu_240_available_spaces_be_o(1 downto 0) => grp_initial_edca_process_fu_240_available_spaces_be_o(1 downto 0),
      grp_initial_edca_process_fu_240_available_spaces_be_o_ap_vld => grp_initial_edca_process_fu_240_available_spaces_be_o_ap_vld,
      grp_initial_edca_process_fu_240_available_spaces_bk_o(1 downto 0) => grp_initial_edca_process_fu_240_available_spaces_bk_o(1 downto 0),
      grp_initial_edca_process_fu_240_available_spaces_bk_o_ap_vld => grp_initial_edca_process_fu_240_available_spaces_bk_o_ap_vld,
      grp_initial_edca_process_fu_240_available_spaces_vi_o(1 downto 0) => grp_initial_edca_process_fu_240_available_spaces_vi_o(1 downto 0),
      grp_initial_edca_process_fu_240_available_spaces_vi_o_ap_vld => grp_initial_edca_process_fu_240_available_spaces_vi_o_ap_vld,
      grp_initial_edca_process_fu_240_available_spaces_vo_o(1 downto 0) => grp_initial_edca_process_fu_240_available_spaces_vo_o(1 downto 0),
      grp_initial_edca_process_fu_240_available_spaces_vo_o_ap_vld => grp_initial_edca_process_fu_240_available_spaces_vo_o_ap_vld,
      grp_initial_edca_process_fu_240_edca_queues_we0 => grp_initial_edca_process_fu_240_edca_queues_we0,
      grp_initial_edca_process_fu_240_read_pointer_be_o(1 downto 0) => grp_initial_edca_process_fu_240_read_pointer_be_o(1 downto 0),
      grp_initial_edca_process_fu_240_read_pointer_be_o_ap_vld => grp_initial_edca_process_fu_240_read_pointer_be_o_ap_vld,
      grp_initial_edca_process_fu_240_read_pointer_bk_o(1 downto 0) => grp_initial_edca_process_fu_240_read_pointer_bk_o(1 downto 0),
      grp_initial_edca_process_fu_240_read_pointer_bk_o_ap_vld => grp_initial_edca_process_fu_240_read_pointer_bk_o_ap_vld,
      grp_initial_edca_process_fu_240_read_pointer_vi_o(1 downto 0) => grp_initial_edca_process_fu_240_read_pointer_vi_o(1 downto 0),
      grp_initial_edca_process_fu_240_read_pointer_vo_o(1 downto 0) => grp_initial_edca_process_fu_240_read_pointer_vo_o(1 downto 0),
      grp_initial_edca_process_fu_240_read_pointer_vo_o_ap_vld => grp_initial_edca_process_fu_240_read_pointer_vo_o_ap_vld,
      grp_initial_edca_process_fu_240_write_pointer_be_o(1 downto 0) => grp_initial_edca_process_fu_240_write_pointer_be_o(1 downto 0),
      grp_initial_edca_process_fu_240_write_pointer_bk_o(1 downto 0) => grp_initial_edca_process_fu_240_write_pointer_bk_o(1 downto 0),
      grp_initial_edca_process_fu_240_write_pointer_vi_o(1 downto 0) => grp_initial_edca_process_fu_240_write_pointer_vi_o(1 downto 0),
      grp_initial_edca_process_fu_240_write_pointer_vo_o(1 downto 0) => grp_initial_edca_process_fu_240_write_pointer_vo_o(1 downto 0),
      grp_phy_txend_confirm_fu_292_ap_start_reg => grp_phy_txend_confirm_fu_292_ap_start_reg,
      grp_phy_txend_confirm_fu_292_ap_start_reg0 => grp_phy_txend_confirm_fu_292_ap_start_reg0,
      grp_phy_txend_confirm_fu_292_ap_start_reg_reg(4) => ap_CS_fsm_state17,
      grp_phy_txend_confirm_fu_292_ap_start_reg_reg(3) => ap_CS_fsm_state15,
      grp_phy_txend_confirm_fu_292_ap_start_reg_reg(2) => ap_CS_fsm_state12,
      grp_phy_txend_confirm_fu_292_ap_start_reg_reg(1) => ap_CS_fsm_state9,
      grp_phy_txend_confirm_fu_292_ap_start_reg_reg(0) => \ap_CS_fsm_reg_n_1_[0]\,
      grp_phy_txend_confirm_fu_292_edca_queues_ce0 => grp_phy_txend_confirm_fu_292_edca_queues_ce0,
      grp_phy_txend_confirm_fu_292_frame_to_transfer_address0(5 downto 0) => grp_phy_txend_confirm_fu_292_frame_to_transfer_address0(5 downto 0),
      grp_start_tx_fu_117_ap_done => grp_start_tx_fu_117_ap_done,
      grp_start_tx_fu_117_ap_start_reg => grp_start_tx_fu_117_ap_start_reg,
      grp_start_tx_fu_119_available_spaces_be_o(0) => grp_start_tx_fu_119_available_spaces_be_o(0),
      grp_start_tx_fu_119_available_spaces_bk_o(0) => grp_start_tx_fu_119_available_spaces_bk_o(0),
      grp_start_tx_fu_119_available_spaces_vi_o(0) => grp_start_tx_fu_119_available_spaces_vi_o(0),
      grp_start_tx_fu_119_available_spaces_vo_o(0) => grp_start_tx_fu_119_available_spaces_vo_o(0),
      idle_waited_0_reg_107 => idle_waited_0_reg_107,
      \idle_waited_0_reg_107_reg[0]\ => \idle_waited_0_reg_107_reg[0]_0\,
      mac_frame_we0 => mac_frame_we0,
      mac_frame_we0_0 => mac_frame_we0_0,
      mac_frame_we0_1 => mac_frame_we0_1,
      \mul_ln127_reg_1242_reg[-1111111105]\(2 downto 0) => \mul_ln127_reg_1242_reg[-1111111105]\(4 downto 2),
      \mul_ln140_reg_1234_reg[-1111111105]\(1 downto 0) => \mul_ln140_reg_1234_reg[-1111111105]\(2 downto 1),
      \mul_ln140_reg_1234_reg[-1111111106]\(0) => \mul_ln140_reg_1234_reg[-1111111105]\(0),
      \mul_ln153_reg_1226_reg[-1111111105]\(1 downto 0) => \mul_ln153_reg_1226_reg[-1111111105]\(3 downto 2),
      \mul_ln153_reg_1226_reg[-1111111106]\(1 downto 0) => \mul_ln153_reg_1226_reg[-1111111105]\(1 downto 0),
      ram_reg => ram_reg,
      ram_reg_0 => ram_reg_0,
      ram_reg_1 => ram_reg_1,
      ram_reg_2(5 downto 0) => ram_reg_2(5 downto 0),
      ram_reg_3 => ram_reg_3,
      ram_reg_4 => ram_reg_4,
      ram_reg_5 => ram_reg_5,
      ram_reg_6 => ram_reg_6,
      ram_reg_7 => ram_reg_7,
      ram_reg_8 => ram_reg_8,
      ram_reg_9 => ram_reg_9,
      ram_reg_i_33 => ram_reg_i_33,
      ram_reg_i_37 => ram_reg_i_37,
      \read_pointer_be_load_reg_1196_reg[0]\(1 downto 0) => \read_pointer_be_load_reg_1196_reg[0]\(1 downto 0),
      \read_pointer_be_reg[0]\(2 downto 0) => \read_pointer_be_reg[0]\(2 downto 0),
      \read_pointer_be_reg[1]\ => \read_pointer_be_reg[1]\,
      \read_pointer_bk_load_reg_1191_reg[0]\(1 downto 0) => \read_pointer_bk_load_reg_1191_reg[0]\(1 downto 0),
      \read_pointer_bk_reg[0]\(2 downto 0) => \read_pointer_bk_reg[0]\(2 downto 0),
      \read_pointer_bk_reg[1]\ => \read_pointer_bk_reg[1]\,
      \read_pointer_vi_load_reg_1201_reg[0]\(1 downto 0) => \read_pointer_vi_load_reg_1201_reg[0]\(1 downto 0),
      \read_pointer_vi_reg[0]\(2 downto 0) => \read_pointer_vi_reg[0]\(2 downto 0),
      \read_pointer_vi_reg[1]\ => \read_pointer_vi_reg[1]\,
      \read_pointer_vi_reg[1]_0\ => \read_pointer_vi_reg[1]_0\,
      \read_pointer_vo_load_reg_1206_reg[0]\(1 downto 0) => \read_pointer_vo_load_reg_1206_reg[0]\(1 downto 0),
      \read_pointer_vo_reg[0]\(2 downto 0) => \read_pointer_vo_reg[0]\(2 downto 0),
      \read_pointer_vo_reg[0]_0\ => \read_pointer_vo_reg[0]_0\,
      \vo_0_reg_260_reg[6]\ => \vo_0_reg_260_reg[6]\,
      write_pointer_be(1 downto 0) => write_pointer_be(1 downto 0),
      \write_pointer_be_reg[1]\ => \write_pointer_be_reg[1]\,
      write_pointer_bk(1 downto 0) => write_pointer_bk(1 downto 0),
      \write_pointer_bk_reg[1]\ => \write_pointer_bk_reg[1]\,
      \write_pointer_bk_reg[1]_0\ => current_txop_holder_o_ap_vld_INST_0_i_3_n_1,
      write_pointer_vi(1 downto 0) => write_pointer_vi(1 downto 0),
      \write_pointer_vi_reg[1]\ => \write_pointer_vi_reg[1]\,
      write_pointer_vo(1 downto 0) => write_pointer_vo(1 downto 0),
      \write_pointer_vo_reg[1]\ => \write_pointer_vo_reg[1]\
    );
grp_start_tx_fu_117_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_start_tx_fu_117_n_36,
      Q => grp_start_tx_fu_117_ap_start_reg,
      R => ap_rst
    );
\icmp_ln268_reg_350[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^icmp_ln268_fu_233_p2\,
      I1 => ap_CS_fsm_state6,
      I2 => available_spaces_vi(2),
      I3 => icmp_ln268_reg_350,
      O => \icmp_ln268_reg_350[0]_i_1_n_1\
    );
\icmp_ln268_reg_350_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln268_reg_350[0]_i_1_n_1\,
      Q => icmp_ln268_reg_350,
      R => '0'
    );
\icmp_ln269_reg_354[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07FF0700"
    )
        port map (
      I0 => current_txop_holder_i(1),
      I1 => current_txop_holder_i(0),
      I2 => current_txop_holder_i(2),
      I3 => \ap_CS_fsm[7]_i_2__0_n_1\,
      I4 => icmp_ln269_reg_354,
      O => \icmp_ln269_reg_354[0]_i_1_n_1\
    );
\icmp_ln269_reg_354_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln269_reg_354[0]_i_1_n_1\,
      Q => icmp_ln269_reg_354,
      R => '0'
    );
\icmp_ln286_reg_362_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_start_backoff_vi_fu_163_n_2,
      Q => icmp_ln286_reg_362,
      R => '0'
    );
\icmp_ln287_reg_366_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_start_backoff_vi_fu_163_n_26,
      Q => icmp_ln287_reg_366,
      R => '0'
    );
\icmp_ln304_reg_374_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_start_backoff_be_fu_176_n_2,
      Q => icmp_ln304_reg_374,
      R => '0'
    );
\icmp_ln304_reg_376[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => \ap_CS_fsm_reg[13]_23\(9),
      I1 => \^bk_backoff_counter_reg[3]_0\,
      I2 => \ap_CS_fsm_reg[13]_23\(6),
      I3 => \ap_CS_fsm_reg[13]_23\(7),
      I4 => \ap_CS_fsm_reg[13]_23\(8),
      O => \^bk_backoff_counter_reg[9]\
    );
\icmp_ln305_reg_378_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_start_backoff_be_fu_176_n_31,
      Q => icmp_ln305_reg_378,
      R => '0'
    );
\idle_waited_0_reg_107_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_slot_boundary_timing_fu_202_n_2,
      Q => idle_waited_0_reg_107,
      R => '0'
    );
\idle_waited_reg_341_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_slot_boundary_timing_fu_202_n_4,
      Q => idle_waited_reg_341,
      R => '0'
    );
\rand_state[31]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => icmp_ln286_reg_362,
      I1 => tmp_2_reg_358,
      I2 => ap_CS_fsm_state11,
      O => \rand_state[31]_i_14_n_1\
    );
\rand_state[31]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => icmp_ln304_reg_374,
      I1 => tmp_4_reg_370,
      I2 => ap_CS_fsm_state14,
      O => \rand_state[31]_i_15_n_1\
    );
\tmp_2_reg_358_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_start_backoff_vi_fu_163_n_3,
      Q => tmp_2_reg_358,
      R => '0'
    );
\tmp_4_reg_370_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_start_backoff_be_fu_176_n_3,
      Q => tmp_4_reg_370,
      R => '0'
    );
\tmp_reg_346[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => available_spaces_vi(2),
      I1 => ap_CS_fsm_state6,
      I2 => tmp_reg_346,
      O => \tmp_reg_346[0]_i_1_n_1\
    );
\tmp_reg_346_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_reg_346[0]_i_1_n_1\,
      Q => tmp_reg_346,
      R => '0'
    );
\vi_backoff_counter[9]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => icmp_ln268_reg_350,
      I1 => tmp_reg_346,
      I2 => ap_CS_fsm_state8,
      O => \vi_backoff_counter[9]_i_13_n_1\
    );
\vi_backoff_counter[9]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \^icmp_ln268_fu_233_p2\,
      I1 => available_spaces_vi(2),
      I2 => ap_CS_fsm_state6,
      O => \vi_backoff_counter[9]_i_8_n_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_done : out STD_LOGIC;
    ap_idle : out STD_LOGIC;
    ap_ready : out STD_LOGIC;
    source_addr_mac_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    source_addr_mac_ce0 : out STD_LOGIC;
    source_addr_mac_q0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    source_addr_mac_address1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    source_addr_mac_ce1 : out STD_LOGIC;
    source_addr_mac_q1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dest_addr_mac_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    dest_addr_mac_ce0 : out STD_LOGIC;
    dest_addr_mac_we0 : out STD_LOGIC;
    dest_addr_mac_d0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dest_addr_mac_q0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dest_addr_mac_address1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    dest_addr_mac_ce1 : out STD_LOGIC;
    dest_addr_mac_we1 : out STD_LOGIC;
    dest_addr_mac_d1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dest_addr_mac_q1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    data_address0 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    data_ce0 : out STD_LOGIC;
    data_q0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    up : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_class : in STD_LOGIC_VECTOR ( 0 to 0 );
    c_identifier_operating_class : in STD_LOGIC_VECTOR ( 7 downto 0 );
    c_identifier_channel_number : in STD_LOGIC_VECTOR ( 7 downto 0 );
    t_slot : in STD_LOGIC_VECTOR ( 1 downto 0 );
    d_rate : in STD_LOGIC_VECTOR ( 6 downto 0 );
    tx_power_lvl : in STD_LOGIC_VECTOR ( 3 downto 0 );
    expiry_time : in STD_LOGIC_VECTOR ( 63 downto 0 );
    mac_frame_address0 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    mac_frame_ce0 : out STD_LOGIC;
    mac_frame_we0 : out STD_LOGIC;
    mac_frame_d0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    mac_frame_q0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    medium_state : in STD_LOGIC_VECTOR ( 0 to 0 );
    current_txop_holder_i : in STD_LOGIC_VECTOR ( 2 downto 0 );
    current_txop_holder_o : out STD_LOGIC_VECTOR ( 2 downto 0 );
    current_txop_holder_o_ap_vld : out STD_LOGIC;
    received_frame_address0 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    received_frame_ce0 : out STD_LOGIC;
    received_frame_we0 : out STD_LOGIC;
    received_frame_d0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    received_frame_q0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    received_frame_address1 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    received_frame_ce1 : out STD_LOGIC;
    received_frame_we1 : out STD_LOGIC;
    received_frame_d1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    received_frame_q1 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame : entity is "14'b00000000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame : entity is "14'b00001000000000";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame : entity is "14'b00010000000000";
  attribute ap_ST_fsm_state12 : string;
  attribute ap_ST_fsm_state12 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame : entity is "14'b00100000000000";
  attribute ap_ST_fsm_state13 : string;
  attribute ap_ST_fsm_state13 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame : entity is "14'b01000000000000";
  attribute ap_ST_fsm_state14 : string;
  attribute ap_ST_fsm_state14 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame : entity is "14'b10000000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame : entity is "14'b00000000000010";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame : entity is "14'b00000000000100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame : entity is "14'b00000000001000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame : entity is "14'b00000000010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame : entity is "14'b00000000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame : entity is "14'b00000001000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame : entity is "14'b00000010000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame : entity is "14'b00000100000000";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal CW_be : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal CW_bk : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal CW_vi : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal add_ln15_fu_484_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal add_ln15_reg_578 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \add_ln15_reg_578[6]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln15_reg_578[6]_i_4_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[7]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state11 : STD_LOGIC;
  signal ap_CS_fsm_state12 : STD_LOGIC;
  signal ap_CS_fsm_state13 : STD_LOGIC;
  signal ap_CS_fsm_state14 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_NS_fsm125_out : STD_LOGIC;
  signal ap_NS_fsm126_out : STD_LOGIC;
  signal \^ap_ready\ : STD_LOGIC;
  signal available_spaces_be : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal available_spaces_bk : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal available_spaces_vi : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal available_spaces_vo : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal be_backoff_counter : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \be_backoff_counter[1]_i_5_n_1\ : STD_LOGIC;
  signal \be_backoff_counter[2]_i_5_n_1\ : STD_LOGIC;
  signal \be_backoff_counter[3]_i_4_n_1\ : STD_LOGIC;
  signal \be_backoff_counter[4]_i_4_n_1\ : STD_LOGIC;
  signal \be_backoff_counter[5]_i_4_n_1\ : STD_LOGIC;
  signal \be_backoff_counter[6]_i_4_n_1\ : STD_LOGIC;
  signal \be_backoff_counter[7]_i_4_n_1\ : STD_LOGIC;
  signal \be_backoff_counter[7]_i_6_n_1\ : STD_LOGIC;
  signal \be_backoff_counter[8]_i_5_n_1\ : STD_LOGIC;
  signal \be_backoff_counter[9]_i_13_n_1\ : STD_LOGIC;
  signal bk_backoff_counter : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \bk_backoff_counter[1]_i_5_n_1\ : STD_LOGIC;
  signal \bk_backoff_counter[2]_i_5_n_1\ : STD_LOGIC;
  signal \bk_backoff_counter[3]_i_5_n_1\ : STD_LOGIC;
  signal \bk_backoff_counter[4]_i_5_n_1\ : STD_LOGIC;
  signal \bk_backoff_counter[5]_i_5_n_1\ : STD_LOGIC;
  signal \bk_backoff_counter[6]_i_5_n_1\ : STD_LOGIC;
  signal \bk_backoff_counter[7]_i_5_n_1\ : STD_LOGIC;
  signal \bk_backoff_counter[7]_i_6_n_1\ : STD_LOGIC;
  signal \bk_backoff_counter[8]_i_5_n_1\ : STD_LOGIC;
  signal \bk_backoff_counter[9]_i_12_n_1\ : STD_LOGIC;
  signal count : STD_LOGIC;
  signal count_load_reg_551 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \count_load_reg_551[6]_i_2_n_1\ : STD_LOGIC;
  signal \count_reg_n_1_[0]\ : STD_LOGIC;
  signal \count_reg_n_1_[1]\ : STD_LOGIC;
  signal \count_reg_n_1_[2]\ : STD_LOGIC;
  signal \count_reg_n_1_[3]\ : STD_LOGIC;
  signal \count_reg_n_1_[4]\ : STD_LOGIC;
  signal \count_reg_n_1_[5]\ : STD_LOGIC;
  signal \count_reg_n_1_[6]\ : STD_LOGIC;
  signal edca_queues_U_n_10 : STD_LOGIC;
  signal edca_queues_U_n_11 : STD_LOGIC;
  signal edca_queues_U_n_12 : STD_LOGIC;
  signal edca_queues_U_n_13 : STD_LOGIC;
  signal edca_queues_U_n_14 : STD_LOGIC;
  signal edca_queues_U_n_15 : STD_LOGIC;
  signal edca_queues_U_n_16 : STD_LOGIC;
  signal edca_queues_U_n_17 : STD_LOGIC;
  signal edca_queues_U_n_18 : STD_LOGIC;
  signal edca_queues_U_n_19 : STD_LOGIC;
  signal edca_queues_U_n_9 : STD_LOGIC;
  signal edca_queues_address0 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal edca_queues_ce0 : STD_LOGIC;
  signal edca_queues_d0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal edca_queues_we0 : STD_LOGIC;
  signal grp_backoff_vo_fu_153_vo_backoff_counter_o : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal grp_fu_211_p2 : STD_LOGIC;
  signal grp_initial_edca_process_fu_240_CW_be_o : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal grp_initial_edca_process_fu_240_CW_be_o_ap_vld : STD_LOGIC;
  signal grp_initial_edca_process_fu_240_CW_bk_o : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal grp_initial_edca_process_fu_240_CW_bk_o_ap_vld : STD_LOGIC;
  signal grp_initial_edca_process_fu_240_CW_vi_o : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal grp_initial_edca_process_fu_240_CW_vi_o_ap_vld : STD_LOGIC;
  signal grp_initial_edca_process_fu_240_ap_start_reg : STD_LOGIC;
  signal grp_initial_edca_process_fu_240_available_spaces_be_o : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal grp_initial_edca_process_fu_240_available_spaces_be_o_ap_vld : STD_LOGIC;
  signal grp_initial_edca_process_fu_240_available_spaces_bk_o : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal grp_initial_edca_process_fu_240_available_spaces_bk_o_ap_vld : STD_LOGIC;
  signal grp_initial_edca_process_fu_240_available_spaces_vi_o : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal grp_initial_edca_process_fu_240_available_spaces_vi_o_ap_vld : STD_LOGIC;
  signal grp_initial_edca_process_fu_240_available_spaces_vo_o : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal grp_initial_edca_process_fu_240_available_spaces_vo_o_ap_vld : STD_LOGIC;
  signal grp_initial_edca_process_fu_240_be_backoff_counter_o : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_initial_edca_process_fu_240_bk_backoff_counter_o : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_initial_edca_process_fu_240_edca_queues_address0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal grp_initial_edca_process_fu_240_edca_queues_we0 : STD_LOGIC;
  signal grp_initial_edca_process_fu_240_n_1 : STD_LOGIC;
  signal grp_initial_edca_process_fu_240_n_101 : STD_LOGIC;
  signal grp_initial_edca_process_fu_240_n_144 : STD_LOGIC;
  signal grp_initial_edca_process_fu_240_n_145 : STD_LOGIC;
  signal grp_initial_edca_process_fu_240_n_146 : STD_LOGIC;
  signal grp_initial_edca_process_fu_240_n_147 : STD_LOGIC;
  signal grp_initial_edca_process_fu_240_n_148 : STD_LOGIC;
  signal grp_initial_edca_process_fu_240_n_149 : STD_LOGIC;
  signal grp_initial_edca_process_fu_240_n_150 : STD_LOGIC;
  signal grp_initial_edca_process_fu_240_n_151 : STD_LOGIC;
  signal grp_initial_edca_process_fu_240_n_152 : STD_LOGIC;
  signal grp_initial_edca_process_fu_240_n_163 : STD_LOGIC;
  signal grp_initial_edca_process_fu_240_n_164 : STD_LOGIC;
  signal grp_initial_edca_process_fu_240_n_165 : STD_LOGIC;
  signal grp_initial_edca_process_fu_240_n_166 : STD_LOGIC;
  signal grp_initial_edca_process_fu_240_n_167 : STD_LOGIC;
  signal grp_initial_edca_process_fu_240_n_168 : STD_LOGIC;
  signal grp_initial_edca_process_fu_240_n_169 : STD_LOGIC;
  signal grp_initial_edca_process_fu_240_n_170 : STD_LOGIC;
  signal grp_initial_edca_process_fu_240_n_171 : STD_LOGIC;
  signal grp_initial_edca_process_fu_240_n_18 : STD_LOGIC;
  signal grp_initial_edca_process_fu_240_n_183 : STD_LOGIC;
  signal grp_initial_edca_process_fu_240_n_184 : STD_LOGIC;
  signal grp_initial_edca_process_fu_240_n_185 : STD_LOGIC;
  signal grp_initial_edca_process_fu_240_n_186 : STD_LOGIC;
  signal grp_initial_edca_process_fu_240_n_187 : STD_LOGIC;
  signal grp_initial_edca_process_fu_240_n_188 : STD_LOGIC;
  signal grp_initial_edca_process_fu_240_n_189 : STD_LOGIC;
  signal grp_initial_edca_process_fu_240_n_190 : STD_LOGIC;
  signal grp_initial_edca_process_fu_240_n_191 : STD_LOGIC;
  signal grp_initial_edca_process_fu_240_n_196 : STD_LOGIC;
  signal grp_initial_edca_process_fu_240_n_197 : STD_LOGIC;
  signal grp_initial_edca_process_fu_240_n_198 : STD_LOGIC;
  signal grp_initial_edca_process_fu_240_n_24 : STD_LOGIC;
  signal grp_initial_edca_process_fu_240_n_25 : STD_LOGIC;
  signal grp_initial_edca_process_fu_240_n_38 : STD_LOGIC;
  signal grp_initial_edca_process_fu_240_n_39 : STD_LOGIC;
  signal grp_initial_edca_process_fu_240_n_40 : STD_LOGIC;
  signal grp_initial_edca_process_fu_240_n_41 : STD_LOGIC;
  signal grp_initial_edca_process_fu_240_n_50 : STD_LOGIC;
  signal grp_initial_edca_process_fu_240_n_51 : STD_LOGIC;
  signal grp_initial_edca_process_fu_240_n_52 : STD_LOGIC;
  signal grp_initial_edca_process_fu_240_n_53 : STD_LOGIC;
  signal grp_initial_edca_process_fu_240_n_54 : STD_LOGIC;
  signal grp_initial_edca_process_fu_240_n_55 : STD_LOGIC;
  signal grp_initial_edca_process_fu_240_n_56 : STD_LOGIC;
  signal grp_initial_edca_process_fu_240_n_57 : STD_LOGIC;
  signal grp_initial_edca_process_fu_240_n_58 : STD_LOGIC;
  signal grp_initial_edca_process_fu_240_n_59 : STD_LOGIC;
  signal grp_initial_edca_process_fu_240_n_60 : STD_LOGIC;
  signal grp_initial_edca_process_fu_240_n_61 : STD_LOGIC;
  signal grp_initial_edca_process_fu_240_rand_state_o : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_initial_edca_process_fu_240_read_pointer_be_o : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal grp_initial_edca_process_fu_240_read_pointer_be_o_ap_vld : STD_LOGIC;
  signal grp_initial_edca_process_fu_240_read_pointer_bk_o : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal grp_initial_edca_process_fu_240_read_pointer_bk_o_ap_vld : STD_LOGIC;
  signal grp_initial_edca_process_fu_240_read_pointer_vi_o : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal grp_initial_edca_process_fu_240_read_pointer_vo_o : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal grp_initial_edca_process_fu_240_read_pointer_vo_o_ap_vld : STD_LOGIC;
  signal grp_initial_edca_process_fu_240_vi_backoff_counter_o : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_initial_edca_process_fu_240_vo_backoff_counter_o : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal grp_initial_edca_process_fu_240_write_pointer_be_o : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal grp_initial_edca_process_fu_240_write_pointer_be_o_ap_vld : STD_LOGIC;
  signal grp_initial_edca_process_fu_240_write_pointer_bk_o : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal grp_initial_edca_process_fu_240_write_pointer_bk_o_ap_vld : STD_LOGIC;
  signal grp_initial_edca_process_fu_240_write_pointer_vi_o : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal grp_initial_edca_process_fu_240_write_pointer_vi_o_ap_vld : STD_LOGIC;
  signal grp_initial_edca_process_fu_240_write_pointer_vo_o : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal grp_initial_edca_process_fu_240_write_pointer_vo_o_ap_vld : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_ap_start_reg : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_1 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_10 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_100 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_101 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_102 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_103 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_11 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_12 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_13 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_136 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_137 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_138 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_14 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_15 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_16 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_17 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_18 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_19 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_2 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_20 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_21 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_22 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_3 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_30 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_31 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_32 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_33 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_34 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_35 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_36 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_37 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_38 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_39 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_4 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_40 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_41 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_42 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_43 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_44 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_45 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_46 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_47 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_48 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_49 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_5 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_50 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_51 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_52 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_53 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_54 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_55 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_56 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_57 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_58 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_59 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_6 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_60 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_61 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_62 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_63 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_64 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_65 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_66 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_67 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_68 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_69 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_7 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_70 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_71 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_72 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_73 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_74 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_75 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_76 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_77 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_8 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_9 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_96 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_98 : STD_LOGIC;
  signal grp_ma_unitdatax_request_fu_344_n_99 : STD_LOGIC;
  signal grp_phy_data_request_fu_422_ap_start_reg : STD_LOGIC;
  signal grp_phy_data_request_fu_422_n_5 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_ap_start_reg : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_ap_start_reg0 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_be_backoff_counter_o : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_phy_txend_confirm_fu_292_bk_backoff_counter_o : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_phy_txend_confirm_fu_292_edca_queues_address0 : STD_LOGIC_VECTOR ( 10 downto 6 );
  signal grp_phy_txend_confirm_fu_292_edca_queues_ce0 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_frame_to_transfer_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal grp_phy_txend_confirm_fu_292_n_100 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_101 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_102 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_103 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_104 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_105 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_106 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_107 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_108 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_109 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_110 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_111 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_112 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_113 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_114 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_115 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_116 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_117 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_118 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_119 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_120 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_121 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_122 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_123 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_124 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_125 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_126 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_127 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_128 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_129 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_130 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_131 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_132 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_133 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_134 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_135 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_136 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_137 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_138 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_139 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_14 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_140 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_141 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_142 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_143 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_144 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_145 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_146 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_147 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_148 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_149 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_15 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_150 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_151 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_152 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_153 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_154 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_155 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_156 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_16 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_17 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_170 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_171 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_172 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_173 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_174 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_175 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_176 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_177 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_178 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_179 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_180 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_181 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_182 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_183 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_184 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_185 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_186 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_187 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_188 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_189 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_190 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_191 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_192 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_193 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_194 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_195 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_196 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_197 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_198 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_199 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_200 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_202 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_203 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_204 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_205 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_206 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_24 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_25 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_35 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_36 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_38 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_39 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_40 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_41 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_42 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_43 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_44 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_45 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_46 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_47 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_48 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_55 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_56 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_57 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_58 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_59 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_60 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_61 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_62 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_63 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_64 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_65 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_66 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_67 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_68 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_69 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_70 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_71 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_72 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_78 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_79 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_80 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_81 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_82 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_83 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_84 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_85 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_86 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_87 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_88 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_89 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_90 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_91 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_92 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_93 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_94 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_95 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_96 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_97 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_98 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_n_99 : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_vi_backoff_counter_o : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_phy_txend_confirm_fu_292_vo_backoff_counter_o : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal grp_phy_txend_confirm_fu_292_write_pointer_be_o_ap_vld : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_write_pointer_bk_o_ap_vld : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_write_pointer_vi_o_ap_vld : STD_LOGIC;
  signal grp_phy_txend_confirm_fu_292_write_pointer_vo_o_ap_vld : STD_LOGIC;
  signal \grp_random_int_gen_fu_295/grp_fu_144_p0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \grp_start_tx_fu_117/p_0_in\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \grp_start_tx_fu_117/zext_ln127_1_fu_1005_p1\ : STD_LOGIC_VECTOR ( 8 downto 4 );
  signal \grp_start_tx_fu_117/zext_ln140_1_fu_942_p1\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \grp_start_tx_fu_119/p_0_in\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \grp_start_tx_fu_119/zext_ln127_1_fu_1005_p1\ : STD_LOGIC_VECTOR ( 8 downto 4 );
  signal \grp_start_tx_fu_119/zext_ln140_1_fu_942_p1\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal grp_start_tx_fu_119_available_spaces_be_o : STD_LOGIC_VECTOR ( 1 to 1 );
  signal grp_start_tx_fu_119_available_spaces_bk_o : STD_LOGIC_VECTOR ( 1 to 1 );
  signal grp_start_tx_fu_119_available_spaces_vi_o : STD_LOGIC_VECTOR ( 1 to 1 );
  signal grp_start_tx_fu_119_available_spaces_vo_o : STD_LOGIC_VECTOR ( 1 to 1 );
  signal i_0_reg_208 : STD_LOGIC;
  signal \i_0_reg_208_reg_n_1_[0]\ : STD_LOGIC;
  signal \i_0_reg_208_reg_n_1_[1]\ : STD_LOGIC;
  signal \i_0_reg_208_reg_n_1_[2]\ : STD_LOGIC;
  signal \i_0_reg_208_reg_n_1_[3]\ : STD_LOGIC;
  signal \i_0_reg_208_reg_n_1_[4]\ : STD_LOGIC;
  signal \i_0_reg_208_reg_n_1_[5]\ : STD_LOGIC;
  signal \i_0_reg_208_reg_n_1_[6]\ : STD_LOGIC;
  signal i_fu_451_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal i_reg_546 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \i_reg_546[6]_i_2_n_1\ : STD_LOGIC;
  signal icmp_ln10_fu_461_p2 : STD_LOGIC;
  signal icmp_ln10_reg_556 : STD_LOGIC;
  signal \icmp_ln10_reg_556[0]_i_2_n_1\ : STD_LOGIC;
  signal icmp_ln16_fu_490_p2 : STD_LOGIC;
  signal icmp_ln16_reg_584 : STD_LOGIC;
  signal icmp_ln268_fu_233_p2 : STD_LOGIC;
  signal \^mac_frame_d0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal q_0_i_reg_219 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal q_0_i_reg_2190 : STD_LOGIC;
  signal q_fu_473_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal q_reg_563 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal q_reg_5630 : STD_LOGIC;
  signal \q_reg_563[6]_i_3_n_1\ : STD_LOGIC;
  signal rand_state : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal read_pointer_be : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal read_pointer_bk : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal read_pointer_vi : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal read_pointer_vo : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^source_addr_mac_address0\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \^source_addr_mac_address1\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^source_addr_mac_ce0\ : STD_LOGIC;
  signal vi_backoff_counter : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \vi_backoff_counter[1]_i_5_n_1\ : STD_LOGIC;
  signal \vi_backoff_counter[2]_i_5_n_1\ : STD_LOGIC;
  signal \vi_backoff_counter[3]_i_4_n_1\ : STD_LOGIC;
  signal \vi_backoff_counter[4]_i_4_n_1\ : STD_LOGIC;
  signal \vi_backoff_counter[5]_i_4_n_1\ : STD_LOGIC;
  signal \vi_backoff_counter[6]_i_4_n_1\ : STD_LOGIC;
  signal \vi_backoff_counter[7]_i_4_n_1\ : STD_LOGIC;
  signal \vi_backoff_counter[7]_i_6_n_1\ : STD_LOGIC;
  signal \vi_backoff_counter[8]_i_5_n_1\ : STD_LOGIC;
  signal \vi_backoff_counter[9]_i_12_n_1\ : STD_LOGIC;
  signal vo_backoff_counter : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \vo_backoff_counter[1]_i_6_n_1\ : STD_LOGIC;
  signal \vo_backoff_counter[2]_i_6_n_1\ : STD_LOGIC;
  signal \vo_backoff_counter[3]_i_6_n_1\ : STD_LOGIC;
  signal \vo_backoff_counter[9]_i_10_n_1\ : STD_LOGIC;
  signal write_pointer_be : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal write_pointer_bk : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal write_pointer_vi : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal write_pointer_vo : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln15_reg_578[0]_i_1\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \add_ln15_reg_578[1]_i_1\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \add_ln15_reg_578[2]_i_1\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \add_ln15_reg_578[3]_i_1\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \add_ln15_reg_578[4]_i_1\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \add_ln15_reg_578[6]_i_3\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \add_ln15_reg_578[6]_i_4\ : label is "soft_lutpair439";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of \be_backoff_counter[2]_i_5\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \be_backoff_counter[3]_i_4\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \be_backoff_counter[4]_i_4\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \be_backoff_counter[7]_i_6\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \be_backoff_counter[8]_i_5\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \be_backoff_counter[9]_i_13\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \bk_backoff_counter[2]_i_5\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \bk_backoff_counter[3]_i_5\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \bk_backoff_counter[4]_i_5\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \bk_backoff_counter[7]_i_6\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \bk_backoff_counter[8]_i_5\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \bk_backoff_counter[9]_i_12\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \count_load_reg_551[6]_i_2\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \i_reg_546[1]_i_1\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \i_reg_546[2]_i_1\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \i_reg_546[3]_i_1\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \i_reg_546[4]_i_1\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \i_reg_546[6]_i_2\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \q_reg_563[1]_i_1\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \q_reg_563[2]_i_1\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \q_reg_563[3]_i_1\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \q_reg_563[4]_i_1\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \q_reg_563[6]_i_3\ : label is "soft_lutpair429";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \rand_state_reg[0]\ : label is "{SYNTH-14 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \rand_state_reg[10]\ : label is "{SYNTH-14 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \rand_state_reg[11]\ : label is "{SYNTH-14 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \rand_state_reg[14]\ : label is "{SYNTH-14 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \rand_state_reg[15]\ : label is "{SYNTH-14 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \rand_state_reg[16]\ : label is "{SYNTH-14 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \rand_state_reg[17]\ : label is "{SYNTH-14 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \rand_state_reg[19]\ : label is "{SYNTH-14 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \rand_state_reg[20]\ : label is "{SYNTH-14 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \rand_state_reg[22]\ : label is "{SYNTH-14 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \rand_state_reg[24]\ : label is "{SYNTH-14 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \rand_state_reg[25]\ : label is "{SYNTH-14 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \rand_state_reg[26]\ : label is "{SYNTH-14 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \rand_state_reg[2]\ : label is "{SYNTH-14 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \rand_state_reg[4]\ : label is "{SYNTH-14 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \rand_state_reg[8]\ : label is "{SYNTH-14 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \vi_backoff_counter[2]_i_5\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \vi_backoff_counter[3]_i_4\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \vi_backoff_counter[4]_i_4\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \vi_backoff_counter[7]_i_6\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \vi_backoff_counter[8]_i_5\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \vi_backoff_counter[9]_i_12\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \vo_backoff_counter[1]_i_6\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \vo_backoff_counter[2]_i_6\ : label is "soft_lutpair430";
begin
  ap_done <= \^ap_ready\;
  ap_ready <= \^ap_ready\;
  dest_addr_mac_address0(2) <= \<const0>\;
  dest_addr_mac_address0(1) <= \<const0>\;
  dest_addr_mac_address0(0) <= \<const0>\;
  dest_addr_mac_address1(2) <= \<const0>\;
  dest_addr_mac_address1(1) <= \<const0>\;
  dest_addr_mac_address1(0) <= \<const0>\;
  dest_addr_mac_ce0 <= \<const0>\;
  dest_addr_mac_ce1 <= \<const0>\;
  dest_addr_mac_d0(7) <= \<const0>\;
  dest_addr_mac_d0(6) <= \<const0>\;
  dest_addr_mac_d0(5) <= \<const0>\;
  dest_addr_mac_d0(4) <= \<const0>\;
  dest_addr_mac_d0(3) <= \<const0>\;
  dest_addr_mac_d0(2) <= \<const0>\;
  dest_addr_mac_d0(1) <= \<const0>\;
  dest_addr_mac_d0(0) <= \<const0>\;
  dest_addr_mac_d1(7) <= \<const0>\;
  dest_addr_mac_d1(6) <= \<const0>\;
  dest_addr_mac_d1(5) <= \<const0>\;
  dest_addr_mac_d1(4) <= \<const0>\;
  dest_addr_mac_d1(3) <= \<const0>\;
  dest_addr_mac_d1(2) <= \<const0>\;
  dest_addr_mac_d1(1) <= \<const0>\;
  dest_addr_mac_d1(0) <= \<const0>\;
  dest_addr_mac_we0 <= \<const0>\;
  dest_addr_mac_we1 <= \<const0>\;
  mac_frame_d0(7 downto 0) <= \^mac_frame_d0\(7 downto 0);
  received_frame_address0(6) <= \<const0>\;
  received_frame_address0(5) <= \<const0>\;
  received_frame_address0(4) <= \<const0>\;
  received_frame_address0(3) <= \<const0>\;
  received_frame_address0(2) <= \<const0>\;
  received_frame_address0(1) <= \<const0>\;
  received_frame_address0(0) <= \<const0>\;
  received_frame_address1(6) <= \<const0>\;
  received_frame_address1(5) <= \<const0>\;
  received_frame_address1(4) <= \<const0>\;
  received_frame_address1(3) <= \<const0>\;
  received_frame_address1(2) <= \<const0>\;
  received_frame_address1(1) <= \<const0>\;
  received_frame_address1(0) <= \<const0>\;
  received_frame_ce0 <= \<const0>\;
  received_frame_ce1 <= \<const0>\;
  received_frame_d0(7) <= \<const0>\;
  received_frame_d0(6) <= \<const0>\;
  received_frame_d0(5) <= \<const0>\;
  received_frame_d0(4) <= \<const0>\;
  received_frame_d0(3) <= \<const0>\;
  received_frame_d0(2) <= \<const0>\;
  received_frame_d0(1) <= \<const0>\;
  received_frame_d0(0) <= \<const0>\;
  received_frame_d1(7) <= \<const0>\;
  received_frame_d1(6) <= \<const0>\;
  received_frame_d1(5) <= \<const0>\;
  received_frame_d1(4) <= \<const0>\;
  received_frame_d1(3) <= \<const0>\;
  received_frame_d1(2) <= \<const0>\;
  received_frame_d1(1) <= \<const0>\;
  received_frame_d1(0) <= \<const0>\;
  received_frame_we0 <= \<const0>\;
  received_frame_we1 <= \<const0>\;
  source_addr_mac_address0(2) <= \^source_addr_mac_address0\(2);
  source_addr_mac_address0(1) <= \^source_addr_mac_address1\(1);
  source_addr_mac_address0(0) <= \<const0>\;
  source_addr_mac_address1(2) <= \^source_addr_mac_address0\(2);
  source_addr_mac_address1(1) <= \^source_addr_mac_address1\(1);
  source_addr_mac_address1(0) <= \<const1>\;
  source_addr_mac_ce0 <= \^source_addr_mac_ce0\;
  source_addr_mac_ce1 <= \^source_addr_mac_ce0\;
\CW_be_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => grp_phy_txend_confirm_fu_292_n_194,
      D => grp_phy_txend_confirm_fu_292_n_146,
      Q => CW_be(0),
      R => '0'
    );
\CW_be_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => grp_phy_txend_confirm_fu_292_n_194,
      D => grp_phy_txend_confirm_fu_292_n_145,
      Q => CW_be(1),
      R => '0'
    );
\CW_be_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => grp_phy_txend_confirm_fu_292_n_194,
      D => grp_phy_txend_confirm_fu_292_n_144,
      Q => CW_be(2),
      R => '0'
    );
\CW_be_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => grp_phy_txend_confirm_fu_292_n_194,
      D => grp_phy_txend_confirm_fu_292_n_143,
      Q => CW_be(3),
      R => '0'
    );
\CW_be_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_phy_txend_confirm_fu_292_n_194,
      D => grp_phy_txend_confirm_fu_292_n_142,
      Q => CW_be(4),
      R => '0'
    );
\CW_be_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_phy_txend_confirm_fu_292_n_194,
      D => grp_phy_txend_confirm_fu_292_n_141,
      Q => CW_be(5),
      R => '0'
    );
\CW_be_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_phy_txend_confirm_fu_292_n_194,
      D => grp_phy_txend_confirm_fu_292_n_140,
      Q => CW_be(6),
      R => '0'
    );
\CW_be_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_phy_txend_confirm_fu_292_n_194,
      D => grp_phy_txend_confirm_fu_292_n_139,
      Q => CW_be(7),
      R => '0'
    );
\CW_be_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_phy_txend_confirm_fu_292_n_194,
      D => grp_phy_txend_confirm_fu_292_n_138,
      Q => CW_be(8),
      R => '0'
    );
\CW_be_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_phy_txend_confirm_fu_292_n_194,
      D => grp_phy_txend_confirm_fu_292_n_137,
      Q => CW_be(9),
      R => '0'
    );
\CW_bk_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => grp_phy_txend_confirm_fu_292_n_195,
      D => p_1_in(0),
      Q => CW_bk(0),
      R => '0'
    );
\CW_bk_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => grp_phy_txend_confirm_fu_292_n_195,
      D => p_1_in(1),
      Q => CW_bk(1),
      R => '0'
    );
\CW_bk_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => grp_phy_txend_confirm_fu_292_n_195,
      D => p_1_in(2),
      Q => CW_bk(2),
      R => '0'
    );
\CW_bk_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => grp_phy_txend_confirm_fu_292_n_195,
      D => p_1_in(3),
      Q => CW_bk(3),
      R => '0'
    );
\CW_bk_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_phy_txend_confirm_fu_292_n_195,
      D => p_1_in(4),
      Q => CW_bk(4),
      R => '0'
    );
\CW_bk_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_phy_txend_confirm_fu_292_n_195,
      D => p_1_in(5),
      Q => CW_bk(5),
      R => '0'
    );
\CW_bk_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_phy_txend_confirm_fu_292_n_195,
      D => p_1_in(6),
      Q => CW_bk(6),
      R => '0'
    );
\CW_bk_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_phy_txend_confirm_fu_292_n_195,
      D => p_1_in(7),
      Q => CW_bk(7),
      R => '0'
    );
\CW_bk_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_phy_txend_confirm_fu_292_n_195,
      D => p_1_in(8),
      Q => CW_bk(8),
      R => '0'
    );
\CW_bk_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_phy_txend_confirm_fu_292_n_195,
      D => p_1_in(9),
      Q => CW_bk(9),
      R => '0'
    );
\CW_vi_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => grp_phy_txend_confirm_fu_292_n_193,
      D => grp_phy_txend_confirm_fu_292_n_126,
      Q => CW_vi(0),
      R => '0'
    );
\CW_vi_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => grp_phy_txend_confirm_fu_292_n_193,
      D => grp_phy_txend_confirm_fu_292_n_125,
      Q => CW_vi(1),
      R => '0'
    );
\CW_vi_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => grp_phy_txend_confirm_fu_292_n_193,
      D => grp_phy_txend_confirm_fu_292_n_124,
      Q => CW_vi(2),
      R => '0'
    );
\CW_vi_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => grp_phy_txend_confirm_fu_292_n_193,
      D => grp_phy_txend_confirm_fu_292_n_123,
      Q => CW_vi(3),
      R => '0'
    );
\CW_vi_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_phy_txend_confirm_fu_292_n_193,
      D => grp_phy_txend_confirm_fu_292_n_122,
      Q => CW_vi(4),
      R => '0'
    );
\CW_vi_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_phy_txend_confirm_fu_292_n_193,
      D => grp_phy_txend_confirm_fu_292_n_121,
      Q => CW_vi(5),
      R => '0'
    );
\CW_vi_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_phy_txend_confirm_fu_292_n_193,
      D => grp_phy_txend_confirm_fu_292_n_120,
      Q => CW_vi(6),
      R => '0'
    );
\CW_vi_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_phy_txend_confirm_fu_292_n_193,
      D => grp_phy_txend_confirm_fu_292_n_119,
      Q => CW_vi(7),
      R => '0'
    );
\CW_vi_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_phy_txend_confirm_fu_292_n_193,
      D => grp_phy_txend_confirm_fu_292_n_118,
      Q => CW_vi(8),
      R => '0'
    );
\CW_vi_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_phy_txend_confirm_fu_292_n_193,
      D => grp_phy_txend_confirm_fu_292_n_117,
      Q => CW_vi(9),
      R => '0'
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
\add_ln15_reg_578[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_load_reg_551(0),
      O => add_ln15_fu_484_p2(0)
    );
\add_ln15_reg_578[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => count_load_reg_551(0),
      I1 => count_load_reg_551(1),
      O => add_ln15_fu_484_p2(1)
    );
\add_ln15_reg_578[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => count_load_reg_551(2),
      I1 => count_load_reg_551(1),
      I2 => count_load_reg_551(0),
      O => add_ln15_fu_484_p2(2)
    );
\add_ln15_reg_578[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => count_load_reg_551(3),
      I1 => count_load_reg_551(0),
      I2 => count_load_reg_551(1),
      I3 => count_load_reg_551(2),
      O => add_ln15_fu_484_p2(3)
    );
\add_ln15_reg_578[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => count_load_reg_551(4),
      I1 => count_load_reg_551(3),
      I2 => count_load_reg_551(2),
      I3 => count_load_reg_551(1),
      I4 => count_load_reg_551(0),
      O => add_ln15_fu_484_p2(4)
    );
\add_ln15_reg_578[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => count_load_reg_551(5),
      I1 => count_load_reg_551(0),
      I2 => count_load_reg_551(1),
      I3 => count_load_reg_551(2),
      I4 => count_load_reg_551(3),
      I5 => count_load_reg_551(4),
      O => add_ln15_fu_484_p2(5)
    );
\add_ln15_reg_578[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000020AAAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state11,
      I1 => q_0_i_reg_219(3),
      I2 => q_0_i_reg_219(5),
      I3 => q_0_i_reg_219(4),
      I4 => \add_ln15_reg_578[6]_i_3_n_1\,
      I5 => icmp_ln10_reg_556,
      O => ap_NS_fsm125_out
    );
\add_ln15_reg_578[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => count_load_reg_551(6),
      I1 => count_load_reg_551(4),
      I2 => count_load_reg_551(3),
      I3 => count_load_reg_551(2),
      I4 => \add_ln15_reg_578[6]_i_4_n_1\,
      I5 => count_load_reg_551(5),
      O => add_ln15_fu_484_p2(6)
    );
\add_ln15_reg_578[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => q_0_i_reg_219(6),
      I1 => q_0_i_reg_219(2),
      I2 => q_0_i_reg_219(1),
      I3 => q_0_i_reg_219(0),
      O => \add_ln15_reg_578[6]_i_3_n_1\
    );
\add_ln15_reg_578[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => count_load_reg_551(0),
      I1 => count_load_reg_551(1),
      O => \add_ln15_reg_578[6]_i_4_n_1\
    );
\add_ln15_reg_578_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm125_out,
      D => add_ln15_fu_484_p2(0),
      Q => add_ln15_reg_578(0),
      R => '0'
    );
\add_ln15_reg_578_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm125_out,
      D => add_ln15_fu_484_p2(1),
      Q => add_ln15_reg_578(1),
      R => '0'
    );
\add_ln15_reg_578_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm125_out,
      D => add_ln15_fu_484_p2(2),
      Q => add_ln15_reg_578(2),
      R => '0'
    );
\add_ln15_reg_578_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm125_out,
      D => add_ln15_fu_484_p2(3),
      Q => add_ln15_reg_578(3),
      R => '0'
    );
\add_ln15_reg_578_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm125_out,
      D => add_ln15_fu_484_p2(4),
      Q => add_ln15_reg_578(4),
      R => '0'
    );
\add_ln15_reg_578_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm125_out,
      D => add_ln15_fu_484_p2(5),
      Q => add_ln15_reg_578(5),
      R => '0'
    );
\add_ln15_reg_578_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm125_out,
      D => add_ln15_fu_484_p2(6),
      Q => add_ln15_reg_578(6),
      R => '0'
    );
\ap_CS_fsm[10]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAA8AAA"
    )
        port map (
      I0 => ap_CS_fsm_state10,
      I1 => \count_load_reg_551[6]_i_2_n_1\,
      I2 => \i_0_reg_208_reg_n_1_[2]\,
      I3 => \i_0_reg_208_reg_n_1_[5]\,
      I4 => \i_0_reg_208_reg_n_1_[4]\,
      I5 => ap_CS_fsm_state12,
      O => ap_NS_fsm(10)
    );
\ap_CS_fsm[11]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888808888"
    )
        port map (
      I0 => icmp_ln10_reg_556,
      I1 => ap_CS_fsm_state11,
      I2 => \add_ln15_reg_578[6]_i_3_n_1\,
      I3 => q_0_i_reg_219(4),
      I4 => q_0_i_reg_219(5),
      I5 => q_0_i_reg_219(3),
      O => ap_NS_fsm(11)
    );
\ap_CS_fsm[13]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => ap_CS_fsm_state10,
      I1 => \count_load_reg_551[6]_i_2_n_1\,
      I2 => \i_0_reg_208_reg_n_1_[2]\,
      I3 => \i_0_reg_208_reg_n_1_[5]\,
      I4 => \i_0_reg_208_reg_n_1_[4]\,
      O => grp_phy_txend_confirm_fu_292_ap_start_reg0
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_1_[0]\,
      S => ap_rst
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(10),
      Q => ap_CS_fsm_state11,
      R => ap_rst
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(11),
      Q => ap_CS_fsm_state12,
      R => ap_rst
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(12),
      Q => ap_CS_fsm_state13,
      R => ap_rst
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(13),
      Q => ap_CS_fsm_state14,
      R => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => ap_rst
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => ap_rst
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_state7,
      R => ap_rst
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state7,
      Q => \ap_CS_fsm_reg_n_1_[7]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[7]\,
      Q => ap_CS_fsm_state9,
      R => ap_rst
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(9),
      Q => ap_CS_fsm_state10,
      R => ap_rst
    );
ap_idle_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[0]\,
      I1 => ap_start,
      O => ap_idle
    );
\available_spaces_be_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ma_unitdatax_request_fu_344_n_8,
      Q => available_spaces_be(0),
      R => '0'
    );
\available_spaces_be_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ma_unitdatax_request_fu_344_n_7,
      Q => available_spaces_be(1),
      R => '0'
    );
\available_spaces_be_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ma_unitdatax_request_fu_344_n_5,
      Q => available_spaces_be(2),
      R => '0'
    );
\available_spaces_bk_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ma_unitdatax_request_fu_344_n_1,
      Q => available_spaces_bk(0),
      R => '0'
    );
\available_spaces_bk_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_phy_txend_confirm_fu_292_n_40,
      Q => available_spaces_bk(1),
      R => '0'
    );
\available_spaces_bk_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_phy_txend_confirm_fu_292_n_38,
      Q => available_spaces_bk(2),
      R => '0'
    );
\available_spaces_vi_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ma_unitdatax_request_fu_344_n_11,
      Q => available_spaces_vi(0),
      R => '0'
    );
\available_spaces_vi_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ma_unitdatax_request_fu_344_n_13,
      Q => available_spaces_vi(1),
      R => '0'
    );
\available_spaces_vi_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ma_unitdatax_request_fu_344_n_14,
      Q => available_spaces_vi(2),
      R => '0'
    );
\available_spaces_vo_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ma_unitdatax_request_fu_344_n_17,
      Q => available_spaces_vo(0),
      R => '0'
    );
\available_spaces_vo_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ma_unitdatax_request_fu_344_n_19,
      Q => available_spaces_vo(1),
      R => '0'
    );
\available_spaces_vo_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ma_unitdatax_request_fu_344_n_20,
      Q => available_spaces_vo(2),
      R => '0'
    );
\be_backoff_counter[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => be_backoff_counter(1),
      I1 => be_backoff_counter(0),
      O => \be_backoff_counter[1]_i_5_n_1\
    );
\be_backoff_counter[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => be_backoff_counter(1),
      I1 => be_backoff_counter(0),
      I2 => be_backoff_counter(2),
      O => \be_backoff_counter[2]_i_5_n_1\
    );
\be_backoff_counter[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => be_backoff_counter(2),
      I1 => be_backoff_counter(0),
      I2 => be_backoff_counter(1),
      I3 => be_backoff_counter(3),
      O => \be_backoff_counter[3]_i_4_n_1\
    );
\be_backoff_counter[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => be_backoff_counter(3),
      I1 => be_backoff_counter(1),
      I2 => be_backoff_counter(0),
      I3 => be_backoff_counter(2),
      I4 => be_backoff_counter(4),
      O => \be_backoff_counter[4]_i_4_n_1\
    );
\be_backoff_counter[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => be_backoff_counter(5),
      I1 => be_backoff_counter(3),
      I2 => be_backoff_counter(1),
      I3 => be_backoff_counter(0),
      I4 => be_backoff_counter(2),
      I5 => be_backoff_counter(4),
      O => \be_backoff_counter[5]_i_4_n_1\
    );
\be_backoff_counter[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => be_backoff_counter(6),
      I1 => be_backoff_counter(5),
      I2 => be_backoff_counter(4),
      I3 => \be_backoff_counter[7]_i_6_n_1\,
      I4 => be_backoff_counter(3),
      O => \be_backoff_counter[6]_i_4_n_1\
    );
\be_backoff_counter[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => be_backoff_counter(7),
      I1 => be_backoff_counter(6),
      I2 => be_backoff_counter(3),
      I3 => \be_backoff_counter[7]_i_6_n_1\,
      I4 => be_backoff_counter(4),
      I5 => be_backoff_counter(5),
      O => \be_backoff_counter[7]_i_4_n_1\
    );
\be_backoff_counter[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => be_backoff_counter(2),
      I1 => be_backoff_counter(0),
      I2 => be_backoff_counter(1),
      O => \be_backoff_counter[7]_i_6_n_1\
    );
\be_backoff_counter[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA9A"
    )
        port map (
      I0 => be_backoff_counter(8),
      I1 => be_backoff_counter(7),
      I2 => grp_phy_txend_confirm_fu_292_n_174,
      I3 => be_backoff_counter(6),
      O => \be_backoff_counter[8]_i_5_n_1\
    );
\be_backoff_counter[9]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA9AA"
    )
        port map (
      I0 => be_backoff_counter(9),
      I1 => be_backoff_counter(8),
      I2 => be_backoff_counter(7),
      I3 => grp_phy_txend_confirm_fu_292_n_174,
      I4 => be_backoff_counter(6),
      O => \be_backoff_counter[9]_i_13_n_1\
    );
\be_backoff_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_initial_edca_process_fu_240_n_56,
      D => grp_ma_unitdatax_request_fu_344_n_61,
      Q => be_backoff_counter(0),
      R => '0'
    );
\be_backoff_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_initial_edca_process_fu_240_n_56,
      D => grp_ma_unitdatax_request_fu_344_n_60,
      Q => be_backoff_counter(1),
      R => '0'
    );
\be_backoff_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_initial_edca_process_fu_240_n_56,
      D => grp_ma_unitdatax_request_fu_344_n_59,
      Q => be_backoff_counter(2),
      R => '0'
    );
\be_backoff_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_initial_edca_process_fu_240_n_56,
      D => grp_ma_unitdatax_request_fu_344_n_58,
      Q => be_backoff_counter(3),
      R => '0'
    );
\be_backoff_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_initial_edca_process_fu_240_n_56,
      D => grp_ma_unitdatax_request_fu_344_n_57,
      Q => be_backoff_counter(4),
      R => '0'
    );
\be_backoff_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_initial_edca_process_fu_240_n_56,
      D => grp_ma_unitdatax_request_fu_344_n_56,
      Q => be_backoff_counter(5),
      R => '0'
    );
\be_backoff_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_initial_edca_process_fu_240_n_56,
      D => grp_ma_unitdatax_request_fu_344_n_55,
      Q => be_backoff_counter(6),
      R => '0'
    );
\be_backoff_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_initial_edca_process_fu_240_n_56,
      D => grp_ma_unitdatax_request_fu_344_n_54,
      Q => be_backoff_counter(7),
      R => '0'
    );
\be_backoff_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_initial_edca_process_fu_240_n_56,
      D => grp_ma_unitdatax_request_fu_344_n_53,
      Q => be_backoff_counter(8),
      R => '0'
    );
\be_backoff_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_initial_edca_process_fu_240_n_56,
      D => grp_ma_unitdatax_request_fu_344_n_52,
      Q => be_backoff_counter(9),
      R => '0'
    );
\bk_backoff_counter[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bk_backoff_counter(1),
      I1 => bk_backoff_counter(0),
      O => \bk_backoff_counter[1]_i_5_n_1\
    );
\bk_backoff_counter[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => bk_backoff_counter(1),
      I1 => bk_backoff_counter(0),
      I2 => bk_backoff_counter(2),
      O => \bk_backoff_counter[2]_i_5_n_1\
    );
\bk_backoff_counter[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => bk_backoff_counter(2),
      I1 => bk_backoff_counter(0),
      I2 => bk_backoff_counter(1),
      I3 => bk_backoff_counter(3),
      O => \bk_backoff_counter[3]_i_5_n_1\
    );
\bk_backoff_counter[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => bk_backoff_counter(3),
      I1 => bk_backoff_counter(1),
      I2 => bk_backoff_counter(0),
      I3 => bk_backoff_counter(2),
      I4 => bk_backoff_counter(4),
      O => \bk_backoff_counter[4]_i_5_n_1\
    );
\bk_backoff_counter[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => bk_backoff_counter(5),
      I1 => bk_backoff_counter(3),
      I2 => bk_backoff_counter(1),
      I3 => bk_backoff_counter(0),
      I4 => bk_backoff_counter(2),
      I5 => bk_backoff_counter(4),
      O => \bk_backoff_counter[5]_i_5_n_1\
    );
\bk_backoff_counter[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => bk_backoff_counter(6),
      I1 => bk_backoff_counter(5),
      I2 => bk_backoff_counter(4),
      I3 => \bk_backoff_counter[7]_i_6_n_1\,
      I4 => bk_backoff_counter(3),
      O => \bk_backoff_counter[6]_i_5_n_1\
    );
\bk_backoff_counter[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => bk_backoff_counter(7),
      I1 => bk_backoff_counter(6),
      I2 => bk_backoff_counter(3),
      I3 => \bk_backoff_counter[7]_i_6_n_1\,
      I4 => bk_backoff_counter(4),
      I5 => bk_backoff_counter(5),
      O => \bk_backoff_counter[7]_i_5_n_1\
    );
\bk_backoff_counter[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => bk_backoff_counter(2),
      I1 => bk_backoff_counter(0),
      I2 => bk_backoff_counter(1),
      O => \bk_backoff_counter[7]_i_6_n_1\
    );
\bk_backoff_counter[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA9A"
    )
        port map (
      I0 => bk_backoff_counter(8),
      I1 => bk_backoff_counter(7),
      I2 => grp_phy_txend_confirm_fu_292_n_173,
      I3 => bk_backoff_counter(6),
      O => \bk_backoff_counter[8]_i_5_n_1\
    );
\bk_backoff_counter[9]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA6"
    )
        port map (
      I0 => bk_backoff_counter(9),
      I1 => grp_phy_txend_confirm_fu_292_n_173,
      I2 => bk_backoff_counter(6),
      I3 => bk_backoff_counter(7),
      I4 => bk_backoff_counter(8),
      O => \bk_backoff_counter[9]_i_12_n_1\
    );
\bk_backoff_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_initial_edca_process_fu_240_n_58,
      D => grp_ma_unitdatax_request_fu_344_n_72,
      Q => bk_backoff_counter(0),
      R => '0'
    );
\bk_backoff_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_initial_edca_process_fu_240_n_58,
      D => grp_ma_unitdatax_request_fu_344_n_71,
      Q => bk_backoff_counter(1),
      R => '0'
    );
\bk_backoff_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_initial_edca_process_fu_240_n_58,
      D => grp_ma_unitdatax_request_fu_344_n_70,
      Q => bk_backoff_counter(2),
      R => '0'
    );
\bk_backoff_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_initial_edca_process_fu_240_n_58,
      D => grp_ma_unitdatax_request_fu_344_n_69,
      Q => bk_backoff_counter(3),
      R => '0'
    );
\bk_backoff_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_initial_edca_process_fu_240_n_58,
      D => grp_ma_unitdatax_request_fu_344_n_68,
      Q => bk_backoff_counter(4),
      R => '0'
    );
\bk_backoff_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_initial_edca_process_fu_240_n_58,
      D => grp_ma_unitdatax_request_fu_344_n_67,
      Q => bk_backoff_counter(5),
      R => '0'
    );
\bk_backoff_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_initial_edca_process_fu_240_n_58,
      D => grp_ma_unitdatax_request_fu_344_n_66,
      Q => bk_backoff_counter(6),
      R => '0'
    );
\bk_backoff_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_initial_edca_process_fu_240_n_58,
      D => grp_ma_unitdatax_request_fu_344_n_65,
      Q => bk_backoff_counter(7),
      R => '0'
    );
\bk_backoff_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_initial_edca_process_fu_240_n_58,
      D => grp_ma_unitdatax_request_fu_344_n_64,
      Q => bk_backoff_counter(8),
      R => '0'
    );
\bk_backoff_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_initial_edca_process_fu_240_n_58,
      D => grp_ma_unitdatax_request_fu_344_n_63,
      Q => bk_backoff_counter(9),
      R => '0'
    );
\count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln16_reg_584,
      I1 => ap_CS_fsm_state13,
      O => count
    );
\count_load_reg_551[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
        port map (
      I0 => ap_CS_fsm_state10,
      I1 => \count_load_reg_551[6]_i_2_n_1\,
      I2 => \i_0_reg_208_reg_n_1_[2]\,
      I3 => \i_0_reg_208_reg_n_1_[5]\,
      I4 => \i_0_reg_208_reg_n_1_[4]\,
      O => ap_NS_fsm126_out
    );
\count_load_reg_551[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \i_0_reg_208_reg_n_1_[1]\,
      I1 => \i_0_reg_208_reg_n_1_[0]\,
      I2 => \i_0_reg_208_reg_n_1_[6]\,
      I3 => \i_0_reg_208_reg_n_1_[3]\,
      O => \count_load_reg_551[6]_i_2_n_1\
    );
\count_load_reg_551_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm126_out,
      D => \count_reg_n_1_[0]\,
      Q => count_load_reg_551(0),
      R => '0'
    );
\count_load_reg_551_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm126_out,
      D => \count_reg_n_1_[1]\,
      Q => count_load_reg_551(1),
      R => '0'
    );
\count_load_reg_551_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm126_out,
      D => \count_reg_n_1_[2]\,
      Q => count_load_reg_551(2),
      R => '0'
    );
\count_load_reg_551_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm126_out,
      D => \count_reg_n_1_[3]\,
      Q => count_load_reg_551(3),
      R => '0'
    );
\count_load_reg_551_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm126_out,
      D => \count_reg_n_1_[4]\,
      Q => count_load_reg_551(4),
      R => '0'
    );
\count_load_reg_551_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm126_out,
      D => \count_reg_n_1_[5]\,
      Q => count_load_reg_551(5),
      R => '0'
    );
\count_load_reg_551_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm126_out,
      D => \count_reg_n_1_[6]\,
      Q => count_load_reg_551(6),
      R => '0'
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln15_reg_578(0),
      Q => \count_reg_n_1_[0]\,
      R => count
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln15_reg_578(1),
      Q => \count_reg_n_1_[1]\,
      R => count
    );
\count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln15_reg_578(2),
      Q => \count_reg_n_1_[2]\,
      R => count
    );
\count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln15_reg_578(3),
      Q => \count_reg_n_1_[3]\,
      R => count
    );
\count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln15_reg_578(4),
      Q => \count_reg_n_1_[4]\,
      R => count
    );
\count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln15_reg_578(5),
      Q => \count_reg_n_1_[5]\,
      R => count
    );
\count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln15_reg_578(6),
      Q => \count_reg_n_1_[6]\,
      R => count
    );
edca_queues_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_edca_qfYi
     port map (
      ADDRARDADDR(10 downto 0) => edca_queues_address0(10 downto 0),
      DIADI(7 downto 0) => edca_queues_d0(7 downto 0),
      Q(1) => ap_CS_fsm_state4,
      Q(0) => ap_CS_fsm_state2,
      WEA(0) => edca_queues_we0,
      \ap_CS_fsm_reg[1]\ => edca_queues_U_n_15,
      ap_clk => ap_clk,
      edca_queues_ce0 => edca_queues_ce0,
      mac_frame_d0(7 downto 0) => \^mac_frame_d0\(7 downto 0),
      \mul_ln127_reg_1242_reg[-1111111105]\ => edca_queues_U_n_10,
      \mul_ln127_reg_1242_reg[-1111111105]_0\ => edca_queues_U_n_11,
      \mul_ln127_reg_1242_reg[-1111111105]_1\ => edca_queues_U_n_13,
      \mul_ln127_reg_1242_reg[-1111111105]_2\ => edca_queues_U_n_14,
      \mul_ln127_reg_1242_reg[-1111111106]\ => edca_queues_U_n_17,
      \mul_ln127_reg_1242_reg[-1111111106]_0\ => edca_queues_U_n_19,
      \mul_ln140_reg_1234_reg[-1111111105]\ => edca_queues_U_n_16,
      \mul_ln140_reg_1234_reg[-1111111105]_0\ => edca_queues_U_n_18,
      \mul_ln153_reg_1226_reg[-1111111105]\ => edca_queues_U_n_9,
      \mul_ln153_reg_1226_reg[-1111111105]_0\ => edca_queues_U_n_12,
      p_0_in(3 downto 0) => \grp_start_tx_fu_119/p_0_in\(7 downto 4),
      p_0_in_0(3 downto 0) => \grp_start_tx_fu_117/p_0_in\(7 downto 4),
      zext_ln127_1_fu_1005_p1(4 downto 0) => \grp_start_tx_fu_119/zext_ln127_1_fu_1005_p1\(8 downto 4),
      zext_ln127_1_fu_1005_p1_1(4 downto 0) => \grp_start_tx_fu_117/zext_ln127_1_fu_1005_p1\(8 downto 4),
      zext_ln140_1_fu_942_p1(2 downto 0) => \grp_start_tx_fu_119/zext_ln140_1_fu_942_p1\(7 downto 5),
      zext_ln140_1_fu_942_p1_2(2 downto 0) => \grp_start_tx_fu_117/zext_ln140_1_fu_942_p1\(7 downto 5)
    );
grp_initial_edca_process_fu_240: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_initial_edca_process
     port map (
      \CW_be_reg[9]\(9 downto 0) => CW_be(9 downto 0),
      \CW_bk_reg[9]\(9 downto 0) => CW_bk(9 downto 0),
      \CW_vi_reg[9]\(9 downto 0) => CW_vi(9 downto 0),
      D(1 downto 0) => ap_NS_fsm(6 downto 5),
      E(0) => grp_initial_edca_process_fu_240_n_53,
      Q(4) => ap_CS_fsm_state14,
      Q(3) => ap_CS_fsm_state11,
      Q(2) => ap_CS_fsm_state7,
      Q(1) => ap_CS_fsm_state6,
      Q(0) => ap_CS_fsm_state5,
      \ap_CS_fsm_reg[0]_0\ => grp_initial_edca_process_fu_240_n_196,
      \ap_CS_fsm_reg[0]_1\ => grp_initial_edca_process_fu_240_n_197,
      \ap_CS_fsm_reg[0]_2\ => grp_initial_edca_process_fu_240_n_198,
      \ap_CS_fsm_reg[10]_0\ => grp_initial_edca_process_fu_240_n_24,
      \ap_CS_fsm_reg[13]_0\ => grp_initial_edca_process_fu_240_n_50,
      \ap_CS_fsm_reg[13]_1\ => grp_initial_edca_process_fu_240_n_51,
      \ap_CS_fsm_reg[13]_2\ => grp_initial_edca_process_fu_240_n_52,
      \ap_CS_fsm_reg[13]_3\ => grp_phy_txend_confirm_fu_292_n_172,
      \ap_CS_fsm_reg[14]_0\ => grp_initial_edca_process_fu_240_n_25,
      \ap_CS_fsm_reg[15]_0\(8 downto 6) => grp_initial_edca_process_fu_240_edca_queues_address0(9 downto 7),
      \ap_CS_fsm_reg[15]_0\(5 downto 0) => grp_initial_edca_process_fu_240_edca_queues_address0(5 downto 0),
      \ap_CS_fsm_reg[17]\ => grp_phy_txend_confirm_fu_292_n_14,
      \ap_CS_fsm_reg[17]_0\ => grp_phy_txend_confirm_fu_292_n_15,
      \ap_CS_fsm_reg[17]_1\ => grp_phy_txend_confirm_fu_292_n_16,
      \ap_CS_fsm_reg[17]_2\ => grp_phy_txend_confirm_fu_292_n_17,
      \ap_CS_fsm_reg[4]_0\ => grp_initial_edca_process_fu_240_n_101,
      \ap_CS_fsm_reg[5]_0\ => grp_initial_edca_process_fu_240_n_39,
      \ap_CS_fsm_reg[5]_1\ => grp_initial_edca_process_fu_240_n_40,
      \ap_CS_fsm_reg[5]_2\ => grp_initial_edca_process_fu_240_n_41,
      \ap_CS_fsm_reg[5]_3\(0) => grp_initial_edca_process_fu_240_n_54,
      \ap_CS_fsm_reg[5]_4\(0) => grp_initial_edca_process_fu_240_n_56,
      \ap_CS_fsm_reg[5]_5\(0) => grp_initial_edca_process_fu_240_n_58,
      \ap_CS_fsm_reg[5]_6\(0) => grp_initial_edca_process_fu_240_n_60,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      available_spaces_be(2 downto 0) => available_spaces_be(2 downto 0),
      \available_spaces_be_reg[2]\ => grp_initial_edca_process_fu_240_n_57,
      available_spaces_bk(2 downto 0) => available_spaces_bk(2 downto 0),
      \available_spaces_bk_reg[2]\ => grp_initial_edca_process_fu_240_n_59,
      available_spaces_vi(2 downto 0) => available_spaces_vi(2 downto 0),
      \available_spaces_vi_reg[2]\ => grp_initial_edca_process_fu_240_n_55,
      available_spaces_vo(2 downto 0) => available_spaces_vo(2 downto 0),
      \be_backoff_counter[9]_i_7\(9 downto 0) => be_backoff_counter(9 downto 0),
      \be_backoff_counter_reg[0]\ => grp_phy_txend_confirm_fu_292_n_133,
      \be_backoff_counter_reg[0]_0\ => grp_ma_unitdatax_request_fu_344_n_62,
      \be_backoff_counter_reg[1]\ => grp_initial_edca_process_fu_240_n_163,
      \be_backoff_counter_reg[2]\ => grp_initial_edca_process_fu_240_n_164,
      \be_backoff_counter_reg[3]\ => grp_initial_edca_process_fu_240_n_165,
      \be_backoff_counter_reg[4]\ => grp_initial_edca_process_fu_240_n_166,
      \be_backoff_counter_reg[5]\ => grp_initial_edca_process_fu_240_n_167,
      \be_backoff_counter_reg[6]\ => grp_initial_edca_process_fu_240_n_168,
      \be_backoff_counter_reg[7]\ => grp_initial_edca_process_fu_240_n_169,
      \be_backoff_counter_reg[8]\ => grp_initial_edca_process_fu_240_n_170,
      \be_backoff_counter_reg[9]\ => grp_initial_edca_process_fu_240_n_171,
      \bk_backoff_counter[9]_i_7\(9 downto 0) => bk_backoff_counter(9 downto 0),
      \bk_backoff_counter_reg[0]\ => grp_ma_unitdatax_request_fu_344_n_73,
      \bk_backoff_counter_reg[0]_0\ => grp_phy_txend_confirm_fu_292_n_148,
      \bk_backoff_counter_reg[1]\ => grp_initial_edca_process_fu_240_n_183,
      \bk_backoff_counter_reg[2]\ => grp_initial_edca_process_fu_240_n_184,
      \bk_backoff_counter_reg[3]\ => grp_initial_edca_process_fu_240_n_185,
      \bk_backoff_counter_reg[4]\ => grp_initial_edca_process_fu_240_n_186,
      \bk_backoff_counter_reg[5]\ => grp_initial_edca_process_fu_240_n_187,
      \bk_backoff_counter_reg[6]\ => grp_initial_edca_process_fu_240_n_188,
      \bk_backoff_counter_reg[7]\ => grp_initial_edca_process_fu_240_n_189,
      \bk_backoff_counter_reg[8]\ => grp_initial_edca_process_fu_240_n_190,
      \bk_backoff_counter_reg[9]\ => grp_initial_edca_process_fu_240_n_191,
      current_txop_holder_i(2 downto 0) => current_txop_holder_i(2 downto 0),
      grp_backoff_vo_fu_153_vo_backoff_counter_o(3 downto 0) => grp_backoff_vo_fu_153_vo_backoff_counter_o(7 downto 4),
      grp_fu_211_p2 => grp_fu_211_p2,
      grp_initial_edca_process_fu_240_CW_be_o(8 downto 0) => grp_initial_edca_process_fu_240_CW_be_o(9 downto 1),
      grp_initial_edca_process_fu_240_CW_be_o_ap_vld => grp_initial_edca_process_fu_240_CW_be_o_ap_vld,
      grp_initial_edca_process_fu_240_CW_bk_o(8 downto 0) => grp_initial_edca_process_fu_240_CW_bk_o(9 downto 1),
      grp_initial_edca_process_fu_240_CW_bk_o_ap_vld => grp_initial_edca_process_fu_240_CW_bk_o_ap_vld,
      grp_initial_edca_process_fu_240_CW_vi_o(8 downto 0) => grp_initial_edca_process_fu_240_CW_vi_o(9 downto 1),
      grp_initial_edca_process_fu_240_CW_vi_o_ap_vld => grp_initial_edca_process_fu_240_CW_vi_o_ap_vld,
      grp_initial_edca_process_fu_240_ap_start_reg => grp_initial_edca_process_fu_240_ap_start_reg,
      grp_initial_edca_process_fu_240_available_spaces_be_o(1) => grp_initial_edca_process_fu_240_available_spaces_be_o(2),
      grp_initial_edca_process_fu_240_available_spaces_be_o(0) => grp_initial_edca_process_fu_240_available_spaces_be_o(0),
      grp_initial_edca_process_fu_240_available_spaces_be_o_ap_vld => grp_initial_edca_process_fu_240_available_spaces_be_o_ap_vld,
      grp_initial_edca_process_fu_240_available_spaces_bk_o(1) => grp_initial_edca_process_fu_240_available_spaces_bk_o(2),
      grp_initial_edca_process_fu_240_available_spaces_bk_o(0) => grp_initial_edca_process_fu_240_available_spaces_bk_o(0),
      grp_initial_edca_process_fu_240_available_spaces_bk_o_ap_vld => grp_initial_edca_process_fu_240_available_spaces_bk_o_ap_vld,
      grp_initial_edca_process_fu_240_available_spaces_vi_o(1) => grp_initial_edca_process_fu_240_available_spaces_vi_o(2),
      grp_initial_edca_process_fu_240_available_spaces_vi_o(0) => grp_initial_edca_process_fu_240_available_spaces_vi_o(0),
      grp_initial_edca_process_fu_240_available_spaces_vi_o_ap_vld => grp_initial_edca_process_fu_240_available_spaces_vi_o_ap_vld,
      grp_initial_edca_process_fu_240_available_spaces_vo_o(1) => grp_initial_edca_process_fu_240_available_spaces_vo_o(2),
      grp_initial_edca_process_fu_240_available_spaces_vo_o(0) => grp_initial_edca_process_fu_240_available_spaces_vo_o(0),
      grp_initial_edca_process_fu_240_available_spaces_vo_o_ap_vld => grp_initial_edca_process_fu_240_available_spaces_vo_o_ap_vld,
      grp_initial_edca_process_fu_240_be_backoff_counter_o(0) => grp_initial_edca_process_fu_240_be_backoff_counter_o(0),
      grp_initial_edca_process_fu_240_bk_backoff_counter_o(0) => grp_initial_edca_process_fu_240_bk_backoff_counter_o(0),
      grp_initial_edca_process_fu_240_edca_queues_we0 => grp_initial_edca_process_fu_240_edca_queues_we0,
      grp_initial_edca_process_fu_240_rand_state_o(31 downto 0) => grp_initial_edca_process_fu_240_rand_state_o(31 downto 0),
      grp_initial_edca_process_fu_240_read_pointer_be_o(1 downto 0) => grp_initial_edca_process_fu_240_read_pointer_be_o(1 downto 0),
      grp_initial_edca_process_fu_240_read_pointer_be_o_ap_vld => grp_initial_edca_process_fu_240_read_pointer_be_o_ap_vld,
      grp_initial_edca_process_fu_240_read_pointer_bk_o(1 downto 0) => grp_initial_edca_process_fu_240_read_pointer_bk_o(1 downto 0),
      grp_initial_edca_process_fu_240_read_pointer_bk_o_ap_vld => grp_initial_edca_process_fu_240_read_pointer_bk_o_ap_vld,
      grp_initial_edca_process_fu_240_read_pointer_vi_o(1 downto 0) => grp_initial_edca_process_fu_240_read_pointer_vi_o(1 downto 0),
      grp_initial_edca_process_fu_240_read_pointer_vo_o(1 downto 0) => grp_initial_edca_process_fu_240_read_pointer_vo_o(1 downto 0),
      grp_initial_edca_process_fu_240_read_pointer_vo_o_ap_vld => grp_initial_edca_process_fu_240_read_pointer_vo_o_ap_vld,
      grp_initial_edca_process_fu_240_vi_backoff_counter_o(0) => grp_initial_edca_process_fu_240_vi_backoff_counter_o(0),
      grp_initial_edca_process_fu_240_vo_backoff_counter_o(5 downto 4) => grp_initial_edca_process_fu_240_vo_backoff_counter_o(9 downto 8),
      grp_initial_edca_process_fu_240_vo_backoff_counter_o(3 downto 0) => grp_initial_edca_process_fu_240_vo_backoff_counter_o(3 downto 0),
      grp_initial_edca_process_fu_240_write_pointer_be_o(1 downto 0) => grp_initial_edca_process_fu_240_write_pointer_be_o(1 downto 0),
      grp_initial_edca_process_fu_240_write_pointer_be_o_ap_vld => grp_initial_edca_process_fu_240_write_pointer_be_o_ap_vld,
      grp_initial_edca_process_fu_240_write_pointer_bk_o(1 downto 0) => grp_initial_edca_process_fu_240_write_pointer_bk_o(1 downto 0),
      grp_initial_edca_process_fu_240_write_pointer_bk_o_ap_vld => grp_initial_edca_process_fu_240_write_pointer_bk_o_ap_vld,
      grp_initial_edca_process_fu_240_write_pointer_vi_o(1 downto 0) => grp_initial_edca_process_fu_240_write_pointer_vi_o(1 downto 0),
      grp_initial_edca_process_fu_240_write_pointer_vi_o_ap_vld => grp_initial_edca_process_fu_240_write_pointer_vi_o_ap_vld,
      grp_initial_edca_process_fu_240_write_pointer_vo_o(1 downto 0) => grp_initial_edca_process_fu_240_write_pointer_vo_o(1 downto 0),
      grp_initial_edca_process_fu_240_write_pointer_vo_o_ap_vld => grp_initial_edca_process_fu_240_write_pointer_vo_o_ap_vld,
      grp_phy_txend_confirm_fu_292_edca_queues_address0(1) => grp_phy_txend_confirm_fu_292_edca_queues_address0(10),
      grp_phy_txend_confirm_fu_292_edca_queues_address0(0) => grp_phy_txend_confirm_fu_292_edca_queues_address0(6),
      grp_phy_txend_confirm_fu_292_edca_queues_ce0 => grp_phy_txend_confirm_fu_292_edca_queues_ce0,
      grp_phy_txend_confirm_fu_292_frame_to_transfer_address0(5 downto 0) => grp_phy_txend_confirm_fu_292_frame_to_transfer_address0(5 downto 0),
      grp_random_int_gen_fu_32_ap_start_reg_reg => grp_phy_txend_confirm_fu_292_n_177,
      grp_start_tx_fu_119_available_spaces_be_o(0) => grp_start_tx_fu_119_available_spaces_be_o(1),
      grp_start_tx_fu_119_available_spaces_bk_o(0) => grp_start_tx_fu_119_available_spaces_bk_o(1),
      grp_start_tx_fu_119_available_spaces_vi_o(0) => grp_start_tx_fu_119_available_spaces_vi_o(1),
      grp_start_tx_fu_119_available_spaces_vo_o(0) => grp_start_tx_fu_119_available_spaces_vo_o(1),
      \icmp_ln255_reg_84_reg[0]\ => grp_phy_txend_confirm_fu_292_n_176,
      icmp_ln268_fu_233_p2 => icmp_ln268_fu_233_p2,
      \icmp_ln286_reg_364_reg[0]_0\ => grp_phy_txend_confirm_fu_292_n_35,
      \icmp_ln304_reg_376_reg[0]_0\ => grp_phy_txend_confirm_fu_292_n_36,
      \idle_waited_0_reg_109_reg[0]_0\ => grp_initial_edca_process_fu_240_n_38,
      \idle_waited_0_reg_109_reg[0]_1\ => grp_initial_edca_process_fu_240_n_61,
      mac_frame_address0(6 downto 0) => mac_frame_address0(6 downto 0),
      \mac_frame_address0[6]\(6 downto 0) => q_0_i_reg_219(6 downto 0),
      \mac_frame_address0[6]_0\ => grp_phy_txend_confirm_fu_292_n_24,
      \mac_frame_address0[6]_1\ => grp_phy_txend_confirm_fu_292_n_25,
      mac_frame_ce0 => mac_frame_ce0,
      mac_frame_ce0_0 => grp_phy_txend_confirm_fu_292_n_170,
      medium_state(0) => medium_state(0),
      \mul_ln114_reg_1250_reg[-1111111103]\(4) => grp_phy_txend_confirm_fu_292_n_187,
      \mul_ln114_reg_1250_reg[-1111111103]\(3) => grp_phy_txend_confirm_fu_292_n_188,
      \mul_ln114_reg_1250_reg[-1111111103]\(2) => grp_phy_txend_confirm_fu_292_n_189,
      \mul_ln114_reg_1250_reg[-1111111103]\(1) => read_pointer_bk(0),
      \mul_ln114_reg_1250_reg[-1111111103]\(0) => read_pointer_bk(1),
      \mul_ln127_reg_1242_reg[-1111111103]\(4) => grp_phy_txend_confirm_fu_292_n_184,
      \mul_ln127_reg_1242_reg[-1111111103]\(3) => grp_phy_txend_confirm_fu_292_n_185,
      \mul_ln127_reg_1242_reg[-1111111103]\(2) => grp_phy_txend_confirm_fu_292_n_186,
      \mul_ln127_reg_1242_reg[-1111111103]\(1) => read_pointer_be(0),
      \mul_ln127_reg_1242_reg[-1111111103]\(0) => read_pointer_be(1),
      \mul_ln127_reg_1242_reg[-1111111105]\(4 downto 0) => \grp_start_tx_fu_119/zext_ln127_1_fu_1005_p1\(8 downto 4),
      \mul_ln140_reg_1234_reg[-1111111103]\(4) => grp_phy_txend_confirm_fu_292_n_178,
      \mul_ln140_reg_1234_reg[-1111111103]\(3) => grp_phy_txend_confirm_fu_292_n_179,
      \mul_ln140_reg_1234_reg[-1111111103]\(2) => grp_phy_txend_confirm_fu_292_n_180,
      \mul_ln140_reg_1234_reg[-1111111103]\(1) => read_pointer_vi(0),
      \mul_ln140_reg_1234_reg[-1111111103]\(0) => read_pointer_vi(1),
      \mul_ln140_reg_1234_reg[-1111111105]\(2 downto 0) => \grp_start_tx_fu_119/zext_ln140_1_fu_942_p1\(7 downto 5),
      \mul_ln153_reg_1226_reg[-1111111103]\(4) => grp_phy_txend_confirm_fu_292_n_181,
      \mul_ln153_reg_1226_reg[-1111111103]\(3) => grp_phy_txend_confirm_fu_292_n_182,
      \mul_ln153_reg_1226_reg[-1111111103]\(2) => grp_phy_txend_confirm_fu_292_n_183,
      \mul_ln153_reg_1226_reg[-1111111103]\(1) => read_pointer_vo(0),
      \mul_ln153_reg_1226_reg[-1111111103]\(0) => read_pointer_vo(1),
      \mul_ln153_reg_1226_reg[-1111111105]\(3 downto 0) => \grp_start_tx_fu_119/p_0_in\(7 downto 4),
      p(31 downto 0) => rand_state(31 downto 0),
      r_stage_reg_r_29 => grp_initial_edca_process_fu_240_n_1,
      ram_reg => edca_queues_U_n_11,
      ram_reg_0 => edca_queues_U_n_17,
      ram_reg_1 => edca_queues_U_n_10,
      ram_reg_i_34 => edca_queues_U_n_9,
      ram_reg_i_38 => edca_queues_U_n_16,
      \rand_state_reg[0]\ => grp_ma_unitdatax_request_fu_344_n_96,
      \rand_state_reg[0]_0\ => grp_phy_txend_confirm_fu_292_n_116,
      \vi3_0_reg_316_reg[5]\ => grp_initial_edca_process_fu_240_n_18,
      \vi_backoff_counter[9]_i_7\(9 downto 0) => vi_backoff_counter(9 downto 0),
      \vi_backoff_counter_reg[0]\ => grp_phy_txend_confirm_fu_292_n_128,
      \vi_backoff_counter_reg[0]_0\ => grp_ma_unitdatax_request_fu_344_n_51,
      \vi_backoff_counter_reg[1]\ => grp_initial_edca_process_fu_240_n_144,
      \vi_backoff_counter_reg[2]\ => grp_initial_edca_process_fu_240_n_145,
      \vi_backoff_counter_reg[3]\ => grp_initial_edca_process_fu_240_n_146,
      \vi_backoff_counter_reg[4]\ => grp_initial_edca_process_fu_240_n_147,
      \vi_backoff_counter_reg[5]\ => grp_initial_edca_process_fu_240_n_148,
      \vi_backoff_counter_reg[6]\ => grp_initial_edca_process_fu_240_n_149,
      \vi_backoff_counter_reg[7]\ => grp_initial_edca_process_fu_240_n_150,
      \vi_backoff_counter_reg[8]\ => grp_initial_edca_process_fu_240_n_151,
      \vi_backoff_counter_reg[9]\ => grp_initial_edca_process_fu_240_n_152,
      \vo_backoff_counter[1]_i_3\ => \vo_backoff_counter[1]_i_6_n_1\,
      \vo_backoff_counter[2]_i_3\ => \vo_backoff_counter[2]_i_6_n_1\,
      \vo_backoff_counter[3]_i_3\ => \vo_backoff_counter[3]_i_6_n_1\,
      \vo_backoff_counter[7]_i_2\ => \vo_backoff_counter[9]_i_10_n_1\,
      \vo_backoff_counter_reg[0]\ => grp_phy_txend_confirm_fu_292_n_80,
      \vo_backoff_counter_reg[0]_0\ => grp_ma_unitdatax_request_fu_344_n_40,
      \vo_backoff_counter_reg[9]\(9 downto 0) => vo_backoff_counter(9 downto 0),
      write_pointer_be(1 downto 0) => write_pointer_be(1 downto 0),
      write_pointer_bk(1 downto 0) => write_pointer_bk(1 downto 0),
      write_pointer_vi(1 downto 0) => write_pointer_vi(1 downto 0),
      write_pointer_vo(1 downto 0) => write_pointer_vo(1 downto 0)
    );
grp_initial_edca_process_fu_240_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_initial_edca_process_fu_240_n_61,
      Q => grp_initial_edca_process_fu_240_ap_start_reg,
      R => ap_rst
    );
grp_ma_unitdatax_request_fu_344: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ma_unitdatax_request
     port map (
      ADDRARDADDR(4 downto 0) => edca_queues_address0(10 downto 6),
      D(9) => grp_ma_unitdatax_request_fu_344_n_30,
      D(8) => grp_ma_unitdatax_request_fu_344_n_31,
      D(7) => grp_ma_unitdatax_request_fu_344_n_32,
      D(6) => grp_ma_unitdatax_request_fu_344_n_33,
      D(5) => grp_ma_unitdatax_request_fu_344_n_34,
      D(4) => grp_ma_unitdatax_request_fu_344_n_35,
      D(3) => grp_ma_unitdatax_request_fu_344_n_36,
      D(2) => grp_ma_unitdatax_request_fu_344_n_37,
      D(1) => grp_ma_unitdatax_request_fu_344_n_38,
      D(0) => grp_ma_unitdatax_request_fu_344_n_39,
      DIADI(7 downto 0) => edca_queues_d0(7 downto 0),
      Q(31 downto 0) => rand_state(31 downto 0),
      WEA(0) => edca_queues_we0,
      \ap_CS_fsm_reg[0]_0\ => grp_ma_unitdatax_request_fu_344_n_136,
      \ap_CS_fsm_reg[10]_0\ => grp_ma_unitdatax_request_fu_344_n_2,
      \ap_CS_fsm_reg[10]_1\ => grp_ma_unitdatax_request_fu_344_n_6,
      \ap_CS_fsm_reg[10]_2\ => grp_ma_unitdatax_request_fu_344_n_12,
      \ap_CS_fsm_reg[10]_3\ => grp_ma_unitdatax_request_fu_344_n_18,
      \ap_CS_fsm_reg[10]_4\ => grp_ma_unitdatax_request_fu_344_n_74,
      \ap_CS_fsm_reg[10]_5\ => grp_ma_unitdatax_request_fu_344_n_75,
      \ap_CS_fsm_reg[10]_6\ => grp_ma_unitdatax_request_fu_344_n_137,
      \ap_CS_fsm_reg[10]_7\ => grp_ma_unitdatax_request_fu_344_n_138,
      \ap_CS_fsm_reg[11]_0\(0) => \^source_addr_mac_address0\(2),
      \ap_CS_fsm_reg[15]_0\ => grp_ma_unitdatax_request_fu_344_n_99,
      \ap_CS_fsm_reg[3]_0\ => grp_ma_unitdatax_request_fu_344_n_51,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      ap_start => ap_start,
      available_spaces_be(2 downto 0) => available_spaces_be(2 downto 0),
      \available_spaces_be_reg[0]\ => grp_phy_txend_confirm_fu_292_n_192,
      \available_spaces_be_reg[0]_0\ => grp_phy_txend_confirm_fu_292_n_67,
      \available_spaces_be_reg[1]\ => grp_ma_unitdatax_request_fu_344_n_7,
      \available_spaces_be_reg[1]_0\ => grp_phy_txend_confirm_fu_292_n_66,
      \available_spaces_be_reg[2]\ => grp_ma_unitdatax_request_fu_344_n_5,
      \available_spaces_be_reg[2]_0\ => grp_phy_txend_confirm_fu_292_n_65,
      \available_spaces_be_s_reg_1114_reg[0]\ => grp_ma_unitdatax_request_fu_344_n_8,
      available_spaces_bk(2 downto 0) => available_spaces_bk(2 downto 0),
      \available_spaces_bk_reg[0]\ => grp_phy_txend_confirm_fu_292_n_70,
      \available_spaces_bk_reg[0]_0\ => grp_phy_txend_confirm_fu_292_n_39,
      \available_spaces_bk_reg[1]\ => grp_ma_unitdatax_request_fu_344_n_76,
      \available_spaces_bk_s_reg_1103_reg[0]\ => grp_ma_unitdatax_request_fu_344_n_1,
      \available_spaces_bk_s_reg_1103_reg[2]\ => grp_ma_unitdatax_request_fu_344_n_77,
      available_spaces_vi(2 downto 0) => available_spaces_vi(2 downto 0),
      \available_spaces_vi_reg[0]\ => grp_phy_txend_confirm_fu_292_n_60,
      \available_spaces_vi_reg[1]\ => grp_ma_unitdatax_request_fu_344_n_13,
      \available_spaces_vi_reg[1]_0\ => grp_phy_txend_confirm_fu_292_n_61,
      \available_spaces_vi_reg[2]\ => grp_ma_unitdatax_request_fu_344_n_14,
      \available_spaces_vi_reg[2]_0\ => grp_phy_txend_confirm_fu_292_n_191,
      \available_spaces_vi_reg[2]_1\ => grp_phy_txend_confirm_fu_292_n_62,
      \available_spaces_vi_s_reg_1125_reg[0]\ => grp_ma_unitdatax_request_fu_344_n_11,
      available_spaces_vo(2 downto 0) => available_spaces_vo(2 downto 0),
      \available_spaces_vo_reg[0]\ => grp_phy_txend_confirm_fu_292_n_55,
      \available_spaces_vo_reg[1]\ => grp_ma_unitdatax_request_fu_344_n_19,
      \available_spaces_vo_reg[1]_0\ => grp_phy_txend_confirm_fu_292_n_56,
      \available_spaces_vo_reg[2]\ => grp_ma_unitdatax_request_fu_344_n_20,
      \available_spaces_vo_reg[2]_0\ => grp_phy_txend_confirm_fu_292_n_190,
      \available_spaces_vo_reg[2]_1\ => grp_phy_txend_confirm_fu_292_n_57,
      \available_spaces_vo_s_reg_1136_reg[0]\ => grp_ma_unitdatax_request_fu_344_n_17,
      \be2_0_reg_328_reg[0]\ => grp_ma_unitdatax_request_fu_344_n_103,
      \be2_0_reg_328_reg[1]\ => grp_ma_unitdatax_request_fu_344_n_102,
      \be2_0_reg_328_reg[2]\ => grp_ma_unitdatax_request_fu_344_n_98,
      \be2_0_reg_328_reg[3]\ => grp_ma_unitdatax_request_fu_344_n_101,
      \be2_0_reg_328_reg[4]\ => grp_ma_unitdatax_request_fu_344_n_100,
      \be_backoff_counter_reg[0]\ => grp_phy_txend_confirm_fu_292_n_133,
      \be_backoff_counter_reg[1]\ => grp_phy_txend_confirm_fu_292_n_136,
      \be_backoff_counter_reg[2]\ => grp_phy_txend_confirm_fu_292_n_135,
      \be_backoff_counter_reg[3]\ => grp_phy_txend_confirm_fu_292_n_200,
      \be_backoff_counter_reg[4]\ => grp_phy_txend_confirm_fu_292_n_199,
      \be_backoff_counter_reg[5]\ => grp_phy_txend_confirm_fu_292_n_198,
      \be_backoff_counter_reg[6]\ => grp_phy_txend_confirm_fu_292_n_197,
      \be_backoff_counter_reg[7]\ => grp_phy_txend_confirm_fu_292_n_196,
      \be_backoff_counter_reg[8]\ => grp_phy_txend_confirm_fu_292_n_134,
      \be_backoff_counter_reg[9]\ => grp_phy_txend_confirm_fu_292_n_132,
      \bk_backoff_counter_reg[0]\ => grp_phy_txend_confirm_fu_292_n_148,
      \bk_backoff_counter_reg[1]\ => grp_phy_txend_confirm_fu_292_n_153,
      \bk_backoff_counter_reg[2]\ => grp_phy_txend_confirm_fu_292_n_154,
      \bk_backoff_counter_reg[3]\ => grp_phy_txend_confirm_fu_292_n_147,
      \bk_backoff_counter_reg[4]\ => grp_phy_txend_confirm_fu_292_n_149,
      \bk_backoff_counter_reg[5]\ => grp_phy_txend_confirm_fu_292_n_150,
      \bk_backoff_counter_reg[6]\ => grp_phy_txend_confirm_fu_292_n_151,
      \bk_backoff_counter_reg[7]\ => grp_phy_txend_confirm_fu_292_n_152,
      \bk_backoff_counter_reg[8]\ => grp_phy_txend_confirm_fu_292_n_155,
      \bk_backoff_counter_reg[9]\ => grp_phy_txend_confirm_fu_292_n_156,
      c_identifier_channel_number(7 downto 0) => c_identifier_channel_number(7 downto 0),
      c_identifier_operating_class(7 downto 0) => c_identifier_operating_class(7 downto 0),
      d_rate(6 downto 0) => d_rate(6 downto 0),
      data_ce0 => data_ce0,
      data_q0(7 downto 0) => data_q0(7 downto 0),
      \divisor0_reg[9]\(9 downto 0) => CW_be(9 downto 0),
      \divisor0_reg[9]_0\(9 downto 0) => CW_vi(9 downto 0),
      \divisor0_reg[9]_1\(9 downto 0) => CW_bk(9 downto 0),
      edca_queues_ce0 => edca_queues_ce0,
      \empty_15_reg_649_reg[0]_0\ => grp_ma_unitdatax_request_fu_344_n_96,
      grp_initial_edca_process_fu_240_be_backoff_counter_o(0) => grp_initial_edca_process_fu_240_be_backoff_counter_o(0),
      grp_initial_edca_process_fu_240_bk_backoff_counter_o(0) => grp_initial_edca_process_fu_240_bk_backoff_counter_o(0),
      grp_initial_edca_process_fu_240_vi_backoff_counter_o(0) => grp_initial_edca_process_fu_240_vi_backoff_counter_o(0),
      grp_initial_edca_process_fu_240_vo_backoff_counter_o(5 downto 4) => grp_initial_edca_process_fu_240_vo_backoff_counter_o(9 downto 8),
      grp_initial_edca_process_fu_240_vo_backoff_counter_o(3 downto 0) => grp_initial_edca_process_fu_240_vo_backoff_counter_o(3 downto 0),
      grp_initial_edca_process_fu_240_write_pointer_be_o_ap_vld => grp_initial_edca_process_fu_240_write_pointer_be_o_ap_vld,
      grp_initial_edca_process_fu_240_write_pointer_bk_o_ap_vld => grp_initial_edca_process_fu_240_write_pointer_bk_o_ap_vld,
      grp_initial_edca_process_fu_240_write_pointer_vi_o_ap_vld => grp_initial_edca_process_fu_240_write_pointer_vi_o_ap_vld,
      grp_initial_edca_process_fu_240_write_pointer_vo_o_ap_vld => grp_initial_edca_process_fu_240_write_pointer_vo_o_ap_vld,
      grp_ma_unitdatax_request_fu_344_ap_start_reg => grp_ma_unitdatax_request_fu_344_ap_start_reg,
      grp_ma_unitdatax_request_fu_344_ap_start_reg_reg(3 downto 0) => ap_NS_fsm(4 downto 1),
      grp_phy_txend_confirm_fu_292_be_backoff_counter_o(0) => grp_phy_txend_confirm_fu_292_be_backoff_counter_o(0),
      grp_phy_txend_confirm_fu_292_bk_backoff_counter_o(0) => grp_phy_txend_confirm_fu_292_bk_backoff_counter_o(0),
      grp_phy_txend_confirm_fu_292_edca_queues_address0(2 downto 0) => grp_phy_txend_confirm_fu_292_edca_queues_address0(9 downto 7),
      grp_phy_txend_confirm_fu_292_vi_backoff_counter_o(0) => grp_phy_txend_confirm_fu_292_vi_backoff_counter_o(0),
      grp_phy_txend_confirm_fu_292_vo_backoff_counter_o(5 downto 4) => grp_phy_txend_confirm_fu_292_vo_backoff_counter_o(9 downto 8),
      grp_phy_txend_confirm_fu_292_vo_backoff_counter_o(3 downto 0) => grp_phy_txend_confirm_fu_292_vo_backoff_counter_o(3 downto 0),
      grp_phy_txend_confirm_fu_292_write_pointer_be_o_ap_vld => grp_phy_txend_confirm_fu_292_write_pointer_be_o_ap_vld,
      grp_phy_txend_confirm_fu_292_write_pointer_bk_o_ap_vld => grp_phy_txend_confirm_fu_292_write_pointer_bk_o_ap_vld,
      grp_phy_txend_confirm_fu_292_write_pointer_vi_o_ap_vld => grp_phy_txend_confirm_fu_292_write_pointer_vi_o_ap_vld,
      grp_phy_txend_confirm_fu_292_write_pointer_vo_o_ap_vld => grp_phy_txend_confirm_fu_292_write_pointer_vo_o_ap_vld,
      \i_0_reg_246_reg[6]_0\(6 downto 0) => data_address0(6 downto 0),
      \icmp_ln41_reg_681_reg[0]_0\ => grp_ma_unitdatax_request_fu_344_n_62,
      mac_frame_d0(7 downto 0) => \^mac_frame_d0\(7 downto 0),
      mac_frame_q0(7 downto 0) => mac_frame_q0(7 downto 0),
      medium_state(0) => medium_state(0),
      \medium_state_read_3_reg_701_reg[0]_0\ => grp_ma_unitdatax_request_fu_344_n_40,
      \medium_state_read_reg_735_reg[0]_0\ => grp_ma_unitdatax_request_fu_344_n_73,
      \r_stage_reg[32]\ => grp_initial_edca_process_fu_240_n_1,
      ram_reg(5) => ap_CS_fsm_state14,
      ram_reg(4) => ap_CS_fsm_state6,
      ram_reg(3) => ap_CS_fsm_state4,
      ram_reg(2) => ap_CS_fsm_state3,
      ram_reg(1) => ap_CS_fsm_state2,
      ram_reg(0) => \ap_CS_fsm_reg_n_1_[0]\,
      ram_reg_0(2 downto 0) => grp_initial_edca_process_fu_240_edca_queues_address0(9 downto 7),
      ram_reg_1 => grp_initial_edca_process_fu_240_n_50,
      ram_reg_2 => edca_queues_U_n_15,
      ram_reg_3 => grp_initial_edca_process_fu_240_n_51,
      ram_reg_4 => grp_phy_txend_confirm_fu_292_n_78,
      ram_reg_5 => grp_initial_edca_process_fu_240_n_52,
      \remd_reg[9]\(9) => grp_ma_unitdatax_request_fu_344_n_41,
      \remd_reg[9]\(8) => grp_ma_unitdatax_request_fu_344_n_42,
      \remd_reg[9]\(7) => grp_ma_unitdatax_request_fu_344_n_43,
      \remd_reg[9]\(6) => grp_ma_unitdatax_request_fu_344_n_44,
      \remd_reg[9]\(5) => grp_ma_unitdatax_request_fu_344_n_45,
      \remd_reg[9]\(4) => grp_ma_unitdatax_request_fu_344_n_46,
      \remd_reg[9]\(3) => grp_ma_unitdatax_request_fu_344_n_47,
      \remd_reg[9]\(2) => grp_ma_unitdatax_request_fu_344_n_48,
      \remd_reg[9]\(1) => grp_ma_unitdatax_request_fu_344_n_49,
      \remd_reg[9]\(0) => grp_ma_unitdatax_request_fu_344_n_50,
      \remd_reg[9]_0\(9) => grp_ma_unitdatax_request_fu_344_n_52,
      \remd_reg[9]_0\(8) => grp_ma_unitdatax_request_fu_344_n_53,
      \remd_reg[9]_0\(7) => grp_ma_unitdatax_request_fu_344_n_54,
      \remd_reg[9]_0\(6) => grp_ma_unitdatax_request_fu_344_n_55,
      \remd_reg[9]_0\(5) => grp_ma_unitdatax_request_fu_344_n_56,
      \remd_reg[9]_0\(4) => grp_ma_unitdatax_request_fu_344_n_57,
      \remd_reg[9]_0\(3) => grp_ma_unitdatax_request_fu_344_n_58,
      \remd_reg[9]_0\(2) => grp_ma_unitdatax_request_fu_344_n_59,
      \remd_reg[9]_0\(1) => grp_ma_unitdatax_request_fu_344_n_60,
      \remd_reg[9]_0\(0) => grp_ma_unitdatax_request_fu_344_n_61,
      \remd_reg[9]_1\(9) => grp_ma_unitdatax_request_fu_344_n_63,
      \remd_reg[9]_1\(8) => grp_ma_unitdatax_request_fu_344_n_64,
      \remd_reg[9]_1\(7) => grp_ma_unitdatax_request_fu_344_n_65,
      \remd_reg[9]_1\(6) => grp_ma_unitdatax_request_fu_344_n_66,
      \remd_reg[9]_1\(5) => grp_ma_unitdatax_request_fu_344_n_67,
      \remd_reg[9]_1\(4) => grp_ma_unitdatax_request_fu_344_n_68,
      \remd_reg[9]_1\(3) => grp_ma_unitdatax_request_fu_344_n_69,
      \remd_reg[9]_1\(2) => grp_ma_unitdatax_request_fu_344_n_70,
      \remd_reg[9]_1\(1) => grp_ma_unitdatax_request_fu_344_n_71,
      \remd_reg[9]_1\(0) => grp_ma_unitdatax_request_fu_344_n_72,
      s_class(0) => s_class(0),
      source_addr_mac_address1(0) => \^source_addr_mac_address1\(1),
      source_addr_mac_ce0 => \^source_addr_mac_ce0\,
      source_addr_mac_q0(7 downto 0) => source_addr_mac_q0(7 downto 0),
      source_addr_mac_q1(7 downto 0) => source_addr_mac_q1(7 downto 0),
      \trunc_ln14_reg_176_reg[30]\(31 downto 0) => \grp_random_int_gen_fu_295/grp_fu_144_p0\(31 downto 0),
      tx_power_lvl(3 downto 0) => tx_power_lvl(3 downto 0),
      up(3 downto 0) => up(3 downto 0),
      \vi_backoff_counter_reg[0]\ => grp_phy_txend_confirm_fu_292_n_128,
      \vi_backoff_counter_reg[1]\ => grp_phy_txend_confirm_fu_292_n_127,
      \vi_backoff_counter_reg[2]\ => grp_phy_txend_confirm_fu_292_n_129,
      \vi_backoff_counter_reg[3]\ => grp_phy_txend_confirm_fu_292_n_202,
      \vi_backoff_counter_reg[4]\ => grp_phy_txend_confirm_fu_292_n_203,
      \vi_backoff_counter_reg[5]\ => grp_phy_txend_confirm_fu_292_n_204,
      \vi_backoff_counter_reg[6]\ => grp_phy_txend_confirm_fu_292_n_205,
      \vi_backoff_counter_reg[7]\ => grp_phy_txend_confirm_fu_292_n_206,
      \vi_backoff_counter_reg[8]\ => grp_phy_txend_confirm_fu_292_n_130,
      \vi_backoff_counter_reg[9]\ => grp_phy_txend_confirm_fu_292_n_131,
      \vo_backoff_counter_reg[4]\ => grp_phy_txend_confirm_fu_292_n_79,
      \vo_backoff_counter_reg[5]\ => grp_phy_txend_confirm_fu_292_n_81,
      \vo_backoff_counter_reg[6]\ => grp_phy_txend_confirm_fu_292_n_82,
      \vo_backoff_counter_reg[7]\ => grp_phy_txend_confirm_fu_292_n_83,
      \vo_backoff_counter_reg[9]\ => grp_phy_txend_confirm_fu_292_n_80,
      write_pointer_be(1 downto 0) => write_pointer_be(1 downto 0),
      \write_pointer_be_loa_reg_1120_reg[0]\ => grp_ma_unitdatax_request_fu_344_n_9,
      \write_pointer_be_loa_reg_1120_reg[0]_0\ => grp_ma_unitdatax_request_fu_344_n_10,
      \write_pointer_be_reg[0]\ => grp_phy_txend_confirm_fu_292_n_68,
      \write_pointer_be_reg[1]\ => grp_phy_txend_confirm_fu_292_n_69,
      write_pointer_bk(1 downto 0) => write_pointer_bk(1 downto 0),
      \write_pointer_bk_loa_reg_1109_reg[0]\ => grp_ma_unitdatax_request_fu_344_n_3,
      \write_pointer_bk_loa_reg_1109_reg[0]_0\ => grp_ma_unitdatax_request_fu_344_n_4,
      \write_pointer_bk_reg[0]\ => grp_phy_txend_confirm_fu_292_n_71,
      \write_pointer_bk_reg[1]\ => grp_phy_txend_confirm_fu_292_n_72,
      write_pointer_vi(1 downto 0) => write_pointer_vi(1 downto 0),
      \write_pointer_vi_loa_reg_1131_reg[0]\ => grp_ma_unitdatax_request_fu_344_n_15,
      \write_pointer_vi_loa_reg_1131_reg[0]_0\ => grp_ma_unitdatax_request_fu_344_n_16,
      \write_pointer_vi_reg[0]\ => grp_phy_txend_confirm_fu_292_n_64,
      \write_pointer_vi_reg[1]\ => grp_phy_txend_confirm_fu_292_n_63,
      write_pointer_vo(1 downto 0) => write_pointer_vo(1 downto 0),
      \write_pointer_vo_loa_reg_1142_reg[0]\ => grp_ma_unitdatax_request_fu_344_n_21,
      \write_pointer_vo_loa_reg_1142_reg[0]_0\ => grp_ma_unitdatax_request_fu_344_n_22,
      \write_pointer_vo_reg[0]\ => grp_phy_txend_confirm_fu_292_n_59,
      \write_pointer_vo_reg[1]\ => grp_phy_txend_confirm_fu_292_n_58
    );
grp_ma_unitdatax_request_fu_344_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ma_unitdatax_request_fu_344_n_136,
      Q => grp_ma_unitdatax_request_fu_344_ap_start_reg,
      R => ap_rst
    );
grp_phy_data_request_fu_422: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_phy_data_request
     port map (
      D(1) => ap_NS_fsm(12),
      D(0) => ap_NS_fsm(9),
      E(0) => ap_NS_fsm1,
      Q(1) => ap_CS_fsm_state13,
      Q(0) => ap_CS_fsm_state9,
      SR(0) => i_0_reg_208,
      \ap_CS_fsm_reg[1]_0\ => grp_phy_data_request_fu_422_n_5,
      ap_NS_fsm125_out => ap_NS_fsm125_out,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      grp_phy_data_request_fu_422_ap_start_reg => grp_phy_data_request_fu_422_ap_start_reg,
      icmp_ln16_fu_490_p2 => icmp_ln16_fu_490_p2,
      icmp_ln16_reg_584 => icmp_ln16_reg_584
    );
grp_phy_data_request_fu_422_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_phy_data_request_fu_422_n_5,
      Q => grp_phy_data_request_fu_422_ap_start_reg,
      R => ap_rst
    );
grp_phy_txend_confirm_fu_292: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_phy_txend_confirm
     port map (
      ADDRARDADDR(5 downto 0) => edca_queues_address0(5 downto 0),
      \CW_be_reg[0]\ => grp_initial_edca_process_fu_240_n_197,
      \CW_be_reg[9]\(9 downto 0) => CW_be(9 downto 0),
      \CW_bk_reg[0]\ => grp_initial_edca_process_fu_240_n_198,
      \CW_bk_reg[9]\(9 downto 0) => CW_bk(9 downto 0),
      \CW_vi_reg[0]\ => grp_initial_edca_process_fu_240_n_196,
      \CW_vi_reg[9]\(9 downto 0) => CW_vi(9 downto 0),
      D(31) => grp_phy_txend_confirm_fu_292_n_84,
      D(30) => grp_phy_txend_confirm_fu_292_n_85,
      D(29) => grp_phy_txend_confirm_fu_292_n_86,
      D(28) => grp_phy_txend_confirm_fu_292_n_87,
      D(27) => grp_phy_txend_confirm_fu_292_n_88,
      D(26) => grp_phy_txend_confirm_fu_292_n_89,
      D(25) => grp_phy_txend_confirm_fu_292_n_90,
      D(24) => grp_phy_txend_confirm_fu_292_n_91,
      D(23) => grp_phy_txend_confirm_fu_292_n_92,
      D(22) => grp_phy_txend_confirm_fu_292_n_93,
      D(21) => grp_phy_txend_confirm_fu_292_n_94,
      D(20) => grp_phy_txend_confirm_fu_292_n_95,
      D(19) => grp_phy_txend_confirm_fu_292_n_96,
      D(18) => grp_phy_txend_confirm_fu_292_n_97,
      D(17) => grp_phy_txend_confirm_fu_292_n_98,
      D(16) => grp_phy_txend_confirm_fu_292_n_99,
      D(15) => grp_phy_txend_confirm_fu_292_n_100,
      D(14) => grp_phy_txend_confirm_fu_292_n_101,
      D(13) => grp_phy_txend_confirm_fu_292_n_102,
      D(12) => grp_phy_txend_confirm_fu_292_n_103,
      D(11) => grp_phy_txend_confirm_fu_292_n_104,
      D(10) => grp_phy_txend_confirm_fu_292_n_105,
      D(9) => grp_phy_txend_confirm_fu_292_n_106,
      D(8) => grp_phy_txend_confirm_fu_292_n_107,
      D(7) => grp_phy_txend_confirm_fu_292_n_108,
      D(6) => grp_phy_txend_confirm_fu_292_n_109,
      D(5) => grp_phy_txend_confirm_fu_292_n_110,
      D(4) => grp_phy_txend_confirm_fu_292_n_111,
      D(3) => grp_phy_txend_confirm_fu_292_n_112,
      D(2) => grp_phy_txend_confirm_fu_292_n_113,
      D(1) => grp_phy_txend_confirm_fu_292_n_114,
      D(0) => grp_phy_txend_confirm_fu_292_n_115,
      E(0) => grp_phy_txend_confirm_fu_292_n_193,
      Q(4) => ap_CS_fsm_state14,
      Q(3) => ap_CS_fsm_state6,
      Q(2) => ap_CS_fsm_state4,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_1_[0]\,
      \ap_CS_fsm_reg[13]_0\ => grp_phy_txend_confirm_fu_292_n_39,
      \ap_CS_fsm_reg[13]_1\ => grp_phy_txend_confirm_fu_292_n_56,
      \ap_CS_fsm_reg[13]_10\(9) => grp_phy_txend_confirm_fu_292_n_117,
      \ap_CS_fsm_reg[13]_10\(8) => grp_phy_txend_confirm_fu_292_n_118,
      \ap_CS_fsm_reg[13]_10\(7) => grp_phy_txend_confirm_fu_292_n_119,
      \ap_CS_fsm_reg[13]_10\(6) => grp_phy_txend_confirm_fu_292_n_120,
      \ap_CS_fsm_reg[13]_10\(5) => grp_phy_txend_confirm_fu_292_n_121,
      \ap_CS_fsm_reg[13]_10\(4) => grp_phy_txend_confirm_fu_292_n_122,
      \ap_CS_fsm_reg[13]_10\(3) => grp_phy_txend_confirm_fu_292_n_123,
      \ap_CS_fsm_reg[13]_10\(2) => grp_phy_txend_confirm_fu_292_n_124,
      \ap_CS_fsm_reg[13]_10\(1) => grp_phy_txend_confirm_fu_292_n_125,
      \ap_CS_fsm_reg[13]_10\(0) => grp_phy_txend_confirm_fu_292_n_126,
      \ap_CS_fsm_reg[13]_11\ => grp_phy_txend_confirm_fu_292_n_128,
      \ap_CS_fsm_reg[13]_12\ => grp_phy_txend_confirm_fu_292_n_133,
      \ap_CS_fsm_reg[13]_13\(9) => grp_phy_txend_confirm_fu_292_n_137,
      \ap_CS_fsm_reg[13]_13\(8) => grp_phy_txend_confirm_fu_292_n_138,
      \ap_CS_fsm_reg[13]_13\(7) => grp_phy_txend_confirm_fu_292_n_139,
      \ap_CS_fsm_reg[13]_13\(6) => grp_phy_txend_confirm_fu_292_n_140,
      \ap_CS_fsm_reg[13]_13\(5) => grp_phy_txend_confirm_fu_292_n_141,
      \ap_CS_fsm_reg[13]_13\(4) => grp_phy_txend_confirm_fu_292_n_142,
      \ap_CS_fsm_reg[13]_13\(3) => grp_phy_txend_confirm_fu_292_n_143,
      \ap_CS_fsm_reg[13]_13\(2) => grp_phy_txend_confirm_fu_292_n_144,
      \ap_CS_fsm_reg[13]_13\(1) => grp_phy_txend_confirm_fu_292_n_145,
      \ap_CS_fsm_reg[13]_13\(0) => grp_phy_txend_confirm_fu_292_n_146,
      \ap_CS_fsm_reg[13]_14\ => grp_phy_txend_confirm_fu_292_n_148,
      \ap_CS_fsm_reg[13]_15\(9 downto 0) => p_1_in(9 downto 0),
      \ap_CS_fsm_reg[13]_16\(1) => ap_NS_fsm(13),
      \ap_CS_fsm_reg[13]_16\(0) => ap_NS_fsm(0),
      \ap_CS_fsm_reg[13]_17\ => grp_phy_txend_confirm_fu_292_n_170,
      \ap_CS_fsm_reg[13]_18\ => grp_phy_txend_confirm_fu_292_n_190,
      \ap_CS_fsm_reg[13]_19\ => grp_phy_txend_confirm_fu_292_n_191,
      \ap_CS_fsm_reg[13]_2\ => grp_phy_txend_confirm_fu_292_n_59,
      \ap_CS_fsm_reg[13]_20\ => grp_phy_txend_confirm_fu_292_n_192,
      \ap_CS_fsm_reg[13]_21\(0) => grp_phy_txend_confirm_fu_292_n_194,
      \ap_CS_fsm_reg[13]_22\(0) => grp_phy_txend_confirm_fu_292_n_195,
      \ap_CS_fsm_reg[13]_23\(9 downto 0) => bk_backoff_counter(9 downto 0),
      \ap_CS_fsm_reg[13]_3\ => grp_phy_txend_confirm_fu_292_n_61,
      \ap_CS_fsm_reg[13]_4\ => grp_phy_txend_confirm_fu_292_n_64,
      \ap_CS_fsm_reg[13]_5\ => grp_phy_txend_confirm_fu_292_n_66,
      \ap_CS_fsm_reg[13]_6\ => grp_phy_txend_confirm_fu_292_n_68,
      \ap_CS_fsm_reg[13]_7\ => grp_phy_txend_confirm_fu_292_n_71,
      \ap_CS_fsm_reg[13]_8\ => grp_phy_txend_confirm_fu_292_n_80,
      \ap_CS_fsm_reg[13]_9\ => grp_phy_txend_confirm_fu_292_n_116,
      \ap_CS_fsm_reg[2]_0\ => grp_phy_txend_confirm_fu_292_n_78,
      \ap_CS_fsm_reg[4]_0\(4 downto 0) => grp_phy_txend_confirm_fu_292_edca_queues_address0(10 downto 6),
      \ap_CS_fsm_reg[5]_0\ => grp_phy_txend_confirm_fu_292_n_41,
      \ap_CS_fsm_reg[5]_1\ => grp_phy_txend_confirm_fu_292_n_42,
      \ap_CS_fsm_reg[5]_2\ => grp_phy_txend_confirm_fu_292_n_43,
      \ap_CS_fsm_reg[5]_3\ => grp_phy_txend_confirm_fu_292_n_44,
      \ap_CS_fsm_reg[5]_4\ => grp_phy_txend_confirm_fu_292_n_45,
      \ap_CS_fsm_reg[5]_5\ => grp_phy_txend_confirm_fu_292_n_46,
      \ap_CS_fsm_reg[5]_6\ => grp_phy_txend_confirm_fu_292_n_47,
      \ap_CS_fsm_reg[5]_7\ => grp_phy_txend_confirm_fu_292_n_48,
      ap_clk => ap_clk,
      ap_ready => \^ap_ready\,
      ap_rst => ap_rst,
      ap_start => ap_start,
      available_spaces_be(2 downto 0) => available_spaces_be(2 downto 0),
      \available_spaces_be_reg[0]\ => grp_phy_txend_confirm_fu_292_n_15,
      \available_spaces_be_reg[0]_0\ => grp_ma_unitdatax_request_fu_344_n_6,
      \available_spaces_be_reg[2]\ => grp_phy_txend_confirm_fu_292_n_65,
      \available_spaces_be_reg[2]_0\ => grp_phy_txend_confirm_fu_292_n_196,
      \available_spaces_be_reg[2]_1\ => grp_phy_txend_confirm_fu_292_n_197,
      \available_spaces_be_reg[2]_2\ => grp_phy_txend_confirm_fu_292_n_198,
      \available_spaces_be_reg[2]_3\ => grp_phy_txend_confirm_fu_292_n_199,
      \available_spaces_be_reg[2]_4\ => grp_phy_txend_confirm_fu_292_n_200,
      \available_spaces_be_s_reg_1114_reg[0]\ => grp_phy_txend_confirm_fu_292_n_67,
      available_spaces_bk(2 downto 0) => available_spaces_bk(2 downto 0),
      \available_spaces_bk_reg[0]\ => grp_phy_txend_confirm_fu_292_n_16,
      \available_spaces_bk_reg[1]\ => grp_phy_txend_confirm_fu_292_n_40,
      \available_spaces_bk_reg[1]_0\ => grp_ma_unitdatax_request_fu_344_n_76,
      \available_spaces_bk_reg[2]\ => grp_phy_txend_confirm_fu_292_n_38,
      \available_spaces_bk_reg[2]_0\ => grp_phy_txend_confirm_fu_292_n_172,
      \available_spaces_bk_reg[2]_1\ => grp_ma_unitdatax_request_fu_344_n_2,
      \available_spaces_bk_reg[2]_2\ => grp_ma_unitdatax_request_fu_344_n_77,
      \available_spaces_bk_s_reg_1103_reg[0]\ => grp_phy_txend_confirm_fu_292_n_70,
      available_spaces_vi(2 downto 0) => available_spaces_vi(2 downto 0),
      \available_spaces_vi_reg[0]\ => grp_phy_txend_confirm_fu_292_n_14,
      \available_spaces_vi_reg[2]\ => grp_phy_txend_confirm_fu_292_n_62,
      \available_spaces_vi_reg[2]_0\ => grp_phy_txend_confirm_fu_292_n_202,
      \available_spaces_vi_reg[2]_1\ => grp_phy_txend_confirm_fu_292_n_203,
      \available_spaces_vi_reg[2]_2\ => grp_phy_txend_confirm_fu_292_n_204,
      \available_spaces_vi_reg[2]_3\ => grp_phy_txend_confirm_fu_292_n_205,
      \available_spaces_vi_reg[2]_4\ => grp_phy_txend_confirm_fu_292_n_206,
      \available_spaces_vi_reg[2]_5\ => grp_ma_unitdatax_request_fu_344_n_12,
      \available_spaces_vi_s_reg_1125_reg[0]\ => grp_phy_txend_confirm_fu_292_n_60,
      available_spaces_vo(2 downto 0) => available_spaces_vo(2 downto 0),
      \available_spaces_vo_reg[0]\ => grp_phy_txend_confirm_fu_292_n_17,
      \available_spaces_vo_reg[2]\ => grp_phy_txend_confirm_fu_292_n_57,
      \available_spaces_vo_reg[2]_0\ => grp_ma_unitdatax_request_fu_344_n_18,
      \available_spaces_vo_s_reg_1136_reg[0]\ => grp_phy_txend_confirm_fu_292_n_55,
      \be_backoff_counter_reg[1]\ => grp_phy_txend_confirm_fu_292_n_136,
      \be_backoff_counter_reg[1]_0\ => grp_initial_edca_process_fu_240_n_163,
      \be_backoff_counter_reg[1]_1\ => \be_backoff_counter[1]_i_5_n_1\,
      \be_backoff_counter_reg[2]\ => grp_phy_txend_confirm_fu_292_n_135,
      \be_backoff_counter_reg[2]_0\ => grp_initial_edca_process_fu_240_n_164,
      \be_backoff_counter_reg[2]_1\ => \be_backoff_counter[2]_i_5_n_1\,
      \be_backoff_counter_reg[3]\ => grp_phy_txend_confirm_fu_292_n_174,
      \be_backoff_counter_reg[3]_0\ => \be_backoff_counter[3]_i_4_n_1\,
      \be_backoff_counter_reg[3]_1\ => grp_initial_edca_process_fu_240_n_165,
      \be_backoff_counter_reg[4]\ => \be_backoff_counter[4]_i_4_n_1\,
      \be_backoff_counter_reg[4]_0\ => grp_initial_edca_process_fu_240_n_166,
      \be_backoff_counter_reg[5]\ => \be_backoff_counter[5]_i_4_n_1\,
      \be_backoff_counter_reg[5]_0\ => grp_initial_edca_process_fu_240_n_167,
      \be_backoff_counter_reg[6]\ => \be_backoff_counter[6]_i_4_n_1\,
      \be_backoff_counter_reg[6]_0\ => grp_initial_edca_process_fu_240_n_168,
      \be_backoff_counter_reg[7]\ => \be_backoff_counter[7]_i_4_n_1\,
      \be_backoff_counter_reg[7]_0\ => grp_initial_edca_process_fu_240_n_169,
      \be_backoff_counter_reg[8]\ => grp_phy_txend_confirm_fu_292_n_134,
      \be_backoff_counter_reg[8]_0\ => grp_initial_edca_process_fu_240_n_170,
      \be_backoff_counter_reg[8]_1\ => \be_backoff_counter[8]_i_5_n_1\,
      \be_backoff_counter_reg[9]\ => grp_phy_txend_confirm_fu_292_n_35,
      \be_backoff_counter_reg[9]_0\ => grp_phy_txend_confirm_fu_292_n_132,
      \be_backoff_counter_reg[9]_1\ => grp_initial_edca_process_fu_240_n_171,
      \be_backoff_counter_reg[9]_2\ => grp_initial_edca_process_fu_240_n_57,
      \be_backoff_counter_reg[9]_3\ => \be_backoff_counter[9]_i_13_n_1\,
      \bk1_0_reg_340_reg[6]\ => grp_phy_txend_confirm_fu_292_n_24,
      \bk_backoff_counter_reg[1]\ => grp_phy_txend_confirm_fu_292_n_153,
      \bk_backoff_counter_reg[1]_0\ => grp_initial_edca_process_fu_240_n_183,
      \bk_backoff_counter_reg[1]_1\ => \bk_backoff_counter[1]_i_5_n_1\,
      \bk_backoff_counter_reg[2]\ => grp_phy_txend_confirm_fu_292_n_154,
      \bk_backoff_counter_reg[2]_0\ => grp_initial_edca_process_fu_240_n_184,
      \bk_backoff_counter_reg[2]_1\ => \bk_backoff_counter[2]_i_5_n_1\,
      \bk_backoff_counter_reg[3]\ => grp_phy_txend_confirm_fu_292_n_147,
      \bk_backoff_counter_reg[3]_0\ => grp_phy_txend_confirm_fu_292_n_173,
      \bk_backoff_counter_reg[3]_1\ => grp_initial_edca_process_fu_240_n_185,
      \bk_backoff_counter_reg[3]_2\ => grp_initial_edca_process_fu_240_n_59,
      \bk_backoff_counter_reg[3]_3\ => \bk_backoff_counter[3]_i_5_n_1\,
      \bk_backoff_counter_reg[4]\ => grp_phy_txend_confirm_fu_292_n_149,
      \bk_backoff_counter_reg[4]_0\ => grp_initial_edca_process_fu_240_n_186,
      \bk_backoff_counter_reg[4]_1\ => \bk_backoff_counter[4]_i_5_n_1\,
      \bk_backoff_counter_reg[5]\ => grp_phy_txend_confirm_fu_292_n_150,
      \bk_backoff_counter_reg[5]_0\ => grp_initial_edca_process_fu_240_n_187,
      \bk_backoff_counter_reg[5]_1\ => \bk_backoff_counter[5]_i_5_n_1\,
      \bk_backoff_counter_reg[6]\ => grp_phy_txend_confirm_fu_292_n_151,
      \bk_backoff_counter_reg[6]_0\ => grp_initial_edca_process_fu_240_n_188,
      \bk_backoff_counter_reg[6]_1\ => \bk_backoff_counter[6]_i_5_n_1\,
      \bk_backoff_counter_reg[7]\ => grp_phy_txend_confirm_fu_292_n_152,
      \bk_backoff_counter_reg[7]_0\ => grp_initial_edca_process_fu_240_n_189,
      \bk_backoff_counter_reg[7]_1\ => \bk_backoff_counter[7]_i_5_n_1\,
      \bk_backoff_counter_reg[8]\ => grp_phy_txend_confirm_fu_292_n_155,
      \bk_backoff_counter_reg[8]_0\ => grp_initial_edca_process_fu_240_n_190,
      \bk_backoff_counter_reg[8]_1\ => \bk_backoff_counter[8]_i_5_n_1\,
      \bk_backoff_counter_reg[9]\ => grp_phy_txend_confirm_fu_292_n_36,
      \bk_backoff_counter_reg[9]_0\ => grp_phy_txend_confirm_fu_292_n_156,
      \bk_backoff_counter_reg[9]_1\ => grp_initial_edca_process_fu_240_n_191,
      \bk_backoff_counter_reg[9]_2\ => \bk_backoff_counter[9]_i_12_n_1\,
      current_txop_holder_i(2 downto 0) => current_txop_holder_i(2 downto 0),
      current_txop_holder_o(2 downto 0) => current_txop_holder_o(2 downto 0),
      current_txop_holder_o_0_sp_1 => grp_initial_edca_process_fu_240_n_38,
      current_txop_holder_o_1_sp_1 => grp_initial_edca_process_fu_240_n_40,
      current_txop_holder_o_2_sp_1 => grp_initial_edca_process_fu_240_n_41,
      current_txop_holder_o_ap_vld => current_txop_holder_o_ap_vld,
      current_txop_holder_o_ap_vld_0 => grp_initial_edca_process_fu_240_n_39,
      grp_backoff_vo_fu_153_vo_backoff_counter_o(3 downto 0) => grp_backoff_vo_fu_153_vo_backoff_counter_o(7 downto 4),
      grp_fu_211_p2 => grp_fu_211_p2,
      grp_initial_edca_process_fu_240_CW_be_o(8 downto 0) => grp_initial_edca_process_fu_240_CW_be_o(9 downto 1),
      grp_initial_edca_process_fu_240_CW_be_o_ap_vld => grp_initial_edca_process_fu_240_CW_be_o_ap_vld,
      grp_initial_edca_process_fu_240_CW_bk_o(8 downto 0) => grp_initial_edca_process_fu_240_CW_bk_o(9 downto 1),
      grp_initial_edca_process_fu_240_CW_bk_o_ap_vld => grp_initial_edca_process_fu_240_CW_bk_o_ap_vld,
      grp_initial_edca_process_fu_240_CW_vi_o(8 downto 0) => grp_initial_edca_process_fu_240_CW_vi_o(9 downto 1),
      grp_initial_edca_process_fu_240_CW_vi_o_ap_vld => grp_initial_edca_process_fu_240_CW_vi_o_ap_vld,
      grp_initial_edca_process_fu_240_available_spaces_be_o(1) => grp_initial_edca_process_fu_240_available_spaces_be_o(2),
      grp_initial_edca_process_fu_240_available_spaces_be_o(0) => grp_initial_edca_process_fu_240_available_spaces_be_o(0),
      grp_initial_edca_process_fu_240_available_spaces_be_o_ap_vld => grp_initial_edca_process_fu_240_available_spaces_be_o_ap_vld,
      grp_initial_edca_process_fu_240_available_spaces_bk_o(1) => grp_initial_edca_process_fu_240_available_spaces_bk_o(2),
      grp_initial_edca_process_fu_240_available_spaces_bk_o(0) => grp_initial_edca_process_fu_240_available_spaces_bk_o(0),
      grp_initial_edca_process_fu_240_available_spaces_bk_o_ap_vld => grp_initial_edca_process_fu_240_available_spaces_bk_o_ap_vld,
      grp_initial_edca_process_fu_240_available_spaces_vi_o(1) => grp_initial_edca_process_fu_240_available_spaces_vi_o(2),
      grp_initial_edca_process_fu_240_available_spaces_vi_o(0) => grp_initial_edca_process_fu_240_available_spaces_vi_o(0),
      grp_initial_edca_process_fu_240_available_spaces_vi_o_ap_vld => grp_initial_edca_process_fu_240_available_spaces_vi_o_ap_vld,
      grp_initial_edca_process_fu_240_available_spaces_vo_o(1) => grp_initial_edca_process_fu_240_available_spaces_vo_o(2),
      grp_initial_edca_process_fu_240_available_spaces_vo_o(0) => grp_initial_edca_process_fu_240_available_spaces_vo_o(0),
      grp_initial_edca_process_fu_240_available_spaces_vo_o_ap_vld => grp_initial_edca_process_fu_240_available_spaces_vo_o_ap_vld,
      grp_initial_edca_process_fu_240_edca_queues_we0 => grp_initial_edca_process_fu_240_edca_queues_we0,
      grp_initial_edca_process_fu_240_rand_state_o(31 downto 0) => grp_initial_edca_process_fu_240_rand_state_o(31 downto 0),
      grp_initial_edca_process_fu_240_read_pointer_be_o(1 downto 0) => grp_initial_edca_process_fu_240_read_pointer_be_o(1 downto 0),
      grp_initial_edca_process_fu_240_read_pointer_be_o_ap_vld => grp_initial_edca_process_fu_240_read_pointer_be_o_ap_vld,
      grp_initial_edca_process_fu_240_read_pointer_bk_o(1 downto 0) => grp_initial_edca_process_fu_240_read_pointer_bk_o(1 downto 0),
      grp_initial_edca_process_fu_240_read_pointer_bk_o_ap_vld => grp_initial_edca_process_fu_240_read_pointer_bk_o_ap_vld,
      grp_initial_edca_process_fu_240_read_pointer_vi_o(1 downto 0) => grp_initial_edca_process_fu_240_read_pointer_vi_o(1 downto 0),
      grp_initial_edca_process_fu_240_read_pointer_vo_o(1 downto 0) => grp_initial_edca_process_fu_240_read_pointer_vo_o(1 downto 0),
      grp_initial_edca_process_fu_240_read_pointer_vo_o_ap_vld => grp_initial_edca_process_fu_240_read_pointer_vo_o_ap_vld,
      grp_initial_edca_process_fu_240_write_pointer_be_o(1 downto 0) => grp_initial_edca_process_fu_240_write_pointer_be_o(1 downto 0),
      grp_initial_edca_process_fu_240_write_pointer_bk_o(1 downto 0) => grp_initial_edca_process_fu_240_write_pointer_bk_o(1 downto 0),
      grp_initial_edca_process_fu_240_write_pointer_vi_o(1 downto 0) => grp_initial_edca_process_fu_240_write_pointer_vi_o(1 downto 0),
      grp_initial_edca_process_fu_240_write_pointer_vo_o(1 downto 0) => grp_initial_edca_process_fu_240_write_pointer_vo_o(1 downto 0),
      grp_phy_txend_confirm_fu_292_ap_start_reg => grp_phy_txend_confirm_fu_292_ap_start_reg,
      grp_phy_txend_confirm_fu_292_ap_start_reg0 => grp_phy_txend_confirm_fu_292_ap_start_reg0,
      grp_phy_txend_confirm_fu_292_be_backoff_counter_o(0) => grp_phy_txend_confirm_fu_292_be_backoff_counter_o(0),
      grp_phy_txend_confirm_fu_292_bk_backoff_counter_o(0) => grp_phy_txend_confirm_fu_292_bk_backoff_counter_o(0),
      grp_phy_txend_confirm_fu_292_edca_queues_ce0 => grp_phy_txend_confirm_fu_292_edca_queues_ce0,
      grp_phy_txend_confirm_fu_292_frame_to_transfer_address0(5 downto 0) => grp_phy_txend_confirm_fu_292_frame_to_transfer_address0(5 downto 0),
      grp_phy_txend_confirm_fu_292_vi_backoff_counter_o(0) => grp_phy_txend_confirm_fu_292_vi_backoff_counter_o(0),
      grp_phy_txend_confirm_fu_292_vo_backoff_counter_o(5 downto 4) => grp_phy_txend_confirm_fu_292_vo_backoff_counter_o(9 downto 8),
      grp_phy_txend_confirm_fu_292_vo_backoff_counter_o(3 downto 0) => grp_phy_txend_confirm_fu_292_vo_backoff_counter_o(3 downto 0),
      grp_phy_txend_confirm_fu_292_write_pointer_be_o_ap_vld => grp_phy_txend_confirm_fu_292_write_pointer_be_o_ap_vld,
      grp_phy_txend_confirm_fu_292_write_pointer_bk_o_ap_vld => grp_phy_txend_confirm_fu_292_write_pointer_bk_o_ap_vld,
      grp_phy_txend_confirm_fu_292_write_pointer_vi_o_ap_vld => grp_phy_txend_confirm_fu_292_write_pointer_vi_o_ap_vld,
      grp_phy_txend_confirm_fu_292_write_pointer_vo_o_ap_vld => grp_phy_txend_confirm_fu_292_write_pointer_vo_o_ap_vld,
      grp_start_tx_fu_119_available_spaces_be_o(0) => grp_start_tx_fu_119_available_spaces_be_o(1),
      grp_start_tx_fu_119_available_spaces_bk_o(0) => grp_start_tx_fu_119_available_spaces_bk_o(1),
      grp_start_tx_fu_119_available_spaces_vi_o(0) => grp_start_tx_fu_119_available_spaces_vi_o(1),
      grp_start_tx_fu_119_available_spaces_vo_o(0) => grp_start_tx_fu_119_available_spaces_vo_o(1),
      icmp_ln268_fu_233_p2 => icmp_ln268_fu_233_p2,
      \icmp_ln268_reg_350_reg[0]_0\(9 downto 0) => vi_backoff_counter(9 downto 0),
      \icmp_ln286_reg_362_reg[0]_0\(9 downto 0) => be_backoff_counter(9 downto 0),
      \idle_waited_0_reg_107_reg[0]_0\ => grp_phy_txend_confirm_fu_292_n_171,
      mac_frame_we0 => mac_frame_we0,
      mac_frame_we0_0 => grp_initial_edca_process_fu_240_n_24,
      mac_frame_we0_1 => grp_initial_edca_process_fu_240_n_25,
      medium_state(0) => medium_state(0),
      \mul_ln127_reg_1242_reg[-1111111105]\(4 downto 0) => \grp_start_tx_fu_117/zext_ln127_1_fu_1005_p1\(8 downto 4),
      \mul_ln140_reg_1234_reg[-1111111105]\(2 downto 0) => \grp_start_tx_fu_117/zext_ln140_1_fu_942_p1\(7 downto 5),
      \mul_ln153_reg_1226_reg[-1111111105]\(3 downto 0) => \grp_start_tx_fu_117/p_0_in\(7 downto 4),
      p(31 downto 0) => rand_state(31 downto 0),
      \r_stage_reg[32]\ => grp_initial_edca_process_fu_240_n_1,
      ram_reg => edca_queues_U_n_14,
      ram_reg_0 => edca_queues_U_n_19,
      ram_reg_1 => edca_queues_U_n_13,
      ram_reg_2(5 downto 0) => grp_initial_edca_process_fu_240_edca_queues_address0(5 downto 0),
      ram_reg_3 => edca_queues_U_n_15,
      ram_reg_4 => grp_ma_unitdatax_request_fu_344_n_98,
      ram_reg_5 => grp_ma_unitdatax_request_fu_344_n_102,
      ram_reg_6 => grp_ma_unitdatax_request_fu_344_n_99,
      ram_reg_7 => grp_ma_unitdatax_request_fu_344_n_103,
      ram_reg_8 => grp_ma_unitdatax_request_fu_344_n_101,
      ram_reg_9 => grp_ma_unitdatax_request_fu_344_n_100,
      ram_reg_i_33 => edca_queues_U_n_12,
      ram_reg_i_37 => edca_queues_U_n_18,
      \rand_state_reg[0]\ => grp_ma_unitdatax_request_fu_344_n_96,
      \rand_state_reg[31]\(31 downto 0) => \grp_random_int_gen_fu_295/grp_fu_144_p0\(31 downto 0),
      \read_pointer_be_load_reg_1196_reg[0]\(1) => read_pointer_be(0),
      \read_pointer_be_load_reg_1196_reg[0]\(0) => read_pointer_be(1),
      \read_pointer_be_reg[0]\(2) => grp_phy_txend_confirm_fu_292_n_184,
      \read_pointer_be_reg[0]\(1) => grp_phy_txend_confirm_fu_292_n_185,
      \read_pointer_be_reg[0]\(0) => grp_phy_txend_confirm_fu_292_n_186,
      \read_pointer_be_reg[1]\ => grp_ma_unitdatax_request_fu_344_n_74,
      \read_pointer_bk_load_reg_1191_reg[0]\(1) => read_pointer_bk(0),
      \read_pointer_bk_load_reg_1191_reg[0]\(0) => read_pointer_bk(1),
      \read_pointer_bk_reg[0]\(2) => grp_phy_txend_confirm_fu_292_n_187,
      \read_pointer_bk_reg[0]\(1) => grp_phy_txend_confirm_fu_292_n_188,
      \read_pointer_bk_reg[0]\(0) => grp_phy_txend_confirm_fu_292_n_189,
      \read_pointer_bk_reg[1]\ => grp_ma_unitdatax_request_fu_344_n_75,
      \read_pointer_vi_load_reg_1201_reg[0]\(1) => read_pointer_vi(0),
      \read_pointer_vi_load_reg_1201_reg[0]\(0) => read_pointer_vi(1),
      \read_pointer_vi_reg[0]\(2) => grp_phy_txend_confirm_fu_292_n_178,
      \read_pointer_vi_reg[0]\(1) => grp_phy_txend_confirm_fu_292_n_179,
      \read_pointer_vi_reg[0]\(0) => grp_phy_txend_confirm_fu_292_n_180,
      \read_pointer_vi_reg[1]\ => grp_ma_unitdatax_request_fu_344_n_137,
      \read_pointer_vi_reg[1]_0\ => grp_initial_edca_process_fu_240_n_18,
      \read_pointer_vo_load_reg_1206_reg[0]\(1) => read_pointer_vo(0),
      \read_pointer_vo_load_reg_1206_reg[0]\(0) => read_pointer_vo(1),
      \read_pointer_vo_reg[0]\(2) => grp_phy_txend_confirm_fu_292_n_181,
      \read_pointer_vo_reg[0]\(1) => grp_phy_txend_confirm_fu_292_n_182,
      \read_pointer_vo_reg[0]\(0) => grp_phy_txend_confirm_fu_292_n_183,
      \read_pointer_vo_reg[0]_0\ => grp_ma_unitdatax_request_fu_344_n_138,
      \vi_backoff_counter_reg[1]\ => grp_phy_txend_confirm_fu_292_n_127,
      \vi_backoff_counter_reg[1]_0\ => grp_initial_edca_process_fu_240_n_144,
      \vi_backoff_counter_reg[1]_1\ => grp_initial_edca_process_fu_240_n_55,
      \vi_backoff_counter_reg[1]_2\ => \vi_backoff_counter[1]_i_5_n_1\,
      \vi_backoff_counter_reg[2]\ => grp_phy_txend_confirm_fu_292_n_129,
      \vi_backoff_counter_reg[2]_0\ => grp_initial_edca_process_fu_240_n_145,
      \vi_backoff_counter_reg[2]_1\ => \vi_backoff_counter[2]_i_5_n_1\,
      \vi_backoff_counter_reg[3]\ => grp_phy_txend_confirm_fu_292_n_175,
      \vi_backoff_counter_reg[3]_0\ => \vi_backoff_counter[3]_i_4_n_1\,
      \vi_backoff_counter_reg[3]_1\ => grp_initial_edca_process_fu_240_n_146,
      \vi_backoff_counter_reg[4]\ => \vi_backoff_counter[4]_i_4_n_1\,
      \vi_backoff_counter_reg[4]_0\ => grp_initial_edca_process_fu_240_n_147,
      \vi_backoff_counter_reg[5]\ => \vi_backoff_counter[5]_i_4_n_1\,
      \vi_backoff_counter_reg[5]_0\ => grp_initial_edca_process_fu_240_n_148,
      \vi_backoff_counter_reg[6]\ => \vi_backoff_counter[6]_i_4_n_1\,
      \vi_backoff_counter_reg[6]_0\ => grp_initial_edca_process_fu_240_n_149,
      \vi_backoff_counter_reg[7]\ => \vi_backoff_counter[7]_i_4_n_1\,
      \vi_backoff_counter_reg[7]_0\ => grp_initial_edca_process_fu_240_n_150,
      \vi_backoff_counter_reg[8]\ => grp_phy_txend_confirm_fu_292_n_130,
      \vi_backoff_counter_reg[8]_0\ => grp_initial_edca_process_fu_240_n_151,
      \vi_backoff_counter_reg[8]_1\ => \vi_backoff_counter[8]_i_5_n_1\,
      \vi_backoff_counter_reg[9]\ => grp_phy_txend_confirm_fu_292_n_131,
      \vi_backoff_counter_reg[9]_0\ => grp_initial_edca_process_fu_240_n_152,
      \vi_backoff_counter_reg[9]_1\ => \vi_backoff_counter[9]_i_12_n_1\,
      \vo_0_reg_260_reg[6]\ => grp_phy_txend_confirm_fu_292_n_25,
      \vo_backoff_counter[1]_i_2\ => \vo_backoff_counter[1]_i_6_n_1\,
      \vo_backoff_counter[2]_i_2\ => \vo_backoff_counter[2]_i_6_n_1\,
      \vo_backoff_counter[3]_i_2\ => \vo_backoff_counter[3]_i_6_n_1\,
      \vo_backoff_counter_reg[2]\ => grp_phy_txend_confirm_fu_292_n_176,
      \vo_backoff_counter_reg[4]\ => grp_phy_txend_confirm_fu_292_n_79,
      \vo_backoff_counter_reg[4]_0\ => grp_initial_edca_process_fu_240_n_101,
      \vo_backoff_counter_reg[5]\ => grp_phy_txend_confirm_fu_292_n_81,
      \vo_backoff_counter_reg[6]\ => grp_phy_txend_confirm_fu_292_n_82,
      \vo_backoff_counter_reg[7]\ => grp_phy_txend_confirm_fu_292_n_83,
      \vo_backoff_counter_reg[7]_0\ => grp_phy_txend_confirm_fu_292_n_177,
      \vo_backoff_counter_reg[9]\(9 downto 0) => vo_backoff_counter(9 downto 0),
      \vo_backoff_counter_reg[9]_0\ => \vo_backoff_counter[9]_i_10_n_1\,
      write_pointer_be(1 downto 0) => write_pointer_be(1 downto 0),
      \write_pointer_be_reg[1]\ => grp_phy_txend_confirm_fu_292_n_69,
      write_pointer_bk(1 downto 0) => write_pointer_bk(1 downto 0),
      \write_pointer_bk_reg[1]\ => grp_phy_txend_confirm_fu_292_n_72,
      write_pointer_vi(1 downto 0) => write_pointer_vi(1 downto 0),
      \write_pointer_vi_reg[1]\ => grp_phy_txend_confirm_fu_292_n_63,
      write_pointer_vo(1 downto 0) => write_pointer_vo(1 downto 0),
      \write_pointer_vo_reg[1]\ => grp_phy_txend_confirm_fu_292_n_58
    );
grp_phy_txend_confirm_fu_292_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_phy_txend_confirm_fu_292_n_171,
      Q => grp_phy_txend_confirm_fu_292_ap_start_reg,
      R => ap_rst
    );
\i_0_reg_208_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_reg_546(0),
      Q => \i_0_reg_208_reg_n_1_[0]\,
      R => i_0_reg_208
    );
\i_0_reg_208_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_reg_546(1),
      Q => \i_0_reg_208_reg_n_1_[1]\,
      R => i_0_reg_208
    );
\i_0_reg_208_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_reg_546(2),
      Q => \i_0_reg_208_reg_n_1_[2]\,
      R => i_0_reg_208
    );
\i_0_reg_208_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_reg_546(3),
      Q => \i_0_reg_208_reg_n_1_[3]\,
      R => i_0_reg_208
    );
\i_0_reg_208_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_reg_546(4),
      Q => \i_0_reg_208_reg_n_1_[4]\,
      R => i_0_reg_208
    );
\i_0_reg_208_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_reg_546(5),
      Q => \i_0_reg_208_reg_n_1_[5]\,
      R => i_0_reg_208
    );
\i_0_reg_208_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_reg_546(6),
      Q => \i_0_reg_208_reg_n_1_[6]\,
      R => i_0_reg_208
    );
\i_reg_546[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_0_reg_208_reg_n_1_[0]\,
      O => i_fu_451_p2(0)
    );
\i_reg_546[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_0_reg_208_reg_n_1_[0]\,
      I1 => \i_0_reg_208_reg_n_1_[1]\,
      O => i_fu_451_p2(1)
    );
\i_reg_546[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \i_0_reg_208_reg_n_1_[2]\,
      I1 => \i_0_reg_208_reg_n_1_[1]\,
      I2 => \i_0_reg_208_reg_n_1_[0]\,
      O => i_fu_451_p2(2)
    );
\i_reg_546[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \i_0_reg_208_reg_n_1_[3]\,
      I1 => \i_0_reg_208_reg_n_1_[0]\,
      I2 => \i_0_reg_208_reg_n_1_[1]\,
      I3 => \i_0_reg_208_reg_n_1_[2]\,
      O => i_fu_451_p2(3)
    );
\i_reg_546[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \i_0_reg_208_reg_n_1_[4]\,
      I1 => \i_0_reg_208_reg_n_1_[2]\,
      I2 => \i_0_reg_208_reg_n_1_[1]\,
      I3 => \i_0_reg_208_reg_n_1_[0]\,
      I4 => \i_0_reg_208_reg_n_1_[3]\,
      O => i_fu_451_p2(4)
    );
\i_reg_546[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \i_0_reg_208_reg_n_1_[5]\,
      I1 => \i_0_reg_208_reg_n_1_[3]\,
      I2 => \i_0_reg_208_reg_n_1_[0]\,
      I3 => \i_0_reg_208_reg_n_1_[1]\,
      I4 => \i_0_reg_208_reg_n_1_[2]\,
      I5 => \i_0_reg_208_reg_n_1_[4]\,
      O => i_fu_451_p2(5)
    );
\i_reg_546[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \i_0_reg_208_reg_n_1_[6]\,
      I1 => \i_reg_546[6]_i_2_n_1\,
      I2 => \i_0_reg_208_reg_n_1_[5]\,
      O => i_fu_451_p2(6)
    );
\i_reg_546[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \i_0_reg_208_reg_n_1_[4]\,
      I1 => \i_0_reg_208_reg_n_1_[2]\,
      I2 => \i_0_reg_208_reg_n_1_[1]\,
      I3 => \i_0_reg_208_reg_n_1_[0]\,
      I4 => \i_0_reg_208_reg_n_1_[3]\,
      O => \i_reg_546[6]_i_2_n_1\
    );
\i_reg_546_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_fu_451_p2(0),
      Q => i_reg_546(0),
      R => '0'
    );
\i_reg_546_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_fu_451_p2(1),
      Q => i_reg_546(1),
      R => '0'
    );
\i_reg_546_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_fu_451_p2(2),
      Q => i_reg_546(2),
      R => '0'
    );
\i_reg_546_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_fu_451_p2(3),
      Q => i_reg_546(3),
      R => '0'
    );
\i_reg_546_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_fu_451_p2(4),
      Q => i_reg_546(4),
      R => '0'
    );
\i_reg_546_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_fu_451_p2(5),
      Q => i_reg_546(5),
      R => '0'
    );
\i_reg_546_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_fu_451_p2(6),
      Q => i_reg_546(6),
      R => '0'
    );
\icmp_ln10_reg_556[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \count_reg_n_1_[4]\,
      I1 => \count_reg_n_1_[3]\,
      I2 => \count_reg_n_1_[6]\,
      I3 => \icmp_ln10_reg_556[0]_i_2_n_1\,
      O => icmp_ln10_fu_461_p2
    );
\icmp_ln10_reg_556[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \count_reg_n_1_[2]\,
      I1 => \count_reg_n_1_[0]\,
      I2 => \count_reg_n_1_[5]\,
      I3 => \count_reg_n_1_[1]\,
      O => \icmp_ln10_reg_556[0]_i_2_n_1\
    );
\icmp_ln10_reg_556_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm126_out,
      D => icmp_ln10_fu_461_p2,
      Q => icmp_ln10_reg_556,
      R => '0'
    );
\icmp_ln16_reg_584[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => count_load_reg_551(2),
      I1 => count_load_reg_551(6),
      I2 => count_load_reg_551(3),
      I3 => count_load_reg_551(5),
      I4 => count_load_reg_551(4),
      I5 => \add_ln15_reg_578[6]_i_4_n_1\,
      O => icmp_ln16_fu_490_p2
    );
\icmp_ln16_reg_584_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm125_out,
      D => icmp_ln16_fu_490_p2,
      Q => icmp_ln16_reg_584,
      R => '0'
    );
\q_0_i_reg_219[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA8AAA00000000"
    )
        port map (
      I0 => ap_CS_fsm_state10,
      I1 => \count_load_reg_551[6]_i_2_n_1\,
      I2 => \i_0_reg_208_reg_n_1_[2]\,
      I3 => \i_0_reg_208_reg_n_1_[5]\,
      I4 => \i_0_reg_208_reg_n_1_[4]\,
      I5 => icmp_ln10_fu_461_p2,
      O => q_0_i_reg_2190
    );
\q_0_i_reg_219_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => q_reg_563(0),
      Q => q_0_i_reg_219(0),
      R => q_0_i_reg_2190
    );
\q_0_i_reg_219_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => q_reg_563(1),
      Q => q_0_i_reg_219(1),
      R => q_0_i_reg_2190
    );
\q_0_i_reg_219_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => q_reg_563(2),
      Q => q_0_i_reg_219(2),
      R => q_0_i_reg_2190
    );
\q_0_i_reg_219_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => q_reg_563(3),
      Q => q_0_i_reg_219(3),
      R => q_0_i_reg_2190
    );
\q_0_i_reg_219_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => q_reg_563(4),
      Q => q_0_i_reg_219(4),
      R => q_0_i_reg_2190
    );
\q_0_i_reg_219_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => q_reg_563(5),
      Q => q_0_i_reg_219(5),
      R => q_0_i_reg_2190
    );
\q_0_i_reg_219_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => q_reg_563(6),
      Q => q_0_i_reg_219(6),
      R => q_0_i_reg_2190
    );
\q_reg_563[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_0_i_reg_219(0),
      O => q_fu_473_p2(0)
    );
\q_reg_563[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q_0_i_reg_219(0),
      I1 => q_0_i_reg_219(1),
      O => q_fu_473_p2(1)
    );
\q_reg_563[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => q_0_i_reg_219(2),
      I1 => q_0_i_reg_219(1),
      I2 => q_0_i_reg_219(0),
      O => q_fu_473_p2(2)
    );
\q_reg_563[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => q_0_i_reg_219(3),
      I1 => q_0_i_reg_219(0),
      I2 => q_0_i_reg_219(1),
      I3 => q_0_i_reg_219(2),
      O => q_fu_473_p2(3)
    );
\q_reg_563[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => q_0_i_reg_219(4),
      I1 => q_0_i_reg_219(2),
      I2 => q_0_i_reg_219(1),
      I3 => q_0_i_reg_219(0),
      I4 => q_0_i_reg_219(3),
      O => q_fu_473_p2(4)
    );
\q_reg_563[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => q_0_i_reg_219(5),
      I1 => q_0_i_reg_219(4),
      I2 => q_0_i_reg_219(3),
      I3 => q_0_i_reg_219(0),
      I4 => q_0_i_reg_219(1),
      I5 => q_0_i_reg_219(2),
      O => q_fu_473_p2(5)
    );
\q_reg_563[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state11,
      I1 => icmp_ln10_reg_556,
      O => q_reg_5630
    );
\q_reg_563[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => q_0_i_reg_219(6),
      I1 => \q_reg_563[6]_i_3_n_1\,
      I2 => q_0_i_reg_219(5),
      O => q_fu_473_p2(6)
    );
\q_reg_563[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => q_0_i_reg_219(2),
      I1 => q_0_i_reg_219(1),
      I2 => q_0_i_reg_219(0),
      I3 => q_0_i_reg_219(3),
      I4 => q_0_i_reg_219(4),
      O => \q_reg_563[6]_i_3_n_1\
    );
\q_reg_563_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => q_reg_5630,
      D => q_fu_473_p2(0),
      Q => q_reg_563(0),
      R => '0'
    );
\q_reg_563_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => q_reg_5630,
      D => q_fu_473_p2(1),
      Q => q_reg_563(1),
      R => '0'
    );
\q_reg_563_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => q_reg_5630,
      D => q_fu_473_p2(2),
      Q => q_reg_563(2),
      R => '0'
    );
\q_reg_563_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => q_reg_5630,
      D => q_fu_473_p2(3),
      Q => q_reg_563(3),
      R => '0'
    );
\q_reg_563_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => q_reg_5630,
      D => q_fu_473_p2(4),
      Q => q_reg_563(4),
      R => '0'
    );
\q_reg_563_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => q_reg_5630,
      D => q_fu_473_p2(5),
      Q => q_reg_563(5),
      R => '0'
    );
\q_reg_563_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => q_reg_5630,
      D => q_fu_473_p2(6),
      Q => q_reg_563(6),
      R => '0'
    );
\rand_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => grp_initial_edca_process_fu_240_n_60,
      D => grp_phy_txend_confirm_fu_292_n_115,
      Q => rand_state(0),
      R => '0'
    );
\rand_state_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => grp_initial_edca_process_fu_240_n_60,
      D => grp_phy_txend_confirm_fu_292_n_105,
      Q => rand_state(10),
      R => '0'
    );
\rand_state_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => grp_initial_edca_process_fu_240_n_60,
      D => grp_phy_txend_confirm_fu_292_n_104,
      Q => rand_state(11),
      R => '0'
    );
\rand_state_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_initial_edca_process_fu_240_n_60,
      D => grp_phy_txend_confirm_fu_292_n_103,
      Q => rand_state(12),
      R => '0'
    );
\rand_state_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_initial_edca_process_fu_240_n_60,
      D => grp_phy_txend_confirm_fu_292_n_102,
      Q => rand_state(13),
      R => '0'
    );
\rand_state_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => grp_initial_edca_process_fu_240_n_60,
      D => grp_phy_txend_confirm_fu_292_n_101,
      Q => rand_state(14),
      R => '0'
    );
\rand_state_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => grp_initial_edca_process_fu_240_n_60,
      D => grp_phy_txend_confirm_fu_292_n_100,
      Q => rand_state(15),
      R => '0'
    );
\rand_state_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => grp_initial_edca_process_fu_240_n_60,
      D => grp_phy_txend_confirm_fu_292_n_99,
      Q => rand_state(16),
      R => '0'
    );
\rand_state_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => grp_initial_edca_process_fu_240_n_60,
      D => grp_phy_txend_confirm_fu_292_n_98,
      Q => rand_state(17),
      R => '0'
    );
\rand_state_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_initial_edca_process_fu_240_n_60,
      D => grp_phy_txend_confirm_fu_292_n_97,
      Q => rand_state(18),
      R => '0'
    );
\rand_state_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => grp_initial_edca_process_fu_240_n_60,
      D => grp_phy_txend_confirm_fu_292_n_96,
      Q => rand_state(19),
      R => '0'
    );
\rand_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_initial_edca_process_fu_240_n_60,
      D => grp_phy_txend_confirm_fu_292_n_114,
      Q => rand_state(1),
      R => '0'
    );
\rand_state_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => grp_initial_edca_process_fu_240_n_60,
      D => grp_phy_txend_confirm_fu_292_n_95,
      Q => rand_state(20),
      R => '0'
    );
\rand_state_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_initial_edca_process_fu_240_n_60,
      D => grp_phy_txend_confirm_fu_292_n_94,
      Q => rand_state(21),
      R => '0'
    );
\rand_state_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => grp_initial_edca_process_fu_240_n_60,
      D => grp_phy_txend_confirm_fu_292_n_93,
      Q => rand_state(22),
      R => '0'
    );
\rand_state_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_initial_edca_process_fu_240_n_60,
      D => grp_phy_txend_confirm_fu_292_n_92,
      Q => rand_state(23),
      R => '0'
    );
\rand_state_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => grp_initial_edca_process_fu_240_n_60,
      D => grp_phy_txend_confirm_fu_292_n_91,
      Q => rand_state(24),
      R => '0'
    );
\rand_state_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => grp_initial_edca_process_fu_240_n_60,
      D => grp_phy_txend_confirm_fu_292_n_90,
      Q => rand_state(25),
      R => '0'
    );
\rand_state_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => grp_initial_edca_process_fu_240_n_60,
      D => grp_phy_txend_confirm_fu_292_n_89,
      Q => rand_state(26),
      R => '0'
    );
\rand_state_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_initial_edca_process_fu_240_n_60,
      D => grp_phy_txend_confirm_fu_292_n_88,
      Q => rand_state(27),
      R => '0'
    );
\rand_state_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_initial_edca_process_fu_240_n_60,
      D => grp_phy_txend_confirm_fu_292_n_87,
      Q => rand_state(28),
      R => '0'
    );
\rand_state_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_initial_edca_process_fu_240_n_60,
      D => grp_phy_txend_confirm_fu_292_n_86,
      Q => rand_state(29),
      R => '0'
    );
\rand_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => grp_initial_edca_process_fu_240_n_60,
      D => grp_phy_txend_confirm_fu_292_n_113,
      Q => rand_state(2),
      R => '0'
    );
\rand_state_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_initial_edca_process_fu_240_n_60,
      D => grp_phy_txend_confirm_fu_292_n_85,
      Q => rand_state(30),
      R => '0'
    );
\rand_state_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_initial_edca_process_fu_240_n_60,
      D => grp_phy_txend_confirm_fu_292_n_84,
      Q => rand_state(31),
      R => '0'
    );
\rand_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_initial_edca_process_fu_240_n_60,
      D => grp_phy_txend_confirm_fu_292_n_112,
      Q => rand_state(3),
      R => '0'
    );
\rand_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => grp_initial_edca_process_fu_240_n_60,
      D => grp_phy_txend_confirm_fu_292_n_111,
      Q => rand_state(4),
      R => '0'
    );
\rand_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_initial_edca_process_fu_240_n_60,
      D => grp_phy_txend_confirm_fu_292_n_110,
      Q => rand_state(5),
      R => '0'
    );
\rand_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_initial_edca_process_fu_240_n_60,
      D => grp_phy_txend_confirm_fu_292_n_109,
      Q => rand_state(6),
      R => '0'
    );
\rand_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_initial_edca_process_fu_240_n_60,
      D => grp_phy_txend_confirm_fu_292_n_108,
      Q => rand_state(7),
      R => '0'
    );
\rand_state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => grp_initial_edca_process_fu_240_n_60,
      D => grp_phy_txend_confirm_fu_292_n_107,
      Q => rand_state(8),
      R => '0'
    );
\rand_state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_initial_edca_process_fu_240_n_60,
      D => grp_phy_txend_confirm_fu_292_n_106,
      Q => rand_state(9),
      R => '0'
    );
\read_pointer_be_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_phy_txend_confirm_fu_292_n_44,
      Q => read_pointer_be(0),
      R => '0'
    );
\read_pointer_be_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_phy_txend_confirm_fu_292_n_43,
      Q => read_pointer_be(1),
      R => '0'
    );
\read_pointer_bk_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_phy_txend_confirm_fu_292_n_42,
      Q => read_pointer_bk(0),
      R => '0'
    );
\read_pointer_bk_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_phy_txend_confirm_fu_292_n_41,
      Q => read_pointer_bk(1),
      R => '0'
    );
\read_pointer_vi_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_phy_txend_confirm_fu_292_n_46,
      Q => read_pointer_vi(0),
      R => '0'
    );
\read_pointer_vi_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_phy_txend_confirm_fu_292_n_45,
      Q => read_pointer_vi(1),
      R => '0'
    );
\read_pointer_vo_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_phy_txend_confirm_fu_292_n_47,
      Q => read_pointer_vo(0),
      R => '0'
    );
\read_pointer_vo_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_phy_txend_confirm_fu_292_n_48,
      Q => read_pointer_vo(1),
      R => '0'
    );
\vi_backoff_counter[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => vi_backoff_counter(1),
      I1 => vi_backoff_counter(0),
      O => \vi_backoff_counter[1]_i_5_n_1\
    );
\vi_backoff_counter[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => vi_backoff_counter(1),
      I1 => vi_backoff_counter(0),
      I2 => vi_backoff_counter(2),
      O => \vi_backoff_counter[2]_i_5_n_1\
    );
\vi_backoff_counter[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => vi_backoff_counter(2),
      I1 => vi_backoff_counter(0),
      I2 => vi_backoff_counter(1),
      I3 => vi_backoff_counter(3),
      O => \vi_backoff_counter[3]_i_4_n_1\
    );
\vi_backoff_counter[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => vi_backoff_counter(3),
      I1 => vi_backoff_counter(1),
      I2 => vi_backoff_counter(0),
      I3 => vi_backoff_counter(2),
      I4 => vi_backoff_counter(4),
      O => \vi_backoff_counter[4]_i_4_n_1\
    );
\vi_backoff_counter[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => vi_backoff_counter(5),
      I1 => vi_backoff_counter(3),
      I2 => vi_backoff_counter(1),
      I3 => vi_backoff_counter(0),
      I4 => vi_backoff_counter(2),
      I5 => vi_backoff_counter(4),
      O => \vi_backoff_counter[5]_i_4_n_1\
    );
\vi_backoff_counter[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => vi_backoff_counter(6),
      I1 => vi_backoff_counter(5),
      I2 => vi_backoff_counter(4),
      I3 => \vi_backoff_counter[7]_i_6_n_1\,
      I4 => vi_backoff_counter(3),
      O => \vi_backoff_counter[6]_i_4_n_1\
    );
\vi_backoff_counter[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => vi_backoff_counter(7),
      I1 => vi_backoff_counter(6),
      I2 => vi_backoff_counter(3),
      I3 => \vi_backoff_counter[7]_i_6_n_1\,
      I4 => vi_backoff_counter(4),
      I5 => vi_backoff_counter(5),
      O => \vi_backoff_counter[7]_i_4_n_1\
    );
\vi_backoff_counter[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => vi_backoff_counter(2),
      I1 => vi_backoff_counter(0),
      I2 => vi_backoff_counter(1),
      O => \vi_backoff_counter[7]_i_6_n_1\
    );
\vi_backoff_counter[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA9A"
    )
        port map (
      I0 => vi_backoff_counter(8),
      I1 => vi_backoff_counter(7),
      I2 => grp_phy_txend_confirm_fu_292_n_175,
      I3 => vi_backoff_counter(6),
      O => \vi_backoff_counter[8]_i_5_n_1\
    );
\vi_backoff_counter[9]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA9AA"
    )
        port map (
      I0 => vi_backoff_counter(9),
      I1 => vi_backoff_counter(8),
      I2 => vi_backoff_counter(7),
      I3 => grp_phy_txend_confirm_fu_292_n_175,
      I4 => vi_backoff_counter(6),
      O => \vi_backoff_counter[9]_i_12_n_1\
    );
\vi_backoff_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_initial_edca_process_fu_240_n_54,
      D => grp_ma_unitdatax_request_fu_344_n_50,
      Q => vi_backoff_counter(0),
      R => '0'
    );
\vi_backoff_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_initial_edca_process_fu_240_n_54,
      D => grp_ma_unitdatax_request_fu_344_n_49,
      Q => vi_backoff_counter(1),
      R => '0'
    );
\vi_backoff_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_initial_edca_process_fu_240_n_54,
      D => grp_ma_unitdatax_request_fu_344_n_48,
      Q => vi_backoff_counter(2),
      R => '0'
    );
\vi_backoff_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_initial_edca_process_fu_240_n_54,
      D => grp_ma_unitdatax_request_fu_344_n_47,
      Q => vi_backoff_counter(3),
      R => '0'
    );
\vi_backoff_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_initial_edca_process_fu_240_n_54,
      D => grp_ma_unitdatax_request_fu_344_n_46,
      Q => vi_backoff_counter(4),
      R => '0'
    );
\vi_backoff_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_initial_edca_process_fu_240_n_54,
      D => grp_ma_unitdatax_request_fu_344_n_45,
      Q => vi_backoff_counter(5),
      R => '0'
    );
\vi_backoff_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_initial_edca_process_fu_240_n_54,
      D => grp_ma_unitdatax_request_fu_344_n_44,
      Q => vi_backoff_counter(6),
      R => '0'
    );
\vi_backoff_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_initial_edca_process_fu_240_n_54,
      D => grp_ma_unitdatax_request_fu_344_n_43,
      Q => vi_backoff_counter(7),
      R => '0'
    );
\vi_backoff_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_initial_edca_process_fu_240_n_54,
      D => grp_ma_unitdatax_request_fu_344_n_42,
      Q => vi_backoff_counter(8),
      R => '0'
    );
\vi_backoff_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_initial_edca_process_fu_240_n_54,
      D => grp_ma_unitdatax_request_fu_344_n_41,
      Q => vi_backoff_counter(9),
      R => '0'
    );
\vo_backoff_counter[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => vo_backoff_counter(4),
      I1 => vo_backoff_counter(3),
      I2 => vo_backoff_counter(5),
      I3 => grp_phy_txend_confirm_fu_292_n_177,
      I4 => vo_backoff_counter(2),
      O => \vo_backoff_counter[1]_i_6_n_1\
    );
\vo_backoff_counter[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => grp_phy_txend_confirm_fu_292_n_177,
      I1 => vo_backoff_counter(5),
      I2 => vo_backoff_counter(3),
      I3 => vo_backoff_counter(4),
      O => \vo_backoff_counter[2]_i_6_n_1\
    );
\vo_backoff_counter[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => vo_backoff_counter(5),
      I1 => vo_backoff_counter(7),
      I2 => vo_backoff_counter(6),
      I3 => vo_backoff_counter(9),
      I4 => vo_backoff_counter(8),
      I5 => vo_backoff_counter(4),
      O => \vo_backoff_counter[3]_i_6_n_1\
    );
\vo_backoff_counter[9]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => grp_phy_txend_confirm_fu_292_n_176,
      I1 => vo_backoff_counter(0),
      O => \vo_backoff_counter[9]_i_10_n_1\
    );
\vo_backoff_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_initial_edca_process_fu_240_n_53,
      D => grp_ma_unitdatax_request_fu_344_n_39,
      Q => vo_backoff_counter(0),
      R => '0'
    );
\vo_backoff_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_initial_edca_process_fu_240_n_53,
      D => grp_ma_unitdatax_request_fu_344_n_38,
      Q => vo_backoff_counter(1),
      R => '0'
    );
\vo_backoff_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_initial_edca_process_fu_240_n_53,
      D => grp_ma_unitdatax_request_fu_344_n_37,
      Q => vo_backoff_counter(2),
      R => '0'
    );
\vo_backoff_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_initial_edca_process_fu_240_n_53,
      D => grp_ma_unitdatax_request_fu_344_n_36,
      Q => vo_backoff_counter(3),
      R => '0'
    );
\vo_backoff_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_initial_edca_process_fu_240_n_53,
      D => grp_ma_unitdatax_request_fu_344_n_35,
      Q => vo_backoff_counter(4),
      R => '0'
    );
\vo_backoff_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_initial_edca_process_fu_240_n_53,
      D => grp_ma_unitdatax_request_fu_344_n_34,
      Q => vo_backoff_counter(5),
      R => '0'
    );
\vo_backoff_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_initial_edca_process_fu_240_n_53,
      D => grp_ma_unitdatax_request_fu_344_n_33,
      Q => vo_backoff_counter(6),
      R => '0'
    );
\vo_backoff_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_initial_edca_process_fu_240_n_53,
      D => grp_ma_unitdatax_request_fu_344_n_32,
      Q => vo_backoff_counter(7),
      R => '0'
    );
\vo_backoff_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_initial_edca_process_fu_240_n_53,
      D => grp_ma_unitdatax_request_fu_344_n_31,
      Q => vo_backoff_counter(8),
      R => '0'
    );
\vo_backoff_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_initial_edca_process_fu_240_n_53,
      D => grp_ma_unitdatax_request_fu_344_n_30,
      Q => vo_backoff_counter(9),
      R => '0'
    );
\write_pointer_be_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ma_unitdatax_request_fu_344_n_9,
      Q => write_pointer_be(0),
      R => '0'
    );
\write_pointer_be_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ma_unitdatax_request_fu_344_n_10,
      Q => write_pointer_be(1),
      R => '0'
    );
\write_pointer_bk_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ma_unitdatax_request_fu_344_n_3,
      Q => write_pointer_bk(0),
      R => '0'
    );
\write_pointer_bk_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ma_unitdatax_request_fu_344_n_4,
      Q => write_pointer_bk(1),
      R => '0'
    );
\write_pointer_vi_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ma_unitdatax_request_fu_344_n_16,
      Q => write_pointer_vi(0),
      R => '0'
    );
\write_pointer_vi_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ma_unitdatax_request_fu_344_n_15,
      Q => write_pointer_vi(1),
      R => '0'
    );
\write_pointer_vo_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ma_unitdatax_request_fu_344_n_22,
      Q => write_pointer_vo(0),
      R => '0'
    );
\write_pointer_vo_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ma_unitdatax_request_fu_344_n_21,
      Q => write_pointer_vo(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    source_addr_mac_ce0 : out STD_LOGIC;
    source_addr_mac_ce1 : out STD_LOGIC;
    dest_addr_mac_ce0 : out STD_LOGIC;
    dest_addr_mac_we0 : out STD_LOGIC;
    dest_addr_mac_ce1 : out STD_LOGIC;
    dest_addr_mac_we1 : out STD_LOGIC;
    data_ce0 : out STD_LOGIC;
    mac_frame_ce0 : out STD_LOGIC;
    mac_frame_we0 : out STD_LOGIC;
    current_txop_holder_o_ap_vld : out STD_LOGIC;
    received_frame_ce0 : out STD_LOGIC;
    received_frame_we0 : out STD_LOGIC;
    received_frame_ce1 : out STD_LOGIC;
    received_frame_we1 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_done : out STD_LOGIC;
    ap_idle : out STD_LOGIC;
    ap_ready : out STD_LOGIC;
    source_addr_mac_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    source_addr_mac_q0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    source_addr_mac_address1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    source_addr_mac_q1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dest_addr_mac_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    dest_addr_mac_d0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dest_addr_mac_q0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dest_addr_mac_address1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    dest_addr_mac_d1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dest_addr_mac_q1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    data_address0 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    data_q0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    up : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_class : in STD_LOGIC_VECTOR ( 0 to 0 );
    c_identifier_operating_class : in STD_LOGIC_VECTOR ( 7 downto 0 );
    c_identifier_channel_number : in STD_LOGIC_VECTOR ( 7 downto 0 );
    t_slot : in STD_LOGIC_VECTOR ( 1 downto 0 );
    d_rate : in STD_LOGIC_VECTOR ( 6 downto 0 );
    tx_power_lvl : in STD_LOGIC_VECTOR ( 3 downto 0 );
    expiry_time : in STD_LOGIC_VECTOR ( 63 downto 0 );
    mac_frame_address0 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    mac_frame_d0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    mac_frame_q0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    medium_state : in STD_LOGIC_VECTOR ( 0 to 0 );
    current_txop_holder_i : in STD_LOGIC_VECTOR ( 2 downto 0 );
    current_txop_holder_o : out STD_LOGIC_VECTOR ( 2 downto 0 );
    received_frame_address0 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    received_frame_d0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    received_frame_q0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    received_frame_address1 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    received_frame_d1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    received_frame_q1 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "bd_0_hls_inst_0,send_frame,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "send_frame,Vivado 2019.2";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of inst : label is "14'b00000000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of inst : label is "14'b00001000000000";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of inst : label is "14'b00010000000000";
  attribute ap_ST_fsm_state12 : string;
  attribute ap_ST_fsm_state12 of inst : label is "14'b00100000000000";
  attribute ap_ST_fsm_state13 : string;
  attribute ap_ST_fsm_state13 of inst : label is "14'b01000000000000";
  attribute ap_ST_fsm_state14 : string;
  attribute ap_ST_fsm_state14 of inst : label is "14'b10000000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of inst : label is "14'b00000000000010";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of inst : label is "14'b00000000000100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of inst : label is "14'b00000000001000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of inst : label is "14'b00000000010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of inst : label is "14'b00000000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of inst : label is "14'b00000001000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of inst : label is "14'b00000010000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of inst : label is "14'b00000100000000";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_RESET ap_rst, FREQ_HZ 100000000.0, PHASE 0.000, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_done : signal is "xilinx.com:interface:acc_handshake:1.0 ap_ctrl done";
  attribute X_INTERFACE_INFO of ap_idle : signal is "xilinx.com:interface:acc_handshake:1.0 ap_ctrl idle";
  attribute X_INTERFACE_INFO of ap_ready : signal is "xilinx.com:interface:acc_handshake:1.0 ap_ctrl ready";
  attribute X_INTERFACE_INFO of ap_rst : signal is "xilinx.com:signal:reset:1.0 ap_rst RST";
  attribute X_INTERFACE_PARAMETER of ap_rst : signal is "XIL_INTERFACENAME ap_rst, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_start : signal is "xilinx.com:interface:acc_handshake:1.0 ap_ctrl start";
  attribute X_INTERFACE_INFO of c_identifier_channel_number : signal is "xilinx.com:signal:data:1.0 c_identifier_channel_number DATA";
  attribute X_INTERFACE_PARAMETER of c_identifier_channel_number : signal is "XIL_INTERFACENAME c_identifier_channel_number, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of c_identifier_operating_class : signal is "xilinx.com:signal:data:1.0 c_identifier_operating_class DATA";
  attribute X_INTERFACE_PARAMETER of c_identifier_operating_class : signal is "XIL_INTERFACENAME c_identifier_operating_class, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of current_txop_holder_i : signal is "xilinx.com:signal:data:1.0 current_txop_holder_i DATA";
  attribute X_INTERFACE_PARAMETER of current_txop_holder_i : signal is "XIL_INTERFACENAME current_txop_holder_i, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of current_txop_holder_o : signal is "xilinx.com:signal:data:1.0 current_txop_holder_o DATA";
  attribute X_INTERFACE_PARAMETER of current_txop_holder_o : signal is "XIL_INTERFACENAME current_txop_holder_o, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of d_rate : signal is "xilinx.com:signal:data:1.0 d_rate DATA";
  attribute X_INTERFACE_PARAMETER of d_rate : signal is "XIL_INTERFACENAME d_rate, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of data_address0 : signal is "xilinx.com:signal:data:1.0 data_address0 DATA";
  attribute X_INTERFACE_PARAMETER of data_address0 : signal is "XIL_INTERFACENAME data_address0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of data_q0 : signal is "xilinx.com:signal:data:1.0 data_q0 DATA";
  attribute X_INTERFACE_PARAMETER of data_q0 : signal is "XIL_INTERFACENAME data_q0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of dest_addr_mac_address0 : signal is "xilinx.com:signal:data:1.0 dest_addr_mac_address0 DATA";
  attribute X_INTERFACE_PARAMETER of dest_addr_mac_address0 : signal is "XIL_INTERFACENAME dest_addr_mac_address0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of dest_addr_mac_address1 : signal is "xilinx.com:signal:data:1.0 dest_addr_mac_address1 DATA";
  attribute X_INTERFACE_PARAMETER of dest_addr_mac_address1 : signal is "XIL_INTERFACENAME dest_addr_mac_address1, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of dest_addr_mac_d0 : signal is "xilinx.com:signal:data:1.0 dest_addr_mac_d0 DATA";
  attribute X_INTERFACE_PARAMETER of dest_addr_mac_d0 : signal is "XIL_INTERFACENAME dest_addr_mac_d0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of dest_addr_mac_d1 : signal is "xilinx.com:signal:data:1.0 dest_addr_mac_d1 DATA";
  attribute X_INTERFACE_PARAMETER of dest_addr_mac_d1 : signal is "XIL_INTERFACENAME dest_addr_mac_d1, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of dest_addr_mac_q0 : signal is "xilinx.com:signal:data:1.0 dest_addr_mac_q0 DATA";
  attribute X_INTERFACE_PARAMETER of dest_addr_mac_q0 : signal is "XIL_INTERFACENAME dest_addr_mac_q0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of dest_addr_mac_q1 : signal is "xilinx.com:signal:data:1.0 dest_addr_mac_q1 DATA";
  attribute X_INTERFACE_PARAMETER of dest_addr_mac_q1 : signal is "XIL_INTERFACENAME dest_addr_mac_q1, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of expiry_time : signal is "xilinx.com:signal:data:1.0 expiry_time DATA";
  attribute X_INTERFACE_PARAMETER of expiry_time : signal is "XIL_INTERFACENAME expiry_time, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of mac_frame_address0 : signal is "xilinx.com:signal:data:1.0 mac_frame_address0 DATA";
  attribute X_INTERFACE_PARAMETER of mac_frame_address0 : signal is "XIL_INTERFACENAME mac_frame_address0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of mac_frame_d0 : signal is "xilinx.com:signal:data:1.0 mac_frame_d0 DATA";
  attribute X_INTERFACE_PARAMETER of mac_frame_d0 : signal is "XIL_INTERFACENAME mac_frame_d0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of mac_frame_q0 : signal is "xilinx.com:signal:data:1.0 mac_frame_q0 DATA";
  attribute X_INTERFACE_PARAMETER of mac_frame_q0 : signal is "XIL_INTERFACENAME mac_frame_q0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of medium_state : signal is "xilinx.com:signal:data:1.0 medium_state DATA";
  attribute X_INTERFACE_PARAMETER of medium_state : signal is "XIL_INTERFACENAME medium_state, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of received_frame_address0 : signal is "xilinx.com:signal:data:1.0 received_frame_address0 DATA";
  attribute X_INTERFACE_PARAMETER of received_frame_address0 : signal is "XIL_INTERFACENAME received_frame_address0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of received_frame_address1 : signal is "xilinx.com:signal:data:1.0 received_frame_address1 DATA";
  attribute X_INTERFACE_PARAMETER of received_frame_address1 : signal is "XIL_INTERFACENAME received_frame_address1, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of received_frame_d0 : signal is "xilinx.com:signal:data:1.0 received_frame_d0 DATA";
  attribute X_INTERFACE_PARAMETER of received_frame_d0 : signal is "XIL_INTERFACENAME received_frame_d0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of received_frame_d1 : signal is "xilinx.com:signal:data:1.0 received_frame_d1 DATA";
  attribute X_INTERFACE_PARAMETER of received_frame_d1 : signal is "XIL_INTERFACENAME received_frame_d1, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of received_frame_q0 : signal is "xilinx.com:signal:data:1.0 received_frame_q0 DATA";
  attribute X_INTERFACE_PARAMETER of received_frame_q0 : signal is "XIL_INTERFACENAME received_frame_q0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of received_frame_q1 : signal is "xilinx.com:signal:data:1.0 received_frame_q1 DATA";
  attribute X_INTERFACE_PARAMETER of received_frame_q1 : signal is "XIL_INTERFACENAME received_frame_q1, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of s_class : signal is "xilinx.com:signal:data:1.0 s_class DATA";
  attribute X_INTERFACE_PARAMETER of s_class : signal is "XIL_INTERFACENAME s_class, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of source_addr_mac_address0 : signal is "xilinx.com:signal:data:1.0 source_addr_mac_address0 DATA";
  attribute X_INTERFACE_PARAMETER of source_addr_mac_address0 : signal is "XIL_INTERFACENAME source_addr_mac_address0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of source_addr_mac_address1 : signal is "xilinx.com:signal:data:1.0 source_addr_mac_address1 DATA";
  attribute X_INTERFACE_PARAMETER of source_addr_mac_address1 : signal is "XIL_INTERFACENAME source_addr_mac_address1, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of source_addr_mac_q0 : signal is "xilinx.com:signal:data:1.0 source_addr_mac_q0 DATA";
  attribute X_INTERFACE_PARAMETER of source_addr_mac_q0 : signal is "XIL_INTERFACENAME source_addr_mac_q0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of source_addr_mac_q1 : signal is "xilinx.com:signal:data:1.0 source_addr_mac_q1 DATA";
  attribute X_INTERFACE_PARAMETER of source_addr_mac_q1 : signal is "XIL_INTERFACENAME source_addr_mac_q1, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of t_slot : signal is "xilinx.com:signal:data:1.0 t_slot DATA";
  attribute X_INTERFACE_PARAMETER of t_slot : signal is "XIL_INTERFACENAME t_slot, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of tx_power_lvl : signal is "xilinx.com:signal:data:1.0 tx_power_lvl DATA";
  attribute X_INTERFACE_PARAMETER of tx_power_lvl : signal is "XIL_INTERFACENAME tx_power_lvl, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of up : signal is "xilinx.com:signal:data:1.0 up DATA";
  attribute X_INTERFACE_PARAMETER of up : signal is "XIL_INTERFACENAME up, LAYERED_METADATA undef";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame
     port map (
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_idle => ap_idle,
      ap_ready => ap_ready,
      ap_rst => ap_rst,
      ap_start => ap_start,
      c_identifier_channel_number(7 downto 0) => c_identifier_channel_number(7 downto 0),
      c_identifier_operating_class(7 downto 0) => c_identifier_operating_class(7 downto 0),
      current_txop_holder_i(2 downto 0) => current_txop_holder_i(2 downto 0),
      current_txop_holder_o(2 downto 0) => current_txop_holder_o(2 downto 0),
      current_txop_holder_o_ap_vld => current_txop_holder_o_ap_vld,
      d_rate(6 downto 0) => d_rate(6 downto 0),
      data_address0(6 downto 0) => data_address0(6 downto 0),
      data_ce0 => data_ce0,
      data_q0(7 downto 0) => data_q0(7 downto 0),
      dest_addr_mac_address0(2 downto 0) => dest_addr_mac_address0(2 downto 0),
      dest_addr_mac_address1(2 downto 0) => dest_addr_mac_address1(2 downto 0),
      dest_addr_mac_ce0 => dest_addr_mac_ce0,
      dest_addr_mac_ce1 => dest_addr_mac_ce1,
      dest_addr_mac_d0(7 downto 0) => dest_addr_mac_d0(7 downto 0),
      dest_addr_mac_d1(7 downto 0) => dest_addr_mac_d1(7 downto 0),
      dest_addr_mac_q0(7 downto 0) => dest_addr_mac_q0(7 downto 0),
      dest_addr_mac_q1(7 downto 0) => dest_addr_mac_q1(7 downto 0),
      dest_addr_mac_we0 => dest_addr_mac_we0,
      dest_addr_mac_we1 => dest_addr_mac_we1,
      expiry_time(63 downto 0) => expiry_time(63 downto 0),
      mac_frame_address0(6 downto 0) => mac_frame_address0(6 downto 0),
      mac_frame_ce0 => mac_frame_ce0,
      mac_frame_d0(7 downto 0) => mac_frame_d0(7 downto 0),
      mac_frame_q0(7 downto 0) => mac_frame_q0(7 downto 0),
      mac_frame_we0 => mac_frame_we0,
      medium_state(0) => medium_state(0),
      received_frame_address0(6 downto 0) => received_frame_address0(6 downto 0),
      received_frame_address1(6 downto 0) => received_frame_address1(6 downto 0),
      received_frame_ce0 => received_frame_ce0,
      received_frame_ce1 => received_frame_ce1,
      received_frame_d0(7 downto 0) => received_frame_d0(7 downto 0),
      received_frame_d1(7 downto 0) => received_frame_d1(7 downto 0),
      received_frame_q0(7 downto 0) => received_frame_q0(7 downto 0),
      received_frame_q1(7 downto 0) => received_frame_q1(7 downto 0),
      received_frame_we0 => received_frame_we0,
      received_frame_we1 => received_frame_we1,
      s_class(0) => s_class(0),
      source_addr_mac_address0(2 downto 0) => source_addr_mac_address0(2 downto 0),
      source_addr_mac_address1(2 downto 0) => source_addr_mac_address1(2 downto 0),
      source_addr_mac_ce0 => source_addr_mac_ce0,
      source_addr_mac_ce1 => source_addr_mac_ce1,
      source_addr_mac_q0(7 downto 0) => source_addr_mac_q0(7 downto 0),
      source_addr_mac_q1(7 downto 0) => source_addr_mac_q1(7 downto 0),
      t_slot(1 downto 0) => t_slot(1 downto 0),
      tx_power_lvl(3 downto 0) => tx_power_lvl(3 downto 0),
      up(3 downto 0) => up(3 downto 0)
    );
end STRUCTURE;
