### 1. Vector
                 ———————————— n[2]
    wire[2:0] n; ———————————— n[1]
                 ———————————— n[0]
                 ________
    reg[2:0] d; |2 |1 |0 |
                 ￣￣￣￣
### 2. Scalar
          
    wire n;      ———————————— n
    
                 __
    reg d;      |  |
                 ￣		 
### 3. For example
```verilog
    wire 	   a;  // single bit scalar net
    wire [7:0] b;  // 8-bit vector net
    reg        c;  // single bit scalar variable
    reg  [7:0] d;  // 8 bit vector variable
```
	
### 4. Bit-select & Part-select
```verilog
    Bit-select : addr [3] = 0; 
    Part-select : addr [23:16] = 8'h56;
```

### 5. Array
```verilog
    reg        y1 [11:0];        // y is an scalar reg array of depth=12, each 1-bit wide
    wire [0:7] y2 [3:0]          // y is an 8-bit vector net with a depth of 4
    reg  [7:0] y3 [0:1][0:3];    // y is a 2D array rows=2,cols=4 each 8-bit wide
```

### 6. What are memories?
                             8-bits wide  
                         _______________
    reg[7:0] mem[256] ; | | | | | | | | |  0
                         ￣￣￣￣￣￣￣￣
			        .
	      		        .
                         _______________
                        | | | | | | | | |  255
                         ￣￣￣￣￣￣￣￣
