Book: Verilog HDL
Author: Samir Palnitkar
Exercise 6, page 167
