// Seed: 2264829760
module module_0 (
    input tri1 id_0,
    output wand id_1,
    output wor id_2,
    output uwire id_3,
    input tri1 id_4,
    input supply1 id_5,
    output wand id_6,
    input wor id_7,
    output uwire id_8,
    output supply1 id_9,
    input tri id_10,
    input wor id_11,
    input tri0 id_12,
    input supply1 id_13,
    input wor id_14,
    input wor id_15,
    input supply1 id_16,
    output wire id_17,
    input supply0 id_18,
    output wand id_19,
    input wor id_20
);
  wire id_22;
  always id_6 = id_0 !== id_5;
  integer id_23;
endmodule
module module_1 (
    input tri1 id_0,
    output wor id_1,
    input supply1 id_2,
    input tri1 id_3,
    input uwire id_4,
    input supply1 id_5,
    output tri1 id_6,
    inout tri1 id_7,
    input tri id_8,
    input tri1 id_9,
    output supply0 id_10,
    output wand id_11,
    input uwire id_12,
    input supply0 id_13,
    input wire id_14,
    input tri0 id_15,
    input tri id_16
);
  assign id_6 = 1 & id_15 | 1;
  module_0(
      id_0,
      id_11,
      id_6,
      id_1,
      id_15,
      id_5,
      id_10,
      id_12,
      id_1,
      id_7,
      id_9,
      id_9,
      id_3,
      id_0,
      id_14,
      id_12,
      id_2,
      id_7,
      id_5,
      id_1,
      id_12
  );
  wire id_18;
  always @(1);
endmodule
