$comment
	File created using the following command:
		vcd file Chen_Kevin_3To8Decoder.msim.vcd -direction
$end
$date
	Fri Mar 01 16:29:09 2019
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module Chen_Kevin_3To8Decoder_vlg_vec_tst $end
$var reg 1 ! Chen_Kevin_I1 $end
$var reg 1 " Chen_Kevin_I2 $end
$var reg 1 # Chen_Kevin_I3 $end
$var wire 1 $ Chen_Kevin_O1 $end
$var wire 1 % Chen_Kevin_O2 $end
$var wire 1 & Chen_Kevin_O3 $end
$var wire 1 ' Chen_Kevin_O4 $end
$var wire 1 ( Chen_Kevin_O5 $end
$var wire 1 ) Chen_Kevin_O6 $end
$var wire 1 * Chen_Kevin_O7 $end
$var wire 1 + Chen_Kevin_O8 $end
$var wire 1 , sampler $end
$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var tri1 1 0 devclrn $end
$var tri1 1 1 devpor $end
$var tri1 1 2 devoe $end
$var wire 1 3 Chen_Kevin_I1~combout $end
$var wire 1 4 Chen_Kevin_I3~combout $end
$var wire 1 5 Chen_Kevin_I2~combout $end
$var wire 1 6 inst3~0_combout $end
$var wire 1 7 inst3~1_combout $end
$var wire 1 8 inst3~2_combout $end
$var wire 1 9 inst3~3_combout $end
$var wire 1 : inst3~4_combout $end
$var wire 1 ; inst3~5_combout $end
$var wire 1 < inst3~6_combout $end
$var wire 1 = inst3~7_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
1$
0%
0&
0'
0(
0)
0*
0+
x,
0-
1.
x/
10
11
12
03
04
05
16
07
08
09
0:
0;
0<
0=
$end
#20000
1!
13
0,
17
06
1%
0$
#40000
1"
0!
15
03
1,
18
07
1&
0%
#60000
1!
13
0,
19
08
1'
0&
#80000
1#
0"
0!
14
05
03
1,
1:
09
1(
0'
#100000
1!
13
0,
1;
0:
1)
0(
#120000
1"
0!
15
03
1,
1<
0;
1*
0)
#140000
1!
13
0,
1=
0<
1+
0*
#160000
