{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1626381759784 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1626381759784 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 15 22:42:39 2021 " "Processing started: Thu Jul 15 22:42:39 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1626381759784 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626381759784 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off register -c register " "Command: quartus_map --read_settings_files=on --write_settings_files=off register -c register" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626381759784 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1626381760108 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1626381760108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register32_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGISTER32_TB-BHV " "Found design unit 1: REGISTER32_TB-BHV" {  } { { "register32_tb.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32_tb.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626381773052 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGISTER32_TB " "Found entity 1: REGISTER32_TB" {  } { { "register32_tb.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32_tb.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626381773052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626381773052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGISTER32-BHV " "Found design unit 1: REGISTER32-BHV" {  } { { "register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626381773053 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGISTER32 " "Found entity 1: REGISTER32" {  } { { "register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626381773053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626381773053 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "register32 " "Elaborating entity \"register32\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1626381773145 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data register32.vhd(23) " "VHDL Process Statement warning at register32.vhd(23): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1626381773148 "|register32"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "d_out register32.vhd(21) " "VHDL Process Statement warning at register32.vhd(21): inferring latch(es) for signal or variable \"d_out\", which holds its previous value in one or more paths through the process" {  } { { "register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1626381773149 "|register32"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data register32.vhd(21) " "VHDL Process Statement warning at register32.vhd(21): inferring latch(es) for signal or variable \"data\", which holds its previous value in one or more paths through the process" {  } { { "register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1626381773149 "|register32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] register32.vhd(21) " "Inferred latch for \"data\[0\]\" at register32.vhd(21)" {  } { { "register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626381773152 "|register32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] register32.vhd(21) " "Inferred latch for \"data\[1\]\" at register32.vhd(21)" {  } { { "register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626381773152 "|register32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] register32.vhd(21) " "Inferred latch for \"data\[2\]\" at register32.vhd(21)" {  } { { "register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626381773152 "|register32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] register32.vhd(21) " "Inferred latch for \"data\[3\]\" at register32.vhd(21)" {  } { { "register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626381773152 "|register32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] register32.vhd(21) " "Inferred latch for \"data\[4\]\" at register32.vhd(21)" {  } { { "register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626381773152 "|register32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] register32.vhd(21) " "Inferred latch for \"data\[5\]\" at register32.vhd(21)" {  } { { "register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626381773152 "|register32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] register32.vhd(21) " "Inferred latch for \"data\[6\]\" at register32.vhd(21)" {  } { { "register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626381773153 "|register32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] register32.vhd(21) " "Inferred latch for \"data\[7\]\" at register32.vhd(21)" {  } { { "register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626381773153 "|register32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\] register32.vhd(21) " "Inferred latch for \"data\[8\]\" at register32.vhd(21)" {  } { { "register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626381773153 "|register32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\] register32.vhd(21) " "Inferred latch for \"data\[9\]\" at register32.vhd(21)" {  } { { "register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626381773153 "|register32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\] register32.vhd(21) " "Inferred latch for \"data\[10\]\" at register32.vhd(21)" {  } { { "register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626381773153 "|register32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\] register32.vhd(21) " "Inferred latch for \"data\[11\]\" at register32.vhd(21)" {  } { { "register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626381773153 "|register32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\] register32.vhd(21) " "Inferred latch for \"data\[12\]\" at register32.vhd(21)" {  } { { "register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626381773153 "|register32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\] register32.vhd(21) " "Inferred latch for \"data\[13\]\" at register32.vhd(21)" {  } { { "register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626381773153 "|register32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\] register32.vhd(21) " "Inferred latch for \"data\[14\]\" at register32.vhd(21)" {  } { { "register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626381773153 "|register32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\] register32.vhd(21) " "Inferred latch for \"data\[15\]\" at register32.vhd(21)" {  } { { "register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626381773154 "|register32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[16\] register32.vhd(21) " "Inferred latch for \"data\[16\]\" at register32.vhd(21)" {  } { { "register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626381773154 "|register32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[17\] register32.vhd(21) " "Inferred latch for \"data\[17\]\" at register32.vhd(21)" {  } { { "register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626381773154 "|register32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[18\] register32.vhd(21) " "Inferred latch for \"data\[18\]\" at register32.vhd(21)" {  } { { "register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626381773154 "|register32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[19\] register32.vhd(21) " "Inferred latch for \"data\[19\]\" at register32.vhd(21)" {  } { { "register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626381773154 "|register32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[20\] register32.vhd(21) " "Inferred latch for \"data\[20\]\" at register32.vhd(21)" {  } { { "register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626381773154 "|register32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[21\] register32.vhd(21) " "Inferred latch for \"data\[21\]\" at register32.vhd(21)" {  } { { "register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626381773154 "|register32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[22\] register32.vhd(21) " "Inferred latch for \"data\[22\]\" at register32.vhd(21)" {  } { { "register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626381773154 "|register32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[23\] register32.vhd(21) " "Inferred latch for \"data\[23\]\" at register32.vhd(21)" {  } { { "register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626381773155 "|register32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[24\] register32.vhd(21) " "Inferred latch for \"data\[24\]\" at register32.vhd(21)" {  } { { "register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626381773155 "|register32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[25\] register32.vhd(21) " "Inferred latch for \"data\[25\]\" at register32.vhd(21)" {  } { { "register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626381773155 "|register32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[26\] register32.vhd(21) " "Inferred latch for \"data\[26\]\" at register32.vhd(21)" {  } { { "register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626381773155 "|register32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[27\] register32.vhd(21) " "Inferred latch for \"data\[27\]\" at register32.vhd(21)" {  } { { "register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626381773155 "|register32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[28\] register32.vhd(21) " "Inferred latch for \"data\[28\]\" at register32.vhd(21)" {  } { { "register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626381773155 "|register32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[29\] register32.vhd(21) " "Inferred latch for \"data\[29\]\" at register32.vhd(21)" {  } { { "register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626381773155 "|register32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[30\] register32.vhd(21) " "Inferred latch for \"data\[30\]\" at register32.vhd(21)" {  } { { "register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626381773155 "|register32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[31\] register32.vhd(21) " "Inferred latch for \"data\[31\]\" at register32.vhd(21)" {  } { { "register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626381773155 "|register32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[0\] register32.vhd(21) " "Inferred latch for \"d_out\[0\]\" at register32.vhd(21)" {  } { { "register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626381773156 "|register32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[1\] register32.vhd(21) " "Inferred latch for \"d_out\[1\]\" at register32.vhd(21)" {  } { { "register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626381773156 "|register32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[2\] register32.vhd(21) " "Inferred latch for \"d_out\[2\]\" at register32.vhd(21)" {  } { { "register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626381773156 "|register32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[3\] register32.vhd(21) " "Inferred latch for \"d_out\[3\]\" at register32.vhd(21)" {  } { { "register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626381773156 "|register32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[4\] register32.vhd(21) " "Inferred latch for \"d_out\[4\]\" at register32.vhd(21)" {  } { { "register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626381773156 "|register32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[5\] register32.vhd(21) " "Inferred latch for \"d_out\[5\]\" at register32.vhd(21)" {  } { { "register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626381773156 "|register32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[6\] register32.vhd(21) " "Inferred latch for \"d_out\[6\]\" at register32.vhd(21)" {  } { { "register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626381773156 "|register32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[7\] register32.vhd(21) " "Inferred latch for \"d_out\[7\]\" at register32.vhd(21)" {  } { { "register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626381773157 "|register32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[8\] register32.vhd(21) " "Inferred latch for \"d_out\[8\]\" at register32.vhd(21)" {  } { { "register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626381773157 "|register32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[9\] register32.vhd(21) " "Inferred latch for \"d_out\[9\]\" at register32.vhd(21)" {  } { { "register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626381773157 "|register32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[10\] register32.vhd(21) " "Inferred latch for \"d_out\[10\]\" at register32.vhd(21)" {  } { { "register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626381773157 "|register32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[11\] register32.vhd(21) " "Inferred latch for \"d_out\[11\]\" at register32.vhd(21)" {  } { { "register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626381773157 "|register32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[12\] register32.vhd(21) " "Inferred latch for \"d_out\[12\]\" at register32.vhd(21)" {  } { { "register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626381773157 "|register32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[13\] register32.vhd(21) " "Inferred latch for \"d_out\[13\]\" at register32.vhd(21)" {  } { { "register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626381773158 "|register32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[14\] register32.vhd(21) " "Inferred latch for \"d_out\[14\]\" at register32.vhd(21)" {  } { { "register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626381773158 "|register32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[15\] register32.vhd(21) " "Inferred latch for \"d_out\[15\]\" at register32.vhd(21)" {  } { { "register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626381773158 "|register32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[16\] register32.vhd(21) " "Inferred latch for \"d_out\[16\]\" at register32.vhd(21)" {  } { { "register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626381773158 "|register32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[17\] register32.vhd(21) " "Inferred latch for \"d_out\[17\]\" at register32.vhd(21)" {  } { { "register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626381773158 "|register32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[18\] register32.vhd(21) " "Inferred latch for \"d_out\[18\]\" at register32.vhd(21)" {  } { { "register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626381773158 "|register32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[19\] register32.vhd(21) " "Inferred latch for \"d_out\[19\]\" at register32.vhd(21)" {  } { { "register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626381773158 "|register32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[20\] register32.vhd(21) " "Inferred latch for \"d_out\[20\]\" at register32.vhd(21)" {  } { { "register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626381773159 "|register32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[21\] register32.vhd(21) " "Inferred latch for \"d_out\[21\]\" at register32.vhd(21)" {  } { { "register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626381773159 "|register32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[22\] register32.vhd(21) " "Inferred latch for \"d_out\[22\]\" at register32.vhd(21)" {  } { { "register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626381773159 "|register32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[23\] register32.vhd(21) " "Inferred latch for \"d_out\[23\]\" at register32.vhd(21)" {  } { { "register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626381773159 "|register32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[24\] register32.vhd(21) " "Inferred latch for \"d_out\[24\]\" at register32.vhd(21)" {  } { { "register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626381773159 "|register32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[25\] register32.vhd(21) " "Inferred latch for \"d_out\[25\]\" at register32.vhd(21)" {  } { { "register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626381773159 "|register32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[26\] register32.vhd(21) " "Inferred latch for \"d_out\[26\]\" at register32.vhd(21)" {  } { { "register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626381773159 "|register32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[27\] register32.vhd(21) " "Inferred latch for \"d_out\[27\]\" at register32.vhd(21)" {  } { { "register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626381773160 "|register32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[28\] register32.vhd(21) " "Inferred latch for \"d_out\[28\]\" at register32.vhd(21)" {  } { { "register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626381773160 "|register32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[29\] register32.vhd(21) " "Inferred latch for \"d_out\[29\]\" at register32.vhd(21)" {  } { { "register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626381773160 "|register32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[30\] register32.vhd(21) " "Inferred latch for \"d_out\[30\]\" at register32.vhd(21)" {  } { { "register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626381773160 "|register32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[31\] register32.vhd(21) " "Inferred latch for \"d_out\[31\]\" at register32.vhd(21)" {  } { { "register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626381773160 "|register32"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1626381773988 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1626381774675 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626381774675 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "134 " "Implemented 134 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1626381774750 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1626381774750 ""} { "Info" "ICUT_CUT_TM_LCELLS" "67 " "Implemented 67 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1626381774750 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1626381774750 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "418 " "Peak virtual memory: 418 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1626381774761 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 15 22:42:54 2021 " "Processing ended: Thu Jul 15 22:42:54 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1626381774761 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1626381774761 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1626381774761 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1626381774761 ""}
