Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sat Aug  8 13:22:05 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7z020
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    21 |
|    Minimum number of control sets                        |    21 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    21 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    18 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              51 |            8 |
| Yes          | No                    | No                     |             327 |           91 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             192 |           48 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-----------------------------+--------------------------+------------------+----------------+
| Clock Signal |        Enable Signal        |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+--------------+-----------------------------+--------------------------+------------------+----------------+
|  clk         | fsm0/j0_write_en            | fsm0/done_reg            |                1 |              4 |
|  clk         | fsm2/fsm2_write_en          |                          |                2 |              4 |
|  clk         | fsm3/E[0]                   |                          |                2 |              4 |
|  clk         |                             |                          |               12 |             20 |
|  clk         | fsm1/fsm1_write_en          | fsm1/out[31]_i_1_n_0     |                8 |             29 |
|  clk         | fsm2/E[0]                   | div0/divisor[30]_i_1_n_0 |                8 |             31 |
|  clk         | fsm2/E[0]                   |                          |                9 |             31 |
|  clk         | fsm0/x_j0_write_en          |                          |               10 |             32 |
|  clk         | fsm2/E[0]                   | div0/start               |                6 |             32 |
|  clk         | fsm2/x_i0_write_en          |                          |                6 |             32 |
|  clk         | fsm2/xWrite00_write_en      |                          |                8 |             32 |
|  clk         | fsm2/bRead00_write_en       |                          |                9 |             32 |
|  clk         | fsm2/LRead10_write_en       |                          |               10 |             32 |
|  clk         | fsm1/fsm0_write_en          | fsm0/out[31]_i_1__7_n_0  |                8 |             32 |
|  clk         | fsm0/xWrite10_write_en      |                          |                9 |             32 |
|  clk         | div0/xWrite20_write_en      |                          |               10 |             32 |
|  clk         | div0/quotient_msk_reg[11]_0 | fsm2/done_reg_0          |                7 |             32 |
|  clk         | div0/quotient               | div0/start               |               10 |             32 |
|  clk         | div0/dividend               |                          |                8 |             32 |
|  clk         | fsm0/LRead00_write_en       |                          |                8 |             32 |
|  clk         |                             | fsm0/p_0_in              |                8 |             51 |
+--------------+-----------------------------+--------------------------+------------------+----------------+


