$date
	Fri May 09 21:00:10 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_fs $end
$var wire 1 ! d $end
$var wire 1 " bout $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % bin $end
$scope module uut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % bin $end
$var wire 1 " bout $end
$var wire 1 ! d $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#10000
1"
1!
1%
#20000
0%
1$
#30000
0!
1%
#40000
0"
1!
0%
0$
1#
#50000
1"
0!
1%
#60000
0"
0%
1$
#70000
1!
1%
#80000
0!
0%
0$
0#
