[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/CarryTrans/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/CarryTrans/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<538> s<537> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<27> s<3> l<1:1> el<1:7>
n<carry_rtl> u<3> t<StringConst> p<27> s<26> l<1:8> el<1:17>
n<> u<4> t<PortDir_Inp> p<7> s<6> l<1:18> el<1:23>
n<> u<5> t<Data_type_or_implicit> p<6> l<1:24> el<1:24>
n<> u<6> t<Net_port_type> p<7> c<5> l<1:24> el<1:24>
n<> u<7> t<Net_port_header> p<9> c<4> s<8> l<1:18> el<1:23>
n<a> u<8> t<StringConst> p<9> l<1:24> el<1:25>
n<> u<9> t<Ansi_port_declaration> p<26> c<7> s<14> l<1:18> el<1:25>
n<> u<10> t<Data_type_or_implicit> p<11> l<1:27> el<1:27>
n<> u<11> t<Net_port_type> p<12> c<10> l<1:27> el<1:27>
n<> u<12> t<Net_port_header> p<14> c<11> s<13> l<1:27> el<1:27>
n<b> u<13> t<StringConst> p<14> l<1:27> el<1:28>
n<> u<14> t<Ansi_port_declaration> p<26> c<12> s<19> l<1:27> el<1:28>
n<> u<15> t<Data_type_or_implicit> p<16> l<1:30> el<1:30>
n<> u<16> t<Net_port_type> p<17> c<15> l<1:30> el<1:30>
n<> u<17> t<Net_port_header> p<19> c<16> s<18> l<1:30> el<1:30>
n<c> u<18> t<StringConst> p<19> l<1:30> el<1:31>
n<> u<19> t<Ansi_port_declaration> p<26> c<17> s<25> l<1:30> el<1:31>
n<> u<20> t<PortDir_Out> p<23> s<22> l<2:4> el<2:10>
n<> u<21> t<Data_type_or_implicit> p<22> l<2:11> el<2:11>
n<> u<22> t<Net_port_type> p<23> c<21> l<2:11> el<2:11>
n<> u<23> t<Net_port_header> p<25> c<20> s<24> l<2:4> el<2:10>
n<cout> u<24> t<StringConst> p<25> l<2:11> el<2:15>
n<> u<25> t<Ansi_port_declaration> p<26> c<23> l<2:4> el<2:15>
n<> u<26> t<List_of_port_declarations> p<27> c<9> l<1:17> el<2:16>
n<> u<27> t<Module_ansi_header> p<77> c<2> s<75> l<1:1> el<2:17>
n<cout> u<28> t<StringConst> p<29> l<3:11> el<3:15>
n<> u<29> t<Ps_or_hierarchical_identifier> p<32> c<28> s<31> l<3:11> el<3:15>
n<> u<30> t<Constant_bit_select> p<31> l<3:16> el<3:16>
n<> u<31> t<Constant_select> p<32> c<30> l<3:16> el<3:16>
n<> u<32> t<Net_lvalue> p<70> c<29> s<69> l<3:11> el<3:15>
n<a> u<33> t<StringConst> p<34> l<3:19> el<3:20>
n<> u<34> t<Primary_literal> p<35> c<33> l<3:19> el<3:20>
n<> u<35> t<Primary> p<36> c<34> l<3:19> el<3:20>
n<> u<36> t<Expression> p<42> c<35> s<41> l<3:19> el<3:20>
n<b> u<37> t<StringConst> p<38> l<3:21> el<3:22>
n<> u<38> t<Primary_literal> p<39> c<37> l<3:21> el<3:22>
n<> u<39> t<Primary> p<40> c<38> l<3:21> el<3:22>
n<> u<40> t<Expression> p<42> c<39> l<3:21> el<3:22>
n<> u<41> t<BinOp_BitwAnd> p<42> s<40> l<3:20> el<3:21>
n<> u<42> t<Expression> p<43> c<36> l<3:19> el<3:22>
n<> u<43> t<Expression> p<56> c<42> s<55> l<3:18> el<3:23>
n<a> u<44> t<StringConst> p<45> l<3:27> el<3:28>
n<> u<45> t<Primary_literal> p<46> c<44> l<3:27> el<3:28>
n<> u<46> t<Primary> p<47> c<45> l<3:27> el<3:28>
n<> u<47> t<Expression> p<53> c<46> s<52> l<3:27> el<3:28>
n<c> u<48> t<StringConst> p<49> l<3:29> el<3:30>
n<> u<49> t<Primary_literal> p<50> c<48> l<3:29> el<3:30>
n<> u<50> t<Primary> p<51> c<49> l<3:29> el<3:30>
n<> u<51> t<Expression> p<53> c<50> l<3:29> el<3:30>
n<> u<52> t<BinOp_BitwAnd> p<53> s<51> l<3:28> el<3:29>
n<> u<53> t<Expression> p<54> c<47> l<3:27> el<3:30>
n<> u<54> t<Expression> p<56> c<53> l<3:26> el<3:31>
n<> u<55> t<BinOp_BitwOr> p<56> s<54> l<3:24> el<3:25>
n<> u<56> t<Expression> p<69> c<43> s<68> l<3:18> el<3:31>
n<b> u<57> t<StringConst> p<58> l<3:35> el<3:36>
n<> u<58> t<Primary_literal> p<59> c<57> l<3:35> el<3:36>
n<> u<59> t<Primary> p<60> c<58> l<3:35> el<3:36>
n<> u<60> t<Expression> p<66> c<59> s<65> l<3:35> el<3:36>
n<c> u<61> t<StringConst> p<62> l<3:37> el<3:38>
n<> u<62> t<Primary_literal> p<63> c<61> l<3:37> el<3:38>
n<> u<63> t<Primary> p<64> c<62> l<3:37> el<3:38>
n<> u<64> t<Expression> p<66> c<63> l<3:37> el<3:38>
n<> u<65> t<BinOp_BitwAnd> p<66> s<64> l<3:36> el<3:37>
n<> u<66> t<Expression> p<67> c<60> l<3:35> el<3:38>
n<> u<67> t<Expression> p<69> c<66> l<3:34> el<3:39>
n<> u<68> t<BinOp_BitwOr> p<69> s<67> l<3:32> el<3:33>
n<> u<69> t<Expression> p<70> c<56> l<3:18> el<3:39>
n<> u<70> t<Net_assignment> p<71> c<32> l<3:11> el<3:39>
n<> u<71> t<List_of_net_assignments> p<72> c<70> l<3:11> el<3:39>
n<> u<72> t<Continuous_assign> p<73> c<71> l<3:4> el<3:40>
n<> u<73> t<Module_common_item> p<74> c<72> l<3:4> el<3:40>
n<> u<74> t<Module_or_generate_item> p<75> c<73> l<3:4> el<3:40>
n<> u<75> t<Non_port_module_item> p<77> c<74> s<76> l<3:4> el<3:40>
n<> u<76> t<Endmodule> p<77> l<5:1> el<5:10>
n<> u<77> t<Module_declaration> p<78> c<27> l<1:1> el<5:10>
n<> u<78> t<Description> p<537> c<77> s<206> l<1:1> el<5:10>
n<module> u<79> t<Module_keyword> p<104> s<80> l<8:1> el<8:7>
n<carry_gate> u<80> t<StringConst> p<104> s<103> l<8:8> el<8:18>
n<> u<81> t<PortDir_Inp> p<84> s<83> l<8:19> el<8:24>
n<> u<82> t<Data_type_or_implicit> p<83> l<8:25> el<8:25>
n<> u<83> t<Net_port_type> p<84> c<82> l<8:25> el<8:25>
n<> u<84> t<Net_port_header> p<86> c<81> s<85> l<8:19> el<8:24>
n<a> u<85> t<StringConst> p<86> l<8:25> el<8:26>
n<> u<86> t<Ansi_port_declaration> p<103> c<84> s<91> l<8:19> el<8:26>
n<> u<87> t<Data_type_or_implicit> p<88> l<8:28> el<8:28>
n<> u<88> t<Net_port_type> p<89> c<87> l<8:28> el<8:28>
n<> u<89> t<Net_port_header> p<91> c<88> s<90> l<8:28> el<8:28>
n<b> u<90> t<StringConst> p<91> l<8:28> el<8:29>
n<> u<91> t<Ansi_port_declaration> p<103> c<89> s<96> l<8:28> el<8:29>
n<> u<92> t<Data_type_or_implicit> p<93> l<8:31> el<8:31>
n<> u<93> t<Net_port_type> p<94> c<92> l<8:31> el<8:31>
n<> u<94> t<Net_port_header> p<96> c<93> s<95> l<8:31> el<8:31>
n<c> u<95> t<StringConst> p<96> l<8:31> el<8:32>
n<> u<96> t<Ansi_port_declaration> p<103> c<94> s<102> l<8:31> el<8:32>
n<> u<97> t<PortDir_Out> p<100> s<99> l<9:5> el<9:11>
n<> u<98> t<Data_type_or_implicit> p<99> l<9:12> el<9:12>
n<> u<99> t<Net_port_type> p<100> c<98> l<9:12> el<9:12>
n<> u<100> t<Net_port_header> p<102> c<97> s<101> l<9:5> el<9:11>
n<cout> u<101> t<StringConst> p<102> l<9:12> el<9:16>
n<> u<102> t<Ansi_port_declaration> p<103> c<100> l<9:5> el<9:16>
n<> u<103> t<List_of_port_declarations> p<104> c<86> l<8:18> el<9:17>
n<> u<104> t<Module_ansi_header> p<205> c<79> s<119> l<8:1> el<9:18>
n<> u<105> t<NetType_Wire> p<114> s<106> l<11:1> el<11:5>
n<> u<106> t<Data_type_or_implicit> p<114> s<113> l<11:6> el<11:6>
n<x> u<107> t<StringConst> p<108> l<11:6> el<11:7>
n<> u<108> t<Net_decl_assignment> p<113> c<107> s<110> l<11:6> el<11:7>
n<y> u<109> t<StringConst> p<110> l<11:9> el<11:10>
n<> u<110> t<Net_decl_assignment> p<113> c<109> s<112> l<11:9> el<11:10>
n<z> u<111> t<StringConst> p<112> l<11:12> el<11:13>
n<> u<112> t<Net_decl_assignment> p<113> c<111> l<11:12> el<11:13>
n<> u<113> t<List_of_net_decl_assignments> p<114> c<108> l<11:6> el<11:13>
n<> u<114> t<Net_declaration> p<115> c<105> l<11:1> el<11:14>
n<> u<115> t<Package_or_generate_item_declaration> p<116> c<114> l<11:1> el<11:14>
n<> u<116> t<Module_or_generate_item_declaration> p<117> c<115> l<11:1> el<11:14>
n<> u<117> t<Module_common_item> p<118> c<116> l<11:1> el<11:14>
n<> u<118> t<Module_or_generate_item> p<119> c<117> l<11:1> el<11:14>
n<> u<119> t<Non_port_module_item> p<205> c<118> s<139> l<11:1> el<11:14>
n<> u<120> t<NInpGate_And> p<137> s<136> l<12:1> el<12:4>
n<g1> u<121> t<StringConst> p<122> l<12:5> el<12:7>
n<> u<122> t<Name_of_instance> p<136> c<121> s<127> l<12:5> el<12:7>
n<x> u<123> t<StringConst> p<124> l<12:8> el<12:9>
n<> u<124> t<Ps_or_hierarchical_identifier> p<127> c<123> s<126> l<12:8> el<12:9>
n<> u<125> t<Constant_bit_select> p<126> l<12:9> el<12:9>
n<> u<126> t<Constant_select> p<127> c<125> l<12:9> el<12:9>
n<> u<127> t<Net_lvalue> p<136> c<124> s<131> l<12:8> el<12:9>
n<a> u<128> t<StringConst> p<129> l<12:11> el<12:12>
n<> u<129> t<Primary_literal> p<130> c<128> l<12:11> el<12:12>
n<> u<130> t<Primary> p<131> c<129> l<12:11> el<12:12>
n<> u<131> t<Expression> p<136> c<130> s<135> l<12:11> el<12:12>
n<b> u<132> t<StringConst> p<133> l<12:14> el<12:15>
n<> u<133> t<Primary_literal> p<134> c<132> l<12:14> el<12:15>
n<> u<134> t<Primary> p<135> c<133> l<12:14> el<12:15>
n<> u<135> t<Expression> p<136> c<134> l<12:14> el<12:15>
n<> u<136> t<N_input_gate_instance> p<137> c<122> l<12:5> el<12:16>
n<> u<137> t<Gate_instantiation> p<138> c<120> l<12:1> el<12:17>
n<> u<138> t<Module_or_generate_item> p<139> c<137> l<12:1> el<12:17>
n<> u<139> t<Non_port_module_item> p<205> c<138> s<159> l<12:1> el<12:17>
n<> u<140> t<NInpGate_And> p<157> s<156> l<13:1> el<13:4>
n<g2> u<141> t<StringConst> p<142> l<13:5> el<13:7>
n<> u<142> t<Name_of_instance> p<156> c<141> s<147> l<13:5> el<13:7>
n<y> u<143> t<StringConst> p<144> l<13:8> el<13:9>
n<> u<144> t<Ps_or_hierarchical_identifier> p<147> c<143> s<146> l<13:8> el<13:9>
n<> u<145> t<Constant_bit_select> p<146> l<13:9> el<13:9>
n<> u<146> t<Constant_select> p<147> c<145> l<13:9> el<13:9>
n<> u<147> t<Net_lvalue> p<156> c<144> s<151> l<13:8> el<13:9>
n<a> u<148> t<StringConst> p<149> l<13:11> el<13:12>
n<> u<149> t<Primary_literal> p<150> c<148> l<13:11> el<13:12>
n<> u<150> t<Primary> p<151> c<149> l<13:11> el<13:12>
n<> u<151> t<Expression> p<156> c<150> s<155> l<13:11> el<13:12>
n<c> u<152> t<StringConst> p<153> l<13:14> el<13:15>
n<> u<153> t<Primary_literal> p<154> c<152> l<13:14> el<13:15>
n<> u<154> t<Primary> p<155> c<153> l<13:14> el<13:15>
n<> u<155> t<Expression> p<156> c<154> l<13:14> el<13:15>
n<> u<156> t<N_input_gate_instance> p<157> c<142> l<13:5> el<13:16>
n<> u<157> t<Gate_instantiation> p<158> c<140> l<13:1> el<13:17>
n<> u<158> t<Module_or_generate_item> p<159> c<157> l<13:1> el<13:17>
n<> u<159> t<Non_port_module_item> p<205> c<158> s<179> l<13:1> el<13:17>
n<> u<160> t<NInpGate_And> p<177> s<176> l<14:1> el<14:4>
n<g3> u<161> t<StringConst> p<162> l<14:5> el<14:7>
n<> u<162> t<Name_of_instance> p<176> c<161> s<167> l<14:5> el<14:7>
n<z> u<163> t<StringConst> p<164> l<14:8> el<14:9>
n<> u<164> t<Ps_or_hierarchical_identifier> p<167> c<163> s<166> l<14:8> el<14:9>
n<> u<165> t<Constant_bit_select> p<166> l<14:9> el<14:9>
n<> u<166> t<Constant_select> p<167> c<165> l<14:9> el<14:9>
n<> u<167> t<Net_lvalue> p<176> c<164> s<171> l<14:8> el<14:9>
n<b> u<168> t<StringConst> p<169> l<14:11> el<14:12>
n<> u<169> t<Primary_literal> p<170> c<168> l<14:11> el<14:12>
n<> u<170> t<Primary> p<171> c<169> l<14:11> el<14:12>
n<> u<171> t<Expression> p<176> c<170> s<175> l<14:11> el<14:12>
n<c> u<172> t<StringConst> p<173> l<14:14> el<14:15>
n<> u<173> t<Primary_literal> p<174> c<172> l<14:14> el<14:15>
n<> u<174> t<Primary> p<175> c<173> l<14:14> el<14:15>
n<> u<175> t<Expression> p<176> c<174> l<14:14> el<14:15>
n<> u<176> t<N_input_gate_instance> p<177> c<162> l<14:5> el<14:16>
n<> u<177> t<Gate_instantiation> p<178> c<160> l<14:1> el<14:17>
n<> u<178> t<Module_or_generate_item> p<179> c<177> l<14:1> el<14:17>
n<> u<179> t<Non_port_module_item> p<205> c<178> s<203> l<14:1> el<14:17>
n<> u<180> t<NInpGate_Or> p<201> s<200> l<15:1> el<15:3>
n<g4> u<181> t<StringConst> p<182> l<15:4> el<15:6>
n<> u<182> t<Name_of_instance> p<200> c<181> s<187> l<15:4> el<15:6>
n<cout> u<183> t<StringConst> p<184> l<15:7> el<15:11>
n<> u<184> t<Ps_or_hierarchical_identifier> p<187> c<183> s<186> l<15:7> el<15:11>
n<> u<185> t<Constant_bit_select> p<186> l<15:11> el<15:11>
n<> u<186> t<Constant_select> p<187> c<185> l<15:11> el<15:11>
n<> u<187> t<Net_lvalue> p<200> c<184> s<191> l<15:7> el<15:11>
n<x> u<188> t<StringConst> p<189> l<15:13> el<15:14>
n<> u<189> t<Primary_literal> p<190> c<188> l<15:13> el<15:14>
n<> u<190> t<Primary> p<191> c<189> l<15:13> el<15:14>
n<> u<191> t<Expression> p<200> c<190> s<195> l<15:13> el<15:14>
n<y> u<192> t<StringConst> p<193> l<15:16> el<15:17>
n<> u<193> t<Primary_literal> p<194> c<192> l<15:16> el<15:17>
n<> u<194> t<Primary> p<195> c<193> l<15:16> el<15:17>
n<> u<195> t<Expression> p<200> c<194> s<199> l<15:16> el<15:17>
n<z> u<196> t<StringConst> p<197> l<15:19> el<15:20>
n<> u<197> t<Primary_literal> p<198> c<196> l<15:19> el<15:20>
n<> u<198> t<Primary> p<199> c<197> l<15:19> el<15:20>
n<> u<199> t<Expression> p<200> c<198> l<15:19> el<15:20>
n<> u<200> t<N_input_gate_instance> p<201> c<182> l<15:4> el<15:21>
n<> u<201> t<Gate_instantiation> p<202> c<180> l<15:1> el<15:22>
n<> u<202> t<Module_or_generate_item> p<203> c<201> l<15:1> el<15:22>
n<> u<203> t<Non_port_module_item> p<205> c<202> s<204> l<15:1> el<15:22>
n<> u<204> t<Endmodule> p<205> l<16:1> el<16:10>
n<> u<205> t<Module_declaration> p<206> c<104> l<8:1> el<16:10>
n<> u<206> t<Description> p<537> c<205> s<536> l<8:1> el<16:10>
n<module> u<207> t<Module_keyword> p<232> s<208> l<18:1> el<18:7>
n<carry_trans> u<208> t<StringConst> p<232> s<231> l<18:8> el<18:19>
n<> u<209> t<PortDir_Inp> p<212> s<211> l<18:20> el<18:25>
n<> u<210> t<Data_type_or_implicit> p<211> l<18:26> el<18:26>
n<> u<211> t<Net_port_type> p<212> c<210> l<18:26> el<18:26>
n<> u<212> t<Net_port_header> p<214> c<209> s<213> l<18:20> el<18:25>
n<a> u<213> t<StringConst> p<214> l<18:26> el<18:27>
n<> u<214> t<Ansi_port_declaration> p<231> c<212> s<219> l<18:20> el<18:27>
n<> u<215> t<Data_type_or_implicit> p<216> l<18:29> el<18:29>
n<> u<216> t<Net_port_type> p<217> c<215> l<18:29> el<18:29>
n<> u<217> t<Net_port_header> p<219> c<216> s<218> l<18:29> el<18:29>
n<b> u<218> t<StringConst> p<219> l<18:29> el<18:30>
n<> u<219> t<Ansi_port_declaration> p<231> c<217> s<224> l<18:29> el<18:30>
n<> u<220> t<Data_type_or_implicit> p<221> l<18:32> el<18:32>
n<> u<221> t<Net_port_type> p<222> c<220> l<18:32> el<18:32>
n<> u<222> t<Net_port_header> p<224> c<221> s<223> l<18:32> el<18:32>
n<c> u<223> t<StringConst> p<224> l<18:32> el<18:33>
n<> u<224> t<Ansi_port_declaration> p<231> c<222> s<230> l<18:32> el<18:33>
n<> u<225> t<PortDir_Out> p<228> s<227> l<18:35> el<18:41>
n<> u<226> t<Data_type_or_implicit> p<227> l<18:42> el<18:42>
n<> u<227> t<Net_port_type> p<228> c<226> l<18:42> el<18:42>
n<> u<228> t<Net_port_header> p<230> c<225> s<229> l<18:35> el<18:41>
n<cout> u<229> t<StringConst> p<230> l<18:42> el<18:46>
n<> u<230> t<Ansi_port_declaration> p<231> c<228> l<18:35> el<18:46>
n<> u<231> t<List_of_port_declarations> p<232> c<214> l<18:19> el<18:47>
n<> u<232> t<Module_ansi_header> p<535> c<207> s<251> l<18:1> el<18:48>
n<> u<233> t<NetType_Wire> p<246> s<234> l<20:1> el<20:5>
n<> u<234> t<Data_type_or_implicit> p<246> s<245> l<20:6> el<20:6>
n<i1> u<235> t<StringConst> p<236> l<20:6> el<20:8>
n<> u<236> t<Net_decl_assignment> p<245> c<235> s<238> l<20:6> el<20:8>
n<i2> u<237> t<StringConst> p<238> l<20:10> el<20:12>
n<> u<238> t<Net_decl_assignment> p<245> c<237> s<240> l<20:10> el<20:12>
n<i3> u<239> t<StringConst> p<240> l<20:14> el<20:16>
n<> u<240> t<Net_decl_assignment> p<245> c<239> s<242> l<20:14> el<20:16>
n<i4> u<241> t<StringConst> p<242> l<20:18> el<20:20>
n<> u<242> t<Net_decl_assignment> p<245> c<241> s<244> l<20:18> el<20:20>
n<cn> u<243> t<StringConst> p<244> l<20:22> el<20:24>
n<> u<244> t<Net_decl_assignment> p<245> c<243> l<20:22> el<20:24>
n<> u<245> t<List_of_net_decl_assignments> p<246> c<236> l<20:6> el<20:24>
n<> u<246> t<Net_declaration> p<247> c<233> l<20:1> el<20:25>
n<> u<247> t<Package_or_generate_item_declaration> p<248> c<246> l<20:1> el<20:25>
n<> u<248> t<Module_or_generate_item_declaration> p<249> c<247> l<20:1> el<20:25>
n<> u<249> t<Module_common_item> p<250> c<248> l<20:1> el<20:25>
n<> u<250> t<Module_or_generate_item> p<251> c<249> l<20:1> el<20:25>
n<> u<251> t<Non_port_module_item> p<535> c<250> s<266> l<20:1> el<20:25>
n<> u<252> t<NetType_Wire> p<261> s<253> l<22:1> el<22:5>
n<> u<253> t<Data_type_or_implicit> p<261> s<260> l<22:6> el<22:6>
n<zero> u<254> t<StringConst> p<259> s<258> l<22:6> el<22:10>
n<> u<255> t<Number_1Tickb0> p<256> l<22:13> el<22:17>
n<> u<256> t<Primary_literal> p<257> c<255> l<22:13> el<22:17>
n<> u<257> t<Primary> p<258> c<256> l<22:13> el<22:17>
n<> u<258> t<Expression> p<259> c<257> l<22:13> el<22:17>
n<> u<259> t<Net_decl_assignment> p<260> c<254> l<22:6> el<22:17>
n<> u<260> t<List_of_net_decl_assignments> p<261> c<259> l<22:6> el<22:17>
n<> u<261> t<Net_declaration> p<262> c<252> l<22:1> el<22:18>
n<> u<262> t<Package_or_generate_item_declaration> p<263> c<261> l<22:1> el<22:18>
n<> u<263> t<Module_or_generate_item_declaration> p<264> c<262> l<22:1> el<22:18>
n<> u<264> t<Module_common_item> p<265> c<263> l<22:1> el<22:18>
n<> u<265> t<Module_or_generate_item> p<266> c<264> l<22:1> el<22:18>
n<> u<266> t<Non_port_module_item> p<535> c<265> s<281> l<22:1> el<22:18>
n<> u<267> t<NetType_Wire> p<276> s<268> l<23:1> el<23:5>
n<> u<268> t<Data_type_or_implicit> p<276> s<275> l<23:6> el<23:6>
n<one> u<269> t<StringConst> p<274> s<273> l<23:6> el<23:9>
n<> u<270> t<Number_1Tickb1> p<271> l<23:12> el<23:16>
n<> u<271> t<Primary_literal> p<272> c<270> l<23:12> el<23:16>
n<> u<272> t<Primary> p<273> c<271> l<23:12> el<23:16>
n<> u<273> t<Expression> p<274> c<272> l<23:12> el<23:16>
n<> u<274> t<Net_decl_assignment> p<275> c<269> l<23:6> el<23:16>
n<> u<275> t<List_of_net_decl_assignments> p<276> c<274> l<23:6> el<23:16>
n<> u<276> t<Net_declaration> p<277> c<267> l<23:1> el<23:17>
n<> u<277> t<Package_or_generate_item_declaration> p<278> c<276> l<23:1> el<23:17>
n<> u<278> t<Module_or_generate_item_declaration> p<279> c<277> l<23:1> el<23:17>
n<> u<279> t<Module_common_item> p<280> c<278> l<23:1> el<23:17>
n<> u<280> t<Module_or_generate_item> p<281> c<279> l<23:1> el<23:17>
n<> u<281> t<Non_port_module_item> p<535> c<280> s<302> l<23:1> el<23:17>
n<> u<282> t<PassEnSwitch_Tranif1> p<300> s<299> l<25:1> el<25:8>
n<n1> u<283> t<StringConst> p<284> l<25:9> el<25:11>
n<> u<284> t<Name_of_instance> p<299> c<283> s<289> l<25:9> el<25:11>
n<i1> u<285> t<StringConst> p<286> l<25:12> el<25:14>
n<> u<286> t<Ps_or_hierarchical_identifier> p<289> c<285> s<288> l<25:12> el<25:14>
n<> u<287> t<Constant_bit_select> p<288> l<25:14> el<25:14>
n<> u<288> t<Constant_select> p<289> c<287> l<25:14> el<25:14>
n<> u<289> t<Net_lvalue> p<299> c<286> s<294> l<25:12> el<25:14>
n<zero> u<290> t<StringConst> p<291> l<25:15> el<25:19>
n<> u<291> t<Ps_or_hierarchical_identifier> p<294> c<290> s<293> l<25:15> el<25:19>
n<> u<292> t<Constant_bit_select> p<293> l<25:19> el<25:19>
n<> u<293> t<Constant_select> p<294> c<292> l<25:19> el<25:19>
n<> u<294> t<Net_lvalue> p<299> c<291> s<298> l<25:15> el<25:19>
n<a> u<295> t<StringConst> p<296> l<25:21> el<25:22>
n<> u<296> t<Primary_literal> p<297> c<295> l<25:21> el<25:22>
n<> u<297> t<Primary> p<298> c<296> l<25:21> el<25:22>
n<> u<298> t<Expression> p<299> c<297> l<25:21> el<25:22>
n<> u<299> t<Pass_enable_switch_instance> p<300> c<284> l<25:9> el<25:23>
n<> u<300> t<Gate_instantiation> p<301> c<282> l<25:1> el<25:24>
n<> u<301> t<Module_or_generate_item> p<302> c<300> l<25:1> el<25:24>
n<> u<302> t<Non_port_module_item> p<535> c<301> s<323> l<25:1> el<25:24>
n<> u<303> t<PassEnSwitch_Tranif1> p<321> s<320> l<26:1> el<26:8>
n<n2> u<304> t<StringConst> p<305> l<26:9> el<26:11>
n<> u<305> t<Name_of_instance> p<320> c<304> s<310> l<26:9> el<26:11>
n<i1> u<306> t<StringConst> p<307> l<26:12> el<26:14>
n<> u<307> t<Ps_or_hierarchical_identifier> p<310> c<306> s<309> l<26:12> el<26:14>
n<> u<308> t<Constant_bit_select> p<309> l<26:14> el<26:14>
n<> u<309> t<Constant_select> p<310> c<308> l<26:14> el<26:14>
n<> u<310> t<Net_lvalue> p<320> c<307> s<315> l<26:12> el<26:14>
n<zero> u<311> t<StringConst> p<312> l<26:16> el<26:20>
n<> u<312> t<Ps_or_hierarchical_identifier> p<315> c<311> s<314> l<26:16> el<26:20>
n<> u<313> t<Constant_bit_select> p<314> l<26:20> el<26:20>
n<> u<314> t<Constant_select> p<315> c<313> l<26:20> el<26:20>
n<> u<315> t<Net_lvalue> p<320> c<312> s<319> l<26:16> el<26:20>
n<b> u<316> t<StringConst> p<317> l<26:22> el<26:23>
n<> u<317> t<Primary_literal> p<318> c<316> l<26:22> el<26:23>
n<> u<318> t<Primary> p<319> c<317> l<26:22> el<26:23>
n<> u<319> t<Expression> p<320> c<318> l<26:22> el<26:23>
n<> u<320> t<Pass_enable_switch_instance> p<321> c<305> l<26:9> el<26:24>
n<> u<321> t<Gate_instantiation> p<322> c<303> l<26:1> el<26:25>
n<> u<322> t<Module_or_generate_item> p<323> c<321> l<26:1> el<26:25>
n<> u<323> t<Non_port_module_item> p<535> c<322> s<344> l<26:1> el<26:25>
n<> u<324> t<PassEnSwitch_Tranif1> p<342> s<341> l<27:1> el<27:8>
n<n3> u<325> t<StringConst> p<326> l<27:9> el<27:11>
n<> u<326> t<Name_of_instance> p<341> c<325> s<331> l<27:9> el<27:11>
n<cn> u<327> t<StringConst> p<328> l<27:12> el<27:14>
n<> u<328> t<Ps_or_hierarchical_identifier> p<331> c<327> s<330> l<27:12> el<27:14>
n<> u<329> t<Constant_bit_select> p<330> l<27:14> el<27:14>
n<> u<330> t<Constant_select> p<331> c<329> l<27:14> el<27:14>
n<> u<331> t<Net_lvalue> p<341> c<328> s<336> l<27:12> el<27:14>
n<i1> u<332> t<StringConst> p<333> l<27:16> el<27:18>
n<> u<333> t<Ps_or_hierarchical_identifier> p<336> c<332> s<335> l<27:16> el<27:18>
n<> u<334> t<Constant_bit_select> p<335> l<27:18> el<27:18>
n<> u<335> t<Constant_select> p<336> c<334> l<27:18> el<27:18>
n<> u<336> t<Net_lvalue> p<341> c<333> s<340> l<27:16> el<27:18>
n<c> u<337> t<StringConst> p<338> l<27:20> el<27:21>
n<> u<338> t<Primary_literal> p<339> c<337> l<27:20> el<27:21>
n<> u<339> t<Primary> p<340> c<338> l<27:20> el<27:21>
n<> u<340> t<Expression> p<341> c<339> l<27:20> el<27:21>
n<> u<341> t<Pass_enable_switch_instance> p<342> c<326> l<27:9> el<27:22>
n<> u<342> t<Gate_instantiation> p<343> c<324> l<27:1> el<27:23>
n<> u<343> t<Module_or_generate_item> p<344> c<342> l<27:1> el<27:23>
n<> u<344> t<Non_port_module_item> p<535> c<343> s<365> l<27:1> el<27:23>
n<> u<345> t<PassEnSwitch_Tranif1> p<363> s<362> l<28:1> el<28:8>
n<n4> u<346> t<StringConst> p<347> l<28:9> el<28:11>
n<> u<347> t<Name_of_instance> p<362> c<346> s<352> l<28:9> el<28:11>
n<i2> u<348> t<StringConst> p<349> l<28:12> el<28:14>
n<> u<349> t<Ps_or_hierarchical_identifier> p<352> c<348> s<351> l<28:12> el<28:14>
n<> u<350> t<Constant_bit_select> p<351> l<28:14> el<28:14>
n<> u<351> t<Constant_select> p<352> c<350> l<28:14> el<28:14>
n<> u<352> t<Net_lvalue> p<362> c<349> s<357> l<28:12> el<28:14>
n<zero> u<353> t<StringConst> p<354> l<28:16> el<28:20>
n<> u<354> t<Ps_or_hierarchical_identifier> p<357> c<353> s<356> l<28:16> el<28:20>
n<> u<355> t<Constant_bit_select> p<356> l<28:20> el<28:20>
n<> u<356> t<Constant_select> p<357> c<355> l<28:20> el<28:20>
n<> u<357> t<Net_lvalue> p<362> c<354> s<361> l<28:16> el<28:20>
n<b> u<358> t<StringConst> p<359> l<28:22> el<28:23>
n<> u<359> t<Primary_literal> p<360> c<358> l<28:22> el<28:23>
n<> u<360> t<Primary> p<361> c<359> l<28:22> el<28:23>
n<> u<361> t<Expression> p<362> c<360> l<28:22> el<28:23>
n<> u<362> t<Pass_enable_switch_instance> p<363> c<347> l<28:9> el<28:24>
n<> u<363> t<Gate_instantiation> p<364> c<345> l<28:1> el<28:25>
n<> u<364> t<Module_or_generate_item> p<365> c<363> l<28:1> el<28:25>
n<> u<365> t<Non_port_module_item> p<535> c<364> s<386> l<28:1> el<28:25>
n<> u<366> t<PassEnSwitch_Tranif1> p<384> s<383> l<29:1> el<29:8>
n<n5> u<367> t<StringConst> p<368> l<29:9> el<29:11>
n<> u<368> t<Name_of_instance> p<383> c<367> s<373> l<29:9> el<29:11>
n<cn> u<369> t<StringConst> p<370> l<29:12> el<29:14>
n<> u<370> t<Ps_or_hierarchical_identifier> p<373> c<369> s<372> l<29:12> el<29:14>
n<> u<371> t<Constant_bit_select> p<372> l<29:14> el<29:14>
n<> u<372> t<Constant_select> p<373> c<371> l<29:14> el<29:14>
n<> u<373> t<Net_lvalue> p<383> c<370> s<378> l<29:12> el<29:14>
n<i2> u<374> t<StringConst> p<375> l<29:16> el<29:18>
n<> u<375> t<Ps_or_hierarchical_identifier> p<378> c<374> s<377> l<29:16> el<29:18>
n<> u<376> t<Constant_bit_select> p<377> l<29:18> el<29:18>
n<> u<377> t<Constant_select> p<378> c<376> l<29:18> el<29:18>
n<> u<378> t<Net_lvalue> p<383> c<375> s<382> l<29:16> el<29:18>
n<a> u<379> t<StringConst> p<380> l<29:20> el<29:21>
n<> u<380> t<Primary_literal> p<381> c<379> l<29:20> el<29:21>
n<> u<381> t<Primary> p<382> c<380> l<29:20> el<29:21>
n<> u<382> t<Expression> p<383> c<381> l<29:20> el<29:21>
n<> u<383> t<Pass_enable_switch_instance> p<384> c<368> l<29:9> el<29:22>
n<> u<384> t<Gate_instantiation> p<385> c<366> l<29:1> el<29:23>
n<> u<385> t<Module_or_generate_item> p<386> c<384> l<29:1> el<29:23>
n<> u<386> t<Non_port_module_item> p<535> c<385> s<407> l<29:1> el<29:23>
n<> u<387> t<PassEnSwitch_Tranif0> p<405> s<404> l<30:1> el<30:8>
n<p1> u<388> t<StringConst> p<389> l<30:9> el<30:11>
n<> u<389> t<Name_of_instance> p<404> c<388> s<394> l<30:9> el<30:11>
n<i3> u<390> t<StringConst> p<391> l<30:12> el<30:14>
n<> u<391> t<Ps_or_hierarchical_identifier> p<394> c<390> s<393> l<30:12> el<30:14>
n<> u<392> t<Constant_bit_select> p<393> l<30:14> el<30:14>
n<> u<393> t<Constant_select> p<394> c<392> l<30:14> el<30:14>
n<> u<394> t<Net_lvalue> p<404> c<391> s<399> l<30:12> el<30:14>
n<one> u<395> t<StringConst> p<396> l<30:16> el<30:19>
n<> u<396> t<Ps_or_hierarchical_identifier> p<399> c<395> s<398> l<30:16> el<30:19>
n<> u<397> t<Constant_bit_select> p<398> l<30:19> el<30:19>
n<> u<398> t<Constant_select> p<399> c<397> l<30:19> el<30:19>
n<> u<399> t<Net_lvalue> p<404> c<396> s<403> l<30:16> el<30:19>
n<a> u<400> t<StringConst> p<401> l<30:21> el<30:22>
n<> u<401> t<Primary_literal> p<402> c<400> l<30:21> el<30:22>
n<> u<402> t<Primary> p<403> c<401> l<30:21> el<30:22>
n<> u<403> t<Expression> p<404> c<402> l<30:21> el<30:22>
n<> u<404> t<Pass_enable_switch_instance> p<405> c<389> l<30:9> el<30:23>
n<> u<405> t<Gate_instantiation> p<406> c<387> l<30:1> el<30:24>
n<> u<406> t<Module_or_generate_item> p<407> c<405> l<30:1> el<30:24>
n<> u<407> t<Non_port_module_item> p<535> c<406> s<428> l<30:1> el<30:24>
n<> u<408> t<PassEnSwitch_Tranif0> p<426> s<425> l<31:1> el<31:8>
n<p2> u<409> t<StringConst> p<410> l<31:9> el<31:11>
n<> u<410> t<Name_of_instance> p<425> c<409> s<415> l<31:9> el<31:11>
n<i3> u<411> t<StringConst> p<412> l<31:12> el<31:14>
n<> u<412> t<Ps_or_hierarchical_identifier> p<415> c<411> s<414> l<31:12> el<31:14>
n<> u<413> t<Constant_bit_select> p<414> l<31:14> el<31:14>
n<> u<414> t<Constant_select> p<415> c<413> l<31:14> el<31:14>
n<> u<415> t<Net_lvalue> p<425> c<412> s<420> l<31:12> el<31:14>
n<one> u<416> t<StringConst> p<417> l<31:16> el<31:19>
n<> u<417> t<Ps_or_hierarchical_identifier> p<420> c<416> s<419> l<31:16> el<31:19>
n<> u<418> t<Constant_bit_select> p<419> l<31:19> el<31:19>
n<> u<419> t<Constant_select> p<420> c<418> l<31:19> el<31:19>
n<> u<420> t<Net_lvalue> p<425> c<417> s<424> l<31:16> el<31:19>
n<b> u<421> t<StringConst> p<422> l<31:21> el<31:22>
n<> u<422> t<Primary_literal> p<423> c<421> l<31:21> el<31:22>
n<> u<423> t<Primary> p<424> c<422> l<31:21> el<31:22>
n<> u<424> t<Expression> p<425> c<423> l<31:21> el<31:22>
n<> u<425> t<Pass_enable_switch_instance> p<426> c<410> l<31:9> el<31:23>
n<> u<426> t<Gate_instantiation> p<427> c<408> l<31:1> el<31:24>
n<> u<427> t<Module_or_generate_item> p<428> c<426> l<31:1> el<31:24>
n<> u<428> t<Non_port_module_item> p<535> c<427> s<449> l<31:1> el<31:24>
n<> u<429> t<PassEnSwitch_Tranif0> p<447> s<446> l<32:1> el<32:8>
n<p3> u<430> t<StringConst> p<431> l<32:9> el<32:11>
n<> u<431> t<Name_of_instance> p<446> c<430> s<436> l<32:9> el<32:11>
n<cn> u<432> t<StringConst> p<433> l<32:12> el<32:14>
n<> u<433> t<Ps_or_hierarchical_identifier> p<436> c<432> s<435> l<32:12> el<32:14>
n<> u<434> t<Constant_bit_select> p<435> l<32:14> el<32:14>
n<> u<435> t<Constant_select> p<436> c<434> l<32:14> el<32:14>
n<> u<436> t<Net_lvalue> p<446> c<433> s<441> l<32:12> el<32:14>
n<i3> u<437> t<StringConst> p<438> l<32:16> el<32:18>
n<> u<438> t<Ps_or_hierarchical_identifier> p<441> c<437> s<440> l<32:16> el<32:18>
n<> u<439> t<Constant_bit_select> p<440> l<32:18> el<32:18>
n<> u<440> t<Constant_select> p<441> c<439> l<32:18> el<32:18>
n<> u<441> t<Net_lvalue> p<446> c<438> s<445> l<32:16> el<32:18>
n<c> u<442> t<StringConst> p<443> l<32:20> el<32:21>
n<> u<443> t<Primary_literal> p<444> c<442> l<32:20> el<32:21>
n<> u<444> t<Primary> p<445> c<443> l<32:20> el<32:21>
n<> u<445> t<Expression> p<446> c<444> l<32:20> el<32:21>
n<> u<446> t<Pass_enable_switch_instance> p<447> c<431> l<32:9> el<32:22>
n<> u<447> t<Gate_instantiation> p<448> c<429> l<32:1> el<32:23>
n<> u<448> t<Module_or_generate_item> p<449> c<447> l<32:1> el<32:23>
n<> u<449> t<Non_port_module_item> p<535> c<448> s<470> l<32:1> el<32:23>
n<> u<450> t<PassEnSwitch_Tranif0> p<468> s<467> l<33:1> el<33:8>
n<p4> u<451> t<StringConst> p<452> l<33:9> el<33:11>
n<> u<452> t<Name_of_instance> p<467> c<451> s<457> l<33:9> el<33:11>
n<i4> u<453> t<StringConst> p<454> l<33:12> el<33:14>
n<> u<454> t<Ps_or_hierarchical_identifier> p<457> c<453> s<456> l<33:12> el<33:14>
n<> u<455> t<Constant_bit_select> p<456> l<33:14> el<33:14>
n<> u<456> t<Constant_select> p<457> c<455> l<33:14> el<33:14>
n<> u<457> t<Net_lvalue> p<467> c<454> s<462> l<33:12> el<33:14>
n<one> u<458> t<StringConst> p<459> l<33:16> el<33:19>
n<> u<459> t<Ps_or_hierarchical_identifier> p<462> c<458> s<461> l<33:16> el<33:19>
n<> u<460> t<Constant_bit_select> p<461> l<33:19> el<33:19>
n<> u<461> t<Constant_select> p<462> c<460> l<33:19> el<33:19>
n<> u<462> t<Net_lvalue> p<467> c<459> s<466> l<33:16> el<33:19>
n<b> u<463> t<StringConst> p<464> l<33:21> el<33:22>
n<> u<464> t<Primary_literal> p<465> c<463> l<33:21> el<33:22>
n<> u<465> t<Primary> p<466> c<464> l<33:21> el<33:22>
n<> u<466> t<Expression> p<467> c<465> l<33:21> el<33:22>
n<> u<467> t<Pass_enable_switch_instance> p<468> c<452> l<33:9> el<33:23>
n<> u<468> t<Gate_instantiation> p<469> c<450> l<33:1> el<33:24>
n<> u<469> t<Module_or_generate_item> p<470> c<468> l<33:1> el<33:24>
n<> u<470> t<Non_port_module_item> p<535> c<469> s<491> l<33:1> el<33:24>
n<> u<471> t<PassEnSwitch_Tranif0> p<489> s<488> l<34:1> el<34:8>
n<p5> u<472> t<StringConst> p<473> l<34:9> el<34:11>
n<> u<473> t<Name_of_instance> p<488> c<472> s<478> l<34:9> el<34:11>
n<cn> u<474> t<StringConst> p<475> l<34:12> el<34:14>
n<> u<475> t<Ps_or_hierarchical_identifier> p<478> c<474> s<477> l<34:12> el<34:14>
n<> u<476> t<Constant_bit_select> p<477> l<34:14> el<34:14>
n<> u<477> t<Constant_select> p<478> c<476> l<34:14> el<34:14>
n<> u<478> t<Net_lvalue> p<488> c<475> s<483> l<34:12> el<34:14>
n<i4> u<479> t<StringConst> p<480> l<34:16> el<34:18>
n<> u<480> t<Ps_or_hierarchical_identifier> p<483> c<479> s<482> l<34:16> el<34:18>
n<> u<481> t<Constant_bit_select> p<482> l<34:18> el<34:18>
n<> u<482> t<Constant_select> p<483> c<481> l<34:18> el<34:18>
n<> u<483> t<Net_lvalue> p<488> c<480> s<487> l<34:16> el<34:18>
n<a> u<484> t<StringConst> p<485> l<34:20> el<34:21>
n<> u<485> t<Primary_literal> p<486> c<484> l<34:20> el<34:21>
n<> u<486> t<Primary> p<487> c<485> l<34:20> el<34:21>
n<> u<487> t<Expression> p<488> c<486> l<34:20> el<34:21>
n<> u<488> t<Pass_enable_switch_instance> p<489> c<473> l<34:9> el<34:22>
n<> u<489> t<Gate_instantiation> p<490> c<471> l<34:1> el<34:23>
n<> u<490> t<Module_or_generate_item> p<491> c<489> l<34:1> el<34:23>
n<> u<491> t<Non_port_module_item> p<535> c<490> s<512> l<34:1> el<34:23>
n<> u<492> t<PassEnSwitch_Tranif1> p<510> s<509> l<35:1> el<35:8>
n<n6> u<493> t<StringConst> p<494> l<35:9> el<35:11>
n<> u<494> t<Name_of_instance> p<509> c<493> s<499> l<35:9> el<35:11>
n<cout> u<495> t<StringConst> p<496> l<35:12> el<35:16>
n<> u<496> t<Ps_or_hierarchical_identifier> p<499> c<495> s<498> l<35:12> el<35:16>
n<> u<497> t<Constant_bit_select> p<498> l<35:16> el<35:16>
n<> u<498> t<Constant_select> p<499> c<497> l<35:16> el<35:16>
n<> u<499> t<Net_lvalue> p<509> c<496> s<504> l<35:12> el<35:16>
n<zero> u<500> t<StringConst> p<501> l<35:18> el<35:22>
n<> u<501> t<Ps_or_hierarchical_identifier> p<504> c<500> s<503> l<35:18> el<35:22>
n<> u<502> t<Constant_bit_select> p<503> l<35:22> el<35:22>
n<> u<503> t<Constant_select> p<504> c<502> l<35:22> el<35:22>
n<> u<504> t<Net_lvalue> p<509> c<501> s<508> l<35:18> el<35:22>
n<cn> u<505> t<StringConst> p<506> l<35:24> el<35:26>
n<> u<506> t<Primary_literal> p<507> c<505> l<35:24> el<35:26>
n<> u<507> t<Primary> p<508> c<506> l<35:24> el<35:26>
n<> u<508> t<Expression> p<509> c<507> l<35:24> el<35:26>
n<> u<509> t<Pass_enable_switch_instance> p<510> c<494> l<35:9> el<35:27>
n<> u<510> t<Gate_instantiation> p<511> c<492> l<35:1> el<35:28>
n<> u<511> t<Module_or_generate_item> p<512> c<510> l<35:1> el<35:28>
n<> u<512> t<Non_port_module_item> p<535> c<511> s<533> l<35:1> el<35:28>
n<> u<513> t<PassEnSwitch_Tranif0> p<531> s<530> l<36:1> el<36:8>
n<p6> u<514> t<StringConst> p<515> l<36:9> el<36:11>
n<> u<515> t<Name_of_instance> p<530> c<514> s<520> l<36:9> el<36:11>
n<cout> u<516> t<StringConst> p<517> l<36:12> el<36:16>
n<> u<517> t<Ps_or_hierarchical_identifier> p<520> c<516> s<519> l<36:12> el<36:16>
n<> u<518> t<Constant_bit_select> p<519> l<36:16> el<36:16>
n<> u<519> t<Constant_select> p<520> c<518> l<36:16> el<36:16>
n<> u<520> t<Net_lvalue> p<530> c<517> s<525> l<36:12> el<36:16>
n<one> u<521> t<StringConst> p<522> l<36:18> el<36:21>
n<> u<522> t<Ps_or_hierarchical_identifier> p<525> c<521> s<524> l<36:18> el<36:21>
n<> u<523> t<Constant_bit_select> p<524> l<36:21> el<36:21>
n<> u<524> t<Constant_select> p<525> c<523> l<36:21> el<36:21>
n<> u<525> t<Net_lvalue> p<530> c<522> s<529> l<36:18> el<36:21>
n<cn> u<526> t<StringConst> p<527> l<36:23> el<36:25>
n<> u<527> t<Primary_literal> p<528> c<526> l<36:23> el<36:25>
n<> u<528> t<Primary> p<529> c<527> l<36:23> el<36:25>
n<> u<529> t<Expression> p<530> c<528> l<36:23> el<36:25>
n<> u<530> t<Pass_enable_switch_instance> p<531> c<515> l<36:9> el<36:26>
n<> u<531> t<Gate_instantiation> p<532> c<513> l<36:1> el<36:27>
n<> u<532> t<Module_or_generate_item> p<533> c<531> l<36:1> el<36:27>
n<> u<533> t<Non_port_module_item> p<535> c<532> s<534> l<36:1> el<36:27>
n<> u<534> t<Endmodule> p<535> l<37:1> el<37:10>
n<> u<535> t<Module_declaration> p<536> c<232> l<18:1> el<37:10>
n<> u<536> t<Description> p<537> c<535> l<18:1> el<37:10>
n<> u<537> t<Source_text> p<538> c<78> l<1:1> el<37:10>
n<> u<538> t<Top_level_rule> c<1> l<1:1> el<40:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/CarryTrans/dut.sv:1:1: No timescale set for "carry_rtl".

[WRN:PA0205] ${SURELOG_DIR}/tests/CarryTrans/dut.sv:8:1: No timescale set for "carry_gate".

[WRN:PA0205] ${SURELOG_DIR}/tests/CarryTrans/dut.sv:18:1: No timescale set for "carry_trans".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/CarryTrans/dut.sv:8:1: Compile module "work@carry_gate".

[INF:CP0303] ${SURELOG_DIR}/tests/CarryTrans/dut.sv:1:1: Compile module "work@carry_rtl".

[INF:CP0303] ${SURELOG_DIR}/tests/CarryTrans/dut.sv:18:1: Compile module "work@carry_trans".

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/CarryTrans/builtin.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<249> s<248> f<0> l<1:3> el<1:3>
n<mailbox> u<2> t<StringConst> p<102> s<16> f<0> l<1:9> el<1:16>
n<> u<3> t<IntegerAtomType_Int> p<4> f<0> l<3:19> el<3:22>
n<> u<4> t<Data_type> p<5> c<3> f<0> l<3:19> el<3:22>
n<> u<5> t<Data_type_or_implicit> p<11> c<4> s<6> f<0> l<3:19> el<3:22>
n<bound> u<6> t<StringConst> p<11> s<10> f<0> l<3:23> el<3:28>
n<0> u<7> t<IntConst> p<8> f<0> l<3:31> el<3:32>
n<> u<8> t<Primary_literal> p<9> c<7> f<0> l<3:31> el<3:32>
n<> u<9> t<Primary> p<10> c<8> f<0> l<3:31> el<3:32>
n<> u<10> t<Expression> p<11> c<9> f<0> l<3:31> el<3:32>
n<> u<11> t<Tf_port_item> p<12> c<5> f<0> l<3:19> el<3:32>
n<> u<12> t<Tf_port_list> p<14> c<11> s<13> f<0> l<3:19> el<3:32>
n<> u<13> t<Endfunction> p<14> f<0> l<4:5> el<4:16>
n<> u<14> t<Class_constructor_declaration> p<15> c<12> f<0> l<3:5> el<4:16>
n<> u<15> t<Class_method> p<16> c<14> f<0> l<3:5> el<4:16>
n<> u<16> t<Class_item> p<102> c<15> s<26> f<0> l<3:5> el<4:16>
n<> u<17> t<IntegerAtomType_Int> p<18> f<0> l<6:14> el<6:17>
n<> u<18> t<Data_type> p<19> c<17> f<0> l<6:14> el<6:17>
n<> u<19> t<Function_data_type> p<20> c<18> f<0> l<6:14> el<6:17>
n<> u<20> t<Function_data_type_or_implicit> p<23> c<19> s<21> f<0> l<6:14> el<6:17>
n<num> u<21> t<StringConst> p<23> s<22> f<0> l<6:18> el<6:21>
n<> u<22> t<Endfunction> p<23> f<0> l<7:5> el<7:16>
n<> u<23> t<Function_body_declaration> p<24> c<20> f<0> l<6:14> el<7:16>
n<> u<24> t<Function_declaration> p<25> c<23> f<0> l<6:5> el<7:16>
n<> u<25> t<Class_method> p<26> c<24> f<0> l<6:5> el<7:16>
n<> u<26> t<Class_item> p<102> c<25> s<36> f<0> l<6:5> el<7:16>
n<put> u<27> t<StringConst> p<33> s<31> f<0> l<9:10> el<9:13>
n<> u<28> t<Data_type_or_implicit> p<30> s<29> f<0> l<9:15> el<9:15>
n<message> u<29> t<StringConst> p<30> f<0> l<9:15> el<9:22>
n<> u<30> t<Tf_port_item> p<31> c<28> f<0> l<9:15> el<9:22>
n<> u<31> t<Tf_port_list> p<33> c<30> s<32> f<0> l<9:15> el<9:22>
n<> u<32> t<Endtask> p<33> f<0> l<10:5> el<10:12>
n<> u<33> t<Task_body_declaration> p<34> c<27> f<0> l<9:10> el<10:12>
n<> u<34> t<Task_declaration> p<35> c<33> f<0> l<9:5> el<10:12>
n<> u<35> t<Class_method> p<36> c<34> f<0> l<9:5> el<10:12>
n<> u<36> t<Class_item> p<102> c<35> s<47> f<0> l<9:5> el<10:12>
n<> u<37> t<Function_data_type_or_implicit> p<44> s<38> f<0> l<12:14> el<12:14>
n<try_put> u<38> t<StringConst> p<44> s<42> f<0> l<12:14> el<12:21>
n<> u<39> t<Data_type_or_implicit> p<41> s<40> f<0> l<12:23> el<12:23>
n<message> u<40> t<StringConst> p<41> f<0> l<12:23> el<12:30>
n<> u<41> t<Tf_port_item> p<42> c<39> f<0> l<12:23> el<12:30>
n<> u<42> t<Tf_port_list> p<44> c<41> s<43> f<0> l<12:23> el<12:30>
n<> u<43> t<Endfunction> p<44> f<0> l<13:5> el<13:16>
n<> u<44> t<Function_body_declaration> p<45> c<37> f<0> l<12:14> el<13:16>
n<> u<45> t<Function_declaration> p<46> c<44> f<0> l<12:5> el<13:16>
n<> u<46> t<Class_method> p<47> c<45> f<0> l<12:5> el<13:16>
n<> u<47> t<Class_item> p<102> c<46> s<58> f<0> l<12:5> el<13:16>
n<get> u<48> t<StringConst> p<55> s<53> f<0> l<15:10> el<15:13>
n<> u<49> t<TfPortDir_Ref> p<52> s<50> f<0> l<15:15> el<15:18>
n<> u<50> t<Data_type_or_implicit> p<52> s<51> f<0> l<15:19> el<15:19>
n<message> u<51> t<StringConst> p<52> f<0> l<15:19> el<15:26>
n<> u<52> t<Tf_port_item> p<53> c<49> f<0> l<15:15> el<15:26>
n<> u<53> t<Tf_port_list> p<55> c<52> s<54> f<0> l<15:15> el<15:26>
n<> u<54> t<Endtask> p<55> f<0> l<16:5> el<16:12>
n<> u<55> t<Task_body_declaration> p<56> c<48> f<0> l<15:10> el<16:12>
n<> u<56> t<Task_declaration> p<57> c<55> f<0> l<15:5> el<16:12>
n<> u<57> t<Class_method> p<58> c<56> f<0> l<15:5> el<16:12>
n<> u<58> t<Class_item> p<102> c<57> s<73> f<0> l<15:5> el<16:12>
n<> u<59> t<IntegerAtomType_Int> p<60> f<0> l<18:14> el<18:17>
n<> u<60> t<Data_type> p<61> c<59> f<0> l<18:14> el<18:17>
n<> u<61> t<Function_data_type> p<62> c<60> f<0> l<18:14> el<18:17>
n<> u<62> t<Function_data_type_or_implicit> p<70> c<61> s<63> f<0> l<18:14> el<18:17>
n<try_get> u<63> t<StringConst> p<70> s<68> f<0> l<18:18> el<18:25>
n<> u<64> t<TfPortDir_Ref> p<67> s<65> f<0> l<18:27> el<18:30>
n<> u<65> t<Data_type_or_implicit> p<67> s<66> f<0> l<18:31> el<18:31>
n<message> u<66> t<StringConst> p<67> f<0> l<18:31> el<18:38>
n<> u<67> t<Tf_port_item> p<68> c<64> f<0> l<18:27> el<18:38>
n<> u<68> t<Tf_port_list> p<70> c<67> s<69> f<0> l<18:27> el<18:38>
n<> u<69> t<Endfunction> p<70> f<0> l<19:5> el<19:16>
n<> u<70> t<Function_body_declaration> p<71> c<62> f<0> l<18:14> el<19:16>
n<> u<71> t<Function_declaration> p<72> c<70> f<0> l<18:5> el<19:16>
n<> u<72> t<Class_method> p<73> c<71> f<0> l<18:5> el<19:16>
n<> u<73> t<Class_item> p<102> c<72> s<84> f<0> l<18:5> el<19:16>
n<peek> u<74> t<StringConst> p<81> s<79> f<0> l<21:10> el<21:14>
n<> u<75> t<TfPortDir_Ref> p<78> s<76> f<0> l<21:16> el<21:19>
n<> u<76> t<Data_type_or_implicit> p<78> s<77> f<0> l<21:20> el<21:20>
n<message> u<77> t<StringConst> p<78> f<0> l<21:20> el<21:27>
n<> u<78> t<Tf_port_item> p<79> c<75> f<0> l<21:16> el<21:27>
n<> u<79> t<Tf_port_list> p<81> c<78> s<80> f<0> l<21:16> el<21:27>
n<> u<80> t<Endtask> p<81> f<0> l<22:5> el<22:12>
n<> u<81> t<Task_body_declaration> p<82> c<74> f<0> l<21:10> el<22:12>
n<> u<82> t<Task_declaration> p<83> c<81> f<0> l<21:5> el<22:12>
n<> u<83> t<Class_method> p<84> c<82> f<0> l<21:5> el<22:12>
n<> u<84> t<Class_item> p<102> c<83> s<99> f<0> l<21:5> el<22:12>
n<> u<85> t<IntegerAtomType_Int> p<86> f<0> l<24:14> el<24:17>
n<> u<86> t<Data_type> p<87> c<85> f<0> l<24:14> el<24:17>
n<> u<87> t<Function_data_type> p<88> c<86> f<0> l<24:14> el<24:17>
n<> u<88> t<Function_data_type_or_implicit> p<96> c<87> s<89> f<0> l<24:14> el<24:17>
n<try_peek> u<89> t<StringConst> p<96> s<94> f<0> l<24:18> el<24:26>
n<> u<90> t<TfPortDir_Ref> p<93> s<91> f<0> l<24:27> el<24:30>
n<> u<91> t<Data_type_or_implicit> p<93> s<92> f<0> l<24:31> el<24:31>
n<message> u<92> t<StringConst> p<93> f<0> l<24:31> el<24:38>
n<> u<93> t<Tf_port_item> p<94> c<90> f<0> l<24:27> el<24:38>
n<> u<94> t<Tf_port_list> p<96> c<93> s<95> f<0> l<24:27> el<24:38>
n<> u<95> t<Endfunction> p<96> f<0> l<25:5> el<25:16>
n<> u<96> t<Function_body_declaration> p<97> c<88> f<0> l<24:14> el<25:16>
n<> u<97> t<Function_declaration> p<98> c<96> f<0> l<24:5> el<25:16>
n<> u<98> t<Class_method> p<99> c<97> f<0> l<24:5> el<25:16>
n<> u<99> t<Class_item> p<102> c<98> s<101> f<0> l<24:5> el<25:16>
n<> u<100> t<Class> p<102> s<2> f<0> l<1:3> el<1:8>
n<> u<101> t<Endclass> p<102> f<0> l<27:3> el<27:11>
n<> u<102> t<Class_declaration> p<103> c<100> f<0> l<1:3> el<27:11>
n<> u<103> t<Package_or_generate_item_declaration> p<104> c<102> f<0> l<1:3> el<27:11>
n<> u<104> t<Package_item> p<105> c<103> f<0> l<1:3> el<27:11>
n<> u<105> t<Description> p<248> c<104> s<174> f<0> l<1:3> el<27:11>
n<process> u<106> t<StringConst> p<171> s<122> f<0> l<30:9> el<30:16>
n<FINISHED> u<107> t<StringConst> p<108> f<0> l<32:20> el<32:28>
n<> u<108> t<Enum_name_declaration> p<117> c<107> s<110> f<0> l<32:20> el<32:28>
n<RUNNING> u<109> t<StringConst> p<110> f<0> l<32:30> el<32:37>
n<> u<110> t<Enum_name_declaration> p<117> c<109> s<112> f<0> l<32:30> el<32:37>
n<WAITING> u<111> t<StringConst> p<112> f<0> l<32:39> el<32:46>
n<> u<112> t<Enum_name_declaration> p<117> c<111> s<114> f<0> l<32:39> el<32:46>
n<SUSPENDED> u<113> t<StringConst> p<114> f<0> l<32:48> el<32:57>
n<> u<114> t<Enum_name_declaration> p<117> c<113> s<116> f<0> l<32:48> el<32:57>
n<KILLED> u<115> t<StringConst> p<116> f<0> l<32:59> el<32:65>
n<> u<116> t<Enum_name_declaration> p<117> c<115> f<0> l<32:59> el<32:65>
n<> u<117> t<Data_type> p<119> c<108> s<118> f<0> l<32:13> el<32:67>
n<state> u<118> t<StringConst> p<119> f<0> l<32:68> el<32:73>
n<> u<119> t<Type_declaration> p<120> c<117> f<0> l<32:5> el<32:74>
n<> u<120> t<Data_declaration> p<121> c<119> f<0> l<32:5> el<32:74>
n<> u<121> t<Class_property> p<122> c<120> f<0> l<32:5> el<32:74>
n<> u<122> t<Class_item> p<171> c<121> s<134> f<0> l<32:5> el<32:74>
n<> u<123> t<ClassItemQualifier_Static> p<124> f<0> l<34:5> el<34:11>
n<> u<124> t<MethodQualifier_ClassItem> p<133> c<123> s<132> f<0> l<34:5> el<34:11>
n<process> u<125> t<StringConst> p<126> f<0> l<34:21> el<34:28>
n<> u<126> t<Data_type> p<127> c<125> f<0> l<34:21> el<34:28>
n<> u<127> t<Function_data_type> p<128> c<126> f<0> l<34:21> el<34:28>
n<> u<128> t<Function_data_type_or_implicit> p<131> c<127> s<129> f<0> l<34:21> el<34:28>
n<self> u<129> t<StringConst> p<131> s<130> f<0> l<34:29> el<34:33>
n<> u<130> t<Endfunction> p<131> f<0> l<35:5> el<35:16>
n<> u<131> t<Function_body_declaration> p<132> c<128> f<0> l<34:21> el<35:16>
n<> u<132> t<Function_declaration> p<133> c<131> f<0> l<34:12> el<35:16>
n<> u<133> t<Class_method> p<134> c<124> f<0> l<34:5> el<35:16>
n<> u<134> t<Class_item> p<171> c<133> s<144> f<0> l<34:5> el<35:16>
n<state> u<135> t<StringConst> p<136> f<0> l<37:14> el<37:19>
n<> u<136> t<Data_type> p<137> c<135> f<0> l<37:14> el<37:19>
n<> u<137> t<Function_data_type> p<138> c<136> f<0> l<37:14> el<37:19>
n<> u<138> t<Function_data_type_or_implicit> p<141> c<137> s<139> f<0> l<37:14> el<37:19>
n<status> u<139> t<StringConst> p<141> s<140> f<0> l<37:20> el<37:26>
n<> u<140> t<Endfunction> p<141> f<0> l<38:5> el<38:16>
n<> u<141> t<Function_body_declaration> p<142> c<138> f<0> l<37:14> el<38:16>
n<> u<142> t<Function_declaration> p<143> c<141> f<0> l<37:5> el<38:16>
n<> u<143> t<Class_method> p<144> c<142> f<0> l<37:5> el<38:16>
n<> u<144> t<Class_item> p<171> c<143> s<150> f<0> l<37:5> el<38:16>
n<kill> u<145> t<StringConst> p<147> s<146> f<0> l<40:10> el<40:14>
n<> u<146> t<Endtask> p<147> f<0> l<41:5> el<41:12>
n<> u<147> t<Task_body_declaration> p<148> c<145> f<0> l<40:10> el<41:12>
n<> u<148> t<Task_declaration> p<149> c<147> f<0> l<40:5> el<41:12>
n<> u<149> t<Class_method> p<150> c<148> f<0> l<40:5> el<41:12>
n<> u<150> t<Class_item> p<171> c<149> s<156> f<0> l<40:5> el<41:12>
n<await> u<151> t<StringConst> p<153> s<152> f<0> l<43:10> el<43:15>
n<> u<152> t<Endtask> p<153> f<0> l<44:5> el<44:12>
n<> u<153> t<Task_body_declaration> p<154> c<151> f<0> l<43:10> el<44:12>
n<> u<154> t<Task_declaration> p<155> c<153> f<0> l<43:5> el<44:12>
n<> u<155> t<Class_method> p<156> c<154> f<0> l<43:5> el<44:12>
n<> u<156> t<Class_item> p<171> c<155> s<162> f<0> l<43:5> el<44:12>
n<suspend> u<157> t<StringConst> p<159> s<158> f<0> l<46:10> el<46:17>
n<> u<158> t<Endtask> p<159> f<0> l<47:5> el<47:12>
n<> u<159> t<Task_body_declaration> p<160> c<157> f<0> l<46:10> el<47:12>
n<> u<160> t<Task_declaration> p<161> c<159> f<0> l<46:5> el<47:12>
n<> u<161> t<Class_method> p<162> c<160> f<0> l<46:5> el<47:12>
n<> u<162> t<Class_item> p<171> c<161> s<168> f<0> l<46:5> el<47:12>
n<resume> u<163> t<StringConst> p<165> s<164> f<0> l<49:10> el<49:16>
n<> u<164> t<Endtask> p<165> f<0> l<50:5> el<50:12>
n<> u<165> t<Task_body_declaration> p<166> c<163> f<0> l<49:10> el<50:12>
n<> u<166> t<Task_declaration> p<167> c<165> f<0> l<49:5> el<50:12>
n<> u<167> t<Class_method> p<168> c<166> f<0> l<49:5> el<50:12>
n<> u<168> t<Class_item> p<171> c<167> s<170> f<0> l<49:5> el<50:12>
n<> u<169> t<Class> p<171> s<106> f<0> l<30:3> el<30:8>
n<> u<170> t<Endclass> p<171> f<0> l<52:3> el<52:11>
n<> u<171> t<Class_declaration> p<172> c<169> f<0> l<30:3> el<52:11>
n<> u<172> t<Package_or_generate_item_declaration> p<173> c<171> f<0> l<30:3> el<52:11>
n<> u<173> t<Package_item> p<174> c<172> f<0> l<30:3> el<52:11>
n<> u<174> t<Description> p<248> c<173> s<247> f<0> l<30:3> el<52:11>
n<semaphore> u<175> t<StringConst> p<244> s<189> f<0> l<55:9> el<55:18>
n<> u<176> t<IntegerAtomType_Int> p<177> f<0> l<57:18> el<57:21>
n<> u<177> t<Data_type> p<178> c<176> f<0> l<57:18> el<57:21>
n<> u<178> t<Data_type_or_implicit> p<184> c<177> s<179> f<0> l<57:18> el<57:21>
n<keyCount> u<179> t<StringConst> p<184> s<183> f<0> l<57:22> el<57:30>
n<0> u<180> t<IntConst> p<181> f<0> l<57:33> el<57:34>
n<> u<181> t<Primary_literal> p<182> c<180> f<0> l<57:33> el<57:34>
n<> u<182> t<Primary> p<183> c<181> f<0> l<57:33> el<57:34>
n<> u<183> t<Expression> p<184> c<182> f<0> l<57:33> el<57:34>
n<> u<184> t<Tf_port_item> p<185> c<178> f<0> l<57:18> el<57:34>
n<> u<185> t<Tf_port_list> p<187> c<184> s<186> f<0> l<57:18> el<57:34>
n<> u<186> t<Endfunction> p<187> f<0> l<58:5> el<58:16>
n<> u<187> t<Class_constructor_declaration> p<188> c<185> f<0> l<57:5> el<58:16>
n<> u<188> t<Class_method> p<189> c<187> f<0> l<57:5> el<58:16>
n<> u<189> t<Class_item> p<244> c<188> s<205> f<0> l<57:5> el<58:16>
n<put> u<190> t<StringConst> p<202> s<200> f<0> l<60:10> el<60:13>
n<> u<191> t<IntegerAtomType_Int> p<192> f<0> l<60:14> el<60:17>
n<> u<192> t<Data_type> p<193> c<191> f<0> l<60:14> el<60:17>
n<> u<193> t<Data_type_or_implicit> p<199> c<192> s<194> f<0> l<60:14> el<60:17>
n<keyCount> u<194> t<StringConst> p<199> s<198> f<0> l<60:18> el<60:26>
n<1> u<195> t<IntConst> p<196> f<0> l<60:29> el<60:30>
n<> u<196> t<Primary_literal> p<197> c<195> f<0> l<60:29> el<60:30>
n<> u<197> t<Primary> p<198> c<196> f<0> l<60:29> el<60:30>
n<> u<198> t<Expression> p<199> c<197> f<0> l<60:29> el<60:30>
n<> u<199> t<Tf_port_item> p<200> c<193> f<0> l<60:14> el<60:30>
n<> u<200> t<Tf_port_list> p<202> c<199> s<201> f<0> l<60:14> el<60:30>
n<> u<201> t<Endtask> p<202> f<0> l<61:5> el<61:12>
n<> u<202> t<Task_body_declaration> p<203> c<190> f<0> l<60:10> el<61:12>
n<> u<203> t<Task_declaration> p<204> c<202> f<0> l<60:5> el<61:12>
n<> u<204> t<Class_method> p<205> c<203> f<0> l<60:5> el<61:12>
n<> u<205> t<Class_item> p<244> c<204> s<221> f<0> l<60:5> el<61:12>
n<get> u<206> t<StringConst> p<218> s<216> f<0> l<63:10> el<63:13>
n<> u<207> t<IntegerAtomType_Int> p<208> f<0> l<63:14> el<63:17>
n<> u<208> t<Data_type> p<209> c<207> f<0> l<63:14> el<63:17>
n<> u<209> t<Data_type_or_implicit> p<215> c<208> s<210> f<0> l<63:14> el<63:17>
n<keyCount> u<210> t<StringConst> p<215> s<214> f<0> l<63:18> el<63:26>
n<1> u<211> t<IntConst> p<212> f<0> l<63:29> el<63:30>
n<> u<212> t<Primary_literal> p<213> c<211> f<0> l<63:29> el<63:30>
n<> u<213> t<Primary> p<214> c<212> f<0> l<63:29> el<63:30>
n<> u<214> t<Expression> p<215> c<213> f<0> l<63:29> el<63:30>
n<> u<215> t<Tf_port_item> p<216> c<209> f<0> l<63:14> el<63:30>
n<> u<216> t<Tf_port_list> p<218> c<215> s<217> f<0> l<63:14> el<63:30>
n<> u<217> t<Endtask> p<218> f<0> l<64:5> el<64:12>
n<> u<218> t<Task_body_declaration> p<219> c<206> f<0> l<63:10> el<64:12>
n<> u<219> t<Task_declaration> p<220> c<218> f<0> l<63:5> el<64:12>
n<> u<220> t<Class_method> p<221> c<219> f<0> l<63:5> el<64:12>
n<> u<221> t<Class_item> p<244> c<220> s<241> f<0> l<63:5> el<64:12>
n<> u<222> t<IntegerAtomType_Int> p<223> f<0> l<66:14> el<66:17>
n<> u<223> t<Data_type> p<224> c<222> f<0> l<66:14> el<66:17>
n<> u<224> t<Function_data_type> p<225> c<223> f<0> l<66:14> el<66:17>
n<> u<225> t<Function_data_type_or_implicit> p<238> c<224> s<226> f<0> l<66:14> el<66:17>
n<try_get> u<226> t<StringConst> p<238> s<236> f<0> l<66:18> el<66:25>
n<> u<227> t<IntegerAtomType_Int> p<228> f<0> l<66:26> el<66:29>
n<> u<228> t<Data_type> p<229> c<227> f<0> l<66:26> el<66:29>
n<> u<229> t<Data_type_or_implicit> p<235> c<228> s<230> f<0> l<66:26> el<66:29>
n<keyCount> u<230> t<StringConst> p<235> s<234> f<0> l<66:30> el<66:38>
n<1> u<231> t<IntConst> p<232> f<0> l<66:41> el<66:42>
n<> u<232> t<Primary_literal> p<233> c<231> f<0> l<66:41> el<66:42>
n<> u<233> t<Primary> p<234> c<232> f<0> l<66:41> el<66:42>
n<> u<234> t<Expression> p<235> c<233> f<0> l<66:41> el<66:42>
n<> u<235> t<Tf_port_item> p<236> c<229> f<0> l<66:26> el<66:42>
n<> u<236> t<Tf_port_list> p<238> c<235> s<237> f<0> l<66:26> el<66:42>
n<> u<237> t<Endfunction> p<238> f<0> l<67:5> el<67:16>
n<> u<238> t<Function_body_declaration> p<239> c<225> f<0> l<66:14> el<67:16>
n<> u<239> t<Function_declaration> p<240> c<238> f<0> l<66:5> el<67:16>
n<> u<240> t<Class_method> p<241> c<239> f<0> l<66:5> el<67:16>
n<> u<241> t<Class_item> p<244> c<240> s<243> f<0> l<66:5> el<67:16>
n<> u<242> t<Class> p<244> s<175> f<0> l<55:3> el<55:8>
n<> u<243> t<Endclass> p<244> f<0> l<69:3> el<69:11>
n<> u<244> t<Class_declaration> p<245> c<242> f<0> l<55:3> el<69:11>
n<> u<245> t<Package_or_generate_item_declaration> p<246> c<244> f<0> l<55:3> el<69:11>
n<> u<246> t<Package_item> p<247> c<245> f<0> l<55:3> el<69:11>
n<> u<247> t<Description> p<248> c<246> f<0> l<55:3> el<69:11>
n<> u<248> t<Source_text> p<249> c<105> f<0> l<1:3> el<69:11>
n<> u<249> t<Top_level_rule> c<1> f<0> l<1:3> el<71:9>
AST_DEBUG_END
[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[NTE:CP0309] ${SURELOG_DIR}/tests/CarryTrans/dut.sv:9:12: Implicit port type (wire) for "cout".

[NTE:CP0309] ${SURELOG_DIR}/tests/CarryTrans/dut.sv:2:11: Implicit port type (wire) for "cout".

[NTE:CP0309] ${SURELOG_DIR}/tests/CarryTrans/dut.sv:18:42: Implicit port type (wire) for "cout".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/CarryTrans/dut.sv:1:1: Top level module "work@carry_rtl".

[NTE:EL0503] ${SURELOG_DIR}/tests/CarryTrans/dut.sv:8:1: Top level module "work@carry_gate".

[NTE:EL0503] ${SURELOG_DIR}/tests/CarryTrans/dut.sv:18:1: Top level module "work@carry_trans".

[NTE:EL0504] Multiple top level modules in design.

[NTE:EL0508] Nb Top level modules: 3.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 19.

[NTE:EL0511] Nb leaf instances: 17.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
class_defn                                             8
class_typespec                                         4
class_var                                              3
constant                                               9
cont_assign                                            6
design                                                 1
enum_const                                             5
enum_typespec                                          1
enum_var                                               1
function                                               9
gate                                                   8
int_typespec                                           9
int_var                                                4
io_decl                                               11
logic_net                                             46
logic_typespec                                        38
logic_var                                              1
module_inst                                            7
operation                                             10
package                                                2
port                                                  73
prim_term                                             62
ref_obj                                              100
ref_typespec                                          73
switch_tran                                           12
task                                                   9
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
class_defn                                             8
class_typespec                                         4
class_var                                              3
constant                                               9
cont_assign                                            9
design                                                 1
enum_const                                            10
enum_typespec                                          2
enum_var                                               1
function                                              18
gate                                                  12
int_typespec                                           9
int_var                                                4
io_decl                                               22
logic_net                                             46
logic_typespec                                        38
logic_var                                              1
module_inst                                            7
operation                                             15
package                                                2
port                                                  85
prim_term                                            111
ref_obj                                              168
ref_typespec                                          90
switch_tran                                           24
task                                                  18
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/CarryTrans/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/CarryTrans/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/CarryTrans/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@carry_rtl)
|vpiElaborated:1
|vpiName:work@carry_rtl
|uhdmallPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@carry_rtl)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
|uhdmtopPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@carry_rtl)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (builtin::any_sverilog_class)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiClassDefn:
  \_class_defn: (builtin::array)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/CarryTrans/builtin.sv, line:1:3, endln:27:11
  |vpiParent:
  \_design: (work@carry_rtl)
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new), line:3:5, endln:4:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/CarryTrans/builtin.sv, line:1:3, endln:27:11
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: (work@mailbox::new), line:3:23, endln:3:28
      |vpiParent:
      \_function: (work@mailbox::new), line:3:5, endln:4:16
      |vpiTypespec:
      \_ref_typespec: (work@mailbox::new)
        |vpiParent:
        \_class_var: (work@mailbox::new), line:3:23, endln:3:28
        |vpiFullName:work@mailbox::new
        |vpiActual:
        \_class_typespec: 
      |vpiFullName:work@mailbox::new
    |vpiIODecl:
    \_io_decl: (bound), line:3:23, endln:3:28
      |vpiParent:
      \_function: (work@mailbox::new), line:3:5, endln:4:16
      |vpiDirection:1
      |vpiName:bound
      |vpiExpr:
      \_constant: , line:3:31, endln:3:32
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@mailbox::new::bound)
        |vpiParent:
        \_io_decl: (bound), line:3:23, endln:3:28
        |vpiFullName:work@mailbox::new::bound
        |vpiActual:
        \_int_typespec: , line:3:19, endln:3:22
  |vpiMethod:
  \_function: (work@mailbox::num), line:6:5, endln:7:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/CarryTrans/builtin.sv, line:1:3, endln:27:11
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::num), line:6:14, endln:6:17
      |vpiParent:
      \_function: (work@mailbox::num), line:6:5, endln:7:16
      |vpiTypespec:
      \_ref_typespec: (work@mailbox::num)
        |vpiParent:
        \_int_var: (work@mailbox::num), line:6:14, endln:6:17
        |vpiFullName:work@mailbox::num
        |vpiActual:
        \_int_typespec: , line:6:14, endln:6:17
      |vpiFullName:work@mailbox::num
      |vpiSigned:1
  |vpiMethod:
  \_task: (work@mailbox::put), line:9:5, endln:10:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/CarryTrans/builtin.sv, line:1:3, endln:27:11
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:9:15, endln:9:22
      |vpiParent:
      \_task: (work@mailbox::put), line:9:5, endln:10:12
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_put), line:12:5, endln:13:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/CarryTrans/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: (work@mailbox::try_put)
      |vpiParent:
      \_function: (work@mailbox::try_put), line:12:5, endln:13:16
      |vpiFullName:work@mailbox::try_put
    |vpiIODecl:
    \_io_decl: (message), line:12:23, endln:12:30
      |vpiParent:
      \_function: (work@mailbox::try_put), line:12:5, endln:13:16
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::get), line:15:5, endln:16:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/CarryTrans/builtin.sv, line:1:3, endln:27:11
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:15:19, endln:15:26
      |vpiParent:
      \_task: (work@mailbox::get), line:15:5, endln:16:12
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_get), line:18:5, endln:19:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/CarryTrans/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::try_get), line:18:14, endln:18:17
      |vpiParent:
      \_function: (work@mailbox::try_get), line:18:5, endln:19:16
      |vpiTypespec:
      \_ref_typespec: (work@mailbox::try_get)
        |vpiParent:
        \_int_var: (work@mailbox::try_get), line:18:14, endln:18:17
        |vpiFullName:work@mailbox::try_get
        |vpiActual:
        \_int_typespec: , line:18:14, endln:18:17
      |vpiFullName:work@mailbox::try_get
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message), line:18:31, endln:18:38
      |vpiParent:
      \_function: (work@mailbox::try_get), line:18:5, endln:19:16
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::peek), line:21:5, endln:22:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/CarryTrans/builtin.sv, line:1:3, endln:27:11
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:21:20, endln:21:27
      |vpiParent:
      \_task: (work@mailbox::peek), line:21:5, endln:22:12
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/CarryTrans/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::try_peek), line:24:14, endln:24:17
      |vpiParent:
      \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
      |vpiTypespec:
      \_ref_typespec: (work@mailbox::try_peek)
        |vpiParent:
        \_int_var: (work@mailbox::try_peek), line:24:14, endln:24:17
        |vpiFullName:work@mailbox::try_peek
        |vpiActual:
        \_int_typespec: , line:24:14, endln:24:17
      |vpiFullName:work@mailbox::try_peek
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message), line:24:31, endln:24:38
      |vpiParent:
      \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
      |vpiDirection:6
      |vpiName:message
|uhdmallClasses:
\_class_defn: (work@process), file:${SURELOG_DIR}/tests/CarryTrans/builtin.sv, line:30:3, endln:52:11
  |vpiParent:
  \_design: (work@carry_rtl)
  |vpiName:work@process
  |vpiTypedef:
  \_enum_typespec: (state), line:32:5, endln:32:74
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/CarryTrans/builtin.sv, line:30:3, endln:52:11
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED), line:32:20, endln:32:28
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:FINISHED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING), line:32:30, endln:32:37
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:RUNNING
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING), line:32:39, endln:32:46
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:WAITING
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED), line:32:48, endln:32:57
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:SUSPENDED
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED), line:32:59, endln:32:65
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:KILLED
      |INT:4
      |vpiDecompile:4
      |vpiSize:64
  |vpiMethod:
  \_function: (work@process::self), line:34:5, endln:34:11
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/CarryTrans/builtin.sv, line:30:3, endln:52:11
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_class_var: (work@process::self), line:34:21, endln:34:28
      |vpiParent:
      \_function: (work@process::self), line:34:5, endln:34:11
      |vpiTypespec:
      \_ref_typespec: (work@process::self)
        |vpiParent:
        \_class_var: (work@process::self), line:34:21, endln:34:28
        |vpiFullName:work@process::self
        |vpiActual:
        \_class_typespec: , line:34:21, endln:34:28
      |vpiFullName:work@process::self
  |vpiMethod:
  \_function: (work@process::status), line:37:5, endln:38:16
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/CarryTrans/builtin.sv, line:30:3, endln:52:11
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_enum_var: (work@process::status), line:37:14, endln:37:19
      |vpiParent:
      \_function: (work@process::status), line:37:5, endln:38:16
      |vpiTypespec:
      \_ref_typespec: (work@process::status)
        |vpiParent:
        \_enum_var: (work@process::status), line:37:14, endln:37:19
        |vpiFullName:work@process::status
        |vpiActual:
        \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiFullName:work@process::status
  |vpiMethod:
  \_task: (work@process::kill), line:40:5, endln:41:12
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/CarryTrans/builtin.sv, line:30:3, endln:52:11
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::await), line:43:5, endln:44:12
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/CarryTrans/builtin.sv, line:30:3, endln:52:11
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::suspend), line:46:5, endln:47:12
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/CarryTrans/builtin.sv, line:30:3, endln:52:11
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::resume), line:49:5, endln:50:12
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/CarryTrans/builtin.sv, line:30:3, endln:52:11
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiMethod:1
    |vpiVisibility:1
|uhdmallClasses:
\_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/CarryTrans/builtin.sv, line:55:3, endln:69:11
  |vpiParent:
  \_design: (work@carry_rtl)
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new), line:57:5, endln:58:16
    |vpiParent:
    \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/CarryTrans/builtin.sv, line:55:3, endln:69:11
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: (work@semaphore::new), line:57:22, endln:57:30
      |vpiParent:
      \_function: (work@semaphore::new), line:57:5, endln:58:16
      |vpiTypespec:
      \_ref_typespec: (work@semaphore::new)
        |vpiParent:
        \_class_var: (work@semaphore::new), line:57:22, endln:57:30
        |vpiFullName:work@semaphore::new
        |vpiActual:
        \_class_typespec: 
      |vpiFullName:work@semaphore::new
    |vpiIODecl:
    \_io_decl: (keyCount), line:57:22, endln:57:30
      |vpiParent:
      \_function: (work@semaphore::new), line:57:5, endln:58:16
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:57:33, endln:57:34
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@semaphore::new::keyCount)
        |vpiParent:
        \_io_decl: (keyCount), line:57:22, endln:57:30
        |vpiFullName:work@semaphore::new::keyCount
        |vpiActual:
        \_int_typespec: , line:57:18, endln:57:21
  |vpiMethod:
  \_task: (work@semaphore::put), line:60:5, endln:61:12
    |vpiParent:
    \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/CarryTrans/builtin.sv, line:55:3, endln:69:11
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:60:18, endln:60:26
      |vpiParent:
      \_task: (work@semaphore::put), line:60:5, endln:61:12
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:60:29, endln:60:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@semaphore::put::keyCount)
        |vpiParent:
        \_io_decl: (keyCount), line:60:18, endln:60:26
        |vpiFullName:work@semaphore::put::keyCount
        |vpiActual:
        \_int_typespec: , line:60:14, endln:60:17
  |vpiMethod:
  \_task: (work@semaphore::get), line:63:5, endln:64:12
    |vpiParent:
    \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/CarryTrans/builtin.sv, line:55:3, endln:69:11
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:63:18, endln:63:26
      |vpiParent:
      \_task: (work@semaphore::get), line:63:5, endln:64:12
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:63:29, endln:63:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@semaphore::get::keyCount)
        |vpiParent:
        \_io_decl: (keyCount), line:63:18, endln:63:26
        |vpiFullName:work@semaphore::get::keyCount
        |vpiActual:
        \_int_typespec: , line:63:14, endln:63:17
  |vpiMethod:
  \_function: (work@semaphore::try_get), line:66:5, endln:67:16
    |vpiParent:
    \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/CarryTrans/builtin.sv, line:55:3, endln:69:11
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@semaphore::try_get), line:66:14, endln:66:17
      |vpiParent:
      \_function: (work@semaphore::try_get), line:66:5, endln:67:16
      |vpiTypespec:
      \_ref_typespec: (work@semaphore::try_get)
        |vpiParent:
        \_int_var: (work@semaphore::try_get), line:66:14, endln:66:17
        |vpiFullName:work@semaphore::try_get
        |vpiActual:
        \_int_typespec: , line:66:14, endln:66:17
      |vpiFullName:work@semaphore::try_get
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:66:30, endln:66:38
      |vpiParent:
      \_function: (work@semaphore::try_get), line:66:5, endln:67:16
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:66:41, endln:66:42
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@semaphore::try_get::keyCount)
        |vpiParent:
        \_io_decl: (keyCount), line:66:30, endln:66:38
        |vpiFullName:work@semaphore::try_get::keyCount
        |vpiActual:
        \_int_typespec: , line:66:26, endln:66:29
|uhdmallModules:
\_module_inst: work@carry_gate (work@carry_gate), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:8:1, endln:16:10
  |vpiParent:
  \_design: (work@carry_rtl)
  |vpiFullName:work@carry_gate
  |vpiDefName:work@carry_gate
  |vpiNet:
  \_logic_net: (work@carry_gate.a), line:8:25, endln:8:26
    |vpiParent:
    \_module_inst: work@carry_gate (work@carry_gate), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:8:1, endln:16:10
    |vpiName:a
    |vpiFullName:work@carry_gate.a
  |vpiNet:
  \_logic_net: (work@carry_gate.b), line:8:28, endln:8:29
    |vpiParent:
    \_module_inst: work@carry_gate (work@carry_gate), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:8:1, endln:16:10
    |vpiName:b
    |vpiFullName:work@carry_gate.b
  |vpiNet:
  \_logic_net: (work@carry_gate.c), line:8:31, endln:8:32
    |vpiParent:
    \_module_inst: work@carry_gate (work@carry_gate), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:8:1, endln:16:10
    |vpiName:c
    |vpiFullName:work@carry_gate.c
  |vpiNet:
  \_logic_net: (work@carry_gate.cout), line:9:12, endln:9:16
    |vpiParent:
    \_module_inst: work@carry_gate (work@carry_gate), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:8:1, endln:16:10
    |vpiName:cout
    |vpiFullName:work@carry_gate.cout
  |vpiNet:
  \_logic_net: (work@carry_gate.x), line:11:6, endln:11:7
    |vpiParent:
    \_module_inst: work@carry_gate (work@carry_gate), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:8:1, endln:16:10
    |vpiTypespec:
    \_ref_typespec: (work@carry_gate.x)
      |vpiParent:
      \_logic_net: (work@carry_gate.x), line:11:6, endln:11:7
      |vpiFullName:work@carry_gate.x
      |vpiActual:
      \_logic_typespec: , line:11:1, endln:11:5
    |vpiName:x
    |vpiFullName:work@carry_gate.x
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@carry_gate.y), line:11:9, endln:11:10
    |vpiParent:
    \_module_inst: work@carry_gate (work@carry_gate), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:8:1, endln:16:10
    |vpiTypespec:
    \_ref_typespec: (work@carry_gate.y)
      |vpiParent:
      \_logic_net: (work@carry_gate.y), line:11:9, endln:11:10
      |vpiFullName:work@carry_gate.y
      |vpiActual:
      \_logic_typespec: , line:11:1, endln:11:5
    |vpiName:y
    |vpiFullName:work@carry_gate.y
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@carry_gate.z), line:11:12, endln:11:13
    |vpiParent:
    \_module_inst: work@carry_gate (work@carry_gate), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:8:1, endln:16:10
    |vpiTypespec:
    \_ref_typespec: (work@carry_gate.z)
      |vpiParent:
      \_logic_net: (work@carry_gate.z), line:11:12, endln:11:13
      |vpiFullName:work@carry_gate.z
      |vpiActual:
      \_logic_typespec: , line:11:1, endln:11:5
    |vpiName:z
    |vpiFullName:work@carry_gate.z
    |vpiNetType:1
  |vpiPort:
  \_port: (a), line:8:25, endln:8:26
    |vpiParent:
    \_module_inst: work@carry_gate (work@carry_gate), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:8:1, endln:16:10
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@carry_gate.a.a), line:8:25, endln:8:26
      |vpiParent:
      \_port: (a), line:8:25, endln:8:26
      |vpiName:a
      |vpiFullName:work@carry_gate.a.a
      |vpiActual:
      \_logic_net: (work@carry_gate.a), line:8:25, endln:8:26
    |vpiTypedef:
    \_ref_typespec: (work@carry_gate.a)
      |vpiParent:
      \_port: (a), line:8:25, endln:8:26
      |vpiFullName:work@carry_gate.a
      |vpiActual:
      \_logic_typespec: , line:8:25, endln:8:25
  |vpiPort:
  \_port: (b), line:8:28, endln:8:29
    |vpiParent:
    \_module_inst: work@carry_gate (work@carry_gate), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:8:1, endln:16:10
    |vpiName:b
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@carry_gate.b.b), line:8:28, endln:8:29
      |vpiParent:
      \_port: (b), line:8:28, endln:8:29
      |vpiName:b
      |vpiFullName:work@carry_gate.b.b
      |vpiActual:
      \_logic_net: (work@carry_gate.b), line:8:28, endln:8:29
    |vpiTypedef:
    \_ref_typespec: (work@carry_gate.b)
      |vpiParent:
      \_port: (b), line:8:28, endln:8:29
      |vpiFullName:work@carry_gate.b
      |vpiActual:
      \_logic_typespec: , line:8:25, endln:8:25
  |vpiPort:
  \_port: (c), line:8:31, endln:8:32
    |vpiParent:
    \_module_inst: work@carry_gate (work@carry_gate), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:8:1, endln:16:10
    |vpiName:c
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@carry_gate.c.c), line:8:31, endln:8:32
      |vpiParent:
      \_port: (c), line:8:31, endln:8:32
      |vpiName:c
      |vpiFullName:work@carry_gate.c.c
      |vpiActual:
      \_logic_net: (work@carry_gate.c), line:8:31, endln:8:32
    |vpiTypedef:
    \_ref_typespec: (work@carry_gate.c)
      |vpiParent:
      \_port: (c), line:8:31, endln:8:32
      |vpiFullName:work@carry_gate.c
      |vpiActual:
      \_logic_typespec: , line:8:25, endln:8:25
  |vpiPort:
  \_port: (cout), line:9:12, endln:9:16
    |vpiParent:
    \_module_inst: work@carry_gate (work@carry_gate), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:8:1, endln:16:10
    |vpiName:cout
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@carry_gate.cout.cout), line:9:12, endln:9:16
      |vpiParent:
      \_port: (cout), line:9:12, endln:9:16
      |vpiName:cout
      |vpiFullName:work@carry_gate.cout.cout
      |vpiActual:
      \_logic_net: (work@carry_gate.cout), line:9:12, endln:9:16
    |vpiTypedef:
    \_ref_typespec: (work@carry_gate.cout)
      |vpiParent:
      \_port: (cout), line:9:12, endln:9:16
      |vpiFullName:work@carry_gate.cout
      |vpiActual:
      \_logic_typespec: , line:9:12, endln:9:12
  |vpiPrimitive:
  \_gate: work@and (work@carry_gate.g1), line:12:5, endln:12:16
    |vpiParent:
    \_module_inst: work@carry_gate (work@carry_gate), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:8:1, endln:16:10
    |vpiDefName:work@and
    |vpiName:g1
    |vpiFullName:work@carry_gate.g1
    |vpiPrimType:1
    |vpiPrimTerm:
    \_prim_term: , line:12:8, endln:12:9
      |vpiParent:
      \_gate: work@and (work@carry_gate.g1), line:12:5, endln:12:16
      |vpiDirection:2
      |vpiExpr:
      \_ref_obj: (work@carry_gate.g1.x), line:12:8, endln:12:9
        |vpiParent:
        \_gate: work@and (work@carry_gate.g1), line:12:5, endln:12:16
        |vpiName:x
        |vpiFullName:work@carry_gate.g1.x
        |vpiActual:
        \_logic_net: (work@carry_gate.x), line:11:6, endln:11:7
    |vpiPrimTerm:
    \_prim_term: , line:12:11, endln:12:12
      |vpiParent:
      \_gate: work@and (work@carry_gate.g1), line:12:5, endln:12:16
      |vpiDirection:1
      |vpiTermIndex:1
      |vpiExpr:
      \_ref_obj: (work@carry_gate.g1.a), line:12:11, endln:12:12
        |vpiParent:
        \_gate: work@and (work@carry_gate.g1), line:12:5, endln:12:16
        |vpiName:a
        |vpiFullName:work@carry_gate.g1.a
        |vpiActual:
        \_logic_net: (work@carry_gate.a), line:8:25, endln:8:26
    |vpiPrimTerm:
    \_prim_term: , line:12:14, endln:12:15
      |vpiParent:
      \_gate: work@and (work@carry_gate.g1), line:12:5, endln:12:16
      |vpiDirection:1
      |vpiTermIndex:2
      |vpiExpr:
      \_ref_obj: (work@carry_gate.g1.b), line:12:14, endln:12:15
        |vpiParent:
        \_gate: work@and (work@carry_gate.g1), line:12:5, endln:12:16
        |vpiName:b
        |vpiFullName:work@carry_gate.g1.b
        |vpiActual:
        \_logic_net: (work@carry_gate.b), line:8:28, endln:8:29
  |vpiPrimitive:
  \_gate: work@and (work@carry_gate.g2), line:13:5, endln:13:16
    |vpiParent:
    \_module_inst: work@carry_gate (work@carry_gate), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:8:1, endln:16:10
    |vpiDefName:work@and
    |vpiName:g2
    |vpiFullName:work@carry_gate.g2
    |vpiPrimType:1
    |vpiPrimTerm:
    \_prim_term: , line:13:8, endln:13:9
      |vpiParent:
      \_gate: work@and (work@carry_gate.g2), line:13:5, endln:13:16
      |vpiDirection:2
      |vpiExpr:
      \_ref_obj: (work@carry_gate.g2.y), line:13:8, endln:13:9
        |vpiParent:
        \_gate: work@and (work@carry_gate.g2), line:13:5, endln:13:16
        |vpiName:y
        |vpiFullName:work@carry_gate.g2.y
        |vpiActual:
        \_logic_net: (work@carry_gate.y), line:11:9, endln:11:10
    |vpiPrimTerm:
    \_prim_term: , line:13:11, endln:13:12
      |vpiParent:
      \_gate: work@and (work@carry_gate.g2), line:13:5, endln:13:16
      |vpiDirection:1
      |vpiTermIndex:1
      |vpiExpr:
      \_ref_obj: (work@carry_gate.g2.a), line:13:11, endln:13:12
        |vpiParent:
        \_gate: work@and (work@carry_gate.g2), line:13:5, endln:13:16
        |vpiName:a
        |vpiFullName:work@carry_gate.g2.a
        |vpiActual:
        \_logic_net: (work@carry_gate.a), line:8:25, endln:8:26
    |vpiPrimTerm:
    \_prim_term: , line:13:14, endln:13:15
      |vpiParent:
      \_gate: work@and (work@carry_gate.g2), line:13:5, endln:13:16
      |vpiDirection:1
      |vpiTermIndex:2
      |vpiExpr:
      \_ref_obj: (work@carry_gate.g2.c), line:13:14, endln:13:15
        |vpiParent:
        \_gate: work@and (work@carry_gate.g2), line:13:5, endln:13:16
        |vpiName:c
        |vpiFullName:work@carry_gate.g2.c
        |vpiActual:
        \_logic_net: (work@carry_gate.c), line:8:31, endln:8:32
  |vpiPrimitive:
  \_gate: work@and (work@carry_gate.g3), line:14:5, endln:14:16
    |vpiParent:
    \_module_inst: work@carry_gate (work@carry_gate), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:8:1, endln:16:10
    |vpiDefName:work@and
    |vpiName:g3
    |vpiFullName:work@carry_gate.g3
    |vpiPrimType:1
    |vpiPrimTerm:
    \_prim_term: , line:14:8, endln:14:9
      |vpiParent:
      \_gate: work@and (work@carry_gate.g3), line:14:5, endln:14:16
      |vpiDirection:2
      |vpiExpr:
      \_ref_obj: (work@carry_gate.g3.z), line:14:8, endln:14:9
        |vpiParent:
        \_gate: work@and (work@carry_gate.g3), line:14:5, endln:14:16
        |vpiName:z
        |vpiFullName:work@carry_gate.g3.z
        |vpiActual:
        \_logic_net: (work@carry_gate.z), line:11:12, endln:11:13
    |vpiPrimTerm:
    \_prim_term: , line:14:11, endln:14:12
      |vpiParent:
      \_gate: work@and (work@carry_gate.g3), line:14:5, endln:14:16
      |vpiDirection:1
      |vpiTermIndex:1
      |vpiExpr:
      \_ref_obj: (work@carry_gate.g3.b), line:14:11, endln:14:12
        |vpiParent:
        \_gate: work@and (work@carry_gate.g3), line:14:5, endln:14:16
        |vpiName:b
        |vpiFullName:work@carry_gate.g3.b
        |vpiActual:
        \_logic_net: (work@carry_gate.b), line:8:28, endln:8:29
    |vpiPrimTerm:
    \_prim_term: , line:14:14, endln:14:15
      |vpiParent:
      \_gate: work@and (work@carry_gate.g3), line:14:5, endln:14:16
      |vpiDirection:1
      |vpiTermIndex:2
      |vpiExpr:
      \_ref_obj: (work@carry_gate.g3.c), line:14:14, endln:14:15
        |vpiParent:
        \_gate: work@and (work@carry_gate.g3), line:14:5, endln:14:16
        |vpiName:c
        |vpiFullName:work@carry_gate.g3.c
        |vpiActual:
        \_logic_net: (work@carry_gate.c), line:8:31, endln:8:32
  |vpiPrimitive:
  \_gate: work@or (work@carry_gate.g4), line:15:4, endln:15:21
    |vpiParent:
    \_module_inst: work@carry_gate (work@carry_gate), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:8:1, endln:16:10
    |vpiDefName:work@or
    |vpiName:g4
    |vpiFullName:work@carry_gate.g4
    |vpiPrimType:4
    |vpiPrimTerm:
    \_prim_term: , line:15:7, endln:15:11
      |vpiParent:
      \_gate: work@or (work@carry_gate.g4), line:15:4, endln:15:21
      |vpiDirection:2
      |vpiExpr:
      \_ref_obj: (work@carry_gate.g4.cout), line:15:7, endln:15:11
        |vpiParent:
        \_gate: work@or (work@carry_gate.g4), line:15:4, endln:15:21
        |vpiName:cout
        |vpiFullName:work@carry_gate.g4.cout
        |vpiActual:
        \_logic_net: (work@carry_gate.cout), line:9:12, endln:9:16
    |vpiPrimTerm:
    \_prim_term: , line:15:13, endln:15:14
      |vpiParent:
      \_gate: work@or (work@carry_gate.g4), line:15:4, endln:15:21
      |vpiDirection:1
      |vpiTermIndex:1
      |vpiExpr:
      \_ref_obj: (work@carry_gate.g4.x), line:15:13, endln:15:14
        |vpiParent:
        \_gate: work@or (work@carry_gate.g4), line:15:4, endln:15:21
        |vpiName:x
        |vpiFullName:work@carry_gate.g4.x
        |vpiActual:
        \_logic_net: (work@carry_gate.x), line:11:6, endln:11:7
    |vpiPrimTerm:
    \_prim_term: , line:15:16, endln:15:17
      |vpiParent:
      \_gate: work@or (work@carry_gate.g4), line:15:4, endln:15:21
      |vpiDirection:1
      |vpiTermIndex:2
      |vpiExpr:
      \_ref_obj: (work@carry_gate.g4.y), line:15:16, endln:15:17
        |vpiParent:
        \_gate: work@or (work@carry_gate.g4), line:15:4, endln:15:21
        |vpiName:y
        |vpiFullName:work@carry_gate.g4.y
        |vpiActual:
        \_logic_net: (work@carry_gate.y), line:11:9, endln:11:10
    |vpiPrimTerm:
    \_prim_term: , line:15:19, endln:15:20
      |vpiParent:
      \_gate: work@or (work@carry_gate.g4), line:15:4, endln:15:21
      |vpiDirection:1
      |vpiTermIndex:3
      |vpiExpr:
      \_ref_obj: (work@carry_gate.g4.z), line:15:19, endln:15:20
        |vpiParent:
        \_gate: work@or (work@carry_gate.g4), line:15:4, endln:15:21
        |vpiName:z
        |vpiFullName:work@carry_gate.g4.z
        |vpiActual:
        \_logic_net: (work@carry_gate.z), line:11:12, endln:11:13
|uhdmallModules:
\_module_inst: work@carry_rtl (work@carry_rtl), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:1:1, endln:5:10
  |vpiParent:
  \_design: (work@carry_rtl)
  |vpiFullName:work@carry_rtl
  |vpiDefName:work@carry_rtl
  |vpiNet:
  \_logic_net: (work@carry_rtl.a), line:1:24, endln:1:25
    |vpiParent:
    \_module_inst: work@carry_rtl (work@carry_rtl), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:1:1, endln:5:10
    |vpiName:a
    |vpiFullName:work@carry_rtl.a
  |vpiNet:
  \_logic_net: (work@carry_rtl.b), line:1:27, endln:1:28
    |vpiParent:
    \_module_inst: work@carry_rtl (work@carry_rtl), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:1:1, endln:5:10
    |vpiName:b
    |vpiFullName:work@carry_rtl.b
  |vpiNet:
  \_logic_net: (work@carry_rtl.c), line:1:30, endln:1:31
    |vpiParent:
    \_module_inst: work@carry_rtl (work@carry_rtl), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:1:1, endln:5:10
    |vpiName:c
    |vpiFullName:work@carry_rtl.c
  |vpiNet:
  \_logic_net: (work@carry_rtl.cout), line:2:11, endln:2:15
    |vpiParent:
    \_module_inst: work@carry_rtl (work@carry_rtl), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:1:1, endln:5:10
    |vpiName:cout
    |vpiFullName:work@carry_rtl.cout
  |vpiPort:
  \_port: (a), line:1:24, endln:1:25
    |vpiParent:
    \_module_inst: work@carry_rtl (work@carry_rtl), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:1:1, endln:5:10
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@carry_rtl.a.a), line:1:24, endln:1:25
      |vpiParent:
      \_port: (a), line:1:24, endln:1:25
      |vpiName:a
      |vpiFullName:work@carry_rtl.a.a
      |vpiActual:
      \_logic_net: (work@carry_rtl.a), line:1:24, endln:1:25
    |vpiTypedef:
    \_ref_typespec: (work@carry_rtl.a)
      |vpiParent:
      \_port: (a), line:1:24, endln:1:25
      |vpiFullName:work@carry_rtl.a
      |vpiActual:
      \_logic_typespec: , line:1:24, endln:1:24
  |vpiPort:
  \_port: (b), line:1:27, endln:1:28
    |vpiParent:
    \_module_inst: work@carry_rtl (work@carry_rtl), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:1:1, endln:5:10
    |vpiName:b
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@carry_rtl.b.b), line:1:27, endln:1:28
      |vpiParent:
      \_port: (b), line:1:27, endln:1:28
      |vpiName:b
      |vpiFullName:work@carry_rtl.b.b
      |vpiActual:
      \_logic_net: (work@carry_rtl.b), line:1:27, endln:1:28
    |vpiTypedef:
    \_ref_typespec: (work@carry_rtl.b)
      |vpiParent:
      \_port: (b), line:1:27, endln:1:28
      |vpiFullName:work@carry_rtl.b
      |vpiActual:
      \_logic_typespec: , line:1:24, endln:1:24
  |vpiPort:
  \_port: (c), line:1:30, endln:1:31
    |vpiParent:
    \_module_inst: work@carry_rtl (work@carry_rtl), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:1:1, endln:5:10
    |vpiName:c
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@carry_rtl.c.c), line:1:30, endln:1:31
      |vpiParent:
      \_port: (c), line:1:30, endln:1:31
      |vpiName:c
      |vpiFullName:work@carry_rtl.c.c
      |vpiActual:
      \_logic_net: (work@carry_rtl.c), line:1:30, endln:1:31
    |vpiTypedef:
    \_ref_typespec: (work@carry_rtl.c)
      |vpiParent:
      \_port: (c), line:1:30, endln:1:31
      |vpiFullName:work@carry_rtl.c
      |vpiActual:
      \_logic_typespec: , line:1:24, endln:1:24
  |vpiPort:
  \_port: (cout), line:2:11, endln:2:15
    |vpiParent:
    \_module_inst: work@carry_rtl (work@carry_rtl), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:1:1, endln:5:10
    |vpiName:cout
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@carry_rtl.cout.cout), line:2:11, endln:2:15
      |vpiParent:
      \_port: (cout), line:2:11, endln:2:15
      |vpiName:cout
      |vpiFullName:work@carry_rtl.cout.cout
      |vpiActual:
      \_logic_net: (work@carry_rtl.cout), line:2:11, endln:2:15
    |vpiTypedef:
    \_ref_typespec: (work@carry_rtl.cout)
      |vpiParent:
      \_port: (cout), line:2:11, endln:2:15
      |vpiFullName:work@carry_rtl.cout
      |vpiActual:
      \_logic_typespec: , line:2:11, endln:2:11
  |vpiContAssign:
  \_cont_assign: , line:3:11, endln:3:39
    |vpiParent:
    \_module_inst: work@carry_rtl (work@carry_rtl), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:1:1, endln:5:10
    |vpiRhs:
    \_operation: , line:3:18, endln:3:39
      |vpiParent:
      \_cont_assign: , line:3:11, endln:3:39
      |vpiOpType:29
      |vpiOperand:
      \_operation: , line:3:18, endln:3:31
        |vpiParent:
        \_operation: , line:3:18, endln:3:39
        |vpiOpType:29
        |vpiOperand:
        \_operation: , line:3:19, endln:3:22
          |vpiParent:
          \_operation: , line:3:18, endln:3:31
          |vpiOpType:28
          |vpiOperand:
          \_ref_obj: (work@carry_rtl.a), line:3:19, endln:3:20
            |vpiParent:
            \_operation: , line:3:19, endln:3:22
            |vpiName:a
            |vpiFullName:work@carry_rtl.a
            |vpiActual:
            \_logic_net: (work@carry_rtl.a), line:1:24, endln:1:25
          |vpiOperand:
          \_ref_obj: (work@carry_rtl.b), line:3:21, endln:3:22
            |vpiParent:
            \_operation: , line:3:19, endln:3:22
            |vpiName:b
            |vpiFullName:work@carry_rtl.b
            |vpiActual:
            \_logic_net: (work@carry_rtl.b), line:1:27, endln:1:28
        |vpiOperand:
        \_operation: , line:3:27, endln:3:30
          |vpiParent:
          \_operation: , line:3:18, endln:3:31
          |vpiOpType:28
          |vpiOperand:
          \_ref_obj: (work@carry_rtl.a), line:3:27, endln:3:28
            |vpiParent:
            \_operation: , line:3:27, endln:3:30
            |vpiName:a
            |vpiFullName:work@carry_rtl.a
            |vpiActual:
            \_logic_net: (work@carry_rtl.a), line:1:24, endln:1:25
          |vpiOperand:
          \_ref_obj: (work@carry_rtl.c), line:3:29, endln:3:30
            |vpiParent:
            \_operation: , line:3:27, endln:3:30
            |vpiName:c
            |vpiFullName:work@carry_rtl.c
            |vpiActual:
            \_logic_net: (work@carry_rtl.c), line:1:30, endln:1:31
      |vpiOperand:
      \_operation: , line:3:35, endln:3:38
        |vpiParent:
        \_operation: , line:3:18, endln:3:39
        |vpiOpType:28
        |vpiOperand:
        \_ref_obj: (work@carry_rtl.b), line:3:35, endln:3:36
          |vpiParent:
          \_operation: , line:3:35, endln:3:38
          |vpiName:b
          |vpiFullName:work@carry_rtl.b
          |vpiActual:
          \_logic_net: (work@carry_rtl.b), line:1:27, endln:1:28
        |vpiOperand:
        \_ref_obj: (work@carry_rtl.c), line:3:37, endln:3:38
          |vpiParent:
          \_operation: , line:3:35, endln:3:38
          |vpiName:c
          |vpiFullName:work@carry_rtl.c
          |vpiActual:
          \_logic_net: (work@carry_rtl.c), line:1:30, endln:1:31
    |vpiLhs:
    \_ref_obj: (work@carry_rtl.cout), line:3:11, endln:3:15
      |vpiParent:
      \_cont_assign: , line:3:11, endln:3:39
      |vpiName:cout
      |vpiFullName:work@carry_rtl.cout
      |vpiActual:
      \_logic_net: (work@carry_rtl.cout), line:2:11, endln:2:15
|uhdmallModules:
\_module_inst: work@carry_trans (work@carry_trans), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:18:1, endln:37:10
  |vpiParent:
  \_design: (work@carry_rtl)
  |vpiFullName:work@carry_trans
  |vpiDefName:work@carry_trans
  |vpiNet:
  \_logic_net: (work@carry_trans.a), line:18:26, endln:18:27
    |vpiParent:
    \_module_inst: work@carry_trans (work@carry_trans), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:18:1, endln:37:10
    |vpiName:a
    |vpiFullName:work@carry_trans.a
  |vpiNet:
  \_logic_net: (work@carry_trans.b), line:18:29, endln:18:30
    |vpiParent:
    \_module_inst: work@carry_trans (work@carry_trans), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:18:1, endln:37:10
    |vpiName:b
    |vpiFullName:work@carry_trans.b
  |vpiNet:
  \_logic_net: (work@carry_trans.c), line:18:32, endln:18:33
    |vpiParent:
    \_module_inst: work@carry_trans (work@carry_trans), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:18:1, endln:37:10
    |vpiName:c
    |vpiFullName:work@carry_trans.c
  |vpiNet:
  \_logic_net: (work@carry_trans.cout), line:18:42, endln:18:46
    |vpiParent:
    \_module_inst: work@carry_trans (work@carry_trans), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:18:1, endln:37:10
    |vpiName:cout
    |vpiFullName:work@carry_trans.cout
  |vpiNet:
  \_logic_net: (work@carry_trans.i1), line:20:6, endln:20:8
    |vpiParent:
    \_module_inst: work@carry_trans (work@carry_trans), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:18:1, endln:37:10
    |vpiTypespec:
    \_ref_typespec: (work@carry_trans.i1)
      |vpiParent:
      \_logic_net: (work@carry_trans.i1), line:20:6, endln:20:8
      |vpiFullName:work@carry_trans.i1
      |vpiActual:
      \_logic_typespec: , line:20:1, endln:20:5
    |vpiName:i1
    |vpiFullName:work@carry_trans.i1
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@carry_trans.i2), line:20:10, endln:20:12
    |vpiParent:
    \_module_inst: work@carry_trans (work@carry_trans), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:18:1, endln:37:10
    |vpiTypespec:
    \_ref_typespec: (work@carry_trans.i2)
      |vpiParent:
      \_logic_net: (work@carry_trans.i2), line:20:10, endln:20:12
      |vpiFullName:work@carry_trans.i2
      |vpiActual:
      \_logic_typespec: , line:20:1, endln:20:5
    |vpiName:i2
    |vpiFullName:work@carry_trans.i2
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@carry_trans.i3), line:20:14, endln:20:16
    |vpiParent:
    \_module_inst: work@carry_trans (work@carry_trans), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:18:1, endln:37:10
    |vpiTypespec:
    \_ref_typespec: (work@carry_trans.i3)
      |vpiParent:
      \_logic_net: (work@carry_trans.i3), line:20:14, endln:20:16
      |vpiFullName:work@carry_trans.i3
      |vpiActual:
      \_logic_typespec: , line:20:1, endln:20:5
    |vpiName:i3
    |vpiFullName:work@carry_trans.i3
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@carry_trans.i4), line:20:18, endln:20:20
    |vpiParent:
    \_module_inst: work@carry_trans (work@carry_trans), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:18:1, endln:37:10
    |vpiTypespec:
    \_ref_typespec: (work@carry_trans.i4)
      |vpiParent:
      \_logic_net: (work@carry_trans.i4), line:20:18, endln:20:20
      |vpiFullName:work@carry_trans.i4
      |vpiActual:
      \_logic_typespec: , line:20:1, endln:20:5
    |vpiName:i4
    |vpiFullName:work@carry_trans.i4
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@carry_trans.cn), line:20:22, endln:20:24
    |vpiParent:
    \_module_inst: work@carry_trans (work@carry_trans), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:18:1, endln:37:10
    |vpiTypespec:
    \_ref_typespec: (work@carry_trans.cn)
      |vpiParent:
      \_logic_net: (work@carry_trans.cn), line:20:22, endln:20:24
      |vpiFullName:work@carry_trans.cn
      |vpiActual:
      \_logic_typespec: , line:20:1, endln:20:5
    |vpiName:cn
    |vpiFullName:work@carry_trans.cn
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@carry_trans.zero), line:22:6, endln:22:10
    |vpiParent:
    \_module_inst: work@carry_trans (work@carry_trans), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:18:1, endln:37:10
    |vpiTypespec:
    \_ref_typespec: (work@carry_trans.zero)
      |vpiParent:
      \_logic_net: (work@carry_trans.zero), line:22:6, endln:22:10
      |vpiFullName:work@carry_trans.zero
      |vpiActual:
      \_logic_typespec: , line:22:1, endln:22:5
    |vpiName:zero
    |vpiFullName:work@carry_trans.zero
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@carry_trans.one), line:23:6, endln:23:9
    |vpiParent:
    \_module_inst: work@carry_trans (work@carry_trans), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:18:1, endln:37:10
    |vpiTypespec:
    \_ref_typespec: (work@carry_trans.one)
      |vpiParent:
      \_logic_net: (work@carry_trans.one), line:23:6, endln:23:9
      |vpiFullName:work@carry_trans.one
      |vpiActual:
      \_logic_typespec: , line:23:1, endln:23:5
    |vpiName:one
    |vpiFullName:work@carry_trans.one
    |vpiNetType:1
  |vpiPort:
  \_port: (a), line:18:26, endln:18:27
    |vpiParent:
    \_module_inst: work@carry_trans (work@carry_trans), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:18:1, endln:37:10
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@carry_trans.a.a), line:18:26, endln:18:27
      |vpiParent:
      \_port: (a), line:18:26, endln:18:27
      |vpiName:a
      |vpiFullName:work@carry_trans.a.a
      |vpiActual:
      \_logic_net: (work@carry_trans.a), line:18:26, endln:18:27
    |vpiTypedef:
    \_ref_typespec: (work@carry_trans.a)
      |vpiParent:
      \_port: (a), line:18:26, endln:18:27
      |vpiFullName:work@carry_trans.a
      |vpiActual:
      \_logic_typespec: , line:18:26, endln:18:26
  |vpiPort:
  \_port: (b), line:18:29, endln:18:30
    |vpiParent:
    \_module_inst: work@carry_trans (work@carry_trans), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:18:1, endln:37:10
    |vpiName:b
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@carry_trans.b.b), line:18:29, endln:18:30
      |vpiParent:
      \_port: (b), line:18:29, endln:18:30
      |vpiName:b
      |vpiFullName:work@carry_trans.b.b
      |vpiActual:
      \_logic_net: (work@carry_trans.b), line:18:29, endln:18:30
    |vpiTypedef:
    \_ref_typespec: (work@carry_trans.b)
      |vpiParent:
      \_port: (b), line:18:29, endln:18:30
      |vpiFullName:work@carry_trans.b
      |vpiActual:
      \_logic_typespec: , line:18:26, endln:18:26
  |vpiPort:
  \_port: (c), line:18:32, endln:18:33
    |vpiParent:
    \_module_inst: work@carry_trans (work@carry_trans), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:18:1, endln:37:10
    |vpiName:c
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@carry_trans.c.c), line:18:32, endln:18:33
      |vpiParent:
      \_port: (c), line:18:32, endln:18:33
      |vpiName:c
      |vpiFullName:work@carry_trans.c.c
      |vpiActual:
      \_logic_net: (work@carry_trans.c), line:18:32, endln:18:33
    |vpiTypedef:
    \_ref_typespec: (work@carry_trans.c)
      |vpiParent:
      \_port: (c), line:18:32, endln:18:33
      |vpiFullName:work@carry_trans.c
      |vpiActual:
      \_logic_typespec: , line:18:26, endln:18:26
  |vpiPort:
  \_port: (cout), line:18:42, endln:18:46
    |vpiParent:
    \_module_inst: work@carry_trans (work@carry_trans), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:18:1, endln:37:10
    |vpiName:cout
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@carry_trans.cout.cout), line:18:42, endln:18:46
      |vpiParent:
      \_port: (cout), line:18:42, endln:18:46
      |vpiName:cout
      |vpiFullName:work@carry_trans.cout.cout
      |vpiActual:
      \_logic_net: (work@carry_trans.cout), line:18:42, endln:18:46
    |vpiTypedef:
    \_ref_typespec: (work@carry_trans.cout)
      |vpiParent:
      \_port: (cout), line:18:42, endln:18:46
      |vpiFullName:work@carry_trans.cout
      |vpiActual:
      \_logic_typespec: , line:18:42, endln:18:42
|uhdmtopModules:
\_module_inst: work@carry_rtl (work@carry_rtl), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:1:1, endln:5:10
  |vpiName:work@carry_rtl
  |vpiDefName:work@carry_rtl
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@carry_rtl.a), line:1:24, endln:1:25
    |vpiParent:
    \_module_inst: work@carry_rtl (work@carry_rtl), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:1:1, endln:5:10
    |vpiTypespec:
    \_ref_typespec: (work@carry_rtl.a)
      |vpiParent:
      \_logic_net: (work@carry_rtl.a), line:1:24, endln:1:25
      |vpiFullName:work@carry_rtl.a
      |vpiActual:
      \_logic_typespec: , line:1:24, endln:1:24
    |vpiName:a
    |vpiFullName:work@carry_rtl.a
  |vpiNet:
  \_logic_net: (work@carry_rtl.b), line:1:27, endln:1:28
    |vpiParent:
    \_module_inst: work@carry_rtl (work@carry_rtl), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:1:1, endln:5:10
    |vpiTypespec:
    \_ref_typespec: (work@carry_rtl.b)
      |vpiParent:
      \_logic_net: (work@carry_rtl.b), line:1:27, endln:1:28
      |vpiFullName:work@carry_rtl.b
      |vpiActual:
      \_logic_typespec: , line:1:24, endln:1:24
    |vpiName:b
    |vpiFullName:work@carry_rtl.b
  |vpiNet:
  \_logic_net: (work@carry_rtl.c), line:1:30, endln:1:31
    |vpiParent:
    \_module_inst: work@carry_rtl (work@carry_rtl), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:1:1, endln:5:10
    |vpiTypespec:
    \_ref_typespec: (work@carry_rtl.c)
      |vpiParent:
      \_logic_net: (work@carry_rtl.c), line:1:30, endln:1:31
      |vpiFullName:work@carry_rtl.c
      |vpiActual:
      \_logic_typespec: , line:1:24, endln:1:24
    |vpiName:c
    |vpiFullName:work@carry_rtl.c
  |vpiNet:
  \_logic_net: (work@carry_rtl.cout), line:2:11, endln:2:15
    |vpiParent:
    \_module_inst: work@carry_rtl (work@carry_rtl), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:1:1, endln:5:10
    |vpiTypespec:
    \_ref_typespec: (work@carry_rtl.cout)
      |vpiParent:
      \_logic_net: (work@carry_rtl.cout), line:2:11, endln:2:15
      |vpiFullName:work@carry_rtl.cout
      |vpiActual:
      \_logic_typespec: , line:2:11, endln:2:11
    |vpiName:cout
    |vpiFullName:work@carry_rtl.cout
  |vpiTopModule:1
  |vpiPort:
  \_port: (a), line:1:24, endln:1:25
    |vpiParent:
    \_module_inst: work@carry_rtl (work@carry_rtl), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:1:1, endln:5:10
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@carry_rtl.a), line:1:24, endln:1:25
      |vpiParent:
      \_port: (a), line:1:24, endln:1:25
      |vpiName:a
      |vpiFullName:work@carry_rtl.a
      |vpiActual:
      \_logic_net: (work@carry_rtl.a), line:1:24, endln:1:25
    |vpiTypedef:
    \_ref_typespec: (work@carry_rtl.a)
      |vpiParent:
      \_port: (a), line:1:24, endln:1:25
      |vpiFullName:work@carry_rtl.a
      |vpiActual:
      \_logic_typespec: , line:1:24, endln:1:24
    |vpiInstance:
    \_module_inst: work@carry_rtl (work@carry_rtl), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:1:1, endln:5:10
  |vpiPort:
  \_port: (b), line:1:27, endln:1:28
    |vpiParent:
    \_module_inst: work@carry_rtl (work@carry_rtl), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:1:1, endln:5:10
    |vpiName:b
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@carry_rtl.b), line:1:27, endln:1:28
      |vpiParent:
      \_port: (b), line:1:27, endln:1:28
      |vpiName:b
      |vpiFullName:work@carry_rtl.b
      |vpiActual:
      \_logic_net: (work@carry_rtl.b), line:1:27, endln:1:28
    |vpiTypedef:
    \_ref_typespec: (work@carry_rtl.b)
      |vpiParent:
      \_port: (b), line:1:27, endln:1:28
      |vpiFullName:work@carry_rtl.b
      |vpiActual:
      \_logic_typespec: , line:1:24, endln:1:24
    |vpiInstance:
    \_module_inst: work@carry_rtl (work@carry_rtl), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:1:1, endln:5:10
  |vpiPort:
  \_port: (c), line:1:30, endln:1:31
    |vpiParent:
    \_module_inst: work@carry_rtl (work@carry_rtl), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:1:1, endln:5:10
    |vpiName:c
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@carry_rtl.c), line:1:30, endln:1:31
      |vpiParent:
      \_port: (c), line:1:30, endln:1:31
      |vpiName:c
      |vpiFullName:work@carry_rtl.c
      |vpiActual:
      \_logic_net: (work@carry_rtl.c), line:1:30, endln:1:31
    |vpiTypedef:
    \_ref_typespec: (work@carry_rtl.c)
      |vpiParent:
      \_port: (c), line:1:30, endln:1:31
      |vpiFullName:work@carry_rtl.c
      |vpiActual:
      \_logic_typespec: , line:1:24, endln:1:24
    |vpiInstance:
    \_module_inst: work@carry_rtl (work@carry_rtl), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:1:1, endln:5:10
  |vpiPort:
  \_port: (cout), line:2:11, endln:2:15
    |vpiParent:
    \_module_inst: work@carry_rtl (work@carry_rtl), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:1:1, endln:5:10
    |vpiName:cout
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@carry_rtl.cout), line:2:11, endln:2:15
      |vpiParent:
      \_port: (cout), line:2:11, endln:2:15
      |vpiName:cout
      |vpiFullName:work@carry_rtl.cout
      |vpiActual:
      \_logic_net: (work@carry_rtl.cout), line:2:11, endln:2:15
    |vpiTypedef:
    \_ref_typespec: (work@carry_rtl.cout)
      |vpiParent:
      \_port: (cout), line:2:11, endln:2:15
      |vpiFullName:work@carry_rtl.cout
      |vpiActual:
      \_logic_typespec: , line:2:11, endln:2:11
    |vpiInstance:
    \_module_inst: work@carry_rtl (work@carry_rtl), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:1:1, endln:5:10
  |vpiContAssign:
  \_cont_assign: , line:3:11, endln:3:39
    |vpiParent:
    \_module_inst: work@carry_rtl (work@carry_rtl), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:1:1, endln:5:10
    |vpiRhs:
    \_operation: , line:3:18, endln:3:39
      |vpiParent:
      \_cont_assign: , line:3:11, endln:3:39
      |vpiOpType:29
      |vpiOperand:
      \_operation: , line:3:18, endln:3:31
        |vpiParent:
        \_operation: , line:3:18, endln:3:39
        |vpiOpType:29
        |vpiOperand:
        \_operation: , line:3:19, endln:3:22
          |vpiParent:
          \_operation: , line:3:18, endln:3:31
          |vpiOpType:28
          |vpiOperand:
          \_ref_obj: (work@carry_rtl.a), line:3:19, endln:3:20
            |vpiParent:
            \_operation: , line:3:19, endln:3:22
            |vpiName:a
            |vpiFullName:work@carry_rtl.a
            |vpiActual:
            \_logic_net: (work@carry_rtl.a), line:1:24, endln:1:25
          |vpiOperand:
          \_ref_obj: (work@carry_rtl.b), line:3:21, endln:3:22
            |vpiParent:
            \_operation: , line:3:19, endln:3:22
            |vpiName:b
            |vpiFullName:work@carry_rtl.b
            |vpiActual:
            \_logic_net: (work@carry_rtl.b), line:1:27, endln:1:28
        |vpiOperand:
        \_operation: , line:3:27, endln:3:30
          |vpiParent:
          \_operation: , line:3:18, endln:3:31
          |vpiOpType:28
          |vpiOperand:
          \_ref_obj: (work@carry_rtl.a), line:3:27, endln:3:28
            |vpiParent:
            \_operation: , line:3:27, endln:3:30
            |vpiName:a
            |vpiFullName:work@carry_rtl.a
            |vpiActual:
            \_logic_net: (work@carry_rtl.a), line:1:24, endln:1:25
          |vpiOperand:
          \_ref_obj: (work@carry_rtl.c), line:3:29, endln:3:30
            |vpiParent:
            \_operation: , line:3:27, endln:3:30
            |vpiName:c
            |vpiFullName:work@carry_rtl.c
            |vpiActual:
            \_logic_net: (work@carry_rtl.c), line:1:30, endln:1:31
      |vpiOperand:
      \_operation: , line:3:35, endln:3:38
        |vpiParent:
        \_operation: , line:3:18, endln:3:39
        |vpiOpType:28
        |vpiOperand:
        \_ref_obj: (work@carry_rtl.b), line:3:35, endln:3:36
          |vpiParent:
          \_operation: , line:3:35, endln:3:38
          |vpiName:b
          |vpiFullName:work@carry_rtl.b
          |vpiActual:
          \_logic_net: (work@carry_rtl.b), line:1:27, endln:1:28
        |vpiOperand:
        \_ref_obj: (work@carry_rtl.c), line:3:37, endln:3:38
          |vpiParent:
          \_operation: , line:3:35, endln:3:38
          |vpiName:c
          |vpiFullName:work@carry_rtl.c
          |vpiActual:
          \_logic_net: (work@carry_rtl.c), line:1:30, endln:1:31
    |vpiLhs:
    \_ref_obj: (work@carry_rtl.cout), line:3:11, endln:3:15
      |vpiParent:
      \_cont_assign: , line:3:11, endln:3:39
      |vpiName:cout
      |vpiFullName:work@carry_rtl.cout
      |vpiActual:
      \_logic_net: (work@carry_rtl.cout), line:2:11, endln:2:15
|uhdmtopModules:
\_module_inst: work@carry_gate (work@carry_gate), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:8:1, endln:16:10
  |vpiName:work@carry_gate
  |vpiDefName:work@carry_gate
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@carry_gate.a), line:8:25, endln:8:26
    |vpiParent:
    \_module_inst: work@carry_gate (work@carry_gate), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:8:1, endln:16:10
    |vpiTypespec:
    \_ref_typespec: (work@carry_gate.a)
      |vpiParent:
      \_logic_net: (work@carry_gate.a), line:8:25, endln:8:26
      |vpiFullName:work@carry_gate.a
      |vpiActual:
      \_logic_typespec: , line:8:25, endln:8:25
    |vpiName:a
    |vpiFullName:work@carry_gate.a
  |vpiNet:
  \_logic_net: (work@carry_gate.b), line:8:28, endln:8:29
    |vpiParent:
    \_module_inst: work@carry_gate (work@carry_gate), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:8:1, endln:16:10
    |vpiTypespec:
    \_ref_typespec: (work@carry_gate.b)
      |vpiParent:
      \_logic_net: (work@carry_gate.b), line:8:28, endln:8:29
      |vpiFullName:work@carry_gate.b
      |vpiActual:
      \_logic_typespec: , line:8:25, endln:8:25
    |vpiName:b
    |vpiFullName:work@carry_gate.b
  |vpiNet:
  \_logic_net: (work@carry_gate.c), line:8:31, endln:8:32
    |vpiParent:
    \_module_inst: work@carry_gate (work@carry_gate), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:8:1, endln:16:10
    |vpiTypespec:
    \_ref_typespec: (work@carry_gate.c)
      |vpiParent:
      \_logic_net: (work@carry_gate.c), line:8:31, endln:8:32
      |vpiFullName:work@carry_gate.c
      |vpiActual:
      \_logic_typespec: , line:8:25, endln:8:25
    |vpiName:c
    |vpiFullName:work@carry_gate.c
  |vpiNet:
  \_logic_net: (work@carry_gate.cout), line:9:12, endln:9:16
    |vpiParent:
    \_module_inst: work@carry_gate (work@carry_gate), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:8:1, endln:16:10
    |vpiTypespec:
    \_ref_typespec: (work@carry_gate.cout)
      |vpiParent:
      \_logic_net: (work@carry_gate.cout), line:9:12, endln:9:16
      |vpiFullName:work@carry_gate.cout
      |vpiActual:
      \_logic_typespec: , line:9:12, endln:9:12
    |vpiName:cout
    |vpiFullName:work@carry_gate.cout
  |vpiNet:
  \_logic_net: (work@carry_gate.x), line:11:6, endln:11:7
    |vpiParent:
    \_module_inst: work@carry_gate (work@carry_gate), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:8:1, endln:16:10
    |vpiTypespec:
    \_ref_typespec: (work@carry_gate.x)
      |vpiParent:
      \_logic_net: (work@carry_gate.x), line:11:6, endln:11:7
      |vpiFullName:work@carry_gate.x
      |vpiActual:
      \_logic_typespec: , line:11:1, endln:11:5
    |vpiName:x
    |vpiFullName:work@carry_gate.x
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@carry_gate.y), line:11:9, endln:11:10
    |vpiParent:
    \_module_inst: work@carry_gate (work@carry_gate), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:8:1, endln:16:10
    |vpiTypespec:
    \_ref_typespec: (work@carry_gate.y)
      |vpiParent:
      \_logic_net: (work@carry_gate.y), line:11:9, endln:11:10
      |vpiFullName:work@carry_gate.y
      |vpiActual:
      \_logic_typespec: , line:11:1, endln:11:5
    |vpiName:y
    |vpiFullName:work@carry_gate.y
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@carry_gate.z), line:11:12, endln:11:13
    |vpiParent:
    \_module_inst: work@carry_gate (work@carry_gate), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:8:1, endln:16:10
    |vpiTypespec:
    \_ref_typespec: (work@carry_gate.z)
      |vpiParent:
      \_logic_net: (work@carry_gate.z), line:11:12, endln:11:13
      |vpiFullName:work@carry_gate.z
      |vpiActual:
      \_logic_typespec: , line:11:1, endln:11:5
    |vpiName:z
    |vpiFullName:work@carry_gate.z
    |vpiNetType:1
  |vpiTopModule:1
  |vpiPort:
  \_port: (a), line:8:25, endln:8:26
    |vpiParent:
    \_module_inst: work@carry_gate (work@carry_gate), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:8:1, endln:16:10
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@carry_gate.a), line:8:25, endln:8:26
      |vpiParent:
      \_port: (a), line:8:25, endln:8:26
      |vpiName:a
      |vpiFullName:work@carry_gate.a
      |vpiActual:
      \_logic_net: (work@carry_gate.a), line:8:25, endln:8:26
    |vpiTypedef:
    \_ref_typespec: (work@carry_gate.a)
      |vpiParent:
      \_port: (a), line:8:25, endln:8:26
      |vpiFullName:work@carry_gate.a
      |vpiActual:
      \_logic_typespec: , line:8:25, endln:8:25
    |vpiInstance:
    \_module_inst: work@carry_gate (work@carry_gate), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:8:1, endln:16:10
  |vpiPort:
  \_port: (b), line:8:28, endln:8:29
    |vpiParent:
    \_module_inst: work@carry_gate (work@carry_gate), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:8:1, endln:16:10
    |vpiName:b
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@carry_gate.b), line:8:28, endln:8:29
      |vpiParent:
      \_port: (b), line:8:28, endln:8:29
      |vpiName:b
      |vpiFullName:work@carry_gate.b
      |vpiActual:
      \_logic_net: (work@carry_gate.b), line:8:28, endln:8:29
    |vpiTypedef:
    \_ref_typespec: (work@carry_gate.b)
      |vpiParent:
      \_port: (b), line:8:28, endln:8:29
      |vpiFullName:work@carry_gate.b
      |vpiActual:
      \_logic_typespec: , line:8:25, endln:8:25
    |vpiInstance:
    \_module_inst: work@carry_gate (work@carry_gate), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:8:1, endln:16:10
  |vpiPort:
  \_port: (c), line:8:31, endln:8:32
    |vpiParent:
    \_module_inst: work@carry_gate (work@carry_gate), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:8:1, endln:16:10
    |vpiName:c
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@carry_gate.c), line:8:31, endln:8:32
      |vpiParent:
      \_port: (c), line:8:31, endln:8:32
      |vpiName:c
      |vpiFullName:work@carry_gate.c
      |vpiActual:
      \_logic_net: (work@carry_gate.c), line:8:31, endln:8:32
    |vpiTypedef:
    \_ref_typespec: (work@carry_gate.c)
      |vpiParent:
      \_port: (c), line:8:31, endln:8:32
      |vpiFullName:work@carry_gate.c
      |vpiActual:
      \_logic_typespec: , line:8:25, endln:8:25
    |vpiInstance:
    \_module_inst: work@carry_gate (work@carry_gate), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:8:1, endln:16:10
  |vpiPort:
  \_port: (cout), line:9:12, endln:9:16
    |vpiParent:
    \_module_inst: work@carry_gate (work@carry_gate), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:8:1, endln:16:10
    |vpiName:cout
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@carry_gate.cout), line:9:12, endln:9:16
      |vpiParent:
      \_port: (cout), line:9:12, endln:9:16
      |vpiName:cout
      |vpiFullName:work@carry_gate.cout
      |vpiActual:
      \_logic_net: (work@carry_gate.cout), line:9:12, endln:9:16
    |vpiTypedef:
    \_ref_typespec: (work@carry_gate.cout)
      |vpiParent:
      \_port: (cout), line:9:12, endln:9:16
      |vpiFullName:work@carry_gate.cout
      |vpiActual:
      \_logic_typespec: , line:9:12, endln:9:12
    |vpiInstance:
    \_module_inst: work@carry_gate (work@carry_gate), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:8:1, endln:16:10
  |vpiPrimitive:
  \_gate: work@and (work@carry_gate.g1), line:12:5, endln:12:16
    |vpiParent:
    \_module_inst: work@carry_gate (work@carry_gate), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:8:1, endln:16:10
    |vpiDefName:work@and
    |vpiName:g1
    |vpiFullName:work@carry_gate.g1
    |vpiPrimType:1
    |vpiPrimTerm:
    \_prim_term: , line:12:8, endln:12:9
      |vpiParent:
      \_gate: work@and (work@carry_gate.g1), line:12:5, endln:12:16
      |vpiDirection:2
      |vpiExpr:
      \_ref_obj: (work@carry_gate.x), line:12:8, endln:12:9
        |vpiParent:
        \_prim_term: , line:12:8, endln:12:9
        |vpiName:x
        |vpiFullName:work@carry_gate.x
        |vpiActual:
        \_logic_net: (work@carry_gate.x), line:11:6, endln:11:7
    |vpiPrimTerm:
    \_prim_term: , line:12:11, endln:12:12
      |vpiParent:
      \_gate: work@and (work@carry_gate.g1), line:12:5, endln:12:16
      |vpiDirection:1
      |vpiTermIndex:1
      |vpiExpr:
      \_ref_obj: (work@carry_gate.a), line:12:11, endln:12:12
        |vpiParent:
        \_prim_term: , line:12:11, endln:12:12
        |vpiName:a
        |vpiFullName:work@carry_gate.a
        |vpiActual:
        \_logic_net: (work@carry_gate.a), line:8:25, endln:8:26
    |vpiPrimTerm:
    \_prim_term: , line:12:14, endln:12:15
      |vpiParent:
      \_gate: work@and (work@carry_gate.g1), line:12:5, endln:12:16
      |vpiDirection:1
      |vpiTermIndex:2
      |vpiExpr:
      \_ref_obj: (work@carry_gate.b), line:12:14, endln:12:15
        |vpiParent:
        \_prim_term: , line:12:14, endln:12:15
        |vpiName:b
        |vpiFullName:work@carry_gate.b
        |vpiActual:
        \_logic_net: (work@carry_gate.b), line:8:28, endln:8:29
  |vpiPrimitive:
  \_gate: work@and (work@carry_gate.g2), line:13:5, endln:13:16
    |vpiParent:
    \_module_inst: work@carry_gate (work@carry_gate), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:8:1, endln:16:10
    |vpiDefName:work@and
    |vpiName:g2
    |vpiFullName:work@carry_gate.g2
    |vpiPrimType:1
    |vpiPrimTerm:
    \_prim_term: , line:13:8, endln:13:9
      |vpiParent:
      \_gate: work@and (work@carry_gate.g2), line:13:5, endln:13:16
      |vpiDirection:2
      |vpiExpr:
      \_ref_obj: (work@carry_gate.y), line:13:8, endln:13:9
        |vpiParent:
        \_prim_term: , line:13:8, endln:13:9
        |vpiName:y
        |vpiFullName:work@carry_gate.y
        |vpiActual:
        \_logic_net: (work@carry_gate.y), line:11:9, endln:11:10
    |vpiPrimTerm:
    \_prim_term: , line:13:11, endln:13:12
      |vpiParent:
      \_gate: work@and (work@carry_gate.g2), line:13:5, endln:13:16
      |vpiDirection:1
      |vpiTermIndex:1
      |vpiExpr:
      \_ref_obj: (work@carry_gate.a), line:13:11, endln:13:12
        |vpiParent:
        \_prim_term: , line:13:11, endln:13:12
        |vpiName:a
        |vpiFullName:work@carry_gate.a
        |vpiActual:
        \_logic_net: (work@carry_gate.a), line:8:25, endln:8:26
    |vpiPrimTerm:
    \_prim_term: , line:13:14, endln:13:15
      |vpiParent:
      \_gate: work@and (work@carry_gate.g2), line:13:5, endln:13:16
      |vpiDirection:1
      |vpiTermIndex:2
      |vpiExpr:
      \_ref_obj: (work@carry_gate.c), line:13:14, endln:13:15
        |vpiParent:
        \_prim_term: , line:13:14, endln:13:15
        |vpiName:c
        |vpiFullName:work@carry_gate.c
        |vpiActual:
        \_logic_net: (work@carry_gate.c), line:8:31, endln:8:32
  |vpiPrimitive:
  \_gate: work@and (work@carry_gate.g3), line:14:5, endln:14:16
    |vpiParent:
    \_module_inst: work@carry_gate (work@carry_gate), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:8:1, endln:16:10
    |vpiDefName:work@and
    |vpiName:g3
    |vpiFullName:work@carry_gate.g3
    |vpiPrimType:1
    |vpiPrimTerm:
    \_prim_term: , line:14:8, endln:14:9
      |vpiParent:
      \_gate: work@and (work@carry_gate.g3), line:14:5, endln:14:16
      |vpiDirection:2
      |vpiExpr:
      \_ref_obj: (work@carry_gate.z), line:14:8, endln:14:9
        |vpiParent:
        \_prim_term: , line:14:8, endln:14:9
        |vpiName:z
        |vpiFullName:work@carry_gate.z
        |vpiActual:
        \_logic_net: (work@carry_gate.z), line:11:12, endln:11:13
    |vpiPrimTerm:
    \_prim_term: , line:14:11, endln:14:12
      |vpiParent:
      \_gate: work@and (work@carry_gate.g3), line:14:5, endln:14:16
      |vpiDirection:1
      |vpiTermIndex:1
      |vpiExpr:
      \_ref_obj: (work@carry_gate.b), line:14:11, endln:14:12
        |vpiParent:
        \_prim_term: , line:14:11, endln:14:12
        |vpiName:b
        |vpiFullName:work@carry_gate.b
        |vpiActual:
        \_logic_net: (work@carry_gate.b), line:8:28, endln:8:29
    |vpiPrimTerm:
    \_prim_term: , line:14:14, endln:14:15
      |vpiParent:
      \_gate: work@and (work@carry_gate.g3), line:14:5, endln:14:16
      |vpiDirection:1
      |vpiTermIndex:2
      |vpiExpr:
      \_ref_obj: (work@carry_gate.c), line:14:14, endln:14:15
        |vpiParent:
        \_prim_term: , line:14:14, endln:14:15
        |vpiName:c
        |vpiFullName:work@carry_gate.c
        |vpiActual:
        \_logic_net: (work@carry_gate.c), line:8:31, endln:8:32
  |vpiPrimitive:
  \_gate: work@or (work@carry_gate.g4), line:15:4, endln:15:21
    |vpiParent:
    \_module_inst: work@carry_gate (work@carry_gate), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:8:1, endln:16:10
    |vpiDefName:work@or
    |vpiName:g4
    |vpiFullName:work@carry_gate.g4
    |vpiPrimType:4
    |vpiPrimTerm:
    \_prim_term: , line:15:7, endln:15:11
      |vpiParent:
      \_gate: work@or (work@carry_gate.g4), line:15:4, endln:15:21
      |vpiDirection:2
      |vpiExpr:
      \_ref_obj: (work@carry_gate.cout), line:15:7, endln:15:11
        |vpiParent:
        \_prim_term: , line:15:7, endln:15:11
        |vpiName:cout
        |vpiFullName:work@carry_gate.cout
        |vpiActual:
        \_logic_net: (work@carry_gate.cout), line:9:12, endln:9:16
    |vpiPrimTerm:
    \_prim_term: , line:15:13, endln:15:14
      |vpiParent:
      \_gate: work@or (work@carry_gate.g4), line:15:4, endln:15:21
      |vpiDirection:1
      |vpiTermIndex:1
      |vpiExpr:
      \_ref_obj: (work@carry_gate.x), line:15:13, endln:15:14
        |vpiParent:
        \_prim_term: , line:15:13, endln:15:14
        |vpiName:x
        |vpiFullName:work@carry_gate.x
        |vpiActual:
        \_logic_net: (work@carry_gate.x), line:11:6, endln:11:7
    |vpiPrimTerm:
    \_prim_term: , line:15:16, endln:15:17
      |vpiParent:
      \_gate: work@or (work@carry_gate.g4), line:15:4, endln:15:21
      |vpiDirection:1
      |vpiTermIndex:2
      |vpiExpr:
      \_ref_obj: (work@carry_gate.y), line:15:16, endln:15:17
        |vpiParent:
        \_prim_term: , line:15:16, endln:15:17
        |vpiName:y
        |vpiFullName:work@carry_gate.y
        |vpiActual:
        \_logic_net: (work@carry_gate.y), line:11:9, endln:11:10
    |vpiPrimTerm:
    \_prim_term: , line:15:19, endln:15:20
      |vpiParent:
      \_gate: work@or (work@carry_gate.g4), line:15:4, endln:15:21
      |vpiDirection:1
      |vpiTermIndex:3
      |vpiExpr:
      \_ref_obj: (work@carry_gate.z), line:15:19, endln:15:20
        |vpiParent:
        \_prim_term: , line:15:19, endln:15:20
        |vpiName:z
        |vpiFullName:work@carry_gate.z
        |vpiActual:
        \_logic_net: (work@carry_gate.z), line:11:12, endln:11:13
|uhdmtopModules:
\_module_inst: work@carry_trans (work@carry_trans), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:18:1, endln:37:10
  |vpiName:work@carry_trans
  |vpiDefName:work@carry_trans
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@carry_trans.a), line:18:26, endln:18:27
    |vpiParent:
    \_module_inst: work@carry_trans (work@carry_trans), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:18:1, endln:37:10
    |vpiTypespec:
    \_ref_typespec: (work@carry_trans.a)
      |vpiParent:
      \_logic_net: (work@carry_trans.a), line:18:26, endln:18:27
      |vpiFullName:work@carry_trans.a
      |vpiActual:
      \_logic_typespec: , line:18:26, endln:18:26
    |vpiName:a
    |vpiFullName:work@carry_trans.a
  |vpiNet:
  \_logic_net: (work@carry_trans.b), line:18:29, endln:18:30
    |vpiParent:
    \_module_inst: work@carry_trans (work@carry_trans), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:18:1, endln:37:10
    |vpiTypespec:
    \_ref_typespec: (work@carry_trans.b)
      |vpiParent:
      \_logic_net: (work@carry_trans.b), line:18:29, endln:18:30
      |vpiFullName:work@carry_trans.b
      |vpiActual:
      \_logic_typespec: , line:18:26, endln:18:26
    |vpiName:b
    |vpiFullName:work@carry_trans.b
  |vpiNet:
  \_logic_net: (work@carry_trans.c), line:18:32, endln:18:33
    |vpiParent:
    \_module_inst: work@carry_trans (work@carry_trans), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:18:1, endln:37:10
    |vpiTypespec:
    \_ref_typespec: (work@carry_trans.c)
      |vpiParent:
      \_logic_net: (work@carry_trans.c), line:18:32, endln:18:33
      |vpiFullName:work@carry_trans.c
      |vpiActual:
      \_logic_typespec: , line:18:26, endln:18:26
    |vpiName:c
    |vpiFullName:work@carry_trans.c
  |vpiNet:
  \_logic_net: (work@carry_trans.cout), line:18:42, endln:18:46
    |vpiParent:
    \_module_inst: work@carry_trans (work@carry_trans), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:18:1, endln:37:10
    |vpiTypespec:
    \_ref_typespec: (work@carry_trans.cout)
      |vpiParent:
      \_logic_net: (work@carry_trans.cout), line:18:42, endln:18:46
      |vpiFullName:work@carry_trans.cout
      |vpiActual:
      \_logic_typespec: , line:18:42, endln:18:42
    |vpiName:cout
    |vpiFullName:work@carry_trans.cout
  |vpiNet:
  \_logic_net: (work@carry_trans.i1), line:20:6, endln:20:8
    |vpiParent:
    \_module_inst: work@carry_trans (work@carry_trans), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:18:1, endln:37:10
    |vpiTypespec:
    \_ref_typespec: (work@carry_trans.i1)
      |vpiParent:
      \_logic_net: (work@carry_trans.i1), line:20:6, endln:20:8
      |vpiFullName:work@carry_trans.i1
      |vpiActual:
      \_logic_typespec: , line:20:1, endln:20:5
    |vpiName:i1
    |vpiFullName:work@carry_trans.i1
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@carry_trans.i2), line:20:10, endln:20:12
    |vpiParent:
    \_module_inst: work@carry_trans (work@carry_trans), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:18:1, endln:37:10
    |vpiTypespec:
    \_ref_typespec: (work@carry_trans.i2)
      |vpiParent:
      \_logic_net: (work@carry_trans.i2), line:20:10, endln:20:12
      |vpiFullName:work@carry_trans.i2
      |vpiActual:
      \_logic_typespec: , line:20:1, endln:20:5
    |vpiName:i2
    |vpiFullName:work@carry_trans.i2
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@carry_trans.i3), line:20:14, endln:20:16
    |vpiParent:
    \_module_inst: work@carry_trans (work@carry_trans), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:18:1, endln:37:10
    |vpiTypespec:
    \_ref_typespec: (work@carry_trans.i3)
      |vpiParent:
      \_logic_net: (work@carry_trans.i3), line:20:14, endln:20:16
      |vpiFullName:work@carry_trans.i3
      |vpiActual:
      \_logic_typespec: , line:20:1, endln:20:5
    |vpiName:i3
    |vpiFullName:work@carry_trans.i3
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@carry_trans.i4), line:20:18, endln:20:20
    |vpiParent:
    \_module_inst: work@carry_trans (work@carry_trans), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:18:1, endln:37:10
    |vpiTypespec:
    \_ref_typespec: (work@carry_trans.i4)
      |vpiParent:
      \_logic_net: (work@carry_trans.i4), line:20:18, endln:20:20
      |vpiFullName:work@carry_trans.i4
      |vpiActual:
      \_logic_typespec: , line:20:1, endln:20:5
    |vpiName:i4
    |vpiFullName:work@carry_trans.i4
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@carry_trans.cn), line:20:22, endln:20:24
    |vpiParent:
    \_module_inst: work@carry_trans (work@carry_trans), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:18:1, endln:37:10
    |vpiTypespec:
    \_ref_typespec: (work@carry_trans.cn)
      |vpiParent:
      \_logic_net: (work@carry_trans.cn), line:20:22, endln:20:24
      |vpiFullName:work@carry_trans.cn
      |vpiActual:
      \_logic_typespec: , line:20:1, endln:20:5
    |vpiName:cn
    |vpiFullName:work@carry_trans.cn
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@carry_trans.zero), line:22:6, endln:22:10
    |vpiParent:
    \_module_inst: work@carry_trans (work@carry_trans), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:18:1, endln:37:10
    |vpiTypespec:
    \_ref_typespec: (work@carry_trans.zero)
      |vpiParent:
      \_logic_net: (work@carry_trans.zero), line:22:6, endln:22:10
      |vpiFullName:work@carry_trans.zero
      |vpiActual:
      \_logic_typespec: , line:22:1, endln:22:5
    |vpiName:zero
    |vpiFullName:work@carry_trans.zero
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@carry_trans.one), line:23:6, endln:23:9
    |vpiParent:
    \_module_inst: work@carry_trans (work@carry_trans), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:18:1, endln:37:10
    |vpiTypespec:
    \_ref_typespec: (work@carry_trans.one)
      |vpiParent:
      \_logic_net: (work@carry_trans.one), line:23:6, endln:23:9
      |vpiFullName:work@carry_trans.one
      |vpiActual:
      \_logic_typespec: , line:23:1, endln:23:5
    |vpiName:one
    |vpiFullName:work@carry_trans.one
    |vpiNetType:1
  |vpiTopModule:1
  |vpiPort:
  \_port: (a), line:18:26, endln:18:27
    |vpiParent:
    \_module_inst: work@carry_trans (work@carry_trans), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:18:1, endln:37:10
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@carry_trans.a), line:18:26, endln:18:27
      |vpiParent:
      \_port: (a), line:18:26, endln:18:27
      |vpiName:a
      |vpiFullName:work@carry_trans.a
      |vpiActual:
      \_logic_net: (work@carry_trans.a), line:18:26, endln:18:27
    |vpiTypedef:
    \_ref_typespec: (work@carry_trans.a)
      |vpiParent:
      \_port: (a), line:18:26, endln:18:27
      |vpiFullName:work@carry_trans.a
      |vpiActual:
      \_logic_typespec: , line:18:26, endln:18:26
    |vpiInstance:
    \_module_inst: work@carry_trans (work@carry_trans), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:18:1, endln:37:10
  |vpiPort:
  \_port: (b), line:18:29, endln:18:30
    |vpiParent:
    \_module_inst: work@carry_trans (work@carry_trans), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:18:1, endln:37:10
    |vpiName:b
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@carry_trans.b), line:18:29, endln:18:30
      |vpiParent:
      \_port: (b), line:18:29, endln:18:30
      |vpiName:b
      |vpiFullName:work@carry_trans.b
      |vpiActual:
      \_logic_net: (work@carry_trans.b), line:18:29, endln:18:30
    |vpiTypedef:
    \_ref_typespec: (work@carry_trans.b)
      |vpiParent:
      \_port: (b), line:18:29, endln:18:30
      |vpiFullName:work@carry_trans.b
      |vpiActual:
      \_logic_typespec: , line:18:26, endln:18:26
    |vpiInstance:
    \_module_inst: work@carry_trans (work@carry_trans), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:18:1, endln:37:10
  |vpiPort:
  \_port: (c), line:18:32, endln:18:33
    |vpiParent:
    \_module_inst: work@carry_trans (work@carry_trans), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:18:1, endln:37:10
    |vpiName:c
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@carry_trans.c), line:18:32, endln:18:33
      |vpiParent:
      \_port: (c), line:18:32, endln:18:33
      |vpiName:c
      |vpiFullName:work@carry_trans.c
      |vpiActual:
      \_logic_net: (work@carry_trans.c), line:18:32, endln:18:33
    |vpiTypedef:
    \_ref_typespec: (work@carry_trans.c)
      |vpiParent:
      \_port: (c), line:18:32, endln:18:33
      |vpiFullName:work@carry_trans.c
      |vpiActual:
      \_logic_typespec: , line:18:26, endln:18:26
    |vpiInstance:
    \_module_inst: work@carry_trans (work@carry_trans), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:18:1, endln:37:10
  |vpiPort:
  \_port: (cout), line:18:42, endln:18:46
    |vpiParent:
    \_module_inst: work@carry_trans (work@carry_trans), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:18:1, endln:37:10
    |vpiName:cout
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@carry_trans.cout), line:18:42, endln:18:46
      |vpiParent:
      \_port: (cout), line:18:42, endln:18:46
      |vpiName:cout
      |vpiFullName:work@carry_trans.cout
      |vpiActual:
      \_logic_net: (work@carry_trans.cout), line:18:42, endln:18:46
    |vpiTypedef:
    \_ref_typespec: (work@carry_trans.cout)
      |vpiParent:
      \_port: (cout), line:18:42, endln:18:46
      |vpiFullName:work@carry_trans.cout
      |vpiActual:
      \_logic_typespec: , line:18:42, endln:18:42
    |vpiInstance:
    \_module_inst: work@carry_trans (work@carry_trans), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:18:1, endln:37:10
  |vpiContAssign:
  \_cont_assign: , line:22:6, endln:22:10
    |vpiParent:
    \_module_inst: work@carry_trans (work@carry_trans), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:18:1, endln:37:10
    |vpiNetDeclAssign:1
    |vpiRhs:
    \_constant: , line:22:13, endln:22:17
      |vpiParent:
      \_cont_assign: , line:22:6, endln:22:10
      |vpiDecompile:1'b0
      |vpiSize:1
      |BIN:0
      |vpiConstType:3
    |vpiLhs:
    \_logic_net: (work@carry_trans.zero), line:22:6, endln:22:10
  |vpiContAssign:
  \_cont_assign: , line:23:6, endln:23:9
    |vpiParent:
    \_module_inst: work@carry_trans (work@carry_trans), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:18:1, endln:37:10
    |vpiNetDeclAssign:1
    |vpiRhs:
    \_constant: , line:23:12, endln:23:16
      |vpiParent:
      \_cont_assign: , line:23:6, endln:23:9
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
      |vpiConstType:3
    |vpiLhs:
    \_logic_net: (work@carry_trans.one), line:23:6, endln:23:9
  |vpiPrimitive:
  \_switch_tran: work@tranif1 (work@carry_trans.n1), line:25:9, endln:25:23
    |vpiParent:
    \_module_inst: work@carry_trans (work@carry_trans), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:18:1, endln:37:10
    |vpiDefName:work@tranif1
    |vpiName:n1
    |vpiFullName:work@carry_trans.n1
    |vpiPrimType:24
    |vpiPrimTerm:
    \_prim_term: , line:25:12, endln:25:14
      |vpiParent:
      \_switch_tran: work@tranif1 (work@carry_trans.n1), line:25:9, endln:25:23
      |vpiDirection:3
      |vpiExpr:
      \_ref_obj: (work@carry_trans.i1), line:25:12, endln:25:14
        |vpiParent:
        \_prim_term: , line:25:12, endln:25:14
        |vpiName:i1
        |vpiFullName:work@carry_trans.i1
        |vpiActual:
        \_logic_net: (work@carry_trans.i1), line:20:6, endln:20:8
    |vpiPrimTerm:
    \_prim_term: , line:25:15, endln:25:19
      |vpiParent:
      \_switch_tran: work@tranif1 (work@carry_trans.n1), line:25:9, endln:25:23
      |vpiDirection:3
      |vpiTermIndex:1
      |vpiExpr:
      \_ref_obj: (work@carry_trans.zero), line:25:15, endln:25:19
        |vpiParent:
        \_prim_term: , line:25:15, endln:25:19
        |vpiName:zero
        |vpiFullName:work@carry_trans.zero
        |vpiActual:
        \_logic_net: (work@carry_trans.zero), line:22:6, endln:22:10
    |vpiPrimTerm:
    \_prim_term: , line:25:21, endln:25:22
      |vpiParent:
      \_switch_tran: work@tranif1 (work@carry_trans.n1), line:25:9, endln:25:23
      |vpiDirection:1
      |vpiTermIndex:2
      |vpiExpr:
      \_ref_obj: (work@carry_trans.a), line:25:21, endln:25:22
        |vpiParent:
        \_prim_term: , line:25:21, endln:25:22
        |vpiName:a
        |vpiFullName:work@carry_trans.a
        |vpiActual:
        \_logic_net: (work@carry_trans.a), line:18:26, endln:18:27
  |vpiPrimitive:
  \_switch_tran: work@tranif1 (work@carry_trans.n2), line:26:9, endln:26:24
    |vpiParent:
    \_module_inst: work@carry_trans (work@carry_trans), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:18:1, endln:37:10
    |vpiDefName:work@tranif1
    |vpiName:n2
    |vpiFullName:work@carry_trans.n2
    |vpiPrimType:24
    |vpiPrimTerm:
    \_prim_term: , line:26:12, endln:26:14
      |vpiParent:
      \_switch_tran: work@tranif1 (work@carry_trans.n2), line:26:9, endln:26:24
      |vpiDirection:3
      |vpiExpr:
      \_ref_obj: (work@carry_trans.i1), line:26:12, endln:26:14
        |vpiParent:
        \_prim_term: , line:26:12, endln:26:14
        |vpiName:i1
        |vpiFullName:work@carry_trans.i1
        |vpiActual:
        \_logic_net: (work@carry_trans.i1), line:20:6, endln:20:8
    |vpiPrimTerm:
    \_prim_term: , line:26:16, endln:26:20
      |vpiParent:
      \_switch_tran: work@tranif1 (work@carry_trans.n2), line:26:9, endln:26:24
      |vpiDirection:3
      |vpiTermIndex:1
      |vpiExpr:
      \_ref_obj: (work@carry_trans.zero), line:26:16, endln:26:20
        |vpiParent:
        \_prim_term: , line:26:16, endln:26:20
        |vpiName:zero
        |vpiFullName:work@carry_trans.zero
        |vpiActual:
        \_logic_net: (work@carry_trans.zero), line:22:6, endln:22:10
    |vpiPrimTerm:
    \_prim_term: , line:26:22, endln:26:23
      |vpiParent:
      \_switch_tran: work@tranif1 (work@carry_trans.n2), line:26:9, endln:26:24
      |vpiDirection:1
      |vpiTermIndex:2
      |vpiExpr:
      \_ref_obj: (work@carry_trans.b), line:26:22, endln:26:23
        |vpiParent:
        \_prim_term: , line:26:22, endln:26:23
        |vpiName:b
        |vpiFullName:work@carry_trans.b
        |vpiActual:
        \_logic_net: (work@carry_trans.b), line:18:29, endln:18:30
  |vpiPrimitive:
  \_switch_tran: work@tranif1 (work@carry_trans.n3), line:27:9, endln:27:22
    |vpiParent:
    \_module_inst: work@carry_trans (work@carry_trans), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:18:1, endln:37:10
    |vpiDefName:work@tranif1
    |vpiName:n3
    |vpiFullName:work@carry_trans.n3
    |vpiPrimType:24
    |vpiPrimTerm:
    \_prim_term: , line:27:12, endln:27:14
      |vpiParent:
      \_switch_tran: work@tranif1 (work@carry_trans.n3), line:27:9, endln:27:22
      |vpiDirection:3
      |vpiExpr:
      \_ref_obj: (work@carry_trans.cn), line:27:12, endln:27:14
        |vpiParent:
        \_prim_term: , line:27:12, endln:27:14
        |vpiName:cn
        |vpiFullName:work@carry_trans.cn
        |vpiActual:
        \_logic_net: (work@carry_trans.cn), line:20:22, endln:20:24
    |vpiPrimTerm:
    \_prim_term: , line:27:16, endln:27:18
      |vpiParent:
      \_switch_tran: work@tranif1 (work@carry_trans.n3), line:27:9, endln:27:22
      |vpiDirection:3
      |vpiTermIndex:1
      |vpiExpr:
      \_ref_obj: (work@carry_trans.i1), line:27:16, endln:27:18
        |vpiParent:
        \_prim_term: , line:27:16, endln:27:18
        |vpiName:i1
        |vpiFullName:work@carry_trans.i1
        |vpiActual:
        \_logic_net: (work@carry_trans.i1), line:20:6, endln:20:8
    |vpiPrimTerm:
    \_prim_term: , line:27:20, endln:27:21
      |vpiParent:
      \_switch_tran: work@tranif1 (work@carry_trans.n3), line:27:9, endln:27:22
      |vpiDirection:1
      |vpiTermIndex:2
      |vpiExpr:
      \_ref_obj: (work@carry_trans.c), line:27:20, endln:27:21
        |vpiParent:
        \_prim_term: , line:27:20, endln:27:21
        |vpiName:c
        |vpiFullName:work@carry_trans.c
        |vpiActual:
        \_logic_net: (work@carry_trans.c), line:18:32, endln:18:33
  |vpiPrimitive:
  \_switch_tran: work@tranif1 (work@carry_trans.n4), line:28:9, endln:28:24
    |vpiParent:
    \_module_inst: work@carry_trans (work@carry_trans), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:18:1, endln:37:10
    |vpiDefName:work@tranif1
    |vpiName:n4
    |vpiFullName:work@carry_trans.n4
    |vpiPrimType:24
    |vpiPrimTerm:
    \_prim_term: , line:28:12, endln:28:14
      |vpiParent:
      \_switch_tran: work@tranif1 (work@carry_trans.n4), line:28:9, endln:28:24
      |vpiDirection:3
      |vpiExpr:
      \_ref_obj: (work@carry_trans.i2), line:28:12, endln:28:14
        |vpiParent:
        \_prim_term: , line:28:12, endln:28:14
        |vpiName:i2
        |vpiFullName:work@carry_trans.i2
        |vpiActual:
        \_logic_net: (work@carry_trans.i2), line:20:10, endln:20:12
    |vpiPrimTerm:
    \_prim_term: , line:28:16, endln:28:20
      |vpiParent:
      \_switch_tran: work@tranif1 (work@carry_trans.n4), line:28:9, endln:28:24
      |vpiDirection:3
      |vpiTermIndex:1
      |vpiExpr:
      \_ref_obj: (work@carry_trans.zero), line:28:16, endln:28:20
        |vpiParent:
        \_prim_term: , line:28:16, endln:28:20
        |vpiName:zero
        |vpiFullName:work@carry_trans.zero
        |vpiActual:
        \_logic_net: (work@carry_trans.zero), line:22:6, endln:22:10
    |vpiPrimTerm:
    \_prim_term: , line:28:22, endln:28:23
      |vpiParent:
      \_switch_tran: work@tranif1 (work@carry_trans.n4), line:28:9, endln:28:24
      |vpiDirection:1
      |vpiTermIndex:2
      |vpiExpr:
      \_ref_obj: (work@carry_trans.b), line:28:22, endln:28:23
        |vpiParent:
        \_prim_term: , line:28:22, endln:28:23
        |vpiName:b
        |vpiFullName:work@carry_trans.b
        |vpiActual:
        \_logic_net: (work@carry_trans.b), line:18:29, endln:18:30
  |vpiPrimitive:
  \_switch_tran: work@tranif1 (work@carry_trans.n5), line:29:9, endln:29:22
    |vpiParent:
    \_module_inst: work@carry_trans (work@carry_trans), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:18:1, endln:37:10
    |vpiDefName:work@tranif1
    |vpiName:n5
    |vpiFullName:work@carry_trans.n5
    |vpiPrimType:24
    |vpiPrimTerm:
    \_prim_term: , line:29:12, endln:29:14
      |vpiParent:
      \_switch_tran: work@tranif1 (work@carry_trans.n5), line:29:9, endln:29:22
      |vpiDirection:3
      |vpiExpr:
      \_ref_obj: (work@carry_trans.cn), line:29:12, endln:29:14
        |vpiParent:
        \_prim_term: , line:29:12, endln:29:14
        |vpiName:cn
        |vpiFullName:work@carry_trans.cn
        |vpiActual:
        \_logic_net: (work@carry_trans.cn), line:20:22, endln:20:24
    |vpiPrimTerm:
    \_prim_term: , line:29:16, endln:29:18
      |vpiParent:
      \_switch_tran: work@tranif1 (work@carry_trans.n5), line:29:9, endln:29:22
      |vpiDirection:3
      |vpiTermIndex:1
      |vpiExpr:
      \_ref_obj: (work@carry_trans.i2), line:29:16, endln:29:18
        |vpiParent:
        \_prim_term: , line:29:16, endln:29:18
        |vpiName:i2
        |vpiFullName:work@carry_trans.i2
        |vpiActual:
        \_logic_net: (work@carry_trans.i2), line:20:10, endln:20:12
    |vpiPrimTerm:
    \_prim_term: , line:29:20, endln:29:21
      |vpiParent:
      \_switch_tran: work@tranif1 (work@carry_trans.n5), line:29:9, endln:29:22
      |vpiDirection:1
      |vpiTermIndex:2
      |vpiExpr:
      \_ref_obj: (work@carry_trans.a), line:29:20, endln:29:21
        |vpiParent:
        \_prim_term: , line:29:20, endln:29:21
        |vpiName:a
        |vpiFullName:work@carry_trans.a
        |vpiActual:
        \_logic_net: (work@carry_trans.a), line:18:26, endln:18:27
  |vpiPrimitive:
  \_switch_tran: work@tranif0 (work@carry_trans.p1), line:30:9, endln:30:23
    |vpiParent:
    \_module_inst: work@carry_trans (work@carry_trans), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:18:1, endln:37:10
    |vpiDefName:work@tranif0
    |vpiName:p1
    |vpiFullName:work@carry_trans.p1
    |vpiPrimType:23
    |vpiPrimTerm:
    \_prim_term: , line:30:12, endln:30:14
      |vpiParent:
      \_switch_tran: work@tranif0 (work@carry_trans.p1), line:30:9, endln:30:23
      |vpiDirection:3
      |vpiExpr:
      \_ref_obj: (work@carry_trans.i3), line:30:12, endln:30:14
        |vpiParent:
        \_prim_term: , line:30:12, endln:30:14
        |vpiName:i3
        |vpiFullName:work@carry_trans.i3
        |vpiActual:
        \_logic_net: (work@carry_trans.i3), line:20:14, endln:20:16
    |vpiPrimTerm:
    \_prim_term: , line:30:16, endln:30:19
      |vpiParent:
      \_switch_tran: work@tranif0 (work@carry_trans.p1), line:30:9, endln:30:23
      |vpiDirection:3
      |vpiTermIndex:1
      |vpiExpr:
      \_ref_obj: (work@carry_trans.one), line:30:16, endln:30:19
        |vpiParent:
        \_prim_term: , line:30:16, endln:30:19
        |vpiName:one
        |vpiFullName:work@carry_trans.one
        |vpiActual:
        \_logic_net: (work@carry_trans.one), line:23:6, endln:23:9
    |vpiPrimTerm:
    \_prim_term: , line:30:21, endln:30:22
      |vpiParent:
      \_switch_tran: work@tranif0 (work@carry_trans.p1), line:30:9, endln:30:23
      |vpiDirection:1
      |vpiTermIndex:2
      |vpiExpr:
      \_ref_obj: (work@carry_trans.a), line:30:21, endln:30:22
        |vpiParent:
        \_prim_term: , line:30:21, endln:30:22
        |vpiName:a
        |vpiFullName:work@carry_trans.a
        |vpiActual:
        \_logic_net: (work@carry_trans.a), line:18:26, endln:18:27
  |vpiPrimitive:
  \_switch_tran: work@tranif0 (work@carry_trans.p2), line:31:9, endln:31:23
    |vpiParent:
    \_module_inst: work@carry_trans (work@carry_trans), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:18:1, endln:37:10
    |vpiDefName:work@tranif0
    |vpiName:p2
    |vpiFullName:work@carry_trans.p2
    |vpiPrimType:23
    |vpiPrimTerm:
    \_prim_term: , line:31:12, endln:31:14
      |vpiParent:
      \_switch_tran: work@tranif0 (work@carry_trans.p2), line:31:9, endln:31:23
      |vpiDirection:3
      |vpiExpr:
      \_ref_obj: (work@carry_trans.i3), line:31:12, endln:31:14
        |vpiParent:
        \_prim_term: , line:31:12, endln:31:14
        |vpiName:i3
        |vpiFullName:work@carry_trans.i3
        |vpiActual:
        \_logic_net: (work@carry_trans.i3), line:20:14, endln:20:16
    |vpiPrimTerm:
    \_prim_term: , line:31:16, endln:31:19
      |vpiParent:
      \_switch_tran: work@tranif0 (work@carry_trans.p2), line:31:9, endln:31:23
      |vpiDirection:3
      |vpiTermIndex:1
      |vpiExpr:
      \_ref_obj: (work@carry_trans.one), line:31:16, endln:31:19
        |vpiParent:
        \_prim_term: , line:31:16, endln:31:19
        |vpiName:one
        |vpiFullName:work@carry_trans.one
        |vpiActual:
        \_logic_net: (work@carry_trans.one), line:23:6, endln:23:9
    |vpiPrimTerm:
    \_prim_term: , line:31:21, endln:31:22
      |vpiParent:
      \_switch_tran: work@tranif0 (work@carry_trans.p2), line:31:9, endln:31:23
      |vpiDirection:1
      |vpiTermIndex:2
      |vpiExpr:
      \_ref_obj: (work@carry_trans.b), line:31:21, endln:31:22
        |vpiParent:
        \_prim_term: , line:31:21, endln:31:22
        |vpiName:b
        |vpiFullName:work@carry_trans.b
        |vpiActual:
        \_logic_net: (work@carry_trans.b), line:18:29, endln:18:30
  |vpiPrimitive:
  \_switch_tran: work@tranif0 (work@carry_trans.p3), line:32:9, endln:32:22
    |vpiParent:
    \_module_inst: work@carry_trans (work@carry_trans), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:18:1, endln:37:10
    |vpiDefName:work@tranif0
    |vpiName:p3
    |vpiFullName:work@carry_trans.p3
    |vpiPrimType:23
    |vpiPrimTerm:
    \_prim_term: , line:32:12, endln:32:14
      |vpiParent:
      \_switch_tran: work@tranif0 (work@carry_trans.p3), line:32:9, endln:32:22
      |vpiDirection:3
      |vpiExpr:
      \_ref_obj: (work@carry_trans.cn), line:32:12, endln:32:14
        |vpiParent:
        \_prim_term: , line:32:12, endln:32:14
        |vpiName:cn
        |vpiFullName:work@carry_trans.cn
        |vpiActual:
        \_logic_net: (work@carry_trans.cn), line:20:22, endln:20:24
    |vpiPrimTerm:
    \_prim_term: , line:32:16, endln:32:18
      |vpiParent:
      \_switch_tran: work@tranif0 (work@carry_trans.p3), line:32:9, endln:32:22
      |vpiDirection:3
      |vpiTermIndex:1
      |vpiExpr:
      \_ref_obj: (work@carry_trans.i3), line:32:16, endln:32:18
        |vpiParent:
        \_prim_term: , line:32:16, endln:32:18
        |vpiName:i3
        |vpiFullName:work@carry_trans.i3
        |vpiActual:
        \_logic_net: (work@carry_trans.i3), line:20:14, endln:20:16
    |vpiPrimTerm:
    \_prim_term: , line:32:20, endln:32:21
      |vpiParent:
      \_switch_tran: work@tranif0 (work@carry_trans.p3), line:32:9, endln:32:22
      |vpiDirection:1
      |vpiTermIndex:2
      |vpiExpr:
      \_ref_obj: (work@carry_trans.c), line:32:20, endln:32:21
        |vpiParent:
        \_prim_term: , line:32:20, endln:32:21
        |vpiName:c
        |vpiFullName:work@carry_trans.c
        |vpiActual:
        \_logic_net: (work@carry_trans.c), line:18:32, endln:18:33
  |vpiPrimitive:
  \_switch_tran: work@tranif0 (work@carry_trans.p4), line:33:9, endln:33:23
    |vpiParent:
    \_module_inst: work@carry_trans (work@carry_trans), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:18:1, endln:37:10
    |vpiDefName:work@tranif0
    |vpiName:p4
    |vpiFullName:work@carry_trans.p4
    |vpiPrimType:23
    |vpiPrimTerm:
    \_prim_term: , line:33:12, endln:33:14
      |vpiParent:
      \_switch_tran: work@tranif0 (work@carry_trans.p4), line:33:9, endln:33:23
      |vpiDirection:3
      |vpiExpr:
      \_ref_obj: (work@carry_trans.i4), line:33:12, endln:33:14
        |vpiParent:
        \_prim_term: , line:33:12, endln:33:14
        |vpiName:i4
        |vpiFullName:work@carry_trans.i4
        |vpiActual:
        \_logic_net: (work@carry_trans.i4), line:20:18, endln:20:20
    |vpiPrimTerm:
    \_prim_term: , line:33:16, endln:33:19
      |vpiParent:
      \_switch_tran: work@tranif0 (work@carry_trans.p4), line:33:9, endln:33:23
      |vpiDirection:3
      |vpiTermIndex:1
      |vpiExpr:
      \_ref_obj: (work@carry_trans.one), line:33:16, endln:33:19
        |vpiParent:
        \_prim_term: , line:33:16, endln:33:19
        |vpiName:one
        |vpiFullName:work@carry_trans.one
        |vpiActual:
        \_logic_net: (work@carry_trans.one), line:23:6, endln:23:9
    |vpiPrimTerm:
    \_prim_term: , line:33:21, endln:33:22
      |vpiParent:
      \_switch_tran: work@tranif0 (work@carry_trans.p4), line:33:9, endln:33:23
      |vpiDirection:1
      |vpiTermIndex:2
      |vpiExpr:
      \_ref_obj: (work@carry_trans.b), line:33:21, endln:33:22
        |vpiParent:
        \_prim_term: , line:33:21, endln:33:22
        |vpiName:b
        |vpiFullName:work@carry_trans.b
        |vpiActual:
        \_logic_net: (work@carry_trans.b), line:18:29, endln:18:30
  |vpiPrimitive:
  \_switch_tran: work@tranif0 (work@carry_trans.p5), line:34:9, endln:34:22
    |vpiParent:
    \_module_inst: work@carry_trans (work@carry_trans), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:18:1, endln:37:10
    |vpiDefName:work@tranif0
    |vpiName:p5
    |vpiFullName:work@carry_trans.p5
    |vpiPrimType:23
    |vpiPrimTerm:
    \_prim_term: , line:34:12, endln:34:14
      |vpiParent:
      \_switch_tran: work@tranif0 (work@carry_trans.p5), line:34:9, endln:34:22
      |vpiDirection:3
      |vpiExpr:
      \_ref_obj: (work@carry_trans.cn), line:34:12, endln:34:14
        |vpiParent:
        \_prim_term: , line:34:12, endln:34:14
        |vpiName:cn
        |vpiFullName:work@carry_trans.cn
        |vpiActual:
        \_logic_net: (work@carry_trans.cn), line:20:22, endln:20:24
    |vpiPrimTerm:
    \_prim_term: , line:34:16, endln:34:18
      |vpiParent:
      \_switch_tran: work@tranif0 (work@carry_trans.p5), line:34:9, endln:34:22
      |vpiDirection:3
      |vpiTermIndex:1
      |vpiExpr:
      \_ref_obj: (work@carry_trans.i4), line:34:16, endln:34:18
        |vpiParent:
        \_prim_term: , line:34:16, endln:34:18
        |vpiName:i4
        |vpiFullName:work@carry_trans.i4
        |vpiActual:
        \_logic_net: (work@carry_trans.i4), line:20:18, endln:20:20
    |vpiPrimTerm:
    \_prim_term: , line:34:20, endln:34:21
      |vpiParent:
      \_switch_tran: work@tranif0 (work@carry_trans.p5), line:34:9, endln:34:22
      |vpiDirection:1
      |vpiTermIndex:2
      |vpiExpr:
      \_ref_obj: (work@carry_trans.a), line:34:20, endln:34:21
        |vpiParent:
        \_prim_term: , line:34:20, endln:34:21
        |vpiName:a
        |vpiFullName:work@carry_trans.a
        |vpiActual:
        \_logic_net: (work@carry_trans.a), line:18:26, endln:18:27
  |vpiPrimitive:
  \_switch_tran: work@tranif1 (work@carry_trans.n6), line:35:9, endln:35:27
    |vpiParent:
    \_module_inst: work@carry_trans (work@carry_trans), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:18:1, endln:37:10
    |vpiDefName:work@tranif1
    |vpiName:n6
    |vpiFullName:work@carry_trans.n6
    |vpiPrimType:24
    |vpiPrimTerm:
    \_prim_term: , line:35:12, endln:35:16
      |vpiParent:
      \_switch_tran: work@tranif1 (work@carry_trans.n6), line:35:9, endln:35:27
      |vpiDirection:3
      |vpiExpr:
      \_ref_obj: (work@carry_trans.cout), line:35:12, endln:35:16
        |vpiParent:
        \_prim_term: , line:35:12, endln:35:16
        |vpiName:cout
        |vpiFullName:work@carry_trans.cout
        |vpiActual:
        \_logic_net: (work@carry_trans.cout), line:18:42, endln:18:46
    |vpiPrimTerm:
    \_prim_term: , line:35:18, endln:35:22
      |vpiParent:
      \_switch_tran: work@tranif1 (work@carry_trans.n6), line:35:9, endln:35:27
      |vpiDirection:3
      |vpiTermIndex:1
      |vpiExpr:
      \_ref_obj: (work@carry_trans.zero), line:35:18, endln:35:22
        |vpiParent:
        \_prim_term: , line:35:18, endln:35:22
        |vpiName:zero
        |vpiFullName:work@carry_trans.zero
        |vpiActual:
        \_logic_net: (work@carry_trans.zero), line:22:6, endln:22:10
    |vpiPrimTerm:
    \_prim_term: , line:35:24, endln:35:26
      |vpiParent:
      \_switch_tran: work@tranif1 (work@carry_trans.n6), line:35:9, endln:35:27
      |vpiDirection:1
      |vpiTermIndex:2
      |vpiExpr:
      \_ref_obj: (work@carry_trans.cn), line:35:24, endln:35:26
        |vpiParent:
        \_prim_term: , line:35:24, endln:35:26
        |vpiName:cn
        |vpiFullName:work@carry_trans.cn
        |vpiActual:
        \_logic_net: (work@carry_trans.cn), line:20:22, endln:20:24
  |vpiPrimitive:
  \_switch_tran: work@tranif0 (work@carry_trans.p6), line:36:9, endln:36:26
    |vpiParent:
    \_module_inst: work@carry_trans (work@carry_trans), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:18:1, endln:37:10
    |vpiDefName:work@tranif0
    |vpiName:p6
    |vpiFullName:work@carry_trans.p6
    |vpiPrimType:23
    |vpiPrimTerm:
    \_prim_term: , line:36:12, endln:36:16
      |vpiParent:
      \_switch_tran: work@tranif0 (work@carry_trans.p6), line:36:9, endln:36:26
      |vpiDirection:3
      |vpiExpr:
      \_ref_obj: (work@carry_trans.cout), line:36:12, endln:36:16
        |vpiParent:
        \_prim_term: , line:36:12, endln:36:16
        |vpiName:cout
        |vpiFullName:work@carry_trans.cout
        |vpiActual:
        \_logic_net: (work@carry_trans.cout), line:18:42, endln:18:46
    |vpiPrimTerm:
    \_prim_term: , line:36:18, endln:36:21
      |vpiParent:
      \_switch_tran: work@tranif0 (work@carry_trans.p6), line:36:9, endln:36:26
      |vpiDirection:3
      |vpiTermIndex:1
      |vpiExpr:
      \_ref_obj: (work@carry_trans.one), line:36:18, endln:36:21
        |vpiParent:
        \_prim_term: , line:36:18, endln:36:21
        |vpiName:one
        |vpiFullName:work@carry_trans.one
        |vpiActual:
        \_logic_net: (work@carry_trans.one), line:23:6, endln:23:9
    |vpiPrimTerm:
    \_prim_term: , line:36:23, endln:36:25
      |vpiParent:
      \_switch_tran: work@tranif0 (work@carry_trans.p6), line:36:9, endln:36:26
      |vpiDirection:1
      |vpiTermIndex:2
      |vpiExpr:
      \_ref_obj: (work@carry_trans.cn), line:36:23, endln:36:25
        |vpiParent:
        \_prim_term: , line:36:23, endln:36:25
        |vpiName:cn
        |vpiFullName:work@carry_trans.cn
        |vpiActual:
        \_logic_net: (work@carry_trans.cn), line:20:22, endln:20:24
\_weaklyReferenced:
\_function: (work@mailbox::new), line:3:5, endln:4:16
  |vpiParent:
  \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/CarryTrans/builtin.sv, line:1:3, endln:27:11
  |vpiName:new
  |vpiFullName:work@mailbox::new
  |vpiMethod:1
  |vpiReturn:
  \_class_var: (work@mailbox::new), line:3:23, endln:3:28
  |vpiIODecl:
  \_io_decl: (bound), line:3:23, endln:3:28
    |vpiParent:
    \_function: (work@mailbox::new), line:3:5, endln:4:16
    |vpiDirection:1
    |vpiName:bound
    |vpiExpr:
    \_constant: , line:3:31, endln:3:32
    |vpiTypedef:
    \_ref_typespec: (work@mailbox::new::bound)
      |vpiParent:
      \_io_decl: (bound), line:3:23, endln:3:28
      |vpiFullName:work@mailbox::new::bound
      |vpiActual:
      \_int_typespec: , line:3:19, endln:3:22
\_class_typespec: 
  |vpiClassDefn:
  \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/CarryTrans/builtin.sv, line:1:3, endln:27:11
\_int_typespec: , line:3:19, endln:3:22
  |vpiSigned:1
\_function: (work@mailbox::num), line:6:5, endln:7:16
  |vpiParent:
  \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/CarryTrans/builtin.sv, line:1:3, endln:27:11
  |vpiName:num
  |vpiFullName:work@mailbox::num
  |vpiMethod:1
  |vpiVisibility:1
  |vpiReturn:
  \_int_var: (work@mailbox::num), line:6:14, endln:6:17
\_int_typespec: , line:6:14, endln:6:17
  |vpiSigned:1
\_function: (work@mailbox::try_put), line:12:5, endln:13:16
  |vpiParent:
  \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/CarryTrans/builtin.sv, line:1:3, endln:27:11
  |vpiName:try_put
  |vpiFullName:work@mailbox::try_put
  |vpiMethod:1
  |vpiVisibility:1
  |vpiReturn:
  \_logic_var: (work@mailbox::try_put)
  |vpiIODecl:
  \_io_decl: (message), line:12:23, endln:12:30
    |vpiParent:
    \_function: (work@mailbox::try_put), line:12:5, endln:13:16
    |vpiDirection:1
    |vpiName:message
\_function: (work@mailbox::try_get), line:18:5, endln:19:16
  |vpiParent:
  \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/CarryTrans/builtin.sv, line:1:3, endln:27:11
  |vpiName:try_get
  |vpiFullName:work@mailbox::try_get
  |vpiMethod:1
  |vpiVisibility:1
  |vpiReturn:
  \_int_var: (work@mailbox::try_get), line:18:14, endln:18:17
  |vpiIODecl:
  \_io_decl: (message), line:18:31, endln:18:38
    |vpiParent:
    \_function: (work@mailbox::try_get), line:18:5, endln:19:16
    |vpiDirection:6
    |vpiName:message
\_int_typespec: , line:18:14, endln:18:17
  |vpiSigned:1
\_function: (work@mailbox::try_peek), line:24:5, endln:25:16
  |vpiParent:
  \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/CarryTrans/builtin.sv, line:1:3, endln:27:11
  |vpiName:try_peek
  |vpiFullName:work@mailbox::try_peek
  |vpiMethod:1
  |vpiVisibility:1
  |vpiReturn:
  \_int_var: (work@mailbox::try_peek), line:24:14, endln:24:17
  |vpiIODecl:
  \_io_decl: (message), line:24:31, endln:24:38
    |vpiParent:
    \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
    |vpiDirection:6
    |vpiName:message
\_int_typespec: , line:24:14, endln:24:17
  |vpiSigned:1
\_enum_typespec: (state), line:32:5, endln:32:74
  |vpiParent:
  \_class_defn: (work@process), file:${SURELOG_DIR}/tests/CarryTrans/builtin.sv, line:30:3, endln:52:11
  |vpiName:state
  |vpiEnumConst:
  \_enum_const: (FINISHED), line:32:20, endln:32:28
    |vpiParent:
    \_enum_typespec: (state), line:32:5, endln:32:74
    |vpiName:FINISHED
    |INT:0
    |vpiDecompile:0
    |vpiSize:64
  |vpiEnumConst:
  \_enum_const: (RUNNING), line:32:30, endln:32:37
    |vpiParent:
    \_enum_typespec: (state), line:32:5, endln:32:74
    |vpiName:RUNNING
    |INT:1
    |vpiDecompile:1
    |vpiSize:64
  |vpiEnumConst:
  \_enum_const: (WAITING), line:32:39, endln:32:46
    |vpiParent:
    \_enum_typespec: (state), line:32:5, endln:32:74
    |vpiName:WAITING
    |INT:2
    |vpiDecompile:2
    |vpiSize:64
  |vpiEnumConst:
  \_enum_const: (SUSPENDED), line:32:48, endln:32:57
    |vpiParent:
    \_enum_typespec: (state), line:32:5, endln:32:74
    |vpiName:SUSPENDED
    |INT:3
    |vpiDecompile:3
    |vpiSize:64
  |vpiEnumConst:
  \_enum_const: (KILLED), line:32:59, endln:32:65
    |vpiParent:
    \_enum_typespec: (state), line:32:5, endln:32:74
    |vpiName:KILLED
    |INT:4
    |vpiDecompile:4
    |vpiSize:64
\_function: (work@process::self), line:34:5, endln:34:11
  |vpiParent:
  \_class_defn: (work@process), file:${SURELOG_DIR}/tests/CarryTrans/builtin.sv, line:30:3, endln:52:11
  |vpiName:self
  |vpiFullName:work@process::self
  |vpiMethod:1
  |vpiVisibility:1
  |vpiReturn:
  \_class_var: (work@process::self), line:34:21, endln:34:28
\_class_typespec: , line:34:21, endln:34:28
  |vpiClassDefn:
  \_class_defn: (work@process), file:${SURELOG_DIR}/tests/CarryTrans/builtin.sv, line:30:3, endln:52:11
\_function: (work@process::status), line:37:5, endln:38:16
  |vpiParent:
  \_class_defn: (work@process), file:${SURELOG_DIR}/tests/CarryTrans/builtin.sv, line:30:3, endln:52:11
  |vpiName:status
  |vpiFullName:work@process::status
  |vpiMethod:1
  |vpiVisibility:1
  |vpiReturn:
  \_enum_var: (work@process::status), line:37:14, endln:37:19
\_function: (work@semaphore::new), line:57:5, endln:58:16
  |vpiParent:
  \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/CarryTrans/builtin.sv, line:55:3, endln:69:11
  |vpiName:new
  |vpiFullName:work@semaphore::new
  |vpiMethod:1
  |vpiReturn:
  \_class_var: (work@semaphore::new), line:57:22, endln:57:30
  |vpiIODecl:
  \_io_decl: (keyCount), line:57:22, endln:57:30
    |vpiParent:
    \_function: (work@semaphore::new), line:57:5, endln:58:16
    |vpiDirection:1
    |vpiName:keyCount
    |vpiExpr:
    \_constant: , line:57:33, endln:57:34
    |vpiTypedef:
    \_ref_typespec: (work@semaphore::new::keyCount)
      |vpiParent:
      \_io_decl: (keyCount), line:57:22, endln:57:30
      |vpiFullName:work@semaphore::new::keyCount
      |vpiActual:
      \_int_typespec: , line:57:18, endln:57:21
\_class_typespec: 
  |vpiClassDefn:
  \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/CarryTrans/builtin.sv, line:55:3, endln:69:11
\_int_typespec: , line:57:18, endln:57:21
  |vpiSigned:1
\_int_typespec: , line:60:14, endln:60:17
  |vpiSigned:1
\_int_typespec: , line:63:14, endln:63:17
  |vpiSigned:1
\_function: (work@semaphore::try_get), line:66:5, endln:67:16
  |vpiParent:
  \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/CarryTrans/builtin.sv, line:55:3, endln:69:11
  |vpiName:try_get
  |vpiFullName:work@semaphore::try_get
  |vpiMethod:1
  |vpiVisibility:1
  |vpiReturn:
  \_int_var: (work@semaphore::try_get), line:66:14, endln:66:17
  |vpiIODecl:
  \_io_decl: (keyCount), line:66:30, endln:66:38
    |vpiParent:
    \_function: (work@semaphore::try_get), line:66:5, endln:67:16
    |vpiDirection:1
    |vpiName:keyCount
    |vpiExpr:
    \_constant: , line:66:41, endln:66:42
    |vpiTypedef:
    \_ref_typespec: (work@semaphore::try_get::keyCount)
      |vpiParent:
      \_io_decl: (keyCount), line:66:30, endln:66:38
      |vpiFullName:work@semaphore::try_get::keyCount
      |vpiActual:
      \_int_typespec: , line:66:26, endln:66:29
\_int_typespec: , line:66:14, endln:66:17
  |vpiSigned:1
\_int_typespec: , line:66:26, endln:66:29
  |vpiSigned:1
\_logic_typespec: , line:1:24, endln:1:24
\_logic_typespec: , line:2:11, endln:2:11
\_logic_typespec: , line:1:24, endln:1:24
  |vpiParent:
  \_logic_net: (work@carry_rtl.c), line:1:30, endln:1:31
\_logic_typespec: , line:2:11, endln:2:11
\_logic_typespec: , line:8:25, endln:8:25
\_logic_typespec: , line:9:12, endln:9:12
\_logic_typespec: , line:8:25, endln:8:25
  |vpiParent:
  \_logic_net: (work@carry_gate.c), line:8:31, endln:8:32
\_logic_typespec: , line:9:12, endln:9:12
  |vpiParent:
  \_logic_net: (work@carry_gate.cout), line:9:12, endln:9:16
\_logic_typespec: , line:11:1, endln:11:5
  |vpiParent:
  \_logic_net: (work@carry_gate.z), line:11:12, endln:11:13
\_logic_typespec: , line:18:26, endln:18:26
\_logic_typespec: , line:18:42, endln:18:42
\_logic_typespec: , line:18:26, endln:18:26
  |vpiParent:
  \_logic_net: (work@carry_trans.c), line:18:32, endln:18:33
\_logic_typespec: , line:18:42, endln:18:42
  |vpiParent:
  \_logic_net: (work@carry_trans.cout), line:18:42, endln:18:46
\_logic_typespec: , line:20:1, endln:20:5
  |vpiParent:
  \_logic_net: (work@carry_trans.cn), line:20:22, endln:20:24
\_logic_typespec: , line:22:1, endln:22:5
\_logic_typespec: , line:23:1, endln:23:5
\_logic_typespec: , line:8:25, endln:8:25
\_logic_typespec: , line:8:25, endln:8:25
\_logic_typespec: , line:8:25, endln:8:25
\_logic_typespec: , line:9:12, endln:9:12
\_logic_typespec: , line:11:1, endln:11:5
\_logic_typespec: , line:11:1, endln:11:5
\_logic_typespec: , line:11:1, endln:11:5
\_logic_typespec: , line:1:24, endln:1:24
\_logic_typespec: , line:1:24, endln:1:24
\_logic_typespec: , line:1:24, endln:1:24
\_logic_typespec: , line:2:11, endln:2:11
\_logic_typespec: , line:18:26, endln:18:26
\_logic_typespec: , line:18:26, endln:18:26
\_logic_typespec: , line:18:26, endln:18:26
\_logic_typespec: , line:18:42, endln:18:42
\_logic_typespec: , line:20:1, endln:20:5
\_logic_typespec: , line:20:1, endln:20:5
\_logic_typespec: , line:20:1, endln:20:5
\_logic_typespec: , line:20:1, endln:20:5
\_logic_typespec: , line:20:1, endln:20:5
\_logic_typespec: , line:22:1, endln:22:5
\_logic_typespec: , line:23:1, endln:23:5
\_cont_assign: , line:22:6, endln:22:10
  |vpiParent:
  \_module_inst: work@carry_trans (work@carry_trans), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:18:1, endln:37:10
  |vpiNetDeclAssign:1
  |vpiRhs:
  \_constant: , line:22:13, endln:22:17
  |vpiLhs:
  \_logic_net: (work@carry_trans.zero), line:22:6, endln:22:10
    |vpiParent:
    \_cont_assign: , line:22:6, endln:22:10
    |vpiTypespec:
    \_ref_typespec: (work@carry_trans.zero)
      |vpiParent:
      \_logic_net: (work@carry_trans.zero), line:22:6, endln:22:10
      |vpiFullName:work@carry_trans.zero
      |vpiActual:
      \_logic_typespec: , line:22:1, endln:22:5
    |vpiName:zero
    |vpiFullName:work@carry_trans.zero
    |vpiNetType:1
\_cont_assign: , line:23:6, endln:23:9
  |vpiParent:
  \_module_inst: work@carry_trans (work@carry_trans), file:${SURELOG_DIR}/tests/CarryTrans/dut.sv, line:18:1, endln:37:10
  |vpiNetDeclAssign:1
  |vpiRhs:
  \_constant: , line:23:12, endln:23:16
  |vpiLhs:
  \_logic_net: (work@carry_trans.one), line:23:6, endln:23:9
    |vpiParent:
    \_cont_assign: , line:23:6, endln:23:9
    |vpiTypespec:
    \_ref_typespec: (work@carry_trans.one)
      |vpiParent:
      \_logic_net: (work@carry_trans.one), line:23:6, endln:23:9
      |vpiFullName:work@carry_trans.one
      |vpiActual:
      \_logic_typespec: , line:23:1, endln:23:5
    |vpiName:one
    |vpiFullName:work@carry_trans.one
    |vpiNetType:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 11


[roundtrip]: ${SURELOG_DIR}/tests/CarryTrans/builtin.sv | ${SURELOG_DIR}/build/regression/CarryTrans/roundtrip/builtin_000.sv | 0 | 0 |
[roundtrip]: ${SURELOG_DIR}/tests/CarryTrans/dut.sv     | ${SURELOG_DIR}/build/regression/CarryTrans/roundtrip/dut_000.sv     | 22 | 37 |