// Seed: 1840830979
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_14, id_15 = -1, id_16;
  wire id_17;
  tran (id_5 & -1, id_1 && "");
endmodule
program module_1 #(
    parameter id_0 = 32'd46,
    parameter id_4 = 32'd83
) (
    input wire _id_0
);
  tri id_2[id_0 : 1];
  ;
  assign id_2 = 1;
  wire id_3, _id_4;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_3,
      id_3,
      id_2,
      id_3,
      id_3,
      id_3,
      id_3,
      id_2,
      id_2,
      id_2
  );
  wire id_5[-1 : id_4];
  wire id_6, id_7;
endprogram
