// Seed: 2997086201
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  supply1 id_4;
  assign module_1.type_11 = 0;
  assign id_4 = 1;
  id_5(
      1, (id_4 - id_3)
  );
  assign id_3 = 1 - (id_2);
  assign id_1 = id_2;
  wire id_6;
  assign id_1 = id_1;
  wire id_7;
endmodule
module module_1 (
    input wire id_0,
    input tri id_1,
    output supply1 id_2,
    input uwire id_3
    , id_10,
    output supply0 id_4,
    output logic id_5,
    input supply1 id_6,
    input uwire id_7,
    input tri0 id_8
);
  always @(posedge 1) begin : LABEL_0
    id_5 <= 1;
    $display(id_10, 1'b0 + id_3);
  end
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10
  );
endmodule
