Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8f1e6e740c904d56b8b4f9f4ac3d5de1 --incr --debug typical --relax --mt 2 -L work -L secureip --snapshot eight_digit_counter_behav work.eight_digit_counter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity work.bcd_counter_unit [bcd_counter_unit_default]
Compiling architecture rtl of entity work.eight_digit_counter
Built simulation snapshot eight_digit_counter_behav
