Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 6e1f3ef0b23a4ae09790fbb99d6c1437 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ms_bd_tb_behav xil_defaultlib.ms_bd_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture arch of entity xil_defaultlib.master_bd [master_bd_default]
Compiling architecture arch of entity xil_defaultlib.slave_bd [slave_bd_default]
Compiling architecture tb_arch of entity xil_defaultlib.ms_bd_tb
Built simulation snapshot ms_bd_tb_behav
