OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO CTS-0049] Characterization buffer is: BUF_X4.
[INFO CTS-0039] Number of created patterns = 12240.
[INFO CTS-0084] Compiling LUT.
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           8           1           35          1           12          
[WARNING CTS-0043] 1632 wires are pure wire and no slew degradation.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Number of wire segments: 12240.
[INFO CTS-0047]     Number of keys in characterization LUT: 1660.
[INFO CTS-0048]     Actual min input cap: 1.
[INFO CTS-0007] Net "clk_i" found for clock "CLK".
[INFO CTS-0010]  Clock net "clk_i" has 8580 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 1 buffer(s) types.
[INFO CTS-0200] 4 placement blockages have been identified.
[INFO CTS-0027] Generating H-Tree topology for net clk_i.
[INFO CTS-0028]  Total number of sinks: 8580.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0019]  Total number of sinks after clustering: 297.
[INFO CTS-0024]  Normalized sink region: [(3.06895, 2.48), (111.905, 81.375)].
[INFO CTS-0025]     Width:  108.8365.
[INFO CTS-0026]     Height: 78.8950.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 149
    Sub-region size: 54.4183 X 78.8950
[INFO CTS-0034]     Segment length (rounded): 28.
    Key: 348 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 348 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 349 inSlew: 2 inCap: 2 outSlew: 3 load: 1 length: 8 delay: 1
    Key: 26 inSlew: 3 inCap: 1 outSlew: 1 load: 1 length: 4 delay: 13
      location: 0.5 buffer: BUF_X4
 Level 2
    Direction: Vertical
    Sinks per sub-region: 75
    Sub-region size: 54.4183 X 39.4475
[INFO CTS-0034]     Segment length (rounded): 20.
    Key: 348 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 348 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 61 inSlew: 2 inCap: 1 outSlew: 3 load: 1 length: 4 delay: 1
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 38
    Sub-region size: 27.2091 X 39.4475
[INFO CTS-0034]     Segment length (rounded): 14.
    Key: 224 inSlew: 3 inCap: 1 outSlew: 1 load: 1 length: 8 delay: 13
      location: 1.0 buffer: BUF_X4
    Key: 156 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 6 delay: 1
 Out of 74 sinks, 4 sinks closer to other cluster.
 Level 4
    Direction: Vertical
    Sinks per sub-region: 19
    Sub-region size: 27.2091 X 19.7237
[INFO CTS-0034]     Segment length (rounded): 10.
    Key: 348 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 13 inSlew: 2 inCap: 1 outSlew: 3 load: 1 length: 2 delay: 1
 Out of 44 sinks, 1 sinks closer to other cluster.
 Level 5
    Direction: Horizontal
    Sinks per sub-region: 10
    Sub-region size: 13.6046 X 19.7237
[INFO CTS-0034]     Segment length (rounded): 6.
    Key: 76 inSlew: 3 inCap: 1 outSlew: 1 load: 1 length: 6 delay: 13
      location: 0.666667 buffer: BUF_X4
 Out of 11 sinks, 1 sinks closer to other cluster.
 Out of 20 sinks, 1 sinks closer to other cluster.
 Out of 17 sinks, 1 sinks closer to other cluster.
 Out of 26 sinks, 5 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 297.
[INFO CTS-0018]     Created 337 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 4.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 5.
[INFO CTS-0015]     Created 337 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 2:2, 3:1, 5:2, 6:1, 7:5, 8:7, 9:6, 10:7, 11:3, 12:2, 13:2, 14:1, 15:1, 16:1, 19:1, 21:1, 23:2, 25:1, 27:1, 30:279..
[INFO CTS-0017]     Max level of the clock tree: 5.
[INFO CTS-0098] Clock net "clk_i"
[INFO CTS-0099]  Sinks 8580
[INFO CTS-0100]  Leaf buffers 294
[INFO CTS-0101]  Average sink wire length 1114.74 um
[INFO CTS-0102]  Path depth 4 - 5

==========================================================================
cts pre-repair check_setup
--------------------------------------------------------------------------
Warning: There are 24 unconstrained endpoints.

==========================================================================
cts pre-repair report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts pre-repair report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts pre-repair report_worst_slack
--------------------------------------------------------------------------
worst slack 2.27

==========================================================================
cts pre-repair report_clock_skew
--------------------------------------------------------------------------
Clock CLK
Latency      CRPR       Skew
be_mmu/dcache/lce/_22155_/CK ^
   0.26
be_mmu/dcache/tag_mem.macro_mem.mem/clk ^
   0.32      0.00      -0.06


==========================================================================
cts pre-repair report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: be_calculator/_17630_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: be_calculator/_18001_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock source latency
     1   69.65    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.03    0.02    0.02 ^ clkbuf_0_clk_i/A (BUF_X4)
     2   41.99    0.03    0.04    0.07 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.03    0.00    0.07 ^ clkbuf_1_1_0_clk_i/A (BUF_X4)
     4   59.43    0.03    0.05    0.13 ^ clkbuf_1_1_0_clk_i/Z (BUF_X4)
                                         clknet_1_1_0_clk_i (net)
                  0.04    0.01    0.13 ^ clkbuf_3_5_0_clk_i/A (BUF_X4)
     4   39.67    0.02    0.05    0.18 ^ clkbuf_3_5_0_clk_i/Z (BUF_X4)
                                         clknet_3_5_0_clk_i (net)
                  0.02    0.00    0.18 ^ clkbuf_5_22_0_clk_i/A (BUF_X4)
    10   62.12    0.04    0.06    0.24 ^ clkbuf_5_22_0_clk_i/Z (BUF_X4)
                                         clknet_5_22_0_clk_i (net)
                  0.04    0.00    0.24 ^ clkbuf_leaf_160_clk_i/A (BUF_X4)
    30   37.33    0.02    0.05    0.29 ^ clkbuf_leaf_160_clk_i/Z (BUF_X4)
                                         clknet_leaf_160_clk_i (net)
                  0.02    0.00    0.29 ^ be_calculator/_17630_/CK (DFF_X1)
     1    2.01    0.01    0.09    0.38 ^ be_calculator/_17630_/Q (DFF_X1)
                                         be_calculator/calc_stage_r_1__instr_operands__imm__39_ (net)
                  0.01    0.00    0.38 ^ be_calculator/_18001_/D (DFF_X1)
                                  0.38   data arrival time

                          0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock source latency
     1   69.65    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.03    0.02    0.02 ^ clkbuf_0_clk_i/A (BUF_X4)
     2   41.99    0.03    0.04    0.07 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.03    0.00    0.07 ^ clkbuf_1_1_0_clk_i/A (BUF_X4)
     4   59.43    0.03    0.05    0.13 ^ clkbuf_1_1_0_clk_i/Z (BUF_X4)
                                         clknet_1_1_0_clk_i (net)
                  0.04    0.01    0.13 ^ clkbuf_3_5_0_clk_i/A (BUF_X4)
     4   39.67    0.02    0.05    0.18 ^ clkbuf_3_5_0_clk_i/Z (BUF_X4)
                                         clknet_3_5_0_clk_i (net)
                  0.02    0.00    0.18 ^ clkbuf_5_22_0_clk_i/A (BUF_X4)
    10   62.12    0.04    0.06    0.24 ^ clkbuf_5_22_0_clk_i/Z (BUF_X4)
                                         clknet_5_22_0_clk_i (net)
                  0.04    0.00    0.24 ^ clkbuf_leaf_159_clk_i/A (BUF_X4)
    30   91.79    0.05    0.08    0.32 ^ clkbuf_leaf_159_clk_i/Z (BUF_X4)
                                         clknet_leaf_159_clk_i (net)
                  0.05    0.00    0.32 ^ be_calculator/_18001_/CK (DFF_X1)
                          0.00    0.32   clock reconvergence pessimism
                          0.02    0.34   library hold time
                                  0.34   data required time
-----------------------------------------------------------------------------
                                  0.34   data required time
                                 -0.38   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)



==========================================================================
cts pre-repair report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: be_calculator/_17203_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: fe_queue_ready_o (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock source latency
     1   69.65    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.03    0.02    0.02 ^ clkbuf_0_clk_i/A (BUF_X4)
     2   41.99    0.03    0.04    0.07 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.03    0.00    0.07 ^ clkbuf_1_1_0_clk_i/A (BUF_X4)
     4   59.43    0.03    0.05    0.13 ^ clkbuf_1_1_0_clk_i/Z (BUF_X4)
                                         clknet_1_1_0_clk_i (net)
                  0.04    0.01    0.13 ^ clkbuf_3_4_0_clk_i/A (BUF_X4)
     4   42.43    0.03    0.05    0.18 ^ clkbuf_3_4_0_clk_i/Z (BUF_X4)
                                         clknet_3_4_0_clk_i (net)
                  0.03    0.00    0.18 ^ clkbuf_5_16_0_clk_i/A (BUF_X4)
    11   63.93    0.04    0.06    0.24 ^ clkbuf_5_16_0_clk_i/Z (BUF_X4)
                                         clknet_5_16_0_clk_i (net)
                  0.04    0.00    0.24 ^ clkbuf_leaf_221_clk_i/A (BUF_X4)
    30   37.99    0.02    0.05    0.29 ^ clkbuf_leaf_221_clk_i/Z (BUF_X4)
                                         clknet_leaf_221_clk_i (net)
                  0.02    0.00    0.29 ^ be_calculator/_17203_/CK (DFF_X2)
    10   49.81    0.06    0.17    0.46 ^ be_calculator/_17203_/Q (DFF_X2)
                                         be_calculator/pipe_int.N1 (net)
                  0.06    0.00    0.46 ^ max_cap4018/A (BUF_X16)
    27  104.30    0.01    0.03    0.49 ^ max_cap4018/Z (BUF_X16)
                                         net4018 (net)
                  0.04    0.03    0.53 ^ max_cap4017/A (BUF_X16)
    25  101.95    0.02    0.04    0.56 ^ max_cap4017/Z (BUF_X16)
                                         net4017 (net)
                  0.02    0.01    0.57 ^ be_calculator/_10029_/S (MUX2_X2)
    16   71.61    0.04    0.12    0.70 v be_calculator/_10029_/Z (MUX2_X2)
                                         be_calculator/_00467_ (net)
                  0.04    0.00    0.70 v max_cap3814/A (BUF_X16)
    23   68.80    0.01    0.04    0.74 v max_cap3814/Z (BUF_X16)
                                         net3814 (net)
                  0.01    0.00    0.74 v max_cap3813/A (BUF_X16)
    34  102.01    0.01    0.03    0.77 v max_cap3813/Z (BUF_X16)
                                         net3813 (net)
                  0.01    0.01    0.78 v be_calculator/_16554_/B (HA_X1)
     6   13.22    0.03    0.08    0.86 v be_calculator/_16554_/S (HA_X1)
                                         be_calculator/_08797_ (net)
                  0.03    0.00    0.86 v be_calculator/_10601_/A2 (NOR4_X2)
     1    6.25    0.06    0.09    0.94 ^ be_calculator/_10601_/ZN (NOR4_X2)
                                         be_calculator/_00837_ (net)
                  0.06    0.00    0.94 ^ be_calculator/_10602_/A4 (NAND4_X4)
     1   10.92    0.03    0.04    0.98 v be_calculator/_10602_/ZN (NAND4_X4)
                                         be_calculator/_00838_ (net)
                  0.03    0.00    0.99 v be_calculator/_10603_/A4 (NOR4_X2)
     4    7.47    0.06    0.11    1.09 ^ be_calculator/_10603_/ZN (NOR4_X2)
                                         be_calculator/_00839_ (net)
                  0.06    0.00    1.09 ^ be_calculator/_10615_/A (AOI21_X1)
     1    2.56    0.03    0.02    1.12 v be_calculator/_10615_/ZN (AOI21_X1)
                                         be_calculator/_00851_ (net)
                  0.03    0.00    1.12 v be_calculator/_10616_/B (XNOR2_X1)
     1    1.54    0.01    0.05    1.16 v be_calculator/_10616_/ZN (XNOR2_X1)
                                         be_calculator/_00852_ (net)
                  0.01    0.00    1.16 v be_calculator/_10617_/B1 (OAI21_X1)
     1    1.75    0.02    0.03    1.19 ^ be_calculator/_10617_/ZN (OAI21_X1)
                                         be_calculator/_00853_ (net)
                  0.02    0.00    1.19 ^ be_calculator/_10619_/B1 (AOI22_X1)
     1    1.46    0.02    0.02    1.21 v be_calculator/_10619_/ZN (AOI22_X1)
                                         be_calculator/_00855_ (net)
                  0.02    0.00    1.21 v be_calculator/_10738_/B (MUX2_X1)
     1    6.78    0.02    0.08    1.29 v be_calculator/_10738_/Z (MUX2_X1)
                                         be_calculator/_00974_ (net)
                  0.02    0.00    1.29 v be_calculator/_10854_/A2 (NAND3_X2)
     1    8.13    0.02    0.03    1.32 ^ be_calculator/_10854_/ZN (NAND3_X2)
                                         be_calculator/_01089_ (net)
                  0.02    0.00    1.32 ^ be_calculator/_10891_/A1 (NAND3_X4)
     4   21.16    0.02    0.03    1.35 v be_calculator/_10891_/ZN (NAND3_X4)
                                         be_calculator/_01126_ (net)
                  0.02    0.00    1.35 v be_calculator/_14227_/B2 (OAI21_X4)
    35   97.76    0.11    0.12    1.47 ^ be_calculator/_14227_/ZN (OAI21_X4)
                                         be_checker.calc_status_i[120] (net)
                  0.12    0.04    1.51 ^ _1951_/A1 (NAND2_X4)
    41  108.95    0.07    0.10    1.61 v _1951_/ZN (NAND2_X4)
                                         _0269_ (net)
                  0.07    0.01    1.62 v _2479_/S (MUX2_X1)
     3    5.80    0.02    0.08    1.70 ^ _2479_/Z (MUX2_X1)
                                         _0797_ (net)
                  0.02    0.00    1.70 ^ _2545_/B2 (OAI22_X1)
     1    3.62    0.01    0.03    1.73 v _2545_/ZN (OAI22_X1)
                                         _0863_ (net)
                  0.01    0.00    1.73 v _2546_/A4 (OR4_X1)
     1    3.91    0.02    0.12    1.86 v _2546_/ZN (OR4_X1)
                                         _0864_ (net)
                  0.02    0.00    1.86 v _2547_/A4 (NOR4_X1)
     1    3.48    0.06    0.10    1.96 ^ _2547_/ZN (NOR4_X1)
                                         _0865_ (net)
                  0.06    0.00    1.96 ^ _2593_/A2 (NAND4_X2)
     1    7.02    0.03    0.05    2.01 v _2593_/ZN (NAND4_X2)
                                         _0911_ (net)
                  0.03    0.00    2.01 v _2594_/A4 (NOR4_X4)
    10   32.23    0.10    0.16    2.16 ^ _2594_/ZN (NOR4_X4)
                                         _0912_ (net)
                  0.10    0.00    2.17 ^ max_cap3006/A (BUF_X4)
    16   38.94    0.02    0.05    2.22 ^ max_cap3006/Z (BUF_X4)
                                         net3006 (net)
                  0.02    0.00    2.22 ^ max_cap3005/A (BUF_X8)
    20   40.72    0.01    0.03    2.25 ^ max_cap3005/Z (BUF_X8)
                                         net3005 (net)
                  0.01    0.00    2.25 ^ max_cap3004/A (BUF_X4)
    15   41.65    0.02    0.04    2.30 ^ max_cap3004/Z (BUF_X4)
                                         net3004 (net)
                  0.02    0.00    2.30 ^ _2596_/A2 (OR2_X4)
     7   29.94    0.02    0.04    2.34 ^ _2596_/ZN (OR2_X4)
                                         _0914_ (net)
                  0.02    0.01    2.34 ^ _3076_/A1 (NAND2_X1)
     2    4.66    0.02    0.02    2.37 v _3076_/ZN (NAND2_X1)
                                         be_checker.chk_poison_isd_o (net)
                  0.02    0.00    2.37 v be_calculator/_14220_/A2 (NOR3_X2)
     1    7.96    0.04    0.07    2.43 ^ be_calculator/_14220_/ZN (NOR3_X2)
                                         be_checker.issue_pkt_ready_i (net)
                  0.04    0.00    2.43 ^ _1580_/A1 (NAND2_X4)
     6   29.84    0.02    0.04    2.47 v _1580_/ZN (NAND2_X4)
                                         _0117_ (net)
                  0.02    0.00    2.47 v _1581_/A (INV_X8)
    14   62.80    0.02    0.03    2.50 ^ _1581_/ZN (INV_X8)
                                         net1836 (net)
                  0.02    0.00    2.50 ^ output1836/A (BUF_X1)
     1    1.43    0.01    0.02    2.53 ^ output1836/Z (BUF_X1)
                                         fe_queue_ready_o (net)
                  0.01    0.00    2.53 ^ fe_queue_ready_o (out)
                                  2.53   data arrival time

                          5.40    5.40   clock CLK (rise edge)
                          0.00    5.40   clock network delay (propagated)
                          0.00    5.40   clock reconvergence pessimism
                         -0.60    4.80   output external delay
                                  4.80   data required time
-----------------------------------------------------------------------------
                                  4.80   data required time
                                 -2.53   data arrival time
-----------------------------------------------------------------------------
                                  2.27   slack (MET)



==========================================================================
cts pre-repair report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: be_calculator/_17203_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: fe_queue_ready_o (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock source latency
     1   69.65    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.03    0.02    0.02 ^ clkbuf_0_clk_i/A (BUF_X4)
     2   41.99    0.03    0.04    0.07 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.03    0.00    0.07 ^ clkbuf_1_1_0_clk_i/A (BUF_X4)
     4   59.43    0.03    0.05    0.13 ^ clkbuf_1_1_0_clk_i/Z (BUF_X4)
                                         clknet_1_1_0_clk_i (net)
                  0.04    0.01    0.13 ^ clkbuf_3_4_0_clk_i/A (BUF_X4)
     4   42.43    0.03    0.05    0.18 ^ clkbuf_3_4_0_clk_i/Z (BUF_X4)
                                         clknet_3_4_0_clk_i (net)
                  0.03    0.00    0.18 ^ clkbuf_5_16_0_clk_i/A (BUF_X4)
    11   63.93    0.04    0.06    0.24 ^ clkbuf_5_16_0_clk_i/Z (BUF_X4)
                                         clknet_5_16_0_clk_i (net)
                  0.04    0.00    0.24 ^ clkbuf_leaf_221_clk_i/A (BUF_X4)
    30   37.99    0.02    0.05    0.29 ^ clkbuf_leaf_221_clk_i/Z (BUF_X4)
                                         clknet_leaf_221_clk_i (net)
                  0.02    0.00    0.29 ^ be_calculator/_17203_/CK (DFF_X2)
    10   49.81    0.06    0.17    0.46 ^ be_calculator/_17203_/Q (DFF_X2)
                                         be_calculator/pipe_int.N1 (net)
                  0.06    0.00    0.46 ^ max_cap4018/A (BUF_X16)
    27  104.30    0.01    0.03    0.49 ^ max_cap4018/Z (BUF_X16)
                                         net4018 (net)
                  0.04    0.03    0.53 ^ max_cap4017/A (BUF_X16)
    25  101.95    0.02    0.04    0.56 ^ max_cap4017/Z (BUF_X16)
                                         net4017 (net)
                  0.02    0.01    0.57 ^ be_calculator/_10029_/S (MUX2_X2)
    16   71.61    0.04    0.12    0.70 v be_calculator/_10029_/Z (MUX2_X2)
                                         be_calculator/_00467_ (net)
                  0.04    0.00    0.70 v max_cap3814/A (BUF_X16)
    23   68.80    0.01    0.04    0.74 v max_cap3814/Z (BUF_X16)
                                         net3814 (net)
                  0.01    0.00    0.74 v max_cap3813/A (BUF_X16)
    34  102.01    0.01    0.03    0.77 v max_cap3813/Z (BUF_X16)
                                         net3813 (net)
                  0.01    0.01    0.78 v be_calculator/_16554_/B (HA_X1)
     6   13.22    0.03    0.08    0.86 v be_calculator/_16554_/S (HA_X1)
                                         be_calculator/_08797_ (net)
                  0.03    0.00    0.86 v be_calculator/_10601_/A2 (NOR4_X2)
     1    6.25    0.06    0.09    0.94 ^ be_calculator/_10601_/ZN (NOR4_X2)
                                         be_calculator/_00837_ (net)
                  0.06    0.00    0.94 ^ be_calculator/_10602_/A4 (NAND4_X4)
     1   10.92    0.03    0.04    0.98 v be_calculator/_10602_/ZN (NAND4_X4)
                                         be_calculator/_00838_ (net)
                  0.03    0.00    0.99 v be_calculator/_10603_/A4 (NOR4_X2)
     4    7.47    0.06    0.11    1.09 ^ be_calculator/_10603_/ZN (NOR4_X2)
                                         be_calculator/_00839_ (net)
                  0.06    0.00    1.09 ^ be_calculator/_10615_/A (AOI21_X1)
     1    2.56    0.03    0.02    1.12 v be_calculator/_10615_/ZN (AOI21_X1)
                                         be_calculator/_00851_ (net)
                  0.03    0.00    1.12 v be_calculator/_10616_/B (XNOR2_X1)
     1    1.54    0.01    0.05    1.16 v be_calculator/_10616_/ZN (XNOR2_X1)
                                         be_calculator/_00852_ (net)
                  0.01    0.00    1.16 v be_calculator/_10617_/B1 (OAI21_X1)
     1    1.75    0.02    0.03    1.19 ^ be_calculator/_10617_/ZN (OAI21_X1)
                                         be_calculator/_00853_ (net)
                  0.02    0.00    1.19 ^ be_calculator/_10619_/B1 (AOI22_X1)
     1    1.46    0.02    0.02    1.21 v be_calculator/_10619_/ZN (AOI22_X1)
                                         be_calculator/_00855_ (net)
                  0.02    0.00    1.21 v be_calculator/_10738_/B (MUX2_X1)
     1    6.78    0.02    0.08    1.29 v be_calculator/_10738_/Z (MUX2_X1)
                                         be_calculator/_00974_ (net)
                  0.02    0.00    1.29 v be_calculator/_10854_/A2 (NAND3_X2)
     1    8.13    0.02    0.03    1.32 ^ be_calculator/_10854_/ZN (NAND3_X2)
                                         be_calculator/_01089_ (net)
                  0.02    0.00    1.32 ^ be_calculator/_10891_/A1 (NAND3_X4)
     4   21.16    0.02    0.03    1.35 v be_calculator/_10891_/ZN (NAND3_X4)
                                         be_calculator/_01126_ (net)
                  0.02    0.00    1.35 v be_calculator/_14227_/B2 (OAI21_X4)
    35   97.76    0.11    0.12    1.47 ^ be_calculator/_14227_/ZN (OAI21_X4)
                                         be_checker.calc_status_i[120] (net)
                  0.12    0.04    1.51 ^ _1951_/A1 (NAND2_X4)
    41  108.95    0.07    0.10    1.61 v _1951_/ZN (NAND2_X4)
                                         _0269_ (net)
                  0.07    0.01    1.62 v _2479_/S (MUX2_X1)
     3    5.80    0.02    0.08    1.70 ^ _2479_/Z (MUX2_X1)
                                         _0797_ (net)
                  0.02    0.00    1.70 ^ _2545_/B2 (OAI22_X1)
     1    3.62    0.01    0.03    1.73 v _2545_/ZN (OAI22_X1)
                                         _0863_ (net)
                  0.01    0.00    1.73 v _2546_/A4 (OR4_X1)
     1    3.91    0.02    0.12    1.86 v _2546_/ZN (OR4_X1)
                                         _0864_ (net)
                  0.02    0.00    1.86 v _2547_/A4 (NOR4_X1)
     1    3.48    0.06    0.10    1.96 ^ _2547_/ZN (NOR4_X1)
                                         _0865_ (net)
                  0.06    0.00    1.96 ^ _2593_/A2 (NAND4_X2)
     1    7.02    0.03    0.05    2.01 v _2593_/ZN (NAND4_X2)
                                         _0911_ (net)
                  0.03    0.00    2.01 v _2594_/A4 (NOR4_X4)
    10   32.23    0.10    0.16    2.16 ^ _2594_/ZN (NOR4_X4)
                                         _0912_ (net)
                  0.10    0.00    2.17 ^ max_cap3006/A (BUF_X4)
    16   38.94    0.02    0.05    2.22 ^ max_cap3006/Z (BUF_X4)
                                         net3006 (net)
                  0.02    0.00    2.22 ^ max_cap3005/A (BUF_X8)
    20   40.72    0.01    0.03    2.25 ^ max_cap3005/Z (BUF_X8)
                                         net3005 (net)
                  0.01    0.00    2.25 ^ max_cap3004/A (BUF_X4)
    15   41.65    0.02    0.04    2.30 ^ max_cap3004/Z (BUF_X4)
                                         net3004 (net)
                  0.02    0.00    2.30 ^ _2596_/A2 (OR2_X4)
     7   29.94    0.02    0.04    2.34 ^ _2596_/ZN (OR2_X4)
                                         _0914_ (net)
                  0.02    0.01    2.34 ^ _3076_/A1 (NAND2_X1)
     2    4.66    0.02    0.02    2.37 v _3076_/ZN (NAND2_X1)
                                         be_checker.chk_poison_isd_o (net)
                  0.02    0.00    2.37 v be_calculator/_14220_/A2 (NOR3_X2)
     1    7.96    0.04    0.07    2.43 ^ be_calculator/_14220_/ZN (NOR3_X2)
                                         be_checker.issue_pkt_ready_i (net)
                  0.04    0.00    2.43 ^ _1580_/A1 (NAND2_X4)
     6   29.84    0.02    0.04    2.47 v _1580_/ZN (NAND2_X4)
                                         _0117_ (net)
                  0.02    0.00    2.47 v _1581_/A (INV_X8)
    14   62.80    0.02    0.03    2.50 ^ _1581_/ZN (INV_X8)
                                         net1836 (net)
                  0.02    0.00    2.50 ^ output1836/A (BUF_X1)
     1    1.43    0.01    0.02    2.53 ^ output1836/Z (BUF_X1)
                                         fe_queue_ready_o (net)
                  0.01    0.00    2.53 ^ fe_queue_ready_o (out)
                                  2.53   data arrival time

                          5.40    5.40   clock CLK (rise edge)
                          0.00    5.40   clock network delay (propagated)
                          0.00    5.40   clock reconvergence pessimism
                         -0.60    4.80   output external delay
                                  4.80   data required time
-----------------------------------------------------------------------------
                                  4.80   data required time
                                 -2.53   data arrival time
-----------------------------------------------------------------------------
                                  2.27   slack (MET)



==========================================================================
cts pre-repair report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
be_mmu/dcache/_25224_/S                25.25   28.03   -2.78 (VIOLATED)
be_calculator/int_regfile/rf/synth/_10450_/ZN   41.50   43.55   -2.04 (VIOLATED)
be_mmu/dcache/_18277_/ZN               25.63   26.11   -0.48 (VIOLATED)
be_calculator/_12590_/ZN               27.62   27.99   -0.38 (VIOLATED)
be_calculator/int_regfile/rf/synth/_10491_/ZN   41.50   41.83   -0.33 (VIOLATED)


==========================================================================
cts pre-repair max_slew_check_slack
--------------------------------------------------------------------------
0.042349860072135925

==========================================================================
cts pre-repair max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts pre-repair max_slew_check_slack_limit
--------------------------------------------------------------------------
0.2133

==========================================================================
cts pre-repair max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts pre-repair max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts pre-repair max_capacitance_check_slack
--------------------------------------------------------------------------
-2.775339126586914

==========================================================================
cts pre-repair max_capacitance_check_limit
--------------------------------------------------------------------------
25.253299713134766

==========================================================================
cts pre-repair max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.1099

==========================================================================
cts pre-repair max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts pre-repair max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts pre-repair max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 5

==========================================================================
cts pre-repair setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts pre-repair hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts pre-repair critical path delay
--------------------------------------------------------------------------
2.5277

==========================================================================
cts pre-repair critical path slack
--------------------------------------------------------------------------
2.2723

==========================================================================
cts pre-repair slack div critical path delay
--------------------------------------------------------------------------
89.895953

==========================================================================
cts pre-repair report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.30e-02   1.98e-03   7.18e-04   1.57e-02  21.6%
Combinational          1.21e-02   1.62e-02   1.79e-03   3.01e-02  41.2%
Macro                  2.01e-02   2.41e-04   6.81e-03   2.71e-02  37.2%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.51e-02   1.84e-02   9.32e-03   7.29e-02 100.0%
                          61.9%      25.3%      12.8%

==========================================================================
cts pre-repair report_design_area
--------------------------------------------------------------------------
Design area 249999 u^2 47% utilization.

[INFO RSZ-0058] Using max wire length 661um.

==========================================================================
cts post-repair check_setup
--------------------------------------------------------------------------
Warning: There are 24 unconstrained endpoints.

==========================================================================
cts post-repair report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts post-repair report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts post-repair report_worst_slack
--------------------------------------------------------------------------
worst slack 2.27

==========================================================================
cts post-repair report_clock_skew
--------------------------------------------------------------------------
Clock CLK
Latency      CRPR       Skew
be_mmu/dcache/lce/_22155_/CK ^
   0.26
be_mmu/dcache/tag_mem.macro_mem.mem/clk ^
   0.32      0.00      -0.06


==========================================================================
cts post-repair report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: be_calculator/_17630_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: be_calculator/_18001_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock source latency
     1   69.65    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.03    0.02    0.02 ^ clkbuf_0_clk_i/A (BUF_X4)
     2   41.99    0.03    0.04    0.07 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.03    0.00    0.07 ^ clkbuf_1_1_0_clk_i/A (BUF_X4)
     4   59.43    0.03    0.05    0.13 ^ clkbuf_1_1_0_clk_i/Z (BUF_X4)
                                         clknet_1_1_0_clk_i (net)
                  0.04    0.01    0.13 ^ clkbuf_3_5_0_clk_i/A (BUF_X4)
     4   39.67    0.02    0.05    0.18 ^ clkbuf_3_5_0_clk_i/Z (BUF_X4)
                                         clknet_3_5_0_clk_i (net)
                  0.02    0.00    0.18 ^ clkbuf_5_22_0_clk_i/A (BUF_X4)
    10   62.12    0.04    0.06    0.24 ^ clkbuf_5_22_0_clk_i/Z (BUF_X4)
                                         clknet_5_22_0_clk_i (net)
                  0.04    0.00    0.24 ^ clkbuf_leaf_160_clk_i/A (BUF_X4)
    30   37.33    0.02    0.05    0.29 ^ clkbuf_leaf_160_clk_i/Z (BUF_X4)
                                         clknet_leaf_160_clk_i (net)
                  0.02    0.00    0.29 ^ be_calculator/_17630_/CK (DFF_X1)
     1    2.01    0.01    0.09    0.38 ^ be_calculator/_17630_/Q (DFF_X1)
                                         be_calculator/calc_stage_r_1__instr_operands__imm__39_ (net)
                  0.01    0.00    0.38 ^ be_calculator/_18001_/D (DFF_X1)
                                  0.38   data arrival time

                          0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock source latency
     1   69.65    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.03    0.02    0.02 ^ clkbuf_0_clk_i/A (BUF_X4)
     2   41.99    0.03    0.04    0.07 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.03    0.00    0.07 ^ clkbuf_1_1_0_clk_i/A (BUF_X4)
     4   59.43    0.03    0.05    0.13 ^ clkbuf_1_1_0_clk_i/Z (BUF_X4)
                                         clknet_1_1_0_clk_i (net)
                  0.04    0.01    0.13 ^ clkbuf_3_5_0_clk_i/A (BUF_X4)
     4   39.67    0.02    0.05    0.18 ^ clkbuf_3_5_0_clk_i/Z (BUF_X4)
                                         clknet_3_5_0_clk_i (net)
                  0.02    0.00    0.18 ^ clkbuf_5_22_0_clk_i/A (BUF_X4)
    10   62.12    0.04    0.06    0.24 ^ clkbuf_5_22_0_clk_i/Z (BUF_X4)
                                         clknet_5_22_0_clk_i (net)
                  0.04    0.00    0.24 ^ clkbuf_leaf_159_clk_i/A (BUF_X4)
    30   91.79    0.05    0.08    0.32 ^ clkbuf_leaf_159_clk_i/Z (BUF_X4)
                                         clknet_leaf_159_clk_i (net)
                  0.05    0.00    0.32 ^ be_calculator/_18001_/CK (DFF_X1)
                          0.00    0.32   clock reconvergence pessimism
                          0.02    0.34   library hold time
                                  0.34   data required time
-----------------------------------------------------------------------------
                                  0.34   data required time
                                 -0.38   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)



==========================================================================
cts post-repair report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: be_calculator/_17203_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: fe_queue_ready_o (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock source latency
     1   69.65    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.03    0.02    0.02 ^ clkbuf_0_clk_i/A (BUF_X4)
     2   41.99    0.03    0.04    0.07 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.03    0.00    0.07 ^ clkbuf_1_1_0_clk_i/A (BUF_X4)
     4   59.43    0.03    0.05    0.13 ^ clkbuf_1_1_0_clk_i/Z (BUF_X4)
                                         clknet_1_1_0_clk_i (net)
                  0.04    0.01    0.13 ^ clkbuf_3_4_0_clk_i/A (BUF_X4)
     4   42.43    0.03    0.05    0.18 ^ clkbuf_3_4_0_clk_i/Z (BUF_X4)
                                         clknet_3_4_0_clk_i (net)
                  0.03    0.00    0.18 ^ clkbuf_5_16_0_clk_i/A (BUF_X4)
    11   63.93    0.04    0.06    0.24 ^ clkbuf_5_16_0_clk_i/Z (BUF_X4)
                                         clknet_5_16_0_clk_i (net)
                  0.04    0.00    0.24 ^ clkbuf_leaf_221_clk_i/A (BUF_X4)
    30   37.99    0.02    0.05    0.29 ^ clkbuf_leaf_221_clk_i/Z (BUF_X4)
                                         clknet_leaf_221_clk_i (net)
                  0.02    0.00    0.29 ^ be_calculator/_17203_/CK (DFF_X2)
    10   49.81    0.06    0.17    0.46 ^ be_calculator/_17203_/Q (DFF_X2)
                                         be_calculator/pipe_int.N1 (net)
                  0.06    0.00    0.46 ^ max_cap4018/A (BUF_X16)
    27  104.30    0.01    0.03    0.49 ^ max_cap4018/Z (BUF_X16)
                                         net4018 (net)
                  0.04    0.03    0.53 ^ max_cap4017/A (BUF_X16)
    25  101.95    0.02    0.04    0.56 ^ max_cap4017/Z (BUF_X16)
                                         net4017 (net)
                  0.02    0.01    0.57 ^ be_calculator/_10029_/S (MUX2_X2)
    16   71.61    0.04    0.12    0.70 v be_calculator/_10029_/Z (MUX2_X2)
                                         be_calculator/_00467_ (net)
                  0.04    0.00    0.70 v max_cap3814/A (BUF_X16)
    23   68.80    0.01    0.04    0.74 v max_cap3814/Z (BUF_X16)
                                         net3814 (net)
                  0.01    0.00    0.74 v max_cap3813/A (BUF_X16)
    34  102.01    0.01    0.03    0.77 v max_cap3813/Z (BUF_X16)
                                         net3813 (net)
                  0.01    0.01    0.78 v be_calculator/_16554_/B (HA_X1)
     6   13.22    0.03    0.08    0.86 v be_calculator/_16554_/S (HA_X1)
                                         be_calculator/_08797_ (net)
                  0.03    0.00    0.86 v be_calculator/_10601_/A2 (NOR4_X2)
     1    6.25    0.06    0.09    0.94 ^ be_calculator/_10601_/ZN (NOR4_X2)
                                         be_calculator/_00837_ (net)
                  0.06    0.00    0.94 ^ be_calculator/_10602_/A4 (NAND4_X4)
     1   10.92    0.03    0.04    0.98 v be_calculator/_10602_/ZN (NAND4_X4)
                                         be_calculator/_00838_ (net)
                  0.03    0.00    0.99 v be_calculator/_10603_/A4 (NOR4_X2)
     4    7.47    0.06    0.11    1.09 ^ be_calculator/_10603_/ZN (NOR4_X2)
                                         be_calculator/_00839_ (net)
                  0.06    0.00    1.09 ^ be_calculator/_10615_/A (AOI21_X1)
     1    2.56    0.03    0.02    1.12 v be_calculator/_10615_/ZN (AOI21_X1)
                                         be_calculator/_00851_ (net)
                  0.03    0.00    1.12 v be_calculator/_10616_/B (XNOR2_X1)
     1    1.54    0.01    0.05    1.16 v be_calculator/_10616_/ZN (XNOR2_X1)
                                         be_calculator/_00852_ (net)
                  0.01    0.00    1.16 v be_calculator/_10617_/B1 (OAI21_X1)
     1    1.75    0.02    0.03    1.19 ^ be_calculator/_10617_/ZN (OAI21_X1)
                                         be_calculator/_00853_ (net)
                  0.02    0.00    1.19 ^ be_calculator/_10619_/B1 (AOI22_X1)
     1    1.46    0.02    0.02    1.21 v be_calculator/_10619_/ZN (AOI22_X1)
                                         be_calculator/_00855_ (net)
                  0.02    0.00    1.21 v be_calculator/_10738_/B (MUX2_X1)
     1    6.78    0.02    0.08    1.29 v be_calculator/_10738_/Z (MUX2_X1)
                                         be_calculator/_00974_ (net)
                  0.02    0.00    1.29 v be_calculator/_10854_/A2 (NAND3_X2)
     1    8.13    0.02    0.03    1.32 ^ be_calculator/_10854_/ZN (NAND3_X2)
                                         be_calculator/_01089_ (net)
                  0.02    0.00    1.32 ^ be_calculator/_10891_/A1 (NAND3_X4)
     4   21.16    0.02    0.03    1.35 v be_calculator/_10891_/ZN (NAND3_X4)
                                         be_calculator/_01126_ (net)
                  0.02    0.00    1.35 v be_calculator/_14227_/B2 (OAI21_X4)
    35   97.76    0.11    0.12    1.47 ^ be_calculator/_14227_/ZN (OAI21_X4)
                                         be_checker.calc_status_i[120] (net)
                  0.12    0.04    1.51 ^ _1951_/A1 (NAND2_X4)
    41  108.95    0.07    0.10    1.61 v _1951_/ZN (NAND2_X4)
                                         _0269_ (net)
                  0.07    0.01    1.62 v _2479_/S (MUX2_X1)
     3    5.80    0.02    0.08    1.70 ^ _2479_/Z (MUX2_X1)
                                         _0797_ (net)
                  0.02    0.00    1.70 ^ _2545_/B2 (OAI22_X1)
     1    3.62    0.01    0.03    1.73 v _2545_/ZN (OAI22_X1)
                                         _0863_ (net)
                  0.01    0.00    1.73 v _2546_/A4 (OR4_X1)
     1    3.91    0.02    0.12    1.86 v _2546_/ZN (OR4_X1)
                                         _0864_ (net)
                  0.02    0.00    1.86 v _2547_/A4 (NOR4_X1)
     1    3.48    0.06    0.10    1.96 ^ _2547_/ZN (NOR4_X1)
                                         _0865_ (net)
                  0.06    0.00    1.96 ^ _2593_/A2 (NAND4_X2)
     1    7.02    0.03    0.05    2.01 v _2593_/ZN (NAND4_X2)
                                         _0911_ (net)
                  0.03    0.00    2.01 v _2594_/A4 (NOR4_X4)
    10   32.23    0.10    0.16    2.16 ^ _2594_/ZN (NOR4_X4)
                                         _0912_ (net)
                  0.10    0.00    2.17 ^ max_cap3006/A (BUF_X4)
    16   38.94    0.02    0.05    2.22 ^ max_cap3006/Z (BUF_X4)
                                         net3006 (net)
                  0.02    0.00    2.22 ^ max_cap3005/A (BUF_X8)
    20   40.72    0.01    0.03    2.25 ^ max_cap3005/Z (BUF_X8)
                                         net3005 (net)
                  0.01    0.00    2.25 ^ max_cap3004/A (BUF_X4)
    15   41.65    0.02    0.04    2.30 ^ max_cap3004/Z (BUF_X4)
                                         net3004 (net)
                  0.02    0.00    2.30 ^ _2596_/A2 (OR2_X4)
     7   29.94    0.02    0.04    2.34 ^ _2596_/ZN (OR2_X4)
                                         _0914_ (net)
                  0.02    0.01    2.34 ^ _3076_/A1 (NAND2_X1)
     2    4.66    0.02    0.02    2.37 v _3076_/ZN (NAND2_X1)
                                         be_checker.chk_poison_isd_o (net)
                  0.02    0.00    2.37 v be_calculator/_14220_/A2 (NOR3_X2)
     1    7.96    0.04    0.07    2.43 ^ be_calculator/_14220_/ZN (NOR3_X2)
                                         be_checker.issue_pkt_ready_i (net)
                  0.04    0.00    2.43 ^ _1580_/A1 (NAND2_X4)
     6   29.84    0.02    0.04    2.47 v _1580_/ZN (NAND2_X4)
                                         _0117_ (net)
                  0.02    0.00    2.47 v _1581_/A (INV_X8)
    14   62.80    0.02    0.03    2.50 ^ _1581_/ZN (INV_X8)
                                         net1836 (net)
                  0.02    0.00    2.50 ^ output1836/A (BUF_X1)
     1    1.43    0.01    0.02    2.53 ^ output1836/Z (BUF_X1)
                                         fe_queue_ready_o (net)
                  0.01    0.00    2.53 ^ fe_queue_ready_o (out)
                                  2.53   data arrival time

                          5.40    5.40   clock CLK (rise edge)
                          0.00    5.40   clock network delay (propagated)
                          0.00    5.40   clock reconvergence pessimism
                         -0.60    4.80   output external delay
                                  4.80   data required time
-----------------------------------------------------------------------------
                                  4.80   data required time
                                 -2.53   data arrival time
-----------------------------------------------------------------------------
                                  2.27   slack (MET)



==========================================================================
cts post-repair report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: be_calculator/_17203_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: fe_queue_ready_o (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock source latency
     1   69.65    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.03    0.02    0.02 ^ clkbuf_0_clk_i/A (BUF_X4)
     2   41.99    0.03    0.04    0.07 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.03    0.00    0.07 ^ clkbuf_1_1_0_clk_i/A (BUF_X4)
     4   59.43    0.03    0.05    0.13 ^ clkbuf_1_1_0_clk_i/Z (BUF_X4)
                                         clknet_1_1_0_clk_i (net)
                  0.04    0.01    0.13 ^ clkbuf_3_4_0_clk_i/A (BUF_X4)
     4   42.43    0.03    0.05    0.18 ^ clkbuf_3_4_0_clk_i/Z (BUF_X4)
                                         clknet_3_4_0_clk_i (net)
                  0.03    0.00    0.18 ^ clkbuf_5_16_0_clk_i/A (BUF_X4)
    11   63.93    0.04    0.06    0.24 ^ clkbuf_5_16_0_clk_i/Z (BUF_X4)
                                         clknet_5_16_0_clk_i (net)
                  0.04    0.00    0.24 ^ clkbuf_leaf_221_clk_i/A (BUF_X4)
    30   37.99    0.02    0.05    0.29 ^ clkbuf_leaf_221_clk_i/Z (BUF_X4)
                                         clknet_leaf_221_clk_i (net)
                  0.02    0.00    0.29 ^ be_calculator/_17203_/CK (DFF_X2)
    10   49.81    0.06    0.17    0.46 ^ be_calculator/_17203_/Q (DFF_X2)
                                         be_calculator/pipe_int.N1 (net)
                  0.06    0.00    0.46 ^ max_cap4018/A (BUF_X16)
    27  104.30    0.01    0.03    0.49 ^ max_cap4018/Z (BUF_X16)
                                         net4018 (net)
                  0.04    0.03    0.53 ^ max_cap4017/A (BUF_X16)
    25  101.95    0.02    0.04    0.56 ^ max_cap4017/Z (BUF_X16)
                                         net4017 (net)
                  0.02    0.01    0.57 ^ be_calculator/_10029_/S (MUX2_X2)
    16   71.61    0.04    0.12    0.70 v be_calculator/_10029_/Z (MUX2_X2)
                                         be_calculator/_00467_ (net)
                  0.04    0.00    0.70 v max_cap3814/A (BUF_X16)
    23   68.80    0.01    0.04    0.74 v max_cap3814/Z (BUF_X16)
                                         net3814 (net)
                  0.01    0.00    0.74 v max_cap3813/A (BUF_X16)
    34  102.01    0.01    0.03    0.77 v max_cap3813/Z (BUF_X16)
                                         net3813 (net)
                  0.01    0.01    0.78 v be_calculator/_16554_/B (HA_X1)
     6   13.22    0.03    0.08    0.86 v be_calculator/_16554_/S (HA_X1)
                                         be_calculator/_08797_ (net)
                  0.03    0.00    0.86 v be_calculator/_10601_/A2 (NOR4_X2)
     1    6.25    0.06    0.09    0.94 ^ be_calculator/_10601_/ZN (NOR4_X2)
                                         be_calculator/_00837_ (net)
                  0.06    0.00    0.94 ^ be_calculator/_10602_/A4 (NAND4_X4)
     1   10.92    0.03    0.04    0.98 v be_calculator/_10602_/ZN (NAND4_X4)
                                         be_calculator/_00838_ (net)
                  0.03    0.00    0.99 v be_calculator/_10603_/A4 (NOR4_X2)
     4    7.47    0.06    0.11    1.09 ^ be_calculator/_10603_/ZN (NOR4_X2)
                                         be_calculator/_00839_ (net)
                  0.06    0.00    1.09 ^ be_calculator/_10615_/A (AOI21_X1)
     1    2.56    0.03    0.02    1.12 v be_calculator/_10615_/ZN (AOI21_X1)
                                         be_calculator/_00851_ (net)
                  0.03    0.00    1.12 v be_calculator/_10616_/B (XNOR2_X1)
     1    1.54    0.01    0.05    1.16 v be_calculator/_10616_/ZN (XNOR2_X1)
                                         be_calculator/_00852_ (net)
                  0.01    0.00    1.16 v be_calculator/_10617_/B1 (OAI21_X1)
     1    1.75    0.02    0.03    1.19 ^ be_calculator/_10617_/ZN (OAI21_X1)
                                         be_calculator/_00853_ (net)
                  0.02    0.00    1.19 ^ be_calculator/_10619_/B1 (AOI22_X1)
     1    1.46    0.02    0.02    1.21 v be_calculator/_10619_/ZN (AOI22_X1)
                                         be_calculator/_00855_ (net)
                  0.02    0.00    1.21 v be_calculator/_10738_/B (MUX2_X1)
     1    6.78    0.02    0.08    1.29 v be_calculator/_10738_/Z (MUX2_X1)
                                         be_calculator/_00974_ (net)
                  0.02    0.00    1.29 v be_calculator/_10854_/A2 (NAND3_X2)
     1    8.13    0.02    0.03    1.32 ^ be_calculator/_10854_/ZN (NAND3_X2)
                                         be_calculator/_01089_ (net)
                  0.02    0.00    1.32 ^ be_calculator/_10891_/A1 (NAND3_X4)
     4   21.16    0.02    0.03    1.35 v be_calculator/_10891_/ZN (NAND3_X4)
                                         be_calculator/_01126_ (net)
                  0.02    0.00    1.35 v be_calculator/_14227_/B2 (OAI21_X4)
    35   97.76    0.11    0.12    1.47 ^ be_calculator/_14227_/ZN (OAI21_X4)
                                         be_checker.calc_status_i[120] (net)
                  0.12    0.04    1.51 ^ _1951_/A1 (NAND2_X4)
    41  108.95    0.07    0.10    1.61 v _1951_/ZN (NAND2_X4)
                                         _0269_ (net)
                  0.07    0.01    1.62 v _2479_/S (MUX2_X1)
     3    5.80    0.02    0.08    1.70 ^ _2479_/Z (MUX2_X1)
                                         _0797_ (net)
                  0.02    0.00    1.70 ^ _2545_/B2 (OAI22_X1)
     1    3.62    0.01    0.03    1.73 v _2545_/ZN (OAI22_X1)
                                         _0863_ (net)
                  0.01    0.00    1.73 v _2546_/A4 (OR4_X1)
     1    3.91    0.02    0.12    1.86 v _2546_/ZN (OR4_X1)
                                         _0864_ (net)
                  0.02    0.00    1.86 v _2547_/A4 (NOR4_X1)
     1    3.48    0.06    0.10    1.96 ^ _2547_/ZN (NOR4_X1)
                                         _0865_ (net)
                  0.06    0.00    1.96 ^ _2593_/A2 (NAND4_X2)
     1    7.02    0.03    0.05    2.01 v _2593_/ZN (NAND4_X2)
                                         _0911_ (net)
                  0.03    0.00    2.01 v _2594_/A4 (NOR4_X4)
    10   32.23    0.10    0.16    2.16 ^ _2594_/ZN (NOR4_X4)
                                         _0912_ (net)
                  0.10    0.00    2.17 ^ max_cap3006/A (BUF_X4)
    16   38.94    0.02    0.05    2.22 ^ max_cap3006/Z (BUF_X4)
                                         net3006 (net)
                  0.02    0.00    2.22 ^ max_cap3005/A (BUF_X8)
    20   40.72    0.01    0.03    2.25 ^ max_cap3005/Z (BUF_X8)
                                         net3005 (net)
                  0.01    0.00    2.25 ^ max_cap3004/A (BUF_X4)
    15   41.65    0.02    0.04    2.30 ^ max_cap3004/Z (BUF_X4)
                                         net3004 (net)
                  0.02    0.00    2.30 ^ _2596_/A2 (OR2_X4)
     7   29.94    0.02    0.04    2.34 ^ _2596_/ZN (OR2_X4)
                                         _0914_ (net)
                  0.02    0.01    2.34 ^ _3076_/A1 (NAND2_X1)
     2    4.66    0.02    0.02    2.37 v _3076_/ZN (NAND2_X1)
                                         be_checker.chk_poison_isd_o (net)
                  0.02    0.00    2.37 v be_calculator/_14220_/A2 (NOR3_X2)
     1    7.96    0.04    0.07    2.43 ^ be_calculator/_14220_/ZN (NOR3_X2)
                                         be_checker.issue_pkt_ready_i (net)
                  0.04    0.00    2.43 ^ _1580_/A1 (NAND2_X4)
     6   29.84    0.02    0.04    2.47 v _1580_/ZN (NAND2_X4)
                                         _0117_ (net)
                  0.02    0.00    2.47 v _1581_/A (INV_X8)
    14   62.80    0.02    0.03    2.50 ^ _1581_/ZN (INV_X8)
                                         net1836 (net)
                  0.02    0.00    2.50 ^ output1836/A (BUF_X1)
     1    1.43    0.01    0.02    2.53 ^ output1836/Z (BUF_X1)
                                         fe_queue_ready_o (net)
                  0.01    0.00    2.53 ^ fe_queue_ready_o (out)
                                  2.53   data arrival time

                          5.40    5.40   clock CLK (rise edge)
                          0.00    5.40   clock network delay (propagated)
                          0.00    5.40   clock reconvergence pessimism
                         -0.60    4.80   output external delay
                                  4.80   data required time
-----------------------------------------------------------------------------
                                  4.80   data required time
                                 -2.53   data arrival time
-----------------------------------------------------------------------------
                                  2.27   slack (MET)



==========================================================================
cts post-repair report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
be_mmu/dcache/_25224_/S                25.25   28.03   -2.78 (VIOLATED)
be_calculator/int_regfile/rf/synth/_10450_/ZN   41.50   43.55   -2.04 (VIOLATED)
be_mmu/dcache/_18277_/ZN               25.63   26.11   -0.48 (VIOLATED)
be_calculator/_12590_/ZN               27.62   27.99   -0.38 (VIOLATED)
be_calculator/int_regfile/rf/synth/_10491_/ZN   41.50   41.83   -0.33 (VIOLATED)


==========================================================================
cts post-repair max_slew_check_slack
--------------------------------------------------------------------------
0.042349860072135925

==========================================================================
cts post-repair max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts post-repair max_slew_check_slack_limit
--------------------------------------------------------------------------
0.2133

==========================================================================
cts post-repair max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts post-repair max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts post-repair max_capacitance_check_slack
--------------------------------------------------------------------------
-2.775339126586914

==========================================================================
cts post-repair max_capacitance_check_limit
--------------------------------------------------------------------------
25.253299713134766

==========================================================================
cts post-repair max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.1099

==========================================================================
cts post-repair max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts post-repair max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts post-repair max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 5

==========================================================================
cts post-repair setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts post-repair hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts post-repair critical path delay
--------------------------------------------------------------------------
2.5277

==========================================================================
cts post-repair critical path slack
--------------------------------------------------------------------------
2.2723

==========================================================================
cts post-repair slack div critical path delay
--------------------------------------------------------------------------
89.895953

==========================================================================
cts post-repair report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.30e-02   1.98e-03   7.18e-04   1.57e-02  21.6%
Combinational          1.21e-02   1.62e-02   1.79e-03   3.01e-02  41.2%
Macro                  2.01e-02   2.41e-04   6.81e-03   2.71e-02  37.2%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.51e-02   1.84e-02   9.32e-03   7.29e-02 100.0%
                          61.9%      25.3%      12.8%

==========================================================================
cts post-repair report_design_area
--------------------------------------------------------------------------
Design area 249999 u^2 47% utilization.

Placement Analysis
---------------------------------
total displacement        406.0 u
average displacement        0.0 u
max displacement            4.0 u
original HPWL         1886900.3 u
legalized HPWL        1902809.3 u
delta HPWL                    1 %

Repair setup and hold violations...
TNS end percent 100
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL         1902809.3 u
legalized HPWL        1902809.3 u
delta HPWL                    0 %


==========================================================================
cts final check_setup
--------------------------------------------------------------------------
Warning: There are 24 unconstrained endpoints.

==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 2.27

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock CLK
Latency      CRPR       Skew
be_mmu/dcache/lce/_22155_/CK ^
   0.26
be_mmu/dcache/tag_mem.macro_mem.mem/clk ^
   0.32      0.00      -0.06


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: be_calculator/_17630_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: be_calculator/_18001_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock source latency
     1   69.53    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.03    0.02    0.02 ^ clkbuf_0_clk_i/A (BUF_X4)
     2   42.20    0.03    0.04    0.07 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.03    0.00    0.07 ^ clkbuf_1_1_0_clk_i/A (BUF_X4)
     4   59.66    0.03    0.06    0.13 ^ clkbuf_1_1_0_clk_i/Z (BUF_X4)
                                         clknet_1_1_0_clk_i (net)
                  0.04    0.01    0.13 ^ clkbuf_3_5_0_clk_i/A (BUF_X4)
     4   39.82    0.02    0.05    0.18 ^ clkbuf_3_5_0_clk_i/Z (BUF_X4)
                                         clknet_3_5_0_clk_i (net)
                  0.02    0.00    0.18 ^ clkbuf_5_22_0_clk_i/A (BUF_X4)
    10   62.15    0.04    0.06    0.24 ^ clkbuf_5_22_0_clk_i/Z (BUF_X4)
                                         clknet_5_22_0_clk_i (net)
                  0.04    0.00    0.24 ^ clkbuf_leaf_160_clk_i/A (BUF_X4)
    30   37.12    0.02    0.05    0.29 ^ clkbuf_leaf_160_clk_i/Z (BUF_X4)
                                         clknet_leaf_160_clk_i (net)
                  0.02    0.00    0.29 ^ be_calculator/_17630_/CK (DFF_X1)
     1    2.01    0.01    0.09    0.38 ^ be_calculator/_17630_/Q (DFF_X1)
                                         be_calculator/calc_stage_r_1__instr_operands__imm__39_ (net)
                  0.01    0.00    0.38 ^ be_calculator/_18001_/D (DFF_X1)
                                  0.38   data arrival time

                          0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock source latency
     1   69.53    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.03    0.02    0.02 ^ clkbuf_0_clk_i/A (BUF_X4)
     2   42.20    0.03    0.04    0.07 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.03    0.00    0.07 ^ clkbuf_1_1_0_clk_i/A (BUF_X4)
     4   59.66    0.03    0.06    0.13 ^ clkbuf_1_1_0_clk_i/Z (BUF_X4)
                                         clknet_1_1_0_clk_i (net)
                  0.04    0.01    0.13 ^ clkbuf_3_5_0_clk_i/A (BUF_X4)
     4   39.82    0.02    0.05    0.18 ^ clkbuf_3_5_0_clk_i/Z (BUF_X4)
                                         clknet_3_5_0_clk_i (net)
                  0.02    0.00    0.18 ^ clkbuf_5_22_0_clk_i/A (BUF_X4)
    10   62.15    0.04    0.06    0.24 ^ clkbuf_5_22_0_clk_i/Z (BUF_X4)
                                         clknet_5_22_0_clk_i (net)
                  0.04    0.00    0.24 ^ clkbuf_leaf_159_clk_i/A (BUF_X4)
    30   91.97    0.05    0.08    0.32 ^ clkbuf_leaf_159_clk_i/Z (BUF_X4)
                                         clknet_leaf_159_clk_i (net)
                  0.05    0.00    0.32 ^ be_calculator/_18001_/CK (DFF_X1)
                          0.00    0.32   clock reconvergence pessimism
                          0.02    0.34   library hold time
                                  0.34   data required time
-----------------------------------------------------------------------------
                                  0.34   data required time
                                 -0.38   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: be_calculator/_17203_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: fe_queue_ready_o (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock source latency
     1   69.53    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.03    0.02    0.02 ^ clkbuf_0_clk_i/A (BUF_X4)
     2   42.20    0.03    0.04    0.07 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.03    0.00    0.07 ^ clkbuf_1_1_0_clk_i/A (BUF_X4)
     4   59.66    0.03    0.06    0.13 ^ clkbuf_1_1_0_clk_i/Z (BUF_X4)
                                         clknet_1_1_0_clk_i (net)
                  0.04    0.01    0.13 ^ clkbuf_3_4_0_clk_i/A (BUF_X4)
     4   42.28    0.03    0.05    0.18 ^ clkbuf_3_4_0_clk_i/Z (BUF_X4)
                                         clknet_3_4_0_clk_i (net)
                  0.03    0.00    0.18 ^ clkbuf_5_16_0_clk_i/A (BUF_X4)
    11   63.40    0.04    0.06    0.24 ^ clkbuf_5_16_0_clk_i/Z (BUF_X4)
                                         clknet_5_16_0_clk_i (net)
                  0.04    0.00    0.24 ^ clkbuf_leaf_221_clk_i/A (BUF_X4)
    30   38.12    0.02    0.05    0.29 ^ clkbuf_leaf_221_clk_i/Z (BUF_X4)
                                         clknet_leaf_221_clk_i (net)
                  0.02    0.00    0.29 ^ be_calculator/_17203_/CK (DFF_X2)
    10   49.05    0.06    0.17    0.46 ^ be_calculator/_17203_/Q (DFF_X2)
                                         be_calculator/pipe_int.N1 (net)
                  0.06    0.00    0.46 ^ max_cap4018/A (BUF_X16)
    27  104.38    0.01    0.03    0.49 ^ max_cap4018/Z (BUF_X16)
                                         net4018 (net)
                  0.04    0.03    0.53 ^ max_cap4017/A (BUF_X16)
    25  101.95    0.02    0.04    0.56 ^ max_cap4017/Z (BUF_X16)
                                         net4017 (net)
                  0.02    0.01    0.57 ^ be_calculator/_10029_/S (MUX2_X2)
    16   72.24    0.04    0.13    0.70 v be_calculator/_10029_/Z (MUX2_X2)
                                         be_calculator/_00467_ (net)
                  0.04    0.00    0.70 v max_cap3814/A (BUF_X16)
    23   68.67    0.01    0.04    0.74 v max_cap3814/Z (BUF_X16)
                                         net3814 (net)
                  0.01    0.00    0.74 v max_cap3813/A (BUF_X16)
    34  102.17    0.01    0.03    0.78 v max_cap3813/Z (BUF_X16)
                                         net3813 (net)
                  0.01    0.01    0.78 v be_calculator/_16554_/B (HA_X1)
     6   13.28    0.03    0.08    0.86 v be_calculator/_16554_/S (HA_X1)
                                         be_calculator/_08797_ (net)
                  0.03    0.00    0.86 v be_calculator/_10601_/A2 (NOR4_X2)
     1    6.25    0.06    0.09    0.94 ^ be_calculator/_10601_/ZN (NOR4_X2)
                                         be_calculator/_00837_ (net)
                  0.06    0.00    0.94 ^ be_calculator/_10602_/A4 (NAND4_X4)
     1   10.92    0.03    0.04    0.98 v be_calculator/_10602_/ZN (NAND4_X4)
                                         be_calculator/_00838_ (net)
                  0.03    0.00    0.99 v be_calculator/_10603_/A4 (NOR4_X2)
     4    7.48    0.06    0.11    1.09 ^ be_calculator/_10603_/ZN (NOR4_X2)
                                         be_calculator/_00839_ (net)
                  0.06    0.00    1.09 ^ be_calculator/_10615_/A (AOI21_X1)
     1    2.56    0.03    0.02    1.12 v be_calculator/_10615_/ZN (AOI21_X1)
                                         be_calculator/_00851_ (net)
                  0.03    0.00    1.12 v be_calculator/_10616_/B (XNOR2_X1)
     1    1.54    0.01    0.05    1.16 v be_calculator/_10616_/ZN (XNOR2_X1)
                                         be_calculator/_00852_ (net)
                  0.01    0.00    1.16 v be_calculator/_10617_/B1 (OAI21_X1)
     1    1.75    0.02    0.03    1.19 ^ be_calculator/_10617_/ZN (OAI21_X1)
                                         be_calculator/_00853_ (net)
                  0.02    0.00    1.19 ^ be_calculator/_10619_/B1 (AOI22_X1)
     1    1.46    0.02    0.02    1.21 v be_calculator/_10619_/ZN (AOI22_X1)
                                         be_calculator/_00855_ (net)
                  0.02    0.00    1.21 v be_calculator/_10738_/B (MUX2_X1)
     1    6.79    0.02    0.08    1.29 v be_calculator/_10738_/Z (MUX2_X1)
                                         be_calculator/_00974_ (net)
                  0.02    0.00    1.29 v be_calculator/_10854_/A2 (NAND3_X2)
     1    8.16    0.02    0.03    1.32 ^ be_calculator/_10854_/ZN (NAND3_X2)
                                         be_calculator/_01089_ (net)
                  0.02    0.00    1.32 ^ be_calculator/_10891_/A1 (NAND3_X4)
     4   21.18    0.02    0.03    1.35 v be_calculator/_10891_/ZN (NAND3_X4)
                                         be_calculator/_01126_ (net)
                  0.02    0.00    1.35 v be_calculator/_14227_/B2 (OAI21_X4)
    35   97.80    0.11    0.12    1.47 ^ be_calculator/_14227_/ZN (OAI21_X4)
                                         be_checker.calc_status_i[120] (net)
                  0.12    0.04    1.51 ^ _1951_/A1 (NAND2_X4)
    41  109.04    0.07    0.10    1.61 v _1951_/ZN (NAND2_X4)
                                         _0269_ (net)
                  0.07    0.01    1.62 v _2479_/S (MUX2_X1)
     3    5.86    0.02    0.08    1.71 ^ _2479_/Z (MUX2_X1)
                                         _0797_ (net)
                  0.02    0.00    1.71 ^ _2545_/B2 (OAI22_X1)
     1    3.63    0.01    0.03    1.73 v _2545_/ZN (OAI22_X1)
                                         _0863_ (net)
                  0.01    0.00    1.73 v _2546_/A4 (OR4_X1)
     1    3.91    0.02    0.12    1.86 v _2546_/ZN (OR4_X1)
                                         _0864_ (net)
                  0.02    0.00    1.86 v _2547_/A4 (NOR4_X1)
     1    3.48    0.06    0.10    1.96 ^ _2547_/ZN (NOR4_X1)
                                         _0865_ (net)
                  0.06    0.00    1.96 ^ _2593_/A2 (NAND4_X2)
     1    7.02    0.03    0.05    2.01 v _2593_/ZN (NAND4_X2)
                                         _0911_ (net)
                  0.03    0.00    2.01 v _2594_/A4 (NOR4_X4)
    10   32.40    0.10    0.16    2.17 ^ _2594_/ZN (NOR4_X4)
                                         _0912_ (net)
                  0.10    0.00    2.17 ^ max_cap3006/A (BUF_X4)
    16   38.69    0.02    0.05    2.22 ^ max_cap3006/Z (BUF_X4)
                                         net3006 (net)
                  0.02    0.00    2.22 ^ max_cap3005/A (BUF_X8)
    20   40.68    0.01    0.03    2.25 ^ max_cap3005/Z (BUF_X8)
                                         net3005 (net)
                  0.01    0.00    2.26 ^ max_cap3004/A (BUF_X4)
    15   41.62    0.02    0.04    2.30 ^ max_cap3004/Z (BUF_X4)
                                         net3004 (net)
                  0.02    0.00    2.30 ^ _2596_/A2 (OR2_X4)
     7   29.16    0.02    0.04    2.34 ^ _2596_/ZN (OR2_X4)
                                         _0914_ (net)
                  0.02    0.01    2.35 ^ _3076_/A1 (NAND2_X1)
     2    4.69    0.02    0.02    2.37 v _3076_/ZN (NAND2_X1)
                                         be_checker.chk_poison_isd_o (net)
                  0.02    0.00    2.37 v be_calculator/_14220_/A2 (NOR3_X2)
     1    8.00    0.04    0.07    2.44 ^ be_calculator/_14220_/ZN (NOR3_X2)
                                         be_checker.issue_pkt_ready_i (net)
                  0.04    0.00    2.44 ^ _1580_/A1 (NAND2_X4)
     6   29.87    0.02    0.04    2.47 v _1580_/ZN (NAND2_X4)
                                         _0117_ (net)
                  0.02    0.00    2.47 v _1581_/A (INV_X8)
    14   62.80    0.02    0.03    2.50 ^ _1581_/ZN (INV_X8)
                                         net1836 (net)
                  0.02    0.00    2.51 ^ output1836/A (BUF_X1)
     1    1.43    0.01    0.02    2.53 ^ output1836/Z (BUF_X1)
                                         fe_queue_ready_o (net)
                  0.01    0.00    2.53 ^ fe_queue_ready_o (out)
                                  2.53   data arrival time

                          5.40    5.40   clock CLK (rise edge)
                          0.00    5.40   clock network delay (propagated)
                          0.00    5.40   clock reconvergence pessimism
                         -0.60    4.80   output external delay
                                  4.80   data required time
-----------------------------------------------------------------------------
                                  4.80   data required time
                                 -2.53   data arrival time
-----------------------------------------------------------------------------
                                  2.27   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: be_calculator/_17203_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: fe_queue_ready_o (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock source latency
     1   69.53    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.03    0.02    0.02 ^ clkbuf_0_clk_i/A (BUF_X4)
     2   42.20    0.03    0.04    0.07 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.03    0.00    0.07 ^ clkbuf_1_1_0_clk_i/A (BUF_X4)
     4   59.66    0.03    0.06    0.13 ^ clkbuf_1_1_0_clk_i/Z (BUF_X4)
                                         clknet_1_1_0_clk_i (net)
                  0.04    0.01    0.13 ^ clkbuf_3_4_0_clk_i/A (BUF_X4)
     4   42.28    0.03    0.05    0.18 ^ clkbuf_3_4_0_clk_i/Z (BUF_X4)
                                         clknet_3_4_0_clk_i (net)
                  0.03    0.00    0.18 ^ clkbuf_5_16_0_clk_i/A (BUF_X4)
    11   63.40    0.04    0.06    0.24 ^ clkbuf_5_16_0_clk_i/Z (BUF_X4)
                                         clknet_5_16_0_clk_i (net)
                  0.04    0.00    0.24 ^ clkbuf_leaf_221_clk_i/A (BUF_X4)
    30   38.12    0.02    0.05    0.29 ^ clkbuf_leaf_221_clk_i/Z (BUF_X4)
                                         clknet_leaf_221_clk_i (net)
                  0.02    0.00    0.29 ^ be_calculator/_17203_/CK (DFF_X2)
    10   49.05    0.06    0.17    0.46 ^ be_calculator/_17203_/Q (DFF_X2)
                                         be_calculator/pipe_int.N1 (net)
                  0.06    0.00    0.46 ^ max_cap4018/A (BUF_X16)
    27  104.38    0.01    0.03    0.49 ^ max_cap4018/Z (BUF_X16)
                                         net4018 (net)
                  0.04    0.03    0.53 ^ max_cap4017/A (BUF_X16)
    25  101.95    0.02    0.04    0.56 ^ max_cap4017/Z (BUF_X16)
                                         net4017 (net)
                  0.02    0.01    0.57 ^ be_calculator/_10029_/S (MUX2_X2)
    16   72.24    0.04    0.13    0.70 v be_calculator/_10029_/Z (MUX2_X2)
                                         be_calculator/_00467_ (net)
                  0.04    0.00    0.70 v max_cap3814/A (BUF_X16)
    23   68.67    0.01    0.04    0.74 v max_cap3814/Z (BUF_X16)
                                         net3814 (net)
                  0.01    0.00    0.74 v max_cap3813/A (BUF_X16)
    34  102.17    0.01    0.03    0.78 v max_cap3813/Z (BUF_X16)
                                         net3813 (net)
                  0.01    0.01    0.78 v be_calculator/_16554_/B (HA_X1)
     6   13.28    0.03    0.08    0.86 v be_calculator/_16554_/S (HA_X1)
                                         be_calculator/_08797_ (net)
                  0.03    0.00    0.86 v be_calculator/_10601_/A2 (NOR4_X2)
     1    6.25    0.06    0.09    0.94 ^ be_calculator/_10601_/ZN (NOR4_X2)
                                         be_calculator/_00837_ (net)
                  0.06    0.00    0.94 ^ be_calculator/_10602_/A4 (NAND4_X4)
     1   10.92    0.03    0.04    0.98 v be_calculator/_10602_/ZN (NAND4_X4)
                                         be_calculator/_00838_ (net)
                  0.03    0.00    0.99 v be_calculator/_10603_/A4 (NOR4_X2)
     4    7.48    0.06    0.11    1.09 ^ be_calculator/_10603_/ZN (NOR4_X2)
                                         be_calculator/_00839_ (net)
                  0.06    0.00    1.09 ^ be_calculator/_10615_/A (AOI21_X1)
     1    2.56    0.03    0.02    1.12 v be_calculator/_10615_/ZN (AOI21_X1)
                                         be_calculator/_00851_ (net)
                  0.03    0.00    1.12 v be_calculator/_10616_/B (XNOR2_X1)
     1    1.54    0.01    0.05    1.16 v be_calculator/_10616_/ZN (XNOR2_X1)
                                         be_calculator/_00852_ (net)
                  0.01    0.00    1.16 v be_calculator/_10617_/B1 (OAI21_X1)
     1    1.75    0.02    0.03    1.19 ^ be_calculator/_10617_/ZN (OAI21_X1)
                                         be_calculator/_00853_ (net)
                  0.02    0.00    1.19 ^ be_calculator/_10619_/B1 (AOI22_X1)
     1    1.46    0.02    0.02    1.21 v be_calculator/_10619_/ZN (AOI22_X1)
                                         be_calculator/_00855_ (net)
                  0.02    0.00    1.21 v be_calculator/_10738_/B (MUX2_X1)
     1    6.79    0.02    0.08    1.29 v be_calculator/_10738_/Z (MUX2_X1)
                                         be_calculator/_00974_ (net)
                  0.02    0.00    1.29 v be_calculator/_10854_/A2 (NAND3_X2)
     1    8.16    0.02    0.03    1.32 ^ be_calculator/_10854_/ZN (NAND3_X2)
                                         be_calculator/_01089_ (net)
                  0.02    0.00    1.32 ^ be_calculator/_10891_/A1 (NAND3_X4)
     4   21.18    0.02    0.03    1.35 v be_calculator/_10891_/ZN (NAND3_X4)
                                         be_calculator/_01126_ (net)
                  0.02    0.00    1.35 v be_calculator/_14227_/B2 (OAI21_X4)
    35   97.80    0.11    0.12    1.47 ^ be_calculator/_14227_/ZN (OAI21_X4)
                                         be_checker.calc_status_i[120] (net)
                  0.12    0.04    1.51 ^ _1951_/A1 (NAND2_X4)
    41  109.04    0.07    0.10    1.61 v _1951_/ZN (NAND2_X4)
                                         _0269_ (net)
                  0.07    0.01    1.62 v _2479_/S (MUX2_X1)
     3    5.86    0.02    0.08    1.71 ^ _2479_/Z (MUX2_X1)
                                         _0797_ (net)
                  0.02    0.00    1.71 ^ _2545_/B2 (OAI22_X1)
     1    3.63    0.01    0.03    1.73 v _2545_/ZN (OAI22_X1)
                                         _0863_ (net)
                  0.01    0.00    1.73 v _2546_/A4 (OR4_X1)
     1    3.91    0.02    0.12    1.86 v _2546_/ZN (OR4_X1)
                                         _0864_ (net)
                  0.02    0.00    1.86 v _2547_/A4 (NOR4_X1)
     1    3.48    0.06    0.10    1.96 ^ _2547_/ZN (NOR4_X1)
                                         _0865_ (net)
                  0.06    0.00    1.96 ^ _2593_/A2 (NAND4_X2)
     1    7.02    0.03    0.05    2.01 v _2593_/ZN (NAND4_X2)
                                         _0911_ (net)
                  0.03    0.00    2.01 v _2594_/A4 (NOR4_X4)
    10   32.40    0.10    0.16    2.17 ^ _2594_/ZN (NOR4_X4)
                                         _0912_ (net)
                  0.10    0.00    2.17 ^ max_cap3006/A (BUF_X4)
    16   38.69    0.02    0.05    2.22 ^ max_cap3006/Z (BUF_X4)
                                         net3006 (net)
                  0.02    0.00    2.22 ^ max_cap3005/A (BUF_X8)
    20   40.68    0.01    0.03    2.25 ^ max_cap3005/Z (BUF_X8)
                                         net3005 (net)
                  0.01    0.00    2.26 ^ max_cap3004/A (BUF_X4)
    15   41.62    0.02    0.04    2.30 ^ max_cap3004/Z (BUF_X4)
                                         net3004 (net)
                  0.02    0.00    2.30 ^ _2596_/A2 (OR2_X4)
     7   29.16    0.02    0.04    2.34 ^ _2596_/ZN (OR2_X4)
                                         _0914_ (net)
                  0.02    0.01    2.35 ^ _3076_/A1 (NAND2_X1)
     2    4.69    0.02    0.02    2.37 v _3076_/ZN (NAND2_X1)
                                         be_checker.chk_poison_isd_o (net)
                  0.02    0.00    2.37 v be_calculator/_14220_/A2 (NOR3_X2)
     1    8.00    0.04    0.07    2.44 ^ be_calculator/_14220_/ZN (NOR3_X2)
                                         be_checker.issue_pkt_ready_i (net)
                  0.04    0.00    2.44 ^ _1580_/A1 (NAND2_X4)
     6   29.87    0.02    0.04    2.47 v _1580_/ZN (NAND2_X4)
                                         _0117_ (net)
                  0.02    0.00    2.47 v _1581_/A (INV_X8)
    14   62.80    0.02    0.03    2.50 ^ _1581_/ZN (INV_X8)
                                         net1836 (net)
                  0.02    0.00    2.51 ^ output1836/A (BUF_X1)
     1    1.43    0.01    0.02    2.53 ^ output1836/Z (BUF_X1)
                                         fe_queue_ready_o (net)
                  0.01    0.00    2.53 ^ fe_queue_ready_o (out)
                                  2.53   data arrival time

                          5.40    5.40   clock CLK (rise edge)
                          0.00    5.40   clock network delay (propagated)
                          0.00    5.40   clock reconvergence pessimism
                         -0.60    4.80   output external delay
                                  4.80   data required time
-----------------------------------------------------------------------------
                                  4.80   data required time
                                 -2.53   data arrival time
-----------------------------------------------------------------------------
                                  2.27   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
be_mmu/dcache/_25224_/S                25.25   28.15   -2.90 (VIOLATED)
be_calculator/int_regfile/rf/synth/_10450_/ZN   41.50   43.39   -1.89 (VIOLATED)
be_calculator/int_regfile/rf/synth/_10491_/ZN   41.50   41.99   -0.49 (VIOLATED)
be_mmu/dcache/_18277_/ZN               25.63   26.11   -0.48 (VIOLATED)
be_calculator/_12590_/ZN               27.62   28.03   -0.41 (VIOLATED)


==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.04250023886561394

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.2141

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
-2.8951432704925537

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
25.253299713134766

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.1146

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 5

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
2.5310

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
2.2690

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
89.648360

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.30e-02   2.01e-03   7.18e-04   1.57e-02  21.6%
Combinational          1.21e-02   1.62e-02   1.79e-03   3.01e-02  41.3%
Macro                  2.01e-02   2.41e-04   6.81e-03   2.71e-02  37.2%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.51e-02   1.85e-02   9.32e-03   7.29e-02 100.0%
                          61.9%      25.3%      12.8%

==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 249999 u^2 47% utilization.

Elapsed time: 0:31.06[h:]min:sec. CPU time: user 30.93 sys 0.12 (99%). Peak memory: 461584KB.
