Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Nov  3 00:01:39 2023
| Host         : LAPTOP-FQ5SKUKF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Lab5_q2_timing_summary_routed.rpt -pb Lab5_q2_timing_summary_routed.pb -rpx Lab5_q2_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab5_q2
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: sev_seg/clk_divider_reg[15]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 14 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.535        0.000                      0                  954        0.144        0.000                      0                  954        4.500        0.000                       0                   389  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.535        0.000                      0                  626        0.144        0.000                      0                  626        4.500        0.000                       0                   389  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.418        0.000                      0                  328        0.294        0.000                      0                  328  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.535ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.535ns  (required time - arrival time)
  Source:                 key_de/key_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            end_key_reg[4][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.349ns  (logic 1.696ns (18.141%)  route 7.653ns (81.859%))
  Logic Levels:           10  (LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.554     5.075    key_de/CLK
    SLICE_X33Y31         FDCE                                         r  key_de/key_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDCE (Prop_fdce_C_Q)         0.456     5.531 f  key_de/key_reg[3]/Q
                         net (fo=48, routed)          1.095     6.626    key_de/last_change[3]
    SLICE_X33Y31         LUT6 (Prop_lut6_I4_O)        0.124     6.750 r  key_de/item_num[0]_i_6/O
                         net (fo=1, routed)           0.763     7.513    key_de/item_num[0]_i_6_n_0
    SLICE_X32Y31         LUT6 (Prop_lut6_I4_O)        0.124     7.637 r  key_de/item_num[0]_i_1/O
                         net (fo=32, routed)          0.881     8.518    key_de/key_reg[5]_0
    SLICE_X32Y32         LUT5 (Prop_lut5_I2_O)        0.124     8.642 r  key_de/g0_b1/O
                         net (fo=32, routed)          0.898     9.540    key_de/g0_b1_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I3_O)        0.124     9.664 r  key_de/end_key[19][0]_i_41/O
                         net (fo=1, routed)           0.859    10.523    key_de/end_key[19][0]_i_41_n_0
    SLICE_X35Y33         LUT6 (Prop_lut6_I4_O)        0.124    10.647 r  key_de/end_key[19][0]_i_13/O
                         net (fo=1, routed)           0.791    11.439    key_de/end_key[19][0]_i_13_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I3_O)        0.124    11.563 f  key_de/end_key[19][0]_i_6/O
                         net (fo=2, routed)           0.742    12.304    key_de/end_key[19][0]_i_6_n_0
    SLICE_X34Y29         LUT4 (Prop_lut4_I1_O)        0.124    12.428 r  key_de/end_key[19][1]_i_12/O
                         net (fo=1, routed)           0.592    13.021    key_de/end_key[19][1]_i_12_n_0
    SLICE_X35Y29         LUT6 (Prop_lut6_I5_O)        0.124    13.145 f  key_de/end_key[19][1]_i_6/O
                         net (fo=1, routed)           0.151    13.296    key_de/end_key[19][1]_i_6_n_0
    SLICE_X35Y29         LUT6 (Prop_lut6_I4_O)        0.124    13.420 r  key_de/end_key[19][1]_i_4/O
                         net (fo=40, routed)          0.880    14.300    key_de/end_key[19][1]_i_4_n_0
    SLICE_X41Y29         LUT6 (Prop_lut6_I4_O)        0.124    14.424 r  key_de/end_key[4][1]_i_1/O
                         net (fo=1, routed)           0.000    14.424    key_de_n_18
    SLICE_X41Y29         FDRE                                         r  end_key_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.436    14.777    clk_IBUF_BUFG
    SLICE_X41Y29         FDRE                                         r  end_key_reg[4][1]/C
                         clock pessimism              0.188    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X41Y29         FDRE (Setup_fdre_C_D)        0.029    14.959    end_key_reg[4][1]
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                         -14.424    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.598ns  (required time - arrival time)
  Source:                 key_de/key_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            end_key_reg[6][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.287ns  (logic 1.696ns (18.261%)  route 7.591ns (81.739%))
  Logic Levels:           10  (LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.554     5.075    key_de/CLK
    SLICE_X33Y31         FDCE                                         r  key_de/key_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDCE (Prop_fdce_C_Q)         0.456     5.531 f  key_de/key_reg[3]/Q
                         net (fo=48, routed)          1.095     6.626    key_de/last_change[3]
    SLICE_X33Y31         LUT6 (Prop_lut6_I4_O)        0.124     6.750 r  key_de/item_num[0]_i_6/O
                         net (fo=1, routed)           0.763     7.513    key_de/item_num[0]_i_6_n_0
    SLICE_X32Y31         LUT6 (Prop_lut6_I4_O)        0.124     7.637 r  key_de/item_num[0]_i_1/O
                         net (fo=32, routed)          0.881     8.518    key_de/key_reg[5]_0
    SLICE_X32Y32         LUT5 (Prop_lut5_I2_O)        0.124     8.642 r  key_de/g0_b1/O
                         net (fo=32, routed)          0.898     9.540    key_de/g0_b1_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I3_O)        0.124     9.664 r  key_de/end_key[19][0]_i_41/O
                         net (fo=1, routed)           0.859    10.523    key_de/end_key[19][0]_i_41_n_0
    SLICE_X35Y33         LUT6 (Prop_lut6_I4_O)        0.124    10.647 r  key_de/end_key[19][0]_i_13/O
                         net (fo=1, routed)           0.791    11.439    key_de/end_key[19][0]_i_13_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I3_O)        0.124    11.563 f  key_de/end_key[19][0]_i_6/O
                         net (fo=2, routed)           0.742    12.304    key_de/end_key[19][0]_i_6_n_0
    SLICE_X34Y29         LUT4 (Prop_lut4_I1_O)        0.124    12.428 r  key_de/end_key[19][1]_i_12/O
                         net (fo=1, routed)           0.592    13.021    key_de/end_key[19][1]_i_12_n_0
    SLICE_X35Y29         LUT6 (Prop_lut6_I5_O)        0.124    13.145 f  key_de/end_key[19][1]_i_6/O
                         net (fo=1, routed)           0.151    13.296    key_de/end_key[19][1]_i_6_n_0
    SLICE_X35Y29         LUT6 (Prop_lut6_I4_O)        0.124    13.420 r  key_de/end_key[19][1]_i_4/O
                         net (fo=40, routed)          0.819    14.239    key_de/end_key[19][1]_i_4_n_0
    SLICE_X41Y29         LUT6 (Prop_lut6_I4_O)        0.124    14.363 r  key_de/end_key[6][1]_i_1/O
                         net (fo=1, routed)           0.000    14.363    key_de_n_16
    SLICE_X41Y29         FDRE                                         r  end_key_reg[6][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.436    14.777    clk_IBUF_BUFG
    SLICE_X41Y29         FDRE                                         r  end_key_reg[6][1]/C
                         clock pessimism              0.188    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X41Y29         FDRE (Setup_fdre_C_D)        0.031    14.961    end_key_reg[6][1]
  -------------------------------------------------------------------
                         required time                         14.961    
                         arrival time                         -14.363    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.640ns  (required time - arrival time)
  Source:                 key_de/key_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            end_key_reg[14][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.289ns  (logic 1.696ns (18.258%)  route 7.593ns (81.742%))
  Logic Levels:           10  (LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.554     5.075    key_de/CLK
    SLICE_X33Y31         FDCE                                         r  key_de/key_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDCE (Prop_fdce_C_Q)         0.456     5.531 f  key_de/key_reg[3]/Q
                         net (fo=48, routed)          1.095     6.626    key_de/last_change[3]
    SLICE_X33Y31         LUT6 (Prop_lut6_I4_O)        0.124     6.750 r  key_de/item_num[0]_i_6/O
                         net (fo=1, routed)           0.763     7.513    key_de/item_num[0]_i_6_n_0
    SLICE_X32Y31         LUT6 (Prop_lut6_I4_O)        0.124     7.637 r  key_de/item_num[0]_i_1/O
                         net (fo=32, routed)          0.881     8.518    key_de/key_reg[5]_0
    SLICE_X32Y32         LUT5 (Prop_lut5_I2_O)        0.124     8.642 r  key_de/g0_b1/O
                         net (fo=32, routed)          0.898     9.540    key_de/g0_b1_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I3_O)        0.124     9.664 r  key_de/end_key[19][0]_i_41/O
                         net (fo=1, routed)           0.859    10.523    key_de/end_key[19][0]_i_41_n_0
    SLICE_X35Y33         LUT6 (Prop_lut6_I4_O)        0.124    10.647 r  key_de/end_key[19][0]_i_13/O
                         net (fo=1, routed)           0.791    11.439    key_de/end_key[19][0]_i_13_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I3_O)        0.124    11.563 f  key_de/end_key[19][0]_i_6/O
                         net (fo=2, routed)           0.742    12.304    key_de/end_key[19][0]_i_6_n_0
    SLICE_X34Y29         LUT4 (Prop_lut4_I1_O)        0.124    12.428 r  key_de/end_key[19][1]_i_12/O
                         net (fo=1, routed)           0.592    13.021    key_de/end_key[19][1]_i_12_n_0
    SLICE_X35Y29         LUT6 (Prop_lut6_I5_O)        0.124    13.145 f  key_de/end_key[19][1]_i_6/O
                         net (fo=1, routed)           0.151    13.296    key_de/end_key[19][1]_i_6_n_0
    SLICE_X35Y29         LUT6 (Prop_lut6_I4_O)        0.124    13.420 r  key_de/end_key[19][1]_i_4/O
                         net (fo=40, routed)          0.820    14.240    key_de/end_key[19][1]_i_4_n_0
    SLICE_X38Y30         LUT5 (Prop_lut5_I3_O)        0.124    14.364 r  key_de/end_key[14][0]_i_1/O
                         net (fo=1, routed)           0.000    14.364    key_de_n_60
    SLICE_X38Y30         FDRE                                         r  end_key_reg[14][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.434    14.775    clk_IBUF_BUFG
    SLICE_X38Y30         FDRE                                         r  end_key_reg[14][0]/C
                         clock pessimism              0.188    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X38Y30         FDRE (Setup_fdre_C_D)        0.077    15.005    end_key_reg[14][0]
  -------------------------------------------------------------------
                         required time                         15.005    
                         arrival time                         -14.364    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.642ns  (required time - arrival time)
  Source:                 key_de/key_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            end_key_reg[13][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.242ns  (logic 1.696ns (18.352%)  route 7.546ns (81.648%))
  Logic Levels:           10  (LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.554     5.075    key_de/CLK
    SLICE_X33Y31         FDCE                                         r  key_de/key_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDCE (Prop_fdce_C_Q)         0.456     5.531 f  key_de/key_reg[3]/Q
                         net (fo=48, routed)          1.095     6.626    key_de/last_change[3]
    SLICE_X33Y31         LUT6 (Prop_lut6_I4_O)        0.124     6.750 r  key_de/item_num[0]_i_6/O
                         net (fo=1, routed)           0.763     7.513    key_de/item_num[0]_i_6_n_0
    SLICE_X32Y31         LUT6 (Prop_lut6_I4_O)        0.124     7.637 r  key_de/item_num[0]_i_1/O
                         net (fo=32, routed)          0.881     8.518    key_de/key_reg[5]_0
    SLICE_X32Y32         LUT5 (Prop_lut5_I2_O)        0.124     8.642 r  key_de/g0_b1/O
                         net (fo=32, routed)          0.898     9.540    key_de/g0_b1_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I3_O)        0.124     9.664 r  key_de/end_key[19][0]_i_41/O
                         net (fo=1, routed)           0.859    10.523    key_de/end_key[19][0]_i_41_n_0
    SLICE_X35Y33         LUT6 (Prop_lut6_I4_O)        0.124    10.647 r  key_de/end_key[19][0]_i_13/O
                         net (fo=1, routed)           0.791    11.439    key_de/end_key[19][0]_i_13_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I3_O)        0.124    11.563 f  key_de/end_key[19][0]_i_6/O
                         net (fo=2, routed)           0.742    12.304    key_de/end_key[19][0]_i_6_n_0
    SLICE_X34Y29         LUT4 (Prop_lut4_I1_O)        0.124    12.428 r  key_de/end_key[19][1]_i_12/O
                         net (fo=1, routed)           0.592    13.021    key_de/end_key[19][1]_i_12_n_0
    SLICE_X35Y29         LUT6 (Prop_lut6_I5_O)        0.124    13.145 f  key_de/end_key[19][1]_i_6/O
                         net (fo=1, routed)           0.151    13.296    key_de/end_key[19][1]_i_6_n_0
    SLICE_X35Y29         LUT6 (Prop_lut6_I4_O)        0.124    13.420 r  key_de/end_key[19][1]_i_4/O
                         net (fo=40, routed)          0.773    14.193    key_de/end_key[19][1]_i_4_n_0
    SLICE_X39Y29         LUT6 (Prop_lut6_I4_O)        0.124    14.317 r  key_de/end_key[13][1]_i_1/O
                         net (fo=1, routed)           0.000    14.317    key_de_n_9
    SLICE_X39Y29         FDRE                                         r  end_key_reg[13][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.434    14.775    clk_IBUF_BUFG
    SLICE_X39Y29         FDRE                                         r  end_key_reg[13][1]/C
                         clock pessimism              0.188    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X39Y29         FDRE (Setup_fdre_C_D)        0.031    14.959    end_key_reg[13][1]
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                         -14.317    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.679ns  (required time - arrival time)
  Source:                 key_de/key_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            end_key_reg[6][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.206ns  (logic 1.696ns (18.422%)  route 7.510ns (81.578%))
  Logic Levels:           10  (LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.554     5.075    key_de/CLK
    SLICE_X33Y31         FDCE                                         r  key_de/key_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDCE (Prop_fdce_C_Q)         0.456     5.531 f  key_de/key_reg[3]/Q
                         net (fo=48, routed)          1.095     6.626    key_de/last_change[3]
    SLICE_X33Y31         LUT6 (Prop_lut6_I4_O)        0.124     6.750 r  key_de/item_num[0]_i_6/O
                         net (fo=1, routed)           0.763     7.513    key_de/item_num[0]_i_6_n_0
    SLICE_X32Y31         LUT6 (Prop_lut6_I4_O)        0.124     7.637 r  key_de/item_num[0]_i_1/O
                         net (fo=32, routed)          0.881     8.518    key_de/key_reg[5]_0
    SLICE_X32Y32         LUT5 (Prop_lut5_I2_O)        0.124     8.642 r  key_de/g0_b1/O
                         net (fo=32, routed)          0.898     9.540    key_de/g0_b1_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I3_O)        0.124     9.664 r  key_de/end_key[19][0]_i_41/O
                         net (fo=1, routed)           0.859    10.523    key_de/end_key[19][0]_i_41_n_0
    SLICE_X35Y33         LUT6 (Prop_lut6_I4_O)        0.124    10.647 r  key_de/end_key[19][0]_i_13/O
                         net (fo=1, routed)           0.791    11.439    key_de/end_key[19][0]_i_13_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I3_O)        0.124    11.563 f  key_de/end_key[19][0]_i_6/O
                         net (fo=2, routed)           0.742    12.304    key_de/end_key[19][0]_i_6_n_0
    SLICE_X34Y29         LUT4 (Prop_lut4_I1_O)        0.124    12.428 r  key_de/end_key[19][1]_i_12/O
                         net (fo=1, routed)           0.592    13.021    key_de/end_key[19][1]_i_12_n_0
    SLICE_X35Y29         LUT6 (Prop_lut6_I5_O)        0.124    13.145 f  key_de/end_key[19][1]_i_6/O
                         net (fo=1, routed)           0.151    13.296    key_de/end_key[19][1]_i_6_n_0
    SLICE_X35Y29         LUT6 (Prop_lut6_I4_O)        0.124    13.420 r  key_de/end_key[19][1]_i_4/O
                         net (fo=40, routed)          0.738    14.158    key_de/end_key[19][1]_i_4_n_0
    SLICE_X40Y29         LUT6 (Prop_lut6_I4_O)        0.124    14.282 r  key_de/end_key[6][0]_i_1/O
                         net (fo=1, routed)           0.000    14.282    key_de_n_52
    SLICE_X40Y29         FDRE                                         r  end_key_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.436    14.777    clk_IBUF_BUFG
    SLICE_X40Y29         FDRE                                         r  end_key_reg[6][0]/C
                         clock pessimism              0.188    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X40Y29         FDRE (Setup_fdre_C_D)        0.031    14.961    end_key_reg[6][0]
  -------------------------------------------------------------------
                         required time                         14.961    
                         arrival time                         -14.282    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.701ns  (required time - arrival time)
  Source:                 key_de/key_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            end_key_reg[15][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.230ns  (logic 1.696ns (18.376%)  route 7.534ns (81.624%))
  Logic Levels:           10  (LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.554     5.075    key_de/CLK
    SLICE_X33Y31         FDCE                                         r  key_de/key_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDCE (Prop_fdce_C_Q)         0.456     5.531 f  key_de/key_reg[3]/Q
                         net (fo=48, routed)          1.095     6.626    key_de/last_change[3]
    SLICE_X33Y31         LUT6 (Prop_lut6_I4_O)        0.124     6.750 r  key_de/item_num[0]_i_6/O
                         net (fo=1, routed)           0.763     7.513    key_de/item_num[0]_i_6_n_0
    SLICE_X32Y31         LUT6 (Prop_lut6_I4_O)        0.124     7.637 r  key_de/item_num[0]_i_1/O
                         net (fo=32, routed)          0.881     8.518    key_de/key_reg[5]_0
    SLICE_X32Y32         LUT5 (Prop_lut5_I2_O)        0.124     8.642 r  key_de/g0_b1/O
                         net (fo=32, routed)          0.898     9.540    key_de/g0_b1_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I3_O)        0.124     9.664 r  key_de/end_key[19][0]_i_41/O
                         net (fo=1, routed)           0.859    10.523    key_de/end_key[19][0]_i_41_n_0
    SLICE_X35Y33         LUT6 (Prop_lut6_I4_O)        0.124    10.647 r  key_de/end_key[19][0]_i_13/O
                         net (fo=1, routed)           0.791    11.439    key_de/end_key[19][0]_i_13_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I3_O)        0.124    11.563 f  key_de/end_key[19][0]_i_6/O
                         net (fo=2, routed)           0.742    12.304    key_de/end_key[19][0]_i_6_n_0
    SLICE_X34Y29         LUT4 (Prop_lut4_I1_O)        0.124    12.428 r  key_de/end_key[19][1]_i_12/O
                         net (fo=1, routed)           0.592    13.021    key_de/end_key[19][1]_i_12_n_0
    SLICE_X35Y29         LUT6 (Prop_lut6_I5_O)        0.124    13.145 f  key_de/end_key[19][1]_i_6/O
                         net (fo=1, routed)           0.151    13.296    key_de/end_key[19][1]_i_6_n_0
    SLICE_X35Y29         LUT6 (Prop_lut6_I4_O)        0.124    13.420 r  key_de/end_key[19][1]_i_4/O
                         net (fo=40, routed)          0.761    14.181    key_de/end_key[19][1]_i_4_n_0
    SLICE_X38Y31         LUT5 (Prop_lut5_I3_O)        0.124    14.305 r  key_de/end_key[15][0]_i_1/O
                         net (fo=1, routed)           0.000    14.305    key_de_n_61
    SLICE_X38Y31         FDRE                                         r  end_key_reg[15][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.435    14.776    clk_IBUF_BUFG
    SLICE_X38Y31         FDRE                                         r  end_key_reg[15][0]/C
                         clock pessimism              0.188    14.964    
                         clock uncertainty           -0.035    14.929    
    SLICE_X38Y31         FDRE (Setup_fdre_C_D)        0.077    15.006    end_key_reg[15][0]
  -------------------------------------------------------------------
                         required time                         15.006    
                         arrival time                         -14.305    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.708ns  (required time - arrival time)
  Source:                 key_de/key_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            end_key_reg[11][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.176ns  (logic 1.696ns (18.484%)  route 7.480ns (81.516%))
  Logic Levels:           10  (LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.554     5.075    key_de/CLK
    SLICE_X33Y31         FDCE                                         r  key_de/key_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDCE (Prop_fdce_C_Q)         0.456     5.531 f  key_de/key_reg[3]/Q
                         net (fo=48, routed)          1.095     6.626    key_de/last_change[3]
    SLICE_X33Y31         LUT6 (Prop_lut6_I4_O)        0.124     6.750 r  key_de/item_num[0]_i_6/O
                         net (fo=1, routed)           0.763     7.513    key_de/item_num[0]_i_6_n_0
    SLICE_X32Y31         LUT6 (Prop_lut6_I4_O)        0.124     7.637 r  key_de/item_num[0]_i_1/O
                         net (fo=32, routed)          0.881     8.518    key_de/key_reg[5]_0
    SLICE_X32Y32         LUT5 (Prop_lut5_I2_O)        0.124     8.642 r  key_de/g0_b1/O
                         net (fo=32, routed)          0.898     9.540    key_de/g0_b1_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I3_O)        0.124     9.664 r  key_de/end_key[19][0]_i_41/O
                         net (fo=1, routed)           0.859    10.523    key_de/end_key[19][0]_i_41_n_0
    SLICE_X35Y33         LUT6 (Prop_lut6_I4_O)        0.124    10.647 r  key_de/end_key[19][0]_i_13/O
                         net (fo=1, routed)           0.791    11.439    key_de/end_key[19][0]_i_13_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I3_O)        0.124    11.563 f  key_de/end_key[19][0]_i_6/O
                         net (fo=2, routed)           0.742    12.304    key_de/end_key[19][0]_i_6_n_0
    SLICE_X34Y29         LUT4 (Prop_lut4_I1_O)        0.124    12.428 r  key_de/end_key[19][1]_i_12/O
                         net (fo=1, routed)           0.592    13.021    key_de/end_key[19][1]_i_12_n_0
    SLICE_X35Y29         LUT6 (Prop_lut6_I5_O)        0.124    13.145 f  key_de/end_key[19][1]_i_6/O
                         net (fo=1, routed)           0.151    13.296    key_de/end_key[19][1]_i_6_n_0
    SLICE_X35Y29         LUT6 (Prop_lut6_I4_O)        0.124    13.420 r  key_de/end_key[19][1]_i_4/O
                         net (fo=40, routed)          0.707    14.127    key_de/end_key[19][1]_i_4_n_0
    SLICE_X40Y29         LUT5 (Prop_lut5_I1_O)        0.124    14.251 r  key_de/end_key[11][1]_i_1/O
                         net (fo=1, routed)           0.000    14.251    key_de_n_11
    SLICE_X40Y29         FDRE                                         r  end_key_reg[11][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.436    14.777    clk_IBUF_BUFG
    SLICE_X40Y29         FDRE                                         r  end_key_reg[11][1]/C
                         clock pessimism              0.188    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X40Y29         FDRE (Setup_fdre_C_D)        0.029    14.959    end_key_reg[11][1]
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                         -14.251    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.708ns  (required time - arrival time)
  Source:                 key_de/key_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            end_key_reg[15][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.227ns  (logic 1.696ns (18.382%)  route 7.531ns (81.618%))
  Logic Levels:           10  (LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.554     5.075    key_de/CLK
    SLICE_X33Y31         FDCE                                         r  key_de/key_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDCE (Prop_fdce_C_Q)         0.456     5.531 f  key_de/key_reg[3]/Q
                         net (fo=48, routed)          1.095     6.626    key_de/last_change[3]
    SLICE_X33Y31         LUT6 (Prop_lut6_I4_O)        0.124     6.750 r  key_de/item_num[0]_i_6/O
                         net (fo=1, routed)           0.763     7.513    key_de/item_num[0]_i_6_n_0
    SLICE_X32Y31         LUT6 (Prop_lut6_I4_O)        0.124     7.637 r  key_de/item_num[0]_i_1/O
                         net (fo=32, routed)          0.881     8.518    key_de/key_reg[5]_0
    SLICE_X32Y32         LUT5 (Prop_lut5_I2_O)        0.124     8.642 r  key_de/g0_b1/O
                         net (fo=32, routed)          0.898     9.540    key_de/g0_b1_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I3_O)        0.124     9.664 r  key_de/end_key[19][0]_i_41/O
                         net (fo=1, routed)           0.859    10.523    key_de/end_key[19][0]_i_41_n_0
    SLICE_X35Y33         LUT6 (Prop_lut6_I4_O)        0.124    10.647 r  key_de/end_key[19][0]_i_13/O
                         net (fo=1, routed)           0.791    11.439    key_de/end_key[19][0]_i_13_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I3_O)        0.124    11.563 f  key_de/end_key[19][0]_i_6/O
                         net (fo=2, routed)           0.742    12.304    key_de/end_key[19][0]_i_6_n_0
    SLICE_X34Y29         LUT4 (Prop_lut4_I1_O)        0.124    12.428 r  key_de/end_key[19][1]_i_12/O
                         net (fo=1, routed)           0.592    13.021    key_de/end_key[19][1]_i_12_n_0
    SLICE_X35Y29         LUT6 (Prop_lut6_I5_O)        0.124    13.145 f  key_de/end_key[19][1]_i_6/O
                         net (fo=1, routed)           0.151    13.296    key_de/end_key[19][1]_i_6_n_0
    SLICE_X35Y29         LUT6 (Prop_lut6_I4_O)        0.124    13.420 r  key_de/end_key[19][1]_i_4/O
                         net (fo=40, routed)          0.758    14.178    key_de/end_key[19][1]_i_4_n_0
    SLICE_X38Y31         LUT5 (Prop_lut5_I3_O)        0.124    14.302 r  key_de/end_key[15][1]_i_1/O
                         net (fo=1, routed)           0.000    14.302    key_de_n_7
    SLICE_X38Y31         FDRE                                         r  end_key_reg[15][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.435    14.776    clk_IBUF_BUFG
    SLICE_X38Y31         FDRE                                         r  end_key_reg[15][1]/C
                         clock pessimism              0.188    14.964    
                         clock uncertainty           -0.035    14.929    
    SLICE_X38Y31         FDRE (Setup_fdre_C_D)        0.081    15.010    end_key_reg[15][1]
  -------------------------------------------------------------------
                         required time                         15.010    
                         arrival time                         -14.302    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.708ns  (required time - arrival time)
  Source:                 key_de/key_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            end_key_reg[10][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.220ns  (logic 1.696ns (18.394%)  route 7.524ns (81.606%))
  Logic Levels:           10  (LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.554     5.075    key_de/CLK
    SLICE_X33Y31         FDCE                                         r  key_de/key_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDCE (Prop_fdce_C_Q)         0.456     5.531 f  key_de/key_reg[3]/Q
                         net (fo=48, routed)          1.095     6.626    key_de/last_change[3]
    SLICE_X33Y31         LUT6 (Prop_lut6_I4_O)        0.124     6.750 r  key_de/item_num[0]_i_6/O
                         net (fo=1, routed)           0.763     7.513    key_de/item_num[0]_i_6_n_0
    SLICE_X32Y31         LUT6 (Prop_lut6_I4_O)        0.124     7.637 r  key_de/item_num[0]_i_1/O
                         net (fo=32, routed)          0.881     8.518    key_de/key_reg[5]_0
    SLICE_X32Y32         LUT5 (Prop_lut5_I2_O)        0.124     8.642 r  key_de/g0_b1/O
                         net (fo=32, routed)          0.898     9.540    key_de/g0_b1_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I3_O)        0.124     9.664 r  key_de/end_key[19][0]_i_41/O
                         net (fo=1, routed)           0.859    10.523    key_de/end_key[19][0]_i_41_n_0
    SLICE_X35Y33         LUT6 (Prop_lut6_I4_O)        0.124    10.647 r  key_de/end_key[19][0]_i_13/O
                         net (fo=1, routed)           0.791    11.439    key_de/end_key[19][0]_i_13_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I3_O)        0.124    11.563 f  key_de/end_key[19][0]_i_6/O
                         net (fo=2, routed)           0.742    12.304    key_de/end_key[19][0]_i_6_n_0
    SLICE_X34Y29         LUT4 (Prop_lut4_I1_O)        0.124    12.428 r  key_de/end_key[19][1]_i_12/O
                         net (fo=1, routed)           0.592    13.021    key_de/end_key[19][1]_i_12_n_0
    SLICE_X35Y29         LUT6 (Prop_lut6_I5_O)        0.124    13.145 f  key_de/end_key[19][1]_i_6/O
                         net (fo=1, routed)           0.151    13.296    key_de/end_key[19][1]_i_6_n_0
    SLICE_X35Y29         LUT6 (Prop_lut6_I4_O)        0.124    13.420 r  key_de/end_key[19][1]_i_4/O
                         net (fo=40, routed)          0.752    14.172    key_de/end_key[19][1]_i_4_n_0
    SLICE_X38Y28         LUT6 (Prop_lut6_I4_O)        0.124    14.296 r  key_de/end_key[10][0]_i_1/O
                         net (fo=1, routed)           0.000    14.296    key_de_n_56
    SLICE_X38Y28         FDRE                                         r  end_key_reg[10][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.433    14.774    clk_IBUF_BUFG
    SLICE_X38Y28         FDRE                                         r  end_key_reg[10][0]/C
                         clock pessimism              0.188    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X38Y28         FDRE (Setup_fdre_C_D)        0.077    15.004    end_key_reg[10][0]
  -------------------------------------------------------------------
                         required time                         15.004    
                         arrival time                         -14.296    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.713ns  (required time - arrival time)
  Source:                 key_de/key_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            end_key_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.173ns  (logic 1.696ns (18.490%)  route 7.477ns (81.510%))
  Logic Levels:           10  (LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.554     5.075    key_de/CLK
    SLICE_X33Y31         FDCE                                         r  key_de/key_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDCE (Prop_fdce_C_Q)         0.456     5.531 f  key_de/key_reg[3]/Q
                         net (fo=48, routed)          1.095     6.626    key_de/last_change[3]
    SLICE_X33Y31         LUT6 (Prop_lut6_I4_O)        0.124     6.750 r  key_de/item_num[0]_i_6/O
                         net (fo=1, routed)           0.763     7.513    key_de/item_num[0]_i_6_n_0
    SLICE_X32Y31         LUT6 (Prop_lut6_I4_O)        0.124     7.637 r  key_de/item_num[0]_i_1/O
                         net (fo=32, routed)          0.881     8.518    key_de/key_reg[5]_0
    SLICE_X32Y32         LUT5 (Prop_lut5_I2_O)        0.124     8.642 r  key_de/g0_b1/O
                         net (fo=32, routed)          0.898     9.540    key_de/g0_b1_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I3_O)        0.124     9.664 r  key_de/end_key[19][0]_i_41/O
                         net (fo=1, routed)           0.859    10.523    key_de/end_key[19][0]_i_41_n_0
    SLICE_X35Y33         LUT6 (Prop_lut6_I4_O)        0.124    10.647 r  key_de/end_key[19][0]_i_13/O
                         net (fo=1, routed)           0.791    11.439    key_de/end_key[19][0]_i_13_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I3_O)        0.124    11.563 f  key_de/end_key[19][0]_i_6/O
                         net (fo=2, routed)           0.742    12.304    key_de/end_key[19][0]_i_6_n_0
    SLICE_X34Y29         LUT4 (Prop_lut4_I1_O)        0.124    12.428 r  key_de/end_key[19][1]_i_12/O
                         net (fo=1, routed)           0.592    13.021    key_de/end_key[19][1]_i_12_n_0
    SLICE_X35Y29         LUT6 (Prop_lut6_I5_O)        0.124    13.145 f  key_de/end_key[19][1]_i_6/O
                         net (fo=1, routed)           0.151    13.296    key_de/end_key[19][1]_i_6_n_0
    SLICE_X35Y29         LUT6 (Prop_lut6_I4_O)        0.124    13.420 r  key_de/end_key[19][1]_i_4/O
                         net (fo=40, routed)          0.704    14.124    key_de/end_key[19][1]_i_4_n_0
    SLICE_X40Y29         LUT6 (Prop_lut6_I4_O)        0.124    14.248 r  key_de/end_key[4][0]_i_1/O
                         net (fo=1, routed)           0.000    14.248    key_de_n_50
    SLICE_X40Y29         FDRE                                         r  end_key_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.436    14.777    clk_IBUF_BUFG
    SLICE_X40Y29         FDRE                                         r  end_key_reg[4][0]/C
                         clock pessimism              0.188    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X40Y29         FDRE (Setup_fdre_C_D)        0.031    14.961    end_key_reg[4][0]
  -------------------------------------------------------------------
                         required time                         14.961    
                         arrival time                         -14.248    
  -------------------------------------------------------------------
                         slack                                  0.713    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.189ns (65.571%)  route 0.099ns (34.429%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.561     1.444    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X39Y39         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[11]/Q
                         net (fo=6, routed)           0.099     1.684    key_de/inst/inst/Ps2Interface_i/p_1_in_0
    SLICE_X38Y39         LUT3 (Prop_lut3_I0_O)        0.048     1.732 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[13]_i_1/O
                         net (fo=1, routed)           0.000     1.732    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[13]_i_1_n_0
    SLICE_X38Y39         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.830     1.957    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X38Y39         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[13]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X38Y39         FDCE (Hold_fdce_C_D)         0.131     1.588    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/frame_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/rx_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.243%)  route 0.134ns (48.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.561     1.444    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X33Y39         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  key_de/inst/inst/Ps2Interface_i/frame_reg[4]/Q
                         net (fo=3, routed)           0.134     1.719    key_de/inst/inst/Ps2Interface_i/p_0_in[3]
    SLICE_X34Y38         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.829     1.956    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X34Y38         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[3]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X34Y38         FDCE (Hold_fdce_C_D)         0.076     1.554    key_de/inst/inst/Ps2Interface_i/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/frame_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.818%)  route 0.333ns (64.182%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.562     1.445    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X40Y41         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDPE (Prop_fdpe_C_Q)         0.141     1.586 r  key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/Q
                         net (fo=4, routed)           0.333     1.919    key_de/inst/inst/Ps2Interface_i/ps2_data_s__0
    SLICE_X35Y38         LUT3 (Prop_lut3_I0_O)        0.045     1.964 r  key_de/inst/inst/Ps2Interface_i/frame[10]_i_2/O
                         net (fo=1, routed)           0.000     1.964    key_de/inst/inst/Ps2Interface_i/p_1_in[10]
    SLICE_X35Y38         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.829     1.956    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X35Y38         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[10]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X35Y38         FDCE (Hold_fdce_C_D)         0.091     1.798    key_de/inst/inst/Ps2Interface_i/frame_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 a1/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a2/pb_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.189ns (65.882%)  route 0.098ns (34.118%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.557     1.440    a1/CLK
    SLICE_X44Y31         FDRE                                         r  a1/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  a1/shift_reg_reg[1]/Q
                         net (fo=3, routed)           0.098     1.679    a1/shift_reg[1]
    SLICE_X45Y31         LUT5 (Prop_lut5_I0_O)        0.048     1.727 r  a1/pb_out_i_1/O
                         net (fo=1, routed)           0.000     1.727    a2/pb_out_reg_2
    SLICE_X45Y31         FDRE                                         r  a2/pb_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.825     1.952    a2/CLK
    SLICE_X45Y31         FDRE                                         r  a2/pb_out_reg/C
                         clock pessimism             -0.499     1.453    
    SLICE_X45Y31         FDRE (Hold_fdre_C_D)         0.107     1.560    a2/pb_out_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 key_de/key_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.517%)  route 0.089ns (32.483%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.557     1.440    key_de/CLK
    SLICE_X32Y32         FDCE                                         r  key_de/key_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDCE (Prop_fdce_C_Q)         0.141     1.581 f  key_de/key_reg[8]/Q
                         net (fo=128, routed)         0.089     1.671    key_de/key_reg_n_0_[8]
    SLICE_X33Y32         LUT4 (Prop_lut4_I3_O)        0.045     1.716 r  key_de/key_down[26]_i_1/O
                         net (fo=1, routed)           0.000     1.716    key_de/p_0_in[26]
    SLICE_X33Y32         FDCE                                         r  key_de/key_down_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.824     1.951    key_de/CLK
    SLICE_X33Y32         FDCE                                         r  key_de/key_down_reg[26]/C
                         clock pessimism             -0.498     1.453    
    SLICE_X33Y32         FDCE (Hold_fdce_C_D)         0.092     1.545    key_de/key_down_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 key_de/op/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[32]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.426%)  route 0.257ns (64.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.561     1.444    key_de/op/CLK
    SLICE_X32Y38         FDRE                                         r  key_de/op/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  key_de/op/pb_out_reg/Q
                         net (fo=129, routed)         0.257     1.842    key_de/pulse_been_ready
    SLICE_X36Y36         FDCE                                         r  key_de/key_down_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.827     1.954    key_de/CLK
    SLICE_X36Y36         FDCE                                         r  key_de/key_down_reg[32]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X36Y36         FDCE (Hold_fdce_C_CE)       -0.039     1.666    key_de/key_down_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 key_de/op/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[33]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.426%)  route 0.257ns (64.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.561     1.444    key_de/op/CLK
    SLICE_X32Y38         FDRE                                         r  key_de/op/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  key_de/op/pb_out_reg/Q
                         net (fo=129, routed)         0.257     1.842    key_de/pulse_been_ready
    SLICE_X36Y36         FDCE                                         r  key_de/key_down_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.827     1.954    key_de/CLK
    SLICE_X36Y36         FDCE                                         r  key_de/key_down_reg[33]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X36Y36         FDCE (Hold_fdce_C_CE)       -0.039     1.666    key_de/key_down_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 a1/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a2/pb_in_delay_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.521%)  route 0.098ns (34.479%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.557     1.440    a1/CLK
    SLICE_X44Y31         FDRE                                         r  a1/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  a1/shift_reg_reg[1]/Q
                         net (fo=3, routed)           0.098     1.679    a1/shift_reg[1]
    SLICE_X45Y31         LUT4 (Prop_lut4_I3_O)        0.045     1.724 r  a1/pb_debounced/O
                         net (fo=1, routed)           0.000     1.724    a2/btnL1
    SLICE_X45Y31         FDRE                                         r  a2/pb_in_delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.825     1.952    a2/CLK
    SLICE_X45Y31         FDRE                                         r  a2/pb_in_delay_reg/C
                         clock pessimism             -0.499     1.453    
    SLICE_X45Y31         FDRE (Hold_fdre_C_D)         0.091     1.544    a2/pb_in_delay_reg
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 key_de/inst/inst/tx_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.209ns (36.514%)  route 0.363ns (63.486%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.560     1.443    key_de/inst/inst/clk
    SLICE_X34Y39         FDCE                                         r  key_de/inst/inst/tx_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDCE (Prop_fdce_C_Q)         0.164     1.607 f  key_de/inst/inst/tx_valid_reg/Q
                         net (fo=15, routed)          0.363     1.971    key_de/inst/inst/Ps2Interface_i/frame_reg[9]_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I4_O)        0.045     2.016 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.016    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[1]_i_1_n_0
    SLICE_X38Y40         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.831     1.958    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X38Y40         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X38Y40         FDPE (Hold_fdpe_C_D)         0.121     1.830    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 key_de/inst/inst/tx_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.209ns (36.514%)  route 0.363ns (63.486%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.560     1.443    key_de/inst/inst/clk
    SLICE_X34Y39         FDCE                                         r  key_de/inst/inst/tx_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  key_de/inst/inst/tx_valid_reg/Q
                         net (fo=15, routed)          0.363     1.971    key_de/inst/inst/Ps2Interface_i/frame_reg[9]_0
    SLICE_X38Y40         LUT4 (Prop_lut4_I0_O)        0.045     2.016 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000     2.016    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[3]_i_1_n_0
    SLICE_X38Y40         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.831     1.958    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X38Y40         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X38Y40         FDCE (Hold_fdce_C_D)         0.120     1.829    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y26   c1/shift_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y26   c1/shift_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y26   c1/shift_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y26   c2/pb_in_delay_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y26   c2/pb_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y31   end_key_reg[0][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y31   end_key_reg[0][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y28   end_key_reg[10][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y28   end_key_reg[10][1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y41   key_de/inst/inst/Ps2Interface_i/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y41   key_de/inst/inst/Ps2Interface_i/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y41   key_de/inst/inst/Ps2Interface_i/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y41   key_de/inst/inst/Ps2Interface_i/counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y42   key_de/inst/inst/Ps2Interface_i/data_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y41   key_de/inst/inst/Ps2Interface_i/data_count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y42   key_de/inst/inst/Ps2Interface_i/data_count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y42   key_de/inst/inst/Ps2Interface_i/data_count_reg[3]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X40Y42   key_de/inst/inst/Ps2Interface_i/data_inter_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X40Y41   key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y32   flash_sec_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y34   flash_sec_reg[25]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y34   flash_sec_reg[25]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y34   flash_sec_reg[26]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y34   flash_sec_reg[26]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y34   flash_sec_reg[27]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y34   flash_sec_reg[27]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y36   key_de/been_break_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y36   key_de/been_extend_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y38   key_de/inst/inst/Ps2Interface_i/frame_reg[10]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.418ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.294ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.418ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_sec_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 0.456ns (11.287%)  route 3.584ns (88.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.546     5.067    c2/CLK
    SLICE_X35Y26         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.456     5.523 f  c2/pb_out_reg/Q
                         net (fo=336, routed)         3.584     9.107    btnC2
    SLICE_X47Y28         FDCE                                         f  flash_sec_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.436    14.777    clk_IBUF_BUFG
    SLICE_X47Y28         FDCE                                         r  flash_sec_reg[0]/C
                         clock pessimism              0.188    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X47Y28         FDCE (Recov_fdce_C_CLR)     -0.405    14.525    flash_sec_reg[0]
  -------------------------------------------------------------------
                         required time                         14.525    
                         arrival time                          -9.107    
  -------------------------------------------------------------------
                         slack                                  5.418    

Slack (MET) :             5.418ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_sec_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 0.456ns (11.287%)  route 3.584ns (88.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.546     5.067    c2/CLK
    SLICE_X35Y26         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.456     5.523 f  c2/pb_out_reg/Q
                         net (fo=336, routed)         3.584     9.107    btnC2
    SLICE_X47Y28         FDCE                                         f  flash_sec_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.436    14.777    clk_IBUF_BUFG
    SLICE_X47Y28         FDCE                                         r  flash_sec_reg[1]/C
                         clock pessimism              0.188    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X47Y28         FDCE (Recov_fdce_C_CLR)     -0.405    14.525    flash_sec_reg[1]
  -------------------------------------------------------------------
                         required time                         14.525    
                         arrival time                          -9.107    
  -------------------------------------------------------------------
                         slack                                  5.418    

Slack (MET) :             5.418ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_sec_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 0.456ns (11.287%)  route 3.584ns (88.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.546     5.067    c2/CLK
    SLICE_X35Y26         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.456     5.523 f  c2/pb_out_reg/Q
                         net (fo=336, routed)         3.584     9.107    btnC2
    SLICE_X47Y28         FDCE                                         f  flash_sec_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.436    14.777    clk_IBUF_BUFG
    SLICE_X47Y28         FDCE                                         r  flash_sec_reg[2]/C
                         clock pessimism              0.188    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X47Y28         FDCE (Recov_fdce_C_CLR)     -0.405    14.525    flash_sec_reg[2]
  -------------------------------------------------------------------
                         required time                         14.525    
                         arrival time                          -9.107    
  -------------------------------------------------------------------
                         slack                                  5.418    

Slack (MET) :             5.418ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_sec_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 0.456ns (11.287%)  route 3.584ns (88.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.546     5.067    c2/CLK
    SLICE_X35Y26         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.456     5.523 f  c2/pb_out_reg/Q
                         net (fo=336, routed)         3.584     9.107    btnC2
    SLICE_X47Y28         FDCE                                         f  flash_sec_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.436    14.777    clk_IBUF_BUFG
    SLICE_X47Y28         FDCE                                         r  flash_sec_reg[3]/C
                         clock pessimism              0.188    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X47Y28         FDCE (Recov_fdce_C_CLR)     -0.405    14.525    flash_sec_reg[3]
  -------------------------------------------------------------------
                         required time                         14.525    
                         arrival time                          -9.107    
  -------------------------------------------------------------------
                         slack                                  5.418    

Slack (MET) :             5.698ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_sec_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.761ns  (logic 0.456ns (12.126%)  route 3.305ns (87.874%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.546     5.067    c2/CLK
    SLICE_X35Y26         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.456     5.523 f  c2/pb_out_reg/Q
                         net (fo=336, routed)         3.305     8.828    btnC2
    SLICE_X47Y29         FDCE                                         f  flash_sec_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.437    14.778    clk_IBUF_BUFG
    SLICE_X47Y29         FDCE                                         r  flash_sec_reg[4]/C
                         clock pessimism              0.188    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X47Y29         FDCE (Recov_fdce_C_CLR)     -0.405    14.526    flash_sec_reg[4]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                  5.698    

Slack (MET) :             5.698ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_sec_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.761ns  (logic 0.456ns (12.126%)  route 3.305ns (87.874%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.546     5.067    c2/CLK
    SLICE_X35Y26         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.456     5.523 f  c2/pb_out_reg/Q
                         net (fo=336, routed)         3.305     8.828    btnC2
    SLICE_X47Y29         FDCE                                         f  flash_sec_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.437    14.778    clk_IBUF_BUFG
    SLICE_X47Y29         FDCE                                         r  flash_sec_reg[5]/C
                         clock pessimism              0.188    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X47Y29         FDCE (Recov_fdce_C_CLR)     -0.405    14.526    flash_sec_reg[5]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                  5.698    

Slack (MET) :             5.698ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_sec_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.761ns  (logic 0.456ns (12.126%)  route 3.305ns (87.874%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.546     5.067    c2/CLK
    SLICE_X35Y26         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.456     5.523 f  c2/pb_out_reg/Q
                         net (fo=336, routed)         3.305     8.828    btnC2
    SLICE_X47Y29         FDCE                                         f  flash_sec_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.437    14.778    clk_IBUF_BUFG
    SLICE_X47Y29         FDCE                                         r  flash_sec_reg[6]/C
                         clock pessimism              0.188    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X47Y29         FDCE (Recov_fdce_C_CLR)     -0.405    14.526    flash_sec_reg[6]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                  5.698    

Slack (MET) :             5.698ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_sec_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.761ns  (logic 0.456ns (12.126%)  route 3.305ns (87.874%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.546     5.067    c2/CLK
    SLICE_X35Y26         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.456     5.523 f  c2/pb_out_reg/Q
                         net (fo=336, routed)         3.305     8.828    btnC2
    SLICE_X47Y29         FDCE                                         f  flash_sec_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.437    14.778    clk_IBUF_BUFG
    SLICE_X47Y29         FDCE                                         r  flash_sec_reg[7]/C
                         clock pessimism              0.188    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X47Y29         FDCE (Recov_fdce_C_CLR)     -0.405    14.526    flash_sec_reg[7]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                  5.698    

Slack (MET) :             5.849ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_sec_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 0.456ns (12.632%)  route 3.154ns (87.368%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.546     5.067    c2/CLK
    SLICE_X35Y26         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.456     5.523 f  c2/pb_out_reg/Q
                         net (fo=336, routed)         3.154     8.677    btnC2
    SLICE_X47Y30         FDCE                                         f  flash_sec_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.437    14.778    clk_IBUF_BUFG
    SLICE_X47Y30         FDCE                                         r  flash_sec_reg[10]/C
                         clock pessimism              0.188    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X47Y30         FDCE (Recov_fdce_C_CLR)     -0.405    14.526    flash_sec_reg[10]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                          -8.677    
  -------------------------------------------------------------------
                         slack                                  5.849    

Slack (MET) :             5.849ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_sec_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 0.456ns (12.632%)  route 3.154ns (87.368%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.546     5.067    c2/CLK
    SLICE_X35Y26         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.456     5.523 f  c2/pb_out_reg/Q
                         net (fo=336, routed)         3.154     8.677    btnC2
    SLICE_X47Y30         FDCE                                         f  flash_sec_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.437    14.778    clk_IBUF_BUFG
    SLICE_X47Y30         FDCE                                         r  flash_sec_reg[11]/C
                         clock pessimism              0.188    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X47Y30         FDCE (Recov_fdce_C_CLR)     -0.405    14.526    flash_sec_reg[11]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                          -8.677    
  -------------------------------------------------------------------
                         slack                                  5.849    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (29.997%)  route 0.329ns (70.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.550     1.433    c2/CLK
    SLICE_X35Y26         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  c2/pb_out_reg/Q
                         net (fo=336, routed)         0.329     1.903    btnC2
    SLICE_X41Y19         FDCE                                         f  LED_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.823     1.950    clk_IBUF_BUFG
    SLICE_X41Y19         FDCE                                         r  LED_reg[7]/C
                         clock pessimism             -0.249     1.701    
    SLICE_X41Y19         FDCE (Remov_fdce_C_CLR)     -0.092     1.609    LED_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[7]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (29.997%)  route 0.329ns (70.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.550     1.433    c2/CLK
    SLICE_X35Y26         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  c2/pb_out_reg/Q
                         net (fo=336, routed)         0.329     1.903    btnC2
    SLICE_X41Y19         FDCE                                         f  LED_reg[7]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.823     1.950    clk_IBUF_BUFG
    SLICE_X41Y19         FDCE                                         r  LED_reg[7]_lopt_replica/C
                         clock pessimism             -0.249     1.701    
    SLICE_X41Y19         FDCE (Remov_fdce_C_CLR)     -0.092     1.609    LED_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[7]_lopt_replica_3/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (29.997%)  route 0.329ns (70.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.550     1.433    c2/CLK
    SLICE_X35Y26         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  c2/pb_out_reg/Q
                         net (fo=336, routed)         0.329     1.903    btnC2
    SLICE_X41Y19         FDCE                                         f  LED_reg[7]_lopt_replica_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.823     1.950    clk_IBUF_BUFG
    SLICE_X41Y19         FDCE                                         r  LED_reg[7]_lopt_replica_3/C
                         clock pessimism             -0.249     1.701    
    SLICE_X41Y19         FDCE (Remov_fdce_C_CLR)     -0.092     1.609    LED_reg[7]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[7]_lopt_replica_4/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.721%)  route 0.333ns (70.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.550     1.433    c2/CLK
    SLICE_X35Y26         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  c2/pb_out_reg/Q
                         net (fo=336, routed)         0.333     1.908    btnC2
    SLICE_X40Y19         FDCE                                         f  LED_reg[7]_lopt_replica_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.823     1.950    clk_IBUF_BUFG
    SLICE_X40Y19         FDCE                                         r  LED_reg[7]_lopt_replica_4/C
                         clock pessimism             -0.249     1.701    
    SLICE_X40Y19         FDCE (Remov_fdce_C_CLR)     -0.092     1.609    LED_reg[7]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[7]_lopt_replica_5/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.721%)  route 0.333ns (70.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.550     1.433    c2/CLK
    SLICE_X35Y26         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  c2/pb_out_reg/Q
                         net (fo=336, routed)         0.333     1.908    btnC2
    SLICE_X40Y19         FDCE                                         f  LED_reg[7]_lopt_replica_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.823     1.950    clk_IBUF_BUFG
    SLICE_X40Y19         FDCE                                         r  LED_reg[7]_lopt_replica_5/C
                         clock pessimism             -0.249     1.701    
    SLICE_X40Y19         FDCE (Remov_fdce_C_CLR)     -0.092     1.609    LED_reg[7]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[7]_lopt_replica_6/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.721%)  route 0.333ns (70.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.550     1.433    c2/CLK
    SLICE_X35Y26         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  c2/pb_out_reg/Q
                         net (fo=336, routed)         0.333     1.908    btnC2
    SLICE_X40Y19         FDCE                                         f  LED_reg[7]_lopt_replica_6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.823     1.950    clk_IBUF_BUFG
    SLICE_X40Y19         FDCE                                         r  LED_reg[7]_lopt_replica_6/C
                         clock pessimism             -0.249     1.701    
    SLICE_X40Y19         FDCE (Remov_fdce_C_CLR)     -0.092     1.609    LED_reg[7]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[7]_lopt_replica_7/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.721%)  route 0.333ns (70.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.550     1.433    c2/CLK
    SLICE_X35Y26         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  c2/pb_out_reg/Q
                         net (fo=336, routed)         0.333     1.908    btnC2
    SLICE_X40Y19         FDCE                                         f  LED_reg[7]_lopt_replica_7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.823     1.950    clk_IBUF_BUFG
    SLICE_X40Y19         FDCE                                         r  LED_reg[7]_lopt_replica_7/C
                         clock pessimism             -0.249     1.701    
    SLICE_X40Y19         FDCE (Remov_fdce_C_CLR)     -0.092     1.609    LED_reg[7]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[105]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.141ns (21.583%)  route 0.512ns (78.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.550     1.433    c2/CLK
    SLICE_X35Y26         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  c2/pb_out_reg/Q
                         net (fo=336, routed)         0.512     2.086    key_de/btnC2
    SLICE_X37Y31         FDCE                                         f  key_de/key_down_reg[105]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.823     1.950    key_de/CLK
    SLICE_X37Y31         FDCE                                         r  key_de/key_down_reg[105]/C
                         clock pessimism             -0.249     1.701    
    SLICE_X37Y31         FDCE (Remov_fdce_C_CLR)     -0.092     1.609    key_de/key_down_reg[105]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[109]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.141ns (21.583%)  route 0.512ns (78.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.550     1.433    c2/CLK
    SLICE_X35Y26         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  c2/pb_out_reg/Q
                         net (fo=336, routed)         0.512     2.086    key_de/btnC2
    SLICE_X37Y31         FDCE                                         f  key_de/key_down_reg[109]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.823     1.950    key_de/CLK
    SLICE_X37Y31         FDCE                                         r  key_de/key_down_reg[109]/C
                         clock pessimism             -0.249     1.701    
    SLICE_X37Y31         FDCE (Remov_fdce_C_CLR)     -0.092     1.609    key_de/key_down_reg[109]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[110]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.141ns (21.583%)  route 0.512ns (78.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.550     1.433    c2/CLK
    SLICE_X35Y26         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  c2/pb_out_reg/Q
                         net (fo=336, routed)         0.512     2.086    key_de/btnC2
    SLICE_X37Y31         FDCE                                         f  key_de/key_down_reg[110]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.823     1.950    key_de/CLK
    SLICE_X37Y31         FDCE                                         r  key_de/key_down_reg[110]/C
                         clock pessimism             -0.249     1.701    
    SLICE_X37Y31         FDCE (Remov_fdce_C_CLR)     -0.092     1.609    key_de/key_down_reg[110]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.477    





