// Seed: 2187070315
module module_0 (
    input tri  id_0,
    input wand id_1,
    input wire id_2
);
  assign id_4 = 1;
endmodule
module module_1 (
    input tri id_0,
    output wor id_1,
    output tri1 id_2,
    output tri0 id_3,
    output wor id_4,
    input wor id_5,
    input supply1 id_6,
    output tri0 id_7,
    output tri1 id_8,
    input tri0 id_9,
    output uwire id_10,
    input tri1 id_11
);
  wire id_13;
  module_0 modCall_1 (
      id_11,
      id_5,
      id_6
  );
  assign modCall_1.id_4 = 0;
endmodule
macromodule module_2 (
    input  wor  id_0,
    output tri1 id_1
);
  assign id_1 = id_0;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0
  );
  assign modCall_1.id_4 = 0;
endmodule
