{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1479005825335 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1479005825360 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 13 03:57:05 2016 " "Processing started: Sun Nov 13 03:57:05 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1479005825360 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005825360 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off isspe_text -c isspe_text " "Command: quartus_map --read_settings_files=on --write_settings_files=off isspe_text -c isspe_text" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005825361 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1479005825788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_probes/synthesis/sources_probes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sources_probes/synthesis/sources_probes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sources_probes-rtl " "Found design unit 1: sources_probes-rtl" {  } { { "sources_probes/synthesis/sources_probes.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/sources_probes/synthesis/sources_probes.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479005840545 ""} { "Info" "ISGN_ENTITY_NAME" "1 sources_probes " "Found entity 1: sources_probes" {  } { { "sources_probes/synthesis/sources_probes.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/sources_probes/synthesis/sources_probes.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479005840545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005840545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources_probes/synthesis/submodules/altsource_probe_top.v 1 1 " "Found 1 design units, including 1 entities, in source file sources_probes/synthesis/submodules/altsource_probe_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altsource_probe_top " "Found entity 1: altsource_probe_top" {  } { { "sources_probes/synthesis/submodules/altsource_probe_top.v" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/sources_probes/synthesis/submodules/altsource_probe_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479005840546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005840546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "status_display_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file status_display_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 STATUS_DISPLAY_SYSTEM-bdf_type " "Found design unit 1: STATUS_DISPLAY_SYSTEM-bdf_type" {  } { { "STATUS_DISPLAY_SYSTEM.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/STATUS_DISPLAY_SYSTEM.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479005840547 ""} { "Info" "ISGN_ENTITY_NAME" "1 STATUS_DISPLAY_SYSTEM " "Found entity 1: STATUS_DISPLAY_SYSTEM" {  } { { "STATUS_DISPLAY_SYSTEM.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/STATUS_DISPLAY_SYSTEM.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479005840547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005840547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sju_seg_displayer_cpu_state.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sju_seg_displayer_cpu_state.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SJU_SEG_DISPLAYER_CPU_STATE-rtl " "Found design unit 1: SJU_SEG_DISPLAYER_CPU_STATE-rtl" {  } { { "SJU_SEG_DISPLAYER_CPU_STATE.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/SJU_SEG_DISPLAYER_CPU_STATE.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479005840549 ""} { "Info" "ISGN_ENTITY_NAME" "1 SJU_SEG_DISPLAYER_CPU_STATE " "Found entity 1: SJU_SEG_DISPLAYER_CPU_STATE" {  } { { "SJU_SEG_DISPLAYER_CPU_STATE.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/SJU_SEG_DISPLAYER_CPU_STATE.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479005840549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005840549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sju_seg_displayer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sju_seg_displayer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SJU_SEG_DISPLAYER-SJU_SEG_DISPLAYER_arch " "Found design unit 1: SJU_SEG_DISPLAYER-SJU_SEG_DISPLAYER_arch" {  } { { "SJU_SEG_DISPLAYER.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/SJU_SEG_DISPLAYER.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479005840550 ""} { "Info" "ISGN_ENTITY_NAME" "1 SJU_SEG_DISPLAYER " "Found entity 1: SJU_SEG_DISPLAYER" {  } { { "SJU_SEG_DISPLAYER.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/SJU_SEG_DISPLAYER.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479005840550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005840550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_vhdl_cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simple_vhdl_cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_VHDL_CPU-rtl " "Found design unit 1: simple_VHDL_CPU-rtl" {  } { { "simple_VHDL_CPU.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/simple_VHDL_CPU.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479005840551 ""} { "Info" "ISGN_ENTITY_NAME" "1 simple_VHDL_CPU " "Found entity 1: simple_VHDL_CPU" {  } { { "simple_VHDL_CPU.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/simple_VHDL_CPU.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479005840551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005840551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM_VHDL-rtl " "Found design unit 1: ROM_VHDL-rtl" {  } { { "ROM_VHDL.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/ROM_VHDL.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479005840552 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_VHDL " "Found entity 1: ROM_VHDL" {  } { { "ROM_VHDL.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/ROM_VHDL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479005840552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005840552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_led.vhd 2 1 " "Found 2 design units, including 1 entities, in source file out_led.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OUT_LED-rtl " "Found design unit 1: OUT_LED-rtl" {  } { { "OUT_LED.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/OUT_LED.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479005840553 ""} { "Info" "ISGN_ENTITY_NAME" "1 OUT_LED " "Found entity 1: OUT_LED" {  } { { "OUT_LED.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/OUT_LED.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479005840553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005840553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file input_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INPUT_FILTER-rtl " "Found design unit 1: INPUT_FILTER-rtl" {  } { { "INPUT_FILTER.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/INPUT_FILTER.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479005840554 ""} { "Info" "ISGN_ENTITY_NAME" "1 INPUT_FILTER " "Found entity 1: INPUT_FILTER" {  } { { "INPUT_FILTER.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/INPUT_FILTER.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479005840554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005840554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_vhdl_projekt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_vhdl_projekt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_VHDL_projekt-bdf_type " "Found design unit 1: CPU_VHDL_projekt-bdf_type" {  } { { "CPU_VHDL_projekt.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/CPU_VHDL_projekt.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479005840556 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_VHDL_projekt " "Found entity 1: CPU_VHDL_projekt" {  } { { "CPU_VHDL_projekt.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/CPU_VHDL_projekt.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479005840556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005840556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addr_bus_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addr_bus_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADDR_BUS_DECODER-rtl " "Found design unit 1: ADDR_BUS_DECODER-rtl" {  } { { "ADDR_BUS_DECODER.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/ADDR_BUS_DECODER.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479005840557 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADDR_BUS_DECODER " "Found entity 1: ADDR_BUS_DECODER" {  } { { "ADDR_BUS_DECODER.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/ADDR_BUS_DECODER.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479005840557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005840557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isspe_text.vhd 2 1 " "Found 2 design units, including 1 entities, in source file isspe_text.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 isspe_text-rtl " "Found design unit 1: isspe_text-rtl" {  } { { "isspe_text.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/isspe_text.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479005840558 ""} { "Info" "ISGN_ENTITY_NAME" "1 isspe_text " "Found entity 1: isspe_text" {  } { { "isspe_text.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/isspe_text.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479005840558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005840558 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "isspe_text " "Elaborating entity \"isspe_text\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1479005840589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_VHDL_projekt CPU_VHDL_projekt:cpu_project_instance " "Elaborating entity \"CPU_VHDL_projekt\" for hierarchy \"CPU_VHDL_projekt:cpu_project_instance\"" {  } { { "isspe_text.vhd" "cpu_project_instance" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/isspe_text.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479005840597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDR_BUS_DECODER CPU_VHDL_projekt:cpu_project_instance\|ADDR_BUS_DECODER:b2v_inst2 " "Elaborating entity \"ADDR_BUS_DECODER\" for hierarchy \"CPU_VHDL_projekt:cpu_project_instance\|ADDR_BUS_DECODER:b2v_inst2\"" {  } { { "CPU_VHDL_projekt.vhd" "b2v_inst2" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/CPU_VHDL_projekt.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479005840606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "STATUS_DISPLAY_SYSTEM CPU_VHDL_projekt:cpu_project_instance\|STATUS_DISPLAY_SYSTEM:b2v_Inst_DISPLAY_SYSTEM " "Elaborating entity \"STATUS_DISPLAY_SYSTEM\" for hierarchy \"CPU_VHDL_projekt:cpu_project_instance\|STATUS_DISPLAY_SYSTEM:b2v_Inst_DISPLAY_SYSTEM\"" {  } { { "CPU_VHDL_projekt.vhd" "b2v_Inst_DISPLAY_SYSTEM" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/CPU_VHDL_projekt.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479005840610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SJU_SEG_DISPLAYER_CPU_STATE CPU_VHDL_projekt:cpu_project_instance\|STATUS_DISPLAY_SYSTEM:b2v_Inst_DISPLAY_SYSTEM\|SJU_SEG_DISPLAYER_CPU_STATE:b2v_inst_CPU_STATE " "Elaborating entity \"SJU_SEG_DISPLAYER_CPU_STATE\" for hierarchy \"CPU_VHDL_projekt:cpu_project_instance\|STATUS_DISPLAY_SYSTEM:b2v_Inst_DISPLAY_SYSTEM\|SJU_SEG_DISPLAYER_CPU_STATE:b2v_inst_CPU_STATE\"" {  } { { "STATUS_DISPLAY_SYSTEM.vhd" "b2v_inst_CPU_STATE" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/STATUS_DISPLAY_SYSTEM.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479005840616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SJU_SEG_DISPLAYER CPU_VHDL_projekt:cpu_project_instance\|STATUS_DISPLAY_SYSTEM:b2v_Inst_DISPLAY_SYSTEM\|SJU_SEG_DISPLAYER:b2v_inst_SJU_SEG_DISPLAYER_1 " "Elaborating entity \"SJU_SEG_DISPLAYER\" for hierarchy \"CPU_VHDL_projekt:cpu_project_instance\|STATUS_DISPLAY_SYSTEM:b2v_Inst_DISPLAY_SYSTEM\|SJU_SEG_DISPLAYER:b2v_inst_SJU_SEG_DISPLAYER_1\"" {  } { { "STATUS_DISPLAY_SYSTEM.vhd" "b2v_inst_SJU_SEG_DISPLAYER_1" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/STATUS_DISPLAY_SYSTEM.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479005840620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INPUT_FILTER CPU_VHDL_projekt:cpu_project_instance\|INPUT_FILTER:b2v_inst_INPUT_FILTER " "Elaborating entity \"INPUT_FILTER\" for hierarchy \"CPU_VHDL_projekt:cpu_project_instance\|INPUT_FILTER:b2v_inst_INPUT_FILTER\"" {  } { { "CPU_VHDL_projekt.vhd" "b2v_inst_INPUT_FILTER" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/CPU_VHDL_projekt.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479005840626 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Use_Manual_Clock INPUT_FILTER.vhd(69) " "VHDL Process Statement warning at INPUT_FILTER.vhd(69): signal \"Use_Manual_Clock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INPUT_FILTER.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/INPUT_FILTER.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1479005840627 "|isspe_text|CPU_VHDL_projekt:cpu_project_instance|INPUT_FILTER:b2v_inst_INPUT_FILTER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "use_Real_Clock INPUT_FILTER.vhd(86) " "VHDL Process Statement warning at INPUT_FILTER.vhd(86): signal \"use_Real_Clock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INPUT_FILTER.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/INPUT_FILTER.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1479005840627 "|isspe_text|CPU_VHDL_projekt:cpu_project_instance|INPUT_FILTER:b2v_inst_INPUT_FILTER"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Clk_out INPUT_FILTER.vhd(64) " "VHDL Process Statement warning at INPUT_FILTER.vhd(64): inferring latch(es) for signal or variable \"Clk_out\", which holds its previous value in one or more paths through the process" {  } { { "INPUT_FILTER.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/INPUT_FILTER.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1479005840628 "|isspe_text|CPU_VHDL_projekt:cpu_project_instance|INPUT_FILTER:b2v_inst_INPUT_FILTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Clk_out INPUT_FILTER.vhd(64) " "Inferred latch for \"Clk_out\" at INPUT_FILTER.vhd(64)" {  } { { "INPUT_FILTER.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/INPUT_FILTER.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005840629 "|isspe_text|CPU_VHDL_projekt:cpu_project_instance|INPUT_FILTER:b2v_inst_INPUT_FILTER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OUT_LED CPU_VHDL_projekt:cpu_project_instance\|OUT_LED:b2v_inst_OUT_LED " "Elaborating entity \"OUT_LED\" for hierarchy \"CPU_VHDL_projekt:cpu_project_instance\|OUT_LED:b2v_inst_OUT_LED\"" {  } { { "CPU_VHDL_projekt.vhd" "b2v_inst_OUT_LED" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/CPU_VHDL_projekt.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479005840635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_VHDL CPU_VHDL_projekt:cpu_project_instance\|ROM_VHDL:b2v_inst_ROM_VHDL " "Elaborating entity \"ROM_VHDL\" for hierarchy \"CPU_VHDL_projekt:cpu_project_instance\|ROM_VHDL:b2v_inst_ROM_VHDL\"" {  } { { "CPU_VHDL_projekt.vhd" "b2v_inst_ROM_VHDL" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/CPU_VHDL_projekt.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479005840640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_VHDL_CPU CPU_VHDL_projekt:cpu_project_instance\|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU " "Elaborating entity \"simple_VHDL_CPU\" for hierarchy \"CPU_VHDL_projekt:cpu_project_instance\|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU\"" {  } { { "CPU_VHDL_projekt.vhd" "b2v_instansiate_VHDL_CPU" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/CPU_VHDL_projekt.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479005840648 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CPU_REG_0 simple_VHDL_CPU.vhd(102) " "VHDL Process Statement warning at simple_VHDL_CPU.vhd(102): inferring latch(es) for signal or variable \"CPU_REG_0\", which holds its previous value in one or more paths through the process" {  } { { "simple_VHDL_CPU.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/simple_VHDL_CPU.vhd" 102 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1479005840650 "|isspe_text|CPU_VHDL_projekt:cpu_project_instance|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_bus_out simple_VHDL_CPU.vhd(102) " "VHDL Process Statement warning at simple_VHDL_CPU.vhd(102): inferring latch(es) for signal or variable \"data_bus_out\", which holds its previous value in one or more paths through the process" {  } { { "simple_VHDL_CPU.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/simple_VHDL_CPU.vhd" 102 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1479005840650 "|isspe_text|CPU_VHDL_projekt:cpu_project_instance|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[8\] simple_VHDL_CPU.vhd(102) " "Inferred latch for \"data_bus_out\[8\]\" at simple_VHDL_CPU.vhd(102)" {  } { { "simple_VHDL_CPU.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/simple_VHDL_CPU.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005840652 "|isspe_text|CPU_VHDL_projekt:cpu_project_instance|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[9\] simple_VHDL_CPU.vhd(102) " "Inferred latch for \"data_bus_out\[9\]\" at simple_VHDL_CPU.vhd(102)" {  } { { "simple_VHDL_CPU.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/simple_VHDL_CPU.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005840652 "|isspe_text|CPU_VHDL_projekt:cpu_project_instance|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[10\] simple_VHDL_CPU.vhd(102) " "Inferred latch for \"data_bus_out\[10\]\" at simple_VHDL_CPU.vhd(102)" {  } { { "simple_VHDL_CPU.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/simple_VHDL_CPU.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005840652 "|isspe_text|CPU_VHDL_projekt:cpu_project_instance|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[11\] simple_VHDL_CPU.vhd(102) " "Inferred latch for \"data_bus_out\[11\]\" at simple_VHDL_CPU.vhd(102)" {  } { { "simple_VHDL_CPU.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/simple_VHDL_CPU.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005840652 "|isspe_text|CPU_VHDL_projekt:cpu_project_instance|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[12\] simple_VHDL_CPU.vhd(102) " "Inferred latch for \"data_bus_out\[12\]\" at simple_VHDL_CPU.vhd(102)" {  } { { "simple_VHDL_CPU.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/simple_VHDL_CPU.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005840652 "|isspe_text|CPU_VHDL_projekt:cpu_project_instance|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[13\] simple_VHDL_CPU.vhd(102) " "Inferred latch for \"data_bus_out\[13\]\" at simple_VHDL_CPU.vhd(102)" {  } { { "simple_VHDL_CPU.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/simple_VHDL_CPU.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005840653 "|isspe_text|CPU_VHDL_projekt:cpu_project_instance|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[14\] simple_VHDL_CPU.vhd(102) " "Inferred latch for \"data_bus_out\[14\]\" at simple_VHDL_CPU.vhd(102)" {  } { { "simple_VHDL_CPU.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/simple_VHDL_CPU.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005840653 "|isspe_text|CPU_VHDL_projekt:cpu_project_instance|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[15\] simple_VHDL_CPU.vhd(102) " "Inferred latch for \"data_bus_out\[15\]\" at simple_VHDL_CPU.vhd(102)" {  } { { "simple_VHDL_CPU.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/simple_VHDL_CPU.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005840653 "|isspe_text|CPU_VHDL_projekt:cpu_project_instance|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sources_probes sources_probes:JTAG_thingy " "Elaborating entity \"sources_probes\" for hierarchy \"sources_probes:JTAG_thingy\"" {  } { { "isspe_text.vhd" "JTAG_thingy" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/isspe_text.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479005840663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_top sources_probes:JTAG_thingy\|altsource_probe_top:in_system_sources_probes_0 " "Elaborating entity \"altsource_probe_top\" for hierarchy \"sources_probes:JTAG_thingy\|altsource_probe_top:in_system_sources_probes_0\"" {  } { { "sources_probes/synthesis/sources_probes.vhd" "in_system_sources_probes_0" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/sources_probes/synthesis/sources_probes.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479005840670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe sources_probes:JTAG_thingy\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Elaborating entity \"altsource_probe\" for hierarchy \"sources_probes:JTAG_thingy\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\"" {  } { { "sources_probes/synthesis/submodules/altsource_probe_top.v" "issp_impl" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/sources_probes/synthesis/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479005840688 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sources_probes:JTAG_thingy\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Elaborated megafunction instantiation \"sources_probes:JTAG_thingy\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\"" {  } { { "sources_probes/synthesis/submodules/altsource_probe_top.v" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/sources_probes/synthesis/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479005840700 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sources_probes:JTAG_thingy\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Instantiated megafunction \"sources_probes:JTAG_thingy\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsource_probe " "Parameter \"lpm_type\" = \"altsource_probe\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479005840700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479005840700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479005840700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479005840700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 4746752 " "Parameter \"SLD_NODE_INFO\" = \"4746752\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479005840700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 4 " "Parameter \"sld_ir_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479005840700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id NONE " "Parameter \"instance_id\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479005840700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 31 " "Parameter \"probe_width\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479005840700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 1 " "Parameter \"source_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479005840700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value 0 " "Parameter \"source_initial_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479005840700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability YES " "Parameter \"enable_metastability\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479005840700 ""}  } { { "sources_probes/synthesis/submodules/altsource_probe_top.v" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/sources_probes/synthesis/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1479005840700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter sources_probes:JTAG_thingy\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"sources_probes:JTAG_thingy\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "altsource_probe.v" "jtag_signal_adapter" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsource_probe.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479005840841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl sources_probes:JTAG_thingy\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"sources_probes:JTAG_thingy\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479005841070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body sources_probes:JTAG_thingy\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"sources_probes:JTAG_thingy\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsource_probe.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479005841176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl sources_probes:JTAG_thingy\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"sources_probes:JTAG_thingy\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_probe_gen:wider_probe_inst" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsource_probe_body.vhd" 508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479005841186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr sources_probes:JTAG_thingy\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|sld_rom_sr:\\no_instance_id_gen:rom_info_inst " "Elaborating entity \"sld_rom_sr\" for hierarchy \"sources_probes:JTAG_thingy\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|sld_rom_sr:\\no_instance_id_gen:rom_info_inst\"" {  } { { "altsource_probe_body.vhd" "\\no_instance_id_gen:rom_info_inst" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsource_probe_body.vhd" 776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479005841354 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1479005841847 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2016.11.13.03:57:29 Progress: Loading sld3fa1eb49/alt_sld_fab_wrapper_hw.tcl " "2016.11.13.03:57:29 Progress: Loading sld3fa1eb49/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005849619 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005854804 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005855118 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005860693 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005860914 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005861179 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005861420 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005861464 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005861470 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1479005862112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3fa1eb49/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3fa1eb49/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld3fa1eb49/alt_sld_fab.v" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/db/ip/sld3fa1eb49/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479005862496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005862496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3fa1eb49/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3fa1eb49/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld3fa1eb49/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/db/ip/sld3fa1eb49/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479005862646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005862646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3fa1eb49/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3fa1eb49/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld3fa1eb49/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/db/ip/sld3fa1eb49/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479005862648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005862648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3fa1eb49/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3fa1eb49/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld3fa1eb49/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/db/ip/sld3fa1eb49/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479005862795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005862795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3fa1eb49/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld3fa1eb49/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld3fa1eb49/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/db/ip/sld3fa1eb49/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479005862955 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld3fa1eb49/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/db/ip/sld3fa1eb49/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479005862955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005862955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3fa1eb49/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3fa1eb49/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld3fa1eb49/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/db/ip/sld3fa1eb49/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479005863121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005863121 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "CPU_VHDL_projekt:cpu_project_instance\|ROM_VHDL:b2v_inst_ROM_VHDL\|rom " "RAM logic \"CPU_VHDL_projekt:cpu_project_instance\|ROM_VHDL:b2v_inst_ROM_VHDL\|rom\" is uninferred due to inappropriate RAM size" {  } { { "ROM_VHDL.vhd" "rom" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/ROM_VHDL.vhd" 22 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1479005864965 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1479005864965 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1479005865249 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "isspe_text.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/isspe_text.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479005865401 "|isspe_text|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "isspe_text.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/isspe_text.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479005865401 "|isspe_text|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "isspe_text.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/isspe_text.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479005865401 "|isspe_text|HEX3[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1479005865401 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479005865548 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1479005867397 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479005867397 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "331 " "Implemented 331 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1479005867486 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1479005867486 ""} { "Info" "ICUT_CUT_TM_LCELLS" "292 " "Implemented 292 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1479005867486 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1479005867486 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "937 " "Peak virtual memory: 937 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1479005867520 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 13 03:57:47 2016 " "Processing ended: Sun Nov 13 03:57:47 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1479005867520 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1479005867520 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1479005867520 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1479005867520 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1479005870879 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1479005870913 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 13 03:57:48 2016 " "Processing started: Sun Nov 13 03:57:48 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1479005870913 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1479005870913 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off isspe_text -c isspe_text " "Command: quartus_fit --read_settings_files=off --write_settings_files=off isspe_text -c isspe_text" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1479005870913 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1479005871480 ""}
{ "Info" "0" "" "Project  = isspe_text" {  } {  } 0 0 "Project  = isspe_text" 0 0 "Fitter" 0 0 1479005871489 ""}
{ "Info" "0" "" "Revision = isspe_text" {  } {  } 0 0 "Revision = isspe_text" 0 0 "Fitter" 0 0 1479005871489 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1479005871694 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "isspe_text 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"isspe_text\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1479005871730 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1479005871880 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1479005871880 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1479005872791 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1479005873207 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1479005874081 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1479005894912 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "altera_internal_jtag~TCKUTAPCLKENA0 118 global CLKCTRL_G3 " "altera_internal_jtag~TCKUTAPCLKENA0 with 118 fanout uses global clock CLKCTRL_G3" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1479005895459 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1479005895459 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1479005895459 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 26 global CLKCTRL_G5 " "CLOCK_50~inputCLKENA0 with 26 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1479005895462 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1479005895462 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1479005895505 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1479005896525 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1479005896530 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1479005896532 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1479005896535 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1479005896810 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1479005896811 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1479005910877 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479005910885 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479005910885 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479005910885 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1479005910885 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1479005910885 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "isspe_text.sdc " "Synopsys Design Constraints File file not found: 'isspe_text.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1479005911115 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU_VHDL_projekt:cpu_project_instance\|INPUT_FILTER:b2v_inst_INPUT_FILTER\|Clk_out " "Node: CPU_VHDL_projekt:cpu_project_instance\|INPUT_FILTER:b2v_inst_INPUT_FILTER\|Clk_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPU_VHDL_projekt:cpu_project_instance\|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU\|PC_reg\[0\] CPU_VHDL_projekt:cpu_project_instance\|INPUT_FILTER:b2v_inst_INPUT_FILTER\|Clk_out " "Register CPU_VHDL_projekt:cpu_project_instance\|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU\|PC_reg\[0\] is being clocked by CPU_VHDL_projekt:cpu_project_instance\|INPUT_FILTER:b2v_inst_INPUT_FILTER\|Clk_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1479005911148 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1479005911148 "|isspe_text|CPU_VHDL_projekt:cpu_project_instance|INPUT_FILTER:b2v_inst_INPUT_FILTER|Clk_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sources_probes:JTAG_thingy\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|metastable_l2_reg\[0\] CLOCK_50 " "Register sources_probes:JTAG_thingy\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|metastable_l2_reg\[0\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1479005911196 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1479005911196 "|isspe_text|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sources_probes:JTAG_thingy\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|metastable_l2_reg\[0\] " "Node: sources_probes:JTAG_thingy\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|metastable_l2_reg\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch CPU_VHDL_projekt:cpu_project_instance\|INPUT_FILTER:b2v_inst_INPUT_FILTER\|Clk_out sources_probes:JTAG_thingy\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|metastable_l2_reg\[0\] " "Latch CPU_VHDL_projekt:cpu_project_instance\|INPUT_FILTER:b2v_inst_INPUT_FILTER\|Clk_out is being clocked by sources_probes:JTAG_thingy\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|metastable_l2_reg\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1479005911196 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1479005911196 "|isspe_text|sources_probes:JTAG_thingy|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:wider_probe_gen:wider_probe_inst|metastable_l2_reg[0]"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1479005911307 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1479005911336 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1479005911385 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1479005911411 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1479005911411 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1479005911411 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1479005911411 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1479005911901 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1479005911903 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1479005911903 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:40 " "Fitter preparation operations ending: elapsed time is 00:00:40" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1479005913579 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1479005936304 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1479005936943 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1479005940112 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1479005944280 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1479005945832 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1479005945833 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1479005953636 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X67_Y0 X77_Y10 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10" {  } { { "loc" "" { Generic "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10"} { { 12 { 0 ""} 67 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1479005968882 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1479005968882 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1479005972144 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1479005972144 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1479005972146 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.80 " "Total time spent on timing analysis during the Fitter is 0.80 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1479005975584 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1479005975789 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1479005977181 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1479005977182 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1479005978252 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1479005984533 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/output_files/isspe_text.fit.smsg " "Generated suppressed messages file C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/output_files/isspe_text.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1479005985769 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2178 " "Peak virtual memory: 2178 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1479005986997 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 13 03:59:46 2016 " "Processing ended: Sun Nov 13 03:59:46 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1479005986997 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:58 " "Elapsed time: 00:01:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1479005986997 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:22 " "Total CPU time (on all processors): 00:01:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1479005986997 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1479005986997 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1479005996210 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1479005996378 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 13 03:59:55 2016 " "Processing started: Sun Nov 13 03:59:55 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1479005996378 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1479005996378 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off isspe_text -c isspe_text " "Command: quartus_asm --read_settings_files=off --write_settings_files=off isspe_text -c isspe_text" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1479005996379 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1479006007474 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "892 " "Peak virtual memory: 892 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1479006008413 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 13 04:00:08 2016 " "Processing ended: Sun Nov 13 04:00:08 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1479006008413 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1479006008413 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1479006008413 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1479006008413 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1479006009313 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1479006010399 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1479006010419 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 13 04:00:09 2016 " "Processing started: Sun Nov 13 04:00:09 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1479006010419 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479006010419 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta isspe_text -c isspe_text " "Command: quartus_sta isspe_text -c isspe_text" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479006010419 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1479006011139 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479006012202 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479006012299 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479006012299 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1479006013231 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479006013332 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479006013332 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479006013332 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1479006013332 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479006013332 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "isspe_text.sdc " "Synopsys Design Constraints File file not found: 'isspe_text.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1479006013338 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU_VHDL_projekt:cpu_project_instance\|INPUT_FILTER:b2v_inst_INPUT_FILTER\|Clk_out " "Node: CPU_VHDL_projekt:cpu_project_instance\|INPUT_FILTER:b2v_inst_INPUT_FILTER\|Clk_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPU_VHDL_projekt:cpu_project_instance\|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU\|PC_reg\[0\] CPU_VHDL_projekt:cpu_project_instance\|INPUT_FILTER:b2v_inst_INPUT_FILTER\|Clk_out " "Register CPU_VHDL_projekt:cpu_project_instance\|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU\|PC_reg\[0\] is being clocked by CPU_VHDL_projekt:cpu_project_instance\|INPUT_FILTER:b2v_inst_INPUT_FILTER\|Clk_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1479006013339 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1479006013339 "|isspe_text|CPU_VHDL_projekt:cpu_project_instance|INPUT_FILTER:b2v_inst_INPUT_FILTER|Clk_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sources_probes:JTAG_thingy\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|metastable_l2_reg\[0\] CLOCK_50 " "Register sources_probes:JTAG_thingy\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|metastable_l2_reg\[0\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1479006013339 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1479006013339 "|isspe_text|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sources_probes:JTAG_thingy\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|metastable_l2_reg\[0\] " "Node: sources_probes:JTAG_thingy\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|metastable_l2_reg\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch CPU_VHDL_projekt:cpu_project_instance\|INPUT_FILTER:b2v_inst_INPUT_FILTER\|Clk_out sources_probes:JTAG_thingy\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|metastable_l2_reg\[0\] " "Latch CPU_VHDL_projekt:cpu_project_instance\|INPUT_FILTER:b2v_inst_INPUT_FILTER\|Clk_out is being clocked by sources_probes:JTAG_thingy\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|metastable_l2_reg\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1479006013340 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1479006013340 "|isspe_text|sources_probes:JTAG_thingy|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:wider_probe_gen:wider_probe_inst|metastable_l2_reg[0]"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479006013341 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479006013341 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1479006013363 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1479006013450 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.698 " "Worst-case setup slack is 9.698" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479006013536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479006013536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.698               0.000 altera_reserved_tck  " "    9.698               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479006013536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479006013536 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.362 " "Worst-case hold slack is 0.362" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479006013539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479006013539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 altera_reserved_tck  " "    0.362               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479006013539 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479006013539 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 30.008 " "Worst-case recovery slack is 30.008" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479006013541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479006013541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.008               0.000 altera_reserved_tck  " "   30.008               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479006013541 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479006013541 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.837 " "Worst-case removal slack is 0.837" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479006013543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479006013543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.837               0.000 altera_reserved_tck  " "    0.837               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479006013543 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479006013543 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.818 " "Worst-case minimum pulse width slack is 15.818" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479006013544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479006013544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.818               0.000 altera_reserved_tck  " "   15.818               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479006013544 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479006013544 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479006013571 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479006013571 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 31 Registers " "Shortest Synchronizer Chain: 31 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479006013571 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479006013571 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 948.262 ns " "Worst Case Available Settling Time: 948.262 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479006013571 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479006013571 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479006013571 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1479006013575 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479006013645 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479006018381 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU_VHDL_projekt:cpu_project_instance\|INPUT_FILTER:b2v_inst_INPUT_FILTER\|Clk_out " "Node: CPU_VHDL_projekt:cpu_project_instance\|INPUT_FILTER:b2v_inst_INPUT_FILTER\|Clk_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPU_VHDL_projekt:cpu_project_instance\|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU\|PC_reg\[0\] CPU_VHDL_projekt:cpu_project_instance\|INPUT_FILTER:b2v_inst_INPUT_FILTER\|Clk_out " "Register CPU_VHDL_projekt:cpu_project_instance\|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU\|PC_reg\[0\] is being clocked by CPU_VHDL_projekt:cpu_project_instance\|INPUT_FILTER:b2v_inst_INPUT_FILTER\|Clk_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1479006018486 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1479006018486 "|isspe_text|CPU_VHDL_projekt:cpu_project_instance|INPUT_FILTER:b2v_inst_INPUT_FILTER|Clk_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sources_probes:JTAG_thingy\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|metastable_l2_reg\[0\] CLOCK_50 " "Register sources_probes:JTAG_thingy\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|metastable_l2_reg\[0\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1479006018486 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1479006018486 "|isspe_text|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sources_probes:JTAG_thingy\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|metastable_l2_reg\[0\] " "Node: sources_probes:JTAG_thingy\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|metastable_l2_reg\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch CPU_VHDL_projekt:cpu_project_instance\|INPUT_FILTER:b2v_inst_INPUT_FILTER\|Clk_out sources_probes:JTAG_thingy\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|metastable_l2_reg\[0\] " "Latch CPU_VHDL_projekt:cpu_project_instance\|INPUT_FILTER:b2v_inst_INPUT_FILTER\|Clk_out is being clocked by sources_probes:JTAG_thingy\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|metastable_l2_reg\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1479006018487 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1479006018487 "|isspe_text|sources_probes:JTAG_thingy|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:wider_probe_gen:wider_probe_inst|metastable_l2_reg[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479006018487 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.878 " "Worst-case setup slack is 9.878" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479006018502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479006018502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.878               0.000 altera_reserved_tck  " "    9.878               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479006018502 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479006018502 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.378 " "Worst-case hold slack is 0.378" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479006018507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479006018507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 altera_reserved_tck  " "    0.378               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479006018507 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479006018507 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 30.155 " "Worst-case recovery slack is 30.155" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479006018509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479006018509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.155               0.000 altera_reserved_tck  " "   30.155               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479006018509 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479006018509 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.800 " "Worst-case removal slack is 0.800" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479006018511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479006018511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.800               0.000 altera_reserved_tck  " "    0.800               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479006018511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479006018511 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.860 " "Worst-case minimum pulse width slack is 15.860" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479006018512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479006018512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.860               0.000 altera_reserved_tck  " "   15.860               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479006018512 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479006018512 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479006018527 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479006018527 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 31 Registers " "Shortest Synchronizer Chain: 31 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479006018527 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479006018527 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 949.112 ns " "Worst Case Available Settling Time: 949.112 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479006018527 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479006018527 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479006018527 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1479006018532 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479006018797 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479006023801 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU_VHDL_projekt:cpu_project_instance\|INPUT_FILTER:b2v_inst_INPUT_FILTER\|Clk_out " "Node: CPU_VHDL_projekt:cpu_project_instance\|INPUT_FILTER:b2v_inst_INPUT_FILTER\|Clk_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPU_VHDL_projekt:cpu_project_instance\|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU\|PC_reg\[0\] CPU_VHDL_projekt:cpu_project_instance\|INPUT_FILTER:b2v_inst_INPUT_FILTER\|Clk_out " "Register CPU_VHDL_projekt:cpu_project_instance\|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU\|PC_reg\[0\] is being clocked by CPU_VHDL_projekt:cpu_project_instance\|INPUT_FILTER:b2v_inst_INPUT_FILTER\|Clk_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1479006023915 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1479006023915 "|isspe_text|CPU_VHDL_projekt:cpu_project_instance|INPUT_FILTER:b2v_inst_INPUT_FILTER|Clk_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sources_probes:JTAG_thingy\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|metastable_l2_reg\[0\] CLOCK_50 " "Register sources_probes:JTAG_thingy\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|metastable_l2_reg\[0\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1479006023915 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1479006023915 "|isspe_text|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sources_probes:JTAG_thingy\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|metastable_l2_reg\[0\] " "Node: sources_probes:JTAG_thingy\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|metastable_l2_reg\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch CPU_VHDL_projekt:cpu_project_instance\|INPUT_FILTER:b2v_inst_INPUT_FILTER\|Clk_out sources_probes:JTAG_thingy\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|metastable_l2_reg\[0\] " "Latch CPU_VHDL_projekt:cpu_project_instance\|INPUT_FILTER:b2v_inst_INPUT_FILTER\|Clk_out is being clocked by sources_probes:JTAG_thingy\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|metastable_l2_reg\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1479006023916 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1479006023916 "|isspe_text|sources_probes:JTAG_thingy|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:wider_probe_gen:wider_probe_inst|metastable_l2_reg[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479006023916 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.418 " "Worst-case setup slack is 12.418" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479006023920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479006023920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.418               0.000 altera_reserved_tck  " "   12.418               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479006023920 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479006023920 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.177 " "Worst-case hold slack is 0.177" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479006023928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479006023928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 altera_reserved_tck  " "    0.177               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479006023928 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479006023928 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 31.260 " "Worst-case recovery slack is 31.260" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479006023932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479006023932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.260               0.000 altera_reserved_tck  " "   31.260               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479006023932 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479006023932 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.472 " "Worst-case removal slack is 0.472" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479006023934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479006023934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.472               0.000 altera_reserved_tck  " "    0.472               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479006023934 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479006023934 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.755 " "Worst-case minimum pulse width slack is 15.755" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479006023936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479006023936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.755               0.000 altera_reserved_tck  " "   15.755               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479006023936 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479006023936 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479006023947 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479006023947 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 31 Registers " "Shortest Synchronizer Chain: 31 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479006023947 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479006023947 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 973.198 ns " "Worst Case Available Settling Time: 973.198 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479006023947 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479006023947 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479006023947 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1479006023951 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU_VHDL_projekt:cpu_project_instance\|INPUT_FILTER:b2v_inst_INPUT_FILTER\|Clk_out " "Node: CPU_VHDL_projekt:cpu_project_instance\|INPUT_FILTER:b2v_inst_INPUT_FILTER\|Clk_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPU_VHDL_projekt:cpu_project_instance\|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU\|PC_reg\[0\] CPU_VHDL_projekt:cpu_project_instance\|INPUT_FILTER:b2v_inst_INPUT_FILTER\|Clk_out " "Register CPU_VHDL_projekt:cpu_project_instance\|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU\|PC_reg\[0\] is being clocked by CPU_VHDL_projekt:cpu_project_instance\|INPUT_FILTER:b2v_inst_INPUT_FILTER\|Clk_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1479006024200 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1479006024200 "|isspe_text|CPU_VHDL_projekt:cpu_project_instance|INPUT_FILTER:b2v_inst_INPUT_FILTER|Clk_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sources_probes:JTAG_thingy\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|metastable_l2_reg\[0\] CLOCK_50 " "Register sources_probes:JTAG_thingy\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|metastable_l2_reg\[0\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1479006024201 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1479006024201 "|isspe_text|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sources_probes:JTAG_thingy\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|metastable_l2_reg\[0\] " "Node: sources_probes:JTAG_thingy\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|metastable_l2_reg\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch CPU_VHDL_projekt:cpu_project_instance\|INPUT_FILTER:b2v_inst_INPUT_FILTER\|Clk_out sources_probes:JTAG_thingy\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|metastable_l2_reg\[0\] " "Latch CPU_VHDL_projekt:cpu_project_instance\|INPUT_FILTER:b2v_inst_INPUT_FILTER\|Clk_out is being clocked by sources_probes:JTAG_thingy\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|metastable_l2_reg\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1479006024201 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1479006024201 "|isspe_text|sources_probes:JTAG_thingy|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:wider_probe_gen:wider_probe_inst|metastable_l2_reg[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479006024201 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.923 " "Worst-case setup slack is 12.923" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479006024205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479006024205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.923               0.000 altera_reserved_tck  " "   12.923               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479006024205 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479006024205 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.169 " "Worst-case hold slack is 0.169" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479006024208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479006024208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 altera_reserved_tck  " "    0.169               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479006024208 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479006024208 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 31.475 " "Worst-case recovery slack is 31.475" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479006024211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479006024211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.475               0.000 altera_reserved_tck  " "   31.475               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479006024211 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479006024211 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.428 " "Worst-case removal slack is 0.428" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479006024213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479006024213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.428               0.000 altera_reserved_tck  " "    0.428               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479006024213 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479006024213 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.777 " "Worst-case minimum pulse width slack is 15.777" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479006024215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479006024215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.777               0.000 altera_reserved_tck  " "   15.777               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479006024215 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479006024215 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479006024225 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479006024225 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 31 Registers " "Shortest Synchronizer Chain: 31 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479006024225 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479006024225 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 977.053 ns " "Worst Case Available Settling Time: 977.053 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479006024225 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479006024225 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479006024225 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479006026562 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479006026573 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 15 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1169 " "Peak virtual memory: 1169 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1479006026649 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 13 04:00:26 2016 " "Processing ended: Sun Nov 13 04:00:26 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1479006026649 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1479006026649 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1479006026649 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479006026649 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479006029123 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1479006029144 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 13 04:00:28 2016 " "Processing started: Sun Nov 13 04:00:28 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1479006029144 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1479006029144 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off isspe_text -c isspe_text " "Command: quartus_eda --read_settings_files=off --write_settings_files=off isspe_text -c isspe_text" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1479006029144 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1479006031283 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "isspe_text.vho C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/simulation/modelsim/ simulation " "Generated file isspe_text.vho in folder \"C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1479006032009 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "810 " "Peak virtual memory: 810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1479006033421 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 13 04:00:33 2016 " "Processing ended: Sun Nov 13 04:00:33 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1479006033421 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1479006033421 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1479006033421 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1479006033421 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 35 s " "Quartus Prime Full Compilation was successful. 0 errors, 35 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1479006034139 ""}
