Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Apr 14 18:17:10 2025
| Host         : DESKTOP-SF4M6F2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file axi_ctrl_gpio_top_control_sets_placed.rpt
| Design       : axi_ctrl_gpio_top
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    19 |
|    Minimum number of control sets                        |    19 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    41 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    19 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              51 |           14 |
| No           | No                    | Yes                    |              16 |            7 |
| No           | Yes                   | No                     |              50 |           14 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              62 |           17 |
| Yes          | Yes                   | No                     |              36 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+----------------+--------------+
|    Clock Signal    |                                       Enable Signal                                       |                                Set/Reset Signal                               | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+----------------+--------------+
|  sys_clk_IBUF_BUFG | uut_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i0                          | uut_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                      |                2 |              3 |         1.50 |
|  sys_clk_IBUF_BUFG |                                                                                           | uut_gpio_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                      |                1 |              4 |         4.00 |
|  sys_clk_IBUF_BUFG |                                                                                           | uut_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                      |                1 |              4 |         4.00 |
|  sys_clk_IBUF_BUFG | uut_gpio_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0               | uut_gpio_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                      |                2 |              4 |         2.00 |
|  sys_clk_IBUF_BUFG | uut_gpio_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                 | uut_gpio_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr        |                1 |              4 |         4.00 |
|  sys_clk_IBUF_BUFG | uut_axi4_lite_master_controller_btn/u_fsm_axi_lite_wr/E[0]                                | btn_c_IBUF                                                                    |                2 |              7 |         3.50 |
|  sys_clk_IBUF_BUFG | uut_axi4_lite_master_controller_led/u_fsm_top_level/axi_exec_count[6]_i_1_n_0             | btn_c_IBUF                                                                    |                4 |              7 |         1.75 |
|  sys_clk_IBUF_BUFG |                                                                                           | uut_gpio_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg |                3 |              8 |         2.67 |
|  sys_clk_IBUF_BUFG | uut_gpio_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                         | uut_gpio_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                      |                2 |              8 |         4.00 |
|  sys_clk_IBUF_BUFG | uut_axi4_lite_master_controller_btn/u_fsm_top_level/E[0]                                  | btn_c_IBUF                                                                    |                2 |              8 |         4.00 |
|  sys_clk_IBUF_BUFG | uut_axi4_lite_master_controller_led/u_fsm_top_level/E[0]                                  | btn_c_IBUF                                                                    |                2 |              8 |         4.00 |
|  sys_clk_IBUF_BUFG | uut_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                         | uut_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                      |                4 |              8 |         2.00 |
|  sys_clk_IBUF_BUFG | uut_gpio_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                          | uut_gpio_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                      |                2 |              9 |         4.50 |
|  sys_clk_IBUF_BUFG |                                                                                           | uut_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                      |                2 |             10 |         5.00 |
|  sys_clk_IBUF_BUFG |                                                                                           | btn_c_IBUF                                                                    |                7 |             16 |         2.29 |
|  sys_clk_IBUF_BUFG | uut_axi4_lite_master_controller_btn/u_fsm_top_level/FSM_sequential_curr_state_reg[1]_0[0] | btn_c_IBUF                                                                    |                3 |             16 |         5.33 |
|  sys_clk_IBUF_BUFG | uut_axi4_lite_master_controller_led/u_fsm_top_level/FSM_sequential_curr_state_reg[1]_0[0] | btn_c_IBUF                                                                    |                4 |             16 |         4.00 |
|  sys_clk_IBUF_BUFG |                                                                                           | uut_gpio_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                      |                7 |             24 |         3.43 |
|  sys_clk_IBUF_BUFG |                                                                                           |                                                                               |               14 |             51 |         3.64 |
+--------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+----------------+--------------+


