

================================================================
== Vitis HLS Report for 'udpRxEngine'
================================================================
* Date:           Fri Sep  8 14:09:02 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        UDP_prj
* Solution:       ultrascale_plus (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.50 ns|  1.150 ns|     0.20 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  2.500 ns|  2.500 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       32|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      117|    -|
|Register             |        -|     -|     1260|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1260|      149|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_condition_165                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_213                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_215                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_217                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_226                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_252                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_95                   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op26_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op70_write_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op7_read_state1      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op85_write_state2    |       and|   0|  0|   2|           1|           1|
    |grp_nbreadreq_fu_142_p6           |       and|   0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  32|          16|          16|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+------+-----------+
    |                    Name                    | LUT| Input Size| Bits | Total Bits|
    +--------------------------------------------+----+-----------+------+-----------+
    |ap_done                                     |   9|          2|     1|          2|
    |ap_phi_reg_pp0_iter1_sendWord_last_reg_182  |  14|          3|     1|          3|
    |prevWord_data_1                             |   9|          2|   512|       1024|
    |prevWord_keep_1                             |   9|          2|    64|        128|
    |real_start                                  |   9|          2|     1|          2|
    |rxUdpDataIn_TDATA_blk_n                     |   9|          2|     1|          2|
    |ureDataPayload_blk_n                        |   9|          2|     1|          2|
    |ureDataPayload_din                          |  20|          4|  1024|       4096|
    |ureMetaData_blk_n                           |   9|          2|     1|          2|
    |ure_state                                   |  20|          4|     2|          8|
    +--------------------------------------------+----+-----------+------+-----------+
    |Total                                       | 117|         25|  1608|       5269|
    +--------------------------------------------+----+-----------+------+-----------+

    * Register: 
    +--------------------------------------------+-----+----+-----+-----------+
    |                    Name                    |  FF | LUT| Bits| Const Bits|
    +--------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                   |    1|   0|    1|          0|
    |ap_done_reg                                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_sendWord_last_reg_182  |    1|   0|    1|          0|
    |currWord_last_3_reg_584                     |    1|   0|    1|          0|
    |prevWord_data_1                             |  512|   0|  512|          0|
    |prevWord_keep_1                             |   64|   0|   64|          0|
    |reg_230                                     |  288|   0|  288|          0|
    |reg_234                                     |   36|   0|   36|          0|
    |start_once_reg                              |    1|   0|    1|          0|
    |tmp_40_i_reg_588                            |    8|   0|    8|          0|
    |tmp_41_i_reg_593                            |    8|   0|    8|          0|
    |tmp_42_i_reg_598                            |    8|   0|    8|          0|
    |tmp_43_i_reg_603                            |    8|   0|    8|          0|
    |tmp_44_i_reg_608                            |    8|   0|    8|          0|
    |tmp_45_i_reg_613                            |    8|   0|    8|          0|
    |tmp_46_i_reg_618                            |    8|   0|    8|          0|
    |tmp_47_i_reg_623                            |    8|   0|    8|          0|
    |tmp_48_i_reg_628                            |    8|   0|    8|          0|
    |tmp_49_i_reg_633                            |    8|   0|    8|          0|
    |tmp_50_i_reg_638                            |    8|   0|    8|          0|
    |tmp_51_i_reg_643                            |    8|   0|    8|          0|
    |tmp_i_111_reg_560                           |    1|   0|    1|          0|
    |tmp_i_reg_580                               |    1|   0|    1|          0|
    |trunc_ln153_reg_567                         |  224|   0|  224|          0|
    |trunc_ln154_reg_572                         |   28|   0|   28|          0|
    |ure_state                                   |    2|   0|    2|          0|
    |ure_state_load_reg_556                      |    2|   0|    2|          0|
    +--------------------------------------------+-----+----+-----+-----------+
    |Total                                       | 1260|   0| 1260|          0|
    +--------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+------+------------+----------------------+--------------+
|           RTL Ports           | Dir | Bits |  Protocol  |     Source Object    |    C Type    |
+-------------------------------+-----+------+------------+----------------------+--------------+
|ap_clk                         |   in|     1|  ap_ctrl_hs|           udpRxEngine|  return value|
|ap_rst                         |   in|     1|  ap_ctrl_hs|           udpRxEngine|  return value|
|ap_start                       |   in|     1|  ap_ctrl_hs|           udpRxEngine|  return value|
|start_full_n                   |   in|     1|  ap_ctrl_hs|           udpRxEngine|  return value|
|ap_done                        |  out|     1|  ap_ctrl_hs|           udpRxEngine|  return value|
|ap_continue                    |   in|     1|  ap_ctrl_hs|           udpRxEngine|  return value|
|ap_idle                        |  out|     1|  ap_ctrl_hs|           udpRxEngine|  return value|
|ap_ready                       |  out|     1|  ap_ctrl_hs|           udpRxEngine|  return value|
|start_out                      |  out|     1|  ap_ctrl_hs|           udpRxEngine|  return value|
|start_write                    |  out|     1|  ap_ctrl_hs|           udpRxEngine|  return value|
|rxUdpDataIn_TVALID             |   in|     1|        axis|  rxUdpDataIn_V_last_V|       pointer|
|rxUdpDataIn_TREADY             |  out|     1|        axis|  rxUdpDataIn_V_last_V|       pointer|
|rxUdpDataIn_TLAST              |   in|     1|        axis|  rxUdpDataIn_V_last_V|       pointer|
|ureDataPayload_din             |  out|  1024|     ap_fifo|        ureDataPayload|       pointer|
|ureDataPayload_num_data_valid  |   in|     9|     ap_fifo|        ureDataPayload|       pointer|
|ureDataPayload_fifo_cap        |   in|     9|     ap_fifo|        ureDataPayload|       pointer|
|ureDataPayload_full_n          |   in|     1|     ap_fifo|        ureDataPayload|       pointer|
|ureDataPayload_write           |  out|     1|     ap_fifo|        ureDataPayload|       pointer|
|ureMetaData_din                |  out|   128|     ap_fifo|           ureMetaData|       pointer|
|ureMetaData_num_data_valid     |   in|     6|     ap_fifo|           ureMetaData|       pointer|
|ureMetaData_fifo_cap           |   in|     6|     ap_fifo|           ureMetaData|       pointer|
|ureMetaData_full_n             |   in|     1|     ap_fifo|           ureMetaData|       pointer|
|ureMetaData_write              |  out|     1|     ap_fifo|           ureMetaData|       pointer|
|rxUdpDataIn_TDATA              |   in|   512|        axis|  rxUdpDataIn_V_data_V|       pointer|
|rxUdpDataIn_TKEEP              |   in|    64|        axis|  rxUdpDataIn_V_keep_V|       pointer|
|rxUdpDataIn_TSTRB              |   in|    64|        axis|  rxUdpDataIn_V_strb_V|       pointer|
+-------------------------------+-----+------+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.66>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%ure_state_load = load i2 %ure_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:117]   --->   Operation 3 'load' 'ure_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.66ns)   --->   "%switch_ln117 = switch i2 %ure_state_load, void %sw.bb.i, i2 2, void %sw.bb98.i, i2 1, void %sw.bb54.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:117]   --->   Operation 4 'switch' 'switch_ln117' <Predicate = true> <Delay = 0.66>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp_i_111 = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i512P0A.i64P0A.i64P0A.i1P0A, i512 %rxUdpDataIn_V_data_V, i64 %rxUdpDataIn_V_keep_V, i64 %rxUdpDataIn_V_strb_V, i1 %rxUdpDataIn_V_last_V, i32 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:147]   --->   Operation 5 'nbreadreq' 'tmp_i_111' <Predicate = (ure_state_load == 1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln147 = br i1 %tmp_i_111, void %if.end97.i, void %if.then56.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:147]   --->   Operation 6 'br' 'br_ln147' <Predicate = (ure_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty_112 = read i641 @_ssdm_op_Read.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %rxUdpDataIn_V_data_V, i64 %rxUdpDataIn_V_keep_V, i64 %rxUdpDataIn_V_strb_V, i1 %rxUdpDataIn_V_last_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:148]   --->   Operation 7 'read' 'empty_112' <Predicate = (ure_state_load == 1 & tmp_i_111)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%currWord_data_1 = extractvalue i641 %empty_112" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:148]   --->   Operation 8 'extractvalue' 'currWord_data_1' <Predicate = (ure_state_load == 1 & tmp_i_111)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%currWord_keep_1 = extractvalue i641 %empty_112" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:148]   --->   Operation 9 'extractvalue' 'currWord_keep_1' <Predicate = (ure_state_load == 1 & tmp_i_111)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%currWord_last = extractvalue i641 %empty_112" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:148]   --->   Operation 10 'extractvalue' 'currWord_last' <Predicate = (ure_state_load == 1 & tmp_i_111)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln153 = trunc i512 %currWord_data_1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:153]   --->   Operation 11 'trunc' 'trunc_ln153' <Predicate = (ure_state_load == 1 & tmp_i_111)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln154 = trunc i64 %currWord_keep_1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:154]   --->   Operation 12 'trunc' 'trunc_ln154' <Predicate = (ure_state_load == 1 & tmp_i_111)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_56_i = partselect i288 @_ssdm_op_PartSelect.i288.i512.i32.i32, i512 %currWord_data_1, i32 224, i32 511" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:157]   --->   Operation 13 'partselect' 'tmp_56_i' <Predicate = (ure_state_load == 1 & tmp_i_111)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_58_i = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %currWord_keep_1, i32 28, i32 63" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:158]   --->   Operation 14 'partselect' 'tmp_58_i' <Predicate = (ure_state_load == 1 & tmp_i_111)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%br_ln161 = br i1 %currWord_last, void %if.end96.i, void %if.then87.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:161]   --->   Operation 15 'br' 'br_ln161' <Predicate = (ure_state_load == 1 & tmp_i_111)> <Delay = 0.38>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %currWord_keep_1, i32 28" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:162]   --->   Operation 16 'bitselect' 'tmp' <Predicate = (ure_state_load == 1 & tmp_i_111 & currWord_last)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln162 = br i1 %tmp, void %if.else92.i, void %if.then91.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:162]   --->   Operation 17 'br' 'br_ln162' <Predicate = (ure_state_load == 1 & tmp_i_111 & currWord_last)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.41ns)   --->   "%store_ln166 = store i2 0, i2 %ure_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:166]   --->   Operation 18 'store' 'store_ln166' <Predicate = (ure_state_load == 1 & tmp_i_111 & currWord_last & !tmp)> <Delay = 0.41>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%br_ln0 = br void %if.end96.i"   --->   Operation 19 'br' 'br_ln0' <Predicate = (ure_state_load == 1 & tmp_i_111 & currWord_last & !tmp)> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (0.41ns)   --->   "%store_ln163 = store i2 2, i2 %ure_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:163]   --->   Operation 20 'store' 'store_ln163' <Predicate = (ure_state_load == 1 & tmp_i_111 & currWord_last & tmp)> <Delay = 0.41>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%br_ln163 = br void %if.end96.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:163]   --->   Operation 21 'br' 'br_ln163' <Predicate = (ure_state_load == 1 & tmp_i_111 & currWord_last & tmp)> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln171 = br void %udpRxEngine.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:171]   --->   Operation 22 'br' 'br_ln171' <Predicate = (ure_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.41ns)   --->   "%store_ln177 = store i2 0, i2 %ure_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:177]   --->   Operation 23 'store' 'store_ln177' <Predicate = (ure_state_load == 2)> <Delay = 0.41>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i512P0A.i64P0A.i64P0A.i1P0A, i512 %rxUdpDataIn_V_data_V, i64 %rxUdpDataIn_V_keep_V, i64 %rxUdpDataIn_V_strb_V, i1 %rxUdpDataIn_V_last_V, i32 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:119]   --->   Operation 24 'nbreadreq' 'tmp_i' <Predicate = (ure_state_load != 2 & ure_state_load != 1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln119 = br i1 %tmp_i, void %if.end53.i, void %if.then.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:119]   --->   Operation 25 'br' 'br_ln119' <Predicate = (ure_state_load != 2 & ure_state_load != 1)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty = read i641 @_ssdm_op_Read.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %rxUdpDataIn_V_data_V, i64 %rxUdpDataIn_V_keep_V, i64 %rxUdpDataIn_V_strb_V, i1 %rxUdpDataIn_V_last_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:120]   --->   Operation 26 'read' 'empty' <Predicate = (ure_state_load != 2 & ure_state_load != 1 & tmp_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%currWord_data = extractvalue i641 %empty" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:120]   --->   Operation 27 'extractvalue' 'currWord_data' <Predicate = (ure_state_load != 2 & ure_state_load != 1 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%currWord_keep = extractvalue i641 %empty" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:120]   --->   Operation 28 'extractvalue' 'currWord_keep' <Predicate = (ure_state_load != 2 & ure_state_load != 1 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%currWord_last_3 = extractvalue i641 %empty" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:120]   --->   Operation 29 'extractvalue' 'currWord_last_3' <Predicate = (ure_state_load != 2 & ure_state_load != 1 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_40_i = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %currWord_data, i32 120, i32 127" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.hpp:106->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:124]   --->   Operation 30 'partselect' 'tmp_40_i' <Predicate = (ure_state_load != 2 & ure_state_load != 1 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_41_i = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %currWord_data, i32 112, i32 119" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.hpp:106->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:124]   --->   Operation 31 'partselect' 'tmp_41_i' <Predicate = (ure_state_load != 2 & ure_state_load != 1 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_42_i = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %currWord_data, i32 104, i32 111" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.hpp:106->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:124]   --->   Operation 32 'partselect' 'tmp_42_i' <Predicate = (ure_state_load != 2 & ure_state_load != 1 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_43_i = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %currWord_data, i32 96, i32 103" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.hpp:106->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:124]   --->   Operation 33 'partselect' 'tmp_43_i' <Predicate = (ure_state_load != 2 & ure_state_load != 1 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_44_i = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %currWord_data, i32 152, i32 159" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.hpp:106->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:125]   --->   Operation 34 'partselect' 'tmp_44_i' <Predicate = (ure_state_load != 2 & ure_state_load != 1 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_45_i = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %currWord_data, i32 144, i32 151" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.hpp:106->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:125]   --->   Operation 35 'partselect' 'tmp_45_i' <Predicate = (ure_state_load != 2 & ure_state_load != 1 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_46_i = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %currWord_data, i32 136, i32 143" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.hpp:106->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:125]   --->   Operation 36 'partselect' 'tmp_46_i' <Predicate = (ure_state_load != 2 & ure_state_load != 1 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_47_i = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %currWord_data, i32 128, i32 135" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.hpp:106->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:125]   --->   Operation 37 'partselect' 'tmp_47_i' <Predicate = (ure_state_load != 2 & ure_state_load != 1 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_48_i = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %currWord_data, i32 168, i32 175" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.hpp:106->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:127]   --->   Operation 38 'partselect' 'tmp_48_i' <Predicate = (ure_state_load != 2 & ure_state_load != 1 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_49_i = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %currWord_data, i32 160, i32 167" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.hpp:106->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:127]   --->   Operation 39 'partselect' 'tmp_49_i' <Predicate = (ure_state_load != 2 & ure_state_load != 1 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_50_i = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %currWord_data, i32 184, i32 191" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.hpp:106->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:128]   --->   Operation 40 'partselect' 'tmp_50_i' <Predicate = (ure_state_load != 2 & ure_state_load != 1 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_51_i = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %currWord_data, i32 176, i32 183" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.hpp:106->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:128]   --->   Operation 41 'partselect' 'tmp_51_i' <Predicate = (ure_state_load != 2 & ure_state_load != 1 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%auxWord_data = partselect i288 @_ssdm_op_PartSelect.i288.i512.i32.i32, i512 %currWord_data, i32 224, i32 511" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:133]   --->   Operation 42 'partselect' 'auxWord_data' <Predicate = (ure_state_load != 2 & ure_state_load != 1 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%auxWord_keep = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %currWord_keep, i32 28, i32 63" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:134]   --->   Operation 43 'partselect' 'auxWord_keep' <Predicate = (ure_state_load != 2 & ure_state_load != 1 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln138 = br i1 %currWord_last_3, void %if.else.i, void %if.then52.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:138]   --->   Operation 44 'br' 'br_ln138' <Predicate = (ure_state_load != 2 & ure_state_load != 1 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.41ns)   --->   "%store_ln141 = store i2 1, i2 %ure_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:141]   --->   Operation 45 'store' 'store_ln141' <Predicate = (ure_state_load != 2 & ure_state_load != 1 & tmp_i & !currWord_last_3)> <Delay = 0.41>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end.i"   --->   Operation 46 'br' 'br_ln0' <Predicate = (ure_state_load != 2 & ure_state_load != 1 & tmp_i & !currWord_last_3)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln145 = br void %udpRxEngine.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:145]   --->   Operation 47 'br' 'br_ln145' <Predicate = (ure_state_load != 2 & ure_state_load != 1)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.15>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ureDataPayload, void @empty_58, i32 0, i32 0, void @empty_42, i32 0, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ureDataPayload, void @empty_58, i32 0, i32 0, void @empty_42, i32 0, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ureDataPayload, void @empty_58, i32 0, i32 0, void @empty_42, i32 0, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ureMetaData, void @empty_58, i32 0, i32 0, void @empty_42, i32 0, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ureMetaData, void @empty_58, i32 0, i32 0, void @empty_42, i32 0, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ureMetaData, void @empty_58, i32 0, i32 0, void @empty_42, i32 0, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i512 %rxUdpDataIn_V_data_V, i64 %rxUdpDataIn_V_keep_V, i64 %rxUdpDataIn_V_strb_V, i1 0, i1 %rxUdpDataIn_V_last_V, i1 0, i1 0, void @empty_4"   --->   Operation 54 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ureDataPayload, void @empty_58, i32 0, i32 0, void @empty_42, i32 0, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ureMetaData, void @empty_58, i32 0, i32 0, void @empty_42, i32 0, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %rxUdpDataIn_V_last_V, i64 %rxUdpDataIn_V_strb_V, i64 %rxUdpDataIn_V_keep_V, i512 %rxUdpDataIn_V_data_V, void @empty_0, i32 1, i32 1, void @empty_2, i32 0, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_42"   --->   Operation 58 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%prevWord_data_1_load = load i512 %prevWord_data_1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:151]   --->   Operation 59 'load' 'prevWord_data_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%prevWord_keep_1_load = load i64 %prevWord_keep_1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:152]   --->   Operation 60 'load' 'prevWord_keep_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln151 = trunc i512 %prevWord_data_1_load" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:151]   --->   Operation 61 'trunc' 'trunc_ln151' <Predicate = (ure_state_load == 1 & tmp_i_111)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln152 = trunc i64 %prevWord_keep_1_load" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:152]   --->   Operation 62 'trunc' 'trunc_ln152' <Predicate = (ure_state_load == 1 & tmp_i_111)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_57_i = partset i512 @_ssdm_op_PartSet.i512.i512.i288.i32.i32, i512 %prevWord_data_1_load, i288 %tmp_56_i, i32 0, i32 287" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:157]   --->   Operation 63 'partset' 'tmp_57_i' <Predicate = (ure_state_load == 1 & tmp_i_111)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.38ns)   --->   "%store_ln157 = store i512 %tmp_57_i, i512 %prevWord_data_1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:157]   --->   Operation 64 'store' 'store_ln157' <Predicate = (ure_state_load == 1 & tmp_i_111)> <Delay = 0.38>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_59_i = partset i64 @_ssdm_op_PartSet.i64.i64.i36.i32.i32, i64 %prevWord_keep_1_load, i36 %tmp_58_i, i32 0, i32 35" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:158]   --->   Operation 65 'partset' 'tmp_59_i' <Predicate = (ure_state_load == 1 & tmp_i_111)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.38ns)   --->   "%store_ln158 = store i64 %tmp_59_i, i64 %prevWord_keep_1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:158]   --->   Operation 66 'store' 'store_ln158' <Predicate = (ure_state_load == 1 & tmp_i_111)> <Delay = 0.38>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%sendWord_last = phi i1 0, void %if.then91.i, i1 1, void %if.else92.i, i1 0, void %if.then56.i"   --->   Operation 67 'phi' 'sendWord_last' <Predicate = (ure_state_load == 1 & tmp_i_111)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_12_i = bitconcatenate i577 @_ssdm_op_BitConcatenate.i577.i1.i28.i36.i224.i288, i1 %sendWord_last, i28 %trunc_ln154, i36 %trunc_ln152, i224 %trunc_ln153, i288 %trunc_ln151" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:169]   --->   Operation 68 'bitconcatenate' 'tmp_12_i' <Predicate = (ure_state_load == 1 & tmp_i_111)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln169 = zext i577 %tmp_12_i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:169]   --->   Operation 69 'zext' 'zext_ln169' <Predicate = (ure_state_load == 1 & tmp_i_111)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (1.15ns)   --->   "%write_ln169 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %ureDataPayload, i1024 %zext_ln169" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:169]   --->   Operation 70 'write' 'write_ln169' <Predicate = (ure_state_load == 1 & tmp_i_111)> <Delay = 1.15> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 256> <FIFO>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln170 = br void %if.end97.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:170]   --->   Operation 71 'br' 'br_ln170' <Predicate = (ure_state_load == 1 & tmp_i_111)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln173 = trunc i512 %prevWord_data_1_load" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:173]   --->   Operation 72 'trunc' 'trunc_ln173' <Predicate = (ure_state_load == 2)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln176 = trunc i64 %prevWord_keep_1_load" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:176]   --->   Operation 73 'trunc' 'trunc_ln176' <Predicate = (ure_state_load == 2)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln176_cast = bitconcatenate i577 @_ssdm_op_BitConcatenate.i577.i29.i36.i224.i288, i29 268435456, i36 %trunc_ln176, i224 0, i288 %trunc_ln173" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:176]   --->   Operation 74 'bitconcatenate' 'zext_ln176_cast' <Predicate = (ure_state_load == 2)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln176 = zext i577 %zext_ln176_cast" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:176]   --->   Operation 75 'zext' 'zext_ln176' <Predicate = (ure_state_load == 2)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (1.15ns)   --->   "%write_ln176 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %ureDataPayload, i1024 %zext_ln176" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:176]   --->   Operation 76 'write' 'write_ln176' <Predicate = (ure_state_load == 2)> <Delay = 1.15> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 256> <FIFO>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln178 = br void %udpRxEngine.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:178]   --->   Operation 77 'br' 'br_ln178' <Predicate = (ure_state_load == 2)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i288 %auxWord_data" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:133]   --->   Operation 78 'zext' 'zext_ln133' <Predicate = (ure_state_load != 2 & ure_state_load != 1 & tmp_i)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i36 %auxWord_keep" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:134]   --->   Operation 79 'zext' 'zext_ln134' <Predicate = (ure_state_load != 2 & ure_state_load != 1 & tmp_i)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln137_cast = bitconcatenate i97 @_ssdm_op_BitConcatenate.i97.i1.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i1 1, i8 %tmp_51_i, i8 %tmp_50_i, i8 %tmp_49_i, i8 %tmp_48_i, i8 %tmp_47_i, i8 %tmp_46_i, i8 %tmp_45_i, i8 %tmp_44_i, i8 %tmp_43_i, i8 %tmp_42_i, i8 %tmp_41_i, i8 %tmp_40_i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:137]   --->   Operation 80 'bitconcatenate' 'zext_ln137_cast' <Predicate = (ure_state_load != 2 & ure_state_load != 1 & tmp_i)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln137 = zext i97 %zext_ln137_cast" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:137]   --->   Operation 81 'zext' 'zext_ln137' <Predicate = (ure_state_load != 2 & ure_state_load != 1 & tmp_i)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (1.15ns)   --->   "%write_ln137 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %ureMetaData, i128 %zext_ln137" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:137]   --->   Operation 82 'write' 'write_ln137' <Predicate = (ure_state_load != 2 & ure_state_load != 1 & tmp_i)> <Delay = 1.15> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 32> <FIFO>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln139_cast = bitconcatenate i577 @_ssdm_op_BitConcatenate.i577.i29.i36.i224.i288, i29 268435456, i36 %auxWord_keep, i224 0, i288 %auxWord_data" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:139]   --->   Operation 83 'bitconcatenate' 'zext_ln139_cast' <Predicate = (ure_state_load != 2 & ure_state_load != 1 & tmp_i & currWord_last_3)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln139 = zext i577 %zext_ln139_cast" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:139]   --->   Operation 84 'zext' 'zext_ln139' <Predicate = (ure_state_load != 2 & ure_state_load != 1 & tmp_i & currWord_last_3)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (1.15ns)   --->   "%write_ln139 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %ureDataPayload, i1024 %zext_ln139" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:139]   --->   Operation 85 'write' 'write_ln139' <Predicate = (ure_state_load != 2 & ure_state_load != 1 & tmp_i & currWord_last_3)> <Delay = 1.15> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 256> <FIFO>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln139 = br void %if.end.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:139]   --->   Operation 86 'br' 'br_ln139' <Predicate = (ure_state_load != 2 & ure_state_load != 1 & tmp_i & currWord_last_3)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.38ns)   --->   "%store_ln143 = store i512 %zext_ln133, i512 %prevWord_data_1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:143]   --->   Operation 87 'store' 'store_ln143' <Predicate = (ure_state_load != 2 & ure_state_load != 1 & tmp_i)> <Delay = 0.38>
ST_2 : Operation 88 [1/1] (0.38ns)   --->   "%store_ln143 = store i64 %zext_ln134, i64 %prevWord_keep_1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:143]   --->   Operation 88 'store' 'store_ln143' <Predicate = (ure_state_load != 2 & ure_state_load != 1 & tmp_i)> <Delay = 0.38>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln144 = br void %if.end53.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:144]   --->   Operation 89 'br' 'br_ln144' <Predicate = (ure_state_load != 2 & ure_state_load != 1 & tmp_i)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 90 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rxUdpDataIn_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ rxUdpDataIn_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ rxUdpDataIn_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ rxUdpDataIn_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ure_state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ prevWord_data_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ prevWord_keep_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ ureMetaData]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ureDataPayload]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ure_state_load          (load               ) [ 011]
switch_ln117            (switch             ) [ 000]
tmp_i_111               (nbreadreq          ) [ 011]
br_ln147                (br                 ) [ 000]
empty_112               (read               ) [ 000]
currWord_data_1         (extractvalue       ) [ 000]
currWord_keep_1         (extractvalue       ) [ 000]
currWord_last           (extractvalue       ) [ 010]
trunc_ln153             (trunc              ) [ 011]
trunc_ln154             (trunc              ) [ 011]
tmp_56_i                (partselect         ) [ 011]
tmp_58_i                (partselect         ) [ 011]
br_ln161                (br                 ) [ 011]
tmp                     (bitselect          ) [ 010]
br_ln162                (br                 ) [ 000]
store_ln166             (store              ) [ 000]
br_ln0                  (br                 ) [ 011]
store_ln163             (store              ) [ 000]
br_ln163                (br                 ) [ 011]
br_ln171                (br                 ) [ 000]
store_ln177             (store              ) [ 000]
tmp_i                   (nbreadreq          ) [ 011]
br_ln119                (br                 ) [ 000]
empty                   (read               ) [ 000]
currWord_data           (extractvalue       ) [ 000]
currWord_keep           (extractvalue       ) [ 000]
currWord_last_3         (extractvalue       ) [ 011]
tmp_40_i                (partselect         ) [ 011]
tmp_41_i                (partselect         ) [ 011]
tmp_42_i                (partselect         ) [ 011]
tmp_43_i                (partselect         ) [ 011]
tmp_44_i                (partselect         ) [ 011]
tmp_45_i                (partselect         ) [ 011]
tmp_46_i                (partselect         ) [ 011]
tmp_47_i                (partselect         ) [ 011]
tmp_48_i                (partselect         ) [ 011]
tmp_49_i                (partselect         ) [ 011]
tmp_50_i                (partselect         ) [ 011]
tmp_51_i                (partselect         ) [ 011]
auxWord_data            (partselect         ) [ 011]
auxWord_keep            (partselect         ) [ 011]
br_ln138                (br                 ) [ 000]
store_ln141             (store              ) [ 000]
br_ln0                  (br                 ) [ 000]
br_ln145                (br                 ) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
specaxissidechannel_ln0 (specaxissidechannel) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
specpipeline_ln0        (specpipeline       ) [ 000]
prevWord_data_1_load    (load               ) [ 000]
prevWord_keep_1_load    (load               ) [ 000]
trunc_ln151             (trunc              ) [ 000]
trunc_ln152             (trunc              ) [ 000]
tmp_57_i                (partset            ) [ 000]
store_ln157             (store              ) [ 000]
tmp_59_i                (partset            ) [ 000]
store_ln158             (store              ) [ 000]
sendWord_last           (phi                ) [ 011]
tmp_12_i                (bitconcatenate     ) [ 000]
zext_ln169              (zext               ) [ 000]
write_ln169             (write              ) [ 000]
br_ln170                (br                 ) [ 000]
trunc_ln173             (trunc              ) [ 000]
trunc_ln176             (trunc              ) [ 000]
zext_ln176_cast         (bitconcatenate     ) [ 000]
zext_ln176              (zext               ) [ 000]
write_ln176             (write              ) [ 000]
br_ln178                (br                 ) [ 000]
zext_ln133              (zext               ) [ 000]
zext_ln134              (zext               ) [ 000]
zext_ln137_cast         (bitconcatenate     ) [ 000]
zext_ln137              (zext               ) [ 000]
write_ln137             (write              ) [ 000]
zext_ln139_cast         (bitconcatenate     ) [ 000]
zext_ln139              (zext               ) [ 000]
write_ln139             (write              ) [ 000]
br_ln139                (br                 ) [ 000]
store_ln143             (store              ) [ 000]
store_ln143             (store              ) [ 000]
br_ln144                (br                 ) [ 000]
ret_ln0                 (ret                ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rxUdpDataIn_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxUdpDataIn_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="rxUdpDataIn_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxUdpDataIn_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rxUdpDataIn_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxUdpDataIn_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rxUdpDataIn_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxUdpDataIn_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ure_state">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ure_state"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="prevWord_data_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prevWord_data_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="prevWord_keep_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prevWord_keep_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="ureMetaData">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ureMetaData"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="ureDataPayload">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ureDataPayload"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i512P0A.i64P0A.i64P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i288.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i36.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_58"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i512.i512.i288.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i36.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i577.i1.i28.i36.i224.i288"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i577.i29.i36.i224.i288"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i97.i1.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="142" class="1004" name="grp_nbreadreq_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="512" slack="0"/>
<pin id="145" dir="0" index="2" bw="64" slack="0"/>
<pin id="146" dir="0" index="3" bw="64" slack="0"/>
<pin id="147" dir="0" index="4" bw="1" slack="0"/>
<pin id="148" dir="0" index="5" bw="1" slack="0"/>
<pin id="149" dir="1" index="6" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i_111/1 tmp_i/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="641" slack="0"/>
<pin id="158" dir="0" index="1" bw="512" slack="0"/>
<pin id="159" dir="0" index="2" bw="64" slack="0"/>
<pin id="160" dir="0" index="3" bw="64" slack="0"/>
<pin id="161" dir="0" index="4" bw="1" slack="0"/>
<pin id="162" dir="1" index="5" bw="641" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_112/1 empty/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_write_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="1024" slack="0"/>
<pin id="171" dir="0" index="2" bw="577" slack="0"/>
<pin id="172" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln169/2 write_ln176/2 write_ln139/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="write_ln137_write_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="0" slack="0"/>
<pin id="177" dir="0" index="1" bw="128" slack="0"/>
<pin id="178" dir="0" index="2" bw="97" slack="0"/>
<pin id="179" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln137/2 "/>
</bind>
</comp>

<comp id="182" class="1005" name="sendWord_last_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="1"/>
<pin id="184" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sendWord_last (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="sendWord_last_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="1"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="1" slack="1"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="4" bw="1" slack="1"/>
<pin id="193" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sendWord_last/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="641" slack="0"/>
<pin id="200" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="currWord_data_1/1 currWord_data/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="641" slack="0"/>
<pin id="204" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="currWord_keep_1/1 currWord_keep/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="641" slack="0"/>
<pin id="208" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="currWord_last/1 currWord_last_3/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="288" slack="0"/>
<pin id="212" dir="0" index="1" bw="512" slack="0"/>
<pin id="213" dir="0" index="2" bw="9" slack="0"/>
<pin id="214" dir="0" index="3" bw="10" slack="0"/>
<pin id="215" dir="1" index="4" bw="288" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_56_i/1 auxWord_data/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="36" slack="0"/>
<pin id="222" dir="0" index="1" bw="64" slack="0"/>
<pin id="223" dir="0" index="2" bw="6" slack="0"/>
<pin id="224" dir="0" index="3" bw="7" slack="0"/>
<pin id="225" dir="1" index="4" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_58_i/1 auxWord_keep/1 "/>
</bind>
</comp>

<comp id="230" class="1005" name="reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="288" slack="1"/>
<pin id="232" dir="1" index="1" bw="288" slack="1"/>
</pin_list>
<bind>
<opset="tmp_56_i auxWord_data "/>
</bind>
</comp>

<comp id="234" class="1005" name="reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="36" slack="1"/>
<pin id="236" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="tmp_58_i auxWord_keep "/>
</bind>
</comp>

<comp id="238" class="1004" name="ure_state_load_load_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="2" slack="0"/>
<pin id="240" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ure_state_load/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="trunc_ln153_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="512" slack="0"/>
<pin id="244" dir="1" index="1" bw="224" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln153/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="trunc_ln154_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="64" slack="0"/>
<pin id="248" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln154/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="64" slack="0"/>
<pin id="253" dir="0" index="2" bw="6" slack="0"/>
<pin id="254" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="store_ln166_store_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="2" slack="0"/>
<pin id="261" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln166/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="store_ln163_store_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="2" slack="0"/>
<pin id="266" dir="0" index="1" bw="2" slack="0"/>
<pin id="267" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln163/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="store_ln177_store_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="2" slack="0"/>
<pin id="273" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_40_i_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="0"/>
<pin id="278" dir="0" index="1" bw="512" slack="0"/>
<pin id="279" dir="0" index="2" bw="8" slack="0"/>
<pin id="280" dir="0" index="3" bw="8" slack="0"/>
<pin id="281" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_40_i/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_41_i_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="8" slack="0"/>
<pin id="288" dir="0" index="1" bw="512" slack="0"/>
<pin id="289" dir="0" index="2" bw="8" slack="0"/>
<pin id="290" dir="0" index="3" bw="8" slack="0"/>
<pin id="291" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_41_i/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_42_i_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="0"/>
<pin id="298" dir="0" index="1" bw="512" slack="0"/>
<pin id="299" dir="0" index="2" bw="8" slack="0"/>
<pin id="300" dir="0" index="3" bw="8" slack="0"/>
<pin id="301" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_42_i/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_43_i_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="0"/>
<pin id="308" dir="0" index="1" bw="512" slack="0"/>
<pin id="309" dir="0" index="2" bw="8" slack="0"/>
<pin id="310" dir="0" index="3" bw="8" slack="0"/>
<pin id="311" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_43_i/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_44_i_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="8" slack="0"/>
<pin id="318" dir="0" index="1" bw="512" slack="0"/>
<pin id="319" dir="0" index="2" bw="9" slack="0"/>
<pin id="320" dir="0" index="3" bw="9" slack="0"/>
<pin id="321" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_44_i/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_45_i_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8" slack="0"/>
<pin id="328" dir="0" index="1" bw="512" slack="0"/>
<pin id="329" dir="0" index="2" bw="9" slack="0"/>
<pin id="330" dir="0" index="3" bw="9" slack="0"/>
<pin id="331" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_45_i/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_46_i_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="0"/>
<pin id="338" dir="0" index="1" bw="512" slack="0"/>
<pin id="339" dir="0" index="2" bw="9" slack="0"/>
<pin id="340" dir="0" index="3" bw="9" slack="0"/>
<pin id="341" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_46_i/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_47_i_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="0"/>
<pin id="348" dir="0" index="1" bw="512" slack="0"/>
<pin id="349" dir="0" index="2" bw="9" slack="0"/>
<pin id="350" dir="0" index="3" bw="9" slack="0"/>
<pin id="351" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_47_i/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_48_i_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="0"/>
<pin id="358" dir="0" index="1" bw="512" slack="0"/>
<pin id="359" dir="0" index="2" bw="9" slack="0"/>
<pin id="360" dir="0" index="3" bw="9" slack="0"/>
<pin id="361" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_48_i/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_49_i_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="0"/>
<pin id="368" dir="0" index="1" bw="512" slack="0"/>
<pin id="369" dir="0" index="2" bw="9" slack="0"/>
<pin id="370" dir="0" index="3" bw="9" slack="0"/>
<pin id="371" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_49_i/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_50_i_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="8" slack="0"/>
<pin id="378" dir="0" index="1" bw="512" slack="0"/>
<pin id="379" dir="0" index="2" bw="9" slack="0"/>
<pin id="380" dir="0" index="3" bw="9" slack="0"/>
<pin id="381" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_50_i/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_51_i_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="8" slack="0"/>
<pin id="388" dir="0" index="1" bw="512" slack="0"/>
<pin id="389" dir="0" index="2" bw="9" slack="0"/>
<pin id="390" dir="0" index="3" bw="9" slack="0"/>
<pin id="391" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_51_i/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="store_ln141_store_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="0" index="1" bw="2" slack="0"/>
<pin id="399" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln141/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="prevWord_data_1_load_load_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="512" slack="0"/>
<pin id="404" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="prevWord_data_1_load/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="prevWord_keep_1_load_load_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="64" slack="0"/>
<pin id="408" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="prevWord_keep_1_load/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="trunc_ln151_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="512" slack="0"/>
<pin id="412" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln151/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="trunc_ln152_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="64" slack="0"/>
<pin id="416" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln152/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_57_i_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="512" slack="0"/>
<pin id="420" dir="0" index="1" bw="512" slack="0"/>
<pin id="421" dir="0" index="2" bw="288" slack="1"/>
<pin id="422" dir="0" index="3" bw="1" slack="0"/>
<pin id="423" dir="0" index="4" bw="10" slack="0"/>
<pin id="424" dir="1" index="5" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="tmp_57_i/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="store_ln157_store_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="512" slack="0"/>
<pin id="432" dir="0" index="1" bw="512" slack="0"/>
<pin id="433" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln157/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_59_i_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="64" slack="0"/>
<pin id="438" dir="0" index="1" bw="64" slack="0"/>
<pin id="439" dir="0" index="2" bw="36" slack="1"/>
<pin id="440" dir="0" index="3" bw="1" slack="0"/>
<pin id="441" dir="0" index="4" bw="7" slack="0"/>
<pin id="442" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="tmp_59_i/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="store_ln158_store_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="64" slack="0"/>
<pin id="450" dir="0" index="1" bw="64" slack="0"/>
<pin id="451" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln158/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_12_i_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="577" slack="0"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="0" index="2" bw="28" slack="1"/>
<pin id="458" dir="0" index="3" bw="36" slack="0"/>
<pin id="459" dir="0" index="4" bw="224" slack="1"/>
<pin id="460" dir="0" index="5" bw="288" slack="0"/>
<pin id="461" dir="1" index="6" bw="577" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12_i/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="zext_ln169_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="577" slack="0"/>
<pin id="468" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln169/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="trunc_ln173_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="512" slack="0"/>
<pin id="473" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln173/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="trunc_ln176_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="64" slack="0"/>
<pin id="477" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln176/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="zext_ln176_cast_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="577" slack="0"/>
<pin id="481" dir="0" index="1" bw="29" slack="0"/>
<pin id="482" dir="0" index="2" bw="36" slack="0"/>
<pin id="483" dir="0" index="3" bw="1" slack="0"/>
<pin id="484" dir="0" index="4" bw="288" slack="0"/>
<pin id="485" dir="1" index="5" bw="577" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln176_cast/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="zext_ln176_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="577" slack="0"/>
<pin id="493" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln176/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="zext_ln133_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="288" slack="1"/>
<pin id="498" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="zext_ln134_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="36" slack="1"/>
<pin id="502" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="zext_ln137_cast_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="97" slack="0"/>
<pin id="506" dir="0" index="1" bw="1" slack="0"/>
<pin id="507" dir="0" index="2" bw="8" slack="1"/>
<pin id="508" dir="0" index="3" bw="8" slack="1"/>
<pin id="509" dir="0" index="4" bw="8" slack="1"/>
<pin id="510" dir="0" index="5" bw="8" slack="1"/>
<pin id="511" dir="0" index="6" bw="8" slack="1"/>
<pin id="512" dir="0" index="7" bw="8" slack="1"/>
<pin id="513" dir="0" index="8" bw="8" slack="1"/>
<pin id="514" dir="0" index="9" bw="8" slack="1"/>
<pin id="515" dir="0" index="10" bw="8" slack="1"/>
<pin id="516" dir="0" index="11" bw="8" slack="1"/>
<pin id="517" dir="0" index="12" bw="8" slack="1"/>
<pin id="518" dir="0" index="13" bw="8" slack="1"/>
<pin id="519" dir="1" index="14" bw="97" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln137_cast/2 "/>
</bind>
</comp>

<comp id="522" class="1004" name="zext_ln137_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="97" slack="0"/>
<pin id="524" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln137/2 "/>
</bind>
</comp>

<comp id="527" class="1004" name="zext_ln139_cast_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="577" slack="0"/>
<pin id="529" dir="0" index="1" bw="29" slack="0"/>
<pin id="530" dir="0" index="2" bw="36" slack="1"/>
<pin id="531" dir="0" index="3" bw="1" slack="0"/>
<pin id="532" dir="0" index="4" bw="288" slack="1"/>
<pin id="533" dir="1" index="5" bw="577" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln139_cast/2 "/>
</bind>
</comp>

<comp id="539" class="1004" name="zext_ln139_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="577" slack="0"/>
<pin id="541" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln139/2 "/>
</bind>
</comp>

<comp id="544" class="1004" name="store_ln143_store_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="288" slack="0"/>
<pin id="546" dir="0" index="1" bw="512" slack="0"/>
<pin id="547" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/2 "/>
</bind>
</comp>

<comp id="550" class="1004" name="store_ln143_store_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="36" slack="0"/>
<pin id="552" dir="0" index="1" bw="64" slack="0"/>
<pin id="553" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/2 "/>
</bind>
</comp>

<comp id="556" class="1005" name="ure_state_load_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="2" slack="1"/>
<pin id="558" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="ure_state_load "/>
</bind>
</comp>

<comp id="560" class="1005" name="tmp_i_111_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="1"/>
<pin id="562" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_111 "/>
</bind>
</comp>

<comp id="567" class="1005" name="trunc_ln153_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="224" slack="1"/>
<pin id="569" dir="1" index="1" bw="224" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln153 "/>
</bind>
</comp>

<comp id="572" class="1005" name="trunc_ln154_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="28" slack="1"/>
<pin id="574" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln154 "/>
</bind>
</comp>

<comp id="580" class="1005" name="tmp_i_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="1"/>
<pin id="582" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="584" class="1005" name="currWord_last_3_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="1"/>
<pin id="586" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="currWord_last_3 "/>
</bind>
</comp>

<comp id="588" class="1005" name="tmp_40_i_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="8" slack="1"/>
<pin id="590" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_40_i "/>
</bind>
</comp>

<comp id="593" class="1005" name="tmp_41_i_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="8" slack="1"/>
<pin id="595" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_41_i "/>
</bind>
</comp>

<comp id="598" class="1005" name="tmp_42_i_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="8" slack="1"/>
<pin id="600" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_42_i "/>
</bind>
</comp>

<comp id="603" class="1005" name="tmp_43_i_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="8" slack="1"/>
<pin id="605" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_43_i "/>
</bind>
</comp>

<comp id="608" class="1005" name="tmp_44_i_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="8" slack="1"/>
<pin id="610" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_44_i "/>
</bind>
</comp>

<comp id="613" class="1005" name="tmp_45_i_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="8" slack="1"/>
<pin id="615" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_45_i "/>
</bind>
</comp>

<comp id="618" class="1005" name="tmp_46_i_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="8" slack="1"/>
<pin id="620" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_46_i "/>
</bind>
</comp>

<comp id="623" class="1005" name="tmp_47_i_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="8" slack="1"/>
<pin id="625" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_47_i "/>
</bind>
</comp>

<comp id="628" class="1005" name="tmp_48_i_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="8" slack="1"/>
<pin id="630" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_48_i "/>
</bind>
</comp>

<comp id="633" class="1005" name="tmp_49_i_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="8" slack="1"/>
<pin id="635" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_49_i "/>
</bind>
</comp>

<comp id="638" class="1005" name="tmp_50_i_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="8" slack="1"/>
<pin id="640" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_50_i "/>
</bind>
</comp>

<comp id="643" class="1005" name="tmp_51_i_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="8" slack="1"/>
<pin id="645" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_51_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="150"><net_src comp="22" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="151"><net_src comp="0" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="2" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="153"><net_src comp="4" pin="0"/><net_sink comp="142" pin=3"/></net>

<net id="154"><net_src comp="6" pin="0"/><net_sink comp="142" pin=4"/></net>

<net id="155"><net_src comp="24" pin="0"/><net_sink comp="142" pin=5"/></net>

<net id="163"><net_src comp="26" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="164"><net_src comp="0" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="165"><net_src comp="2" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="166"><net_src comp="4" pin="0"/><net_sink comp="156" pin=3"/></net>

<net id="167"><net_src comp="6" pin="0"/><net_sink comp="156" pin=4"/></net>

<net id="173"><net_src comp="130" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="16" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="140" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="14" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="124" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="126" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="195"><net_src comp="182" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="196"><net_src comp="182" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="197"><net_src comp="182" pin="1"/><net_sink comp="187" pin=4"/></net>

<net id="201"><net_src comp="156" pin="5"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="156" pin="5"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="156" pin="5"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="28" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="198" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="218"><net_src comp="30" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="219"><net_src comp="32" pin="0"/><net_sink comp="210" pin=3"/></net>

<net id="226"><net_src comp="34" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="202" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="228"><net_src comp="36" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="229"><net_src comp="38" pin="0"/><net_sink comp="220" pin=3"/></net>

<net id="233"><net_src comp="210" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="220" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="8" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="198" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="202" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="40" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="202" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="36" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="262"><net_src comp="42" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="8" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="18" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="8" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="42" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="8" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="282"><net_src comp="44" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="198" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="284"><net_src comp="46" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="285"><net_src comp="48" pin="0"/><net_sink comp="276" pin=3"/></net>

<net id="292"><net_src comp="44" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="198" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="294"><net_src comp="50" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="295"><net_src comp="52" pin="0"/><net_sink comp="286" pin=3"/></net>

<net id="302"><net_src comp="44" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="198" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="304"><net_src comp="54" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="305"><net_src comp="56" pin="0"/><net_sink comp="296" pin=3"/></net>

<net id="312"><net_src comp="44" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="198" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="314"><net_src comp="58" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="315"><net_src comp="60" pin="0"/><net_sink comp="306" pin=3"/></net>

<net id="322"><net_src comp="44" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="198" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="324"><net_src comp="62" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="325"><net_src comp="64" pin="0"/><net_sink comp="316" pin=3"/></net>

<net id="332"><net_src comp="44" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="198" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="334"><net_src comp="66" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="335"><net_src comp="68" pin="0"/><net_sink comp="326" pin=3"/></net>

<net id="342"><net_src comp="44" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="198" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="344"><net_src comp="70" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="345"><net_src comp="72" pin="0"/><net_sink comp="336" pin=3"/></net>

<net id="352"><net_src comp="44" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="198" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="354"><net_src comp="74" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="355"><net_src comp="76" pin="0"/><net_sink comp="346" pin=3"/></net>

<net id="362"><net_src comp="44" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="198" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="364"><net_src comp="78" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="365"><net_src comp="80" pin="0"/><net_sink comp="356" pin=3"/></net>

<net id="372"><net_src comp="44" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="198" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="374"><net_src comp="82" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="375"><net_src comp="84" pin="0"/><net_sink comp="366" pin=3"/></net>

<net id="382"><net_src comp="44" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="198" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="384"><net_src comp="86" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="385"><net_src comp="88" pin="0"/><net_sink comp="376" pin=3"/></net>

<net id="392"><net_src comp="44" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="198" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="394"><net_src comp="90" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="395"><net_src comp="92" pin="0"/><net_sink comp="386" pin=3"/></net>

<net id="400"><net_src comp="20" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="8" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="405"><net_src comp="10" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="12" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="402" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="406" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="425"><net_src comp="116" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="426"><net_src comp="402" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="427"><net_src comp="230" pin="1"/><net_sink comp="418" pin=2"/></net>

<net id="428"><net_src comp="98" pin="0"/><net_sink comp="418" pin=3"/></net>

<net id="429"><net_src comp="118" pin="0"/><net_sink comp="418" pin=4"/></net>

<net id="434"><net_src comp="418" pin="5"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="10" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="443"><net_src comp="120" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="444"><net_src comp="406" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="445"><net_src comp="234" pin="1"/><net_sink comp="436" pin=2"/></net>

<net id="446"><net_src comp="98" pin="0"/><net_sink comp="436" pin=3"/></net>

<net id="447"><net_src comp="122" pin="0"/><net_sink comp="436" pin=4"/></net>

<net id="452"><net_src comp="436" pin="5"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="12" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="462"><net_src comp="128" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="463"><net_src comp="187" pin="6"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="414" pin="1"/><net_sink comp="454" pin=3"/></net>

<net id="465"><net_src comp="410" pin="1"/><net_sink comp="454" pin=5"/></net>

<net id="469"><net_src comp="454" pin="6"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="474"><net_src comp="402" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="478"><net_src comp="406" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="486"><net_src comp="132" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="487"><net_src comp="134" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="488"><net_src comp="475" pin="1"/><net_sink comp="479" pin=2"/></net>

<net id="489"><net_src comp="136" pin="0"/><net_sink comp="479" pin=3"/></net>

<net id="490"><net_src comp="471" pin="1"/><net_sink comp="479" pin=4"/></net>

<net id="494"><net_src comp="479" pin="5"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="499"><net_src comp="230" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="503"><net_src comp="234" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="520"><net_src comp="138" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="521"><net_src comp="126" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="525"><net_src comp="504" pin="14"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="534"><net_src comp="132" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="535"><net_src comp="134" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="536"><net_src comp="234" pin="1"/><net_sink comp="527" pin=2"/></net>

<net id="537"><net_src comp="136" pin="0"/><net_sink comp="527" pin=3"/></net>

<net id="538"><net_src comp="230" pin="1"/><net_sink comp="527" pin=4"/></net>

<net id="542"><net_src comp="527" pin="5"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="548"><net_src comp="496" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="10" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="554"><net_src comp="500" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="12" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="559"><net_src comp="238" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="563"><net_src comp="142" pin="6"/><net_sink comp="560" pin=0"/></net>

<net id="570"><net_src comp="242" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="454" pin=4"/></net>

<net id="575"><net_src comp="246" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="454" pin=2"/></net>

<net id="583"><net_src comp="142" pin="6"/><net_sink comp="580" pin=0"/></net>

<net id="587"><net_src comp="206" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="591"><net_src comp="276" pin="4"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="504" pin=13"/></net>

<net id="596"><net_src comp="286" pin="4"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="504" pin=12"/></net>

<net id="601"><net_src comp="296" pin="4"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="504" pin=11"/></net>

<net id="606"><net_src comp="306" pin="4"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="504" pin=10"/></net>

<net id="611"><net_src comp="316" pin="4"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="504" pin=9"/></net>

<net id="616"><net_src comp="326" pin="4"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="504" pin=8"/></net>

<net id="621"><net_src comp="336" pin="4"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="504" pin=7"/></net>

<net id="626"><net_src comp="346" pin="4"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="504" pin=6"/></net>

<net id="631"><net_src comp="356" pin="4"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="504" pin=5"/></net>

<net id="636"><net_src comp="366" pin="4"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="504" pin=4"/></net>

<net id="641"><net_src comp="376" pin="4"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="504" pin=3"/></net>

<net id="646"><net_src comp="386" pin="4"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="504" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: rxUdpDataIn_V_data_V | {}
	Port: rxUdpDataIn_V_keep_V | {}
	Port: rxUdpDataIn_V_strb_V | {}
	Port: rxUdpDataIn_V_last_V | {}
	Port: ure_state | {1 }
	Port: prevWord_data_1 | {2 }
	Port: prevWord_keep_1 | {2 }
	Port: ureMetaData | {2 }
	Port: ureDataPayload | {2 }
 - Input state : 
	Port: udpRxEngine : rxUdpDataIn_V_data_V | {1 }
	Port: udpRxEngine : rxUdpDataIn_V_keep_V | {1 }
	Port: udpRxEngine : rxUdpDataIn_V_strb_V | {1 }
	Port: udpRxEngine : rxUdpDataIn_V_last_V | {1 }
	Port: udpRxEngine : ure_state | {1 }
	Port: udpRxEngine : prevWord_data_1 | {2 }
	Port: udpRxEngine : prevWord_keep_1 | {2 }
	Port: udpRxEngine : ureMetaData | {}
	Port: udpRxEngine : ureDataPayload | {}
  - Chain level:
	State 1
		switch_ln117 : 1
		trunc_ln153 : 1
		trunc_ln154 : 1
		tmp_56_i : 1
		tmp_58_i : 1
		br_ln161 : 1
		tmp : 1
		br_ln162 : 2
		tmp_40_i : 1
		tmp_41_i : 1
		tmp_42_i : 1
		tmp_43_i : 1
		tmp_44_i : 1
		tmp_45_i : 1
		tmp_46_i : 1
		tmp_47_i : 1
		tmp_48_i : 1
		tmp_49_i : 1
		tmp_50_i : 1
		tmp_51_i : 1
		auxWord_data : 1
		auxWord_keep : 1
		br_ln138 : 1
	State 2
		trunc_ln151 : 1
		trunc_ln152 : 1
		tmp_57_i : 1
		store_ln157 : 2
		tmp_59_i : 1
		store_ln158 : 2
		tmp_12_i : 2
		zext_ln169 : 3
		write_ln169 : 4
		trunc_ln173 : 1
		trunc_ln176 : 1
		zext_ln176_cast : 2
		zext_ln176 : 3
		write_ln176 : 4
		zext_ln137 : 1
		write_ln137 : 2
		zext_ln139 : 1
		write_ln139 : 2
		store_ln143 : 1
		store_ln143 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|
| Operation|      Functional Unit     |
|----------|--------------------------|
| nbreadreq|   grp_nbreadreq_fu_142   |
|----------|--------------------------|
|   read   |      grp_read_fu_156     |
|----------|--------------------------|
|   write  |     grp_write_fu_168     |
|          | write_ln137_write_fu_175 |
|----------|--------------------------|
|          |        grp_fu_198        |
|extractvalue|        grp_fu_202        |
|          |        grp_fu_206        |
|----------|--------------------------|
|          |        grp_fu_210        |
|          |        grp_fu_220        |
|          |      tmp_40_i_fu_276     |
|          |      tmp_41_i_fu_286     |
|          |      tmp_42_i_fu_296     |
|          |      tmp_43_i_fu_306     |
|partselect|      tmp_44_i_fu_316     |
|          |      tmp_45_i_fu_326     |
|          |      tmp_46_i_fu_336     |
|          |      tmp_47_i_fu_346     |
|          |      tmp_48_i_fu_356     |
|          |      tmp_49_i_fu_366     |
|          |      tmp_50_i_fu_376     |
|          |      tmp_51_i_fu_386     |
|----------|--------------------------|
|          |    trunc_ln153_fu_242    |
|          |    trunc_ln154_fu_246    |
|   trunc  |    trunc_ln151_fu_410    |
|          |    trunc_ln152_fu_414    |
|          |    trunc_ln173_fu_471    |
|          |    trunc_ln176_fu_475    |
|----------|--------------------------|
| bitselect|        tmp_fu_250        |
|----------|--------------------------|
|  partset |      tmp_57_i_fu_418     |
|          |      tmp_59_i_fu_436     |
|----------|--------------------------|
|          |      tmp_12_i_fu_454     |
|bitconcatenate|  zext_ln176_cast_fu_479  |
|          |  zext_ln137_cast_fu_504  |
|          |  zext_ln139_cast_fu_527  |
|----------|--------------------------|
|          |     zext_ln169_fu_466    |
|          |     zext_ln176_fu_491    |
|   zext   |     zext_ln133_fu_496    |
|          |     zext_ln134_fu_500    |
|          |     zext_ln137_fu_522    |
|          |     zext_ln139_fu_539    |
|----------|--------------------------|
|   Total  |                          |
|----------|--------------------------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|currWord_last_3_reg_584|    1   |
|        reg_230        |   288  |
|        reg_234        |   36   |
| sendWord_last_reg_182 |    1   |
|    tmp_40_i_reg_588   |    8   |
|    tmp_41_i_reg_593   |    8   |
|    tmp_42_i_reg_598   |    8   |
|    tmp_43_i_reg_603   |    8   |
|    tmp_44_i_reg_608   |    8   |
|    tmp_45_i_reg_613   |    8   |
|    tmp_46_i_reg_618   |    8   |
|    tmp_47_i_reg_623   |    8   |
|    tmp_48_i_reg_628   |    8   |
|    tmp_49_i_reg_633   |    8   |
|    tmp_50_i_reg_638   |    8   |
|    tmp_51_i_reg_643   |    8   |
|   tmp_i_111_reg_560   |    1   |
|     tmp_i_reg_580     |    1   |
|  trunc_ln153_reg_567  |   224  |
|  trunc_ln154_reg_572  |   28   |
| ure_state_load_reg_556|    2   |
+-----------------------+--------+
|         Total         |   678  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
|    grp_write_fu_168   |  p2  |   3  |  577 |  1731  ||    14   |
| sendWord_last_reg_182 |  p0  |   2  |   1  |    2   |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |  1733  || 0.806857||    14   |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   14   |
|  Register |    -   |   678  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   678  |   14   |
+-----------+--------+--------+--------+
