Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Apr  5 20:38:43 2019
| Host         : DESKTOP-K0CKIO3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Voice_Scope_TOP_timing_summary_routed.rpt -pb Voice_Scope_TOP_timing_summary_routed.pb -rpx Voice_Scope_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : Voice_Scope_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 18 register/latch pins with no clock driven by root clock pin: advanced_sw (HIGH)

 There are 2850 register/latch pins with no clock driven by root clock pin: c0/SLOW_CLK_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clr1/colour_reg[0]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clr1/colour_reg[1]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clr1/colour_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: clr1/slowclk/slowclock_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: dpt1/slowclk/slowclock_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: fll1/slowclk/slowclock_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: grd1/grid_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: grd1/grid_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: grd1/grid_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: grd1/slowclk/slowclock_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vc1/sclk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 21355 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.847      -77.416                     38                  399        0.240        0.000                      0                  399        3.000        0.000                       0                   230  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 4.630}        9.259           108.000         
  clk_out1_clk_wiz_0_1  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                   5.190        0.000                      0                  145        0.240        0.000                      0                  145        3.000        0.000                       0                   125  
  clk_out1_clk_wiz_0         -5.847      -77.416                     38                  218        0.274        0.000                      0                  218        4.130        0.000                       0                    91  
  clk_out1_clk_wiz_0_1        3.805        0.000                      0                    3        0.855        0.000                      0                    3        4.130        0.000                       0                     8  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          4.135        0.000                      0                   12        0.468        0.000                      0                   12  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.233        0.000                      0                   36        0.260        0.000                      0                   36  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.190ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.240ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.190ns  (required time - arrival time)
  Source:                 vc1/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.769ns  (logic 1.076ns (22.562%)  route 3.693ns (77.438%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.637     5.158    vc1/CLK_IBUF_BUFG
    SLICE_X61Y46         FDRE                                         r  vc1/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.456     5.614 f  vc1/count2_reg[0]/Q
                         net (fo=4, routed)           1.052     6.666    vc1/count2_reg[0]
    SLICE_X59Y48         LUT5 (Prop_lut5_I1_O)        0.124     6.790 r  vc1/sclk_i_19/O
                         net (fo=1, routed)           0.974     7.764    vc1/sclk_i_19_n_0
    SLICE_X63Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.888 r  vc1/sclk_i_15/O
                         net (fo=1, routed)           0.433     8.321    vc1/sclk_i_15_n_0
    SLICE_X63Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.445 r  vc1/sclk_i_10/O
                         net (fo=1, routed)           0.570     9.016    vc1/sclk_i_10_n_0
    SLICE_X63Y47         LUT6 (Prop_lut6_I5_O)        0.124     9.140 r  vc1/sclk_i_4/O
                         net (fo=1, routed)           0.664     9.803    vc1/sclk_i_4_n_0
    SLICE_X62Y47         LUT6 (Prop_lut6_I3_O)        0.124     9.927 r  vc1/sclk_i_1/O
                         net (fo=1, routed)           0.000     9.927    vc1/sclk_i_1_n_0
    SLICE_X62Y47         FDRE                                         r  vc1/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.520    14.861    vc1/CLK_IBUF_BUFG
    SLICE_X62Y47         FDRE                                         r  vc1/sclk_reg/C
                         clock pessimism              0.260    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X62Y47         FDRE (Setup_fdre_C_D)        0.031    15.117    vc1/sclk_reg
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                          -9.927    
  -------------------------------------------------------------------
                         slack                                  5.190    

Slack (MET) :             6.213ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.285ns  (logic 0.552ns (16.806%)  route 2.733ns (83.194%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.564     5.085    c0/CLK_IBUF_BUFG
    SLICE_X31Y42         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.901     6.442    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.538 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=2863, routed)        1.832     8.370    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X61Y46         FDRE                                         r  vc1/count2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.518    14.859    vc1/CLK_IBUF_BUFG
    SLICE_X61Y46         FDRE                                         r  vc1/count2_reg[0]/C
                         clock pessimism              0.188    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X61Y46         FDRE (Setup_fdre_C_R)       -0.429    14.583    vc1/count2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                          -8.370    
  -------------------------------------------------------------------
                         slack                                  6.213    

Slack (MET) :             6.213ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.285ns  (logic 0.552ns (16.806%)  route 2.733ns (83.194%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.564     5.085    c0/CLK_IBUF_BUFG
    SLICE_X31Y42         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.901     6.442    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.538 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=2863, routed)        1.832     8.370    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X61Y46         FDRE                                         r  vc1/count2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.518    14.859    vc1/CLK_IBUF_BUFG
    SLICE_X61Y46         FDRE                                         r  vc1/count2_reg[1]/C
                         clock pessimism              0.188    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X61Y46         FDRE (Setup_fdre_C_R)       -0.429    14.583    vc1/count2_reg[1]
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                          -8.370    
  -------------------------------------------------------------------
                         slack                                  6.213    

Slack (MET) :             6.213ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.285ns  (logic 0.552ns (16.806%)  route 2.733ns (83.194%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.564     5.085    c0/CLK_IBUF_BUFG
    SLICE_X31Y42         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.901     6.442    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.538 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=2863, routed)        1.832     8.370    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X61Y46         FDRE                                         r  vc1/count2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.518    14.859    vc1/CLK_IBUF_BUFG
    SLICE_X61Y46         FDRE                                         r  vc1/count2_reg[2]/C
                         clock pessimism              0.188    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X61Y46         FDRE (Setup_fdre_C_R)       -0.429    14.583    vc1/count2_reg[2]
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                          -8.370    
  -------------------------------------------------------------------
                         slack                                  6.213    

Slack (MET) :             6.213ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.285ns  (logic 0.552ns (16.806%)  route 2.733ns (83.194%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.564     5.085    c0/CLK_IBUF_BUFG
    SLICE_X31Y42         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.901     6.442    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.538 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=2863, routed)        1.832     8.370    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X61Y46         FDRE                                         r  vc1/count2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.518    14.859    vc1/CLK_IBUF_BUFG
    SLICE_X61Y46         FDRE                                         r  vc1/count2_reg[3]/C
                         clock pessimism              0.188    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X61Y46         FDRE (Setup_fdre_C_R)       -0.429    14.583    vc1/count2_reg[3]
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                          -8.370    
  -------------------------------------------------------------------
                         slack                                  6.213    

Slack (MET) :             6.213ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 0.552ns (16.801%)  route 2.734ns (83.199%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.564     5.085    c0/CLK_IBUF_BUFG
    SLICE_X31Y42         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.901     6.442    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.538 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=2863, routed)        1.833     8.371    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X61Y48         FDRE                                         r  vc1/count2_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.519    14.860    vc1/CLK_IBUF_BUFG
    SLICE_X61Y48         FDRE                                         r  vc1/count2_reg[10]/C
                         clock pessimism              0.188    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X61Y48         FDRE (Setup_fdre_C_R)       -0.429    14.584    vc1/count2_reg[10]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                          -8.371    
  -------------------------------------------------------------------
                         slack                                  6.213    

Slack (MET) :             6.213ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 0.552ns (16.801%)  route 2.734ns (83.199%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.564     5.085    c0/CLK_IBUF_BUFG
    SLICE_X31Y42         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.901     6.442    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.538 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=2863, routed)        1.833     8.371    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X61Y48         FDRE                                         r  vc1/count2_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.519    14.860    vc1/CLK_IBUF_BUFG
    SLICE_X61Y48         FDRE                                         r  vc1/count2_reg[11]/C
                         clock pessimism              0.188    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X61Y48         FDRE (Setup_fdre_C_R)       -0.429    14.584    vc1/count2_reg[11]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                          -8.371    
  -------------------------------------------------------------------
                         slack                                  6.213    

Slack (MET) :             6.213ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 0.552ns (16.801%)  route 2.734ns (83.199%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.564     5.085    c0/CLK_IBUF_BUFG
    SLICE_X31Y42         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.901     6.442    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.538 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=2863, routed)        1.833     8.371    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X61Y47         FDRE                                         r  vc1/count2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.519    14.860    vc1/CLK_IBUF_BUFG
    SLICE_X61Y47         FDRE                                         r  vc1/count2_reg[4]/C
                         clock pessimism              0.188    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X61Y47         FDRE (Setup_fdre_C_R)       -0.429    14.584    vc1/count2_reg[4]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                          -8.371    
  -------------------------------------------------------------------
                         slack                                  6.213    

Slack (MET) :             6.213ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 0.552ns (16.801%)  route 2.734ns (83.199%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.564     5.085    c0/CLK_IBUF_BUFG
    SLICE_X31Y42         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.901     6.442    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.538 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=2863, routed)        1.833     8.371    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X61Y47         FDRE                                         r  vc1/count2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.519    14.860    vc1/CLK_IBUF_BUFG
    SLICE_X61Y47         FDRE                                         r  vc1/count2_reg[5]/C
                         clock pessimism              0.188    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X61Y47         FDRE (Setup_fdre_C_R)       -0.429    14.584    vc1/count2_reg[5]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                          -8.371    
  -------------------------------------------------------------------
                         slack                                  6.213    

Slack (MET) :             6.213ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 0.552ns (16.801%)  route 2.734ns (83.199%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.564     5.085    c0/CLK_IBUF_BUFG
    SLICE_X31Y42         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.901     6.442    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.538 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=2863, routed)        1.833     8.371    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X61Y47         FDRE                                         r  vc1/count2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.519    14.860    vc1/CLK_IBUF_BUFG
    SLICE_X61Y47         FDRE                                         r  vc1/count2_reg[6]/C
                         clock pessimism              0.188    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X61Y47         FDRE (Setup_fdre_C_R)       -0.429    14.584    vc1/count2_reg[6]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                          -8.371    
  -------------------------------------------------------------------
                         slack                                  6.213    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 grd1/slowclk/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grd1/slowclk/slowclock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.231ns (67.126%)  route 0.113ns (32.874%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.563     1.446    grd1/slowclk/CLK_IBUF_BUFG
    SLICE_X28Y3          FDRE                                         r  grd1/slowclk/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y3          FDRE (Prop_fdre_C_Q)         0.141     1.587 f  grd1/slowclk/counter_reg[9]/Q
                         net (fo=2, routed)           0.062     1.649    grd1/slowclk/counter_reg[9]
    SLICE_X29Y3          LUT6 (Prop_lut6_I1_O)        0.045     1.694 r  grd1/slowclk/slowclock_i_3__0/O
                         net (fo=1, routed)           0.051     1.745    grd1/slowclk/slowclock_i_3__0_n_0
    SLICE_X29Y3          LUT5 (Prop_lut5_I1_O)        0.045     1.790 r  grd1/slowclk/slowclock_i_1__0/O
                         net (fo=1, routed)           0.000     1.790    grd1/slowclk/slowclock_i_1__0_n_0
    SLICE_X29Y3          FDRE                                         r  grd1/slowclk/slowclock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.833     1.960    grd1/slowclk/CLK_IBUF_BUFG
    SLICE_X29Y3          FDRE                                         r  grd1/slowclk/slowclock_reg/C
                         clock pessimism             -0.501     1.459    
    SLICE_X29Y3          FDRE (Hold_fdre_C_D)         0.091     1.550    grd1/slowclk/slowclock_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 vc1/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.389%)  route 0.162ns (46.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.596     1.479    vc1/CLK_IBUF_BUFG
    SLICE_X62Y47         FDRE                                         r  vc1/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y47         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  vc1/sclk_reg/Q
                         net (fo=14, routed)          0.162     1.783    vc1/J_MIC3_Pin4_OBUF
    SLICE_X62Y47         LUT6 (Prop_lut6_I5_O)        0.045     1.828 r  vc1/sclk_i_1/O
                         net (fo=1, routed)           0.000     1.828    vc1/sclk_i_1_n_0
    SLICE_X62Y47         FDRE                                         r  vc1/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.867     1.994    vc1/CLK_IBUF_BUFG
    SLICE_X62Y47         FDRE                                         r  vc1/sclk_reg/C
                         clock pessimism             -0.515     1.479    
    SLICE_X62Y47         FDRE (Hold_fdre_C_D)         0.092     1.571    vc1/sclk_reg
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 dpt1/slowclk/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dpt1/slowclk/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.562     1.445    dpt1/slowclk/CLK_IBUF_BUFG
    SLICE_X29Y7          FDRE                                         r  dpt1/slowclk/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y7          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  dpt1/slowclk/counter_reg[15]/Q
                         net (fo=2, routed)           0.117     1.703    dpt1/slowclk/counter_reg[15]
    SLICE_X29Y7          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  dpt1/slowclk/counter_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.811    dpt1/slowclk/counter_reg[12]_i_1__1_n_4
    SLICE_X29Y7          FDRE                                         r  dpt1/slowclk/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.832     1.959    dpt1/slowclk/CLK_IBUF_BUFG
    SLICE_X29Y7          FDRE                                         r  dpt1/slowclk/counter_reg[15]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X29Y7          FDRE (Hold_fdre_C_D)         0.105     1.550    dpt1/slowclk/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clr1/slowclk/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clr1/slowclk/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.563     1.446    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X33Y3          FDRE                                         r  clr1/slowclk/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clr1/slowclk/counter_reg[11]/Q
                         net (fo=2, routed)           0.117     1.704    clr1/slowclk/counter_reg[11]
    SLICE_X33Y3          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  clr1/slowclk/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    clr1/slowclk/counter_reg[8]_i_1_n_4
    SLICE_X33Y3          FDRE                                         r  clr1/slowclk/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.832     1.959    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X33Y3          FDRE                                         r  clr1/slowclk/counter_reg[11]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y3          FDRE (Hold_fdre_C_D)         0.105     1.551    clr1/slowclk/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clr1/slowclk/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clr1/slowclk/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.563     1.446    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X33Y4          FDRE                                         r  clr1/slowclk/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clr1/slowclk/counter_reg[15]/Q
                         net (fo=2, routed)           0.117     1.704    clr1/slowclk/counter_reg[15]
    SLICE_X33Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  clr1/slowclk/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    clr1/slowclk/counter_reg[12]_i_1_n_4
    SLICE_X33Y4          FDRE                                         r  clr1/slowclk/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.832     1.959    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X33Y4          FDRE                                         r  clr1/slowclk/counter_reg[15]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y4          FDRE (Hold_fdre_C_D)         0.105     1.551    clr1/slowclk/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clr1/slowclk/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clr1/slowclk/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.564     1.447    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X33Y1          FDRE                                         r  clr1/slowclk/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clr1/slowclk/counter_reg[3]/Q
                         net (fo=2, routed)           0.117     1.705    clr1/slowclk/counter_reg[3]
    SLICE_X33Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  clr1/slowclk/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    clr1/slowclk/counter_reg[0]_i_1_n_4
    SLICE_X33Y1          FDRE                                         r  clr1/slowclk/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.833     1.960    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X33Y1          FDRE                                         r  clr1/slowclk/counter_reg[3]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X33Y1          FDRE (Hold_fdre_C_D)         0.105     1.552    clr1/slowclk/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 c0/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.562     1.445    c0/CLK_IBUF_BUFG
    SLICE_X29Y41         FDRE                                         r  c0/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  c0/counter_reg[4]/Q
                         net (fo=2, routed)           0.120     1.706    c0/counter[4]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  c0/counter_reg[4]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.814    c0/data0[4]
    SLICE_X29Y41         FDRE                                         r  c0/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.832     1.959    c0/CLK_IBUF_BUFG
    SLICE_X29Y41         FDRE                                         r  c0/counter_reg[4]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X29Y41         FDRE (Hold_fdre_C_D)         0.105     1.550    c0/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 dpt1/slowclk/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dpt1/slowclk/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.562     1.445    dpt1/slowclk/CLK_IBUF_BUFG
    SLICE_X29Y8          FDRE                                         r  dpt1/slowclk/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y8          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  dpt1/slowclk/counter_reg[19]/Q
                         net (fo=2, routed)           0.120     1.706    dpt1/slowclk/counter_reg[19]
    SLICE_X29Y8          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  dpt1/slowclk/counter_reg[16]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.814    dpt1/slowclk/counter_reg[16]_i_1__1_n_4
    SLICE_X29Y8          FDRE                                         r  dpt1/slowclk/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.832     1.959    dpt1/slowclk/CLK_IBUF_BUFG
    SLICE_X29Y8          FDRE                                         r  dpt1/slowclk/counter_reg[19]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X29Y8          FDRE (Hold_fdre_C_D)         0.105     1.550    dpt1/slowclk/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clr1/slowclk/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clr1/slowclk/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.563     1.446    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X33Y5          FDRE                                         r  clr1/slowclk/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clr1/slowclk/counter_reg[19]/Q
                         net (fo=2, routed)           0.120     1.707    clr1/slowclk/counter_reg[19]
    SLICE_X33Y5          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  clr1/slowclk/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    clr1/slowclk/counter_reg[16]_i_1_n_4
    SLICE_X33Y5          FDRE                                         r  clr1/slowclk/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.832     1.959    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X33Y5          FDRE                                         r  clr1/slowclk/counter_reg[19]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y5          FDRE (Hold_fdre_C_D)         0.105     1.551    clr1/slowclk/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clr1/slowclk/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clr1/slowclk/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.564     1.447    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X33Y2          FDRE                                         r  clr1/slowclk/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clr1/slowclk/counter_reg[7]/Q
                         net (fo=2, routed)           0.120     1.708    clr1/slowclk/counter_reg[7]
    SLICE_X33Y2          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  clr1/slowclk/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.816    clr1/slowclk/counter_reg[4]_i_1_n_4
    SLICE_X33Y2          FDRE                                         r  clr1/slowclk/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.833     1.960    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X33Y2          FDRE                                         r  clr1/slowclk/counter_reg[7]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X33Y2          FDRE (Hold_fdre_C_D)         0.105     1.552    clr1/slowclk/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    CLK_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  d10/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  d7/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X31Y42     c0/SLOW_CLK_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X28Y41     c0/counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X29Y43     c0/counter_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X29Y43     c0/counter_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X29Y41     c0/counter_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X29Y41     c0/counter_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X29Y41     c0/counter_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  d10/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  d7/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  d10/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  d7/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  d10/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  d7/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X28Y41     c0/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X29Y43     c0/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X29Y43     c0/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X29Y41     c0/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X29Y41     c0/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X29Y41     c0/counter_reg[3]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  d10/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  d7/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  d10/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  d7/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X28Y12     fll1/slowclk/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X28Y12     fll1/slowclk/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X28Y13     fll1/slowclk/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X28Y13     fll1/slowclk/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X28Y13     fll1/slowclk/counter_reg[14]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X28Y13     fll1/slowclk/counter_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           38  Failing Endpoints,  Worst Slack       -5.847ns,  Total Violation      -77.416ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.847ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_RED_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.038ns  (logic 7.336ns (48.782%)  route 7.702ns (51.218%))
  Logic Levels:           19  (CARRY4=5 DSP48E1=1 LUT1=2 LUT3=1 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.047 - 9.259 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.553     5.074    d10/VGA_CONTROL/clk_out1
    SLICE_X51Y23         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  d10/VGA_CONTROL/h_cntr_reg_reg[4]/Q
                         net (fo=997, routed)         1.012     6.542    d10/VGA_CONTROL/out[3]
    SLICE_X55Y20         LUT1 (Prop_lut1_I0_O)        0.124     6.666 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_10/O
                         net (fo=1, routed)           0.000     6.666    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_10_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.067 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.067    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_4_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.181    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_3_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.295 f  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_2/CO[3]
                         net (fo=8, routed)           0.831     8.126    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_2_n_0
    SLICE_X57Y20         LUT1 (Prop_lut1_I0_O)        0.124     8.250 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_1/O
                         net (fo=14, routed)          0.812     9.062    d3/h_cntr_reg_reg[11][12]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[20]_P[18])
                                                      3.841    12.903 f  d3/VGA_Red_Grid5__0/P[18]
                         net (fo=2, routed)           0.780    13.683    d10/VGA_CONTROL/P[2]
    SLICE_X57Y19         LUT5 (Prop_lut5_I0_O)        0.124    13.807 r  d10/VGA_CONTROL/VGA_RED[3]_i_322/O
                         net (fo=2, routed)           0.323    14.130    d10/VGA_CONTROL/VGA_RED_reg[3]_20
    SLICE_X54Y19         LUT6 (Prop_lut6_I5_O)        0.124    14.254 r  d10/VGA_CONTROL/VGA_RED[3]_i_248/O
                         net (fo=2, routed)           0.564    14.818    d3/h_cntr_reg_reg[0][0]
    SLICE_X53Y19         LUT4 (Prop_lut4_I0_O)        0.124    14.942 r  d3/VGA_RED[3]_i_251/O
                         net (fo=1, routed)           0.000    14.942    d10/VGA_CONTROL/VGA_Red_Grid5_0[1]
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.343 r  d10/VGA_CONTROL/VGA_RED_reg[3]_i_166/CO[3]
                         net (fo=1, routed)           0.000    15.343    d10/VGA_CONTROL/VGA_RED_reg[3]_i_166_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.565 r  d10/VGA_CONTROL/VGA_RED_reg[3]_i_165/O[0]
                         net (fo=1, routed)           0.443    16.008    d10/VGA_CONTROL_n_298
    SLICE_X51Y18         LUT6 (Prop_lut6_I0_O)        0.299    16.307 r  d10/VGA_RED[3]_i_77/O
                         net (fo=7, routed)           0.197    16.504    d10/VGA_RED_reg[3]_14
    SLICE_X51Y18         LUT3 (Prop_lut3_I1_O)        0.124    16.628 r  d10/VGA_RED[3]_i_88/O
                         net (fo=5, routed)           0.836    17.464    vi1/VGA_Red_Grid5__0_20
    SLICE_X53Y11         LUT6 (Prop_lut6_I0_O)        0.124    17.588 r  vi1/VGA_RED[3]_i_175/O
                         net (fo=1, routed)           0.151    17.740    vi1/VGA_RED[3]_i_175_n_0
    SLICE_X53Y11         LUT6 (Prop_lut6_I0_O)        0.124    17.864 r  vi1/VGA_RED[3]_i_101/O
                         net (fo=1, routed)           0.291    18.155    vi1/VGA_RED[3]_i_101_n_0
    SLICE_X53Y13         LUT6 (Prop_lut6_I5_O)        0.124    18.279 f  vi1/VGA_RED[3]_i_47/O
                         net (fo=3, routed)           0.591    18.870    vi1/VGA_RED[3]_i_47_n_0
    SLICE_X51Y13         LUT4 (Prop_lut4_I2_O)        0.124    18.994 f  vi1/VGA_RED[3]_i_21/O
                         net (fo=4, routed)           0.607    19.602    vi1/VGA_RED[3]_i_21_n_0
    SLICE_X49Y13         LUT6 (Prop_lut6_I3_O)        0.124    19.726 f  vi1/VGA_RED[3]_i_7/O
                         net (fo=1, routed)           0.263    19.989    d10/VGA_CONTROL/colour_reg[1]_1
    SLICE_X49Y13         LUT6 (Prop_lut6_I5_O)        0.124    20.113 r  d10/VGA_CONTROL/VGA_RED[3]_i_2/O
                         net (fo=1, routed)           0.000    20.113    d10/VGA_CONTROL_n_449
    SLICE_X49Y13         FDRE                                         r  d10/VGA_RED_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.446    14.047    d10/clk_out1
    SLICE_X49Y13         FDRE                                         r  d10/VGA_RED_reg[3]/C
                         clock pessimism              0.260    14.307    
                         clock uncertainty           -0.072    14.234    
    SLICE_X49Y13         FDRE (Setup_fdre_C_D)        0.031    14.265    d10/VGA_RED_reg[3]
  -------------------------------------------------------------------
                         required time                         14.265    
                         arrival time                         -20.113    
  -------------------------------------------------------------------
                         slack                                 -5.847    

Slack (VIOLATED) :        -5.821ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_RED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.011ns  (logic 7.336ns (48.870%)  route 7.675ns (51.130%))
  Logic Levels:           19  (CARRY4=5 DSP48E1=1 LUT1=2 LUT3=1 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.046 - 9.259 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.553     5.074    d10/VGA_CONTROL/clk_out1
    SLICE_X51Y23         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  d10/VGA_CONTROL/h_cntr_reg_reg[4]/Q
                         net (fo=997, routed)         1.012     6.542    d10/VGA_CONTROL/out[3]
    SLICE_X55Y20         LUT1 (Prop_lut1_I0_O)        0.124     6.666 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_10/O
                         net (fo=1, routed)           0.000     6.666    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_10_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.067 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.067    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_4_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.181    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_3_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.295 f  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_2/CO[3]
                         net (fo=8, routed)           0.831     8.126    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_2_n_0
    SLICE_X57Y20         LUT1 (Prop_lut1_I0_O)        0.124     8.250 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_1/O
                         net (fo=14, routed)          0.812     9.062    d3/h_cntr_reg_reg[11][12]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[20]_P[18])
                                                      3.841    12.903 f  d3/VGA_Red_Grid5__0/P[18]
                         net (fo=2, routed)           0.780    13.683    d10/VGA_CONTROL/P[2]
    SLICE_X57Y19         LUT5 (Prop_lut5_I0_O)        0.124    13.807 r  d10/VGA_CONTROL/VGA_RED[3]_i_322/O
                         net (fo=2, routed)           0.323    14.130    d10/VGA_CONTROL/VGA_RED_reg[3]_20
    SLICE_X54Y19         LUT6 (Prop_lut6_I5_O)        0.124    14.254 r  d10/VGA_CONTROL/VGA_RED[3]_i_248/O
                         net (fo=2, routed)           0.564    14.818    d3/h_cntr_reg_reg[0][0]
    SLICE_X53Y19         LUT4 (Prop_lut4_I0_O)        0.124    14.942 r  d3/VGA_RED[3]_i_251/O
                         net (fo=1, routed)           0.000    14.942    d10/VGA_CONTROL/VGA_Red_Grid5_0[1]
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.343 r  d10/VGA_CONTROL/VGA_RED_reg[3]_i_166/CO[3]
                         net (fo=1, routed)           0.000    15.343    d10/VGA_CONTROL/VGA_RED_reg[3]_i_166_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.565 r  d10/VGA_CONTROL/VGA_RED_reg[3]_i_165/O[0]
                         net (fo=1, routed)           0.443    16.008    d10/VGA_CONTROL_n_298
    SLICE_X51Y18         LUT6 (Prop_lut6_I0_O)        0.299    16.307 r  d10/VGA_RED[3]_i_77/O
                         net (fo=7, routed)           0.197    16.504    d10/VGA_RED_reg[3]_14
    SLICE_X51Y18         LUT3 (Prop_lut3_I1_O)        0.124    16.628 r  d10/VGA_RED[3]_i_88/O
                         net (fo=5, routed)           0.836    17.464    vi1/VGA_Red_Grid5__0_20
    SLICE_X53Y11         LUT6 (Prop_lut6_I0_O)        0.124    17.588 r  vi1/VGA_RED[3]_i_175/O
                         net (fo=1, routed)           0.151    17.740    vi1/VGA_RED[3]_i_175_n_0
    SLICE_X53Y11         LUT6 (Prop_lut6_I0_O)        0.124    17.864 r  vi1/VGA_RED[3]_i_101/O
                         net (fo=1, routed)           0.291    18.155    vi1/VGA_RED[3]_i_101_n_0
    SLICE_X53Y13         LUT6 (Prop_lut6_I5_O)        0.124    18.279 f  vi1/VGA_RED[3]_i_47/O
                         net (fo=3, routed)           0.591    18.870    vi1/VGA_RED[3]_i_47_n_0
    SLICE_X51Y13         LUT4 (Prop_lut4_I2_O)        0.124    18.994 f  vi1/VGA_RED[3]_i_21/O
                         net (fo=4, routed)           0.503    19.497    vi1/VGA_RED[3]_i_21_n_0
    SLICE_X48Y15         LUT6 (Prop_lut6_I0_O)        0.124    19.621 r  vi1/VGA_RED[2]_i_3/O
                         net (fo=1, routed)           0.340    19.962    d2/VGA_Rvol[0]
    SLICE_X49Y15         LUT6 (Prop_lut6_I3_O)        0.124    20.086 r  d2/VGA_RED[2]_i_1/O
                         net (fo=1, routed)           0.000    20.086    d10/R_colour_reg[2]
    SLICE_X49Y15         FDRE                                         r  d10/VGA_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.445    14.046    d10/clk_out1
    SLICE_X49Y15         FDRE                                         r  d10/VGA_RED_reg[2]/C
                         clock pessimism              0.260    14.306    
                         clock uncertainty           -0.072    14.233    
    SLICE_X49Y15         FDRE (Setup_fdre_C_D)        0.031    14.264    d10/VGA_RED_reg[2]
  -------------------------------------------------------------------
                         required time                         14.264    
                         arrival time                         -20.086    
  -------------------------------------------------------------------
                         slack                                 -5.821    

Slack (VIOLATED) :        -5.802ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_RED_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.007ns  (logic 7.336ns (48.884%)  route 7.671ns (51.116%))
  Logic Levels:           19  (CARRY4=5 DSP48E1=1 LUT1=2 LUT3=2 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.047 - 9.259 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.553     5.074    d10/VGA_CONTROL/clk_out1
    SLICE_X51Y23         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  d10/VGA_CONTROL/h_cntr_reg_reg[4]/Q
                         net (fo=997, routed)         1.012     6.542    d10/VGA_CONTROL/out[3]
    SLICE_X55Y20         LUT1 (Prop_lut1_I0_O)        0.124     6.666 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_10/O
                         net (fo=1, routed)           0.000     6.666    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_10_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.067 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.067    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_4_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.181    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_3_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.295 f  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_2/CO[3]
                         net (fo=8, routed)           0.831     8.126    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_2_n_0
    SLICE_X57Y20         LUT1 (Prop_lut1_I0_O)        0.124     8.250 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_1/O
                         net (fo=14, routed)          0.812     9.062    d3/h_cntr_reg_reg[11][12]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[20]_P[18])
                                                      3.841    12.903 f  d3/VGA_Red_Grid5__0/P[18]
                         net (fo=2, routed)           0.780    13.683    d10/VGA_CONTROL/P[2]
    SLICE_X57Y19         LUT5 (Prop_lut5_I0_O)        0.124    13.807 r  d10/VGA_CONTROL/VGA_RED[3]_i_322/O
                         net (fo=2, routed)           0.323    14.130    d10/VGA_CONTROL/VGA_RED_reg[3]_20
    SLICE_X54Y19         LUT6 (Prop_lut6_I5_O)        0.124    14.254 r  d10/VGA_CONTROL/VGA_RED[3]_i_248/O
                         net (fo=2, routed)           0.564    14.818    d3/h_cntr_reg_reg[0][0]
    SLICE_X53Y19         LUT4 (Prop_lut4_I0_O)        0.124    14.942 r  d3/VGA_RED[3]_i_251/O
                         net (fo=1, routed)           0.000    14.942    d10/VGA_CONTROL/VGA_Red_Grid5_0[1]
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.343 r  d10/VGA_CONTROL/VGA_RED_reg[3]_i_166/CO[3]
                         net (fo=1, routed)           0.000    15.343    d10/VGA_CONTROL/VGA_RED_reg[3]_i_166_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.565 r  d10/VGA_CONTROL/VGA_RED_reg[3]_i_165/O[0]
                         net (fo=1, routed)           0.443    16.008    d10/VGA_CONTROL_n_298
    SLICE_X51Y18         LUT6 (Prop_lut6_I0_O)        0.299    16.307 r  d10/VGA_RED[3]_i_77/O
                         net (fo=7, routed)           0.197    16.504    d10/VGA_RED_reg[3]_14
    SLICE_X51Y18         LUT3 (Prop_lut3_I1_O)        0.124    16.628 r  d10/VGA_RED[3]_i_88/O
                         net (fo=5, routed)           0.836    17.464    vi1/VGA_Red_Grid5__0_20
    SLICE_X53Y11         LUT6 (Prop_lut6_I0_O)        0.124    17.588 r  vi1/VGA_RED[3]_i_175/O
                         net (fo=1, routed)           0.151    17.740    vi1/VGA_RED[3]_i_175_n_0
    SLICE_X53Y11         LUT6 (Prop_lut6_I0_O)        0.124    17.864 r  vi1/VGA_RED[3]_i_101/O
                         net (fo=1, routed)           0.291    18.155    vi1/VGA_RED[3]_i_101_n_0
    SLICE_X53Y13         LUT6 (Prop_lut6_I5_O)        0.124    18.279 f  vi1/VGA_RED[3]_i_47/O
                         net (fo=3, routed)           0.591    18.870    vi1/VGA_RED[3]_i_47_n_0
    SLICE_X51Y13         LUT4 (Prop_lut4_I2_O)        0.124    18.994 f  vi1/VGA_RED[3]_i_21/O
                         net (fo=4, routed)           0.575    19.569    vi1/VGA_RED[3]_i_21_n_0
    SLICE_X51Y15         LUT6 (Prop_lut6_I2_O)        0.124    19.693 f  vi1/VGA_RED[1]_i_2/O
                         net (fo=1, routed)           0.264    19.957    d2/colour_reg[0]_0
    SLICE_X51Y15         LUT3 (Prop_lut3_I2_O)        0.124    20.081 r  d2/VGA_RED[1]_i_1/O
                         net (fo=1, routed)           0.000    20.081    d10/R_colour_reg[2]_0
    SLICE_X51Y15         FDRE                                         r  d10/VGA_RED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.446    14.047    d10/clk_out1
    SLICE_X51Y15         FDRE                                         r  d10/VGA_RED_reg[1]/C
                         clock pessimism              0.274    14.321    
                         clock uncertainty           -0.072    14.248    
    SLICE_X51Y15         FDRE (Setup_fdre_C_D)        0.031    14.279    d10/VGA_RED_reg[1]
  -------------------------------------------------------------------
                         required time                         14.279    
                         arrival time                         -20.081    
  -------------------------------------------------------------------
                         slack                                 -5.802    

Slack (VIOLATED) :        -5.659ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_GREEN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.850ns  (logic 7.336ns (49.399%)  route 7.514ns (50.601%))
  Logic Levels:           19  (CARRY4=5 DSP48E1=1 LUT1=2 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.046 - 9.259 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.553     5.074    d10/VGA_CONTROL/clk_out1
    SLICE_X51Y23         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  d10/VGA_CONTROL/h_cntr_reg_reg[4]/Q
                         net (fo=997, routed)         1.012     6.542    d10/VGA_CONTROL/out[3]
    SLICE_X55Y20         LUT1 (Prop_lut1_I0_O)        0.124     6.666 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_10/O
                         net (fo=1, routed)           0.000     6.666    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_10_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.067 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.067    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_4_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.181    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_3_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.295 f  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_2/CO[3]
                         net (fo=8, routed)           0.831     8.126    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_2_n_0
    SLICE_X57Y20         LUT1 (Prop_lut1_I0_O)        0.124     8.250 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_1/O
                         net (fo=14, routed)          0.812     9.062    d3/h_cntr_reg_reg[11][12]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[20]_P[18])
                                                      3.841    12.903 f  d3/VGA_Red_Grid5__0/P[18]
                         net (fo=2, routed)           0.780    13.683    d10/VGA_CONTROL/P[2]
    SLICE_X57Y19         LUT5 (Prop_lut5_I0_O)        0.124    13.807 r  d10/VGA_CONTROL/VGA_RED[3]_i_322/O
                         net (fo=2, routed)           0.323    14.130    d10/VGA_CONTROL/VGA_RED_reg[3]_20
    SLICE_X54Y19         LUT6 (Prop_lut6_I5_O)        0.124    14.254 r  d10/VGA_CONTROL/VGA_RED[3]_i_248/O
                         net (fo=2, routed)           0.564    14.818    d3/h_cntr_reg_reg[0][0]
    SLICE_X53Y19         LUT4 (Prop_lut4_I0_O)        0.124    14.942 r  d3/VGA_RED[3]_i_251/O
                         net (fo=1, routed)           0.000    14.942    d10/VGA_CONTROL/VGA_Red_Grid5_0[1]
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.343 r  d10/VGA_CONTROL/VGA_RED_reg[3]_i_166/CO[3]
                         net (fo=1, routed)           0.000    15.343    d10/VGA_CONTROL/VGA_RED_reg[3]_i_166_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.565 f  d10/VGA_CONTROL/VGA_RED_reg[3]_i_165/O[0]
                         net (fo=1, routed)           0.443    16.008    d10/VGA_CONTROL_n_298
    SLICE_X51Y18         LUT6 (Prop_lut6_I0_O)        0.299    16.307 f  d10/VGA_RED[3]_i_77/O
                         net (fo=7, routed)           0.197    16.504    d10/VGA_RED_reg[3]_14
    SLICE_X51Y18         LUT3 (Prop_lut3_I1_O)        0.124    16.628 f  d10/VGA_RED[3]_i_88/O
                         net (fo=5, routed)           0.836    17.464    vi1/VGA_Red_Grid5__0_20
    SLICE_X53Y11         LUT6 (Prop_lut6_I0_O)        0.124    17.588 f  vi1/VGA_RED[3]_i_175/O
                         net (fo=1, routed)           0.151    17.740    vi1/VGA_RED[3]_i_175_n_0
    SLICE_X53Y11         LUT6 (Prop_lut6_I0_O)        0.124    17.864 f  vi1/VGA_RED[3]_i_101/O
                         net (fo=1, routed)           0.291    18.155    vi1/VGA_RED[3]_i_101_n_0
    SLICE_X53Y13         LUT6 (Prop_lut6_I5_O)        0.124    18.279 r  vi1/VGA_RED[3]_i_47/O
                         net (fo=3, routed)           0.626    18.905    vi1/VGA_RED[3]_i_47_n_0
    SLICE_X51Y14         LUT3 (Prop_lut3_I2_O)        0.124    19.029 r  vi1/VGA_GREEN[3]_i_9/O
                         net (fo=1, routed)           0.305    19.333    dpt1/VGA_Red_Grid5__0
    SLICE_X49Y14         LUT6 (Prop_lut6_I4_O)        0.124    19.457 f  dpt1/VGA_GREEN[3]_i_4/O
                         net (fo=1, routed)           0.343    19.801    d10/VGA_CONTROL/depth_reg[1]_3
    SLICE_X49Y15         LUT6 (Prop_lut6_I4_O)        0.124    19.925 r  d10/VGA_CONTROL/VGA_GREEN[3]_i_1/O
                         net (fo=1, routed)           0.000    19.925    d10/VGA_CONTROL_n_352
    SLICE_X49Y15         FDRE                                         r  d10/VGA_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.445    14.046    d10/clk_out1
    SLICE_X49Y15         FDRE                                         r  d10/VGA_GREEN_reg[3]/C
                         clock pessimism              0.260    14.306    
                         clock uncertainty           -0.072    14.233    
    SLICE_X49Y15         FDRE (Setup_fdre_C_D)        0.032    14.265    d10/VGA_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                         14.265    
                         arrival time                         -19.925    
  -------------------------------------------------------------------
                         slack                                 -5.659    

Slack (VIOLATED) :        -5.646ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_GREEN_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.881ns  (logic 7.219ns (48.511%)  route 7.662ns (51.489%))
  Logic Levels:           16  (CARRY4=5 DSP48E1=1 LUT1=2 LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.047 - 9.259 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.553     5.074    d10/VGA_CONTROL/clk_out1
    SLICE_X51Y23         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  d10/VGA_CONTROL/h_cntr_reg_reg[4]/Q
                         net (fo=997, routed)         1.012     6.542    d10/VGA_CONTROL/out[3]
    SLICE_X55Y20         LUT1 (Prop_lut1_I0_O)        0.124     6.666 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_10/O
                         net (fo=1, routed)           0.000     6.666    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_10_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.067 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.067    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_4_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.181    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_3_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.295 f  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_2/CO[3]
                         net (fo=8, routed)           0.831     8.126    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_2_n_0
    SLICE_X57Y20         LUT1 (Prop_lut1_I0_O)        0.124     8.250 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_1/O
                         net (fo=14, routed)          0.812     9.062    d3/h_cntr_reg_reg[11][12]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[20]_P[0])
                                                      3.841    12.903 r  d3/VGA_Red_Grid5__0/P[0]
                         net (fo=2, routed)           0.767    13.670    d3/VGA_Red_Grid50_in[0]
    SLICE_X53Y15         LUT2 (Prop_lut2_I0_O)        0.124    13.794 r  d3/VGA_RED[3]_i_258/O
                         net (fo=1, routed)           0.000    13.794    d3/VGA_RED[3]_i_258_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.326 r  d3/VGA_RED_reg[3]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.326    d3/VGA_RED_reg[3]_i_167_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.639 f  d3/VGA_RED_reg[3]_i_81/O[3]
                         net (fo=17, routed)          0.848    15.487    d10/VGA_Red_Grid5__0_5[3]
    SLICE_X53Y14         LUT4 (Prop_lut4_I3_O)        0.306    15.793 f  d10/VGA_RED[2]_i_104/O
                         net (fo=2, routed)           0.861    16.654    d10/VGA_RED[2]_i_104_n_0
    SLICE_X53Y14         LUT6 (Prop_lut6_I1_O)        0.124    16.778 f  d10/VGA_RED[2]_i_107/O
                         net (fo=1, routed)           0.773    17.551    d10/VGA_RED[2]_i_107_n_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I2_O)        0.124    17.675 f  d10/VGA_RED[2]_i_60/O
                         net (fo=1, routed)           0.149    17.824    vi1/VGA_Red_Grid5__0_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I4_O)        0.124    17.948 r  vi1/VGA_RED[2]_i_25/O
                         net (fo=4, routed)           0.771    18.719    vi1/VGA_RED[2]_i_25_n_0
    SLICE_X48Y14         LUT5 (Prop_lut5_I1_O)        0.124    18.843 r  vi1/VGA_GREEN[1]_i_5/O
                         net (fo=1, routed)           0.405    19.249    d10/VGA_CONTROL/VGA_Gvol[1]
    SLICE_X49Y13         LUT6 (Prop_lut6_I3_O)        0.124    19.373 f  d10/VGA_CONTROL/VGA_GREEN[1]_i_3/O
                         net (fo=1, routed)           0.433    19.805    d10/VGA_CONTROL/VGA_GREEN[1]_i_3_n_0
    SLICE_X49Y13         LUT5 (Prop_lut5_I4_O)        0.150    19.955 r  d10/VGA_CONTROL/VGA_GREEN[1]_i_1/O
                         net (fo=1, routed)           0.000    19.955    d10/VGA_CONTROL_n_351
    SLICE_X49Y13         FDRE                                         r  d10/VGA_GREEN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.446    14.047    d10/clk_out1
    SLICE_X49Y13         FDRE                                         r  d10/VGA_GREEN_reg[1]/C
                         clock pessimism              0.260    14.307    
                         clock uncertainty           -0.072    14.234    
    SLICE_X49Y13         FDRE (Setup_fdre_C_D)        0.075    14.309    d10/VGA_GREEN_reg[1]
  -------------------------------------------------------------------
                         required time                         14.309    
                         arrival time                         -19.955    
  -------------------------------------------------------------------
                         slack                                 -5.646    

Slack (VIOLATED) :        -5.569ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_GREEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.760ns  (logic 7.460ns (50.541%)  route 7.300ns (49.459%))
  Logic Levels:           20  (CARRY4=5 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.047 - 9.259 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.553     5.074    d10/VGA_CONTROL/clk_out1
    SLICE_X51Y23         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  d10/VGA_CONTROL/h_cntr_reg_reg[4]/Q
                         net (fo=997, routed)         1.012     6.542    d10/VGA_CONTROL/out[3]
    SLICE_X55Y20         LUT1 (Prop_lut1_I0_O)        0.124     6.666 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_10/O
                         net (fo=1, routed)           0.000     6.666    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_10_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.067 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.067    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_4_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.181    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_3_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.295 f  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_2/CO[3]
                         net (fo=8, routed)           0.831     8.126    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_2_n_0
    SLICE_X57Y20         LUT1 (Prop_lut1_I0_O)        0.124     8.250 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_1/O
                         net (fo=14, routed)          0.812     9.062    d3/h_cntr_reg_reg[11][12]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[20]_P[18])
                                                      3.841    12.903 f  d3/VGA_Red_Grid5__0/P[18]
                         net (fo=2, routed)           0.780    13.683    d10/VGA_CONTROL/P[2]
    SLICE_X57Y19         LUT5 (Prop_lut5_I0_O)        0.124    13.807 r  d10/VGA_CONTROL/VGA_RED[3]_i_322/O
                         net (fo=2, routed)           0.323    14.130    d10/VGA_CONTROL/VGA_RED_reg[3]_20
    SLICE_X54Y19         LUT6 (Prop_lut6_I5_O)        0.124    14.254 r  d10/VGA_CONTROL/VGA_RED[3]_i_248/O
                         net (fo=2, routed)           0.564    14.818    d3/h_cntr_reg_reg[0][0]
    SLICE_X53Y19         LUT4 (Prop_lut4_I0_O)        0.124    14.942 r  d3/VGA_RED[3]_i_251/O
                         net (fo=1, routed)           0.000    14.942    d10/VGA_CONTROL/VGA_Red_Grid5_0[1]
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.343 r  d10/VGA_CONTROL/VGA_RED_reg[3]_i_166/CO[3]
                         net (fo=1, routed)           0.000    15.343    d10/VGA_CONTROL/VGA_RED_reg[3]_i_166_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.565 f  d10/VGA_CONTROL/VGA_RED_reg[3]_i_165/O[0]
                         net (fo=1, routed)           0.443    16.008    d10/VGA_CONTROL_n_298
    SLICE_X51Y18         LUT6 (Prop_lut6_I0_O)        0.299    16.307 f  d10/VGA_RED[3]_i_77/O
                         net (fo=7, routed)           0.338    16.645    d10/VGA_RED_reg[3]_14
    SLICE_X51Y20         LUT2 (Prop_lut2_I1_O)        0.124    16.769 f  d10/VGA_RED[2]_i_105/O
                         net (fo=1, routed)           0.414    17.183    d10/VGA_RED[2]_i_105_n_0
    SLICE_X49Y20         LUT6 (Prop_lut6_I5_O)        0.124    17.307 f  d10/VGA_RED[2]_i_53/O
                         net (fo=1, routed)           0.293    17.600    d10/VGA_RED[2]_i_53_n_0
    SLICE_X49Y18         LUT6 (Prop_lut6_I0_O)        0.124    17.724 f  d10/VGA_RED[2]_i_21/O
                         net (fo=2, routed)           0.315    18.039    vi1/VGA_Red_Grid5__0_6
    SLICE_X48Y16         LUT5 (Prop_lut5_I1_O)        0.124    18.163 r  vi1/VGA_RED[3]_i_43/O
                         net (fo=2, routed)           0.416    18.579    vi1/VGA_RED[3]_i_43_n_0
    SLICE_X49Y16         LUT3 (Prop_lut3_I2_O)        0.124    18.703 r  vi1/VGA_RED[2]_i_9/O
                         net (fo=2, routed)           0.318    19.020    vi1/VGA_RED[2]_i_9_n_0
    SLICE_X48Y14         LUT5 (Prop_lut5_I1_O)        0.124    19.144 r  vi1/VGA_GREEN[2]_i_8/O
                         net (fo=1, routed)           0.291    19.435    d10/VGA_CONTROL/VGA_Gvol[2]
    SLICE_X49Y14         LUT6 (Prop_lut6_I4_O)        0.124    19.559 f  d10/VGA_CONTROL/VGA_GREEN[2]_i_3/O
                         net (fo=1, routed)           0.151    19.711    d10/VGA_CONTROL/VGA_GREEN[2]_i_3_n_0
    SLICE_X49Y14         LUT6 (Prop_lut6_I5_O)        0.124    19.835 r  d10/VGA_CONTROL/VGA_GREEN[2]_i_1/O
                         net (fo=1, routed)           0.000    19.835    d10/VGA_CONTROL_n_353
    SLICE_X49Y14         FDRE                                         r  d10/VGA_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.446    14.047    d10/clk_out1
    SLICE_X49Y14         FDRE                                         r  d10/VGA_GREEN_reg[2]/C
                         clock pessimism              0.260    14.307    
                         clock uncertainty           -0.072    14.234    
    SLICE_X49Y14         FDRE (Setup_fdre_C_D)        0.031    14.265    d10/VGA_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                         14.265    
                         arrival time                         -19.835    
  -------------------------------------------------------------------
                         slack                                 -5.569    

Slack (VIOLATED) :        -5.559ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_RED_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.765ns  (logic 7.193ns (48.715%)  route 7.572ns (51.285%))
  Logic Levels:           16  (CARRY4=5 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.048 - 9.259 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.553     5.074    d10/VGA_CONTROL/clk_out1
    SLICE_X51Y23         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  d10/VGA_CONTROL/h_cntr_reg_reg[4]/Q
                         net (fo=997, routed)         1.012     6.542    d10/VGA_CONTROL/out[3]
    SLICE_X55Y20         LUT1 (Prop_lut1_I0_O)        0.124     6.666 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_10/O
                         net (fo=1, routed)           0.000     6.666    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_10_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.067 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.067    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_4_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.181    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_3_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.295 f  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_2/CO[3]
                         net (fo=8, routed)           0.831     8.126    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_2_n_0
    SLICE_X57Y20         LUT1 (Prop_lut1_I0_O)        0.124     8.250 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_1/O
                         net (fo=14, routed)          0.812     9.062    d3/h_cntr_reg_reg[11][12]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[20]_P[0])
                                                      3.841    12.903 r  d3/VGA_Red_Grid5__0/P[0]
                         net (fo=2, routed)           0.767    13.670    d3/VGA_Red_Grid50_in[0]
    SLICE_X53Y15         LUT2 (Prop_lut2_I0_O)        0.124    13.794 r  d3/VGA_RED[3]_i_258/O
                         net (fo=1, routed)           0.000    13.794    d3/VGA_RED[3]_i_258_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.326 r  d3/VGA_RED_reg[3]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.326    d3/VGA_RED_reg[3]_i_167_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.639 r  d3/VGA_RED_reg[3]_i_81/O[3]
                         net (fo=17, routed)          0.848    15.487    d10/VGA_Red_Grid5__0_5[3]
    SLICE_X53Y14         LUT4 (Prop_lut4_I3_O)        0.306    15.793 r  d10/VGA_RED[2]_i_104/O
                         net (fo=2, routed)           0.861    16.654    d10/VGA_RED[2]_i_104_n_0
    SLICE_X53Y14         LUT6 (Prop_lut6_I1_O)        0.124    16.778 r  d10/VGA_RED[2]_i_107/O
                         net (fo=1, routed)           0.773    17.551    d10/VGA_RED[2]_i_107_n_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I2_O)        0.124    17.675 r  d10/VGA_RED[2]_i_60/O
                         net (fo=1, routed)           0.149    17.824    vi1/VGA_Red_Grid5__0_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I4_O)        0.124    17.948 f  vi1/VGA_RED[2]_i_25/O
                         net (fo=4, routed)           0.620    18.569    vi1/VGA_RED[2]_i_25_n_0
    SLICE_X49Y15         LUT3 (Prop_lut3_I1_O)        0.124    18.693 f  vi1/VGA_RED[1]_i_4/O
                         net (fo=2, routed)           0.748    19.440    vi1/VGA_RED[1]_i_4_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I1_O)        0.124    19.564 f  vi1/VGA_RED[0]_i_2/O
                         net (fo=1, routed)           0.151    19.716    d2/intensity_reg[6]
    SLICE_X51Y13         LUT5 (Prop_lut5_I4_O)        0.124    19.840 r  d2/VGA_RED[0]_i_1/O
                         net (fo=1, routed)           0.000    19.840    d10/pixel_reg_87
    SLICE_X51Y13         FDRE                                         r  d10/VGA_RED_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.447    14.048    d10/clk_out1
    SLICE_X51Y13         FDRE                                         r  d10/VGA_RED_reg[0]/C
                         clock pessimism              0.274    14.322    
                         clock uncertainty           -0.072    14.249    
    SLICE_X51Y13         FDRE (Setup_fdre_C_D)        0.031    14.280    d10/VGA_RED_reg[0]
  -------------------------------------------------------------------
                         required time                         14.280    
                         arrival time                         -19.840    
  -------------------------------------------------------------------
                         slack                                 -5.559    

Slack (VIOLATED) :        -5.529ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_GREEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.735ns  (logic 7.336ns (49.787%)  route 7.399ns (50.212%))
  Logic Levels:           19  (CARRY4=5 DSP48E1=1 LUT1=2 LUT3=1 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.050 - 9.259 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.553     5.074    d10/VGA_CONTROL/clk_out1
    SLICE_X51Y23         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  d10/VGA_CONTROL/h_cntr_reg_reg[4]/Q
                         net (fo=997, routed)         1.012     6.542    d10/VGA_CONTROL/out[3]
    SLICE_X55Y20         LUT1 (Prop_lut1_I0_O)        0.124     6.666 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_10/O
                         net (fo=1, routed)           0.000     6.666    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_10_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.067 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.067    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_4_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.181    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_3_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.295 f  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_2/CO[3]
                         net (fo=8, routed)           0.831     8.126    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_2_n_0
    SLICE_X57Y20         LUT1 (Prop_lut1_I0_O)        0.124     8.250 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_1/O
                         net (fo=14, routed)          0.812     9.062    d3/h_cntr_reg_reg[11][12]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[20]_P[18])
                                                      3.841    12.903 f  d3/VGA_Red_Grid5__0/P[18]
                         net (fo=2, routed)           0.780    13.683    d10/VGA_CONTROL/P[2]
    SLICE_X57Y19         LUT5 (Prop_lut5_I0_O)        0.124    13.807 r  d10/VGA_CONTROL/VGA_RED[3]_i_322/O
                         net (fo=2, routed)           0.323    14.130    d10/VGA_CONTROL/VGA_RED_reg[3]_20
    SLICE_X54Y19         LUT6 (Prop_lut6_I5_O)        0.124    14.254 r  d10/VGA_CONTROL/VGA_RED[3]_i_248/O
                         net (fo=2, routed)           0.564    14.818    d3/h_cntr_reg_reg[0][0]
    SLICE_X53Y19         LUT4 (Prop_lut4_I0_O)        0.124    14.942 r  d3/VGA_RED[3]_i_251/O
                         net (fo=1, routed)           0.000    14.942    d10/VGA_CONTROL/VGA_Red_Grid5_0[1]
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.343 r  d10/VGA_CONTROL/VGA_RED_reg[3]_i_166/CO[3]
                         net (fo=1, routed)           0.000    15.343    d10/VGA_CONTROL/VGA_RED_reg[3]_i_166_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.565 f  d10/VGA_CONTROL/VGA_RED_reg[3]_i_165/O[0]
                         net (fo=1, routed)           0.443    16.008    d10/VGA_CONTROL_n_298
    SLICE_X51Y18         LUT6 (Prop_lut6_I0_O)        0.299    16.307 f  d10/VGA_RED[3]_i_77/O
                         net (fo=7, routed)           0.197    16.504    d10/VGA_RED_reg[3]_14
    SLICE_X51Y18         LUT3 (Prop_lut3_I1_O)        0.124    16.628 f  d10/VGA_RED[3]_i_88/O
                         net (fo=5, routed)           0.836    17.464    vi1/VGA_Red_Grid5__0_20
    SLICE_X53Y11         LUT6 (Prop_lut6_I0_O)        0.124    17.588 f  vi1/VGA_RED[3]_i_175/O
                         net (fo=1, routed)           0.151    17.740    vi1/VGA_RED[3]_i_175_n_0
    SLICE_X53Y11         LUT6 (Prop_lut6_I0_O)        0.124    17.864 f  vi1/VGA_RED[3]_i_101/O
                         net (fo=1, routed)           0.291    18.155    vi1/VGA_RED[3]_i_101_n_0
    SLICE_X53Y13         LUT6 (Prop_lut6_I5_O)        0.124    18.279 r  vi1/VGA_RED[3]_i_47/O
                         net (fo=3, routed)           0.602    18.881    vi1/VGA_RED[3]_i_47_n_0
    SLICE_X51Y12         LUT6 (Prop_lut6_I4_O)        0.124    19.005 r  vi1/VGA_GREEN[0]_i_4/O
                         net (fo=1, routed)           0.154    19.160    d10/VGA_CONTROL/VGA_Gvol[0]
    SLICE_X51Y12         LUT6 (Prop_lut6_I2_O)        0.124    19.284 f  d10/VGA_CONTROL/VGA_GREEN[0]_i_3/O
                         net (fo=1, routed)           0.401    19.685    d10/VGA_CONTROL/VGA_GREEN[0]_i_3_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I5_O)        0.124    19.809 r  d10/VGA_CONTROL/VGA_GREEN[0]_i_1/O
                         net (fo=1, routed)           0.000    19.809    d10/VGA_CONTROL_n_354
    SLICE_X51Y11         FDRE                                         r  d10/VGA_GREEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.449    14.050    d10/clk_out1
    SLICE_X51Y11         FDRE                                         r  d10/VGA_GREEN_reg[0]/C
                         clock pessimism              0.274    14.324    
                         clock uncertainty           -0.072    14.251    
    SLICE_X51Y11         FDRE (Setup_fdre_C_D)        0.029    14.280    d10/VGA_GREEN_reg[0]
  -------------------------------------------------------------------
                         required time                         14.280    
                         arrival time                         -19.809    
  -------------------------------------------------------------------
                         slack                                 -5.529    

Slack (VIOLATED) :        -4.113ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_BLUE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.300ns  (logic 2.694ns (20.256%)  route 10.606ns (79.744%))
  Logic Levels:           14  (CARRY4=1 LUT2=2 LUT4=2 LUT5=3 LUT6=5 RAMD64E=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.045 - 9.259 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.553     5.074    d10/VGA_CONTROL/clk_out1
    SLICE_X51Y23         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  d10/VGA_CONTROL/h_cntr_reg_reg[4]/Q
                         net (fo=997, routed)         2.237     7.768    dj1/Block3_reg_r2_512_575_7_7/DPRA4
    SLICE_X14Y25         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.124     7.892 f  dj1/Block3_reg_r2_512_575_7_7/DP/O
                         net (fo=1, routed)           0.996     8.888    d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep__4_5
    SLICE_X28Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.012 f  d10/VGA_CONTROL/VGA_GREEN[0]_i_78/O
                         net (fo=1, routed)           0.797     9.809    d10/VGA_CONTROL/VGA_GREEN[0]_i_78_n_0
    SLICE_X28Y21         LUT5 (Prop_lut5_I0_O)        0.124     9.933 f  d10/VGA_CONTROL/VGA_GREEN[0]_i_42/O
                         net (fo=6, routed)           1.112    11.045    d10/VGA_CONTROL/VGA_GREEN[0]_i_42_n_0
    SLICE_X15Y20         LUT4 (Prop_lut4_I2_O)        0.150    11.195 r  d10/VGA_CONTROL/VGA_RED[2]_i_290/O
                         net (fo=2, routed)           0.619    11.814    d10/VGA_CONTROL/VGA_RED[2]_i_290_n_0
    SLICE_X14Y19         LUT2 (Prop_lut2_I1_O)        0.326    12.140 f  d10/VGA_CONTROL/VGA_RED[2]_i_292/O
                         net (fo=1, routed)           0.902    13.042    d10/VGA_CONTROL/VGA_RED[2]_i_292_n_0
    SLICE_X28Y19         LUT6 (Prop_lut6_I5_O)        0.124    13.166 r  d10/VGA_CONTROL/VGA_RED[2]_i_215/O
                         net (fo=1, routed)           0.000    13.166    d10/VGA_CONTROL/VGA_RED[2]_i_215_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.564 r  d10/VGA_CONTROL/VGA_RED_reg[2]_i_148/CO[3]
                         net (fo=1, routed)           1.081    14.645    d10/VGA_CONTROL/dj1/VGA_Red_waveform15_out
    SLICE_X40Y17         LUT6 (Prop_lut6_I5_O)        0.124    14.769 f  d10/VGA_CONTROL/VGA_RED[2]_i_87/O
                         net (fo=1, routed)           0.294    15.063    d10/VGA_CONTROL/VGA_RED[2]_i_87_n_0
    SLICE_X41Y17         LUT6 (Prop_lut6_I1_O)        0.124    15.187 f  d10/VGA_CONTROL/VGA_RED[2]_i_43/O
                         net (fo=2, routed)           0.276    15.463    d10/VGA_CONTROL/VGA_RED[2]_i_43_n_0
    SLICE_X41Y17         LUT5 (Prop_lut5_I2_O)        0.124    15.587 r  d10/VGA_CONTROL/VGA_RED[2]_i_15/O
                         net (fo=2, routed)           0.160    15.747    d10/VGA_CONTROL/VGA_RED[2]_i_15_n_0
    SLICE_X41Y17         LUT5 (Prop_lut5_I3_O)        0.124    15.871 f  d10/VGA_CONTROL/VGA_RED[2]_i_5/O
                         net (fo=4, routed)           1.005    16.876    d10/VGA_CONTROL/VGA_RED_reg[2]_9
    SLICE_X48Y14         LUT2 (Prop_lut2_I0_O)        0.124    17.000 f  d10/VGA_CONTROL/VGA_RED[3]_i_5/O
                         net (fo=3, routed)           0.601    17.601    d10/VGA_CONTROL/VGA_RED[3]_i_5_n_0
    SLICE_X48Y12         LUT6 (Prop_lut6_I0_O)        0.124    17.725 f  d10/VGA_CONTROL/VGA_BLUE[1]_i_3/O
                         net (fo=2, routed)           0.525    18.250    clr1/v_cntr_reg_reg[2]_0
    SLICE_X47Y12         LUT6 (Prop_lut6_I5_O)        0.124    18.374 r  clr1/VGA_BLUE[0]_i_1/O
                         net (fo=1, routed)           0.000    18.374    d10/colour_reg[0]_0
    SLICE_X47Y12         FDRE                                         r  d10/VGA_BLUE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.444    14.045    d10/clk_out1
    SLICE_X47Y12         FDRE                                         r  d10/VGA_BLUE_reg[0]/C
                         clock pessimism              0.260    14.305    
                         clock uncertainty           -0.072    14.232    
    SLICE_X47Y12         FDRE (Setup_fdre_C_D)        0.029    14.261    d10/VGA_BLUE_reg[0]
  -------------------------------------------------------------------
                         required time                         14.261    
                         arrival time                         -18.374    
  -------------------------------------------------------------------
                         slack                                 -4.113    

Slack (VIOLATED) :        -4.001ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_BLUE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.194ns  (logic 2.694ns (20.418%)  route 10.500ns (79.582%))
  Logic Levels:           14  (CARRY4=1 LUT2=2 LUT4=4 LUT5=3 LUT6=3 RAMD64E=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.049 - 9.259 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.553     5.074    d10/VGA_CONTROL/clk_out1
    SLICE_X51Y23         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  d10/VGA_CONTROL/h_cntr_reg_reg[4]/Q
                         net (fo=997, routed)         2.237     7.768    dj1/Block3_reg_r2_512_575_7_7/DPRA4
    SLICE_X14Y25         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.124     7.892 f  dj1/Block3_reg_r2_512_575_7_7/DP/O
                         net (fo=1, routed)           0.996     8.888    d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep__4_5
    SLICE_X28Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.012 f  d10/VGA_CONTROL/VGA_GREEN[0]_i_78/O
                         net (fo=1, routed)           0.797     9.809    d10/VGA_CONTROL/VGA_GREEN[0]_i_78_n_0
    SLICE_X28Y21         LUT5 (Prop_lut5_I0_O)        0.124     9.933 f  d10/VGA_CONTROL/VGA_GREEN[0]_i_42/O
                         net (fo=6, routed)           1.112    11.045    d10/VGA_CONTROL/VGA_GREEN[0]_i_42_n_0
    SLICE_X15Y20         LUT4 (Prop_lut4_I2_O)        0.150    11.195 r  d10/VGA_CONTROL/VGA_RED[2]_i_290/O
                         net (fo=2, routed)           0.619    11.814    d10/VGA_CONTROL/VGA_RED[2]_i_290_n_0
    SLICE_X14Y19         LUT2 (Prop_lut2_I1_O)        0.326    12.140 f  d10/VGA_CONTROL/VGA_RED[2]_i_292/O
                         net (fo=1, routed)           0.902    13.042    d10/VGA_CONTROL/VGA_RED[2]_i_292_n_0
    SLICE_X28Y19         LUT6 (Prop_lut6_I5_O)        0.124    13.166 r  d10/VGA_CONTROL/VGA_RED[2]_i_215/O
                         net (fo=1, routed)           0.000    13.166    d10/VGA_CONTROL/VGA_RED[2]_i_215_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.564 r  d10/VGA_CONTROL/VGA_RED_reg[2]_i_148/CO[3]
                         net (fo=1, routed)           1.081    14.645    d10/VGA_CONTROL/dj1/VGA_Red_waveform15_out
    SLICE_X40Y17         LUT6 (Prop_lut6_I5_O)        0.124    14.769 f  d10/VGA_CONTROL/VGA_RED[2]_i_87/O
                         net (fo=1, routed)           0.294    15.063    d10/VGA_CONTROL/VGA_RED[2]_i_87_n_0
    SLICE_X41Y17         LUT6 (Prop_lut6_I1_O)        0.124    15.187 f  d10/VGA_CONTROL/VGA_RED[2]_i_43/O
                         net (fo=2, routed)           0.276    15.463    d10/VGA_CONTROL/VGA_RED[2]_i_43_n_0
    SLICE_X41Y17         LUT5 (Prop_lut5_I2_O)        0.124    15.587 r  d10/VGA_CONTROL/VGA_RED[2]_i_15/O
                         net (fo=2, routed)           0.160    15.747    d10/VGA_CONTROL/VGA_RED[2]_i_15_n_0
    SLICE_X41Y17         LUT5 (Prop_lut5_I3_O)        0.124    15.871 f  d10/VGA_CONTROL/VGA_RED[2]_i_5/O
                         net (fo=4, routed)           1.005    16.876    d10/VGA_CONTROL/VGA_RED_reg[2]_9
    SLICE_X48Y14         LUT2 (Prop_lut2_I0_O)        0.124    17.000 f  d10/VGA_CONTROL/VGA_RED[3]_i_5/O
                         net (fo=3, routed)           0.459    17.459    d10/VGA_CONTROL/VGA_RED[3]_i_5_n_0
    SLICE_X49Y15         LUT4 (Prop_lut4_I3_O)        0.124    17.583 f  d10/VGA_CONTROL/VGA_BLUE[3]_i_3/O
                         net (fo=2, routed)           0.562    18.144    d2/B_colour_reg[3]
    SLICE_X49Y11         LUT4 (Prop_lut4_I3_O)        0.124    18.268 r  d2/VGA_BLUE[3]_i_1/O
                         net (fo=1, routed)           0.000    18.268    d10/colour_reg[1]_2
    SLICE_X49Y11         FDRE                                         r  d10/VGA_BLUE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.448    14.049    d10/clk_out1
    SLICE_X49Y11         FDRE                                         r  d10/VGA_BLUE_reg[3]/C
                         clock pessimism              0.260    14.309    
                         clock uncertainty           -0.072    14.236    
    SLICE_X49Y11         FDRE (Setup_fdre_C_D)        0.031    14.267    d10/VGA_BLUE_reg[3]
  -------------------------------------------------------------------
                         required time                         14.267    
                         arrival time                         -18.268    
  -------------------------------------------------------------------
                         slack                                 -4.001    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/v_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_CONTROL/v_cntr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.648%)  route 0.130ns (34.352%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.562     1.445    d10/VGA_CONTROL/clk_out1
    SLICE_X55Y15         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  d10/VGA_CONTROL/v_cntr_reg_reg[11]/Q
                         net (fo=76, routed)          0.130     1.716    d10/VGA_CONTROL/VGA_RED_reg[3][11]
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.824 r  d10/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.824    d10/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_4
    SLICE_X55Y15         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.831     1.958    d10/VGA_CONTROL/clk_out1
    SLICE_X55Y15         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[11]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X55Y15         FDRE (Hold_fdre_C_D)         0.105     1.550    d10/VGA_CONTROL/v_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/v_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_CONTROL/v_cntr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.249ns (63.395%)  route 0.144ns (36.605%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.562     1.445    d10/VGA_CONTROL/clk_out1
    SLICE_X55Y14         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  d10/VGA_CONTROL/v_cntr_reg_reg[7]/Q
                         net (fo=98, routed)          0.144     1.730    d10/VGA_CONTROL/VGA_RED_reg[3][7]
    SLICE_X55Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  d10/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.838    d10/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_4
    SLICE_X55Y14         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.832     1.959    d10/VGA_CONTROL/clk_out1
    SLICE_X55Y14         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[7]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X55Y14         FDRE (Hold_fdre_C_D)         0.105     1.550    d10/VGA_CONTROL/v_cntr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_CONTROL/v_cntr_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.256ns (64.754%)  route 0.139ns (35.246%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.562     1.445    d10/VGA_CONTROL/clk_out1
    SLICE_X55Y14         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  d10/VGA_CONTROL/v_cntr_reg_reg[4]/Q
                         net (fo=96, routed)          0.139     1.725    d10/VGA_CONTROL/VGA_RED_reg[3][4]
    SLICE_X55Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.840 r  d10/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.840    d10/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_7
    SLICE_X55Y14         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.832     1.959    d10/VGA_CONTROL/clk_out1
    SLICE_X55Y14         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[4]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X55Y14         FDRE (Hold_fdre_C_D)         0.105     1.550    d10/VGA_CONTROL/v_cntr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_CONTROL/v_cntr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.249ns (62.899%)  route 0.147ns (37.101%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.562     1.445    d10/VGA_CONTROL/clk_out1
    SLICE_X55Y13         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  d10/VGA_CONTROL/v_cntr_reg_reg[3]/Q
                         net (fo=99, routed)          0.147     1.733    d10/VGA_CONTROL/VGA_RED_reg[3][3]
    SLICE_X55Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  d10/VGA_CONTROL/v_cntr_reg_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.841    d10/VGA_CONTROL/v_cntr_reg_reg[0]_i_2_n_4
    SLICE_X55Y13         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.832     1.959    d10/VGA_CONTROL/clk_out1
    SLICE_X55Y13         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[3]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X55Y13         FDRE (Hold_fdre_C_D)         0.105     1.550    d10/VGA_CONTROL/v_cntr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/v_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_CONTROL/v_cntr_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.256ns (61.915%)  route 0.157ns (38.085%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.562     1.445    d10/VGA_CONTROL/clk_out1
    SLICE_X55Y15         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  d10/VGA_CONTROL/v_cntr_reg_reg[8]/Q
                         net (fo=96, routed)          0.157     1.744    d10/VGA_CONTROL/VGA_RED_reg[3][8]
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.859 r  d10/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.859    d10/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_7
    SLICE_X55Y15         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.831     1.958    d10/VGA_CONTROL/clk_out1
    SLICE_X55Y15         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[8]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X55Y15         FDRE (Hold_fdre_C_D)         0.105     1.550    d10/VGA_CONTROL/v_cntr_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_CONTROL/v_cntr_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.292ns (67.696%)  route 0.139ns (32.304%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.562     1.445    d10/VGA_CONTROL/clk_out1
    SLICE_X55Y14         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  d10/VGA_CONTROL/v_cntr_reg_reg[4]/Q
                         net (fo=96, routed)          0.139     1.725    d10/VGA_CONTROL/VGA_RED_reg[3][4]
    SLICE_X55Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.876 r  d10/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.876    d10/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_6
    SLICE_X55Y14         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.832     1.959    d10/VGA_CONTROL/clk_out1
    SLICE_X55Y14         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[5]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X55Y14         FDRE (Hold_fdre_C_D)         0.105     1.550    d10/VGA_CONTROL/v_cntr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/v_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_CONTROL/v_cntr_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.256ns (58.477%)  route 0.182ns (41.523%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.562     1.445    d10/VGA_CONTROL/clk_out1
    SLICE_X55Y13         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  d10/VGA_CONTROL/v_cntr_reg_reg[0]/Q
                         net (fo=76, routed)          0.182     1.768    d10/VGA_CONTROL/VGA_RED_reg[3][0]
    SLICE_X55Y13         LUT1 (Prop_lut1_I0_O)        0.045     1.813 r  d10/VGA_CONTROL/v_cntr_reg[0]_i_4/O
                         net (fo=1, routed)           0.000     1.813    d10/VGA_CONTROL/v_cntr_reg[0]_i_4_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.883 r  d10/VGA_CONTROL/v_cntr_reg_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.883    d10/VGA_CONTROL/v_cntr_reg_reg[0]_i_2_n_7
    SLICE_X55Y13         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.832     1.959    d10/VGA_CONTROL/clk_out1
    SLICE_X55Y13         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[0]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X55Y13         FDRE (Hold_fdre_C_D)         0.105     1.550    d10/VGA_CONTROL/v_cntr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/v_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_CONTROL/v_cntr_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.292ns (64.965%)  route 0.157ns (35.035%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.562     1.445    d10/VGA_CONTROL/clk_out1
    SLICE_X55Y15         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  d10/VGA_CONTROL/v_cntr_reg_reg[8]/Q
                         net (fo=96, routed)          0.157     1.744    d10/VGA_CONTROL/VGA_RED_reg[3][8]
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.895 r  d10/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.895    d10/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_6
    SLICE_X55Y15         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.831     1.958    d10/VGA_CONTROL/clk_out1
    SLICE_X55Y15         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[9]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X55Y15         FDRE (Hold_fdre_C_D)         0.105     1.550    d10/VGA_CONTROL/v_cntr_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_VS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.670%)  route 0.283ns (63.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.554     1.437    d10/VGA_CONTROL/clk_out1
    SLICE_X10Y23         FDRE                                         r  d10/VGA_CONTROL/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  d10/VGA_CONTROL/v_sync_reg_reg/Q
                         net (fo=1, routed)           0.283     1.884    d10/v_sync_reg
    SLICE_X8Y28          FDRE                                         r  d10/VGA_VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.824     1.951    d10/clk_out1
    SLICE_X8Y28          FDRE                                         r  d10/VGA_VS_reg/C
                         clock pessimism             -0.478     1.473    
    SLICE_X8Y28          FDRE (Hold_fdre_C_D)         0.059     1.532    d10/VGA_VS_reg
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_CONTROL/h_cntr_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.256ns (55.034%)  route 0.209ns (44.966%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.556     1.439    d10/VGA_CONTROL/clk_out1
    SLICE_X51Y22         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 f  d10/VGA_CONTROL/h_cntr_reg_reg[0]/Q
                         net (fo=114, routed)         0.209     1.789    d10/VGA_CONTROL/out[0]
    SLICE_X51Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.834 r  d10/VGA_CONTROL/h_cntr_reg[0]_i_4/O
                         net (fo=1, routed)           0.000     1.834    d10/VGA_CONTROL/h_cntr_reg[0]_i_4_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.904 r  d10/VGA_CONTROL/h_cntr_reg_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.000     1.904    d10/VGA_CONTROL/h_cntr_reg_reg[0]_i_2_n_7
    SLICE_X51Y22         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.824     1.951    d10/VGA_CONTROL/clk_out1
    SLICE_X51Y22         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[0]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X51Y22         FDRE (Hold_fdre_C_D)         0.102     1.541    d10/VGA_CONTROL/h_cntr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.363    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y1      d5/m0/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y1      d5/m0/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y2      d5/m2/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y2      d5/m2/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y2    d10/VGA_CLK_108M/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X0Y0  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X47Y12     d10/VGA_BLUE_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X49Y11     d10/VGA_BLUE_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X49Y12     d10/VGA_BLUE_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X49Y11     d10/VGA_BLUE_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X0Y0  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X49Y11     d10/VGA_BLUE_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X49Y12     d10/VGA_BLUE_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X49Y11     d10/VGA_BLUE_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X37Y6      d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X51Y35     d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep__6/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X53Y35     d10/VGA_CONTROL/h_cntr_reg_reg[1]_rep/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X44Y7      d10/VGA_CONTROL/h_cntr_reg_reg[2]_rep__6/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X39Y6      d10/VGA_CONTROL/h_cntr_reg_reg[3]_rep__3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X55Y13     d10/VGA_CONTROL/v_cntr_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X55Y15     d10/VGA_CONTROL/v_cntr_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X47Y12     d10/VGA_BLUE_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X49Y11     d10/VGA_BLUE_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X49Y11     d10/VGA_BLUE_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X51Y22     d10/VGA_CONTROL/h_cntr_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X55Y16     d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X53Y16     d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X45Y19     d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep__2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X47Y30     d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep__3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X49Y9      d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep__7/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X55Y22     d10/VGA_CONTROL/h_cntr_reg_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.805ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.855ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.805ns  (required time - arrival time)
  Source:                 d7/t1/FontRom/fontRow_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/pixel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.326ns  (logic 2.826ns (53.059%)  route 2.500ns (46.941%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.049 - 9.259 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.575     5.096    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.613     5.134    d7/t1/FontRom/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.588 r  d7/t1/FontRom/fontRow_reg/DOADO[7]
                         net (fo=1, routed)           1.087     8.674    d7/t1/FontRom/charBitInRow[7]
    SLICE_X45Y0          LUT5 (Prop_lut5_I4_O)        0.124     8.798 r  d7/t1/FontRom/pixel_i_5__3/O
                         net (fo=1, routed)           0.473     9.272    d7/t1/FontRom/pixel_i_5__3_n_0
    SLICE_X45Y0          LUT6 (Prop_lut6_I5_O)        0.124     9.396 f  d7/t1/FontRom/pixel_i_4__5/O
                         net (fo=1, routed)           0.940    10.336    d7/t1/FontRom/pixel_i_4__5_n_0
    SLICE_X44Y4          LUT6 (Prop_lut6_I5_O)        0.124    10.460 r  d7/t1/FontRom/pixel_i_1__5/O
                         net (fo=1, routed)           0.000    10.460    d7/t1/pixel
    SLICE_X44Y4          FDRE                                         r  d7/t1/pixel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.457    14.058    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.448    14.049    d7/t1/clk_out1
    SLICE_X44Y4          FDRE                                         r  d7/t1/pixel_reg/C
                         clock pessimism              0.260    14.309    
                         clock uncertainty           -0.072    14.236    
    SLICE_X44Y4          FDRE (Setup_fdre_C_D)        0.029    14.265    d7/t1/pixel_reg
  -------------------------------------------------------------------
                         required time                         14.265    
                         arrival time                         -10.460    
  -------------------------------------------------------------------
                         slack                                  3.805    

Slack (MET) :             3.856ns  (required time - arrival time)
  Source:                 d7/t1/FontRom/fontRow_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t2/pixel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.279ns  (logic 2.826ns (53.530%)  route 2.453ns (46.470%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.054 - 9.259 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.575     5.096    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.614     5.135    d7/t1/FontRom/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.589 r  d7/t1/FontRom/fontRow_reg/DOBDO[2]
                         net (fo=1, routed)           1.002     8.591    d7/t1/FontRom/t2/charBitInRow[2]
    SLICE_X48Y0          LUT6 (Prop_lut6_I1_O)        0.124     8.715 f  d7/t1/FontRom/pixel_i_5__2/O
                         net (fo=1, routed)           0.862     9.576    d7/t2/fontRow_reg_6
    SLICE_X47Y3          LUT6 (Prop_lut6_I0_O)        0.124     9.700 f  d7/t2/pixel_i_4__3/O
                         net (fo=1, routed)           0.590    10.290    d7/t1/FontRom/fontRow_reg_3
    SLICE_X51Y0          LUT6 (Prop_lut6_I5_O)        0.124    10.414 r  d7/t1/FontRom/pixel_i_1__3/O
                         net (fo=1, routed)           0.000    10.414    d7/t2/fontRow_reg_5
    SLICE_X51Y0          FDRE                                         r  d7/t2/pixel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.457    14.058    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.453    14.054    d7/t2/clk_out1
    SLICE_X51Y0          FDRE                                         r  d7/t2/pixel_reg/C
                         clock pessimism              0.260    14.314    
                         clock uncertainty           -0.072    14.241    
    SLICE_X51Y0          FDRE (Setup_fdre_C_D)        0.029    14.270    d7/t2/pixel_reg
  -------------------------------------------------------------------
                         required time                         14.270    
                         arrival time                         -10.414    
  -------------------------------------------------------------------
                         slack                                  3.856    

Slack (MET) :             4.883ns  (required time - arrival time)
  Source:                 d7/t3/FontRom/fontRow_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t3/pixel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.303ns  (logic 2.702ns (62.796%)  route 1.601ns (37.204%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.049 - 9.259 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.575     5.096    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.607     5.128    d7/t3/FontRom/clk_out1
    RAMB18_X0Y4          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.582 r  d7/t3/FontRom/fontRow_reg/DOADO[3]
                         net (fo=1, routed)           1.167     8.749    d7/t3/FontRom/charBitInRow[3]
    SLICE_X9Y10          LUT6 (Prop_lut6_I1_O)        0.124     8.873 f  d7/t3/FontRom/pixel_i_4__4/O
                         net (fo=1, routed)           0.434     9.307    d10/VGA_CONTROL/fontRow_reg_31
    SLICE_X10Y11         LUT6 (Prop_lut6_I5_O)        0.124     9.431 r  d10/VGA_CONTROL/pixel_i_1__4/O
                         net (fo=1, routed)           0.000     9.431    d7/t3/h_cntr_reg_reg[1]_rep__0
    SLICE_X10Y11         FDRE                                         r  d7/t3/pixel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.457    14.058    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.448    14.049    d7/t3/clk_out1
    SLICE_X10Y11         FDRE                                         r  d7/t3/pixel_reg/C
                         clock pessimism              0.260    14.309    
                         clock uncertainty           -0.072    14.236    
    SLICE_X10Y11         FDRE (Setup_fdre_C_D)        0.077    14.313    d7/t3/pixel_reg
  -------------------------------------------------------------------
                         required time                         14.313    
                         arrival time                          -9.431    
  -------------------------------------------------------------------
                         slack                                  4.883    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.855ns  (arrival time - required time)
  Source:                 d7/t3/FontRom/fontRow_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t3/pixel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.675ns (69.568%)  route 0.295ns (30.432%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.604     1.488    d7/t3/FontRom/clk_out1
    RAMB18_X0Y4          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      0.585     2.073 r  d7/t3/FontRom/fontRow_reg/DOADO[6]
                         net (fo=1, routed)           0.179     2.252    d7/t3/FontRom/charBitInRow[6]
    SLICE_X9Y11          LUT6 (Prop_lut6_I4_O)        0.045     2.297 f  d7/t3/FontRom/pixel_i_2__5/O
                         net (fo=1, routed)           0.116     2.413    d10/VGA_CONTROL/fontRow_reg_30
    SLICE_X10Y11         LUT6 (Prop_lut6_I0_O)        0.045     2.458 r  d10/VGA_CONTROL/pixel_i_1__4/O
                         net (fo=1, routed)           0.000     2.458    d7/t3/h_cntr_reg_reg[1]_rep__0
    SLICE_X10Y11         FDRE                                         r  d7/t3/pixel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.817     1.944    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.834     1.961    d7/t3/clk_out1
    SLICE_X10Y11         FDRE                                         r  d7/t3/pixel_reg/C
                         clock pessimism             -0.478     1.483    
    SLICE_X10Y11         FDRE (Hold_fdre_C_D)         0.120     1.603    d7/t3/pixel_reg
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           2.458    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.867ns  (arrival time - required time)
  Source:                 d7/t1/FontRom/fontRow_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t2/pixel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.630ns (66.170%)  route 0.322ns (33.830%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.609     1.493    d7/t1/FontRom/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      0.585     2.078 r  d7/t1/FontRom/fontRow_reg/DOBDO[5]
                         net (fo=1, routed)           0.322     2.400    d7/t1/FontRom/t2/charBitInRow[5]
    SLICE_X51Y0          LUT6 (Prop_lut6_I2_O)        0.045     2.445 r  d7/t1/FontRom/pixel_i_1__3/O
                         net (fo=1, routed)           0.000     2.445    d7/t2/fontRow_reg_5
    SLICE_X51Y0          FDRE                                         r  d7/t2/pixel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.817     1.944    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.838     1.965    d7/t2/clk_out1
    SLICE_X51Y0          FDRE                                         r  d7/t2/pixel_reg/C
                         clock pessimism             -0.478     1.487    
    SLICE_X51Y0          FDRE (Hold_fdre_C_D)         0.091     1.578    d7/t2/pixel_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           2.445    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             1.302ns  (arrival time - required time)
  Source:                 d7/t1/FontRom/fontRow_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/pixel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.384ns  (logic 0.675ns (48.758%)  route 0.709ns (51.242%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.608     1.492    d7/t1/FontRom/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.585     2.077 r  d7/t1/FontRom/fontRow_reg/DOADO[3]
                         net (fo=1, routed)           0.421     2.497    d7/t1/FontRom/charBitInRow[3]
    SLICE_X45Y0          LUT6 (Prop_lut6_I1_O)        0.045     2.542 r  d7/t1/FontRom/pixel_i_3__4/O
                         net (fo=1, routed)           0.289     2.831    d7/t1/FontRom/pixel_i_3__4_n_0
    SLICE_X44Y4          LUT6 (Prop_lut6_I4_O)        0.045     2.876 r  d7/t1/FontRom/pixel_i_1__5/O
                         net (fo=1, routed)           0.000     2.876    d7/t1/pixel
    SLICE_X44Y4          FDRE                                         r  d7/t1/pixel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.817     1.944    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.834     1.961    d7/t1/clk_out1
    SLICE_X44Y4          FDRE                                         r  d7/t1/pixel_reg/C
                         clock pessimism             -0.478     1.483    
    SLICE_X44Y4          FDRE (Hold_fdre_C_D)         0.091     1.574    d7/t1/pixel_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           2.876    
  -------------------------------------------------------------------
                         slack                                  1.302    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X1Y0      d7/t1/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X1Y0      d7/t1/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y4      d7/t3/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y3    d7/VGA_CLK_108M/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X44Y4      d7/t1/pixel_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X51Y0      d7/t2/pixel_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X10Y11     d7/t3/pixel_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X44Y4      d7/t1/pixel_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y11     d7/t3/pixel_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X51Y0      d7/t2/pixel_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y11     d7/t3/pixel_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X44Y4      d7/t1/pixel_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X51Y0      d7/t2/pixel_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X44Y4      d7/t1/pixel_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X51Y0      d7/t2/pixel_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X51Y0      d7/t2/pixel_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y11     d7/t3/pixel_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X44Y4      d7/t1/pixel_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y11     d7/t3/pixel_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { d10/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    d10/VGA_CLK_108M/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  d10/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  d10/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  d10/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  d10/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { d7/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    d7/VGA_CLK_108M/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  d7/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  d7/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  d7/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  d7/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.135ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.135ns  (required time - arrival time)
  Source:                 d7/t3/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_BLUE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.769ns  (logic 0.890ns (18.663%)  route 3.879ns (81.337%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.049 - 9.259 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.575     5.096    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.566     5.087    d7/t3/clk_out1
    SLICE_X10Y11         FDRE                                         r  d7/t3/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  d7/t3/pixel_reg/Q
                         net (fo=3, routed)           1.687     7.292    d7/t3/pixel_reg_n_0
    SLICE_X39Y7          LUT5 (Prop_lut5_I0_O)        0.124     7.416 r  d7/t3/VGA_BLUE[3]_i_5/O
                         net (fo=2, routed)           1.630     9.046    d10/VGA_CONTROL/TEXTB[0]
    SLICE_X49Y15         LUT4 (Prop_lut4_I2_O)        0.124     9.170 f  d10/VGA_CONTROL/VGA_BLUE[3]_i_3/O
                         net (fo=2, routed)           0.562     9.732    d2/B_colour_reg[3]
    SLICE_X49Y11         LUT4 (Prop_lut4_I3_O)        0.124     9.856 r  d2/VGA_BLUE[3]_i_1/O
                         net (fo=1, routed)           0.000     9.856    d10/colour_reg[1]_2
    SLICE_X49Y11         FDRE                                         r  d10/VGA_BLUE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.448    14.049    d10/clk_out1
    SLICE_X49Y11         FDRE                                         r  d10/VGA_BLUE_reg[3]/C
                         clock pessimism              0.180    14.229    
                         clock uncertainty           -0.269    13.960    
    SLICE_X49Y11         FDRE (Setup_fdre_C_D)        0.031    13.991    d10/VGA_BLUE_reg[3]
  -------------------------------------------------------------------
                         required time                         13.991    
                         arrival time                          -9.856    
  -------------------------------------------------------------------
                         slack                                  4.135    

Slack (MET) :             4.196ns  (required time - arrival time)
  Source:                 d7/t3/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_BLUE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 0.890ns (18.920%)  route 3.814ns (81.080%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.048 - 9.259 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.575     5.096    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.566     5.087    d7/t3/clk_out1
    SLICE_X10Y11         FDRE                                         r  d7/t3/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  d7/t3/pixel_reg/Q
                         net (fo=3, routed)           1.687     7.292    d7/t3/pixel_reg_n_0
    SLICE_X39Y7          LUT5 (Prop_lut5_I0_O)        0.124     7.416 r  d7/t3/VGA_BLUE[3]_i_5/O
                         net (fo=2, routed)           1.630     9.046    d10/VGA_CONTROL/TEXTB[0]
    SLICE_X49Y15         LUT4 (Prop_lut4_I2_O)        0.124     9.170 f  d10/VGA_CONTROL/VGA_BLUE[3]_i_3/O
                         net (fo=2, routed)           0.497     9.667    d2/B_colour_reg[3]
    SLICE_X49Y12         LUT4 (Prop_lut4_I3_O)        0.124     9.791 r  d2/VGA_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000     9.791    d10/colour_reg[2]_0
    SLICE_X49Y12         FDRE                                         r  d10/VGA_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.447    14.048    d10/clk_out1
    SLICE_X49Y12         FDRE                                         r  d10/VGA_BLUE_reg[2]/C
                         clock pessimism              0.180    14.228    
                         clock uncertainty           -0.269    13.959    
    SLICE_X49Y12         FDRE (Setup_fdre_C_D)        0.029    13.988    d10/VGA_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                         13.988    
                         arrival time                          -9.791    
  -------------------------------------------------------------------
                         slack                                  4.196    

Slack (MET) :             4.376ns  (required time - arrival time)
  Source:                 d7/t2/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_RED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.518ns  (logic 0.828ns (18.325%)  route 3.690ns (81.675%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.046 - 9.259 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.575     5.096    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.572     5.093    d7/t2/clk_out1
    SLICE_X51Y0          FDRE                                         r  d7/t2/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y0          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  d7/t2/pixel_reg/Q
                         net (fo=3, routed)           1.434     6.983    d7/t3/pixel_reg_5
    SLICE_X39Y7          LUT6 (Prop_lut6_I3_O)        0.124     7.107 r  d7/t3/VGA_RED[3]_i_6/O
                         net (fo=3, routed)           1.428     8.535    d7/t3/TEXTR[0]
    SLICE_X49Y12         LUT3 (Prop_lut3_I0_O)        0.124     8.659 r  d7/t3/VGA_RED[2]_i_2/O
                         net (fo=2, routed)           0.829     9.488    d2/R_colour_reg[2]
    SLICE_X49Y15         LUT6 (Prop_lut6_I1_O)        0.124     9.612 r  d2/VGA_RED[2]_i_1/O
                         net (fo=1, routed)           0.000     9.612    d10/R_colour_reg[2]
    SLICE_X49Y15         FDRE                                         r  d10/VGA_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.445    14.046    d10/clk_out1
    SLICE_X49Y15         FDRE                                         r  d10/VGA_RED_reg[2]/C
                         clock pessimism              0.180    14.226    
                         clock uncertainty           -0.269    13.957    
    SLICE_X49Y15         FDRE (Setup_fdre_C_D)        0.031    13.988    d10/VGA_RED_reg[2]
  -------------------------------------------------------------------
                         required time                         13.988    
                         arrival time                          -9.612    
  -------------------------------------------------------------------
                         slack                                  4.376    

Slack (MET) :             4.382ns  (required time - arrival time)
  Source:                 d7/t3/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_GREEN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.520ns  (logic 1.126ns (24.913%)  route 3.394ns (75.087%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.046 - 9.259 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.575     5.096    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.566     5.087    d7/t3/clk_out1
    SLICE_X10Y11         FDRE                                         r  d7/t3/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  d7/t3/pixel_reg/Q
                         net (fo=3, routed)           1.671     7.276    d7/t3/pixel_reg_n_0
    SLICE_X39Y7          LUT6 (Prop_lut6_I1_O)        0.124     7.400 r  d7/t3/VGA_GREEN[2]_i_2/O
                         net (fo=3, routed)           1.293     8.693    d1/TEXTG[0]
    SLICE_X48Y13         LUT3 (Prop_lut3_I2_O)        0.152     8.845 f  d1/VGA_GREEN[3]_i_3/O
                         net (fo=2, routed)           0.430     9.275    d10/VGA_CONTROL/R_colour_reg[3]
    SLICE_X49Y15         LUT6 (Prop_lut6_I1_O)        0.332     9.607 r  d10/VGA_CONTROL/VGA_GREEN[3]_i_1/O
                         net (fo=1, routed)           0.000     9.607    d10/VGA_CONTROL_n_352
    SLICE_X49Y15         FDRE                                         r  d10/VGA_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.445    14.046    d10/clk_out1
    SLICE_X49Y15         FDRE                                         r  d10/VGA_GREEN_reg[3]/C
                         clock pessimism              0.180    14.226    
                         clock uncertainty           -0.269    13.957    
    SLICE_X49Y15         FDRE (Setup_fdre_C_D)        0.032    13.989    d10/VGA_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                         13.989    
                         arrival time                          -9.607    
  -------------------------------------------------------------------
                         slack                                  4.382    

Slack (MET) :             4.434ns  (required time - arrival time)
  Source:                 d7/t3/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_GREEN_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.511ns  (logic 1.120ns (24.825%)  route 3.391ns (75.175%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.047 - 9.259 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.575     5.096    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.566     5.087    d7/t3/clk_out1
    SLICE_X10Y11         FDRE                                         r  d7/t3/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  d7/t3/pixel_reg/Q
                         net (fo=3, routed)           1.671     7.276    d7/t3/pixel_reg_n_0
    SLICE_X39Y7          LUT6 (Prop_lut6_I1_O)        0.124     7.400 r  d7/t3/VGA_GREEN[2]_i_2/O
                         net (fo=3, routed)           1.293     8.693    d1/TEXTG[0]
    SLICE_X48Y13         LUT3 (Prop_lut3_I2_O)        0.152     8.845 f  d1/VGA_GREEN[3]_i_3/O
                         net (fo=2, routed)           0.427     9.273    d10/VGA_CONTROL/R_colour_reg[3]
    SLICE_X49Y13         LUT5 (Prop_lut5_I1_O)        0.326     9.599 r  d10/VGA_CONTROL/VGA_GREEN[1]_i_1/O
                         net (fo=1, routed)           0.000     9.599    d10/VGA_CONTROL_n_351
    SLICE_X49Y13         FDRE                                         r  d10/VGA_GREEN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.446    14.047    d10/clk_out1
    SLICE_X49Y13         FDRE                                         r  d10/VGA_GREEN_reg[1]/C
                         clock pessimism              0.180    14.227    
                         clock uncertainty           -0.269    13.958    
    SLICE_X49Y13         FDRE (Setup_fdre_C_D)        0.075    14.033    d10/VGA_GREEN_reg[1]
  -------------------------------------------------------------------
                         required time                         14.033    
                         arrival time                          -9.599    
  -------------------------------------------------------------------
                         slack                                  4.434    

Slack (MET) :             4.507ns  (required time - arrival time)
  Source:                 d7/t3/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_BLUE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.390ns  (logic 0.890ns (20.273%)  route 3.500ns (79.727%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.045 - 9.259 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.575     5.096    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.566     5.087    d7/t3/clk_out1
    SLICE_X10Y11         FDRE                                         r  d7/t3/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  d7/t3/pixel_reg/Q
                         net (fo=3, routed)           1.687     7.292    d7/t3/pixel_reg_n_0
    SLICE_X39Y7          LUT5 (Prop_lut5_I0_O)        0.124     7.416 r  d7/t3/VGA_BLUE[3]_i_5/O
                         net (fo=2, routed)           1.288     8.704    d10/VGA_CONTROL/TEXTB[0]
    SLICE_X48Y12         LUT6 (Prop_lut6_I5_O)        0.124     8.828 f  d10/VGA_CONTROL/VGA_BLUE[1]_i_3/O
                         net (fo=2, routed)           0.525     9.353    clr1/v_cntr_reg_reg[2]_0
    SLICE_X47Y12         LUT6 (Prop_lut6_I5_O)        0.124     9.477 r  clr1/VGA_BLUE[0]_i_1/O
                         net (fo=1, routed)           0.000     9.477    d10/colour_reg[0]_0
    SLICE_X47Y12         FDRE                                         r  d10/VGA_BLUE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.444    14.045    d10/clk_out1
    SLICE_X47Y12         FDRE                                         r  d10/VGA_BLUE_reg[0]/C
                         clock pessimism              0.180    14.225    
                         clock uncertainty           -0.269    13.956    
    SLICE_X47Y12         FDRE (Setup_fdre_C_D)        0.029    13.985    d10/VGA_BLUE_reg[0]
  -------------------------------------------------------------------
                         required time                         13.985    
                         arrival time                          -9.477    
  -------------------------------------------------------------------
                         slack                                  4.507    

Slack (MET) :             4.603ns  (required time - arrival time)
  Source:                 d7/t2/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_RED_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.292ns  (logic 0.828ns (19.292%)  route 3.464ns (80.708%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.047 - 9.259 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.575     5.096    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.572     5.093    d7/t2/clk_out1
    SLICE_X51Y0          FDRE                                         r  d7/t2/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y0          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  d7/t2/pixel_reg/Q
                         net (fo=3, routed)           1.434     6.983    d7/t3/pixel_reg_5
    SLICE_X39Y7          LUT6 (Prop_lut6_I3_O)        0.124     7.107 r  d7/t3/VGA_RED[3]_i_6/O
                         net (fo=3, routed)           1.428     8.535    d7/t3/TEXTR[0]
    SLICE_X49Y12         LUT3 (Prop_lut3_I0_O)        0.124     8.659 r  d7/t3/VGA_RED[2]_i_2/O
                         net (fo=2, routed)           0.602     9.261    d2/R_colour_reg[2]
    SLICE_X51Y15         LUT3 (Prop_lut3_I1_O)        0.124     9.385 r  d2/VGA_RED[1]_i_1/O
                         net (fo=1, routed)           0.000     9.385    d10/R_colour_reg[2]_0
    SLICE_X51Y15         FDRE                                         r  d10/VGA_RED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.446    14.047    d10/clk_out1
    SLICE_X51Y15         FDRE                                         r  d10/VGA_RED_reg[1]/C
                         clock pessimism              0.180    14.227    
                         clock uncertainty           -0.269    13.958    
    SLICE_X51Y15         FDRE (Setup_fdre_C_D)        0.031    13.989    d10/VGA_RED_reg[1]
  -------------------------------------------------------------------
                         required time                         13.989    
                         arrival time                          -9.385    
  -------------------------------------------------------------------
                         slack                                  4.603    

Slack (MET) :             4.720ns  (required time - arrival time)
  Source:                 d7/t3/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_BLUE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.181ns  (logic 0.890ns (21.287%)  route 3.291ns (78.713%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.049 - 9.259 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.575     5.096    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.566     5.087    d7/t3/clk_out1
    SLICE_X10Y11         FDRE                                         r  d7/t3/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  d7/t3/pixel_reg/Q
                         net (fo=3, routed)           1.687     7.292    d7/t3/pixel_reg_n_0
    SLICE_X39Y7          LUT5 (Prop_lut5_I0_O)        0.124     7.416 r  d7/t3/VGA_BLUE[3]_i_5/O
                         net (fo=2, routed)           1.288     8.704    d10/VGA_CONTROL/TEXTB[0]
    SLICE_X48Y12         LUT6 (Prop_lut6_I5_O)        0.124     8.828 f  d10/VGA_CONTROL/VGA_BLUE[1]_i_3/O
                         net (fo=2, routed)           0.316     9.144    clr1/v_cntr_reg_reg[2]_0
    SLICE_X49Y11         LUT6 (Prop_lut6_I5_O)        0.124     9.268 r  clr1/VGA_BLUE[1]_i_1/O
                         net (fo=1, routed)           0.000     9.268    d10/colour_reg[2]_1
    SLICE_X49Y11         FDRE                                         r  d10/VGA_BLUE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.448    14.049    d10/clk_out1
    SLICE_X49Y11         FDRE                                         r  d10/VGA_BLUE_reg[1]/C
                         clock pessimism              0.180    14.229    
                         clock uncertainty           -0.269    13.960    
    SLICE_X49Y11         FDRE (Setup_fdre_C_D)        0.029    13.989    d10/VGA_BLUE_reg[1]
  -------------------------------------------------------------------
                         required time                         13.989    
                         arrival time                          -9.268    
  -------------------------------------------------------------------
                         slack                                  4.720    

Slack (MET) :             5.193ns  (required time - arrival time)
  Source:                 d7/t3/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_GREEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.708ns  (logic 0.766ns (20.656%)  route 2.942ns (79.344%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.047 - 9.259 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.575     5.096    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.566     5.087    d7/t3/clk_out1
    SLICE_X10Y11         FDRE                                         r  d7/t3/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  d7/t3/pixel_reg/Q
                         net (fo=3, routed)           1.671     7.276    d7/t3/pixel_reg_n_0
    SLICE_X39Y7          LUT6 (Prop_lut6_I1_O)        0.124     7.400 r  d7/t3/VGA_GREEN[2]_i_2/O
                         net (fo=3, routed)           1.272     8.672    d10/VGA_CONTROL/TEXTG[0]
    SLICE_X49Y14         LUT6 (Prop_lut6_I1_O)        0.124     8.796 r  d10/VGA_CONTROL/VGA_GREEN[2]_i_1/O
                         net (fo=1, routed)           0.000     8.796    d10/VGA_CONTROL_n_353
    SLICE_X49Y14         FDRE                                         r  d10/VGA_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.446    14.047    d10/clk_out1
    SLICE_X49Y14         FDRE                                         r  d10/VGA_GREEN_reg[2]/C
                         clock pessimism              0.180    14.227    
                         clock uncertainty           -0.269    13.958    
    SLICE_X49Y14         FDRE (Setup_fdre_C_D)        0.031    13.989    d10/VGA_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                         13.989    
                         arrival time                          -8.796    
  -------------------------------------------------------------------
                         slack                                  5.193    

Slack (MET) :             5.342ns  (required time - arrival time)
  Source:                 d7/t3/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_GREEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.766ns (21.516%)  route 2.794ns (78.484%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.050 - 9.259 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.575     5.096    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.566     5.087    d7/t3/clk_out1
    SLICE_X10Y11         FDRE                                         r  d7/t3/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  d7/t3/pixel_reg/Q
                         net (fo=3, routed)           1.671     7.276    d7/t3/pixel_reg_n_0
    SLICE_X39Y7          LUT6 (Prop_lut6_I1_O)        0.124     7.400 r  d7/t3/VGA_GREEN[2]_i_2/O
                         net (fo=3, routed)           1.123     8.523    d10/VGA_CONTROL/TEXTG[0]
    SLICE_X51Y11         LUT6 (Prop_lut6_I1_O)        0.124     8.647 r  d10/VGA_CONTROL/VGA_GREEN[0]_i_1/O
                         net (fo=1, routed)           0.000     8.647    d10/VGA_CONTROL_n_354
    SLICE_X51Y11         FDRE                                         r  d10/VGA_GREEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.449    14.050    d10/clk_out1
    SLICE_X51Y11         FDRE                                         r  d10/VGA_GREEN_reg[0]/C
                         clock pessimism              0.180    14.230    
                         clock uncertainty           -0.269    13.961    
    SLICE_X51Y11         FDRE (Setup_fdre_C_D)        0.029    13.990    d10/VGA_GREEN_reg[0]
  -------------------------------------------------------------------
                         required time                         13.990    
                         arrival time                          -8.647    
  -------------------------------------------------------------------
                         slack                                  5.342    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 d7/t1/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_RED_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.231ns (21.066%)  route 0.866ns (78.934%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.564     1.447    d7/t1/clk_out1
    SLICE_X44Y4          FDRE                                         r  d7/t1/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y4          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  d7/t1/pixel_reg/Q
                         net (fo=3, routed)           0.351     1.939    d7/t3/pixel_reg_6
    SLICE_X39Y7          LUT6 (Prop_lut6_I5_O)        0.045     1.984 r  d7/t3/VGA_RED[3]_i_6/O
                         net (fo=3, routed)           0.515     2.499    d2/TEXTR[0]
    SLICE_X51Y13         LUT5 (Prop_lut5_I1_O)        0.045     2.544 r  d2/VGA_RED[0]_i_1/O
                         net (fo=1, routed)           0.000     2.544    d10/pixel_reg_87
    SLICE_X51Y13         FDRE                                         r  d10/VGA_RED_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.832     1.959    d10/clk_out1
    SLICE_X51Y13         FDRE                                         r  d10/VGA_RED_reg[0]/C
                         clock pessimism             -0.244     1.715    
                         clock uncertainty            0.269     1.984    
    SLICE_X51Y13         FDRE (Hold_fdre_C_D)         0.092     2.076    d10/VGA_RED_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           2.544    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 d7/t1/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_RED_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.124ns  (logic 0.231ns (20.560%)  route 0.893ns (79.440%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.564     1.447    d7/t1/clk_out1
    SLICE_X44Y4          FDRE                                         r  d7/t1/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y4          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  d7/t1/pixel_reg/Q
                         net (fo=3, routed)           0.351     1.939    d7/t3/pixel_reg_6
    SLICE_X39Y7          LUT6 (Prop_lut6_I5_O)        0.045     1.984 r  d7/t3/VGA_RED[3]_i_6/O
                         net (fo=3, routed)           0.542     2.526    d10/VGA_CONTROL/TEXTR[0]
    SLICE_X49Y13         LUT6 (Prop_lut6_I3_O)        0.045     2.571 r  d10/VGA_CONTROL/VGA_RED[3]_i_2/O
                         net (fo=1, routed)           0.000     2.571    d10/VGA_CONTROL_n_449
    SLICE_X49Y13         FDRE                                         r  d10/VGA_RED_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.831     1.958    d10/clk_out1
    SLICE_X49Y13         FDRE                                         r  d10/VGA_RED_reg[3]/C
                         clock pessimism             -0.244     1.714    
                         clock uncertainty            0.269     1.983    
    SLICE_X49Y13         FDRE (Hold_fdre_C_D)         0.092     2.075    d10/VGA_RED_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           2.571    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 d7/t1/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_GREEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.231ns (20.246%)  route 0.910ns (79.754%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.564     1.447    d7/t1/clk_out1
    SLICE_X44Y4          FDRE                                         r  d7/t1/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y4          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  d7/t1/pixel_reg/Q
                         net (fo=3, routed)           0.435     2.023    d7/t3/pixel_reg_6
    SLICE_X39Y7          LUT6 (Prop_lut6_I5_O)        0.045     2.068 r  d7/t3/VGA_GREEN[2]_i_2/O
                         net (fo=3, routed)           0.475     2.543    d10/VGA_CONTROL/TEXTG[0]
    SLICE_X51Y11         LUT6 (Prop_lut6_I1_O)        0.045     2.588 r  d10/VGA_CONTROL/VGA_GREEN[0]_i_1/O
                         net (fo=1, routed)           0.000     2.588    d10/VGA_CONTROL_n_354
    SLICE_X51Y11         FDRE                                         r  d10/VGA_GREEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.835     1.962    d10/clk_out1
    SLICE_X51Y11         FDRE                                         r  d10/VGA_GREEN_reg[0]/C
                         clock pessimism             -0.244     1.718    
                         clock uncertainty            0.269     1.987    
    SLICE_X51Y11         FDRE (Hold_fdre_C_D)         0.091     2.078    d10/VGA_GREEN_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.588    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 d7/t1/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_GREEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.207ns  (logic 0.231ns (19.134%)  route 0.976ns (80.866%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.564     1.447    d7/t1/clk_out1
    SLICE_X44Y4          FDRE                                         r  d7/t1/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y4          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  d7/t1/pixel_reg/Q
                         net (fo=3, routed)           0.435     2.023    d7/t3/pixel_reg_6
    SLICE_X39Y7          LUT6 (Prop_lut6_I5_O)        0.045     2.068 r  d7/t3/VGA_GREEN[2]_i_2/O
                         net (fo=3, routed)           0.542     2.609    d10/VGA_CONTROL/TEXTG[0]
    SLICE_X49Y14         LUT6 (Prop_lut6_I1_O)        0.045     2.654 r  d10/VGA_CONTROL/VGA_GREEN[2]_i_1/O
                         net (fo=1, routed)           0.000     2.654    d10/VGA_CONTROL_n_353
    SLICE_X49Y14         FDRE                                         r  d10/VGA_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.831     1.958    d10/clk_out1
    SLICE_X49Y14         FDRE                                         r  d10/VGA_GREEN_reg[2]/C
                         clock pessimism             -0.244     1.714    
                         clock uncertainty            0.269     1.983    
    SLICE_X49Y14         FDRE (Hold_fdre_C_D)         0.092     2.075    d10/VGA_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           2.654    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 d7/t1/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_BLUE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.228ns  (logic 0.276ns (22.480%)  route 0.952ns (77.520%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.564     1.447    d7/t1/clk_out1
    SLICE_X44Y4          FDRE                                         r  d7/t1/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y4          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  d7/t1/pixel_reg/Q
                         net (fo=3, routed)           0.297     1.885    d7/t3/pixel_reg_6
    SLICE_X39Y7          LUT5 (Prop_lut5_I4_O)        0.045     1.930 r  d7/t3/VGA_BLUE[3]_i_5/O
                         net (fo=2, routed)           0.535     2.465    d10/VGA_CONTROL/TEXTB[0]
    SLICE_X48Y12         LUT6 (Prop_lut6_I5_O)        0.045     2.510 f  d10/VGA_CONTROL/VGA_BLUE[1]_i_3/O
                         net (fo=2, routed)           0.120     2.630    clr1/v_cntr_reg_reg[2]_0
    SLICE_X49Y11         LUT6 (Prop_lut6_I5_O)        0.045     2.675 r  clr1/VGA_BLUE[1]_i_1/O
                         net (fo=1, routed)           0.000     2.675    d10/colour_reg[2]_1
    SLICE_X49Y11         FDRE                                         r  d10/VGA_BLUE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.834     1.961    d10/clk_out1
    SLICE_X49Y11         FDRE                                         r  d10/VGA_BLUE_reg[1]/C
                         clock pessimism             -0.244     1.717    
                         clock uncertainty            0.269     1.986    
    SLICE_X49Y11         FDRE (Hold_fdre_C_D)         0.091     2.077    d10/VGA_BLUE_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.675    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.727ns  (arrival time - required time)
  Source:                 d7/t1/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_BLUE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.353ns  (logic 0.276ns (20.399%)  route 1.077ns (79.601%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.564     1.447    d7/t1/clk_out1
    SLICE_X44Y4          FDRE                                         r  d7/t1/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y4          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  d7/t1/pixel_reg/Q
                         net (fo=3, routed)           0.297     1.885    d7/t3/pixel_reg_6
    SLICE_X39Y7          LUT5 (Prop_lut5_I4_O)        0.045     1.930 r  d7/t3/VGA_BLUE[3]_i_5/O
                         net (fo=2, routed)           0.535     2.465    d10/VGA_CONTROL/TEXTB[0]
    SLICE_X48Y12         LUT6 (Prop_lut6_I5_O)        0.045     2.510 f  d10/VGA_CONTROL/VGA_BLUE[1]_i_3/O
                         net (fo=2, routed)           0.245     2.755    clr1/v_cntr_reg_reg[2]_0
    SLICE_X47Y12         LUT6 (Prop_lut6_I5_O)        0.045     2.800 r  clr1/VGA_BLUE[0]_i_1/O
                         net (fo=1, routed)           0.000     2.800    d10/colour_reg[0]_0
    SLICE_X47Y12         FDRE                                         r  d10/VGA_BLUE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.830     1.957    d10/clk_out1
    SLICE_X47Y12         FDRE                                         r  d10/VGA_BLUE_reg[0]/C
                         clock pessimism             -0.244     1.713    
                         clock uncertainty            0.269     1.982    
    SLICE_X47Y12         FDRE (Hold_fdre_C_D)         0.091     2.073    d10/VGA_BLUE_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.073    
                         arrival time                           2.800    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.783ns  (arrival time - required time)
  Source:                 d7/t1/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_BLUE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.411ns  (logic 0.276ns (19.561%)  route 1.135ns (80.439%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.564     1.447    d7/t1/clk_out1
    SLICE_X44Y4          FDRE                                         r  d7/t1/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y4          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  d7/t1/pixel_reg/Q
                         net (fo=3, routed)           0.297     1.885    d7/t3/pixel_reg_6
    SLICE_X39Y7          LUT5 (Prop_lut5_I4_O)        0.045     1.930 r  d7/t3/VGA_BLUE[3]_i_5/O
                         net (fo=2, routed)           0.657     2.587    d10/VGA_CONTROL/TEXTB[0]
    SLICE_X49Y15         LUT4 (Prop_lut4_I2_O)        0.045     2.632 f  d10/VGA_CONTROL/VGA_BLUE[3]_i_3/O
                         net (fo=2, routed)           0.181     2.813    d2/B_colour_reg[3]
    SLICE_X49Y12         LUT4 (Prop_lut4_I3_O)        0.045     2.858 r  d2/VGA_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000     2.858    d10/colour_reg[2]_0
    SLICE_X49Y12         FDRE                                         r  d10/VGA_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.832     1.959    d10/clk_out1
    SLICE_X49Y12         FDRE                                         r  d10/VGA_BLUE_reg[2]/C
                         clock pessimism             -0.244     1.715    
                         clock uncertainty            0.269     1.984    
    SLICE_X49Y12         FDRE (Hold_fdre_C_D)         0.091     2.075    d10/VGA_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           2.858    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.811ns  (arrival time - required time)
  Source:                 d7/t1/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_BLUE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.442ns  (logic 0.276ns (19.144%)  route 1.166ns (80.856%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.564     1.447    d7/t1/clk_out1
    SLICE_X44Y4          FDRE                                         r  d7/t1/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y4          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  d7/t1/pixel_reg/Q
                         net (fo=3, routed)           0.297     1.885    d7/t3/pixel_reg_6
    SLICE_X39Y7          LUT5 (Prop_lut5_I4_O)        0.045     1.930 r  d7/t3/VGA_BLUE[3]_i_5/O
                         net (fo=2, routed)           0.657     2.587    d10/VGA_CONTROL/TEXTB[0]
    SLICE_X49Y15         LUT4 (Prop_lut4_I2_O)        0.045     2.632 f  d10/VGA_CONTROL/VGA_BLUE[3]_i_3/O
                         net (fo=2, routed)           0.212     2.844    d2/B_colour_reg[3]
    SLICE_X49Y11         LUT4 (Prop_lut4_I3_O)        0.045     2.889 r  d2/VGA_BLUE[3]_i_1/O
                         net (fo=1, routed)           0.000     2.889    d10/colour_reg[1]_2
    SLICE_X49Y11         FDRE                                         r  d10/VGA_BLUE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.834     1.961    d10/clk_out1
    SLICE_X49Y11         FDRE                                         r  d10/VGA_BLUE_reg[3]/C
                         clock pessimism             -0.244     1.717    
                         clock uncertainty            0.269     1.986    
    SLICE_X49Y11         FDRE (Hold_fdre_C_D)         0.092     2.078    d10/VGA_BLUE_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.889    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.823ns  (arrival time - required time)
  Source:                 d7/t1/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_RED_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.451ns  (logic 0.276ns (19.021%)  route 1.175ns (80.979%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.564     1.447    d7/t1/clk_out1
    SLICE_X44Y4          FDRE                                         r  d7/t1/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y4          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  d7/t1/pixel_reg/Q
                         net (fo=3, routed)           0.351     1.939    d7/t3/pixel_reg_6
    SLICE_X39Y7          LUT6 (Prop_lut6_I5_O)        0.045     1.984 r  d7/t3/VGA_RED[3]_i_6/O
                         net (fo=3, routed)           0.595     2.579    d7/t3/TEXTR[0]
    SLICE_X49Y12         LUT3 (Prop_lut3_I0_O)        0.045     2.624 r  d7/t3/VGA_RED[2]_i_2/O
                         net (fo=2, routed)           0.229     2.853    d2/R_colour_reg[2]
    SLICE_X51Y15         LUT3 (Prop_lut3_I1_O)        0.045     2.898 r  d2/VGA_RED[1]_i_1/O
                         net (fo=1, routed)           0.000     2.898    d10/R_colour_reg[2]_0
    SLICE_X51Y15         FDRE                                         r  d10/VGA_RED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.831     1.958    d10/clk_out1
    SLICE_X51Y15         FDRE                                         r  d10/VGA_RED_reg[1]/C
                         clock pessimism             -0.244     1.714    
                         clock uncertainty            0.269     1.983    
    SLICE_X51Y15         FDRE (Hold_fdre_C_D)         0.092     2.075    d10/VGA_RED_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           2.898    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.851ns  (arrival time - required time)
  Source:                 d7/t1/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_GREEN_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 0.344ns (23.019%)  route 1.150ns (76.981%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.564     1.447    d7/t1/clk_out1
    SLICE_X44Y4          FDRE                                         r  d7/t1/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y4          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  d7/t1/pixel_reg/Q
                         net (fo=3, routed)           0.435     2.023    d7/t3/pixel_reg_6
    SLICE_X39Y7          LUT6 (Prop_lut6_I5_O)        0.045     2.068 r  d7/t3/VGA_GREEN[2]_i_2/O
                         net (fo=3, routed)           0.553     2.621    d1/TEXTG[0]
    SLICE_X48Y13         LUT3 (Prop_lut3_I2_O)        0.043     2.664 f  d1/VGA_GREEN[3]_i_3/O
                         net (fo=2, routed)           0.162     2.827    d10/VGA_CONTROL/R_colour_reg[3]
    SLICE_X49Y13         LUT5 (Prop_lut5_I1_O)        0.115     2.942 r  d10/VGA_CONTROL/VGA_GREEN[1]_i_1/O
                         net (fo=1, routed)           0.000     2.942    d10/VGA_CONTROL_n_351
    SLICE_X49Y13         FDRE                                         r  d10/VGA_GREEN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.831     1.958    d10/clk_out1
    SLICE_X49Y13         FDRE                                         r  d10/VGA_GREEN_reg[1]/C
                         clock pessimism             -0.244     1.714    
                         clock uncertainty            0.269     1.983    
    SLICE_X49Y13         FDRE (Hold_fdre_C_D)         0.107     2.090    d10/VGA_GREEN_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.942    
  -------------------------------------------------------------------
                         slack                                  0.851    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[2]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t3/FontRom/fontRow_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.943ns  (logic 2.332ns (29.359%)  route 5.611ns (70.641%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.088 - 9.259 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.559     5.080    d10/VGA_CONTROL/clk_out1
    SLICE_X55Y19         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[2]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  d10/VGA_CONTROL/h_cntr_reg_reg[2]_rep__4/Q
                         net (fo=124, routed)         2.729     8.266    d7/t3/S[1]
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.354     8.620 f  d7/t3/charPosition3_carry/O[1]
                         net (fo=5, routed)           0.561     9.181    d10/VGA_CONTROL/h_cntr_reg_reg[0]_1[0]
    SLICE_X13Y13         LUT3 (Prop_lut3_I0_O)        0.300     9.481 r  d10/VGA_CONTROL/fontAddress_carry__0_i_6__2/O
                         net (fo=8, routed)           1.038    10.519    d7/t3/FontRom/h_cntr_reg_reg[0]
    SLICE_X9Y12          LUT5 (Prop_lut5_I3_O)        0.326    10.845 r  d7/t3/FontRom/fontAddress_carry__0_i_8__3/O
                         net (fo=4, routed)           0.691    11.536    d7/t3/FontRom/fontAddress_carry__0_i_8__3_n_0
    SLICE_X8Y11          LUT6 (Prop_lut6_I3_O)        0.124    11.660 r  d7/t3/FontRom/fontAddress_carry__0_i_4__5/O
                         net (fo=1, routed)           0.000    11.660    d7/t3/FontRom_n_9
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.193 r  d7/t3/fontAddress_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.193    d7/t3/fontAddress_carry__0_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.432 r  d7/t3/fontAddress_carry__1/O[2]
                         net (fo=1, routed)           0.591    13.023    d7/t3/FontRom/ADDRARDADDR[10]
    RAMB18_X0Y4          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.457    14.058    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.488    14.088    d7/t3/FontRom/clk_out1
    RAMB18_X0Y4          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.180    14.268    
                         clock uncertainty           -0.269    13.999    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.743    13.256    d7/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         13.256    
                         arrival time                         -13.023    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.273ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[2]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t3/FontRom/fontRow_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.909ns  (logic 2.312ns (29.231%)  route 5.597ns (70.769%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.088 - 9.259 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.559     5.080    d10/VGA_CONTROL/clk_out1
    SLICE_X55Y19         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[2]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  d10/VGA_CONTROL/h_cntr_reg_reg[2]_rep__4/Q
                         net (fo=124, routed)         2.729     8.266    d7/t3/S[1]
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.354     8.620 f  d7/t3/charPosition3_carry/O[1]
                         net (fo=5, routed)           0.561     9.181    d10/VGA_CONTROL/h_cntr_reg_reg[0]_1[0]
    SLICE_X13Y13         LUT3 (Prop_lut3_I0_O)        0.300     9.481 r  d10/VGA_CONTROL/fontAddress_carry__0_i_6__2/O
                         net (fo=8, routed)           1.038    10.519    d7/t3/FontRom/h_cntr_reg_reg[0]
    SLICE_X9Y12          LUT5 (Prop_lut5_I3_O)        0.326    10.845 r  d7/t3/FontRom/fontAddress_carry__0_i_8__3/O
                         net (fo=4, routed)           0.691    11.536    d7/t3/FontRom/fontAddress_carry__0_i_8__3_n_0
    SLICE_X8Y11          LUT6 (Prop_lut6_I3_O)        0.124    11.660 r  d7/t3/FontRom/fontAddress_carry__0_i_4__5/O
                         net (fo=1, routed)           0.000    11.660    d7/t3/FontRom_n_9
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.193 r  d7/t3/fontAddress_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.193    d7/t3/fontAddress_carry__0_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.412 r  d7/t3/fontAddress_carry__1/O[0]
                         net (fo=1, routed)           0.578    12.990    d7/t3/FontRom/ADDRARDADDR[8]
    RAMB18_X0Y4          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.457    14.058    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.488    14.088    d7/t3/FontRom/clk_out1
    RAMB18_X0Y4          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.180    14.268    
                         clock uncertainty           -0.269    13.999    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.737    13.262    d7/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         13.262    
                         arrival time                         -12.990    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.283ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[2]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t3/FontRom/fontRow_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.888ns  (logic 2.416ns (30.628%)  route 5.472ns (69.372%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.088 - 9.259 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.559     5.080    d10/VGA_CONTROL/clk_out1
    SLICE_X55Y19         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[2]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  d10/VGA_CONTROL/h_cntr_reg_reg[2]_rep__4/Q
                         net (fo=124, routed)         2.729     8.266    d7/t3/S[1]
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.354     8.620 f  d7/t3/charPosition3_carry/O[1]
                         net (fo=5, routed)           0.561     9.181    d10/VGA_CONTROL/h_cntr_reg_reg[0]_1[0]
    SLICE_X13Y13         LUT3 (Prop_lut3_I0_O)        0.300     9.481 r  d10/VGA_CONTROL/fontAddress_carry__0_i_6__2/O
                         net (fo=8, routed)           1.038    10.519    d7/t3/FontRom/h_cntr_reg_reg[0]
    SLICE_X9Y12          LUT5 (Prop_lut5_I3_O)        0.326    10.845 r  d7/t3/FontRom/fontAddress_carry__0_i_8__3/O
                         net (fo=4, routed)           0.691    11.536    d7/t3/FontRom/fontAddress_carry__0_i_8__3_n_0
    SLICE_X8Y11          LUT6 (Prop_lut6_I3_O)        0.124    11.660 r  d7/t3/FontRom/fontAddress_carry__0_i_4__5/O
                         net (fo=1, routed)           0.000    11.660    d7/t3/FontRom_n_9
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.193 r  d7/t3/fontAddress_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.193    d7/t3/fontAddress_carry__0_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.516 r  d7/t3/fontAddress_carry__1/O[1]
                         net (fo=1, routed)           0.452    12.969    d7/t3/FontRom/ADDRARDADDR[9]
    RAMB18_X0Y4          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.457    14.058    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.488    14.088    d7/t3/FontRom/clk_out1
    RAMB18_X0Y4          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.180    14.268    
                         clock uncertainty           -0.269    13.999    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.748    13.251    d7/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         13.251    
                         arrival time                         -12.969    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.321ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[2]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t3/FontRom/fontRow_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.848ns  (logic 2.203ns (28.069%)  route 5.645ns (71.931%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.088 - 9.259 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.559     5.080    d10/VGA_CONTROL/clk_out1
    SLICE_X55Y19         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[2]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  d10/VGA_CONTROL/h_cntr_reg_reg[2]_rep__4/Q
                         net (fo=124, routed)         2.729     8.266    d7/t3/S[1]
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.354     8.620 f  d7/t3/charPosition3_carry/O[1]
                         net (fo=5, routed)           0.561     9.181    d10/VGA_CONTROL/h_cntr_reg_reg[0]_1[0]
    SLICE_X13Y13         LUT3 (Prop_lut3_I0_O)        0.300     9.481 r  d10/VGA_CONTROL/fontAddress_carry__0_i_6__2/O
                         net (fo=8, routed)           1.038    10.519    d7/t3/FontRom/h_cntr_reg_reg[0]
    SLICE_X9Y12          LUT5 (Prop_lut5_I3_O)        0.326    10.845 r  d7/t3/FontRom/fontAddress_carry__0_i_8__3/O
                         net (fo=4, routed)           0.691    11.536    d7/t3/FontRom/fontAddress_carry__0_i_8__3_n_0
    SLICE_X8Y11          LUT6 (Prop_lut6_I3_O)        0.124    11.660 r  d7/t3/FontRom/fontAddress_carry__0_i_4__5/O
                         net (fo=1, routed)           0.000    11.660    d7/t3/FontRom_n_9
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.303 r  d7/t3/fontAddress_carry__0/O[3]
                         net (fo=1, routed)           0.626    12.929    d7/t3/FontRom/ADDRARDADDR[7]
    RAMB18_X0Y4          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.457    14.058    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.488    14.088    d7/t3/FontRom/clk_out1
    RAMB18_X0Y4          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.180    14.268    
                         clock uncertainty           -0.269    13.999    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.749    13.250    d7/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         13.250    
                         arrival time                         -12.929    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.377ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[2]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t3/FontRom/fontRow_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.799ns  (logic 2.138ns (27.414%)  route 5.661ns (72.586%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.088 - 9.259 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.559     5.080    d10/VGA_CONTROL/clk_out1
    SLICE_X55Y19         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[2]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  d10/VGA_CONTROL/h_cntr_reg_reg[2]_rep__4/Q
                         net (fo=124, routed)         2.729     8.266    d7/t3/S[1]
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.354     8.620 f  d7/t3/charPosition3_carry/O[1]
                         net (fo=5, routed)           0.561     9.181    d10/VGA_CONTROL/h_cntr_reg_reg[0]_1[0]
    SLICE_X13Y13         LUT3 (Prop_lut3_I0_O)        0.300     9.481 r  d10/VGA_CONTROL/fontAddress_carry__0_i_6__2/O
                         net (fo=8, routed)           1.038    10.519    d7/t3/FontRom/h_cntr_reg_reg[0]
    SLICE_X9Y12          LUT5 (Prop_lut5_I3_O)        0.326    10.845 r  d7/t3/FontRom/fontAddress_carry__0_i_8__3/O
                         net (fo=4, routed)           0.691    11.536    d7/t3/FontRom/fontAddress_carry__0_i_8__3_n_0
    SLICE_X8Y11          LUT6 (Prop_lut6_I3_O)        0.124    11.660 r  d7/t3/FontRom/fontAddress_carry__0_i_4__5/O
                         net (fo=1, routed)           0.000    11.660    d7/t3/FontRom_n_9
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.238 r  d7/t3/fontAddress_carry__0/O[2]
                         net (fo=1, routed)           0.641    12.879    d7/t3/FontRom/ADDRARDADDR[6]
    RAMB18_X0Y4          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.457    14.058    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.488    14.088    d7/t3/FontRom/clk_out1
    RAMB18_X0Y4          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.180    14.268    
                         clock uncertainty           -0.269    13.999    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.743    13.256    d7/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         13.256    
                         arrival time                         -12.879    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.413ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[2]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/FontRom/fontRow_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.771ns  (logic 2.518ns (32.404%)  route 5.253ns (67.596%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.094 - 9.259 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.559     5.080    d10/VGA_CONTROL/clk_out1
    SLICE_X55Y19         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[2]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 f  d10/VGA_CONTROL/h_cntr_reg_reg[2]_rep__4/Q
                         net (fo=124, routed)         1.608     7.145    d10/VGA_CONTROL/pixel_reg_11[1]
    SLICE_X43Y0          LUT1 (Prop_lut1_I0_O)        0.124     7.269 r  d10/VGA_CONTROL/charPosition3_carry_i_1__1/O
                         net (fo=1, routed)           0.000     7.269    d7/t1/S[1]
    SLICE_X43Y0          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.909 r  d7/t1/charPosition3_carry/O[3]
                         net (fo=5, routed)           1.094     9.003    d7/t1/FontRom/h_cntr_reg_reg[0]_0[3]
    SLICE_X42Y0          LUT6 (Prop_lut6_I0_O)        0.306     9.309 r  d7/t1/FontRom/g0_b1_i_8/O
                         net (fo=1, routed)           0.466     9.775    d7/t1/FontRom/g0_b1_i_8_n_0
    SLICE_X42Y0          LUT5 (Prop_lut5_I2_O)        0.124     9.899 r  d7/t1/FontRom/g0_b1_i_5/O
                         net (fo=7, routed)           0.593    10.492    d7/t1/FontRom/g0_b1_i_5_n_0
    SLICE_X46Y0          LUT5 (Prop_lut5_I4_O)        0.124    10.616 r  d7/t1/FontRom/g0_b2/O
                         net (fo=3, routed)           0.818    11.434    d10/VGA_CONTROL/h_cntr_reg_reg[0]_0[0]
    SLICE_X47Y1          LUT4 (Prop_lut4_I1_O)        0.124    11.558 r  d10/VGA_CONTROL/fontAddress_carry__0_i_4__3/O
                         net (fo=1, routed)           0.000    11.558    d7/t1/v_cntr_reg_reg[7][0]
    SLICE_X47Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.956 r  d7/t1/fontAddress_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.956    d7/t1/fontAddress_carry__0_n_0
    SLICE_X47Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.178 r  d7/t1/fontAddress_carry__1/O[0]
                         net (fo=1, routed)           0.673    12.851    d7/t1/FontRom/ADDRARDADDR[9]
    RAMB18_X1Y0          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.457    14.058    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.494    14.094    d7/t1/FontRom/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.180    14.274    
                         clock uncertainty           -0.269    14.005    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.741    13.264    d7/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         13.264    
                         arrival time                         -12.851    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.426ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[2]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/FontRom/fontRow_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.754ns  (logic 2.630ns (33.917%)  route 5.124ns (66.083%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.094 - 9.259 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.559     5.080    d10/VGA_CONTROL/clk_out1
    SLICE_X55Y19         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[2]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 f  d10/VGA_CONTROL/h_cntr_reg_reg[2]_rep__4/Q
                         net (fo=124, routed)         1.608     7.145    d10/VGA_CONTROL/pixel_reg_11[1]
    SLICE_X43Y0          LUT1 (Prop_lut1_I0_O)        0.124     7.269 r  d10/VGA_CONTROL/charPosition3_carry_i_1__1/O
                         net (fo=1, routed)           0.000     7.269    d7/t1/S[1]
    SLICE_X43Y0          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.909 r  d7/t1/charPosition3_carry/O[3]
                         net (fo=5, routed)           1.094     9.003    d7/t1/FontRom/h_cntr_reg_reg[0]_0[3]
    SLICE_X42Y0          LUT6 (Prop_lut6_I0_O)        0.306     9.309 r  d7/t1/FontRom/g0_b1_i_8/O
                         net (fo=1, routed)           0.466     9.775    d7/t1/FontRom/g0_b1_i_8_n_0
    SLICE_X42Y0          LUT5 (Prop_lut5_I2_O)        0.124     9.899 r  d7/t1/FontRom/g0_b1_i_5/O
                         net (fo=7, routed)           0.593    10.492    d7/t1/FontRom/g0_b1_i_5_n_0
    SLICE_X46Y0          LUT5 (Prop_lut5_I4_O)        0.124    10.616 r  d7/t1/FontRom/g0_b2/O
                         net (fo=3, routed)           0.818    11.434    d10/VGA_CONTROL/h_cntr_reg_reg[0]_0[0]
    SLICE_X47Y1          LUT4 (Prop_lut4_I1_O)        0.124    11.558 r  d10/VGA_CONTROL/fontAddress_carry__0_i_4__3/O
                         net (fo=1, routed)           0.000    11.558    d7/t1/v_cntr_reg_reg[7][0]
    SLICE_X47Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.956 r  d7/t1/fontAddress_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.956    d7/t1/fontAddress_carry__0_n_0
    SLICE_X47Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.290 r  d7/t1/fontAddress_carry__1/O[1]
                         net (fo=1, routed)           0.545    12.834    d7/t1/FontRom/ADDRARDADDR[10]
    RAMB18_X1Y0          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.457    14.058    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.494    14.094    d7/t1/FontRom/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.180    14.274    
                         clock uncertainty           -0.269    14.005    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.745    13.260    d7/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         13.260    
                         arrival time                         -12.834    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.463ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[2]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/FontRom/fontRow_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.714ns  (logic 2.329ns (30.193%)  route 5.385ns (69.807%))
  Logic Levels:           7  (CARRY4=2 LUT1=1 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.094 - 9.259 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.559     5.080    d10/VGA_CONTROL/clk_out1
    SLICE_X55Y19         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[2]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 f  d10/VGA_CONTROL/h_cntr_reg_reg[2]_rep__4/Q
                         net (fo=124, routed)         1.608     7.145    d10/VGA_CONTROL/pixel_reg_11[1]
    SLICE_X43Y0          LUT1 (Prop_lut1_I0_O)        0.124     7.269 r  d10/VGA_CONTROL/charPosition3_carry_i_1__1/O
                         net (fo=1, routed)           0.000     7.269    d7/t1/S[1]
    SLICE_X43Y0          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.909 r  d7/t1/charPosition3_carry/O[3]
                         net (fo=5, routed)           1.094     9.003    d7/t1/FontRom/h_cntr_reg_reg[0]_0[3]
    SLICE_X42Y0          LUT6 (Prop_lut6_I0_O)        0.306     9.309 r  d7/t1/FontRom/g0_b1_i_8/O
                         net (fo=1, routed)           0.466     9.775    d7/t1/FontRom/g0_b1_i_8_n_0
    SLICE_X42Y0          LUT5 (Prop_lut5_I2_O)        0.124     9.899 r  d7/t1/FontRom/g0_b1_i_5/O
                         net (fo=7, routed)           0.593    10.492    d7/t1/FontRom/g0_b1_i_5_n_0
    SLICE_X46Y0          LUT5 (Prop_lut5_I4_O)        0.124    10.616 r  d7/t1/FontRom/g0_b2/O
                         net (fo=3, routed)           0.818    11.434    d7/t1/FontRom/fontRow_reg_0[0]
    SLICE_X47Y1          LUT2 (Prop_lut2_I0_O)        0.154    11.588 r  d7/t1/FontRom/fontAddress_carry__0_i_2__3/O
                         net (fo=1, routed)           0.000    11.588    d7/t1/FontRom_n_1
    SLICE_X47Y1          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    11.989 r  d7/t1/fontAddress_carry__0/O[3]
                         net (fo=1, routed)           0.805    12.794    d7/t1/FontRom/ADDRARDADDR[8]
    RAMB18_X1Y0          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.457    14.058    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.494    14.094    d7/t1/FontRom/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.180    14.274    
                         clock uncertainty           -0.269    14.005    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.748    13.257    d7/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         13.257    
                         arrival time                         -12.794    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.765ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[2]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t3/FontRom/fontRow_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.406ns  (logic 1.790ns (24.169%)  route 5.616ns (75.831%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.088 - 9.259 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.559     5.080    d10/VGA_CONTROL/clk_out1
    SLICE_X55Y19         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[2]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  d10/VGA_CONTROL/h_cntr_reg_reg[2]_rep__4/Q
                         net (fo=124, routed)         2.729     8.266    d7/t3/S[1]
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.354     8.620 f  d7/t3/charPosition3_carry/O[1]
                         net (fo=5, routed)           0.561     9.181    d10/VGA_CONTROL/h_cntr_reg_reg[0]_1[0]
    SLICE_X13Y13         LUT3 (Prop_lut3_I0_O)        0.300     9.481 r  d10/VGA_CONTROL/fontAddress_carry__0_i_6__2/O
                         net (fo=8, routed)           1.038    10.519    d7/t3/FontRom/h_cntr_reg_reg[0]
    SLICE_X9Y12          LUT5 (Prop_lut5_I3_O)        0.326    10.845 r  d7/t3/FontRom/fontAddress_carry__0_i_8__3/O
                         net (fo=4, routed)           0.691    11.536    d7/t3/FontRom/fontAddress_carry__0_i_8__3_n_0
    SLICE_X8Y11          LUT6 (Prop_lut6_I3_O)        0.124    11.660 r  d7/t3/FontRom/fontAddress_carry__0_i_4__5/O
                         net (fo=1, routed)           0.000    11.660    d7/t3/FontRom_n_9
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    11.890 r  d7/t3/fontAddress_carry__0/O[1]
                         net (fo=1, routed)           0.596    12.486    d7/t3/FontRom/ADDRARDADDR[5]
    RAMB18_X0Y4          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.457    14.058    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.488    14.088    d7/t3/FontRom/clk_out1
    RAMB18_X0Y4          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.180    14.268    
                         clock uncertainty           -0.269    13.999    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.748    13.251    d7/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         13.251    
                         arrival time                         -12.486    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.786ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[2]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/FontRom/fontRow_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.395ns  (logic 2.146ns (29.020%)  route 5.249ns (70.980%))
  Logic Levels:           7  (CARRY4=2 LUT1=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.094 - 9.259 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.559     5.080    d10/VGA_CONTROL/clk_out1
    SLICE_X55Y19         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[2]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 f  d10/VGA_CONTROL/h_cntr_reg_reg[2]_rep__4/Q
                         net (fo=124, routed)         1.608     7.145    d10/VGA_CONTROL/pixel_reg_11[1]
    SLICE_X43Y0          LUT1 (Prop_lut1_I0_O)        0.124     7.269 r  d10/VGA_CONTROL/charPosition3_carry_i_1__1/O
                         net (fo=1, routed)           0.000     7.269    d7/t1/S[1]
    SLICE_X43Y0          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.909 r  d7/t1/charPosition3_carry/O[3]
                         net (fo=5, routed)           1.094     9.003    d7/t1/FontRom/h_cntr_reg_reg[0]_0[3]
    SLICE_X42Y0          LUT6 (Prop_lut6_I0_O)        0.306     9.309 r  d7/t1/FontRom/g0_b1_i_8/O
                         net (fo=1, routed)           0.466     9.775    d7/t1/FontRom/g0_b1_i_8_n_0
    SLICE_X42Y0          LUT5 (Prop_lut5_I2_O)        0.124     9.899 r  d7/t1/FontRom/g0_b1_i_5/O
                         net (fo=7, routed)           0.593    10.492    d7/t1/FontRom/g0_b1_i_5_n_0
    SLICE_X46Y0          LUT5 (Prop_lut5_I4_O)        0.124    10.616 r  d7/t1/FontRom/g0_b2/O
                         net (fo=3, routed)           0.818    11.434    d10/VGA_CONTROL/h_cntr_reg_reg[0]_0[0]
    SLICE_X47Y1          LUT4 (Prop_lut4_I1_O)        0.124    11.558 r  d10/VGA_CONTROL/fontAddress_carry__0_i_4__3/O
                         net (fo=1, routed)           0.000    11.558    d7/t1/v_cntr_reg_reg[7][0]
    SLICE_X47Y1          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    11.806 r  d7/t1/fontAddress_carry__0/O[2]
                         net (fo=1, routed)           0.669    12.475    d7/t1/FontRom/ADDRARDADDR[7]
    RAMB18_X1Y0          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.457    14.058    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.494    14.094    d7/t1/FontRom/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.180    14.274    
                         clock uncertainty           -0.269    14.005    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.744    13.261    d7/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         13.261    
                         arrival time                         -12.475    
  -------------------------------------------------------------------
                         slack                                  0.786    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/FontRom/fontRow_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.252ns (26.081%)  route 0.714ns (73.919%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.562     1.445    d10/VGA_CONTROL/clk_out1
    SLICE_X55Y13         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  d10/VGA_CONTROL/v_cntr_reg_reg[3]/Q
                         net (fo=99, routed)          0.504     2.090    d7/t2/v_cntr_reg_reg[11][3]
    SLICE_X49Y2          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.201 r  d7/t2/fontAddress_carry/O[2]
                         net (fo=1, routed)           0.211     2.411    d7/t1/FontRom/ADDRBWRADDR[2]
    RAMB18_X1Y0          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.817     1.944    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.879     2.007    d7/t1/FontRom/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism             -0.244     1.763    
                         clock uncertainty            0.269     2.032    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.120     2.152    d7/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -2.152    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/v_cntr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/FontRom/fontRow_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.265ns (26.775%)  route 0.725ns (73.225%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.562     1.445    d10/VGA_CONTROL/clk_out1
    SLICE_X55Y14         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  d10/VGA_CONTROL/v_cntr_reg_reg[5]/Q
                         net (fo=97, routed)          0.519     2.106    d7/t2/v_cntr_reg_reg[11][5]
    SLICE_X49Y3          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     2.230 r  d7/t2/fontAddress_carry__0/O[1]
                         net (fo=1, routed)           0.205     2.435    d7/t1/FontRom/ADDRBWRADDR[5]
    RAMB18_X1Y0          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.817     1.944    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.879     2.007    d7/t1/FontRom/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism             -0.244     1.763    
                         clock uncertainty            0.269     2.032    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.121     2.153    d7/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/FontRom/fontRow_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.285ns (28.628%)  route 0.711ns (71.372%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.562     1.445    d10/VGA_CONTROL/clk_out1
    SLICE_X55Y13         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  d10/VGA_CONTROL/v_cntr_reg_reg[3]/Q
                         net (fo=99, routed)          0.504     2.090    d7/t2/v_cntr_reg_reg[11][3]
    SLICE_X49Y2          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     2.234 r  d7/t2/fontAddress_carry/O[3]
                         net (fo=1, routed)           0.207     2.441    d7/t1/FontRom/ADDRBWRADDR[3]
    RAMB18_X1Y0          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.817     1.944    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.879     2.007    d7/t1/FontRom/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism             -0.244     1.763    
                         clock uncertainty            0.269     2.032    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.118     2.150    d7/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.441    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/v_cntr_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/FontRom/fontRow_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.256ns (24.541%)  route 0.787ns (75.459%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.562     1.445    d10/VGA_CONTROL/clk_out1
    SLICE_X55Y15         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  d10/VGA_CONTROL/v_cntr_reg_reg[9]/Q
                         net (fo=99, routed)          0.526     2.112    d7/t2/v_cntr_reg_reg[11][9]
    SLICE_X49Y4          LUT4 (Prop_lut4_I3_O)        0.045     2.157 r  d7/t2/fontAddress_carry__1_i_3__3/O
                         net (fo=1, routed)           0.000     2.157    d7/t2/fontAddress_carry__1_i_3__3_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.227 r  d7/t2/fontAddress_carry__1/O[0]
                         net (fo=1, routed)           0.261     2.488    d7/t1/FontRom/ADDRBWRADDR[8]
    RAMB18_X1Y0          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.817     1.944    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.879     2.007    d7/t1/FontRom/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism             -0.244     1.763    
                         clock uncertainty            0.269     2.032    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.121     2.153    d7/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.488    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/v_cntr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/FontRom/fontRow_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.319ns (30.386%)  route 0.731ns (69.614%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.562     1.445    d10/VGA_CONTROL/clk_out1
    SLICE_X55Y14         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  d10/VGA_CONTROL/v_cntr_reg_reg[5]/Q
                         net (fo=97, routed)          0.519     2.106    d7/t2/v_cntr_reg_reg[11][5]
    SLICE_X49Y3          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.178     2.284 r  d7/t2/fontAddress_carry__0/O[3]
                         net (fo=1, routed)           0.211     2.495    d7/t1/FontRom/ADDRBWRADDR[7]
    RAMB18_X1Y0          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.817     1.944    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.879     2.007    d7/t1/FontRom/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism             -0.244     1.763    
                         clock uncertainty            0.269     2.032    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.118     2.150    d7/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.495    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/v_cntr_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/FontRom/fontRow_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.251ns (22.767%)  route 0.851ns (77.233%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.562     1.445    d10/VGA_CONTROL/clk_out1
    SLICE_X55Y15         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  d10/VGA_CONTROL/v_cntr_reg_reg[9]/Q
                         net (fo=99, routed)          0.474     2.060    d10/VGA_CONTROL/VGA_RED_reg[3][9]
    SLICE_X49Y4          LUT4 (Prop_lut4_I0_O)        0.045     2.105 r  d10/VGA_CONTROL/fontAddress_carry__1_i_2__2/O
                         net (fo=1, routed)           0.000     2.105    d7/t2/v_cntr_reg_reg[9][0]
    SLICE_X49Y4          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.170 r  d7/t2/fontAddress_carry__1/O[1]
                         net (fo=1, routed)           0.378     2.548    d7/t1/FontRom/ADDRBWRADDR[9]
    RAMB18_X1Y0          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.817     1.944    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.879     2.007    d7/t1/FontRom/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism             -0.244     1.763    
                         clock uncertainty            0.269     2.032    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.121     2.153    d7/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.548    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t2/pixel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.290ns (27.330%)  route 0.771ns (72.670%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.556     1.439    d10/VGA_CONTROL/clk_out1
    SLICE_X51Y22         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  d10/VGA_CONTROL/h_cntr_reg_reg[0]/Q
                         net (fo=114, routed)         0.385     1.965    d10/VGA_CONTROL/out[0]
    SLICE_X49Y16         LUT2 (Prop_lut2_I0_O)        0.042     2.007 f  d10/VGA_CONTROL/pixel_i_3__3/O
                         net (fo=1, routed)           0.386     2.393    d7/t1/FontRom/h_cntr_reg_reg[0]
    SLICE_X51Y0          LUT6 (Prop_lut6_I1_O)        0.107     2.500 r  d7/t1/FontRom/pixel_i_1__3/O
                         net (fo=1, routed)           0.000     2.500    d7/t2/fontRow_reg_5
    SLICE_X51Y0          FDRE                                         r  d7/t2/pixel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.817     1.944    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.838     1.965    d7/t2/clk_out1
    SLICE_X51Y0          FDRE                                         r  d7/t2/pixel_reg/C
                         clock pessimism             -0.244     1.721    
                         clock uncertainty            0.269     1.990    
    SLICE_X51Y0          FDRE (Hold_fdre_C_D)         0.091     2.081    d7/t2/pixel_reg
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.500    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[2]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/pixel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.500ns (46.577%)  route 0.573ns (53.423%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.563     1.446    d10/VGA_CONTROL/clk_out1
    SLICE_X44Y7          FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[2]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y7          FDRE (Prop_fdre_C_Q)         0.141     1.587 f  d10/VGA_CONTROL/h_cntr_reg_reg[2]_rep__6/Q
                         net (fo=7, routed)           0.172     1.759    d10/VGA_CONTROL/h_cntr_reg_reg[2]_rep__6_n_0
    SLICE_X45Y7          LUT2 (Prop_lut2_I1_O)        0.045     1.804 r  d10/VGA_CONTROL/pixel3__5_carry_i_5/O
                         net (fo=1, routed)           0.000     1.804    d7/t1/h_cntr_reg_reg[7][1]
    SLICE_X45Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.959 r  d7/t1/pixel3__5_carry/CO[3]
                         net (fo=1, routed)           0.000     1.959    d7/t1/pixel3__5_carry_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.004 r  d7/t1/pixel3__5_carry__0/CO[1]
                         net (fo=1, routed)           0.401     2.406    d7/t1/FontRom/h_cntr_reg_reg[5][0]
    SLICE_X44Y4          LUT6 (Prop_lut6_I2_O)        0.114     2.520 r  d7/t1/FontRom/pixel_i_1__5/O
                         net (fo=1, routed)           0.000     2.520    d7/t1/pixel
    SLICE_X44Y4          FDRE                                         r  d7/t1/pixel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.817     1.944    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.834     1.961    d7/t1/clk_out1
    SLICE_X44Y4          FDRE                                         r  d7/t1/pixel_reg/C
                         clock pessimism             -0.244     1.717    
                         clock uncertainty            0.269     1.986    
    SLICE_X44Y4          FDRE (Hold_fdre_C_D)         0.091     2.077    d7/t1/pixel_reg
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.520    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/v_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/FontRom/fontRow_reg/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.186ns (15.262%)  route 1.033ns (84.738%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.562     1.445    d10/VGA_CONTROL/clk_out1
    SLICE_X55Y13         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  d10/VGA_CONTROL/v_cntr_reg_reg[1]/Q
                         net (fo=87, routed)          0.644     2.230    d10/VGA_CONTROL/VGA_RED_reg[3][1]
    SLICE_X48Y6          LUT2 (Prop_lut2_I1_O)        0.045     2.275 r  d10/VGA_CONTROL/fontRow_reg_i_2/O
                         net (fo=1, routed)           0.388     2.664    d7/t1/FontRom/ADDRBWRADDR[0]
    RAMB18_X1Y0          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.817     1.944    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.879     2.007    d7/t1/FontRom/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism             -0.244     1.763    
                         clock uncertainty            0.269     2.032    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     2.215    d7/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -2.215    
                         arrival time                           2.664    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/FontRom/fontRow_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.205ns  (logic 0.308ns (25.555%)  route 0.897ns (74.445%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.562     1.445    d10/VGA_CONTROL/clk_out1
    SLICE_X55Y14         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  d10/VGA_CONTROL/v_cntr_reg_reg[4]/Q
                         net (fo=96, routed)          0.518     2.105    d7/t2/v_cntr_reg_reg[11][4]
    SLICE_X49Y2          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     2.218 r  d7/t2/fontAddress_carry/CO[3]
                         net (fo=1, routed)           0.000     2.218    d7/t2/fontAddress_carry_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.272 r  d7/t2/fontAddress_carry__0/O[0]
                         net (fo=1, routed)           0.379     2.650    d7/t1/FontRom/ADDRBWRADDR[4]
    RAMB18_X1Y0          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.817     1.944    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.879     2.007    d7/t1/FontRom/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism             -0.244     1.763    
                         clock uncertainty            0.269     2.032    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.121     2.153    d7/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.650    
  -------------------------------------------------------------------
                         slack                                  0.498    





