Information: Updating design information... (UID-85)
Warning: Design 'fifo1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : qor
Design : fifo1
Version: P-2019.03-SP1-1
Date   : Sat Mar  6 19:22:17 2021
****************************************


  Timing Path Group 'rclk'
  -----------------------------------
  Levels of Logic:               8.00
  Critical Path Length:          2.34
  Critical Path Slack:           0.07
  Critical Path Clk Period:      3.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'wclk'
  -----------------------------------
  Levels of Logic:               8.00
  Critical Path Length:          5.03
  Critical Path Slack:           0.49
  Critical Path Clk Period:      6.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          5
  Hierarchical Port Count:        111
  Leaf Cell Count:               1761
  Buf/Inv Cell Count:              82
  Buf Cell Count:                  40
  Inv Cell Count:                  42
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1185
  Sequential Cell Count:          576
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     3278.457661
  Noncombinational Area:  5252.648315
  Buf/Inv Area:            134.696324
  Total Buffer Area:            81.33
  Total Inverter Area:          53.37
  Macro/Black Box Area:      0.000000
  Net Area:               2925.092244
  -----------------------------------
  Cell Area:              8531.105977
  Design Area:           11456.198221


  Design Rules
  -----------------------------------
  Total Number of Nets:          1832
  Nets With Violations:            40
  Max Trans Violations:            40
  Max Cap Violations:               0
  -----------------------------------


  Hostname: mo.ece.pdx.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.33
  Logic Optimization:                  6.80
  Mapping Optimization:               19.22
  -----------------------------------------
  Overall Compile Time:               64.50
  Overall Compile Wall Clock Time:    66.05

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
