5 b 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd mbit_sel6.3.vcd -o mbit_sel6.3.cdd -v mbit_sel6.3.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" mbit_sel6.3.v 1 28 1
2 1 0 0 4 1 8 0 0 c
2 2 0 0 0 2a 20000 0 0 1 2 2
2 3 0 0 4 29 20008 1 2 1 2 2
2 4 0 0 1 32 8 0 0 incr
2 5 0 0 0 2a 20000 0 0 1 2 2
2 6 0 0 1 29 20000 4 5 1 2 2
2 7 0 0 1 32 8 0 0 a
2 8 0 0 0 2a 20000 0 0 1 2 2
2 9 0 0 1 29 20000 7 8 1 2 2
2 10 0 0 1 2b 20000 6 9 1 2 2
2 11 0 0 5 2b 20008 3 10 1 2 2
2 12 9 70008 9 45 2100a 11 0 1 2 2
2 13 10 b000e 1 32 8 0 0 incr
2 14 10 80008 4 1 8 0 0 c
2 15 10 6000f 4 4c 208 13 14 a
2 16 10 20002 0 1 400 0 0 b
2 17 10 2000f 4 37 600a 15 16
1 incr 0 80000 1 0 31 0 32 33 10 0 0 0 0 0 0 0
1 a 0 80000 1 0 15 0 16 33 1 4 10 40
1 b 6 83000c 1 0 3 0 4 33 7eaa
1 c 7 3000c 1 0 3 0 4 33 4caa
4 17 12 12
4 12 17 0
3 1 main.$u0 "main.$u0" mbit_sel6.3.v 0 26 1
