// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module pow_generic_double_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        base_r,
        ap_return
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] base_r;
output  [63:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
reg    ap_enable_reg_pp0_iter38;
reg    ap_enable_reg_pp0_iter39;
reg    ap_enable_reg_pp0_iter40;
reg    ap_enable_reg_pp0_iter41;
reg    ap_enable_reg_pp0_iter42;
reg    ap_enable_reg_pp0_iter43;
reg    ap_enable_reg_pp0_iter44;
reg    ap_enable_reg_pp0_iter45;
reg    ap_enable_reg_pp0_iter46;
reg    ap_enable_reg_pp0_iter47;
reg    ap_enable_reg_pp0_iter48;
reg    ap_enable_reg_pp0_iter49;
reg    ap_enable_reg_pp0_iter50;
reg    ap_enable_reg_pp0_iter51;
reg    ap_enable_reg_pp0_iter52;
reg    ap_enable_reg_pp0_iter53;
reg    ap_enable_reg_pp0_iter54;
reg    ap_enable_reg_pp0_iter55;
reg    ap_enable_reg_pp0_iter56;
reg    ap_enable_reg_pp0_iter57;
reg    ap_enable_reg_pp0_iter58;
reg    ap_enable_reg_pp0_iter59;
reg    ap_enable_reg_pp0_iter60;
reg    ap_enable_reg_pp0_iter61;
reg    ap_enable_reg_pp0_iter62;
reg    ap_enable_reg_pp0_iter63;
reg    ap_enable_reg_pp0_iter64;
reg    ap_enable_reg_pp0_iter65;
reg    ap_enable_reg_pp0_iter66;
reg    ap_idle_pp0;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_block_state22_pp0_stage0_iter21;
wire    ap_block_state23_pp0_stage0_iter22;
wire    ap_block_state24_pp0_stage0_iter23;
wire    ap_block_state25_pp0_stage0_iter24;
wire    ap_block_state26_pp0_stage0_iter25;
wire    ap_block_state27_pp0_stage0_iter26;
wire    ap_block_state28_pp0_stage0_iter27;
wire    ap_block_state29_pp0_stage0_iter28;
wire    ap_block_state30_pp0_stage0_iter29;
wire    ap_block_state31_pp0_stage0_iter30;
wire    ap_block_state32_pp0_stage0_iter31;
wire    ap_block_state33_pp0_stage0_iter32;
wire    ap_block_state34_pp0_stage0_iter33;
wire    ap_block_state35_pp0_stage0_iter34;
wire    ap_block_state36_pp0_stage0_iter35;
wire    ap_block_state37_pp0_stage0_iter36;
wire    ap_block_state38_pp0_stage0_iter37;
wire    ap_block_state39_pp0_stage0_iter38;
wire    ap_block_state40_pp0_stage0_iter39;
wire    ap_block_state41_pp0_stage0_iter40;
wire    ap_block_state42_pp0_stage0_iter41;
wire    ap_block_state43_pp0_stage0_iter42;
wire    ap_block_state44_pp0_stage0_iter43;
wire    ap_block_state45_pp0_stage0_iter44;
wire    ap_block_state46_pp0_stage0_iter45;
wire    ap_block_state47_pp0_stage0_iter46;
wire    ap_block_state48_pp0_stage0_iter47;
wire    ap_block_state49_pp0_stage0_iter48;
wire    ap_block_state50_pp0_stage0_iter49;
wire    ap_block_state51_pp0_stage0_iter50;
wire    ap_block_state52_pp0_stage0_iter51;
wire    ap_block_state53_pp0_stage0_iter52;
wire    ap_block_state54_pp0_stage0_iter53;
wire    ap_block_state55_pp0_stage0_iter54;
wire    ap_block_state56_pp0_stage0_iter55;
wire    ap_block_state57_pp0_stage0_iter56;
wire    ap_block_state58_pp0_stage0_iter57;
wire    ap_block_state59_pp0_stage0_iter58;
wire    ap_block_state60_pp0_stage0_iter59;
wire    ap_block_state61_pp0_stage0_iter60;
wire    ap_block_state62_pp0_stage0_iter61;
wire    ap_block_state63_pp0_stage0_iter62;
wire    ap_block_state64_pp0_stage0_iter63;
wire    ap_block_state65_pp0_stage0_iter64;
wire    ap_block_state66_pp0_stage0_iter65;
wire    ap_block_state67_pp0_stage0_iter66;
reg    ap_block_pp0_stage0_11001;
wire   [5:0] pow_reduce_anonymo_20_address0;
reg    pow_reduce_anonymo_20_ce0;
wire   [5:0] pow_reduce_anonymo_20_q0;
wire   [5:0] pow_reduce_anonymo_19_address0;
reg    pow_reduce_anonymo_19_ce0;
wire   [108:0] pow_reduce_anonymo_19_q0;
wire   [3:0] pow_reduce_anonymo_16_address0;
reg    pow_reduce_anonymo_16_ce0;
wire   [104:0] pow_reduce_anonymo_16_q0;
wire   [5:0] pow_reduce_anonymo_17_address0;
reg    pow_reduce_anonymo_17_ce0;
wire   [101:0] pow_reduce_anonymo_17_q0;
wire   [5:0] pow_reduce_anonymo_9_address0;
reg    pow_reduce_anonymo_9_ce0;
wire   [96:0] pow_reduce_anonymo_9_q0;
wire   [5:0] pow_reduce_anonymo_12_address0;
reg    pow_reduce_anonymo_12_ce0;
wire   [91:0] pow_reduce_anonymo_12_q0;
wire   [5:0] pow_reduce_anonymo_13_address0;
reg    pow_reduce_anonymo_13_ce0;
wire   [86:0] pow_reduce_anonymo_13_q0;
wire   [5:0] pow_reduce_anonymo_14_address0;
reg    pow_reduce_anonymo_14_ce0;
wire   [81:0] pow_reduce_anonymo_14_q0;
wire   [5:0] pow_reduce_anonymo_15_address0;
reg    pow_reduce_anonymo_15_ce0;
wire   [76:0] pow_reduce_anonymo_15_q0;
wire   [7:0] pow_reduce_anonymo_18_address0;
reg    pow_reduce_anonymo_18_ce0;
wire   [57:0] pow_reduce_anonymo_18_q0;
wire   [7:0] pow_reduce_anonymo_address0;
reg    pow_reduce_anonymo_ce0;
wire   [25:0] pow_reduce_anonymo_q0;
wire   [7:0] pow_reduce_anonymo_address1;
reg    pow_reduce_anonymo_ce1;
wire   [25:0] pow_reduce_anonymo_q1;
wire   [7:0] pow_reduce_anonymo_21_address0;
reg    pow_reduce_anonymo_21_ce0;
wire   [41:0] pow_reduce_anonymo_21_q0;
wire   [51:0] tmp_V_4_fu_628_p1;
reg   [51:0] tmp_V_4_reg_2272;
wire   [0:0] x_is_p1_fu_666_p2;
reg   [0:0] x_is_p1_reg_2278;
reg   [0:0] x_is_p1_reg_2278_pp0_iter1_reg;
reg   [0:0] x_is_p1_reg_2278_pp0_iter2_reg;
reg   [0:0] x_is_p1_reg_2278_pp0_iter3_reg;
reg   [0:0] x_is_p1_reg_2278_pp0_iter4_reg;
reg   [0:0] x_is_p1_reg_2278_pp0_iter5_reg;
reg   [0:0] x_is_p1_reg_2278_pp0_iter6_reg;
reg   [0:0] x_is_p1_reg_2278_pp0_iter7_reg;
reg   [0:0] x_is_p1_reg_2278_pp0_iter8_reg;
reg   [0:0] x_is_p1_reg_2278_pp0_iter9_reg;
reg   [0:0] x_is_p1_reg_2278_pp0_iter10_reg;
reg   [0:0] x_is_p1_reg_2278_pp0_iter11_reg;
reg   [0:0] x_is_p1_reg_2278_pp0_iter12_reg;
reg   [0:0] x_is_p1_reg_2278_pp0_iter13_reg;
reg   [0:0] x_is_p1_reg_2278_pp0_iter14_reg;
reg   [0:0] x_is_p1_reg_2278_pp0_iter15_reg;
reg   [0:0] x_is_p1_reg_2278_pp0_iter16_reg;
reg   [0:0] x_is_p1_reg_2278_pp0_iter17_reg;
reg   [0:0] x_is_p1_reg_2278_pp0_iter18_reg;
reg   [0:0] x_is_p1_reg_2278_pp0_iter19_reg;
reg   [0:0] x_is_p1_reg_2278_pp0_iter20_reg;
reg   [0:0] x_is_p1_reg_2278_pp0_iter21_reg;
reg   [0:0] x_is_p1_reg_2278_pp0_iter22_reg;
reg   [0:0] x_is_p1_reg_2278_pp0_iter23_reg;
reg   [0:0] x_is_p1_reg_2278_pp0_iter24_reg;
reg   [0:0] x_is_p1_reg_2278_pp0_iter25_reg;
reg   [0:0] x_is_p1_reg_2278_pp0_iter26_reg;
reg   [0:0] x_is_p1_reg_2278_pp0_iter27_reg;
reg   [0:0] x_is_p1_reg_2278_pp0_iter28_reg;
reg   [0:0] x_is_p1_reg_2278_pp0_iter29_reg;
reg   [0:0] x_is_p1_reg_2278_pp0_iter30_reg;
reg   [0:0] x_is_p1_reg_2278_pp0_iter31_reg;
reg   [0:0] x_is_p1_reg_2278_pp0_iter32_reg;
reg   [0:0] x_is_p1_reg_2278_pp0_iter33_reg;
reg   [0:0] x_is_p1_reg_2278_pp0_iter34_reg;
reg   [0:0] x_is_p1_reg_2278_pp0_iter35_reg;
reg   [0:0] x_is_p1_reg_2278_pp0_iter36_reg;
reg   [0:0] x_is_p1_reg_2278_pp0_iter37_reg;
reg   [0:0] x_is_p1_reg_2278_pp0_iter38_reg;
reg   [0:0] x_is_p1_reg_2278_pp0_iter39_reg;
reg   [0:0] x_is_p1_reg_2278_pp0_iter40_reg;
reg   [0:0] x_is_p1_reg_2278_pp0_iter41_reg;
reg   [0:0] x_is_p1_reg_2278_pp0_iter42_reg;
reg   [0:0] x_is_p1_reg_2278_pp0_iter43_reg;
reg   [0:0] x_is_p1_reg_2278_pp0_iter44_reg;
reg   [0:0] x_is_p1_reg_2278_pp0_iter45_reg;
reg   [0:0] x_is_p1_reg_2278_pp0_iter46_reg;
reg   [0:0] x_is_p1_reg_2278_pp0_iter47_reg;
reg   [0:0] x_is_p1_reg_2278_pp0_iter48_reg;
reg   [0:0] x_is_p1_reg_2278_pp0_iter49_reg;
reg   [0:0] x_is_p1_reg_2278_pp0_iter50_reg;
reg   [0:0] x_is_p1_reg_2278_pp0_iter51_reg;
reg   [0:0] x_is_p1_reg_2278_pp0_iter52_reg;
reg   [0:0] x_is_p1_reg_2278_pp0_iter53_reg;
reg   [0:0] x_is_p1_reg_2278_pp0_iter54_reg;
reg   [0:0] x_is_p1_reg_2278_pp0_iter55_reg;
reg   [0:0] x_is_p1_reg_2278_pp0_iter56_reg;
reg   [0:0] x_is_p1_reg_2278_pp0_iter57_reg;
reg   [0:0] x_is_p1_reg_2278_pp0_iter58_reg;
reg   [0:0] x_is_p1_reg_2278_pp0_iter59_reg;
reg   [0:0] x_is_p1_reg_2278_pp0_iter60_reg;
reg   [0:0] x_is_p1_reg_2278_pp0_iter61_reg;
reg   [0:0] x_is_p1_reg_2278_pp0_iter62_reg;
reg   [0:0] x_is_p1_reg_2278_pp0_iter63_reg;
reg   [0:0] x_is_p1_reg_2278_pp0_iter64_reg;
reg   [0:0] x_is_p1_reg_2278_pp0_iter65_reg;
wire   [0:0] tmp_24_not_fu_710_p2;
reg   [0:0] tmp_24_not_reg_2282;
reg   [0:0] tmp_24_not_reg_2282_pp0_iter1_reg;
reg   [0:0] tmp_24_not_reg_2282_pp0_iter2_reg;
reg   [0:0] tmp_24_not_reg_2282_pp0_iter3_reg;
reg   [0:0] tmp_24_not_reg_2282_pp0_iter4_reg;
reg   [0:0] tmp_24_not_reg_2282_pp0_iter5_reg;
reg   [0:0] tmp_24_not_reg_2282_pp0_iter6_reg;
reg   [0:0] tmp_24_not_reg_2282_pp0_iter7_reg;
reg   [0:0] tmp_24_not_reg_2282_pp0_iter8_reg;
reg   [0:0] tmp_24_not_reg_2282_pp0_iter9_reg;
reg   [0:0] tmp_24_not_reg_2282_pp0_iter10_reg;
reg   [0:0] tmp_24_not_reg_2282_pp0_iter11_reg;
reg   [0:0] tmp_24_not_reg_2282_pp0_iter12_reg;
reg   [0:0] tmp_24_not_reg_2282_pp0_iter13_reg;
reg   [0:0] tmp_24_not_reg_2282_pp0_iter14_reg;
reg   [0:0] tmp_24_not_reg_2282_pp0_iter15_reg;
reg   [0:0] tmp_24_not_reg_2282_pp0_iter16_reg;
reg   [0:0] tmp_24_not_reg_2282_pp0_iter17_reg;
reg   [0:0] tmp_24_not_reg_2282_pp0_iter18_reg;
reg   [0:0] tmp_24_not_reg_2282_pp0_iter19_reg;
reg   [0:0] tmp_24_not_reg_2282_pp0_iter20_reg;
reg   [0:0] tmp_24_not_reg_2282_pp0_iter21_reg;
reg   [0:0] tmp_24_not_reg_2282_pp0_iter22_reg;
reg   [0:0] tmp_24_not_reg_2282_pp0_iter23_reg;
reg   [0:0] tmp_24_not_reg_2282_pp0_iter24_reg;
reg   [0:0] tmp_24_not_reg_2282_pp0_iter25_reg;
reg   [0:0] tmp_24_not_reg_2282_pp0_iter26_reg;
reg   [0:0] tmp_24_not_reg_2282_pp0_iter27_reg;
reg   [0:0] tmp_24_not_reg_2282_pp0_iter28_reg;
reg   [0:0] tmp_24_not_reg_2282_pp0_iter29_reg;
reg   [0:0] tmp_24_not_reg_2282_pp0_iter30_reg;
reg   [0:0] tmp_24_not_reg_2282_pp0_iter31_reg;
reg   [0:0] tmp_24_not_reg_2282_pp0_iter32_reg;
reg   [0:0] tmp_24_not_reg_2282_pp0_iter33_reg;
reg   [0:0] tmp_24_not_reg_2282_pp0_iter34_reg;
reg   [0:0] tmp_24_not_reg_2282_pp0_iter35_reg;
reg   [0:0] tmp_24_not_reg_2282_pp0_iter36_reg;
reg   [0:0] tmp_24_not_reg_2282_pp0_iter37_reg;
reg   [0:0] tmp_24_not_reg_2282_pp0_iter38_reg;
reg   [0:0] tmp_24_not_reg_2282_pp0_iter39_reg;
reg   [0:0] tmp_24_not_reg_2282_pp0_iter40_reg;
reg   [0:0] tmp_24_not_reg_2282_pp0_iter41_reg;
reg   [0:0] tmp_24_not_reg_2282_pp0_iter42_reg;
reg   [0:0] tmp_24_not_reg_2282_pp0_iter43_reg;
reg   [0:0] tmp_24_not_reg_2282_pp0_iter44_reg;
reg   [0:0] tmp_24_not_reg_2282_pp0_iter45_reg;
reg   [0:0] tmp_24_not_reg_2282_pp0_iter46_reg;
reg   [0:0] tmp_24_not_reg_2282_pp0_iter47_reg;
reg   [0:0] tmp_24_not_reg_2282_pp0_iter48_reg;
reg   [0:0] tmp_24_not_reg_2282_pp0_iter49_reg;
reg   [0:0] tmp_24_not_reg_2282_pp0_iter50_reg;
reg   [0:0] tmp_24_not_reg_2282_pp0_iter51_reg;
reg   [0:0] tmp_24_not_reg_2282_pp0_iter52_reg;
reg   [0:0] tmp_24_not_reg_2282_pp0_iter53_reg;
reg   [0:0] tmp_24_not_reg_2282_pp0_iter54_reg;
reg   [0:0] tmp_24_not_reg_2282_pp0_iter55_reg;
reg   [0:0] tmp_24_not_reg_2282_pp0_iter56_reg;
reg   [0:0] tmp_24_not_reg_2282_pp0_iter57_reg;
reg   [0:0] tmp_24_not_reg_2282_pp0_iter58_reg;
reg   [0:0] tmp_24_not_reg_2282_pp0_iter59_reg;
reg   [0:0] tmp_24_not_reg_2282_pp0_iter60_reg;
reg   [0:0] tmp_24_not_reg_2282_pp0_iter61_reg;
reg   [0:0] tmp_24_not_reg_2282_pp0_iter62_reg;
reg   [0:0] tmp_24_not_reg_2282_pp0_iter63_reg;
reg   [0:0] tmp_24_not_reg_2282_pp0_iter64_reg;
wire   [0:0] brmerge_fu_716_p2;
reg   [0:0] brmerge_reg_2287;
reg   [0:0] brmerge_reg_2287_pp0_iter1_reg;
reg   [0:0] brmerge_reg_2287_pp0_iter2_reg;
reg   [0:0] brmerge_reg_2287_pp0_iter3_reg;
reg   [0:0] brmerge_reg_2287_pp0_iter4_reg;
reg   [0:0] brmerge_reg_2287_pp0_iter5_reg;
reg   [0:0] brmerge_reg_2287_pp0_iter6_reg;
reg   [0:0] brmerge_reg_2287_pp0_iter7_reg;
reg   [0:0] brmerge_reg_2287_pp0_iter8_reg;
reg   [0:0] brmerge_reg_2287_pp0_iter9_reg;
reg   [0:0] brmerge_reg_2287_pp0_iter10_reg;
reg   [0:0] brmerge_reg_2287_pp0_iter11_reg;
reg   [0:0] brmerge_reg_2287_pp0_iter12_reg;
reg   [0:0] brmerge_reg_2287_pp0_iter13_reg;
reg   [0:0] brmerge_reg_2287_pp0_iter14_reg;
reg   [0:0] brmerge_reg_2287_pp0_iter15_reg;
reg   [0:0] brmerge_reg_2287_pp0_iter16_reg;
reg   [0:0] brmerge_reg_2287_pp0_iter17_reg;
reg   [0:0] brmerge_reg_2287_pp0_iter18_reg;
reg   [0:0] brmerge_reg_2287_pp0_iter19_reg;
reg   [0:0] brmerge_reg_2287_pp0_iter20_reg;
reg   [0:0] brmerge_reg_2287_pp0_iter21_reg;
reg   [0:0] brmerge_reg_2287_pp0_iter22_reg;
reg   [0:0] brmerge_reg_2287_pp0_iter23_reg;
reg   [0:0] brmerge_reg_2287_pp0_iter24_reg;
reg   [0:0] brmerge_reg_2287_pp0_iter25_reg;
reg   [0:0] brmerge_reg_2287_pp0_iter26_reg;
reg   [0:0] brmerge_reg_2287_pp0_iter27_reg;
reg   [0:0] brmerge_reg_2287_pp0_iter28_reg;
reg   [0:0] brmerge_reg_2287_pp0_iter29_reg;
reg   [0:0] brmerge_reg_2287_pp0_iter30_reg;
reg   [0:0] brmerge_reg_2287_pp0_iter31_reg;
reg   [0:0] brmerge_reg_2287_pp0_iter32_reg;
reg   [0:0] brmerge_reg_2287_pp0_iter33_reg;
reg   [0:0] brmerge_reg_2287_pp0_iter34_reg;
reg   [0:0] brmerge_reg_2287_pp0_iter35_reg;
reg   [0:0] brmerge_reg_2287_pp0_iter36_reg;
reg   [0:0] brmerge_reg_2287_pp0_iter37_reg;
reg   [0:0] brmerge_reg_2287_pp0_iter38_reg;
reg   [0:0] brmerge_reg_2287_pp0_iter39_reg;
reg   [0:0] brmerge_reg_2287_pp0_iter40_reg;
reg   [0:0] brmerge_reg_2287_pp0_iter41_reg;
reg   [0:0] brmerge_reg_2287_pp0_iter42_reg;
reg   [0:0] brmerge_reg_2287_pp0_iter43_reg;
reg   [0:0] brmerge_reg_2287_pp0_iter44_reg;
reg   [0:0] brmerge_reg_2287_pp0_iter45_reg;
reg   [0:0] brmerge_reg_2287_pp0_iter46_reg;
reg   [0:0] brmerge_reg_2287_pp0_iter47_reg;
reg   [0:0] brmerge_reg_2287_pp0_iter48_reg;
reg   [0:0] brmerge_reg_2287_pp0_iter49_reg;
reg   [0:0] brmerge_reg_2287_pp0_iter50_reg;
reg   [0:0] brmerge_reg_2287_pp0_iter51_reg;
reg   [0:0] brmerge_reg_2287_pp0_iter52_reg;
reg   [0:0] brmerge_reg_2287_pp0_iter53_reg;
reg   [0:0] brmerge_reg_2287_pp0_iter54_reg;
reg   [0:0] brmerge_reg_2287_pp0_iter55_reg;
reg   [0:0] brmerge_reg_2287_pp0_iter56_reg;
reg   [0:0] brmerge_reg_2287_pp0_iter57_reg;
reg   [0:0] brmerge_reg_2287_pp0_iter58_reg;
reg   [0:0] brmerge_reg_2287_pp0_iter59_reg;
reg   [0:0] brmerge_reg_2287_pp0_iter60_reg;
reg   [0:0] brmerge_reg_2287_pp0_iter61_reg;
reg   [0:0] brmerge_reg_2287_pp0_iter62_reg;
reg   [0:0] brmerge_reg_2287_pp0_iter63_reg;
reg   [0:0] brmerge_reg_2287_pp0_iter64_reg;
reg   [0:0] brmerge_reg_2287_pp0_iter65_reg;
wire   [0:0] tmp_7_fu_736_p2;
reg   [0:0] tmp_7_reg_2291;
reg   [0:0] tmp_7_reg_2291_pp0_iter1_reg;
reg   [0:0] tmp_7_reg_2291_pp0_iter2_reg;
reg   [0:0] tmp_7_reg_2291_pp0_iter3_reg;
reg   [0:0] tmp_7_reg_2291_pp0_iter4_reg;
reg   [0:0] tmp_7_reg_2291_pp0_iter5_reg;
reg   [0:0] tmp_7_reg_2291_pp0_iter6_reg;
reg   [0:0] tmp_7_reg_2291_pp0_iter7_reg;
reg   [0:0] tmp_7_reg_2291_pp0_iter8_reg;
reg   [0:0] tmp_7_reg_2291_pp0_iter9_reg;
reg   [0:0] tmp_7_reg_2291_pp0_iter10_reg;
reg   [0:0] tmp_7_reg_2291_pp0_iter11_reg;
reg   [0:0] tmp_7_reg_2291_pp0_iter12_reg;
reg   [0:0] tmp_7_reg_2291_pp0_iter13_reg;
reg   [0:0] tmp_7_reg_2291_pp0_iter14_reg;
reg   [0:0] tmp_7_reg_2291_pp0_iter15_reg;
reg   [0:0] tmp_7_reg_2291_pp0_iter16_reg;
reg   [0:0] tmp_7_reg_2291_pp0_iter17_reg;
reg   [0:0] tmp_7_reg_2291_pp0_iter18_reg;
reg   [0:0] tmp_7_reg_2291_pp0_iter19_reg;
reg   [0:0] tmp_7_reg_2291_pp0_iter20_reg;
reg   [0:0] tmp_7_reg_2291_pp0_iter21_reg;
reg   [0:0] tmp_7_reg_2291_pp0_iter22_reg;
reg   [0:0] tmp_7_reg_2291_pp0_iter23_reg;
reg   [0:0] tmp_7_reg_2291_pp0_iter24_reg;
reg   [0:0] tmp_7_reg_2291_pp0_iter25_reg;
reg   [0:0] tmp_7_reg_2291_pp0_iter26_reg;
reg   [0:0] tmp_7_reg_2291_pp0_iter27_reg;
reg   [0:0] tmp_7_reg_2291_pp0_iter28_reg;
reg   [0:0] tmp_7_reg_2291_pp0_iter29_reg;
reg   [0:0] tmp_7_reg_2291_pp0_iter30_reg;
reg   [0:0] tmp_7_reg_2291_pp0_iter31_reg;
reg   [0:0] tmp_7_reg_2291_pp0_iter32_reg;
reg   [0:0] tmp_7_reg_2291_pp0_iter33_reg;
reg   [0:0] tmp_7_reg_2291_pp0_iter34_reg;
reg   [0:0] tmp_7_reg_2291_pp0_iter35_reg;
reg   [0:0] tmp_7_reg_2291_pp0_iter36_reg;
reg   [0:0] tmp_7_reg_2291_pp0_iter37_reg;
reg   [0:0] tmp_7_reg_2291_pp0_iter38_reg;
reg   [0:0] tmp_7_reg_2291_pp0_iter39_reg;
reg   [0:0] tmp_7_reg_2291_pp0_iter40_reg;
reg   [0:0] tmp_7_reg_2291_pp0_iter41_reg;
reg   [0:0] tmp_7_reg_2291_pp0_iter42_reg;
reg   [0:0] tmp_7_reg_2291_pp0_iter43_reg;
reg   [0:0] tmp_7_reg_2291_pp0_iter44_reg;
reg   [0:0] tmp_7_reg_2291_pp0_iter45_reg;
reg   [0:0] tmp_7_reg_2291_pp0_iter46_reg;
reg   [0:0] tmp_7_reg_2291_pp0_iter47_reg;
reg   [0:0] tmp_7_reg_2291_pp0_iter48_reg;
reg   [0:0] tmp_7_reg_2291_pp0_iter49_reg;
reg   [0:0] tmp_7_reg_2291_pp0_iter50_reg;
reg   [0:0] tmp_7_reg_2291_pp0_iter51_reg;
reg   [0:0] tmp_7_reg_2291_pp0_iter52_reg;
reg   [0:0] tmp_7_reg_2291_pp0_iter53_reg;
reg   [0:0] tmp_7_reg_2291_pp0_iter54_reg;
reg   [0:0] tmp_7_reg_2291_pp0_iter55_reg;
reg   [0:0] tmp_7_reg_2291_pp0_iter56_reg;
reg   [0:0] tmp_7_reg_2291_pp0_iter57_reg;
reg   [0:0] tmp_7_reg_2291_pp0_iter58_reg;
reg   [0:0] tmp_7_reg_2291_pp0_iter59_reg;
reg   [0:0] tmp_7_reg_2291_pp0_iter60_reg;
reg   [0:0] tmp_7_reg_2291_pp0_iter61_reg;
reg   [0:0] tmp_7_reg_2291_pp0_iter62_reg;
reg   [0:0] tmp_7_reg_2291_pp0_iter63_reg;
reg   [0:0] tmp_7_reg_2291_pp0_iter64_reg;
reg   [0:0] tmp_7_reg_2291_pp0_iter65_reg;
wire   [0:0] tmp_9_fu_750_p2;
reg   [0:0] tmp_9_reg_2295;
reg   [0:0] tmp_9_reg_2295_pp0_iter1_reg;
reg   [0:0] tmp_9_reg_2295_pp0_iter2_reg;
reg   [0:0] tmp_9_reg_2295_pp0_iter3_reg;
reg   [0:0] tmp_9_reg_2295_pp0_iter4_reg;
reg   [0:0] tmp_9_reg_2295_pp0_iter5_reg;
reg   [0:0] tmp_9_reg_2295_pp0_iter6_reg;
reg   [0:0] tmp_9_reg_2295_pp0_iter7_reg;
reg   [0:0] tmp_9_reg_2295_pp0_iter8_reg;
reg   [0:0] tmp_9_reg_2295_pp0_iter9_reg;
reg   [0:0] tmp_9_reg_2295_pp0_iter10_reg;
reg   [0:0] tmp_9_reg_2295_pp0_iter11_reg;
reg   [0:0] tmp_9_reg_2295_pp0_iter12_reg;
reg   [0:0] tmp_9_reg_2295_pp0_iter13_reg;
reg   [0:0] tmp_9_reg_2295_pp0_iter14_reg;
reg   [0:0] tmp_9_reg_2295_pp0_iter15_reg;
reg   [0:0] tmp_9_reg_2295_pp0_iter16_reg;
reg   [0:0] tmp_9_reg_2295_pp0_iter17_reg;
reg   [0:0] tmp_9_reg_2295_pp0_iter18_reg;
reg   [0:0] tmp_9_reg_2295_pp0_iter19_reg;
reg   [0:0] tmp_9_reg_2295_pp0_iter20_reg;
reg   [0:0] tmp_9_reg_2295_pp0_iter21_reg;
reg   [0:0] tmp_9_reg_2295_pp0_iter22_reg;
reg   [0:0] tmp_9_reg_2295_pp0_iter23_reg;
reg   [0:0] tmp_9_reg_2295_pp0_iter24_reg;
reg   [0:0] tmp_9_reg_2295_pp0_iter25_reg;
reg   [0:0] tmp_9_reg_2295_pp0_iter26_reg;
reg   [0:0] tmp_9_reg_2295_pp0_iter27_reg;
reg   [0:0] tmp_9_reg_2295_pp0_iter28_reg;
reg   [0:0] tmp_9_reg_2295_pp0_iter29_reg;
reg   [0:0] tmp_9_reg_2295_pp0_iter30_reg;
reg   [0:0] tmp_9_reg_2295_pp0_iter31_reg;
reg   [0:0] tmp_9_reg_2295_pp0_iter32_reg;
reg   [0:0] tmp_9_reg_2295_pp0_iter33_reg;
reg   [0:0] tmp_9_reg_2295_pp0_iter34_reg;
reg   [0:0] tmp_9_reg_2295_pp0_iter35_reg;
reg   [0:0] tmp_9_reg_2295_pp0_iter36_reg;
reg   [0:0] tmp_9_reg_2295_pp0_iter37_reg;
reg   [0:0] tmp_9_reg_2295_pp0_iter38_reg;
reg   [0:0] tmp_9_reg_2295_pp0_iter39_reg;
reg   [0:0] tmp_9_reg_2295_pp0_iter40_reg;
reg   [0:0] tmp_9_reg_2295_pp0_iter41_reg;
reg   [0:0] tmp_9_reg_2295_pp0_iter42_reg;
reg   [0:0] tmp_9_reg_2295_pp0_iter43_reg;
reg   [0:0] tmp_9_reg_2295_pp0_iter44_reg;
reg   [0:0] tmp_9_reg_2295_pp0_iter45_reg;
reg   [0:0] tmp_9_reg_2295_pp0_iter46_reg;
reg   [0:0] tmp_9_reg_2295_pp0_iter47_reg;
reg   [0:0] tmp_9_reg_2295_pp0_iter48_reg;
reg   [0:0] tmp_9_reg_2295_pp0_iter49_reg;
reg   [0:0] tmp_9_reg_2295_pp0_iter50_reg;
reg   [0:0] tmp_9_reg_2295_pp0_iter51_reg;
reg   [0:0] tmp_9_reg_2295_pp0_iter52_reg;
reg   [0:0] tmp_9_reg_2295_pp0_iter53_reg;
reg   [0:0] tmp_9_reg_2295_pp0_iter54_reg;
reg   [0:0] tmp_9_reg_2295_pp0_iter55_reg;
reg   [0:0] tmp_9_reg_2295_pp0_iter56_reg;
reg   [0:0] tmp_9_reg_2295_pp0_iter57_reg;
reg   [0:0] tmp_9_reg_2295_pp0_iter58_reg;
reg   [0:0] tmp_9_reg_2295_pp0_iter59_reg;
reg   [0:0] tmp_9_reg_2295_pp0_iter60_reg;
reg   [0:0] tmp_9_reg_2295_pp0_iter61_reg;
reg   [0:0] tmp_9_reg_2295_pp0_iter62_reg;
reg   [0:0] tmp_9_reg_2295_pp0_iter63_reg;
reg   [0:0] tmp_9_reg_2295_pp0_iter64_reg;
reg   [0:0] tmp_9_reg_2295_pp0_iter65_reg;
wire   [0:0] tmp_20_fu_756_p3;
reg   [0:0] tmp_20_reg_2299;
wire   [11:0] b_exp_3_fu_780_p3;
reg   [11:0] b_exp_3_reg_2304;
reg   [11:0] b_exp_3_reg_2304_pp0_iter1_reg;
reg   [11:0] b_exp_3_reg_2304_pp0_iter2_reg;
reg   [11:0] b_exp_3_reg_2304_pp0_iter3_reg;
reg   [11:0] b_exp_3_reg_2304_pp0_iter4_reg;
reg   [11:0] b_exp_3_reg_2304_pp0_iter5_reg;
reg   [11:0] b_exp_3_reg_2304_pp0_iter6_reg;
reg   [11:0] b_exp_3_reg_2304_pp0_iter7_reg;
reg   [11:0] b_exp_3_reg_2304_pp0_iter8_reg;
reg   [11:0] b_exp_3_reg_2304_pp0_iter9_reg;
reg   [11:0] b_exp_3_reg_2304_pp0_iter10_reg;
reg   [11:0] b_exp_3_reg_2304_pp0_iter11_reg;
reg   [11:0] b_exp_3_reg_2304_pp0_iter12_reg;
reg   [11:0] b_exp_3_reg_2304_pp0_iter13_reg;
reg   [11:0] b_exp_3_reg_2304_pp0_iter14_reg;
reg   [11:0] b_exp_3_reg_2304_pp0_iter15_reg;
reg   [11:0] b_exp_3_reg_2304_pp0_iter16_reg;
reg   [11:0] b_exp_3_reg_2304_pp0_iter17_reg;
reg   [11:0] b_exp_3_reg_2304_pp0_iter18_reg;
reg   [11:0] b_exp_3_reg_2304_pp0_iter19_reg;
reg   [11:0] b_exp_3_reg_2304_pp0_iter20_reg;
reg   [11:0] b_exp_3_reg_2304_pp0_iter21_reg;
reg   [11:0] b_exp_3_reg_2304_pp0_iter22_reg;
reg   [11:0] b_exp_3_reg_2304_pp0_iter23_reg;
reg   [11:0] b_exp_3_reg_2304_pp0_iter24_reg;
reg   [11:0] b_exp_3_reg_2304_pp0_iter25_reg;
reg   [11:0] b_exp_3_reg_2304_pp0_iter26_reg;
reg   [11:0] b_exp_3_reg_2304_pp0_iter27_reg;
reg   [11:0] b_exp_3_reg_2304_pp0_iter28_reg;
reg   [11:0] b_exp_3_reg_2304_pp0_iter29_reg;
reg   [11:0] b_exp_3_reg_2304_pp0_iter30_reg;
reg   [11:0] b_exp_3_reg_2304_pp0_iter31_reg;
reg   [11:0] b_exp_3_reg_2304_pp0_iter32_reg;
reg   [11:0] b_exp_3_reg_2304_pp0_iter33_reg;
reg   [11:0] b_exp_3_reg_2304_pp0_iter34_reg;
reg   [11:0] b_exp_3_reg_2304_pp0_iter35_reg;
reg   [11:0] b_exp_3_reg_2304_pp0_iter36_reg;
reg   [11:0] b_exp_3_reg_2304_pp0_iter37_reg;
reg   [11:0] b_exp_3_reg_2304_pp0_iter38_reg;
reg   [11:0] b_exp_3_reg_2304_pp0_iter39_reg;
reg   [11:0] b_exp_3_reg_2304_pp0_iter40_reg;
reg   [11:0] b_exp_3_reg_2304_pp0_iter41_reg;
reg  signed [11:0] b_exp_3_reg_2304_pp0_iter42_reg;
wire   [63:0] tmp_4_fu_788_p1;
reg   [63:0] tmp_4_reg_2309;
reg   [63:0] tmp_4_reg_2309_pp0_iter1_reg;
reg   [63:0] tmp_4_reg_2309_pp0_iter2_reg;
reg   [63:0] tmp_4_reg_2309_pp0_iter3_reg;
reg   [63:0] tmp_4_reg_2309_pp0_iter4_reg;
reg   [63:0] tmp_4_reg_2309_pp0_iter5_reg;
reg   [63:0] tmp_4_reg_2309_pp0_iter6_reg;
reg   [63:0] tmp_4_reg_2309_pp0_iter7_reg;
reg   [63:0] tmp_4_reg_2309_pp0_iter8_reg;
reg   [63:0] tmp_4_reg_2309_pp0_iter9_reg;
reg   [63:0] tmp_4_reg_2309_pp0_iter10_reg;
reg   [63:0] tmp_4_reg_2309_pp0_iter11_reg;
reg   [63:0] tmp_4_reg_2309_pp0_iter12_reg;
reg   [63:0] tmp_4_reg_2309_pp0_iter13_reg;
reg   [63:0] tmp_4_reg_2309_pp0_iter14_reg;
reg   [63:0] tmp_4_reg_2309_pp0_iter15_reg;
reg   [63:0] tmp_4_reg_2309_pp0_iter16_reg;
reg   [63:0] tmp_4_reg_2309_pp0_iter17_reg;
reg   [63:0] tmp_4_reg_2309_pp0_iter18_reg;
reg   [63:0] tmp_4_reg_2309_pp0_iter19_reg;
reg   [63:0] tmp_4_reg_2309_pp0_iter20_reg;
reg   [63:0] tmp_4_reg_2309_pp0_iter21_reg;
reg   [63:0] tmp_4_reg_2309_pp0_iter22_reg;
reg   [63:0] tmp_4_reg_2309_pp0_iter23_reg;
reg   [63:0] tmp_4_reg_2309_pp0_iter24_reg;
reg   [63:0] tmp_4_reg_2309_pp0_iter25_reg;
reg   [63:0] tmp_4_reg_2309_pp0_iter26_reg;
reg   [63:0] tmp_4_reg_2309_pp0_iter27_reg;
reg   [63:0] tmp_4_reg_2309_pp0_iter28_reg;
reg   [63:0] tmp_4_reg_2309_pp0_iter29_reg;
reg   [63:0] tmp_4_reg_2309_pp0_iter30_reg;
reg   [63:0] tmp_4_reg_2309_pp0_iter31_reg;
reg   [63:0] tmp_4_reg_2309_pp0_iter32_reg;
reg   [63:0] tmp_4_reg_2309_pp0_iter33_reg;
reg   [63:0] tmp_4_reg_2309_pp0_iter34_reg;
reg   [63:0] tmp_4_reg_2309_pp0_iter35_reg;
reg   [63:0] tmp_4_reg_2309_pp0_iter36_reg;
reg   [63:0] tmp_4_reg_2309_pp0_iter37_reg;
reg   [63:0] tmp_4_reg_2309_pp0_iter38_reg;
reg   [63:0] tmp_4_reg_2309_pp0_iter39_reg;
reg   [63:0] tmp_4_reg_2309_pp0_iter40_reg;
reg   [63:0] tmp_4_reg_2309_pp0_iter41_reg;
reg   [63:0] tmp_4_reg_2309_pp0_iter42_reg;
reg   [63:0] tmp_4_reg_2309_pp0_iter43_reg;
reg   [63:0] tmp_4_reg_2309_pp0_iter44_reg;
wire  signed [53:0] b_frac_V_1_fu_813_p3;
reg  signed [53:0] b_frac_V_1_reg_2319;
reg   [5:0] b_frac_tilde_inverse_reg_2324;
wire   [53:0] grp_fu_823_p2;
reg   [53:0] b_frac1_V1_reg_2334;
reg   [53:0] b_frac1_V1_reg_2334_pp0_iter4_reg;
reg   [53:0] b_frac1_V1_reg_2334_pp0_iter5_reg;
reg   [53:0] b_frac1_V1_reg_2334_pp0_iter6_reg;
reg   [53:0] b_frac1_V1_reg_2334_pp0_iter7_reg;
reg   [53:0] b_frac1_V1_reg_2334_pp0_iter8_reg;
reg   [3:0] a_V_reg_2343;
reg   [3:0] a_V_reg_2343_pp0_iter4_reg;
reg   [3:0] a_V_reg_2343_pp0_iter5_reg;
reg   [3:0] a_V_reg_2343_pp0_iter6_reg;
reg   [3:0] a_V_reg_2343_pp0_iter7_reg;
reg   [3:0] a_V_reg_2343_pp0_iter8_reg;
reg   [3:0] a_V_reg_2343_pp0_iter9_reg;
reg   [3:0] a_V_reg_2343_pp0_iter10_reg;
reg   [3:0] a_V_reg_2343_pp0_iter11_reg;
reg   [3:0] a_V_reg_2343_pp0_iter12_reg;
reg   [3:0] a_V_reg_2343_pp0_iter13_reg;
reg   [3:0] a_V_reg_2343_pp0_iter14_reg;
reg   [3:0] a_V_reg_2343_pp0_iter15_reg;
reg   [3:0] a_V_reg_2343_pp0_iter16_reg;
reg   [3:0] a_V_reg_2343_pp0_iter17_reg;
reg   [3:0] a_V_reg_2343_pp0_iter18_reg;
reg   [3:0] a_V_reg_2343_pp0_iter19_reg;
reg   [3:0] a_V_reg_2343_pp0_iter20_reg;
reg   [3:0] a_V_reg_2343_pp0_iter21_reg;
reg   [3:0] a_V_reg_2343_pp0_iter22_reg;
reg   [3:0] a_V_reg_2343_pp0_iter23_reg;
reg   [3:0] a_V_reg_2343_pp0_iter24_reg;
reg   [3:0] a_V_reg_2343_pp0_iter25_reg;
reg   [3:0] a_V_reg_2343_pp0_iter26_reg;
reg   [3:0] a_V_reg_2343_pp0_iter27_reg;
reg   [3:0] a_V_reg_2343_pp0_iter28_reg;
reg   [3:0] a_V_reg_2343_pp0_iter29_reg;
reg   [3:0] a_V_reg_2343_pp0_iter30_reg;
reg   [3:0] a_V_reg_2343_pp0_iter31_reg;
reg   [3:0] a_V_reg_2343_pp0_iter32_reg;
reg   [3:0] a_V_reg_2343_pp0_iter33_reg;
reg   [3:0] a_V_reg_2343_pp0_iter34_reg;
reg   [3:0] a_V_reg_2343_pp0_iter35_reg;
reg   [3:0] a_V_reg_2343_pp0_iter36_reg;
reg   [3:0] a_V_reg_2343_pp0_iter37_reg;
reg   [3:0] a_V_reg_2343_pp0_iter38_reg;
reg   [3:0] a_V_reg_2343_pp0_iter39_reg;
reg   [3:0] a_V_reg_2343_pp0_iter40_reg;
reg   [3:0] a_V_reg_2343_pp0_iter41_reg;
reg   [3:0] a_V_reg_2343_pp0_iter42_reg;
reg   [3:0] a_V_reg_2343_pp0_iter43_reg;
reg   [3:0] a_V_reg_2343_pp0_iter44_reg;
wire   [74:0] grp_fu_852_p2;
reg   [74:0] r_V_24_reg_2359;
reg   [72:0] p_Val2_13_reg_2364;
reg   [72:0] p_Val2_13_reg_2364_pp0_iter10_reg;
reg   [72:0] p_Val2_13_reg_2364_pp0_iter11_reg;
reg   [72:0] p_Val2_13_reg_2364_pp0_iter12_reg;
reg   [72:0] p_Val2_13_reg_2364_pp0_iter13_reg;
reg   [72:0] p_Val2_13_reg_2364_pp0_iter14_reg;
reg   [5:0] a_V_1_reg_2370;
reg   [5:0] a_V_1_reg_2370_pp0_iter10_reg;
reg   [5:0] a_V_1_reg_2370_pp0_iter11_reg;
reg   [5:0] a_V_1_reg_2370_pp0_iter12_reg;
reg   [5:0] a_V_1_reg_2370_pp0_iter13_reg;
reg   [5:0] a_V_1_reg_2370_pp0_iter14_reg;
reg   [5:0] a_V_1_reg_2370_pp0_iter15_reg;
reg   [5:0] a_V_1_reg_2370_pp0_iter16_reg;
reg   [5:0] a_V_1_reg_2370_pp0_iter17_reg;
reg   [5:0] a_V_1_reg_2370_pp0_iter18_reg;
reg   [5:0] a_V_1_reg_2370_pp0_iter19_reg;
reg   [5:0] a_V_1_reg_2370_pp0_iter20_reg;
reg   [5:0] a_V_1_reg_2370_pp0_iter21_reg;
reg   [5:0] a_V_1_reg_2370_pp0_iter22_reg;
reg   [5:0] a_V_1_reg_2370_pp0_iter23_reg;
reg   [5:0] a_V_1_reg_2370_pp0_iter24_reg;
reg   [5:0] a_V_1_reg_2370_pp0_iter25_reg;
reg   [5:0] a_V_1_reg_2370_pp0_iter26_reg;
reg   [5:0] a_V_1_reg_2370_pp0_iter27_reg;
reg   [5:0] a_V_1_reg_2370_pp0_iter28_reg;
reg   [5:0] a_V_1_reg_2370_pp0_iter29_reg;
reg   [5:0] a_V_1_reg_2370_pp0_iter30_reg;
reg   [5:0] a_V_1_reg_2370_pp0_iter31_reg;
reg   [5:0] a_V_1_reg_2370_pp0_iter32_reg;
reg   [5:0] a_V_1_reg_2370_pp0_iter33_reg;
reg   [5:0] a_V_1_reg_2370_pp0_iter34_reg;
reg   [5:0] a_V_1_reg_2370_pp0_iter35_reg;
reg   [5:0] a_V_1_reg_2370_pp0_iter36_reg;
reg   [5:0] a_V_1_reg_2370_pp0_iter37_reg;
reg   [5:0] a_V_1_reg_2370_pp0_iter38_reg;
reg   [5:0] a_V_1_reg_2370_pp0_iter39_reg;
reg   [5:0] a_V_1_reg_2370_pp0_iter40_reg;
reg   [5:0] a_V_1_reg_2370_pp0_iter41_reg;
reg   [5:0] a_V_1_reg_2370_pp0_iter42_reg;
reg   [5:0] a_V_1_reg_2370_pp0_iter43_reg;
reg   [5:0] a_V_1_reg_2370_pp0_iter44_reg;
reg   [66:0] tmp_13_reg_2376;
reg   [66:0] tmp_13_reg_2376_pp0_iter10_reg;
reg   [66:0] tmp_13_reg_2376_pp0_iter11_reg;
reg   [66:0] tmp_13_reg_2376_pp0_iter12_reg;
reg   [66:0] tmp_13_reg_2376_pp0_iter13_reg;
reg   [66:0] tmp_13_reg_2376_pp0_iter14_reg;
wire   [78:0] grp_fu_969_p2;
reg   [78:0] r_V_25_reg_2391;
wire   [81:0] ret_V_i_i_fu_1014_p2;
reg   [81:0] ret_V_i_i_reg_2396;
reg   [5:0] a_V_2_reg_2402;
reg   [5:0] a_V_2_reg_2402_pp0_iter16_reg;
reg   [5:0] a_V_2_reg_2402_pp0_iter17_reg;
reg   [5:0] a_V_2_reg_2402_pp0_iter18_reg;
reg   [5:0] a_V_2_reg_2402_pp0_iter19_reg;
reg   [5:0] a_V_2_reg_2402_pp0_iter20_reg;
reg   [5:0] a_V_2_reg_2402_pp0_iter21_reg;
reg   [5:0] a_V_2_reg_2402_pp0_iter22_reg;
reg   [5:0] a_V_2_reg_2402_pp0_iter23_reg;
reg   [5:0] a_V_2_reg_2402_pp0_iter24_reg;
reg   [5:0] a_V_2_reg_2402_pp0_iter25_reg;
reg   [5:0] a_V_2_reg_2402_pp0_iter26_reg;
reg   [5:0] a_V_2_reg_2402_pp0_iter27_reg;
reg   [5:0] a_V_2_reg_2402_pp0_iter28_reg;
reg   [5:0] a_V_2_reg_2402_pp0_iter29_reg;
reg   [5:0] a_V_2_reg_2402_pp0_iter30_reg;
reg   [5:0] a_V_2_reg_2402_pp0_iter31_reg;
reg   [5:0] a_V_2_reg_2402_pp0_iter32_reg;
reg   [5:0] a_V_2_reg_2402_pp0_iter33_reg;
reg   [5:0] a_V_2_reg_2402_pp0_iter34_reg;
reg   [5:0] a_V_2_reg_2402_pp0_iter35_reg;
reg   [5:0] a_V_2_reg_2402_pp0_iter36_reg;
reg   [5:0] a_V_2_reg_2402_pp0_iter37_reg;
reg   [5:0] a_V_2_reg_2402_pp0_iter38_reg;
reg   [5:0] a_V_2_reg_2402_pp0_iter39_reg;
reg   [5:0] a_V_2_reg_2402_pp0_iter40_reg;
reg   [5:0] a_V_2_reg_2402_pp0_iter41_reg;
reg   [5:0] a_V_2_reg_2402_pp0_iter42_reg;
reg   [5:0] a_V_2_reg_2402_pp0_iter43_reg;
reg   [5:0] a_V_2_reg_2402_pp0_iter44_reg;
wire   [75:0] tmp_38_fu_1030_p1;
reg   [75:0] tmp_38_reg_2408;
wire   [101:0] ret_V_5_fu_1065_p2;
reg   [101:0] ret_V_5_reg_2413;
reg   [101:0] ret_V_5_reg_2413_pp0_iter17_reg;
reg   [101:0] ret_V_5_reg_2413_pp0_iter18_reg;
reg   [101:0] ret_V_5_reg_2413_pp0_iter19_reg;
reg   [101:0] ret_V_5_reg_2413_pp0_iter20_reg;
wire   [88:0] grp_fu_1078_p2;
reg   [88:0] r_V_26_reg_2428;
reg   [91:0] p_Val2_26_reg_2433;
reg   [5:0] a_V_3_reg_2439;
reg   [5:0] a_V_3_reg_2439_pp0_iter22_reg;
reg   [5:0] a_V_3_reg_2439_pp0_iter23_reg;
reg   [5:0] a_V_3_reg_2439_pp0_iter24_reg;
reg   [5:0] a_V_3_reg_2439_pp0_iter25_reg;
reg   [5:0] a_V_3_reg_2439_pp0_iter26_reg;
reg   [5:0] a_V_3_reg_2439_pp0_iter27_reg;
reg   [5:0] a_V_3_reg_2439_pp0_iter28_reg;
reg   [5:0] a_V_3_reg_2439_pp0_iter29_reg;
reg   [5:0] a_V_3_reg_2439_pp0_iter30_reg;
reg   [5:0] a_V_3_reg_2439_pp0_iter31_reg;
reg   [5:0] a_V_3_reg_2439_pp0_iter32_reg;
reg   [5:0] a_V_3_reg_2439_pp0_iter33_reg;
reg   [5:0] a_V_3_reg_2439_pp0_iter34_reg;
reg   [5:0] a_V_3_reg_2439_pp0_iter35_reg;
reg   [5:0] a_V_3_reg_2439_pp0_iter36_reg;
reg   [5:0] a_V_3_reg_2439_pp0_iter37_reg;
reg   [5:0] a_V_3_reg_2439_pp0_iter38_reg;
reg   [5:0] a_V_3_reg_2439_pp0_iter39_reg;
reg   [5:0] a_V_3_reg_2439_pp0_iter40_reg;
reg   [5:0] a_V_3_reg_2439_pp0_iter41_reg;
reg   [5:0] a_V_3_reg_2439_pp0_iter42_reg;
reg   [5:0] a_V_3_reg_2439_pp0_iter43_reg;
reg   [85:0] tmp_14_reg_2445;
wire   [120:0] ret_V_7_fu_1156_p2;
reg   [120:0] ret_V_7_reg_2450;
reg   [120:0] ret_V_7_reg_2450_pp0_iter23_reg;
reg   [120:0] ret_V_7_reg_2450_pp0_iter24_reg;
reg   [120:0] ret_V_7_reg_2450_pp0_iter25_reg;
reg   [120:0] ret_V_7_reg_2450_pp0_iter26_reg;
wire   [97:0] grp_fu_1168_p2;
reg   [97:0] r_V_27_reg_2465;
reg   [86:0] p_Val2_33_reg_2470;
reg   [5:0] a_V_4_reg_2476;
reg   [5:0] a_V_4_reg_2476_pp0_iter28_reg;
reg   [5:0] a_V_4_reg_2476_pp0_iter29_reg;
reg   [5:0] a_V_4_reg_2476_pp0_iter30_reg;
reg   [5:0] a_V_4_reg_2476_pp0_iter31_reg;
reg   [5:0] a_V_4_reg_2476_pp0_iter32_reg;
reg   [5:0] a_V_4_reg_2476_pp0_iter33_reg;
reg   [5:0] a_V_4_reg_2476_pp0_iter34_reg;
reg   [5:0] a_V_4_reg_2476_pp0_iter35_reg;
reg   [5:0] a_V_4_reg_2476_pp0_iter36_reg;
reg   [5:0] a_V_4_reg_2476_pp0_iter37_reg;
reg   [5:0] a_V_4_reg_2476_pp0_iter38_reg;
reg   [5:0] a_V_4_reg_2476_pp0_iter39_reg;
reg   [5:0] a_V_4_reg_2476_pp0_iter40_reg;
reg   [5:0] a_V_4_reg_2476_pp0_iter41_reg;
reg   [5:0] a_V_4_reg_2476_pp0_iter42_reg;
reg   [5:0] a_V_4_reg_2476_pp0_iter43_reg;
reg   [80:0] tmp_18_reg_2482;
wire   [125:0] ret_V_9_fu_1246_p2;
reg   [125:0] ret_V_9_reg_2487;
reg   [125:0] ret_V_9_reg_2487_pp0_iter29_reg;
reg   [125:0] ret_V_9_reg_2487_pp0_iter30_reg;
reg   [125:0] ret_V_9_reg_2487_pp0_iter31_reg;
reg   [125:0] ret_V_9_reg_2487_pp0_iter32_reg;
wire   [92:0] grp_fu_1258_p2;
reg   [92:0] r_V_28_reg_2502;
reg   [81:0] p_Val2_40_reg_2507;
reg   [5:0] a_V_5_reg_2513;
reg   [5:0] a_V_5_reg_2513_pp0_iter34_reg;
reg   [5:0] a_V_5_reg_2513_pp0_iter35_reg;
reg   [5:0] a_V_5_reg_2513_pp0_iter36_reg;
reg   [5:0] a_V_5_reg_2513_pp0_iter37_reg;
reg   [5:0] a_V_5_reg_2513_pp0_iter38_reg;
reg   [5:0] a_V_5_reg_2513_pp0_iter39_reg;
reg   [5:0] a_V_5_reg_2513_pp0_iter40_reg;
reg   [5:0] a_V_5_reg_2513_pp0_iter41_reg;
reg   [5:0] a_V_5_reg_2513_pp0_iter42_reg;
reg   [5:0] a_V_5_reg_2513_pp0_iter43_reg;
reg   [75:0] tmp_22_reg_2519;
wire   [130:0] ret_V_11_fu_1336_p2;
reg   [130:0] ret_V_11_reg_2524;
reg   [130:0] ret_V_11_reg_2524_pp0_iter35_reg;
reg   [130:0] ret_V_11_reg_2524_pp0_iter36_reg;
reg   [130:0] ret_V_11_reg_2524_pp0_iter37_reg;
reg   [130:0] ret_V_11_reg_2524_pp0_iter38_reg;
wire   [87:0] grp_fu_1348_p2;
reg   [87:0] r_V_29_reg_2539;
reg   [76:0] p_Val2_47_reg_2544;
reg   [76:0] p_Val2_47_reg_2544_pp0_iter40_reg;
reg   [76:0] p_Val2_47_reg_2544_pp0_iter41_reg;
reg   [76:0] p_Val2_47_reg_2544_pp0_iter42_reg;
reg   [76:0] p_Val2_47_reg_2544_pp0_iter43_reg;
reg   [76:0] p_Val2_47_reg_2544_pp0_iter44_reg;
reg   [5:0] a_V_6_reg_2550;
reg   [5:0] a_V_6_reg_2550_pp0_iter40_reg;
reg   [5:0] a_V_6_reg_2550_pp0_iter41_reg;
reg   [5:0] a_V_6_reg_2550_pp0_iter42_reg;
reg   [5:0] a_V_6_reg_2550_pp0_iter43_reg;
reg   [70:0] tmp_23_reg_2556;
reg   [70:0] tmp_23_reg_2556_pp0_iter40_reg;
reg   [70:0] tmp_23_reg_2556_pp0_iter41_reg;
reg   [70:0] tmp_23_reg_2556_pp0_iter42_reg;
reg   [70:0] tmp_23_reg_2556_pp0_iter43_reg;
reg   [70:0] tmp_23_reg_2556_pp0_iter44_reg;
wire   [82:0] grp_fu_1410_p2;
reg   [82:0] r_V_30_reg_2591;
reg   [91:0] p_Val2_32_reg_2621;
reg   [86:0] p_Val2_39_reg_2626;
wire   [82:0] tmp18_fu_1506_p2;
reg   [82:0] tmp18_reg_2631;
reg   [71:0] tmp_24_reg_2636;
reg   [71:0] tmp_24_reg_2636_pp0_iter46_reg;
reg   [39:0] ssdm_int_V_write_ass_7_reg_2641;
wire   [108:0] tmp15_fu_1550_p2;
reg   [108:0] tmp15_reg_2646;
wire   [102:0] tmp16_fu_1556_p2;
reg   [102:0] tmp16_reg_2651;
wire   [92:0] tmp19_fu_1571_p2;
reg   [92:0] tmp19_reg_2656;
reg   [78:0] tmp_15_reg_2661;
wire   [89:0] grp_fu_1419_p2;
reg   [89:0] Elog2_V_reg_2666;
wire   [108:0] log_sum_V_1_fu_1607_p2;
reg   [108:0] log_sum_V_1_reg_2671;
reg   [72:0] tmp_16_reg_2676;
wire   [120:0] ret_V_16_fu_1666_p2;
reg   [120:0] ret_V_16_reg_2681;
reg   [120:0] ret_V_16_reg_2681_pp0_iter49_reg;
reg   [120:0] ret_V_16_reg_2681_pp0_iter50_reg;
reg   [120:0] ret_V_16_reg_2681_pp0_iter51_reg;
reg   [120:0] ret_V_16_reg_2681_pp0_iter52_reg;
reg   [120:0] ret_V_16_reg_2681_pp0_iter53_reg;
reg   [120:0] ret_V_16_reg_2681_pp0_iter54_reg;
reg   [120:0] ret_V_16_reg_2681_pp0_iter55_reg;
reg   [120:0] ret_V_16_reg_2681_pp0_iter56_reg;
reg   [120:0] ret_V_16_reg_2681_pp0_iter57_reg;
reg   [120:0] ret_V_16_reg_2681_pp0_iter58_reg;
reg   [120:0] ret_V_16_reg_2681_pp0_iter59_reg;
reg   [120:0] ret_V_16_reg_2681_pp0_iter60_reg;
reg   [120:0] ret_V_16_reg_2681_pp0_iter61_reg;
reg   [120:0] ret_V_16_reg_2681_pp0_iter62_reg;
reg   [120:0] ret_V_16_reg_2681_pp0_iter63_reg;
reg   [120:0] ret_V_16_reg_2681_pp0_iter64_reg;
reg   [77:0] tmp_28_reg_2686;
reg   [76:0] tmp_32_reg_2691;
reg   [70:0] m_fix_V_reg_2696;
reg   [70:0] m_fix_V_reg_2696_pp0_iter49_reg;
reg   [70:0] m_fix_V_reg_2696_pp0_iter50_reg;
reg   [70:0] m_fix_V_reg_2696_pp0_iter51_reg;
reg   [70:0] m_fix_V_reg_2696_pp0_iter52_reg;
reg   [70:0] m_fix_V_reg_2696_pp0_iter53_reg;
reg   [70:0] m_fix_V_reg_2696_pp0_iter54_reg;
reg  signed [15:0] m_fix_hi_V_reg_2701;
reg   [0:0] p_Result_25_reg_2706;
wire  signed [12:0] r_exp_V_3_fu_1787_p3;
reg  signed [12:0] r_exp_V_3_reg_2711;
reg  signed [12:0] r_exp_V_3_reg_2711_pp0_iter50_reg;
reg  signed [12:0] r_exp_V_3_reg_2711_pp0_iter51_reg;
reg  signed [12:0] r_exp_V_3_reg_2711_pp0_iter52_reg;
reg  signed [12:0] r_exp_V_3_reg_2711_pp0_iter53_reg;
reg  signed [12:0] r_exp_V_3_reg_2711_pp0_iter54_reg;
reg  signed [12:0] r_exp_V_3_reg_2711_pp0_iter55_reg;
reg  signed [12:0] r_exp_V_3_reg_2711_pp0_iter56_reg;
reg  signed [12:0] r_exp_V_3_reg_2711_pp0_iter57_reg;
reg  signed [12:0] r_exp_V_3_reg_2711_pp0_iter58_reg;
reg  signed [12:0] r_exp_V_3_reg_2711_pp0_iter59_reg;
reg  signed [12:0] r_exp_V_3_reg_2711_pp0_iter60_reg;
reg  signed [12:0] r_exp_V_3_reg_2711_pp0_iter61_reg;
reg  signed [12:0] r_exp_V_3_reg_2711_pp0_iter62_reg;
reg  signed [12:0] r_exp_V_3_reg_2711_pp0_iter63_reg;
reg  signed [12:0] r_exp_V_3_reg_2711_pp0_iter64_reg;
wire   [0:0] tmp_35_fu_1799_p2;
reg   [0:0] tmp_35_reg_2718;
reg   [0:0] tmp_35_reg_2718_pp0_iter50_reg;
reg   [0:0] tmp_35_reg_2718_pp0_iter51_reg;
reg   [0:0] tmp_35_reg_2718_pp0_iter52_reg;
reg   [0:0] tmp_35_reg_2718_pp0_iter53_reg;
reg   [0:0] tmp_35_reg_2718_pp0_iter54_reg;
reg   [0:0] tmp_35_reg_2718_pp0_iter55_reg;
reg   [0:0] tmp_35_reg_2718_pp0_iter56_reg;
reg   [0:0] tmp_35_reg_2718_pp0_iter57_reg;
reg   [0:0] tmp_35_reg_2718_pp0_iter58_reg;
reg   [0:0] tmp_35_reg_2718_pp0_iter59_reg;
reg   [0:0] tmp_35_reg_2718_pp0_iter60_reg;
reg   [0:0] tmp_35_reg_2718_pp0_iter61_reg;
reg   [0:0] tmp_35_reg_2718_pp0_iter62_reg;
reg   [0:0] tmp_35_reg_2718_pp0_iter63_reg;
reg   [0:0] tmp_35_reg_2718_pp0_iter64_reg;
reg   [70:0] m_fix_a_V_reg_2728;
reg   [7:0] m_diff_hi_V_reg_2733;
reg   [7:0] m_diff_hi_V_reg_2733_pp0_iter56_reg;
reg   [7:0] m_diff_hi_V_reg_2733_pp0_iter57_reg;
reg   [7:0] m_diff_hi_V_reg_2733_pp0_iter58_reg;
reg   [7:0] m_diff_hi_V_reg_2733_pp0_iter59_reg;
reg   [7:0] m_diff_hi_V_reg_2733_pp0_iter60_reg;
reg   [7:0] Z2_V_reg_2738;
reg   [7:0] Z2_V_reg_2738_pp0_iter56_reg;
reg   [7:0] Z2_V_reg_2738_pp0_iter57_reg;
reg   [7:0] Z2_V_reg_2738_pp0_iter58_reg;
reg   [7:0] Z2_V_reg_2738_pp0_iter59_reg;
reg   [7:0] Z2_V_reg_2738_pp0_iter60_reg;
reg   [7:0] Z2_V_reg_2738_pp0_iter61_reg;
wire   [7:0] Z3_V_fu_1856_p4;
reg   [7:0] Z3_V_reg_2745;
reg   [7:0] Z3_V_reg_2745_pp0_iter56_reg;
wire   [34:0] Z4_V_fu_1866_p1;
reg   [34:0] Z4_V_reg_2750;
wire   [35:0] ret_V_19_fu_1907_p2;
reg   [35:0] ret_V_19_reg_2765;
reg   [35:0] ret_V_19_reg_2765_pp0_iter57_reg;
reg   [35:0] ret_V_19_reg_2765_pp0_iter58_reg;
reg   [25:0] p_Val2_71_reg_2771;
wire   [42:0] tmp_3_i_fu_1913_p4;
reg   [42:0] tmp_3_i_reg_2776;
reg   [42:0] tmp_3_i_reg_2776_pp0_iter58_reg;
reg   [19:0] tmp_34_reg_2791;
wire   [43:0] exp_Z2P_m_1_V_fu_1963_p2;
reg   [43:0] exp_Z2P_m_1_V_reg_2801;
reg   [43:0] exp_Z2P_m_1_V_reg_2801_pp0_iter60_reg;
reg   [43:0] exp_Z2P_m_1_V_reg_2801_pp0_iter61_reg;
reg   [39:0] tmp_39_reg_2807;
reg   [39:0] tmp_39_reg_2807_pp0_iter60_reg;
reg   [39:0] tmp_39_reg_2807_pp0_iter61_reg;
reg   [35:0] tmp_40_reg_2828;
reg   [57:0] exp_Z1_V_reg_2833;
reg   [57:0] exp_Z1_V_reg_2833_pp0_iter63_reg;
reg   [49:0] exp_Z1P_m_1_V_reg_2838;
reg   [49:0] exp_Z1_hi_V_reg_2843;
wire   [58:0] ret_V_21_fu_2081_p2;
reg   [58:0] ret_V_21_reg_2858;
wire   [99:0] grp_fu_2072_p2;
reg   [99:0] r_V_36_reg_2863;
wire   [57:0] tmp_47_fu_2087_p1;
reg   [57:0] tmp_47_reg_2869;
wire   [63:0] p_mux_cast_fu_2091_p3;
wire   [0:0] or_cond1_fu_2202_p2;
reg   [0:0] or_cond1_reg_2879;
wire   [0:0] tmp_37_fu_2207_p2;
reg   [0:0] tmp_37_reg_2883;
reg   [51:0] tmp_V_reg_2887;
wire   [10:0] tmp_51_fu_2223_p1;
reg   [10:0] tmp_51_reg_2892;
wire   [63:0] p_cast_fu_2234_p3;
reg    ap_block_pp0_stage0_subdone;
reg   [63:0] ap_phi_mux_p_1_in_phi_fu_586_p14;
wire   [63:0] p_Result_26_fu_2247_p4;
reg   [63:0] ap_phi_reg_pp0_iter66_p_1_in_reg_580;
wire   [63:0] ap_phi_reg_pp0_iter0_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter1_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter2_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter3_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter4_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter5_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter6_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter7_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter8_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter9_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter10_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter11_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter12_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter13_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter14_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter15_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter16_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter17_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter18_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter19_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter20_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter21_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter22_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter23_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter24_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter25_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter26_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter27_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter28_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter29_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter30_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter31_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter32_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter33_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter34_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter35_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter36_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter37_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter38_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter39_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter40_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter41_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter42_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter43_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter44_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter45_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter46_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter47_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter48_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter49_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter50_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter51_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter52_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter53_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter54_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter55_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter56_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter57_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter58_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter59_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter60_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter61_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter62_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter63_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter64_p_1_in_reg_580;
reg   [63:0] ap_phi_reg_pp0_iter65_p_1_in_reg_580;
wire   [63:0] tmp_141_i_i_fu_1425_p1;
wire   [63:0] tmp_138_i_i_fu_1429_p1;
wire   [63:0] tmp_135_i_i_fu_1433_p1;
wire   [63:0] tmp_132_i_i_fu_1437_p1;
wire   [63:0] tmp_129_i_i_fu_1441_p1;
wire   [63:0] tmp_124_i_i_fu_1445_p1;
wire   [63:0] tmp_144_i_i_fu_1449_p1;
wire   [63:0] tmp_1_i_fu_1880_p1;
wire   [63:0] tmp_2_i_fu_1885_p1;
wire   [63:0] tmp_9_i_fu_1944_p1;
wire   [63:0] tmp_19_fu_2000_p1;
wire   [63:0] p_Val2_s_fu_606_p1;
wire   [10:0] tmp_V_3_fu_618_p4;
wire   [11:0] tmp_i_cast_fu_632_p1;
wire   [11:0] b_exp_fu_636_p2;
wire   [0:0] tmp_s_fu_642_p2;
wire   [0:0] tmp_1_fu_648_p2;
wire   [0:0] p_Result_s_fu_610_p3;
wire   [0:0] x_is_1_fu_654_p2;
wire   [0:0] not_Val2_i_fu_660_p2;
wire   [0:0] tmp_i9_fu_678_p2;
wire   [0:0] tmp_i7_fu_684_p2;
wire   [0:0] tmp_154_i1_fu_690_p2;
wire   [31:0] tmp_3_fu_702_p3;
wire   [0:0] x_is_n1_fu_672_p2;
wire   [0:0] tmp_5_fu_722_p2;
wire   [31:0] tmp_6_fu_728_p3;
wire   [0:0] tmp_2_fu_696_p2;
wire   [31:0] tmp_8_fu_742_p3;
wire   [11:0] b_exp_1_fu_774_p2;
wire   [5:0] index0_V_fu_764_p4;
wire   [52:0] r_V_s_fu_802_p3;
wire   [53:0] r_V_23_fu_809_p1;
wire   [53:0] p_Result_24_fu_793_p4;
wire   [5:0] grp_fu_823_p1;
wire   [70:0] z1_V_fu_838_p3;
wire   [70:0] grp_fu_852_p0;
wire   [3:0] grp_fu_852_p1;
wire   [74:0] sf_fu_868_p4;
wire   [0:0] tmp_36_fu_861_p3;
wire   [75:0] tmp_11_fu_877_p4;
wire   [75:0] tmp_12_fu_886_p1;
wire   [49:0] tmp_31_fu_858_p1;
wire   [74:0] lhs_V_fu_898_p3;
wire   [75:0] eZ_V_fu_890_p3;
wire   [76:0] lhs_V_1_i_cast_fu_906_p1;
wire   [76:0] rhs_V_fu_910_p1;
wire   [76:0] ret_V_2_fu_914_p2;
wire   [77:0] lhs_V_1_fu_920_p1;
wire   [77:0] rhs_V_1_fu_924_p1;
wire   [77:0] ret_V_3_fu_927_p2;
wire   [72:0] grp_fu_969_p0;
wire   [5:0] grp_fu_969_p1;
wire   [80:0] lhs_V_2_fu_982_p3;
wire   [80:0] eZ_V_1_fu_975_p3;
wire   [81:0] lhs_V_4_i_cast_fu_989_p1;
wire   [81:0] rhs_V_2_fu_993_p1;
wire   [79:0] rhs_V_1_i_i_fu_1003_p3;
wire   [81:0] ret_V_4_fu_997_p2;
wire   [81:0] rhs_V_1_i_i_cast_fu_1010_p1;
wire   [100:0] lhs_V_4_fu_1050_p3;
wire   [95:0] eZ_V_2_fu_1041_p4;
wire   [101:0] lhs_V_6_i_cast_fu_1057_p1;
wire   [101:0] rhs_V_5_fu_1061_p1;
wire   [82:0] p_Val2_19_fu_1034_p3;
wire   [82:0] grp_fu_1078_p0;
wire   [5:0] grp_fu_1078_p1;
wire   [94:0] rhs_V_6_fu_1087_p3;
wire   [102:0] lhs_V_6_fu_1084_p1;
wire   [102:0] rhs_V_5_i_cast_fu_1094_p1;
wire   [102:0] ret_V_6_fu_1098_p2;
wire   [119:0] lhs_V_9_fu_1141_p3;
wire   [109:0] eZ_V_3_fu_1134_p3;
wire   [120:0] lhs_V_9_i_cast_fu_1148_p1;
wire   [120:0] rhs_V_7_fu_1152_p1;
wire   [91:0] grp_fu_1168_p0;
wire   [5:0] grp_fu_1168_p1;
wire   [108:0] rhs_V_8_fu_1177_p3;
wire   [121:0] lhs_V_10_fu_1174_p1;
wire   [121:0] rhs_V_8_i_cast_fu_1184_p1;
wire   [121:0] ret_V_8_fu_1188_p2;
wire   [124:0] lhs_V_11_fu_1231_p3;
wire   [109:0] eZ_V_4_fu_1224_p3;
wire   [125:0] lhs_V_12_i_cast_fu_1238_p1;
wire   [125:0] rhs_V_9_fu_1242_p1;
wire   [86:0] grp_fu_1258_p0;
wire   [5:0] grp_fu_1258_p1;
wire   [108:0] rhs_V_10_fu_1267_p3;
wire   [126:0] lhs_V_12_fu_1264_p1;
wire   [126:0] rhs_V_11_i_cast_fu_1274_p1;
wire   [126:0] ret_V_10_fu_1278_p2;
wire   [129:0] lhs_V_13_fu_1321_p3;
wire   [109:0] eZ_V_5_fu_1314_p3;
wire   [130:0] lhs_V_15_i_cast_fu_1328_p1;
wire   [130:0] rhs_V_11_fu_1332_p1;
wire   [81:0] grp_fu_1348_p0;
wire   [5:0] grp_fu_1348_p1;
wire   [108:0] rhs_V_12_fu_1357_p3;
wire   [131:0] lhs_V_14_fu_1354_p1;
wire   [131:0] rhs_V_14_i_cast_fu_1364_p1;
wire   [131:0] ret_V_12_fu_1368_p2;
wire   [76:0] grp_fu_1410_p0;
wire   [5:0] grp_fu_1410_p1;
wire   [79:0] grp_fu_1419_p0;
wire   [134:0] lhs_V_15_fu_1464_p3;
wire   [109:0] eZ_V_6_fu_1457_p3;
wire   [135:0] lhs_V_18_i_cast_fu_1471_p1;
wire   [135:0] rhs_V_13_fu_1475_p1;
wire   [108:0] rhs_V_14_fu_1485_p3;
wire   [135:0] ret_V_13_fu_1479_p2;
wire   [135:0] rhs_V_17_i_cast_fu_1492_p1;
wire   [82:0] ssdm_int_V_write_ass_5_fu_1453_p1;
wire   [82:0] ssdm_int_V_write_ass_6_fu_1502_p1;
wire   [135:0] ret_V_14_fu_1496_p2;
wire   [108:0] ssdm_int_V_write_ass_fu_1532_p1;
wire   [102:0] ssdm_int_V_write_ass_1_fu_1536_p1;
wire   [102:0] ssdm_int_V_write_ass_2_fu_1540_p1;
wire   [92:0] ssdm_int_V_write_ass_3_fu_1544_p1;
wire   [92:0] ssdm_int_V_write_ass_4_fu_1547_p1;
wire   [92:0] tmp22_cast_fu_1568_p1;
wire   [92:0] tmp17_fu_1562_p2;
wire   [39:0] r_V_31_fu_1580_p0;
wire   [79:0] r_V_cast_fu_1577_p1;
wire   [39:0] r_V_31_fu_1580_p1;
wire   [79:0] r_V_31_fu_1580_p2;
wire   [108:0] tmp19_cast_fu_1596_p1;
wire   [108:0] tmp20_cast_fu_1604_p1;
wire   [108:0] tmp_fu_1599_p2;
wire   [116:0] lhs_V_3_fu_1613_p3;
wire   [117:0] lhs_V_3_cast_fu_1620_p1;
wire   [117:0] rhs_V_cast_fu_1624_p1;
wire   [117:0] ret_V_15_fu_1627_p2;
wire   [119:0] lhs_V_5_fu_1649_p3;
wire  signed [120:0] lhs_V_5_cast_fu_1656_p1;
wire  signed [120:0] log_sum_V_i_cast_fu_1643_p1;
wire   [120:0] ret_V_s_fu_1660_p2;
wire  signed [120:0] sum_V_fu_1646_p1;
wire  signed [18:0] rhs_V_3_fu_1737_p3;
wire  signed [30:0] grp_fu_2261_p3;
wire   [17:0] tmp_44_fu_1764_p1;
wire   [12:0] tmp_21_fu_1748_p4;
wire   [0:0] tmp_17_fu_1767_p2;
wire   [12:0] tmp_25_fu_1773_p2;
wire   [0:0] p_Result_17_fu_1757_p3;
wire   [12:0] tmp_26_fu_1779_p3;
wire   [128:0] m_fix_l_V1_fu_1727_p3;
wire  signed [129:0] tmp_75_cast_fu_1795_p1;
wire   [129:0] m_frac_l_V_fu_1720_p3;
wire   [71:0] grp_fu_1808_p0;
wire   [82:0] grp_fu_1808_p2;
wire  signed [71:0] lhs_V_7_fu_1824_p1;
wire  signed [71:0] rhs_V_4_fu_1827_p1;
wire   [71:0] ret_V_18_fu_1830_p2;
wire   [7:0] Z4_ind_V_fu_1870_p4;
wire   [9:0] f_Z4_V_fu_1890_p4;
wire   [35:0] lhs_V_16_fu_1900_p1;
wire   [35:0] rhs_V_15_fu_1903_p1;
wire   [42:0] grp_fu_1928_p0;
wire   [35:0] grp_fu_1928_p1;
wire   [78:0] grp_fu_1928_p2;
wire   [35:0] tmp_7_i_cast_fu_1951_p1;
wire   [35:0] tmp23_fu_1954_p2;
wire   [43:0] tmp23_cast_fu_1959_p1;
wire   [43:0] ret_V_20_fu_1948_p1;
wire   [48:0] tmp_11_i_fu_1979_p4;
wire   [48:0] grp_fu_1994_p0;
wire   [43:0] grp_fu_1994_p1;
wire   [92:0] grp_fu_1994_p2;
wire   [50:0] lhs_V_17_fu_2014_p5;
wire   [43:0] tmp_14_i_cast_fu_2028_p1;
wire   [43:0] tmp24_fu_2031_p2;
wire   [51:0] tmp24_cast_fu_2036_p1;
wire   [51:0] lhs_V_22_cast_fu_2024_p1;
wire   [51:0] exp_Z1P_m_1_l_V_fu_2040_p2;
wire   [49:0] grp_fu_2072_p0;
wire   [49:0] grp_fu_2072_p1;
wire   [58:0] lhs_V_8_fu_2078_p1;
wire   [107:0] lhs_V_18_fu_2098_p3;
wire   [107:0] rhs_V_5_cast_fu_2105_p1;
wire   [106:0] tmp_29_fu_2108_p1;
wire   [106:0] tmp_30_fu_2111_p3;
wire   [107:0] ret_V_22_fu_2118_p2;
wire   [106:0] ret_V_38_cast_fu_2124_p2;
wire   [57:0] tmp_41_fu_2148_p4;
wire   [0:0] tmp_48_fu_2140_p3;
wire   [58:0] tmp_70_cast_fu_2130_p4;
wire   [58:0] tmp_33_fu_2158_p3;
wire   [12:0] r_exp_V_fu_2166_p2;
wire   [12:0] r_exp_V_2_fu_2179_p3;
wire   [2:0] tmp_49_fu_2186_p4;
wire   [0:0] icmp_fu_2196_p2;
wire   [58:0] p_01164_0_in_fu_2171_p3;
wire   [0:0] tmp_50_fu_2227_p3;
wire   [10:0] out_exp_V_fu_2242_p2;
wire   [15:0] grp_fu_2261_p0;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to65;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire   [88:0] grp_fu_1078_p00;
wire   [88:0] grp_fu_1078_p10;
wire   [97:0] grp_fu_1168_p00;
wire   [97:0] grp_fu_1168_p10;
wire   [92:0] grp_fu_1258_p00;
wire   [92:0] grp_fu_1258_p10;
wire   [87:0] grp_fu_1348_p00;
wire   [87:0] grp_fu_1348_p10;
wire   [82:0] grp_fu_1410_p00;
wire   [82:0] grp_fu_1410_p10;
wire   [78:0] grp_fu_1928_p00;
wire   [78:0] grp_fu_1928_p10;
wire   [92:0] grp_fu_1994_p00;
wire   [92:0] grp_fu_1994_p10;
wire   [99:0] grp_fu_2072_p00;
wire   [99:0] grp_fu_2072_p10;
wire   [53:0] grp_fu_823_p10;
wire   [74:0] grp_fu_852_p00;
wire   [74:0] grp_fu_852_p10;
wire   [78:0] grp_fu_969_p00;
wire   [78:0] grp_fu_969_p10;
reg    ap_condition_3294;
reg    ap_condition_2007;
reg    ap_condition_2011;
reg    ap_condition_303;
reg    ap_condition_1779;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
#0 ap_enable_reg_pp0_iter38 = 1'b0;
#0 ap_enable_reg_pp0_iter39 = 1'b0;
#0 ap_enable_reg_pp0_iter40 = 1'b0;
#0 ap_enable_reg_pp0_iter41 = 1'b0;
#0 ap_enable_reg_pp0_iter42 = 1'b0;
#0 ap_enable_reg_pp0_iter43 = 1'b0;
#0 ap_enable_reg_pp0_iter44 = 1'b0;
#0 ap_enable_reg_pp0_iter45 = 1'b0;
#0 ap_enable_reg_pp0_iter46 = 1'b0;
#0 ap_enable_reg_pp0_iter47 = 1'b0;
#0 ap_enable_reg_pp0_iter48 = 1'b0;
#0 ap_enable_reg_pp0_iter49 = 1'b0;
#0 ap_enable_reg_pp0_iter50 = 1'b0;
#0 ap_enable_reg_pp0_iter51 = 1'b0;
#0 ap_enable_reg_pp0_iter52 = 1'b0;
#0 ap_enable_reg_pp0_iter53 = 1'b0;
#0 ap_enable_reg_pp0_iter54 = 1'b0;
#0 ap_enable_reg_pp0_iter55 = 1'b0;
#0 ap_enable_reg_pp0_iter56 = 1'b0;
#0 ap_enable_reg_pp0_iter57 = 1'b0;
#0 ap_enable_reg_pp0_iter58 = 1'b0;
#0 ap_enable_reg_pp0_iter59 = 1'b0;
#0 ap_enable_reg_pp0_iter60 = 1'b0;
#0 ap_enable_reg_pp0_iter61 = 1'b0;
#0 ap_enable_reg_pp0_iter62 = 1'b0;
#0 ap_enable_reg_pp0_iter63 = 1'b0;
#0 ap_enable_reg_pp0_iter64 = 1'b0;
#0 ap_enable_reg_pp0_iter65 = 1'b0;
#0 ap_enable_reg_pp0_iter66 = 1'b0;
end

pow_generic_doublkbM #(
    .DataWidth( 6 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymo_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymo_20_address0),
    .ce0(pow_reduce_anonymo_20_ce0),
    .q0(pow_reduce_anonymo_20_q0)
);

pow_generic_doubllbW #(
    .DataWidth( 109 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymo_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymo_19_address0),
    .ce0(pow_reduce_anonymo_19_ce0),
    .q0(pow_reduce_anonymo_19_q0)
);

pow_generic_doublmb6 #(
    .DataWidth( 105 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
pow_reduce_anonymo_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymo_16_address0),
    .ce0(pow_reduce_anonymo_16_ce0),
    .q0(pow_reduce_anonymo_16_q0)
);

pow_generic_doublncg #(
    .DataWidth( 102 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymo_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymo_17_address0),
    .ce0(pow_reduce_anonymo_17_ce0),
    .q0(pow_reduce_anonymo_17_q0)
);

pow_generic_doublocq #(
    .DataWidth( 97 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymo_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymo_9_address0),
    .ce0(pow_reduce_anonymo_9_ce0),
    .q0(pow_reduce_anonymo_9_q0)
);

pow_generic_doublpcA #(
    .DataWidth( 92 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymo_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymo_12_address0),
    .ce0(pow_reduce_anonymo_12_ce0),
    .q0(pow_reduce_anonymo_12_q0)
);

pow_generic_doublqcK #(
    .DataWidth( 87 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymo_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymo_13_address0),
    .ce0(pow_reduce_anonymo_13_ce0),
    .q0(pow_reduce_anonymo_13_q0)
);

pow_generic_doublrcU #(
    .DataWidth( 82 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymo_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymo_14_address0),
    .ce0(pow_reduce_anonymo_14_ce0),
    .q0(pow_reduce_anonymo_14_q0)
);

pow_generic_doublsc4 #(
    .DataWidth( 77 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymo_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymo_15_address0),
    .ce0(pow_reduce_anonymo_15_ce0),
    .q0(pow_reduce_anonymo_15_q0)
);

pow_generic_doubltde #(
    .DataWidth( 58 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
pow_reduce_anonymo_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymo_18_address0),
    .ce0(pow_reduce_anonymo_18_ce0),
    .q0(pow_reduce_anonymo_18_q0)
);

pow_generic_doubludo #(
    .DataWidth( 26 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
pow_reduce_anonymo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymo_address0),
    .ce0(pow_reduce_anonymo_ce0),
    .q0(pow_reduce_anonymo_q0),
    .address1(pow_reduce_anonymo_address1),
    .ce1(pow_reduce_anonymo_ce1),
    .q1(pow_reduce_anonymo_q1)
);

pow_generic_doublvdy #(
    .DataWidth( 42 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
pow_reduce_anonymo_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymo_21_address0),
    .ce0(pow_reduce_anonymo_21_ce0),
    .q0(pow_reduce_anonymo_21_q0)
);

WienerDeblur_mul_wdI #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 54 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 54 ))
WienerDeblur_mul_wdI_U64(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(b_frac_V_1_reg_2319),
    .din1(grp_fu_823_p1),
    .ce(1'b1),
    .dout(grp_fu_823_p2)
);

WienerDeblur_mul_xdS #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 71 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 75 ))
WienerDeblur_mul_xdS_U65(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_852_p0),
    .din1(grp_fu_852_p1),
    .ce(1'b1),
    .dout(grp_fu_852_p2)
);

WienerDeblur_mul_yd2 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 73 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 79 ))
WienerDeblur_mul_yd2_U66(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_969_p0),
    .din1(grp_fu_969_p1),
    .ce(1'b1),
    .dout(grp_fu_969_p2)
);

WienerDeblur_mul_zec #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 83 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 89 ))
WienerDeblur_mul_zec_U67(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1078_p0),
    .din1(grp_fu_1078_p1),
    .ce(1'b1),
    .dout(grp_fu_1078_p2)
);

WienerDeblur_mul_Aem #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 92 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 98 ))
WienerDeblur_mul_Aem_U68(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1168_p0),
    .din1(grp_fu_1168_p1),
    .ce(1'b1),
    .dout(grp_fu_1168_p2)
);

WienerDeblur_mul_Bew #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 87 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 93 ))
WienerDeblur_mul_Bew_U69(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1258_p0),
    .din1(grp_fu_1258_p1),
    .ce(1'b1),
    .dout(grp_fu_1258_p2)
);

WienerDeblur_mul_CeG #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 82 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 88 ))
WienerDeblur_mul_CeG_U70(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1348_p0),
    .din1(grp_fu_1348_p1),
    .ce(1'b1),
    .dout(grp_fu_1348_p2)
);

WienerDeblur_mul_DeQ #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 77 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 83 ))
WienerDeblur_mul_DeQ_U71(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1410_p0),
    .din1(grp_fu_1410_p1),
    .ce(1'b1),
    .dout(grp_fu_1410_p2)
);

WienerDeblur_mul_Ee0 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 80 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 90 ))
WienerDeblur_mul_Ee0_U72(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1419_p0),
    .din1(b_exp_3_reg_2304_pp0_iter42_reg),
    .ce(1'b1),
    .dout(grp_fu_1419_p2)
);

WienerDeblur_mul_Ffa #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 72 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 83 ))
WienerDeblur_mul_Ffa_U73(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1808_p0),
    .din1(r_exp_V_3_reg_2711),
    .ce(1'b1),
    .dout(grp_fu_1808_p2)
);

WienerDeblur_mul_Gfk #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 43 ),
    .din1_WIDTH( 36 ),
    .dout_WIDTH( 79 ))
WienerDeblur_mul_Gfk_U74(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1928_p0),
    .din1(grp_fu_1928_p1),
    .ce(1'b1),
    .dout(grp_fu_1928_p2)
);

WienerDeblur_mul_Hfu #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 49 ),
    .din1_WIDTH( 44 ),
    .dout_WIDTH( 93 ))
WienerDeblur_mul_Hfu_U75(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1994_p0),
    .din1(grp_fu_1994_p1),
    .ce(1'b1),
    .dout(grp_fu_1994_p2)
);

WienerDeblur_mul_IfE #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 50 ),
    .din1_WIDTH( 50 ),
    .dout_WIDTH( 100 ))
WienerDeblur_mul_IfE_U76(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2072_p0),
    .din1(grp_fu_2072_p1),
    .ce(1'b1),
    .dout(grp_fu_2072_p2)
);

WienerDeblur_mac_JfO #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 31 ))
WienerDeblur_mac_JfO_U77(
    .din0(grp_fu_2261_p0),
    .din1(m_fix_hi_V_reg_2701),
    .din2(rhs_V_3_fu_1737_p3),
    .dout(grp_fu_2261_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter38 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter39 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter40 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter41 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter41 <= ap_enable_reg_pp0_iter40;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter42 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter42 <= ap_enable_reg_pp0_iter41;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter43 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter43 <= ap_enable_reg_pp0_iter42;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter44 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter44 <= ap_enable_reg_pp0_iter43;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter45 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter45 <= ap_enable_reg_pp0_iter44;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter46 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter46 <= ap_enable_reg_pp0_iter45;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter47 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter47 <= ap_enable_reg_pp0_iter46;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter48 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter48 <= ap_enable_reg_pp0_iter47;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter49 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter49 <= ap_enable_reg_pp0_iter48;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter50 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter50 <= ap_enable_reg_pp0_iter49;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter51 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter51 <= ap_enable_reg_pp0_iter50;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter52 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter52 <= ap_enable_reg_pp0_iter51;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter53 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter53 <= ap_enable_reg_pp0_iter52;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter54 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter54 <= ap_enable_reg_pp0_iter53;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter55 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter55 <= ap_enable_reg_pp0_iter54;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter56 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter56 <= ap_enable_reg_pp0_iter55;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter57 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter57 <= ap_enable_reg_pp0_iter56;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter58 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter58 <= ap_enable_reg_pp0_iter57;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter59 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter59 <= ap_enable_reg_pp0_iter58;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter60 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter60 <= ap_enable_reg_pp0_iter59;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter61 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter61 <= ap_enable_reg_pp0_iter60;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter62 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter62 <= ap_enable_reg_pp0_iter61;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter63 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter63 <= ap_enable_reg_pp0_iter62;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter64 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter64 <= ap_enable_reg_pp0_iter63;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter65 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter65 <= ap_enable_reg_pp0_iter64;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter66 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter66 <= ap_enable_reg_pp0_iter65;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_303)) begin
        if ((1'b1 == ap_condition_2011)) begin
            ap_phi_reg_pp0_iter1_p_1_in_reg_580 <= 64'd0;
        end else if ((1'b1 == ap_condition_2007)) begin
            ap_phi_reg_pp0_iter1_p_1_in_reg_580 <= 64'd9218868437227405312;
        end else if ((x_is_p1_fu_666_p2 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_1_in_reg_580 <= 64'd4607182418800017408;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_1_in_reg_580 <= ap_phi_reg_pp0_iter0_p_1_in_reg_580;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter65 == 1'b1))) begin
        if ((1'b1 == ap_condition_1779)) begin
            ap_phi_reg_pp0_iter66_p_1_in_reg_580 <= p_cast_fu_2234_p3;
        end else if (((brmerge_reg_2287_pp0_iter64_reg == 1'd1) & (x_is_p1_reg_2278_pp0_iter64_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter66_p_1_in_reg_580 <= p_mux_cast_fu_2091_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter66_p_1_in_reg_580 <= ap_phi_reg_pp0_iter65_p_1_in_reg_580;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_9_reg_2295_pp0_iter46_reg == 1'd1) & (tmp_7_reg_2291_pp0_iter46_reg == 1'd1) & (brmerge_reg_2287_pp0_iter46_reg == 1'd0) & (x_is_p1_reg_2278_pp0_iter46_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Elog2_V_reg_2666 <= grp_fu_1419_p2;
        log_sum_V_1_reg_2671 <= log_sum_V_1_fu_1607_p2;
        tmp_16_reg_2676 <= {{ret_V_15_fu_1627_p2[117:45]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_9_reg_2295_pp0_iter54_reg == 1'd1) & (tmp_7_reg_2291_pp0_iter54_reg == 1'd1) & (brmerge_reg_2287_pp0_iter54_reg == 1'd0) & (x_is_p1_reg_2278_pp0_iter54_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Z2_V_reg_2738 <= {{ret_V_18_fu_1830_p2[50:43]}};
        Z3_V_reg_2745 <= {{ret_V_18_fu_1830_p2[42:35]}};
        Z4_V_reg_2750 <= Z4_V_fu_1866_p1;
        m_diff_hi_V_reg_2733 <= {{ret_V_18_fu_1830_p2[58:51]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        Z2_V_reg_2738_pp0_iter56_reg <= Z2_V_reg_2738;
        Z2_V_reg_2738_pp0_iter57_reg <= Z2_V_reg_2738_pp0_iter56_reg;
        Z2_V_reg_2738_pp0_iter58_reg <= Z2_V_reg_2738_pp0_iter57_reg;
        Z2_V_reg_2738_pp0_iter59_reg <= Z2_V_reg_2738_pp0_iter58_reg;
        Z2_V_reg_2738_pp0_iter60_reg <= Z2_V_reg_2738_pp0_iter59_reg;
        Z2_V_reg_2738_pp0_iter61_reg <= Z2_V_reg_2738_pp0_iter60_reg;
        Z3_V_reg_2745_pp0_iter56_reg <= Z3_V_reg_2745;
        a_V_1_reg_2370_pp0_iter10_reg <= a_V_1_reg_2370;
        a_V_1_reg_2370_pp0_iter11_reg <= a_V_1_reg_2370_pp0_iter10_reg;
        a_V_1_reg_2370_pp0_iter12_reg <= a_V_1_reg_2370_pp0_iter11_reg;
        a_V_1_reg_2370_pp0_iter13_reg <= a_V_1_reg_2370_pp0_iter12_reg;
        a_V_1_reg_2370_pp0_iter14_reg <= a_V_1_reg_2370_pp0_iter13_reg;
        a_V_1_reg_2370_pp0_iter15_reg <= a_V_1_reg_2370_pp0_iter14_reg;
        a_V_1_reg_2370_pp0_iter16_reg <= a_V_1_reg_2370_pp0_iter15_reg;
        a_V_1_reg_2370_pp0_iter17_reg <= a_V_1_reg_2370_pp0_iter16_reg;
        a_V_1_reg_2370_pp0_iter18_reg <= a_V_1_reg_2370_pp0_iter17_reg;
        a_V_1_reg_2370_pp0_iter19_reg <= a_V_1_reg_2370_pp0_iter18_reg;
        a_V_1_reg_2370_pp0_iter20_reg <= a_V_1_reg_2370_pp0_iter19_reg;
        a_V_1_reg_2370_pp0_iter21_reg <= a_V_1_reg_2370_pp0_iter20_reg;
        a_V_1_reg_2370_pp0_iter22_reg <= a_V_1_reg_2370_pp0_iter21_reg;
        a_V_1_reg_2370_pp0_iter23_reg <= a_V_1_reg_2370_pp0_iter22_reg;
        a_V_1_reg_2370_pp0_iter24_reg <= a_V_1_reg_2370_pp0_iter23_reg;
        a_V_1_reg_2370_pp0_iter25_reg <= a_V_1_reg_2370_pp0_iter24_reg;
        a_V_1_reg_2370_pp0_iter26_reg <= a_V_1_reg_2370_pp0_iter25_reg;
        a_V_1_reg_2370_pp0_iter27_reg <= a_V_1_reg_2370_pp0_iter26_reg;
        a_V_1_reg_2370_pp0_iter28_reg <= a_V_1_reg_2370_pp0_iter27_reg;
        a_V_1_reg_2370_pp0_iter29_reg <= a_V_1_reg_2370_pp0_iter28_reg;
        a_V_1_reg_2370_pp0_iter30_reg <= a_V_1_reg_2370_pp0_iter29_reg;
        a_V_1_reg_2370_pp0_iter31_reg <= a_V_1_reg_2370_pp0_iter30_reg;
        a_V_1_reg_2370_pp0_iter32_reg <= a_V_1_reg_2370_pp0_iter31_reg;
        a_V_1_reg_2370_pp0_iter33_reg <= a_V_1_reg_2370_pp0_iter32_reg;
        a_V_1_reg_2370_pp0_iter34_reg <= a_V_1_reg_2370_pp0_iter33_reg;
        a_V_1_reg_2370_pp0_iter35_reg <= a_V_1_reg_2370_pp0_iter34_reg;
        a_V_1_reg_2370_pp0_iter36_reg <= a_V_1_reg_2370_pp0_iter35_reg;
        a_V_1_reg_2370_pp0_iter37_reg <= a_V_1_reg_2370_pp0_iter36_reg;
        a_V_1_reg_2370_pp0_iter38_reg <= a_V_1_reg_2370_pp0_iter37_reg;
        a_V_1_reg_2370_pp0_iter39_reg <= a_V_1_reg_2370_pp0_iter38_reg;
        a_V_1_reg_2370_pp0_iter40_reg <= a_V_1_reg_2370_pp0_iter39_reg;
        a_V_1_reg_2370_pp0_iter41_reg <= a_V_1_reg_2370_pp0_iter40_reg;
        a_V_1_reg_2370_pp0_iter42_reg <= a_V_1_reg_2370_pp0_iter41_reg;
        a_V_1_reg_2370_pp0_iter43_reg <= a_V_1_reg_2370_pp0_iter42_reg;
        a_V_1_reg_2370_pp0_iter44_reg <= a_V_1_reg_2370_pp0_iter43_reg;
        a_V_2_reg_2402_pp0_iter16_reg <= a_V_2_reg_2402;
        a_V_2_reg_2402_pp0_iter17_reg <= a_V_2_reg_2402_pp0_iter16_reg;
        a_V_2_reg_2402_pp0_iter18_reg <= a_V_2_reg_2402_pp0_iter17_reg;
        a_V_2_reg_2402_pp0_iter19_reg <= a_V_2_reg_2402_pp0_iter18_reg;
        a_V_2_reg_2402_pp0_iter20_reg <= a_V_2_reg_2402_pp0_iter19_reg;
        a_V_2_reg_2402_pp0_iter21_reg <= a_V_2_reg_2402_pp0_iter20_reg;
        a_V_2_reg_2402_pp0_iter22_reg <= a_V_2_reg_2402_pp0_iter21_reg;
        a_V_2_reg_2402_pp0_iter23_reg <= a_V_2_reg_2402_pp0_iter22_reg;
        a_V_2_reg_2402_pp0_iter24_reg <= a_V_2_reg_2402_pp0_iter23_reg;
        a_V_2_reg_2402_pp0_iter25_reg <= a_V_2_reg_2402_pp0_iter24_reg;
        a_V_2_reg_2402_pp0_iter26_reg <= a_V_2_reg_2402_pp0_iter25_reg;
        a_V_2_reg_2402_pp0_iter27_reg <= a_V_2_reg_2402_pp0_iter26_reg;
        a_V_2_reg_2402_pp0_iter28_reg <= a_V_2_reg_2402_pp0_iter27_reg;
        a_V_2_reg_2402_pp0_iter29_reg <= a_V_2_reg_2402_pp0_iter28_reg;
        a_V_2_reg_2402_pp0_iter30_reg <= a_V_2_reg_2402_pp0_iter29_reg;
        a_V_2_reg_2402_pp0_iter31_reg <= a_V_2_reg_2402_pp0_iter30_reg;
        a_V_2_reg_2402_pp0_iter32_reg <= a_V_2_reg_2402_pp0_iter31_reg;
        a_V_2_reg_2402_pp0_iter33_reg <= a_V_2_reg_2402_pp0_iter32_reg;
        a_V_2_reg_2402_pp0_iter34_reg <= a_V_2_reg_2402_pp0_iter33_reg;
        a_V_2_reg_2402_pp0_iter35_reg <= a_V_2_reg_2402_pp0_iter34_reg;
        a_V_2_reg_2402_pp0_iter36_reg <= a_V_2_reg_2402_pp0_iter35_reg;
        a_V_2_reg_2402_pp0_iter37_reg <= a_V_2_reg_2402_pp0_iter36_reg;
        a_V_2_reg_2402_pp0_iter38_reg <= a_V_2_reg_2402_pp0_iter37_reg;
        a_V_2_reg_2402_pp0_iter39_reg <= a_V_2_reg_2402_pp0_iter38_reg;
        a_V_2_reg_2402_pp0_iter40_reg <= a_V_2_reg_2402_pp0_iter39_reg;
        a_V_2_reg_2402_pp0_iter41_reg <= a_V_2_reg_2402_pp0_iter40_reg;
        a_V_2_reg_2402_pp0_iter42_reg <= a_V_2_reg_2402_pp0_iter41_reg;
        a_V_2_reg_2402_pp0_iter43_reg <= a_V_2_reg_2402_pp0_iter42_reg;
        a_V_2_reg_2402_pp0_iter44_reg <= a_V_2_reg_2402_pp0_iter43_reg;
        a_V_3_reg_2439_pp0_iter22_reg <= a_V_3_reg_2439;
        a_V_3_reg_2439_pp0_iter23_reg <= a_V_3_reg_2439_pp0_iter22_reg;
        a_V_3_reg_2439_pp0_iter24_reg <= a_V_3_reg_2439_pp0_iter23_reg;
        a_V_3_reg_2439_pp0_iter25_reg <= a_V_3_reg_2439_pp0_iter24_reg;
        a_V_3_reg_2439_pp0_iter26_reg <= a_V_3_reg_2439_pp0_iter25_reg;
        a_V_3_reg_2439_pp0_iter27_reg <= a_V_3_reg_2439_pp0_iter26_reg;
        a_V_3_reg_2439_pp0_iter28_reg <= a_V_3_reg_2439_pp0_iter27_reg;
        a_V_3_reg_2439_pp0_iter29_reg <= a_V_3_reg_2439_pp0_iter28_reg;
        a_V_3_reg_2439_pp0_iter30_reg <= a_V_3_reg_2439_pp0_iter29_reg;
        a_V_3_reg_2439_pp0_iter31_reg <= a_V_3_reg_2439_pp0_iter30_reg;
        a_V_3_reg_2439_pp0_iter32_reg <= a_V_3_reg_2439_pp0_iter31_reg;
        a_V_3_reg_2439_pp0_iter33_reg <= a_V_3_reg_2439_pp0_iter32_reg;
        a_V_3_reg_2439_pp0_iter34_reg <= a_V_3_reg_2439_pp0_iter33_reg;
        a_V_3_reg_2439_pp0_iter35_reg <= a_V_3_reg_2439_pp0_iter34_reg;
        a_V_3_reg_2439_pp0_iter36_reg <= a_V_3_reg_2439_pp0_iter35_reg;
        a_V_3_reg_2439_pp0_iter37_reg <= a_V_3_reg_2439_pp0_iter36_reg;
        a_V_3_reg_2439_pp0_iter38_reg <= a_V_3_reg_2439_pp0_iter37_reg;
        a_V_3_reg_2439_pp0_iter39_reg <= a_V_3_reg_2439_pp0_iter38_reg;
        a_V_3_reg_2439_pp0_iter40_reg <= a_V_3_reg_2439_pp0_iter39_reg;
        a_V_3_reg_2439_pp0_iter41_reg <= a_V_3_reg_2439_pp0_iter40_reg;
        a_V_3_reg_2439_pp0_iter42_reg <= a_V_3_reg_2439_pp0_iter41_reg;
        a_V_3_reg_2439_pp0_iter43_reg <= a_V_3_reg_2439_pp0_iter42_reg;
        a_V_4_reg_2476_pp0_iter28_reg <= a_V_4_reg_2476;
        a_V_4_reg_2476_pp0_iter29_reg <= a_V_4_reg_2476_pp0_iter28_reg;
        a_V_4_reg_2476_pp0_iter30_reg <= a_V_4_reg_2476_pp0_iter29_reg;
        a_V_4_reg_2476_pp0_iter31_reg <= a_V_4_reg_2476_pp0_iter30_reg;
        a_V_4_reg_2476_pp0_iter32_reg <= a_V_4_reg_2476_pp0_iter31_reg;
        a_V_4_reg_2476_pp0_iter33_reg <= a_V_4_reg_2476_pp0_iter32_reg;
        a_V_4_reg_2476_pp0_iter34_reg <= a_V_4_reg_2476_pp0_iter33_reg;
        a_V_4_reg_2476_pp0_iter35_reg <= a_V_4_reg_2476_pp0_iter34_reg;
        a_V_4_reg_2476_pp0_iter36_reg <= a_V_4_reg_2476_pp0_iter35_reg;
        a_V_4_reg_2476_pp0_iter37_reg <= a_V_4_reg_2476_pp0_iter36_reg;
        a_V_4_reg_2476_pp0_iter38_reg <= a_V_4_reg_2476_pp0_iter37_reg;
        a_V_4_reg_2476_pp0_iter39_reg <= a_V_4_reg_2476_pp0_iter38_reg;
        a_V_4_reg_2476_pp0_iter40_reg <= a_V_4_reg_2476_pp0_iter39_reg;
        a_V_4_reg_2476_pp0_iter41_reg <= a_V_4_reg_2476_pp0_iter40_reg;
        a_V_4_reg_2476_pp0_iter42_reg <= a_V_4_reg_2476_pp0_iter41_reg;
        a_V_4_reg_2476_pp0_iter43_reg <= a_V_4_reg_2476_pp0_iter42_reg;
        a_V_5_reg_2513_pp0_iter34_reg <= a_V_5_reg_2513;
        a_V_5_reg_2513_pp0_iter35_reg <= a_V_5_reg_2513_pp0_iter34_reg;
        a_V_5_reg_2513_pp0_iter36_reg <= a_V_5_reg_2513_pp0_iter35_reg;
        a_V_5_reg_2513_pp0_iter37_reg <= a_V_5_reg_2513_pp0_iter36_reg;
        a_V_5_reg_2513_pp0_iter38_reg <= a_V_5_reg_2513_pp0_iter37_reg;
        a_V_5_reg_2513_pp0_iter39_reg <= a_V_5_reg_2513_pp0_iter38_reg;
        a_V_5_reg_2513_pp0_iter40_reg <= a_V_5_reg_2513_pp0_iter39_reg;
        a_V_5_reg_2513_pp0_iter41_reg <= a_V_5_reg_2513_pp0_iter40_reg;
        a_V_5_reg_2513_pp0_iter42_reg <= a_V_5_reg_2513_pp0_iter41_reg;
        a_V_5_reg_2513_pp0_iter43_reg <= a_V_5_reg_2513_pp0_iter42_reg;
        a_V_6_reg_2550_pp0_iter40_reg <= a_V_6_reg_2550;
        a_V_6_reg_2550_pp0_iter41_reg <= a_V_6_reg_2550_pp0_iter40_reg;
        a_V_6_reg_2550_pp0_iter42_reg <= a_V_6_reg_2550_pp0_iter41_reg;
        a_V_6_reg_2550_pp0_iter43_reg <= a_V_6_reg_2550_pp0_iter42_reg;
        a_V_reg_2343_pp0_iter10_reg <= a_V_reg_2343_pp0_iter9_reg;
        a_V_reg_2343_pp0_iter11_reg <= a_V_reg_2343_pp0_iter10_reg;
        a_V_reg_2343_pp0_iter12_reg <= a_V_reg_2343_pp0_iter11_reg;
        a_V_reg_2343_pp0_iter13_reg <= a_V_reg_2343_pp0_iter12_reg;
        a_V_reg_2343_pp0_iter14_reg <= a_V_reg_2343_pp0_iter13_reg;
        a_V_reg_2343_pp0_iter15_reg <= a_V_reg_2343_pp0_iter14_reg;
        a_V_reg_2343_pp0_iter16_reg <= a_V_reg_2343_pp0_iter15_reg;
        a_V_reg_2343_pp0_iter17_reg <= a_V_reg_2343_pp0_iter16_reg;
        a_V_reg_2343_pp0_iter18_reg <= a_V_reg_2343_pp0_iter17_reg;
        a_V_reg_2343_pp0_iter19_reg <= a_V_reg_2343_pp0_iter18_reg;
        a_V_reg_2343_pp0_iter20_reg <= a_V_reg_2343_pp0_iter19_reg;
        a_V_reg_2343_pp0_iter21_reg <= a_V_reg_2343_pp0_iter20_reg;
        a_V_reg_2343_pp0_iter22_reg <= a_V_reg_2343_pp0_iter21_reg;
        a_V_reg_2343_pp0_iter23_reg <= a_V_reg_2343_pp0_iter22_reg;
        a_V_reg_2343_pp0_iter24_reg <= a_V_reg_2343_pp0_iter23_reg;
        a_V_reg_2343_pp0_iter25_reg <= a_V_reg_2343_pp0_iter24_reg;
        a_V_reg_2343_pp0_iter26_reg <= a_V_reg_2343_pp0_iter25_reg;
        a_V_reg_2343_pp0_iter27_reg <= a_V_reg_2343_pp0_iter26_reg;
        a_V_reg_2343_pp0_iter28_reg <= a_V_reg_2343_pp0_iter27_reg;
        a_V_reg_2343_pp0_iter29_reg <= a_V_reg_2343_pp0_iter28_reg;
        a_V_reg_2343_pp0_iter30_reg <= a_V_reg_2343_pp0_iter29_reg;
        a_V_reg_2343_pp0_iter31_reg <= a_V_reg_2343_pp0_iter30_reg;
        a_V_reg_2343_pp0_iter32_reg <= a_V_reg_2343_pp0_iter31_reg;
        a_V_reg_2343_pp0_iter33_reg <= a_V_reg_2343_pp0_iter32_reg;
        a_V_reg_2343_pp0_iter34_reg <= a_V_reg_2343_pp0_iter33_reg;
        a_V_reg_2343_pp0_iter35_reg <= a_V_reg_2343_pp0_iter34_reg;
        a_V_reg_2343_pp0_iter36_reg <= a_V_reg_2343_pp0_iter35_reg;
        a_V_reg_2343_pp0_iter37_reg <= a_V_reg_2343_pp0_iter36_reg;
        a_V_reg_2343_pp0_iter38_reg <= a_V_reg_2343_pp0_iter37_reg;
        a_V_reg_2343_pp0_iter39_reg <= a_V_reg_2343_pp0_iter38_reg;
        a_V_reg_2343_pp0_iter40_reg <= a_V_reg_2343_pp0_iter39_reg;
        a_V_reg_2343_pp0_iter41_reg <= a_V_reg_2343_pp0_iter40_reg;
        a_V_reg_2343_pp0_iter42_reg <= a_V_reg_2343_pp0_iter41_reg;
        a_V_reg_2343_pp0_iter43_reg <= a_V_reg_2343_pp0_iter42_reg;
        a_V_reg_2343_pp0_iter44_reg <= a_V_reg_2343_pp0_iter43_reg;
        a_V_reg_2343_pp0_iter4_reg <= a_V_reg_2343;
        a_V_reg_2343_pp0_iter5_reg <= a_V_reg_2343_pp0_iter4_reg;
        a_V_reg_2343_pp0_iter6_reg <= a_V_reg_2343_pp0_iter5_reg;
        a_V_reg_2343_pp0_iter7_reg <= a_V_reg_2343_pp0_iter6_reg;
        a_V_reg_2343_pp0_iter8_reg <= a_V_reg_2343_pp0_iter7_reg;
        a_V_reg_2343_pp0_iter9_reg <= a_V_reg_2343_pp0_iter8_reg;
        b_exp_3_reg_2304_pp0_iter10_reg <= b_exp_3_reg_2304_pp0_iter9_reg;
        b_exp_3_reg_2304_pp0_iter11_reg <= b_exp_3_reg_2304_pp0_iter10_reg;
        b_exp_3_reg_2304_pp0_iter12_reg <= b_exp_3_reg_2304_pp0_iter11_reg;
        b_exp_3_reg_2304_pp0_iter13_reg <= b_exp_3_reg_2304_pp0_iter12_reg;
        b_exp_3_reg_2304_pp0_iter14_reg <= b_exp_3_reg_2304_pp0_iter13_reg;
        b_exp_3_reg_2304_pp0_iter15_reg <= b_exp_3_reg_2304_pp0_iter14_reg;
        b_exp_3_reg_2304_pp0_iter16_reg <= b_exp_3_reg_2304_pp0_iter15_reg;
        b_exp_3_reg_2304_pp0_iter17_reg <= b_exp_3_reg_2304_pp0_iter16_reg;
        b_exp_3_reg_2304_pp0_iter18_reg <= b_exp_3_reg_2304_pp0_iter17_reg;
        b_exp_3_reg_2304_pp0_iter19_reg <= b_exp_3_reg_2304_pp0_iter18_reg;
        b_exp_3_reg_2304_pp0_iter20_reg <= b_exp_3_reg_2304_pp0_iter19_reg;
        b_exp_3_reg_2304_pp0_iter21_reg <= b_exp_3_reg_2304_pp0_iter20_reg;
        b_exp_3_reg_2304_pp0_iter22_reg <= b_exp_3_reg_2304_pp0_iter21_reg;
        b_exp_3_reg_2304_pp0_iter23_reg <= b_exp_3_reg_2304_pp0_iter22_reg;
        b_exp_3_reg_2304_pp0_iter24_reg <= b_exp_3_reg_2304_pp0_iter23_reg;
        b_exp_3_reg_2304_pp0_iter25_reg <= b_exp_3_reg_2304_pp0_iter24_reg;
        b_exp_3_reg_2304_pp0_iter26_reg <= b_exp_3_reg_2304_pp0_iter25_reg;
        b_exp_3_reg_2304_pp0_iter27_reg <= b_exp_3_reg_2304_pp0_iter26_reg;
        b_exp_3_reg_2304_pp0_iter28_reg <= b_exp_3_reg_2304_pp0_iter27_reg;
        b_exp_3_reg_2304_pp0_iter29_reg <= b_exp_3_reg_2304_pp0_iter28_reg;
        b_exp_3_reg_2304_pp0_iter2_reg <= b_exp_3_reg_2304_pp0_iter1_reg;
        b_exp_3_reg_2304_pp0_iter30_reg <= b_exp_3_reg_2304_pp0_iter29_reg;
        b_exp_3_reg_2304_pp0_iter31_reg <= b_exp_3_reg_2304_pp0_iter30_reg;
        b_exp_3_reg_2304_pp0_iter32_reg <= b_exp_3_reg_2304_pp0_iter31_reg;
        b_exp_3_reg_2304_pp0_iter33_reg <= b_exp_3_reg_2304_pp0_iter32_reg;
        b_exp_3_reg_2304_pp0_iter34_reg <= b_exp_3_reg_2304_pp0_iter33_reg;
        b_exp_3_reg_2304_pp0_iter35_reg <= b_exp_3_reg_2304_pp0_iter34_reg;
        b_exp_3_reg_2304_pp0_iter36_reg <= b_exp_3_reg_2304_pp0_iter35_reg;
        b_exp_3_reg_2304_pp0_iter37_reg <= b_exp_3_reg_2304_pp0_iter36_reg;
        b_exp_3_reg_2304_pp0_iter38_reg <= b_exp_3_reg_2304_pp0_iter37_reg;
        b_exp_3_reg_2304_pp0_iter39_reg <= b_exp_3_reg_2304_pp0_iter38_reg;
        b_exp_3_reg_2304_pp0_iter3_reg <= b_exp_3_reg_2304_pp0_iter2_reg;
        b_exp_3_reg_2304_pp0_iter40_reg <= b_exp_3_reg_2304_pp0_iter39_reg;
        b_exp_3_reg_2304_pp0_iter41_reg <= b_exp_3_reg_2304_pp0_iter40_reg;
        b_exp_3_reg_2304_pp0_iter42_reg <= b_exp_3_reg_2304_pp0_iter41_reg;
        b_exp_3_reg_2304_pp0_iter4_reg <= b_exp_3_reg_2304_pp0_iter3_reg;
        b_exp_3_reg_2304_pp0_iter5_reg <= b_exp_3_reg_2304_pp0_iter4_reg;
        b_exp_3_reg_2304_pp0_iter6_reg <= b_exp_3_reg_2304_pp0_iter5_reg;
        b_exp_3_reg_2304_pp0_iter7_reg <= b_exp_3_reg_2304_pp0_iter6_reg;
        b_exp_3_reg_2304_pp0_iter8_reg <= b_exp_3_reg_2304_pp0_iter7_reg;
        b_exp_3_reg_2304_pp0_iter9_reg <= b_exp_3_reg_2304_pp0_iter8_reg;
        b_frac1_V1_reg_2334_pp0_iter4_reg <= b_frac1_V1_reg_2334;
        b_frac1_V1_reg_2334_pp0_iter5_reg <= b_frac1_V1_reg_2334_pp0_iter4_reg;
        b_frac1_V1_reg_2334_pp0_iter6_reg <= b_frac1_V1_reg_2334_pp0_iter5_reg;
        b_frac1_V1_reg_2334_pp0_iter7_reg <= b_frac1_V1_reg_2334_pp0_iter6_reg;
        b_frac1_V1_reg_2334_pp0_iter8_reg <= b_frac1_V1_reg_2334_pp0_iter7_reg;
        brmerge_reg_2287_pp0_iter10_reg <= brmerge_reg_2287_pp0_iter9_reg;
        brmerge_reg_2287_pp0_iter11_reg <= brmerge_reg_2287_pp0_iter10_reg;
        brmerge_reg_2287_pp0_iter12_reg <= brmerge_reg_2287_pp0_iter11_reg;
        brmerge_reg_2287_pp0_iter13_reg <= brmerge_reg_2287_pp0_iter12_reg;
        brmerge_reg_2287_pp0_iter14_reg <= brmerge_reg_2287_pp0_iter13_reg;
        brmerge_reg_2287_pp0_iter15_reg <= brmerge_reg_2287_pp0_iter14_reg;
        brmerge_reg_2287_pp0_iter16_reg <= brmerge_reg_2287_pp0_iter15_reg;
        brmerge_reg_2287_pp0_iter17_reg <= brmerge_reg_2287_pp0_iter16_reg;
        brmerge_reg_2287_pp0_iter18_reg <= brmerge_reg_2287_pp0_iter17_reg;
        brmerge_reg_2287_pp0_iter19_reg <= brmerge_reg_2287_pp0_iter18_reg;
        brmerge_reg_2287_pp0_iter20_reg <= brmerge_reg_2287_pp0_iter19_reg;
        brmerge_reg_2287_pp0_iter21_reg <= brmerge_reg_2287_pp0_iter20_reg;
        brmerge_reg_2287_pp0_iter22_reg <= brmerge_reg_2287_pp0_iter21_reg;
        brmerge_reg_2287_pp0_iter23_reg <= brmerge_reg_2287_pp0_iter22_reg;
        brmerge_reg_2287_pp0_iter24_reg <= brmerge_reg_2287_pp0_iter23_reg;
        brmerge_reg_2287_pp0_iter25_reg <= brmerge_reg_2287_pp0_iter24_reg;
        brmerge_reg_2287_pp0_iter26_reg <= brmerge_reg_2287_pp0_iter25_reg;
        brmerge_reg_2287_pp0_iter27_reg <= brmerge_reg_2287_pp0_iter26_reg;
        brmerge_reg_2287_pp0_iter28_reg <= brmerge_reg_2287_pp0_iter27_reg;
        brmerge_reg_2287_pp0_iter29_reg <= brmerge_reg_2287_pp0_iter28_reg;
        brmerge_reg_2287_pp0_iter2_reg <= brmerge_reg_2287_pp0_iter1_reg;
        brmerge_reg_2287_pp0_iter30_reg <= brmerge_reg_2287_pp0_iter29_reg;
        brmerge_reg_2287_pp0_iter31_reg <= brmerge_reg_2287_pp0_iter30_reg;
        brmerge_reg_2287_pp0_iter32_reg <= brmerge_reg_2287_pp0_iter31_reg;
        brmerge_reg_2287_pp0_iter33_reg <= brmerge_reg_2287_pp0_iter32_reg;
        brmerge_reg_2287_pp0_iter34_reg <= brmerge_reg_2287_pp0_iter33_reg;
        brmerge_reg_2287_pp0_iter35_reg <= brmerge_reg_2287_pp0_iter34_reg;
        brmerge_reg_2287_pp0_iter36_reg <= brmerge_reg_2287_pp0_iter35_reg;
        brmerge_reg_2287_pp0_iter37_reg <= brmerge_reg_2287_pp0_iter36_reg;
        brmerge_reg_2287_pp0_iter38_reg <= brmerge_reg_2287_pp0_iter37_reg;
        brmerge_reg_2287_pp0_iter39_reg <= brmerge_reg_2287_pp0_iter38_reg;
        brmerge_reg_2287_pp0_iter3_reg <= brmerge_reg_2287_pp0_iter2_reg;
        brmerge_reg_2287_pp0_iter40_reg <= brmerge_reg_2287_pp0_iter39_reg;
        brmerge_reg_2287_pp0_iter41_reg <= brmerge_reg_2287_pp0_iter40_reg;
        brmerge_reg_2287_pp0_iter42_reg <= brmerge_reg_2287_pp0_iter41_reg;
        brmerge_reg_2287_pp0_iter43_reg <= brmerge_reg_2287_pp0_iter42_reg;
        brmerge_reg_2287_pp0_iter44_reg <= brmerge_reg_2287_pp0_iter43_reg;
        brmerge_reg_2287_pp0_iter45_reg <= brmerge_reg_2287_pp0_iter44_reg;
        brmerge_reg_2287_pp0_iter46_reg <= brmerge_reg_2287_pp0_iter45_reg;
        brmerge_reg_2287_pp0_iter47_reg <= brmerge_reg_2287_pp0_iter46_reg;
        brmerge_reg_2287_pp0_iter48_reg <= brmerge_reg_2287_pp0_iter47_reg;
        brmerge_reg_2287_pp0_iter49_reg <= brmerge_reg_2287_pp0_iter48_reg;
        brmerge_reg_2287_pp0_iter4_reg <= brmerge_reg_2287_pp0_iter3_reg;
        brmerge_reg_2287_pp0_iter50_reg <= brmerge_reg_2287_pp0_iter49_reg;
        brmerge_reg_2287_pp0_iter51_reg <= brmerge_reg_2287_pp0_iter50_reg;
        brmerge_reg_2287_pp0_iter52_reg <= brmerge_reg_2287_pp0_iter51_reg;
        brmerge_reg_2287_pp0_iter53_reg <= brmerge_reg_2287_pp0_iter52_reg;
        brmerge_reg_2287_pp0_iter54_reg <= brmerge_reg_2287_pp0_iter53_reg;
        brmerge_reg_2287_pp0_iter55_reg <= brmerge_reg_2287_pp0_iter54_reg;
        brmerge_reg_2287_pp0_iter56_reg <= brmerge_reg_2287_pp0_iter55_reg;
        brmerge_reg_2287_pp0_iter57_reg <= brmerge_reg_2287_pp0_iter56_reg;
        brmerge_reg_2287_pp0_iter58_reg <= brmerge_reg_2287_pp0_iter57_reg;
        brmerge_reg_2287_pp0_iter59_reg <= brmerge_reg_2287_pp0_iter58_reg;
        brmerge_reg_2287_pp0_iter5_reg <= brmerge_reg_2287_pp0_iter4_reg;
        brmerge_reg_2287_pp0_iter60_reg <= brmerge_reg_2287_pp0_iter59_reg;
        brmerge_reg_2287_pp0_iter61_reg <= brmerge_reg_2287_pp0_iter60_reg;
        brmerge_reg_2287_pp0_iter62_reg <= brmerge_reg_2287_pp0_iter61_reg;
        brmerge_reg_2287_pp0_iter63_reg <= brmerge_reg_2287_pp0_iter62_reg;
        brmerge_reg_2287_pp0_iter64_reg <= brmerge_reg_2287_pp0_iter63_reg;
        brmerge_reg_2287_pp0_iter65_reg <= brmerge_reg_2287_pp0_iter64_reg;
        brmerge_reg_2287_pp0_iter6_reg <= brmerge_reg_2287_pp0_iter5_reg;
        brmerge_reg_2287_pp0_iter7_reg <= brmerge_reg_2287_pp0_iter6_reg;
        brmerge_reg_2287_pp0_iter8_reg <= brmerge_reg_2287_pp0_iter7_reg;
        brmerge_reg_2287_pp0_iter9_reg <= brmerge_reg_2287_pp0_iter8_reg;
        exp_Z1_V_reg_2833_pp0_iter63_reg <= exp_Z1_V_reg_2833;
        exp_Z2P_m_1_V_reg_2801_pp0_iter60_reg <= exp_Z2P_m_1_V_reg_2801;
        exp_Z2P_m_1_V_reg_2801_pp0_iter61_reg <= exp_Z2P_m_1_V_reg_2801_pp0_iter60_reg;
        m_diff_hi_V_reg_2733_pp0_iter56_reg <= m_diff_hi_V_reg_2733;
        m_diff_hi_V_reg_2733_pp0_iter57_reg <= m_diff_hi_V_reg_2733_pp0_iter56_reg;
        m_diff_hi_V_reg_2733_pp0_iter58_reg <= m_diff_hi_V_reg_2733_pp0_iter57_reg;
        m_diff_hi_V_reg_2733_pp0_iter59_reg <= m_diff_hi_V_reg_2733_pp0_iter58_reg;
        m_diff_hi_V_reg_2733_pp0_iter60_reg <= m_diff_hi_V_reg_2733_pp0_iter59_reg;
        m_fix_V_reg_2696_pp0_iter49_reg <= m_fix_V_reg_2696;
        m_fix_V_reg_2696_pp0_iter50_reg <= m_fix_V_reg_2696_pp0_iter49_reg;
        m_fix_V_reg_2696_pp0_iter51_reg <= m_fix_V_reg_2696_pp0_iter50_reg;
        m_fix_V_reg_2696_pp0_iter52_reg <= m_fix_V_reg_2696_pp0_iter51_reg;
        m_fix_V_reg_2696_pp0_iter53_reg <= m_fix_V_reg_2696_pp0_iter52_reg;
        m_fix_V_reg_2696_pp0_iter54_reg <= m_fix_V_reg_2696_pp0_iter53_reg;
        p_Val2_13_reg_2364_pp0_iter10_reg <= p_Val2_13_reg_2364;
        p_Val2_13_reg_2364_pp0_iter11_reg <= p_Val2_13_reg_2364_pp0_iter10_reg;
        p_Val2_13_reg_2364_pp0_iter12_reg <= p_Val2_13_reg_2364_pp0_iter11_reg;
        p_Val2_13_reg_2364_pp0_iter13_reg <= p_Val2_13_reg_2364_pp0_iter12_reg;
        p_Val2_13_reg_2364_pp0_iter14_reg <= p_Val2_13_reg_2364_pp0_iter13_reg;
        p_Val2_47_reg_2544_pp0_iter40_reg <= p_Val2_47_reg_2544;
        p_Val2_47_reg_2544_pp0_iter41_reg <= p_Val2_47_reg_2544_pp0_iter40_reg;
        p_Val2_47_reg_2544_pp0_iter42_reg <= p_Val2_47_reg_2544_pp0_iter41_reg;
        p_Val2_47_reg_2544_pp0_iter43_reg <= p_Val2_47_reg_2544_pp0_iter42_reg;
        p_Val2_47_reg_2544_pp0_iter44_reg <= p_Val2_47_reg_2544_pp0_iter43_reg;
        r_exp_V_3_reg_2711_pp0_iter50_reg <= r_exp_V_3_reg_2711;
        r_exp_V_3_reg_2711_pp0_iter51_reg <= r_exp_V_3_reg_2711_pp0_iter50_reg;
        r_exp_V_3_reg_2711_pp0_iter52_reg <= r_exp_V_3_reg_2711_pp0_iter51_reg;
        r_exp_V_3_reg_2711_pp0_iter53_reg <= r_exp_V_3_reg_2711_pp0_iter52_reg;
        r_exp_V_3_reg_2711_pp0_iter54_reg <= r_exp_V_3_reg_2711_pp0_iter53_reg;
        r_exp_V_3_reg_2711_pp0_iter55_reg <= r_exp_V_3_reg_2711_pp0_iter54_reg;
        r_exp_V_3_reg_2711_pp0_iter56_reg <= r_exp_V_3_reg_2711_pp0_iter55_reg;
        r_exp_V_3_reg_2711_pp0_iter57_reg <= r_exp_V_3_reg_2711_pp0_iter56_reg;
        r_exp_V_3_reg_2711_pp0_iter58_reg <= r_exp_V_3_reg_2711_pp0_iter57_reg;
        r_exp_V_3_reg_2711_pp0_iter59_reg <= r_exp_V_3_reg_2711_pp0_iter58_reg;
        r_exp_V_3_reg_2711_pp0_iter60_reg <= r_exp_V_3_reg_2711_pp0_iter59_reg;
        r_exp_V_3_reg_2711_pp0_iter61_reg <= r_exp_V_3_reg_2711_pp0_iter60_reg;
        r_exp_V_3_reg_2711_pp0_iter62_reg <= r_exp_V_3_reg_2711_pp0_iter61_reg;
        r_exp_V_3_reg_2711_pp0_iter63_reg <= r_exp_V_3_reg_2711_pp0_iter62_reg;
        r_exp_V_3_reg_2711_pp0_iter64_reg <= r_exp_V_3_reg_2711_pp0_iter63_reg;
        ret_V_11_reg_2524_pp0_iter35_reg <= ret_V_11_reg_2524;
        ret_V_11_reg_2524_pp0_iter36_reg <= ret_V_11_reg_2524_pp0_iter35_reg;
        ret_V_11_reg_2524_pp0_iter37_reg <= ret_V_11_reg_2524_pp0_iter36_reg;
        ret_V_11_reg_2524_pp0_iter38_reg <= ret_V_11_reg_2524_pp0_iter37_reg;
        ret_V_16_reg_2681_pp0_iter49_reg <= ret_V_16_reg_2681;
        ret_V_16_reg_2681_pp0_iter50_reg <= ret_V_16_reg_2681_pp0_iter49_reg;
        ret_V_16_reg_2681_pp0_iter51_reg <= ret_V_16_reg_2681_pp0_iter50_reg;
        ret_V_16_reg_2681_pp0_iter52_reg <= ret_V_16_reg_2681_pp0_iter51_reg;
        ret_V_16_reg_2681_pp0_iter53_reg <= ret_V_16_reg_2681_pp0_iter52_reg;
        ret_V_16_reg_2681_pp0_iter54_reg <= ret_V_16_reg_2681_pp0_iter53_reg;
        ret_V_16_reg_2681_pp0_iter55_reg <= ret_V_16_reg_2681_pp0_iter54_reg;
        ret_V_16_reg_2681_pp0_iter56_reg <= ret_V_16_reg_2681_pp0_iter55_reg;
        ret_V_16_reg_2681_pp0_iter57_reg <= ret_V_16_reg_2681_pp0_iter56_reg;
        ret_V_16_reg_2681_pp0_iter58_reg <= ret_V_16_reg_2681_pp0_iter57_reg;
        ret_V_16_reg_2681_pp0_iter59_reg <= ret_V_16_reg_2681_pp0_iter58_reg;
        ret_V_16_reg_2681_pp0_iter60_reg <= ret_V_16_reg_2681_pp0_iter59_reg;
        ret_V_16_reg_2681_pp0_iter61_reg <= ret_V_16_reg_2681_pp0_iter60_reg;
        ret_V_16_reg_2681_pp0_iter62_reg <= ret_V_16_reg_2681_pp0_iter61_reg;
        ret_V_16_reg_2681_pp0_iter63_reg <= ret_V_16_reg_2681_pp0_iter62_reg;
        ret_V_16_reg_2681_pp0_iter64_reg <= ret_V_16_reg_2681_pp0_iter63_reg;
        ret_V_19_reg_2765_pp0_iter57_reg <= ret_V_19_reg_2765;
        ret_V_19_reg_2765_pp0_iter58_reg <= ret_V_19_reg_2765_pp0_iter57_reg;
        ret_V_5_reg_2413_pp0_iter17_reg[101 : 1] <= ret_V_5_reg_2413[101 : 1];
        ret_V_5_reg_2413_pp0_iter18_reg[101 : 1] <= ret_V_5_reg_2413_pp0_iter17_reg[101 : 1];
        ret_V_5_reg_2413_pp0_iter19_reg[101 : 1] <= ret_V_5_reg_2413_pp0_iter18_reg[101 : 1];
        ret_V_5_reg_2413_pp0_iter20_reg[101 : 1] <= ret_V_5_reg_2413_pp0_iter19_reg[101 : 1];
        ret_V_7_reg_2450_pp0_iter23_reg <= ret_V_7_reg_2450;
        ret_V_7_reg_2450_pp0_iter24_reg <= ret_V_7_reg_2450_pp0_iter23_reg;
        ret_V_7_reg_2450_pp0_iter25_reg <= ret_V_7_reg_2450_pp0_iter24_reg;
        ret_V_7_reg_2450_pp0_iter26_reg <= ret_V_7_reg_2450_pp0_iter25_reg;
        ret_V_9_reg_2487_pp0_iter29_reg <= ret_V_9_reg_2487;
        ret_V_9_reg_2487_pp0_iter30_reg <= ret_V_9_reg_2487_pp0_iter29_reg;
        ret_V_9_reg_2487_pp0_iter31_reg <= ret_V_9_reg_2487_pp0_iter30_reg;
        ret_V_9_reg_2487_pp0_iter32_reg <= ret_V_9_reg_2487_pp0_iter31_reg;
        tmp_13_reg_2376_pp0_iter10_reg <= tmp_13_reg_2376;
        tmp_13_reg_2376_pp0_iter11_reg <= tmp_13_reg_2376_pp0_iter10_reg;
        tmp_13_reg_2376_pp0_iter12_reg <= tmp_13_reg_2376_pp0_iter11_reg;
        tmp_13_reg_2376_pp0_iter13_reg <= tmp_13_reg_2376_pp0_iter12_reg;
        tmp_13_reg_2376_pp0_iter14_reg <= tmp_13_reg_2376_pp0_iter13_reg;
        tmp_23_reg_2556_pp0_iter40_reg <= tmp_23_reg_2556;
        tmp_23_reg_2556_pp0_iter41_reg <= tmp_23_reg_2556_pp0_iter40_reg;
        tmp_23_reg_2556_pp0_iter42_reg <= tmp_23_reg_2556_pp0_iter41_reg;
        tmp_23_reg_2556_pp0_iter43_reg <= tmp_23_reg_2556_pp0_iter42_reg;
        tmp_23_reg_2556_pp0_iter44_reg <= tmp_23_reg_2556_pp0_iter43_reg;
        tmp_24_not_reg_2282_pp0_iter10_reg <= tmp_24_not_reg_2282_pp0_iter9_reg;
        tmp_24_not_reg_2282_pp0_iter11_reg <= tmp_24_not_reg_2282_pp0_iter10_reg;
        tmp_24_not_reg_2282_pp0_iter12_reg <= tmp_24_not_reg_2282_pp0_iter11_reg;
        tmp_24_not_reg_2282_pp0_iter13_reg <= tmp_24_not_reg_2282_pp0_iter12_reg;
        tmp_24_not_reg_2282_pp0_iter14_reg <= tmp_24_not_reg_2282_pp0_iter13_reg;
        tmp_24_not_reg_2282_pp0_iter15_reg <= tmp_24_not_reg_2282_pp0_iter14_reg;
        tmp_24_not_reg_2282_pp0_iter16_reg <= tmp_24_not_reg_2282_pp0_iter15_reg;
        tmp_24_not_reg_2282_pp0_iter17_reg <= tmp_24_not_reg_2282_pp0_iter16_reg;
        tmp_24_not_reg_2282_pp0_iter18_reg <= tmp_24_not_reg_2282_pp0_iter17_reg;
        tmp_24_not_reg_2282_pp0_iter19_reg <= tmp_24_not_reg_2282_pp0_iter18_reg;
        tmp_24_not_reg_2282_pp0_iter20_reg <= tmp_24_not_reg_2282_pp0_iter19_reg;
        tmp_24_not_reg_2282_pp0_iter21_reg <= tmp_24_not_reg_2282_pp0_iter20_reg;
        tmp_24_not_reg_2282_pp0_iter22_reg <= tmp_24_not_reg_2282_pp0_iter21_reg;
        tmp_24_not_reg_2282_pp0_iter23_reg <= tmp_24_not_reg_2282_pp0_iter22_reg;
        tmp_24_not_reg_2282_pp0_iter24_reg <= tmp_24_not_reg_2282_pp0_iter23_reg;
        tmp_24_not_reg_2282_pp0_iter25_reg <= tmp_24_not_reg_2282_pp0_iter24_reg;
        tmp_24_not_reg_2282_pp0_iter26_reg <= tmp_24_not_reg_2282_pp0_iter25_reg;
        tmp_24_not_reg_2282_pp0_iter27_reg <= tmp_24_not_reg_2282_pp0_iter26_reg;
        tmp_24_not_reg_2282_pp0_iter28_reg <= tmp_24_not_reg_2282_pp0_iter27_reg;
        tmp_24_not_reg_2282_pp0_iter29_reg <= tmp_24_not_reg_2282_pp0_iter28_reg;
        tmp_24_not_reg_2282_pp0_iter2_reg <= tmp_24_not_reg_2282_pp0_iter1_reg;
        tmp_24_not_reg_2282_pp0_iter30_reg <= tmp_24_not_reg_2282_pp0_iter29_reg;
        tmp_24_not_reg_2282_pp0_iter31_reg <= tmp_24_not_reg_2282_pp0_iter30_reg;
        tmp_24_not_reg_2282_pp0_iter32_reg <= tmp_24_not_reg_2282_pp0_iter31_reg;
        tmp_24_not_reg_2282_pp0_iter33_reg <= tmp_24_not_reg_2282_pp0_iter32_reg;
        tmp_24_not_reg_2282_pp0_iter34_reg <= tmp_24_not_reg_2282_pp0_iter33_reg;
        tmp_24_not_reg_2282_pp0_iter35_reg <= tmp_24_not_reg_2282_pp0_iter34_reg;
        tmp_24_not_reg_2282_pp0_iter36_reg <= tmp_24_not_reg_2282_pp0_iter35_reg;
        tmp_24_not_reg_2282_pp0_iter37_reg <= tmp_24_not_reg_2282_pp0_iter36_reg;
        tmp_24_not_reg_2282_pp0_iter38_reg <= tmp_24_not_reg_2282_pp0_iter37_reg;
        tmp_24_not_reg_2282_pp0_iter39_reg <= tmp_24_not_reg_2282_pp0_iter38_reg;
        tmp_24_not_reg_2282_pp0_iter3_reg <= tmp_24_not_reg_2282_pp0_iter2_reg;
        tmp_24_not_reg_2282_pp0_iter40_reg <= tmp_24_not_reg_2282_pp0_iter39_reg;
        tmp_24_not_reg_2282_pp0_iter41_reg <= tmp_24_not_reg_2282_pp0_iter40_reg;
        tmp_24_not_reg_2282_pp0_iter42_reg <= tmp_24_not_reg_2282_pp0_iter41_reg;
        tmp_24_not_reg_2282_pp0_iter43_reg <= tmp_24_not_reg_2282_pp0_iter42_reg;
        tmp_24_not_reg_2282_pp0_iter44_reg <= tmp_24_not_reg_2282_pp0_iter43_reg;
        tmp_24_not_reg_2282_pp0_iter45_reg <= tmp_24_not_reg_2282_pp0_iter44_reg;
        tmp_24_not_reg_2282_pp0_iter46_reg <= tmp_24_not_reg_2282_pp0_iter45_reg;
        tmp_24_not_reg_2282_pp0_iter47_reg <= tmp_24_not_reg_2282_pp0_iter46_reg;
        tmp_24_not_reg_2282_pp0_iter48_reg <= tmp_24_not_reg_2282_pp0_iter47_reg;
        tmp_24_not_reg_2282_pp0_iter49_reg <= tmp_24_not_reg_2282_pp0_iter48_reg;
        tmp_24_not_reg_2282_pp0_iter4_reg <= tmp_24_not_reg_2282_pp0_iter3_reg;
        tmp_24_not_reg_2282_pp0_iter50_reg <= tmp_24_not_reg_2282_pp0_iter49_reg;
        tmp_24_not_reg_2282_pp0_iter51_reg <= tmp_24_not_reg_2282_pp0_iter50_reg;
        tmp_24_not_reg_2282_pp0_iter52_reg <= tmp_24_not_reg_2282_pp0_iter51_reg;
        tmp_24_not_reg_2282_pp0_iter53_reg <= tmp_24_not_reg_2282_pp0_iter52_reg;
        tmp_24_not_reg_2282_pp0_iter54_reg <= tmp_24_not_reg_2282_pp0_iter53_reg;
        tmp_24_not_reg_2282_pp0_iter55_reg <= tmp_24_not_reg_2282_pp0_iter54_reg;
        tmp_24_not_reg_2282_pp0_iter56_reg <= tmp_24_not_reg_2282_pp0_iter55_reg;
        tmp_24_not_reg_2282_pp0_iter57_reg <= tmp_24_not_reg_2282_pp0_iter56_reg;
        tmp_24_not_reg_2282_pp0_iter58_reg <= tmp_24_not_reg_2282_pp0_iter57_reg;
        tmp_24_not_reg_2282_pp0_iter59_reg <= tmp_24_not_reg_2282_pp0_iter58_reg;
        tmp_24_not_reg_2282_pp0_iter5_reg <= tmp_24_not_reg_2282_pp0_iter4_reg;
        tmp_24_not_reg_2282_pp0_iter60_reg <= tmp_24_not_reg_2282_pp0_iter59_reg;
        tmp_24_not_reg_2282_pp0_iter61_reg <= tmp_24_not_reg_2282_pp0_iter60_reg;
        tmp_24_not_reg_2282_pp0_iter62_reg <= tmp_24_not_reg_2282_pp0_iter61_reg;
        tmp_24_not_reg_2282_pp0_iter63_reg <= tmp_24_not_reg_2282_pp0_iter62_reg;
        tmp_24_not_reg_2282_pp0_iter64_reg <= tmp_24_not_reg_2282_pp0_iter63_reg;
        tmp_24_not_reg_2282_pp0_iter6_reg <= tmp_24_not_reg_2282_pp0_iter5_reg;
        tmp_24_not_reg_2282_pp0_iter7_reg <= tmp_24_not_reg_2282_pp0_iter6_reg;
        tmp_24_not_reg_2282_pp0_iter8_reg <= tmp_24_not_reg_2282_pp0_iter7_reg;
        tmp_24_not_reg_2282_pp0_iter9_reg <= tmp_24_not_reg_2282_pp0_iter8_reg;
        tmp_24_reg_2636_pp0_iter46_reg <= tmp_24_reg_2636;
        tmp_35_reg_2718_pp0_iter50_reg <= tmp_35_reg_2718;
        tmp_35_reg_2718_pp0_iter51_reg <= tmp_35_reg_2718_pp0_iter50_reg;
        tmp_35_reg_2718_pp0_iter52_reg <= tmp_35_reg_2718_pp0_iter51_reg;
        tmp_35_reg_2718_pp0_iter53_reg <= tmp_35_reg_2718_pp0_iter52_reg;
        tmp_35_reg_2718_pp0_iter54_reg <= tmp_35_reg_2718_pp0_iter53_reg;
        tmp_35_reg_2718_pp0_iter55_reg <= tmp_35_reg_2718_pp0_iter54_reg;
        tmp_35_reg_2718_pp0_iter56_reg <= tmp_35_reg_2718_pp0_iter55_reg;
        tmp_35_reg_2718_pp0_iter57_reg <= tmp_35_reg_2718_pp0_iter56_reg;
        tmp_35_reg_2718_pp0_iter58_reg <= tmp_35_reg_2718_pp0_iter57_reg;
        tmp_35_reg_2718_pp0_iter59_reg <= tmp_35_reg_2718_pp0_iter58_reg;
        tmp_35_reg_2718_pp0_iter60_reg <= tmp_35_reg_2718_pp0_iter59_reg;
        tmp_35_reg_2718_pp0_iter61_reg <= tmp_35_reg_2718_pp0_iter60_reg;
        tmp_35_reg_2718_pp0_iter62_reg <= tmp_35_reg_2718_pp0_iter61_reg;
        tmp_35_reg_2718_pp0_iter63_reg <= tmp_35_reg_2718_pp0_iter62_reg;
        tmp_35_reg_2718_pp0_iter64_reg <= tmp_35_reg_2718_pp0_iter63_reg;
        tmp_39_reg_2807_pp0_iter60_reg <= tmp_39_reg_2807;
        tmp_39_reg_2807_pp0_iter61_reg <= tmp_39_reg_2807_pp0_iter60_reg;
        tmp_3_i_reg_2776_pp0_iter58_reg[25 : 0] <= tmp_3_i_reg_2776[25 : 0];
tmp_3_i_reg_2776_pp0_iter58_reg[42 : 35] <= tmp_3_i_reg_2776[42 : 35];
        tmp_4_reg_2309_pp0_iter10_reg[5 : 0] <= tmp_4_reg_2309_pp0_iter9_reg[5 : 0];
        tmp_4_reg_2309_pp0_iter11_reg[5 : 0] <= tmp_4_reg_2309_pp0_iter10_reg[5 : 0];
        tmp_4_reg_2309_pp0_iter12_reg[5 : 0] <= tmp_4_reg_2309_pp0_iter11_reg[5 : 0];
        tmp_4_reg_2309_pp0_iter13_reg[5 : 0] <= tmp_4_reg_2309_pp0_iter12_reg[5 : 0];
        tmp_4_reg_2309_pp0_iter14_reg[5 : 0] <= tmp_4_reg_2309_pp0_iter13_reg[5 : 0];
        tmp_4_reg_2309_pp0_iter15_reg[5 : 0] <= tmp_4_reg_2309_pp0_iter14_reg[5 : 0];
        tmp_4_reg_2309_pp0_iter16_reg[5 : 0] <= tmp_4_reg_2309_pp0_iter15_reg[5 : 0];
        tmp_4_reg_2309_pp0_iter17_reg[5 : 0] <= tmp_4_reg_2309_pp0_iter16_reg[5 : 0];
        tmp_4_reg_2309_pp0_iter18_reg[5 : 0] <= tmp_4_reg_2309_pp0_iter17_reg[5 : 0];
        tmp_4_reg_2309_pp0_iter19_reg[5 : 0] <= tmp_4_reg_2309_pp0_iter18_reg[5 : 0];
        tmp_4_reg_2309_pp0_iter20_reg[5 : 0] <= tmp_4_reg_2309_pp0_iter19_reg[5 : 0];
        tmp_4_reg_2309_pp0_iter21_reg[5 : 0] <= tmp_4_reg_2309_pp0_iter20_reg[5 : 0];
        tmp_4_reg_2309_pp0_iter22_reg[5 : 0] <= tmp_4_reg_2309_pp0_iter21_reg[5 : 0];
        tmp_4_reg_2309_pp0_iter23_reg[5 : 0] <= tmp_4_reg_2309_pp0_iter22_reg[5 : 0];
        tmp_4_reg_2309_pp0_iter24_reg[5 : 0] <= tmp_4_reg_2309_pp0_iter23_reg[5 : 0];
        tmp_4_reg_2309_pp0_iter25_reg[5 : 0] <= tmp_4_reg_2309_pp0_iter24_reg[5 : 0];
        tmp_4_reg_2309_pp0_iter26_reg[5 : 0] <= tmp_4_reg_2309_pp0_iter25_reg[5 : 0];
        tmp_4_reg_2309_pp0_iter27_reg[5 : 0] <= tmp_4_reg_2309_pp0_iter26_reg[5 : 0];
        tmp_4_reg_2309_pp0_iter28_reg[5 : 0] <= tmp_4_reg_2309_pp0_iter27_reg[5 : 0];
        tmp_4_reg_2309_pp0_iter29_reg[5 : 0] <= tmp_4_reg_2309_pp0_iter28_reg[5 : 0];
        tmp_4_reg_2309_pp0_iter2_reg[5 : 0] <= tmp_4_reg_2309_pp0_iter1_reg[5 : 0];
        tmp_4_reg_2309_pp0_iter30_reg[5 : 0] <= tmp_4_reg_2309_pp0_iter29_reg[5 : 0];
        tmp_4_reg_2309_pp0_iter31_reg[5 : 0] <= tmp_4_reg_2309_pp0_iter30_reg[5 : 0];
        tmp_4_reg_2309_pp0_iter32_reg[5 : 0] <= tmp_4_reg_2309_pp0_iter31_reg[5 : 0];
        tmp_4_reg_2309_pp0_iter33_reg[5 : 0] <= tmp_4_reg_2309_pp0_iter32_reg[5 : 0];
        tmp_4_reg_2309_pp0_iter34_reg[5 : 0] <= tmp_4_reg_2309_pp0_iter33_reg[5 : 0];
        tmp_4_reg_2309_pp0_iter35_reg[5 : 0] <= tmp_4_reg_2309_pp0_iter34_reg[5 : 0];
        tmp_4_reg_2309_pp0_iter36_reg[5 : 0] <= tmp_4_reg_2309_pp0_iter35_reg[5 : 0];
        tmp_4_reg_2309_pp0_iter37_reg[5 : 0] <= tmp_4_reg_2309_pp0_iter36_reg[5 : 0];
        tmp_4_reg_2309_pp0_iter38_reg[5 : 0] <= tmp_4_reg_2309_pp0_iter37_reg[5 : 0];
        tmp_4_reg_2309_pp0_iter39_reg[5 : 0] <= tmp_4_reg_2309_pp0_iter38_reg[5 : 0];
        tmp_4_reg_2309_pp0_iter3_reg[5 : 0] <= tmp_4_reg_2309_pp0_iter2_reg[5 : 0];
        tmp_4_reg_2309_pp0_iter40_reg[5 : 0] <= tmp_4_reg_2309_pp0_iter39_reg[5 : 0];
        tmp_4_reg_2309_pp0_iter41_reg[5 : 0] <= tmp_4_reg_2309_pp0_iter40_reg[5 : 0];
        tmp_4_reg_2309_pp0_iter42_reg[5 : 0] <= tmp_4_reg_2309_pp0_iter41_reg[5 : 0];
        tmp_4_reg_2309_pp0_iter43_reg[5 : 0] <= tmp_4_reg_2309_pp0_iter42_reg[5 : 0];
        tmp_4_reg_2309_pp0_iter44_reg[5 : 0] <= tmp_4_reg_2309_pp0_iter43_reg[5 : 0];
        tmp_4_reg_2309_pp0_iter4_reg[5 : 0] <= tmp_4_reg_2309_pp0_iter3_reg[5 : 0];
        tmp_4_reg_2309_pp0_iter5_reg[5 : 0] <= tmp_4_reg_2309_pp0_iter4_reg[5 : 0];
        tmp_4_reg_2309_pp0_iter6_reg[5 : 0] <= tmp_4_reg_2309_pp0_iter5_reg[5 : 0];
        tmp_4_reg_2309_pp0_iter7_reg[5 : 0] <= tmp_4_reg_2309_pp0_iter6_reg[5 : 0];
        tmp_4_reg_2309_pp0_iter8_reg[5 : 0] <= tmp_4_reg_2309_pp0_iter7_reg[5 : 0];
        tmp_4_reg_2309_pp0_iter9_reg[5 : 0] <= tmp_4_reg_2309_pp0_iter8_reg[5 : 0];
        tmp_7_reg_2291_pp0_iter10_reg <= tmp_7_reg_2291_pp0_iter9_reg;
        tmp_7_reg_2291_pp0_iter11_reg <= tmp_7_reg_2291_pp0_iter10_reg;
        tmp_7_reg_2291_pp0_iter12_reg <= tmp_7_reg_2291_pp0_iter11_reg;
        tmp_7_reg_2291_pp0_iter13_reg <= tmp_7_reg_2291_pp0_iter12_reg;
        tmp_7_reg_2291_pp0_iter14_reg <= tmp_7_reg_2291_pp0_iter13_reg;
        tmp_7_reg_2291_pp0_iter15_reg <= tmp_7_reg_2291_pp0_iter14_reg;
        tmp_7_reg_2291_pp0_iter16_reg <= tmp_7_reg_2291_pp0_iter15_reg;
        tmp_7_reg_2291_pp0_iter17_reg <= tmp_7_reg_2291_pp0_iter16_reg;
        tmp_7_reg_2291_pp0_iter18_reg <= tmp_7_reg_2291_pp0_iter17_reg;
        tmp_7_reg_2291_pp0_iter19_reg <= tmp_7_reg_2291_pp0_iter18_reg;
        tmp_7_reg_2291_pp0_iter20_reg <= tmp_7_reg_2291_pp0_iter19_reg;
        tmp_7_reg_2291_pp0_iter21_reg <= tmp_7_reg_2291_pp0_iter20_reg;
        tmp_7_reg_2291_pp0_iter22_reg <= tmp_7_reg_2291_pp0_iter21_reg;
        tmp_7_reg_2291_pp0_iter23_reg <= tmp_7_reg_2291_pp0_iter22_reg;
        tmp_7_reg_2291_pp0_iter24_reg <= tmp_7_reg_2291_pp0_iter23_reg;
        tmp_7_reg_2291_pp0_iter25_reg <= tmp_7_reg_2291_pp0_iter24_reg;
        tmp_7_reg_2291_pp0_iter26_reg <= tmp_7_reg_2291_pp0_iter25_reg;
        tmp_7_reg_2291_pp0_iter27_reg <= tmp_7_reg_2291_pp0_iter26_reg;
        tmp_7_reg_2291_pp0_iter28_reg <= tmp_7_reg_2291_pp0_iter27_reg;
        tmp_7_reg_2291_pp0_iter29_reg <= tmp_7_reg_2291_pp0_iter28_reg;
        tmp_7_reg_2291_pp0_iter2_reg <= tmp_7_reg_2291_pp0_iter1_reg;
        tmp_7_reg_2291_pp0_iter30_reg <= tmp_7_reg_2291_pp0_iter29_reg;
        tmp_7_reg_2291_pp0_iter31_reg <= tmp_7_reg_2291_pp0_iter30_reg;
        tmp_7_reg_2291_pp0_iter32_reg <= tmp_7_reg_2291_pp0_iter31_reg;
        tmp_7_reg_2291_pp0_iter33_reg <= tmp_7_reg_2291_pp0_iter32_reg;
        tmp_7_reg_2291_pp0_iter34_reg <= tmp_7_reg_2291_pp0_iter33_reg;
        tmp_7_reg_2291_pp0_iter35_reg <= tmp_7_reg_2291_pp0_iter34_reg;
        tmp_7_reg_2291_pp0_iter36_reg <= tmp_7_reg_2291_pp0_iter35_reg;
        tmp_7_reg_2291_pp0_iter37_reg <= tmp_7_reg_2291_pp0_iter36_reg;
        tmp_7_reg_2291_pp0_iter38_reg <= tmp_7_reg_2291_pp0_iter37_reg;
        tmp_7_reg_2291_pp0_iter39_reg <= tmp_7_reg_2291_pp0_iter38_reg;
        tmp_7_reg_2291_pp0_iter3_reg <= tmp_7_reg_2291_pp0_iter2_reg;
        tmp_7_reg_2291_pp0_iter40_reg <= tmp_7_reg_2291_pp0_iter39_reg;
        tmp_7_reg_2291_pp0_iter41_reg <= tmp_7_reg_2291_pp0_iter40_reg;
        tmp_7_reg_2291_pp0_iter42_reg <= tmp_7_reg_2291_pp0_iter41_reg;
        tmp_7_reg_2291_pp0_iter43_reg <= tmp_7_reg_2291_pp0_iter42_reg;
        tmp_7_reg_2291_pp0_iter44_reg <= tmp_7_reg_2291_pp0_iter43_reg;
        tmp_7_reg_2291_pp0_iter45_reg <= tmp_7_reg_2291_pp0_iter44_reg;
        tmp_7_reg_2291_pp0_iter46_reg <= tmp_7_reg_2291_pp0_iter45_reg;
        tmp_7_reg_2291_pp0_iter47_reg <= tmp_7_reg_2291_pp0_iter46_reg;
        tmp_7_reg_2291_pp0_iter48_reg <= tmp_7_reg_2291_pp0_iter47_reg;
        tmp_7_reg_2291_pp0_iter49_reg <= tmp_7_reg_2291_pp0_iter48_reg;
        tmp_7_reg_2291_pp0_iter4_reg <= tmp_7_reg_2291_pp0_iter3_reg;
        tmp_7_reg_2291_pp0_iter50_reg <= tmp_7_reg_2291_pp0_iter49_reg;
        tmp_7_reg_2291_pp0_iter51_reg <= tmp_7_reg_2291_pp0_iter50_reg;
        tmp_7_reg_2291_pp0_iter52_reg <= tmp_7_reg_2291_pp0_iter51_reg;
        tmp_7_reg_2291_pp0_iter53_reg <= tmp_7_reg_2291_pp0_iter52_reg;
        tmp_7_reg_2291_pp0_iter54_reg <= tmp_7_reg_2291_pp0_iter53_reg;
        tmp_7_reg_2291_pp0_iter55_reg <= tmp_7_reg_2291_pp0_iter54_reg;
        tmp_7_reg_2291_pp0_iter56_reg <= tmp_7_reg_2291_pp0_iter55_reg;
        tmp_7_reg_2291_pp0_iter57_reg <= tmp_7_reg_2291_pp0_iter56_reg;
        tmp_7_reg_2291_pp0_iter58_reg <= tmp_7_reg_2291_pp0_iter57_reg;
        tmp_7_reg_2291_pp0_iter59_reg <= tmp_7_reg_2291_pp0_iter58_reg;
        tmp_7_reg_2291_pp0_iter5_reg <= tmp_7_reg_2291_pp0_iter4_reg;
        tmp_7_reg_2291_pp0_iter60_reg <= tmp_7_reg_2291_pp0_iter59_reg;
        tmp_7_reg_2291_pp0_iter61_reg <= tmp_7_reg_2291_pp0_iter60_reg;
        tmp_7_reg_2291_pp0_iter62_reg <= tmp_7_reg_2291_pp0_iter61_reg;
        tmp_7_reg_2291_pp0_iter63_reg <= tmp_7_reg_2291_pp0_iter62_reg;
        tmp_7_reg_2291_pp0_iter64_reg <= tmp_7_reg_2291_pp0_iter63_reg;
        tmp_7_reg_2291_pp0_iter65_reg <= tmp_7_reg_2291_pp0_iter64_reg;
        tmp_7_reg_2291_pp0_iter6_reg <= tmp_7_reg_2291_pp0_iter5_reg;
        tmp_7_reg_2291_pp0_iter7_reg <= tmp_7_reg_2291_pp0_iter6_reg;
        tmp_7_reg_2291_pp0_iter8_reg <= tmp_7_reg_2291_pp0_iter7_reg;
        tmp_7_reg_2291_pp0_iter9_reg <= tmp_7_reg_2291_pp0_iter8_reg;
        tmp_9_reg_2295_pp0_iter10_reg <= tmp_9_reg_2295_pp0_iter9_reg;
        tmp_9_reg_2295_pp0_iter11_reg <= tmp_9_reg_2295_pp0_iter10_reg;
        tmp_9_reg_2295_pp0_iter12_reg <= tmp_9_reg_2295_pp0_iter11_reg;
        tmp_9_reg_2295_pp0_iter13_reg <= tmp_9_reg_2295_pp0_iter12_reg;
        tmp_9_reg_2295_pp0_iter14_reg <= tmp_9_reg_2295_pp0_iter13_reg;
        tmp_9_reg_2295_pp0_iter15_reg <= tmp_9_reg_2295_pp0_iter14_reg;
        tmp_9_reg_2295_pp0_iter16_reg <= tmp_9_reg_2295_pp0_iter15_reg;
        tmp_9_reg_2295_pp0_iter17_reg <= tmp_9_reg_2295_pp0_iter16_reg;
        tmp_9_reg_2295_pp0_iter18_reg <= tmp_9_reg_2295_pp0_iter17_reg;
        tmp_9_reg_2295_pp0_iter19_reg <= tmp_9_reg_2295_pp0_iter18_reg;
        tmp_9_reg_2295_pp0_iter20_reg <= tmp_9_reg_2295_pp0_iter19_reg;
        tmp_9_reg_2295_pp0_iter21_reg <= tmp_9_reg_2295_pp0_iter20_reg;
        tmp_9_reg_2295_pp0_iter22_reg <= tmp_9_reg_2295_pp0_iter21_reg;
        tmp_9_reg_2295_pp0_iter23_reg <= tmp_9_reg_2295_pp0_iter22_reg;
        tmp_9_reg_2295_pp0_iter24_reg <= tmp_9_reg_2295_pp0_iter23_reg;
        tmp_9_reg_2295_pp0_iter25_reg <= tmp_9_reg_2295_pp0_iter24_reg;
        tmp_9_reg_2295_pp0_iter26_reg <= tmp_9_reg_2295_pp0_iter25_reg;
        tmp_9_reg_2295_pp0_iter27_reg <= tmp_9_reg_2295_pp0_iter26_reg;
        tmp_9_reg_2295_pp0_iter28_reg <= tmp_9_reg_2295_pp0_iter27_reg;
        tmp_9_reg_2295_pp0_iter29_reg <= tmp_9_reg_2295_pp0_iter28_reg;
        tmp_9_reg_2295_pp0_iter2_reg <= tmp_9_reg_2295_pp0_iter1_reg;
        tmp_9_reg_2295_pp0_iter30_reg <= tmp_9_reg_2295_pp0_iter29_reg;
        tmp_9_reg_2295_pp0_iter31_reg <= tmp_9_reg_2295_pp0_iter30_reg;
        tmp_9_reg_2295_pp0_iter32_reg <= tmp_9_reg_2295_pp0_iter31_reg;
        tmp_9_reg_2295_pp0_iter33_reg <= tmp_9_reg_2295_pp0_iter32_reg;
        tmp_9_reg_2295_pp0_iter34_reg <= tmp_9_reg_2295_pp0_iter33_reg;
        tmp_9_reg_2295_pp0_iter35_reg <= tmp_9_reg_2295_pp0_iter34_reg;
        tmp_9_reg_2295_pp0_iter36_reg <= tmp_9_reg_2295_pp0_iter35_reg;
        tmp_9_reg_2295_pp0_iter37_reg <= tmp_9_reg_2295_pp0_iter36_reg;
        tmp_9_reg_2295_pp0_iter38_reg <= tmp_9_reg_2295_pp0_iter37_reg;
        tmp_9_reg_2295_pp0_iter39_reg <= tmp_9_reg_2295_pp0_iter38_reg;
        tmp_9_reg_2295_pp0_iter3_reg <= tmp_9_reg_2295_pp0_iter2_reg;
        tmp_9_reg_2295_pp0_iter40_reg <= tmp_9_reg_2295_pp0_iter39_reg;
        tmp_9_reg_2295_pp0_iter41_reg <= tmp_9_reg_2295_pp0_iter40_reg;
        tmp_9_reg_2295_pp0_iter42_reg <= tmp_9_reg_2295_pp0_iter41_reg;
        tmp_9_reg_2295_pp0_iter43_reg <= tmp_9_reg_2295_pp0_iter42_reg;
        tmp_9_reg_2295_pp0_iter44_reg <= tmp_9_reg_2295_pp0_iter43_reg;
        tmp_9_reg_2295_pp0_iter45_reg <= tmp_9_reg_2295_pp0_iter44_reg;
        tmp_9_reg_2295_pp0_iter46_reg <= tmp_9_reg_2295_pp0_iter45_reg;
        tmp_9_reg_2295_pp0_iter47_reg <= tmp_9_reg_2295_pp0_iter46_reg;
        tmp_9_reg_2295_pp0_iter48_reg <= tmp_9_reg_2295_pp0_iter47_reg;
        tmp_9_reg_2295_pp0_iter49_reg <= tmp_9_reg_2295_pp0_iter48_reg;
        tmp_9_reg_2295_pp0_iter4_reg <= tmp_9_reg_2295_pp0_iter3_reg;
        tmp_9_reg_2295_pp0_iter50_reg <= tmp_9_reg_2295_pp0_iter49_reg;
        tmp_9_reg_2295_pp0_iter51_reg <= tmp_9_reg_2295_pp0_iter50_reg;
        tmp_9_reg_2295_pp0_iter52_reg <= tmp_9_reg_2295_pp0_iter51_reg;
        tmp_9_reg_2295_pp0_iter53_reg <= tmp_9_reg_2295_pp0_iter52_reg;
        tmp_9_reg_2295_pp0_iter54_reg <= tmp_9_reg_2295_pp0_iter53_reg;
        tmp_9_reg_2295_pp0_iter55_reg <= tmp_9_reg_2295_pp0_iter54_reg;
        tmp_9_reg_2295_pp0_iter56_reg <= tmp_9_reg_2295_pp0_iter55_reg;
        tmp_9_reg_2295_pp0_iter57_reg <= tmp_9_reg_2295_pp0_iter56_reg;
        tmp_9_reg_2295_pp0_iter58_reg <= tmp_9_reg_2295_pp0_iter57_reg;
        tmp_9_reg_2295_pp0_iter59_reg <= tmp_9_reg_2295_pp0_iter58_reg;
        tmp_9_reg_2295_pp0_iter5_reg <= tmp_9_reg_2295_pp0_iter4_reg;
        tmp_9_reg_2295_pp0_iter60_reg <= tmp_9_reg_2295_pp0_iter59_reg;
        tmp_9_reg_2295_pp0_iter61_reg <= tmp_9_reg_2295_pp0_iter60_reg;
        tmp_9_reg_2295_pp0_iter62_reg <= tmp_9_reg_2295_pp0_iter61_reg;
        tmp_9_reg_2295_pp0_iter63_reg <= tmp_9_reg_2295_pp0_iter62_reg;
        tmp_9_reg_2295_pp0_iter64_reg <= tmp_9_reg_2295_pp0_iter63_reg;
        tmp_9_reg_2295_pp0_iter65_reg <= tmp_9_reg_2295_pp0_iter64_reg;
        tmp_9_reg_2295_pp0_iter6_reg <= tmp_9_reg_2295_pp0_iter5_reg;
        tmp_9_reg_2295_pp0_iter7_reg <= tmp_9_reg_2295_pp0_iter6_reg;
        tmp_9_reg_2295_pp0_iter8_reg <= tmp_9_reg_2295_pp0_iter7_reg;
        tmp_9_reg_2295_pp0_iter9_reg <= tmp_9_reg_2295_pp0_iter8_reg;
        x_is_p1_reg_2278_pp0_iter10_reg <= x_is_p1_reg_2278_pp0_iter9_reg;
        x_is_p1_reg_2278_pp0_iter11_reg <= x_is_p1_reg_2278_pp0_iter10_reg;
        x_is_p1_reg_2278_pp0_iter12_reg <= x_is_p1_reg_2278_pp0_iter11_reg;
        x_is_p1_reg_2278_pp0_iter13_reg <= x_is_p1_reg_2278_pp0_iter12_reg;
        x_is_p1_reg_2278_pp0_iter14_reg <= x_is_p1_reg_2278_pp0_iter13_reg;
        x_is_p1_reg_2278_pp0_iter15_reg <= x_is_p1_reg_2278_pp0_iter14_reg;
        x_is_p1_reg_2278_pp0_iter16_reg <= x_is_p1_reg_2278_pp0_iter15_reg;
        x_is_p1_reg_2278_pp0_iter17_reg <= x_is_p1_reg_2278_pp0_iter16_reg;
        x_is_p1_reg_2278_pp0_iter18_reg <= x_is_p1_reg_2278_pp0_iter17_reg;
        x_is_p1_reg_2278_pp0_iter19_reg <= x_is_p1_reg_2278_pp0_iter18_reg;
        x_is_p1_reg_2278_pp0_iter20_reg <= x_is_p1_reg_2278_pp0_iter19_reg;
        x_is_p1_reg_2278_pp0_iter21_reg <= x_is_p1_reg_2278_pp0_iter20_reg;
        x_is_p1_reg_2278_pp0_iter22_reg <= x_is_p1_reg_2278_pp0_iter21_reg;
        x_is_p1_reg_2278_pp0_iter23_reg <= x_is_p1_reg_2278_pp0_iter22_reg;
        x_is_p1_reg_2278_pp0_iter24_reg <= x_is_p1_reg_2278_pp0_iter23_reg;
        x_is_p1_reg_2278_pp0_iter25_reg <= x_is_p1_reg_2278_pp0_iter24_reg;
        x_is_p1_reg_2278_pp0_iter26_reg <= x_is_p1_reg_2278_pp0_iter25_reg;
        x_is_p1_reg_2278_pp0_iter27_reg <= x_is_p1_reg_2278_pp0_iter26_reg;
        x_is_p1_reg_2278_pp0_iter28_reg <= x_is_p1_reg_2278_pp0_iter27_reg;
        x_is_p1_reg_2278_pp0_iter29_reg <= x_is_p1_reg_2278_pp0_iter28_reg;
        x_is_p1_reg_2278_pp0_iter2_reg <= x_is_p1_reg_2278_pp0_iter1_reg;
        x_is_p1_reg_2278_pp0_iter30_reg <= x_is_p1_reg_2278_pp0_iter29_reg;
        x_is_p1_reg_2278_pp0_iter31_reg <= x_is_p1_reg_2278_pp0_iter30_reg;
        x_is_p1_reg_2278_pp0_iter32_reg <= x_is_p1_reg_2278_pp0_iter31_reg;
        x_is_p1_reg_2278_pp0_iter33_reg <= x_is_p1_reg_2278_pp0_iter32_reg;
        x_is_p1_reg_2278_pp0_iter34_reg <= x_is_p1_reg_2278_pp0_iter33_reg;
        x_is_p1_reg_2278_pp0_iter35_reg <= x_is_p1_reg_2278_pp0_iter34_reg;
        x_is_p1_reg_2278_pp0_iter36_reg <= x_is_p1_reg_2278_pp0_iter35_reg;
        x_is_p1_reg_2278_pp0_iter37_reg <= x_is_p1_reg_2278_pp0_iter36_reg;
        x_is_p1_reg_2278_pp0_iter38_reg <= x_is_p1_reg_2278_pp0_iter37_reg;
        x_is_p1_reg_2278_pp0_iter39_reg <= x_is_p1_reg_2278_pp0_iter38_reg;
        x_is_p1_reg_2278_pp0_iter3_reg <= x_is_p1_reg_2278_pp0_iter2_reg;
        x_is_p1_reg_2278_pp0_iter40_reg <= x_is_p1_reg_2278_pp0_iter39_reg;
        x_is_p1_reg_2278_pp0_iter41_reg <= x_is_p1_reg_2278_pp0_iter40_reg;
        x_is_p1_reg_2278_pp0_iter42_reg <= x_is_p1_reg_2278_pp0_iter41_reg;
        x_is_p1_reg_2278_pp0_iter43_reg <= x_is_p1_reg_2278_pp0_iter42_reg;
        x_is_p1_reg_2278_pp0_iter44_reg <= x_is_p1_reg_2278_pp0_iter43_reg;
        x_is_p1_reg_2278_pp0_iter45_reg <= x_is_p1_reg_2278_pp0_iter44_reg;
        x_is_p1_reg_2278_pp0_iter46_reg <= x_is_p1_reg_2278_pp0_iter45_reg;
        x_is_p1_reg_2278_pp0_iter47_reg <= x_is_p1_reg_2278_pp0_iter46_reg;
        x_is_p1_reg_2278_pp0_iter48_reg <= x_is_p1_reg_2278_pp0_iter47_reg;
        x_is_p1_reg_2278_pp0_iter49_reg <= x_is_p1_reg_2278_pp0_iter48_reg;
        x_is_p1_reg_2278_pp0_iter4_reg <= x_is_p1_reg_2278_pp0_iter3_reg;
        x_is_p1_reg_2278_pp0_iter50_reg <= x_is_p1_reg_2278_pp0_iter49_reg;
        x_is_p1_reg_2278_pp0_iter51_reg <= x_is_p1_reg_2278_pp0_iter50_reg;
        x_is_p1_reg_2278_pp0_iter52_reg <= x_is_p1_reg_2278_pp0_iter51_reg;
        x_is_p1_reg_2278_pp0_iter53_reg <= x_is_p1_reg_2278_pp0_iter52_reg;
        x_is_p1_reg_2278_pp0_iter54_reg <= x_is_p1_reg_2278_pp0_iter53_reg;
        x_is_p1_reg_2278_pp0_iter55_reg <= x_is_p1_reg_2278_pp0_iter54_reg;
        x_is_p1_reg_2278_pp0_iter56_reg <= x_is_p1_reg_2278_pp0_iter55_reg;
        x_is_p1_reg_2278_pp0_iter57_reg <= x_is_p1_reg_2278_pp0_iter56_reg;
        x_is_p1_reg_2278_pp0_iter58_reg <= x_is_p1_reg_2278_pp0_iter57_reg;
        x_is_p1_reg_2278_pp0_iter59_reg <= x_is_p1_reg_2278_pp0_iter58_reg;
        x_is_p1_reg_2278_pp0_iter5_reg <= x_is_p1_reg_2278_pp0_iter4_reg;
        x_is_p1_reg_2278_pp0_iter60_reg <= x_is_p1_reg_2278_pp0_iter59_reg;
        x_is_p1_reg_2278_pp0_iter61_reg <= x_is_p1_reg_2278_pp0_iter60_reg;
        x_is_p1_reg_2278_pp0_iter62_reg <= x_is_p1_reg_2278_pp0_iter61_reg;
        x_is_p1_reg_2278_pp0_iter63_reg <= x_is_p1_reg_2278_pp0_iter62_reg;
        x_is_p1_reg_2278_pp0_iter64_reg <= x_is_p1_reg_2278_pp0_iter63_reg;
        x_is_p1_reg_2278_pp0_iter65_reg <= x_is_p1_reg_2278_pp0_iter64_reg;
        x_is_p1_reg_2278_pp0_iter6_reg <= x_is_p1_reg_2278_pp0_iter5_reg;
        x_is_p1_reg_2278_pp0_iter7_reg <= x_is_p1_reg_2278_pp0_iter6_reg;
        x_is_p1_reg_2278_pp0_iter8_reg <= x_is_p1_reg_2278_pp0_iter7_reg;
        x_is_p1_reg_2278_pp0_iter9_reg <= x_is_p1_reg_2278_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_9_reg_2295_pp0_iter8_reg == 1'd1) & (tmp_7_reg_2291_pp0_iter8_reg == 1'd1) & (brmerge_reg_2287_pp0_iter8_reg == 1'd0) & (x_is_p1_reg_2278_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_V_1_reg_2370 <= {{ret_V_3_fu_927_p2[75:70]}};
        p_Val2_13_reg_2364 <= {{ret_V_3_fu_927_p2[75:3]}};
        tmp_13_reg_2376 <= {{ret_V_3_fu_927_p2[69:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_9_reg_2295_pp0_iter14_reg == 1'd1) & (tmp_7_reg_2291_pp0_iter14_reg == 1'd1) & (brmerge_reg_2287_pp0_iter14_reg == 1'd0) & (x_is_p1_reg_2278_pp0_iter14_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_V_2_reg_2402 <= {{ret_V_i_i_fu_1014_p2[81:76]}};
        ret_V_i_i_reg_2396 <= ret_V_i_i_fu_1014_p2;
        tmp_38_reg_2408 <= tmp_38_fu_1030_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_9_reg_2295_pp0_iter20_reg == 1'd1) & (tmp_7_reg_2291_pp0_iter20_reg == 1'd1) & (brmerge_reg_2287_pp0_iter20_reg == 1'd0) & (x_is_p1_reg_2278_pp0_iter20_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_V_3_reg_2439 <= {{ret_V_6_fu_1098_p2[101:96]}};
        p_Val2_26_reg_2433 <= {{ret_V_6_fu_1098_p2[101:10]}};
        tmp_14_reg_2445 <= {{ret_V_6_fu_1098_p2[95:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_9_reg_2295_pp0_iter26_reg == 1'd1) & (tmp_7_reg_2291_pp0_iter26_reg == 1'd1) & (brmerge_reg_2287_pp0_iter26_reg == 1'd0) & (x_is_p1_reg_2278_pp0_iter26_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_V_4_reg_2476 <= {{ret_V_8_fu_1188_p2[120:115]}};
        p_Val2_33_reg_2470 <= {{ret_V_8_fu_1188_p2[120:34]}};
        tmp_18_reg_2482 <= {{ret_V_8_fu_1188_p2[114:34]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_9_reg_2295_pp0_iter32_reg == 1'd1) & (tmp_7_reg_2291_pp0_iter32_reg == 1'd1) & (brmerge_reg_2287_pp0_iter32_reg == 1'd0) & (x_is_p1_reg_2278_pp0_iter32_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_V_5_reg_2513 <= {{ret_V_10_fu_1278_p2[125:120]}};
        p_Val2_40_reg_2507 <= {{ret_V_10_fu_1278_p2[125:44]}};
        tmp_22_reg_2519 <= {{ret_V_10_fu_1278_p2[119:44]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_9_reg_2295_pp0_iter38_reg == 1'd1) & (tmp_7_reg_2291_pp0_iter38_reg == 1'd1) & (brmerge_reg_2287_pp0_iter38_reg == 1'd0) & (x_is_p1_reg_2278_pp0_iter38_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_V_6_reg_2550 <= {{ret_V_12_fu_1368_p2[130:125]}};
        p_Val2_47_reg_2544 <= {{ret_V_12_fu_1368_p2[130:54]}};
        tmp_23_reg_2556 <= {{ret_V_12_fu_1368_p2[124:54]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_9_reg_2295_pp0_iter2_reg == 1'd1) & (tmp_7_reg_2291_pp0_iter2_reg == 1'd1) & (brmerge_reg_2287_pp0_iter2_reg == 1'd0) & (x_is_p1_reg_2278_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_V_reg_2343 <= {{grp_fu_823_p2[53:50]}};
        b_frac1_V1_reg_2334 <= grp_fu_823_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_1_in_reg_580 <= ap_phi_reg_pp0_iter9_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter11_p_1_in_reg_580 <= ap_phi_reg_pp0_iter10_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        ap_phi_reg_pp0_iter12_p_1_in_reg_580 <= ap_phi_reg_pp0_iter11_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        ap_phi_reg_pp0_iter13_p_1_in_reg_580 <= ap_phi_reg_pp0_iter12_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        ap_phi_reg_pp0_iter14_p_1_in_reg_580 <= ap_phi_reg_pp0_iter13_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        ap_phi_reg_pp0_iter15_p_1_in_reg_580 <= ap_phi_reg_pp0_iter14_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter15 == 1'b1))) begin
        ap_phi_reg_pp0_iter16_p_1_in_reg_580 <= ap_phi_reg_pp0_iter15_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
        ap_phi_reg_pp0_iter17_p_1_in_reg_580 <= ap_phi_reg_pp0_iter16_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_phi_reg_pp0_iter18_p_1_in_reg_580 <= ap_phi_reg_pp0_iter17_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter18 == 1'b1))) begin
        ap_phi_reg_pp0_iter19_p_1_in_reg_580 <= ap_phi_reg_pp0_iter18_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter19 == 1'b1))) begin
        ap_phi_reg_pp0_iter20_p_1_in_reg_580 <= ap_phi_reg_pp0_iter19_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter20 == 1'b1))) begin
        ap_phi_reg_pp0_iter21_p_1_in_reg_580 <= ap_phi_reg_pp0_iter20_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter21 == 1'b1))) begin
        ap_phi_reg_pp0_iter22_p_1_in_reg_580 <= ap_phi_reg_pp0_iter21_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter22 == 1'b1))) begin
        ap_phi_reg_pp0_iter23_p_1_in_reg_580 <= ap_phi_reg_pp0_iter22_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter23 == 1'b1))) begin
        ap_phi_reg_pp0_iter24_p_1_in_reg_580 <= ap_phi_reg_pp0_iter23_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter24 == 1'b1))) begin
        ap_phi_reg_pp0_iter25_p_1_in_reg_580 <= ap_phi_reg_pp0_iter24_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter25 == 1'b1))) begin
        ap_phi_reg_pp0_iter26_p_1_in_reg_580 <= ap_phi_reg_pp0_iter25_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter26 == 1'b1))) begin
        ap_phi_reg_pp0_iter27_p_1_in_reg_580 <= ap_phi_reg_pp0_iter26_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        ap_phi_reg_pp0_iter28_p_1_in_reg_580 <= ap_phi_reg_pp0_iter27_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter28 == 1'b1))) begin
        ap_phi_reg_pp0_iter29_p_1_in_reg_580 <= ap_phi_reg_pp0_iter28_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_p_1_in_reg_580 <= ap_phi_reg_pp0_iter1_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter29 == 1'b1))) begin
        ap_phi_reg_pp0_iter30_p_1_in_reg_580 <= ap_phi_reg_pp0_iter29_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        ap_phi_reg_pp0_iter31_p_1_in_reg_580 <= ap_phi_reg_pp0_iter30_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter31 == 1'b1))) begin
        ap_phi_reg_pp0_iter32_p_1_in_reg_580 <= ap_phi_reg_pp0_iter31_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter32 == 1'b1))) begin
        ap_phi_reg_pp0_iter33_p_1_in_reg_580 <= ap_phi_reg_pp0_iter32_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter33 == 1'b1))) begin
        ap_phi_reg_pp0_iter34_p_1_in_reg_580 <= ap_phi_reg_pp0_iter33_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter34 == 1'b1))) begin
        ap_phi_reg_pp0_iter35_p_1_in_reg_580 <= ap_phi_reg_pp0_iter34_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter35 == 1'b1))) begin
        ap_phi_reg_pp0_iter36_p_1_in_reg_580 <= ap_phi_reg_pp0_iter35_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1))) begin
        ap_phi_reg_pp0_iter37_p_1_in_reg_580 <= ap_phi_reg_pp0_iter36_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        ap_phi_reg_pp0_iter38_p_1_in_reg_580 <= ap_phi_reg_pp0_iter37_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        ap_phi_reg_pp0_iter39_p_1_in_reg_580 <= ap_phi_reg_pp0_iter38_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_p_1_in_reg_580 <= ap_phi_reg_pp0_iter2_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter39 == 1'b1))) begin
        ap_phi_reg_pp0_iter40_p_1_in_reg_580 <= ap_phi_reg_pp0_iter39_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter40 == 1'b1))) begin
        ap_phi_reg_pp0_iter41_p_1_in_reg_580 <= ap_phi_reg_pp0_iter40_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter41 == 1'b1))) begin
        ap_phi_reg_pp0_iter42_p_1_in_reg_580 <= ap_phi_reg_pp0_iter41_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        ap_phi_reg_pp0_iter43_p_1_in_reg_580 <= ap_phi_reg_pp0_iter42_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1))) begin
        ap_phi_reg_pp0_iter44_p_1_in_reg_580 <= ap_phi_reg_pp0_iter43_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        ap_phi_reg_pp0_iter45_p_1_in_reg_580 <= ap_phi_reg_pp0_iter44_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1))) begin
        ap_phi_reg_pp0_iter46_p_1_in_reg_580 <= ap_phi_reg_pp0_iter45_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
        ap_phi_reg_pp0_iter47_p_1_in_reg_580 <= ap_phi_reg_pp0_iter46_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter47 == 1'b1))) begin
        ap_phi_reg_pp0_iter48_p_1_in_reg_580 <= ap_phi_reg_pp0_iter47_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter48 == 1'b1))) begin
        ap_phi_reg_pp0_iter49_p_1_in_reg_580 <= ap_phi_reg_pp0_iter48_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_p_1_in_reg_580 <= ap_phi_reg_pp0_iter3_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter49 == 1'b1))) begin
        ap_phi_reg_pp0_iter50_p_1_in_reg_580 <= ap_phi_reg_pp0_iter49_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter50 == 1'b1))) begin
        ap_phi_reg_pp0_iter51_p_1_in_reg_580 <= ap_phi_reg_pp0_iter50_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter51 == 1'b1))) begin
        ap_phi_reg_pp0_iter52_p_1_in_reg_580 <= ap_phi_reg_pp0_iter51_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter52 == 1'b1))) begin
        ap_phi_reg_pp0_iter53_p_1_in_reg_580 <= ap_phi_reg_pp0_iter52_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter53 == 1'b1))) begin
        ap_phi_reg_pp0_iter54_p_1_in_reg_580 <= ap_phi_reg_pp0_iter53_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter54 == 1'b1))) begin
        ap_phi_reg_pp0_iter55_p_1_in_reg_580 <= ap_phi_reg_pp0_iter54_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter55 == 1'b1))) begin
        ap_phi_reg_pp0_iter56_p_1_in_reg_580 <= ap_phi_reg_pp0_iter55_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter56 == 1'b1))) begin
        ap_phi_reg_pp0_iter57_p_1_in_reg_580 <= ap_phi_reg_pp0_iter56_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter57 == 1'b1))) begin
        ap_phi_reg_pp0_iter58_p_1_in_reg_580 <= ap_phi_reg_pp0_iter57_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter58 == 1'b1))) begin
        ap_phi_reg_pp0_iter59_p_1_in_reg_580 <= ap_phi_reg_pp0_iter58_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_p_1_in_reg_580 <= ap_phi_reg_pp0_iter4_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter59 == 1'b1))) begin
        ap_phi_reg_pp0_iter60_p_1_in_reg_580 <= ap_phi_reg_pp0_iter59_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter60 == 1'b1))) begin
        ap_phi_reg_pp0_iter61_p_1_in_reg_580 <= ap_phi_reg_pp0_iter60_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter61 == 1'b1))) begin
        ap_phi_reg_pp0_iter62_p_1_in_reg_580 <= ap_phi_reg_pp0_iter61_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter62 == 1'b1))) begin
        ap_phi_reg_pp0_iter63_p_1_in_reg_580 <= ap_phi_reg_pp0_iter62_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter63 == 1'b1))) begin
        ap_phi_reg_pp0_iter64_p_1_in_reg_580 <= ap_phi_reg_pp0_iter63_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter64 == 1'b1))) begin
        ap_phi_reg_pp0_iter65_p_1_in_reg_580 <= ap_phi_reg_pp0_iter64_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_p_1_in_reg_580 <= ap_phi_reg_pp0_iter5_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_p_1_in_reg_580 <= ap_phi_reg_pp0_iter6_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_p_1_in_reg_580 <= ap_phi_reg_pp0_iter7_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_p_1_in_reg_580 <= ap_phi_reg_pp0_iter8_p_1_in_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_9_fu_750_p2 == 1'd1) & (tmp_7_fu_736_p2 == 1'd1) & (brmerge_fu_716_p2 == 1'd0) & (x_is_p1_fu_666_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        b_exp_3_reg_2304 <= b_exp_3_fu_780_p3;
        tmp_20_reg_2299 <= p_Val2_s_fu_606_p1[32'd51];
        tmp_4_reg_2309[5 : 0] <= tmp_4_fu_788_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        b_exp_3_reg_2304_pp0_iter1_reg <= b_exp_3_reg_2304;
        brmerge_reg_2287_pp0_iter1_reg <= brmerge_reg_2287;
        tmp_24_not_reg_2282_pp0_iter1_reg <= tmp_24_not_reg_2282;
        tmp_4_reg_2309_pp0_iter1_reg[5 : 0] <= tmp_4_reg_2309[5 : 0];
        tmp_7_reg_2291_pp0_iter1_reg <= tmp_7_reg_2291;
        tmp_9_reg_2295_pp0_iter1_reg <= tmp_9_reg_2295;
        tmp_V_4_reg_2272 <= tmp_V_4_fu_628_p1;
        x_is_p1_reg_2278 <= x_is_p1_fu_666_p2;
        x_is_p1_reg_2278_pp0_iter1_reg <= x_is_p1_reg_2278;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_9_reg_2295 == 1'd1) & (tmp_7_reg_2291 == 1'd1) & (brmerge_reg_2287 == 1'd0) & (x_is_p1_reg_2278 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        b_frac_V_1_reg_2319 <= b_frac_V_1_fu_813_p3;
        b_frac_tilde_inverse_reg_2324 <= pow_reduce_anonymo_20_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((x_is_p1_fu_666_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        brmerge_reg_2287 <= brmerge_fu_716_p2;
        tmp_24_not_reg_2282 <= tmp_24_not_fu_710_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_9_reg_2295_pp0_iter61_reg == 1'd1) & (tmp_7_reg_2291_pp0_iter61_reg == 1'd1) & (brmerge_reg_2287_pp0_iter61_reg == 1'd0) & (x_is_p1_reg_2278_pp0_iter61_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exp_Z1P_m_1_V_reg_2838 <= {{exp_Z1P_m_1_l_V_fu_2040_p2[51:2]}};
        exp_Z1_V_reg_2833 <= pow_reduce_anonymo_18_q0;
        exp_Z1_hi_V_reg_2843 <= {{pow_reduce_anonymo_18_q0[57:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_9_reg_2295_pp0_iter58_reg == 1'd1) & (tmp_7_reg_2291_pp0_iter58_reg == 1'd1) & (brmerge_reg_2287_pp0_iter58_reg == 1'd0) & (x_is_p1_reg_2278_pp0_iter58_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exp_Z2P_m_1_V_reg_2801 <= exp_Z2P_m_1_V_fu_1963_p2;
        tmp_39_reg_2807 <= {{pow_reduce_anonymo_21_q0[41:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_9_reg_2295_pp0_iter47_reg == 1'd1) & (tmp_7_reg_2291_pp0_iter47_reg == 1'd1) & (brmerge_reg_2287_pp0_iter47_reg == 1'd0) & (x_is_p1_reg_2278_pp0_iter47_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        m_fix_V_reg_2696 <= {{ret_V_16_fu_1666_p2[119:49]}};
        m_fix_hi_V_reg_2701 <= {{ret_V_16_fu_1666_p2[119:104]}};
        p_Result_25_reg_2706 <= ret_V_16_fu_1666_p2[32'd119];
        ret_V_16_reg_2681 <= ret_V_16_fu_1666_p2;
        tmp_28_reg_2686 <= {{ret_V_16_fu_1666_p2[120:43]}};
        tmp_32_reg_2691 <= {{ret_V_16_fu_1666_p2[119:43]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_9_reg_2295_pp0_iter53_reg == 1'd1) & (tmp_7_reg_2291_pp0_iter53_reg == 1'd1) & (brmerge_reg_2287_pp0_iter53_reg == 1'd0) & (x_is_p1_reg_2278_pp0_iter53_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        m_fix_a_V_reg_2728 <= {{grp_fu_1808_p2[82:12]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_9_reg_2295_pp0_iter64_reg == 1'd1) & (tmp_7_reg_2291_pp0_iter64_reg == 1'd1) & (brmerge_reg_2287_pp0_iter64_reg == 1'd0) & (x_is_p1_reg_2278_pp0_iter64_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        or_cond1_reg_2879 <= or_cond1_fu_2202_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_9_reg_2295_pp0_iter44_reg == 1'd1) & (tmp_7_reg_2291_pp0_iter44_reg == 1'd1) & (brmerge_reg_2287_pp0_iter44_reg == 1'd0) & (x_is_p1_reg_2278_pp0_iter44_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_32_reg_2621 <= pow_reduce_anonymo_12_q0;
        p_Val2_39_reg_2626 <= pow_reduce_anonymo_13_q0;
        ssdm_int_V_write_ass_7_reg_2641 <= {{ret_V_14_fu_1496_p2[135:96]}};
        tmp18_reg_2631 <= tmp18_fu_1506_p2;
        tmp_24_reg_2636 <= {{ret_V_14_fu_1496_p2[135:64]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_9_reg_2295_pp0_iter55_reg == 1'd1) & (tmp_7_reg_2291_pp0_iter55_reg == 1'd1) & (brmerge_reg_2287_pp0_iter55_reg == 1'd0) & (x_is_p1_reg_2278_pp0_iter55_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter56 == 1'b1))) begin
        p_Val2_71_reg_2771 <= pow_reduce_anonymo_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_9_reg_2295_pp0_iter7_reg == 1'd1) & (tmp_7_reg_2291_pp0_iter7_reg == 1'd1) & (brmerge_reg_2287_pp0_iter7_reg == 1'd0) & (x_is_p1_reg_2278_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_V_24_reg_2359 <= grp_fu_852_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_9_reg_2295_pp0_iter13_reg == 1'd1) & (tmp_7_reg_2291_pp0_iter13_reg == 1'd1) & (brmerge_reg_2287_pp0_iter13_reg == 1'd0) & (x_is_p1_reg_2278_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_V_25_reg_2391 <= grp_fu_969_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_9_reg_2295_pp0_iter19_reg == 1'd1) & (tmp_7_reg_2291_pp0_iter19_reg == 1'd1) & (brmerge_reg_2287_pp0_iter19_reg == 1'd0) & (x_is_p1_reg_2278_pp0_iter19_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_V_26_reg_2428 <= grp_fu_1078_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_9_reg_2295_pp0_iter25_reg == 1'd1) & (tmp_7_reg_2291_pp0_iter25_reg == 1'd1) & (brmerge_reg_2287_pp0_iter25_reg == 1'd0) & (x_is_p1_reg_2278_pp0_iter25_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_V_27_reg_2465 <= grp_fu_1168_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_9_reg_2295_pp0_iter31_reg == 1'd1) & (tmp_7_reg_2291_pp0_iter31_reg == 1'd1) & (brmerge_reg_2287_pp0_iter31_reg == 1'd0) & (x_is_p1_reg_2278_pp0_iter31_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_V_28_reg_2502 <= grp_fu_1258_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_9_reg_2295_pp0_iter37_reg == 1'd1) & (tmp_7_reg_2291_pp0_iter37_reg == 1'd1) & (brmerge_reg_2287_pp0_iter37_reg == 1'd0) & (x_is_p1_reg_2278_pp0_iter37_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_V_29_reg_2539 <= grp_fu_1348_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_9_reg_2295_pp0_iter43_reg == 1'd1) & (tmp_7_reg_2291_pp0_iter43_reg == 1'd1) & (brmerge_reg_2287_pp0_iter43_reg == 1'd0) & (x_is_p1_reg_2278_pp0_iter43_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_V_30_reg_2591 <= grp_fu_1410_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_9_reg_2295_pp0_iter63_reg == 1'd1) & (tmp_7_reg_2291_pp0_iter63_reg == 1'd1) & (brmerge_reg_2287_pp0_iter63_reg == 1'd0) & (x_is_p1_reg_2278_pp0_iter63_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_V_36_reg_2863 <= grp_fu_2072_p2;
        ret_V_21_reg_2858 <= ret_V_21_fu_2081_p2;
        tmp_47_reg_2869 <= tmp_47_fu_2087_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_9_reg_2295_pp0_iter48_reg == 1'd1) & (tmp_7_reg_2291_pp0_iter48_reg == 1'd1) & (brmerge_reg_2287_pp0_iter48_reg == 1'd0) & (x_is_p1_reg_2278_pp0_iter48_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_exp_V_3_reg_2711 <= r_exp_V_3_fu_1787_p3;
        tmp_35_reg_2718 <= tmp_35_fu_1799_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_9_reg_2295_pp0_iter33_reg == 1'd1) & (tmp_7_reg_2291_pp0_iter33_reg == 1'd1) & (brmerge_reg_2287_pp0_iter33_reg == 1'd0) & (x_is_p1_reg_2278_pp0_iter33_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ret_V_11_reg_2524 <= ret_V_11_fu_1336_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_9_reg_2295_pp0_iter55_reg == 1'd1) & (tmp_7_reg_2291_pp0_iter55_reg == 1'd1) & (brmerge_reg_2287_pp0_iter55_reg == 1'd0) & (x_is_p1_reg_2278_pp0_iter55_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ret_V_19_reg_2765 <= ret_V_19_fu_1907_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_9_reg_2295_pp0_iter15_reg == 1'd1) & (tmp_7_reg_2291_pp0_iter15_reg == 1'd1) & (brmerge_reg_2287_pp0_iter15_reg == 1'd0) & (x_is_p1_reg_2278_pp0_iter15_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ret_V_5_reg_2413[101 : 1] <= ret_V_5_fu_1065_p2[101 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_9_reg_2295_pp0_iter21_reg == 1'd1) & (tmp_7_reg_2291_pp0_iter21_reg == 1'd1) & (brmerge_reg_2287_pp0_iter21_reg == 1'd0) & (x_is_p1_reg_2278_pp0_iter21_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ret_V_7_reg_2450 <= ret_V_7_fu_1156_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_9_reg_2295_pp0_iter27_reg == 1'd1) & (tmp_7_reg_2291_pp0_iter27_reg == 1'd1) & (brmerge_reg_2287_pp0_iter27_reg == 1'd0) & (x_is_p1_reg_2278_pp0_iter27_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ret_V_9_reg_2487 <= ret_V_9_fu_1246_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_9_reg_2295_pp0_iter45_reg == 1'd1) & (tmp_7_reg_2291_pp0_iter45_reg == 1'd1) & (brmerge_reg_2287_pp0_iter45_reg == 1'd0) & (x_is_p1_reg_2278_pp0_iter45_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp15_reg_2646 <= tmp15_fu_1550_p2;
        tmp16_reg_2651 <= tmp16_fu_1556_p2;
        tmp19_reg_2656 <= tmp19_fu_1571_p2;
        tmp_15_reg_2661 <= {{r_V_31_fu_1580_p2[79:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_9_reg_2295_pp0_iter57_reg == 1'd1) & (tmp_7_reg_2291_pp0_iter57_reg == 1'd1) & (brmerge_reg_2287_pp0_iter57_reg == 1'd0) & (x_is_p1_reg_2278_pp0_iter57_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_34_reg_2791 <= {{grp_fu_1928_p2[78:59]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_9_reg_2295_pp0_iter64_reg == 1'd1) & (tmp_7_reg_2291_pp0_iter64_reg == 1'd1) & (brmerge_reg_2287_pp0_iter64_reg == 1'd0) & (or_cond1_fu_2202_p2 == 1'd0) & (x_is_p1_reg_2278_pp0_iter64_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_37_reg_2883 <= tmp_37_fu_2207_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_9_reg_2295_pp0_iter56_reg == 1'd1) & (tmp_7_reg_2291_pp0_iter56_reg == 1'd1) & (brmerge_reg_2287_pp0_iter56_reg == 1'd0) & (x_is_p1_reg_2278_pp0_iter56_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_3_i_reg_2776[25 : 0] <= tmp_3_i_fu_1913_p4[25 : 0];
tmp_3_i_reg_2776[42 : 35] <= tmp_3_i_fu_1913_p4[42 : 35];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_9_reg_2295_pp0_iter60_reg == 1'd1) & (tmp_7_reg_2291_pp0_iter60_reg == 1'd1) & (brmerge_reg_2287_pp0_iter60_reg == 1'd0) & (x_is_p1_reg_2278_pp0_iter60_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_40_reg_2828 <= {{grp_fu_1994_p2[92:57]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_9_reg_2295_pp0_iter64_reg == 1'd1) & (tmp_7_reg_2291_pp0_iter64_reg == 1'd1) & (brmerge_reg_2287_pp0_iter64_reg == 1'd0) & (tmp_37_fu_2207_p2 == 1'd0) & (or_cond1_fu_2202_p2 == 1'd0) & (x_is_p1_reg_2278_pp0_iter64_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_51_reg_2892 <= tmp_51_fu_2223_p1;
        tmp_V_reg_2887 <= {{p_01164_0_in_fu_2171_p3[56:5]}};
    end
end

always @ (posedge ap_clk) begin
    if (((brmerge_fu_716_p2 == 1'd0) & (x_is_p1_fu_666_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_7_reg_2291 <= tmp_7_fu_736_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_7_fu_736_p2 == 1'd1) & (brmerge_fu_716_p2 == 1'd0) & (x_is_p1_fu_666_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_9_reg_2295 <= tmp_9_fu_750_p2;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter66 == 1'b1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter66 == 1'b0) & (ap_enable_reg_pp0_iter65 == 1'b0) & (ap_enable_reg_pp0_iter64 == 1'b0) & (ap_enable_reg_pp0_iter63 == 1'b0) & (ap_enable_reg_pp0_iter62 == 1'b0) & (ap_enable_reg_pp0_iter61 == 1'b0) & (ap_enable_reg_pp0_iter60 == 1'b0) & (ap_enable_reg_pp0_iter59 == 1'b0) & (ap_enable_reg_pp0_iter58 == 1'b0) & (ap_enable_reg_pp0_iter57 == 1'b0) & (ap_enable_reg_pp0_iter56 == 1'b0) & (ap_enable_reg_pp0_iter55 == 1'b0) & (ap_enable_reg_pp0_iter54 == 1'b0) & (ap_enable_reg_pp0_iter53 == 1'b0) & (ap_enable_reg_pp0_iter52 == 1'b0) & (ap_enable_reg_pp0_iter51 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter50 == 1'b0) & (ap_enable_reg_pp0_iter49 == 1'b0) & (ap_enable_reg_pp0_iter48 == 1'b0) & (ap_enable_reg_pp0_iter47 == 1'b0) & (ap_enable_reg_pp0_iter46 == 1'b0) & (ap_enable_reg_pp0_iter45 == 1'b0) & (ap_enable_reg_pp0_iter44 == 1'b0) & (ap_enable_reg_pp0_iter43 == 1'b0) & (ap_enable_reg_pp0_iter42 == 1'b0) & (ap_enable_reg_pp0_iter41 == 1'b0) & (ap_enable_reg_pp0_iter40 == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter65 == 1'b0) & (ap_enable_reg_pp0_iter64 == 1'b0) & (ap_enable_reg_pp0_iter63 == 1'b0) & (ap_enable_reg_pp0_iter62 == 1'b0) & (ap_enable_reg_pp0_iter61 == 1'b0) & (ap_enable_reg_pp0_iter60 == 1'b0) & (ap_enable_reg_pp0_iter59 == 1'b0) & (ap_enable_reg_pp0_iter58 == 1'b0) & (ap_enable_reg_pp0_iter57 == 1'b0) & (ap_enable_reg_pp0_iter56 == 1'b0) & (ap_enable_reg_pp0_iter55 == 1'b0) & (ap_enable_reg_pp0_iter54 == 1'b0) & (ap_enable_reg_pp0_iter53 == 1'b0) & (ap_enable_reg_pp0_iter52 == 1'b0) & (ap_enable_reg_pp0_iter51 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter50 == 1'b0) & (ap_enable_reg_pp0_iter49 == 1'b0) & (ap_enable_reg_pp0_iter48 == 1'b0) & (ap_enable_reg_pp0_iter47 == 1'b0) & (ap_enable_reg_pp0_iter46 == 1'b0) & (ap_enable_reg_pp0_iter45 == 1'b0) & (ap_enable_reg_pp0_iter44 == 1'b0) & (ap_enable_reg_pp0_iter43 == 1'b0) & (ap_enable_reg_pp0_iter42 == 1'b0) & (ap_enable_reg_pp0_iter41 == 1'b0) & (ap_enable_reg_pp0_iter40 == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0))) begin
        ap_idle_pp0_0to65 = 1'b1;
    end else begin
        ap_idle_pp0_0to65 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3294)) begin
        if ((tmp_37_reg_2883 == 1'd1)) begin
            ap_phi_mux_p_1_in_phi_fu_586_p14 = 64'd0;
        end else if ((tmp_37_reg_2883 == 1'd0)) begin
            ap_phi_mux_p_1_in_phi_fu_586_p14 = p_Result_26_fu_2247_p4;
        end else begin
            ap_phi_mux_p_1_in_phi_fu_586_p14 = ap_phi_reg_pp0_iter66_p_1_in_reg_580;
        end
    end else begin
        ap_phi_mux_p_1_in_phi_fu_586_p14 = ap_phi_reg_pp0_iter66_p_1_in_reg_580;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to65 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        pow_reduce_anonymo_12_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymo_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        pow_reduce_anonymo_13_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymo_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        pow_reduce_anonymo_14_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymo_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        pow_reduce_anonymo_15_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymo_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1))) begin
        pow_reduce_anonymo_16_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymo_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1))) begin
        pow_reduce_anonymo_17_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymo_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter61 == 1'b1))) begin
        pow_reduce_anonymo_18_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymo_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1))) begin
        pow_reduce_anonymo_19_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymo_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pow_reduce_anonymo_20_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymo_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter58 == 1'b1))) begin
        pow_reduce_anonymo_21_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymo_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1))) begin
        pow_reduce_anonymo_9_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymo_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter55 == 1'b1))) begin
        pow_reduce_anonymo_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymo_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter55 == 1'b1))) begin
        pow_reduce_anonymo_ce1 = 1'b1;
    end else begin
        pow_reduce_anonymo_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Z3_V_fu_1856_p4 = {{ret_V_18_fu_1830_p2[42:35]}};

assign Z4_V_fu_1866_p1 = ret_V_18_fu_1830_p2[34:0];

assign Z4_ind_V_fu_1870_p4 = {{ret_V_18_fu_1830_p2[34:27]}};

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b0) & (ap_start == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b0) & (ap_start == 1'b1));
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start == 1'b0);
end

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage0_iter33 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter34 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage0_iter35 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter36 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage0_iter37 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage0_iter38 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage0_iter39 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter40 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage0_iter41 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage0_iter42 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage0_iter43 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage0_iter44 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage0_iter45 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage0_iter46 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage0_iter47 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage0_iter48 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage0_iter49 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage0_iter50 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage0_iter51 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage0_iter52 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage0_iter53 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage0_iter54 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage0_iter55 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage0_iter56 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage0_iter57 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage0_iter58 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage0_iter59 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage0_iter60 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage0_iter61 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage0_iter62 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp0_stage0_iter63 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp0_stage0_iter64 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp0_stage0_iter65 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp0_stage0_iter66 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1779 = ((tmp_9_reg_2295_pp0_iter64_reg == 1'd1) & (or_cond1_fu_2202_p2 == 1'd1) & (tmp_7_reg_2291_pp0_iter64_reg == 1'd1) & (brmerge_reg_2287_pp0_iter64_reg == 1'd0) & (x_is_p1_reg_2278_pp0_iter64_reg == 1'd0));
end

always @ (*) begin
    ap_condition_2007 = ((tmp_7_fu_736_p2 == 1'd0) & (brmerge_fu_716_p2 == 1'd0) & (x_is_p1_fu_666_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_2011 = ((tmp_7_fu_736_p2 == 1'd1) & (tmp_9_fu_750_p2 == 1'd0) & (brmerge_fu_716_p2 == 1'd0) & (x_is_p1_fu_666_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_303 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_3294 = ((tmp_9_reg_2295_pp0_iter65_reg == 1'd1) & (tmp_7_reg_2291_pp0_iter65_reg == 1'd1) & (brmerge_reg_2287_pp0_iter65_reg == 1'd0) & (or_cond1_reg_2879 == 1'd0) & (x_is_p1_reg_2278_pp0_iter65_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter66 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_p_1_in_reg_580 = 'bx;

assign ap_return = ap_phi_mux_p_1_in_phi_fu_586_p14;

assign b_exp_1_fu_774_p2 = ($signed(12'd3074) + $signed(tmp_i_cast_fu_632_p1));

assign b_exp_3_fu_780_p3 = ((tmp_20_fu_756_p3[0:0] === 1'b1) ? b_exp_1_fu_774_p2 : b_exp_fu_636_p2);

assign b_exp_fu_636_p2 = ($signed(12'd3073) + $signed(tmp_i_cast_fu_632_p1));

assign b_frac_V_1_fu_813_p3 = ((tmp_20_reg_2299[0:0] === 1'b1) ? r_V_23_fu_809_p1 : p_Result_24_fu_793_p4);

assign brmerge_fu_716_p2 = (x_is_n1_fu_672_p2 | tmp_24_not_fu_710_p2);

assign eZ_V_1_fu_975_p3 = {{8'd128}, {p_Val2_13_reg_2364_pp0_iter14_reg}};

assign eZ_V_2_fu_1041_p4 = {{{{13'd4096}, {ret_V_i_i_reg_2396}}}, {1'd0}};

assign eZ_V_3_fu_1134_p3 = {{18'd131072}, {p_Val2_26_reg_2433}};

assign eZ_V_4_fu_1224_p3 = {{23'd4194304}, {p_Val2_33_reg_2470}};

assign eZ_V_5_fu_1314_p3 = {{28'd134217728}, {p_Val2_40_reg_2507}};

assign eZ_V_6_fu_1457_p3 = {{33'd4294967296}, {p_Val2_47_reg_2544_pp0_iter44_reg}};

assign eZ_V_fu_890_p3 = ((tmp_36_fu_861_p3[0:0] === 1'b1) ? tmp_11_fu_877_p4 : tmp_12_fu_886_p1);

assign exp_Z1P_m_1_l_V_fu_2040_p2 = (tmp24_cast_fu_2036_p1 + lhs_V_22_cast_fu_2024_p1);

assign exp_Z2P_m_1_V_fu_1963_p2 = (tmp23_cast_fu_1959_p1 + ret_V_20_fu_1948_p1);

assign f_Z4_V_fu_1890_p4 = {{pow_reduce_anonymo_q0[25:16]}};

assign grp_fu_1078_p0 = grp_fu_1078_p00;

assign grp_fu_1078_p00 = p_Val2_19_fu_1034_p3;

assign grp_fu_1078_p1 = grp_fu_1078_p10;

assign grp_fu_1078_p10 = a_V_2_reg_2402;

assign grp_fu_1168_p0 = grp_fu_1168_p00;

assign grp_fu_1168_p00 = p_Val2_26_reg_2433;

assign grp_fu_1168_p1 = grp_fu_1168_p10;

assign grp_fu_1168_p10 = a_V_3_reg_2439;

assign grp_fu_1258_p0 = grp_fu_1258_p00;

assign grp_fu_1258_p00 = p_Val2_33_reg_2470;

assign grp_fu_1258_p1 = grp_fu_1258_p10;

assign grp_fu_1258_p10 = a_V_4_reg_2476;

assign grp_fu_1348_p0 = grp_fu_1348_p00;

assign grp_fu_1348_p00 = p_Val2_40_reg_2507;

assign grp_fu_1348_p1 = grp_fu_1348_p10;

assign grp_fu_1348_p10 = a_V_5_reg_2513;

assign grp_fu_1410_p0 = grp_fu_1410_p00;

assign grp_fu_1410_p00 = p_Val2_47_reg_2544;

assign grp_fu_1410_p1 = grp_fu_1410_p10;

assign grp_fu_1410_p10 = a_V_6_reg_2550;

assign grp_fu_1419_p0 = 90'd418981761686000620659953;

assign grp_fu_1808_p0 = 83'd1636647506585939924452;

assign grp_fu_1928_p0 = grp_fu_1928_p00;

assign grp_fu_1928_p00 = tmp_3_i_fu_1913_p4;

assign grp_fu_1928_p1 = grp_fu_1928_p10;

assign grp_fu_1928_p10 = ret_V_19_reg_2765;

assign grp_fu_1994_p0 = grp_fu_1994_p00;

assign grp_fu_1994_p00 = tmp_11_i_fu_1979_p4;

assign grp_fu_1994_p1 = grp_fu_1994_p10;

assign grp_fu_1994_p10 = exp_Z2P_m_1_V_reg_2801;

assign grp_fu_2072_p0 = grp_fu_2072_p00;

assign grp_fu_2072_p00 = exp_Z1_hi_V_reg_2843;

assign grp_fu_2072_p1 = grp_fu_2072_p10;

assign grp_fu_2072_p10 = exp_Z1P_m_1_V_reg_2838;

assign grp_fu_2261_p0 = 31'd23637;

assign grp_fu_823_p1 = grp_fu_823_p10;

assign grp_fu_823_p10 = b_frac_tilde_inverse_reg_2324;

assign grp_fu_852_p0 = grp_fu_852_p00;

assign grp_fu_852_p00 = z1_V_fu_838_p3;

assign grp_fu_852_p1 = grp_fu_852_p10;

assign grp_fu_852_p10 = a_V_reg_2343;

assign grp_fu_969_p0 = grp_fu_969_p00;

assign grp_fu_969_p00 = p_Val2_13_reg_2364;

assign grp_fu_969_p1 = grp_fu_969_p10;

assign grp_fu_969_p10 = a_V_1_reg_2370;

assign icmp_fu_2196_p2 = (($signed(tmp_49_fu_2186_p4) > $signed(3'd0)) ? 1'b1 : 1'b0);

assign index0_V_fu_764_p4 = {{p_Val2_s_fu_606_p1[51:46]}};

assign lhs_V_10_fu_1174_p1 = ret_V_7_reg_2450_pp0_iter26_reg;

assign lhs_V_11_fu_1231_p3 = {{tmp_18_reg_2482}, {44'd0}};

assign lhs_V_12_fu_1264_p1 = ret_V_9_reg_2487_pp0_iter32_reg;

assign lhs_V_12_i_cast_fu_1238_p1 = lhs_V_11_fu_1231_p3;

assign lhs_V_13_fu_1321_p3 = {{tmp_22_reg_2519}, {54'd0}};

assign lhs_V_14_fu_1354_p1 = ret_V_11_reg_2524_pp0_iter38_reg;

assign lhs_V_15_fu_1464_p3 = {{tmp_23_reg_2556_pp0_iter44_reg}, {64'd0}};

assign lhs_V_15_i_cast_fu_1328_p1 = lhs_V_13_fu_1321_p3;

assign lhs_V_16_fu_1900_p1 = Z4_V_reg_2750;

assign lhs_V_17_fu_2014_p5 = {{{{Z2_V_reg_2738_pp0_iter61_reg}, {1'd0}}, {tmp_39_reg_2807_pp0_iter61_reg}}, {2'd0}};

assign lhs_V_18_fu_2098_p3 = {{ret_V_21_reg_2858}, {49'd0}};

assign lhs_V_18_i_cast_fu_1471_p1 = lhs_V_15_fu_1464_p3;

assign lhs_V_1_fu_920_p1 = ret_V_2_fu_914_p2;

assign lhs_V_1_i_cast_fu_906_p1 = lhs_V_fu_898_p3;

assign lhs_V_22_cast_fu_2024_p1 = lhs_V_17_fu_2014_p5;

assign lhs_V_2_fu_982_p3 = {{tmp_13_reg_2376_pp0_iter14_reg}, {14'd0}};

assign lhs_V_3_cast_fu_1620_p1 = lhs_V_3_fu_1613_p3;

assign lhs_V_3_fu_1613_p3 = {{tmp_24_reg_2636_pp0_iter46_reg}, {45'd0}};

assign lhs_V_4_fu_1050_p3 = {{tmp_38_reg_2408}, {25'd0}};

assign lhs_V_4_i_cast_fu_989_p1 = lhs_V_2_fu_982_p3;

assign lhs_V_5_cast_fu_1656_p1 = $signed(lhs_V_5_fu_1649_p3);

assign lhs_V_5_fu_1649_p3 = {{Elog2_V_reg_2666}, {30'd0}};

assign lhs_V_6_fu_1084_p1 = ret_V_5_reg_2413_pp0_iter20_reg;

assign lhs_V_6_i_cast_fu_1057_p1 = lhs_V_4_fu_1050_p3;

assign lhs_V_7_fu_1824_p1 = $signed(m_fix_V_reg_2696_pp0_iter54_reg);

assign lhs_V_8_fu_2078_p1 = exp_Z1_V_reg_2833_pp0_iter63_reg;

assign lhs_V_9_fu_1141_p3 = {{tmp_14_reg_2445}, {34'd0}};

assign lhs_V_9_i_cast_fu_1148_p1 = lhs_V_9_fu_1141_p3;

assign lhs_V_fu_898_p3 = {{tmp_31_fu_858_p1}, {25'd0}};

assign log_sum_V_1_fu_1607_p2 = (tmp20_cast_fu_1604_p1 + tmp_fu_1599_p2);

assign log_sum_V_i_cast_fu_1643_p1 = $signed(log_sum_V_1_reg_2671);

assign m_fix_l_V1_fu_1727_p3 = {{tmp_32_reg_2691}, {52'd0}};

assign m_frac_l_V_fu_1720_p3 = {{tmp_28_reg_2686}, {52'd0}};

assign not_Val2_i_fu_660_p2 = (p_Result_s_fu_610_p3 ^ 1'd1);

assign or_cond1_fu_2202_p2 = (tmp_35_reg_2718_pp0_iter64_reg | icmp_fu_2196_p2);

assign out_exp_V_fu_2242_p2 = (11'd1023 + tmp_51_reg_2892);

assign p_01164_0_in_fu_2171_p3 = ((tmp_48_fu_2140_p3[0:0] === 1'b1) ? tmp_70_cast_fu_2130_p4 : tmp_33_fu_2158_p3);

assign p_Result_17_fu_1757_p3 = grp_fu_2261_p3[32'd30];

assign p_Result_24_fu_793_p4 = {{{{1'd1}, {tmp_V_4_reg_2272}}}, {1'd0}};

assign p_Result_26_fu_2247_p4 = {{{{1'd0}, {out_exp_V_fu_2242_p2}}}, {tmp_V_reg_2887}};

assign p_Result_s_fu_610_p3 = p_Val2_s_fu_606_p1[32'd63];

assign p_Val2_19_fu_1034_p3 = {{ret_V_i_i_reg_2396}, {1'd0}};

assign p_Val2_s_fu_606_p1 = base_r;

assign p_cast_fu_2234_p3 = ((tmp_50_fu_2227_p3[0:0] === 1'b1) ? 64'd0 : 64'd9218868437227405312);

assign p_mux_cast_fu_2091_p3 = ((tmp_24_not_reg_2282_pp0_iter64_reg[0:0] === 1'b1) ? 64'd9223372036854775807 : 64'd4607182418800017408);

assign pow_reduce_anonymo_12_address0 = tmp_141_i_i_fu_1425_p1;

assign pow_reduce_anonymo_13_address0 = tmp_138_i_i_fu_1429_p1;

assign pow_reduce_anonymo_14_address0 = tmp_135_i_i_fu_1433_p1;

assign pow_reduce_anonymo_15_address0 = tmp_132_i_i_fu_1437_p1;

assign pow_reduce_anonymo_16_address0 = tmp_129_i_i_fu_1441_p1;

assign pow_reduce_anonymo_17_address0 = tmp_124_i_i_fu_1445_p1;

assign pow_reduce_anonymo_18_address0 = tmp_19_fu_2000_p1;

assign pow_reduce_anonymo_19_address0 = tmp_4_reg_2309_pp0_iter44_reg;

assign pow_reduce_anonymo_20_address0 = tmp_4_fu_788_p1;

assign pow_reduce_anonymo_21_address0 = tmp_9_i_fu_1944_p1;

assign pow_reduce_anonymo_9_address0 = tmp_144_i_i_fu_1449_p1;

assign pow_reduce_anonymo_address0 = tmp_1_i_fu_1880_p1;

assign pow_reduce_anonymo_address1 = tmp_2_i_fu_1885_p1;

assign r_V_23_fu_809_p1 = r_V_s_fu_802_p3;

assign r_V_31_fu_1580_p0 = r_V_cast_fu_1577_p1;

assign r_V_31_fu_1580_p1 = r_V_cast_fu_1577_p1;

assign r_V_31_fu_1580_p2 = (r_V_31_fu_1580_p0 * r_V_31_fu_1580_p1);

assign r_V_cast_fu_1577_p1 = ssdm_int_V_write_ass_7_reg_2641;

assign r_V_s_fu_802_p3 = {{1'd1}, {tmp_V_4_reg_2272}};

assign r_exp_V_2_fu_2179_p3 = ((tmp_48_fu_2140_p3[0:0] === 1'b1) ? r_exp_V_3_reg_2711_pp0_iter64_reg : r_exp_V_fu_2166_p2);

assign r_exp_V_3_fu_1787_p3 = ((p_Result_17_fu_1757_p3[0:0] === 1'b1) ? tmp_26_fu_1779_p3 : tmp_21_fu_1748_p4);

assign r_exp_V_fu_2166_p2 = ($signed(13'd8191) + $signed(r_exp_V_3_reg_2711_pp0_iter64_reg));

assign ret_V_10_fu_1278_p2 = (lhs_V_12_fu_1264_p1 - rhs_V_11_i_cast_fu_1274_p1);

assign ret_V_11_fu_1336_p2 = (lhs_V_15_i_cast_fu_1328_p1 + rhs_V_11_fu_1332_p1);

assign ret_V_12_fu_1368_p2 = (lhs_V_14_fu_1354_p1 - rhs_V_14_i_cast_fu_1364_p1);

assign ret_V_13_fu_1479_p2 = (lhs_V_18_i_cast_fu_1471_p1 + rhs_V_13_fu_1475_p1);

assign ret_V_14_fu_1496_p2 = (ret_V_13_fu_1479_p2 - rhs_V_17_i_cast_fu_1492_p1);

assign ret_V_15_fu_1627_p2 = (lhs_V_3_cast_fu_1620_p1 - rhs_V_cast_fu_1624_p1);

assign ret_V_16_fu_1666_p2 = ($signed(ret_V_s_fu_1660_p2) + $signed(sum_V_fu_1646_p1));

assign ret_V_18_fu_1830_p2 = ($signed(lhs_V_7_fu_1824_p1) - $signed(rhs_V_4_fu_1827_p1));

assign ret_V_19_fu_1907_p2 = (lhs_V_16_fu_1900_p1 + rhs_V_15_fu_1903_p1);

assign ret_V_20_fu_1948_p1 = tmp_3_i_reg_2776_pp0_iter58_reg;

assign ret_V_21_fu_2081_p2 = (59'd16 + lhs_V_8_fu_2078_p1);

assign ret_V_22_fu_2118_p2 = (lhs_V_18_fu_2098_p3 + rhs_V_5_cast_fu_2105_p1);

assign ret_V_2_fu_914_p2 = (lhs_V_1_i_cast_fu_906_p1 + rhs_V_fu_910_p1);

assign ret_V_38_cast_fu_2124_p2 = (tmp_29_fu_2108_p1 + tmp_30_fu_2111_p3);

assign ret_V_3_fu_927_p2 = (lhs_V_1_fu_920_p1 - rhs_V_1_fu_924_p1);

assign ret_V_4_fu_997_p2 = (lhs_V_4_i_cast_fu_989_p1 + rhs_V_2_fu_993_p1);

assign ret_V_5_fu_1065_p2 = (lhs_V_6_i_cast_fu_1057_p1 + rhs_V_5_fu_1061_p1);

assign ret_V_6_fu_1098_p2 = (lhs_V_6_fu_1084_p1 - rhs_V_5_i_cast_fu_1094_p1);

assign ret_V_7_fu_1156_p2 = (lhs_V_9_i_cast_fu_1148_p1 + rhs_V_7_fu_1152_p1);

assign ret_V_8_fu_1188_p2 = (lhs_V_10_fu_1174_p1 - rhs_V_8_i_cast_fu_1184_p1);

assign ret_V_9_fu_1246_p2 = (lhs_V_12_i_cast_fu_1238_p1 + rhs_V_9_fu_1242_p1);

assign ret_V_i_i_fu_1014_p2 = (ret_V_4_fu_997_p2 - rhs_V_1_i_i_cast_fu_1010_p1);

assign ret_V_s_fu_1660_p2 = ($signed(lhs_V_5_cast_fu_1656_p1) + $signed(log_sum_V_i_cast_fu_1643_p1));

assign rhs_V_10_fu_1267_p3 = {{r_V_28_reg_2502}, {16'd0}};

assign rhs_V_11_fu_1332_p1 = eZ_V_5_fu_1314_p3;

assign rhs_V_11_i_cast_fu_1274_p1 = rhs_V_10_fu_1267_p3;

assign rhs_V_12_fu_1357_p3 = {{r_V_29_reg_2539}, {21'd0}};

assign rhs_V_13_fu_1475_p1 = eZ_V_6_fu_1457_p3;

assign rhs_V_14_fu_1485_p3 = {{r_V_30_reg_2591}, {26'd0}};

assign rhs_V_14_i_cast_fu_1364_p1 = rhs_V_12_fu_1357_p3;

assign rhs_V_15_fu_1903_p1 = f_Z4_V_fu_1890_p4;

assign rhs_V_17_i_cast_fu_1492_p1 = rhs_V_14_fu_1485_p3;

assign rhs_V_1_fu_924_p1 = r_V_24_reg_2359;

assign rhs_V_1_i_i_cast_fu_1010_p1 = rhs_V_1_i_i_fu_1003_p3;

assign rhs_V_1_i_i_fu_1003_p3 = {{r_V_25_reg_2391}, {1'd0}};

assign rhs_V_2_fu_993_p1 = eZ_V_1_fu_975_p3;

assign rhs_V_3_fu_1737_p3 = {{p_Result_25_reg_2706}, {18'd131072}};

assign rhs_V_4_fu_1827_p1 = $signed(m_fix_a_V_reg_2728);

assign rhs_V_5_cast_fu_2105_p1 = r_V_36_reg_2863;

assign rhs_V_5_fu_1061_p1 = eZ_V_2_fu_1041_p4;

assign rhs_V_5_i_cast_fu_1094_p1 = rhs_V_6_fu_1087_p3;

assign rhs_V_6_fu_1087_p3 = {{r_V_26_reg_2428}, {6'd0}};

assign rhs_V_7_fu_1152_p1 = eZ_V_3_fu_1134_p3;

assign rhs_V_8_fu_1177_p3 = {{r_V_27_reg_2465}, {11'd0}};

assign rhs_V_8_i_cast_fu_1184_p1 = rhs_V_8_fu_1177_p3;

assign rhs_V_9_fu_1242_p1 = eZ_V_4_fu_1224_p3;

assign rhs_V_cast_fu_1624_p1 = tmp_15_reg_2661;

assign rhs_V_fu_910_p1 = eZ_V_fu_890_p3;

assign sf_fu_868_p4 = {{{{5'd16}, {b_frac1_V1_reg_2334_pp0_iter8_reg}}}, {16'd0}};

assign ssdm_int_V_write_ass_1_fu_1536_p1 = pow_reduce_anonymo_17_q0;

assign ssdm_int_V_write_ass_2_fu_1540_p1 = pow_reduce_anonymo_9_q0;

assign ssdm_int_V_write_ass_3_fu_1544_p1 = p_Val2_32_reg_2621;

assign ssdm_int_V_write_ass_4_fu_1547_p1 = p_Val2_39_reg_2626;

assign ssdm_int_V_write_ass_5_fu_1453_p1 = pow_reduce_anonymo_14_q0;

assign ssdm_int_V_write_ass_6_fu_1502_p1 = pow_reduce_anonymo_15_q0;

assign ssdm_int_V_write_ass_fu_1532_p1 = pow_reduce_anonymo_16_q0;

assign sum_V_fu_1646_p1 = $signed(tmp_16_reg_2676);

assign tmp15_fu_1550_p2 = (ssdm_int_V_write_ass_fu_1532_p1 + pow_reduce_anonymo_19_q0);

assign tmp16_fu_1556_p2 = (ssdm_int_V_write_ass_1_fu_1536_p1 + ssdm_int_V_write_ass_2_fu_1540_p1);

assign tmp17_fu_1562_p2 = (ssdm_int_V_write_ass_3_fu_1544_p1 + ssdm_int_V_write_ass_4_fu_1547_p1);

assign tmp18_fu_1506_p2 = (ssdm_int_V_write_ass_5_fu_1453_p1 + ssdm_int_V_write_ass_6_fu_1502_p1);

assign tmp19_cast_fu_1596_p1 = tmp16_reg_2651;

assign tmp19_fu_1571_p2 = (tmp22_cast_fu_1568_p1 + tmp17_fu_1562_p2);

assign tmp20_cast_fu_1604_p1 = tmp19_reg_2656;

assign tmp22_cast_fu_1568_p1 = tmp18_reg_2631;

assign tmp23_cast_fu_1959_p1 = tmp23_fu_1954_p2;

assign tmp23_fu_1954_p2 = (ret_V_19_reg_2765_pp0_iter58_reg + tmp_7_i_cast_fu_1951_p1);

assign tmp24_cast_fu_2036_p1 = tmp24_fu_2031_p2;

assign tmp24_fu_2031_p2 = (exp_Z2P_m_1_V_reg_2801_pp0_iter61_reg + tmp_14_i_cast_fu_2028_p1);

assign tmp_11_fu_877_p4 = {{{{5'd16}, {b_frac1_V1_reg_2334_pp0_iter8_reg}}}, {17'd0}};

assign tmp_11_i_fu_1979_p4 = {{{Z2_V_reg_2738_pp0_iter59_reg}, {1'd0}}, {tmp_39_reg_2807}};

assign tmp_124_i_i_fu_1445_p1 = a_V_1_reg_2370_pp0_iter44_reg;

assign tmp_129_i_i_fu_1441_p1 = a_V_reg_2343_pp0_iter44_reg;

assign tmp_12_fu_886_p1 = sf_fu_868_p4;

assign tmp_132_i_i_fu_1437_p1 = a_V_6_reg_2550_pp0_iter43_reg;

assign tmp_135_i_i_fu_1433_p1 = a_V_5_reg_2513_pp0_iter43_reg;

assign tmp_138_i_i_fu_1429_p1 = a_V_4_reg_2476_pp0_iter43_reg;

assign tmp_141_i_i_fu_1425_p1 = a_V_3_reg_2439_pp0_iter43_reg;

assign tmp_144_i_i_fu_1449_p1 = a_V_2_reg_2402_pp0_iter44_reg;

assign tmp_14_i_cast_fu_2028_p1 = tmp_40_reg_2828;

assign tmp_154_i1_fu_690_p2 = (tmp_i9_fu_678_p2 & tmp_i7_fu_684_p2);

assign tmp_17_fu_1767_p2 = ((tmp_44_fu_1764_p1 == 18'd0) ? 1'b1 : 1'b0);

assign tmp_19_fu_2000_p1 = m_diff_hi_V_reg_2733_pp0_iter60_reg;

assign tmp_1_fu_648_p2 = ((tmp_V_4_fu_628_p1 == 52'd0) ? 1'b1 : 1'b0);

assign tmp_1_i_fu_1880_p1 = Z4_ind_V_fu_1870_p4;

assign tmp_20_fu_756_p3 = p_Val2_s_fu_606_p1[32'd51];

assign tmp_21_fu_1748_p4 = {{grp_fu_2261_p3[30:18]}};

assign tmp_24_not_fu_710_p2 = ((tmp_3_fu_702_p3 != 32'd0) ? 1'b1 : 1'b0);

assign tmp_25_fu_1773_p2 = (13'd1 + tmp_21_fu_1748_p4);

assign tmp_26_fu_1779_p3 = ((tmp_17_fu_1767_p2[0:0] === 1'b1) ? tmp_21_fu_1748_p4 : tmp_25_fu_1773_p2);

assign tmp_29_fu_2108_p1 = r_V_36_reg_2863;

assign tmp_2_fu_696_p2 = ((tmp_V_3_fu_618_p4 == 11'd0) ? 1'b1 : 1'b0);

assign tmp_2_i_fu_1885_p1 = Z3_V_fu_1856_p4;

assign tmp_30_fu_2111_p3 = {{tmp_47_reg_2869}, {49'd0}};

assign tmp_31_fu_858_p1 = b_frac1_V1_reg_2334_pp0_iter8_reg[49:0];

assign tmp_33_fu_2158_p3 = {{tmp_41_fu_2148_p4}, {1'd0}};

assign tmp_35_fu_1799_p2 = ((tmp_75_cast_fu_1795_p1 != m_frac_l_V_fu_1720_p3) ? 1'b1 : 1'b0);

assign tmp_36_fu_861_p3 = b_frac1_V1_reg_2334_pp0_iter8_reg[32'd53];

assign tmp_37_fu_2207_p2 = (($signed(r_exp_V_2_fu_2179_p3) < $signed(13'd7170)) ? 1'b1 : 1'b0);

assign tmp_38_fu_1030_p1 = ret_V_i_i_fu_1014_p2[75:0];

assign tmp_3_fu_702_p3 = {{31'd0}, {tmp_154_i1_fu_690_p2}};

assign tmp_3_i_fu_1913_p4 = {{{Z3_V_reg_2745_pp0_iter56_reg}, {9'd0}}, {p_Val2_71_reg_2771}};

assign tmp_41_fu_2148_p4 = {{ret_V_22_fu_2118_p2[106:49]}};

assign tmp_44_fu_1764_p1 = grp_fu_2261_p3[17:0];

assign tmp_47_fu_2087_p1 = ret_V_21_fu_2081_p2[57:0];

assign tmp_48_fu_2140_p3 = ret_V_38_cast_fu_2124_p2[32'd106];

assign tmp_49_fu_2186_p4 = {{r_exp_V_2_fu_2179_p3[12:10]}};

assign tmp_4_fu_788_p1 = index0_V_fu_764_p4;

assign tmp_50_fu_2227_p3 = ret_V_16_reg_2681_pp0_iter64_reg[32'd120];

assign tmp_51_fu_2223_p1 = r_exp_V_2_fu_2179_p3[10:0];

assign tmp_5_fu_722_p2 = (tmp_i9_fu_678_p2 & tmp_1_fu_648_p2);

assign tmp_6_fu_728_p3 = {{31'd0}, {tmp_5_fu_722_p2}};

assign tmp_70_cast_fu_2130_p4 = {{ret_V_22_fu_2118_p2[107:49]}};

assign tmp_75_cast_fu_1795_p1 = $signed(m_fix_l_V1_fu_1727_p3);

assign tmp_7_fu_736_p2 = ((tmp_6_fu_728_p3 == 32'd0) ? 1'b1 : 1'b0);

assign tmp_7_i_cast_fu_1951_p1 = tmp_34_reg_2791;

assign tmp_8_fu_742_p3 = {{31'd0}, {tmp_2_fu_696_p2}};

assign tmp_9_fu_750_p2 = ((tmp_8_fu_742_p3 == 32'd0) ? 1'b1 : 1'b0);

assign tmp_9_i_fu_1944_p1 = Z2_V_reg_2738_pp0_iter57_reg;

assign tmp_V_3_fu_618_p4 = {{p_Val2_s_fu_606_p1[62:52]}};

assign tmp_V_4_fu_628_p1 = p_Val2_s_fu_606_p1[51:0];

assign tmp_fu_1599_p2 = (tmp19_cast_fu_1596_p1 + tmp15_reg_2646);

assign tmp_i7_fu_684_p2 = ((tmp_V_4_fu_628_p1 != 52'd0) ? 1'b1 : 1'b0);

assign tmp_i9_fu_678_p2 = ((tmp_V_3_fu_618_p4 == 11'd2047) ? 1'b1 : 1'b0);

assign tmp_i_cast_fu_632_p1 = tmp_V_3_fu_618_p4;

assign tmp_s_fu_642_p2 = ((b_exp_fu_636_p2 == 12'd0) ? 1'b1 : 1'b0);

assign x_is_1_fu_654_p2 = (tmp_s_fu_642_p2 & tmp_1_fu_648_p2);

assign x_is_n1_fu_672_p2 = (x_is_1_fu_654_p2 & p_Result_s_fu_610_p3);

assign x_is_p1_fu_666_p2 = (x_is_1_fu_654_p2 & not_Val2_i_fu_660_p2);

assign z1_V_fu_838_p3 = {{b_frac1_V1_reg_2334}, {17'd0}};

always @ (posedge ap_clk) begin
    tmp_4_reg_2309[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_4_reg_2309_pp0_iter1_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_4_reg_2309_pp0_iter2_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_4_reg_2309_pp0_iter3_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_4_reg_2309_pp0_iter4_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_4_reg_2309_pp0_iter5_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_4_reg_2309_pp0_iter6_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_4_reg_2309_pp0_iter7_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_4_reg_2309_pp0_iter8_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_4_reg_2309_pp0_iter9_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_4_reg_2309_pp0_iter10_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_4_reg_2309_pp0_iter11_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_4_reg_2309_pp0_iter12_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_4_reg_2309_pp0_iter13_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_4_reg_2309_pp0_iter14_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_4_reg_2309_pp0_iter15_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_4_reg_2309_pp0_iter16_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_4_reg_2309_pp0_iter17_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_4_reg_2309_pp0_iter18_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_4_reg_2309_pp0_iter19_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_4_reg_2309_pp0_iter20_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_4_reg_2309_pp0_iter21_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_4_reg_2309_pp0_iter22_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_4_reg_2309_pp0_iter23_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_4_reg_2309_pp0_iter24_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_4_reg_2309_pp0_iter25_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_4_reg_2309_pp0_iter26_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_4_reg_2309_pp0_iter27_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_4_reg_2309_pp0_iter28_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_4_reg_2309_pp0_iter29_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_4_reg_2309_pp0_iter30_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_4_reg_2309_pp0_iter31_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_4_reg_2309_pp0_iter32_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_4_reg_2309_pp0_iter33_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_4_reg_2309_pp0_iter34_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_4_reg_2309_pp0_iter35_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_4_reg_2309_pp0_iter36_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_4_reg_2309_pp0_iter37_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_4_reg_2309_pp0_iter38_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_4_reg_2309_pp0_iter39_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_4_reg_2309_pp0_iter40_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_4_reg_2309_pp0_iter41_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_4_reg_2309_pp0_iter42_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_4_reg_2309_pp0_iter43_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_4_reg_2309_pp0_iter44_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    ret_V_5_reg_2413[0] <= 1'b0;
    ret_V_5_reg_2413_pp0_iter17_reg[0] <= 1'b0;
    ret_V_5_reg_2413_pp0_iter18_reg[0] <= 1'b0;
    ret_V_5_reg_2413_pp0_iter19_reg[0] <= 1'b0;
    ret_V_5_reg_2413_pp0_iter20_reg[0] <= 1'b0;
    tmp_3_i_reg_2776[34:26] <= 9'b000000000;
    tmp_3_i_reg_2776_pp0_iter58_reg[34:26] <= 9'b000000000;
end

endmodule //pow_generic_double_s
