{
	"Encoding": [
		"[arm-data-processing-immediate]=           conditional|00|1|[opcode]|[s]|[rn]|[rd]|[immediate12]",
		"[arm-data-processing-shift-amount]=        conditional|00|0|[opcode]|[s]|[rn]|[rd]|[shiftamount]|[shifttype]|0|[rm]",
		"[arm-data-processing-shift-register]=      conditional|00|0|[opcode]|[s]|[rn]|[rd]|[rs]|0|[shifttype]|1|[rm]",

		"[arm-single-data-transfer-immediate]=      conditional|01|[i]|[p]|[u]|[b]|[w]|[l]|[rn]|[rd]|[offset]",
		"[arm-single-data-transfer-shift-register]= conditional|01|[i]|[p]|[u]|[b]|[w]|[l]|[rn]|[rd]|[shiftamount]|[shifttype]|0|[rm]",

		"[arm-halfword-data-transfer-immediate]=    conditional|000|[p]|[u]|1|[w]|[l]|[rn]|[rd]|[offsethigh]|1|[s]|[h]|1|[offsetlow]",
		"[arm-halfword-data-transfer-register]=     conditional|000|[p]|[u]|0|[w]|[l]|[rn]|[rd]|0000|1|[s]|[h]|1|[rm]",
		"[arm-extended-register]=                   conditional|01101|[s]|1|[b]|1111|[rd]|[rotate]|00|0111|[rm]",
		"[arm-block-transfer]=                      conditional|100|[p]|[u]|[s]|[w]|[l]|[rn]|[list]"
	],
	"Instructions": [
		{
			"Name": "Mrc",
			"Commutative": "true",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 5,
			"ResultCount": 1,
			"Description": "Move from processor register to coprocessor",
			"OperandDescriptions": [
				{
					"Result": "ARM destination register (Rt)",
					"Operand1": "Coprocessor number (coproc)",
					"Operand2": "Coprocessor operation mode (opc1)",
					"Operand3": "Coprocessor operand register (CRn)",
					"Operand4": "Coprocessor source/destination register (CRm)",
					"Operand5": "Coprocessor information (opc2)"
				}
			],
			"OpcodeEncodingAppend": "",
			"OpcodeEncoding": [
				{
					"Condition": "[constant][constant][constant][constant][constant]",
					"Encoding": "conditional|1110|[opc1]|[l]|[CRn]|[Rt]|[coproc]|[opc2]|1|[CRm]",
					"Append": "opc1=imm3:o2,l=1,CRn=imm4:o3,Rt=reg4:r,coproc=imm4:o4,opc2=imm3:o5,CRm=imm4:o4"
				}
			]
		},
		{
			"Name": "Mcr",
			"Commutative": "true",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 5,
			"ResultCount": 1,
			"Description": "Move from coprocessor to processor register",
			"OperandDescriptions": [
				{
					"Result": "ARM destination register (Rt)",
					"Operand1": "Coprocessor number (coproc)",
					"Operand2": "Coprocessor operation mode (opc1)",
					"Operand3": "Coprocessor operand register (CRn)",
					"Operand4": "Coprocessor source/destination register (CRm)",
					"Operand5": "Coprocessor information (opc2)"
				}
			],
			"OpcodeEncodingAppend": "",
			"OpcodeEncoding": [
				{
					"Condition": "[constant][constant][constant][constant][constant]",
					"Encoding": "conditional|1110|[opc1]|0|[CRn]|[Rt]|[coproc]|[opc2]|1|[CRm]",
					"Append": "opc1=imm3:o2,CRn=imm4:o3,Rt=reg4:r,cpn=imm4:o4,coproc=reg4:o1,opc2=imm3:o5,CRm=imm4:o4"
				}
			]
		},
		{
			"Name": "Adc",
			"Commutative": "true",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "C",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Addition with Carry",
			"OpcodeEncodingAppend": "",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-data-processing-shift-amount],s=setflag:status,opcode=0101,rd=reg4:r,rn=reg4:o1,shiftamount=00000,shifttype=00,rm=reg4:o2"
				},
				{
					"Condition": "[register][constant]",
					"Encoding": "[arm-data-processing-immediate],s=setflag:status,opcode=0101,rd=reg4:r,rn=reg4:o1,immediate12=imm12:o2"
				}
			]
		},
		{
			"Name": "AdcRegShift",
			"Commutative": "true",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "C",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "Addition with Carry",
			"OpcodeEncodingAppend": "s=setflag:status,opcode=0101,rd=reg4:r,rn=reg4:o1,rm=reg4:o2,rs=reg4:o3,shifttype=imm2:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-register]"
				}
			]
		},
		{
			"Name": "Add",
			"Commutative": "true",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Addition",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-data-processing-shift-amount],s=setflag:status,opcode=0100,rd=reg4:r,rn=reg4:o1,shiftamount=00000,shifttype=00,rm=reg4:o2"
				},
				{
					"Condition": "[register][constant]",
					"Encoding": "[arm-data-processing-immediate],s=setflag:status,opcode=0100,rd=reg4:r,rn=reg4:o1,immediate12=imm12:o2"
				}
			]
		},
		{
			"Name": "AddRegShift",
			"Commutative": "true",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "Addition",
			"OpcodeEncodingAppend": "s=setflag:status,opcode=0100,rd=reg4:r,rn=reg4:o1,rm=reg4:o2,rs=reg4:o3,shifttype=imm2:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-register]"
				}
			]
		},
		{
			"Name": "And",
			"Commutative": "true",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "And",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-data-processing-shift-amount],s=setflag:status,opcode=0000,rd=reg4:r,rn=reg4:o1,shiftamount=00000,shifttype=00,rm=reg4:o2"
				},
				{
					"Condition": "[register][constant]",
					"Encoding": "[arm-data-processing-immediate],s=setflag:status,opcode=0000,rd=reg4:r,rn=reg4:o1,immediate12=imm12:o2"
				}
			]
		},
		{
			"Name": "AndRegShift",
			"Commutative": "true",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "And",
			"OpcodeEncodingAppend": "s=setflag:status,opcode=0000,rd=reg4:r,rn=reg4:o1,rm=reg4:o2,rs=reg4:o3,shifttype=imm2:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-register]"
				}
			]
		},
		{
			"Name": "Bic",
			"Commutative": "false",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "",
			"OpcodeEncodingAppend": "",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-data-processing-shift-amount],s=setflag:status,opcode=1110,rd=reg4:r,rn=reg4:o1,shiftamount=00000,shifttype=00,rm=reg4:o2"
				},
				{
					"Condition": "[register][constant]",
					"Encoding": "[arm-data-processing-immediate],s=setflag:status,opcode=1110,rd=reg4:r,rn=reg4:o1,immediate12=imm12:o2"
				}
			]
		},
		{
			"Name": "BicRegShift",
			"Commutative": "false",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "",
			"OpcodeEncodingAppend": "s=setflag:status,opcode=1110,rd=reg4:r,rn=reg4:o1,rm=reg4:o2,rs=reg4:o3,shifttype=imm2:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-register]"
				}
			]
		},
		{
			"Name": "Cmn",
			"Commutative": "true",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "CNZV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 0,
			"Description": "",
			"OpcodeEncodingAppend": "",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-data-processing-shift-amount],s=1,opcode=1011,rd=0000,rn=reg4:o1,shiftamount=00000,shifttype=00,rm=reg4:o2"
				},
				{
					"Condition": "[register][constant]",
					"Encoding": "[arm-data-processing-immediate],s=1,opcode=1011,rd=0000,rn=reg4:o1,immediate12=imm12:o2"
				}

			]
		},
		{
			"Name": "CmnRegShift",
			"Commutative": "true",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "CNZV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 4,
			"ResultCount": 0,
			"Description": "",
			"OpcodeEncodingAppend": "s=1,opcode=1011,rd=0000,rn=reg4:o1,rm=reg4:o2,rs=reg4:o3,shifttype=imm2:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-register]"
				}
			]
		},
		{
			"Name": "Cmp",
			"Commutative": "true",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "CNZV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 0,
			"Description": "",
			"OpcodeEncodingAppend": "",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-data-processing-shift-amount],s=1,opcode=1010,rd=0000,rn=reg4:o1,shiftamount=00000,shifttype=00,rm=reg4:o2"
				},
				{
					"Condition": "[register][constant]",
					"Encoding": "[arm-data-processing-immediate],s=1,opcode=1010,rd=0000,rn=reg4:o1,immediate12=imm12:o2"
				}
			]
		},
		{
			"Name": "CmpRegShift",
			"Commutative": "true",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "CNZV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 4,
			"ResultCount": 0,
			"Description": "",
			"OpcodeEncodingAppend": "s=1,opcode=1010,rd=0000,rn=reg4:o1,rm=reg4:o2,rs=reg4:o3,shifttype=imm2:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-register]"
				}
			]
		},
		{
			"Name": "Eor",
			"Commutative": "true",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "C",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Exclusive OR",
			"OpcodeEncodingAppend": "",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-data-processing-shift-amount],s=setflag:status,opcode=0001,rd=reg4:r,rn=reg4:o1,shiftamount=00000,shifttype=00,rm=reg4:o2"
				},
				{
					"Condition": "[register][constant]",
					"Encoding": "[arm-data-processing-immediate],s=setflag:status,opcode=0001,rd=reg4:r,rn=reg4:o1,immediate12=imm12:o2"
				}
			]
		},
		{
			"Name": "EorRegShift",
			"Commutative": "true",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "C",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "Exclusive OR",
			"OpcodeEncodingAppend": "s=setflag:status,opcode=0001,rd=reg4:r,rn=reg4:o1,rm=reg4:o2,rs=reg4:o3,shifttype=imm2:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-register]"
				}
			]
		},
		{
			"Name": "Mvn",
			"Commutative": "false",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 1,
			"ResultCount": 1,
			"Description": "Not",
			"OpcodeEncodingAppend": "",
			"OpcodeEncoding": [
				{
					"Condition": "[register]",
					"Encoding": "[arm-data-processing-shift-amount],s=setflag:status,opcode=1111,rd=reg4:r,rn=0000,shiftamount=00000,shifttype=00,rm=reg4:o1"
				},
				{
					"Condition": "[constant]",
					"Encoding": "[arm-data-processing-immediate],s=setflag:status,opcode=1111,rd=reg4:r,rn=0000,immediate12=imm12:o1"
				}
			]
		},
		{
			"Name": "MvnRegShift",
			"Commutative": "false",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Not",
			"OpcodeEncodingAppend": "s=setflag:status,opcode=1111,rd=reg4:r,rn=0000,rm=reg4:o1,rs=reg4:o2,shifttype=imm2:o3",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][constant]",
					"Encoding": "[arm-data-processing-shift-register]"
				}
			]
		},
		{
			"Name": "Orr",
			"Commutative": "true",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Or",
			"OpcodeEncodingAppend": "",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-data-processing-shift-amount],s=setflag:status,opcode=1100,rd=reg4:r,rn=reg4:o1,shiftamount=00000,shifttype=00,rm=reg4:o2"
				},
				{
					"Condition": "[register][constant]",
					"Encoding": "[arm-data-processing-immediate],s=setflag:status,opcode=1100,rd=reg4:r,rn=reg4:o1,immediate12=imm12:o2"
				}
			]
		},
		{
			"Name": "OrrRegShift",
			"Commutative": "true",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "Or",
			"OpcodeEncodingAppend": "s=setflag:status,opcode=1100,rd=reg4:r,rn=reg4:o1,rm=reg4:o2,rs=reg4:o3,shifttype=imm2:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-register]"
				}
			]
		},
		{
			"Name": "Rsb",
			"Commutative": "false",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "",
			"OpcodeEncodingAppend": "",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-data-processing-shift-amount],s=setflag:status,opcode=0011,rd=reg4:r,rn=reg4:o1,shiftamount=00000,shifttype=00,rm=reg4:o2"
				},
				{
					"Condition": "[register][constant]",
					"Encoding": "[arm-data-processing-immediate],s=setflag:status,opcode=0011,rd=reg4:r,rn=reg4:o1,immediate12=imm12:o2"
				}
			]
		},
		{
			"Name": "RsbRegShift",
			"Commutative": "false",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "",
			"OpcodeEncodingAppend": "s=setflag:status,opcode=0011,rd=reg4:r,rn=reg4:o1,rm=reg4:o2,rs=reg4:o3,shifttype=imm2:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-register]"
				}
			]
		},
		{
			"Name": "Rsc",
			"Commutative": "false",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "C",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "",
			"OpcodeEncodingAppend": "",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-data-processing-shift-amount],s=setflag:status,opcode=0111,rd=reg4:r,rn=reg4:o1,shiftamount=00000,shifttype=00,rm=reg4:o2"
				},
				{
					"Condition": "[register][constant]",
					"Encoding": "[arm-data-processing-immediate],s=setflag:status,opcode=0111,rd=reg4:r,rn=reg4:o1,immediate12=imm12:o2"
				}
			]
		},
		{
			"Name": "RscRegShift",
			"Commutative": "false",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "C",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "",
			"OpcodeEncodingAppend": "s=setflag:status,opcode=0111,rd=reg4:r,rn=reg4:o1,rm=reg4:o2,rs=reg4:o3,shifttype=imm2:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-register]"
				}
			]
		},
		{
			"Name": "Sbc",
			"Commutative": "false",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "C",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Subtract with Carry",
			"OpcodeEncodingAppend": "",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-data-processing-shift-amount],s=setflag:status,opcode=0110,rd=reg4:r,rn=reg4:o1,shiftamount=00000,shifttype=00,rm=reg4:o2"
				},
				{
					"Condition": "[register][constant]",
					"Encoding": "[arm-data-processing-immediate],s=setflag:status,opcode=0110,rd=reg4:r,rn=reg4:o1,immediate12=imm12:o2"
				}
			]
		},
		{
			"Name": "SbcRegShift",
			"Commutative": "false",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "C",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "Subtract with Carry",
			"OpcodeEncodingAppend": "s=setflag:status,opcode=0110,rd=reg4:r,rn=reg4:o1,rm=reg4:o2,rs=reg4:o3,shifttype=imm2:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-register]"
				}
			]
		},
		{
			"Name": "Sub",
			"Commutative": "false",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "C",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Subtraction",
			"OpcodeEncodingAppend": "",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-data-processing-shift-amount],s=setflag:status,opcode=0010,rd=reg4:r,rn=reg4:o1,shiftamount=00000,shifttype=00,rm=reg4:o2"
				},
				{
					"Condition": "[register][constant]",
					"Encoding": "[arm-data-processing-immediate],s=setflag:status,opcode=0010,rd=reg4:r,rn=reg4:o1,immediate12=imm12:o2"
				}
			]
		},
		{
			"Name": "SubRegShift",
			"Commutative": "false",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "C",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "Subtraction",
			"OpcodeEncodingAppend": "s=setflag:status,opcode=0010,rd=reg4:r,rn=reg4:o1,rm=reg4:o2,rs=reg4:o3,shifttype=imm2:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-register]"
				}
			]
		},
		{
			"Name": "Teq",
			"Commutative": "true",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "CNZV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 0,
			"Description": "",
			"OpcodeEncodingAppend": "",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-data-processing-shift-amount],s=1,opcode=1001,rd=0000,rn=reg4:o1,shiftamount=00000,shifttype=00,rm=reg4:o2"
				},
				{
					"Condition": "[register][constant]",
					"Encoding": "[arm-data-processing-immediate],s=1,opcode=1001,rd=0000,rn=reg4:o1,immediate12=imm12:o2"
				}
			]
		},
		{
			"Name": "TeqRegShift",
			"Commutative": "true",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "CNZV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 4,
			"ResultCount": 0,
			"Description": "",
			"OpcodeEncodingAppend": "s=1,opcode=1001,rd=0000,rn=reg4:o1,rm=reg4:o2,rs=reg4:o3,shifttype=imm2:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-register]"
				}
			]
		},
		{
			"Name": "Tst",
			"Commutative": "true",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "CNZV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 0,
			"Description": "",
			"OpcodeEncodingAppend": "",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-data-processing-shift-amount],s=1,opcode=1000,rd=0000,rn=reg4:o1,shiftamount=00000,shifttype=00,rm=reg4:o2"
				},
				{
					"Condition": "[register][constant]",
					"Encoding": "[arm-data-processing-immediate],s=1,opcode=1000,rd=0000,rn=reg4:o1,immediate12=imm12:o2"
				}
			]
		},
		{
			"Name": "TstRegShift",
			"Commutative": "true",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "CNZV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 4,
			"ResultCount": 0,
			"Description": "",
			"OpcodeEncodingAppend": "s=1,opcode=1000,rd=0000,rn=reg4:o1,rm=reg4:o2,rs=reg4:o3,shifttype=imm2:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-register]"
				}
			]
		},
		{
			"Name": "Bl",
			"Commutative": "false",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "CNZV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 1,
			"ResultCount": 0,
			"Description": "Call a subroutine",
			"OpcodeEncoding": [
				{
					"Condition": "[constant]",
					"Encoding": "conditional|1011|rel24x4:o1"
				}
			]
		},
		{
			"Name": "B",
			"Commutative": "false",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "CNZV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"FlowControl": "ConditionalBranch",
			"OperandCount": 0,
			"ResultCount": 0,
			"Description": "Call a subroutine",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "conditional|1010|rel24x4:label"
				}
			]
		},
		{
			"Name": "Bx",
			"Commutative": "false",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "CNZV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 1,
			"ResultCount": 0,
			"Description": "Branch to target address",
			"OpcodeEncoding": [
				{
					"Condition": "[register]",
					"Encoding": "conditional|0001|0010|1111|1111|0001|reg3s1:o1|0"
				}
			]
		},
		{
			"Name": "Bkpt",
			"Commutative": "false",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Breakpoint instruction",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Dmb",
			"Commutative": "false",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Data Memory Barrier",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Dsb",
			"Commutative": "false",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Data Synchronization Barrier",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Isb",
			"Commutative": "false",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Instruction Synchronization Barrier",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Ldr32",
			"Commutative": "false",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "CNZV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Single Data Transfer",
			"OpcodeEncodingAppend": "",
			"OpcodeEncoding": [
				{
					"Condition": "[register][constant]",
					"Encoding": "[arm-single-data-transfer-immediate],u=updir:status,rd=reg4:r,rn=reg4:o1,i=0,p=0,l=1,w=writeback:status,b=0,offset=imm12:o2"
				},
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-single-data-transfer-shift-register],u=updir:status,rd=reg4:r,rn=reg4:o1,shiftamount=00000,shifttype=00,rm=reg4:o2,i=0,p=0,l=1,w=writeback:status,b=0"
				}
			]
		},
		{
			"Name": "Ldr8",
			"Commutative": "false",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "CNZV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Single Data Transfer",
			"OpcodeEncodingAppend": "",
			"OpcodeEncoding": [
				{
					"Condition": "[register][constant]",
					"Encoding": "[arm-single-data-transfer-immediate],rd=reg4:r,rn=reg4:o1,i=0,p=0,l=1,w=writeback:status,b=1,u=updir:status,offset=imm12:o2"
				},
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-single-data-transfer-shift-register],rd=reg4:r,rn=reg4:o1,shiftamount=00000,shifttype=00,rm=reg4:o2,i=0,p=0,l=1,w=writeback:status,b=1,u=updir:status"
				}
			]
		},
		{
			"Name": "Ldr16",
			"Commutative": "false",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "CNZV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Halfword Data Transfer",
			"OpcodeEncodingAppend": "",
			"OpcodeEncoding": [
				{
					"Condition": "[register][constant]",
					"Encoding": "[arm-halfword-data-transfer-immediate],rd=reg4:r,rn=reg4:o1,i=1,p=0,l=1,w=writeback:status,b=0,offsethigh=imm4s4:o2,offsetlow=imm4:o2,u=updir:status,s=0,h=1"
				},
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-halfword-data-transfer-register],rd=reg4:r,rn=reg4:o1,h=1,rm=reg4:o2,i=0,p=0,l=1,w=writeback:status,b=1,u=updir:status,s=0,h=1"
				}
			]
		},
		{
			"Name": "LdrS16",
			"Commutative": "false",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "CNZV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Halfword Data Transfer",
			"OpcodeEncodingAppend": "",
			"OpcodeEncoding": [
				{
					"Condition": "[register][constant]",
					"Encoding": "[arm-halfword-data-transfer-immediate],rd=reg4:r,rn=reg4:o1,i=1,p=0,l=1,w=writeback:status,b=1,offsethigh=imm4s4:o2,offsetlow=imm4:o2,u=updir:status,s=1,h=1"
				},
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-halfword-data-transfer-register],rd=reg4:r,rn=reg4:o1,h=1,rm=reg4:o2,i=0,p=0,l=1,w=writeback:status,b=0,u=updir:status,s=1,h=1"
				}
			]
		},
		{
			"Name": "LdrS8",
			"Commutative": "false",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "CNZV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Byte Data Transfer",
			"OpcodeEncodingAppend": "",
			"OpcodeEncoding": [
				{
					"Condition": "[register][constant]",
					"Encoding": "[arm-halfword-data-transfer-immediate],rd=reg4:r,rn=reg4:o1,i=1,p=0,l=1,w=writeback:status,b=1,offsethigh=imm4s4:o2,offsetlow=imm4:o2,u=updir:status,s=1,h=0"
				},
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-halfword-data-transfer-register],rd=reg4:r,rn=reg4:o1,rm=reg4:o2,i=0,p=0,l=1,w=writeback:status,b=0,u=updir:status,s=1,h=0"
				}
			]
		},
		{
			"Name": "Str32",
			"Commutative": "false",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "CNZV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 0,
			"Description": "Single Data Transfer",
			"OpcodeEncodingAppend": "",
			"OpcodeEncoding": [
				{
					"Condition": "[register][constant][register]",
					"Encoding": "[arm-single-data-transfer-immediate],rd=reg4:o3,rn=reg4:o1,i=0,p=0,l=0,w=writeback:status,b=0,u=updir:status,offset=imm12:o2"
				},
				{
					"Condition": "[register][register][register]",
					"Encoding": "[arm-single-data-transfer-shift-register],rd=reg4:o3,rn=reg4:o1,i=0,p=0,l=0,w=writeback:status,b=0,u=updir:status,shiftamount=00000,shifttype=00,rm=reg4:o2"
				}
			]
		},
		{
			"Name": "Str8",
			"Commutative": "false",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "CNZV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 0,
			"Description": "Single Data Transfer",
			"OpcodeEncodingAppend": "",
			"OpcodeEncoding": [
				{
					"Condition": "[register][constant][register]",
					"Encoding": "[arm-single-data-transfer-immediate],rd=reg4:o3,rn=reg4:o1,i=0,p=0,l=0,w=writeback:status,b=1,u=updir:status,offset=imm12:o2"
				},
				{
					"Condition": "[register][register][register]",
					"Encoding": "[arm-single-data-transfer-shift-register],rd=reg4:o3,rn=reg4:o1,i=0,p=0,l=0,w=writeback:status,b=1,u=updir:status,shiftamount=00000,shifttype=00,rm=reg4:o2"
				}
			]
		},
		{
			"Name": "Str16",
			"Commutative": "false",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "CNZV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 0,
			"Description": "Halfword Data Transfer",
			"OpcodeEncodingAppend": "",
			"OpcodeEncoding": [
				{
					"Condition": "[register][constant][register]",
					"Encoding": "[arm-halfword-data-transfer-immediate],rd=reg4:o3,rn=reg4:o1,i=1,p=0,l=0,w=writeback:status,b=0,offsethigh=imm4s4:o2,offsetlow=imm4:o2,u=updir:status,s=0,h=1"
				},
				{
					"Condition": "[register][register][register]",
					"Encoding": "[arm-halfword-data-transfer-immediate],rd=reg4:o3,rn=reg4:o1,rm=reg4:o2,i=0,p=0,l=0,w=writeback:status,b=1,u=updir:status,s=0,h=1,offset=imm12:o2"
				}
			]
		},
		{
			"Name": "StrS16",
			"Commutative": "false",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "CNZV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 0,
			"Description": "Halfword Data Transfer",
			"OpcodeEncodingAppend": "",
			"OpcodeEncoding": [
				{
					"Condition": "[register][constant][register]",
					"Encoding": "[arm-halfword-data-transfer-immediate],rd=reg4:o3,rn=reg4:o1,i=1,p=0,l=0,w=writeback:status,b=1,offsethigh=imm4s4:o2,offsetlow=imm4:o2,u=updir:status,s=1,h=1"
				},
				{
					"Condition": "[register][register][register]",
					"Encoding": "[arm-halfword-data-transfer-register],rd=reg4:o3,rn=reg4:o1,rm=reg4:o2,i=0,p=0,l=0,w=writeback:status,b=0,u=updir:status,s=1,h=1,offset=imm12:o2"
				}
			]
		},
		{
			"Name": "StrS8",
			"Commutative": "false",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "CNZV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 0,
			"Description": "Byte Data Transfer",
			"OpcodeEncodingAppend": "",
			"OpcodeEncoding": [
				{
					"Condition": "[register][constant][register]",
					"Encoding": "[arm-halfword-data-transfer-immediate],rd=reg4:o3,rn=reg4:o1,i=1,p=0,l=0,w=writeback:status,b=1,offsethigh=imm4s4:o2,offsetlow=imm4:o2,u=updir:status,s=1,h=0"
				},
				{
					"Condition": "[register][register][register]",
					"Encoding": "[arm-halfword-data-transfer-register],rd=reg4:o3,rn=reg4:o1,rm=reg4:o2,i=0,p=0,l=0,w=writeback:status,b=0,u=updir:status,s=1,h=0,offset=imm12:o2"
				}
			]
		},
		{
			"Name": "Mul",
			"Commutative": "false",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "NZC",
			"FlagsSet": "",
			"FlagsUnchanged": "V",
			"FlagsUndefined": "C",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "",
			"OpcodeEncodingAppend": "s=setflag:status,rd=reg4:r,rs=reg4:o1,rm=reg4:o2,rn=0000,a=0",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "conditional|000000|[a]|[s]|[rd]|[rn]|[rs]|1001|[rm]"
				}
			]
		},
		{
			"Name": "Mla",
			"Commutative": "false",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "NZC",
			"FlagsSet": "",
			"FlagsUnchanged": "V",
			"FlagsUndefined": "C",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "",
			"OpcodeEncodingAppend": "s=setflag:status,rd=reg4:r,rs=reg4:o1,rm=reg4:o2,rn=reg4:o3,a=1",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register]",
					"Encoding": "conditional|000000|[a]|[s]|[rd]|[rn]|[rs]|1001|[rm]"
				}
			]
		},
		{
			"Name": "UMull",
			"Commutative": "false",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "NZC",
			"FlagsSet": "",
			"FlagsUnchanged": "V",
			"FlagsUndefined": "C",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 2,
			"Description": "Multiply Long",
			"OpcodeEncodingAppend": "s=setflag:status,rdhi=reg4:r,rdlo=reg4:r2,rs=reg4:o1,rm=reg4:o2,a=0,u=0",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "conditional|00001|[u]|[a]|[s]|[rdhi]|[rdlo]|[rs]|1001|[rm]"
				}
			]
		},
		{
			"Name": "UMlal",
			"Commutative": "false",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "NZC",
			"FlagsSet": "",
			"FlagsUnchanged": "V",
			"FlagsUndefined": "C",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 2,
			"Description": "Multiply Long Accumulate",
			"OpcodeEncodingAppend": "s=setflag:status,rdhi=reg4:r,rdlo=reg4:r2,rs=reg4:o1,rm=reg4:o2,a=1,u=0",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register]",
					"Encoding": "conditional|00001|[u]|[a]|[s]|[rdhi]|[rdlo]|[rs]|1001|[rm]"
				}
			]
		},
		{
			"Name": "SMull",
			"Commutative": "false",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "NZC",
			"FlagsSet": "",
			"FlagsUnchanged": "V",
			"FlagsUndefined": "C",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 2,
			"Description": "Multiply Signed Long",
			"OpcodeEncodingAppend": "s=setflag:status,rdhi=reg4:r,rdlo=reg4:r2,rs=reg4:o1,rm=reg4:o2,a=0,u=1",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "conditional|00001|[u]|[a]|[s]|[rdhi]|[rdlo]|[rs]|1001|[rm]"
				}
			]
		},
		{
			"Name": "SMlal",
			"Commutative": "false",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "NZC",
			"FlagsSet": "",
			"FlagsUnchanged": "V",
			"FlagsUndefined": "C",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 2,
			"Description": "Multiply Signed Long Accumulate",
			"OpcodeEncodingAppend": "s=setflag:status,rdhi=reg4:r,rdlo=reg4:r2,rs=reg4:o1,rm=reg4:o2,a=1,u=1",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register]",
					"Encoding": "conditional|00001|[u]|[a]|[s]|[rdhi]|[rdlo]|[rs]|1001|[rm]"
				}
			]
		},
		{
			"Name": "Nop",
			"Commutative": "false",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "CNZV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 0,
			"ResultCount": 0,
			"Description": "No Operation",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0xBF00"
				}
			]
		},
		{
			"Name": "Mrs",
			"Commutative": "false",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Status register access",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Msr",
			"Commutative": "false",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Status register access",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Ldm",
			"Commutative": "false",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 0,
			"Description": "Block transfer multiple registers from memory",
			"OpcodeEncoding": [
				{
					"Condition": "[register][constant][constant]",
					"Encoding": "[arm-block-transfer],p=0,u=updir:status,s=imm1:o2,w=writeback:status,l=1,rn=reg4:o1,list=imm16:o2"
				}
			]
		},
		{
			"Name": "Stm",
			"Commutative": "false",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 0,
			"Description": "Block transfer multiple registers to memory",
			"OpcodeEncoding": [
				{
					"Condition": "[register][constant][constant]",
					"Encoding": "[arm-block-transfer],p=1,u=updir:status,s=imm1:o2,w=writeback:status,l=0,rn=reg4:o1,list=imm16:o3"
				},
				{
					"Condition": "[register][constant][register]",
					"Encoding": "[arm-block-transfer],p=1,u=updir:status,s=imm1:o2,w=writeback:status,l=0,rn=reg4:o1,list=reg16pow2:o3"
				}
			]
		},
		{
			"Name": "Pop",
			"Commutative": "false",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 1,
			"ResultCount": 0,
			"Description": "Pop multiple registers off the stack",
			"OpcodeEncoding": [
				{
					"Condition": "[constant]",
					"Encoding": "[arm-block-transfer],p=0,u=1,s=0,w=1,l=1,rn=0b1101,list=imm16:o1"
				}
			]
		},
		{
			"Name": "Push",
			"Commutative": "false",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 1,
			"ResultCount": 0,
			"Description": "Push multiple registers onto the stack",
			"OpcodeEncoding": [
				{
					"Condition": "[constant]",
					"Encoding": "[arm-block-transfer],p=1,u=0,s=0,w=1,l=0,rn=0b1101,list=imm16:o1"
				}
			]
		},
		{
			"Name": "Rev",
			"Commutative": "false",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Byte-Reverse Word",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Rev16",
			"Commutative": "false",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Byte-Reverse Packed Halfword",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Revsh",
			"Commutative": "false",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Byte-Reverse Signed Halfword",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Sev",
			"Commutative": "false",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Send Event",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Svc",
			"Commutative": "false",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Supervisor Call",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Swi",
			"Commutative": "false",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Supervisor Call",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Sxtb",
			"Commutative": "false",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "NZCV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 1,
			"ResultCount": 1,
			"OpcodeEncodingAppend": "rd=reg4:r,rm=reg4:o1,b=0,rotate=00,sbz=00,s=0",
			"Description": "Signed Extend Byte",
			"OpcodeEncoding": [
				{
					"Condition": "[register]",
					"Encoding": "[arm-extended-register]"
				}
			]
		},
		{
			"Name": "Sxth",
			"Commutative": "false",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "NZCV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 1,
			"ResultCount": 1,
			"OpcodeEncodingAppend": "rd=reg4:r,rm=reg4:o1,b=1,rotate=00,sbz=00,s=0",
			"Description": "Signed Extend Halfword",
			"OpcodeEncoding": [
				{
					"Condition": "[register]",
					"Encoding": "[arm-extended-register]"
				}
			]
		},
		{
			"Name": "Uxtb",
			"Commutative": "false",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 1,
			"ResultCount": 1,
			"Description": "Unsigned Extend Byte",
			"OpcodeEncodingAppend": "rd=reg4:r,rm=reg4:o1,b=0,rotate=00,sbz=00,s=1",
			"OpcodeEncoding": [
				{
					"Condition": "[register]",
					"Encoding": "[arm-extended-register]"
				}
			]
		},
		{
			"Name": "Uxth",
			"Commutative": "false",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 1,
			"ResultCount": 1,
			"Description": "Unsigned Extend Halfword",
			"OpcodeEncodingAppend": "rd=reg4:r,rm=reg4:o1,b=1,rotate=00,sbz=00,s=1",
			"OpcodeEncoding": [
				{
					"Condition": "[register]",
					"Encoding": "[arm-extended-register]"
				}
			]
		},
		{
			"Name": "Wfe",
			"Commutative": "false",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Wait for Event",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Wfi",
			"Commutative": "false",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Wait for Interrupt",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Yield",
			"Commutative": "false",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Yield",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Movt",
			"Commutative": "false",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Movt [load high portion]",
			"OpcodeEncodingAppend": "s=0,opcode=1010,rd=reg4:r,rn=imm4s4:o2,immediate12=imm12:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][constant]",
					"Encoding": "[arm-data-processing-immediate]"
				}
			]
		},
		{
			"Name": "Movw",
			"Commutative": "false",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 1,
			"ResultCount": 1,
			"Description": "Movw [load low]",
			"OpcodeEncodingAppend": "s=0,opcode=1101,rd=reg4:r,rn=imm4s4:o1,immediate12=imm12:o1",
			"OpcodeEncoding": [
				{
					"Condition": "[constant]",
					"Encoding": "[arm-data-processing-immediate]"
				}
			]
		},
		{
			"Name": "Mov",
			"Commutative": "false",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 1,
			"ResultCount": 1,
			"Description": "Mov",
			"OpcodeEncoding": [
				{
					"Condition": "[register]",
					"Encoding": "[arm-data-processing-shift-amount],s=setflag:status,opcode=1101,rd=reg4:r,rn=0000,shiftamount=00000,shifttype=00,rm=reg4:o1"
				},
				{
					"Condition": "[constant]",
					"Encoding": "[arm-data-processing-immediate],s=setflag:status,opcode=1101,rd=reg4:r,rn=0000,immediate12=imm12:o1"
				}
			]
		},
		{
			"Name": "MovRegShift",
			"Commutative": "false",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "C",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Move Immediate with Register Shift",
			"OpcodeEncodingAppend": "s=setflag:status,opcode=1101,rd=reg4:r,rn=0000,rm=reg4:o1,rs=reg4:o2,shifttype=reg4:o3",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][constant]",
					"Encoding": "[arm-data-processing-shift-register]"
				}
			]
		},
		{
			"Name": "Lsl",
			"Commutative": "false",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "C",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Shift Left",
			"OpcodeEncodingAppend": "",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-data-processing-shift-register],s=setflag:status,opcode=1101,rd=reg4:r,rn=0000,rm=reg4:o1,rs=reg4:o2,shifttype=00"
				},
				{
					"Condition": "[register][constant]",
					"Encoding": "[arm-data-processing-shift-amount],s=setflag:status,opcode=1101,rd=reg4:r,rn=0000,rm=reg4:o1,shiftamount=imm5:o2,shifttype=00"
				}
			]
		},
		{
			"Name": "Lsr",
			"Commutative": "false",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "C",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Shift Right",
			"OpcodeEncodingAppend": "",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-data-processing-shift-register],s=setflag:status,opcode=1101,rd=reg4:r,rn=0000,rm=reg4:o1,rs=reg4:o2,shifttype=01"
				},
				{
					"Condition": "[register][constant]",
					"Encoding": "[arm-data-processing-shift-amount],s=setflag:status,opcode=1101,rd=reg4:r,rn=0000,rm=reg4:o1,shiftamount=imm5:o2,shifttype=01"
				}
			]
		},
		{
			"Name": "Asr",
			"Commutative": "false",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "C",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Arthmetic Shift Right",
			"OpcodeEncodingAppend": "",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-data-processing-shift-register],s=setflag:status,opcode=1101,rd=reg4:r,rn=0000,rm=reg4:o1,rs=reg4:o2,shifttype=10"
				},
				{
					"Condition": "[register][constant]",
					"Encoding": "[arm-data-processing-shift-amount],s=setflag:status,opcode=1101,rd=reg4:r,rn=0000,rm=reg4:o1,shiftamount=imm5:o2,shifttype=10"
				}
			]
		},
		{
			"Name": "Ror",
			"Commutative": "false",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "C",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Rotate Right",
			"OpcodeEncodingAppend": "",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-data-processing-shift-register],s=setflag:status,opcode=1101,rd=reg4:r,rn=0000,rm=reg4:o1,rs=reg4:o2,shifttype=11"
				},
				{
					"Condition": "[register][constant]",
					"Encoding": "[arm-data-processing-shift-amount],s=setflag:status,opcode=1101,rd=reg4:r,rn=0000,rm=reg4:o1,shiftamount=imm5:o2,shifttype=11"
				}
			]
		},
		{
			"Name": "VAdd",
			"Commutative": "true",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Addition",
			"OpcodeEncodingAppend": "",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "conditional|11100|[D]|11|[Vn]|[Vd]|101|[sz]|[N]|0|[M]|0|[Vm]",
					"Append": "D=0,Vn=reg4:o1,Vd=reg4:r,sz=fp:r,N=0,M=0,Vm=reg4:o2"
				}
			]
		},
		{
			"Name": "VSub",
			"Commutative": "true",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Subtraction",
			"OpcodeEncodingAppend": "",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "conditional|11100|[D]|11|[Vn]|[Vd]|101|[sz]|[N]|1|[M]|0|[Vm]",
					"Append": "D=0,Vn=reg4:o1,Vd=reg4:r,sz=fp:r,N=0,M=0,Vm=reg4:o2"
				}
			]
		},
		{
			"Name": "VMul",
			"Commutative": "true",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Multiply",
			"OpcodeEncodingAppend": "",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "conditional|11100|[D]|10|[Vn]|[Vd]|101|[sz]|[N]|0|[M]|0|[Vm]",
					"Append": "D=0,Vn=reg4:o1,Vd=reg4:r,sz=fp:r,N=0,M=0,Vm=reg4:o2"
				}
			]
		},
		{
			"Name": "VDiv",
			"Commutative": "true",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Divide",
			"OpcodeEncodingAppend": "",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "conditional|11101|[D]|00|[Vn]|[Vd]|101|[sz]|[N]|0|[M]|0|[Vm]",
					"Append": "D=0,Vn=reg4:o1,Vd=reg4:r,sz=fp:r,N=0,M=0,Vm=reg4:o2"
				}
			]
		},
		{
			"Name": "VMov",
			"Commutative": "true",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 1,
			"ResultCount": 1,
			"Description": "Move",
			"OpcodeEncodingAppend": "",
			"OpcodeEncoding": [
				{
					"Condition": "[floatregister]",
					"Encoding": "conditional|11101|[D]|11|0000|[Vd]|101|[sz]|0|1|[M]|0|[Vm]",
					"Append": "D=0,Vd=reg4:r,sz=fp:r,M=0,Vm=reg4:o1"
				},
				{
					"Condition": "[constant]",
					"Encoding": "conditional|11101|[D]|00|[imm4H]|[Vd]|101|[sz]|0|0|0|0|[imm4L]",
					"Append": "D=0,Vd=reg4:r,sz=fp:r,imm4H=imm4s4:o1,imm4HLimm4:o1"
				}
			]
		},
		{
			"Name": "VMov2FP",
			"Commutative": "true",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 1,
			"ResultCount": 1,
			"Description": "Move (ARM core register to scalar)",
			"OpcodeEncodingAppend": "",
			"OpcodeEncoding": [
				{
					"Condition": "[register]",
					"Encoding": "conditional|1110|0|[opc1]|0|[Vd]|[Rt]|1011|[D]|[opc2]|1|0000",
					"Append": "D=0,Vd=reg4:r,sz=fp:r,M=0,Rt=reg4:o1,opc1=00,opc2=00"
				}
			]
		},
		{
			"Name": "VMov2U",
			"Commutative": "true",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 1,
			"ResultCount": 1,
			"Description": "Move (scalar to ARM core register) [Unsigned]",
			"OpcodeEncodingAppend": "",
			"OpcodeEncoding": [
				{
					"Condition": "[floatregister]",
					"Encoding": "conditional|1110|[U]|[opc1]|1|[Vn]|[Rt]|1011|[N]|[opc2]|1|0000",
					"Append": "D=0,Rt=reg4:r,sz=fp:r,M=0,Vn=reg4:o1,opc1=00,opc2=00,N=1,U=1"
				}
			]
		},
		{
			"Name": "VMov2S",
			"Commutative": "true",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 1,
			"ResultCount": 1,
			"Description": "Move (scalar to ARM core register) [Signed]",
			"OpcodeEncodingAppend": "",
			"OpcodeEncoding": [
				{
					"Condition": "[floatregister]",
					"Encoding": "conditional|1110|[U]|[opc1]|1|[Vn]|[Rt]|1011|[N]|[opc2]|1|0000",
					"Append": "D=0,Rt=reg4:r,sz=fp:r,M=0,Vn=reg4:o1,opc1=00,opc2=00,N=0,U=0"
				}
			]
		},
		{
			"Name": "VCmp",
			"Commutative": "true",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 0,
			"Description": "Compares two floating-point registers",
			"OpcodeEncodingAppend": "",
			"OpcodeEncoding": [
				{
					"Condition": "[floatregister][floatregister]",
					"Encoding": "conditional|11101|[D]|11|0100|[Vd]|101|[sz]|[E]|1|[M]|0|[Vm]",
					"Append": "D=0,Vd=reg4:o1,sz=fp:o1,E=0,M=0,Vm=reg4:o2"
				},
				{
					"Condition": "[floatregister][zero]",
					"Encoding": "conditional|11101|[D]|11|1010|[Vd]|101|[sz]|[E]|1|0|0|0000",
					"Append": "D=0,Vd=reg4:o1,sz=fp:o1,E=0"
				}
			]
		},
		{
			"Name": "VMrs",
			"Commutative": "true",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 0,
			"ResultCount": 1,
			"Description": "Read Floating-Point Control Register",
			"OpcodeEncodingAppend": "",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "conditional|111011110001|[Rt]|101000010000",
					"Append": "Rt=reg4:r"
				}
			]
		},
		{
			"Name": "VMrs_APSR",
			"Commutative": "true",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "NZCV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 0,
			"ResultCount": 0,
			"Description": "Read Floating-Point Control Register into APSR",
			"OpcodeEncodingAppend": "",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "conditional|111011110001|1111|101000010000"
				}
			]
		},
		{
			"Name": "VMsr",
			"Commutative": "true",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 1,
			"ResultCount": 0,
			"Description": "Read Floating-Point Control Register",
			"OpcodeEncodingAppend": "",
			"OpcodeEncoding": [
				{
					"Condition": "[register]",
					"Encoding": "conditional|111011100001|[Rt]|101000010000",
					"Append": "Rt=reg4:o1"
				}
			]
		},
		{
			"Name": "VLdr",
			"Commutative": "true",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Loads a single extension register from memory",
			"OpcodeEncodingAppend": "",
			"OpcodeEncoding": [
				{
					"Condition": "[register][constant]",
					"Encoding": "conditional|1101|[U]|[D]|01|[Rn]|[Vd]|101|[sz]|[imm8]",
					"Append": "U=0,D=0,Vd=reg4:r,Rn=reg4:o1,sz=fp:r,imm8=imm8:o2"
				}
			]
		},
		{
			"Name": "VStr",
			"Commutative": "true",
			"FamilyName": "ARM32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 0,
			"Description": "Stores a single extension register to memory",
			"OpcodeEncodingAppend": "",
			"OpcodeEncoding": [
				{
					"Condition": "[register][constant][register]",
					"Encoding": "conditional|1101|[U]|[D]|00|[Rn]|[Vd]|101|[sz]|[imm8]",
					"Append": "U=0,D=0,Vd=reg4:o3,Rn=reg4:o1,sz=fp:o3,imm8=imm8:o2"
				}
			]
		}
	]
}
