// Seed: 155386666
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5 = id_2;
  module_0 modCall_1 (
      id_4,
      id_4
  );
endmodule
module module_2 (
    input  tri  id_0
    , id_4,
    output wire id_1,
    input  wor  id_2
);
  uwire id_5;
  wire  id_6;
  wire  id_7;
  module_0 modCall_1 (
      id_4,
      id_6
  );
  assign id_5 = 1;
endmodule
