

================================================================
== Vitis HLS Report for 'doitgen_Pipeline_VITIS_LOOP_22_5'
================================================================
* Date:           Mon May  5 03:28:05 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        doitgen
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.983 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       33|       33|  0.165 us|  0.165 us|   33|   33|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_22_5  |       31|       31|         3|          1|          1|    30|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       44|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|       93|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       93|       80|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln22_fu_90_p2   |         +|   0|  0|  12|           5|           1|
    |add_ln23_fu_109_p2  |         +|   0|  0|  21|          14|          14|
    |icmp_ln22_fu_84_p2  |      icmp|   0|  0|   9|           5|           3|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  44|          25|          20|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_p_1     |   9|          2|    5|         10|
    |p_fu_40                  |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   12|         24|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln23_reg_144                  |  14|   0|   14|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |p_1_reg_130                       |   5|   0|    5|          0|
    |p_fu_40                           |   5|   0|    5|          0|
    |sum_load_reg_149                  |  64|   0|   64|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  93|   0|   93|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+--------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  doitgen_Pipeline_VITIS_LOOP_22_5|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  doitgen_Pipeline_VITIS_LOOP_22_5|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  doitgen_Pipeline_VITIS_LOOP_22_5|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  doitgen_Pipeline_VITIS_LOOP_22_5|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  doitgen_Pipeline_VITIS_LOOP_22_5|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  doitgen_Pipeline_VITIS_LOOP_22_5|  return value|
|sub_ln19      |   in|   14|     ap_none|                          sub_ln19|        scalar|
|A_address0    |  out|   14|   ap_memory|                                 A|         array|
|A_ce0         |  out|    1|   ap_memory|                                 A|         array|
|A_we0         |  out|    1|   ap_memory|                                 A|         array|
|A_d0          |  out|   64|   ap_memory|                                 A|         array|
|sum_address0  |  out|    5|   ap_memory|                               sum|         array|
|sum_ce0       |  out|    1|   ap_memory|                               sum|         array|
|sum_q0        |   in|   64|   ap_memory|                               sum|         array|
+--------------+-----+-----+------------+----------------------------------+--------------+

