<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_O_T_C_U_C_e5de5f84</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_O_T_C_U_C_e5de5f84'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_O_T_C_U_C_e5de5f84')">rsnoc_z_H_R_O_T_C_U_C_e5de5f84</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.91</td>
<td class="s6 cl rt"><a href="mod2772.html#Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2772.html#Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2772.html#Toggle" > 17.14</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2772.html#Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_reg_14_10_2022/main_reg_excl_ddr_puff_14_10_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_reg_14_10_2022/main_reg_excl_ddr_puff_14_10_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2772.html#inst_tag_248753"  onclick="showContent('inst_tag_248753')">config_ss_tb.DUT.flexnoc.flexnoc.ARM_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></td>
<td class="s4 cl rt"> 45.13</td>
<td class="s6 cl rt"><a href="mod2772.html#inst_tag_248753_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248753_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2772.html#inst_tag_248753_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248753_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2772.html#inst_tag_248754"  onclick="showContent('inst_tag_248754')">config_ss_tb.DUT.flexnoc.flexnoc.ARM_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></td>
<td class="s4 cl rt"> 45.13</td>
<td class="s6 cl rt"><a href="mod2772.html#inst_tag_248754_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248754_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2772.html#inst_tag_248754_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248754_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2772.html#inst_tag_248755"  onclick="showContent('inst_tag_248755')">config_ss_tb.DUT.flexnoc.flexnoc.ARM_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></td>
<td class="s4 cl rt"> 45.13</td>
<td class="s6 cl rt"><a href="mod2772.html#inst_tag_248755_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248755_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2772.html#inst_tag_248755_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248755_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2772.html#inst_tag_248762"  onclick="showContent('inst_tag_248762')">config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl1_c3</a></td>
<td class="s4 cl rt"> 45.13</td>
<td class="s6 cl rt"><a href="mod2772.html#inst_tag_248762_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248762_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2772.html#inst_tag_248762_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248762_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2772.html#inst_tag_248763"  onclick="showContent('inst_tag_248763')">config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl1_c2</a></td>
<td class="s4 cl rt"> 45.13</td>
<td class="s6 cl rt"><a href="mod2772.html#inst_tag_248763_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248763_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2772.html#inst_tag_248763_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248763_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2772.html#inst_tag_248764"  onclick="showContent('inst_tag_248764')">config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl1_c1</a></td>
<td class="s4 cl rt"> 45.13</td>
<td class="s6 cl rt"><a href="mod2772.html#inst_tag_248764_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248764_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2772.html#inst_tag_248764_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248764_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2772.html#inst_tag_248765"  onclick="showContent('inst_tag_248765')">config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></td>
<td class="s4 cl rt"> 45.13</td>
<td class="s6 cl rt"><a href="mod2772.html#inst_tag_248765_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248765_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2772.html#inst_tag_248765_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248765_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2772.html#inst_tag_248766"  onclick="showContent('inst_tag_248766')">config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></td>
<td class="s4 cl rt"> 45.13</td>
<td class="s6 cl rt"><a href="mod2772.html#inst_tag_248766_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248766_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2772.html#inst_tag_248766_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248766_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2772.html#inst_tag_248767"  onclick="showContent('inst_tag_248767')">config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></td>
<td class="s4 cl rt"> 45.13</td>
<td class="s6 cl rt"><a href="mod2772.html#inst_tag_248767_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248767_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2772.html#inst_tag_248767_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248767_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2772.html#inst_tag_248768"  onclick="showContent('inst_tag_248768')">config_ss_tb.DUT.flexnoc.flexnoc.ACPU_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></td>
<td class="s4 cl rt"> 45.13</td>
<td class="s6 cl rt"><a href="mod2772.html#inst_tag_248768_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248768_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2772.html#inst_tag_248768_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248768_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2772.html#inst_tag_248769"  onclick="showContent('inst_tag_248769')">config_ss_tb.DUT.flexnoc.flexnoc.ACPU_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></td>
<td class="s4 cl rt"> 45.13</td>
<td class="s6 cl rt"><a href="mod2772.html#inst_tag_248769_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248769_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2772.html#inst_tag_248769_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248769_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2772.html#inst_tag_248770"  onclick="showContent('inst_tag_248770')">config_ss_tb.DUT.flexnoc.flexnoc.ACPU_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></td>
<td class="s4 cl rt"> 45.13</td>
<td class="s6 cl rt"><a href="mod2772.html#inst_tag_248770_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248770_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2772.html#inst_tag_248770_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248770_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2772.html#inst_tag_248747"  onclick="showContent('inst_tag_248747')">config_ss_tb.DUT.flexnoc.flexnoc.GBE_Probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></td>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2772.html#inst_tag_248747_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248747_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2772.html#inst_tag_248747_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248747_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2772.html#inst_tag_248748"  onclick="showContent('inst_tag_248748')">config_ss_tb.DUT.flexnoc.flexnoc.GBE_Probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></td>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2772.html#inst_tag_248748_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248748_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2772.html#inst_tag_248748_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248748_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2772.html#inst_tag_248749"  onclick="showContent('inst_tag_248749')">config_ss_tb.DUT.flexnoc.flexnoc.GBE_Probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></td>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2772.html#inst_tag_248749_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248749_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2772.html#inst_tag_248749_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248749_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2772.html#inst_tag_248750"  onclick="showContent('inst_tag_248750')">config_ss_tb.DUT.flexnoc.flexnoc.USB_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></td>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2772.html#inst_tag_248750_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248750_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2772.html#inst_tag_248750_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248750_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2772.html#inst_tag_248751"  onclick="showContent('inst_tag_248751')">config_ss_tb.DUT.flexnoc.flexnoc.USB_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></td>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2772.html#inst_tag_248751_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248751_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2772.html#inst_tag_248751_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248751_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2772.html#inst_tag_248752"  onclick="showContent('inst_tag_248752')">config_ss_tb.DUT.flexnoc.flexnoc.USB_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></td>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2772.html#inst_tag_248752_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248752_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2772.html#inst_tag_248752_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248752_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2772.html#inst_tag_248756"  onclick="showContent('inst_tag_248756')">config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl1_c3</a></td>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2772.html#inst_tag_248756_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248756_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2772.html#inst_tag_248756_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248756_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2772.html#inst_tag_248757"  onclick="showContent('inst_tag_248757')">config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl1_c2</a></td>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2772.html#inst_tag_248757_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248757_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2772.html#inst_tag_248757_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248757_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2772.html#inst_tag_248758"  onclick="showContent('inst_tag_248758')">config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl1_c1</a></td>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2772.html#inst_tag_248758_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248758_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2772.html#inst_tag_248758_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248758_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2772.html#inst_tag_248759"  onclick="showContent('inst_tag_248759')">config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></td>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2772.html#inst_tag_248759_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248759_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2772.html#inst_tag_248759_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248759_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2772.html#inst_tag_248760"  onclick="showContent('inst_tag_248760')">config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></td>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2772.html#inst_tag_248760_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248760_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2772.html#inst_tag_248760_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248760_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2772.html#inst_tag_248761"  onclick="showContent('inst_tag_248761')">config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></td>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2772.html#inst_tag_248761_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248761_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2772.html#inst_tag_248761_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248761_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_248753'>
<hr>
<a name="inst_tag_248753"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_248753" >config_ss_tb.DUT.flexnoc.flexnoc.ARM_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.13</td>
<td class="s6 cl rt"><a href="mod2772.html#inst_tag_248753_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248753_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2772.html#inst_tag_248753_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248753_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.55</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 15.22</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.49</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  7.29</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod74.html#inst_tag_2471" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2736_1.html#inst_tag_237851" id="tag_urg_inst_237851">ursrrerg</a></td>
<td class="s5 cl rt"> 57.83</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_248754'>
<hr>
<a name="inst_tag_248754"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_248754" >config_ss_tb.DUT.flexnoc.flexnoc.ARM_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.13</td>
<td class="s6 cl rt"><a href="mod2772.html#inst_tag_248754_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248754_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2772.html#inst_tag_248754_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248754_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.55</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 15.22</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.49</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  7.29</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod74.html#inst_tag_2471" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2736_1.html#inst_tag_237852" id="tag_urg_inst_237852">ursrrerg</a></td>
<td class="s5 cl rt"> 57.83</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_248755'>
<hr>
<a name="inst_tag_248755"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_248755" >config_ss_tb.DUT.flexnoc.flexnoc.ARM_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.13</td>
<td class="s6 cl rt"><a href="mod2772.html#inst_tag_248755_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248755_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2772.html#inst_tag_248755_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248755_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.55</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 15.22</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.49</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  7.29</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod74.html#inst_tag_2471" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2736_1.html#inst_tag_237853" id="tag_urg_inst_237853">ursrrerg</a></td>
<td class="s5 cl rt"> 57.83</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_248762'>
<hr>
<a name="inst_tag_248762"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy36.html#tag_urg_inst_248762" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl1_c3</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.13</td>
<td class="s6 cl rt"><a href="mod2772.html#inst_tag_248762_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248762_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2772.html#inst_tag_248762_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248762_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.55</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 15.22</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.95</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  5.15</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod1973.html#inst_tag_174263" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2736_2.html#inst_tag_237963" id="tag_urg_inst_237963">ursrrerg</a></td>
<td class="s5 cl rt"> 57.83</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_248763'>
<hr>
<a name="inst_tag_248763"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy36.html#tag_urg_inst_248763" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl1_c2</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.13</td>
<td class="s6 cl rt"><a href="mod2772.html#inst_tag_248763_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248763_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2772.html#inst_tag_248763_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248763_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.55</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 15.22</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.95</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  5.15</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod1973.html#inst_tag_174263" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2736_2.html#inst_tag_237964" id="tag_urg_inst_237964">ursrrerg</a></td>
<td class="s5 cl rt"> 57.83</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_248764'>
<hr>
<a name="inst_tag_248764"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy36.html#tag_urg_inst_248764" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl1_c1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.13</td>
<td class="s6 cl rt"><a href="mod2772.html#inst_tag_248764_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248764_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2772.html#inst_tag_248764_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248764_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.55</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 15.22</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.95</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  5.15</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod1973.html#inst_tag_174263" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2736_2.html#inst_tag_237965" id="tag_urg_inst_237965">ursrrerg</a></td>
<td class="s5 cl rt"> 57.83</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_248765'>
<hr>
<a name="inst_tag_248765"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy36.html#tag_urg_inst_248765" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.13</td>
<td class="s6 cl rt"><a href="mod2772.html#inst_tag_248765_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248765_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2772.html#inst_tag_248765_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248765_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.55</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 15.22</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.95</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  5.15</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod1973.html#inst_tag_174263" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2736_2.html#inst_tag_237967" id="tag_urg_inst_237967">ursrrerg</a></td>
<td class="s5 cl rt"> 57.83</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_248766'>
<hr>
<a name="inst_tag_248766"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy36.html#tag_urg_inst_248766" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.13</td>
<td class="s6 cl rt"><a href="mod2772.html#inst_tag_248766_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248766_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2772.html#inst_tag_248766_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248766_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.55</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 15.22</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.95</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  5.15</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod1973.html#inst_tag_174263" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2736_2.html#inst_tag_237968" id="tag_urg_inst_237968">ursrrerg</a></td>
<td class="s5 cl rt"> 57.83</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_248767'>
<hr>
<a name="inst_tag_248767"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy36.html#tag_urg_inst_248767" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.13</td>
<td class="s6 cl rt"><a href="mod2772.html#inst_tag_248767_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248767_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2772.html#inst_tag_248767_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248767_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.55</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 15.22</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.95</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  5.15</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod1973.html#inst_tag_174263" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2736_2.html#inst_tag_237969" id="tag_urg_inst_237969">ursrrerg</a></td>
<td class="s5 cl rt"> 57.83</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_248768'>
<hr>
<a name="inst_tag_248768"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_248768" >config_ss_tb.DUT.flexnoc.flexnoc.ACPU_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.13</td>
<td class="s6 cl rt"><a href="mod2772.html#inst_tag_248768_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248768_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2772.html#inst_tag_248768_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248768_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.55</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 15.22</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.49</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  7.29</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod74.html#inst_tag_2472" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2736_4.html#inst_tag_238126" id="tag_urg_inst_238126">ursrrerg</a></td>
<td class="s5 cl rt"> 57.83</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_248769'>
<hr>
<a name="inst_tag_248769"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_248769" >config_ss_tb.DUT.flexnoc.flexnoc.ACPU_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.13</td>
<td class="s6 cl rt"><a href="mod2772.html#inst_tag_248769_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248769_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2772.html#inst_tag_248769_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248769_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.55</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 15.22</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.49</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  7.29</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod74.html#inst_tag_2472" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2736_4.html#inst_tag_238127" id="tag_urg_inst_238127">ursrrerg</a></td>
<td class="s5 cl rt"> 57.83</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_248770'>
<hr>
<a name="inst_tag_248770"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_248770" >config_ss_tb.DUT.flexnoc.flexnoc.ACPU_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.13</td>
<td class="s6 cl rt"><a href="mod2772.html#inst_tag_248770_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248770_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2772.html#inst_tag_248770_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248770_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.55</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 15.22</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.49</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  7.29</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod74.html#inst_tag_2472" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2736_4.html#inst_tag_238128" id="tag_urg_inst_238128">ursrrerg</a></td>
<td class="s5 cl rt"> 57.83</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_248747'>
<hr>
<a name="inst_tag_248747"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_248747" >config_ss_tb.DUT.flexnoc.flexnoc.GBE_Probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2772.html#inst_tag_248747_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248747_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2772.html#inst_tag_248747_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248747_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.18</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 21.74</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 39.27</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s1 cl rt"> 10.42</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod74.html#inst_tag_2469" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2736_0.html#inst_tag_237817" id="tag_urg_inst_237817">ursrrerg</a></td>
<td class="s6 cl rt"> 62.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_248748'>
<hr>
<a name="inst_tag_248748"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_248748" >config_ss_tb.DUT.flexnoc.flexnoc.GBE_Probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2772.html#inst_tag_248748_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248748_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2772.html#inst_tag_248748_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248748_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.18</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 21.74</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 39.27</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s1 cl rt"> 10.42</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod74.html#inst_tag_2469" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2736_0.html#inst_tag_237818" id="tag_urg_inst_237818">ursrrerg</a></td>
<td class="s6 cl rt"> 62.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_248749'>
<hr>
<a name="inst_tag_248749"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_248749" >config_ss_tb.DUT.flexnoc.flexnoc.GBE_Probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2772.html#inst_tag_248749_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248749_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2772.html#inst_tag_248749_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248749_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.18</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 21.74</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 39.27</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s1 cl rt"> 10.42</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod74.html#inst_tag_2469" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2736_0.html#inst_tag_237819" id="tag_urg_inst_237819">ursrrerg</a></td>
<td class="s6 cl rt"> 62.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_248750'>
<hr>
<a name="inst_tag_248750"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_248750" >config_ss_tb.DUT.flexnoc.flexnoc.USB_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2772.html#inst_tag_248750_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248750_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2772.html#inst_tag_248750_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248750_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.18</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 21.74</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 39.27</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s1 cl rt"> 10.42</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod74.html#inst_tag_2470" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2736_0.html#inst_tag_237842" id="tag_urg_inst_237842">ursrrerg</a></td>
<td class="s6 cl rt"> 62.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_248751'>
<hr>
<a name="inst_tag_248751"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_248751" >config_ss_tb.DUT.flexnoc.flexnoc.USB_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2772.html#inst_tag_248751_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248751_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2772.html#inst_tag_248751_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248751_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.18</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 21.74</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 39.27</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s1 cl rt"> 10.42</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod74.html#inst_tag_2470" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2736_0.html#inst_tag_237843" id="tag_urg_inst_237843">ursrrerg</a></td>
<td class="s6 cl rt"> 62.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_248752'>
<hr>
<a name="inst_tag_248752"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_248752" >config_ss_tb.DUT.flexnoc.flexnoc.USB_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2772.html#inst_tag_248752_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248752_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2772.html#inst_tag_248752_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248752_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.18</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 21.74</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 39.27</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s1 cl rt"> 10.42</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod74.html#inst_tag_2470" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2736_0.html#inst_tag_237844" id="tag_urg_inst_237844">ursrrerg</a></td>
<td class="s6 cl rt"> 62.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_248756'>
<hr>
<a name="inst_tag_248756"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy34.html#tag_urg_inst_248756" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl1_c3</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2772.html#inst_tag_248756_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248756_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2772.html#inst_tag_248756_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248756_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.18</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 21.74</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.50</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  7.35</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod1973.html#inst_tag_174262" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2736_1.html#inst_tag_237871" id="tag_urg_inst_237871">ursrrerg</a></td>
<td class="s6 cl rt"> 62.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_248757'>
<hr>
<a name="inst_tag_248757"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy34.html#tag_urg_inst_248757" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl1_c2</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2772.html#inst_tag_248757_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248757_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2772.html#inst_tag_248757_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248757_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.18</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 21.74</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.50</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  7.35</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod1973.html#inst_tag_174262" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2736_1.html#inst_tag_237872" id="tag_urg_inst_237872">ursrrerg</a></td>
<td class="s6 cl rt"> 62.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_248758'>
<hr>
<a name="inst_tag_248758"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy34.html#tag_urg_inst_248758" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl1_c1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2772.html#inst_tag_248758_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248758_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2772.html#inst_tag_248758_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248758_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.18</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 21.74</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.50</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  7.35</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod1973.html#inst_tag_174262" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2736_1.html#inst_tag_237873" id="tag_urg_inst_237873">ursrrerg</a></td>
<td class="s6 cl rt"> 62.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_248759'>
<hr>
<a name="inst_tag_248759"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy34.html#tag_urg_inst_248759" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2772.html#inst_tag_248759_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248759_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2772.html#inst_tag_248759_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248759_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.18</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 21.74</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.50</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  7.35</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod1973.html#inst_tag_174262" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2736_1.html#inst_tag_237875" id="tag_urg_inst_237875">ursrrerg</a></td>
<td class="s6 cl rt"> 62.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_248760'>
<hr>
<a name="inst_tag_248760"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy34.html#tag_urg_inst_248760" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2772.html#inst_tag_248760_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248760_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2772.html#inst_tag_248760_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248760_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.18</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 21.74</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.50</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  7.35</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod1973.html#inst_tag_174262" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2736_1.html#inst_tag_237876" id="tag_urg_inst_237876">ursrrerg</a></td>
<td class="s6 cl rt"> 62.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_248761'>
<hr>
<a name="inst_tag_248761"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy34.html#tag_urg_inst_248761" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2772.html#inst_tag_248761_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248761_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2772.html#inst_tag_248761_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2772.html#inst_tag_248761_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.18</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 21.74</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.50</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  7.35</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod1973.html#inst_tag_174262" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2736_1.html#inst_tag_237877" id="tag_urg_inst_237877">ursrrerg</a></td>
<td class="s6 cl rt"> 62.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_O_T_C_U_C_e5de5f84'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2772.html" >rsnoc_z_H_R_O_T_C_U_C_e5de5f84</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7188</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7202</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7221</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7170                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7171       1/1          		if ( ! Sys_Clk_RstN )
7172       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7173       1/1          		else if ( VldSet )
7174       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7175                    	assign Sys_Pwr_Idle = 1'b0;
7176                    	assign Sys_Pwr_WakeUp = 1'b0;
7177                    	assign Trig = Mode ? 1'b0 : VldReset;
7178                    	assign u_76e9 = Cnt + 8'b00000001;
7179                    	assign u_2ee2 = Cnt - 8'b00000001;
7180                    	assign CntFwd =
7181                    			{ 8 { ( ~ CntInit ) }  }
7182                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7183                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7184                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
7185                    	assign Val = Cnt;
7186                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7187                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7188       1/1          		case ( uu_7d6f_caseSel )
7189       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7190       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7191       1/1          			default : u_7d6f = 8'b0 ;
7192                    		endcase
7193                    	end
7194                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7195       1/1          		if ( ! Sys_Clk_RstN )
7196       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7197       1/1          		else if ( CntEn )
7198       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7199                    	// synopsys translate_off
7200                    	// synthesis translate_off
7201                    	always @( posedge Sys_Clk )
7202       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7203       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7204       <font color = "grey">unreachable  </font>				dontStop = 0;
7205       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7206       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7207       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7208       <font color = "grey">unreachable  </font>					$display(
7209                    						&quot;SimulError: at %0t : %s&quot;
7210                    					, $realtime ,
7211                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7212                    					);
7213       <font color = "grey">unreachable  </font>					$stop;
7214                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7215                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7216                    	// synthesis translate_on
7217                    	// synopsys translate_on
7218                    	// synopsys translate_off
7219                    	// synthesis translate_off
7220                    	always @( posedge Sys_Clk )
7221       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7222       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7223       <font color = "grey">unreachable  </font>				dontStop = 0;
7224       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7225       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7226       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7227       <font color = "grey">unreachable  </font>					$stop;
7228                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7229                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod2772.html" >rsnoc_z_H_R_O_T_C_U_C_e5de5f84</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7154
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7177
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2772.html" >rsnoc_z_H_R_O_T_C_U_C_e5de5f84</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">6</td>
<td class="rt">27.27 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">12</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">6</td>
<td class="rt">27.27 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">12</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2772.html" >rsnoc_z_H_R_O_T_C_U_C_e5de5f84</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7154       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7177       	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7171       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7172       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7173       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7174       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7188       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7189       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7190       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7191       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7195       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7196       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7197       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7198       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_248753'>
<a name="inst_tag_248753_Line"></a>
<b>Line Coverage for Instance : <a href="mod2772.html#inst_tag_248753" >config_ss_tb.DUT.flexnoc.flexnoc.ARM_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7188</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7202</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7221</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7170                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7171       1/1          		if ( ! Sys_Clk_RstN )
7172       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7173       1/1          		else if ( VldSet )
7174       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7175                    	assign Sys_Pwr_Idle = 1'b0;
7176                    	assign Sys_Pwr_WakeUp = 1'b0;
7177                    	assign Trig = Mode ? 1'b0 : VldReset;
7178                    	assign u_76e9 = Cnt + 8'b00000001;
7179                    	assign u_2ee2 = Cnt - 8'b00000001;
7180                    	assign CntFwd =
7181                    			{ 8 { ( ~ CntInit ) }  }
7182                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7183                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7184                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
7185                    	assign Val = Cnt;
7186                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7187                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7188       1/1          		case ( uu_7d6f_caseSel )
7189       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7190       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7191       1/1          			default : u_7d6f = 8'b0 ;
7192                    		endcase
7193                    	end
7194                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7195       1/1          		if ( ! Sys_Clk_RstN )
7196       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7197       1/1          		else if ( CntEn )
7198       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7199                    	// synopsys translate_off
7200                    	// synthesis translate_off
7201                    	always @( posedge Sys_Clk )
7202       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7203       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7204       <font color = "grey">unreachable  </font>				dontStop = 0;
7205       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7206       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7207       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7208       <font color = "grey">unreachable  </font>					$display(
7209                    						&quot;SimulError: at %0t : %s&quot;
7210                    					, $realtime ,
7211                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7212                    					);
7213       <font color = "grey">unreachable  </font>					$stop;
7214                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7215                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7216                    	// synthesis translate_on
7217                    	// synopsys translate_on
7218                    	// synopsys translate_off
7219                    	// synthesis translate_off
7220                    	always @( posedge Sys_Clk )
7221       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7222       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7223       <font color = "grey">unreachable  </font>				dontStop = 0;
7224       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7225       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7226       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7227       <font color = "grey">unreachable  </font>					$stop;
7228                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7229                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_248753_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2772.html#inst_tag_248753" >config_ss_tb.DUT.flexnoc.flexnoc.ARM_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7154
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7177
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_248753_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2772.html#inst_tag_248753" >config_ss_tb.DUT.flexnoc.flexnoc.ARM_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">2</td>
<td class="rt">9.09  </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">7</td>
<td class="rt">10.00 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">3</td>
<td class="rt">8.57  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">2</td>
<td class="rt">9.09  </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">7</td>
<td class="rt">10.00 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">3</td>
<td class="rt">8.57  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_248753_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2772.html#inst_tag_248753" >config_ss_tb.DUT.flexnoc.flexnoc.ARM_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7154       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7177       	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7171       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7172       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7173       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7174       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7188       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7189       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7190       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7191       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7195       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7196       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7197       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7198       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_248754'>
<a name="inst_tag_248754_Line"></a>
<b>Line Coverage for Instance : <a href="mod2772.html#inst_tag_248754" >config_ss_tb.DUT.flexnoc.flexnoc.ARM_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7188</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7202</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7221</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7170                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7171       1/1          		if ( ! Sys_Clk_RstN )
7172       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7173       1/1          		else if ( VldSet )
7174       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7175                    	assign Sys_Pwr_Idle = 1'b0;
7176                    	assign Sys_Pwr_WakeUp = 1'b0;
7177                    	assign Trig = Mode ? 1'b0 : VldReset;
7178                    	assign u_76e9 = Cnt + 8'b00000001;
7179                    	assign u_2ee2 = Cnt - 8'b00000001;
7180                    	assign CntFwd =
7181                    			{ 8 { ( ~ CntInit ) }  }
7182                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7183                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7184                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
7185                    	assign Val = Cnt;
7186                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7187                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7188       1/1          		case ( uu_7d6f_caseSel )
7189       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7190       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7191       1/1          			default : u_7d6f = 8'b0 ;
7192                    		endcase
7193                    	end
7194                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7195       1/1          		if ( ! Sys_Clk_RstN )
7196       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7197       1/1          		else if ( CntEn )
7198       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7199                    	// synopsys translate_off
7200                    	// synthesis translate_off
7201                    	always @( posedge Sys_Clk )
7202       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7203       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7204       <font color = "grey">unreachable  </font>				dontStop = 0;
7205       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7206       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7207       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7208       <font color = "grey">unreachable  </font>					$display(
7209                    						&quot;SimulError: at %0t : %s&quot;
7210                    					, $realtime ,
7211                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7212                    					);
7213       <font color = "grey">unreachable  </font>					$stop;
7214                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7215                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7216                    	// synthesis translate_on
7217                    	// synopsys translate_on
7218                    	// synopsys translate_off
7219                    	// synthesis translate_off
7220                    	always @( posedge Sys_Clk )
7221       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7222       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7223       <font color = "grey">unreachable  </font>				dontStop = 0;
7224       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7225       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7226       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7227       <font color = "grey">unreachable  </font>					$stop;
7228                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7229                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_248754_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2772.html#inst_tag_248754" >config_ss_tb.DUT.flexnoc.flexnoc.ARM_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7154
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7177
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_248754_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2772.html#inst_tag_248754" >config_ss_tb.DUT.flexnoc.flexnoc.ARM_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">2</td>
<td class="rt">9.09  </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">7</td>
<td class="rt">10.00 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">3</td>
<td class="rt">8.57  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">2</td>
<td class="rt">9.09  </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">7</td>
<td class="rt">10.00 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">3</td>
<td class="rt">8.57  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_248754_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2772.html#inst_tag_248754" >config_ss_tb.DUT.flexnoc.flexnoc.ARM_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7154       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7177       	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7171       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7172       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7173       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7174       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7188       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7189       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7190       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7191       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7195       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7196       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7197       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7198       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_248755'>
<a name="inst_tag_248755_Line"></a>
<b>Line Coverage for Instance : <a href="mod2772.html#inst_tag_248755" >config_ss_tb.DUT.flexnoc.flexnoc.ARM_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7188</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7202</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7221</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7170                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7171       1/1          		if ( ! Sys_Clk_RstN )
7172       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7173       1/1          		else if ( VldSet )
7174       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7175                    	assign Sys_Pwr_Idle = 1'b0;
7176                    	assign Sys_Pwr_WakeUp = 1'b0;
7177                    	assign Trig = Mode ? 1'b0 : VldReset;
7178                    	assign u_76e9 = Cnt + 8'b00000001;
7179                    	assign u_2ee2 = Cnt - 8'b00000001;
7180                    	assign CntFwd =
7181                    			{ 8 { ( ~ CntInit ) }  }
7182                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7183                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7184                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
7185                    	assign Val = Cnt;
7186                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7187                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7188       1/1          		case ( uu_7d6f_caseSel )
7189       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7190       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7191       1/1          			default : u_7d6f = 8'b0 ;
7192                    		endcase
7193                    	end
7194                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7195       1/1          		if ( ! Sys_Clk_RstN )
7196       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7197       1/1          		else if ( CntEn )
7198       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7199                    	// synopsys translate_off
7200                    	// synthesis translate_off
7201                    	always @( posedge Sys_Clk )
7202       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7203       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7204       <font color = "grey">unreachable  </font>				dontStop = 0;
7205       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7206       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7207       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7208       <font color = "grey">unreachable  </font>					$display(
7209                    						&quot;SimulError: at %0t : %s&quot;
7210                    					, $realtime ,
7211                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7212                    					);
7213       <font color = "grey">unreachable  </font>					$stop;
7214                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7215                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7216                    	// synthesis translate_on
7217                    	// synopsys translate_on
7218                    	// synopsys translate_off
7219                    	// synthesis translate_off
7220                    	always @( posedge Sys_Clk )
7221       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7222       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7223       <font color = "grey">unreachable  </font>				dontStop = 0;
7224       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7225       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7226       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7227       <font color = "grey">unreachable  </font>					$stop;
7228                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7229                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_248755_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2772.html#inst_tag_248755" >config_ss_tb.DUT.flexnoc.flexnoc.ARM_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7154
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7177
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_248755_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2772.html#inst_tag_248755" >config_ss_tb.DUT.flexnoc.flexnoc.ARM_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">2</td>
<td class="rt">9.09  </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">7</td>
<td class="rt">10.00 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">3</td>
<td class="rt">8.57  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">2</td>
<td class="rt">9.09  </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">7</td>
<td class="rt">10.00 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">3</td>
<td class="rt">8.57  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_248755_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2772.html#inst_tag_248755" >config_ss_tb.DUT.flexnoc.flexnoc.ARM_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7154       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7177       	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7171       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7172       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7173       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7174       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7188       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7189       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7190       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7191       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7195       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7196       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7197       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7198       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_248762'>
<a name="inst_tag_248762_Line"></a>
<b>Line Coverage for Instance : <a href="mod2772.html#inst_tag_248762" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl1_c3</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7188</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7202</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7221</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7170                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7171       1/1          		if ( ! Sys_Clk_RstN )
7172       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7173       1/1          		else if ( VldSet )
7174       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7175                    	assign Sys_Pwr_Idle = 1'b0;
7176                    	assign Sys_Pwr_WakeUp = 1'b0;
7177                    	assign Trig = Mode ? 1'b0 : VldReset;
7178                    	assign u_76e9 = Cnt + 8'b00000001;
7179                    	assign u_2ee2 = Cnt - 8'b00000001;
7180                    	assign CntFwd =
7181                    			{ 8 { ( ~ CntInit ) }  }
7182                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7183                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7184                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
7185                    	assign Val = Cnt;
7186                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7187                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7188       1/1          		case ( uu_7d6f_caseSel )
7189       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7190       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7191       1/1          			default : u_7d6f = 8'b0 ;
7192                    		endcase
7193                    	end
7194                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7195       1/1          		if ( ! Sys_Clk_RstN )
7196       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7197       1/1          		else if ( CntEn )
7198       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7199                    	// synopsys translate_off
7200                    	// synthesis translate_off
7201                    	always @( posedge Sys_Clk )
7202       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7203       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7204       <font color = "grey">unreachable  </font>				dontStop = 0;
7205       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7206       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7207       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7208       <font color = "grey">unreachable  </font>					$display(
7209                    						&quot;SimulError: at %0t : %s&quot;
7210                    					, $realtime ,
7211                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7212                    					);
7213       <font color = "grey">unreachable  </font>					$stop;
7214                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7215                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7216                    	// synthesis translate_on
7217                    	// synopsys translate_on
7218                    	// synopsys translate_off
7219                    	// synthesis translate_off
7220                    	always @( posedge Sys_Clk )
7221       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7222       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7223       <font color = "grey">unreachable  </font>				dontStop = 0;
7224       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7225       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7226       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7227       <font color = "grey">unreachable  </font>					$stop;
7228                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7229                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_248762_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2772.html#inst_tag_248762" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl1_c3</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7154
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7177
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_248762_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2772.html#inst_tag_248762" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl1_c3</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">2</td>
<td class="rt">9.09  </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">7</td>
<td class="rt">10.00 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">3</td>
<td class="rt">8.57  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">2</td>
<td class="rt">9.09  </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">7</td>
<td class="rt">10.00 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">3</td>
<td class="rt">8.57  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_248762_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2772.html#inst_tag_248762" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl1_c3</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7154       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7177       	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7171       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7172       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7173       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7174       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7188       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7189       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7190       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7191       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7195       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7196       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7197       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7198       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_248763'>
<a name="inst_tag_248763_Line"></a>
<b>Line Coverage for Instance : <a href="mod2772.html#inst_tag_248763" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl1_c2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7188</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7202</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7221</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7170                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7171       1/1          		if ( ! Sys_Clk_RstN )
7172       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7173       1/1          		else if ( VldSet )
7174       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7175                    	assign Sys_Pwr_Idle = 1'b0;
7176                    	assign Sys_Pwr_WakeUp = 1'b0;
7177                    	assign Trig = Mode ? 1'b0 : VldReset;
7178                    	assign u_76e9 = Cnt + 8'b00000001;
7179                    	assign u_2ee2 = Cnt - 8'b00000001;
7180                    	assign CntFwd =
7181                    			{ 8 { ( ~ CntInit ) }  }
7182                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7183                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7184                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
7185                    	assign Val = Cnt;
7186                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7187                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7188       1/1          		case ( uu_7d6f_caseSel )
7189       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7190       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7191       1/1          			default : u_7d6f = 8'b0 ;
7192                    		endcase
7193                    	end
7194                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7195       1/1          		if ( ! Sys_Clk_RstN )
7196       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7197       1/1          		else if ( CntEn )
7198       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7199                    	// synopsys translate_off
7200                    	// synthesis translate_off
7201                    	always @( posedge Sys_Clk )
7202       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7203       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7204       <font color = "grey">unreachable  </font>				dontStop = 0;
7205       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7206       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7207       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7208       <font color = "grey">unreachable  </font>					$display(
7209                    						&quot;SimulError: at %0t : %s&quot;
7210                    					, $realtime ,
7211                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7212                    					);
7213       <font color = "grey">unreachable  </font>					$stop;
7214                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7215                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7216                    	// synthesis translate_on
7217                    	// synopsys translate_on
7218                    	// synopsys translate_off
7219                    	// synthesis translate_off
7220                    	always @( posedge Sys_Clk )
7221       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7222       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7223       <font color = "grey">unreachable  </font>				dontStop = 0;
7224       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7225       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7226       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7227       <font color = "grey">unreachable  </font>					$stop;
7228                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7229                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_248763_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2772.html#inst_tag_248763" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl1_c2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7154
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7177
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_248763_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2772.html#inst_tag_248763" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl1_c2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">2</td>
<td class="rt">9.09  </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">7</td>
<td class="rt">10.00 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">3</td>
<td class="rt">8.57  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">2</td>
<td class="rt">9.09  </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">7</td>
<td class="rt">10.00 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">3</td>
<td class="rt">8.57  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_248763_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2772.html#inst_tag_248763" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl1_c2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7154       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7177       	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7171       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7172       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7173       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7174       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7188       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7189       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7190       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7191       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7195       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7196       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7197       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7198       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_248764'>
<a name="inst_tag_248764_Line"></a>
<b>Line Coverage for Instance : <a href="mod2772.html#inst_tag_248764" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl1_c1</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7188</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7202</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7221</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7170                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7171       1/1          		if ( ! Sys_Clk_RstN )
7172       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7173       1/1          		else if ( VldSet )
7174       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7175                    	assign Sys_Pwr_Idle = 1'b0;
7176                    	assign Sys_Pwr_WakeUp = 1'b0;
7177                    	assign Trig = Mode ? 1'b0 : VldReset;
7178                    	assign u_76e9 = Cnt + 8'b00000001;
7179                    	assign u_2ee2 = Cnt - 8'b00000001;
7180                    	assign CntFwd =
7181                    			{ 8 { ( ~ CntInit ) }  }
7182                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7183                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7184                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
7185                    	assign Val = Cnt;
7186                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7187                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7188       1/1          		case ( uu_7d6f_caseSel )
7189       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7190       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7191       1/1          			default : u_7d6f = 8'b0 ;
7192                    		endcase
7193                    	end
7194                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7195       1/1          		if ( ! Sys_Clk_RstN )
7196       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7197       1/1          		else if ( CntEn )
7198       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7199                    	// synopsys translate_off
7200                    	// synthesis translate_off
7201                    	always @( posedge Sys_Clk )
7202       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7203       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7204       <font color = "grey">unreachable  </font>				dontStop = 0;
7205       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7206       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7207       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7208       <font color = "grey">unreachable  </font>					$display(
7209                    						&quot;SimulError: at %0t : %s&quot;
7210                    					, $realtime ,
7211                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7212                    					);
7213       <font color = "grey">unreachable  </font>					$stop;
7214                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7215                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7216                    	// synthesis translate_on
7217                    	// synopsys translate_on
7218                    	// synopsys translate_off
7219                    	// synthesis translate_off
7220                    	always @( posedge Sys_Clk )
7221       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7222       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7223       <font color = "grey">unreachable  </font>				dontStop = 0;
7224       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7225       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7226       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7227       <font color = "grey">unreachable  </font>					$stop;
7228                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7229                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_248764_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2772.html#inst_tag_248764" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl1_c1</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7154
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7177
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_248764_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2772.html#inst_tag_248764" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl1_c1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">2</td>
<td class="rt">9.09  </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">7</td>
<td class="rt">10.00 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">3</td>
<td class="rt">8.57  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">2</td>
<td class="rt">9.09  </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">7</td>
<td class="rt">10.00 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">3</td>
<td class="rt">8.57  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_248764_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2772.html#inst_tag_248764" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl1_c1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7154       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7177       	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7171       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7172       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7173       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7174       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7188       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7189       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7190       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7191       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7195       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7196       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7197       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7198       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_248765'>
<a name="inst_tag_248765_Line"></a>
<b>Line Coverage for Instance : <a href="mod2772.html#inst_tag_248765" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7188</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7202</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7221</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7170                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7171       1/1          		if ( ! Sys_Clk_RstN )
7172       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7173       1/1          		else if ( VldSet )
7174       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7175                    	assign Sys_Pwr_Idle = 1'b0;
7176                    	assign Sys_Pwr_WakeUp = 1'b0;
7177                    	assign Trig = Mode ? 1'b0 : VldReset;
7178                    	assign u_76e9 = Cnt + 8'b00000001;
7179                    	assign u_2ee2 = Cnt - 8'b00000001;
7180                    	assign CntFwd =
7181                    			{ 8 { ( ~ CntInit ) }  }
7182                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7183                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7184                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
7185                    	assign Val = Cnt;
7186                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7187                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7188       1/1          		case ( uu_7d6f_caseSel )
7189       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7190       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7191       1/1          			default : u_7d6f = 8'b0 ;
7192                    		endcase
7193                    	end
7194                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7195       1/1          		if ( ! Sys_Clk_RstN )
7196       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7197       1/1          		else if ( CntEn )
7198       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7199                    	// synopsys translate_off
7200                    	// synthesis translate_off
7201                    	always @( posedge Sys_Clk )
7202       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7203       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7204       <font color = "grey">unreachable  </font>				dontStop = 0;
7205       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7206       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7207       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7208       <font color = "grey">unreachable  </font>					$display(
7209                    						&quot;SimulError: at %0t : %s&quot;
7210                    					, $realtime ,
7211                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7212                    					);
7213       <font color = "grey">unreachable  </font>					$stop;
7214                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7215                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7216                    	// synthesis translate_on
7217                    	// synopsys translate_on
7218                    	// synopsys translate_off
7219                    	// synthesis translate_off
7220                    	always @( posedge Sys_Clk )
7221       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7222       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7223       <font color = "grey">unreachable  </font>				dontStop = 0;
7224       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7225       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7226       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7227       <font color = "grey">unreachable  </font>					$stop;
7228                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7229                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_248765_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2772.html#inst_tag_248765" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7154
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7177
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_248765_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2772.html#inst_tag_248765" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">2</td>
<td class="rt">9.09  </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">7</td>
<td class="rt">10.00 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">3</td>
<td class="rt">8.57  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">2</td>
<td class="rt">9.09  </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">7</td>
<td class="rt">10.00 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">3</td>
<td class="rt">8.57  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_248765_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2772.html#inst_tag_248765" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7154       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7177       	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7171       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7172       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7173       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7174       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7188       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7189       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7190       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7191       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7195       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7196       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7197       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7198       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_248766'>
<a name="inst_tag_248766_Line"></a>
<b>Line Coverage for Instance : <a href="mod2772.html#inst_tag_248766" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7188</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7202</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7221</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7170                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7171       1/1          		if ( ! Sys_Clk_RstN )
7172       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7173       1/1          		else if ( VldSet )
7174       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7175                    	assign Sys_Pwr_Idle = 1'b0;
7176                    	assign Sys_Pwr_WakeUp = 1'b0;
7177                    	assign Trig = Mode ? 1'b0 : VldReset;
7178                    	assign u_76e9 = Cnt + 8'b00000001;
7179                    	assign u_2ee2 = Cnt - 8'b00000001;
7180                    	assign CntFwd =
7181                    			{ 8 { ( ~ CntInit ) }  }
7182                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7183                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7184                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
7185                    	assign Val = Cnt;
7186                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7187                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7188       1/1          		case ( uu_7d6f_caseSel )
7189       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7190       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7191       1/1          			default : u_7d6f = 8'b0 ;
7192                    		endcase
7193                    	end
7194                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7195       1/1          		if ( ! Sys_Clk_RstN )
7196       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7197       1/1          		else if ( CntEn )
7198       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7199                    	// synopsys translate_off
7200                    	// synthesis translate_off
7201                    	always @( posedge Sys_Clk )
7202       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7203       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7204       <font color = "grey">unreachable  </font>				dontStop = 0;
7205       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7206       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7207       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7208       <font color = "grey">unreachable  </font>					$display(
7209                    						&quot;SimulError: at %0t : %s&quot;
7210                    					, $realtime ,
7211                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7212                    					);
7213       <font color = "grey">unreachable  </font>					$stop;
7214                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7215                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7216                    	// synthesis translate_on
7217                    	// synopsys translate_on
7218                    	// synopsys translate_off
7219                    	// synthesis translate_off
7220                    	always @( posedge Sys_Clk )
7221       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7222       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7223       <font color = "grey">unreachable  </font>				dontStop = 0;
7224       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7225       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7226       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7227       <font color = "grey">unreachable  </font>					$stop;
7228                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7229                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_248766_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2772.html#inst_tag_248766" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7154
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7177
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_248766_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2772.html#inst_tag_248766" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">2</td>
<td class="rt">9.09  </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">7</td>
<td class="rt">10.00 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">3</td>
<td class="rt">8.57  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">2</td>
<td class="rt">9.09  </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">7</td>
<td class="rt">10.00 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">3</td>
<td class="rt">8.57  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_248766_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2772.html#inst_tag_248766" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7154       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7177       	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7171       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7172       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7173       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7174       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7188       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7189       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7190       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7191       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7195       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7196       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7197       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7198       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_248767'>
<a name="inst_tag_248767_Line"></a>
<b>Line Coverage for Instance : <a href="mod2772.html#inst_tag_248767" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7188</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7202</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7221</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7170                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7171       1/1          		if ( ! Sys_Clk_RstN )
7172       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7173       1/1          		else if ( VldSet )
7174       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7175                    	assign Sys_Pwr_Idle = 1'b0;
7176                    	assign Sys_Pwr_WakeUp = 1'b0;
7177                    	assign Trig = Mode ? 1'b0 : VldReset;
7178                    	assign u_76e9 = Cnt + 8'b00000001;
7179                    	assign u_2ee2 = Cnt - 8'b00000001;
7180                    	assign CntFwd =
7181                    			{ 8 { ( ~ CntInit ) }  }
7182                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7183                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7184                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
7185                    	assign Val = Cnt;
7186                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7187                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7188       1/1          		case ( uu_7d6f_caseSel )
7189       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7190       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7191       1/1          			default : u_7d6f = 8'b0 ;
7192                    		endcase
7193                    	end
7194                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7195       1/1          		if ( ! Sys_Clk_RstN )
7196       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7197       1/1          		else if ( CntEn )
7198       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7199                    	// synopsys translate_off
7200                    	// synthesis translate_off
7201                    	always @( posedge Sys_Clk )
7202       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7203       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7204       <font color = "grey">unreachable  </font>				dontStop = 0;
7205       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7206       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7207       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7208       <font color = "grey">unreachable  </font>					$display(
7209                    						&quot;SimulError: at %0t : %s&quot;
7210                    					, $realtime ,
7211                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7212                    					);
7213       <font color = "grey">unreachable  </font>					$stop;
7214                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7215                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7216                    	// synthesis translate_on
7217                    	// synopsys translate_on
7218                    	// synopsys translate_off
7219                    	// synthesis translate_off
7220                    	always @( posedge Sys_Clk )
7221       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7222       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7223       <font color = "grey">unreachable  </font>				dontStop = 0;
7224       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7225       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7226       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7227       <font color = "grey">unreachable  </font>					$stop;
7228                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7229                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_248767_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2772.html#inst_tag_248767" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7154
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7177
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_248767_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2772.html#inst_tag_248767" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">2</td>
<td class="rt">9.09  </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">7</td>
<td class="rt">10.00 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">3</td>
<td class="rt">8.57  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">2</td>
<td class="rt">9.09  </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">7</td>
<td class="rt">10.00 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">3</td>
<td class="rt">8.57  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_248767_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2772.html#inst_tag_248767" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7154       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7177       	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7171       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7172       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7173       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7174       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7188       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7189       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7190       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7191       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7195       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7196       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7197       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7198       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_248768'>
<a name="inst_tag_248768_Line"></a>
<b>Line Coverage for Instance : <a href="mod2772.html#inst_tag_248768" >config_ss_tb.DUT.flexnoc.flexnoc.ACPU_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7188</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7202</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7221</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7170                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7171       1/1          		if ( ! Sys_Clk_RstN )
7172       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7173       1/1          		else if ( VldSet )
7174       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7175                    	assign Sys_Pwr_Idle = 1'b0;
7176                    	assign Sys_Pwr_WakeUp = 1'b0;
7177                    	assign Trig = Mode ? 1'b0 : VldReset;
7178                    	assign u_76e9 = Cnt + 8'b00000001;
7179                    	assign u_2ee2 = Cnt - 8'b00000001;
7180                    	assign CntFwd =
7181                    			{ 8 { ( ~ CntInit ) }  }
7182                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7183                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7184                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
7185                    	assign Val = Cnt;
7186                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7187                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7188       1/1          		case ( uu_7d6f_caseSel )
7189       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7190       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7191       1/1          			default : u_7d6f = 8'b0 ;
7192                    		endcase
7193                    	end
7194                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7195       1/1          		if ( ! Sys_Clk_RstN )
7196       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7197       1/1          		else if ( CntEn )
7198       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7199                    	// synopsys translate_off
7200                    	// synthesis translate_off
7201                    	always @( posedge Sys_Clk )
7202       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7203       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7204       <font color = "grey">unreachable  </font>				dontStop = 0;
7205       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7206       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7207       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7208       <font color = "grey">unreachable  </font>					$display(
7209                    						&quot;SimulError: at %0t : %s&quot;
7210                    					, $realtime ,
7211                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7212                    					);
7213       <font color = "grey">unreachable  </font>					$stop;
7214                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7215                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7216                    	// synthesis translate_on
7217                    	// synopsys translate_on
7218                    	// synopsys translate_off
7219                    	// synthesis translate_off
7220                    	always @( posedge Sys_Clk )
7221       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7222       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7223       <font color = "grey">unreachable  </font>				dontStop = 0;
7224       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7225       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7226       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7227       <font color = "grey">unreachable  </font>					$stop;
7228                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7229                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_248768_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2772.html#inst_tag_248768" >config_ss_tb.DUT.flexnoc.flexnoc.ACPU_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7154
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7177
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_248768_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2772.html#inst_tag_248768" >config_ss_tb.DUT.flexnoc.flexnoc.ACPU_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">2</td>
<td class="rt">9.09  </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">7</td>
<td class="rt">10.00 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">3</td>
<td class="rt">8.57  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">2</td>
<td class="rt">9.09  </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">7</td>
<td class="rt">10.00 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">3</td>
<td class="rt">8.57  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_248768_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2772.html#inst_tag_248768" >config_ss_tb.DUT.flexnoc.flexnoc.ACPU_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7154       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7177       	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7171       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7172       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7173       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7174       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7188       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7189       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7190       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7191       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7195       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7196       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7197       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7198       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_248769'>
<a name="inst_tag_248769_Line"></a>
<b>Line Coverage for Instance : <a href="mod2772.html#inst_tag_248769" >config_ss_tb.DUT.flexnoc.flexnoc.ACPU_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7188</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7202</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7221</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7170                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7171       1/1          		if ( ! Sys_Clk_RstN )
7172       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7173       1/1          		else if ( VldSet )
7174       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7175                    	assign Sys_Pwr_Idle = 1'b0;
7176                    	assign Sys_Pwr_WakeUp = 1'b0;
7177                    	assign Trig = Mode ? 1'b0 : VldReset;
7178                    	assign u_76e9 = Cnt + 8'b00000001;
7179                    	assign u_2ee2 = Cnt - 8'b00000001;
7180                    	assign CntFwd =
7181                    			{ 8 { ( ~ CntInit ) }  }
7182                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7183                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7184                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
7185                    	assign Val = Cnt;
7186                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7187                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7188       1/1          		case ( uu_7d6f_caseSel )
7189       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7190       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7191       1/1          			default : u_7d6f = 8'b0 ;
7192                    		endcase
7193                    	end
7194                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7195       1/1          		if ( ! Sys_Clk_RstN )
7196       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7197       1/1          		else if ( CntEn )
7198       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7199                    	// synopsys translate_off
7200                    	// synthesis translate_off
7201                    	always @( posedge Sys_Clk )
7202       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7203       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7204       <font color = "grey">unreachable  </font>				dontStop = 0;
7205       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7206       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7207       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7208       <font color = "grey">unreachable  </font>					$display(
7209                    						&quot;SimulError: at %0t : %s&quot;
7210                    					, $realtime ,
7211                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7212                    					);
7213       <font color = "grey">unreachable  </font>					$stop;
7214                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7215                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7216                    	// synthesis translate_on
7217                    	// synopsys translate_on
7218                    	// synopsys translate_off
7219                    	// synthesis translate_off
7220                    	always @( posedge Sys_Clk )
7221       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7222       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7223       <font color = "grey">unreachable  </font>				dontStop = 0;
7224       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7225       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7226       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7227       <font color = "grey">unreachable  </font>					$stop;
7228                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7229                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_248769_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2772.html#inst_tag_248769" >config_ss_tb.DUT.flexnoc.flexnoc.ACPU_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7154
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7177
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_248769_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2772.html#inst_tag_248769" >config_ss_tb.DUT.flexnoc.flexnoc.ACPU_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">2</td>
<td class="rt">9.09  </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">7</td>
<td class="rt">10.00 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">3</td>
<td class="rt">8.57  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">2</td>
<td class="rt">9.09  </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">7</td>
<td class="rt">10.00 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">3</td>
<td class="rt">8.57  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_248769_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2772.html#inst_tag_248769" >config_ss_tb.DUT.flexnoc.flexnoc.ACPU_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7154       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7177       	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7171       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7172       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7173       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7174       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7188       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7189       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7190       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7191       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7195       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7196       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7197       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7198       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_248770'>
<a name="inst_tag_248770_Line"></a>
<b>Line Coverage for Instance : <a href="mod2772.html#inst_tag_248770" >config_ss_tb.DUT.flexnoc.flexnoc.ACPU_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7188</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7202</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7221</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7170                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7171       1/1          		if ( ! Sys_Clk_RstN )
7172       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7173       1/1          		else if ( VldSet )
7174       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7175                    	assign Sys_Pwr_Idle = 1'b0;
7176                    	assign Sys_Pwr_WakeUp = 1'b0;
7177                    	assign Trig = Mode ? 1'b0 : VldReset;
7178                    	assign u_76e9 = Cnt + 8'b00000001;
7179                    	assign u_2ee2 = Cnt - 8'b00000001;
7180                    	assign CntFwd =
7181                    			{ 8 { ( ~ CntInit ) }  }
7182                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7183                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7184                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
7185                    	assign Val = Cnt;
7186                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7187                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7188       1/1          		case ( uu_7d6f_caseSel )
7189       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7190       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7191       1/1          			default : u_7d6f = 8'b0 ;
7192                    		endcase
7193                    	end
7194                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7195       1/1          		if ( ! Sys_Clk_RstN )
7196       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7197       1/1          		else if ( CntEn )
7198       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7199                    	// synopsys translate_off
7200                    	// synthesis translate_off
7201                    	always @( posedge Sys_Clk )
7202       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7203       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7204       <font color = "grey">unreachable  </font>				dontStop = 0;
7205       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7206       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7207       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7208       <font color = "grey">unreachable  </font>					$display(
7209                    						&quot;SimulError: at %0t : %s&quot;
7210                    					, $realtime ,
7211                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7212                    					);
7213       <font color = "grey">unreachable  </font>					$stop;
7214                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7215                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7216                    	// synthesis translate_on
7217                    	// synopsys translate_on
7218                    	// synopsys translate_off
7219                    	// synthesis translate_off
7220                    	always @( posedge Sys_Clk )
7221       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7222       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7223       <font color = "grey">unreachable  </font>				dontStop = 0;
7224       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7225       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7226       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7227       <font color = "grey">unreachable  </font>					$stop;
7228                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7229                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_248770_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2772.html#inst_tag_248770" >config_ss_tb.DUT.flexnoc.flexnoc.ACPU_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7154
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7177
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_248770_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2772.html#inst_tag_248770" >config_ss_tb.DUT.flexnoc.flexnoc.ACPU_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">2</td>
<td class="rt">9.09  </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">7</td>
<td class="rt">10.00 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">3</td>
<td class="rt">8.57  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">2</td>
<td class="rt">9.09  </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">7</td>
<td class="rt">10.00 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">3</td>
<td class="rt">8.57  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_248770_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2772.html#inst_tag_248770" >config_ss_tb.DUT.flexnoc.flexnoc.ACPU_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7154       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7177       	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7171       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7172       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7173       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7174       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7188       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7189       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7190       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7191       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7195       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7196       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7197       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7198       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_248747'>
<a name="inst_tag_248747_Line"></a>
<b>Line Coverage for Instance : <a href="mod2772.html#inst_tag_248747" >config_ss_tb.DUT.flexnoc.flexnoc.GBE_Probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7188</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7202</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7221</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7170                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7171       1/1          		if ( ! Sys_Clk_RstN )
7172       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7173       1/1          		else if ( VldSet )
7174       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7175                    	assign Sys_Pwr_Idle = 1'b0;
7176                    	assign Sys_Pwr_WakeUp = 1'b0;
7177                    	assign Trig = Mode ? 1'b0 : VldReset;
7178                    	assign u_76e9 = Cnt + 8'b00000001;
7179                    	assign u_2ee2 = Cnt - 8'b00000001;
7180                    	assign CntFwd =
7181                    			{ 8 { ( ~ CntInit ) }  }
7182                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7183                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7184                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
7185                    	assign Val = Cnt;
7186                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7187                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7188       1/1          		case ( uu_7d6f_caseSel )
7189       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7190       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7191       1/1          			default : u_7d6f = 8'b0 ;
7192                    		endcase
7193                    	end
7194                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7195       1/1          		if ( ! Sys_Clk_RstN )
7196       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7197       1/1          		else if ( CntEn )
7198       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7199                    	// synopsys translate_off
7200                    	// synthesis translate_off
7201                    	always @( posedge Sys_Clk )
7202       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7203       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7204       <font color = "grey">unreachable  </font>				dontStop = 0;
7205       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7206       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7207       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7208       <font color = "grey">unreachable  </font>					$display(
7209                    						&quot;SimulError: at %0t : %s&quot;
7210                    					, $realtime ,
7211                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7212                    					);
7213       <font color = "grey">unreachable  </font>					$stop;
7214                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7215                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7216                    	// synthesis translate_on
7217                    	// synopsys translate_on
7218                    	// synopsys translate_off
7219                    	// synthesis translate_off
7220                    	always @( posedge Sys_Clk )
7221       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7222       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7223       <font color = "grey">unreachable  </font>				dontStop = 0;
7224       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7225       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7226       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7227       <font color = "grey">unreachable  </font>					$stop;
7228                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7229                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_248747_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2772.html#inst_tag_248747" >config_ss_tb.DUT.flexnoc.flexnoc.GBE_Probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7154
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7177
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_248747_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2772.html#inst_tag_248747" >config_ss_tb.DUT.flexnoc.flexnoc.GBE_Probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_248747_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2772.html#inst_tag_248747" >config_ss_tb.DUT.flexnoc.flexnoc.GBE_Probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7154       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7177       	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7171       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7172       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7173       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7174       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7188       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7189       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7190       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7191       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7195       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7196       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7197       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7198       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_248748'>
<a name="inst_tag_248748_Line"></a>
<b>Line Coverage for Instance : <a href="mod2772.html#inst_tag_248748" >config_ss_tb.DUT.flexnoc.flexnoc.GBE_Probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7188</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7202</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7221</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7170                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7171       1/1          		if ( ! Sys_Clk_RstN )
7172       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7173       1/1          		else if ( VldSet )
7174       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7175                    	assign Sys_Pwr_Idle = 1'b0;
7176                    	assign Sys_Pwr_WakeUp = 1'b0;
7177                    	assign Trig = Mode ? 1'b0 : VldReset;
7178                    	assign u_76e9 = Cnt + 8'b00000001;
7179                    	assign u_2ee2 = Cnt - 8'b00000001;
7180                    	assign CntFwd =
7181                    			{ 8 { ( ~ CntInit ) }  }
7182                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7183                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7184                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
7185                    	assign Val = Cnt;
7186                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7187                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7188       1/1          		case ( uu_7d6f_caseSel )
7189       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7190       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7191       1/1          			default : u_7d6f = 8'b0 ;
7192                    		endcase
7193                    	end
7194                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7195       1/1          		if ( ! Sys_Clk_RstN )
7196       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7197       1/1          		else if ( CntEn )
7198       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7199                    	// synopsys translate_off
7200                    	// synthesis translate_off
7201                    	always @( posedge Sys_Clk )
7202       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7203       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7204       <font color = "grey">unreachable  </font>				dontStop = 0;
7205       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7206       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7207       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7208       <font color = "grey">unreachable  </font>					$display(
7209                    						&quot;SimulError: at %0t : %s&quot;
7210                    					, $realtime ,
7211                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7212                    					);
7213       <font color = "grey">unreachable  </font>					$stop;
7214                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7215                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7216                    	// synthesis translate_on
7217                    	// synopsys translate_on
7218                    	// synopsys translate_off
7219                    	// synthesis translate_off
7220                    	always @( posedge Sys_Clk )
7221       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7222       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7223       <font color = "grey">unreachable  </font>				dontStop = 0;
7224       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7225       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7226       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7227       <font color = "grey">unreachable  </font>					$stop;
7228                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7229                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_248748_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2772.html#inst_tag_248748" >config_ss_tb.DUT.flexnoc.flexnoc.GBE_Probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7154
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7177
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_248748_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2772.html#inst_tag_248748" >config_ss_tb.DUT.flexnoc.flexnoc.GBE_Probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_248748_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2772.html#inst_tag_248748" >config_ss_tb.DUT.flexnoc.flexnoc.GBE_Probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7154       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7177       	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7171       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7172       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7173       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7174       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7188       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7189       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7190       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7191       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7195       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7196       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7197       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7198       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_248749'>
<a name="inst_tag_248749_Line"></a>
<b>Line Coverage for Instance : <a href="mod2772.html#inst_tag_248749" >config_ss_tb.DUT.flexnoc.flexnoc.GBE_Probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7188</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7202</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7221</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7170                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7171       1/1          		if ( ! Sys_Clk_RstN )
7172       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7173       1/1          		else if ( VldSet )
7174       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7175                    	assign Sys_Pwr_Idle = 1'b0;
7176                    	assign Sys_Pwr_WakeUp = 1'b0;
7177                    	assign Trig = Mode ? 1'b0 : VldReset;
7178                    	assign u_76e9 = Cnt + 8'b00000001;
7179                    	assign u_2ee2 = Cnt - 8'b00000001;
7180                    	assign CntFwd =
7181                    			{ 8 { ( ~ CntInit ) }  }
7182                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7183                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7184                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
7185                    	assign Val = Cnt;
7186                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7187                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7188       1/1          		case ( uu_7d6f_caseSel )
7189       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7190       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7191       1/1          			default : u_7d6f = 8'b0 ;
7192                    		endcase
7193                    	end
7194                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7195       1/1          		if ( ! Sys_Clk_RstN )
7196       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7197       1/1          		else if ( CntEn )
7198       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7199                    	// synopsys translate_off
7200                    	// synthesis translate_off
7201                    	always @( posedge Sys_Clk )
7202       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7203       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7204       <font color = "grey">unreachable  </font>				dontStop = 0;
7205       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7206       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7207       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7208       <font color = "grey">unreachable  </font>					$display(
7209                    						&quot;SimulError: at %0t : %s&quot;
7210                    					, $realtime ,
7211                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7212                    					);
7213       <font color = "grey">unreachable  </font>					$stop;
7214                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7215                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7216                    	// synthesis translate_on
7217                    	// synopsys translate_on
7218                    	// synopsys translate_off
7219                    	// synthesis translate_off
7220                    	always @( posedge Sys_Clk )
7221       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7222       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7223       <font color = "grey">unreachable  </font>				dontStop = 0;
7224       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7225       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7226       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7227       <font color = "grey">unreachable  </font>					$stop;
7228                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7229                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_248749_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2772.html#inst_tag_248749" >config_ss_tb.DUT.flexnoc.flexnoc.GBE_Probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7154
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7177
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_248749_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2772.html#inst_tag_248749" >config_ss_tb.DUT.flexnoc.flexnoc.GBE_Probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_248749_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2772.html#inst_tag_248749" >config_ss_tb.DUT.flexnoc.flexnoc.GBE_Probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7154       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7177       	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7171       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7172       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7173       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7174       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7188       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7189       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7190       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7191       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7195       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7196       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7197       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7198       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_248750'>
<a name="inst_tag_248750_Line"></a>
<b>Line Coverage for Instance : <a href="mod2772.html#inst_tag_248750" >config_ss_tb.DUT.flexnoc.flexnoc.USB_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7188</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7202</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7221</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7170                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7171       1/1          		if ( ! Sys_Clk_RstN )
7172       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7173       1/1          		else if ( VldSet )
7174       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7175                    	assign Sys_Pwr_Idle = 1'b0;
7176                    	assign Sys_Pwr_WakeUp = 1'b0;
7177                    	assign Trig = Mode ? 1'b0 : VldReset;
7178                    	assign u_76e9 = Cnt + 8'b00000001;
7179                    	assign u_2ee2 = Cnt - 8'b00000001;
7180                    	assign CntFwd =
7181                    			{ 8 { ( ~ CntInit ) }  }
7182                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7183                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7184                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
7185                    	assign Val = Cnt;
7186                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7187                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7188       1/1          		case ( uu_7d6f_caseSel )
7189       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7190       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7191       1/1          			default : u_7d6f = 8'b0 ;
7192                    		endcase
7193                    	end
7194                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7195       1/1          		if ( ! Sys_Clk_RstN )
7196       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7197       1/1          		else if ( CntEn )
7198       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7199                    	// synopsys translate_off
7200                    	// synthesis translate_off
7201                    	always @( posedge Sys_Clk )
7202       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7203       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7204       <font color = "grey">unreachable  </font>				dontStop = 0;
7205       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7206       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7207       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7208       <font color = "grey">unreachable  </font>					$display(
7209                    						&quot;SimulError: at %0t : %s&quot;
7210                    					, $realtime ,
7211                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7212                    					);
7213       <font color = "grey">unreachable  </font>					$stop;
7214                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7215                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7216                    	// synthesis translate_on
7217                    	// synopsys translate_on
7218                    	// synopsys translate_off
7219                    	// synthesis translate_off
7220                    	always @( posedge Sys_Clk )
7221       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7222       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7223       <font color = "grey">unreachable  </font>				dontStop = 0;
7224       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7225       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7226       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7227       <font color = "grey">unreachable  </font>					$stop;
7228                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7229                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_248750_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2772.html#inst_tag_248750" >config_ss_tb.DUT.flexnoc.flexnoc.USB_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7154
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7177
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_248750_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2772.html#inst_tag_248750" >config_ss_tb.DUT.flexnoc.flexnoc.USB_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_248750_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2772.html#inst_tag_248750" >config_ss_tb.DUT.flexnoc.flexnoc.USB_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7154       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7177       	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7171       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7172       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7173       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7174       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7188       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7189       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7190       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7191       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7195       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7196       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7197       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7198       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_248751'>
<a name="inst_tag_248751_Line"></a>
<b>Line Coverage for Instance : <a href="mod2772.html#inst_tag_248751" >config_ss_tb.DUT.flexnoc.flexnoc.USB_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7188</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7202</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7221</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7170                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7171       1/1          		if ( ! Sys_Clk_RstN )
7172       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7173       1/1          		else if ( VldSet )
7174       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7175                    	assign Sys_Pwr_Idle = 1'b0;
7176                    	assign Sys_Pwr_WakeUp = 1'b0;
7177                    	assign Trig = Mode ? 1'b0 : VldReset;
7178                    	assign u_76e9 = Cnt + 8'b00000001;
7179                    	assign u_2ee2 = Cnt - 8'b00000001;
7180                    	assign CntFwd =
7181                    			{ 8 { ( ~ CntInit ) }  }
7182                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7183                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7184                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
7185                    	assign Val = Cnt;
7186                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7187                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7188       1/1          		case ( uu_7d6f_caseSel )
7189       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7190       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7191       1/1          			default : u_7d6f = 8'b0 ;
7192                    		endcase
7193                    	end
7194                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7195       1/1          		if ( ! Sys_Clk_RstN )
7196       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7197       1/1          		else if ( CntEn )
7198       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7199                    	// synopsys translate_off
7200                    	// synthesis translate_off
7201                    	always @( posedge Sys_Clk )
7202       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7203       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7204       <font color = "grey">unreachable  </font>				dontStop = 0;
7205       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7206       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7207       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7208       <font color = "grey">unreachable  </font>					$display(
7209                    						&quot;SimulError: at %0t : %s&quot;
7210                    					, $realtime ,
7211                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7212                    					);
7213       <font color = "grey">unreachable  </font>					$stop;
7214                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7215                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7216                    	// synthesis translate_on
7217                    	// synopsys translate_on
7218                    	// synopsys translate_off
7219                    	// synthesis translate_off
7220                    	always @( posedge Sys_Clk )
7221       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7222       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7223       <font color = "grey">unreachable  </font>				dontStop = 0;
7224       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7225       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7226       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7227       <font color = "grey">unreachable  </font>					$stop;
7228                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7229                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_248751_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2772.html#inst_tag_248751" >config_ss_tb.DUT.flexnoc.flexnoc.USB_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7154
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7177
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_248751_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2772.html#inst_tag_248751" >config_ss_tb.DUT.flexnoc.flexnoc.USB_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_248751_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2772.html#inst_tag_248751" >config_ss_tb.DUT.flexnoc.flexnoc.USB_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7154       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7177       	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7171       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7172       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7173       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7174       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7188       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7189       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7190       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7191       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7195       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7196       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7197       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7198       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_248752'>
<a name="inst_tag_248752_Line"></a>
<b>Line Coverage for Instance : <a href="mod2772.html#inst_tag_248752" >config_ss_tb.DUT.flexnoc.flexnoc.USB_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7188</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7202</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7221</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7170                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7171       1/1          		if ( ! Sys_Clk_RstN )
7172       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7173       1/1          		else if ( VldSet )
7174       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7175                    	assign Sys_Pwr_Idle = 1'b0;
7176                    	assign Sys_Pwr_WakeUp = 1'b0;
7177                    	assign Trig = Mode ? 1'b0 : VldReset;
7178                    	assign u_76e9 = Cnt + 8'b00000001;
7179                    	assign u_2ee2 = Cnt - 8'b00000001;
7180                    	assign CntFwd =
7181                    			{ 8 { ( ~ CntInit ) }  }
7182                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7183                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7184                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
7185                    	assign Val = Cnt;
7186                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7187                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7188       1/1          		case ( uu_7d6f_caseSel )
7189       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7190       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7191       1/1          			default : u_7d6f = 8'b0 ;
7192                    		endcase
7193                    	end
7194                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7195       1/1          		if ( ! Sys_Clk_RstN )
7196       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7197       1/1          		else if ( CntEn )
7198       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7199                    	// synopsys translate_off
7200                    	// synthesis translate_off
7201                    	always @( posedge Sys_Clk )
7202       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7203       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7204       <font color = "grey">unreachable  </font>				dontStop = 0;
7205       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7206       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7207       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7208       <font color = "grey">unreachable  </font>					$display(
7209                    						&quot;SimulError: at %0t : %s&quot;
7210                    					, $realtime ,
7211                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7212                    					);
7213       <font color = "grey">unreachable  </font>					$stop;
7214                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7215                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7216                    	// synthesis translate_on
7217                    	// synopsys translate_on
7218                    	// synopsys translate_off
7219                    	// synthesis translate_off
7220                    	always @( posedge Sys_Clk )
7221       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7222       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7223       <font color = "grey">unreachable  </font>				dontStop = 0;
7224       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7225       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7226       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7227       <font color = "grey">unreachable  </font>					$stop;
7228                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7229                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_248752_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2772.html#inst_tag_248752" >config_ss_tb.DUT.flexnoc.flexnoc.USB_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7154
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7177
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_248752_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2772.html#inst_tag_248752" >config_ss_tb.DUT.flexnoc.flexnoc.USB_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_248752_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2772.html#inst_tag_248752" >config_ss_tb.DUT.flexnoc.flexnoc.USB_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7154       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7177       	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7171       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7172       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7173       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7174       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7188       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7189       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7190       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7191       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7195       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7196       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7197       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7198       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_248756'>
<a name="inst_tag_248756_Line"></a>
<b>Line Coverage for Instance : <a href="mod2772.html#inst_tag_248756" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl1_c3</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7188</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7202</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7221</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7170                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7171       1/1          		if ( ! Sys_Clk_RstN )
7172       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7173       1/1          		else if ( VldSet )
7174       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7175                    	assign Sys_Pwr_Idle = 1'b0;
7176                    	assign Sys_Pwr_WakeUp = 1'b0;
7177                    	assign Trig = Mode ? 1'b0 : VldReset;
7178                    	assign u_76e9 = Cnt + 8'b00000001;
7179                    	assign u_2ee2 = Cnt - 8'b00000001;
7180                    	assign CntFwd =
7181                    			{ 8 { ( ~ CntInit ) }  }
7182                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7183                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7184                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
7185                    	assign Val = Cnt;
7186                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7187                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7188       1/1          		case ( uu_7d6f_caseSel )
7189       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7190       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7191       1/1          			default : u_7d6f = 8'b0 ;
7192                    		endcase
7193                    	end
7194                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7195       1/1          		if ( ! Sys_Clk_RstN )
7196       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7197       1/1          		else if ( CntEn )
7198       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7199                    	// synopsys translate_off
7200                    	// synthesis translate_off
7201                    	always @( posedge Sys_Clk )
7202       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7203       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7204       <font color = "grey">unreachable  </font>				dontStop = 0;
7205       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7206       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7207       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7208       <font color = "grey">unreachable  </font>					$display(
7209                    						&quot;SimulError: at %0t : %s&quot;
7210                    					, $realtime ,
7211                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7212                    					);
7213       <font color = "grey">unreachable  </font>					$stop;
7214                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7215                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7216                    	// synthesis translate_on
7217                    	// synopsys translate_on
7218                    	// synopsys translate_off
7219                    	// synthesis translate_off
7220                    	always @( posedge Sys_Clk )
7221       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7222       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7223       <font color = "grey">unreachable  </font>				dontStop = 0;
7224       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7225       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7226       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7227       <font color = "grey">unreachable  </font>					$stop;
7228                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7229                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_248756_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2772.html#inst_tag_248756" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl1_c3</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7154
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7177
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_248756_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2772.html#inst_tag_248756" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl1_c3</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">5</td>
<td class="rt">22.73 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">5</td>
<td class="rt">22.73 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_248756_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2772.html#inst_tag_248756" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl1_c3</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7154       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7177       	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7171       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7172       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7173       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7174       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7188       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7189       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7190       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7191       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7195       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7196       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7197       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7198       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_248757'>
<a name="inst_tag_248757_Line"></a>
<b>Line Coverage for Instance : <a href="mod2772.html#inst_tag_248757" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl1_c2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7188</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7202</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7221</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7170                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7171       1/1          		if ( ! Sys_Clk_RstN )
7172       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7173       1/1          		else if ( VldSet )
7174       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7175                    	assign Sys_Pwr_Idle = 1'b0;
7176                    	assign Sys_Pwr_WakeUp = 1'b0;
7177                    	assign Trig = Mode ? 1'b0 : VldReset;
7178                    	assign u_76e9 = Cnt + 8'b00000001;
7179                    	assign u_2ee2 = Cnt - 8'b00000001;
7180                    	assign CntFwd =
7181                    			{ 8 { ( ~ CntInit ) }  }
7182                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7183                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7184                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
7185                    	assign Val = Cnt;
7186                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7187                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7188       1/1          		case ( uu_7d6f_caseSel )
7189       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7190       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7191       1/1          			default : u_7d6f = 8'b0 ;
7192                    		endcase
7193                    	end
7194                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7195       1/1          		if ( ! Sys_Clk_RstN )
7196       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7197       1/1          		else if ( CntEn )
7198       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7199                    	// synopsys translate_off
7200                    	// synthesis translate_off
7201                    	always @( posedge Sys_Clk )
7202       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7203       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7204       <font color = "grey">unreachable  </font>				dontStop = 0;
7205       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7206       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7207       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7208       <font color = "grey">unreachable  </font>					$display(
7209                    						&quot;SimulError: at %0t : %s&quot;
7210                    					, $realtime ,
7211                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7212                    					);
7213       <font color = "grey">unreachable  </font>					$stop;
7214                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7215                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7216                    	// synthesis translate_on
7217                    	// synopsys translate_on
7218                    	// synopsys translate_off
7219                    	// synthesis translate_off
7220                    	always @( posedge Sys_Clk )
7221       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7222       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7223       <font color = "grey">unreachable  </font>				dontStop = 0;
7224       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7225       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7226       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7227       <font color = "grey">unreachable  </font>					$stop;
7228                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7229                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_248757_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2772.html#inst_tag_248757" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl1_c2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7154
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7177
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_248757_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2772.html#inst_tag_248757" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl1_c2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">5</td>
<td class="rt">22.73 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">5</td>
<td class="rt">22.73 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_248757_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2772.html#inst_tag_248757" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl1_c2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7154       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7177       	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7171       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7172       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7173       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7174       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7188       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7189       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7190       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7191       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7195       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7196       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7197       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7198       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_248758'>
<a name="inst_tag_248758_Line"></a>
<b>Line Coverage for Instance : <a href="mod2772.html#inst_tag_248758" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl1_c1</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7188</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7202</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7221</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7170                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7171       1/1          		if ( ! Sys_Clk_RstN )
7172       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7173       1/1          		else if ( VldSet )
7174       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7175                    	assign Sys_Pwr_Idle = 1'b0;
7176                    	assign Sys_Pwr_WakeUp = 1'b0;
7177                    	assign Trig = Mode ? 1'b0 : VldReset;
7178                    	assign u_76e9 = Cnt + 8'b00000001;
7179                    	assign u_2ee2 = Cnt - 8'b00000001;
7180                    	assign CntFwd =
7181                    			{ 8 { ( ~ CntInit ) }  }
7182                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7183                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7184                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
7185                    	assign Val = Cnt;
7186                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7187                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7188       1/1          		case ( uu_7d6f_caseSel )
7189       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7190       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7191       1/1          			default : u_7d6f = 8'b0 ;
7192                    		endcase
7193                    	end
7194                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7195       1/1          		if ( ! Sys_Clk_RstN )
7196       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7197       1/1          		else if ( CntEn )
7198       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7199                    	// synopsys translate_off
7200                    	// synthesis translate_off
7201                    	always @( posedge Sys_Clk )
7202       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7203       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7204       <font color = "grey">unreachable  </font>				dontStop = 0;
7205       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7206       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7207       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7208       <font color = "grey">unreachable  </font>					$display(
7209                    						&quot;SimulError: at %0t : %s&quot;
7210                    					, $realtime ,
7211                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7212                    					);
7213       <font color = "grey">unreachable  </font>					$stop;
7214                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7215                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7216                    	// synthesis translate_on
7217                    	// synopsys translate_on
7218                    	// synopsys translate_off
7219                    	// synthesis translate_off
7220                    	always @( posedge Sys_Clk )
7221       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7222       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7223       <font color = "grey">unreachable  </font>				dontStop = 0;
7224       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7225       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7226       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7227       <font color = "grey">unreachable  </font>					$stop;
7228                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7229                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_248758_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2772.html#inst_tag_248758" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl1_c1</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7154
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7177
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_248758_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2772.html#inst_tag_248758" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl1_c1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">5</td>
<td class="rt">22.73 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">5</td>
<td class="rt">22.73 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_248758_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2772.html#inst_tag_248758" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl1_c1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7154       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7177       	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7171       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7172       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7173       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7174       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7188       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7189       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7190       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7191       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7195       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7196       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7197       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7198       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_248759'>
<a name="inst_tag_248759_Line"></a>
<b>Line Coverage for Instance : <a href="mod2772.html#inst_tag_248759" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7188</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7202</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7221</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7170                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7171       1/1          		if ( ! Sys_Clk_RstN )
7172       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7173       1/1          		else if ( VldSet )
7174       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7175                    	assign Sys_Pwr_Idle = 1'b0;
7176                    	assign Sys_Pwr_WakeUp = 1'b0;
7177                    	assign Trig = Mode ? 1'b0 : VldReset;
7178                    	assign u_76e9 = Cnt + 8'b00000001;
7179                    	assign u_2ee2 = Cnt - 8'b00000001;
7180                    	assign CntFwd =
7181                    			{ 8 { ( ~ CntInit ) }  }
7182                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7183                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7184                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
7185                    	assign Val = Cnt;
7186                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7187                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7188       1/1          		case ( uu_7d6f_caseSel )
7189       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7190       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7191       1/1          			default : u_7d6f = 8'b0 ;
7192                    		endcase
7193                    	end
7194                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7195       1/1          		if ( ! Sys_Clk_RstN )
7196       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7197       1/1          		else if ( CntEn )
7198       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7199                    	// synopsys translate_off
7200                    	// synthesis translate_off
7201                    	always @( posedge Sys_Clk )
7202       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7203       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7204       <font color = "grey">unreachable  </font>				dontStop = 0;
7205       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7206       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7207       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7208       <font color = "grey">unreachable  </font>					$display(
7209                    						&quot;SimulError: at %0t : %s&quot;
7210                    					, $realtime ,
7211                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7212                    					);
7213       <font color = "grey">unreachable  </font>					$stop;
7214                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7215                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7216                    	// synthesis translate_on
7217                    	// synopsys translate_on
7218                    	// synopsys translate_off
7219                    	// synthesis translate_off
7220                    	always @( posedge Sys_Clk )
7221       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7222       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7223       <font color = "grey">unreachable  </font>				dontStop = 0;
7224       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7225       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7226       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7227       <font color = "grey">unreachable  </font>					$stop;
7228                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7229                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_248759_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2772.html#inst_tag_248759" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7154
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7177
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_248759_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2772.html#inst_tag_248759" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">5</td>
<td class="rt">22.73 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">5</td>
<td class="rt">22.73 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_248759_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2772.html#inst_tag_248759" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7154       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7177       	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7171       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7172       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7173       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7174       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7188       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7189       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7190       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7191       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7195       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7196       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7197       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7198       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_248760'>
<a name="inst_tag_248760_Line"></a>
<b>Line Coverage for Instance : <a href="mod2772.html#inst_tag_248760" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7188</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7202</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7221</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7170                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7171       1/1          		if ( ! Sys_Clk_RstN )
7172       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7173       1/1          		else if ( VldSet )
7174       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7175                    	assign Sys_Pwr_Idle = 1'b0;
7176                    	assign Sys_Pwr_WakeUp = 1'b0;
7177                    	assign Trig = Mode ? 1'b0 : VldReset;
7178                    	assign u_76e9 = Cnt + 8'b00000001;
7179                    	assign u_2ee2 = Cnt - 8'b00000001;
7180                    	assign CntFwd =
7181                    			{ 8 { ( ~ CntInit ) }  }
7182                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7183                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7184                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
7185                    	assign Val = Cnt;
7186                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7187                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7188       1/1          		case ( uu_7d6f_caseSel )
7189       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7190       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7191       1/1          			default : u_7d6f = 8'b0 ;
7192                    		endcase
7193                    	end
7194                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7195       1/1          		if ( ! Sys_Clk_RstN )
7196       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7197       1/1          		else if ( CntEn )
7198       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7199                    	// synopsys translate_off
7200                    	// synthesis translate_off
7201                    	always @( posedge Sys_Clk )
7202       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7203       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7204       <font color = "grey">unreachable  </font>				dontStop = 0;
7205       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7206       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7207       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7208       <font color = "grey">unreachable  </font>					$display(
7209                    						&quot;SimulError: at %0t : %s&quot;
7210                    					, $realtime ,
7211                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7212                    					);
7213       <font color = "grey">unreachable  </font>					$stop;
7214                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7215                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7216                    	// synthesis translate_on
7217                    	// synopsys translate_on
7218                    	// synopsys translate_off
7219                    	// synthesis translate_off
7220                    	always @( posedge Sys_Clk )
7221       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7222       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7223       <font color = "grey">unreachable  </font>				dontStop = 0;
7224       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7225       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7226       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7227       <font color = "grey">unreachable  </font>					$stop;
7228                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7229                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_248760_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2772.html#inst_tag_248760" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7154
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7177
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_248760_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2772.html#inst_tag_248760" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">5</td>
<td class="rt">22.73 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">5</td>
<td class="rt">22.73 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_248760_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2772.html#inst_tag_248760" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7154       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7177       	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7171       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7172       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7173       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7174       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7188       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7189       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7190       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7191       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7195       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7196       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7197       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7198       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_248761'>
<a name="inst_tag_248761_Line"></a>
<b>Line Coverage for Instance : <a href="mod2772.html#inst_tag_248761" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7188</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7202</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7221</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7170                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7171       1/1          		if ( ! Sys_Clk_RstN )
7172       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7173       1/1          		else if ( VldSet )
7174       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7175                    	assign Sys_Pwr_Idle = 1'b0;
7176                    	assign Sys_Pwr_WakeUp = 1'b0;
7177                    	assign Trig = Mode ? 1'b0 : VldReset;
7178                    	assign u_76e9 = Cnt + 8'b00000001;
7179                    	assign u_2ee2 = Cnt - 8'b00000001;
7180                    	assign CntFwd =
7181                    			{ 8 { ( ~ CntInit ) }  }
7182                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7183                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7184                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
7185                    	assign Val = Cnt;
7186                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7187                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7188       1/1          		case ( uu_7d6f_caseSel )
7189       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7190       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7191       1/1          			default : u_7d6f = 8'b0 ;
7192                    		endcase
7193                    	end
7194                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7195       1/1          		if ( ! Sys_Clk_RstN )
7196       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7197       1/1          		else if ( CntEn )
7198       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7199                    	// synopsys translate_off
7200                    	// synthesis translate_off
7201                    	always @( posedge Sys_Clk )
7202       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7203       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7204       <font color = "grey">unreachable  </font>				dontStop = 0;
7205       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7206       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7207       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7208       <font color = "grey">unreachable  </font>					$display(
7209                    						&quot;SimulError: at %0t : %s&quot;
7210                    					, $realtime ,
7211                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7212                    					);
7213       <font color = "grey">unreachable  </font>					$stop;
7214                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7215                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7216                    	// synthesis translate_on
7217                    	// synopsys translate_on
7218                    	// synopsys translate_off
7219                    	// synthesis translate_off
7220                    	always @( posedge Sys_Clk )
7221       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7222       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7223       <font color = "grey">unreachable  </font>				dontStop = 0;
7224       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7225       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7226       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7227       <font color = "grey">unreachable  </font>					$stop;
7228                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7229                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_248761_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2772.html#inst_tag_248761" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7154
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7177
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_248761_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2772.html#inst_tag_248761" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">5</td>
<td class="rt">22.73 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">5</td>
<td class="rt">22.73 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_248761_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2772.html#inst_tag_248761" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7154       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7177       	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7171       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7172       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7173       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7174       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7188       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7189       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7190       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7191       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7195       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7196       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7197       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7198       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_248747">
    <li>
      <a href="#inst_tag_248747_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_248747_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_248747_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_248747_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_248748">
    <li>
      <a href="#inst_tag_248748_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_248748_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_248748_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_248748_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_248749">
    <li>
      <a href="#inst_tag_248749_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_248749_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_248749_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_248749_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_248750">
    <li>
      <a href="#inst_tag_248750_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_248750_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_248750_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_248750_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_248751">
    <li>
      <a href="#inst_tag_248751_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_248751_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_248751_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_248751_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_248752">
    <li>
      <a href="#inst_tag_248752_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_248752_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_248752_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_248752_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_248753">
    <li>
      <a href="#inst_tag_248753_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_248753_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_248753_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_248753_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_248754">
    <li>
      <a href="#inst_tag_248754_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_248754_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_248754_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_248754_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_248755">
    <li>
      <a href="#inst_tag_248755_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_248755_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_248755_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_248755_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_248756">
    <li>
      <a href="#inst_tag_248756_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_248756_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_248756_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_248756_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_248757">
    <li>
      <a href="#inst_tag_248757_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_248757_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_248757_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_248757_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_248758">
    <li>
      <a href="#inst_tag_248758_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_248758_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_248758_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_248758_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_248759">
    <li>
      <a href="#inst_tag_248759_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_248759_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_248759_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_248759_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_248760">
    <li>
      <a href="#inst_tag_248760_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_248760_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_248760_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_248760_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_248761">
    <li>
      <a href="#inst_tag_248761_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_248761_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_248761_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_248761_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_248762">
    <li>
      <a href="#inst_tag_248762_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_248762_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_248762_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_248762_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_248763">
    <li>
      <a href="#inst_tag_248763_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_248763_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_248763_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_248763_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_248764">
    <li>
      <a href="#inst_tag_248764_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_248764_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_248764_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_248764_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_248765">
    <li>
      <a href="#inst_tag_248765_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_248765_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_248765_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_248765_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_248766">
    <li>
      <a href="#inst_tag_248766_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_248766_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_248766_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_248766_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_248767">
    <li>
      <a href="#inst_tag_248767_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_248767_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_248767_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_248767_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_248768">
    <li>
      <a href="#inst_tag_248768_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_248768_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_248768_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_248768_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_248769">
    <li>
      <a href="#inst_tag_248769_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_248769_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_248769_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_248769_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_248770">
    <li>
      <a href="#inst_tag_248770_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_248770_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_248770_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_248770_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_O_T_C_U_C_e5de5f84">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
