Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date             : Sat Sep 19 11:04:48 2020
| Host             : LAPTOP-269KMLDC running 64-bit major release  (build 9200)
| Command          : report_power -file nidhogg_power_routed.rpt -pb nidhogg_power_summary_routed.pb -rpx nidhogg_power_routed.rpx
| Design           : nidhogg
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.197        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.124        |
| Device Static (W)        | 0.073        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 84.0         |
| Junction Temperature (C) | 26.0         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.003 |        5 |       --- |             --- |
| Slice Logic             |     0.002 |     1432 |       --- |             --- |
|   LUT as Logic          |     0.002 |      640 |     20800 |            3.08 |
|   CARRY4                |    <0.001 |      171 |      8150 |            2.10 |
|   Register              |    <0.001 |      374 |     41600 |            0.90 |
|   LUT as Shift Register |    <0.001 |        2 |      9600 |            0.02 |
|   F7/F8 Muxes           |    <0.001 |        1 |     32600 |           <0.01 |
|   Others                |     0.000 |       77 |       --- |             --- |
| Signals                 |     0.003 |     1392 |       --- |             --- |
| Block RAM               |     0.013 |       10 |        50 |           20.00 |
| MMCM                    |     0.098 |        1 |         5 |           20.00 |
| DSPs                    |     0.004 |        9 |        90 |           10.00 |
| I/O                     |    <0.001 |       16 |       106 |           15.09 |
| Static Power            |     0.073 |          |           |                 |
| Total                   |     0.197 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.035 |       0.025 |      0.010 |
| Vccaux    |       1.800 |     0.067 |       0.054 |      0.013 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.001 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------+---------------------------+-----------------+
| Clock         | Domain                    | Constraint (ns) |
+---------------+---------------------------+-----------------+
| clk           | clk                       |            10.0 |
| clk_65MHz_clk | my_clk/inst/clk_65MHz_clk |            15.4 |
| clkfbout_clk  | my_clk/inst/clkfbout_clk  |            10.0 |
+---------------+---------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------+-----------+
| Name                    | Power (W) |
+-------------------------+-----------+
| nidhogg                 |     0.124 |
|   my_action_control     |    <0.001 |
|   my_board_control      |     0.007 |
|   my_clk                |     0.099 |
|     inst                |     0.099 |
|   my_dead_timer_L       |    <0.001 |
|   my_dead_timer_R       |    <0.001 |
|   my_image_playerL_head |     0.002 |
|   my_image_playerL_legs |     0.002 |
|   my_image_playerR_head |     0.002 |
|   my_image_playerR_legs |     0.002 |
|   my_image_torch_down   |     0.002 |
|   my_image_torch_up     |     0.002 |
|   my_playerL            |     0.001 |
|   my_playerR            |    <0.001 |
|   my_sword_L            |    <0.001 |
|   my_sword_R            |    <0.001 |
|   my_timing             |    <0.001 |
|   my_wall               |    <0.001 |
|   my_win                |    <0.001 |
+-------------------------+-----------+


