
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.117055                       # Number of seconds simulated
sim_ticks                                117055409933                       # Number of ticks simulated
final_tick                               1168401389925                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 104659                       # Simulator instruction rate (inst/s)
host_op_rate                                   132060                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3723433                       # Simulator tick rate (ticks/s)
host_mem_usage                               16902472                       # Number of bytes of host memory used
host_seconds                                 31437.50                       # Real time elapsed on the host
sim_insts                                  3290207809                       # Number of instructions simulated
sim_ops                                    4151641884                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       538496                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       577024                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       888960                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2009856                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1390592                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1390592                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4207                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4508                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         6945                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 15702                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10864                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10864                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        16402                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      4600351                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15309                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      4929495                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        14215                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      7594352                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                17170125                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        16402                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15309                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        14215                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              45927                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          11879776                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               11879776                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          11879776                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        16402                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      4600351                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15309                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      4929495                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        14215                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      7594352                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               29049900                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               140522702                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23687720                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19405916                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2009680                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9632120                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         9357670                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2424892                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92270                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    105092085                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             127130787                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23687720                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11782562                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27545392                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6023266                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3380056                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12295935                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1571302                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    140013827                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.111226                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.535867                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       112468435     80.33%     80.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2221187      1.59%     81.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3774118      2.70%     84.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2195595      1.57%     86.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1718551      1.23%     87.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1516831      1.08%     88.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          928180      0.66%     89.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2324078      1.66%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12866852      9.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    140013827                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.168569                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.904699                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       104430534                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4551593                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26964132                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        71475                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3996085                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3883682                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          211                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     153272930                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1204                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3996085                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       104957413                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         598775                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3053874                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26491604                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       916069                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     152230297                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents         93438                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       528545                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    214913059                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    708221914                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    708221914                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171990357                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        42922684                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34226                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17139                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2666495                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14160306                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7226358                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        70176                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1642750                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         147234115                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34227                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        138178680                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        89412                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     21986758                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     48822308                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           51                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    140013827                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.986893                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.547614                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83637875     59.74%     59.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21634537     15.45%     75.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11648490      8.32%     83.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8660170      6.19%     89.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8441801      6.03%     95.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3122692      2.23%     97.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2371375      1.69%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       317357      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       179530      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    140013827                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         123293     28.06%     28.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        164434     37.42%     65.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       151740     34.53%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    116627114     84.40%     84.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1870667      1.35%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17087      0.01%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12462622      9.02%     94.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7201190      5.21%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     138178680                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.983319                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             439467                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003180                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    416900060                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    169255334                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135227277                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138618147                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       282384                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2984499                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          234                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       119335                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3996085                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         401274                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        53372                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    147268342                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       766861                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14160306                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7226358                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17139                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         43155                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          234                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1154179                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1070517                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2224696                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136027155                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12149044                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2151519                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19350032                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19249559                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7200988                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.968008                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135227337                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135227277                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79956986                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221518922                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.962316                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.360949                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123264152                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     24004427                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2026610                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    136017742                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.906236                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.714750                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     86164043     63.35%     63.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24030336     17.67%     81.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9396294      6.91%     87.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4941300      3.63%     91.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4205023      3.09%     94.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2023232      1.49%     96.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       952325      0.70%     96.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1474386      1.08%     97.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2830803      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    136017742                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123264152                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18282827                       # Number of memory references committed
system.switch_cpus0.commit.loads             11175804                       # Number of loads committed
system.switch_cpus0.commit.membars              17088                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17884103                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110969711                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2549483                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2830803                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280455518                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          298534923                       # The number of ROB writes
system.switch_cpus0.timesIdled                  23584                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 508875                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123264152                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.405227                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.405227                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.711629                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.711629                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       611687835                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      188808610                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      143062966                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34176                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               140522702                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23628549                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19173113                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2017924                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9375411                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9058925                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2536890                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        92728                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    103005743                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             129311372                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23628549                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11595815                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28444116                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6607648                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2590452                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12040186                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1587516                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    138604324                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.141933                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.546171                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       110160208     79.48%     79.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1992139      1.44%     80.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3668974      2.65%     83.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3323644      2.40%     85.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2127431      1.53%     87.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1713310      1.24%     88.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1004567      0.72%     89.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1040297      0.75%     90.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13573754      9.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    138604324                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.168148                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.920217                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       101963568                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3958150                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28076514                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        48060                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4558030                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4073386                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5984                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     156454103                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        30069                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4558030                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       102792681                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1055953                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1733273                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27276423                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1187962                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     154699601                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        222446                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       514505                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    218796187                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    720406543                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    720406543                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    172836557                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        45959611                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34039                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17020                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4278343                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14690821                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7268579                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        82629                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1632128                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         151740496                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34040                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        140809407                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       158174                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     26893037                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     59397481                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    138604324                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.015909                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.560987                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     79643180     57.46%     57.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     24246627     17.49%     74.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12754353      9.20%     84.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7403009      5.34%     89.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8152454      5.88%     95.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3034108      2.19%     97.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2691965      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       516123      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       162505      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    138604324                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         562722     68.50%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        120034     14.61%     83.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       138743     16.89%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118570224     84.21%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1991242      1.41%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17019      0.01%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12997371      9.23%     94.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7233551      5.14%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     140809407                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.002040                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             821499                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005834                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    421202810                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    178667788                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    137721085                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     141630906                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       273642                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3423518                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           22                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          215                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       130732                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4558030                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         686269                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       104256                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    151774536                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       124386                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14690821                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7268579                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17020                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         90094                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          215                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1117694                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1135689                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2253383                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    138500213                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12482980                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2309193                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19716179                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19700478                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7233199                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.985607                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             137848247                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            137721085                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         80369661                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        225810114                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.980063                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.355917                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    100659512                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    123941584                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     27833323                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34040                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2037475                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    134046294                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.924618                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.694662                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     83062165     61.97%     61.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23623426     17.62%     79.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11731332      8.75%     88.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3984320      2.97%     91.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4917075      3.67%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1716557      1.28%     96.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1218070      0.91%     97.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1003763      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2789586      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    134046294                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    100659512                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     123941584                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18405150                       # Number of memory references committed
system.switch_cpus1.commit.loads             11267303                       # Number of loads committed
system.switch_cpus1.commit.membars              17020                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17889645                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        111661944                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2556366                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2789586                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           283031615                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          308108034                       # The number of ROB writes
system.switch_cpus1.timesIdled                  42005                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1918378                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          100659512                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            123941584                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    100659512                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.396020                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.396020                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.716322                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.716322                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       623616296                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      192774529                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      145776326                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34040                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               140522702                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        21879533                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     18039067                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1950841                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8948103                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8388801                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2294060                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        86143                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    106528781                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             120197219                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           21879533                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10682861                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             25123718                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5782779                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       2966747                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12359259                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1614674                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    138418754                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.066157                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.486314                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       113295036     81.85%     81.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1310158      0.95%     82.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1856568      1.34%     84.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2423537      1.75%     85.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2718925      1.96%     87.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2024025      1.46%     89.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1165490      0.84%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1706631      1.23%     91.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        11918384      8.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    138418754                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.155701                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.855358                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       105353872                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4534484                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         24672896                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        58233                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3799268                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3492539                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          243                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     145024923                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1301                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3799268                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       106087127                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1044759                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2178758                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         24000692                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1308143                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     144060659                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          823                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        264568                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       540442                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          642                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    200901781                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    673023615                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    673023615                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    164074395                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        36827377                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        37998                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        21980                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          3955259                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     13686642                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7112010                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       117746                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1553295                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         140014613                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        37958                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        130993665                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        26319                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     20204004                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     47721316                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         5922                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    138418754                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.946358                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.506022                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     82989318     59.96%     59.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22322940     16.13%     76.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12370636      8.94%     85.02% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7974060      5.76%     90.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7320178      5.29%     96.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2917476      2.11%     98.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1773824      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       506339      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       243983      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    138418754                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          62992     22.75%     22.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         92328     33.35%     56.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       121512     43.89%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    109973358     83.95%     83.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1999926      1.53%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16018      0.01%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     11947195      9.12%     94.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7057168      5.39%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     130993665                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.932189                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             276832                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002113                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    400709235                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    160256902                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    128492836                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     131270497                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       320683                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2858956                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          118                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          327                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       171510                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked           26                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3799268                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         786895                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       107494                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    140052571                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      1342770                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     13686642                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7112010                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        21940                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         82226                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          327                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1145755                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1103179                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2248934                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    129224897                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     11784546                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1768768                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            18840180                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18105537                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7055634                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.919602                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             128493081                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            128492836                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         75273009                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        204474234                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.914392                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.368130                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     96091531                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    118100366                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     21960982                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32036                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1982739                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    134619486                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.877290                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.684113                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     86746901     64.44%     64.44% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     23018624     17.10%     81.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9040662      6.72%     88.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4650712      3.45%     91.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4057445      3.01%     94.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1949157      1.45%     96.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1689954      1.26%     97.43% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       795255      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2670776      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    134619486                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     96091531                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     118100366                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17768180                       # Number of memory references committed
system.switch_cpus2.commit.loads             10827684                       # Number of loads committed
system.switch_cpus2.commit.membars              16018                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16937892                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        106451944                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2409765                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2670776                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           272010058                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          283922014                       # The number of ROB writes
system.switch_cpus2.timesIdled                  45097                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2103948                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           96091531                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            118100366                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     96091531                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.462384                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.462384                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.683815                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.683815                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       582292547                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      178280440                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      135859247                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32036                       # number of misc regfile writes
system.l2.replacements                          15702                       # number of replacements
system.l2.tagsinuse                      32767.980250                       # Cycle average of tags in use
system.l2.total_refs                          1274529                       # Total number of references to valid blocks.
system.l2.sampled_refs                          48470                       # Sample count of references to valid blocks.
system.l2.avg_refs                          26.295214                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1378.766146                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     14.997300                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2087.250427                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.876489                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2235.679607                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     12.618336                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   3444.458523                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           5773.563068                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           7734.781832                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data          10071.988522                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.042077                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000458                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.063698                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000423                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.068228                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000385                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.105117                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.176195                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.236047                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.307373                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        28773                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        34506                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        43589                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  106868                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            42593                       # number of Writeback hits
system.l2.Writeback_hits::total                 42593                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        28773                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        34506                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        43589                       # number of demand (read+write) hits
system.l2.demand_hits::total                   106868                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        28773                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        34506                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        43589                       # number of overall hits
system.l2.overall_hits::total                  106868                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         4207                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         4508                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         6940                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 15697                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus2.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   5                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         4207                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         4508                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         6945                       # number of demand (read+write) misses
system.l2.demand_misses::total                  15702                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         4207                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         4508                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         6945                       # number of overall misses
system.l2.overall_misses::total                 15702                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2569537                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    871110304                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2648248                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    927548107                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2295989                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   1382859056                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      3189031241                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data       920458                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        920458                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2569537                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    871110304                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2648248                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    927548107                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2295989                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   1383779514                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3189951699                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2569537                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    871110304                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2648248                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    927548107                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2295989                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   1383779514                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3189951699                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        32980                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        39014                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        50529                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              122565                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        42593                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             42593                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 5                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        32980                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        39014                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        50534                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               122570                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        32980                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        39014                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        50534                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              122570                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.127562                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.115548                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.137347                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.128071                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.127562                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.115548                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.137432                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.128106                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.127562                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.115548                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.137432                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.128106                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 171302.466667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 207062.111719                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 189160.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 205756.013088                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 176614.538462                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 199259.229971                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 203161.829713                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 184091.600000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 184091.600000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 171302.466667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 207062.111719                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 189160.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 205756.013088                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 176614.538462                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 199248.310151                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 203155.757165                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 171302.466667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 207062.111719                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 189160.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 205756.013088                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 176614.538462                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 199248.310151                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 203155.757165                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10864                       # number of writebacks
system.l2.writebacks::total                     10864                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         4207                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         4508                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         6940                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            15697                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              5                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         4207                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         4508                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         6945                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             15702                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         4207                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         4508                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         6945                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            15702                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1695979                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    626068479                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1834785                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    665055488                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1538396                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    978388776                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2274581903                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data       629005                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       629005                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1695979                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    626068479                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1834785                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    665055488                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1538396                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    979017781                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2275210908                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1695979                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    626068479                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1834785                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    665055488                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1538396                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    979017781                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2275210908                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.127562                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.115548                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.137347                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.128071                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.127562                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.115548                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.137432                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.128106                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.127562                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.115548                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.137432                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.128106                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 113065.266667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 148815.897076                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 131056.071429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 147527.836735                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 118338.153846                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 140978.209798                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 144905.517169                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data       125801                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total       125801                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 113065.266667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 148815.897076                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 131056.071429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 147527.836735                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 118338.153846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 140967.283081                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 144899.433703                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 113065.266667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 148815.897076                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 131056.071429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 147527.836735                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 118338.153846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 140967.283081                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 144899.433703                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               460.997292                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012303572                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2195886.273319                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.997292                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          446                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024034                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.714744                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.738778                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12295920                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12295920                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12295920                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12295920                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12295920                       # number of overall hits
system.cpu0.icache.overall_hits::total       12295920                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2851537                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2851537                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2851537                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2851537                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2851537                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2851537                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12295935                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12295935                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12295935                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12295935                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12295935                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12295935                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 190102.466667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 190102.466667                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 190102.466667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 190102.466667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 190102.466667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 190102.466667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2694237                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2694237                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2694237                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2694237                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2694237                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2694237                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 179615.800000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 179615.800000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 179615.800000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 179615.800000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 179615.800000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 179615.800000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 32980                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               162342396                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 33236                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4884.534721                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.416903                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.583097                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.903972                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.096028                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9061788                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9061788                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7072849                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7072849                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17119                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17119                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17088                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17088                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16134637                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16134637                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16134637                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16134637                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        84269                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        84269                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        84269                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         84269                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        84269                       # number of overall misses
system.cpu0.dcache.overall_misses::total        84269                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   7861087556                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   7861087556                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   7861087556                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   7861087556                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   7861087556                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   7861087556                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9146057                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9146057                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17119                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17119                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16218906                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16218906                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16218906                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16218906                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009214                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009214                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005196                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005196                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005196                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005196                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 93285.639512                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 93285.639512                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 93285.639512                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 93285.639512                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 93285.639512                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 93285.639512                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9702                       # number of writebacks
system.cpu0.dcache.writebacks::total             9702                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        51289                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        51289                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        51289                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        51289                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        51289                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        51289                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        32980                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        32980                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        32980                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        32980                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        32980                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        32980                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2788578348                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2788578348                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2788578348                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2788578348                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2788578348                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2788578348                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003606                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003606                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002033                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002033                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002033                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002033                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 84553.618799                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 84553.618799                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 84553.618799                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 84553.618799                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 84553.618799                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 84553.618799                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997113                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1008650405                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2178510.593952                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997113                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741983                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12040170                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12040170                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12040170                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12040170                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12040170                       # number of overall hits
system.cpu1.icache.overall_hits::total       12040170                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3260191                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3260191                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3260191                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3260191                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3260191                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3260191                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12040186                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12040186                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12040186                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12040186                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12040186                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12040186                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 203761.937500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 203761.937500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 203761.937500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 203761.937500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 203761.937500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 203761.937500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2764648                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2764648                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2764648                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2764648                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2764648                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2764648                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 197474.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 197474.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 197474.857143                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 197474.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 197474.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 197474.857143                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39014                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               167660131                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 39270                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4269.420194                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.747841                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.252159                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905265                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094735                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9390345                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9390345                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7104361                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7104361                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17020                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17020                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17020                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17020                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16494706                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16494706                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16494706                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16494706                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       118157                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       118157                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       118157                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        118157                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       118157                       # number of overall misses
system.cpu1.dcache.overall_misses::total       118157                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  12451960616                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  12451960616                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  12451960616                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  12451960616                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  12451960616                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  12451960616                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9508502                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9508502                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7104361                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7104361                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17020                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17020                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17020                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17020                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16612863                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16612863                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16612863                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16612863                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012426                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012426                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007112                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007112                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007112                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007112                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 105384.874497                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 105384.874497                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 105384.874497                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 105384.874497                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 105384.874497                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 105384.874497                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9375                       # number of writebacks
system.cpu1.dcache.writebacks::total             9375                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        79143                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        79143                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        79143                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        79143                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        79143                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        79143                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39014                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39014                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39014                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39014                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39014                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39014                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3214667333                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3214667333                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3214667333                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3214667333                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3214667333                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3214667333                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004103                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004103                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002348                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002348                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002348                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002348                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 82397.788819                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 82397.788819                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 82397.788819                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 82397.788819                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 82397.788819                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 82397.788819                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996182                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1009221038                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2034719.834677                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996182                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020827                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12359243                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12359243                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12359243                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12359243                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12359243                       # number of overall hits
system.cpu2.icache.overall_hits::total       12359243                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3007819                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3007819                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3007819                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3007819                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3007819                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3007819                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12359259                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12359259                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12359259                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12359259                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12359259                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12359259                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 187988.687500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 187988.687500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 187988.687500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 187988.687500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 187988.687500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 187988.687500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2404289                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2404289                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2404289                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2404289                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2404289                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2404289                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 184945.307692                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 184945.307692                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 184945.307692                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 184945.307692                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 184945.307692                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 184945.307692                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 50534                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               171200267                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 50790                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3370.747529                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.282388                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.717612                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.911259                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.088741                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      8774964                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8774964                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6904598                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6904598                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16879                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16879                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16018                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16018                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     15679562                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        15679562                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     15679562                       # number of overall hits
system.cpu2.dcache.overall_hits::total       15679562                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       146078                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       146078                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         2870                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2870                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       148948                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        148948                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       148948                       # number of overall misses
system.cpu2.dcache.overall_misses::total       148948                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  15003963832                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  15003963832                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    452965946                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    452965946                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  15456929778                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  15456929778                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  15456929778                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  15456929778                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      8921042                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8921042                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6907468                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6907468                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16879                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16879                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16018                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16018                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     15828510                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     15828510                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     15828510                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     15828510                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.016375                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.016375                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000415                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000415                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.009410                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.009410                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.009410                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.009410                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 102712.002026                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 102712.002026                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 157827.855749                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 157827.855749                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 103774.000175                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 103774.000175                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 103774.000175                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 103774.000175                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       362469                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets       120823                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        23516                       # number of writebacks
system.cpu2.dcache.writebacks::total            23516                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        95549                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        95549                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         2865                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         2865                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        98414                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        98414                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        98414                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        98414                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        50529                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        50529                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            5                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        50534                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        50534                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        50534                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        50534                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   4297931910                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4297931910                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       961958                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       961958                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   4298893868                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4298893868                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   4298893868                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4298893868                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.005664                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.005664                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003193                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003193                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003193                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003193                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 85058.716974                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 85058.716974                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 192391.600000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 192391.600000                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 85069.336843                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 85069.336843                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 85069.336843                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 85069.336843                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
