,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/WangXuan95/FPGA-USB-Device.git,2020-09-04 09:27:37+00:00,"An FPGA-based USB full-speed device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA common IOs rather than additional chips. 基于FPGA的USB full-speed device端控制器，可实现USB串口、USB摄像头、USB音频、U盘、USB键盘等设备，只需要3个FPGA普通IO，而不需要额外的接口芯片。",80,WangXuan95/FPGA-USB-Device,292806830,Verilog,FPGA-USB-Device,475,459,2024-04-12 13:30:15+00:00,"['fpga', 'verilog', 'rtl', 'usb', 'usb-cdc', 'usb-serial', 'usb-uart', 'usb-hid', 'usb-keyboard', 'usb-device', 'keyboard', 'usb-audio', 'usb-camera', 'usb-microphone', 'usb-disk', 'usb-speaker', 'usb-uvc', 'usb-controller', 'cdc', 'uvc']",https://api.github.com/licenses/gpl-3.0
1,https://github.com/wuxx/Colorlight-FPGA-Projects.git,2020-09-08 04:58:37+00:00,current focus on Colorlight i5 and i9 & i9plus module,46,wuxx/Colorlight-FPGA-Projects,293705373,Verilog,Colorlight-FPGA-Projects,88832,220,2024-03-26 18:44:58+00:00,[],https://api.github.com/licenses/apache-2.0
2,https://github.com/openpower-cores/a2o.git,2020-09-14 12:25:59+00:00,,26,openpower-cores/a2o,295408620,Verilog,a2o,17671,137,2024-02-15 15:36:14+00:00,[],
3,https://github.com/pnnl/OpenCGRA.git,2020-09-17 16:27:23+00:00,"OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.",20,pnnl/OpenCGRA,296382149,Verilog,OpenCGRA,431,117,2024-03-05 08:38:15+00:00,"['opencgra', 'open-source-hardware']",
4,https://github.com/StefanSchippers/xschem_sky130.git,2020-10-07 00:43:09+00:00,XSCHEM symbol libraries for the Google-Skywater 130nm process design kit. ,13,StefanSchippers/xschem_sky130,301889741,Verilog,xschem_sky130,14829,52,2024-04-12 11:33:05+00:00,[],https://api.github.com/licenses/apache-2.0
5,https://github.com/OVGN/OpenHBMC.git,2020-09-20 02:03:19+00:00,Open-source high performance AXI4-based HyperRAM memory controller,10,OVGN/OpenHBMC,296984489,Verilog,OpenHBMC,3741,49,2024-04-07 05:14:58+00:00,"['xilinx', 'fpga', 'vivado']",https://api.github.com/licenses/apache-2.0
6,https://github.com/ash-olakangal/RISC-V-Processor.git,2020-10-07 12:57:42+00:00,Verilog implementation of multi-stage 32-bit RISC-V processor,21,ash-olakangal/RISC-V-Processor,302036724,Verilog,RISC-V-Processor,141,46,2024-04-10 11:18:19+00:00,"['computer-architecture', 'risc-v', 'verilog', 'risc-processor']",None
7,https://github.com/irmo-de/xilinx-risc-v.git,2020-10-07 16:10:41+00:00,Porting PicoRV32 to Artix-7 and Spartan-7. Generic vivado template for supported Xilinx FPGA is included.,6,irmo-de/xilinx-risc-v,302090988,Verilog,xilinx-risc-v,179,31,2024-03-23 04:48:46+00:00,[],https://api.github.com/licenses/mit
8,https://github.com/IObundle/iob-lib.git,2020-09-08 23:51:27+00:00,Verilog Modules and Python Scripts for Creating IP Core Build Directories,24,IObundle/iob-lib,293954136,Verilog,iob-lib,23544,29,2023-12-04 16:41:53+00:00,[],https://api.github.com/licenses/mit
9,https://github.com/gpthimble/Home-Brew-Computer.git,2020-10-02 12:59:44+00:00,"SystemOT, yet another home brew cpu.",3,gpthimble/Home-Brew-Computer,300615511,Verilog,Home-Brew-Computer,24717,24,2024-03-25 12:51:51+00:00,"['processor', 'fpga', 'compiler-retargeting']",None
10,https://github.com/spider-tronix/VLSI.git,2020-09-30 10:15:06+00:00,RISC V core implementation using Verilog.,4,spider-tronix/VLSI,299881445,Verilog,VLSI,1608,23,2024-03-01 04:29:01+00:00,"['risc', 'verilog-hdl', 'computer-architecture', 'cpu', 'risc-v', 'fpga', 'processor']",https://api.github.com/licenses/bsd-3-clause
11,https://github.com/no2fpga/no2hub75.git,2020-09-07 21:35:47+00:00,Nitro HUB75 LED panel driver FPGA core,3,no2fpga/no2hub75,293637107,Verilog,no2hub75,59,22,2024-02-11 22:17:22+00:00,"['fpga', 'hub75', 'hub75e', 'led-panels']",
12,https://github.com/ultraembedded/core_mmc.git,2020-09-14 22:08:42+00:00,MMC (and derivative standards) host controller,3,ultraembedded/core_mmc,295549707,Verilog,core_mmc,17,21,2023-11-05 22:59:07+00:00,[],https://api.github.com/licenses/apache-2.0
13,https://github.com/tuliopereirab/arithmetic-encoder-av1.git,2020-09-23 12:06:53+00:00,This project is being developed as part of a Master's degree research sponsored by Brazil's CNPQ. It's goal is to design a hardware architecture to accelerate the AV1 arithmetic encoder.,2,tuliopereirab/arithmetic-encoder-av1,297957242,Verilog,arithmetic-encoder-av1,11031,21,2024-04-07 06:39:20+00:00,"['av1', 'arithmetic-coding', 'hardware-designs', 'hardware-acceleration', 'hardware', 'entropy-coding']",
14,https://github.com/racerxdl/biggateboy.git,2020-10-07 21:52:51+00:00,WIP Big FPGA Gameboy,1,racerxdl/biggateboy,302169013,Verilog,biggateboy,147,20,2023-08-29 06:13:53+00:00,"['gameboy', 'fpga', 'verilog']",https://api.github.com/licenses/apache-2.0
15,https://github.com/tinyvision-ai-inc/ice40_power.git,2020-09-24 22:27:14+00:00,Power analysis of the ICE40UP5K-SG48 devices,2,tinyvision-ai-inc/ice40_power,298408695,Verilog,ice40_power,135,20,2024-01-14 22:13:54+00:00,"['ice40', 'fpga', 'lattice-fpga', 'verilog', 'power']",https://api.github.com/licenses/mit
16,https://github.com/mayshin10/CNN-Accelerator.git,2020-10-04 13:20:27+00:00,Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.,1,mayshin10/CNN-Accelerator,301134864,Verilog,CNN-Accelerator,993,19,2023-12-11 11:01:40+00:00,[],None
17,https://github.com/boaaaang/CNN-Implementation-in-Verilog.git,2020-09-25 13:44:11+00:00,Convolutional Neural Network RTL-level Design,10,boaaaang/CNN-Implementation-in-Verilog,298584622,Verilog,CNN-Implementation-in-Verilog,28789,18,2024-01-18 05:50:38+00:00,"['neural-network', 'image-processing', 'pytorch', 'cnn', 'mnist', 'verilog']",None
18,https://github.com/iccircle/gamegirl.git,2020-09-03 01:17:47+00:00,fpga based nes box,17,iccircle/gamegirl,292432576,Verilog,gamegirl,122301,17,2024-03-16 05:02:33+00:00,[],https://api.github.com/licenses/gpl-3.0
19,https://github.com/SubZer0811/VLSI.git,2020-09-18 09:34:37+00:00,All the projects and assignments done as part of VLSI course.,4,SubZer0811/VLSI,296577335,Verilog,VLSI,6764,16,2024-03-20 05:26:54+00:00,"['recursive-doubling-cla', 'cmos', 'vlsi-circuits', 'vlsi', 'magic', 'ripple-carry-adder', 'universal-shift-register', 'wallace-tree-multiplier', 'verilog']",None
20,https://github.com/Zigazou/myterminal.git,2020-09-05 19:02:26+00:00,A serial text terminal written in Verilog for Tang SiPeed Primer FPGA,3,Zigazou/myterminal,293137621,Verilog,myterminal,8543,15,2024-03-06 01:53:53+00:00,[],None
21,https://github.com/sfu-arch/X-Cache.git,2020-09-22 16:38:51+00:00,,1,sfu-arch/X-Cache,297710550,Verilog,X-Cache,12842,13,2024-01-07 17:26:40+00:00,[],https://api.github.com/licenses/bsd-3-clause
22,https://github.com/no2fpga/no2ice40.git,2020-09-07 21:09:04+00:00,Misc iCE40 specific cores,4,no2fpga/no2ice40,293632886,Verilog,no2ice40,38,13,2023-11-07 07:23:27+00:00,"['fpga', 'ice40']",
23,https://github.com/KiranThomasCherian/VLSI-and-Computer-Architecture.git,2020-10-04 13:21:07+00:00,Computer Architecture -VLSI -Verilog Codes-Xilinx-Irsim,2,KiranThomasCherian/VLSI-and-Computer-Architecture,301135023,Verilog,VLSI-and-Computer-Architecture,3001,10,2024-02-21 19:48:40+00:00,"['verilog', 'iverilog', 'kogge-stone-adder', 'carry-propogate-adders', 'gate-layout', 'xilinx', 'vlsi', 'cmos-path-enumerator', 'wallace-tree-multiplier', 'sklansky-adder', 'magic-tool', 'pipeline', 'pipelined', 'computer-architecture', 'floating-point', 'floating-point-arithmetic', 'adder', 'hardware-modules']",None
24,https://github.com/hhhxiao/Pipeline-CPU.git,2020-09-21 14:43:42+00:00,Verilog写的简单五级流水线CPU,0,hhhxiao/Pipeline-CPU,297369289,Verilog,Pipeline-CPU,281,10,2024-04-09 10:21:13+00:00,[],None
25,https://github.com/mattvenn/pyfda-cocotb-demo.git,2020-09-23 10:00:31+00:00,Audio filtering with pyfda and cocotb,0,mattvenn/pyfda-cocotb-demo,297927783,Verilog,pyfda-cocotb-demo,684,9,2023-02-10 14:00:38+00:00,[],None
26,https://github.com/UzixLS/ncomputing-l230.git,2020-09-02 09:18:51+00:00,Ncomputing L230 reverse engineering,0,UzixLS/ncomputing-l230,292236286,Verilog,ncomputing-l230,10353,9,2023-09-01 17:06:19+00:00,"['fpga', 'pcb', 'thinclient', 'thinclients']",None
27,https://github.com/DegateCommunity/DegateDemoProjects.git,2020-09-19 14:20:28+00:00,Degate demonstration projects.,0,DegateCommunity/DegateDemoProjects,296884971,Verilog,DegateDemoProjects,215865,9,2023-07-01 11:02:10+00:00,"['demo-projects', 'degate', 'chip', 'security', 'cybersecurity', 'reverse-engineering']",https://api.github.com/licenses/gpl-3.0
28,https://github.com/AlxyF/CAN-fpga.git,2020-10-02 15:14:24+00:00,https://en.wikipedia.org/wiki/CAN_bus,4,AlxyF/CAN-fpga,300654197,Verilog,CAN-fpga,25903,9,2024-04-03 11:40:46+00:00,[],None
29,https://github.com/AbdullahAnsarii/BandPassFilter.git,2020-09-06 15:38:29+00:00,FIR band-pass filter using Verilog HDL.,4,AbdullahAnsarii/BandPassFilter,293307382,Verilog,BandPassFilter,1674,8,2024-03-20 09:19:22+00:00,"['verilog', 'matlab', 'xilinx', 'verilog-hdl', 'bandpass-filter', 'filter', 'band-pass-filter']",None
30,https://github.com/adnanbaysal/TRNG-with-Ring-Oscillators-in-Verilog.git,2020-09-22 06:48:51+00:00,A true random number generator with ring oscillators structure written in VHDL targeting FPGA's. ,1,adnanbaysal/TRNG-with-Ring-Oscillators-in-Verilog,297560762,Verilog,TRNG-with-Ring-Oscillators-in-Verilog,11,8,2024-02-27 00:42:01+00:00,[],None
31,https://github.com/thiemchu/rvcorep.git,2020-09-06 06:05:27+00:00,,3,thiemchu/rvcorep,293214472,Verilog,rvcorep,409,8,2024-02-23 10:52:38+00:00,[],None
32,https://github.com/dawsonjon/chips_v.git,2020-09-15 17:31:19+00:00,RISC-V System on Chip Builder,2,dawsonjon/chips_v,295802216,Verilog,chips_v,1127,8,2023-06-16 02:10:01+00:00,"['chips', 'soc', 'riscv', 'verilog', 'chip-builder', 'python', 'c', 'fpga', 'fpga-soc', 'risc-v', 'embedded']",https://api.github.com/licenses/mit
33,https://github.com/ECASLab/AxLS.git,2020-09-07 14:26:38+00:00,AxLS: An Open-Source Framework for Netlist Transformation Approximate Logic Synthesis,3,ECASLab/AxLS,293550346,Verilog,AxLS,8561,8,2023-11-26 17:19:39+00:00,[],None
34,https://github.com/yewhenp/PureFPGA.git,2020-09-03 06:39:14+00:00,"Multicore coprocessor, written on FPGA",1,yewhenp/PureFPGA,292488063,Verilog,PureFPGA,203300,7,2023-03-14 17:16:26+00:00,"['fpga', 'multicore']",None
35,https://github.com/HYSUM-TOBBETU/AES-Encryption-Verilog-Pipelined-Implementation-128bit.git,2020-10-01 17:55:05+00:00,"Device: Zedboard xc7z020clg484-1, Clock Rate: 319 MHz, Tool: Vivado 2018.3, Language: Verilog",0,HYSUM-TOBBETU/AES-Encryption-Verilog-Pipelined-Implementation-128bit,300372894,Verilog,AES-Encryption-Verilog-Pipelined-Implementation-128bit,69296,7,2023-10-10 18:32:35+00:00,"['aes-engine', 'clock-rate', 'aes-wrapper', 'verilog', 'matrix', 'vivado', 'sbox', 'mds', 'rcon-matrices', 'xor', 'fpga', 'zedboard']",None
36,https://github.com/pta-project-repo/pta-artifacts.git,2020-09-29 09:43:57+00:00,,1,pta-project-repo/pta-artifacts,299571861,Verilog,pta-artifacts,4538,7,2024-01-22 08:59:13+00:00,[],None
37,https://github.com/ripplesaround/BIT_miniCPU.git,2020-09-22 01:57:00+00:00,北京理工大学大四小学期计算机组成原理部分,1,ripplesaround/BIT_miniCPU,297507779,Verilog,BIT_miniCPU,1166,7,2023-12-05 09:01:15+00:00,[],https://api.github.com/licenses/mit
38,https://github.com/kingyoPiyo/Tang-Nano_100BASE-FX_Talker.git,2020-09-20 14:14:27+00:00,,0,kingyoPiyo/Tang-Nano_100BASE-FX_Talker,297091172,Verilog,Tang-Nano_100BASE-FX_Talker,782,7,2024-01-27 09:09:21+00:00,[],https://api.github.com/licenses/mit
39,https://github.com/YutaPic/FPU.git,2020-10-06 07:25:13+00:00,For CPU experiment,3,YutaPic/FPU,301646776,Verilog,FPU,204,6,2023-09-11 02:43:02+00:00,[],None
40,https://github.com/cole-maxwell/Gamma_Filter_DE1_SoC_FPGA.git,2020-10-01 21:48:13+00:00,"FPGA implementation (on DE1-SoC) of a gamma power function, which improves the clarity of the video output by transforming the intensity values of each pixel value in every frame of video input.",3,cole-maxwell/Gamma_Filter_DE1_SoC_FPGA,300433483,Verilog,Gamma_Filter_DE1_SoC_FPGA,70571,6,2024-01-17 07:12:18+00:00,[],https://api.github.com/licenses/mit
41,https://github.com/elec-otago/openvga.git,2020-09-21 03:55:13+00:00,,2,elec-otago/openvga,297223229,Verilog,openvga,3504,6,2023-01-22 15:29:02+00:00,[],https://api.github.com/licenses/gpl-3.0
42,https://github.com/regymm/mit_sd_controller_improved.git,2020-09-08 08:44:04+00:00,Improved version of http://web.mit.edu/6.111/volume2/www/f2018/tools/sd_controller.v,0,regymm/mit_sd_controller_improved,293752402,Verilog,mit_sd_controller_improved,8,6,2023-02-13 16:13:10+00:00,"['sdcard', 'spi', 'sdhc', 'verilog', 'fpga']",None
43,https://github.com/Serenos/BIT_CPU.git,2020-09-07 01:43:47+00:00,北京理工大学2017级计算机小学期（体系结构和编译原理）,3,Serenos/BIT_CPU,293395260,Verilog,BIT_CPU,1166,6,2023-12-05 09:01:10+00:00,[],None
44,https://github.com/Jaccelerator/FPGA-DigitalClock.git,2020-09-29 05:12:20+00:00,基于FPGA，VGA，声音传感器与温湿度传感器实现的智能可控数字钟。,2,Jaccelerator/FPGA-DigitalClock,299510723,Verilog,FPGA-DigitalClock,1442,6,2023-11-13 02:52:18+00:00,[],https://api.github.com/licenses/mit
45,https://github.com/JohnsonZ-microe/Design-of-Real-time-Figure-Recognition-Algorithm-Based-on-FPGA.git,2020-09-02 07:13:19+00:00,"As the mechine learning techniques being widely implemented in social and industrial field, it gives higher request to the accuracy of recognition of objects’feature. Based on the high-speed performance of FPGA platform, the algorithm proposed in this paper aims to extract the imformation of the gesture, mainly the skin color and contours. Using ellipse model color space division and gaussian function weighting structure, the algorithm can perfectly realize the combination of skin color and contours, and filter the irrelevant imformation effectively",1,JohnsonZ-microe/Design-of-Real-time-Figure-Recognition-Algorithm-Based-on-FPGA,292207689,Verilog,Design-of-Real-time-Figure-Recognition-Algorithm-Based-on-FPGA,16528,6,2024-03-30 08:03:50+00:00,[],None
46,https://github.com/SureshNambi/DeBAM_Decoder_based_Approximate_Multiplier.git,2020-09-02 12:32:50+00:00,DeBAM : Decoder Based Approximate multiplier for Low Power Applications ,3,SureshNambi/DeBAM_Decoder_based_Approximate_Multiplier,292277722,Verilog,DeBAM_Decoder_based_Approximate_Multiplier,9,5,2024-01-29 15:43:59+00:00,"['approximate-computing', 'approximate-multipliers', 'low-power', 'image-compression', 'image-sharpening', 'multiplication-algorithm', 'arithmetic']",https://api.github.com/licenses/mit
47,https://github.com/LimeSlice/SD-Host-Controller.git,2020-09-22 18:02:18+00:00,,0,LimeSlice/SD-Host-Controller,297730805,Verilog,SD-Host-Controller,11992,5,2024-04-08 09:58:54+00:00,[],None
48,https://github.com/hi631/FPGA-MacPlus.git,2020-10-03 04:22:31+00:00,,1,hi631/FPGA-MacPlus,300794521,Verilog,FPGA-MacPlus,1167,5,2022-10-29 08:33:21+00:00,[],None
49,https://github.com/asfdrwe/simpleTD4.git,2020-10-04 04:22:39+00:00,implementation of 4bit CPU TD4 written with verilog,2,asfdrwe/simpleTD4,301038404,Verilog,simpleTD4,373,5,2023-11-05 04:11:06+00:00,[],https://api.github.com/licenses/mit
50,https://github.com/chiplicity/openfpga.git,2020-10-06 15:03:50+00:00,,2,chiplicity/openfpga,301764953,Verilog,openfpga,388487,5,2021-07-30 03:38:32+00:00,[],https://api.github.com/licenses/apache-2.0
51,https://github.com/srikumar25/AHB2APB.git,2020-09-22 06:51:32+00:00,,2,srikumar25/AHB2APB,297561368,Verilog,AHB2APB,14,5,2023-04-22 09:02:59+00:00,[],None
52,https://github.com/sfu-arch/SPAGHETTI.git,2020-09-13 23:18:33+00:00,RTL generator for SpGEMM,1,sfu-arch/SPAGHETTI,295254983,Verilog,SPAGHETTI,1254,5,2024-04-11 14:08:11+00:00,[],None
53,https://github.com/Atharva-Vaze/213-Viterbi-Decoder-using-Verilog.git,2020-09-04 14:09:46+00:00,"Viterbi Decoder for a (2,1,3) Convolutional Code ",0,Atharva-Vaze/213-Viterbi-Decoder-using-Verilog,292864172,Verilog,213-Viterbi-Decoder-using-Verilog,1663,5,2024-02-28 09:47:59+00:00,[],https://api.github.com/licenses/gpl-3.0
54,https://github.com/mew27/pipeline-DES-verilog.git,2020-09-23 18:16:12+00:00,"Pipelined DES implementation described in Verilog, for synthetizing on FPGA",0,mew27/pipeline-DES-verilog,298056847,Verilog,pipeline-DES-verilog,37,5,2023-07-19 03:24:04+00:00,[],None
55,https://github.com/MichaelBell/HovalaagCPU.git,2020-09-26 21:06:16+00:00,An implementation of the CPU from the Hovalaag game,0,MichaelBell/HovalaagCPU,298899544,Verilog,HovalaagCPU,41,5,2023-03-04 17:06:03+00:00,[],https://api.github.com/licenses/bsd-2-clause
56,https://github.com/pengmiao-usc/FPGA-LSTM-Intel.git,2020-09-09 05:55:16+00:00,,1,pengmiao-usc/FPGA-LSTM-Intel,294016612,Verilog,FPGA-LSTM-Intel,46,5,2024-03-06 09:27:07+00:00,[],None
57,https://github.com/vikvs64/pmod-dvi.git,2020-09-15 18:14:09+00:00,"Schematics, PCB, gerbers and fpga test files for DVI-D PMOD project",0,vikvs64/pmod-dvi,295812433,Verilog,pmod-dvi,6918,4,2022-04-21 02:27:58+00:00,"['fpga', 'pmod', 'verilog', 'sch', 'pcb', 'dvi', 'dvi-d']",None
58,https://github.com/maheshbhatk/spi.git,2020-09-19 10:46:11+00:00,SPI Master and SPI Slave,0,maheshbhatk/spi,296846133,Verilog,spi,8,4,2023-01-06 01:45:45+00:00,[],None
59,https://github.com/C-Elegans/ulx3s_sdram.git,2020-10-01 19:02:10+00:00,SDRAM experiments on the ULX3S,0,C-Elegans/ulx3s_sdram,300392906,Verilog,ulx3s_sdram,50,4,2021-03-27 23:03:03+00:00,[],None
60,https://github.com/pankti26/Hazard-Detection-Unit.git,2020-09-27 15:25:32+00:00,A Hazard Detection Unit for RISC V Base Integer ISA,0,pankti26/Hazard-Detection-Unit,299060672,Verilog,Hazard-Detection-Unit,821,4,2024-01-10 04:53:37+00:00,[],None
61,https://github.com/chesha1/lock.git,2020-09-28 02:08:17+00:00,use Verilog to create a lock  用Verilog写一个密码锁,1,chesha1/lock,299161452,Verilog,lock,118,4,2023-02-08 09:13:27+00:00,[],https://api.github.com/licenses/gpl-3.0
62,https://github.com/Scriabing/noc_modified.git,2020-09-17 13:31:49+00:00,modify the noc module of NVDLA by adding  more read and write ports,0,Scriabing/noc_modified,296335715,Verilog,noc_modified,134,4,2024-03-12 06:19:32+00:00,[],None
63,https://github.com/Waldenth/WHU-Principles-of-Computer-Organization.git,2020-09-10 15:40:03+00:00,Designed by Verilog HDL 武汉大学-计算机组成原理-课程实验,2,Waldenth/WHU-Principles-of-Computer-Organization,294451811,Verilog,WHU-Principles-of-Computer-Organization,5469,4,2023-06-05 16:44:00+00:00,[],https://api.github.com/licenses/gpl-3.0
64,https://github.com/CRThu/Carrot-Inside-RF-Transmitter.git,2020-09-10 14:14:37+00:00,Carrot's RF Transmitter,1,CRThu/Carrot-Inside-RF-Transmitter,294429907,Verilog,Carrot-Inside-RF-Transmitter,102204,4,2021-10-29 00:35:16+00:00,[],https://api.github.com/licenses/apache-2.0
65,https://github.com/hi631/tang-nano.git,2020-09-29 10:13:16+00:00,,2,hi631/tang-nano,299579038,Verilog,tang-nano,373,4,2023-01-30 06:12:17+00:00,[],None
66,https://github.com/DeanDev94/FPGA-Audio-Effects-System.git,2020-09-14 05:33:51+00:00,FPGA Audio Effect System project for Electronic Engineering course. This project spanned two semesters and was my final year project,0,DeanDev94/FPGA-Audio-Effects-System,295313864,Verilog,FPGA-Audio-Effects-System,6746,4,2023-09-07 16:59:52+00:00,"['fpga', 'basys3', 'verilog', 'xilinx', 'vivado', 'audio-processing', 'audio-effects', 'cork-institute-of-technology']",None
67,https://github.com/algyan/IntelFPGA_AzureOTA.git,2020-09-08 04:24:04+00:00,実機貸出有！【オンライン】FPGA回路をリモートで書換→壮大なLチカ！インテルFPGAハンズオン#1 https://algyan.connpass.com/event/185328/presentation/,0,algyan/IntelFPGA_AzureOTA,293700107,Verilog,IntelFPGA_AzureOTA,8546,4,2020-12-21 09:57:10+00:00,"['iot-edge', 'fpga', 'quartus', 'azure', 'algyan']",https://api.github.com/licenses/apache-2.0
68,https://github.com/eddygta17/avsdpll_3v3.git,2020-09-07 08:53:32+00:00,Analog IP of On-chip clock multiplier (PLL) using the OSU 180nm technology,2,eddygta17/avsdpll_3v3,293473527,Verilog,avsdpll_3v3,1967,4,2023-01-27 21:51:44+00:00,[],https://api.github.com/licenses/gpl-3.0
69,https://github.com/ukashasohail/MIPS_32bit_SCDP_Verilog.git,2020-09-15 19:15:58+00:00,An implementation of 32-bits MIPS Single Cycle Datapath in Verilog HDL.,0,ukashasohail/MIPS_32bit_SCDP_Verilog,295826597,Verilog,MIPS_32bit_SCDP_Verilog,15,4,2024-03-25 09:45:35+00:00,"['mips', 'mips-assembly', 'mips-architecture', 'verilog', 'verilog-hdl', 'verilog-project', 'verilog-code', 'mips32']",None
70,https://github.com/nandland/bluetooth-rn4871-demo.git,2020-10-04 23:39:36+00:00,FPGA with RN4871 PMOD Bluetooth Card from Digilent,0,nandland/bluetooth-rn4871-demo,301249549,Verilog,bluetooth-rn4871-demo,10,4,2022-09-22 08:38:12+00:00,[],None
71,https://github.com/Ishkhanants/verilog-alu-sqrt.git,2020-09-02 08:28:05+00:00,"Verilog description, a driver program for arithmetic logic unit for square root operation.",1,Ishkhanants/verilog-alu-sqrt,292224332,Verilog,verilog-alu-sqrt,1,4,2023-11-06 11:06:07+00:00,"['arithmetic-logic-unit', 'driver', 'square-root-calculator', 'verilog']",None
72,https://github.com/mtpsa/P4-NetFPGA-MTPSA.git,2020-09-09 20:52:51+00:00,,1,mtpsa/P4-NetFPGA-MTPSA,294227013,Verilog,P4-NetFPGA-MTPSA,36175,4,2024-02-22 01:47:02+00:00,"['netfpga', 'networking', 'p4', 'mtpsa']",
73,https://github.com/Petersoj/EdgeDetectionASIC.git,2020-09-18 20:13:19+00:00,ASIC that outputs a rasterized form of an edge detection algorithm applied to a video input.,0,Petersoj/EdgeDetectionASIC,296720541,Verilog,EdgeDetectionASIC,84976,3,2023-01-05 18:21:30+00:00,[],https://api.github.com/licenses/mit
74,https://github.com/j-christensen/DE10-Lite-Projects.git,2020-09-22 01:40:14+00:00,This is a collection of FPGA designs I've made for the DE10-Lite development kit by Terasic,1,j-christensen/DE10-Lite-Projects,297504750,Verilog,DE10-Lite-Projects,20012,3,2023-11-23 13:19:52+00:00,[],None
75,https://github.com/sinofp/napalm.git,2020-09-07 06:30:57+00:00,32 位 5 级流水线 MIPS CPU,1,sinofp/napalm,293441883,Verilog,napalm,315,3,2023-12-13 01:13:37+00:00,[],https://api.github.com/licenses/mit
76,https://github.com/m-shahrestani/Cruise-Control.git,2020-09-29 17:13:04+00:00,Modeling of Intelligent Cruise Control System,0,m-shahrestani/Cruise-Control,299686127,Verilog,Cruise-Control,1124,3,2021-11-11 15:24:49+00:00,[],https://api.github.com/licenses/mit
77,https://github.com/schilkp/PmodADC.git,2020-09-23 07:14:27+00:00,"A fully discrete 14bit, 41kHz, FPGA-controlled Successive-Approximation Audio ADC and R2R Audio DAC.",2,schilkp/PmodADC,297885341,Verilog,PmodADC,288653,3,2023-04-24 03:06:51+00:00,[],https://api.github.com/licenses/mit
78,https://github.com/remberto-uaz/Rob7MicrosAgo2020.git,2020-09-07 16:22:21+00:00,Clase de Microcontroladores robótica 7 Agosto 2020,4,remberto-uaz/Rob7MicrosAgo2020,293577086,Verilog,Rob7MicrosAgo2020,23132,3,2021-09-23 04:41:00+00:00,[],https://api.github.com/licenses/gpl-3.0
79,https://github.com/trivik261/VLSI.git,2020-09-07 14:50:52+00:00,,0,trivik261/VLSI,293556365,Verilog,VLSI,2552,3,2021-12-19 20:53:04+00:00,[],None
80,https://github.com/mahdirezaie336/CruiseControl.git,2020-09-13 08:44:33+00:00,,0,mahdirezaie336/CruiseControl,295111850,Verilog,CruiseControl,915,3,2022-09-18 09:17:28+00:00,[],None
81,https://github.com/ucb-cs250/fabric_team.git,2020-10-01 04:15:25+00:00,,2,ucb-cs250/fabric_team,300139162,Verilog,fabric_team,136060,3,2024-03-24 19:02:57+00:00,[],
82,https://github.com/tmahlburg/picoramsoc.git,2020-09-18 12:12:22+00:00,An SoC for the PicoRV32 running completely from RAM,1,tmahlburg/picoramsoc,296611298,Verilog,picoramsoc,4,3,2023-05-09 02:20:56+00:00,[],None
83,https://github.com/SarahToscano/Verilog-for-fun.git,2020-09-09 02:23:44+00:00,,0,SarahToscano/Verilog-for-fun,293979972,Verilog,Verilog-for-fun,4807,3,2020-09-16 02:12:35+00:00,[],None
84,https://github.com/neptuno-fpga/board_test.git,2020-10-04 20:17:08+00:00,Board test core,0,neptuno-fpga/board_test,301218948,Verilog,board_test,271,3,2021-10-22 22:22:14+00:00,[],None
85,https://github.com/Adaptable-Switch/AS_test.git,2020-09-20 03:53:01+00:00,,0,Adaptable-Switch/AS_test,296997608,Verilog,AS_test,1660,2,2021-02-01 02:24:45+00:00,[],None
86,https://github.com/yuchaosu/Integrated-design-of-computer-systems.git,2020-09-07 10:59:15+00:00,东南大学计算机系统综合设计,0,yuchaosu/Integrated-design-of-computer-systems,293502362,Verilog,Integrated-design-of-computer-systems,2,2,2022-07-02 10:45:01+00:00,[],None
87,https://github.com/amadeus-mips/amadeus-formal.git,2020-09-11 14:39:05+00:00,using symbiotic eda suite to formally verify our cache,0,amadeus-mips/amadeus-formal,294719941,Verilog,amadeus-formal,150,2,2023-05-15 10:53:12+00:00,[],https://api.github.com/licenses/gpl-3.0
88,https://github.com/RW-FPGA-devel-Team/zet_MiSTer.git,2020-10-01 21:21:56+00:00,a port to MiSTer of the ZET x86 core,0,RW-FPGA-devel-Team/zet_MiSTer,300428375,Verilog,zet_MiSTer,425,2,2020-10-02 19:58:19+00:00,[],https://api.github.com/licenses/gpl-2.0
89,https://github.com/dh73/OpenCLue.git,2020-10-03 21:21:05+00:00,Accel Demos,1,dh73/OpenCLue,300982420,Verilog,OpenCLue,223136,2,2022-07-02 23:12:05+00:00,[],None
90,https://github.com/haohaoqian/pipeline.git,2020-09-30 08:44:15+00:00,Final project for Fundamental Experiment of Digital Logic and Processor,0,haohaoqian/pipeline,299859943,Verilog,pipeline,7299,2,2022-01-22 15:50:43+00:00,[],https://api.github.com/licenses/mit
91,https://github.com/nietzhuang/2017-CIC-Contest---LED-Display-Controller.git,2020-09-24 05:36:37+00:00,2017 CIC contest Preliminary topic,0,nietzhuang/2017-CIC-Contest---LED-Display-Controller,298178980,Verilog,2017-CIC-Contest---LED-Display-Controller,1797,2,2023-08-11 14:03:04+00:00,[],None
92,https://github.com/YushengZhao/BUAA_Computer_Organization_Projects.git,2020-09-11 15:43:05+00:00,北航《计算机组成课程设计》课程2019 Autumn代码,0,YushengZhao/BUAA_Computer_Organization_Projects,294735878,Verilog,BUAA_Computer_Organization_Projects,65,2,2021-04-23 08:31:06+00:00,[],None
93,https://github.com/AIChipx/Pixels-Machine-II.git,2020-09-16 17:19:00+00:00,"Pixels-Machine-II is a mini graphics rendering system composed of vector processor, line drawing unit, double buffering display controller",2,AIChipx/Pixels-Machine-II,296100034,Verilog,Pixels-Machine-II,3190,2,2022-08-04 03:33:47+00:00,[],None
94,https://github.com/kuby1412/Open-Source-Verilog-Projects.git,2020-09-18 15:09:11+00:00,This repository contains source code for labs and projects involving FPGA and Verilog based designs,0,kuby1412/Open-Source-Verilog-Projects,296655274,Verilog,Open-Source-Verilog-Projects,136,2,2023-09-20 15:16:23+00:00,"['xilinx-vivado', 'verilog', 'testbenches', 'fpga']",None
95,https://github.com/bingyizh233/ASAP2020.git,2020-10-03 06:24:31+00:00,This is the repo for ASAP 2020,0,bingyizh233/ASAP2020,300812013,Verilog,ASAP2020,17,2,2021-11-05 09:36:38+00:00,[],None
96,https://github.com/amromanov/open_la.git,2020-09-22 12:22:30+00:00,An open FPGA-based logic analyzer for long-term jitter monitoring,0,amromanov/open_la,297640166,Verilog,open_la,94,2,2024-03-21 12:31:21+00:00,[],None
97,https://github.com/makerinchina-iot/learning-riscv.git,2020-09-25 05:19:58+00:00,Implementation RISCV core for my learing purpose.,1,makerinchina-iot/learning-riscv,298474965,Verilog,learning-riscv,5,2,2021-06-08 13:39:56+00:00,[],None
98,https://github.com/pgroupATusc/XOR-hash.git,2020-10-02 18:42:48+00:00,"Source code for the paper titled ""A High Throughput Parallel Hash Table on FPGA using XOR-based Memory"" published in IEEE HPEC 2020",0,pgroupATusc/XOR-hash,300706353,Verilog,XOR-hash,15,2,2023-09-30 02:40:26+00:00,[],None
99,https://github.com/tirumalnaidu/uvm-i2c-controller.git,2020-09-24 15:52:37+00:00,UVM Verification of i2c Master Core Wishbone Specification,1,tirumalnaidu/uvm-i2c-controller,298325855,Verilog,uvm-i2c-controller,864,2,2023-09-09 09:04:35+00:00,[],None
100,https://github.com/ht-zhou/IRsend_FPGA.git,2020-09-23 12:24:35+00:00,IRsend && Bluetooth Connecting on FPGA,0,ht-zhou/IRsend_FPGA,297961600,Verilog,IRsend_FPGA,44,2,2023-05-14 08:52:14+00:00,[],None
101,https://github.com/dalilavieira/CGRAmapping.git,2020-09-11 14:39:35+00:00,,1,dalilavieira/CGRAmapping,294720062,Verilog,CGRAmapping,208,2,2023-08-28 13:36:32+00:00,[],None
102,https://github.com/mhnam/verilog.git,2020-10-01 10:14:15+00:00,Digital Design assignments (2020 Fall),0,mhnam/verilog,300234957,Verilog,verilog,17174,2,2023-12-23 19:58:54+00:00,"['verilog', 'assignments', 'digital-designs']",https://api.github.com/licenses/mit
103,https://github.com/Kuurouukuu/cycloneII_lcd_display.git,2020-09-03 08:06:18+00:00,,0,Kuurouukuu/cycloneII_lcd_display,292506738,Verilog,cycloneII_lcd_display,5,2,2020-11-20 17:07:42+00:00,[],None
104,https://github.com/kunalg123/SystemDesignWorkshopCollaterals.git,2020-09-22 05:10:34+00:00,,1,kunalg123/SystemDesignWorkshopCollaterals,297541925,Verilog,SystemDesignWorkshopCollaterals,19,2,2022-05-23 20:43:57+00:00,[],None
105,https://github.com/pcornier/pit8254.git,2020-09-30 21:28:39+00:00,,0,pcornier/pit8254,300067598,Verilog,pit8254,2,2,2022-11-22 01:28:03+00:00,[],None
106,https://github.com/Kenji-Ishimaru/msim-sample-verilog.git,2020-10-02 22:39:32+00:00,ModelSim verilog simulation environment sample,0,Kenji-Ishimaru/msim-sample-verilog,300751032,Verilog,msim-sample-verilog,5,1,2023-09-07 05:41:55+00:00,"['verilog', 'modelsim']",https://api.github.com/licenses/bsd-2-clause
107,https://github.com/usmanaslam712/Verilog-work.git,2020-09-08 23:19:43+00:00,These codes are verilog files that have been simulated either using ModelSim or Xilinx.,0,usmanaslam712/Verilog-work,293949257,Verilog,Verilog-work,26,1,2023-03-10 07:12:16+00:00,[],None
108,https://github.com/ylyyyyu/CSM152A.git,2020-09-18 18:36:22+00:00,m152a projects,0,ylyyyyu/CSM152A,296701940,Verilog,CSM152A,8596,1,2021-04-16 18:34:30+00:00,[],None
109,https://github.com/harshitaanand2020/TCAM.git,2020-09-12 15:16:15+00:00,RTL to GDSII Flow of TCAM,0,harshitaanand2020/TCAM,294968760,Verilog,TCAM,4,1,2021-12-20 20:26:53+00:00,[],None
110,https://github.com/MSaaad/vlsi-lab-tasks.git,2020-09-06 19:38:39+00:00,Codes performed in labs using Xilinx ISE 14.7,0,MSaaad/vlsi-lab-tasks,293349436,Verilog,vlsi-lab-tasks,387,1,2023-02-14 20:31:24+00:00,"['verilog', 'verilog-code', 'vlsi-design']",None
111,https://github.com/yoshiki9636/subleq.git,2020-09-13 11:30:13+00:00,subleq verilog project for FPGA Tang Nano,0,yoshiki9636/subleq,295137273,Verilog,subleq,23,1,2021-08-22 04:40:07+00:00,[],None
112,https://github.com/vibhor68/Flip-Flop-using-D_Latch.git,2020-09-03 09:06:19+00:00,Flip-Flop using D_Latch,0,vibhor68/Flip-Flop-using-D_Latch,292519899,,Flip-Flop-using-D_Latch,295,1,2021-11-18 08:31:24+00:00,[],None
113,https://github.com/nerm-osama/UART-hardware-project.git,2020-09-10 14:17:15+00:00,,0,nerm-osama/UART-hardware-project,294430673,Verilog,UART-hardware-project,152,1,2020-10-09 23:31:42+00:00,[],None
114,https://github.com/grahamjonesgs/fpga_stepper_car.git,2020-09-10 17:04:53+00:00,Four wheel stepper motor car controlled by fpga via SPi bus. With Raspberry Pi sample control code.,1,grahamjonesgs/fpga_stepper_car,294472092,Verilog,fpga_stepper_car,62808,1,2022-09-02 14:19:15+00:00,"['fpga', 'control-stepper-motors', 'motors', 'robot-car', 'stepper-motor', 'steppermotor']",https://api.github.com/licenses/mit
115,https://github.com/pradyumnac26/Synchronous-Dual-port-DRAM.git,2020-09-19 18:06:45+00:00,,0,pradyumnac26/Synchronous-Dual-port-DRAM,296924941,Verilog,Synchronous-Dual-port-DRAM,1,1,2022-01-12 09:39:38+00:00,[],None
116,https://github.com/pradyumnac26/Illustration-of-hamming-code-generation-detection-and-error-correction.git,2020-09-19 14:16:20+00:00,,0,pradyumnac26/Illustration-of-hamming-code-generation-detection-and-error-correction,296884137,Verilog,Illustration-of-hamming-code-generation-detection-and-error-correction,2,1,2022-01-25 08:58:36+00:00,[],None
117,https://github.com/sahanHe/Custom-processor-for-image-down-sampling.git,2020-09-21 19:38:40+00:00,This repository contains a custom processor and an UART transceiver build using Verilog for the task of image downsampling,0,sahanHe/Custom-processor-for-image-down-sampling,297442872,Verilog,Custom-processor-for-image-down-sampling,31467,1,2022-01-09 19:44:48+00:00,[],None
118,https://github.com/yvkrishna/Verilog.git,2020-09-18 04:53:33+00:00,,0,yvkrishna/Verilog,296517094,Verilog,Verilog,5,1,2023-01-28 11:16:59+00:00,[],None
119,https://github.com/chgarrettv/verilog-matrix-cpu.git,2020-09-10 10:17:46+00:00,"This is a custom CPU simulation created written in Verilog. The system is capable of operating upon matrices and integers, with support of matrices that are up to 4x4 with elements that are 16 bits in length. Alternatively, one can use integers that are up to 256 bits in length. A basic assembler is included as well to aid in programming.",0,chgarrettv/verilog-matrix-cpu,294375372,Verilog,verilog-matrix-cpu,524,1,2021-02-19 09:15:50+00:00,[],None
120,https://github.com/rksingh23/Shift_register_verilog.git,2020-09-10 04:20:02+00:00,"Design an edge triggered 8-bit shift register with a synchronous load, serial input.",1,rksingh23/Shift_register_verilog,294301338,Verilog,Shift_register_verilog,2,1,2020-09-19 07:09:32+00:00,[],None
121,https://github.com/yuanfeng1987/I2C_E2PROM_MASTER.git,2020-09-06 17:55:55+00:00,,0,yuanfeng1987/I2C_E2PROM_MASTER,293332508,Verilog,I2C_E2PROM_MASTER,8,1,2023-06-11 14:18:04+00:00,[],None
122,https://github.com/C-Lappin/apb_interface.git,2020-09-03 10:58:18+00:00,,0,C-Lappin/apb_interface,292543880,Verilog,apb_interface,9,1,2023-09-15 03:07:26+00:00,[],None
123,https://github.com/MuhammedSamy/Pipelining-5-Stages-MIPS-Processor.git,2020-09-07 14:34:19+00:00,"Verilog code for a 32-bit pipelined MIPS processor.  Datapath diagram with control signals is included in PDF format.  Combination of gate-level, dataflow and behavioural modelling.  Remarks:  Instruction Memory for 32 32-bit MIPS instructions. 32 32-bit Data Memory locations. Instruction Memory consisting of arithmetic, logical, branch, jump, and memory-access instructions. Immediate arguments and argument registers are hard-coded. TRAP destination is generally OS-specific, and has been left to zero here. 5-stage pipelining; stages are: Instruction Fetch (IF) Instruction Decode (ID) Execute (EX) Memory Access (MEM) Writeback (WB) Data Forwarding Unit to partially resolve hazards in R-type instructions. Hazard Detection Unit to insert stalls (nop cycles) wherever required.",1,MuhammedSamy/Pipelining-5-Stages-MIPS-Processor,293552340,Verilog,Pipelining-5-Stages-MIPS-Processor,126,1,2023-06-21 13:25:42+00:00,[],None
124,https://github.com/AnkitaMoholkar/Traffic-Light-Controller-on-FPGA-.git,2020-09-17 01:00:13+00:00,,0,AnkitaMoholkar/Traffic-Light-Controller-on-FPGA-,296182341,Verilog,Traffic-Light-Controller-on-FPGA-,7,1,2021-02-25 20:14:44+00:00,[],None
125,https://github.com/bingwaa/simple-2048FFT.git,2020-09-16 02:23:55+00:00,a simple 2048FFT with some SRAMs,0,bingwaa/simple-2048FFT,295901264,Verilog,simple-2048FFT,4,1,2021-06-05 07:23:00+00:00,[],None
126,https://github.com/mr-easy1/mMIG.git,2020-10-02 10:44:40+00:00,This repository contains several optimization class for Minority Majority logic(mMIG).,1,mr-easy1/mMIG,300583200,Verilog,mMIG,12233,1,2022-03-23 14:26:32+00:00,"['mig', 'mmig', 'algebaricoptimization']",None
127,https://github.com/lcharles123/IO2I_I2OI.git,2020-09-25 12:49:29+00:00,Design de um processador basico fora de ordem ,1,lcharles123/IO2I_I2OI,298571192,Verilog,IO2I_I2OI,1390,1,2020-11-06 01:11:07+00:00,[],https://api.github.com/licenses/gpl-3.0
128,https://github.com/mahmud624683/Hardware-Trojan-Circuit-Code-Repository.git,2020-09-29 19:25:40+00:00,,0,mahmud624683/Hardware-Trojan-Circuit-Code-Repository,299717273,Verilog,Hardware-Trojan-Circuit-Code-Repository,6,1,2021-07-29 02:01:10+00:00,[],None
129,https://github.com/LeiWang1999/EGO1_XADC.git,2020-09-21 03:01:37+00:00,"Example project use xadc with E-element ego1 board, read the resistance of the potentiometer.",1,LeiWang1999/EGO1_XADC,297213857,Verilog,EGO1_XADC,539,1,2022-06-01 05:59:15+00:00,[],None
130,https://github.com/rxlqn/ASI_Design.git,2020-09-03 08:03:53+00:00,,0,rxlqn/ASI_Design,292506201,Verilog,ASI_Design,4950,1,2020-12-17 07:59:34+00:00,[],None
131,https://github.com/yangtau/cpu.git,2020-09-08 00:33:11+00:00,,0,yangtau/cpu,293661297,Verilog,cpu,42,1,2023-04-27 14:28:28+00:00,[],None
132,https://github.com/Z20x4/FPGA.git,2020-09-08 12:29:27+00:00,"MMU, test_top files from AZ80 project",1,Z20x4/FPGA,293803821,Verilog,FPGA,8,1,2023-05-13 03:30:30+00:00,[],None
133,https://github.com/SteveLRojas/Pipelined_8X300.git,2020-10-02 03:51:31+00:00,A pipelined implementation of the 8X300 CPU,0,SteveLRojas/Pipelined_8X300,300494112,Verilog,Pipelined_8X300,5707,1,2024-02-01 20:39:11+00:00,[],https://api.github.com/licenses/cc0-1.0
134,https://github.com/gkalf/RISCV-Theseus.git,2020-09-09 10:02:39+00:00,Master Thesis Project Design Files,0,gkalf/RISCV-Theseus,294073771,Verilog,RISCV-Theseus,47,1,2021-09-23 07:11:22+00:00,[],None
135,https://github.com/shawshank96/Round-Robin-arbiter.git,2020-09-09 21:10:32+00:00,,0,shawshank96/Round-Robin-arbiter,294230389,Verilog,Round-Robin-arbiter,3,1,2023-09-09 10:31:54+00:00,[],None
136,https://github.com/rksingh23/Cyclic_Redundancy_Code_verilog.git,2020-09-10 04:02:53+00:00,Implement cyclic redundancy check (CRC)to detect accidental changes to raw data.,0,rksingh23/Cyclic_Redundancy_Code_verilog,294298509,Verilog,Cyclic_Redundancy_Code_verilog,3,1,2022-03-09 15:02:14+00:00,[],None
137,https://github.com/bimamuhammad/ALU_Design.git,2020-10-07 02:46:05+00:00,Some simple FPGA projects for beginners,0,bimamuhammad/ALU_Design,301909891,Verilog,ALU_Design,4,1,2021-05-21 14:19:12+00:00,[],None
138,https://github.com/Justherozen/computer_architecture_lab.git,2020-09-22 16:08:10+00:00,lab of ca course,0,Justherozen/computer_architecture_lab,297702489,Verilog,computer_architecture_lab,14635,1,2021-07-09 08:20:22+00:00,[],None
139,https://github.com/TheSuryaTeja/UART-RTL.git,2020-10-01 23:39:50+00:00,UART Communication protocol with variable baud-rate in Verilog,1,TheSuryaTeja/UART-RTL,300452471,Verilog,UART-RTL,231,1,2023-04-25 02:14:18+00:00,[],None
140,https://github.com/ashokn414/Radix-5-FFT.git,2020-09-30 16:23:56+00:00,VERILOG IMPLEMENTATION OF RADIX-5 FFT,0,ashokn414/Radix-5-FFT,299980973,Verilog,Radix-5-FFT,2176,1,2023-03-20 11:51:51+00:00,[],https://api.github.com/licenses/mit
141,https://github.com/guguguxiao/pipeline_processor.git,2020-09-19 16:34:31+00:00,流水线CPU编写 北京理工大学小学期,0,guguguxiao/pipeline_processor,296909370,Verilog,pipeline_processor,150,1,2023-05-19 02:03:20+00:00,[],None
142,https://github.com/lakshay1704/VLSI-Projects.git,2020-09-11 11:31:01+00:00,HDL implementation of Digital Hardware,0,lakshay1704/VLSI-Projects,294677671,Verilog,VLSI-Projects,11,1,2020-10-27 12:51:09+00:00,[],None
143,https://github.com/brandonEsquivel/Paths_Timing_Verification.git,2020-10-02 17:51:09+00:00,"A behavioral description of a 4-mode counter is implemented in Verilog. This description will serve as a detailed and formal specification of the operation of the designed device, then verilog timing directives are used to check its paths and times with and without delays.",0,brandonEsquivel/Paths_Timing_Verification,300694609,Verilog,Paths_Timing_Verification,5835,1,2022-03-09 02:41:07+00:00,[],https://api.github.com/licenses/gpl-3.0
144,https://github.com/zarem21/Breakout-Game---System-Verilog.git,2020-10-06 23:47:03+00:00,"This version of Breakout that we implemented, is a single player game that has one level with 50 bricks, a paddle, and a ball. The goal is to destroy every brick displayed in the game with the ball. The difficult part of this game is keeping the ball from hitting the bottom of the screen. The ball must only ricochet off the paddle. Usings the left and right keys on the keyboard, you can move the paddle to where you think the ball will fall next. The score of the game is kept on the HEX0, and HEX1 of the DE1_SoC board. For every brick destroyed, the player is awarded one point, and there is a total of 50 points available to be awarded. If the ball ever touches the bottom of the screen, the game is over, and the player is presented with a red screen. Likewise, when the player destroys all 50 blocks, they are presented with a fully green screen, and a score of 50.",0,zarem21/Breakout-Game---System-Verilog,301881566,Verilog,Breakout-Game---System-Verilog,430,1,2023-08-05 10:26:02+00:00,[],None
145,https://github.com/yaochongguang/riscv_2020year.git,2020-09-05 15:24:20+00:00,write verilog code riscv begin from 2020 year,0,yaochongguang/riscv_2020year,293101879,Verilog,riscv_2020year,4,1,2022-06-10 00:07:53+00:00,[],None
146,https://github.com/CodiWanKenobi/Senior-Design.git,2020-10-07 02:11:42+00:00,,0,CodiWanKenobi/Senior-Design,301903933,Verilog,Senior-Design,5304,1,2021-05-03 17:54:25+00:00,[],None
147,https://github.com/canesche/bench_circuits.git,2020-10-02 11:35:11+00:00,Benchmarks,0,canesche/bench_circuits,300595020,Verilog,bench_circuits,213523,1,2023-04-25 17:08:41+00:00,[],https://api.github.com/licenses/mit
148,https://github.com/yucheng527/DL_IC_Design.git,2020-09-18 08:16:22+00:00,,0,yucheng527/DL_IC_Design,296558319,Verilog,DL_IC_Design,116,1,2020-09-18 08:23:39+00:00,[],None
149,https://github.com/CHESS-mission/OBC-FPGA.git,2020-09-30 13:56:04+00:00,The implementation of the FPGA by Lucas Mayor (Bachelor thesis at HES-valais in summer 20). ,0,CHESS-mission/OBC-FPGA,299936323,Verilog,OBC-FPGA,1745,1,2022-06-08 17:20:05+00:00,[],None
150,https://github.com/UssashArafat/SCALABLE_UP_DOWN_COUNTER_VERILOG.git,2020-09-08 16:47:44+00:00,"Synthesized scalable saturating up/down counter with clock, reset, enable and direction control signal",0,UssashArafat/SCALABLE_UP_DOWN_COUNTER_VERILOG,293871229,Verilog,SCALABLE_UP_DOWN_COUNTER_VERILOG,4,1,2022-11-17 17:25:25+00:00,[],None
151,https://github.com/huaixil/bsg_offchip.git,2020-09-16 20:34:53+00:00,,0,huaixil/bsg_offchip,296142102,Verilog,bsg_offchip,146,1,2022-08-11 16:46:52+00:00,[],https://api.github.com/licenses/mit
152,https://github.com/BITCPU2020/MultiCPU.git,2020-09-15 01:55:09+00:00,多周期CPU,0,BITCPU2020/MultiCPU,295586239,Verilog,MultiCPU,141,1,2023-08-29 05:38:37+00:00,[],None
153,https://github.com/AmirAbaskohi/Pipeline-MIPS-using-verilog.git,2020-09-21 13:56:08+00:00,,0,AmirAbaskohi/Pipeline-MIPS-using-verilog,297355735,Verilog,Pipeline-MIPS-using-verilog,10,1,2020-09-21 13:59:58+00:00,[],None
154,https://github.com/cititude/pipeline.git,2020-09-27 10:49:58+00:00,"Homework for Fundamental Experiment of Digital Logic and Processor, Summer Term 2019-2020",0,cititude/pipeline,299010693,Verilog,pipeline,24,1,2020-10-07 05:46:14+00:00,[],https://api.github.com/licenses/mit
155,https://github.com/Dharmendradp/Verilog.git,2020-09-08 18:53:10+00:00,Verilog RTL Designs & testbenches,0,Dharmendradp/Verilog,293900213,Verilog,Verilog,22,1,2021-02-15 09:59:36+00:00,[],None
156,https://github.com/GVictorsd/simple-8bitComputer.git,2020-10-04 08:16:32+00:00,A simple 8 bit computer using Verilog HDL.,0,GVictorsd/simple-8bitComputer,301075466,Verilog,simple-8bitComputer,117,1,2022-12-11 07:13:18+00:00,[],https://api.github.com/licenses/mit
157,https://github.com/AnkitaMoholkar/Pipelined-Multiply-and-Accumulate-.git,2020-10-01 09:27:26+00:00,,0,AnkitaMoholkar/Pipelined-Multiply-and-Accumulate-,300221697,Verilog,Pipelined-Multiply-and-Accumulate-,11,1,2021-02-25 20:14:42+00:00,[],None
158,https://github.com/grahamjonesgs/LCD_SPI_controller_16_bit.git,2020-10-03 21:43:09+00:00,FPGA program simple 16 bit controller for LCD ili9341 over SPI,0,grahamjonesgs/LCD_SPI_controller_16_bit,300986209,Verilog,LCD_SPI_controller_16_bit,399087,1,2023-11-26 15:17:34+00:00,[],None
159,https://github.com/JocFrye/HNG_2020FPGA_DESIGN.git,2020-09-25 14:35:34+00:00,,0,JocFrye/HNG_2020FPGA_DESIGN,298598057,Verilog,HNG_2020FPGA_DESIGN,1761,1,2021-02-22 02:20:01+00:00,[],None
160,https://github.com/harshitaanand2020/TCAM_.git,2020-09-13 13:55:00+00:00,"TCAM (ternary content-addressable memory) is a specialized type of high-speed memory that searches its entire contents in a single clock cycle. The term “ternary” refers to the memory's ability to store and query data using three different inputs: 0, 1 and X.",1,harshitaanand2020/TCAM_,295162034,Verilog,TCAM_,3,1,2021-12-20 20:26:15+00:00,[],None
161,https://github.com/hei-jung/digitalClockHDL.git,2020-09-13 08:43:36+00:00,2019년 HDL응용설계 과제 코드 정리,0,hei-jung/digitalClockHDL,295111715,Verilog,digitalClockHDL,528,1,2023-03-04 02:45:55+00:00,[],None
162,https://github.com/vulkanbets/CORDIC2.git,2020-09-26 08:04:51+00:00,,0,vulkanbets/CORDIC2,298766903,Verilog,CORDIC2,16,1,2023-05-24 06:16:46+00:00,[],None
163,https://github.com/mor1ins/fpga-projects.git,2020-09-22 20:10:03+00:00,,0,mor1ins/fpga-projects,297760450,Verilog,fpga-projects,1601,1,2022-06-19 00:14:00+00:00,[],None
164,https://github.com/Nagharjun17/Finite_State_Vending_Machine_Verilog.git,2020-09-23 09:59:36+00:00,,0,Nagharjun17/Finite_State_Vending_Machine_Verilog,297927546,Verilog,Finite_State_Vending_Machine_Verilog,2,1,2021-07-28 07:19:26+00:00,[],None
165,https://github.com/tbh111/Digital-lock.git,2020-09-29 11:45:16+00:00,A digital lock implemented by Verilog,0,tbh111/Digital-lock,299599644,Verilog,Digital-lock,130,1,2021-12-30 11:06:33+00:00,[],None
166,https://github.com/VsIG-official/Architecture-Of-Computer.git,2020-10-05 15:58:26+00:00,🖥Architecute Of Computer,1,VsIG-official/Architecture-Of-Computer,301463515,Verilog,Architecture-Of-Computer,191830,1,2021-01-30 16:13:58+00:00,"['verilog', 'architecture-of-computer']",https://api.github.com/licenses/mit
167,https://github.com/gzyon/1D-Computation-Structures.git,2020-10-07 13:35:50+00:00,,0,gzyon/1D-Computation-Structures,302047228,Verilog,1D-Computation-Structures,9386,1,2022-04-24 13:40:36+00:00,[],None
168,https://github.com/armixz/3bit-truth-table.git,2020-09-03 22:25:49+00:00,"Modules : AND, OR, XOR, NOT, NAND, NOR, XNOR, F1, F2(custom function)",0,armixz/3bit-truth-table,292692706,Verilog,3bit-truth-table,76,1,2023-03-04 23:54:38+00:00,[],https://api.github.com/licenses/apache-2.0
169,https://github.com/hetsthr/SPAD_iTOF.git,2020-09-19 06:26:16+00:00,A fully digital circuit implementation of SPAD based indirect time of flight circuit.,0,hetsthr/SPAD_iTOF,296800642,Verilog,SPAD_iTOF,15579,1,2021-05-13 22:15:56+00:00,[],None
170,https://github.com/valerieotero/RISC-Pipelined-CPU-RAM.git,2020-09-18 17:09:27+00:00,Computer Architecture and Organization class project (ICOM4215) - Fall 2020,1,valerieotero/RISC-Pipelined-CPU-RAM,296683584,Verilog,RISC-Pipelined-CPU-RAM,54,1,2022-07-28 14:15:02+00:00,"['computer-architecture', 'risc', 'arm', 'microprocessor', 'cpu', 'verilog']",None
171,https://github.com/zkzhoufd/FID-SOC.git,2020-09-09 14:07:31+00:00,,0,zkzhoufd/FID-SOC,294131538,Verilog,FID-SOC,647778,1,2022-04-19 04:42:24+00:00,[],None
172,https://github.com/cyberfantom2000/pcma_compensator.git,2020-09-07 15:40:54+00:00,,0,cyberfantom2000/pcma_compensator,293568012,Verilog,pcma_compensator,21,1,2022-06-29 23:25:21+00:00,[],None
173,https://github.com/unal-edigital1-lab/lab00-psmedinadi22.git,2020-09-09 16:23:22+00:00,lab00-psmedinadi22 created by GitHub Classroom,0,unal-edigital1-lab/lab00-psmedinadi22,294167541,Verilog,lab00-psmedinadi22,232,1,2023-05-16 17:20:49+00:00,[],https://api.github.com/licenses/gpl-3.0
174,https://github.com/rithikrathi19/RV32I-based-RISC-V-Pipeline-Processor.git,2020-09-20 04:58:44+00:00,,1,rithikrathi19/RV32I-based-RISC-V-Pipeline-Processor,297005109,Verilog,RV32I-based-RISC-V-Pipeline-Processor,6655,1,2023-11-08 07:27:27+00:00,[],None
175,https://github.com/larigit/SERIAL_COMMUNICATION_FPGA_BNO055.git,2020-09-04 06:17:34+00:00,,0,larigit/SERIAL_COMMUNICATION_FPGA_BNO055,292766014,Verilog,SERIAL_COMMUNICATION_FPGA_BNO055,4225,1,2022-11-04 08:54:55+00:00,[],None
176,https://github.com/lixali/FPGA_PPR.git,2020-09-04 18:06:08+00:00,,1,lixali/FPGA_PPR,292915300,Verilog,FPGA_PPR,86483,1,2021-03-29 13:37:21+00:00,[],None
177,https://github.com/giathinhlenguyen/Floating-Point-ALU-32bit.git,2020-09-22 12:11:19+00:00,A Floating Point ALU 32bit with standard IEEE 754 32bit-Single Precision ,1,giathinhlenguyen/Floating-Point-ALU-32bit,297637287,Verilog,Floating-Point-ALU-32bit,2306,1,2022-03-26 13:10:29+00:00,[],https://api.github.com/licenses/unlicense
178,https://github.com/lilyli5924/3DQ5.git,2020-10-03 01:20:58+00:00,,0,lilyli5924/3DQ5,300771233,Verilog,3DQ5,13726,1,2022-10-19 18:29:58+00:00,[],None
179,https://github.com/brown9804/Designs_Verification.git,2020-10-07 23:26:03+00:00,"Here you can find different verifications, time analysis, etc.",0,brown9804/Designs_Verification,302184110,Verilog,Designs_Verification,5793,1,2022-06-11 04:33:02+00:00,"['verilog', 'designs-verification', 'qflow', 'analysis', 'aspects']",https://api.github.com/licenses/apache-2.0
180,https://github.com/maarizalmamun/hardware-img-decomp-algo.git,2020-09-21 16:58:09+00:00,"This project utilizes a Verilog Register Transfer Level hardware implementation to convert compressed bitstream data to its original uncompressed 320x240 pixel image. This project involves interfacing with various controllers (eg. VGA, UART), developing a state table to establish Finite State Machines to load data, perform matrix multiplication, and reading/writing data back to RAM given finite resources (RAM, Multiplication units).",1,maarizalmamun/hardware-img-decomp-algo,297405233,Verilog,hardware-img-decomp-algo,173,1,2024-03-03 01:13:25+00:00,"['image-processing', 'algorithm', 'verilog-project', 'fpga', 'bitstreams', 'fourier-transform']",None
181,https://github.com/TanishqSaini/Verilog-HDL.git,2020-09-22 10:05:07+00:00,Exploring and designing logical circuits in Verilog,0,TanishqSaini/Verilog-HDL,297609147,Verilog,Verilog-HDL,15,1,2020-09-24 04:55:04+00:00,[],None
182,https://github.com/BobbyBBY/MultiCycleCPU.git,2020-09-14 15:21:59+00:00,多周期CPU，verilog,0,BobbyBBY/MultiCycleCPU,295456761,Verilog,MultiCycleCPU,9,1,2023-08-28 00:19:37+00:00,[],None
183,https://github.com/alan861130/Computer-architecture.git,2020-09-15 02:55:37+00:00,Course taken in NCTU 2018,0,alan861130/Computer-architecture,295597949,Verilog,Computer-architecture,10178,1,2021-11-16 08:05:02+00:00,[],None
184,https://github.com/nimniorel/AES256_Verilog.git,2020-09-09 11:12:10+00:00,,0,nimniorel/AES256_Verilog,294088762,Verilog,AES256_Verilog,8,1,2023-04-30 05:17:55+00:00,[],None
185,https://github.com/Prussian516/FPGAVerilogHDL.git,2020-09-06 09:20:24+00:00,The Repository focused on developing the FPGA based on Verilog Hardware Device Language.,0,Prussian516/FPGAVerilogHDL,293242541,Verilog,FPGAVerilogHDL,39,1,2020-09-15 07:24:12+00:00,[],None
186,https://github.com/puttimeth/HwnSynLab.git,2020-09-14 01:46:50+00:00,keep Hwn Syn Lab 2110363,0,puttimeth/HwnSynLab,295275374,Verilog,HwnSynLab,27937,1,2021-09-28 06:53:29+00:00,[],None
187,https://github.com/fabfish/Analog-and-Digital-Circuits-Lab.git,2020-09-26 03:31:43+00:00,Old files here,0,fabfish/Analog-and-Digital-Circuits-Lab,298729975,Verilog,Analog-and-Digital-Circuits-Lab,86907,1,2023-03-04 02:48:28+00:00,[],None
188,https://github.com/yoshiki9636/stackmachine.git,2020-09-23 14:48:43+00:00,Stack machine based CPU for Tang Nano,0,yoshiki9636/stackmachine,298002469,Verilog,stackmachine,29,1,2021-10-18 09:13:25+00:00,[],None
189,https://github.com/KJeanpol/ProyectosEmbebidos.git,2020-10-04 18:06:46+00:00,Todos los proyectos del curso de Introduccion a los Sistemas Embebidos,0,KJeanpol/ProyectosEmbebidos,301194089,Verilog,ProyectosEmbebidos,18777,1,2022-06-22 21:58:10+00:00,[],None
190,https://github.com/remooh/yasc-rv32i-CPU.git,2020-09-02 03:44:47+00:00,"A simple, single-clycle CPU that implements the RV32I base of the RISC-V architecture in Verilog.",0,remooh/yasc-rv32i-CPU,292171691,Verilog,yasc-rv32i-CPU,238,1,2022-01-12 22:10:28+00:00,"['risc-v', 'cpu', 'riscv', 'verilog']",None
191,https://github.com/jhan1998/Computer_organizer_hw.git,2020-09-10 06:56:19+00:00,NCKU  Co homework,0,jhan1998/Computer_organizer_hw,294328647,Verilog,Computer_organizer_hw,2090,1,2022-07-06 08:43:07+00:00,[],None
192,https://github.com/vulkanbets/Piecewise_Linear_Approximation_Verilog.git,2020-10-04 19:59:25+00:00,,1,vulkanbets/Piecewise_Linear_Approximation_Verilog,301215725,Verilog,Piecewise_Linear_Approximation_Verilog,10,1,2022-10-13 09:36:07+00:00,[],None
193,https://github.com/sayeekumar332/PROCESSOR-MICROARCHITECTURE.git,2020-09-15 05:04:38+00:00,This is a repository exclusively created for providing open source verilog codes for various processor microarchitectures and various programming language based codes for research purpose,0,sayeekumar332/PROCESSOR-MICROARCHITECTURE,295619923,Verilog,PROCESSOR-MICROARCHITECTURE,257,1,2024-04-02 06:19:21+00:00,"['processor', 'verilog', 'decoder', 'instruction', 'rtl', 'cpu', 'bcd', 'graycode', 'excess-3', 'hardwired', 'microprogrammed', 'microarchitecture', 'java', 'multithreading', 'thread', 'flip-flops', 'master-slave']",https://api.github.com/licenses/bsd-2-clause
194,https://github.com/BenAndrew310/nctu-digital-circuit-lab-2.git,2020-09-26 15:52:48+00:00,"In this lab, we have to design a circuit to do a 3x3 matrix multiplication using no more than 9 multipliers.",0,BenAndrew310/nctu-digital-circuit-lab-2,298848164,Verilog,nctu-digital-circuit-lab-2,4463,1,2023-10-15 13:59:41+00:00,[],None
195,https://github.com/quhaaST/FPGA.git,2020-09-17 11:45:21+00:00,Innopolis FPGA course repository,0,quhaaST/FPGA,296309904,Verilog,FPGA,23545,1,2023-09-26 22:27:03+00:00,[],None
196,https://github.com/nuPRISM/MAX10_rev0.git,2020-09-17 19:31:25+00:00,,2,nuPRISM/MAX10_rev0,296423772,Verilog,MAX10_rev0,144088,1,2023-10-12 14:52:05+00:00,[],None
197,https://github.com/vegaluisjose/primitives.git,2020-09-18 23:17:31+00:00,,0,vegaluisjose/primitives,296748019,Verilog,primitives,1399,1,2022-06-14 03:09:40+00:00,[],None
198,https://github.com/jrolder/z80_fpga.git,2020-09-09 19:27:48+00:00,Verilog FPGA implementation of the Z80 microprocessor,0,jrolder/z80_fpga,294209519,Verilog,z80_fpga,434,1,2023-04-01 06:49:31+00:00,[],https://api.github.com/licenses/gpl-3.0
199,https://github.com/olekkarlsen/OKK-MIST-MiniMig-AGA-Audio-Fixes-.git,2020-09-07 10:37:01+00:00,This repo has Paula with real PWM volume and 9bit DAC output,1,olekkarlsen/OKK-MIST-MiniMig-AGA-Audio-Fixes-,293497707,Verilog,OKK-MIST-MiniMig-AGA-Audio-Fixes-,151,1,2021-08-10 08:28:02+00:00,[],https://api.github.com/licenses/gpl-3.0
200,https://github.com/Nitesh1421/Booth.git,2020-09-02 15:18:45+00:00,,0,Nitesh1421/Booth,292319328,Verilog,Booth,1,1,2020-09-02 15:23:30+00:00,[],None
201,https://github.com/AbdullahAnsarii/XilinxMiniProjects.git,2020-09-08 18:24:43+00:00,Small scale verilog projects made on Xilinx ISE ,0,AbdullahAnsarii/XilinxMiniProjects,293893728,Verilog,XilinxMiniProjects,4,1,2022-06-20 17:55:05+00:00,[],None
202,https://github.com/shasanamin/fpga-comm-with-aes.git,2020-09-28 01:10:51+00:00,FPGA-based Secure Communication using Advanced Encryption Standard (AES-128),0,shasanamin/fpga-comm-with-aes,299151746,Verilog,fpga-comm-with-aes,12,1,2022-04-26 01:42:30+00:00,"['cryptography', 'fpga']",None
203,https://github.com/joelsanchezmoreno/MIRI_PD_core.git,2020-10-05 16:14:52+00:00,Core based on MIRI_PA_core but adding multithreading,0,joelsanchezmoreno/MIRI_PD_core,301468069,Verilog,MIRI_PD_core,4061,1,2021-03-21 09:48:42+00:00,[],https://api.github.com/licenses/gpl-3.0
204,https://github.com/jaguar1700AD/A-pipelined-RISC-32-bit-processor-implemented-in-verilog.git,2020-09-09 21:44:00+00:00,,0,jaguar1700AD/A-pipelined-RISC-32-bit-processor-implemented-in-verilog,294236420,Verilog,A-pipelined-RISC-32-bit-processor-implemented-in-verilog,5,1,2023-12-08 16:16:06+00:00,[],None
205,https://github.com/SecondFool/ECE385final_RUNNNN.git,2020-09-09 14:35:46+00:00,This is my ece385 final project - a game just runnnnnn!,0,SecondFool/ECE385final_RUNNNN,294139357,Verilog,ECE385final_RUNNNN,31361,1,2020-11-01 11:08:21+00:00,[],None
206,https://github.com/tmahlburg/picosoc-basys3.git,2020-09-15 16:21:20+00:00,Wrapper module for the PicoSoC to support the Digilent Basys 3,0,tmahlburg/picosoc-basys3,295784723,Verilog,picosoc-basys3,8,1,2022-10-23 20:47:34+00:00,"['verilog', 'risc-v', 'picorv32', 'picosoc', 'xilinx', 'artix', 'artix-7', 'vivado', 'basys3', 'digilent']",None
207,https://github.com/rksingh23/Squareroot_verilog.git,2020-09-10 04:22:47+00:00,Calculate the square root of a 16-bit number,0,rksingh23/Squareroot_verilog,294301785,Verilog,Squareroot_verilog,2,1,2022-02-18 03:54:42+00:00,[],None
208,https://github.com/vulkanbets/Fixed_Point_Datapath.git,2020-09-10 20:28:38+00:00,,0,vulkanbets/Fixed_Point_Datapath,294515492,Verilog,Fixed_Point_Datapath,4,1,2023-03-22 08:25:03+00:00,[],None
209,https://github.com/neptuno-fpga/Amiga_MIST_AGA-master.git,2020-10-03 12:37:49+00:00,Unamiga,0,neptuno-fpga/Amiga_MIST_AGA-master,300877011,Verilog,Amiga_MIST_AGA-master,954,1,2021-10-22 22:21:52+00:00,[],None
210,https://github.com/AkashNarayansvg/Cordic_algorithm.git,2020-09-02 20:44:23+00:00,Implementation of cordic algorithm in verilog,0,AkashNarayansvg/Cordic_algorithm,292390754,Verilog,Cordic_algorithm,596,1,2021-05-13 21:47:44+00:00,[],None
211,https://github.com/walsha670/Digital-Systems-Verilog-Code.git,2020-09-30 20:52:38+00:00,Code developed for college digital systems course. Test cases designed for a Basys-3 board.,0,walsha670/Digital-Systems-Verilog-Code,300059657,Verilog,Digital-Systems-Verilog-Code,2,1,2020-10-02 17:10:59+00:00,[],None
212,https://github.com/lukaz-r/processador-8-bits.git,2020-09-20 21:54:42+00:00,,0,lukaz-r/processador-8-bits,297170470,Verilog,processador-8-bits,256,1,2021-06-10 03:22:36+00:00,[],None
213,https://github.com/electricdream11/FPGA_spi_protocol.git,2020-09-14 00:11:05+00:00,,0,electricdream11/FPGA_spi_protocol,295261291,Verilog,FPGA_spi_protocol,10,1,2020-09-16 13:39:57+00:00,[],https://api.github.com/licenses/mit
214,https://github.com/ozw1z5rd/RAM2E.git,2020-09-14 05:09:52+00:00,2MB Apple IIe extended 80-column card,0,ozw1z5rd/RAM2E,295310005,,RAM2E,17717,1,2021-09-13 01:30:41+00:00,[],
215,https://github.com/AmrMEid/AES-128-decryption-using-Verilog.git,2020-10-02 22:26:57+00:00,designing hardware using Verilog to decrypt AES message and implement the design with less than 3% of zynq FPGA resources in one-lab CU competition,1,AmrMEid/AES-128-decryption-using-Verilog,300749373,Verilog,AES-128-decryption-using-Verilog,22,1,2021-03-03 05:49:40+00:00,"['verilog', 'digital-design']",None
216,https://github.com/SDMuhsin/major-project-.git,2020-09-02 15:24:08+00:00,For storing major project related files,2,SDMuhsin/major-project-,292320635,Verilog,major-project-,342428,0,2021-04-05 09:54:33+00:00,[],None
217,https://github.com/ohotnick/labs.git,2020-09-02 19:20:30+00:00,,0,ohotnick/labs,292374212,Verilog,labs,113,0,2021-05-26 11:23:04+00:00,[],None
218,https://github.com/rksingh23/FSM_seq_detect_verilog.git,2020-09-10 04:12:48+00:00,Implement a RTL level design of a sequence detector to detect pattern “10101011”. Including Repetation.  ,1,rksingh23/FSM_seq_detect_verilog,294300135,Verilog,FSM_seq_detect_verilog,3,0,2020-09-10 04:12:56+00:00,[],None
219,https://github.com/unal-edigital2-labs/lab01-alu-grupo02.git,2020-09-10 12:22:14+00:00,lab01-alu-grupo02 created by GitHub Classroom,1,unal-edigital2-labs/lab01-alu-grupo02,294401711,Verilog,lab01-alu-grupo02,44,0,2020-10-09 13:59:08+00:00,[],None
220,https://github.com/HassanN1471/3DQ5-Projects.git,2020-09-13 16:46:00+00:00,,0,HassanN1471/3DQ5-Projects,295194711,Verilog,3DQ5-Projects,175,0,2020-09-13 17:54:24+00:00,[],None
221,https://github.com/AndyYeh-git/EDA-Final-Project.git,2020-09-26 08:00:39+00:00,,0,AndyYeh-git/EDA-Final-Project,298766209,Verilog,EDA-Final-Project,2530,0,2020-10-03 05:59:01+00:00,[],None
222,https://github.com/AFarid95/Logic-Design-2-Project-Spring-2017.git,2020-09-25 23:32:39+00:00,,0,AFarid95/Logic-Design-2-Project-Spring-2017,298700110,Verilog,Logic-Design-2-Project-Spring-2017,237,0,2020-09-26 00:35:59+00:00,[],None
223,https://github.com/hp298/Verilog-FPGA.git,2020-09-26 13:56:23+00:00,ECE2300: Digital Logic and Computer Organization,0,hp298/Verilog-FPGA,298825164,Verilog,Verilog-FPGA,22,0,2020-10-06 20:43:11+00:00,"['verilog', 'fpga', 'soc-design']",None
224,https://github.com/yuanfeng1987/I2C_E2PROM.git,2020-09-05 22:46:44+00:00,write and read driver for 24LC02B,0,yuanfeng1987/I2C_E2PROM,293165823,Verilog,I2C_E2PROM,8,0,2020-09-05 22:49:44+00:00,[],None
225,https://github.com/cac19148/Electronica_Digital_1-Lab6.git,2020-09-06 03:11:53+00:00,,0,cac19148/Electronica_Digital_1-Lab6,293194006,Verilog,Electronica_Digital_1-Lab6,82,0,2020-09-06 03:12:04+00:00,[],None
226,https://github.com/ocihangir/MultiplierTrials.git,2020-09-03 20:53:14+00:00,,0,ocihangir/MultiplierTrials,292677712,Verilog,MultiplierTrials,19176,0,2020-09-03 20:56:07+00:00,[],None
227,https://github.com/ambarnoatay/Verilog-Codes.git,2020-09-20 07:54:14+00:00,A repository containing a few Verilog HDL codes suitable for running in the Icarus Verilog  v0.10.0,0,ambarnoatay/Verilog-Codes,297028351,Verilog,Verilog-Codes,18,0,2023-08-31 20:26:48+00:00,[],https://api.github.com/licenses/mit
228,https://github.com/KnockerPulsar/SPI-Prototype.git,2020-09-19 21:12:42+00:00,A Serial Peripheral Interface prototype in Verilog,0,KnockerPulsar/SPI-Prototype,296952436,Verilog,SPI-Prototype,4,0,2020-09-19 21:17:25+00:00,[],None
229,https://github.com/MJVARMA/2-bit-Comparator.git,2020-09-24 06:13:17+00:00,This is my project during my industrial training on IC physical design,0,MJVARMA/2-bit-Comparator,298185375,Verilog,2-bit-Comparator,250,0,2020-09-24 06:27:34+00:00,[],None
230,https://github.com/ashraaf97/Modified-Booth-Radix-4-CLA.git,2020-09-23 01:24:13+00:00,A verfilog project to demonstrate multiplication process of the computer using Modifired Booth Radix-4 algorithm. This code runs on altera FPGA board.,0,ashraaf97/Modified-Booth-Radix-4-CLA,297817108,Verilog,Modified-Booth-Radix-4-CLA,3370,0,2022-01-20 01:15:42+00:00,[],None
231,https://github.com/sayooj506/Project.git,2020-09-22 12:24:44+00:00,Project,0,sayooj506/Project,297640727,Verilog,Project,2,0,2020-09-22 12:29:43+00:00,[],None
232,https://github.com/OlinCompArchFA20/Lab02_solution.git,2020-09-20 15:42:06+00:00,Lab 02 Solution,0,OlinCompArchFA20/Lab02_solution,297108267,Verilog,Lab02_solution,10,0,2020-10-06 15:56:58+00:00,[],None
233,https://github.com/bdt1810/RISCV.git,2020-09-21 02:34:12+00:00,,0,bdt1810/RISCV,297209006,Verilog,RISCV,173,0,2021-11-24 09:42:36+00:00,[],None
234,https://github.com/AcezukyRockon/VerilogHDL_UIT.git,2020-09-28 08:35:59+00:00,Collaboration with hohaicongthuan to pass some university subjects.,1,AcezukyRockon/VerilogHDL_UIT,299243207,Verilog,VerilogHDL_UIT,106733,0,2023-10-01 17:04:47+00:00,['verilog'],None
235,https://github.com/Endeavor02/Hardware-Projects.git,2020-09-25 15:54:04+00:00,,0,Endeavor02/Hardware-Projects,298617212,Verilog,Hardware-Projects,46981,0,2020-12-04 17:25:28+00:00,[],https://api.github.com/licenses/gpl-3.0
236,https://github.com/colaalex/SPDS2020.git,2020-09-28 17:18:15+00:00,Лабораторные работы,0,colaalex/SPDS2020,299380487,Verilog,SPDS2020,68031,0,2020-11-13 08:02:19+00:00,[],None
237,https://github.com/Rikitaru/Verilog.git,2020-10-05 16:06:19+00:00,,0,Rikitaru/Verilog,301465783,Verilog,Verilog,427,0,2020-10-05 16:08:34+00:00,[],None
238,https://github.com/campandrea/Lab_ISA.git,2020-10-06 06:58:08+00:00,,0,campandrea/Lab_ISA,301640454,Verilog,Lab_ISA,116947,0,2021-02-23 19:24:32+00:00,[],None
239,https://github.com/UncertainityHacker/MIPS32.git,2020-10-07 09:24:22+00:00,MIPS32 Non Pipelined Version,0,UncertainityHacker/MIPS32,301986605,Verilog,MIPS32,9,0,2021-11-04 13:03:24+00:00,[],None
240,https://github.com/abdullah2808/ECEN_248.git,2020-09-13 21:40:37+00:00,"Contains my lab work from ECEN 248 - AGGIES DO NOT LIE, CHEAT, OR STEAL OR TOLERATE THOSE WHO DO",0,abdullah2808/ECEN_248,295242463,Verilog,ECEN_248,9,0,2020-09-13 21:44:25+00:00,[],None
241,https://github.com/ASU-Astronomical-Instrumentation/kidPy.git,2020-09-17 22:15:26+00:00,,0,ASU-Astronomical-Instrumentation/kidPy,296453651,Verilog,kidPy,24393,0,2020-09-17 22:16:13+00:00,[],None
242,https://github.com/KuronoSangatsu7/IU_CompArch_Labs.git,2020-09-17 13:26:35+00:00,My solutions to the labs of Computer Architecture course at IU.,0,KuronoSangatsu7/IU_CompArch_Labs,296334326,Verilog,IU_CompArch_Labs,164,0,2023-02-28 09:47:28+00:00,"['assembly', 'computer-architecture', 'verilog']",None
243,https://github.com/sarit-b100/FIFO-Buffer.git,2020-09-06 03:32:17+00:00,,0,sarit-b100/FIFO-Buffer,293196491,Verilog,FIFO-Buffer,2,0,2020-09-06 03:38:18+00:00,[],None
244,https://github.com/milost23/UWB-AES-Capstone.git,2020-09-10 05:35:17+00:00,,0,milost23/UWB-AES-Capstone,294313241,Verilog,UWB-AES-Capstone,60,0,2020-11-09 20:45:26+00:00,[],None
245,https://github.com/Ivyfeather/MyCore.git,2020-09-13 09:12:58+00:00,MyCore for RISC-V ISA,0,Ivyfeather/MyCore,295116164,Verilog,MyCore,13297,0,2020-11-26 08:26:56+00:00,[],None
246,https://github.com/zhu1035167865/VLSI-design.git,2020-09-15 02:23:35+00:00,,0,zhu1035167865/VLSI-design,295591545,Verilog,VLSI-design,701,0,2021-01-13 00:12:33+00:00,[],None
247,https://github.com/CTmH/sMIPS.git,2020-09-15 06:31:28+00:00,A siMple and Inefficient Processor System,1,CTmH/sMIPS,295636071,Verilog,sMIPS,57937,0,2020-10-08 02:58:27+00:00,[],None
248,https://github.com/ArindamSharma/verilog_testbench_generator_python.git,2020-09-12 13:09:29+00:00,Using Python greating test bench for all combination of the input variables,0,ArindamSharma/verilog_testbench_generator_python,294946043,Verilog,verilog_testbench_generator_python,242,0,2021-03-22 18:17:45+00:00,"['verilog-testbenches', 'python3']",None
249,https://github.com/Abracax/MarioFPGA.git,2020-09-10 12:15:15+00:00,A Mario game running on Altera FPGA board. ,0,Abracax/MarioFPGA,294400156,Verilog,MarioFPGA,31150,0,2020-09-10 12:59:58+00:00,[],None
250,https://github.com/Asfagus/float16.git,2020-09-16 18:26:38+00:00,This script converts decimal to 16-bit or 32-bit floating point numbers,0,Asfagus/float16,296114967,Verilog,float16,13,0,2021-05-30 20:04:06+00:00,[],None
251,https://github.com/daniel211027/IC_contest.git,2020-09-11 07:33:21+00:00,for ic contest,0,daniel211027/IC_contest,294626223,Verilog,IC_contest,4453,0,2020-09-23 05:00:49+00:00,[],None
252,https://github.com/if-nil/MIPSCPU.git,2020-09-11 08:22:52+00:00,一个单周期MIPS架构CPU,0,if-nil/MIPSCPU,294637141,Verilog,MIPSCPU,9025,0,2020-09-11 11:05:50+00:00,[],None
253,https://github.com/nawafabdullah/Assembly_VerilogAndLogicGates.git,2020-09-12 18:40:09+00:00,,0,nawafabdullah/Assembly_VerilogAndLogicGates,295004739,Verilog,Assembly_VerilogAndLogicGates,123,0,2020-09-12 18:52:30+00:00,[],None
254,https://github.com/ritikgautam/Image-Processing-using-Verilog.git,2020-09-17 06:48:35+00:00,,0,ritikgautam/Image-Processing-using-Verilog,296242974,Verilog,Image-Processing-using-Verilog,90,0,2020-09-17 06:53:30+00:00,[],https://api.github.com/licenses/mit
255,https://github.com/nikolina2k/CA-labs.git,2020-09-17 17:24:25+00:00,solutions for computer architecture course labs,0,nikolina2k/CA-labs,296395498,Verilog,CA-labs,24100,0,2023-09-24 13:11:13+00:00,[],None
256,https://github.com/brandonEsquivel/verification_environment.git,2020-09-16 06:04:39+00:00,"Implementation of a specific verification environment for three modules called counters A, B and C, in synthesized structural design. It corresponds to an assignment on verification and tests of the course Microelectronics: silicon systems, of the school of electrical engineering of the University of Costa Rica",0,brandonEsquivel/verification_environment,295938502,Verilog,verification_environment,162,0,2020-09-17 00:25:44+00:00,[],https://api.github.com/licenses/gpl-3.0
257,https://github.com/yuchun0524/Floating-Point-Adder.git,2020-09-03 03:42:43+00:00,,0,yuchun0524/Floating-Point-Adder,292458569,Verilog,Floating-Point-Adder,691,0,2020-09-03 03:45:20+00:00,[],None
258,https://github.com/jinilpatel25/Simple-RISC-Machine.git,2020-09-20 14:51:35+00:00,,0,jinilpatel25/Simple-RISC-Machine,297098526,Verilog,Simple-RISC-Machine,31,0,2022-01-15 05:03:00+00:00,[],None
259,https://github.com/shetal-shah/benchmarks.git,2020-09-25 12:09:28+00:00,,0,shetal-shah/benchmarks,298562134,Verilog,benchmarks,195486,0,2020-09-25 12:22:13+00:00,[],None
260,https://github.com/nannaparra/proyectoVerilog.git,2020-09-21 22:23:48+00:00,Materia: Arquitectura de Computadoras,0,nannaparra/proyectoVerilog,297474496,Verilog,proyectoVerilog,366,0,2020-09-21 22:28:31+00:00,[],None
261,https://github.com/MAS070/Digital-System-Design-Lab.git,2020-09-28 09:00:48+00:00,,0,MAS070/Digital-System-Design-Lab,299250168,Verilog,Digital-System-Design-Lab,15,0,2020-11-02 09:51:37+00:00,[],None
262,https://github.com/Caoshizhuo/reconfig_multi.git,2020-09-18 12:27:19+00:00,reconfig_multi,0,Caoshizhuo/reconfig_multi,296614707,Verilog,reconfig_multi,8388,0,2020-09-21 09:16:42+00:00,[],None
263,https://github.com/maysa92/Single-Cycle-CPU-.git,2020-09-22 22:32:48+00:00,MIPS CPU implemented in Verilog,0,maysa92/Single-Cycle-CPU-,297788148,Verilog,Single-Cycle-CPU-,89,0,2020-09-22 22:38:51+00:00,[],None
264,https://github.com/Rylz23/VLSI-Design-Verilog.git,2020-09-28 23:09:14+00:00,,0,Rylz23/VLSI-Design-Verilog,299452154,Verilog,VLSI-Design-Verilog,6,0,2020-10-12 17:38:26+00:00,[],None
265,https://github.com/s4rahlim/encoder.git,2020-10-01 16:23:30+00:00,,0,s4rahlim/encoder,300345345,Verilog,encoder,136,0,2020-11-23 01:02:11+00:00,[],None
266,https://github.com/Kuurouukuu/PID_controller_CycloneII.git,2020-09-25 03:24:45+00:00,,0,Kuurouukuu/PID_controller_CycloneII,298457174,Verilog,PID_controller_CycloneII,50,0,2020-09-25 03:27:00+00:00,[],None
267,https://github.com/zhutmost/cnrv-chisel-competition.git,2020-09-25 05:16:10+00:00,,0,zhutmost/cnrv-chisel-competition,298474347,Verilog,cnrv-chisel-competition,13,0,2020-09-25 05:19:36+00:00,[],https://api.github.com/licenses/mit
268,https://github.com/moundoye/Video_Processing_FPGA.git,2020-10-07 13:14:08+00:00,,0,moundoye/Video_Processing_FPGA,302041083,Verilog,Video_Processing_FPGA,22999,0,2020-10-07 13:14:30+00:00,[],None
269,https://github.com/saranyuc3/Trojan-Counter.git,2020-10-06 02:37:51+00:00,,0,saranyuc3/Trojan-Counter,301594891,Verilog,Trojan-Counter,1062,0,2020-10-06 03:05:51+00:00,[],None
270,https://github.com/jontrossbach/hardware-designs.git,2020-10-01 22:26:44+00:00,Hardware designs made for NYU's Advanced Computer Hardware Design course,0,jontrossbach/hardware-designs,300440598,Verilog,hardware-designs,32,0,2020-10-30 17:02:40+00:00,[],https://api.github.com/licenses/gpl-3.0
271,https://github.com/Byung-moon/SOC-Programming.git,2020-09-02 14:58:19+00:00,,0,Byung-moon/SOC-Programming,292314125,Verilog,SOC-Programming,79,0,2020-12-17 10:49:12+00:00,[],None
272,https://github.com/jmestanza/dsp_fpga.git,2020-09-02 02:49:54+00:00,,0,jmestanza/dsp_fpga,292162407,Verilog,dsp_fpga,141305,0,2020-12-24 21:45:47+00:00,[],None
273,https://github.com/zhang617-creat/zlh.git,2020-09-06 03:03:27+00:00,,0,zhang617-creat/zlh,293192996,Verilog,zlh,118782,0,2020-09-06 03:13:16+00:00,[],
274,https://github.com/lakshya0904/icarus_verilog.git,2020-09-04 17:38:09+00:00,,0,lakshya0904/icarus_verilog,292909954,Verilog,icarus_verilog,3,0,2020-09-04 17:43:25+00:00,[],None
275,https://github.com/jollyredflames/pong.git,2020-09-04 23:44:53+00:00,"The first games were written in hardware language. So in an attempt to understand computer fundamentals, I recreated pong in Verilog with hardware level optimizations. As an additional layer of complexity, we used aluminum foil in a strip with base squares as the ""controller"". In this way the finger acts as the slider/controller for this game. Written for a school project.",0,jollyredflames/pong,292967399,Verilog,pong,35,0,2020-09-15 04:30:10+00:00,[],None
276,https://github.com/gbarman95/verilog_projects.git,2020-09-03 19:35:13+00:00,,0,gbarman95/verilog_projects,292662908,Verilog,verilog_projects,6,0,2020-09-15 15:48:04+00:00,[],None
277,https://github.com/salierif/HDLBits.git,2020-09-03 07:22:41+00:00,https://hdlbits.01xz.net/,0,salierif/HDLBits,292497022,Verilog,HDLBits,24,0,2020-09-03 07:23:46+00:00,[],None
278,https://github.com/yf-lyu/FPGA_CODE.git,2020-09-03 02:02:25+00:00,,0,yf-lyu/FPGA_CODE,292440586,Verilog,FPGA_CODE,5534,0,2020-09-03 04:33:33+00:00,[],None
279,https://github.com/guanrenchen/1052-Computer-Organization.git,2020-09-06 10:02:25+00:00,,0,guanrenchen/1052-Computer-Organization,293248762,Verilog,1052-Computer-Organization,5453,0,2020-09-06 10:02:50+00:00,[],None
280,https://github.com/if-nil/Mips32_CPU_v2.git,2020-09-11 16:16:40+00:00,五级流水线的MIPS32架构CPU,0,if-nil/Mips32_CPU_v2,294743375,Verilog,Mips32_CPU_v2,5030,0,2020-09-11 16:29:04+00:00,[],None
281,https://github.com/FIUSCIS-CDA/Four.git,2020-09-21 01:13:40+00:00,Device that always outputs 4,1,FIUSCIS-CDA/Four,297195478,Verilog,Four,40,0,2022-05-11 18:01:22+00:00,[],https://api.github.com/licenses/mit
282,https://github.com/Pruthvish-E/booths-multiplier-verilog.git,2020-09-22 20:34:26+00:00,Implemented booths multiplier using verilog,0,Pruthvish-E/booths-multiplier-verilog,297765633,Verilog,booths-multiplier-verilog,34,0,2020-09-22 20:35:31+00:00,[],None
283,https://github.com/mrowqa/pul-assignments.git,2020-09-12 13:16:33+00:00,University class assignments - FPGA,0,mrowqa/pul-assignments,294947307,Verilog,pul-assignments,47,0,2020-09-12 13:34:48+00:00,[],None
284,https://github.com/RushBTaotao/test.git,2020-09-16 02:37:18+00:00,,0,RushBTaotao/test,295903788,Verilog,test,16,0,2020-09-16 02:39:27+00:00,[],https://api.github.com/licenses/apache-2.0
285,https://github.com/Fecer/Fever-s-Single-Cycle-CPU.git,2020-09-16 07:55:38+00:00,,0,Fecer/Fever-s-Single-Cycle-CPU,295963191,Verilog,Fever-s-Single-Cycle-CPU,41,0,2020-10-11 04:37:02+00:00,[],None
286,https://github.com/Nagharjun17/Memory_Design_Verilog.git,2020-09-20 10:42:20+00:00,,0,Nagharjun17/Memory_Design_Verilog,297054007,Verilog,Memory_Design_Verilog,5,0,2020-09-20 10:45:10+00:00,[],None
287,https://github.com/kitkat4/cpu_no_tsukurikata.git,2020-09-19 09:38:53+00:00,,0,kitkat4/cpu_no_tsukurikata,296834386,Verilog,cpu_no_tsukurikata,20611,0,2021-01-03 06:51:27+00:00,[],None
288,https://github.com/JimmyZhang12/OutofOrderCore.git,2020-09-22 04:46:55+00:00,"Functional out of order core, written in Verilog",0,JimmyZhang12/OutofOrderCore,297537966,Verilog,OutofOrderCore,259,0,2020-09-22 22:19:28+00:00,[],None
289,https://github.com/unal-edigital1/lab03.git,2020-09-23 13:35:10+00:00,,1,unal-edigital1/lab03,297980616,Verilog,lab03,114,0,2022-03-30 14:37:37+00:00,[],https://api.github.com/licenses/gpl-3.0
290,https://github.com/parwar97/Huffman.git,2020-09-17 22:14:28+00:00,SDUP project,0,parwar97/Huffman,296453488,Verilog,Huffman,103715,0,2020-09-17 22:19:59+00:00,[],None
291,https://github.com/Akrylatt/ComputerArchitectureLab.git,2020-09-17 11:46:52+00:00,Repository for Computer Architecture lab,0,Akrylatt/ComputerArchitectureLab,296310267,Verilog,ComputerArchitectureLab,27817,0,2020-11-26 14:14:47+00:00,[],None
292,https://github.com/anotherAsad/Projects.git,2020-09-28 19:25:44+00:00,DE-1 board Projects (and then some).,0,anotherAsad/Projects,299410797,Verilog,Projects,335,0,2020-09-28 19:35:58+00:00,[],None
293,https://github.com/LouieBHLu/VE370_Project.git,2020-09-27 13:18:02+00:00,,0,LouieBHLu/VE370_Project,299036228,Verilog,VE370_Project,9701,0,2021-01-13 12:50:21+00:00,[],None
294,https://github.com/VenkataAaditya0123/Memory-Subsystem.git,2020-09-30 14:55:58+00:00,Implementation & testing of a memory subsystem with cache in Verilog,0,VenkataAaditya0123/Memory-Subsystem,299954847,Verilog,Memory-Subsystem,13,0,2020-10-04 06:59:40+00:00,[],None
295,https://github.com/suvm1998/timing_details.git,2020-09-27 01:56:06+00:00,TCL Script to run timing checks on the given design,0,suvm1998/timing_details,298932748,Verilog,timing_details,179,0,2020-09-27 02:03:23+00:00,[],None
296,https://github.com/AlexPonamorev/RS-232-UART.git,2020-10-03 20:28:22+00:00,,0,AlexPonamorev/RS-232-UART,300973223,Verilog,RS-232-UART,9,0,2021-05-09 11:03:03+00:00,[],None
297,https://github.com/aerus02/verilog_programs.git,2020-10-02 04:44:45+00:00,Programs of fundamental elements in circuits,0,aerus02/verilog_programs,300502789,Verilog,verilog_programs,14,0,2020-10-16 15:44:13+00:00,[],None
298,https://github.com/OlinCompArchFA20/Lab03_solution.git,2020-10-04 06:02:43+00:00,Lab 03: Structural ALU,0,OlinCompArchFA20/Lab03_solution,301051758,Verilog,Lab03_solution,3,0,2020-10-20 15:04:05+00:00,[],None
299,https://github.com/AhsishDas/booth_multiplier.git,2020-09-06 01:12:26+00:00,,0,AhsishDas/booth_multiplier,293180265,Verilog,booth_multiplier,4,0,2020-09-06 02:46:06+00:00,[],None
300,https://github.com/HakaruN/PA_Architecture.git,2020-09-06 21:05:46+00:00,Processor Architecture that i'm doing just to see if I can. PA Architecture is a backronym where PA stands for PA Architecture.,0,HakaruN/PA_Architecture,293361531,Verilog,PA_Architecture,359,0,2021-04-27 12:56:41+00:00,['microprocessor'],None
301,https://github.com/unal-edigital1-lab/lab00-JuanCamilo208.git,2020-09-09 14:48:37+00:00,lab00-JuanCamilo208 created by GitHub Classroom,0,unal-edigital1-lab/lab00-JuanCamilo208,294142797,Verilog,lab00-JuanCamilo208,1587,0,2020-09-24 01:00:35+00:00,[],https://api.github.com/licenses/gpl-3.0
302,https://github.com/ryan1tran/CS147.git,2020-09-29 20:56:12+00:00,SJSU Spring 2020,0,ryan1tran/CS147,299736189,Verilog,CS147,13977,0,2020-09-29 21:07:46+00:00,[],None
303,https://github.com/unal-edigital1-lab/lab00-dosoriof.git,2020-09-09 16:19:11+00:00,lab00-dosoriof created by GitHub Classroom,0,unal-edigital1-lab/lab00-dosoriof,294166490,Verilog,lab00-dosoriof,163,0,2020-09-23 19:00:52+00:00,[],https://api.github.com/licenses/gpl-3.0
304,https://github.com/HaydenGoodfellow/ECE241.git,2020-09-15 03:05:50+00:00,Projects from a second-year computer engineering course on digital logic (written in Verilog),0,HaydenGoodfellow/ECE241,295599994,Verilog,ECE241,42270,0,2022-02-27 05:53:49+00:00,"['verilog', 'digital-logic', 'hdl', 'fpga-soc']",None
305,https://github.com/rksingh23/Round_robin_verilog.git,2020-09-10 04:18:30+00:00,"Explain the bus arbitrator functionality of a Router Design, providing prioritzed signle grant amongst the multiple requestors.",0,rksingh23/Round_robin_verilog,294301119,Verilog,Round_robin_verilog,3,0,2020-09-10 04:18:38+00:00,[],None
306,https://github.com/joseg253/VGA-Game.git,2020-09-24 20:48:46+00:00,,0,joseg253/VGA-Game,298391879,Verilog,VGA-Game,2,0,2020-09-24 20:49:47+00:00,[],None
307,https://github.com/25625/vlsi.git,2020-09-24 14:57:34+00:00,ALL VLSI Projects,0,25625/vlsi,298311800,Verilog,vlsi,4,0,2020-09-24 15:02:13+00:00,[],None
308,https://github.com/nerm-osama/UART-Physical-layer-design-verifcation-env.git,2020-10-07 23:36:39+00:00,,0,nerm-osama/UART-Physical-layer-design-verifcation-env,302185699,Verilog,UART-Physical-layer-design-verifcation-env,11,0,2020-10-21 22:45:43+00:00,[],None
309,https://github.com/rubensseva/TDT4295-FPGA.git,2020-10-05 11:32:52+00:00,,1,rubensseva/TDT4295-FPGA,301385808,Verilog,TDT4295-FPGA,3968,0,2020-11-17 18:44:53+00:00,[],None
310,https://github.com/IObundle/iob-dma.git,2020-09-14 15:32:12+00:00,,2,IObundle/iob-dma,295459542,Verilog,iob-dma,115,0,2022-08-23 14:12:29+00:00,[],None
311,https://github.com/yuanfeng1987/Button_debounce.git,2020-09-04 01:11:10+00:00,the code is used to detect the rising edge of a button. it can be changed to detect falling edge or just measure high or low level.,0,yuanfeng1987/Button_debounce,292715800,Verilog,Button_debounce,3,0,2020-09-04 01:17:34+00:00,[],None
312,https://github.com/nandaVT/HDL.git,2020-09-04 16:11:38+00:00,,0,nandaVT/HDL,292892359,Verilog,HDL,6,0,2020-09-04 16:13:06+00:00,[],None
313,https://github.com/JulioAv/Lab-6.git,2020-09-05 19:35:04+00:00,,0,JulioAv/Lab-6,293142162,Verilog,Lab-6,351,0,2020-09-05 19:35:16+00:00,[],None
314,https://github.com/Hxiaofei96/router_rtl.git,2020-09-03 13:57:41+00:00,,0,Hxiaofei96/router_rtl,292585510,,router_rtl,347,0,2021-06-11 16:52:40+00:00,[],None
315,https://github.com/reffum/DigSpartan.git,2020-09-04 13:30:46+00:00,,0,reffum/DigSpartan,292855637,Verilog,DigSpartan,1532,0,2020-09-09 17:01:06+00:00,[],None
316,https://github.com/chaudharivaibhav12/BITS-Academics.git,2020-09-08 11:29:05+00:00,,0,chaudharivaibhav12/BITS-Academics,293789831,Verilog,BITS-Academics,30352,0,2021-04-17 20:00:27+00:00,[],None
317,https://github.com/AhsishDas/fifo-buffer.git,2020-09-13 15:05:00+00:00,32 bit IN/OUT line Synchronous FIFO Buffer in Verilog,0,AhsishDas/fifo-buffer,295175601,Verilog,fifo-buffer,7,0,2020-09-18 05:52:31+00:00,[],None
318,https://github.com/unal-edigital1-lab/lab00-fzambranoc.git,2020-09-09 15:14:38+00:00,lab00-fzambranoc created by GitHub Classroom,0,unal-edigital1-lab/lab00-fzambranoc,294149885,Verilog,lab00-fzambranoc,4201,0,2020-09-24 02:16:22+00:00,[],https://api.github.com/licenses/gpl-3.0
319,https://github.com/unal-edigital1-lab/lab00-WilsonBulla.git,2020-09-09 15:02:16+00:00,lab00-WilsonBulla created by GitHub Classroom,0,unal-edigital1-lab/lab00-WilsonBulla,294146556,Verilog,lab00-WilsonBulla,18,0,2020-09-09 15:46:23+00:00,[],https://api.github.com/licenses/gpl-3.0
320,https://github.com/unal-edigital1-lab/lab00-Billack.git,2020-09-09 15:11:46+00:00,lab00-Billack created by GitHub Classroom,0,unal-edigital1-lab/lab00-Billack,294149120,Verilog,lab00-Billack,17,0,2020-09-09 15:37:24+00:00,[],https://api.github.com/licenses/gpl-3.0
321,https://github.com/Askelo-Bond/iceStick_nco.git,2020-09-11 06:27:49+00:00,Lattice iCEcube2 project targeting the iCE40-1KHX FPGA on-board the iCEStick development board.,0,Askelo-Bond/iceStick_nco,294612813,,iceStick_nco,13,0,2020-09-11 06:27:52+00:00,[],None
322,https://github.com/qiaosiyi/as_test.git,2020-09-09 12:07:17+00:00,,0,qiaosiyi/as_test,294101370,Verilog,as_test,181,0,2020-09-20 03:49:01+00:00,[],None
323,https://github.com/rksingh23/Parallel_In_Serial_Out_verilog.git,2020-09-10 04:14:32+00:00,Design a 16 bit deep FF based parallel in serial out,0,rksingh23/Parallel_In_Serial_Out_verilog,294300436,Verilog,Parallel_In_Serial_Out_verilog,2,0,2020-09-10 04:14:41+00:00,[],None
324,https://github.com/ztyreg/verilog-breakout.git,2020-09-14 18:43:21+00:00,,0,ztyreg/verilog-breakout,295507580,Verilog,verilog-breakout,1365,0,2020-09-14 19:03:07+00:00,[],None
325,https://github.com/Anh-tp-do/FibonacciCircuit.git,2020-09-14 23:56:44+00:00,,0,Anh-tp-do/FibonacciCircuit,295566479,Verilog,FibonacciCircuit,6,0,2022-04-12 15:02:55+00:00,[],None
326,https://github.com/AntonKudriavcev/DDSynthesis.git,2020-09-11 10:53:20+00:00,Project for modeling work of DDS,0,AntonKudriavcev/DDSynthesis,294670179,Verilog,DDSynthesis,197652,0,2020-12-08 14:35:11+00:00,[],None
327,https://github.com/OlinCompArchFA20/examples.git,2020-09-13 18:32:40+00:00,Example Code Repository,0,OlinCompArchFA20/examples,295213171,Verilog,examples,56,0,2020-09-13 20:15:19+00:00,[],https://api.github.com/licenses/mit
328,https://github.com/MohammadHashemi-ai/Golomb-Compressor.git,2020-09-16 07:25:30+00:00,Describe operation then test the circuit,0,MohammadHashemi-ai/Golomb-Compressor,295956174,Verilog,Golomb-Compressor,159,0,2020-09-16 07:28:15+00:00,[],None
329,https://github.com/zornfox/Snake_Game.git,2020-09-16 02:08:40+00:00,"This game encompasses utilising state machines, the 7-segment display, the VGA interface, shift registers, and counters.",0,zornfox/Snake_Game,295898493,Verilog,Snake_Game,1752,0,2020-09-16 02:12:02+00:00,[],None
330,https://github.com/ucb-cs250/config_team.git,2020-10-01 04:30:59+00:00,,0,ucb-cs250/config_team,300142828,Verilog,config_team,77,0,2020-12-16 22:09:06+00:00,[],
331,https://github.com/Get-My-Money/Ca-Labs.git,2020-10-01 16:19:19+00:00,,0,Get-My-Money/Ca-Labs,300344125,Verilog,Ca-Labs,10,0,2021-10-30 19:21:34+00:00,[],None
332,https://github.com/hassank1187/TronLightBike.git,2020-10-04 17:09:10+00:00,Tron Light-bike like game written in Verilog to work on DE1-SoC board. Makes use of peripherals such as keyboard and VGA display.,0,hassank1187/TronLightBike,301182356,Verilog,TronLightBike,40,0,2020-10-13 23:03:12+00:00,[],None
333,https://github.com/ucb-cs250/mac_team.git,2020-10-01 04:31:33+00:00,,0,ucb-cs250/mac_team,300142970,Verilog,mac_team,49015,0,2020-12-17 08:01:46+00:00,[],
334,https://github.com/FIUSCIS-CDA/SL2_32.git,2020-09-21 08:54:24+00:00,Unit to shift a 32-bit value left by 2,2,FIUSCIS-CDA/SL2_32,297282958,Verilog,SL2_32,59,0,2022-05-17 14:30:36+00:00,[],https://api.github.com/licenses/mit
335,https://github.com/Woyakewicz/DP-RAM-single-heapsort.git,2020-09-02 17:39:52+00:00,,0,Woyakewicz/DP-RAM-single-heapsort,292351835,Verilog,DP-RAM-single-heapsort,38913,0,2020-12-12 23:10:24+00:00,[],None
336,https://github.com/sjfreed21/FPGADesign.git,2020-09-03 00:23:26+00:00,"Verilog and Quartus files from ECEN 3002, Fall 2020",0,sjfreed21/FPGADesign,292424200,Verilog,FPGADesign,191620,0,2023-01-01 15:50:35+00:00,[],https://api.github.com/licenses/apache-2.0
337,https://github.com/Daimz-may/git_test.git,2020-09-02 01:31:45+00:00,,0,Daimz-may/git_test,292148160,Verilog,git_test,0,0,2020-09-02 02:04:25+00:00,[],None
338,https://github.com/Tseing/FPGA_learning.git,2020-09-09 02:23:59+00:00,,0,Tseing/FPGA_learning,293980014,Verilog,FPGA_learning,47452,0,2020-10-01 13:15:56+00:00,[],None
339,https://github.com/UssashArafat/COUNTING_SSD_VERILOG.git,2020-09-08 17:31:59+00:00,Counting using 7 segment display,0,UssashArafat/COUNTING_SSD_VERILOG,293881578,Verilog,COUNTING_SSD_VERILOG,2,0,2020-09-08 17:33:50+00:00,[],None
340,https://github.com/jonghansong/jh_repository.git,2020-09-12 08:59:11+00:00,,0,jonghansong/jh_repository,294907418,Verilog,jh_repository,76,0,2022-03-22 14:02:21+00:00,[],None
341,https://github.com/leventerevesz/edk-labor.git,2020-09-21 12:59:24+00:00,,1,leventerevesz/edk-labor,297340295,Verilog,edk-labor,11,0,2020-09-23 14:47:27+00:00,[],None
342,https://github.com/leonbeier/Core_Test.git,2020-09-23 17:21:40+00:00,Program to test the functionality of the VHDPlus Core,0,leonbeier/Core_Test,298043318,Verilog,Core_Test,1140,0,2020-09-23 17:25:30+00:00,[],https://api.github.com/licenses/mit
343,https://github.com/bovvlet/CA_LAB.git,2020-09-24 09:33:59+00:00,,0,bovvlet/CA_LAB,298232483,Verilog,CA_LAB,23929,0,2022-03-28 14:02:04+00:00,[],None
344,https://github.com/JF2100/Verilog-HDL-questions-and-solutions.git,2020-09-19 03:21:23+00:00,Reference solutions of HDLBits website,0,JF2100/Verilog-HDL-questions-and-solutions,296777767,Verilog,Verilog-HDL-questions-and-solutions,65,0,2020-09-25 18:43:38+00:00,[],None
345,https://github.com/Var-cpu/Comp_Arch.git,2020-09-18 10:25:02+00:00,,0,Var-cpu/Comp_Arch,296588533,Verilog,Comp_Arch,196,0,2020-09-25 08:23:59+00:00,[],None
346,https://github.com/ash-olakangal/Digital-Design.git,2020-09-27 17:50:17+00:00,A collection of commonly used combinational and sequential circuits,0,ash-olakangal/Digital-Design,299087266,Verilog,Digital-Design,21,0,2020-10-06 19:14:55+00:00,[],https://api.github.com/licenses/gpl-3.0
347,https://github.com/Grabulosaure/Genesis_MiSTer_latency.git,2020-09-26 20:01:50+00:00,,0,Grabulosaure/Genesis_MiSTer_latency,298890571,Verilog,Genesis_MiSTer_latency,77195,0,2020-09-28 00:11:00+00:00,[],https://api.github.com/licenses/gpl-3.0
348,https://github.com/Pratik-Sanghavi/Rudimentary-Pipelined-Processor.git,2020-09-07 18:34:27+00:00,Rudimentary four stage pipelined processor to execute a subset of RISC V ISA,0,Pratik-Sanghavi/Rudimentary-Pipelined-Processor,293604482,Verilog,Rudimentary-Pipelined-Processor,73,0,2022-02-26 18:56:03+00:00,[],None
349,https://github.com/ikle/test-verilog.git,2020-09-08 15:41:14+00:00,Verilog Samples,0,ikle/test-verilog,293854913,Verilog,test-verilog,13,0,2020-09-09 02:12:38+00:00,[],https://api.github.com/licenses/bsd-2-clause
350,https://github.com/brocco72/MFMPC.git,2020-09-09 03:20:25+00:00,Fork of MP-SPDZ to support multi-fanin gates.,0,brocco72/MFMPC,293991064,Verilog,MFMPC,43360,0,2020-11-21 21:10:36+00:00,[],
351,https://github.com/nemuzuki/verilog.git,2020-09-02 10:09:48+00:00,计组作业，单周期CPU,0,nemuzuki/verilog,292248257,Verilog,verilog,14,0,2023-07-26 09:02:18+00:00,[],None
352,https://github.com/jwrr/z80usb.git,2020-09-03 00:42:08+00:00,Z80 + USB + TinyFPGA-BX in Verilog using open-source Yosys+NextPNR ,1,jwrr/z80usb,292427084,Verilog,z80usb,43,0,2020-09-08 04:21:26+00:00,"['tinyfpga-bx', 'z80', 'usb', 'yosys', 'nextpnr']",https://api.github.com/licenses/apache-2.0
353,https://github.com/gulsahylmz/microp.git,2020-09-09 11:53:47+00:00,,0,gulsahylmz/microp,294098206,Verilog,microp,2850,0,2020-09-09 12:00:52+00:00,[],None
354,https://github.com/rksingh23/Ripple_Carry_Adder_verilog.git,2020-09-10 04:16:34+00:00,Design a dynamically initialized ripple carry adder which is n bit wide.,0,rksingh23/Ripple_Carry_Adder_verilog,294300804,Verilog,Ripple_Carry_Adder_verilog,3,0,2020-09-10 04:16:44+00:00,[],None
355,https://github.com/rksingh23/Dff_modules_verilog.git,2020-09-10 04:10:55+00:00,Explain multiple flip flop coding practise,0,rksingh23/Dff_modules_verilog,294299823,Verilog,Dff_modules_verilog,3,0,2020-09-10 04:11:04+00:00,[],None
356,https://github.com/2313tiny/SR_LATCH.git,2020-09-04 10:53:13+00:00,,0,2313tiny/SR_LATCH,292824085,Verilog,SR_LATCH,1851,0,2020-09-04 11:38:20+00:00,[],None
357,https://github.com/utkarshknp/QRS-Peak-Detection-Algorithm.git,2020-09-05 14:13:08+00:00,Verilog,0,utkarshknp/QRS-Peak-Detection-Algorithm,293089003,Verilog,QRS-Peak-Detection-Algorithm,9,0,2020-09-05 14:14:05+00:00,[],None
358,https://github.com/braingram/icestick_laser_controller.git,2020-09-06 11:44:40+00:00,,1,braingram/icestick_laser_controller,293264961,Verilog,icestick_laser_controller,8,0,2020-09-15 21:01:01+00:00,[],None
359,https://github.com/DeftestPie/RISC-V-Single-Cycle-Processor.git,2020-09-29 03:13:28+00:00,This is a in class design for UCI EECS 31L.,0,DeftestPie/RISC-V-Single-Cycle-Processor,299492143,Verilog,RISC-V-Single-Cycle-Processor,7,0,2020-09-29 03:20:30+00:00,[],None
360,https://github.com/ben-paulson/risc-v-otter.git,2020-09-23 02:49:39+00:00,RISC-V hardware implementation using Verilog,1,ben-paulson/risc-v-otter,297833774,Verilog,risc-v-otter,4219,0,2021-03-20 04:44:28+00:00,[],None
361,https://github.com/Caoshizhuo/reconfig_multi_topology_a.git,2020-09-30 16:09:52+00:00,,0,Caoshizhuo/reconfig_multi_topology_a,299977023,Verilog,reconfig_multi_topology_a,7884,0,2020-09-30 16:45:16+00:00,[],None
362,https://github.com/Ronnie-lhh/FPGA_Design.git,2020-10-07 01:48:23+00:00,,0,Ronnie-lhh/FPGA_Design,301900124,Verilog,FPGA_Design,43902,0,2021-11-13 16:55:54+00:00,[],None
363,https://github.com/khdlee97/Verilog-Single-Datapath.git,2020-10-07 00:10:48+00:00,,0,khdlee97/Verilog-Single-Datapath,301884931,Verilog,Verilog-Single-Datapath,4,0,2020-10-07 00:11:15+00:00,[],None
364,https://github.com/JoeyNelson1/verilog-assignment-1.git,2020-10-07 10:49:40+00:00,,0,JoeyNelson1/verilog-assignment-1,302006159,,verilog-assignment-1,0,0,2020-10-12 13:59:02+00:00,[],None
365,https://github.com/billylin14/Fly-the-Copter-Game.git,2020-10-04 03:37:29+00:00,The final project of EE371A of University of Washington in Winter 2020.,0,billylin14/Fly-the-Copter-Game,301033080,Verilog,Fly-the-Copter-Game,129477,0,2022-10-04 05:45:55+00:00,[],None
366,https://github.com/olesbober/verilog-practice.git,2020-09-25 20:31:03+00:00,,0,olesbober/verilog-practice,298673509,Verilog,verilog-practice,1,0,2020-09-25 20:34:29+00:00,[],None
367,https://github.com/ibelingb/ecen5863_projects.git,2020-09-26 03:02:44+00:00,Programmable Logic Embedded System Design Project Repository,0,ibelingb/ecen5863_projects,298726259,Verilog,ecen5863_projects,156693,0,2023-05-16 17:24:04+00:00,"['fpga', 'verilog', 'vhdl']",None
368,https://github.com/Gagandheep/Mini-Project-2020.git,2020-09-24 18:21:24+00:00,,0,Gagandheep/Mini-Project-2020,298361143,Verilog,Mini-Project-2020,495,0,2021-02-25 07:31:06+00:00,[],https://api.github.com/licenses/mit
369,https://github.com/ser-gik/conway-life.git,2020-09-29 06:28:36+00:00,,0,ser-gik/conway-life,299524796,Verilog,conway-life,104,0,2020-10-09 04:00:14+00:00,[],None
370,https://github.com/KrzysiekMiskowicz/Statki.git,2020-09-29 16:42:49+00:00,Gra w statki napisana w Vivado,0,KrzysiekMiskowicz/Statki,299678586,Verilog,Statki,16045,0,2020-09-29 20:51:37+00:00,[],None
371,https://github.com/tropssap/labWeek5.git,2020-10-02 07:42:04+00:00,,0,tropssap/labWeek5,300539130,Verilog,labWeek5,11,0,2020-10-02 07:48:39+00:00,[],None
372,https://github.com/kushaltapaudel/ALU.git,2020-10-04 23:37:30+00:00,ALU project,0,kushaltapaudel/ALU,301249321,Verilog,ALU,14,0,2020-10-05 06:52:08+00:00,[],None
373,https://github.com/antoniovilela/firmware-cyclone10-nios-01.git,2020-10-02 17:44:17+00:00,,0,antoniovilela/firmware-cyclone10-nios-01,300693017,Verilog,firmware-cyclone10-nios-01,15103,0,2020-10-02 18:01:44+00:00,[],None
374,https://github.com/bryan-kenneth/obstacle-game.git,2020-09-12 04:41:50+00:00,VGA output obstacle crossing videogame for Digilent Basys3 FPGA.,0,bryan-kenneth/obstacle-game,294871406,Verilog,obstacle-game,15649,0,2020-09-23 23:49:21+00:00,[],None
375,https://github.com/alexscheuermann/aks.git,2020-09-14 21:28:51+00:00,,0,alexscheuermann/aks,295543011,Verilog,aks,6,0,2020-09-14 21:44:34+00:00,[],None
376,https://github.com/timwang1550/SAP-1.git,2020-09-22 07:30:42+00:00,Simple as Possible - 1 Computer simulated in Verilog,0,timwang1550/SAP-1,297570471,Verilog,SAP-1,17,0,2020-09-22 07:41:11+00:00,[],None
377,https://github.com/yayaya123456789/1A2B-.git,2020-09-21 15:16:37+00:00,,0,yayaya123456789/1A2B-,297378839,Verilog,1A2B-,1926,0,2020-09-21 15:31:54+00:00,[],None
378,https://github.com/kmoschos95/Riscv-core-.git,2020-09-21 16:20:00+00:00,Riscv core with double instruction word and no need of branch prediction ,0,kmoschos95/Riscv-core-,297395539,Verilog,Riscv-core-,29,0,2020-10-01 18:00:25+00:00,[],None
379,https://github.com/sdamghan/Processor.git,2020-09-20 02:38:53+00:00,Processor design using controller,0,sdamghan/Processor,296988637,Verilog,Processor,4,0,2020-09-20 02:39:14+00:00,[],None
380,https://github.com/UP3M/CA.git,2020-09-17 11:46:23+00:00,,0,UP3M/CA,296310168,Verilog,CA,180,0,2020-11-26 14:42:38+00:00,[],None
381,https://github.com/brandonhoang98/brandonhoang98.github.io.git,2020-09-18 22:45:14+00:00,Past programs for class assignments & labs,0,brandonhoang98/brandonhoang98.github.io,296744004,Verilog,brandonhoang98.github.io,52475,0,2020-09-19 03:23:42+00:00,[],None
382,https://github.com/foxxy777/RAM_related_verilog_code.git,2020-09-13 07:17:31+00:00,,0,foxxy777/RAM_related_verilog_code,295099086,Verilog,RAM_related_verilog_code,113,0,2020-09-13 08:09:15+00:00,[],None
383,https://github.com/CaWen/Ariane_Gatelevel_SoC_Timing_Analysis.git,2020-09-15 04:37:00+00:00,,0,CaWen/Ariane_Gatelevel_SoC_Timing_Analysis,295615546,Verilog,Ariane_Gatelevel_SoC_Timing_Analysis,5301,0,2020-09-17 22:29:28+00:00,[],None
384,https://github.com/lollogrottesi/DLX_PROCESSOR.git,2020-09-23 14:17:49+00:00,,0,lollogrottesi/DLX_PROCESSOR,297993354,Verilog,DLX_PROCESSOR,57334,0,2020-09-23 17:20:20+00:00,[],None
385,https://github.com/unal-edigital1-lab/lab02-sumulation-grupo05.git,2020-09-23 17:48:03+00:00,lab02-sumulation-grupo05 created by GitHub Classroom,0,unal-edigital1-lab/lab02-sumulation-grupo05,298049956,Verilog,lab02-sumulation-grupo05,1201,0,2020-12-16 03:14:15+00:00,[],https://api.github.com/licenses/gpl-3.0
386,https://github.com/strongwong/bittyCore_DE10_lite.git,2020-09-20 23:36:06+00:00,Version verified on De10 FPGA,0,strongwong/bittyCore_DE10_lite,297182790,Verilog,bittyCore_DE10_lite,56809,0,2020-09-21 00:12:55+00:00,[],https://api.github.com/licenses/mit
387,https://github.com/AhmadRoshanfar/FPGA-Altera-CycloneIV.git,2020-10-06 07:50:28+00:00,FPGA ZrTechV2.00 Board,0,AhmadRoshanfar/FPGA-Altera-CycloneIV,301652491,Verilog,FPGA-Altera-CycloneIV,14,0,2020-10-06 07:50:38+00:00,[],https://api.github.com/licenses/gpl-3.0
388,https://github.com/norikmb/mipsfuct.git,2020-09-03 12:20:26+00:00,,0,norikmb/mipsfuct,292561944,Verilog,mipsfuct,22583,0,2020-09-11 01:45:58+00:00,[],None
389,https://github.com/Hxiaofei96/NoCRouter.git,2020-09-03 13:57:15+00:00,,0,Hxiaofei96/NoCRouter,292585387,,NoCRouter,257,0,2021-06-11 16:52:25+00:00,[],None
390,https://github.com/Pike1950/Microprocessor-Architecture-Code.git,2020-09-15 19:56:08+00:00,,0,Pike1950/Microprocessor-Architecture-Code,295835158,Verilog,Microprocessor-Architecture-Code,686,0,2020-09-15 19:59:37+00:00,[],None
391,https://github.com/sai-315/Router_1-by-3_in_verilog-HDL.git,2020-09-14 08:22:15+00:00,,0,sai-315/Router_1-by-3_in_verilog-HDL,295351220,Verilog,Router_1-by-3_in_verilog-HDL,177,0,2020-09-14 08:42:58+00:00,[],None
392,https://github.com/MohammadHashemi-ai/Simulating-Fault-with-Several-Applications.git,2020-09-15 11:34:57+00:00,This electronic document is a report of fault simulation homework of test and testability course. In this paper we have reported the result of fault simulation with Verilog and Atalanta and Hope applications.,1,MohammadHashemi-ai/Simulating-Fault-with-Several-Applications,295706942,Verilog,Simulating-Fault-with-Several-Applications,11827,0,2020-09-15 11:49:47+00:00,[],None
393,https://github.com/unal-edigital2-labs/lab01-alu-grupo01.git,2020-09-10 12:24:02+00:00,lab01-alu-grupo01 created by GitHub Classroom,1,unal-edigital2-labs/lab01-alu-grupo01,294402099,Verilog,lab01-alu-grupo01,61,0,2020-12-15 22:43:06+00:00,[],None
394,https://github.com/Glinttsd/SDRAM_Controller.git,2020-09-27 14:19:41+00:00,Using FPGA to control SDRAM,1,Glinttsd/SDRAM_Controller,299047981,Verilog,SDRAM_Controller,17,0,2020-10-12 03:10:39+00:00,[],None
395,https://github.com/kjakx/intro-verilog-hdl.git,2020-10-06 13:05:13+00:00,for training,0,kjakx/intro-verilog-hdl,301729087,Verilog,intro-verilog-hdl,29,0,2022-09-07 02:12:40+00:00,[],None
396,https://github.com/nezbyte/ice30lp384_dev_board.git,2020-10-06 03:47:14+00:00,Basic Dev Board for ICE30LP384 FPGA,1,nezbyte/ice30lp384_dev_board,301606899,Verilog,ice30lp384_dev_board,13637,0,2020-10-27 23:34:12+00:00,[],None
397,https://github.com/jem2000/EC413Lab3.git,2020-10-06 15:28:17+00:00,,0,jem2000/EC413Lab3,301771977,Verilog,EC413Lab3,541,0,2020-10-09 22:27:33+00:00,[],None
398,https://github.com/IshaniGowaikar/Pulse_clock_and_Pyramid_Counter.git,2020-09-22 20:56:19+00:00,,0,IshaniGowaikar/Pulse_clock_and_Pyramid_Counter,297770288,Verilog,Pulse_clock_and_Pyramid_Counter,1237,0,2020-09-22 21:00:11+00:00,[],None
399,https://github.com/pmassolino/hw-subterranean.git,2020-09-15 22:25:12+00:00,Subterranean2.0 hardware implementation,1,pmassolino/hw-subterranean,295862831,Verilog,hw-subterranean,194,0,2021-01-27 11:13:31+00:00,[],
400,https://github.com/1kresh/QuartusPrime.git,2020-09-17 14:07:06+00:00,,0,1kresh/QuartusPrime,296345388,Verilog,QuartusPrime,8695,0,2020-11-26 13:54:38+00:00,[],None
401,https://github.com/DyllasDek/CA-labs.git,2020-09-17 13:59:49+00:00,,0,DyllasDek/CA-labs,296343368,Verilog,CA-labs,11760,0,2020-11-26 14:24:21+00:00,[],None
402,https://github.com/dhunt10/lab1.git,2020-09-23 20:22:43+00:00,,0,dhunt10/lab1,298085452,Verilog,lab1,1,0,2020-09-23 20:25:36+00:00,[],None
403,https://github.com/Arc3554/Verilog.git,2020-09-28 17:17:16+00:00,,0,Arc3554/Verilog,299380236,Verilog,Verilog,4,0,2020-09-28 17:18:22+00:00,[],None
404,https://github.com/LvivD/hdl_calculator.git,2020-10-01 19:56:38+00:00,,0,LvivD/hdl_calculator,300407877,Verilog,hdl_calculator,7,0,2020-10-02 20:51:14+00:00,[],None
405,https://github.com/Joel-Luo/HDL_Practice.git,2020-09-20 03:04:05+00:00,,0,Joel-Luo/HDL_Practice,296991700,Verilog,HDL_Practice,9,0,2020-09-21 16:08:31+00:00,[],https://api.github.com/licenses/mit
406,https://github.com/Park-Yegi/EE303-DigitalSystem.git,2020-09-20 05:03:02+00:00,,0,Park-Yegi/EE303-DigitalSystem,297005631,Verilog,EE303-DigitalSystem,171,0,2020-09-20 05:03:55+00:00,[],None
407,https://github.com/henry-czh/systemverilog-training.git,2020-09-22 12:42:46+00:00,Some examples of systemverilog for training,0,henry-czh/systemverilog-training,297645465,Verilog,systemverilog-training,1097,0,2020-09-22 13:16:01+00:00,[],https://api.github.com/licenses/gpl-3.0
408,https://github.com/StiveMan1/CA_HomeWorks.git,2020-09-24 11:27:46+00:00,,0,StiveMan1/CA_HomeWorks,298257867,Verilog,CA_HomeWorks,14425,0,2023-10-03 16:24:44+00:00,[],None
409,https://github.com/fdsa654hg/-Gluttonous-snake.git,2020-09-24 07:36:28+00:00,,0,fdsa654hg/-Gluttonous-snake,298203456,Verilog,-Gluttonous-snake,5,0,2020-09-24 07:39:45+00:00,[],None
410,https://github.com/xwang8998/downsample.git,2020-09-25 04:52:15+00:00,,0,xwang8998/downsample,298470656,Verilog,downsample,28383,0,2020-09-27 08:26:29+00:00,[],None
411,https://github.com/Tseing/FPGA_project.git,2020-09-26 10:37:47+00:00,,0,Tseing/FPGA_project,298791720,Verilog,FPGA_project,79088,0,2020-10-09 13:19:07+00:00,[],None
412,https://github.com/BerryJepsen/MIPS_CPU_Pipeline.git,2020-09-25 11:59:22+00:00,A sinple implementation of mips pipeline cpu.,0,BerryJepsen/MIPS_CPU_Pipeline,298559880,Verilog,MIPS_CPU_Pipeline,147686,0,2020-09-25 12:43:25+00:00,[],https://api.github.com/licenses/mit
413,https://github.com/BobIllumine/FPGA.git,2020-09-17 11:43:07+00:00,,0,BobIllumine/FPGA,296309432,Verilog,FPGA,157,0,2020-11-19 14:55:14+00:00,[],None
414,https://github.com/pyhdl20/lattice-repo-2018-jul24.git,2020-09-18 03:36:19+00:00,,0,pyhdl20/lattice-repo-2018-jul24,296505035,Verilog,lattice-repo-2018-jul24,534,0,2020-09-18 03:37:15+00:00,[],None
415,https://github.com/mitulty/CISC.git,2020-09-04 16:34:00+00:00,This project is an implementation of Simple MIN Processor based on CISC Architecture.,0,mitulty/CISC,292897029,Verilog,CISC,2134,0,2020-11-11 07:41:49+00:00,[],None
416,https://github.com/Dynamitelaw/scratchComputer.git,2020-09-05 22:05:48+00:00,,0,Dynamitelaw/scratchComputer,293161436,Verilog,scratchComputer,98920,0,2023-08-13 01:23:15+00:00,[],https://api.github.com/licenses/cc0-1.0
417,https://github.com/agunter7/PSX_DDR_Interface.git,2020-09-08 04:40:19+00:00,A Verilog project aiming to implement an interface between an emulated PSX and the DE10-Nano's DDR3 Memory,0,agunter7/PSX_DDR_Interface,293702614,Verilog,PSX_DDR_Interface,7,0,2020-09-08 04:48:07+00:00,[],None
418,https://github.com/aanchalchobisa/Cache-Design.git,2020-09-06 21:18:46+00:00,Two way set associative cache design,0,aanchalchobisa/Cache-Design,293363218,Verilog,Cache-Design,2,0,2020-09-06 21:47:45+00:00,[],None
419,https://github.com/antailbaxt3r/CompArch-Labs.git,2020-09-07 04:26:33+00:00,All Comparch Lab solutions (3-1),0,antailbaxt3r/CompArch-Labs,293421518,Verilog,CompArch-Labs,4565,0,2020-11-03 10:21:12+00:00,[],None
420,https://github.com/rksingh23/Delay_verilog.git,2020-09-10 04:07:48+00:00,Explain the delay's in Procedural Assignments,0,rksingh23/Delay_verilog,294299335,Verilog,Delay_verilog,2,0,2020-09-10 04:07:57+00:00,[],None
421,https://github.com/gar19421/digital1_lab06.git,2020-09-05 15:38:08+00:00,,0,gar19421/digital1_lab06,293104353,Verilog,digital1_lab06,83,0,2020-09-05 15:38:20+00:00,[],None
422,https://github.com/trevor1232/Verilog-Programs.git,2020-09-30 12:05:45+00:00,,0,trevor1232/Verilog-Programs,299905602,Verilog,Verilog-Programs,52,0,2020-12-07 07:34:49+00:00,[],None
423,https://github.com/Jseok-Heo/RV32I.git,2020-10-04 03:21:10+00:00,RISC-V 32 Integer CPU,0,Jseok-Heo/RV32I,301031136,Verilog,RV32I,12,0,2021-05-30 07:12:52+00:00,[],https://api.github.com/licenses/mit
424,https://github.com/ychuang0310/CVSD_HW1.git,2020-10-05 05:56:16+00:00,,0,ychuang0310/CVSD_HW1,301307268,Verilog,CVSD_HW1,6,0,2020-10-05 12:26:44+00:00,[],None
425,https://github.com/laurahomet/GuitarTuner_FPGA.git,2020-10-07 05:10:55+00:00,,0,laurahomet/GuitarTuner_FPGA,301933085,Verilog,GuitarTuner_FPGA,21,0,2020-10-07 05:12:09+00:00,[],None
426,https://github.com/hxhue/colab.git,2020-09-28 15:28:22+00:00,计算机组成原理实验。,0,hxhue/colab,299352105,Verilog,colab,7398,0,2023-01-31 02:47:53+00:00,[],None
427,https://github.com/victorleite06/AC1.git,2020-09-04 12:52:33+00:00,Backup de arquivos da matéria de Arquitetura de Computadores 1 do curso de Ciência de Computação da Pontifícia Universidade Católica de Minas Gerais do aluno Victor Leite de Andrade.,0,victorleite06/AC1,292847477,Verilog,AC1,76,0,2020-09-04 13:18:13+00:00,[],None
428,https://github.com/atangzer/multicycle-CPU.git,2020-09-11 23:57:09+00:00,,0,atangzer/multicycle-CPU,294835232,Verilog,multicycle-CPU,53,0,2020-09-12 00:02:12+00:00,[],None
429,https://github.com/mohamed-elkhawas/UART.git,2020-09-08 03:22:04+00:00,UART module implementation in verilog,0,mohamed-elkhawas/UART,293690038,Verilog,UART,81,0,2022-12-15 13:36:54+00:00,[],None
430,https://github.com/Liraz-Benbenishti/Verilog-Codes-I-Wrote-For-School.git,2020-09-21 19:54:12+00:00,,0,Liraz-Benbenishti/Verilog-Codes-I-Wrote-For-School,297446180,Verilog,Verilog-Codes-I-Wrote-For-School,4751,0,2020-09-21 19:57:07+00:00,[],None
431,https://github.com/IshaniGowaikar/Blinkenlights.git,2020-09-22 21:15:04+00:00,,0,IshaniGowaikar/Blinkenlights,297773915,Verilog,Blinkenlights,2453,0,2020-09-22 21:20:01+00:00,[],None
432,https://github.com/sriyash421/COA-Lab-Assignments.git,2020-09-13 11:36:56+00:00,COA Lab Assignments for 18CS10021 and 18CS30040,1,sriyash421/COA-Lab-Assignments,295138333,Verilog,COA-Lab-Assignments,284,0,2020-11-25 18:10:19+00:00,[],None
433,https://github.com/shresta-m/VLSI.git,2020-09-14 08:14:41+00:00,verilog codes,0,shresta-m/VLSI,295349325,Verilog,VLSI,510,0,2020-12-11 08:41:23+00:00,[],None
434,https://github.com/abdullah2808/ECEN_350.git,2020-09-13 21:45:16+00:00,"Contains coursework from ECEN-350 Computer Architecture and Processor Design -- AGGIES DO NOT LIE, CHEAT, OR STEAL OR TOLERATE THOSE WHO DO.",0,abdullah2808/ECEN_350,295243111,Verilog,ECEN_350,16,0,2020-09-13 21:45:39+00:00,[],None
435,https://github.com/Better-Idea/Mix-F.git,2020-09-17 03:55:56+00:00,FPGA library,0,Better-Idea/Mix-F,296214045,Verilog,Mix-F,55,0,2021-07-25 11:13:11+00:00,[],https://api.github.com/licenses/apache-2.0
436,https://github.com/khushpatel2002/Computer-Arch.git,2020-09-17 17:32:17+00:00,,0,khushpatel2002/Computer-Arch,296397294,Verilog,Computer-Arch,31281,0,2020-11-26 14:32:58+00:00,[],None
437,https://github.com/tanmayaeron/CS203_Labs.git,2020-10-06 13:33:30+00:00,Implement basic hardware in verilog ,0,tanmayaeron/CS203_Labs,301737559,Verilog,CS203_Labs,11,0,2021-04-01 19:38:37+00:00,[],None
438,https://github.com/epazoff/Verilog-SSD-practice.git,2020-10-07 04:01:21+00:00,,0,epazoff/Verilog-SSD-practice,301922076,Verilog,Verilog-SSD-practice,8,0,2020-10-07 04:03:46+00:00,[],None
439,https://github.com/BenAndrew310/nctu-digital-circuit-lab-3.git,2020-10-05 17:02:18+00:00,"In this lab, we need to design a simple ALU.",0,BenAndrew310/nctu-digital-circuit-lab-3,301480700,Verilog,nctu-digital-circuit-lab-3,62,0,2020-10-12 12:09:25+00:00,[],None
440,https://github.com/GeertArien/munkyCPU.git,2020-10-05 06:51:51+00:00,RISC-V soft processor,0,GeertArien/munkyCPU,301318006,Verilog,munkyCPU,66,0,2020-10-09 08:09:36+00:00,[],None
441,https://github.com/ee-FAN/hello_world.git,2020-09-27 14:05:53+00:00,github_练习,0,ee-FAN/hello_world,299045387,Verilog,hello_world,6,0,2020-10-12 14:53:00+00:00,[],None
442,https://github.com/yuva-kishore/Hazard-Detector.git,2020-09-18 03:38:55+00:00,,0,yuva-kishore/Hazard-Detector,296505448,Verilog,Hazard-Detector,73,0,2020-09-18 03:40:32+00:00,[],None
443,https://github.com/Owenber123/Single-Cycle-Datapath.git,2020-09-18 14:28:53+00:00,,0,Owenber123/Single-Cycle-Datapath,296644518,Verilog,Single-Cycle-Datapath,10,0,2020-09-18 14:29:20+00:00,[],None
444,https://github.com/chp327626/mips32-cpu.git,2020-09-09 02:18:19+00:00,,0,chp327626/mips32-cpu,293978922,Verilog,mips32-cpu,22,0,2020-09-09 02:38:08+00:00,[],None
445,https://github.com/christianlanx/CSE371.git,2020-09-09 03:39:15+00:00,Digital Design,0,christianlanx/CSE371,293994546,Verilog,CSE371,67,0,2020-09-09 05:17:23+00:00,[],None
446,https://github.com/tyo3oyt/PrimaryMips-CPU.git,2020-09-15 13:53:53+00:00,,0,tyo3oyt/PrimaryMips-CPU,295744267,Verilog,PrimaryMips-CPU,15,0,2020-09-15 14:36:01+00:00,[],None
447,https://github.com/dhunt10/lab2.git,2020-09-28 13:51:35+00:00,,0,dhunt10/lab2,299323877,Verilog,lab2,1,0,2020-09-28 14:02:09+00:00,[],None
448,https://github.com/Caoshizhuo/reconfig_multi_topology_b.git,2020-09-30 16:57:08+00:00,,0,Caoshizhuo/reconfig_multi_topology_b,299990141,Verilog,reconfig_multi_topology_b,127,0,2020-09-30 16:58:00+00:00,[],None
449,https://github.com/rebbyling/50.002-1D-MHP-.git,2020-09-30 08:40:11+00:00,Group Members:,0,rebbyling/50.002-1D-MHP-,299858906,Verilog,50.002-1D-MHP-,1373,0,2020-10-10 12:59:30+00:00,[],None
450,https://github.com/afiklevi/MIPS-forwarding-unit---verilog.git,2020-10-01 15:06:37+00:00,,0,afiklevi/MIPS-forwarding-unit---verilog,300321298,Verilog,MIPS-forwarding-unit---verilog,1,0,2020-10-01 15:07:23+00:00,[],None
451,https://github.com/eiclpy/digital-clock.git,2020-09-13 10:55:26+00:00,,0,eiclpy/digital-clock,295131852,Verilog,digital-clock,185,0,2024-01-17 06:20:01+00:00,[],None
452,https://github.com/electricdream11/FPGA_RAM.git,2020-09-17 10:15:37+00:00,,0,electricdream11/FPGA_RAM,296291241,Verilog,FPGA_RAM,2,0,2020-12-26 09:29:43+00:00,[],https://api.github.com/licenses/mit
453,https://github.com/Z1K0-inno/B20-01-CAl-labs.git,2020-09-18 11:01:45+00:00,CA labs,0,Z1K0-inno/B20-01-CAl-labs,296595952,Verilog,B20-01-CAl-labs,33558,0,2020-11-26 14:18:03+00:00,[],None
454,https://github.com/mariajesus1399/Microelectronica.git,2020-09-18 00:25:40+00:00,Repositorio del curso Microelectrónica de la estudiante María Jesús Aguilar Esquivel. ,0,mariajesus1399/Microelectronica,296472238,Verilog,Microelectronica,8861,0,2020-12-09 02:03:49+00:00,[],None
455,https://github.com/zhandand/pipeline_CPU.git,2020-09-18 06:07:44+00:00,,0,zhandand/pipeline_CPU,296529379,Verilog,pipeline_CPU,59,0,2020-09-23 12:51:07+00:00,[],None
456,https://github.com/unal-edigital1-lab/lab00-josmorenosa.git,2020-09-09 15:01:41+00:00,lab00-josmorenosa created by GitHub Classroom,0,unal-edigital1-lab/lab00-josmorenosa,294146389,Verilog,lab00-josmorenosa,320,0,2020-09-30 13:54:39+00:00,[],https://api.github.com/licenses/gpl-3.0
457,https://github.com/dmcmanus173/calculator.git,2020-09-22 09:47:46+00:00,Design of calculator in Verilog from a college project.,0,dmcmanus173/calculator,297605108,Verilog,calculator,1037,0,2020-09-22 10:05:14+00:00,[],None
458,https://github.com/mwyzhao/Aqueduct.git,2020-09-17 22:17:03+00:00,A Low Level Protocol for Intra-Rack Communication,0,mwyzhao/Aqueduct,296453926,Verilog,Aqueduct,238,0,2020-09-17 22:19:23+00:00,[],https://api.github.com/licenses/mit
459,https://github.com/tropssap/labWeek4.git,2020-09-24 11:23:06+00:00,,0,tropssap/labWeek4,298256770,Verilog,labWeek4,4556,0,2020-09-24 12:47:34+00:00,[],None
460,https://github.com/elektro155/Projekt-SDUP-MinMax.git,2020-09-03 08:53:17+00:00,"Projekt zaliczeniowy na przedmiot SDUP o temacie: ""Przygotuj procesor sprzętowy który realizuje wyszukiwanie wartości minimum i maksimum dla wielomianu o zadanych współczynnikach w zadanym zakresie argumantów funkcji. Stopień wielomianu należy wybrać samodzielnie""",0,elektro155/Projekt-SDUP-MinMax,292516964,Verilog,Projekt-SDUP-MinMax,857,0,2020-09-03 09:03:54+00:00,[],None
461,https://github.com/fue19389/LAB06D1.git,2020-09-06 05:06:27+00:00,,0,fue19389/LAB06D1,293207480,Verilog,LAB06D1,3,0,2020-09-06 05:06:37+00:00,[],None
462,https://github.com/quatrolavita/drift_score_device.git,2020-10-07 16:00:53+00:00,,0,quatrolavita/drift_score_device,302088229,Verilog,drift_score_device,5,0,2020-10-07 16:01:49+00:00,[],None
463,https://github.com/bryan-kenneth/audio-synthesizer.git,2020-09-26 02:55:14+00:00,Simple audio synthesizer for AC97. Behavioral verilog.,0,bryan-kenneth/audio-synthesizer,298725198,Verilog,audio-synthesizer,10,0,2020-09-26 02:59:52+00:00,[],None
464,https://github.com/nettok/tangprimer7segment.git,2020-10-04 05:48:59+00:00,4-digit 7-segment display driver for Tang Primer FPGA board,0,nettok/tangprimer7segment,301049594,Verilog,tangprimer7segment,3,0,2020-10-07 07:17:18+00:00,[],None
465,https://github.com/Lingyiw/E402-Project2.git,2020-10-04 09:31:45+00:00,,0,Lingyiw/E402-Project2,301089583,Verilog,E402-Project2,15,0,2020-10-04 09:39:08+00:00,[],None
466,https://github.com/jyan0302/Poker_in_Verilog.git,2020-10-03 22:45:32+00:00,,0,jyan0302/Poker_in_Verilog,300995778,Verilog,Poker_in_Verilog,31654,0,2020-10-03 23:07:57+00:00,[],None
467,https://github.com/hugoecarl/FPGA-Projects.git,2020-09-30 19:59:49+00:00,Repository of labs and projects for the class Embarcados Avançados at Insper.,0,hugoecarl/FPGA-Projects,300046451,Verilog,FPGA-Projects,67825,0,2021-04-16 17:43:41+00:00,[],None
468,https://github.com/vyuansmu/DLC.git,2020-09-27 23:59:08+00:00,Digital Logic Circuits EE 2381,0,vyuansmu/DLC,299141950,Verilog,DLC,4821,0,2020-09-28 00:00:13+00:00,[],None
469,https://github.com/markusdd/verilator_coco_debug.git,2020-10-05 14:36:24+00:00,,0,markusdd/verilator_coco_debug,301438913,Verilog,verilator_coco_debug,9,0,2021-02-07 14:42:06+00:00,[],None
470,https://github.com/FIUSCIS-CDA/MUX4_32.git,2020-09-21 08:53:59+00:00,"4-input, 32-bit multiplexor",1,FIUSCIS-CDA/MUX4_32,297282866,Verilog,MUX4_32,67,0,2022-05-12 12:34:51+00:00,[],https://api.github.com/licenses/mit
471,https://github.com/chgarrettv/verilog-24-hour-clock.git,2020-09-10 14:15:08+00:00,This is a simple 24-hour clock to be deployed onto an FPGA. It supports output to a quad-7-segment display. The settings in HHMM24HourClock.v currently require a 1 MHz clock to operate - but it can easily be reconfigured in the same file by changing the CyclesPerSec variable.,0,chgarrettv/verilog-24-hour-clock,294430062,Verilog,verilog-24-hour-clock,2,0,2020-09-10 14:19:53+00:00,[],None
472,https://github.com/bm-jeong/jbm.git,2020-09-14 15:03:54+00:00,,0,bm-jeong/jbm,295451816,Verilog,jbm,78,0,2020-09-14 16:08:08+00:00,[],None
473,https://github.com/yuchun0524/traffic_light.git,2020-09-03 03:04:01+00:00,,0,yuchun0524/traffic_light,292451919,Verilog,traffic_light,105,0,2020-09-03 03:16:20+00:00,[],None
474,https://github.com/warleon/Arch-lab1.git,2020-09-21 18:45:02+00:00,,0,warleon/Arch-lab1,297430737,Verilog,Arch-lab1,304,0,2020-09-26 04:02:55+00:00,[],None
475,https://github.com/SASWAT6768/ARM.git,2020-10-01 09:54:11+00:00,,0,SASWAT6768/ARM,300229473,Verilog,ARM,2485,0,2020-11-27 09:48:31+00:00,[],None
476,https://github.com/Jash-Khatri/Digitial_Adders.git,2020-10-02 19:09:24+00:00,This Repo contains code to Generate CLA & CRA in verilog from HLL,0,Jash-Khatri/Digitial_Adders,300712724,Verilog,Digitial_Adders,13015,0,2021-08-19 19:15:02+00:00,[],https://api.github.com/licenses/mit
477,https://github.com/komaljindal/Verilog-implementation-of-AES.git,2020-10-03 13:57:23+00:00,,0,komaljindal/Verilog-implementation-of-AES,300892643,Verilog,Verilog-implementation-of-AES,8,0,2020-10-03 14:03:40+00:00,[],None
478,https://github.com/arachnojove/toyMax.git,2020-10-03 19:38:05+00:00,,0,arachnojove/toyMax,300963771,Verilog,toyMax,44,0,2020-10-20 05:31:31+00:00,[],https://api.github.com/licenses/mit
479,https://github.com/manesl/pong-game.git,2020-09-22 21:55:59+00:00,,0,manesl/pong-game,297781594,Verilog,pong-game,9,0,2020-09-22 22:07:15+00:00,[],None
480,https://github.com/esa-tu-darmstadt/RT-LIFE.git,2020-09-23 10:23:43+00:00,RT-LIFE: An Interface to easily attach Integrity Monitors to IoT-class processors,2,esa-tu-darmstadt/RT-LIFE,297933126,Verilog,RT-LIFE,689,0,2024-02-18 18:39:04+00:00,[],
481,https://github.com/samuelabc/BUAA_ComputerOrganizationLab.git,2020-09-19 12:05:18+00:00,"Using logisim, verilog, and mars",0,samuelabc/BUAA_ComputerOrganizationLab,296859937,Verilog,BUAA_ComputerOrganizationLab,475,0,2021-07-10 19:22:50+00:00,[],None
482,https://github.com/lakshay1704/Communication-Protocols.git,2020-09-11 11:17:15+00:00,Verilog implementation of different communication protocols,0,lakshay1704/Communication-Protocols,294674996,Verilog,Communication-Protocols,72,0,2020-09-11 11:29:21+00:00,[],None
483,https://github.com/Pulkit-Verma/UART.git,2020-09-11 16:09:15+00:00,,0,Pulkit-Verma/UART,294741623,Verilog,UART,15,0,2020-09-11 16:11:21+00:00,[],None
484,https://github.com/michaelmoy/Au_Io_7seg_sha256_xil.git,2020-09-24 01:39:21+00:00,Alchitry Labs Au FPGA with an Io Board computing the SHA-256 of a 512bit block.,0,michaelmoy/Au_Io_7seg_sha256_xil,298139434,Verilog,Au_Io_7seg_sha256_xil,39,0,2020-09-24 02:02:03+00:00,[],None
485,https://github.com/colaalex/HLIMDS2020.git,2020-09-22 11:15:42+00:00,Lab works,0,colaalex/HLIMDS2020,297624624,Verilog,HLIMDS2020,100983,0,2021-01-11 09:41:30+00:00,[],None
486,https://github.com/ReubenMathew/EECS3201.git,2020-09-11 00:52:38+00:00,Coursework for EECS3201 - Digital Logic Design,0,ReubenMathew/EECS3201,294556909,Verilog,EECS3201,15279,0,2020-12-09 01:07:01+00:00,[],None
487,https://github.com/PetrDYu/projecthex.git,2020-09-11 23:13:52+00:00,Simple 7-segment and buttons project,0,PetrDYu/projecthex,294830010,Verilog,projecthex,7373,0,2020-09-11 23:14:04+00:00,[],None
488,https://github.com/theRealNoah/safety-system.git,2020-09-11 14:49:03+00:00,Verilog Safety Monitoring System,0,theRealNoah/safety-system,294722449,Verilog,safety-system,1277,0,2020-09-11 15:24:24+00:00,[],None
489,https://github.com/aap/es24.git,2020-09-12 06:21:50+00:00,verilog for nixdorf ES24,0,aap/es24,294884068,Verilog,es24,570,0,2021-02-20 22:45:38+00:00,[],https://api.github.com/licenses/mit
490,https://github.com/Aisinus/CompArch.git,2020-09-17 11:43:34+00:00,,0,Aisinus/CompArch,296309518,Verilog,CompArch,18461,0,2020-11-26 13:53:40+00:00,[],None
491,https://github.com/arindamkeswani/quartusdump.git,2020-09-18 06:48:30+00:00,Dumping ground for quartus prime files,0,arindamkeswani/quartusdump,296537482,Verilog,quartusdump,21,0,2020-09-18 06:53:01+00:00,[],None
492,https://github.com/zaznov/MKDS.git,2020-09-17 07:18:29+00:00,MKDS is a project for radiation-tolerant FPGA 5576ХС8Т (functional analogue of EPF10K50E Altera) designed to control digital signals of electronic elements during outer space tests.,0,zaznov/MKDS,296249513,Verilog,MKDS,298,0,2021-12-05 15:41:40+00:00,[],None
493,https://github.com/Dayeonshin/Digital-Logics.git,2020-09-17 12:58:43+00:00,,0,Dayeonshin/Digital-Logics,296326935,Verilog,Digital-Logics,21,0,2020-09-17 17:35:07+00:00,[],None
494,https://github.com/bm-jeong/verilog.git,2020-09-17 09:51:50+00:00,,0,bm-jeong/verilog,296285843,Verilog,verilog,18,0,2020-09-19 12:14:02+00:00,[],None
495,https://github.com/tkxkd0159/Digital-System.git,2020-09-14 03:52:41+00:00,Implement the digital system's component by Verilog,0,tkxkd0159/Digital-System,295297999,Verilog,Digital-System,217,0,2023-01-27 20:02:32+00:00,[],None
496,https://github.com/unal-edigital1-lab/lab00-jlbegambrer.git,2020-09-09 15:03:14+00:00,lab00-jlbegambrer created by GitHub Classroom,0,unal-edigital1-lab/lab00-jlbegambrer,294146827,Verilog,lab00-jlbegambrer,5792,0,2020-09-30 14:10:01+00:00,[],https://api.github.com/licenses/gpl-3.0
497,https://github.com/AliAlroainy/password-by-verilog.git,2020-09-15 14:30:46+00:00,password program  in verilog language by Ali AL-Roainy ,0,AliAlroainy/password-by-verilog,295754731,Verilog,password-by-verilog,1,0,2020-09-15 14:32:26+00:00,[],None
498,https://github.com/rksingh23/Signed_ALU_verilog.git,2020-09-10 04:21:23+00:00,Design and test an ALU performing signed and unsigned calculations,0,rksingh23/Signed_ALU_verilog,294301570,Verilog,Signed_ALU_verilog,2,0,2020-09-10 04:21:31+00:00,[],None
499,https://github.com/strong-Ting/ICDC_2013_grad.git,2020-09-27 07:01:09+00:00,,2,strong-Ting/ICDC_2013_grad,298973137,Verilog,ICDC_2013_grad,381856,0,2021-06-27 09:35:39+00:00,[],None
500,https://github.com/figcommon/simpleCPU-16-MIPS.git,2020-09-27 05:47:22+00:00,,0,figcommon/simpleCPU-16-MIPS,298962250,Verilog,simpleCPU-16-MIPS,219,0,2020-09-27 06:09:44+00:00,[],None
501,https://github.com/Asfagus/EE272-Design_HW1.git,2020-09-27 21:26:33+00:00,Design HW1 for EE272 ,0,Asfagus/EE272-Design_HW1,299122229,Verilog,EE272-Design_HW1,18699,0,2020-11-23 19:07:17+00:00,[],None
502,https://github.com/tuoithin/SPI-master-slave.git,2020-09-28 16:08:37+00:00,Verilog codes for SPI master and slave,0,tuoithin/SPI-master-slave,299362683,Verilog,SPI-master-slave,14,0,2020-10-16 18:56:11+00:00,[],None
503,https://github.com/Mohamed-Ammar/Summation_formula.git,2020-09-05 18:45:33+00:00,An implementation to the summation formula ,0,Mohamed-Ammar/Summation_formula,293135095,Verilog,Summation_formula,6,0,2020-09-05 18:59:49+00:00,[],None
504,https://github.com/aleferri/qisp.git,2020-09-03 08:58:51+00:00,Queue Instruction Set Processor,0,aleferri/qisp,292518263,Verilog,qisp,67,0,2020-09-18 08:54:30+00:00,[],https://api.github.com/licenses/gpl-3.0
505,https://github.com/xinlnix/iverilog-test-case.git,2020-10-07 15:38:07+00:00,,0,xinlnix/iverilog-test-case,302082223,Verilog,iverilog-test-case,1394,0,2020-12-01 16:09:31+00:00,[],None
506,https://github.com/nipscernufjf/RedeNeuralPontoFlutuante.git,2020-09-10 18:16:03+00:00,,0,nipscernufjf/RedeNeuralPontoFlutuante,294487880,Verilog,RedeNeuralPontoFlutuante,72980,0,2020-12-04 14:34:19+00:00,[],None
507,https://github.com/Taster98/verilog_examples.git,2020-10-06 13:35:00+00:00,The purpose of this repo is to collect all examples of verilog of the Computer Architectures course.,0,Taster98/verilog_examples,301737993,Verilog,verilog_examples,31,0,2020-10-21 14:34:23+00:00,[],https://api.github.com/licenses/gpl-3.0
508,https://github.com/bassemhossam/MIPS-CPU-Pipeline.git,2020-09-28 17:34:40+00:00,,0,bassemhossam/MIPS-CPU-Pipeline,299384558,Verilog,MIPS-CPU-Pipeline,7,0,2020-09-28 17:36:37+00:00,[],None
509,https://github.com/mitche61/Data_Logger_ECE_387.git,2020-10-01 02:49:28+00:00,"ADC, FPGA, EEPROM, Arduino data logging system",0,mitche61/Data_Logger_ECE_387,300120763,Verilog,Data_Logger_ECE_387,5,0,2020-10-01 02:52:26+00:00,[],None
510,https://github.com/jonadmark/intsight-netfpga.git,2020-09-30 19:54:24+00:00, IntSight Prototype for NetFPGA SUME,0,jonadmark/intsight-netfpga,300044973,Verilog,intsight-netfpga,11097,0,2020-10-02 14:43:30+00:00,[],
511,https://github.com/madhur19171/SimpleRISC-Pipelining.git,2020-09-25 14:37:36+00:00,Pipelined version of Multistaged Non Pipelined SimpleRISC Processor.,0,madhur19171/SimpleRISC-Pipelining,298598563,Verilog,SimpleRISC-Pipelining,61,0,2022-11-11 14:16:29+00:00,[],None
512,https://github.com/SanjayGorur/D_Latch-using-NOR-and-NAND-gates.git,2020-09-22 14:57:49+00:00,D_Latch using NOR and NAND gates,0,SanjayGorur/D_Latch-using-NOR-and-NAND-gates,297683373,,D_Latch-using-NOR-and-NAND-gates,218,0,2021-02-12 08:20:35+00:00,[],None
513,https://github.com/Suvir-Mehrotra/FPGA-Piano-Tuner.git,2020-09-15 01:25:11+00:00,Verilog code to create a Piano Tuner,0,Suvir-Mehrotra/FPGA-Piano-Tuner,295580585,Verilog,FPGA-Piano-Tuner,6,0,2020-09-15 01:26:06+00:00,[],None
514,https://github.com/daniellelshen/cmpe140DaniDonie.git,2020-09-14 19:35:50+00:00,partner work for CMPE 140 course,0,daniellelshen/cmpe140DaniDonie,295519593,Verilog,cmpe140DaniDonie,18,0,2021-01-29 00:42:07+00:00,[],None
515,https://github.com/FIUSCIS-CDA/HardwareAssembler.git,2020-09-16 00:57:58+00:00,Automate setup of hardware components and dependencies,1,FIUSCIS-CDA/HardwareAssembler,295885977,Verilog,HardwareAssembler,619,0,2020-12-06 19:52:52+00:00,[],None
516,https://github.com/ucsdarclab/DE0-Nano-FPGA.git,2020-09-16 00:16:15+00:00,,0,ucsdarclab/DE0-Nano-FPGA,295879359,Verilog,DE0-Nano-FPGA,139994,0,2020-09-16 00:20:44+00:00,[],None
517,https://github.com/madorskya/apex.git,2020-09-11 13:21:30+00:00,,0,madorskya/apex,294701177,Verilog,apex,298532,0,2022-05-07 19:06:37+00:00,[],None
518,https://github.com/robertosc/DigitalesII.git,2020-09-07 17:30:37+00:00,Códigos de verilog para curso DigitalesII en el II-2020,0,robertosc/DigitalesII,293591266,Verilog,DigitalesII,17936,0,2020-10-17 23:50:37+00:00,[],None
519,https://github.com/ZEIPBR743/cpuverilog.git,2020-09-12 02:13:03+00:00,,0,ZEIPBR743/cpuverilog,294852044,Verilog,cpuverilog,72,0,2020-09-12 02:31:44+00:00,[],
520,https://github.com/skcela/CPUProj.git,2020-09-09 16:04:19+00:00,,0,skcela/CPUProj,294162915,Verilog,CPUProj,13194,0,2023-01-28 12:54:38+00:00,[],None
521,https://github.com/unal-edigital1-lab/lab00-20gatos.git,2020-09-09 16:35:33+00:00,lab00-20gatos created by GitHub Classroom,0,unal-edigital1-lab/lab00-20gatos,294170365,Verilog,lab00-20gatos,17,0,2020-09-09 17:02:58+00:00,[],https://api.github.com/licenses/gpl-3.0
522,https://github.com/Nanarinar/fictional-sniffle.git,2020-09-24 02:03:46+00:00,"Course projects, floating point with FPGA",0,Nanarinar/fictional-sniffle,298143823,Verilog,fictional-sniffle,14,0,2020-10-29 23:25:07+00:00,[],None
523,https://github.com/felipeorrico/ECE271.git,2020-09-30 17:56:18+00:00,,0,felipeorrico/ECE271,300006751,Verilog,ECE271,8247,0,2021-03-05 23:10:46+00:00,[],None
524,https://github.com/debalgoswami/DCD_HomeAutomation.git,2020-09-30 19:45:24+00:00,Home Automation System,0,debalgoswami/DCD_HomeAutomation,300042472,Verilog,DCD_HomeAutomation,14,0,2020-10-05 18:59:41+00:00,['hackoctoberfest'],None
525,https://github.com/heckerfr0d/LD_LAB.git,2020-10-01 04:00:13+00:00,VARILAG LAGIK,0,heckerfr0d/LD_LAB,300135669,Verilog,LD_LAB,2186,0,2021-10-03 12:08:09+00:00,"['logic-design', 'modelsim', 'logic-gates', 'hdl', 'verilog', 'hacktoberfest']",None
526,https://github.com/srimanthtenneti/AHB-Designs.git,2020-10-05 07:22:26+00:00,This repository contains modules for the AHB Interface,0,srimanthtenneti/AHB-Designs,301325099,Verilog,AHB-Designs,388,0,2020-10-05 08:04:57+00:00,[],https://api.github.com/licenses/bsd-2-clause
527,https://github.com/devintivie/waveform_capture.git,2020-10-05 23:32:25+00:00,,0,devintivie/waveform_capture,301564616,Verilog,waveform_capture,1553,0,2020-10-08 18:34:35+00:00,[],None
528,https://github.com/RonnyZF/Proyectos_Verificacion.git,2020-10-06 21:47:44+00:00,,0,RonnyZF/Proyectos_Verificacion,301862506,Verilog,Proyectos_Verificacion,8880,0,2020-12-11 22:58:06+00:00,[],None
529,https://github.com/0xrutvij/16bit-ALU-iverilog.git,2020-10-06 22:17:36+00:00,A 16 Bit ALU designed using FGPA methods for UTD's CS 4341 Digital Logic & Design,0,0xrutvij/16bit-ALU-iverilog,301867671,Verilog,16bit-ALU-iverilog,9624,0,2021-11-12 01:11:14+00:00,[],None
530,https://github.com/nthuTitan/SensorHouse.git,2020-10-07 15:45:55+00:00,,0,nthuTitan/SensorHouse,302084288,Verilog,SensorHouse,9,0,2020-10-07 15:51:15+00:00,[],None
531,https://github.com/ruochen627/EE658_DFT.git,2020-10-07 21:58:15+00:00,,0,ruochen627/EE658_DFT,302169940,Verilog,EE658_DFT,189,0,2020-10-07 22:03:02+00:00,[],None
532,https://github.com/Margareth-Vela/digital1_lab06.git,2020-09-05 06:57:38+00:00,,0,Margareth-Vela/digital1_lab06,293021565,Verilog,digital1_lab06,6,0,2020-09-06 01:03:32+00:00,[],None
533,https://github.com/Mohamed-Ammar/Fibonacci.git,2020-09-06 13:52:13+00:00,An implementation to the well known Fibonacci series,0,Mohamed-Ammar/Fibonacci,293286770,Verilog,Fibonacci,4,0,2020-09-06 14:02:36+00:00,[],None
534,https://github.com/Pratik-Sanghavi/Single-Cycle-Processor-Implementation.git,2020-09-07 18:43:55+00:00,A simple single cycle implementation of a processor able to execute a subset of RISC V ISA,0,Pratik-Sanghavi/Single-Cycle-Processor-Implementation,293606379,Verilog,Single-Cycle-Processor-Implementation,107,0,2022-02-26 06:55:07+00:00,[],None
535,https://github.com/MohamedAli25/UART.git,2020-09-07 22:40:25+00:00,,0,MohamedAli25/UART,293646495,Verilog,UART,4,0,2020-09-08 00:16:43+00:00,[],None
536,https://github.com/MohammadHashemi-ai/Finite-Impose-Response-Filter-Layout-Design-with-SOC-Encounter.git,2020-09-16 16:09:58+00:00,"In this project, we design Finite Impose Response Filter layout with SOC Encounter.",1,MohammadHashemi-ai/Finite-Impose-Response-Filter-Layout-Design-with-SOC-Encounter,296084040,Verilog,Finite-Impose-Response-Filter-Layout-Design-with-SOC-Encounter,367,0,2020-09-20 11:12:09+00:00,[],None
537,https://github.com/kumarkhandagle/UdemyVerilog.git,2020-09-16 16:43:28+00:00,,0,kumarkhandagle/UdemyVerilog,296091964,Verilog,UdemyVerilog,5,0,2020-12-16 09:32:32+00:00,[],None
538,https://github.com/unal-edigital2/Lab01-alu.git,2020-09-10 12:03:07+00:00,,0,unal-edigital2/Lab01-alu,294397328,Verilog,Lab01-alu,45,0,2021-10-14 13:23:19+00:00,[],None
539,https://github.com/unal-edigital2-labs/lab01-alu-grupo00.git,2020-09-10 12:20:13+00:00,lab01-alu-grupo00 created by GitHub Classroom,0,unal-edigital2-labs/lab01-alu-grupo00,294401224,Verilog,lab01-alu-grupo00,37,0,2020-09-10 12:20:18+00:00,[],None
540,https://github.com/isaacfallas/pid-controller.git,2020-09-10 21:08:44+00:00,Verificación funcional de un controlador PID,0,isaacfallas/pid-controller,294522921,Verilog,pid-controller,4156,0,2020-09-17 01:58:57+00:00,[],None
541,https://github.com/teexone/ca_20.git,2020-09-17 12:42:33+00:00,,0,teexone/ca_20,296323039,Verilog,ca_20,209,0,2020-11-26 14:13:38+00:00,[],None
542,https://github.com/WefPok/CompArch-Noskov-Nikita.git,2020-09-17 13:01:39+00:00,,0,WefPok/CompArch-Noskov-Nikita,296327646,Verilog,CompArch-Noskov-Nikita,196,0,2020-11-26 13:51:53+00:00,[],None
543,https://github.com/Hackinside/3DORGB.git,2020-09-21 15:10:19+00:00,,0,Hackinside/3DORGB,297377041,Verilog,3DORGB,663,0,2020-09-21 15:10:36+00:00,[],None
544,https://github.com/Gotg3/ISA_Lab1.git,2020-10-06 15:19:20+00:00,Repository di ISA Lab1,0,Gotg3/ISA_Lab1,301769395,Verilog,ISA_Lab1,2208,0,2020-11-17 09:25:54+00:00,[],None
545,https://github.com/jhih-ching-yeh/Digital-Circuit-Design.git,2020-10-06 05:32:32+00:00,107 Digital Circuit Design,0,jhih-ching-yeh/Digital-Circuit-Design,301623807,Verilog,Digital-Circuit-Design,4930,0,2020-10-06 05:43:10+00:00,[],None
546,https://github.com/unal-edigital1-lab/lab00-NisefolesVargas.git,2020-09-09 15:14:52+00:00,lab00-NisefolesVargas created by GitHub Classroom,0,unal-edigital1-lab/lab00-NisefolesVargas,294149953,Verilog,lab00-NisefolesVargas,176,0,2020-12-17 22:27:38+00:00,[],https://api.github.com/licenses/gpl-3.0
547,https://github.com/arockyu/COMET_II.git,2020-09-06 16:24:46+00:00,COMET II described Verilog HDL for TinyFPGA BX,0,arockyu/COMET_II,293316056,Verilog,COMET_II,477,0,2020-11-07 23:58:07+00:00,[],https://api.github.com/licenses/mit
548,https://github.com/guanrenchen/1051-Digital-System-Experiment.git,2020-09-06 09:54:50+00:00,,0,guanrenchen/1051-Digital-System-Experiment,293247678,Verilog,1051-Digital-System-Experiment,8028,0,2020-09-06 09:55:13+00:00,[],None
549,https://github.com/unal-edigital2-labs/lab01-alu-grupo03.git,2020-09-10 12:25:18+00:00,lab01-alu-grupo03 created by GitHub Classroom,0,unal-edigital2-labs/lab01-alu-grupo03,294402373,Verilog,lab01-alu-grupo03,73,0,2020-11-04 20:15:18+00:00,[],None
550,https://github.com/foxxy777/SIPO_PISO.git,2020-09-13 07:19:47+00:00,,0,foxxy777/SIPO_PISO,295099374,Verilog,SIPO_PISO,53,0,2020-09-13 08:26:41+00:00,[],None
551,https://github.com/rasanpreetsingh3/Wallace-Tree-Multiplier.git,2020-09-12 09:28:50+00:00,,0,rasanpreetsingh3/Wallace-Tree-Multiplier,294912039,Verilog,Wallace-Tree-Multiplier,7,0,2020-09-12 09:30:36+00:00,[],None
552,https://github.com/xutianyish/ECE241-project-game-of-squares.git,2020-09-07 00:52:13+00:00,,0,xutianyish/ECE241-project-game-of-squares,293388116,Verilog,ECE241-project-game-of-squares,6105,0,2020-09-15 18:03:53+00:00,[],None
553,https://github.com/vvaleria18/lab1-extension.git,2020-10-01 00:35:05+00:00,,0,vvaleria18/lab1-extension,300097992,Verilog,lab1-extension,5,0,2020-10-01 00:52:21+00:00,[],None
554,https://github.com/microuzi9797/DSDL2019.git,2020-09-30 18:11:27+00:00,NTU CSIE 107-2 Digital Systems Design and Laboratory,0,microuzi9797/DSDL2019,300010999,Verilog,DSDL2019,4816,0,2021-11-23 23:43:17+00:00,[],None
555,https://github.com/noobie-byte/Computer-Architecture.git,2020-10-01 05:48:25+00:00,Supplement verilog files ,0,noobie-byte/Computer-Architecture,300161078,Verilog,Computer-Architecture,2496,0,2020-10-07 17:49:15+00:00,[],None
556,https://github.com/shapocunxiaolaodi/test.git,2020-09-26 06:54:56+00:00,test the git hub,0,shapocunxiaolaodi/test,298756192,Verilog,test,2,0,2020-09-26 12:05:26+00:00,[],None
557,https://github.com/selvagit/mtech_dessertation.git,2020-09-27 17:33:53+00:00,Repo for the dessertation activity,2,selvagit/mtech_dessertation,299084347,Verilog,mtech_dessertation,318264,0,2020-12-01 19:10:33+00:00,[],None
558,https://github.com/zwm/intf.git,2020-09-20 12:36:31+00:00,,0,zwm/intf,297072674,Verilog,intf,14,0,2020-09-22 11:30:43+00:00,[],None
559,https://github.com/Dan4iGG/CA-Lab.git,2020-09-17 13:58:01+00:00,,0,Dan4iGG/CA-Lab,296342907,Verilog,CA-Lab,28590,0,2020-11-26 14:20:19+00:00,[],None
560,https://github.com/master2511/MIPS32.git,2020-09-30 14:41:17+00:00,A subset of the MIPS32 processor.,0,master2511/MIPS32,299950276,Verilog,MIPS32,5,0,2020-09-30 15:04:44+00:00,[],None
561,https://github.com/royanandj/Verilog-Vending-Machine.git,2020-10-02 12:13:05+00:00,Implementation of Vending Machine using verilog.,0,royanandj/Verilog-Vending-Machine,300603815,Verilog,Verilog-Vending-Machine,5,0,2020-10-06 08:29:28+00:00,[],None
562,https://github.com/Stepheny755/ECE241.git,2020-10-01 20:07:53+00:00,,0,Stepheny755/ECE241,300410909,Verilog,ECE241,11610,0,2020-12-17 19:07:36+00:00,[],None
563,https://github.com/hzero404/test.git,2020-09-04 09:12:49+00:00,,0,hzero404/test,292803518,Verilog,test,440,0,2020-09-10 09:07:10+00:00,[],None
564,https://github.com/ye-yanning/pipCPU.git,2020-09-05 02:58:45+00:00,a Pipelined CPU based on a course,0,ye-yanning/pipCPU,292990667,Verilog,pipCPU,2348,0,2020-09-05 03:05:47+00:00,[],None
565,https://github.com/Nitesh1421/project.git,2020-09-02 15:55:19+00:00,,0,Nitesh1421/project,292328094,Verilog,project,1,0,2020-09-02 15:56:37+00:00,[],None
566,https://github.com/garvitgupta08/5-stage-pipelined-RISCV-processor.git,2020-09-23 14:02:05+00:00,,0,garvitgupta08/5-stage-pipelined-RISCV-processor,297988727,Verilog,5-stage-pipelined-RISCV-processor,634,0,2021-01-23 11:50:57+00:00,[],None
567,https://github.com/sayooj506/Pipline-Implimentation-Of-MIPS-32-bit-Processor.git,2020-09-22 13:32:45+00:00,Power efficient MIPS 32 bit Processor,0,sayooj506/Pipline-Implimentation-Of-MIPS-32-bit-Processor,297658878,Verilog,Pipline-Implimentation-Of-MIPS-32-bit-Processor,289,0,2020-09-22 13:47:48+00:00,[],None
568,https://github.com/regerj/ECE-272-Lab-4.git,2020-09-24 23:20:40+00:00,Digital Logic Design Lab 4,0,regerj/ECE-272-Lab-4,298417245,Verilog,ECE-272-Lab-4,5505,0,2020-09-25 00:30:03+00:00,[],None
569,https://github.com/tnibert/LearnVerilog.git,2020-09-24 07:44:48+00:00,,0,tnibert/LearnVerilog,298205642,Verilog,LearnVerilog,1,0,2020-09-24 10:53:21+00:00,[],None
570,https://github.com/vmazashvili/shift-register.git,2020-10-05 12:37:20+00:00,Shift register with a depth of 3 programmed in Verilog on Altera V GX Starter Kit.  ,0,vmazashvili/shift-register,301403845,Verilog,shift-register,1,0,2020-10-05 12:47:34+00:00,[],None
571,https://github.com/1997wooji/fpgaproject.git,2020-09-21 10:21:44+00:00,디지털공학 실험에서 설계한 fpga를 이용한 게임,0,1997wooji/fpgaproject,297303802,Verilog,fpgaproject,338,0,2020-09-21 10:23:23+00:00,[],None
572,https://github.com/JackManTvO/pipelinecpu.git,2020-09-19 09:31:20+00:00,,1,JackManTvO/pipelinecpu,296833123,Verilog,pipelinecpu,33,0,2020-09-22 17:27:46+00:00,[],None
573,https://github.com/MohammadHashemi-ai/Arithmetic-Circuit-Partial-Scan-Test.git,2020-09-16 08:07:54+00:00,This document contains designing of a four function module that calculates SIN and COS and SINH and COSH by using Taylor series. Then we are going to test it with scan method and apply it by Verilog simulation and achieve our goal coverage.,0,MohammadHashemi-ai/Arithmetic-Circuit-Partial-Scan-Test,295966251,Verilog,Arithmetic-Circuit-Partial-Scan-Test,12100,0,2020-09-20 10:22:27+00:00,[],None
574,https://github.com/MohammadHashemi-ai/Fault-Possibility-Test-Generation-with-SCOPE.git,2020-09-16 08:11:21+00:00,In this document we are going to design a circuit that return max absolute of three different 4-bits inputs as output. Then we are going to discuss about a new pre-calculation method based on Statistics and Probability that help us reduce or testing vectors.,0,MohammadHashemi-ai/Fault-Possibility-Test-Generation-with-SCOPE,295967119,Verilog,Fault-Possibility-Test-Generation-with-SCOPE,627,0,2020-09-16 11:20:57+00:00,[],None
575,https://github.com/tsm3/elec326code.git,2020-09-17 19:13:59+00:00,,0,tsm3/elec326code,296420050,Verilog,elec326code,993,0,2020-12-05 01:48:41+00:00,[],None
576,https://github.com/Aashish3970/code_detector.git,2020-09-11 01:31:47+00:00,,0,Aashish3970/code_detector,294563278,Verilog,code_detector,3440,0,2021-02-23 18:38:29+00:00,[],None
577,https://github.com/baehunsang/COSE222.git,2020-09-12 17:02:41+00:00,,0,baehunsang/COSE222,294988493,Verilog,COSE222,134,0,2024-01-22 10:58:48+00:00,[],None
578,https://github.com/FSXAC/ELEC402TA.git,2020-09-04 23:51:48+00:00,,0,FSXAC/ELEC402TA,292968190,Verilog,ELEC402TA,353,0,2022-06-21 17:53:03+00:00,[],None
579,https://github.com/svitvitskiy/display_hp859x.git,2020-09-10 05:30:07+00:00,,0,svitvitskiy/display_hp859x,294312407,Verilog,display_hp859x,54,0,2020-11-05 19:11:16+00:00,[],None
580,https://github.com/sthao0/CPE64.git,2020-09-02 23:44:08+00:00,,0,sthao0/CPE64,292418633,Verilog,CPE64,164451,0,2020-09-03 05:27:53+00:00,[],None
581,https://github.com/remberto-uaz/Rob5MicrosAgo2020.git,2020-09-09 12:08:51+00:00,Clase de Microcontroladores Ing. en Robótica y Mecatrónica ,1,remberto-uaz/Rob5MicrosAgo2020,294101733,Verilog,Rob5MicrosAgo2020,46205,0,2021-09-01 17:13:15+00:00,[],https://api.github.com/licenses/gpl-3.0
582,https://github.com/Xiaomeng-Yang/fake_mario.git,2020-09-11 05:55:44+00:00,This is our final project of ECE385,0,Xiaomeng-Yang/fake_mario,294607043,Verilog,fake_mario,84133,0,2020-09-16 09:44:18+00:00,[],None
583,https://github.com/666WXY666/ComOrgPri-MiniSYS.git,2020-09-13 08:52:55+00:00,计算机组成原理MiniSYS-FPGA编程实验源码及报告,0,666WXY666/ComOrgPri-MiniSYS,295113127,Verilog,ComOrgPri-MiniSYS,6018,0,2020-09-13 09:00:49+00:00,[],None
584,https://github.com/GeraCollante/Pipeline_MIPS32bits.git,2020-09-18 23:00:58+00:00,TP final ArqComp - Icomp - FCEFYN ,0,GeraCollante/Pipeline_MIPS32bits,296746018,Verilog,Pipeline_MIPS32bits,9073,0,2020-10-29 01:15:48+00:00,[],https://api.github.com/licenses/gpl-3.0
585,https://github.com/Arkaeriit/brainfuck_processor.git,2020-09-19 12:37:43+00:00,A processor runing nativey  Brainfuck code.,0,Arkaeriit/brainfuck_processor,296865827,Verilog,brainfuck_processor,26,0,2020-10-01 10:27:05+00:00,[],https://api.github.com/licenses/mit
586,https://github.com/philipp3388/ComputerArchitecture.git,2020-09-24 16:00:34+00:00,,0,philipp3388/ComputerArchitecture,298327892,Verilog,ComputerArchitecture,26669,0,2020-11-26 14:24:07+00:00,[],None
587,https://github.com/hanyax/FPGA_Video_FrameBuffer_Logic.git,2020-09-24 19:54:48+00:00,Logic Implementation of a Framebuffer that store Frames for FPGA Video replay system.,0,hanyax/FPGA_Video_FrameBuffer_Logic,298381321,Verilog,FPGA_Video_FrameBuffer_Logic,10,0,2020-10-22 06:36:37+00:00,[],None
588,https://github.com/whilo192/tang_nano_serial_morse.git,2020-09-25 06:59:17+00:00,UART to Morse Code converter,0,whilo192/tang_nano_serial_morse,298493617,Verilog,tang_nano_serial_morse,32,0,2020-10-05 21:07:25+00:00,[],https://api.github.com/licenses/gpl-2.0
589,https://github.com/MingzheSun/ECE241_Final_Project.git,2020-09-28 04:40:58+00:00,,0,MingzheSun/ECE241_Final_Project,299189510,Verilog,ECE241_Final_Project,18125,0,2020-09-28 05:05:32+00:00,[],https://api.github.com/licenses/mit
590,https://github.com/Ab1z3r/Accumulator_Processor.git,2020-09-28 22:29:34+00:00,Accumulator style Processor made from scratch using xilinx,0,Ab1z3r/Accumulator_Processor,299446326,Verilog,Accumulator_Processor,3414,0,2020-09-28 22:58:27+00:00,[],None
591,https://github.com/Calerbucci/LogicDesign-Lab01-ALU-.git,2020-09-27 11:19:12+00:00,,0,Calerbucci/LogicDesign-Lab01-ALU-,299015499,Verilog,LogicDesign-Lab01-ALU-,1562,0,2020-09-29 10:14:44+00:00,[],None
592,https://github.com/yavuz650/Internship_Designs.git,2020-09-27 15:35:17+00:00,"Floating-point adder, Fixed-point accumulator.",0,yavuz650/Internship_Designs,299062496,Verilog,Internship_Designs,223,0,2020-10-18 21:15:13+00:00,[],https://api.github.com/licenses/mit
593,https://github.com/yasminaraujo/VerilogRISCV.git,2020-09-27 17:10:13+00:00,,0,yasminaraujo/VerilogRISCV,299080150,Verilog,VerilogRISCV,30,0,2020-10-19 13:53:22+00:00,[],None
594,https://github.com/shobro/Verilog.git,2020-10-02 18:58:02+00:00,,1,shobro/Verilog,300710078,Verilog,Verilog,1,0,2020-10-02 19:09:23+00:00,[],None
595,https://github.com/EshelG/CatImageDetector.git,2020-09-29 18:45:48+00:00,One neuron system for cat image detection,0,EshelG/CatImageDetector,299708306,Verilog,CatImageDetector,12,0,2020-09-29 19:34:59+00:00,[],None
596,https://github.com/tickelton/XC9572XL_development_board.git,2020-09-29 23:31:40+00:00,A development board for the Xilinx XC9572XL CPLD,0,tickelton/XC9572XL_development_board,299761686,Verilog,XC9572XL_development_board,1204,0,2021-02-28 15:02:48+00:00,[],
597,https://github.com/john-1109/BH1750.git,2020-09-30 15:05:50+00:00,Ambient Light Sensor IC for I2C bus interface,0,john-1109/BH1750,299958035,Verilog,BH1750,5,0,2020-09-30 15:21:29+00:00,"['bh1750', 'light', 'sensor', 'verilog', 'i2c', 'i2c-sensors']",https://api.github.com/licenses/mit
598,https://github.com/alexisrael17/EE-4301---Digital-Design-With-Programmable-Logic.git,2020-09-29 21:29:00+00:00,,0,alexisrael17/EE-4301---Digital-Design-With-Programmable-Logic,299742235,Verilog,EE-4301---Digital-Design-With-Programmable-Logic,288,0,2020-09-29 21:36:02+00:00,[],None
599,https://github.com/nitheeshkumar17/AES_on_OpenROAD.git,2020-09-07 05:18:33+00:00,,0,nitheeshkumar17/AES_on_OpenROAD,293429272,Verilog,AES_on_OpenROAD,3023,0,2020-09-07 05:27:12+00:00,[],https://api.github.com/licenses/bsd-2-clause
600,https://github.com/daniilvaino/CA_labs.git,2020-09-17 12:34:04+00:00,,0,daniilvaino/CA_labs,296320968,Verilog,CA_labs,4731,0,2020-11-19 22:27:11+00:00,[],None
601,https://github.com/ErvinXie/PipelineCPU.git,2020-09-17 07:21:42+00:00,,0,ErvinXie/PipelineCPU,296250198,Verilog,PipelineCPU,5810,0,2021-05-09 09:14:58+00:00,[],None
602,https://github.com/zjulijinxin/BLDC_FPGA.git,2020-09-17 14:39:57+00:00,,0,zjulijinxin/BLDC_FPGA,296354220,Verilog,BLDC_FPGA,2,0,2020-09-23 16:14:17+00:00,[],https://api.github.com/licenses/mit
603,https://github.com/4spol/verdi_study.git,2020-09-18 05:41:26+00:00,fsdb  fast signal database,0,4spol/verdi_study,296524801,Verilog,verdi_study,5,0,2020-09-18 06:00:48+00:00,[],None
604,https://github.com/aanchalchobisa/Checkers-Game.git,2020-09-06 21:21:35+00:00,SOC Plug and Play Gaming Interface,0,aanchalchobisa/Checkers-Game,293363580,Verilog,Checkers-Game,204,0,2020-09-06 21:58:56+00:00,[],None
605,https://github.com/utkarshknp/Branch-Predictor_verilog.git,2020-09-05 13:56:53+00:00,Branch Predictor for Pipelined Processor,1,utkarshknp/Branch-Predictor_verilog,293086183,Verilog,Branch-Predictor_verilog,5,0,2020-09-05 13:57:04+00:00,[],None
606,https://github.com/RicciZ/ECE385.git,2020-09-22 11:40:52+00:00,,0,RicciZ/ECE385,297630260,Verilog,ECE385,169761,0,2021-01-03 12:34:20+00:00,[],None
607,https://github.com/WeiYuFei0217/Verilog.git,2020-09-09 14:58:32+00:00,Verilog  FPGA硬件设计入门,0,WeiYuFei0217/Verilog,294145545,,Verilog,5343,0,2021-05-08 01:28:40+00:00,[],None
608,https://github.com/unal-edigital1-lab/lab00-Armand7486.git,2020-09-09 14:49:40+00:00,lab00-Armand7486 created by GitHub Classroom,1,unal-edigital1-lab/lab00-Armand7486,294143093,Verilog,lab00-Armand7486,16,0,2020-09-09 15:38:28+00:00,[],https://api.github.com/licenses/gpl-3.0
609,https://github.com/unal-edigital1/lab00.git,2020-09-09 14:48:07+00:00,lab00-Fabeltranm created by GitHub Classroom,0,unal-edigital1/lab00,294142676,Verilog,lab00,85,0,2021-10-20 14:53:26+00:00,[],https://api.github.com/licenses/gpl-3.0
610,https://github.com/CoraZhang/PianoGameProject.git,2020-09-09 20:52:51+00:00,We wanted to create a game that involved a piano since both of us love to play the piano.,0,CoraZhang/PianoGameProject,294227011,Verilog,PianoGameProject,2589,0,2020-09-14 15:36:16+00:00,"['piano-tiles', 'verilog']",None
611,https://github.com/letitbe0201/EE272-SoC-Design.git,2020-09-09 08:09:53+00:00,,0,letitbe0201/EE272-SoC-Design,294046042,Verilog,EE272-SoC-Design,92,0,2021-05-11 05:03:41+00:00,[],None
612,https://github.com/unal-edigital1-lab/lab00-msalgadoh.git,2020-09-09 16:21:13+00:00,lab00-msalgadoh created by GitHub Classroom,0,unal-edigital1-lab/lab00-msalgadoh,294167034,Verilog,lab00-msalgadoh,3828,0,2020-11-04 05:25:29+00:00,[],https://api.github.com/licenses/gpl-3.0
613,https://github.com/shuangpan5217/CS147.git,2020-09-09 20:58:03+00:00,computer architecture,0,shuangpan5217/CS147,294228009,Verilog,CS147,9858,0,2020-09-09 21:09:38+00:00,[],None
614,https://github.com/FIUSCIS-CDA/INC4.git,2020-09-21 08:53:32+00:00,Adds 1 to a 4-bit value,1,FIUSCIS-CDA/INC4,297282750,Verilog,INC4,52,0,2023-08-15 15:23:25+00:00,[],https://api.github.com/licenses/mit
615,https://github.com/devinjunanto/Microprocessor.git,2020-09-14 22:19:44+00:00,,0,devinjunanto/Microprocessor,295551668,Verilog,Microprocessor,298,0,2020-09-14 22:30:26+00:00,[],None
616,https://github.com/MichaelPiran/ISAgroup01_LAB1.git,2020-10-06 09:29:20+00:00,,0,MichaelPiran/ISAgroup01_LAB1,301676563,Verilog,ISAgroup01_LAB1,4341,0,2020-11-18 16:10:30+00:00,[],None
617,https://github.com/Marchgen12/Lab-2.git,2020-10-06 06:17:39+00:00,CompArch,0,Marchgen12/Lab-2,301632129,Verilog,Lab-2,2,0,2020-10-18 11:41:14+00:00,[],None
618,https://github.com/erick576/EECS3201-Lab.git,2020-09-10 21:30:41+00:00,,0,erick576/EECS3201-Lab,294526768,Verilog,EECS3201-Lab,9,0,2020-12-08 18:18:34+00:00,[],None
619,https://github.com/Anthony-Woods/VLSI.git,2020-09-15 14:34:48+00:00,All VLSI projects,0,Anthony-Woods/VLSI,295755845,Verilog,VLSI,4,0,2020-09-15 14:36:56+00:00,[],None
620,https://github.com/krishnajakodali/Verilog.git,2020-09-16 12:23:55+00:00,,0,krishnajakodali/Verilog,296024768,Verilog,Verilog,1208,0,2020-09-16 13:41:25+00:00,[],None
621,https://github.com/Al0ha0e/mips_homework.git,2020-09-16 06:45:41+00:00,a naiive CPU,0,Al0ha0e/mips_homework,295946995,Verilog,mips_homework,62,0,2020-09-16 06:46:18+00:00,[],None
622,https://github.com/rakesh631996/Coding.git,2020-10-07 17:20:14+00:00,,0,rakesh631996/Coding,302108995,Verilog,Coding,2,0,2020-10-07 17:51:45+00:00,[],None
623,https://github.com/princess-garchomp/verilog_basics.git,2020-09-02 14:51:46+00:00,verilog programs for basic hardware,0,princess-garchomp/verilog_basics,292312383,Verilog,verilog_basics,18,0,2021-04-09 15:38:00+00:00,[],None
624,https://github.com/marcoch7/Microelectronica.git,2020-09-16 01:37:11+00:00,Proyectos/tareas,0,marcoch7/Microelectronica,295892663,Verilog,Microelectronica,12556,0,2020-12-08 02:55:40+00:00,[],None
625,https://github.com/llfl/vcs_lab_learning.git,2020-09-29 09:14:44+00:00,,0,llfl/vcs_lab_learning,299564484,Verilog,vcs_lab_learning,480,0,2020-12-21 13:05:12+00:00,[],None
626,https://github.com/Andrew-Hany/computer_architecture_lab.git,2020-09-18 13:52:12+00:00,,0,Andrew-Hany/computer_architecture_lab,296634863,Verilog,computer_architecture_lab,47573,0,2021-04-17 06:28:10+00:00,[],None
627,https://github.com/WilliamTaylor21/System-Synthesis-and-Modeling-project3.git,2020-09-30 03:10:55+00:00,design a binary -coded decimal counter whose initial count is 5. ,0,WilliamTaylor21/System-Synthesis-and-Modeling-project3,299796589,Verilog,System-Synthesis-and-Modeling-project3,0,0,2021-01-05 22:55:30+00:00,[],None
628,https://github.com/aidan-therien/ALU.git,2020-09-09 23:23:05+00:00,,0,aidan-therien/ALU,294251643,Verilog,ALU,52,0,2020-09-09 23:28:31+00:00,[],None
629,https://github.com/qingxiangwang/body-impedence.git,2020-09-06 08:24:08+00:00,this pj is about body impedence measurement,0,qingxiangwang/body-impedence,293233892,Verilog,body-impedence,7318,0,2020-09-15 00:57:56+00:00,[],None
630,https://github.com/XunDiYang/Pipeline_CPU.git,2020-09-16 17:55:17+00:00,Pipeline CPU,0,XunDiYang/Pipeline_CPU,296108043,Verilog,Pipeline_CPU,23020,0,2020-10-05 06:08:29+00:00,[],None
631,https://github.com/Sammy5430/Computer_Architecture_Pipeline.git,2020-09-16 23:05:02+00:00,Computer Architecture UPRM Course Project (Fall 2020),0,Sammy5430/Computer_Architecture_Pipeline,296166113,Verilog,Computer_Architecture_Pipeline,538,0,2020-11-24 20:17:05+00:00,[],None
632,https://github.com/mgtm98/Digital-Design-Stuff.git,2020-09-04 19:40:20+00:00,My projects during learning digital design  ,0,mgtm98/Digital-Design-Stuff,292932502,Verilog,Digital-Design-Stuff,188,0,2020-10-11 00:51:14+00:00,[],None
633,https://github.com/JorgeMunozTaylor/microelectronica_tarea1.git,2020-09-18 03:52:02+00:00,,0,JorgeMunozTaylor/microelectronica_tarea1,296507687,Verilog,microelectronica_tarea1,908,0,2020-09-20 01:21:51+00:00,[],None
634,https://github.com/bguan2022/Multi-layer_Perceptron_ML_Acclerator.git,2020-09-17 22:15:28+00:00,MLP,0,bguan2022/Multi-layer_Perceptron_ML_Acclerator,296453660,Verilog,Multi-layer_Perceptron_ML_Acclerator,2849,0,2022-08-30 21:29:35+00:00,[],None
635,https://github.com/NCKU-CAV/fv-project1.git,2020-09-14 08:16:57+00:00,,0,NCKU-CAV/fv-project1,295349921,Verilog,fv-project1,9683,0,2020-09-21 02:59:30+00:00,[],None
636,https://github.com/LoganBrist/FPGA_LED_Matrix.git,2020-09-15 19:39:00+00:00,,0,LoganBrist/FPGA_LED_Matrix,295831533,Verilog,FPGA_LED_Matrix,25,0,2020-09-15 20:10:39+00:00,[],None
637,https://github.com/MohammadHashemi-ai/Design-a-circuit-that-calculates-average-of-the-smallest-data-and-the-largest-data-from-8-Bytes-data.git,2020-09-15 11:05:10+00:00,This document describe how to design a circuit that calculates average of the smallest and largest data from 8-Bytes data from a BUS and include the result of Verilog simulations and schematics of process,0,MohammadHashemi-ai/Design-a-circuit-that-calculates-average-of-the-smallest-data-and-the-largest-data-from-8-Bytes-data,295700371,Verilog,Design-a-circuit-that-calculates-average-of-the-smallest-data-and-the-largest-data-from-8-Bytes-data,509,0,2020-09-15 11:26:29+00:00,[],None
638,https://github.com/Nagharjun17/Edge_Detection_Verilog.git,2020-09-20 07:26:22+00:00,,0,Nagharjun17/Edge_Detection_Verilog,297024349,Verilog,Edge_Detection_Verilog,18,0,2020-11-23 10:23:01+00:00,[],None
639,https://github.com/AsciiShell/hse_hlimds_labs.git,2020-09-19 14:47:15+00:00,Labs for HLIMDS course,0,AsciiShell/hse_hlimds_labs,296890009,Verilog,hse_hlimds_labs,62912,0,2023-11-09 18:45:48+00:00,[],https://api.github.com/licenses/mit
640,https://github.com/vitorricoy/TP_OC1_Datapath_Verilog.git,2020-09-20 19:41:46+00:00,,0,vitorricoy/TP_OC1_Datapath_Verilog,297150627,Verilog,TP_OC1_Datapath_Verilog,12,0,2020-10-15 21:22:48+00:00,[],None
641,https://github.com/YanChengWeiTony/Project-Computer-Architecture.git,2020-09-22 17:07:45+00:00,,0,YanChengWeiTony/Project-Computer-Architecture,297717856,Verilog,Project-Computer-Architecture,278,0,2021-07-23 08:43:42+00:00,[],None
642,https://github.com/zhironchen/NCTU-Chip-Design-for-Communications-Systems-Spring-2020.git,2020-09-23 13:44:04+00:00,Implement parallel processing for filter design with Verilog,0,zhironchen/NCTU-Chip-Design-for-Communications-Systems-Spring-2020,297983293,Verilog,NCTU-Chip-Design-for-Communications-Systems-Spring-2020,857,0,2020-09-23 13:45:41+00:00,[],None
643,https://github.com/jzamitiz/Power_ALU.git,2020-09-23 02:05:06+00:00,Power ALU designed for VLSI class,0,jzamitiz/Power_ALU,297825052,Verilog,Power_ALU,48,0,2020-09-23 02:31:09+00:00,[],None
644,https://github.com/arthursl12/OC1_TP2.git,2020-09-23 17:24:49+00:00,,0,arthursl12/OC1_TP2,298044147,Verilog,OC1_TP2,109,0,2022-11-14 13:05:31+00:00,[],None
645,https://github.com/PetrDYu/frequency_meter_alternative.git,2020-09-11 23:29:18+00:00,Alternative version of frequency meter,0,PetrDYu/frequency_meter_alternative,294831859,Verilog,frequency_meter_alternative,9157,0,2020-09-11 23:29:32+00:00,[],None
646,https://github.com/RoxanaTurcanu8/VGA-Snake-in-Verilog.git,2020-09-26 10:22:14+00:00,This repository contains the project developed in the summer of 2020,0,RoxanaTurcanu8/VGA-Snake-in-Verilog,298789354,Verilog,VGA-Snake-in-Verilog,9102,0,2021-06-18 11:22:14+00:00,[],None
647,https://github.com/ibelingb/ecen5863_homework.git,2020-09-26 02:59:38+00:00,Programmable Logic Embedded System Design Homework Repository,0,ibelingb/ecen5863_homework,298725809,Verilog,ecen5863_homework,252510,0,2023-05-16 17:24:20+00:00,"['fpga', 'verilog', 'vhdl']",None
648,https://github.com/kanishkjeet911/VLSI_Challenge.git,2020-09-27 14:59:10+00:00,This contains series of verilog codes of various modules needed for my further projects ,0,kanishkjeet911/VLSI_Challenge,299055649,Verilog,VLSI_Challenge,6,0,2020-10-12 10:58:31+00:00,[],None
649,https://github.com/EshelG/Barcode39.git,2020-09-28 20:56:42+00:00,"Integrated system which conatins DMA,RAM,INT,stimuli,TIMER",0,EshelG/Barcode39,299429879,Verilog,Barcode39,7,0,2020-09-29 13:08:50+00:00,[],None
650,https://github.com/doubleBemol/embebidos-verilog.git,2020-10-07 03:29:14+00:00,Clases de embebidos FPGA,0,doubleBemol/embebidos-verilog,301917018,Verilog,embebidos-verilog,20,0,2020-12-04 07:04:31+00:00,['verilog-hdl'],https://api.github.com/licenses/mit
651,https://github.com/ChristianSF/Circuitos_Digitais.git,2020-10-06 18:32:00+00:00,,0,ChristianSF/Circuitos_Digitais,301820290,Verilog,Circuitos_Digitais,291,0,2021-03-01 22:35:47+00:00,[],None
652,https://github.com/lucianobajr/Computer-Organization-I.git,2020-09-25 14:55:23+00:00,Repository regarding the Practical Works of the Computer Organization discipline,0,lucianobajr/Computer-Organization-I,298603024,Verilog,Computer-Organization-I,3422,0,2020-12-30 17:29:57+00:00,"['benchmark', 'matplotlib', 'risc-v-assembly', 'assembler', 'risc-v', 'json', 'numerical-base', 'datapath', 'rv32', 'perf', 'valgrind', 'heapsort', 'buble-sort', 'quicksort', 'radix-sort', 'single-cycle']",https://api.github.com/licenses/mit
653,https://github.com/henrytsui000/Logic_Design.git,2020-10-05 07:44:16+00:00,,0,henrytsui000/Logic_Design,301330282,Verilog,Logic_Design,151,0,2022-02-02 03:39:53+00:00,['verilog'],None
654,https://github.com/Gateway2745/CS-F342.git,2020-10-02 15:34:58+00:00,CS F342 - Computer Architecture Labs,0,Gateway2745/CS-F342,300660021,Verilog,CS-F342,3483,0,2020-12-21 11:08:25+00:00,[],None
655,https://github.com/Fuldrer/Procesador.git,2020-09-07 07:07:24+00:00,Procesador en Digital para Orga,0,Fuldrer/Procesador,293449241,Verilog,Procesador,9,0,2020-09-07 07:10:17+00:00,[],None
656,https://github.com/jaguar1700AD/Verilog-code-of-a-circuit-for-doing-multiplication-using-repeated-addition.git,2020-09-08 10:03:28+00:00,,0,jaguar1700AD/Verilog-code-of-a-circuit-for-doing-multiplication-using-repeated-addition,293771413,Verilog,Verilog-code-of-a-circuit-for-doing-multiplication-using-repeated-addition,7,0,2020-09-08 12:43:40+00:00,[],None
657,https://github.com/UssashArafat/LIBRARY_CELL_LSI_10K.git,2020-09-08 16:55:41+00:00,Verilog cell modeling for library LSI_10K,0,UssashArafat/LIBRARY_CELL_LSI_10K,293873156,Verilog,LIBRARY_CELL_LSI_10K,8,0,2020-09-08 17:06:42+00:00,[],None
658,https://github.com/h20190074/SHA-256.git,2020-09-10 10:28:54+00:00,,0,h20190074/SHA-256,294377655,Verilog,SHA-256,13,0,2020-12-06 09:00:45+00:00,[],None
659,https://github.com/tom0930/zedboard_16adc_ISE.git,2020-09-05 13:05:21+00:00,zed tcp,0,tom0930/zedboard_16adc_ISE,293077474,Verilog,zedboard_16adc_ISE,513677,0,2021-01-12 14:18:24+00:00,[],None
660,https://github.com/foxxy777/VCS-DC_low_power_test.git,2020-09-13 07:51:48+00:00,VCS和DC上跑的低功耗方法效果演示,0,foxxy777/VCS-DC_low_power_test,295104000,Verilog,VCS-DC_low_power_test,21618,0,2020-09-13 08:12:21+00:00,[],None
661,https://github.com/farlepet/subleq_verilog.git,2020-10-03 04:15:11+00:00,Basic implementation of a SUBLEQ CPU in Verilog,0,farlepet/subleq_verilog,300793548,Verilog,subleq_verilog,11,0,2020-10-03 04:15:50+00:00,[],None
662,https://github.com/SteveLRojas/8X-RIPTIDE.git,2020-10-04 02:54:21+00:00,Pipelined CPU based on 8X300,0,SteveLRojas/8X-RIPTIDE,301027696,Verilog,8X-RIPTIDE,5168,0,2021-10-20 15:27:36+00:00,[],None
663,https://github.com/alimz758/UCLA-CS152B---Digital-Design-Lab.git,2020-10-02 18:13:00+00:00,"Verilog programming, simulation with Mentor Graphics Modelsim tool",0,alimz758/UCLA-CS152B---Digital-Design-Lab,300699583,Verilog,UCLA-CS152B---Digital-Design-Lab,3823,0,2023-02-08 03:39:50+00:00,[],None
664,https://github.com/vulkanbets/MIPS_CPU.git,2020-09-12 23:35:55+00:00,,0,vulkanbets/MIPS_CPU,295044136,Verilog,MIPS_CPU,24,0,2020-09-24 19:25:14+00:00,[],None
665,https://github.com/karkonium/brian-s-bot.git,2020-09-12 22:59:05+00:00,verilog code for a poorly made roomba ,0,karkonium/brian-s-bot,295040088,Verilog,brian-s-bot,33,0,2020-09-13 23:54:59+00:00,[],None
666,https://github.com/AmirAbaskohi/Cache-implementation-verilog.git,2020-09-21 14:03:12+00:00,,0,AmirAbaskohi/Cache-implementation-verilog,297357661,Verilog,Cache-implementation-verilog,5,0,2020-11-11 19:11:31+00:00,[],None
667,https://github.com/karandas2508/ElectronicsProject.git,2020-09-19 15:24:22+00:00,,0,karandas2508/ElectronicsProject,296896886,Verilog,ElectronicsProject,153,0,2020-11-11 17:32:18+00:00,[],None
668,https://github.com/Konecny343/Digital-electronics-2.git,2020-09-22 16:38:30+00:00,,0,Konecny343/Digital-electronics-2,297710464,Verilog,Digital-electronics-2,9708,0,2020-11-16 19:53:19+00:00,[],https://api.github.com/licenses/mit
669,https://github.com/MohammadHashemi-ai/Hardware_Online_Testing-BIST.git,2020-09-16 07:56:51+00:00,In this paper we are going to discuss about a hardware insertion called BIST. Our BIST hardware includes an input TPG method and an ORA output. Our goal will be testing our circuit fourfunc by adding BIST hardware architecture and check the hardware redundancy and timing of our test.,0,MohammadHashemi-ai/Hardware_Online_Testing-BIST,295963488,Verilog,Hardware_Online_Testing-BIST,983,0,2020-09-20 10:53:03+00:00,[],None
670,https://github.com/divyajainsurana/cadcontest.git,2020-09-17 13:57:36+00:00,,0,divyajainsurana/cadcontest,296342799,Verilog,cadcontest,4292,0,2020-09-17 14:05:17+00:00,[],None
671,https://github.com/rtldesignlabs/blog.git,2020-09-10 19:56:46+00:00,,0,rtldesignlabs/blog,294509400,Verilog,blog,8814,0,2021-01-04 18:49:29+00:00,[],None
672,https://github.com/jjpalanca/ECE474Hw1.git,2020-09-10 19:12:30+00:00,,0,jjpalanca/ECE474Hw1,294500469,Verilog,ECE474Hw1,1235,0,2020-10-03 19:00:22+00:00,[],None
673,https://github.com/ErvinXie/ErvinCPU.git,2020-09-10 08:46:24+00:00,,0,ErvinXie/ErvinCPU,294354159,Verilog,ErvinCPU,4526,0,2021-05-09 09:15:53+00:00,[],None
674,https://github.com/AnkitaMoholkar/Piano-on-FPGA.git,2020-09-16 20:54:47+00:00,,0,AnkitaMoholkar/Piano-on-FPGA,296145834,Verilog,Piano-on-FPGA,4,0,2021-03-21 07:06:42+00:00,[],None
675,https://github.com/diegollterza/multiplicador_soma_desloca.git,2020-09-17 00:44:36+00:00,,0,diegollterza/multiplicador_soma_desloca,296180038,Verilog,multiplicador_soma_desloca,15,0,2020-10-26 00:04:57+00:00,[],None
676,https://github.com/CSerxzm/CPU_TEMP.git,2020-09-18 12:20:12+00:00,硬核cpu代码，实现六大类指令，共21条。2019年3月-2019年7月,0,CSerxzm/CPU_TEMP,296613077,Verilog,CPU_TEMP,280,0,2021-12-07 09:18:34+00:00,"['cpu', 'cpu-monitoring', 'vivado']",None
677,https://github.com/gabrielrodcanal/Verilog-FPGA-training.git,2020-09-22 22:18:42+00:00,,0,gabrielrodcanal/Verilog-FPGA-training,297785818,Verilog,Verilog-FPGA-training,3,0,2020-09-26 18:48:36+00:00,[],None
678,https://github.com/unal-edigital1-lab/lab00-jomolinam.git,2020-09-09 16:19:30+00:00,lab00-jomolinam created by GitHub Classroom,0,unal-edigital1-lab/lab00-jomolinam,294166588,Verilog,lab00-jomolinam,279,0,2020-11-04 04:07:10+00:00,[],https://api.github.com/licenses/gpl-3.0
679,https://github.com/rksingh23/Basic_operation_verilog.git,2020-09-10 03:57:54+00:00,Explain the Basic Operations of verilog,0,rksingh23/Basic_operation_verilog,294297702,Verilog,Basic_operation_verilog,4,0,2020-09-10 04:00:01+00:00,[],None
680,https://github.com/lam19267/Lab6_LAM_19267.git,2020-09-06 05:09:57+00:00,,0,lam19267/Lab6_LAM_19267,293207841,Verilog,Lab6_LAM_19267,60,0,2020-09-06 05:10:06+00:00,[],None
681,https://github.com/mun19176/lab-6.git,2020-09-05 22:58:37+00:00,,0,mun19176/lab-6,293167066,Verilog,lab-6,293,0,2020-09-05 22:58:47+00:00,[],None
682,https://github.com/ssm9/pipeline-processor.git,2020-10-03 14:03:23+00:00,A pipeline processor implemented in Verilog for the DE0-CV FPGA,0,ssm9/pipeline-processor,300893910,Verilog,pipeline-processor,18,0,2020-10-03 14:16:15+00:00,[],None
683,https://github.com/crokfu/VBot.git,2020-09-28 02:49:35+00:00,,0,crokfu/VBot,299169367,Verilog,VBot,1311,0,2020-09-28 03:15:31+00:00,[],None
684,https://github.com/UncertainityHacker/Basic_Verilog_Codes.git,2020-10-06 14:46:17+00:00,,0,UncertainityHacker/Basic_Verilog_Codes,301759935,Verilog,Basic_Verilog_Codes,12,0,2020-10-07 09:21:37+00:00,[],None
685,https://github.com/nikanika0221/Verilog-GCD.git,2020-10-06 13:17:09+00:00,"This is a project (V code, testbench, simulation, implementation on board) written in Verilog on xilinx ise design suite 14.5.",0,nikanika0221/Verilog-GCD,301732709,Verilog,Verilog-GCD,279,0,2020-10-06 13:35:28+00:00,[],None
686,https://github.com/manas1999/SIngle-Cycle-CPU.git,2020-10-06 16:15:46+00:00,,0,manas1999/SIngle-Cycle-CPU,301785437,Verilog,SIngle-Cycle-CPU,2,0,2020-10-06 16:19:32+00:00,[],None
687,https://github.com/sha310139/FSM-Vending-Machine.git,2020-10-05 09:08:09+00:00,利用有限狀態機的方法模擬出自動販賣機，分為四個狀態:投零錢、顯示可選擇飲料、給飲料、找零。,0,sha310139/FSM-Vending-Machine,301351087,Verilog,FSM-Vending-Machine,231,0,2023-06-07 16:15:17+00:00,[],None
688,https://github.com/Calerbucci/LogicDesignLab-02Counter.git,2020-09-30 18:17:08+00:00,,0,Calerbucci/LogicDesignLab-02Counter,300012540,Verilog,LogicDesignLab-02Counter,791,0,2020-10-05 17:21:25+00:00,[],None
689,https://github.com/damurka5/CompArchLabs.git,2020-09-17 14:20:34+00:00,lab,0,damurka5/CompArchLabs,296349066,Verilog,CompArchLabs,179,0,2020-11-19 11:42:55+00:00,[],None
690,https://github.com/integralz/verilog.git,2020-09-21 02:57:02+00:00,,0,integralz/verilog,297213083,Verilog,verilog,13,0,2020-10-22 07:41:39+00:00,[],None
691,https://github.com/agustinpalacioschamorro96/Programacion_Logica_con_Verilog.git,2020-09-11 21:59:23+00:00,,0,agustinpalacioschamorro96/Programacion_Logica_con_Verilog,294820005,Verilog,Programacion_Logica_con_Verilog,118,0,2020-12-11 20:17:01+00:00,[],None
692,https://github.com/Maracinee/Curriculum-Vitae.git,2020-09-11 16:55:59+00:00,Personal projects from the Faculty of Automatic Control and Computer Science ,0,Maracinee/Curriculum-Vitae,294752485,Verilog,Curriculum-Vitae,2166,0,2020-09-25 18:11:46+00:00,[],None
693,https://github.com/Woyakewicz/DP-RAM-dual-heapsort.git,2020-09-17 16:23:31+00:00,Dual port ram implementation of a heapsorter in Verilog,1,Woyakewicz/DP-RAM-dual-heapsort,296381206,Verilog,DP-RAM-dual-heapsort,57055,0,2020-12-12 23:11:52+00:00,[],None
694,https://github.com/casechrisbacher/Digital-Logic-ECEN2350.git,2020-09-22 02:26:19+00:00,Digital Logic,0,casechrisbacher/Digital-Logic-ECEN2350,297513247,Verilog,Digital-Logic-ECEN2350,7632,0,2021-12-04 03:03:01+00:00,[],None
695,https://github.com/1997wooji/digitalsystemdesign.git,2020-09-21 08:26:20+00:00,디지털 시스템 설계 과목에서 진행한 MU0 processor project이다,0,1997wooji/digitalsystemdesign,297275890,Verilog,digitalsystemdesign,4072,0,2020-09-21 08:27:34+00:00,[],None
696,https://github.com/DhananjayV242/MIPS-Processor.git,2020-09-20 11:37:09+00:00,"A MIPS processor, like all others on GitHub. Except, it comes with a free assembler",0,DhananjayV242/MIPS-Processor,297062677,Verilog,MIPS-Processor,689,0,2020-09-20 11:45:37+00:00,[],None
697,https://github.com/gracenikole/arch.git,2020-09-19 23:17:01+00:00,arch exercises,0,gracenikole/arch,296967002,Verilog,arch,88,0,2021-04-08 17:05:06+00:00,[],None
698,https://github.com/Wonicon/beihai.git,2020-09-20 13:04:36+00:00,beihai_soc,0,Wonicon/beihai,297077745,Verilog,beihai,13656,0,2020-11-22 02:23:26+00:00,[],None
699,https://github.com/kpaczos/PUC_Projekt_2020.git,2020-09-25 16:55:13+00:00,,0,kpaczos/PUC_Projekt_2020,298631011,Verilog,PUC_Projekt_2020,5466,0,2020-09-25 17:00:31+00:00,[],None
700,https://github.com/Pendulun/TrabalhoOc1.git,2020-09-26 20:15:28+00:00,Código Verilog da implementação do TP2 de OC1,0,Pendulun/TrabalhoOc1,298892596,Verilog,TrabalhoOc1,2647,0,2020-11-03 16:47:30+00:00,"['verilog', 'risc-v', 'datapath']",None
701,https://github.com/eduhdm/oc1-tp2-processor.git,2020-09-30 01:30:39+00:00,Implements modifications to a RISC-V processor,0,eduhdm/oc1-tp2-processor,299779281,Verilog,oc1-tp2-processor,22,0,2020-10-14 01:10:03+00:00,[],None
702,https://github.com/Jason-Du/Music_key_detection-Verilog-.git,2020-09-07 01:24:06+00:00,,0,Jason-Du/Music_key_detection-Verilog-,293392340,Verilog,Music_key_detection-Verilog-,2,0,2020-09-07 01:36:20+00:00,[],None
703,https://github.com/AnkitaMoholkar/Verilog.git,2020-09-16 04:10:47+00:00,,0,AnkitaMoholkar/Verilog,295920072,Verilog,Verilog,4,0,2021-03-21 07:06:41+00:00,[],None
704,https://github.com/thomaslindner/xu1-max10-testing.git,2020-09-15 22:54:25+00:00,,1,thomaslindner/xu1-max10-testing,295867338,Verilog,xu1-max10-testing,208745,0,2020-09-15 22:59:19+00:00,[],None
705,https://github.com/Radislav123/SPDS_labs.git,2020-09-16 12:28:13+00:00,,0,Radislav123/SPDS_labs,296025745,Verilog,SPDS_labs,51541,0,2023-01-27 20:56:25+00:00,[],None
706,https://github.com/ViniGl/embarcados-avancados.git,2020-09-09 21:12:06+00:00,Projeto de embarcados avancados - Insper,0,ViniGl/embarcados-avancados,294230723,Verilog,embarcados-avancados,51972,0,2020-11-18 21:43:09+00:00,[],None
707,https://github.com/LiqingShenProject/NIOSII-Core.git,2020-10-02 21:07:58+00:00,This test the NIOS core processor provide by Intel FPGA ,0,LiqingShenProject/NIOSII-Core,300736315,Verilog,NIOSII-Core,19412,0,2020-11-05 16:57:31+00:00,[],None
708,https://github.com/bryantpassage/ARMv8-Processor.git,2020-09-02 01:10:48+00:00,ARM based single cycle processor that can run simple ARMv8 instructions,0,bryantpassage/ARMv8-Processor,292144609,Verilog,ARMv8-Processor,15,0,2020-09-02 01:16:56+00:00,[],None
709,https://github.com/fmerc/ece3829.git,2020-09-03 02:29:09+00:00,ECE 3829 lab work,0,fmerc/ece3829,292445514,Verilog,ece3829,10758,0,2020-10-13 06:56:20+00:00,[],None
710,https://github.com/dpohanlon/FPGA-Comm.git,2020-10-05 00:07:27+00:00,,0,dpohanlon/FPGA-Comm,301252896,Verilog,FPGA-Comm,4,0,2020-11-17 17:32:44+00:00,[],None
711,https://github.com/vinayKumarSangwan/verilog-FPGA.git,2020-10-05 15:20:12+00:00,,0,vinayKumarSangwan/verilog-FPGA,301452523,Verilog,verilog-FPGA,4,0,2020-10-06 04:54:18+00:00,[],None
712,https://github.com/Tachyon01/TRNG.git,2020-10-06 18:18:35+00:00,True random number generator,1,Tachyon01/TRNG,301816884,Verilog,TRNG,18,0,2020-11-08 19:47:19+00:00,[],None
713,https://github.com/shawshank96/Asynchronous-FIFO.git,2020-09-30 22:51:14+00:00,A simple 16-location 8-bit FIFO with different clock domains for Read and Write,0,shawshank96/Asynchronous-FIFO,300082362,Verilog,Asynchronous-FIFO,8,0,2023-09-09 10:31:53+00:00,[],None
714,https://github.com/jborza/altera-12864-demo.git,2020-10-04 19:53:05+00:00,,0,jborza/altera-12864-demo,301214670,Verilog,altera-12864-demo,26,0,2020-10-25 09:35:51+00:00,[],None
715,https://github.com/AsciiShell/hse_spds_labs.git,2020-09-14 13:58:49+00:00,Labs for SPDS course,0,AsciiShell/hse_spds_labs,295433047,Verilog,hse_spds_labs,123087,0,2023-11-09 18:45:49+00:00,[],None
716,https://github.com/danellis/vga.git,2020-09-15 04:59:39+00:00,FPGA VGA controller,0,danellis/vga,295619129,Verilog,vga,15,0,2020-09-21 00:03:30+00:00,[],None
717,https://github.com/tkarthikeyan132/Verilog-Codes.git,2020-09-24 08:27:58+00:00,Verilog codes done as part of VLSI Design course,0,tkarthikeyan132/Verilog-Codes,298216068,Verilog,Verilog-Codes,854,0,2021-01-01 16:09:35+00:00,[],None
718,https://github.com/xxxxyu/hardware_sorting.git,2020-09-25 11:22:43+00:00,2020数逻小学期硬件排序任务,1,xxxxyu/hardware_sorting,298552334,Verilog,hardware_sorting,1452,0,2020-09-25 11:28:13+00:00,[],https://api.github.com/licenses/gpl-3.0
719,https://github.com/rkBekzat/Computer-Architecture.git,2020-09-28 12:48:37+00:00,,0,rkBekzat/Computer-Architecture,299306785,Verilog,Computer-Architecture,5677,0,2023-03-17 12:29:23+00:00,[],None
720,https://github.com/Jason-Du/Chiu_VLSI_HW1.git,2020-09-28 17:43:03+00:00,,0,Jason-Du/Chiu_VLSI_HW1,299386573,Verilog,Chiu_VLSI_HW1,20282,0,2020-10-13 11:59:16+00:00,[],None
721,https://github.com/annxpugx/Guias-AC.git,2020-09-25 03:30:57+00:00,,0,annxpugx/Guias-AC,298458222,Verilog,Guias-AC,629,0,2020-10-12 19:53:33+00:00,[],None
722,https://github.com/dhunt10/-en-de-cryption.git,2020-10-01 20:23:13+00:00,,0,dhunt10/-en-de-cryption,300414698,Verilog,-en-de-cryption,320,0,2020-10-14 13:26:43+00:00,[],None
723,https://github.com/alexisrael17/EE-4363-COMPUTER-ARCHITECTURE-MACHINE-ORGANIZATION.git,2020-09-29 20:24:39+00:00,,1,alexisrael17/EE-4363-COMPUTER-ARCHITECTURE-MACHINE-ORGANIZATION,299729980,Verilog,EE-4363-COMPUTER-ARCHITECTURE-MACHINE-ORGANIZATION,1761,0,2020-11-26 07:15:55+00:00,[],None
724,https://github.com/michaelmoy/Au_stream_sha256.git,2020-09-29 21:58:33+00:00,Alchitry Labs Au FPGA with an Io Board computing the SHA-256 of multiple 512bit blocks.,0,michaelmoy/Au_stream_sha256,299747360,Verilog,Au_stream_sha256,105,0,2020-09-29 22:19:50+00:00,[],None
725,https://github.com/unal-edigital1-lab/lab00-Esteban-dido.git,2020-09-09 16:20:35+00:00,lab00-Esteban-dido created by GitHub Classroom,0,unal-edigital1-lab/lab00-Esteban-dido,294166856,Verilog,lab00-Esteban-dido,17,0,2020-09-09 17:03:51+00:00,[],https://api.github.com/licenses/gpl-3.0
726,https://github.com/bringItUpX/sound-verilog.git,2020-09-19 13:39:23+00:00,communicate with i2s modul with Xilinx FPGA,0,bringItUpX/sound-verilog,296877473,Verilog,sound-verilog,86,0,2020-11-14 10:25:49+00:00,[],None
727,https://github.com/kondanikhilreddy/HAZARD-DETECTOR.git,2020-09-18 13:54:25+00:00,,0,kondanikhilreddy/HAZARD-DETECTOR,296635394,Verilog,HAZARD-DETECTOR,6,0,2020-09-18 14:00:27+00:00,[],None
728,https://github.com/juliawang00/ee108.git,2020-09-20 19:31:20+00:00,,1,juliawang00/ee108,297148940,Verilog,ee108,7261,0,2020-11-21 05:22:28+00:00,[],None
729,https://github.com/blainehindman-eecs/EE324.git,2020-09-24 16:05:56+00:00,Repository for EE324 at WSU,1,blainehindman-eecs/EE324,298329356,Verilog,EE324,60632,0,2020-12-11 20:32:53+00:00,[],None
730,https://github.com/csehydrogen/modelsim_practice.git,2020-09-02 01:58:39+00:00,,0,csehydrogen/modelsim_practice,292152684,Verilog,modelsim_practice,2,0,2020-09-02 01:59:02+00:00,[],None
731,https://github.com/2313tiny/D_LATCH.git,2020-09-04 04:33:13+00:00,,0,2313tiny/D_LATCH,292749549,Verilog,D_LATCH,1851,0,2020-09-04 11:30:59+00:00,[],None
732,https://github.com/klemenkomedenko/UART.git,2020-09-08 08:09:22+00:00,Simple uart IP ,0,klemenkomedenko/UART,293743928,Verilog,UART,4,0,2020-09-08 08:10:45+00:00,[],https://api.github.com/licenses/mit
733,https://github.com/jpradeesh3800/Verilog_Image_Compression.git,2020-09-15 09:20:24+00:00,,0,jpradeesh3800/Verilog_Image_Compression,295676678,Verilog,Verilog_Image_Compression,2019,0,2020-09-15 09:31:32+00:00,[],None
734,https://github.com/RupeshDama/TIC-TAC-TOE-USING-BASYS3-ARTIX-7.git,2020-09-13 16:32:14+00:00,,0,RupeshDama/TIC-TAC-TOE-USING-BASYS3-ARTIX-7,295192148,Verilog,TIC-TAC-TOE-USING-BASYS3-ARTIX-7,1100,0,2021-01-03 11:46:01+00:00,[],None
735,https://github.com/christiaanb/pythondata-cpu-contranomy.git,2020-09-10 20:07:33+00:00,,0,christiaanb/pythondata-cpu-contranomy,294511419,Verilog,pythondata-cpu-contranomy,30,0,2020-09-12 14:06:46+00:00,[],None
736,https://github.com/MohammadHashemi-ai/Design-a-Modified-MAC-Using-LEDIT-and-SEDIT-and-Calculate-it-s-Fault-Possibility-and-Test-it-with-SC.git,2020-09-16 14:47:36+00:00,"In this project, we designed a full-adder with LEDIT then import it in SEDIT which results in developing a 4-bit full-adder layout.",0,MohammadHashemi-ai/Design-a-Modified-MAC-Using-LEDIT-and-SEDIT-and-Calculate-it-s-Fault-Possibility-and-Test-it-with-SC,296062514,Verilog,Design-a-Modified-MAC-Using-LEDIT-and-SEDIT-and-Calculate-it-s-Fault-Possibility-and-Test-it-with-SC,1827,0,2020-09-20 09:10:29+00:00,[],None
737,https://github.com/TTyRAeLL/CPU-summer-project.git,2020-09-14 05:28:21+00:00,Pipeline CPU for THUEE summer semester,0,TTyRAeLL/CPU-summer-project,295312965,Verilog,CPU-summer-project,26409,0,2020-09-26 03:33:22+00:00,[],None
738,https://github.com/n-wagner/NIOS-2-Processor.git,2020-09-17 22:46:54+00:00,NIOS 2 Soft Processor Implemented on Cyclone V FPGA,0,n-wagner/NIOS-2-Processor,296458426,Verilog,NIOS-2-Processor,26362,0,2020-09-20 16:01:40+00:00,[],https://api.github.com/licenses/mpl-2.0
739,https://github.com/kerniee/ca-labs.git,2020-09-17 11:45:49+00:00,,0,kerniee/ca-labs,296310032,Verilog,ca-labs,168,0,2023-01-28 08:59:28+00:00,[],None
740,https://github.com/DaniilOkrug/Computer-Architecture.git,2020-09-17 11:44:48+00:00,,0,DaniilOkrug/Computer-Architecture,296309790,Verilog,Computer-Architecture,132,0,2020-11-26 13:42:20+00:00,[],None
741,https://github.com/vulkanbets/MIPS_multicycle.git,2020-10-06 00:27:26+00:00,,0,vulkanbets/MIPS_multicycle,301572831,Verilog,MIPS_multicycle,18,0,2020-10-11 01:18:42+00:00,[],None
742,https://github.com/DonMaestro/lab_circuitry.git,2020-10-07 20:31:56+00:00,,0,DonMaestro/lab_circuitry,302153267,Verilog,lab_circuitry,41995,0,2020-12-03 10:06:33+00:00,[],None
743,https://github.com/okaaiiix/SUTD_ISTD_50.002_1D_CI13_2.git,2020-10-07 03:51:06+00:00,,1,okaaiiix/SUTD_ISTD_50.002_1D_CI13_2,301920411,Verilog,SUTD_ISTD_50.002_1D_CI13_2,18051,0,2020-12-21 10:19:43+00:00,[],None
744,https://github.com/QSCTech-Sange/Naive-CPU.git,2020-10-07 02:08:01+00:00,A MIPS CPU,0,QSCTech-Sange/Naive-CPU,301903319,Verilog,Naive-CPU,5,0,2020-11-03 05:56:56+00:00,[],None
745,https://github.com/shawshank96/square-root-design.git,2020-09-30 23:03:58+00:00,This repo consists of a synthesizable square root design based on the Newton Raphson method. ,0,shawshank96/square-root-design,300084419,Verilog,square-root-design,2,0,2020-09-30 23:10:19+00:00,[],None
746,https://github.com/unal-edigital1/lab02.git,2020-09-09 14:08:41+00:00,,0,unal-edigital1/lab02,294131858,Verilog,lab02,71657,0,2022-03-30 14:38:34+00:00,[],https://api.github.com/licenses/gpl-3.0
