

================================================================
== Vitis HLS Report for 'radix_sort_unified_bucket_1_2_Pipeline_initialization'
================================================================
* Date:           Mon Apr 17 18:05:33 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.496 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1000003|  1000003|  10.000 ms|  10.000 ms|  1000003|  1000003|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- initialization  |  1000001|  1000001|         3|          1|          1|  1000000|       yes|
        +------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      170|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       54|    -|
|Register             |        -|     -|      146|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      146|      224|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln17_fu_130_p2      |         +|   0|  0|  27|          20|           1|
    |add_ln18_fu_136_p2      |         +|   0|  0|  27|          20|          19|
    |add_ln20_fu_189_p2      |         +|   0|  0|  39|          32|           1|
    |addr_cmp_fu_168_p2      |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln17_fu_124_p2     |      icmp|   0|  0|  14|          20|          17|
    |reuse_select_fu_182_p3  |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 170|         158|         136|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_2     |   9|          2|   20|         40|
    |j_fu_54                  |   9|          2|   20|         40|
    |reuse_addr_reg_fu_46     |   9|          2|   64|        128|
    |reuse_reg_fu_50          |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|  138|        276|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |addr_cmp_reg_242                  |   1|   0|    1|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |bucket_sizes_addr_reg_236         |   4|   0|    4|          0|
    |j_2_reg_222                       |  20|   0|   20|          0|
    |j_fu_54                           |  20|   0|   20|          0|
    |reuse_addr_reg_fu_46              |  64|   0|   64|          0|
    |reuse_reg_fu_50                   |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 146|   0|  146|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+-----------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  radix_sort_unified_bucket.1.2_Pipeline_initialization|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  radix_sort_unified_bucket.1.2_Pipeline_initialization|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  radix_sort_unified_bucket.1.2_Pipeline_initialization|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  radix_sort_unified_bucket.1.2_Pipeline_initialization|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  radix_sort_unified_bucket.1.2_Pipeline_initialization|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  radix_sort_unified_bucket.1.2_Pipeline_initialization|  return value|
|input_r_address1       |  out|   20|   ap_memory|                                                input_r|         array|
|input_r_ce1            |  out|    1|   ap_memory|                                                input_r|         array|
|input_r_q1             |   in|   32|   ap_memory|                                                input_r|         array|
|sorted_data_address0   |  out|   19|   ap_memory|                                            sorted_data|         array|
|sorted_data_ce0        |  out|    1|   ap_memory|                                            sorted_data|         array|
|sorted_data_we0        |  out|    1|   ap_memory|                                            sorted_data|         array|
|sorted_data_d0         |  out|   32|   ap_memory|                                            sorted_data|         array|
|bucket_sizes_address0  |  out|    4|   ap_memory|                                           bucket_sizes|         array|
|bucket_sizes_ce0       |  out|    1|   ap_memory|                                           bucket_sizes|         array|
|bucket_sizes_we0       |  out|    1|   ap_memory|                                           bucket_sizes|         array|
|bucket_sizes_d0        |  out|   32|   ap_memory|                                           bucket_sizes|         array|
|bucket_sizes_address1  |  out|    4|   ap_memory|                                           bucket_sizes|         array|
|bucket_sizes_ce1       |  out|    1|   ap_memory|                                           bucket_sizes|         array|
|bucket_sizes_q1        |   in|   32|   ap_memory|                                           bucket_sizes|         array|
+-----------------------+-----+-----+------------+-------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.05>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 6 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 7 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 8 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %input_r, i32 1, void @p_str"   --->   Operation 9 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %input_r, void @p_str"   --->   Operation 10 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r, void @empty_2, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i20 0, i20 %j"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j_2 = load i20 %j" [sort_seperate_bucket/radix_sort.c:18]   --->   Operation 16 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.72ns)   --->   "%icmp_ln17 = icmp_eq  i20 %j_2, i20 1000000" [sort_seperate_bucket/radix_sort.c:17]   --->   Operation 18 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1000000, i64 1000000, i64 1000000"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.80ns)   --->   "%add_ln17 = add i20 %j_2, i20 1" [sort_seperate_bucket/radix_sort.c:17]   --->   Operation 20 'add' 'add_ln17' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %for.inc.split, void %bucket_pointer_initialization.preheader.exitStub" [sort_seperate_bucket/radix_sort.c:17]   --->   Operation 21 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.80ns)   --->   "%add_ln18 = add i20 %j_2, i20 500000" [sort_seperate_bucket/radix_sort.c:18]   --->   Operation 22 'add' 'add_ln18' <Predicate = (!icmp_ln17)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i20 %add_ln18" [sort_seperate_bucket/radix_sort.c:18]   --->   Operation 23 'zext' 'zext_ln18' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%input_r_addr = getelementptr i32 %input_r, i64 0, i64 %zext_ln18" [sort_seperate_bucket/radix_sort.c:18]   --->   Operation 24 'getelementptr' 'input_r_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (1.24ns)   --->   "%input_r_load = load i20 %input_r_addr" [sort_seperate_bucket/radix_sort.c:18]   --->   Operation 25 'load' 'input_r_load' <Predicate = (!icmp_ln17)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000000> <RAM>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%store_ln17 = store i20 %add_ln17, i20 %j" [sort_seperate_bucket/radix_sort.c:17]   --->   Operation 26 'store' 'store_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.49>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%j_cast = zext i20 %j_2" [sort_seperate_bucket/radix_sort.c:18]   --->   Operation 27 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/2] (1.24ns)   --->   "%input_r_load = load i20 %input_r_addr" [sort_seperate_bucket/radix_sort.c:18]   --->   Operation 28 'load' 'input_r_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000000> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%next_ith_radix = trunc i32 %input_r_load" [sort_seperate_bucket/radix_sort.c:18]   --->   Operation 29 'trunc' 'next_ith_radix' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%sorted_data_addr = getelementptr i32 %sorted_data, i64 0, i64 %j_cast" [sort_seperate_bucket/radix_sort.c:18]   --->   Operation 30 'getelementptr' 'sorted_data_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.24ns)   --->   "%store_ln18 = store i32 %input_r_load, i19 %sorted_data_addr" [sort_seperate_bucket/radix_sort.c:18]   --->   Operation 31 'store' 'store_ln18' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500000> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i4 %next_ith_radix" [sort_seperate_bucket/radix_sort.c:20]   --->   Operation 32 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%bucket_sizes_addr = getelementptr i32 %bucket_sizes, i64 0, i64 %zext_ln20" [sort_seperate_bucket/radix_sort.c:20]   --->   Operation 33 'getelementptr' 'bucket_sizes_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 34 'load' 'reuse_addr_reg_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (0.69ns)   --->   "%bucket_sizes_load = load i4 %bucket_sizes_addr" [sort_seperate_bucket/radix_sort.c:20]   --->   Operation 35 'load' 'bucket_sizes_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 36 [1/1] (1.06ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln20" [sort_seperate_bucket/radix_sort.c:20]   --->   Operation 36 'icmp' 'addr_cmp' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln20 = store i64 %zext_ln20, i64 %reuse_addr_reg" [sort_seperate_bucket/radix_sort.c:20]   --->   Operation 37 'store' 'store_ln20' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 46 'ret' 'ret_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.27>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [sort_seperate_bucket/radix_sort.c:17]   --->   Operation 38 'specloopname' 'specloopname_ln17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i32 %reuse_reg"   --->   Operation 39 'load' 'reuse_reg_load' <Predicate = (addr_cmp)> <Delay = 0.00>
ST_3 : Operation 40 [1/2] (0.69ns)   --->   "%bucket_sizes_load = load i4 %bucket_sizes_addr" [sort_seperate_bucket/radix_sort.c:20]   --->   Operation 40 'load' 'bucket_sizes_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node add_ln20)   --->   "%reuse_select = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %bucket_sizes_load" [sort_seperate_bucket/radix_sort.c:20]   --->   Operation 41 'select' 'reuse_select' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln20 = add i32 %reuse_select, i32 1" [sort_seperate_bucket/radix_sort.c:20]   --->   Operation 42 'add' 'add_ln20' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.69ns)   --->   "%store_ln20 = store i32 %add_ln20, i4 %bucket_sizes_addr" [sort_seperate_bucket/radix_sort.c:20]   --->   Operation 43 'store' 'store_ln20' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 44 [1/1] (0.38ns)   --->   "%store_ln20 = store i32 %add_ln20, i32 %reuse_reg" [sort_seperate_bucket/radix_sort.c:20]   --->   Operation 44 'store' 'store_ln20' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln17 = br void %for.inc" [sort_seperate_bucket/radix_sort.c:17]   --->   Operation 45 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[31]; IO mode=ap_memory:ce=0
Port [ sorted_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bucket_sizes]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
reuse_addr_reg      (alloca           ) [ 0110]
reuse_reg           (alloca           ) [ 0111]
j                   (alloca           ) [ 0100]
specbindport_ln0    (specbindport     ) [ 0000]
specshared_ln0      (specshared       ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
store_ln0           (store            ) [ 0000]
store_ln0           (store            ) [ 0000]
store_ln0           (store            ) [ 0000]
br_ln0              (br               ) [ 0000]
j_2                 (load             ) [ 0110]
specpipeline_ln0    (specpipeline     ) [ 0000]
icmp_ln17           (icmp             ) [ 0110]
empty               (speclooptripcount) [ 0000]
add_ln17            (add              ) [ 0000]
br_ln17             (br               ) [ 0000]
add_ln18            (add              ) [ 0000]
zext_ln18           (zext             ) [ 0000]
input_r_addr        (getelementptr    ) [ 0110]
store_ln17          (store            ) [ 0000]
j_cast              (zext             ) [ 0000]
input_r_load        (load             ) [ 0000]
next_ith_radix      (trunc            ) [ 0000]
sorted_data_addr    (getelementptr    ) [ 0000]
store_ln18          (store            ) [ 0000]
zext_ln20           (zext             ) [ 0000]
bucket_sizes_addr   (getelementptr    ) [ 0101]
reuse_addr_reg_load (load             ) [ 0000]
addr_cmp            (icmp             ) [ 0101]
store_ln20          (store            ) [ 0000]
specloopname_ln17   (specloopname     ) [ 0000]
reuse_reg_load      (load             ) [ 0000]
bucket_sizes_load   (load             ) [ 0000]
reuse_select        (select           ) [ 0000]
add_ln20            (add              ) [ 0000]
store_ln20          (store            ) [ 0000]
store_ln20          (store            ) [ 0000]
br_ln17             (br               ) [ 0000]
ret_ln0             (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>3 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sorted_data">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sorted_data"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bucket_sizes">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bucket_sizes"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBindPort"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecShared"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="reuse_addr_reg_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_addr_reg/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="reuse_reg_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_reg/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="j_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="input_r_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="20" slack="0"/>
<pin id="62" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="20" slack="2147483647"/>
<pin id="67" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="68" dir="0" index="2" bw="0" slack="0"/>
<pin id="70" dir="0" index="4" bw="20" slack="2147483647"/>
<pin id="71" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="72" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="73" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_r_load/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="sorted_data_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="20" slack="0"/>
<pin id="79" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sorted_data_addr/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="store_ln18_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="19" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="bucket_sizes_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="4" slack="0"/>
<pin id="93" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bucket_sizes_addr/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="4" slack="1"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="0" index="2" bw="0" slack="0"/>
<pin id="101" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="102" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="103" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="104" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="bucket_sizes_load/2 store_ln20/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln0_store_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="20" slack="0"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="store_ln0_store_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="0"/>
<pin id="114" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="store_ln0_store_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="0"/>
<pin id="119" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="j_2_load_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="20" slack="0"/>
<pin id="123" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_2/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="icmp_ln17_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="20" slack="0"/>
<pin id="126" dir="0" index="1" bw="20" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="add_ln17_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="20" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="add_ln18_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="20" slack="0"/>
<pin id="138" dir="0" index="1" bw="20" slack="0"/>
<pin id="139" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="zext_ln18_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="20" slack="0"/>
<pin id="144" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln17_store_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="20" slack="0"/>
<pin id="149" dir="0" index="1" bw="20" slack="0"/>
<pin id="150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="j_cast_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="20" slack="1"/>
<pin id="154" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="next_ith_radix_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="next_ith_radix/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="zext_ln20_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="4" slack="0"/>
<pin id="162" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="reuse_addr_reg_load_load_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="64" slack="1"/>
<pin id="167" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_addr_reg_load/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="addr_cmp_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="64" slack="0"/>
<pin id="170" dir="0" index="1" bw="64" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addr_cmp/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="store_ln20_store_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="4" slack="0"/>
<pin id="176" dir="0" index="1" bw="64" slack="1"/>
<pin id="177" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="reuse_reg_load_load_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="2"/>
<pin id="181" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_reg_load/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="reuse_select_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="1"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="0" index="2" bw="32" slack="0"/>
<pin id="186" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="reuse_select/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="add_ln20_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln20_store_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="2"/>
<pin id="199" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/3 "/>
</bind>
</comp>

<comp id="201" class="1005" name="reuse_addr_reg_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="64" slack="0"/>
<pin id="203" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="reuse_addr_reg "/>
</bind>
</comp>

<comp id="208" class="1005" name="reuse_reg_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reuse_reg "/>
</bind>
</comp>

<comp id="215" class="1005" name="j_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="20" slack="0"/>
<pin id="217" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="222" class="1005" name="j_2_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="20" slack="1"/>
<pin id="224" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="227" class="1005" name="icmp_ln17_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="1"/>
<pin id="229" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln17 "/>
</bind>
</comp>

<comp id="231" class="1005" name="input_r_addr_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="20" slack="1"/>
<pin id="233" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr "/>
</bind>
</comp>

<comp id="236" class="1005" name="bucket_sizes_addr_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="4" slack="1"/>
<pin id="238" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="bucket_sizes_addr "/>
</bind>
</comp>

<comp id="242" class="1005" name="addr_cmp_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="1"/>
<pin id="244" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="addr_cmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="6" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="6" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="40" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="74"><net_src comp="58" pin="3"/><net_sink comp="65" pin=2"/></net>

<net id="80"><net_src comp="2" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="40" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="65" pin="7"/><net_sink comp="82" pin=1"/></net>

<net id="88"><net_src comp="75" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="94"><net_src comp="4" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="40" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="105"><net_src comp="89" pin="3"/><net_sink comp="96" pin=2"/></net>

<net id="110"><net_src comp="24" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="115"><net_src comp="18" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="120"><net_src comp="26" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="128"><net_src comp="121" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="30" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="121" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="36" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="121" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="38" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="145"><net_src comp="136" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="151"><net_src comp="130" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="155"><net_src comp="152" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="159"><net_src comp="65" pin="7"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="156" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="172"><net_src comp="165" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="160" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="160" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="187"><net_src comp="179" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="188"><net_src comp="96" pin="7"/><net_sink comp="182" pin=2"/></net>

<net id="193"><net_src comp="182" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="6" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="195"><net_src comp="189" pin="2"/><net_sink comp="96" pin=1"/></net>

<net id="200"><net_src comp="189" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="46" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="206"><net_src comp="201" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="207"><net_src comp="201" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="211"><net_src comp="50" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="213"><net_src comp="208" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="214"><net_src comp="208" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="218"><net_src comp="54" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="220"><net_src comp="215" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="221"><net_src comp="215" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="225"><net_src comp="121" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="230"><net_src comp="124" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="58" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="239"><net_src comp="89" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="241"><net_src comp="236" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="245"><net_src comp="168" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="182" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_r | {}
	Port: sorted_data | {2 }
	Port: bucket_sizes | {3 }
 - Input state : 
	Port: radix_sort_unified_bucket.1.2_Pipeline_initialization : input_r | {1 2 }
	Port: radix_sort_unified_bucket.1.2_Pipeline_initialization : sorted_data | {}
	Port: radix_sort_unified_bucket.1.2_Pipeline_initialization : bucket_sizes | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		j_2 : 1
		icmp_ln17 : 2
		add_ln17 : 2
		br_ln17 : 3
		add_ln18 : 2
		zext_ln18 : 3
		input_r_addr : 4
		input_r_load : 5
		store_ln17 : 3
	State 2
		next_ith_radix : 1
		sorted_data_addr : 1
		store_ln18 : 2
		zext_ln20 : 2
		bucket_sizes_addr : 3
		bucket_sizes_load : 4
		addr_cmp : 3
		store_ln20 : 3
	State 3
		reuse_select : 1
		add_ln20 : 2
		store_ln20 : 3
		store_ln20 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |    add_ln17_fu_130    |    0    |    27   |
|    add   |    add_ln18_fu_136    |    0    |    27   |
|          |    add_ln20_fu_189    |    0    |    39   |
|----------|-----------------------|---------|---------|
|   icmp   |    icmp_ln17_fu_124   |    0    |    14   |
|          |    addr_cmp_fu_168    |    0    |    29   |
|----------|-----------------------|---------|---------|
|  select  |  reuse_select_fu_182  |    0    |    32   |
|----------|-----------------------|---------|---------|
|          |    zext_ln18_fu_142   |    0    |    0    |
|   zext   |     j_cast_fu_152     |    0    |    0    |
|          |    zext_ln20_fu_160   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  | next_ith_radix_fu_156 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   168   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     addr_cmp_reg_242    |    1   |
|bucket_sizes_addr_reg_236|    4   |
|    icmp_ln17_reg_227    |    1   |
|   input_r_addr_reg_231  |   20   |
|       j_2_reg_222       |   20   |
|        j_reg_215        |   20   |
|  reuse_addr_reg_reg_201 |   64   |
|    reuse_reg_reg_208    |   32   |
+-------------------------+--------+
|          Total          |   162  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_65 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_96 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    0   ||  0.774  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   168  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   162  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   162  |   186  |
+-----------+--------+--------+--------+
