{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 17 16:53:58 2015 " "Info: Processing started: Tue Feb 17 16:53:58 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off g48_Lab_2 -c g48_Lab_2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off g48_Lab_2 -c g48_Lab_2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "g48_sine.vhd" "" { Text "P:/DSD/Projects/g48_Lab_2/g48_sine.vhd" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clock " "Info: No valid register-to-register data paths exist for clock \"clock\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_rom:sin_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_a801:auto_generated\|ram_block1a0~porta_address_reg0 angle\[0\] clock 1.025 ns memory " "Info: tsu for memory \"lpm_rom:sin_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_a801:auto_generated\|ram_block1a0~porta_address_reg0\" (data pin = \"angle\[0\]\", clock pin = \"clock\") is 1.025 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.925 ns + Longest pin memory " "Info: + Longest pin to memory delay is 3.925 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns angle\[0\] 1 PIN PIN_L22 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L22; Fanout = 2; PIN Node = 'angle\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angle[0] } "NODE_NAME" } } { "g48_sine.vhd" "" { Text "P:/DSD/Projects/g48_Lab_2/g48_sine.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.740 ns) + CELL(0.159 ns) 3.925 ns lpm_rom:sin_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_a801:auto_generated\|ram_block1a0~porta_address_reg0 2 MEM M4K_X17_Y1 9 " "Info: 2: + IC(2.740 ns) + CELL(0.159 ns) = 3.925 ns; Loc. = M4K_X17_Y1; Fanout = 9; MEM Node = 'lpm_rom:sin_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_a801:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.899 ns" { angle[0] lpm_rom:sin_table|altrom:srom|altsyncram:rom_block|altsyncram_a801:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_a801.tdf" "" { Text "P:/DSD/Projects/g48_Lab_2/db/altsyncram_a801.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.185 ns ( 30.19 % ) " "Info: Total cell delay = 1.185 ns ( 30.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.740 ns ( 69.81 % ) " "Info: Total interconnect delay = 2.740 ns ( 69.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.925 ns" { angle[0] lpm_rom:sin_table|altrom:srom|altsyncram:rom_block|altsyncram_a801:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.925 ns" { angle[0] {} angle[0]~combout {} lpm_rom:sin_table|altrom:srom|altsyncram:rom_block|altsyncram_a801:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 2.740ns } { 0.000ns 1.026ns 0.159ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.040 ns + " "Info: + Micro setup delay of destination is 0.040 ns" {  } { { "db/altsyncram_a801.tdf" "" { Text "P:/DSD/Projects/g48_Lab_2/db/altsyncram_a801.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.940 ns - Shortest memory " "Info: - Shortest clock path from clock \"clock\" to destination memory is 2.940 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "g48_sine.vhd" "" { Text "P:/DSD/Projects/g48_Lab_2/g48_sine.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G2 18 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 18; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "g48_sine.vhd" "" { Text "P:/DSD/Projects/g48_Lab_2/g48_sine.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.747 ns) 2.940 ns lpm_rom:sin_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_a801:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X17_Y1 9 " "Info: 3: + IC(0.929 ns) + CELL(0.747 ns) = 2.940 ns; Loc. = M4K_X17_Y1; Fanout = 9; MEM Node = 'lpm_rom:sin_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_a801:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.676 ns" { clock~clkctrl lpm_rom:sin_table|altrom:srom|altsyncram:rom_block|altsyncram_a801:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_a801.tdf" "" { Text "P:/DSD/Projects/g48_Lab_2/db/altsyncram_a801.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.773 ns ( 60.31 % ) " "Info: Total cell delay = 1.773 ns ( 60.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.167 ns ( 39.69 % ) " "Info: Total interconnect delay = 1.167 ns ( 39.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.940 ns" { clock clock~clkctrl lpm_rom:sin_table|altrom:srom|altsyncram:rom_block|altsyncram_a801:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.940 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_rom:sin_table|altrom:srom|altsyncram:rom_block|altsyncram_a801:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.929ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.925 ns" { angle[0] lpm_rom:sin_table|altrom:srom|altsyncram:rom_block|altsyncram_a801:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.925 ns" { angle[0] {} angle[0]~combout {} lpm_rom:sin_table|altrom:srom|altsyncram:rom_block|altsyncram_a801:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 2.740ns } { 0.000ns 1.026ns 0.159ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.940 ns" { clock clock~clkctrl lpm_rom:sin_table|altrom:srom|altsyncram:rom_block|altsyncram_a801:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.940 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_rom:sin_table|altrom:srom|altsyncram:rom_block|altsyncram_a801:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.929ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock sine\[1\] lpm_rom:sin_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_a801:auto_generated\|ram_block1a0~porta_address_reg0 12.798 ns memory " "Info: tco from clock \"clock\" to destination pin \"sine\[1\]\" through memory \"lpm_rom:sin_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_a801:auto_generated\|ram_block1a0~porta_address_reg0\" is 12.798 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.940 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to source memory is 2.940 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "g48_sine.vhd" "" { Text "P:/DSD/Projects/g48_Lab_2/g48_sine.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G2 18 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 18; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "g48_sine.vhd" "" { Text "P:/DSD/Projects/g48_Lab_2/g48_sine.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.747 ns) 2.940 ns lpm_rom:sin_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_a801:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X17_Y1 9 " "Info: 3: + IC(0.929 ns) + CELL(0.747 ns) = 2.940 ns; Loc. = M4K_X17_Y1; Fanout = 9; MEM Node = 'lpm_rom:sin_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_a801:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.676 ns" { clock~clkctrl lpm_rom:sin_table|altrom:srom|altsyncram:rom_block|altsyncram_a801:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_a801.tdf" "" { Text "P:/DSD/Projects/g48_Lab_2/db/altsyncram_a801.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.773 ns ( 60.31 % ) " "Info: Total cell delay = 1.773 ns ( 60.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.167 ns ( 39.69 % ) " "Info: Total interconnect delay = 1.167 ns ( 39.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.940 ns" { clock clock~clkctrl lpm_rom:sin_table|altrom:srom|altsyncram:rom_block|altsyncram_a801:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.940 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_rom:sin_table|altrom:srom|altsyncram:rom_block|altsyncram_a801:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.929ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_a801.tdf" "" { Text "P:/DSD/Projects/g48_Lab_2/db/altsyncram_a801.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.624 ns + Longest memory pin " "Info: + Longest memory to pin delay is 9.624 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_rom:sin_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_a801:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X17_Y1 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y1; Fanout = 9; MEM Node = 'lpm_rom:sin_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_a801:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom:sin_table|altrom:srom|altsyncram:rom_block|altsyncram_a801:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_a801.tdf" "" { Text "P:/DSD/Projects/g48_Lab_2/db/altsyncram_a801.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.377 ns) 3.377 ns lpm_rom:sin_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_a801:auto_generated\|q_a\[1\] 2 MEM M4K_X17_Y1 1 " "Info: 2: + IC(0.000 ns) + CELL(3.377 ns) = 3.377 ns; Loc. = M4K_X17_Y1; Fanout = 1; MEM Node = 'lpm_rom:sin_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_a801:auto_generated\|q_a\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.377 ns" { lpm_rom:sin_table|altrom:srom|altsyncram:rom_block|altsyncram_a801:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom:sin_table|altrom:srom|altsyncram:rom_block|altsyncram_a801:auto_generated|q_a[1] } "NODE_NAME" } } { "db/altsyncram_a801.tdf" "" { Text "P:/DSD/Projects/g48_Lab_2/db/altsyncram_a801.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.397 ns) + CELL(2.850 ns) 9.624 ns sine\[1\] 3 PIN PIN_Y19 0 " "Info: 3: + IC(3.397 ns) + CELL(2.850 ns) = 9.624 ns; Loc. = PIN_Y19; Fanout = 0; PIN Node = 'sine\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.247 ns" { lpm_rom:sin_table|altrom:srom|altsyncram:rom_block|altsyncram_a801:auto_generated|q_a[1] sine[1] } "NODE_NAME" } } { "g48_sine.vhd" "" { Text "P:/DSD/Projects/g48_Lab_2/g48_sine.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.227 ns ( 64.70 % ) " "Info: Total cell delay = 6.227 ns ( 64.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.397 ns ( 35.30 % ) " "Info: Total interconnect delay = 3.397 ns ( 35.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.624 ns" { lpm_rom:sin_table|altrom:srom|altsyncram:rom_block|altsyncram_a801:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom:sin_table|altrom:srom|altsyncram:rom_block|altsyncram_a801:auto_generated|q_a[1] sine[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.624 ns" { lpm_rom:sin_table|altrom:srom|altsyncram:rom_block|altsyncram_a801:auto_generated|ram_block1a0~porta_address_reg0 {} lpm_rom:sin_table|altrom:srom|altsyncram:rom_block|altsyncram_a801:auto_generated|q_a[1] {} sine[1] {} } { 0.000ns 0.000ns 3.397ns } { 0.000ns 3.377ns 2.850ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.940 ns" { clock clock~clkctrl lpm_rom:sin_table|altrom:srom|altsyncram:rom_block|altsyncram_a801:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.940 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_rom:sin_table|altrom:srom|altsyncram:rom_block|altsyncram_a801:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.929ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.624 ns" { lpm_rom:sin_table|altrom:srom|altsyncram:rom_block|altsyncram_a801:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom:sin_table|altrom:srom|altsyncram:rom_block|altsyncram_a801:auto_generated|q_a[1] sine[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.624 ns" { lpm_rom:sin_table|altrom:srom|altsyncram:rom_block|altsyncram_a801:auto_generated|ram_block1a0~porta_address_reg0 {} lpm_rom:sin_table|altrom:srom|altsyncram:rom_block|altsyncram_a801:auto_generated|q_a[1] {} sine[1] {} } { 0.000ns 0.000ns 3.397ns } { 0.000ns 3.377ns 2.850ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_rom:sin_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_a801:auto_generated\|ram_block1a9~porta_address_reg3 angle\[3\] clock 0.257 ns memory " "Info: th for memory \"lpm_rom:sin_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_a801:auto_generated\|ram_block1a9~porta_address_reg3\" (data pin = \"angle\[3\]\", clock pin = \"clock\") is 0.257 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.939 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to destination memory is 2.939 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "g48_sine.vhd" "" { Text "P:/DSD/Projects/g48_Lab_2/g48_sine.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G2 18 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 18; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "g48_sine.vhd" "" { Text "P:/DSD/Projects/g48_Lab_2/g48_sine.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(0.747 ns) 2.939 ns lpm_rom:sin_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_a801:auto_generated\|ram_block1a9~porta_address_reg3 3 MEM M4K_X17_Y2 7 " "Info: 3: + IC(0.928 ns) + CELL(0.747 ns) = 2.939 ns; Loc. = M4K_X17_Y2; Fanout = 7; MEM Node = 'lpm_rom:sin_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_a801:auto_generated\|ram_block1a9~porta_address_reg3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.675 ns" { clock~clkctrl lpm_rom:sin_table|altrom:srom|altsyncram:rom_block|altsyncram_a801:auto_generated|ram_block1a9~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_a801.tdf" "" { Text "P:/DSD/Projects/g48_Lab_2/db/altsyncram_a801.tdf" 214 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.773 ns ( 60.33 % ) " "Info: Total cell delay = 1.773 ns ( 60.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.166 ns ( 39.67 % ) " "Info: Total interconnect delay = 1.166 ns ( 39.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.939 ns" { clock clock~clkctrl lpm_rom:sin_table|altrom:srom|altsyncram:rom_block|altsyncram_a801:auto_generated|ram_block1a9~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.939 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_rom:sin_table|altrom:srom|altsyncram:rom_block|altsyncram_a801:auto_generated|ram_block1a9~porta_address_reg3 {} } { 0.000ns 0.000ns 0.238ns 0.928ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.250 ns + " "Info: + Micro hold delay of destination is 0.250 ns" {  } { { "db/altsyncram_a801.tdf" "" { Text "P:/DSD/Projects/g48_Lab_2/db/altsyncram_a801.tdf" 214 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.932 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 2.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns angle\[3\] 1 PIN PIN_V12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_V12; Fanout = 2; PIN Node = 'angle\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angle[3] } "NODE_NAME" } } { "g48_sine.vhd" "" { Text "P:/DSD/Projects/g48_Lab_2/g48_sine.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.767 ns) + CELL(0.159 ns) 2.932 ns lpm_rom:sin_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_a801:auto_generated\|ram_block1a9~porta_address_reg3 2 MEM M4K_X17_Y2 7 " "Info: 2: + IC(1.767 ns) + CELL(0.159 ns) = 2.932 ns; Loc. = M4K_X17_Y2; Fanout = 7; MEM Node = 'lpm_rom:sin_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_a801:auto_generated\|ram_block1a9~porta_address_reg3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.926 ns" { angle[3] lpm_rom:sin_table|altrom:srom|altsyncram:rom_block|altsyncram_a801:auto_generated|ram_block1a9~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_a801.tdf" "" { Text "P:/DSD/Projects/g48_Lab_2/db/altsyncram_a801.tdf" 214 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.165 ns ( 39.73 % ) " "Info: Total cell delay = 1.165 ns ( 39.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.767 ns ( 60.27 % ) " "Info: Total interconnect delay = 1.767 ns ( 60.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.932 ns" { angle[3] lpm_rom:sin_table|altrom:srom|altsyncram:rom_block|altsyncram_a801:auto_generated|ram_block1a9~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.932 ns" { angle[3] {} angle[3]~combout {} lpm_rom:sin_table|altrom:srom|altsyncram:rom_block|altsyncram_a801:auto_generated|ram_block1a9~porta_address_reg3 {} } { 0.000ns 0.000ns 1.767ns } { 0.000ns 1.006ns 0.159ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.939 ns" { clock clock~clkctrl lpm_rom:sin_table|altrom:srom|altsyncram:rom_block|altsyncram_a801:auto_generated|ram_block1a9~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.939 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_rom:sin_table|altrom:srom|altsyncram:rom_block|altsyncram_a801:auto_generated|ram_block1a9~porta_address_reg3 {} } { 0.000ns 0.000ns 0.238ns 0.928ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.932 ns" { angle[3] lpm_rom:sin_table|altrom:srom|altsyncram:rom_block|altsyncram_a801:auto_generated|ram_block1a9~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.932 ns" { angle[3] {} angle[3]~combout {} lpm_rom:sin_table|altrom:srom|altsyncram:rom_block|altsyncram_a801:auto_generated|ram_block1a9~porta_address_reg3 {} } { 0.000ns 0.000ns 1.767ns } { 0.000ns 1.006ns 0.159ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Peak virtual memory: 177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 17 16:53:58 2015 " "Info: Processing ended: Tue Feb 17 16:53:58 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
