// Seed: 2516489434
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  always #1 begin
    id_1 = id_2 == 1;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  module_0(
      id_1, id_6
  );
  uwire id_8 = 1;
  wire  id_9;
  assign id_4[1] = id_2 + 1;
endmodule
