# CMAKE generated file: DO NOT EDIT!
# Generated by CMake Version 3.29
cmake_policy(SET CMP0009 NEW)

# HDRS at asm/cpp/CMakeLists.txt:21 (file)
file(GLOB_RECURSE NEW_GLOB LIST_DIRECTORIES false "/home/runner/workspace/irata/asm/cpp/include/*.hpp")
set(OLD_GLOB
  "/home/runner/workspace/irata/asm/cpp/include/irata/asm/instruction.hpp"
  "/home/runner/workspace/irata/asm/cpp/include/irata/asm/instruction_set.hpp"
  )
if(NOT "${NEW_GLOB}" STREQUAL "${OLD_GLOB}")
  message("-- GLOB mismatch!")
  file(TOUCH_NOCREATE "/home/runner/workspace/irata/build_nosani/CMakeFiles/cmake.verify_globs")
endif()

# SRCS at asm/cpp/CMakeLists.txt:20 (file)
file(GLOB_RECURSE NEW_GLOB LIST_DIRECTORIES false "/home/runner/workspace/irata/asm/cpp/src/*.cpp")
set(OLD_GLOB
  "/home/runner/workspace/irata/asm/cpp/src/instruction.cpp"
  "/home/runner/workspace/irata/asm/cpp/src/instruction_set.cpp"
  )
if(NOT "${NEW_GLOB}" STREQUAL "${OLD_GLOB}")
  message("-- GLOB mismatch!")
  file(TOUCH_NOCREATE "/home/runner/workspace/irata/build_nosani/CMakeFiles/cmake.verify_globs")
endif()

# TEST_SRCS at asm/cpp/CMakeLists.txt:30 (file)
file(GLOB_RECURSE NEW_GLOB LIST_DIRECTORIES false "/home/runner/workspace/irata/asm/cpp/test/*.cpp")
set(OLD_GLOB
  "/home/runner/workspace/irata/asm/cpp/test/instruction_set_test.cpp"
  )
if(NOT "${NEW_GLOB}" STREQUAL "${OLD_GLOB}")
  message("-- GLOB mismatch!")
  file(TOUCH_NOCREATE "/home/runner/workspace/irata/build_nosani/CMakeFiles/cmake.verify_globs")
endif()

# HDRS at assembler/CMakeLists.txt:2 (file)
file(GLOB_RECURSE NEW_GLOB LIST_DIRECTORIES false "/home/runner/workspace/irata/assembler/include/*.hpp")
set(OLD_GLOB
  "/home/runner/workspace/irata/assembler/include/irata/assembler/assembler.hpp"
  "/home/runner/workspace/irata/assembler/include/irata/assembler/byte_encoder.hpp"
  "/home/runner/workspace/irata/assembler/include/irata/assembler/index.hpp"
  "/home/runner/workspace/irata/assembler/include/irata/assembler/instruction_binder.hpp"
  "/home/runner/workspace/irata/assembler/include/irata/assembler/label_binder.hpp"
  "/home/runner/workspace/irata/assembler/include/irata/assembler/parser.hpp"
  )
if(NOT "${NEW_GLOB}" STREQUAL "${OLD_GLOB}")
  message("-- GLOB mismatch!")
  file(TOUCH_NOCREATE "/home/runner/workspace/irata/build_nosani/CMakeFiles/cmake.verify_globs")
endif()

# SRCS at assembler/CMakeLists.txt:1 (file)
file(GLOB_RECURSE NEW_GLOB LIST_DIRECTORIES false "/home/runner/workspace/irata/assembler/src/*.cpp")
set(OLD_GLOB
  "/home/runner/workspace/irata/assembler/src/assembler.cpp"
  "/home/runner/workspace/irata/assembler/src/byte_encoder.cpp"
  "/home/runner/workspace/irata/assembler/src/index.cpp"
  "/home/runner/workspace/irata/assembler/src/instruction_binder.cpp"
  "/home/runner/workspace/irata/assembler/src/label_binder.cpp"
  "/home/runner/workspace/irata/assembler/src/parser.cpp"
  )
if(NOT "${NEW_GLOB}" STREQUAL "${OLD_GLOB}")
  message("-- GLOB mismatch!")
  file(TOUCH_NOCREATE "/home/runner/workspace/irata/build_nosani/CMakeFiles/cmake.verify_globs")
endif()

# TEST_SRCS at assembler/CMakeLists.txt:8 (file)
file(GLOB_RECURSE NEW_GLOB LIST_DIRECTORIES false "/home/runner/workspace/irata/assembler/test/*.cpp")
set(OLD_GLOB
  "/home/runner/workspace/irata/assembler/test/assembler_test.cpp"
  "/home/runner/workspace/irata/assembler/test/byte_encoder_test.cpp"
  "/home/runner/workspace/irata/assembler/test/instruction_binder_test.cpp"
  "/home/runner/workspace/irata/assembler/test/label_binder_test.cpp"
  "/home/runner/workspace/irata/assembler/test/parser_test.cpp"
  )
if(NOT "${NEW_GLOB}" STREQUAL "${OLD_GLOB}")
  message("-- GLOB mismatch!")
  file(TOUCH_NOCREATE "/home/runner/workspace/irata/build_nosani/CMakeFiles/cmake.verify_globs")
endif()

# TEST_HDRS at assembler/CMakeLists.txt:9 (file)
file(GLOB_RECURSE NEW_GLOB LIST_DIRECTORIES false "/home/runner/workspace/irata/assembler/test/include/*.hpp")
set(OLD_GLOB
  )
if(NOT "${NEW_GLOB}" STREQUAL "${OLD_GLOB}")
  message("-- GLOB mismatch!")
  file(TOUCH_NOCREATE "/home/runner/workspace/irata/build_nosani/CMakeFiles/cmake.verify_globs")
endif()

# HDRS at common/CMakeLists.txt:2 (file)
file(GLOB_RECURSE NEW_GLOB LIST_DIRECTORIES false "/home/runner/workspace/irata/common/include/*.hpp")
set(OLD_GLOB
  "/home/runner/workspace/irata/common/include/irata/common/bytes/byte.hpp"
  "/home/runner/workspace/irata/common/include/irata/common/bytes/word.hpp"
  "/home/runner/workspace/irata/common/include/irata/common/strings/strings.hpp"
  )
if(NOT "${NEW_GLOB}" STREQUAL "${OLD_GLOB}")
  message("-- GLOB mismatch!")
  file(TOUCH_NOCREATE "/home/runner/workspace/irata/build_nosani/CMakeFiles/cmake.verify_globs")
endif()

# SRCS at common/CMakeLists.txt:1 (file)
file(GLOB_RECURSE NEW_GLOB LIST_DIRECTORIES false "/home/runner/workspace/irata/common/src/*.cpp")
set(OLD_GLOB
  "/home/runner/workspace/irata/common/src/bytes/byte.cpp"
  "/home/runner/workspace/irata/common/src/bytes/word.cpp"
  "/home/runner/workspace/irata/common/src/strings/strings.cpp"
  )
if(NOT "${NEW_GLOB}" STREQUAL "${OLD_GLOB}")
  message("-- GLOB mismatch!")
  file(TOUCH_NOCREATE "/home/runner/workspace/irata/build_nosani/CMakeFiles/cmake.verify_globs")
endif()

# TEST_SRCS at common/CMakeLists.txt:7 (file)
file(GLOB_RECURSE NEW_GLOB LIST_DIRECTORIES false "/home/runner/workspace/irata/common/test/*.cpp")
set(OLD_GLOB
  "/home/runner/workspace/irata/common/test/bytes/byte_test.cpp"
  "/home/runner/workspace/irata/common/test/bytes/word_test.cpp"
  "/home/runner/workspace/irata/common/test/strings/strings_test.cpp"
  )
if(NOT "${NEW_GLOB}" STREQUAL "${OLD_GLOB}")
  message("-- GLOB mismatch!")
  file(TOUCH_NOCREATE "/home/runner/workspace/irata/build_nosani/CMakeFiles/cmake.verify_globs")
endif()

# HDRS at sim/CMakeLists.txt:2 (file)
file(GLOB_RECURSE NEW_GLOB LIST_DIRECTORIES false "/home/runner/workspace/irata/sim/include/*.hpp")
set(OLD_GLOB
  "/home/runner/workspace/irata/sim/include/irata/sim/bytes/byte.hpp"
  "/home/runner/workspace/irata/sim/include/irata/sim/bytes/word.hpp"
  "/home/runner/workspace/irata/sim/include/irata/sim/components/alu/add.hpp"
  "/home/runner/workspace/irata/sim/include/irata/sim/components/alu/address_add.hpp"
  "/home/runner/workspace/irata/sim/include/irata/sim/components/alu/alu.hpp"
  "/home/runner/workspace/irata/sim/include/irata/sim/components/alu/and.hpp"
  "/home/runner/workspace/irata/sim/include/irata/sim/components/alu/module.hpp"
  "/home/runner/workspace/irata/sim/include/irata/sim/components/alu/or.hpp"
  "/home/runner/workspace/irata/sim/include/irata/sim/components/alu/rotate_left.hpp"
  "/home/runner/workspace/irata/sim/include/irata/sim/components/alu/rotate_right.hpp"
  "/home/runner/workspace/irata/sim/include/irata/sim/components/alu/shift_left.hpp"
  "/home/runner/workspace/irata/sim/include/irata/sim/components/alu/shift_right.hpp"
  "/home/runner/workspace/irata/sim/include/irata/sim/components/alu/subtract.hpp"
  "/home/runner/workspace/irata/sim/include/irata/sim/components/alu/xor.hpp"
  "/home/runner/workspace/irata/sim/include/irata/sim/components/bus.hpp"
  "/home/runner/workspace/irata/sim/include/irata/sim/components/component.hpp"
  "/home/runner/workspace/irata/sim/include/irata/sim/components/control.hpp"
  "/home/runner/workspace/irata/sim/include/irata/sim/components/controller/complete_statuses.hpp"
  "/home/runner/workspace/irata/sim/include/irata/sim/components/controller/control_encoder.hpp"
  "/home/runner/workspace/irata/sim/include/irata/sim/components/controller/controller.hpp"
  "/home/runner/workspace/irata/sim/include/irata/sim/components/controller/instruction_encoder.hpp"
  "/home/runner/workspace/irata/sim/include/irata/sim/components/controller/instruction_memory.hpp"
  "/home/runner/workspace/irata/sim/include/irata/sim/components/controller/partial_statuses.hpp"
  "/home/runner/workspace/irata/sim/include/irata/sim/components/controller/status_encoder.hpp"
  "/home/runner/workspace/irata/sim/include/irata/sim/components/counter.hpp"
  "/home/runner/workspace/irata/sim/include/irata/sim/components/cpu.hpp"
  "/home/runner/workspace/irata/sim/include/irata/sim/components/irata.hpp"
  "/home/runner/workspace/irata/sim/include/irata/sim/components/memory/address.hpp"
  "/home/runner/workspace/irata/sim/include/irata/sim/components/memory/memory.hpp"
  "/home/runner/workspace/irata/sim/include/irata/sim/components/memory/module.hpp"
  "/home/runner/workspace/irata/sim/include/irata/sim/components/memory/ram.hpp"
  "/home/runner/workspace/irata/sim/include/irata/sim/components/memory/region.hpp"
  "/home/runner/workspace/irata/sim/include/irata/sim/components/memory/rom.hpp"
  "/home/runner/workspace/irata/sim/include/irata/sim/components/register.hpp"
  "/home/runner/workspace/irata/sim/include/irata/sim/components/status.hpp"
  "/home/runner/workspace/irata/sim/include/irata/sim/components/status_register.hpp"
  "/home/runner/workspace/irata/sim/include/irata/sim/components/word_counter.hpp"
  "/home/runner/workspace/irata/sim/include/irata/sim/components/word_register.hpp"
  "/home/runner/workspace/irata/sim/include/irata/sim/hdl/alu_decl.hpp"
  "/home/runner/workspace/irata/sim/include/irata/sim/hdl/alu_opcode.hpp"
  "/home/runner/workspace/irata/sim/include/irata/sim/hdl/bus_decl.hpp"
  "/home/runner/workspace/irata/sim/include/irata/sim/hdl/component_decl.hpp"
  "/home/runner/workspace/irata/sim/include/irata/sim/hdl/component_type.hpp"
  "/home/runner/workspace/irata/sim/include/irata/sim/hdl/component_with_bus_decl.hpp"
  "/home/runner/workspace/irata/sim/include/irata/sim/hdl/control_decl.hpp"
  "/home/runner/workspace/irata/sim/include/irata/sim/hdl/controller_decl.hpp"
  "/home/runner/workspace/irata/sim/include/irata/sim/hdl/cpu_decl.hpp"
  "/home/runner/workspace/irata/sim/include/irata/sim/hdl/irata_decl.hpp"
  "/home/runner/workspace/irata/sim/include/irata/sim/hdl/memory_decl.hpp"
  "/home/runner/workspace/irata/sim/include/irata/sim/hdl/register_decl.hpp"
  "/home/runner/workspace/irata/sim/include/irata/sim/hdl/status_decl.hpp"
  "/home/runner/workspace/irata/sim/include/irata/sim/hdl/status_register_decl.hpp"
  "/home/runner/workspace/irata/sim/include/irata/sim/hdl/tick_phase.hpp"
  "/home/runner/workspace/irata/sim/include/irata/sim/microcode/compiler/compiler.hpp"
  "/home/runner/workspace/irata/sim/include/irata/sim/microcode/compiler/ir/instruction.hpp"
  "/home/runner/workspace/irata/sim/include/irata/sim/microcode/compiler/ir/instruction_set.hpp"
  "/home/runner/workspace/irata/sim/include/irata/sim/microcode/compiler/ir/step.hpp"
  "/home/runner/workspace/irata/sim/include/irata/sim/microcode/compiler/passes/bus_validator.hpp"
  "/home/runner/workspace/irata/sim/include/irata/sim/microcode/compiler/passes/fetch_stage_validator.hpp"
  "/home/runner/workspace/irata/sim/include/irata/sim/microcode/compiler/passes/instruction_coverage_validator.hpp"
  "/home/runner/workspace/irata/sim/include/irata/sim/microcode/compiler/passes/pass.hpp"
  "/home/runner/workspace/irata/sim/include/irata/sim/microcode/compiler/passes/status_completeness_validator.hpp"
  "/home/runner/workspace/irata/sim/include/irata/sim/microcode/compiler/passes/step_index_transformer.hpp"
  "/home/runner/workspace/irata/sim/include/irata/sim/microcode/compiler/passes/step_index_validator.hpp"
  "/home/runner/workspace/irata/sim/include/irata/sim/microcode/compiler/passes/step_merger.hpp"
  "/home/runner/workspace/irata/sim/include/irata/sim/microcode/dsl/instruction.hpp"
  "/home/runner/workspace/irata/sim/include/irata/sim/microcode/dsl/instruction_set.hpp"
  "/home/runner/workspace/irata/sim/include/irata/sim/microcode/dsl/step.hpp"
  "/home/runner/workspace/irata/sim/include/irata/sim/microcode/table/entry.hpp"
  "/home/runner/workspace/irata/sim/include/irata/sim/microcode/table/table.hpp"
  )
if(NOT "${NEW_GLOB}" STREQUAL "${OLD_GLOB}")
  message("-- GLOB mismatch!")
  file(TOUCH_NOCREATE "/home/runner/workspace/irata/build_nosani/CMakeFiles/cmake.verify_globs")
endif()

# SRCS at sim/CMakeLists.txt:1 (file)
file(GLOB_RECURSE NEW_GLOB LIST_DIRECTORIES false "/home/runner/workspace/irata/sim/src/*.cpp")
set(OLD_GLOB
  "/home/runner/workspace/irata/sim/src/components/alu/add.cpp"
  "/home/runner/workspace/irata/sim/src/components/alu/address_add.cpp"
  "/home/runner/workspace/irata/sim/src/components/alu/alu.cpp"
  "/home/runner/workspace/irata/sim/src/components/alu/and.cpp"
  "/home/runner/workspace/irata/sim/src/components/alu/module.cpp"
  "/home/runner/workspace/irata/sim/src/components/alu/or.cpp"
  "/home/runner/workspace/irata/sim/src/components/alu/rotate_left.cpp"
  "/home/runner/workspace/irata/sim/src/components/alu/rotate_right.cpp"
  "/home/runner/workspace/irata/sim/src/components/alu/shift_left.cpp"
  "/home/runner/workspace/irata/sim/src/components/alu/shift_right.cpp"
  "/home/runner/workspace/irata/sim/src/components/alu/subtract.cpp"
  "/home/runner/workspace/irata/sim/src/components/alu/xor.cpp"
  "/home/runner/workspace/irata/sim/src/components/bus.cpp"
  "/home/runner/workspace/irata/sim/src/components/component.cpp"
  "/home/runner/workspace/irata/sim/src/components/control.cpp"
  "/home/runner/workspace/irata/sim/src/components/controller/complete_statuses.cpp"
  "/home/runner/workspace/irata/sim/src/components/controller/control_encoder.cpp"
  "/home/runner/workspace/irata/sim/src/components/controller/controller.cpp"
  "/home/runner/workspace/irata/sim/src/components/controller/instruction_encoder.cpp"
  "/home/runner/workspace/irata/sim/src/components/controller/instruction_memory.cpp"
  "/home/runner/workspace/irata/sim/src/components/controller/partial_statuses.cpp"
  "/home/runner/workspace/irata/sim/src/components/controller/status_encoder.cpp"
  "/home/runner/workspace/irata/sim/src/components/counter.cpp"
  "/home/runner/workspace/irata/sim/src/components/cpu.cpp"
  "/home/runner/workspace/irata/sim/src/components/irata.cpp"
  "/home/runner/workspace/irata/sim/src/components/memory/address.cpp"
  "/home/runner/workspace/irata/sim/src/components/memory/memory.cpp"
  "/home/runner/workspace/irata/sim/src/components/memory/ram.cpp"
  "/home/runner/workspace/irata/sim/src/components/memory/region.cpp"
  "/home/runner/workspace/irata/sim/src/components/memory/rom.cpp"
  "/home/runner/workspace/irata/sim/src/components/register.cpp"
  "/home/runner/workspace/irata/sim/src/components/status.cpp"
  "/home/runner/workspace/irata/sim/src/components/status_register.cpp"
  "/home/runner/workspace/irata/sim/src/components/word_counter.cpp"
  "/home/runner/workspace/irata/sim/src/components/word_register.cpp"
  "/home/runner/workspace/irata/sim/src/hdl/alu_decl.cpp"
  "/home/runner/workspace/irata/sim/src/hdl/alu_opcode.cpp"
  "/home/runner/workspace/irata/sim/src/hdl/bus_decl.cpp"
  "/home/runner/workspace/irata/sim/src/hdl/component_decl.cpp"
  "/home/runner/workspace/irata/sim/src/hdl/component_type.cpp"
  "/home/runner/workspace/irata/sim/src/hdl/control_decl.cpp"
  "/home/runner/workspace/irata/sim/src/hdl/controller_decl.cpp"
  "/home/runner/workspace/irata/sim/src/hdl/cpu_decl.cpp"
  "/home/runner/workspace/irata/sim/src/hdl/irata_decl.cpp"
  "/home/runner/workspace/irata/sim/src/hdl/memory_decl.cpp"
  "/home/runner/workspace/irata/sim/src/hdl/register_decl.cpp"
  "/home/runner/workspace/irata/sim/src/hdl/status_decl.cpp"
  "/home/runner/workspace/irata/sim/src/hdl/status_register_decl.cpp"
  "/home/runner/workspace/irata/sim/src/hdl/tick_phase.cpp"
  "/home/runner/workspace/irata/sim/src/microcode/compiler/compiler.cpp"
  "/home/runner/workspace/irata/sim/src/microcode/compiler/ir/instruction.cpp"
  "/home/runner/workspace/irata/sim/src/microcode/compiler/ir/instruction_set.cpp"
  "/home/runner/workspace/irata/sim/src/microcode/compiler/ir/step.cpp"
  "/home/runner/workspace/irata/sim/src/microcode/compiler/passes/bus_validator.cpp"
  "/home/runner/workspace/irata/sim/src/microcode/compiler/passes/fetch_stage_validator.cpp"
  "/home/runner/workspace/irata/sim/src/microcode/compiler/passes/instruction_coverage_validator.cpp"
  "/home/runner/workspace/irata/sim/src/microcode/compiler/passes/status_completeness_validator.cpp"
  "/home/runner/workspace/irata/sim/src/microcode/compiler/passes/step_index_transformer.cpp"
  "/home/runner/workspace/irata/sim/src/microcode/compiler/passes/step_index_validator.cpp"
  "/home/runner/workspace/irata/sim/src/microcode/compiler/passes/step_merger.cpp"
  "/home/runner/workspace/irata/sim/src/microcode/dsl/instruction.cpp"
  "/home/runner/workspace/irata/sim/src/microcode/dsl/instruction_set.cpp"
  "/home/runner/workspace/irata/sim/src/microcode/dsl/irata_instruction_set.cpp"
  "/home/runner/workspace/irata/sim/src/microcode/dsl/step.cpp"
  "/home/runner/workspace/irata/sim/src/microcode/table/entry.cpp"
  "/home/runner/workspace/irata/sim/src/microcode/table/table.cpp"
  )
if(NOT "${NEW_GLOB}" STREQUAL "${OLD_GLOB}")
  message("-- GLOB mismatch!")
  file(TOUCH_NOCREATE "/home/runner/workspace/irata/build_nosani/CMakeFiles/cmake.verify_globs")
endif()

# TEST_SRCS at sim/CMakeLists.txt:8 (file)
file(GLOB_RECURSE NEW_GLOB LIST_DIRECTORIES false "/home/runner/workspace/irata/sim/test/*.cpp")
set(OLD_GLOB
  "/home/runner/workspace/irata/sim/test/components/alu/add_test.cpp"
  "/home/runner/workspace/irata/sim/test/components/alu/address_add_test.cpp"
  "/home/runner/workspace/irata/sim/test/components/alu/alu_test.cpp"
  "/home/runner/workspace/irata/sim/test/components/alu/and_test.cpp"
  "/home/runner/workspace/irata/sim/test/components/alu/module_test.cpp"
  "/home/runner/workspace/irata/sim/test/components/alu/or_test.cpp"
  "/home/runner/workspace/irata/sim/test/components/alu/rotate_left_test.cpp"
  "/home/runner/workspace/irata/sim/test/components/alu/rotate_right_test.cpp"
  "/home/runner/workspace/irata/sim/test/components/alu/shift_left_test.cpp"
  "/home/runner/workspace/irata/sim/test/components/alu/shift_right_test.cpp"
  "/home/runner/workspace/irata/sim/test/components/alu/subtract_test.cpp"
  "/home/runner/workspace/irata/sim/test/components/alu/xor_test.cpp"
  "/home/runner/workspace/irata/sim/test/components/bus_test.cpp"
  "/home/runner/workspace/irata/sim/test/components/component_test.cpp"
  "/home/runner/workspace/irata/sim/test/components/control_test.cpp"
  "/home/runner/workspace/irata/sim/test/components/controller/complete_statuses_test.cpp"
  "/home/runner/workspace/irata/sim/test/components/controller/control_encoder_test.cpp"
  "/home/runner/workspace/irata/sim/test/components/controller/controller_test.cpp"
  "/home/runner/workspace/irata/sim/test/components/controller/instruction_encoder_test.cpp"
  "/home/runner/workspace/irata/sim/test/components/controller/instruction_memory_test.cpp"
  "/home/runner/workspace/irata/sim/test/components/controller/partial_statuses_test.cpp"
  "/home/runner/workspace/irata/sim/test/components/controller/status_encoder_test.cpp"
  "/home/runner/workspace/irata/sim/test/components/counter_test.cpp"
  "/home/runner/workspace/irata/sim/test/components/cpu_test.cpp"
  "/home/runner/workspace/irata/sim/test/components/irata_test.cpp"
  "/home/runner/workspace/irata/sim/test/components/memory/address_test.cpp"
  "/home/runner/workspace/irata/sim/test/components/memory/memory_test.cpp"
  "/home/runner/workspace/irata/sim/test/components/memory/ram_test.cpp"
  "/home/runner/workspace/irata/sim/test/components/memory/region_test.cpp"
  "/home/runner/workspace/irata/sim/test/components/memory/rom_test.cpp"
  "/home/runner/workspace/irata/sim/test/components/register_test.cpp"
  "/home/runner/workspace/irata/sim/test/components/status_register_test.cpp"
  "/home/runner/workspace/irata/sim/test/components/status_test.cpp"
  "/home/runner/workspace/irata/sim/test/components/word_counter_test.cpp"
  "/home/runner/workspace/irata/sim/test/components/word_register_test.cpp"
  "/home/runner/workspace/irata/sim/test/hdl/alu_decl_test.cpp"
  "/home/runner/workspace/irata/sim/test/hdl/bus_decl_test.cpp"
  "/home/runner/workspace/irata/sim/test/hdl/component_decl_test.cpp"
  "/home/runner/workspace/irata/sim/test/hdl/component_type_test.cpp"
  "/home/runner/workspace/irata/sim/test/hdl/control_decl_test.cpp"
  "/home/runner/workspace/irata/sim/test/hdl/controller_decl_test.cpp"
  "/home/runner/workspace/irata/sim/test/hdl/cpu_decl_test.cpp"
  "/home/runner/workspace/irata/sim/test/hdl/fake_component_decl_test.cpp"
  "/home/runner/workspace/irata/sim/test/hdl/irata_decl_test.cpp"
  "/home/runner/workspace/irata/sim/test/hdl/memory_decl_test.cpp"
  "/home/runner/workspace/irata/sim/test/hdl/register_decl_test.cpp"
  "/home/runner/workspace/irata/sim/test/hdl/status_decl_test.cpp"
  "/home/runner/workspace/irata/sim/test/hdl/status_register_decl_test.cpp"
  "/home/runner/workspace/irata/sim/test/hdl/tick_phase_test.cpp"
  "/home/runner/workspace/irata/sim/test/microcode/compiler/compiler_test.cpp"
  "/home/runner/workspace/irata/sim/test/microcode/compiler/ir/instruction_set_test.cpp"
  "/home/runner/workspace/irata/sim/test/microcode/compiler/ir/instruction_test.cpp"
  "/home/runner/workspace/irata/sim/test/microcode/compiler/ir/step_test.cpp"
  "/home/runner/workspace/irata/sim/test/microcode/compiler/passes/bus_validator_test.cpp"
  "/home/runner/workspace/irata/sim/test/microcode/compiler/passes/fetch_stage_validator_test.cpp"
  "/home/runner/workspace/irata/sim/test/microcode/compiler/passes/instruction_coverage_validator_test.cpp"
  "/home/runner/workspace/irata/sim/test/microcode/compiler/passes/status_completeness_validator_test.cpp"
  "/home/runner/workspace/irata/sim/test/microcode/compiler/passes/step_index_transformer_test.cpp"
  "/home/runner/workspace/irata/sim/test/microcode/compiler/passes/step_index_validator_test.cpp"
  "/home/runner/workspace/irata/sim/test/microcode/compiler/passes/step_merger_test.cpp"
  "/home/runner/workspace/irata/sim/test/microcode/dsl/instruction_set_test.cpp"
  "/home/runner/workspace/irata/sim/test/microcode/dsl/instruction_test.cpp"
  "/home/runner/workspace/irata/sim/test/microcode/dsl/step_test.cpp"
  "/home/runner/workspace/irata/sim/test/microcode/table/entry_test.cpp"
  )
if(NOT "${NEW_GLOB}" STREQUAL "${OLD_GLOB}")
  message("-- GLOB mismatch!")
  file(TOUCH_NOCREATE "/home/runner/workspace/irata/build_nosani/CMakeFiles/cmake.verify_globs")
endif()

# TEST_HDRS at sim/CMakeLists.txt:9 (file)
file(GLOB_RECURSE NEW_GLOB LIST_DIRECTORIES false "/home/runner/workspace/irata/sim/test/include/*.hpp")
set(OLD_GLOB
  "/home/runner/workspace/irata/sim/test/include/irata/sim/components/fake_component.hpp"
  "/home/runner/workspace/irata/sim/test/include/irata/sim/hdl/fake_component_decl.hpp"
  )
if(NOT "${NEW_GLOB}" STREQUAL "${OLD_GLOB}")
  message("-- GLOB mismatch!")
  file(TOUCH_NOCREATE "/home/runner/workspace/irata/build_nosani/CMakeFiles/cmake.verify_globs")
endif()

# TEST_PROGRAMS at test/CMakeLists.txt:1 (file)
file(GLOB_RECURSE NEW_GLOB LIST_DIRECTORIES false "/home/runner/workspace/irata/test/*.asm")
set(OLD_GLOB
  "/home/runner/workspace/irata/test/adc.asm"
  "/home/runner/workspace/irata/test/and.asm"
  "/home/runner/workspace/irata/test/asl.asm"
  "/home/runner/workspace/irata/test/dex.asm"
  "/home/runner/workspace/irata/test/dey.asm"
  "/home/runner/workspace/irata/test/eor.asm"
  "/home/runner/workspace/irata/test/hlt.asm"
  "/home/runner/workspace/irata/test/inx.asm"
  "/home/runner/workspace/irata/test/iny.asm"
  "/home/runner/workspace/irata/test/jeq.asm"
  "/home/runner/workspace/irata/test/jmp.asm"
  "/home/runner/workspace/irata/test/jsr.asm"
  "/home/runner/workspace/irata/test/lda.asm"
  "/home/runner/workspace/irata/test/ldx.asm"
  "/home/runner/workspace/irata/test/ldy.asm"
  "/home/runner/workspace/irata/test/lsr.asm"
  "/home/runner/workspace/irata/test/ora.asm"
  "/home/runner/workspace/irata/test/pha.asm"
  "/home/runner/workspace/irata/test/php.asm"
  "/home/runner/workspace/irata/test/phx.asm"
  "/home/runner/workspace/irata/test/phy.asm"
  "/home/runner/workspace/irata/test/rol.asm"
  "/home/runner/workspace/irata/test/ror.asm"
  "/home/runner/workspace/irata/test/sbc.asm"
  "/home/runner/workspace/irata/test/sta.asm"
  "/home/runner/workspace/irata/test/stx.asm"
  "/home/runner/workspace/irata/test/sty.asm"
  "/home/runner/workspace/irata/test/tax.asm"
  "/home/runner/workspace/irata/test/tay.asm"
  )
if(NOT "${NEW_GLOB}" STREQUAL "${OLD_GLOB}")
  message("-- GLOB mismatch!")
  file(TOUCH_NOCREATE "/home/runner/workspace/irata/build_nosani/CMakeFiles/cmake.verify_globs")
endif()
