//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-34097967
// Cuda compilation tools, release 12.4, V12.4.131
// Based on NVVM 7.0.1
//

.version 8.4
.target sm_52
.address_size 64

	// .globl	img_result
.extern .func  (.param .b64 func_retval0) malloc
(
	.param .b64 malloc_param_0
)
;
.extern .func free
(
	.param .b64 free_param_0
)
;
.func  (.param .b64 func_retval0) __internal_accurate_pow
(
	.param .b64 __internal_accurate_pow_param_0
)
;

.visible .entry img_result(
	.param .u64 img_result_param_0,
	.param .u64 img_result_param_1,
	.param .u64 img_result_param_2,
	.param .u64 img_result_param_3,
	.param .u64 img_result_param_4
)
{
	.reg .pred 	%p<114>;
	.reg .b16 	%rs<17>;
	.reg .f32 	%f<237>;
	.reg .b32 	%r<149>;
	.reg .f64 	%fd<128>;
	.reg .b64 	%rd<54>;


	ld.param.u64 	%rd26, [img_result_param_0];
	ld.param.u64 	%rd27, [img_result_param_1];
	ld.param.u64 	%rd29, [img_result_param_2];
	ld.param.u64 	%rd28, [img_result_param_3];
	ld.param.u64 	%rd30, [img_result_param_4];
	cvta.to.global.u64 	%rd49, %rd29;
	mov.u32 	%r36, %ntid.x;
	mov.u32 	%r37, %ctaid.x;
	mov.u32 	%r38, %tid.x;
	mad.lo.s32 	%r39, %r37, %r36, %r38;
	cvt.u64.u32 	%rd2, %r39;
	setp.ge.u64 	%p1, %rd2, %rd30;
	@%p1 bra 	$L__BB0_94;

	cvt.u32.u64 	%r41, %rd2;
	mul.lo.s32 	%r42, %r41, 784;
	cvt.u64.u32 	%rd3, %r42;
	cvta.to.global.u64 	%rd31, %rd27;
	add.s64 	%rd32, %rd31, %rd2;
	ld.global.u8 	%r1, [%rd32];
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], 64;
	.param .b64 retval0;
	call.uni (retval0), 
	malloc, 
	(
	param0
	);
	ld.param.b64 	%rd4, [retval0+0];
	} // callseq 0
	mov.u32 	%r40, 0;
	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], 64;
	.param .b64 retval0;
	call.uni (retval0), 
	malloc, 
	(
	param0
	);
	ld.param.b64 	%rd5, [retval0+0];
	} // callseq 1
	{ // callseq 2, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], 40;
	.param .b64 retval0;
	call.uni (retval0), 
	malloc, 
	(
	param0
	);
	ld.param.b64 	%rd6, [retval0+0];
	} // callseq 2
	cvta.to.global.u64 	%rd7, %rd28;
	cvta.to.global.u64 	%rd8, %rd26;
	mov.u32 	%r139, %r40;

$L__BB0_2:
	mul.lo.s32 	%r3, %r139, 785;
	mul.wide.u32 	%rd33, %r3, 4;
	add.s64 	%rd34, %rd49, %rd33;
	ld.global.f32 	%f233, [%rd34];
	mov.u32 	%r140, %r40;

$L__BB0_3:
	add.s32 	%r44, %r3, %r140;
	mul.wide.u32 	%rd35, %r44, 4;
	add.s64 	%rd36, %rd49, %rd35;
	cvt.s64.s32 	%rd37, %r140;
	add.s64 	%rd38, %rd37, %rd3;
	add.s64 	%rd39, %rd8, %rd38;
	ld.global.u8 	%rs1, [%rd39];
	cvt.rn.f32.u16 	%f19, %rs1;
	ld.global.f32 	%f20, [%rd36+4];
	fma.rn.f32 	%f21, %f20, %f19, %f233;
	ld.global.u8 	%rs2, [%rd39+1];
	cvt.rn.f32.u16 	%f22, %rs2;
	ld.global.f32 	%f23, [%rd36+8];
	fma.rn.f32 	%f24, %f23, %f22, %f21;
	ld.global.u8 	%rs3, [%rd39+2];
	cvt.rn.f32.u16 	%f25, %rs3;
	ld.global.f32 	%f26, [%rd36+12];
	fma.rn.f32 	%f27, %f26, %f25, %f24;
	ld.global.u8 	%rs4, [%rd39+3];
	cvt.rn.f32.u16 	%f28, %rs4;
	ld.global.f32 	%f29, [%rd36+16];
	fma.rn.f32 	%f30, %f29, %f28, %f27;
	ld.global.u8 	%rs5, [%rd39+4];
	cvt.rn.f32.u16 	%f31, %rs5;
	ld.global.f32 	%f32, [%rd36+20];
	fma.rn.f32 	%f33, %f32, %f31, %f30;
	ld.global.u8 	%rs6, [%rd39+5];
	cvt.rn.f32.u16 	%f34, %rs6;
	ld.global.f32 	%f35, [%rd36+24];
	fma.rn.f32 	%f36, %f35, %f34, %f33;
	ld.global.u8 	%rs7, [%rd39+6];
	cvt.rn.f32.u16 	%f37, %rs7;
	ld.global.f32 	%f38, [%rd36+28];
	fma.rn.f32 	%f39, %f38, %f37, %f36;
	ld.global.u8 	%rs8, [%rd39+7];
	cvt.rn.f32.u16 	%f40, %rs8;
	ld.global.f32 	%f41, [%rd36+32];
	fma.rn.f32 	%f42, %f41, %f40, %f39;
	ld.global.u8 	%rs9, [%rd39+8];
	cvt.rn.f32.u16 	%f43, %rs9;
	ld.global.f32 	%f44, [%rd36+36];
	fma.rn.f32 	%f45, %f44, %f43, %f42;
	ld.global.u8 	%rs10, [%rd39+9];
	cvt.rn.f32.u16 	%f46, %rs10;
	ld.global.f32 	%f47, [%rd36+40];
	fma.rn.f32 	%f48, %f47, %f46, %f45;
	ld.global.u8 	%rs11, [%rd39+10];
	cvt.rn.f32.u16 	%f49, %rs11;
	ld.global.f32 	%f50, [%rd36+44];
	fma.rn.f32 	%f51, %f50, %f49, %f48;
	ld.global.u8 	%rs12, [%rd39+11];
	cvt.rn.f32.u16 	%f52, %rs12;
	ld.global.f32 	%f53, [%rd36+48];
	fma.rn.f32 	%f54, %f53, %f52, %f51;
	ld.global.u8 	%rs13, [%rd39+12];
	cvt.rn.f32.u16 	%f55, %rs13;
	ld.global.f32 	%f56, [%rd36+52];
	fma.rn.f32 	%f57, %f56, %f55, %f54;
	ld.global.u8 	%rs14, [%rd39+13];
	cvt.rn.f32.u16 	%f58, %rs14;
	ld.global.f32 	%f59, [%rd36+56];
	fma.rn.f32 	%f60, %f59, %f58, %f57;
	ld.global.u8 	%rs15, [%rd39+14];
	cvt.rn.f32.u16 	%f61, %rs15;
	ld.global.f32 	%f62, [%rd36+60];
	fma.rn.f32 	%f63, %f62, %f61, %f60;
	ld.global.u8 	%rs16, [%rd39+15];
	cvt.rn.f32.u16 	%f64, %rs16;
	ld.global.f32 	%f65, [%rd36+64];
	fma.rn.f32 	%f233, %f65, %f64, %f63;
	add.s32 	%r140, %r140, 16;
	setp.ne.s32 	%p2, %r140, 784;
	@%p2 bra 	$L__BB0_3;

	neg.f32 	%f66, %f233;
	mov.f32 	%f67, 0f3F000000;
	mov.f32 	%f68, 0f3BBB989D;
	fma.rn.f32 	%f69, %f66, %f68, %f67;
	cvt.sat.f32.f32 	%f70, %f69;
	mov.f32 	%f71, 0f4B400001;
	mov.f32 	%f72, 0f437C0000;
	fma.rm.f32 	%f73, %f70, %f72, %f71;
	add.f32 	%f74, %f73, 0fCB40007F;
	neg.f32 	%f75, %f74;
	mov.f32 	%f76, 0f3FB8AA3B;
	fma.rn.f32 	%f77, %f66, %f76, %f75;
	mov.f32 	%f78, 0f32A57060;
	fma.rn.f32 	%f79, %f66, %f78, %f77;
	mov.b32 	%r45, %f73;
	shl.b32 	%r46, %r45, 23;
	mov.b32 	%f80, %r46;
	ex2.approx.ftz.f32 	%f81, %f79;
	fma.rn.f32 	%f82, %f81, %f80, 0f3F800000;
	rcp.rn.f32 	%f83, %f82;
	mul.wide.s32 	%rd40, %r139, 4;
	add.s64 	%rd41, %rd4, %rd40;
	st.f32 	[%rd41], %f83;
	add.s32 	%r139, %r139, 1;
	setp.lt.u32 	%p3, %r139, 16;
	@%p3 bra 	$L__BB0_2;

	mov.u32 	%r141, 0;
	mov.u64 	%rd48, 0;
	mov.u64 	%rd47, %rd49;

$L__BB0_6:
	ld.f32 	%f84, [%rd4];
	ld.global.f32 	%f85, [%rd47+50244];
	ld.global.f32 	%f86, [%rd47+50240];
	fma.rn.f32 	%f87, %f85, %f84, %f86;
	ld.f32 	%f88, [%rd4+4];
	ld.global.f32 	%f89, [%rd47+50248];
	fma.rn.f32 	%f90, %f89, %f88, %f87;
	ld.f32 	%f91, [%rd4+8];
	ld.global.f32 	%f92, [%rd47+50252];
	fma.rn.f32 	%f93, %f92, %f91, %f90;
	ld.f32 	%f94, [%rd4+12];
	ld.global.f32 	%f95, [%rd47+50256];
	fma.rn.f32 	%f96, %f95, %f94, %f93;
	ld.f32 	%f97, [%rd4+16];
	ld.global.f32 	%f98, [%rd47+50260];
	fma.rn.f32 	%f99, %f98, %f97, %f96;
	ld.f32 	%f100, [%rd4+20];
	ld.global.f32 	%f101, [%rd47+50264];
	fma.rn.f32 	%f102, %f101, %f100, %f99;
	ld.f32 	%f103, [%rd4+24];
	ld.global.f32 	%f104, [%rd47+50268];
	fma.rn.f32 	%f105, %f104, %f103, %f102;
	ld.f32 	%f106, [%rd4+28];
	ld.global.f32 	%f107, [%rd47+50272];
	fma.rn.f32 	%f108, %f107, %f106, %f105;
	ld.f32 	%f109, [%rd4+32];
	ld.global.f32 	%f110, [%rd47+50276];
	fma.rn.f32 	%f111, %f110, %f109, %f108;
	ld.f32 	%f112, [%rd4+36];
	ld.global.f32 	%f113, [%rd47+50280];
	fma.rn.f32 	%f114, %f113, %f112, %f111;
	ld.f32 	%f115, [%rd4+40];
	ld.global.f32 	%f116, [%rd47+50284];
	fma.rn.f32 	%f117, %f116, %f115, %f114;
	ld.f32 	%f118, [%rd4+44];
	ld.global.f32 	%f119, [%rd47+50288];
	fma.rn.f32 	%f120, %f119, %f118, %f117;
	ld.f32 	%f121, [%rd4+48];
	ld.global.f32 	%f122, [%rd47+50292];
	fma.rn.f32 	%f123, %f122, %f121, %f120;
	ld.f32 	%f124, [%rd4+52];
	ld.global.f32 	%f125, [%rd47+50296];
	fma.rn.f32 	%f126, %f125, %f124, %f123;
	ld.f32 	%f127, [%rd4+56];
	ld.global.f32 	%f128, [%rd47+50300];
	fma.rn.f32 	%f129, %f128, %f127, %f126;
	ld.f32 	%f130, [%rd4+60];
	ld.global.f32 	%f131, [%rd47+50304];
	fma.rn.f32 	%f132, %f131, %f130, %f129;
	neg.f32 	%f133, %f132;
	mov.f32 	%f134, 0f3F000000;
	mov.f32 	%f135, 0f3BBB989D;
	fma.rn.f32 	%f136, %f133, %f135, %f134;
	cvt.sat.f32.f32 	%f137, %f136;
	mov.f32 	%f138, 0f4B400001;
	mov.f32 	%f139, 0f437C0000;
	fma.rm.f32 	%f140, %f137, %f139, %f138;
	add.f32 	%f141, %f140, 0fCB40007F;
	neg.f32 	%f142, %f141;
	mov.f32 	%f143, 0f3FB8AA3B;
	fma.rn.f32 	%f144, %f133, %f143, %f142;
	mov.f32 	%f145, 0f32A57060;
	fma.rn.f32 	%f146, %f133, %f145, %f144;
	mov.b32 	%r48, %f140;
	shl.b32 	%r49, %r48, 23;
	mov.b32 	%f147, %r49;
	ex2.approx.ftz.f32 	%f148, %f146;
	fma.rn.f32 	%f149, %f148, %f147, 0f3F800000;
	rcp.rn.f32 	%f150, %f149;
	add.s64 	%rd43, %rd5, %rd48;
	st.f32 	[%rd43], %f150;
	add.s64 	%rd48, %rd48, 4;
	add.s64 	%rd47, %rd47, 68;
	add.s32 	%r141, %r141, 1;
	setp.ne.s32 	%p4, %r141, 16;
	@%p4 bra 	$L__BB0_6;

	mov.u32 	%r142, 0;
	mov.u64 	%rd50, 0;

$L__BB0_8:
	ld.f32 	%f151, [%rd5];
	ld.global.f32 	%f152, [%rd49+51332];
	ld.global.f32 	%f153, [%rd49+51328];
	fma.rn.f32 	%f154, %f152, %f151, %f153;
	ld.f32 	%f155, [%rd5+4];
	ld.global.f32 	%f156, [%rd49+51336];
	fma.rn.f32 	%f157, %f156, %f155, %f154;
	ld.f32 	%f158, [%rd5+8];
	ld.global.f32 	%f159, [%rd49+51340];
	fma.rn.f32 	%f160, %f159, %f158, %f157;
	ld.f32 	%f161, [%rd5+12];
	ld.global.f32 	%f162, [%rd49+51344];
	fma.rn.f32 	%f163, %f162, %f161, %f160;
	ld.f32 	%f164, [%rd5+16];
	ld.global.f32 	%f165, [%rd49+51348];
	fma.rn.f32 	%f166, %f165, %f164, %f163;
	ld.f32 	%f167, [%rd5+20];
	ld.global.f32 	%f168, [%rd49+51352];
	fma.rn.f32 	%f169, %f168, %f167, %f166;
	ld.f32 	%f170, [%rd5+24];
	ld.global.f32 	%f171, [%rd49+51356];
	fma.rn.f32 	%f172, %f171, %f170, %f169;
	ld.f32 	%f173, [%rd5+28];
	ld.global.f32 	%f174, [%rd49+51360];
	fma.rn.f32 	%f175, %f174, %f173, %f172;
	ld.f32 	%f176, [%rd5+32];
	ld.global.f32 	%f177, [%rd49+51364];
	fma.rn.f32 	%f178, %f177, %f176, %f175;
	ld.f32 	%f179, [%rd5+36];
	ld.global.f32 	%f180, [%rd49+51368];
	fma.rn.f32 	%f181, %f180, %f179, %f178;
	ld.f32 	%f182, [%rd5+40];
	ld.global.f32 	%f183, [%rd49+51372];
	fma.rn.f32 	%f184, %f183, %f182, %f181;
	ld.f32 	%f185, [%rd5+44];
	ld.global.f32 	%f186, [%rd49+51376];
	fma.rn.f32 	%f187, %f186, %f185, %f184;
	ld.f32 	%f188, [%rd5+48];
	ld.global.f32 	%f189, [%rd49+51380];
	fma.rn.f32 	%f190, %f189, %f188, %f187;
	ld.f32 	%f191, [%rd5+52];
	ld.global.f32 	%f192, [%rd49+51384];
	fma.rn.f32 	%f193, %f192, %f191, %f190;
	ld.f32 	%f194, [%rd5+56];
	ld.global.f32 	%f195, [%rd49+51388];
	fma.rn.f32 	%f196, %f195, %f194, %f193;
	ld.f32 	%f197, [%rd5+60];
	ld.global.f32 	%f198, [%rd49+51392];
	fma.rn.f32 	%f199, %f198, %f197, %f196;
	neg.f32 	%f200, %f199;
	mov.f32 	%f201, 0f3F000000;
	mov.f32 	%f202, 0f3BBB989D;
	fma.rn.f32 	%f203, %f200, %f202, %f201;
	cvt.sat.f32.f32 	%f204, %f203;
	mov.f32 	%f205, 0f4B400001;
	mov.f32 	%f206, 0f437C0000;
	fma.rm.f32 	%f207, %f204, %f206, %f205;
	add.f32 	%f208, %f207, 0fCB40007F;
	neg.f32 	%f209, %f208;
	mov.f32 	%f210, 0f3FB8AA3B;
	fma.rn.f32 	%f211, %f200, %f210, %f209;
	mov.f32 	%f212, 0f32A57060;
	fma.rn.f32 	%f213, %f200, %f212, %f211;
	mov.b32 	%r51, %f207;
	shl.b32 	%r52, %r51, 23;
	mov.b32 	%f214, %r52;
	ex2.approx.ftz.f32 	%f215, %f213;
	fma.rn.f32 	%f216, %f215, %f214, 0f3F800000;
	rcp.rn.f32 	%f217, %f216;
	add.s64 	%rd45, %rd6, %rd50;
	st.f32 	[%rd45], %f217;
	add.s64 	%rd50, %rd50, 4;
	add.s64 	%rd49, %rd49, 68;
	add.s32 	%r142, %r142, 1;
	setp.ne.s32 	%p5, %r142, 10;
	@%p5 bra 	$L__BB0_8;

	shl.b64 	%rd46, %rd2, 2;
	add.s64 	%rd17, %rd7, %rd46;
	mov.u32 	%r148, 0;
	st.global.u32 	[%rd17], %r148;
	mov.f64 	%fd59, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r11}, %fd59;
	}
	and.b32  	%r54, %r11, 2146435072;
	setp.eq.s32 	%p6, %r54, 1062207488;
	and.b32  	%r12, %r11, 2147483647;
	setp.gt.s32 	%p7, %r11, -1;
	selp.b32 	%r13, 2146435072, 0, %p7;
	or.b32  	%r14, %r13, -2147483648;
	@%p6 bra 	$L__BB0_63;
	bra.uni 	$L__BB0_10;

$L__BB0_63:
	neg.s32 	%r147, %r1;
	mov.f32 	%f236, 0f00000000;
	mov.u64 	%rd53, %rd6;

$L__BB0_64:
	setp.eq.s32 	%p71, %r147, 0;
	selp.f32 	%f229, 0f3F800000, 0f00000000, %p71;
	ld.f32 	%f230, [%rd53];
	sub.f32 	%f15, %f229, %f230;
	cvt.f64.f32 	%fd37, %f15;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r32}, %fd37;
	}
	abs.f64 	%fd38, %fd37;
	{ // callseq 7, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd38;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd124, [retval0+0];
	} // callseq 7
	setp.gt.s32 	%p72, %r32, -1;
	@%p72 bra 	$L__BB0_66;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r102}, %fd124;
	}
	xor.b32  	%r103, %r102, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r104, %temp}, %fd124;
	}
	mov.b64 	%fd124, {%r104, %r103};

$L__BB0_66:
	setp.eq.f32 	%p73, %f15, 0f00000000;
	@%p73 bra 	$L__BB0_70;
	bra.uni 	$L__BB0_67;

$L__BB0_70:
	setp.lt.s32 	%p76, %r11, 0;
	mov.u32 	%r105, 0;
	or.b32  	%r106, %r32, 2146435072;
	selp.b32 	%r107, %r106, %r32, %p76;
	mov.b64 	%fd124, {%r105, %r107};
	bra.uni 	$L__BB0_71;

$L__BB0_67:
	@%p72 bra 	$L__BB0_71;

	mov.f64 	%fd96, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd97, %fd96;
	setp.eq.f64 	%p75, %fd97, 0d4000000000000000;
	@%p75 bra 	$L__BB0_71;

	mov.f64 	%fd124, 0dFFF8000000000000;

$L__BB0_71:
	add.f64 	%fd99, %fd37, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r108}, %fd99;
	}
	and.b32  	%r109, %r108, 2146435072;
	setp.ne.s32 	%p77, %r109, 2146435072;
	@%p77 bra 	$L__BB0_78;

	setp.gtu.f64 	%p78, %fd38, 0d7FF0000000000000;
	@%p78 bra 	$L__BB0_77;
	bra.uni 	$L__BB0_73;

$L__BB0_77:
	mov.f64 	%fd101, 0d4000000000000000;
	add.rn.f64 	%fd124, %fd37, %fd101;
	bra.uni 	$L__BB0_78;

$L__BB0_73:
	setp.eq.s32 	%p79, %r12, 2146435072;
	mov.f64 	%fd100, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r110, %temp}, %fd100;
	}
	setp.eq.s32 	%p80, %r110, 0;
	and.pred  	%p81, %p79, %p80;
	@%p81 bra 	$L__BB0_76;
	bra.uni 	$L__BB0_74;

$L__BB0_76:
	setp.lt.s32 	%p88, %r11, 0;
	mov.u32 	%r115, 0;
	setp.gt.f64 	%p89, %fd38, 0d3FF0000000000000;
	selp.b32 	%r116, 2146435072, 0, %p89;
	xor.b32  	%r117, %r116, 2146435072;
	selp.b32 	%r118, %r117, %r116, %p88;
	setp.eq.f32 	%p90, %f15, 0fBF800000;
	selp.b32 	%r119, 1072693248, %r118, %p90;
	mov.b64 	%fd124, {%r115, %r119};
	bra.uni 	$L__BB0_78;

$L__BB0_74:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r111, %temp}, %fd37;
	}
	and.b32  	%r112, %r32, 2147483647;
	setp.ne.s32 	%p82, %r112, 2146435072;
	setp.ne.s32 	%p83, %r111, 0;
	or.pred  	%p84, %p82, %p83;
	@%p84 bra 	$L__BB0_78;

	setp.lt.s32 	%p85, %r32, 0;
	mov.u32 	%r113, 0;
	setp.ne.s32 	%p86, %r12, 1071644672;
	and.pred  	%p87, %p86, %p85;
	selp.b32 	%r114, %r14, %r13, %p87;
	mov.b64 	%fd124, {%r113, %r114};

$L__BB0_78:
	setp.eq.f32 	%p91, %f15, 0f3F800000;
	selp.f64 	%fd102, 0d3FF0000000000000, %fd124, %p91;
	cvt.f64.f32 	%fd103, %f236;
	add.f64 	%fd104, %fd102, %fd103;
	cvt.rn.f32.f64 	%f16, %fd104;
	st.global.f32 	[%rd17], %f16;
	add.s32 	%r120, %r148, 1;
	setp.eq.s32 	%p92, %r120, %r1;
	selp.f32 	%f231, 0f3F800000, 0f00000000, %p92;
	ld.f32 	%f232, [%rd53+4];
	sub.f32 	%f17, %f231, %f232;
	cvt.f64.f32 	%fd48, %f17;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r33}, %fd48;
	}
	abs.f64 	%fd49, %fd48;
	{ // callseq 8, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd49;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd127, [retval0+0];
	} // callseq 8
	setp.gt.s32 	%p93, %r33, -1;
	@%p93 bra 	$L__BB0_80;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r121}, %fd127;
	}
	xor.b32  	%r122, %r121, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r123, %temp}, %fd127;
	}
	mov.b64 	%fd127, {%r123, %r122};

$L__BB0_80:
	setp.eq.f32 	%p94, %f17, 0f00000000;
	@%p94 bra 	$L__BB0_84;
	bra.uni 	$L__BB0_81;

$L__BB0_84:
	setp.lt.s32 	%p97, %r11, 0;
	mov.u32 	%r124, 0;
	or.b32  	%r125, %r33, 2146435072;
	selp.b32 	%r126, %r125, %r33, %p97;
	mov.b64 	%fd127, {%r124, %r126};
	bra.uni 	$L__BB0_85;

$L__BB0_81:
	@%p93 bra 	$L__BB0_85;

	mov.f64 	%fd105, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd106, %fd105;
	setp.eq.f64 	%p96, %fd106, 0d4000000000000000;
	@%p96 bra 	$L__BB0_85;

	mov.f64 	%fd127, 0dFFF8000000000000;

$L__BB0_85:
	add.f64 	%fd108, %fd48, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r127}, %fd108;
	}
	and.b32  	%r128, %r127, 2146435072;
	setp.ne.s32 	%p98, %r128, 2146435072;
	@%p98 bra 	$L__BB0_92;

	setp.gtu.f64 	%p99, %fd49, 0d7FF0000000000000;
	@%p99 bra 	$L__BB0_91;
	bra.uni 	$L__BB0_87;

$L__BB0_91:
	mov.f64 	%fd110, 0d4000000000000000;
	add.rn.f64 	%fd127, %fd48, %fd110;
	bra.uni 	$L__BB0_92;

$L__BB0_87:
	setp.eq.s32 	%p100, %r12, 2146435072;
	mov.f64 	%fd109, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r129, %temp}, %fd109;
	}
	setp.eq.s32 	%p101, %r129, 0;
	and.pred  	%p102, %p100, %p101;
	@%p102 bra 	$L__BB0_90;
	bra.uni 	$L__BB0_88;

$L__BB0_90:
	setp.lt.s32 	%p109, %r11, 0;
	mov.u32 	%r134, 0;
	setp.gt.f64 	%p110, %fd49, 0d3FF0000000000000;
	selp.b32 	%r135, 2146435072, 0, %p110;
	xor.b32  	%r136, %r135, 2146435072;
	selp.b32 	%r137, %r136, %r135, %p109;
	setp.eq.f32 	%p111, %f17, 0fBF800000;
	selp.b32 	%r138, 1072693248, %r137, %p111;
	mov.b64 	%fd127, {%r134, %r138};
	bra.uni 	$L__BB0_92;

$L__BB0_88:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r130, %temp}, %fd48;
	}
	and.b32  	%r131, %r33, 2147483647;
	setp.ne.s32 	%p103, %r131, 2146435072;
	setp.ne.s32 	%p104, %r130, 0;
	or.pred  	%p105, %p103, %p104;
	@%p105 bra 	$L__BB0_92;

	setp.lt.s32 	%p106, %r33, 0;
	mov.u32 	%r132, 0;
	setp.ne.s32 	%p107, %r12, 1071644672;
	and.pred  	%p108, %p107, %p106;
	selp.b32 	%r133, %r14, %r13, %p108;
	mov.b64 	%fd127, {%r132, %r133};

$L__BB0_92:
	setp.eq.f32 	%p112, %f17, 0f3F800000;
	selp.f64 	%fd111, 0d3FF0000000000000, %fd127, %p112;
	cvt.f64.f32 	%fd112, %f16;
	add.f64 	%fd113, %fd111, %fd112;
	cvt.rn.f32.f64 	%f236, %fd113;
	st.global.f32 	[%rd17], %f236;
	add.s64 	%rd53, %rd53, 8;
	add.s32 	%r147, %r147, 2;
	add.s32 	%r148, %r148, 2;
	setp.ne.s32 	%p113, %r148, 10;
	@%p113 bra 	$L__BB0_64;
	bra.uni 	$L__BB0_93;

$L__BB0_10:
	setp.lt.s32 	%p8, %r11, 0;
	@%p8 bra 	$L__BB0_37;

	neg.s32 	%r143, %r1;
	mov.u32 	%r144, 0;
	mov.f32 	%f234, 0f00000000;
	mov.u64 	%rd51, %rd6;

$L__BB0_12:
	setp.eq.s32 	%p9, %r143, 0;
	selp.f32 	%f219, 0f3F800000, 0f00000000, %p9;
	ld.f32 	%f220, [%rd51];
	sub.f32 	%f5, %f219, %f220;
	cvt.f64.f32 	%fd1, %f5;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r18}, %fd1;
	}
	abs.f64 	%fd2, %fd1;
	setp.eq.f32 	%p10, %f5, 0f00000000;
	@%p10 bra 	$L__BB0_16;
	bra.uni 	$L__BB0_13;

$L__BB0_16:
	mov.u32 	%r56, 0;
	mov.b64 	%fd115, {%r56, %r56};
	bra.uni 	$L__BB0_17;

$L__BB0_13:
	{ // callseq 3, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd115, [retval0+0];
	} // callseq 3
	setp.gt.s32 	%p11, %r18, -1;
	@%p11 bra 	$L__BB0_17;

	mov.f64 	%fd60, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd61, %fd60;
	setp.eq.f64 	%p12, %fd61, 0d4000000000000000;
	@%p12 bra 	$L__BB0_17;

	mov.f64 	%fd115, 0dFFF8000000000000;

$L__BB0_17:
	add.f64 	%fd63, %fd1, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r57}, %fd63;
	}
	and.b32  	%r58, %r57, 2146435072;
	setp.ne.s32 	%p13, %r58, 2146435072;
	@%p13 bra 	$L__BB0_24;

	setp.gtu.f64 	%p14, %fd2, 0d7FF0000000000000;
	@%p14 bra 	$L__BB0_23;
	bra.uni 	$L__BB0_19;

$L__BB0_23:
	mov.f64 	%fd65, 0d4000000000000000;
	add.rn.f64 	%fd115, %fd1, %fd65;
	bra.uni 	$L__BB0_24;

$L__BB0_19:
	setp.eq.s32 	%p15, %r12, 2146435072;
	mov.f64 	%fd64, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r59, %temp}, %fd64;
	}
	setp.eq.s32 	%p16, %r59, 0;
	and.pred  	%p17, %p15, %p16;
	@%p17 bra 	$L__BB0_22;
	bra.uni 	$L__BB0_20;

$L__BB0_22:
	setp.gt.f64 	%p21, %fd2, 0d3FF0000000000000;
	selp.b32 	%r63, 2146435072, 0, %p21;
	mov.u32 	%r64, 0;
	setp.eq.f32 	%p22, %f5, 0fBF800000;
	selp.b32 	%r65, 1072693248, %r63, %p22;
	mov.b64 	%fd115, {%r64, %r65};
	bra.uni 	$L__BB0_24;

$L__BB0_20:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r60, %temp}, %fd1;
	}
	and.b32  	%r61, %r18, 2147483647;
	setp.ne.s32 	%p18, %r61, 2146435072;
	setp.ne.s32 	%p19, %r60, 0;
	or.pred  	%p20, %p18, %p19;
	@%p20 bra 	$L__BB0_24;

	mov.u32 	%r62, 0;
	mov.b64 	%fd115, {%r62, %r13};

$L__BB0_24:
	setp.eq.f32 	%p23, %f5, 0f3F800000;
	selp.f64 	%fd66, 0d3FF0000000000000, %fd115, %p23;
	cvt.f64.f32 	%fd67, %f234;
	add.f64 	%fd68, %fd66, %fd67;
	cvt.rn.f32.f64 	%f6, %fd68;
	st.global.f32 	[%rd17], %f6;
	add.s32 	%r66, %r144, 1;
	setp.eq.s32 	%p24, %r66, %r1;
	selp.f32 	%f221, 0f3F800000, 0f00000000, %p24;
	ld.f32 	%f222, [%rd51+4];
	sub.f32 	%f7, %f221, %f222;
	cvt.f64.f32 	%fd10, %f7;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r19}, %fd10;
	}
	abs.f64 	%fd11, %fd10;
	setp.eq.f32 	%p25, %f7, 0f00000000;
	@%p25 bra 	$L__BB0_28;
	bra.uni 	$L__BB0_25;

$L__BB0_28:
	mov.u32 	%r67, 0;
	mov.b64 	%fd117, {%r67, %r67};
	bra.uni 	$L__BB0_29;

$L__BB0_25:
	{ // callseq 4, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd11;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd117, [retval0+0];
	} // callseq 4
	setp.gt.s32 	%p26, %r19, -1;
	@%p26 bra 	$L__BB0_29;

	mov.f64 	%fd69, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd70, %fd69;
	setp.eq.f64 	%p27, %fd70, 0d4000000000000000;
	@%p27 bra 	$L__BB0_29;

	mov.f64 	%fd117, 0dFFF8000000000000;

$L__BB0_29:
	add.f64 	%fd72, %fd10, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r68}, %fd72;
	}
	and.b32  	%r69, %r68, 2146435072;
	setp.ne.s32 	%p28, %r69, 2146435072;
	@%p28 bra 	$L__BB0_36;

	setp.gtu.f64 	%p29, %fd11, 0d7FF0000000000000;
	@%p29 bra 	$L__BB0_35;
	bra.uni 	$L__BB0_31;

$L__BB0_35:
	mov.f64 	%fd74, 0d4000000000000000;
	add.rn.f64 	%fd117, %fd10, %fd74;
	bra.uni 	$L__BB0_36;

$L__BB0_31:
	setp.eq.s32 	%p30, %r12, 2146435072;
	mov.f64 	%fd73, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r70, %temp}, %fd73;
	}
	setp.eq.s32 	%p31, %r70, 0;
	and.pred  	%p32, %p30, %p31;
	@%p32 bra 	$L__BB0_34;
	bra.uni 	$L__BB0_32;

$L__BB0_34:
	setp.gt.f64 	%p36, %fd11, 0d3FF0000000000000;
	selp.b32 	%r74, 2146435072, 0, %p36;
	mov.u32 	%r75, 0;
	setp.eq.f32 	%p37, %f7, 0fBF800000;
	selp.b32 	%r76, 1072693248, %r74, %p37;
	mov.b64 	%fd117, {%r75, %r76};
	bra.uni 	$L__BB0_36;

$L__BB0_32:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r71, %temp}, %fd10;
	}
	and.b32  	%r72, %r19, 2147483647;
	setp.ne.s32 	%p33, %r72, 2146435072;
	setp.ne.s32 	%p34, %r71, 0;
	or.pred  	%p35, %p33, %p34;
	@%p35 bra 	$L__BB0_36;

	mov.u32 	%r73, 0;
	mov.b64 	%fd117, {%r73, %r13};

$L__BB0_36:
	setp.eq.f32 	%p38, %f7, 0f3F800000;
	selp.f64 	%fd75, 0d3FF0000000000000, %fd117, %p38;
	cvt.f64.f32 	%fd76, %f6;
	add.f64 	%fd77, %fd75, %fd76;
	cvt.rn.f32.f64 	%f234, %fd77;
	st.global.f32 	[%rd17], %f234;
	add.s32 	%r143, %r143, 2;
	add.s64 	%rd51, %rd51, 8;
	add.s32 	%r144, %r144, 2;
	setp.eq.s32 	%p39, %r144, 10;
	@%p39 bra 	$L__BB0_93;
	bra.uni 	$L__BB0_12;

$L__BB0_37:
	neg.s32 	%r145, %r1;
	mov.u32 	%r146, 0;
	mov.f32 	%f235, 0f00000000;
	mov.u64 	%rd52, %rd6;

$L__BB0_38:
	setp.eq.s32 	%p40, %r145, 0;
	selp.f32 	%f224, 0f3F800000, 0f00000000, %p40;
	ld.f32 	%f225, [%rd52];
	sub.f32 	%f10, %f224, %f225;
	cvt.f64.f32 	%fd19, %f10;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r25}, %fd19;
	}
	abs.f64 	%fd20, %fd19;
	setp.eq.f32 	%p41, %f10, 0f00000000;
	@%p41 bra 	$L__BB0_42;
	bra.uni 	$L__BB0_39;

$L__BB0_42:
	mov.u32 	%r78, 2146435072;
	mov.u32 	%r79, 0;
	mov.b64 	%fd119, {%r79, %r78};
	bra.uni 	$L__BB0_43;

$L__BB0_39:
	{ // callseq 5, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd20;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd119, [retval0+0];
	} // callseq 5
	setp.gt.s32 	%p42, %r25, -1;
	@%p42 bra 	$L__BB0_43;

	mov.f64 	%fd78, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd79, %fd78;
	setp.eq.f64 	%p43, %fd79, 0d4000000000000000;
	@%p43 bra 	$L__BB0_43;

	mov.f64 	%fd119, 0dFFF8000000000000;

$L__BB0_43:
	add.f64 	%fd81, %fd19, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r80}, %fd81;
	}
	and.b32  	%r81, %r80, 2146435072;
	setp.ne.s32 	%p44, %r81, 2146435072;
	@%p44 bra 	$L__BB0_50;

	setp.gtu.f64 	%p45, %fd20, 0d7FF0000000000000;
	@%p45 bra 	$L__BB0_49;
	bra.uni 	$L__BB0_45;

$L__BB0_49:
	mov.f64 	%fd83, 0d4000000000000000;
	add.rn.f64 	%fd119, %fd19, %fd83;
	bra.uni 	$L__BB0_50;

$L__BB0_45:
	setp.eq.s32 	%p46, %r12, 2146435072;
	mov.f64 	%fd82, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r82, %temp}, %fd82;
	}
	setp.eq.s32 	%p47, %r82, 0;
	and.pred  	%p48, %p46, %p47;
	@%p48 bra 	$L__BB0_48;
	bra.uni 	$L__BB0_46;

$L__BB0_48:
	setp.gt.f64 	%p52, %fd20, 0d3FF0000000000000;
	selp.b32 	%r86, 0, 2146435072, %p52;
	mov.u32 	%r87, 0;
	setp.eq.f32 	%p53, %f10, 0fBF800000;
	selp.b32 	%r88, 1072693248, %r86, %p53;
	mov.b64 	%fd119, {%r87, %r88};
	bra.uni 	$L__BB0_50;

$L__BB0_46:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r83, %temp}, %fd19;
	}
	and.b32  	%r84, %r25, 2147483647;
	setp.ne.s32 	%p49, %r84, 2146435072;
	setp.ne.s32 	%p50, %r83, 0;
	or.pred  	%p51, %p49, %p50;
	@%p51 bra 	$L__BB0_50;

	mov.u32 	%r85, 0;
	mov.b64 	%fd119, {%r85, %r13};

$L__BB0_50:
	setp.eq.f32 	%p54, %f10, 0f3F800000;
	selp.f64 	%fd84, 0d3FF0000000000000, %fd119, %p54;
	cvt.f64.f32 	%fd85, %f235;
	add.f64 	%fd86, %fd84, %fd85;
	cvt.rn.f32.f64 	%f11, %fd86;
	st.global.f32 	[%rd17], %f11;
	add.s32 	%r89, %r146, 1;
	setp.eq.s32 	%p55, %r89, %r1;
	selp.f32 	%f226, 0f3F800000, 0f00000000, %p55;
	ld.f32 	%f227, [%rd52+4];
	sub.f32 	%f12, %f226, %f227;
	cvt.f64.f32 	%fd28, %f12;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r26}, %fd28;
	}
	abs.f64 	%fd29, %fd28;
	setp.eq.f32 	%p56, %f12, 0f00000000;
	@%p56 bra 	$L__BB0_54;
	bra.uni 	$L__BB0_51;

$L__BB0_54:
	mov.u32 	%r90, 2146435072;
	mov.u32 	%r91, 0;
	mov.b64 	%fd121, {%r91, %r90};
	bra.uni 	$L__BB0_55;

$L__BB0_51:
	{ // callseq 6, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd29;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd121, [retval0+0];
	} // callseq 6
	setp.gt.s32 	%p57, %r26, -1;
	@%p57 bra 	$L__BB0_55;

	mov.f64 	%fd87, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd88, %fd87;
	setp.eq.f64 	%p58, %fd88, 0d4000000000000000;
	@%p58 bra 	$L__BB0_55;

	mov.f64 	%fd121, 0dFFF8000000000000;

$L__BB0_55:
	add.f64 	%fd90, %fd28, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r92}, %fd90;
	}
	and.b32  	%r93, %r92, 2146435072;
	setp.ne.s32 	%p59, %r93, 2146435072;
	@%p59 bra 	$L__BB0_62;

	setp.gtu.f64 	%p60, %fd29, 0d7FF0000000000000;
	@%p60 bra 	$L__BB0_61;
	bra.uni 	$L__BB0_57;

$L__BB0_61:
	mov.f64 	%fd92, 0d4000000000000000;
	add.rn.f64 	%fd121, %fd28, %fd92;
	bra.uni 	$L__BB0_62;

$L__BB0_57:
	setp.eq.s32 	%p61, %r12, 2146435072;
	mov.f64 	%fd91, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r94, %temp}, %fd91;
	}
	setp.eq.s32 	%p62, %r94, 0;
	and.pred  	%p63, %p61, %p62;
	@%p63 bra 	$L__BB0_60;
	bra.uni 	$L__BB0_58;

$L__BB0_60:
	setp.gt.f64 	%p67, %fd29, 0d3FF0000000000000;
	selp.b32 	%r98, 0, 2146435072, %p67;
	mov.u32 	%r99, 0;
	setp.eq.f32 	%p68, %f12, 0fBF800000;
	selp.b32 	%r100, 1072693248, %r98, %p68;
	mov.b64 	%fd121, {%r99, %r100};
	bra.uni 	$L__BB0_62;

$L__BB0_58:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r95, %temp}, %fd28;
	}
	and.b32  	%r96, %r26, 2147483647;
	setp.ne.s32 	%p64, %r96, 2146435072;
	setp.ne.s32 	%p65, %r95, 0;
	or.pred  	%p66, %p64, %p65;
	@%p66 bra 	$L__BB0_62;

	mov.u32 	%r97, 0;
	mov.b64 	%fd121, {%r97, %r13};

$L__BB0_62:
	setp.eq.f32 	%p69, %f12, 0f3F800000;
	selp.f64 	%fd93, 0d3FF0000000000000, %fd121, %p69;
	cvt.f64.f32 	%fd94, %f11;
	add.f64 	%fd95, %fd93, %fd94;
	cvt.rn.f32.f64 	%f235, %fd95;
	st.global.f32 	[%rd17], %f235;
	add.s64 	%rd52, %rd52, 8;
	add.s32 	%r145, %r145, 2;
	add.s32 	%r146, %r146, 2;
	setp.eq.s32 	%p70, %r146, 10;
	@%p70 bra 	$L__BB0_93;
	bra.uni 	$L__BB0_38;

$L__BB0_93:
	{ // callseq 9, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd4;
	call.uni 
	free, 
	(
	param0
	);
	} // callseq 9
	{ // callseq 10, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd5;
	call.uni 
	free, 
	(
	param0
	);
	} // callseq 10
	{ // callseq 11, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd6;
	call.uni 
	free, 
	(
	param0
	);
	} // callseq 11

$L__BB0_94:
	ret;

}
.func  (.param .b64 func_retval0) __internal_accurate_pow(
	.param .b64 __internal_accurate_pow_param_0
)
{
	.reg .pred 	%p<10>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<53>;
	.reg .f64 	%fd<138>;


	ld.param.f64 	%fd12, [__internal_accurate_pow_param_0];
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r50}, %fd12;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r49, %temp}, %fd12;
	}
	shr.u32 	%r51, %r50, 20;
	setp.ne.s32 	%p1, %r51, 0;
	@%p1 bra 	$L__BB1_2;

	mul.f64 	%fd13, %fd12, 0d4350000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r50}, %fd13;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r49, %temp}, %fd13;
	}
	shr.u32 	%r16, %r50, 20;
	add.s32 	%r51, %r16, -54;

$L__BB1_2:
	add.s32 	%r52, %r51, -1023;
	and.b32  	%r17, %r50, -2146435073;
	or.b32  	%r18, %r17, 1072693248;
	mov.b64 	%fd135, {%r49, %r18};
	setp.lt.u32 	%p2, %r18, 1073127583;
	@%p2 bra 	$L__BB1_4;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r19, %temp}, %fd135;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r20}, %fd135;
	}
	add.s32 	%r21, %r20, -1048576;
	mov.b64 	%fd135, {%r19, %r21};
	add.s32 	%r52, %r51, -1022;

$L__BB1_4:
	add.f64 	%fd14, %fd135, 0d3FF0000000000000;
	mov.f64 	%fd15, 0d3FF0000000000000;
	rcp.approx.ftz.f64 	%fd16, %fd14;
	neg.f64 	%fd17, %fd14;
	fma.rn.f64 	%fd18, %fd17, %fd16, %fd15;
	fma.rn.f64 	%fd19, %fd18, %fd18, %fd18;
	fma.rn.f64 	%fd20, %fd19, %fd16, %fd16;
	add.f64 	%fd21, %fd135, 0dBFF0000000000000;
	mul.f64 	%fd22, %fd21, %fd20;
	fma.rn.f64 	%fd23, %fd21, %fd20, %fd22;
	mul.f64 	%fd24, %fd23, %fd23;
	mov.f64 	%fd25, 0d3ED0F5D241AD3B5A;
	mov.f64 	%fd26, 0d3EB0F5FF7D2CAFE2;
	fma.rn.f64 	%fd27, %fd26, %fd24, %fd25;
	mov.f64 	%fd28, 0d3EF3B20A75488A3F;
	fma.rn.f64 	%fd29, %fd27, %fd24, %fd28;
	mov.f64 	%fd30, 0d3F1745CDE4FAECD5;
	fma.rn.f64 	%fd31, %fd29, %fd24, %fd30;
	mov.f64 	%fd32, 0d3F3C71C7258A578B;
	fma.rn.f64 	%fd33, %fd31, %fd24, %fd32;
	mov.f64 	%fd34, 0d3F6249249242B910;
	fma.rn.f64 	%fd35, %fd33, %fd24, %fd34;
	mov.f64 	%fd36, 0d3F89999999999DFB;
	fma.rn.f64 	%fd37, %fd35, %fd24, %fd36;
	sub.f64 	%fd38, %fd21, %fd23;
	add.f64 	%fd39, %fd38, %fd38;
	mov.f64 	%fd40, 0d4000000000000000;
	neg.f64 	%fd41, %fd23;
	fma.rn.f64 	%fd42, %fd41, %fd21, %fd39;
	mul.f64 	%fd43, %fd20, %fd42;
	fma.rn.f64 	%fd44, %fd24, %fd37, 0d3FB5555555555555;
	mov.f64 	%fd45, 0d3FB5555555555555;
	sub.f64 	%fd46, %fd45, %fd44;
	fma.rn.f64 	%fd47, %fd24, %fd37, %fd46;
	add.f64 	%fd48, %fd47, 0d0000000000000000;
	add.f64 	%fd49, %fd48, 0dBC46A4CB00B9E7B0;
	add.f64 	%fd50, %fd44, %fd49;
	sub.f64 	%fd51, %fd44, %fd50;
	add.f64 	%fd52, %fd49, %fd51;
	mul.rn.f64 	%fd53, %fd23, %fd23;
	neg.f64 	%fd54, %fd53;
	fma.rn.f64 	%fd55, %fd23, %fd23, %fd54;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r22, %temp}, %fd43;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r23}, %fd43;
	}
	add.s32 	%r24, %r23, 1048576;
	mov.b64 	%fd56, {%r22, %r24};
	fma.rn.f64 	%fd57, %fd23, %fd56, %fd55;
	mul.rn.f64 	%fd58, %fd53, %fd23;
	neg.f64 	%fd59, %fd58;
	fma.rn.f64 	%fd60, %fd53, %fd23, %fd59;
	fma.rn.f64 	%fd61, %fd53, %fd43, %fd60;
	fma.rn.f64 	%fd62, %fd57, %fd23, %fd61;
	mul.rn.f64 	%fd63, %fd50, %fd58;
	neg.f64 	%fd64, %fd63;
	fma.rn.f64 	%fd65, %fd50, %fd58, %fd64;
	fma.rn.f64 	%fd66, %fd50, %fd62, %fd65;
	fma.rn.f64 	%fd67, %fd52, %fd58, %fd66;
	add.f64 	%fd68, %fd63, %fd67;
	sub.f64 	%fd69, %fd63, %fd68;
	add.f64 	%fd70, %fd67, %fd69;
	add.f64 	%fd71, %fd23, %fd68;
	sub.f64 	%fd72, %fd23, %fd71;
	add.f64 	%fd73, %fd68, %fd72;
	add.f64 	%fd74, %fd70, %fd73;
	add.f64 	%fd75, %fd43, %fd74;
	add.f64 	%fd76, %fd71, %fd75;
	sub.f64 	%fd77, %fd71, %fd76;
	add.f64 	%fd78, %fd75, %fd77;
	xor.b32  	%r25, %r52, -2147483648;
	mov.u32 	%r26, -2147483648;
	mov.u32 	%r27, 1127219200;
	mov.b64 	%fd79, {%r25, %r27};
	mov.b64 	%fd80, {%r26, %r27};
	sub.f64 	%fd81, %fd79, %fd80;
	mov.f64 	%fd82, 0d3FE62E42FEFA39EF;
	fma.rn.f64 	%fd83, %fd81, %fd82, %fd76;
	neg.f64 	%fd84, %fd81;
	fma.rn.f64 	%fd85, %fd84, %fd82, %fd83;
	sub.f64 	%fd86, %fd85, %fd76;
	sub.f64 	%fd87, %fd78, %fd86;
	mov.f64 	%fd88, 0d3C7ABC9E3B39803F;
	fma.rn.f64 	%fd89, %fd81, %fd88, %fd87;
	add.f64 	%fd90, %fd83, %fd89;
	sub.f64 	%fd91, %fd83, %fd90;
	add.f64 	%fd92, %fd89, %fd91;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r28}, %fd40;
	}
	shl.b32 	%r29, %r28, 1;
	setp.gt.u32 	%p3, %r29, -33554433;
	and.b32  	%r30, %r28, -15728641;
	selp.b32 	%r31, %r30, %r28, %p3;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r32, %temp}, %fd40;
	}
	mov.b64 	%fd93, {%r32, %r31};
	mul.rn.f64 	%fd94, %fd90, %fd93;
	neg.f64 	%fd95, %fd94;
	fma.rn.f64 	%fd96, %fd90, %fd93, %fd95;
	fma.rn.f64 	%fd97, %fd92, %fd93, %fd96;
	add.f64 	%fd4, %fd94, %fd97;
	sub.f64 	%fd98, %fd94, %fd4;
	add.f64 	%fd5, %fd97, %fd98;
	mov.f64 	%fd99, 0d4338000000000000;
	mov.f64 	%fd100, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd101, %fd4, %fd100, %fd99;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r13, %temp}, %fd101;
	}
	mov.f64 	%fd102, 0dC338000000000000;
	add.rn.f64 	%fd103, %fd101, %fd102;
	mov.f64 	%fd104, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd105, %fd103, %fd104, %fd4;
	mov.f64 	%fd106, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd107, %fd103, %fd106, %fd105;
	mov.f64 	%fd108, 0d3E928AF3FCA213EA;
	mov.f64 	%fd109, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd110, %fd109, %fd107, %fd108;
	mov.f64 	%fd111, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd112, %fd110, %fd107, %fd111;
	mov.f64 	%fd113, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd114, %fd112, %fd107, %fd113;
	mov.f64 	%fd115, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd116, %fd114, %fd107, %fd115;
	mov.f64 	%fd117, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd118, %fd116, %fd107, %fd117;
	mov.f64 	%fd119, 0d3F81111111122322;
	fma.rn.f64 	%fd120, %fd118, %fd107, %fd119;
	mov.f64 	%fd121, 0d3FA55555555502A1;
	fma.rn.f64 	%fd122, %fd120, %fd107, %fd121;
	mov.f64 	%fd123, 0d3FC5555555555511;
	fma.rn.f64 	%fd124, %fd122, %fd107, %fd123;
	mov.f64 	%fd125, 0d3FE000000000000B;
	fma.rn.f64 	%fd126, %fd124, %fd107, %fd125;
	fma.rn.f64 	%fd127, %fd126, %fd107, %fd15;
	fma.rn.f64 	%fd128, %fd127, %fd107, %fd15;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r14, %temp}, %fd128;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r15}, %fd128;
	}
	shl.b32 	%r33, %r13, 20;
	add.s32 	%r34, %r15, %r33;
	mov.b64 	%fd136, {%r14, %r34};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r35}, %fd4;
	}
	mov.b32 	%f2, %r35;
	abs.f32 	%f1, %f2;
	setp.lt.f32 	%p4, %f1, 0f4086232B;
	@%p4 bra 	$L__BB1_7;

	setp.lt.f64 	%p5, %fd4, 0d0000000000000000;
	add.f64 	%fd129, %fd4, 0d7FF0000000000000;
	selp.f64 	%fd136, 0d0000000000000000, %fd129, %p5;
	setp.geu.f32 	%p6, %f1, 0f40874800;
	@%p6 bra 	$L__BB1_7;

	mov.f64 	%fd134, 0d4338000000000000;
	mov.f64 	%fd133, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd132, %fd4, %fd133, %fd134;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r48, %temp}, %fd132;
	}
	shr.u32 	%r36, %r48, 31;
	add.s32 	%r37, %r48, %r36;
	shr.s32 	%r38, %r37, 1;
	shl.b32 	%r39, %r38, 20;
	add.s32 	%r40, %r15, %r39;
	mov.b64 	%fd130, {%r14, %r40};
	sub.s32 	%r41, %r48, %r38;
	shl.b32 	%r42, %r41, 20;
	add.s32 	%r43, %r42, 1072693248;
	mov.u32 	%r44, 0;
	mov.b64 	%fd131, {%r44, %r43};
	mul.f64 	%fd136, %fd130, %fd131;

$L__BB1_7:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r45}, %fd136;
	}
	and.b32  	%r46, %r45, 2147483647;
	setp.eq.s32 	%p7, %r46, 2146435072;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r47, %temp}, %fd136;
	}
	setp.eq.s32 	%p8, %r47, 0;
	and.pred  	%p9, %p8, %p7;
	@%p9 bra 	$L__BB1_9;

	fma.rn.f64 	%fd136, %fd136, %fd5, %fd136;

$L__BB1_9:
	st.param.f64 	[func_retval0+0], %fd136;
	ret;

}

