$date
	Sat Dec 03 20:55:22 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module TTTWC $end
$var wire 1 ! win_X $end
$var wire 1 " win_O $end
$var reg 9 # O [8:0] $end
$var reg 9 $ X [8:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b101010 $
b10001 #
0"
0!
$end
#5000
1"
b10101010 $
b100010001 #
#10000
