INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ee.cooper.edu/user/d/david.yang/Hardware Design/Lecture 4/Week4_carry_adder/Week4_carry_adder.sim/sim_1/impl/timing/xsim/carry_adder_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carry_adder
INFO: [VRFC 10-311] analyzing module glbl
