#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002dc45b39380 .scope module, "tb" "tb" 2 2;
 .timescale 0 0;
v000002dc45b8e930_0 .var "clk", 0 0;
v000002dc45b8ed90_0 .net "out_1", 0 0, L_000002dc45b8e430;  1 drivers
v000002dc45b8e2f0_0 .net "out_2", 0 0, L_000002dc45b8e570;  1 drivers
v000002dc45b8ecf0_0 .net "out_3", 0 0, L_000002dc45b8ebb0;  1 drivers
v000002dc45b8e9d0_0 .net "out_4", 0 0, L_000002dc45b8ec50;  1 drivers
v000002dc45b8ea70_0 .var "p", 0 0;
v000002dc45b8ef70_0 .var "q", 0 0;
v000002dc45b8e390_0 .var "rst", 0 0;
v000002dc45b8e4d0_0 .var/i "seed", 31 0;
v000002dc45b8eb10_0 .net "stat", 2 0, v000002dc45b8e250_0;  1 drivers
E_000002dc45aa7d20 .event posedge, v000002dc45b8e070_0;
S_000002dc45b39510 .scope module, "fsm" "BasicFSM" 2 12, 3 1 0, S_000002dc45b39380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /OUTPUT 1 "output_1";
    .port_info 5 /OUTPUT 1 "output_2";
    .port_info 6 /OUTPUT 1 "output_3";
    .port_info 7 /OUTPUT 1 "output_4";
    .port_info 8 /OUTPUT 3 "status";
P_000002dc45b02a80 .param/l "STATE_1" 1 3 22, C4<001>;
P_000002dc45b02ab8 .param/l "STATE_2" 1 3 23, C4<010>;
P_000002dc45b02af0 .param/l "STATE_3" 1 3 24, C4<011>;
P_000002dc45b02b28 .param/l "STATE_4" 1 3 25, C4<100>;
P_000002dc45b02b60 .param/l "STATE_5_PLACEHOLDER" 1 3 26, C4<101>;
P_000002dc45b02b98 .param/l "STATE_6_PLACEHOLDER" 1 3 27, C4<110>;
P_000002dc45b02bd0 .param/l "STATE_7_PLACEHOLDER" 1 3 28, C4<111>;
P_000002dc45b02c08 .param/l "STATE_INITIAL" 1 3 21, C4<000>;
L_000002dc45b8f038 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000002dc45b28d90_0 .net/2u *"_ivl_0", 2 0, L_000002dc45b8f038;  1 drivers
L_000002dc45b8f110 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000002dc45b02c50_0 .net/2u *"_ivl_12", 2 0, L_000002dc45b8f110;  1 drivers
L_000002dc45b8f080 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000002dc45b02cf0_0 .net/2u *"_ivl_4", 2 0, L_000002dc45b8f080;  1 drivers
L_000002dc45b8f0c8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000002dc45b02d90_0 .net/2u *"_ivl_8", 2 0, L_000002dc45b8f0c8;  1 drivers
v000002dc45b8e890_0 .net "a", 0 0, v000002dc45b8ea70_0;  1 drivers
v000002dc45b8e6b0_0 .net "b", 0 0, v000002dc45b8ef70_0;  1 drivers
v000002dc45b8e070_0 .net "clock", 0 0, v000002dc45b8e930_0;  1 drivers
v000002dc45b8e610_0 .var "currentState", 2 0;
v000002dc45b8ee30_0 .var "nextState", 2 0;
v000002dc45b8e750_0 .net "output_1", 0 0, L_000002dc45b8e430;  alias, 1 drivers
v000002dc45b8e110_0 .net "output_2", 0 0, L_000002dc45b8e570;  alias, 1 drivers
v000002dc45b8e7f0_0 .net "output_3", 0 0, L_000002dc45b8ebb0;  alias, 1 drivers
v000002dc45b8eed0_0 .net "output_4", 0 0, L_000002dc45b8ec50;  alias, 1 drivers
v000002dc45b8e1b0_0 .net "reset", 0 0, v000002dc45b8e390_0;  1 drivers
v000002dc45b8e250_0 .var "status", 2 0;
E_000002dc45aa8660 .event anyedge, v000002dc45b8e610_0, v000002dc45b8e890_0, v000002dc45b8e6b0_0;
E_000002dc45aa8420 .event posedge, v000002dc45b8e1b0_0, v000002dc45b8e070_0;
E_000002dc45aa8460 .event anyedge, v000002dc45b8e610_0;
L_000002dc45b8e430 .cmp/eq 3, v000002dc45b8e610_0, L_000002dc45b8f038;
L_000002dc45b8e570 .cmp/eq 3, v000002dc45b8e610_0, L_000002dc45b8f080;
L_000002dc45b8ebb0 .cmp/eq 3, v000002dc45b8e610_0, L_000002dc45b8f0c8;
L_000002dc45b8ec50 .cmp/eq 3, v000002dc45b8e610_0, L_000002dc45b8f110;
    .scope S_000002dc45b39510;
T_0 ;
    %wait E_000002dc45aa8460;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002dc45b8e250_0, 0, 3;
    %load/vec4 v000002dc45b8e610_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002dc45b8e250_0, 0, 3;
    %jmp T_0.4;
T_0.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002dc45b8e250_0, 0, 3;
    %jmp T_0.4;
T_0.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000002dc45b8e250_0, 0, 3;
    %jmp T_0.4;
T_0.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000002dc45b8e250_0, 0, 3;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002dc45b39510;
T_1 ;
    %wait E_000002dc45aa8420;
    %load/vec4 v000002dc45b8e1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002dc45b8e610_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002dc45b8ee30_0;
    %assign/vec4 v000002dc45b8e610_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002dc45b39510;
T_2 ;
    %wait E_000002dc45aa8660;
    %load/vec4 v000002dc45b8e610_0;
    %store/vec4 v000002dc45b8ee30_0, 0, 3;
    %load/vec4 v000002dc45b8e610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %jmp T_2.8;
T_2.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002dc45b8ee30_0, 0, 3;
    %jmp T_2.8;
T_2.1 ;
    %load/vec4 v000002dc45b8e890_0;
    %load/vec4 v000002dc45b8e6b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002dc45b8ee30_0, 0, 3;
T_2.9 ;
    %jmp T_2.8;
T_2.2 ;
    %load/vec4 v000002dc45b8e890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000002dc45b8ee30_0, 0, 3;
T_2.11 ;
    %jmp T_2.8;
T_2.3 ;
    %load/vec4 v000002dc45b8e890_0;
    %nor/r;
    %load/vec4 v000002dc45b8e6b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.13, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002dc45b8ee30_0, 0, 3;
    %jmp T_2.14;
T_2.13 ;
    %load/vec4 v000002dc45b8e890_0;
    %load/vec4 v000002dc45b8e6b0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.15, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000002dc45b8ee30_0, 0, 3;
T_2.15 ;
T_2.14 ;
    %jmp T_2.8;
T_2.4 ;
    %jmp T_2.8;
T_2.5 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002dc45b8ee30_0, 0, 3;
    %jmp T_2.8;
T_2.6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002dc45b8ee30_0, 0, 3;
    %jmp T_2.8;
T_2.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002dc45b8ee30_0, 0, 3;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000002dc45b39380;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002dc45b8e930_0, 0, 1;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v000002dc45b8e930_0;
    %nor/r;
    %store/vec4 v000002dc45b8e930_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_000002dc45b39380;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002dc45b8e390_0, 0, 1;
    %wait E_000002dc45aa7d20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002dc45b8e390_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_000002dc45b39380;
T_5 ;
    %vpi_call 2 30 "$dumpfile", "out.vcd" {0 0 0};
    %vpi_call 2 31 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002dc45b39380 {0 0 0};
    %pushi/vec4 457858, 0, 32;
    %store/vec4 v000002dc45b8e4d0_0, 0, 32;
    %pushi/vec4 30, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %vpi_func 2 34 "$random" 32, v000002dc45b8e4d0_0 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %store/vec4 v000002dc45b8ef70_0, 0, 1;
    %store/vec4 v000002dc45b8ea70_0, 0, 1;
    %delay 5, 0;
    %vpi_call 2 36 "$display", "%t : reset=%b : a=%b : b=%b: clock=%b : Status:%b : Out1=%b : Out2=%b : Out3=%b : Out4=%b ", $time, v000002dc45b8e390_0, v000002dc45b8ea70_0, v000002dc45b8ef70_0, v000002dc45b8e930_0, v000002dc45b8eb10_0, v000002dc45b8ed90_0, v000002dc45b8e2f0_0, v000002dc45b8ecf0_0, v000002dc45b8e9d0_0 {0 0 0};
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %vpi_call 2 40 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_fsm.v";
    "./Basic_FSM.v";
