Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4.1 (win64) Build 2117270 Tue Jan 30 15:32:00 MST 2018
| Date             : Fri Mar 30 14:04:50 2018
| Host             : STKServer running 64-bit major release  (build 9200)
| Command          : report_power -file leon3mp_power_routed.rpt -pb leon3mp_power_summary_routed.pb -rpx leon3mp_power_routed.rpx
| Design           : leon3mp
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.961        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.841        |
| Device Static (W)        | 0.120        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 73.9         |
| Junction Temperature (C) | 36.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Slice Logic             |     0.044 |       65 |       --- |             --- |
|   LUT as Logic          |     0.035 |       14 |     53200 |            0.03 |
|   BUFG                  |     0.006 |        1 |        32 |            3.13 |
|   Register              |     0.003 |       21 |    106400 |            0.02 |
|   LUT as Shift Register |    <0.001 |        1 |     17400 |           <0.01 |
|   Others                |     0.000 |       27 |       --- |             --- |
| Signals                 |     0.064 |       39 |       --- |             --- |
| I/O                     |     0.733 |       16 |       200 |            8.00 |
| Static Power            |     0.120 |          |           |                 |
| Total                   |     0.961 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.123 |       0.112 |      0.011 |
| Vccaux    |       1.800 |     0.039 |       0.027 |      0.013 |
| Vcco33    |       3.300 |     0.207 |       0.206 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.023 |       0.000 |      0.023 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | High       | User specified more than 25% of internal nodes         |                                                                                                                    |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------+-----------+
| Name                          | Power (W) |
+-------------------------------+-----------+
| leon3mp                       |     0.841 |
|   ahbjtaggen0.ahbjtag0        |     0.105 |
|     gtckbuf.tckbuf            |     0.008 |
|       xil.xil0                |     0.008 |
|     gupdff.updff              |     0.002 |
|     newcom.jtagcom0           |     0.042 |
|     tap0                      |     0.053 |
|       zynq7v.u0               |     0.053 |
|   dsuact_pad                  |     0.000 |
|     xcv.x0                    |     0.000 |
|   gpio0.pio_pads3[11].pio_pad |     0.000 |
|     xcv.x0                    |     0.000 |
|   gpio0.pio_pads3[12].pio_pad |     0.000 |
|     xcv.x0                    |     0.000 |
|   gpio0.pio_pads3[13].pio_pad |     0.000 |
|     xcv.x0                    |     0.000 |
|   gpio0.pio_pads3[14].pio_pad |     0.000 |
|     xcv.x0                    |     0.000 |
|   gpio0.pio_pads[1].pio_pad   |     0.000 |
|     xcv.x0                    |     0.000 |
|       cmos0.cmos_18.slow0.op  |     0.000 |
|   gpio0.pio_pads[2].pio_pad   |     0.000 |
|     xcv.x0                    |     0.000 |
|       cmos0.cmos_18.slow0.op  |     0.000 |
|   gpio0.pio_pads[3].pio_pad   |     0.000 |
|     xcv.x0                    |     0.000 |
|       cmos0.cmos_18.slow0.op  |     0.000 |
|   gpio0.pio_pads[4].pio_pad   |     0.000 |
|     xcv.x0                    |     0.000 |
|       cmos0.cmos_18.slow0.op  |     0.000 |
|   gpio0.pio_pads[5].pio_pad   |     0.000 |
|     xcv.x0                    |     0.000 |
|       cmos0.cmos_18.slow0.op  |     0.000 |
|   gpio0.pio_pads[6].pio_pad   |     0.000 |
|     xcv.x0                    |     0.000 |
|       cmos0.cmos_18.slow0.op  |     0.000 |
|   gpio0.pio_pads[7].pio_pad   |     0.000 |
|     xcv.x0                    |     0.000 |
|       cmos0.cmos_18.slow0.op  |     0.000 |
|   hready_pad                  |     0.000 |
|     xcv.x0                    |     0.000 |
|   led1_pad                    |     0.000 |
|     xcv.x0                    |     0.000 |
|   reset_pad                   |     0.007 |
|     xcv.x0                    |     0.007 |
|   rsti_pad                    |     0.729 |
|     xcv.x0                    |     0.729 |
+-------------------------------+-----------+


