Analysis & Synthesis report for MIPS_RISK_PipelinedProcessor
Wed Apr 03 10:26:16 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Parameter Settings for User Entity Instance: ID_CTRL_REG:inst|nBit_mux2:REG_mux
 10. Parameter Settings for User Entity Instance: ID_CTRL_REG:inst|nBit_mux2:REG_mux|nBit_tristate_buffer:tsb0
 11. Parameter Settings for User Entity Instance: ID_CTRL_REG:inst|nBit_mux2:REG_mux|nBit_tristate_buffer:tsb1
 12. Parameter Settings for User Entity Instance: ID_CTRL_REG:inst|reg_block_r2w1:registers
 13. Parameter Settings for User Entity Instance: ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_decoder:decode
 14. Parameter Settings for User Entity Instance: ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg
 15. Parameter Settings for User Entity Instance: ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg
 16. Parameter Settings for User Entity Instance: ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg
 17. Parameter Settings for User Entity Instance: ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg
 18. Parameter Settings for User Entity Instance: ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg
 19. Parameter Settings for User Entity Instance: ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg
 20. Parameter Settings for User Entity Instance: ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg
 21. Parameter Settings for User Entity Instance: ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg
 22. Parameter Settings for User Entity Instance: ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_decoder:dec1
 23. Parameter Settings for User Entity Instance: ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:0:tsb1
 24. Parameter Settings for User Entity Instance: ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:1:tsb1
 25. Parameter Settings for User Entity Instance: ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:2:tsb1
 26. Parameter Settings for User Entity Instance: ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:3:tsb1
 27. Parameter Settings for User Entity Instance: ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:4:tsb1
 28. Parameter Settings for User Entity Instance: ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:5:tsb1
 29. Parameter Settings for User Entity Instance: ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:6:tsb1
 30. Parameter Settings for User Entity Instance: ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:7:tsb1
 31. Parameter Settings for User Entity Instance: ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_decoder:dec2
 32. Parameter Settings for User Entity Instance: ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:0:tsb2
 33. Parameter Settings for User Entity Instance: ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:1:tsb2
 34. Parameter Settings for User Entity Instance: ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:2:tsb2
 35. Parameter Settings for User Entity Instance: ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:3:tsb2
 36. Parameter Settings for User Entity Instance: ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:4:tsb2
 37. Parameter Settings for User Entity Instance: ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:5:tsb2
 38. Parameter Settings for User Entity Instance: ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:6:tsb2
 39. Parameter Settings for User Entity Instance: ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:7:tsb2
 40. Port Connectivity Checks: "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg"
 41. Port Connectivity Checks: "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg"
 42. Port Connectivity Checks: "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg"
 43. Port Connectivity Checks: "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg"
 44. Port Connectivity Checks: "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg"
 45. Port Connectivity Checks: "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg"
 46. Port Connectivity Checks: "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg"
 47. Port Connectivity Checks: "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:0:dff|d_latch:master"
 48. Port Connectivity Checks: "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg"
 49. Port Connectivity Checks: "ID_CTRL_REG:inst|MIPS_RISK_SingleCycle_instruction_breakdown:inst_breakdown"
 50. Elapsed Time Per Partition
 51. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Apr 03 10:26:15 2024      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; MIPS_RISK_PipelinedProcessor               ;
; Top-level Entity Name              ; component_test                             ;
; Family                             ; Cyclone IV GX                              ;
; Total logic elements               ; 239                                        ;
;     Total combinational functions  ; 111                                        ;
;     Dedicated logic registers      ; 128                                        ;
; Total registers                    ; 128                                        ;
; Total pins                         ; 185                                        ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total GXB Receiver Channel PCS     ; 0                                          ;
; Total GXB Receiver Channel PMA     ; 0                                          ;
; Total GXB Transmitter Channel PCS  ; 0                                          ;
; Total GXB Transmitter Channel PMA  ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                  ;
+----------------------------------------------------------------------------+--------------------+------------------------------+
; Option                                                                     ; Setting            ; Default Value                ;
+----------------------------------------------------------------------------+--------------------+------------------------------+
; Top-level entity name                                                      ; component_test     ; MIPS_RISK_PipelinedProcessor ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX                ;
; Use smart compilation                                                      ; Off                ; Off                          ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                           ;
; Enable compact report table                                                ; Off                ; Off                          ;
; Restructure Multiplexers                                                   ; Auto               ; Auto                         ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                          ;
; Preserve fewer node names                                                  ; On                 ; On                           ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                          ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001                 ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993                    ;
; State Machine Processing                                                   ; Auto               ; Auto                         ;
; Safe State Machine                                                         ; Off                ; Off                          ;
; Extract Verilog State Machines                                             ; On                 ; On                           ;
; Extract VHDL State Machines                                                ; On                 ; On                           ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                          ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000                         ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                          ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                           ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                           ;
; Parallel Synthesis                                                         ; On                 ; On                           ;
; DSP Block Balancing                                                        ; Auto               ; Auto                         ;
; NOT Gate Push-Back                                                         ; On                 ; On                           ;
; Power-Up Don't Care                                                        ; On                 ; On                           ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                          ;
; Remove Duplicate Registers                                                 ; On                 ; On                           ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                          ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                          ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                          ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                          ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                          ;
; Ignore SOFT Buffers                                                        ; On                 ; On                           ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                          ;
; Optimization Technique                                                     ; Balanced           ; Balanced                     ;
; Carry Chain Length                                                         ; 70                 ; 70                           ;
; Auto Carry Chains                                                          ; On                 ; On                           ;
; Auto Open-Drain Pins                                                       ; On                 ; On                           ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                          ;
; Auto ROM Replacement                                                       ; On                 ; On                           ;
; Auto RAM Replacement                                                       ; On                 ; On                           ;
; Auto DSP Block Replacement                                                 ; On                 ; On                           ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto                         ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto                         ;
; Auto Clock Enable Replacement                                              ; On                 ; On                           ;
; Strict RAM Replacement                                                     ; Off                ; Off                          ;
; Allow Synchronous Control Signals                                          ; On                 ; On                           ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                          ;
; Auto RAM Block Balancing                                                   ; On                 ; On                           ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                          ;
; Auto Resource Sharing                                                      ; Off                ; Off                          ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                          ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                          ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                          ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                           ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                          ;
; Timing-Driven Synthesis                                                    ; On                 ; On                           ;
; Report Parameter Settings                                                  ; On                 ; On                           ;
; Report Source Assignments                                                  ; On                 ; On                           ;
; Report Connectivity Checks                                                 ; On                 ; On                           ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                          ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                            ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation           ;
; HDL message level                                                          ; Level2             ; Level2                       ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                          ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000                         ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000                         ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                          ;
; Clock MUX Protection                                                       ; On                 ; On                           ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                          ;
; Block Design Naming                                                        ; Auto               ; Auto                         ;
; SDC constraint protection                                                  ; Off                ; Off                          ;
; Synthesis Effort                                                           ; Auto               ; Auto                         ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                           ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                          ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium                       ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto                         ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                           ;
; Synthesis Seed                                                             ; 1                  ; 1                            ;
+----------------------------------------------------------------------------+--------------------+------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 20     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                            ;
+-------------------------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                   ; Library ;
+-------------------------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------------------------------+---------+
; component_test.bdf                              ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/component_test.bdf                              ;         ;
; tristate_buffer.vhd                             ; yes             ; User VHDL File                     ; C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd                             ;         ;
; registers.vhd                                   ; yes             ; User VHDL File                     ; C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/registers.vhd                                   ;         ;
; nBit_tristate_buffer.vhd                        ; yes             ; User VHDL File                     ; C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_tristate_buffer.vhd                        ;         ;
; nBit_reg_en.vhd                                 ; yes             ; User VHDL File                     ; C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_reg_en.vhd                                 ;         ;
; nBit_mux2.vhd                                   ; yes             ; User VHDL File                     ; C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_mux2.vhd                                   ;         ;
; nBit_decoder.vhd                                ; yes             ; User VHDL File                     ; C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_decoder.vhd                                ;         ;
; mux2.vhd                                        ; yes             ; User VHDL File                     ; C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/mux2.vhd                                        ;         ;
; MIPS_RISK_SingleCycle_VARS.vhd                  ; yes             ; User VHDL File                     ; C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/MIPS_RISK_SingleCycle_VARS.vhd                  ;         ;
; MIPS_RISK_SingleCycle_instruction_breakdown.vhd ; yes             ; User VHDL File                     ; C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/MIPS_RISK_SingleCycle_instruction_breakdown.vhd ;         ;
; MainControlUnit.vhd                             ; yes             ; User VHDL File                     ; C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/MainControlUnit.vhd                             ;         ;
; ID_CTRL_REG.vhd                                 ; yes             ; User VHDL File                     ; C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ID_CTRL_REG.vhd                                 ;         ;
; d_latch.vhd                                     ; yes             ; User VHDL File                     ; C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd                                     ;         ;
; d_flipflop_en.vhd                               ; yes             ; User VHDL File                     ; C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_flipflop_en.vhd                               ;         ;
+-------------------------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 185              ;
; DSP block 9-bit elements ; 0                ;
; Maximum fan-out node     ; clk~input        ;
; Maximum fan-out          ; 128              ;
; Total fan-out            ; 1157             ;
; Average fan-out          ; 1.90             ;
+--------------------------+------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                  ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                     ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                          ; Library Name ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------+--------------+
; |component_test                                ; 111 (0)           ; 128 (0)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 185  ; 0            ; |component_test                                                                                                              ; work         ;
;    |ID_CTRL_REG:inst|                          ; 111 (0)           ; 128 (0)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst                                                                                             ; work         ;
;       |MainControlUnit:MainControlUnit_rkjerh| ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|MainControlUnit:MainControlUnit_rkjerh                                                      ; work         ;
;       |nBit_mux2:REG_mux|                      ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|nBit_mux2:REG_mux                                                                           ; work         ;
;          |nBit_tristate_buffer:tsb0|           ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|nBit_mux2:REG_mux|nBit_tristate_buffer:tsb0                                                 ; work         ;
;             |tristate_buffer:\loop0:0:tsb|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|nBit_mux2:REG_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:0:tsb                    ; work         ;
;             |tristate_buffer:\loop0:1:tsb|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|nBit_mux2:REG_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:1:tsb                    ; work         ;
;             |tristate_buffer:\loop0:2:tsb|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|nBit_mux2:REG_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:2:tsb                    ; work         ;
;       |reg_block_r2w1:registers|               ; 104 (0)           ; 128 (0)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers                                                                    ; work         ;
;          |nBit_decoder:dec1|                   ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_decoder:dec1                                                  ; work         ;
;          |nBit_decoder:dec2|                   ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_decoder:dec2                                                  ; work         ;
;          |nBit_decoder:decode|                 ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_decoder:decode                                                ; work         ;
;          |nBit_reg_en:\loop0:0:reg|            ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg                                           ; work         ;
;             |d_flipflop_en:\loop0:0:dff|       ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:0:dff                ; work         ;
;                |d_latch:master|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:0:dff|d_latch:master ; work         ;
;                |d_latch:slave|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:0:dff|d_latch:slave  ; work         ;
;             |d_flipflop_en:\loop0:1:dff|       ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:1:dff                ; work         ;
;                |d_latch:master|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:1:dff|d_latch:master ; work         ;
;                |d_latch:slave|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:1:dff|d_latch:slave  ; work         ;
;             |d_flipflop_en:\loop0:2:dff|       ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:2:dff                ; work         ;
;                |d_latch:master|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:2:dff|d_latch:master ; work         ;
;                |d_latch:slave|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:2:dff|d_latch:slave  ; work         ;
;             |d_flipflop_en:\loop0:3:dff|       ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:3:dff                ; work         ;
;                |d_latch:master|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:3:dff|d_latch:master ; work         ;
;                |d_latch:slave|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:3:dff|d_latch:slave  ; work         ;
;             |d_flipflop_en:\loop0:4:dff|       ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:4:dff                ; work         ;
;                |d_latch:master|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:4:dff|d_latch:master ; work         ;
;                |d_latch:slave|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:4:dff|d_latch:slave  ; work         ;
;             |d_flipflop_en:\loop0:5:dff|       ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:5:dff                ; work         ;
;                |d_latch:master|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:5:dff|d_latch:master ; work         ;
;                |d_latch:slave|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:5:dff|d_latch:slave  ; work         ;
;             |d_flipflop_en:\loop0:6:dff|       ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:6:dff                ; work         ;
;                |d_latch:master|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:6:dff|d_latch:master ; work         ;
;                |d_latch:slave|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:6:dff|d_latch:slave  ; work         ;
;             |d_flipflop_en:\loop0:7:dff|       ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:7:dff                ; work         ;
;                |d_latch:master|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:7:dff|d_latch:master ; work         ;
;                |d_latch:slave|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:7:dff|d_latch:slave  ; work         ;
;          |nBit_reg_en:\loop0:1:reg|            ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg                                           ; work         ;
;             |d_flipflop_en:\loop0:0:dff|       ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:0:dff                ; work         ;
;                |d_latch:master|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:0:dff|d_latch:master ; work         ;
;                |d_latch:slave|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:0:dff|d_latch:slave  ; work         ;
;             |d_flipflop_en:\loop0:1:dff|       ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:1:dff                ; work         ;
;                |d_latch:master|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:1:dff|d_latch:master ; work         ;
;                |d_latch:slave|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:1:dff|d_latch:slave  ; work         ;
;             |d_flipflop_en:\loop0:2:dff|       ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:2:dff                ; work         ;
;                |d_latch:master|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:2:dff|d_latch:master ; work         ;
;                |d_latch:slave|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:2:dff|d_latch:slave  ; work         ;
;             |d_flipflop_en:\loop0:3:dff|       ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:3:dff                ; work         ;
;                |d_latch:master|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:3:dff|d_latch:master ; work         ;
;                |d_latch:slave|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:3:dff|d_latch:slave  ; work         ;
;             |d_flipflop_en:\loop0:4:dff|       ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:4:dff                ; work         ;
;                |d_latch:master|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:4:dff|d_latch:master ; work         ;
;                |d_latch:slave|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:4:dff|d_latch:slave  ; work         ;
;             |d_flipflop_en:\loop0:5:dff|       ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:5:dff                ; work         ;
;                |d_latch:master|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:5:dff|d_latch:master ; work         ;
;                |d_latch:slave|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:5:dff|d_latch:slave  ; work         ;
;             |d_flipflop_en:\loop0:6:dff|       ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:6:dff                ; work         ;
;                |d_latch:master|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:6:dff|d_latch:master ; work         ;
;                |d_latch:slave|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:6:dff|d_latch:slave  ; work         ;
;             |d_flipflop_en:\loop0:7:dff|       ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:7:dff                ; work         ;
;                |d_latch:master|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:7:dff|d_latch:master ; work         ;
;                |d_latch:slave|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:7:dff|d_latch:slave  ; work         ;
;          |nBit_reg_en:\loop0:2:reg|            ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg                                           ; work         ;
;             |d_flipflop_en:\loop0:0:dff|       ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:0:dff                ; work         ;
;                |d_latch:master|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:0:dff|d_latch:master ; work         ;
;                |d_latch:slave|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:0:dff|d_latch:slave  ; work         ;
;             |d_flipflop_en:\loop0:1:dff|       ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:1:dff                ; work         ;
;                |d_latch:master|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:1:dff|d_latch:master ; work         ;
;                |d_latch:slave|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:1:dff|d_latch:slave  ; work         ;
;             |d_flipflop_en:\loop0:2:dff|       ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:2:dff                ; work         ;
;                |d_latch:master|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:2:dff|d_latch:master ; work         ;
;                |d_latch:slave|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:2:dff|d_latch:slave  ; work         ;
;             |d_flipflop_en:\loop0:3:dff|       ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:3:dff                ; work         ;
;                |d_latch:master|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:3:dff|d_latch:master ; work         ;
;                |d_latch:slave|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:3:dff|d_latch:slave  ; work         ;
;             |d_flipflop_en:\loop0:4:dff|       ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:4:dff                ; work         ;
;                |d_latch:master|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:4:dff|d_latch:master ; work         ;
;                |d_latch:slave|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:4:dff|d_latch:slave  ; work         ;
;             |d_flipflop_en:\loop0:5:dff|       ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:5:dff                ; work         ;
;                |d_latch:master|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:5:dff|d_latch:master ; work         ;
;                |d_latch:slave|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:5:dff|d_latch:slave  ; work         ;
;             |d_flipflop_en:\loop0:6:dff|       ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:6:dff                ; work         ;
;                |d_latch:master|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:6:dff|d_latch:master ; work         ;
;                |d_latch:slave|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:6:dff|d_latch:slave  ; work         ;
;             |d_flipflop_en:\loop0:7:dff|       ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:7:dff                ; work         ;
;                |d_latch:master|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:7:dff|d_latch:master ; work         ;
;                |d_latch:slave|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:7:dff|d_latch:slave  ; work         ;
;          |nBit_reg_en:\loop0:3:reg|            ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg                                           ; work         ;
;             |d_flipflop_en:\loop0:0:dff|       ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:0:dff                ; work         ;
;                |d_latch:master|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:0:dff|d_latch:master ; work         ;
;                |d_latch:slave|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:0:dff|d_latch:slave  ; work         ;
;             |d_flipflop_en:\loop0:1:dff|       ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:1:dff                ; work         ;
;                |d_latch:master|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:1:dff|d_latch:master ; work         ;
;                |d_latch:slave|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:1:dff|d_latch:slave  ; work         ;
;             |d_flipflop_en:\loop0:2:dff|       ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:2:dff                ; work         ;
;                |d_latch:master|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:2:dff|d_latch:master ; work         ;
;                |d_latch:slave|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:2:dff|d_latch:slave  ; work         ;
;             |d_flipflop_en:\loop0:3:dff|       ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:3:dff                ; work         ;
;                |d_latch:master|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:3:dff|d_latch:master ; work         ;
;                |d_latch:slave|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:3:dff|d_latch:slave  ; work         ;
;             |d_flipflop_en:\loop0:4:dff|       ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:4:dff                ; work         ;
;                |d_latch:master|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:4:dff|d_latch:master ; work         ;
;                |d_latch:slave|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:4:dff|d_latch:slave  ; work         ;
;             |d_flipflop_en:\loop0:5:dff|       ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:5:dff                ; work         ;
;                |d_latch:master|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:5:dff|d_latch:master ; work         ;
;                |d_latch:slave|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:5:dff|d_latch:slave  ; work         ;
;             |d_flipflop_en:\loop0:6:dff|       ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:6:dff                ; work         ;
;                |d_latch:master|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:6:dff|d_latch:master ; work         ;
;                |d_latch:slave|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:6:dff|d_latch:slave  ; work         ;
;             |d_flipflop_en:\loop0:7:dff|       ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:7:dff                ; work         ;
;                |d_latch:master|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:7:dff|d_latch:master ; work         ;
;                |d_latch:slave|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:7:dff|d_latch:slave  ; work         ;
;          |nBit_reg_en:\loop0:4:reg|            ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg                                           ; work         ;
;             |d_flipflop_en:\loop0:0:dff|       ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:0:dff                ; work         ;
;                |d_latch:master|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:0:dff|d_latch:master ; work         ;
;                |d_latch:slave|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:0:dff|d_latch:slave  ; work         ;
;             |d_flipflop_en:\loop0:1:dff|       ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:1:dff                ; work         ;
;                |d_latch:master|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:1:dff|d_latch:master ; work         ;
;                |d_latch:slave|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:1:dff|d_latch:slave  ; work         ;
;             |d_flipflop_en:\loop0:2:dff|       ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:2:dff                ; work         ;
;                |d_latch:master|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:2:dff|d_latch:master ; work         ;
;                |d_latch:slave|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:2:dff|d_latch:slave  ; work         ;
;             |d_flipflop_en:\loop0:3:dff|       ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:3:dff                ; work         ;
;                |d_latch:master|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:3:dff|d_latch:master ; work         ;
;                |d_latch:slave|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:3:dff|d_latch:slave  ; work         ;
;             |d_flipflop_en:\loop0:4:dff|       ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:4:dff                ; work         ;
;                |d_latch:master|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:4:dff|d_latch:master ; work         ;
;                |d_latch:slave|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:4:dff|d_latch:slave  ; work         ;
;             |d_flipflop_en:\loop0:5:dff|       ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:5:dff                ; work         ;
;                |d_latch:master|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:5:dff|d_latch:master ; work         ;
;                |d_latch:slave|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:5:dff|d_latch:slave  ; work         ;
;             |d_flipflop_en:\loop0:6:dff|       ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:6:dff                ; work         ;
;                |d_latch:master|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:6:dff|d_latch:master ; work         ;
;                |d_latch:slave|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:6:dff|d_latch:slave  ; work         ;
;             |d_flipflop_en:\loop0:7:dff|       ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:7:dff                ; work         ;
;                |d_latch:master|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:7:dff|d_latch:master ; work         ;
;                |d_latch:slave|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:7:dff|d_latch:slave  ; work         ;
;          |nBit_reg_en:\loop0:5:reg|            ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg                                           ; work         ;
;             |d_flipflop_en:\loop0:0:dff|       ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:0:dff                ; work         ;
;                |d_latch:master|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:0:dff|d_latch:master ; work         ;
;                |d_latch:slave|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:0:dff|d_latch:slave  ; work         ;
;             |d_flipflop_en:\loop0:1:dff|       ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:1:dff                ; work         ;
;                |d_latch:master|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:1:dff|d_latch:master ; work         ;
;                |d_latch:slave|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:1:dff|d_latch:slave  ; work         ;
;             |d_flipflop_en:\loop0:2:dff|       ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:2:dff                ; work         ;
;                |d_latch:master|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:2:dff|d_latch:master ; work         ;
;                |d_latch:slave|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:2:dff|d_latch:slave  ; work         ;
;             |d_flipflop_en:\loop0:3:dff|       ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:3:dff                ; work         ;
;                |d_latch:master|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:3:dff|d_latch:master ; work         ;
;                |d_latch:slave|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:3:dff|d_latch:slave  ; work         ;
;             |d_flipflop_en:\loop0:4:dff|       ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:4:dff                ; work         ;
;                |d_latch:master|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:4:dff|d_latch:master ; work         ;
;                |d_latch:slave|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:4:dff|d_latch:slave  ; work         ;
;             |d_flipflop_en:\loop0:5:dff|       ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:5:dff                ; work         ;
;                |d_latch:master|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:5:dff|d_latch:master ; work         ;
;                |d_latch:slave|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:5:dff|d_latch:slave  ; work         ;
;             |d_flipflop_en:\loop0:6:dff|       ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:6:dff                ; work         ;
;                |d_latch:master|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:6:dff|d_latch:master ; work         ;
;                |d_latch:slave|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:6:dff|d_latch:slave  ; work         ;
;             |d_flipflop_en:\loop0:7:dff|       ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:7:dff                ; work         ;
;                |d_latch:master|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:7:dff|d_latch:master ; work         ;
;                |d_latch:slave|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:7:dff|d_latch:slave  ; work         ;
;          |nBit_reg_en:\loop0:6:reg|            ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg                                           ; work         ;
;             |d_flipflop_en:\loop0:0:dff|       ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:0:dff                ; work         ;
;                |d_latch:master|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:0:dff|d_latch:master ; work         ;
;                |d_latch:slave|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:0:dff|d_latch:slave  ; work         ;
;             |d_flipflop_en:\loop0:1:dff|       ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:1:dff                ; work         ;
;                |d_latch:master|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:1:dff|d_latch:master ; work         ;
;                |d_latch:slave|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:1:dff|d_latch:slave  ; work         ;
;             |d_flipflop_en:\loop0:2:dff|       ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:2:dff                ; work         ;
;                |d_latch:master|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:2:dff|d_latch:master ; work         ;
;                |d_latch:slave|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:2:dff|d_latch:slave  ; work         ;
;             |d_flipflop_en:\loop0:3:dff|       ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:3:dff                ; work         ;
;                |d_latch:master|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:3:dff|d_latch:master ; work         ;
;                |d_latch:slave|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:3:dff|d_latch:slave  ; work         ;
;             |d_flipflop_en:\loop0:4:dff|       ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:4:dff                ; work         ;
;                |d_latch:master|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:4:dff|d_latch:master ; work         ;
;                |d_latch:slave|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:4:dff|d_latch:slave  ; work         ;
;             |d_flipflop_en:\loop0:5:dff|       ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:5:dff                ; work         ;
;                |d_latch:master|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:5:dff|d_latch:master ; work         ;
;                |d_latch:slave|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:5:dff|d_latch:slave  ; work         ;
;             |d_flipflop_en:\loop0:6:dff|       ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:6:dff                ; work         ;
;                |d_latch:master|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:6:dff|d_latch:master ; work         ;
;                |d_latch:slave|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:6:dff|d_latch:slave  ; work         ;
;             |d_flipflop_en:\loop0:7:dff|       ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:7:dff                ; work         ;
;                |d_latch:master|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:7:dff|d_latch:master ; work         ;
;                |d_latch:slave|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:7:dff|d_latch:slave  ; work         ;
;          |nBit_reg_en:\loop0:7:reg|            ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg                                           ; work         ;
;             |d_flipflop_en:\loop0:0:dff|       ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:0:dff                ; work         ;
;                |d_latch:master|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:0:dff|d_latch:master ; work         ;
;                |d_latch:slave|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:0:dff|d_latch:slave  ; work         ;
;             |d_flipflop_en:\loop0:1:dff|       ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:1:dff                ; work         ;
;                |d_latch:master|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:1:dff|d_latch:master ; work         ;
;                |d_latch:slave|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:1:dff|d_latch:slave  ; work         ;
;             |d_flipflop_en:\loop0:2:dff|       ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:2:dff                ; work         ;
;                |d_latch:master|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:2:dff|d_latch:master ; work         ;
;                |d_latch:slave|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:2:dff|d_latch:slave  ; work         ;
;             |d_flipflop_en:\loop0:3:dff|       ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:3:dff                ; work         ;
;                |d_latch:master|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:3:dff|d_latch:master ; work         ;
;                |d_latch:slave|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:3:dff|d_latch:slave  ; work         ;
;             |d_flipflop_en:\loop0:4:dff|       ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:4:dff                ; work         ;
;                |d_latch:master|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:4:dff|d_latch:master ; work         ;
;                |d_latch:slave|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:4:dff|d_latch:slave  ; work         ;
;             |d_flipflop_en:\loop0:5:dff|       ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:5:dff                ; work         ;
;                |d_latch:master|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:5:dff|d_latch:master ; work         ;
;                |d_latch:slave|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:5:dff|d_latch:slave  ; work         ;
;             |d_flipflop_en:\loop0:6:dff|       ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:6:dff                ; work         ;
;                |d_latch:master|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:6:dff|d_latch:master ; work         ;
;                |d_latch:slave|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:6:dff|d_latch:slave  ; work         ;
;             |d_flipflop_en:\loop0:7:dff|       ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:7:dff                ; work         ;
;                |d_latch:master|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:7:dff|d_latch:master ; work         ;
;                |d_latch:slave|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:7:dff|d_latch:slave  ; work         ;
;          |nBit_tristate_buffer:\loop1:0:tsb1|  ; 40 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:0:tsb1                                 ; work         ;
;             |tristate_buffer:\loop0:0:tsb|     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:0:tsb1|tristate_buffer:\loop0:0:tsb    ; work         ;
;             |tristate_buffer:\loop0:1:tsb|     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:0:tsb1|tristate_buffer:\loop0:1:tsb    ; work         ;
;             |tristate_buffer:\loop0:2:tsb|     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:0:tsb1|tristate_buffer:\loop0:2:tsb    ; work         ;
;             |tristate_buffer:\loop0:3:tsb|     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:0:tsb1|tristate_buffer:\loop0:3:tsb    ; work         ;
;             |tristate_buffer:\loop0:4:tsb|     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:0:tsb1|tristate_buffer:\loop0:4:tsb    ; work         ;
;             |tristate_buffer:\loop0:5:tsb|     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:0:tsb1|tristate_buffer:\loop0:5:tsb    ; work         ;
;             |tristate_buffer:\loop0:6:tsb|     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:0:tsb1|tristate_buffer:\loop0:6:tsb    ; work         ;
;             |tristate_buffer:\loop0:7:tsb|     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:0:tsb1|tristate_buffer:\loop0:7:tsb    ; work         ;
;          |nBit_tristate_buffer:\loop2:0:tsb2|  ; 40 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:0:tsb2                                 ; work         ;
;             |tristate_buffer:\loop0:0:tsb|     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:0:tsb2|tristate_buffer:\loop0:0:tsb    ; work         ;
;             |tristate_buffer:\loop0:1:tsb|     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:0:tsb2|tristate_buffer:\loop0:1:tsb    ; work         ;
;             |tristate_buffer:\loop0:2:tsb|     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:0:tsb2|tristate_buffer:\loop0:2:tsb    ; work         ;
;             |tristate_buffer:\loop0:3:tsb|     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:0:tsb2|tristate_buffer:\loop0:3:tsb    ; work         ;
;             |tristate_buffer:\loop0:4:tsb|     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:0:tsb2|tristate_buffer:\loop0:4:tsb    ; work         ;
;             |tristate_buffer:\loop0:5:tsb|     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:0:tsb2|tristate_buffer:\loop0:5:tsb    ; work         ;
;             |tristate_buffer:\loop0:6:tsb|     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:0:tsb2|tristate_buffer:\loop0:6:tsb    ; work         ;
;             |tristate_buffer:\loop0:7:tsb|     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |component_test|ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:0:tsb2|tristate_buffer:\loop0:7:tsb    ; work         ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 128   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 128   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 64    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_CTRL_REG:inst|nBit_mux2:REG_mux ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; n              ; 3     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_CTRL_REG:inst|nBit_mux2:REG_mux|nBit_tristate_buffer:tsb0 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; n              ; 3     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_CTRL_REG:inst|nBit_mux2:REG_mux|nBit_tristate_buffer:tsb1 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; n              ; 3     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_CTRL_REG:inst|reg_block_r2w1:registers ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; dsz            ; 8     ; Signed Integer                                                ;
; dasz           ; 3     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_decoder:decode ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 3     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_decoder:dec1 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; n              ; 3     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:0:tsb1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:1:tsb1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:2:tsb1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:3:tsb1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:4:tsb1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:5:tsb1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:6:tsb1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:7:tsb1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_decoder:dec2 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; n              ; 3     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:0:tsb2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:1:tsb2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:2:tsb2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:3:tsb2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:4:tsb2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:5:tsb2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:6:tsb2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:7:tsb2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg"                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; preset ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q_not  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg"                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; preset ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q_not  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg"                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; preset ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q_not  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg"                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; preset ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q_not  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg"                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; preset ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q_not  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg"                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; preset ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q_not  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg"                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; preset ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q_not  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:0:dff|d_latch:master" ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                      ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; q_not ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                          ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg"                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; preset ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q_not  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID_CTRL_REG:inst|MIPS_RISK_SingleCycle_instruction_breakdown:inst_breakdown"                    ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; instruction_type ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Wed Apr 03 10:26:14 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_RISK_PipelinedProcessor -c MIPS_RISK_PipelinedProcessor
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file top_level.bdf
    Info (12023): Found entity 1: top_level
Info (12021): Found 1 design units, including 1 entities, in source file component_test.bdf
    Info (12023): Found entity 1: component_test
Info (12021): Found 2 design units, including 1 entities, in source file tristate_buffer.vhd
    Info (12022): Found design unit 1: tristate_buffer-structural
    Info (12023): Found entity 1: tristate_buffer
Info (12021): Found 2 design units, including 1 entities, in source file registers.vhd
    Info (12022): Found design unit 1: reg_block_r2w1-structural
    Info (12023): Found entity 1: reg_block_r2w1
Info (12021): Found 2 design units, including 1 entities, in source file pc_reg.vhd
    Info (12022): Found design unit 1: PC_reg-structural
    Info (12023): Found entity 1: PC_reg
Info (12021): Found 2 design units, including 1 entities, in source file pc_inc.vhd
    Info (12022): Found design unit 1: IF_PC_inc-structural
    Info (12023): Found entity 1: IF_PC_inc
Info (12021): Found 2 design units, including 1 entities, in source file nbit_tristate_buffer.vhd
    Info (12022): Found design unit 1: nBit_tristate_buffer-structural
    Info (12023): Found entity 1: nBit_tristate_buffer
Info (12021): Found 2 design units, including 1 entities, in source file nbit_reg_en.vhd
    Info (12022): Found design unit 1: nBit_reg_en-structural
    Info (12023): Found entity 1: nBit_reg_en
Info (12021): Found 2 design units, including 1 entities, in source file nbit_reg.vhd
    Info (12022): Found design unit 1: nBit_reg-structural
    Info (12023): Found entity 1: nBit_reg
Info (12021): Found 2 design units, including 1 entities, in source file nbit_mux2.vhd
    Info (12022): Found design unit 1: nBit_mux2-structural
    Info (12023): Found entity 1: nBit_mux2
Info (12021): Found 2 design units, including 1 entities, in source file nbit_inc1.vhd
    Info (12022): Found design unit 1: nBit_inc1-structural
    Info (12023): Found entity 1: nBit_inc1
Info (12021): Found 2 design units, including 1 entities, in source file nbit_extend_mbits.vhd
    Info (12022): Found design unit 1: nBit_extend_mBits-structural
    Info (12023): Found entity 1: nBit_extend_mBits
Info (12021): Found 2 design units, including 1 entities, in source file nbit_decoder.vhd
    Info (12022): Found design unit 1: nBit_decoder-structural
    Info (12023): Found entity 1: nBit_decoder
Info (12021): Found 2 design units, including 1 entities, in source file nbit_cla4_adder.vhd
    Info (12022): Found design unit 1: nBit_cla4_adder-structural
    Info (12023): Found entity 1: nBit_cla4_adder
Info (12021): Found 2 design units, including 1 entities, in source file nbit_adder_subtraction_block.vhd
    Info (12022): Found design unit 1: nBit_adder_subtraction_block-structural
    Info (12023): Found entity 1: nBit_adder_subtraction_block
Info (12021): Found 2 design units, including 1 entities, in source file mux2.vhd
    Info (12022): Found design unit 1: mux2-rtl
    Info (12023): Found entity 1: mux2
Info (12021): Found 2 design units, including 1 entities, in source file mux_2powmbits.vhd
    Info (12022): Found design unit 1: mux_2powMBits-structural
    Info (12023): Found entity 1: mux_2powMBits
Info (12021): Found 1 design units, including 0 entities, in source file mips_risk_singlecycle_vars.vhd
    Info (12022): Found design unit 1: MIPS_RISK_SingleCycle_VARS
Info (12021): Found 2 design units, including 1 entities, in source file mips_risk_singlecycle_instruction_breakdown.vhd
    Info (12022): Found design unit 1: MIPS_RISK_SingleCycle_instruction_breakdown-structural
    Info (12023): Found entity 1: MIPS_RISK_SingleCycle_instruction_breakdown
Info (12021): Found 2 design units, including 1 entities, in source file mipc_risk_simplecpu.vhd
    Info (12022): Found design unit 1: MIPS_RISK_SingleCycle-structural
    Info (12023): Found entity 1: MIPS_RISK_SingleCycle
Info (12021): Found 2 design units, including 1 entities, in source file mem_branch.vhd
    Info (12022): Found design unit 1: MEM_Branch-structural
    Info (12023): Found entity 1: MEM_Branch
Info (12021): Found 2 design units, including 1 entities, in source file maincontrolunit.vhd
    Info (12022): Found design unit 1: MainControlUnit-Structural
    Info (12023): Found entity 1: MainControlUnit
Info (12021): Found 2 design units, including 1 entities, in source file lu_simple.vhd
    Info (12022): Found design unit 1: LU_Simple-Structural
    Info (12023): Found entity 1: LU_Simple
Info (12021): Found 2 design units, including 1 entities, in source file id_ctrl_reg.vhd
    Info (12022): Found design unit 1: ID_CTRL_REG-structural
    Info (12023): Found entity 1: ID_CTRL_REG
Info (12021): Found 2 design units, including 1 entities, in source file half_adder.vhd
    Info (12022): Found design unit 1: half_adder-structural
    Info (12023): Found entity 1: half_adder
Info (12021): Found 2 design units, including 1 entities, in source file ex_alu_branch.vhd
    Info (12022): Found design unit 1: EX_ALU-structural
    Info (12023): Found entity 1: EX_ALU
Info (12021): Found 2 design units, including 1 entities, in source file d_latch.vhd
    Info (12022): Found design unit 1: d_latch-structural
    Info (12023): Found entity 1: d_latch
Info (12021): Found 2 design units, including 1 entities, in source file d_flipflop_en.vhd
    Info (12022): Found design unit 1: d_flipflop_en-structural
    Info (12023): Found entity 1: d_flipflop_en
Info (12021): Found 2 design units, including 1 entities, in source file d_flipflop.vhd
    Info (12022): Found design unit 1: d_flipflop-structural
    Info (12023): Found entity 1: d_flipflop
Info (12021): Found 1 design units, including 0 entities, in source file cpu_types.vhd
    Info (12022): Found design unit 1: CPU_Types
Info (12021): Found 2 design units, including 1 entities, in source file cla4_adder.vhd
    Info (12022): Found design unit 1: cla4_adder-structural
    Info (12023): Found entity 1: cla4_adder
Info (12021): Found 2 design units, including 1 entities, in source file bit8_mux_8bits.vhd
    Info (12022): Found design unit 1: bit8_mux_8Bits-structural
    Info (12023): Found entity 1: bit8_mux_8Bits
Info (12021): Found 2 design units, including 1 entities, in source file au_simple.vhd
    Info (12022): Found design unit 1: AU_Simple-structural
    Info (12023): Found entity 1: AU_Simple
Info (12021): Found 2 design units, including 1 entities, in source file alucontrolunit.vhd
    Info (12022): Found design unit 1: ALUControlUnit-structural
    Info (12023): Found entity 1: ALUControlUnit
Info (12021): Found 2 design units, including 1 entities, in source file alu_simple.vhd
    Info (12022): Found design unit 1: ALU_Simple-structural
    Info (12023): Found entity 1: ALU_Simple
Info (12127): Elaborating entity "component_test" for the top level hierarchy
Info (12128): Elaborating entity "ID_CTRL_REG" for hierarchy "ID_CTRL_REG:inst"
Warning (10036): Verilog HDL or VHDL warning at ID_CTRL_REG.vhd(37): object "instruction_type" assigned a value but never read
Info (12129): Elaborating entity "MIPS_RISK_SingleCycle_instruction_breakdown" using architecture "A:structural" for hierarchy "ID_CTRL_REG:inst|MIPS_RISK_SingleCycle_instruction_breakdown:inst_breakdown"
Info (12129): Elaborating entity "MainControlUnit" using architecture "A:structural" for hierarchy "ID_CTRL_REG:inst|MainControlUnit:MainControlUnit_rkjerh"
Warning (10036): Verilog HDL or VHDL warning at MainControlUnit.vhd(19): object "j" assigned a value but never read
Info (12129): Elaborating entity "nBit_mux2" using architecture "A:structural" for hierarchy "ID_CTRL_REG:inst|nBit_mux2:REG_mux"
Info (12129): Elaborating entity "nBit_tristate_buffer" using architecture "A:structural" for hierarchy "ID_CTRL_REG:inst|nBit_mux2:REG_mux|nBit_tristate_buffer:tsb0"
Info (12129): Elaborating entity "tristate_buffer" using architecture "A:structural" for hierarchy "ID_CTRL_REG:inst|nBit_mux2:REG_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:0:tsb"
Info (12129): Elaborating entity "reg_block_r2w1" using architecture "A:structural" for hierarchy "ID_CTRL_REG:inst|reg_block_r2w1:registers"
Info (12129): Elaborating entity "nBit_decoder" using architecture "A:structural" for hierarchy "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_decoder:decode"
Info (12129): Elaborating entity "nBit_reg_en" using architecture "A:structural" for hierarchy "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg"
Info (12129): Elaborating entity "d_flipflop_en" using architecture "A:structural" for hierarchy "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:0:dff"
Info (12128): Elaborating entity "mux2" for hierarchy "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:0:dff|mux2:mux"
Info (12129): Elaborating entity "d_latch" using architecture "A:structural" for hierarchy "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:0:dff|d_latch:master"
Info (12129): Elaborating entity "nBit_tristate_buffer" using architecture "A:structural" for hierarchy "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:0:tsb1"
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13048): Converted tri-state node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:7:dff|mux2:mux|outp" into a selector
    Warning (13048): Converted tri-state node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:6:dff|mux2:mux|outp" into a selector
    Warning (13048): Converted tri-state node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:5:dff|mux2:mux|outp" into a selector
    Warning (13048): Converted tri-state node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:4:dff|mux2:mux|outp" into a selector
    Warning (13048): Converted tri-state node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:3:dff|mux2:mux|outp" into a selector
    Warning (13048): Converted tri-state node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:2:dff|mux2:mux|outp" into a selector
    Warning (13048): Converted tri-state node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:1:dff|mux2:mux|outp" into a selector
    Warning (13048): Converted tri-state node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:0:dff|mux2:mux|outp" into a selector
    Warning (13048): Converted tri-state node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:7:dff|mux2:mux|outp" into a selector
    Warning (13048): Converted tri-state node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:6:dff|mux2:mux|outp" into a selector
    Warning (13048): Converted tri-state node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:5:dff|mux2:mux|outp" into a selector
    Warning (13048): Converted tri-state node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:4:dff|mux2:mux|outp" into a selector
    Warning (13048): Converted tri-state node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:3:dff|mux2:mux|outp" into a selector
    Warning (13048): Converted tri-state node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:2:dff|mux2:mux|outp" into a selector
    Warning (13048): Converted tri-state node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:1:dff|mux2:mux|outp" into a selector
    Warning (13048): Converted tri-state node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:0:dff|mux2:mux|outp" into a selector
    Warning (13048): Converted tri-state node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:7:dff|mux2:mux|outp" into a selector
    Warning (13048): Converted tri-state node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:6:dff|mux2:mux|outp" into a selector
    Warning (13048): Converted tri-state node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:5:dff|mux2:mux|outp" into a selector
    Warning (13048): Converted tri-state node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:4:dff|mux2:mux|outp" into a selector
    Warning (13048): Converted tri-state node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:3:dff|mux2:mux|outp" into a selector
    Warning (13048): Converted tri-state node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:2:dff|mux2:mux|outp" into a selector
    Warning (13048): Converted tri-state node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:1:dff|mux2:mux|outp" into a selector
    Warning (13048): Converted tri-state node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:0:dff|mux2:mux|outp" into a selector
    Warning (13048): Converted tri-state node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:7:dff|mux2:mux|outp" into a selector
    Warning (13048): Converted tri-state node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:6:dff|mux2:mux|outp" into a selector
    Warning (13048): Converted tri-state node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:5:dff|mux2:mux|outp" into a selector
    Warning (13048): Converted tri-state node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:4:dff|mux2:mux|outp" into a selector
    Warning (13048): Converted tri-state node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:3:dff|mux2:mux|outp" into a selector
    Warning (13048): Converted tri-state node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:2:dff|mux2:mux|outp" into a selector
    Warning (13048): Converted tri-state node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:1:dff|mux2:mux|outp" into a selector
    Warning (13048): Converted tri-state node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:0:dff|mux2:mux|outp" into a selector
    Warning (13048): Converted tri-state node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:7:dff|mux2:mux|outp" into a selector
    Warning (13048): Converted tri-state node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:6:dff|mux2:mux|outp" into a selector
    Warning (13048): Converted tri-state node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:5:dff|mux2:mux|outp" into a selector
    Warning (13048): Converted tri-state node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:4:dff|mux2:mux|outp" into a selector
    Warning (13048): Converted tri-state node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:3:dff|mux2:mux|outp" into a selector
    Warning (13048): Converted tri-state node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:2:dff|mux2:mux|outp" into a selector
    Warning (13048): Converted tri-state node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:1:dff|mux2:mux|outp" into a selector
    Warning (13048): Converted tri-state node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:0:dff|mux2:mux|outp" into a selector
    Warning (13048): Converted tri-state node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:7:dff|mux2:mux|outp" into a selector
    Warning (13048): Converted tri-state node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:6:dff|mux2:mux|outp" into a selector
    Warning (13048): Converted tri-state node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:5:dff|mux2:mux|outp" into a selector
    Warning (13048): Converted tri-state node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:4:dff|mux2:mux|outp" into a selector
    Warning (13048): Converted tri-state node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:3:dff|mux2:mux|outp" into a selector
    Warning (13048): Converted tri-state node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:2:dff|mux2:mux|outp" into a selector
    Warning (13048): Converted tri-state node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:1:dff|mux2:mux|outp" into a selector
    Warning (13048): Converted tri-state node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:0:dff|mux2:mux|outp" into a selector
    Warning (13048): Converted tri-state node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:7:dff|mux2:mux|outp" into a selector
    Warning (13048): Converted tri-state node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:6:dff|mux2:mux|outp" into a selector
    Warning (13048): Converted tri-state node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:5:dff|mux2:mux|outp" into a selector
    Warning (13048): Converted tri-state node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:4:dff|mux2:mux|outp" into a selector
    Warning (13048): Converted tri-state node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:3:dff|mux2:mux|outp" into a selector
    Warning (13048): Converted tri-state node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:2:dff|mux2:mux|outp" into a selector
    Warning (13048): Converted tri-state node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:1:dff|mux2:mux|outp" into a selector
    Warning (13048): Converted tri-state node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:0:dff|mux2:mux|outp" into a selector
    Warning (13048): Converted tri-state node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:7:dff|mux2:mux|outp" into a selector
    Warning (13048): Converted tri-state node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:6:dff|mux2:mux|outp" into a selector
    Warning (13048): Converted tri-state node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:5:dff|mux2:mux|outp" into a selector
    Warning (13048): Converted tri-state node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:4:dff|mux2:mux|outp" into a selector
    Warning (13048): Converted tri-state node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:3:dff|mux2:mux|outp" into a selector
    Warning (13048): Converted tri-state node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:2:dff|mux2:mux|outp" into a selector
    Warning (13048): Converted tri-state node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:1:dff|mux2:mux|outp" into a selector
    Warning (13048): Converted tri-state node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:0:dff|mux2:mux|outp" into a selector
Warning (13044): Always-enabled tri-state buffer(s) removed
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "ID_CTRL_REG:inst|nBit_mux2:REG_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:2:tsb|outp" to the node "REG_write_adr_outp[2]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "ID_CTRL_REG:inst|nBit_mux2:REG_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:1:tsb|outp" to the node "REG_write_adr_outp[1]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "ID_CTRL_REG:inst|nBit_mux2:REG_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:0:tsb|outp" to the node "REG_write_adr_outp[0]" into a wire
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "ID_CTRL_REG:inst|nBit_mux2:REG_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:2:tsb|outp" to the node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_decoder:decode|Equal0" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "ID_CTRL_REG:inst|nBit_mux2:REG_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:1:tsb|outp" to the node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_decoder:decode|Equal0" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "ID_CTRL_REG:inst|nBit_mux2:REG_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:0:tsb|outp" to the node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_decoder:decode|Equal0" into an OR gate
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:0:tsb1|tristate_buffer:\loop0:7:tsb|outp~synth"
    Warning (13010): Node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:0:tsb1|tristate_buffer:\loop0:6:tsb|outp~synth"
    Warning (13010): Node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:0:tsb1|tristate_buffer:\loop0:5:tsb|outp~synth"
    Warning (13010): Node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:0:tsb1|tristate_buffer:\loop0:4:tsb|outp~synth"
    Warning (13010): Node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:0:tsb1|tristate_buffer:\loop0:3:tsb|outp~synth"
    Warning (13010): Node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:0:tsb1|tristate_buffer:\loop0:2:tsb|outp~synth"
    Warning (13010): Node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:0:tsb1|tristate_buffer:\loop0:1:tsb|outp~synth"
    Warning (13010): Node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:0:tsb1|tristate_buffer:\loop0:0:tsb|outp~synth"
    Warning (13010): Node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:0:tsb2|tristate_buffer:\loop0:7:tsb|outp~synth"
    Warning (13010): Node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:0:tsb2|tristate_buffer:\loop0:6:tsb|outp~synth"
    Warning (13010): Node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:0:tsb2|tristate_buffer:\loop0:5:tsb|outp~synth"
    Warning (13010): Node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:0:tsb2|tristate_buffer:\loop0:4:tsb|outp~synth"
    Warning (13010): Node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:0:tsb2|tristate_buffer:\loop0:3:tsb|outp~synth"
    Warning (13010): Node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:0:tsb2|tristate_buffer:\loop0:2:tsb|outp~synth"
    Warning (13010): Node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:0:tsb2|tristate_buffer:\loop0:1:tsb|outp~synth"
    Warning (13010): Node "ID_CTRL_REG:inst|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:0:tsb2|tristate_buffer:\loop0:0:tsb|outp~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "jump" is stuck at GND
    Warning (13410): Pin "ALU_op[5]" is stuck at GND
    Warning (13410): Pin "ALU_op[4]" is stuck at GND
    Warning (13410): Pin "ALU_op[3]" is stuck at GND
    Warning (13410): Pin "ALU_op[2]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 31 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "instruction[31]"
    Warning (15610): No output dependent on input pin "instruction[30]"
    Warning (15610): No output dependent on input pin "PC_inc[25]"
    Warning (15610): No output dependent on input pin "PC_inc[24]"
    Warning (15610): No output dependent on input pin "PC_inc[23]"
    Warning (15610): No output dependent on input pin "PC_inc[22]"
    Warning (15610): No output dependent on input pin "PC_inc[21]"
    Warning (15610): No output dependent on input pin "PC_inc[20]"
    Warning (15610): No output dependent on input pin "PC_inc[19]"
    Warning (15610): No output dependent on input pin "PC_inc[18]"
    Warning (15610): No output dependent on input pin "PC_inc[17]"
    Warning (15610): No output dependent on input pin "PC_inc[16]"
    Warning (15610): No output dependent on input pin "PC_inc[15]"
    Warning (15610): No output dependent on input pin "PC_inc[14]"
    Warning (15610): No output dependent on input pin "PC_inc[13]"
    Warning (15610): No output dependent on input pin "PC_inc[12]"
    Warning (15610): No output dependent on input pin "PC_inc[11]"
    Warning (15610): No output dependent on input pin "PC_inc[10]"
    Warning (15610): No output dependent on input pin "PC_inc[9]"
    Warning (15610): No output dependent on input pin "PC_inc[8]"
    Warning (15610): No output dependent on input pin "PC_inc[7]"
    Warning (15610): No output dependent on input pin "PC_inc[6]"
    Warning (15610): No output dependent on input pin "PC_inc[5]"
    Warning (15610): No output dependent on input pin "PC_inc[4]"
    Warning (15610): No output dependent on input pin "PC_inc[3]"
    Warning (15610): No output dependent on input pin "PC_inc[2]"
    Warning (15610): No output dependent on input pin "PC_inc[1]"
    Warning (15610): No output dependent on input pin "PC_inc[0]"
    Warning (15610): No output dependent on input pin "REG_write_adr_inp[2]"
    Warning (15610): No output dependent on input pin "REG_write_adr_inp[1]"
    Warning (15610): No output dependent on input pin "REG_write_adr_inp[0]"
Info (21057): Implemented 424 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 78 input pins
    Info (21059): Implemented 107 output pins
    Info (21061): Implemented 239 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 131 warnings
    Info: Peak virtual memory: 4720 megabytes
    Info: Processing ended: Wed Apr 03 10:26:16 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:00


