/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [6:0] _00_;
  wire [14:0] _01_;
  reg [7:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [13:0] celloutsig_0_13z;
  wire [13:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire [5:0] celloutsig_0_17z;
  wire [4:0] celloutsig_0_18z;
  wire [7:0] celloutsig_0_19z;
  wire [17:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [2:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [3:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire [9:0] celloutsig_0_29z;
  wire [10:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [16:0] celloutsig_0_34z;
  wire [5:0] celloutsig_0_36z;
  wire [4:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [6:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [5:0] celloutsig_0_41z;
  wire celloutsig_0_4z;
  wire [4:0] celloutsig_0_55z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire [8:0] celloutsig_0_6z;
  wire celloutsig_0_73z;
  wire [4:0] celloutsig_0_75z;
  wire celloutsig_0_78z;
  wire [8:0] celloutsig_0_79z;
  wire [3:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire [16:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  wire [12:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [13:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [15:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_40z = ~(celloutsig_0_6z[8] & in_data[73]);
  assign celloutsig_0_4z = ~(celloutsig_0_0z & in_data[30]);
  assign celloutsig_1_6z = ~(celloutsig_1_1z[3] & celloutsig_1_4z[11]);
  assign celloutsig_0_26z = ~(celloutsig_0_15z & celloutsig_0_9z[2]);
  assign celloutsig_1_19z = ~((celloutsig_1_3z | celloutsig_1_1z[5]) & (celloutsig_1_7z | celloutsig_1_4z[11]));
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _02_ <= 8'h00;
    else _02_ <= { celloutsig_1_13z[7:5], celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_14z };
  reg [6:0] _09_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _09_ <= 7'h00;
    else _09_ <= celloutsig_0_19z[6:0];
  assign _01_[6:0] = _09_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _00_ <= 7'h00;
    else _00_ <= { celloutsig_0_9z[7:4], celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_12z };
  assign celloutsig_0_36z = celloutsig_0_16z & celloutsig_0_19z[5:0];
  assign celloutsig_0_38z = _01_[5:1] & celloutsig_0_13z[9:5];
  assign celloutsig_0_9z = { celloutsig_0_3z[4:3], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_3z } & { celloutsig_0_2z[6:0], celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_1_13z = { in_data[138:133], celloutsig_1_12z, celloutsig_1_2z } / { 1'h1, celloutsig_1_1z[11:7], celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_11z };
  assign celloutsig_0_2z = celloutsig_0_1z[15:5] / { 1'h1, celloutsig_0_1z[16:8], celloutsig_0_0z };
  assign celloutsig_1_3z = celloutsig_1_1z[13:11] >= { celloutsig_1_1z[1], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_11z = celloutsig_1_4z[13:10] >= { celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_0_60z = { celloutsig_0_38z[3:0], celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_12z } > { _00_[4:2], celloutsig_0_8z };
  assign celloutsig_0_78z = { _01_[6:0], celloutsig_0_23z, celloutsig_0_26z, celloutsig_0_73z, celloutsig_0_55z, celloutsig_0_39z } > { celloutsig_0_36z[2:0], celloutsig_0_60z, celloutsig_0_5z, celloutsig_0_38z, celloutsig_0_75z };
  assign celloutsig_1_7z = { celloutsig_1_4z[15:14], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_2z } > { celloutsig_1_1z[10:5], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_1_8z = celloutsig_1_4z[12:9] > { celloutsig_1_4z[3:1], celloutsig_1_0z };
  assign celloutsig_1_18z = { celloutsig_1_12z[1:0], celloutsig_1_7z } > { _02_[5:4], celloutsig_1_7z };
  assign celloutsig_0_15z = { celloutsig_0_2z[5:1], celloutsig_0_11z } > celloutsig_0_14z[7:2];
  assign celloutsig_0_20z = celloutsig_0_14z[2:0] > celloutsig_0_5z[3:1];
  assign celloutsig_0_21z = celloutsig_0_1z[14:0] > { celloutsig_0_6z[5:4], celloutsig_0_20z, celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_7z };
  assign celloutsig_0_28z = { in_data[87:72], celloutsig_0_7z, celloutsig_0_10z } > { celloutsig_0_7z[2], celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_12z };
  assign celloutsig_0_73z = ! celloutsig_0_55z;
  assign celloutsig_0_12z = ! { celloutsig_0_8z[1], celloutsig_0_7z };
  assign celloutsig_0_24z = ! celloutsig_0_3z[6:4];
  assign celloutsig_0_10z = in_data[34] & ~(celloutsig_0_9z[8]);
  assign celloutsig_0_0z = in_data[5:1] != in_data[95:91];
  assign celloutsig_1_0z = in_data[141:136] != in_data[138:133];
  assign celloutsig_1_14z = celloutsig_1_1z[10:1] != { in_data[163], celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_9z };
  assign celloutsig_0_30z = { celloutsig_0_19z[6:1], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_0z } != { in_data[34:30], celloutsig_0_14z, _01_[6:0], celloutsig_0_26z };
  assign celloutsig_0_3z = - celloutsig_0_1z[14:8];
  assign celloutsig_0_7z = - celloutsig_0_2z[4:1];
  assign celloutsig_0_79z = - { celloutsig_0_6z[7:2], celloutsig_0_40z, celloutsig_0_78z, celloutsig_0_30z };
  assign celloutsig_0_14z = - { celloutsig_0_13z[13:5], celloutsig_0_8z, celloutsig_0_11z };
  assign celloutsig_0_23z = - { celloutsig_0_6z[5:4], celloutsig_0_15z };
  assign celloutsig_0_29z = - { celloutsig_0_13z[12:11], celloutsig_0_25z, celloutsig_0_7z };
  assign celloutsig_0_34z = - celloutsig_0_1z[16:0];
  assign celloutsig_0_55z = celloutsig_0_17z[4:0] | celloutsig_0_34z[10:6];
  assign celloutsig_0_6z = in_data[90:82] | { celloutsig_0_2z[8:1], celloutsig_0_0z };
  assign celloutsig_0_8z = celloutsig_0_1z[9:6] | celloutsig_0_7z;
  assign celloutsig_1_1z = in_data[168:155] | in_data[142:129];
  assign celloutsig_1_4z = { in_data[113:99], celloutsig_1_0z } | { in_data[132:119], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_13z = { celloutsig_0_2z[9:0], celloutsig_0_8z } | { celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_5z };
  assign celloutsig_0_1z = { in_data[66:52], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } | in_data[31:14];
  assign celloutsig_0_16z = celloutsig_0_6z[8:3] | { in_data[50:46], celloutsig_0_15z };
  assign celloutsig_0_17z = celloutsig_0_2z[7:2] | { celloutsig_0_13z[6:2], celloutsig_0_4z };
  assign celloutsig_0_19z = { celloutsig_0_18z[3:1], celloutsig_0_0z, celloutsig_0_7z } | { celloutsig_0_9z[12:10], celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_39z = | { celloutsig_0_14z[3], celloutsig_0_3z };
  assign celloutsig_0_11z = in_data[92] & celloutsig_0_3z[6];
  assign celloutsig_1_9z = | celloutsig_1_1z;
  assign celloutsig_1_10z = | in_data[129:119];
  assign celloutsig_0_5z = celloutsig_0_2z[5:2] << celloutsig_0_3z[6:3];
  assign celloutsig_0_75z = celloutsig_0_41z[4:0] << _00_[4:0];
  assign celloutsig_1_2z = celloutsig_1_1z[8:6] << in_data[108:106];
  assign celloutsig_1_12z = celloutsig_1_4z[6:3] << in_data[171:168];
  assign celloutsig_0_41z = { celloutsig_0_29z[8:7], celloutsig_0_28z, celloutsig_0_23z } >> { celloutsig_0_16z[5:1], celloutsig_0_21z };
  assign celloutsig_1_5z = { celloutsig_1_4z[9:8], celloutsig_1_3z } >> celloutsig_1_4z[11:9];
  assign celloutsig_0_18z = { in_data[2], celloutsig_0_5z } >> celloutsig_0_13z[7:3];
  assign celloutsig_0_25z = { celloutsig_0_16z[3:1], celloutsig_0_24z } >> celloutsig_0_7z;
  assign _01_[13:7] = { celloutsig_0_26z, celloutsig_0_36z };
  assign { out_data[128], out_data[96], out_data[32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_78z, celloutsig_0_79z };
endmodule
