# reading /home/dansv693/TDTS01/hls/rtl/rtl.mpf
# vsim work.workbench(sort_test) 
# //  ModelSim SE/EE 5.4d Sep 15 2000 SunOS 5.10
# //
# //  Copyright (c) Mentor Graphics Corporation, 1982-2000, All Rights Reserved.
# //                       UNPUBLISHED, LICENSED SOFTWARE.
# //            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# //  Copyright (c) Model Technology Incorporated 1990-2000, All Rights Reserved.
# //
# Loading //sw/mentor/C.2/fpgadv/4.0/Modeltech/bin/../sunos5_251/../std.standard
# ERROR: Recompile work.workbench(sort_test) because work.r_sort_pkg changed.
# Error loading design
vcom -reportprogress 300 -work work {/home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd}
# Model Technology ModelSim SE/EE vcom 5.4d Compiler 2000.09 Sep 15 2000
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package r_sort_pkg
# -- Loading package r_sort_pkg
# -- Compiling entity r_sort
# -- Compiling architecture r_sort_rtl of r_sort
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading entity reg
vcom -reportprogress 300 -work work {/home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd}
# Model Technology ModelSim SE/EE vcom 5.4d Compiler 2000.09 Sep 15 2000
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package r_sort_pkg
# ERROR: /home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd(16): near "package": expecting: ';'
# ERROR: /home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd(139): near "<": expecting: STRING IDENTIFIER
# /sw/mentor/C.2/fpgadv/4.0/Modeltech/bin/../sunos5_251/vcom failed.
vcom -reportprogress 300 -work work {/home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd}
# Model Technology ModelSim SE/EE vcom 5.4d Compiler 2000.09 Sep 15 2000
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package r_sort_pkg
# -- Loading package r_sort_pkg
# -- Compiling entity r_sort
# -- Compiling architecture r_sort_rtl of r_sort
# ERROR: /home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd(140): near "<": expecting: STRING IDENTIFIER
# /sw/mentor/C.2/fpgadv/4.0/Modeltech/bin/../sunos5_251/vcom failed.
vcom -reportprogress 300 -work work {/home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd}
# Model Technology ModelSim SE/EE vcom 5.4d Compiler 2000.09 Sep 15 2000
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package r_sort_pkg
# -- Loading package r_sort_pkg
# -- Compiling entity r_sort
# -- Compiling architecture r_sort_rtl of r_sort
# ERROR: /home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd(150): near "signal":syntax error
# ERROR: /home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd(151): near ";": expecting: BEGIN
# /sw/mentor/C.2/fpgadv/4.0/Modeltech/bin/../sunos5_251/vcom failed.
vcom -reportprogress 300 -work work {/home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd}
# Model Technology ModelSim SE/EE vcom 5.4d Compiler 2000.09 Sep 15 2000
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package r_sort_pkg
# -- Loading package r_sort_pkg
# -- Compiling entity r_sort
# -- Compiling architecture r_sort_rtl of r_sort
# ERROR: /home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd(165): near ";": expecting: BEGIN
# /sw/mentor/C.2/fpgadv/4.0/Modeltech/bin/../sunos5_251/vcom failed.
vcom -reportprogress 300 -work work {/home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd}
# Model Technology ModelSim SE/EE vcom 5.4d Compiler 2000.09 Sep 15 2000
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package r_sort_pkg
# -- Loading package r_sort_pkg
# -- Compiling entity r_sort
# -- Compiling architecture r_sort_rtl of r_sort
# ERROR: /home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd(171): type error in enumeration literal: b0.  Expected type natural
# ERROR: /home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd(172): type error in enumeration literal: b1.  Expected type natural
# ERROR: /home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd(173): type error in enumeration literal: b.  Expected type natural
# ERROR: /home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd(174): type error in enumeration literal: s_bit.  Expected type natural
# ERROR: /home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd(180): Symbol data has already been declared in this region.
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading entity reg
# -- Loading entity add_one
# -- Loading entity ram
# ERROR: /home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd(248): Unknown identifier: reg_plus_1
# ERROR: /home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd(248): Unknown identifier: reg_plus_1
# ERROR: /home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd(248): Value associated with input does not have a static name.
# ERROR: /home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd(256): Unknown identifier: reg_plus_1
# ERROR: /home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd(256): Unknown identifier: reg_plus_1
# ERROR: /home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd(256): Value associated with input does not have a static name.
# ERROR: /home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd(264): Unknown identifier: reg_plus_1
# ERROR: /home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd(264): Unknown identifier: reg_plus_1
# ERROR: /home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd(264): Value associated with input does not have a static name.
# ERROR: /home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd(272): Unknown identifier: reg_plus_1
# ERROR: /home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd(272): Unknown identifier: reg_plus_1
# ERROR: /home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd(272): Value associated with input does not have a static name.
# ERROR: /home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd(280): Unknown identifier: demux_vector_delay
# ERROR: /home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd(280): Unknown identifier: demux_vector_delay
# ERROR: /home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd(287): Type error in variable reg_selected. Needed type std_logic_vector.
# -- Loading entity demux_vector
# ERROR: /home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd(296): Unknown identifier: reg_plus_1
# ERROR: /home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd(296): Unknown identifier: reg_plus_1
# ERROR: /home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd(296): Value associated with output does not have a static name.
# ERROR: /home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd(300): Unknown identifier: demux_bit_delay
# ERROR: /home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd(300): Unknown identifier: demux_bit_delay
# ERROR: /home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd(302): Unknown identifier: reg_ld
# ERROR: /home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd(302): Unknown identifier: reg_ld
# ERROR: /home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd(304): Type error in variable reg_selected. Needed type std_logic_vector.
# ERROR: /home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd(302): Value associated with input does not have a static name.
# WARNING[1]: /home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd(304): No default binding for component: "mux_bit". (No entity named "mux_bit" was found)
# ERROR: /home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd(309): VHDL Compiler exiting
# /sw/mentor/C.2/fpgadv/4.0/Modeltech/bin/../sunos5_251/vcom failed.
vcom -reportprogress 300 -work work {/home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd}
# Model Technology ModelSim SE/EE vcom 5.4d Compiler 2000.09 Sep 15 2000
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package r_sort_pkg
# -- Loading package r_sort_pkg
# -- Compiling entity r_sort
# -- Compiling architecture r_sort_rtl of r_sort
# ERROR: /home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd(173): type error in enumeration literal: b0.  Expected type natural
# ERROR: /home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd(174): type error in enumeration literal: b1.  Expected type natural
# ERROR: /home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd(175): type error in enumeration literal: b.  Expected type natural
# ERROR: /home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd(176): type error in enumeration literal: s_bit.  Expected type natural
# ERROR: /home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd(182): Symbol data has already been declared in this region.
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading entity reg
# -- Loading entity add_one
# -- Loading entity ram
# ERROR: /home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd(292): Type error in variable reg_selected. Needed type std_logic_vector.
# -- Loading entity demux_vector
# ERROR: /home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd(307): Unknown identifier: reg_ld
# ERROR: /home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd(307): Unknown identifier: reg_ld
# ERROR: /home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd(309): Type error in variable reg_selected. Needed type std_logic_vector.
# ERROR: /home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd(307): Value associated with input does not have a static name.
# WARNING[1]: /home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd(309): No default binding for component: "mux_bit". (No entity named "mux_bit" was found)
# ERROR: /home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd(314): VHDL Compiler exiting
# /sw/mentor/C.2/fpgadv/4.0/Modeltech/bin/../sunos5_251/vcom failed.
vcom -reportprogress 300 -work work {/home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd}
# Model Technology ModelSim SE/EE vcom 5.4d Compiler 2000.09 Sep 15 2000
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package r_sort_pkg
# -- Loading package r_sort_pkg
# -- Compiling entity r_sort
# -- Compiling architecture r_sort_rtl of r_sort
# ERROR: /home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd(173): type error in enumeration literal: b0.  Expected type natural
# ERROR: /home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd(174): type error in enumeration literal: b1.  Expected type natural
# ERROR: /home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd(175): type error in enumeration literal: b.  Expected type natural
# ERROR: /home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd(176): type error in enumeration literal: s_bit.  Expected type natural
# ERROR: /home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd(182): Symbol data has already been declared in this region.
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading entity reg
# -- Loading entity add_one
# -- Loading entity ram
# ERROR: /home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd(292): Type error in variable reg_selected. Needed type std_logic_vector.
# -- Loading entity demux_vector
# ERROR: /home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd(309): Type error in variable reg_selected. Needed type std_logic_vector.
# WARNING[1]: /home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd(309): No default binding for component: "mux_bit". (No entity named "mux_bit" was found)
# ERROR: /home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd(314): VHDL Compiler exiting
# /sw/mentor/C.2/fpgadv/4.0/Modeltech/bin/../sunos5_251/vcom failed.
vcom -reportprogress 300 -work work {/home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd}
# Model Technology ModelSim SE/EE vcom 5.4d Compiler 2000.09 Sep 15 2000
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package r_sort_pkg
# -- Loading package r_sort_pkg
# -- Compiling entity r_sort
# -- Compiling architecture r_sort_rtl of r_sort
# ERROR: /home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd(182): Symbol data has already been declared in this region.
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading entity reg
# -- Loading entity add_one
# -- Loading entity ram
# ERROR: /home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd(292): Type error in variable reg_selected. Needed type std_logic_vector.
# -- Loading entity demux_vector
# ERROR: /home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd(309): Type error in variable reg_selected. Needed type std_logic_vector.
# WARNING[1]: /home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd(309): No default binding for component: "mux_bit". (No entity named "mux_bit" was found)
# ERROR: /home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd(314): VHDL Compiler exiting
# /sw/mentor/C.2/fpgadv/4.0/Modeltech/bin/../sunos5_251/vcom failed.
vcom -reportprogress 300 -work work {/home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd}
# Model Technology ModelSim SE/EE vcom 5.4d Compiler 2000.09 Sep 15 2000
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package r_sort_pkg
# -- Loading package r_sort_pkg
# -- Compiling entity r_sort
# -- Compiling architecture r_sort_rtl of r_sort
# ERROR: /home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd(182): Symbol data has already been declared in this region.
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading entity reg
# -- Loading entity add_one
# -- Loading entity ram
# -- Loading entity demux_vector
# WARNING[1]: /home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd(309): No default binding for component: "mux_bit". (No entity named "mux_bit" was found)
# ERROR: /home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd(314): VHDL Compiler exiting
# /sw/mentor/C.2/fpgadv/4.0/Modeltech/bin/../sunos5_251/vcom failed.
vcom -reportprogress 300 -work work {/home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd}
# Model Technology ModelSim SE/EE vcom 5.4d Compiler 2000.09 Sep 15 2000
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package r_sort_pkg
# -- Loading package r_sort_pkg
# -- Compiling entity r_sort
# -- Compiling architecture r_sort_rtl of r_sort
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading entity reg
# -- Loading entity add_one
# -- Loading entity ram
# -- Loading entity demux_vector
# WARNING[1]: /home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd(307): No default binding for component: "mux_bit". (No entity named "mux_bit" was found)
vcom -reportprogress 300 -work work {/home/dansv693/TDTS01/hls/rtl/rtl_prim.vhd}
# Model Technology ModelSim SE/EE vcom 5.4d Compiler 2000.09 Sep 15 2000
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity add_one
# -- Compiling architecture add_one_arch of add_one
# -- Compiling entity reg
# -- Compiling architecture reg_arch of reg
# -- Compiling entity ram
# -- Compiling entity demux_bit
# -- Compiling entity demux_vector
# -- Compiling entity mux_bit
vcom -reportprogress 300 -work work {/home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd}
# Model Technology ModelSim SE/EE vcom 5.4d Compiler 2000.09 Sep 15 2000
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package r_sort_pkg
# -- Loading package r_sort_pkg
# -- Compiling entity r_sort
# -- Compiling architecture r_sort_rtl of r_sort
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading entity reg
# -- Loading entity add_one
# -- Loading entity ram
# -- Loading entity demux_vector
# -- Loading entity mux_bit
vcom -reportprogress 300 -work work {/home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd}
# Model Technology ModelSim SE/EE vcom 5.4d Compiler 2000.09 Sep 15 2000
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package r_sort_pkg
# -- Loading package r_sort_pkg
# -- Compiling entity r_sort
# -- Compiling architecture r_sort_rtl of r_sort
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading entity reg
# -- Loading entity add_one
# -- Loading entity ram
# -- Loading entity demux_vector
# -- Loading entity mux_bit
# ERROR: /home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd(319): Bad expression.
# ERROR: /home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd(319): Bad expression.
# -- Loading entity demux_bit
# ERROR: /home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd(328): VHDL Compiler exiting
# /sw/mentor/C.2/fpgadv/4.0/Modeltech/bin/../sunos5_251/vcom failed.
vcom -reportprogress 300 -work work {/home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd}
# Model Technology ModelSim SE/EE vcom 5.4d Compiler 2000.09 Sep 15 2000
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package r_sort_pkg
# -- Loading package r_sort_pkg
# -- Compiling entity r_sort
# -- Compiling architecture r_sort_rtl of r_sort
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading entity reg
# -- Loading entity add_one
# -- Loading entity ram
# -- Loading entity demux_vector
# -- Loading entity mux_bit
# -- Loading entity demux_bit
