/*
 * Copyright (c) 2024 Your Name
 * SPDX-License-Identifier: Apache-2.0
 */

`default_nettype none

module tt_um_example (
    input  wire [7:0] ui_in,    // Dedicated inputs
    output wire [7:0] uo_out,   // Dedicated outputs
    input  wire [7:0] uio_in,   // IOs: Input path
    output wire [7:0] uio_out,  // IOs: Output path
    output wire [7:0] uio_oe,   // IOs: Enable path (active high: 0=input, 1=output)
    input  wire       ena,      // always 1 when the design is powered, so you can ignore it
    input  wire       clk,      // clock
    input  wire       rst_n     // reset_n - low to reset
);

  // 半加算器の入力
  wire a = ui_in[0];  // 入力 A
  wire b = ui_in[1];  // 入力 B

  // 半加算器の出力
  wire sum = a ^ b;   // 和: XOR
  wire carry = a & b; // キャリー: AND

  // 出力にアサイン
  assign uo_out[0] = sum;    // 和を出力の最下位ビットに
  assign uo_out[1] = carry;  // キャリーを次のビットに

  // All output pins must be assigned. If not used, assign to 0.
    assign uo_out[7:2]= 0;  // Example: ou_out is the sum of ui_in and uio_in
  assign uio_out = 0;
  assign uio_oe  = 0;

  // List all unused inputs to prevent warnings
  wire _unused = &{ena, clk, rst_n, 1'b0};

endmodule
