

================================================================
== Vitis HLS Report for 'dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_4_5_3_0_config8_s'
================================================================
* Date:           Mon Jul 17 13:45:43 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z007s-clg225-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  3.186 ns|     0.42 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       33|       33|  0.110 us|  0.110 us|   34|   34|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 34, depth = 34


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 34
* Pipeline : 1
  Pipeline-0 : II = 34, D = 34, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.45>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_read_110 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read13"   --->   Operation 35 'read' 'p_read_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_read_112 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read11"   --->   Operation 36 'read' 'p_read_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_read_115 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read8"   --->   Operation 37 'read' 'p_read_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_read_119 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read4"   --->   Operation 38 'read' 'p_read_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln1171_49 = zext i8 %p_read_119"   --->   Operation 39 'zext' 'zext_ln1171_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [3/3] (2.45ns)   --->   "%mul_ln1171_22 = mul i14 %zext_ln1171_49, i14 46"   --->   Operation 40 'mul' 'mul_ln1171_22' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%mult_V_150 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_119, i32 1, i32 7"   --->   Operation 41 'partselect' 'mult_V_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [3/3] (2.45ns)   --->   "%mul_ln1171_25 = mul i14 %zext_ln1171_49, i14 37"   --->   Operation 42 'mul' 'mul_ln1171_25' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln42_55 = zext i8 %p_read_115" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 43 'zext' 'zext_ln42_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [3/3] (2.45ns)   --->   "%mul_ln717_15 = mul i12 %zext_ln42_55, i12 13"   --->   Operation 44 'mul' 'mul_ln717_15' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln1171_94 = zext i8 %p_read_112"   --->   Operation 45 'zext' 'zext_ln1171_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln1171_95 = zext i8 %p_read_112"   --->   Operation 46 'zext' 'zext_ln1171_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%mult_V_407 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_112, i32 3, i32 7"   --->   Operation 47 'partselect' 'mult_V_407' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [3/3] (2.45ns)   --->   "%mul_ln717_25 = mul i12 %zext_ln1171_95, i12 13"   --->   Operation 48 'mul' 'mul_ln717_25' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [3/3] (2.45ns)   --->   "%mul_ln1171_53 = mul i14 %zext_ln1171_94, i14 53"   --->   Operation 49 'mul' 'mul_ln1171_53' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln1171_107 = zext i8 %p_read_110"   --->   Operation 50 'zext' 'zext_ln1171_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [3/3] (2.45ns)   --->   "%mul_ln1171_56 = mul i14 %zext_ln1171_107, i14 61"   --->   Operation 51 'mul' 'mul_ln1171_56' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [3/3] (2.45ns)   --->   "%mul_ln1171_57 = mul i14 %zext_ln1171_107, i14 16357"   --->   Operation 52 'mul' 'mul_ln1171_57' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%mult_V_475 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_110, i32 1, i32 7"   --->   Operation 53 'partselect' 'mult_V_475' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.45>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%p_read_95 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read28"   --->   Operation 54 'read' 'p_read_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%p_read_100 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read23"   --->   Operation 55 'read' 'p_read_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%p_read_104 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read19"   --->   Operation 56 'read' 'p_read_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%p_read_107 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read16"   --->   Operation 57 'read' 'p_read_107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%p_read_109 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read14"   --->   Operation 58 'read' 'p_read_109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [2/3] (2.45ns)   --->   "%mul_ln1171_22 = mul i14 %zext_ln1171_49, i14 46"   --->   Operation 59 'mul' 'mul_ln1171_22' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [2/3] (2.45ns)   --->   "%mul_ln1171_25 = mul i14 %zext_ln1171_49, i14 37"   --->   Operation 60 'mul' 'mul_ln1171_25' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [2/3] (2.45ns)   --->   "%mul_ln717_15 = mul i12 %zext_ln42_55, i12 13"   --->   Operation 61 'mul' 'mul_ln717_15' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [2/3] (2.45ns)   --->   "%mul_ln717_25 = mul i12 %zext_ln1171_95, i12 13"   --->   Operation 62 'mul' 'mul_ln717_25' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [2/3] (2.45ns)   --->   "%mul_ln1171_53 = mul i14 %zext_ln1171_94, i14 53"   --->   Operation 63 'mul' 'mul_ln1171_53' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [2/3] (2.45ns)   --->   "%mul_ln1171_56 = mul i14 %zext_ln1171_107, i14 61"   --->   Operation 64 'mul' 'mul_ln1171_56' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [2/3] (2.45ns)   --->   "%mul_ln1171_57 = mul i14 %zext_ln1171_107, i14 16357"   --->   Operation 65 'mul' 'mul_ln1171_57' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln1171_121 = zext i8 %p_read_109"   --->   Operation 66 'zext' 'zext_ln1171_121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [3/3] (2.45ns)   --->   "%mul_ln1171_66 = mul i14 %zext_ln1171_121, i14 59"   --->   Operation 67 'mul' 'mul_ln1171_66' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln1171_134 = zext i8 %p_read_107"   --->   Operation 68 'zext' 'zext_ln1171_134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%mult_V_572 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %p_read_107, i32 2, i32 7"   --->   Operation 69 'partselect' 'mult_V_572' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [3/3] (2.45ns)   --->   "%mul_ln1171_80 = mul i13 %zext_ln1171_134, i13 8179"   --->   Operation 70 'mul' 'mul_ln1171_80' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln1171_166 = zext i8 %p_read_104"   --->   Operation 71 'zext' 'zext_ln1171_166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [3/3] (2.45ns)   --->   "%mul_ln1171_86 = mul i14 %zext_ln1171_166, i14 47"   --->   Operation 72 'mul' 'mul_ln1171_86' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [3/3] (2.45ns)   --->   "%mul_ln1171_89 = mul i14 %zext_ln1171_166, i14 16361"   --->   Operation 73 'mul' 'mul_ln1171_89' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%mult_V_650 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_104, i32 1, i32 7"   --->   Operation 74 'partselect' 'mult_V_650' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%mult_V_657 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_104, i32 3, i32 7"   --->   Operation 75 'partselect' 'mult_V_657' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [3/3] (2.45ns)   --->   "%mul_ln1171_91 = mul i14 %zext_ln1171_166, i14 41"   --->   Operation 76 'mul' 'mul_ln1171_91' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln1171_200 = zext i8 %p_read_100"   --->   Operation 77 'zext' 'zext_ln1171_200' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [3/3] (2.45ns)   --->   "%mul_ln1171_110 = mul i14 %zext_ln1171_200, i14 43"   --->   Operation 78 'mul' 'mul_ln1171_110' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln1171_240 = zext i8 %p_read_95"   --->   Operation 79 'zext' 'zext_ln1171_240' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [3/3] (2.45ns)   --->   "%mul_ln1171_131 = mul i14 %zext_ln1171_240, i14 50"   --->   Operation 80 'mul' 'mul_ln1171_131' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.45>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%p_read_94 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read29"   --->   Operation 81 'read' 'p_read_94' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%p_read_122 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1"   --->   Operation 82 'read' 'p_read_122' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%p_read470 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read"   --->   Operation 83 'read' 'p_read470' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln1171_2 = zext i8 %p_read470"   --->   Operation 84 'zext' 'zext_ln1171_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln1171_3 = zext i8 %p_read470"   --->   Operation 85 'zext' 'zext_ln1171_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln1171_4 = zext i8 %p_read470"   --->   Operation 86 'zext' 'zext_ln1171_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln1171_6 = zext i8 %p_read470"   --->   Operation 87 'zext' 'zext_ln1171_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [3/3] (2.45ns)   --->   "%mul_ln1171_1 = mul i15 %zext_ln1171_4, i15 83"   --->   Operation 88 'mul' 'mul_ln1171_1' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [3/3] (2.45ns)   --->   "%mul_ln1171_3 = mul i15 %zext_ln1171_4, i15 122"   --->   Operation 89 'mul' 'mul_ln1171_3' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [3/3] (2.45ns)   --->   "%mul_ln1171_4 = mul i14 %zext_ln1171_2, i14 35"   --->   Operation 90 'mul' 'mul_ln1171_4' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [3/3] (2.45ns)   --->   "%mul_ln717 = mul i12 %zext_ln1171_3, i12 13"   --->   Operation 91 'mul' 'mul_ln717' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [3/3] (2.45ns)   --->   "%mul_ln1171_5 = mul i13 %zext_ln1171_6, i13 8179"   --->   Operation 92 'mul' 'mul_ln1171_5' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln1171_16 = zext i8 %p_read_122"   --->   Operation 93 'zext' 'zext_ln1171_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%mult_V_33 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_122, i32 3, i32 7"   --->   Operation 94 'partselect' 'mult_V_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%mult_V_41 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %p_read_122, i32 2, i32 7"   --->   Operation 95 'partselect' 'mult_V_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%mult_V_56 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_122, i32 1, i32 7"   --->   Operation 96 'partselect' 'mult_V_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [3/3] (2.45ns)   --->   "%mul_ln1171_7 = mul i14 %zext_ln1171_16, i14 16358"   --->   Operation 97 'mul' 'mul_ln1171_7' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/3] (2.45ns)   --->   "%mul_ln1171_22 = mul i14 %zext_ln1171_49, i14 46"   --->   Operation 98 'mul' 'mul_ln1171_22' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln42_18 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_22, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 99 'partselect' 'trunc_ln42_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/3] (2.45ns)   --->   "%mul_ln1171_25 = mul i14 %zext_ln1171_49, i14 37"   --->   Operation 100 'mul' 'mul_ln1171_25' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln42_21 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_25, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 101 'partselect' 'trunc_ln42_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/3] (2.45ns)   --->   "%mul_ln717_15 = mul i12 %zext_ln42_55, i12 13"   --->   Operation 102 'mul' 'mul_ln717_15' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln42_44 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %mul_ln717_15, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 103 'partselect' 'trunc_ln42_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/3] (2.45ns)   --->   "%mul_ln717_25 = mul i12 %zext_ln1171_95, i12 13"   --->   Operation 104 'mul' 'mul_ln717_25' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln42_68 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %mul_ln717_25, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 105 'partselect' 'trunc_ln42_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/3] (2.45ns)   --->   "%mul_ln1171_53 = mul i14 %zext_ln1171_94, i14 53"   --->   Operation 106 'mul' 'mul_ln1171_53' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln42_69 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_53, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 107 'partselect' 'trunc_ln42_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/3] (2.45ns)   --->   "%mul_ln1171_56 = mul i14 %zext_ln1171_107, i14 61"   --->   Operation 108 'mul' 'mul_ln1171_56' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln42_78 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_56, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 109 'partselect' 'trunc_ln42_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/3] (2.45ns)   --->   "%mul_ln1171_57 = mul i14 %zext_ln1171_107, i14 16357"   --->   Operation 110 'mul' 'mul_ln1171_57' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln717_215 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_57, i32 3, i32 13"   --->   Operation 111 'partselect' 'trunc_ln717_215' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [2/3] (2.45ns)   --->   "%mul_ln1171_66 = mul i14 %zext_ln1171_121, i14 59"   --->   Operation 112 'mul' 'mul_ln1171_66' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [2/3] (2.45ns)   --->   "%mul_ln1171_80 = mul i13 %zext_ln1171_134, i13 8179"   --->   Operation 113 'mul' 'mul_ln1171_80' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [2/3] (2.45ns)   --->   "%mul_ln1171_86 = mul i14 %zext_ln1171_166, i14 47"   --->   Operation 114 'mul' 'mul_ln1171_86' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [2/3] (2.45ns)   --->   "%mul_ln1171_89 = mul i14 %zext_ln1171_166, i14 16361"   --->   Operation 115 'mul' 'mul_ln1171_89' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [2/3] (2.45ns)   --->   "%mul_ln1171_91 = mul i14 %zext_ln1171_166, i14 41"   --->   Operation 116 'mul' 'mul_ln1171_91' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [2/3] (2.45ns)   --->   "%mul_ln1171_110 = mul i14 %zext_ln1171_200, i14 43"   --->   Operation 117 'mul' 'mul_ln1171_110' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [2/3] (2.45ns)   --->   "%mul_ln1171_131 = mul i14 %zext_ln1171_240, i14 50"   --->   Operation 118 'mul' 'mul_ln1171_131' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln1171_248 = zext i8 %p_read_94"   --->   Operation 119 'zext' 'zext_ln1171_248' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%mult_V_966 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_94, i32 3, i32 7"   --->   Operation 120 'partselect' 'mult_V_966' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [3/3] (2.45ns)   --->   "%mul_ln1171_136 = mul i14 %zext_ln1171_248, i14 53"   --->   Operation 121 'mul' 'mul_ln1171_136' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%mult_V_986 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_94, i32 1, i32 7"   --->   Operation 122 'partselect' 'mult_V_986' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.45>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%p_read_121 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2"   --->   Operation 123 'read' 'p_read_121' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [2/3] (2.45ns)   --->   "%mul_ln1171_1 = mul i15 %zext_ln1171_4, i15 83"   --->   Operation 124 'mul' 'mul_ln1171_1' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [2/3] (2.45ns)   --->   "%mul_ln1171_3 = mul i15 %zext_ln1171_4, i15 122"   --->   Operation 125 'mul' 'mul_ln1171_3' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [2/3] (2.45ns)   --->   "%mul_ln1171_4 = mul i14 %zext_ln1171_2, i14 35"   --->   Operation 126 'mul' 'mul_ln1171_4' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [2/3] (2.45ns)   --->   "%mul_ln717 = mul i12 %zext_ln1171_3, i12 13"   --->   Operation 127 'mul' 'mul_ln717' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 128 [2/3] (2.45ns)   --->   "%mul_ln1171_5 = mul i13 %zext_ln1171_6, i13 8179"   --->   Operation 128 'mul' 'mul_ln1171_5' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [2/3] (2.45ns)   --->   "%mul_ln1171_7 = mul i14 %zext_ln1171_16, i14 16358"   --->   Operation 129 'mul' 'mul_ln1171_7' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln1171_26 = zext i8 %p_read_121"   --->   Operation 130 'zext' 'zext_ln1171_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln1171_27 = zext i8 %p_read_121"   --->   Operation 131 'zext' 'zext_ln1171_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [3/3] (2.45ns)   --->   "%mul_ln717_2 = mul i13 %zext_ln1171_27, i13 23"   --->   Operation 132 'mul' 'mul_ln717_2' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [3/3] (2.45ns)   --->   "%mul_ln1171_9 = mul i14 %zext_ln1171_26, i14 41"   --->   Operation 133 'mul' 'mul_ln1171_9' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 134 [3/3] (2.45ns)   --->   "%mul_ln717_3 = mul i13 %zext_ln1171_27, i13 26"   --->   Operation 134 'mul' 'mul_ln717_3' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%mult_V_86 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_121, i32 3, i32 7"   --->   Operation 135 'partselect' 'mult_V_86' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [3/3] (2.45ns)   --->   "%mul_ln717_4 = mul i13 %zext_ln1171_27, i13 27"   --->   Operation 136 'mul' 'mul_ln717_4' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 137 [3/3] (2.45ns)   --->   "%mul_ln1171_11 = mul i14 %zext_ln1171_26, i14 61"   --->   Operation 137 'mul' 'mul_ln1171_11' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [3/3] (2.45ns)   --->   "%mul_ln1171_12 = mul i14 %zext_ln1171_26, i14 16363"   --->   Operation 138 'mul' 'mul_ln1171_12' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [3/3] (2.45ns)   --->   "%mul_ln717_5 = mul i13 %zext_ln1171_27, i13 21"   --->   Operation 139 'mul' 'mul_ln717_5' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln42_61 = zext i9 %trunc_ln42_44" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 140 'zext' 'zext_ln42_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 141 [1/3] (2.45ns)   --->   "%mul_ln1171_66 = mul i14 %zext_ln1171_121, i14 59"   --->   Operation 141 'mul' 'mul_ln1171_66' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln42_87 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_66, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 142 'partselect' 'trunc_ln42_87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [1/3] (2.45ns)   --->   "%mul_ln1171_80 = mul i13 %zext_ln1171_134, i13 8179"   --->   Operation 143 'mul' 'mul_ln1171_80' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln717_249 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln1171_80, i32 3, i32 12"   --->   Operation 144 'partselect' 'trunc_ln717_249' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 145 [1/3] (2.45ns)   --->   "%mul_ln1171_86 = mul i14 %zext_ln1171_166, i14 47"   --->   Operation 145 'mul' 'mul_ln1171_86' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln42_118 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_86, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 146 'partselect' 'trunc_ln42_118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 147 [1/3] (2.45ns)   --->   "%mul_ln1171_89 = mul i14 %zext_ln1171_166, i14 16361"   --->   Operation 147 'mul' 'mul_ln1171_89' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln717_271 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_89, i32 3, i32 13"   --->   Operation 148 'partselect' 'trunc_ln717_271' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 149 [1/3] (2.45ns)   --->   "%mul_ln1171_91 = mul i14 %zext_ln1171_166, i14 41"   --->   Operation 149 'mul' 'mul_ln1171_91' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln42_121 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_91, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 150 'partselect' 'trunc_ln42_121' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 151 [1/3] (2.45ns)   --->   "%mul_ln1171_110 = mul i14 %zext_ln1171_200, i14 43"   --->   Operation 151 'mul' 'mul_ln1171_110' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln42_150 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_110, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 152 'partselect' 'trunc_ln42_150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 153 [1/3] (2.45ns)   --->   "%mul_ln1171_131 = mul i14 %zext_ln1171_240, i14 50"   --->   Operation 153 'mul' 'mul_ln1171_131' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln42_184 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_131, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 154 'partselect' 'trunc_ln42_184' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 155 [2/3] (2.45ns)   --->   "%mul_ln1171_136 = mul i14 %zext_ln1171_248, i14 53"   --->   Operation 155 'mul' 'mul_ln1171_136' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 156 [1/1] (1.48ns)   --->   "%add_ln712_37 = add i11 %trunc_ln42_21, i11 %zext_ln42_61"   --->   Operation 156 'add' 'add_ln712_37' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.62>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%p_read_120 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read3"   --->   Operation 157 'read' 'p_read_120' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 158 [1/3] (2.45ns)   --->   "%mul_ln1171_1 = mul i15 %zext_ln1171_4, i15 83"   --->   Operation 158 'mul' 'mul_ln1171_1' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_1, i32 3, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 159 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 160 [1/3] (2.45ns)   --->   "%mul_ln1171_3 = mul i15 %zext_ln1171_4, i15 122"   --->   Operation 160 'mul' 'mul_ln1171_3' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln42_1 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_3, i32 3, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 161 'partselect' 'trunc_ln42_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 162 [1/3] (2.45ns)   --->   "%mul_ln1171_4 = mul i14 %zext_ln1171_2, i14 35"   --->   Operation 162 'mul' 'mul_ln1171_4' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%mult_V_16 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_4, i32 3, i32 13"   --->   Operation 163 'partselect' 'mult_V_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 164 [1/3] (2.45ns)   --->   "%mul_ln717 = mul i12 %zext_ln1171_3, i12 13"   --->   Operation 164 'mul' 'mul_ln717' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%mult_V_23 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %mul_ln717, i32 3, i32 11"   --->   Operation 165 'partselect' 'mult_V_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 166 [1/3] (2.45ns)   --->   "%mul_ln1171_5 = mul i13 %zext_ln1171_6, i13 8179"   --->   Operation 166 'mul' 'mul_ln1171_5' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln717_124 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln1171_5, i32 3, i32 12"   --->   Operation 167 'partselect' 'trunc_ln717_124' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln42_12 = zext i7 %mult_V_56" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 168 'zext' 'zext_ln42_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 169 [1/3] (2.45ns)   --->   "%mul_ln1171_7 = mul i14 %zext_ln1171_16, i14 16358"   --->   Operation 169 'mul' 'mul_ln1171_7' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln717_131 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_7, i32 3, i32 13"   --->   Operation 170 'partselect' 'trunc_ln717_131' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 171 [2/3] (2.45ns)   --->   "%mul_ln717_2 = mul i13 %zext_ln1171_27, i13 23"   --->   Operation 171 'mul' 'mul_ln717_2' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 172 [2/3] (2.45ns)   --->   "%mul_ln1171_9 = mul i14 %zext_ln1171_26, i14 41"   --->   Operation 172 'mul' 'mul_ln1171_9' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 173 [2/3] (2.45ns)   --->   "%mul_ln717_3 = mul i13 %zext_ln1171_27, i13 26"   --->   Operation 173 'mul' 'mul_ln717_3' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 174 [2/3] (2.45ns)   --->   "%mul_ln717_4 = mul i13 %zext_ln1171_27, i13 27"   --->   Operation 174 'mul' 'mul_ln717_4' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 175 [2/3] (2.45ns)   --->   "%mul_ln1171_11 = mul i14 %zext_ln1171_26, i14 61"   --->   Operation 175 'mul' 'mul_ln1171_11' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 176 [2/3] (2.45ns)   --->   "%mul_ln1171_12 = mul i14 %zext_ln1171_26, i14 16363"   --->   Operation 176 'mul' 'mul_ln1171_12' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 177 [2/3] (2.45ns)   --->   "%mul_ln717_5 = mul i13 %zext_ln1171_27, i13 21"   --->   Operation 177 'mul' 'mul_ln717_5' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln1171_34 = zext i8 %p_read_120"   --->   Operation 178 'zext' 'zext_ln1171_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln1171_36 = zext i8 %p_read_120"   --->   Operation 179 'zext' 'zext_ln1171_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln1171_37 = zext i8 %p_read_120"   --->   Operation 180 'zext' 'zext_ln1171_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 181 [3/3] (2.45ns)   --->   "%mul_ln1171_18 = mul i14 %zext_ln1171_36, i14 35"   --->   Operation 181 'mul' 'mul_ln1171_18' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "%mult_V_117 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_120, i32 1, i32 7"   --->   Operation 182 'partselect' 'mult_V_117' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 183 [3/3] (2.45ns)   --->   "%mul_ln1171_19 = mul i15 %zext_ln1171_37, i15 74"   --->   Operation 183 'mul' 'mul_ln1171_19' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%mult_V_120 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %p_read_120, i32 2, i32 7"   --->   Operation 184 'partselect' 'mult_V_120' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln717_11 = zext i6 %mult_V_120"   --->   Operation 185 'zext' 'zext_ln717_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 186 [3/3] (2.45ns)   --->   "%mul_ln1171_20 = mul i14 %zext_ln1171_36, i14 16361"   --->   Operation 186 'mul' 'mul_ln1171_20' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 187 [3/3] (2.45ns)   --->   "%mul_ln717_7 = mul i13 %zext_ln1171_34, i13 29"   --->   Operation 187 'mul' 'mul_ln717_7' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln1171_48 = zext i8 %p_read_119"   --->   Operation 188 'zext' 'zext_ln1171_48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 189 [3/3] (2.45ns)   --->   "%mul_ln1171_21 = mul i13 %zext_ln1171_48, i13 8179"   --->   Operation 189 'mul' 'mul_ln1171_21' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_119, i4 0"   --->   Operation 190 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln1171_51 = zext i12 %tmp_4"   --->   Operation 191 'zext' 'zext_ln1171_51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 192 [1/1] (1.54ns)   --->   "%sub_ln1171_166 = sub i13 %zext_ln1171_48, i13 %zext_ln1171_51"   --->   Operation 192 'sub' 'sub_ln1171_166' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%trunc_ln717_148 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_166, i32 3, i32 12"   --->   Operation 193 'partselect' 'trunc_ln717_148' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 194 [3/3] (2.45ns)   --->   "%mul_ln1171_24 = mul i14 %zext_ln1171_49, i14 38"   --->   Operation 194 'mul' 'mul_ln1171_24' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln717_13 = zext i7 %mult_V_150"   --->   Operation 195 'zext' 'zext_ln717_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 196 [3/3] (2.45ns)   --->   "%mul_ln1171_26 = mul i14 %zext_ln1171_49, i14 16365"   --->   Operation 196 'mul' 'mul_ln1171_26' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln42_108 = zext i11 %trunc_ln42_78" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 197 'zext' 'zext_ln42_108' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln1171_95 = sext i11 %trunc_ln717_215"   --->   Operation 198 'sext' 'sext_ln1171_95' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln42_117 = zext i11 %trunc_ln42_87" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 199 'zext' 'zext_ln42_117' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln1171_121 = sext i11 %trunc_ln717_271"   --->   Operation 200 'sext' 'sext_ln1171_121' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 201 [1/3] (2.45ns)   --->   "%mul_ln1171_136 = mul i14 %zext_ln1171_248, i14 53"   --->   Operation 201 'mul' 'mul_ln1171_136' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 202 [1/1] (0.00ns)   --->   "%trunc_ln42_188 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_136, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 202 'partselect' 'trunc_ln42_188' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 203 [1/1] (1.48ns)   --->   "%add_ln712_104 = add i12 %sext_ln1171_95, i12 %sext_ln1171_121"   --->   Operation 203 'add' 'add_ln712_104' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 204 [1/1] (1.48ns)   --->   "%add_ln712_223 = add i12 %zext_ln42_108, i12 %zext_ln42_117"   --->   Operation 204 'add' 'add_ln712_223' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 205 [1/1] (1.31ns)   --->   "%add_ln712_547 = add i8 %zext_ln717_11, i8 %zext_ln717_13"   --->   Operation 205 'add' 'add_ln712_547' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln712_201 = zext i8 %add_ln712_547"   --->   Operation 206 'zext' 'zext_ln712_201' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 207 [1/1] (1.30ns)   --->   "%add_ln712_548 = add i9 %zext_ln712_201, i9 %zext_ln42_12"   --->   Operation 207 'add' 'add_ln712_548' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.45>
ST_6 : Operation 208 [1/1] (0.00ns)   --->   "%p_read_116 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read7"   --->   Operation 208 'read' 'p_read_116' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 209 [1/1] (0.00ns)   --->   "%p_read_117 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read6"   --->   Operation 209 'read' 'p_read_117' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 210 [1/1] (0.00ns)   --->   "%p_read_118 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read5"   --->   Operation 210 'read' 'p_read_118' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 211 [1/3] (2.45ns)   --->   "%mul_ln717_2 = mul i13 %zext_ln1171_27, i13 23"   --->   Operation 211 'mul' 'mul_ln717_2' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 212 [1/1] (0.00ns)   --->   "%trunc_ln42_7 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_2, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 212 'partselect' 'trunc_ln42_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 213 [1/3] (2.45ns)   --->   "%mul_ln1171_9 = mul i14 %zext_ln1171_26, i14 41"   --->   Operation 213 'mul' 'mul_ln1171_9' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln42_9 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_9, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 214 'partselect' 'trunc_ln42_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 215 [1/3] (2.45ns)   --->   "%mul_ln717_3 = mul i13 %zext_ln1171_27, i13 26"   --->   Operation 215 'mul' 'mul_ln717_3' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln42_s = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_3, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 216 'partselect' 'trunc_ln42_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 217 [1/3] (2.45ns)   --->   "%mul_ln717_4 = mul i13 %zext_ln1171_27, i13 27"   --->   Operation 217 'mul' 'mul_ln717_4' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 218 [1/1] (0.00ns)   --->   "%trunc_ln42_6 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_4, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 218 'partselect' 'trunc_ln42_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 219 [1/3] (2.45ns)   --->   "%mul_ln1171_11 = mul i14 %zext_ln1171_26, i14 61"   --->   Operation 219 'mul' 'mul_ln1171_11' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln42_10 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_11, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 220 'partselect' 'trunc_ln42_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 221 [1/3] (2.45ns)   --->   "%mul_ln1171_12 = mul i14 %zext_ln1171_26, i14 16363"   --->   Operation 221 'mul' 'mul_ln1171_12' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 222 [1/1] (0.00ns)   --->   "%trunc_ln717_137 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_12, i32 3, i32 13"   --->   Operation 222 'partselect' 'trunc_ln717_137' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 223 [1/3] (2.45ns)   --->   "%mul_ln717_5 = mul i13 %zext_ln1171_27, i13 21"   --->   Operation 223 'mul' 'mul_ln717_5' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 224 [1/1] (0.00ns)   --->   "%mult_V_95 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_5, i32 3, i32 12"   --->   Operation 224 'partselect' 'mult_V_95' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 225 [2/3] (2.45ns)   --->   "%mul_ln1171_18 = mul i14 %zext_ln1171_36, i14 35"   --->   Operation 225 'mul' 'mul_ln1171_18' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 226 [2/3] (2.45ns)   --->   "%mul_ln1171_19 = mul i15 %zext_ln1171_37, i15 74"   --->   Operation 226 'mul' 'mul_ln1171_19' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 227 [2/3] (2.45ns)   --->   "%mul_ln1171_20 = mul i14 %zext_ln1171_36, i14 16361"   --->   Operation 227 'mul' 'mul_ln1171_20' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 228 [2/3] (2.45ns)   --->   "%mul_ln717_7 = mul i13 %zext_ln1171_34, i13 29"   --->   Operation 228 'mul' 'mul_ln717_7' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 229 [2/3] (2.45ns)   --->   "%mul_ln1171_21 = mul i13 %zext_ln1171_48, i13 8179"   --->   Operation 229 'mul' 'mul_ln1171_21' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 230 [2/3] (2.45ns)   --->   "%mul_ln1171_24 = mul i14 %zext_ln1171_49, i14 38"   --->   Operation 230 'mul' 'mul_ln1171_24' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 231 [2/3] (2.45ns)   --->   "%mul_ln1171_26 = mul i14 %zext_ln1171_49, i14 16365"   --->   Operation 231 'mul' 'mul_ln1171_26' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln1171_56 = zext i8 %p_read_118"   --->   Operation 232 'zext' 'zext_ln1171_56' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln1171_5 = zext i8 %p_read_118"   --->   Operation 233 'zext' 'zext_ln1171_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 234 [3/3] (2.45ns)   --->   "%mul_ln1171_27 = mul i14 %zext_ln1171_56, i14 16365"   --->   Operation 234 'mul' 'mul_ln1171_27' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 235 [3/3] (2.45ns)   --->   "%mul_ln717_9 = mul i13 %zext_ln1171_5, i13 25"   --->   Operation 235 'mul' 'mul_ln717_9' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 236 [3/3] (2.45ns)   --->   "%mul_ln1171_28 = mul i14 %zext_ln1171_56, i14 37"   --->   Operation 236 'mul' 'mul_ln1171_28' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 237 [1/1] (0.00ns)   --->   "%shl_ln1171_16 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_118, i1 0"   --->   Operation 237 'bitconcatenate' 'shl_ln1171_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln1171_57 = zext i9 %shl_ln1171_16"   --->   Operation 238 'zext' 'zext_ln1171_57' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 239 [1/1] (1.36ns)   --->   "%sub_ln1171_28 = sub i10 0, i10 %zext_ln1171_57"   --->   Operation 239 'sub' 'sub_ln1171_28' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 240 [1/1] (0.00ns)   --->   "%trunc_ln717_157 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %sub_ln1171_28, i32 3, i32 9"   --->   Operation 240 'partselect' 'trunc_ln717_157' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln1171_61 = zext i8 %p_read_117"   --->   Operation 241 'zext' 'zext_ln1171_61' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln1171_62 = zext i8 %p_read_117"   --->   Operation 242 'zext' 'zext_ln1171_62' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 243 [3/3] (2.45ns)   --->   "%mul_ln1171_30 = mul i14 %zext_ln1171_62, i14 53"   --->   Operation 243 'mul' 'mul_ln1171_30' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 244 [3/3] (2.45ns)   --->   "%mul_ln717_11 = mul i13 %zext_ln1171_61, i13 23"   --->   Operation 244 'mul' 'mul_ln717_11' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln1171_67 = zext i8 %p_read_116"   --->   Operation 245 'zext' 'zext_ln1171_67' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln1171_70 = zext i8 %p_read_116"   --->   Operation 246 'zext' 'zext_ln1171_70' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 247 [1/1] (0.00ns)   --->   "%mult_V_225 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %p_read_116, i32 2, i32 7"   --->   Operation 247 'partselect' 'mult_V_225' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 248 [3/3] (2.45ns)   --->   "%mul_ln1171_32 = mul i14 %zext_ln1171_70, i14 39"   --->   Operation 248 'mul' 'mul_ln1171_32' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 249 [1/1] (0.00ns)   --->   "%mult_V_231 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_116, i32 3, i32 7"   --->   Operation 249 'partselect' 'mult_V_231' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln42_46 = zext i5 %mult_V_231" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 250 'zext' 'zext_ln42_46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 251 [3/3] (2.45ns)   --->   "%mul_ln1171_33 = mul i13 %zext_ln1171_67, i13 8179"   --->   Operation 251 'mul' 'mul_ln1171_33' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 252 [1/1] (0.00ns)   --->   "%mult_V_247 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_116, i32 1, i32 7"   --->   Operation 252 'partselect' 'mult_V_247' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln717_22 = zext i7 %mult_V_247"   --->   Operation 253 'zext' 'zext_ln717_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln717_47 = zext i5 %mult_V_407"   --->   Operation 254 'zext' 'zext_ln717_47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 255 [1/1] (1.31ns)   --->   "%add_ln712_159 = add i8 %zext_ln717_22, i8 %zext_ln717_47"   --->   Operation 255 'add' 'add_ln712_159' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 256 [1/1] (1.36ns)   --->   "%add_ln712_252 = add i9 %zext_ln42_46, i9 %trunc_ln42_44"   --->   Operation 256 'add' 'add_ln712_252' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.45>
ST_7 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln42_14 = zext i10 %trunc_ln42_7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 257 'zext' 'zext_ln42_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 258 [1/3] (2.45ns)   --->   "%mul_ln1171_18 = mul i14 %zext_ln1171_36, i14 35"   --->   Operation 258 'mul' 'mul_ln1171_18' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 259 [1/1] (0.00ns)   --->   "%mult_V_116 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_18, i32 3, i32 13"   --->   Operation 259 'partselect' 'mult_V_116' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln42_30 = zext i7 %mult_V_117" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 260 'zext' 'zext_ln42_30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 261 [1/3] (2.45ns)   --->   "%mul_ln1171_19 = mul i15 %zext_ln1171_37, i15 74"   --->   Operation 261 'mul' 'mul_ln1171_19' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 262 [1/1] (0.00ns)   --->   "%trunc_ln42_15 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_19, i32 3, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 262 'partselect' 'trunc_ln42_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 263 [1/3] (2.45ns)   --->   "%mul_ln1171_20 = mul i14 %zext_ln1171_36, i14 16361"   --->   Operation 263 'mul' 'mul_ln1171_20' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 264 [1/1] (0.00ns)   --->   "%trunc_ln717_144 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_20, i32 3, i32 13"   --->   Operation 264 'partselect' 'trunc_ln717_144' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 265 [1/3] (2.45ns)   --->   "%mul_ln717_7 = mul i13 %zext_ln1171_34, i13 29"   --->   Operation 265 'mul' 'mul_ln717_7' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 266 [1/1] (0.00ns)   --->   "%trunc_ln42_16 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_7, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 266 'partselect' 'trunc_ln42_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 267 [1/3] (2.45ns)   --->   "%mul_ln1171_21 = mul i13 %zext_ln1171_48, i13 8179"   --->   Operation 267 'mul' 'mul_ln1171_21' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 268 [1/1] (0.00ns)   --->   "%trunc_ln717_147 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln1171_21, i32 3, i32 12"   --->   Operation 268 'partselect' 'trunc_ln717_147' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 269 [1/3] (2.45ns)   --->   "%mul_ln1171_24 = mul i14 %zext_ln1171_49, i14 38"   --->   Operation 269 'mul' 'mul_ln1171_24' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 270 [1/1] (0.00ns)   --->   "%trunc_ln42_20 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_24, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 270 'partselect' 'trunc_ln42_20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 271 [1/3] (2.45ns)   --->   "%mul_ln1171_26 = mul i14 %zext_ln1171_49, i14 16365"   --->   Operation 271 'mul' 'mul_ln1171_26' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 272 [1/1] (0.00ns)   --->   "%trunc_ln717_154 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_26, i32 3, i32 13"   --->   Operation 272 'partselect' 'trunc_ln717_154' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 273 [2/3] (2.45ns)   --->   "%mul_ln1171_27 = mul i14 %zext_ln1171_56, i14 16365"   --->   Operation 273 'mul' 'mul_ln1171_27' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 274 [2/3] (2.45ns)   --->   "%mul_ln717_9 = mul i13 %zext_ln1171_5, i13 25"   --->   Operation 274 'mul' 'mul_ln717_9' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 275 [2/3] (2.45ns)   --->   "%mul_ln1171_28 = mul i14 %zext_ln1171_56, i14 37"   --->   Operation 275 'mul' 'mul_ln1171_28' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 276 [2/3] (2.45ns)   --->   "%mul_ln1171_30 = mul i14 %zext_ln1171_62, i14 53"   --->   Operation 276 'mul' 'mul_ln1171_30' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 277 [2/3] (2.45ns)   --->   "%mul_ln717_11 = mul i13 %zext_ln1171_61, i13 23"   --->   Operation 277 'mul' 'mul_ln717_11' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln1171_69 = zext i8 %p_read_116"   --->   Operation 278 'zext' 'zext_ln1171_69' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 279 [2/3] (2.45ns)   --->   "%mul_ln1171_32 = mul i14 %zext_ln1171_70, i14 39"   --->   Operation 279 'mul' 'mul_ln1171_32' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 280 [2/3] (2.45ns)   --->   "%mul_ln1171_33 = mul i13 %zext_ln1171_67, i13 8179"   --->   Operation 280 'mul' 'mul_ln1171_33' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 281 [3/3] (2.45ns)   --->   "%mul_ln1171_34 = mul i14 %zext_ln1171_70, i14 55"   --->   Operation 281 'mul' 'mul_ln1171_34' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 282 [3/3] (2.45ns)   --->   "%mul_ln1171_35 = mul i14 %zext_ln1171_70, i14 43"   --->   Operation 282 'mul' 'mul_ln1171_35' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 283 [3/3] (2.45ns)   --->   "%mul_ln1171_37 = mul i14 %zext_ln1171_70, i14 49"   --->   Operation 283 'mul' 'mul_ln1171_37' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 284 [3/3] (2.45ns)   --->   "%mul_ln1171_38 = mul i15 %zext_ln1171_69, i15 32731"   --->   Operation 284 'mul' 'mul_ln1171_38' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 285 [3/3] (2.45ns)   --->   "%mul_ln1171_41 = mul i14 %zext_ln1171_70, i14 58"   --->   Operation 285 'mul' 'mul_ln1171_41' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln42_58 = zext i8 %p_read_115" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 286 'zext' 'zext_ln42_58' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 287 [3/3] (2.45ns)   --->   "%mul_ln717_14 = mul i13 %zext_ln42_58, i13 23"   --->   Operation 287 'mul' 'mul_ln717_14' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 288 [3/3] (2.45ns)   --->   "%mul_ln717_16 = mul i12 %zext_ln42_55, i12 11"   --->   Operation 288 'mul' 'mul_ln717_16' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 289 [1/1] (1.54ns)   --->   "%add_ln712_213 = add i12 %trunc_ln7, i12 %zext_ln42_14"   --->   Operation 289 'add' 'add_ln712_213' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 290 [1/1] (1.41ns)   --->   "%add_ln712_521 = add i10 %trunc_ln42_s, i10 %zext_ln42_30"   --->   Operation 290 'add' 'add_ln712_521' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.45>
ST_8 : Operation 291 [1/1] (0.00ns)   --->   "%p_read_113 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read10"   --->   Operation 291 'read' 'p_read_113' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 292 [1/1] (0.00ns)   --->   "%p_read_114 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read9"   --->   Operation 292 'read' 'p_read_114' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln717_3 = zext i9 %mult_V_23"   --->   Operation 293 'zext' 'zext_ln717_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 294 [1/1] (0.00ns)   --->   "%sext_ln717_5 = sext i11 %trunc_ln717_137"   --->   Operation 294 'sext' 'sext_ln717_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 295 [1/1] (0.00ns)   --->   "%sext_ln1171_54 = sext i11 %trunc_ln717_144"   --->   Operation 295 'sext' 'sext_ln1171_54' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 296 [1/3] (2.45ns)   --->   "%mul_ln1171_27 = mul i14 %zext_ln1171_56, i14 16365"   --->   Operation 296 'mul' 'mul_ln1171_27' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 297 [1/1] (0.00ns)   --->   "%trunc_ln717_156 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_27, i32 3, i32 13"   --->   Operation 297 'partselect' 'trunc_ln717_156' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 298 [1/3] (2.45ns)   --->   "%mul_ln717_9 = mul i13 %zext_ln1171_5, i13 25"   --->   Operation 298 'mul' 'mul_ln717_9' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 299 [1/1] (0.00ns)   --->   "%trunc_ln42_23 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_9, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 299 'partselect' 'trunc_ln42_23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 300 [1/3] (2.45ns)   --->   "%mul_ln1171_28 = mul i14 %zext_ln1171_56, i14 37"   --->   Operation 300 'mul' 'mul_ln1171_28' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 301 [1/1] (0.00ns)   --->   "%trunc_ln42_24 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_28, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 301 'partselect' 'trunc_ln42_24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 302 [1/3] (2.45ns)   --->   "%mul_ln1171_30 = mul i14 %zext_ln1171_62, i14 53"   --->   Operation 302 'mul' 'mul_ln1171_30' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 303 [1/1] (0.00ns)   --->   "%trunc_ln42_27 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_30, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 303 'partselect' 'trunc_ln42_27' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 304 [1/3] (2.45ns)   --->   "%mul_ln717_11 = mul i13 %zext_ln1171_61, i13 23"   --->   Operation 304 'mul' 'mul_ln717_11' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 305 [1/1] (0.00ns)   --->   "%trunc_ln42_29 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_11, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 305 'partselect' 'trunc_ln42_29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 306 [1/3] (2.45ns)   --->   "%mul_ln1171_32 = mul i14 %zext_ln1171_70, i14 39"   --->   Operation 306 'mul' 'mul_ln1171_32' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 307 [1/1] (0.00ns)   --->   "%trunc_ln42_31 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_32, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 307 'partselect' 'trunc_ln42_31' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 308 [1/3] (2.45ns)   --->   "%mul_ln1171_33 = mul i13 %zext_ln1171_67, i13 8179"   --->   Operation 308 'mul' 'mul_ln1171_33' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 309 [1/1] (0.00ns)   --->   "%trunc_ln717_165 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln1171_33, i32 3, i32 12"   --->   Operation 309 'partselect' 'trunc_ln717_165' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 310 [2/3] (2.45ns)   --->   "%mul_ln1171_34 = mul i14 %zext_ln1171_70, i14 55"   --->   Operation 310 'mul' 'mul_ln1171_34' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 311 [2/3] (2.45ns)   --->   "%mul_ln1171_35 = mul i14 %zext_ln1171_70, i14 43"   --->   Operation 311 'mul' 'mul_ln1171_35' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 312 [2/3] (2.45ns)   --->   "%mul_ln1171_37 = mul i14 %zext_ln1171_70, i14 49"   --->   Operation 312 'mul' 'mul_ln1171_37' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 313 [2/3] (2.45ns)   --->   "%mul_ln1171_38 = mul i15 %zext_ln1171_69, i15 32731"   --->   Operation 313 'mul' 'mul_ln1171_38' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 314 [2/3] (2.45ns)   --->   "%mul_ln1171_41 = mul i14 %zext_ln1171_70, i14 58"   --->   Operation 314 'mul' 'mul_ln1171_41' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 315 [2/3] (2.45ns)   --->   "%mul_ln717_14 = mul i13 %zext_ln42_58, i13 23"   --->   Operation 315 'mul' 'mul_ln717_14' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 316 [2/3] (2.45ns)   --->   "%mul_ln717_16 = mul i12 %zext_ln42_55, i12 11"   --->   Operation 316 'mul' 'mul_ln717_16' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 317 [3/3] (2.45ns)   --->   "%mul_ln1171_43 = mul i13 %zext_ln42_58, i13 8181"   --->   Operation 317 'mul' 'mul_ln1171_43' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 318 [3/3] (2.45ns)   --->   "%mul_ln717_17 = mul i13 %zext_ln42_58, i13 29"   --->   Operation 318 'mul' 'mul_ln717_17' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln1171_79 = zext i8 %p_read_114"   --->   Operation 319 'zext' 'zext_ln1171_79' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln1171_80 = zext i8 %p_read_114"   --->   Operation 320 'zext' 'zext_ln1171_80' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 321 [3/3] (2.45ns)   --->   "%mul_ln1171_44 = mul i13 %zext_ln1171_80, i13 8181"   --->   Operation 321 'mul' 'mul_ln1171_44' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 322 [1/1] (0.00ns)   --->   "%mult_V_293 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %p_read_114, i32 2, i32 7"   --->   Operation 322 'partselect' 'mult_V_293' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 323 [1/1] (0.00ns)   --->   "%mult_V_294 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_114, i32 3, i32 7"   --->   Operation 323 'partselect' 'mult_V_294' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 324 [3/3] (2.45ns)   --->   "%mul_ln1171_45 = mul i14 %zext_ln1171_79, i14 16361"   --->   Operation 324 'mul' 'mul_ln1171_45' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 325 [3/3] (2.45ns)   --->   "%mul_ln1171_47 = mul i14 %zext_ln1171_79, i14 16365"   --->   Operation 325 'mul' 'mul_ln1171_47' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 326 [1/1] (0.00ns)   --->   "%mult_V_309 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_114, i32 1, i32 7"   --->   Operation 326 'partselect' 'mult_V_309' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 327 [3/3] (2.45ns)   --->   "%mul_ln717_20 = mul i13 %zext_ln1171_80, i13 23"   --->   Operation 327 'mul' 'mul_ln717_20' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln717_39 = zext i8 %p_read_113"   --->   Operation 328 'zext' 'zext_ln717_39' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 329 [3/3] (2.45ns)   --->   "%mul_ln717_21 = mul i12 %zext_ln717_39, i12 11"   --->   Operation 329 'mul' 'mul_ln717_21' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 330 [1/1] (0.00ns)   --->   "%mult_V_336 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_113, i32 3, i32 7"   --->   Operation 330 'partselect' 'mult_V_336' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 331 [1/1] (1.54ns)   --->   "%add_ln712_155 = add i12 %zext_ln717_3, i12 %trunc_ln42_15"   --->   Operation 331 'add' 'add_ln712_155' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 332 [1/1] (1.48ns)   --->   "%add_ln712_382 = add i12 %sext_ln717_5, i12 %sext_ln1171_54"   --->   Operation 332 'add' 'add_ln712_382' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.45>
ST_9 : Operation 333 [1/1] (0.00ns)   --->   "%p_read_111 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read12"   --->   Operation 333 'read' 'p_read_111' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln42_18 = zext i11 %trunc_ln42_9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 334 'zext' 'zext_ln42_18' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln42_37 = zext i10 %trunc_ln42_23" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 335 'zext' 'zext_ln42_37' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 336 [1/1] (0.00ns)   --->   "%zext_ln42_41 = zext i10 %trunc_ln42_29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 336 'zext' 'zext_ln42_41' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 337 [1/3] (2.45ns)   --->   "%mul_ln1171_34 = mul i14 %zext_ln1171_70, i14 55"   --->   Operation 337 'mul' 'mul_ln1171_34' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 338 [1/1] (0.00ns)   --->   "%trunc_ln42_33 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_34, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 338 'partselect' 'trunc_ln42_33' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 339 [1/3] (2.45ns)   --->   "%mul_ln1171_35 = mul i14 %zext_ln1171_70, i14 43"   --->   Operation 339 'mul' 'mul_ln1171_35' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 340 [1/1] (0.00ns)   --->   "%trunc_ln42_34 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_35, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 340 'partselect' 'trunc_ln42_34' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 341 [1/3] (2.45ns)   --->   "%mul_ln1171_37 = mul i14 %zext_ln1171_70, i14 49"   --->   Operation 341 'mul' 'mul_ln1171_37' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 342 [1/1] (0.00ns)   --->   "%trunc_ln42_36 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_37, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 342 'partselect' 'trunc_ln42_36' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 343 [1/3] (2.45ns)   --->   "%mul_ln1171_38 = mul i15 %zext_ln1171_69, i15 32731"   --->   Operation 343 'mul' 'mul_ln1171_38' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 344 [1/1] (0.00ns)   --->   "%trunc_ln717_167 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_38, i32 3, i32 14"   --->   Operation 344 'partselect' 'trunc_ln717_167' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 345 [1/3] (2.45ns)   --->   "%mul_ln1171_41 = mul i14 %zext_ln1171_70, i14 58"   --->   Operation 345 'mul' 'mul_ln1171_41' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 346 [1/1] (0.00ns)   --->   "%trunc_ln42_37 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_41, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 346 'partselect' 'trunc_ln42_37' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 347 [1/3] (2.45ns)   --->   "%mul_ln717_14 = mul i13 %zext_ln42_58, i13 23"   --->   Operation 347 'mul' 'mul_ln717_14' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 348 [1/1] (0.00ns)   --->   "%trunc_ln42_42 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_14, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 348 'partselect' 'trunc_ln42_42' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 349 [1/3] (2.45ns)   --->   "%mul_ln717_16 = mul i12 %zext_ln42_55, i12 11"   --->   Operation 349 'mul' 'mul_ln717_16' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 350 [1/1] (0.00ns)   --->   "%trunc_ln42_45 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %mul_ln717_16, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 350 'partselect' 'trunc_ln42_45' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 351 [2/3] (2.45ns)   --->   "%mul_ln1171_43 = mul i13 %zext_ln42_58, i13 8181"   --->   Operation 351 'mul' 'mul_ln1171_43' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 352 [2/3] (2.45ns)   --->   "%mul_ln717_17 = mul i13 %zext_ln42_58, i13 29"   --->   Operation 352 'mul' 'mul_ln717_17' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 353 [2/3] (2.45ns)   --->   "%mul_ln1171_44 = mul i13 %zext_ln1171_80, i13 8181"   --->   Operation 353 'mul' 'mul_ln1171_44' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 354 [2/3] (2.45ns)   --->   "%mul_ln1171_45 = mul i14 %zext_ln1171_79, i14 16361"   --->   Operation 354 'mul' 'mul_ln1171_45' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 355 [2/3] (2.45ns)   --->   "%mul_ln1171_47 = mul i14 %zext_ln1171_79, i14 16365"   --->   Operation 355 'mul' 'mul_ln1171_47' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 356 [2/3] (2.45ns)   --->   "%mul_ln717_20 = mul i13 %zext_ln1171_80, i13 23"   --->   Operation 356 'mul' 'mul_ln717_20' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln1171_85 = zext i8 %p_read_113"   --->   Operation 357 'zext' 'zext_ln1171_85' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln1171_89 = zext i8 %p_read_113"   --->   Operation 358 'zext' 'zext_ln1171_89' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 359 [2/3] (2.45ns)   --->   "%mul_ln717_21 = mul i12 %zext_ln717_39, i12 11"   --->   Operation 359 'mul' 'mul_ln717_21' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 360 [3/3] (2.45ns)   --->   "%mul_ln717_23 = mul i13 %zext_ln1171_89, i13 25"   --->   Operation 360 'mul' 'mul_ln717_23' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 361 [3/3] (2.45ns)   --->   "%mul_ln1171_50 = mul i14 %zext_ln1171_85, i14 16361"   --->   Operation 361 'mul' 'mul_ln1171_50' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln1171_96 = zext i8 %p_read_112"   --->   Operation 362 'zext' 'zext_ln1171_96' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln1171_98 = zext i8 %p_read_112"   --->   Operation 363 'zext' 'zext_ln1171_98' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 364 [3/3] (2.45ns)   --->   "%mul_ln1171_51 = mul i15 %zext_ln1171_96, i15 32729"   --->   Operation 364 'mul' 'mul_ln1171_51' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 365 [3/3] (2.45ns)   --->   "%mul_ln717_24 = mul i13 %zext_ln1171_98, i13 29"   --->   Operation 365 'mul' 'mul_ln717_24' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 366 [3/3] (2.45ns)   --->   "%mul_ln1171_52 = mul i14 %zext_ln1171_94, i14 16357"   --->   Operation 366 'mul' 'mul_ln1171_52' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 367 [3/3] (2.45ns)   --->   "%mul_ln1171_54 = mul i14 %zext_ln1171_94, i14 16359"   --->   Operation 367 'mul' 'mul_ln1171_54' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln42_93 = zext i8 %p_read_111" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 368 'zext' 'zext_ln42_93' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 369 [1/1] (0.00ns)   --->   "%mult_V_418 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_111, i32 1, i32 7"   --->   Operation 369 'partselect' 'mult_V_418' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 370 [3/3] (2.45ns)   --->   "%mul_ln717_26 = mul i13 %zext_ln42_93, i13 26"   --->   Operation 370 'mul' 'mul_ln717_26' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 371 [1/1] (0.00ns)   --->   "%mult_V_425 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_111, i32 3, i32 7"   --->   Operation 371 'partselect' 'mult_V_425' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 372 [1/1] (0.00ns)   --->   "%mult_V_431 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %p_read_111, i32 2, i32 7"   --->   Operation 372 'partselect' 'mult_V_431' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 373 [1/1] (1.48ns)   --->   "%add_ln712_314 = add i12 %zext_ln42_18, i12 %zext_ln42_37"   --->   Operation 373 'add' 'add_ln712_314' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 374 [1/1] (1.48ns)   --->   "%add_ln712_525 = add i11 %trunc_ln42_24, i11 %zext_ln42_41"   --->   Operation 374 'add' 'add_ln712_525' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.45>
ST_10 : Operation 375 [1/1] (0.00ns)   --->   "%shl_ln717_12 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_116, i5 0"   --->   Operation 375 'bitconcatenate' 'shl_ln717_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 376 [1/1] (1.53ns)   --->   "%sub_ln717_10 = sub i13 %shl_ln717_12, i13 %zext_ln1171_67"   --->   Operation 376 'sub' 'sub_ln717_10' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 377 [1/1] (0.00ns)   --->   "%trunc_ln42_39 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_10, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 377 'partselect' 'trunc_ln42_39' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 378 [1/3] (2.45ns)   --->   "%mul_ln1171_43 = mul i13 %zext_ln42_58, i13 8181"   --->   Operation 378 'mul' 'mul_ln1171_43' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 379 [1/1] (0.00ns)   --->   "%trunc_ln717_176 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln1171_43, i32 3, i32 12"   --->   Operation 379 'partselect' 'trunc_ln717_176' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 380 [1/3] (2.45ns)   --->   "%mul_ln717_17 = mul i13 %zext_ln42_58, i13 29"   --->   Operation 380 'mul' 'mul_ln717_17' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 381 [1/1] (0.00ns)   --->   "%trunc_ln42_50 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_17, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 381 'partselect' 'trunc_ln42_50' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 382 [1/3] (2.45ns)   --->   "%mul_ln1171_44 = mul i13 %zext_ln1171_80, i13 8181"   --->   Operation 382 'mul' 'mul_ln1171_44' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 383 [1/1] (0.00ns)   --->   "%trunc_ln717_180 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln1171_44, i32 3, i32 12"   --->   Operation 383 'partselect' 'trunc_ln717_180' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 384 [1/3] (2.45ns)   --->   "%mul_ln1171_45 = mul i14 %zext_ln1171_79, i14 16361"   --->   Operation 384 'mul' 'mul_ln1171_45' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 385 [1/1] (0.00ns)   --->   "%trunc_ln717_181 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_45, i32 3, i32 13"   --->   Operation 385 'partselect' 'trunc_ln717_181' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 386 [1/3] (2.45ns)   --->   "%mul_ln1171_47 = mul i14 %zext_ln1171_79, i14 16365"   --->   Operation 386 'mul' 'mul_ln1171_47' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 387 [1/1] (0.00ns)   --->   "%trunc_ln717_184 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_47, i32 3, i32 13"   --->   Operation 387 'partselect' 'trunc_ln717_184' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 388 [1/3] (2.45ns)   --->   "%mul_ln717_20 = mul i13 %zext_ln1171_80, i13 23"   --->   Operation 388 'mul' 'mul_ln717_20' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 389 [1/1] (0.00ns)   --->   "%trunc_ln42_56 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_20, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 389 'partselect' 'trunc_ln42_56' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 390 [1/3] (2.45ns)   --->   "%mul_ln717_21 = mul i12 %zext_ln717_39, i12 11"   --->   Operation 390 'mul' 'mul_ln717_21' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 391 [1/1] (0.00ns)   --->   "%trunc_ln42_58 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %mul_ln717_21, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 391 'partselect' 'trunc_ln42_58' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 392 [2/3] (2.45ns)   --->   "%mul_ln717_23 = mul i13 %zext_ln1171_89, i13 25"   --->   Operation 392 'mul' 'mul_ln717_23' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 393 [2/3] (2.45ns)   --->   "%mul_ln1171_50 = mul i14 %zext_ln1171_85, i14 16361"   --->   Operation 393 'mul' 'mul_ln1171_50' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 394 [2/3] (2.45ns)   --->   "%mul_ln1171_51 = mul i15 %zext_ln1171_96, i15 32729"   --->   Operation 394 'mul' 'mul_ln1171_51' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 395 [2/3] (2.45ns)   --->   "%mul_ln717_24 = mul i13 %zext_ln1171_98, i13 29"   --->   Operation 395 'mul' 'mul_ln717_24' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 396 [2/3] (2.45ns)   --->   "%mul_ln1171_52 = mul i14 %zext_ln1171_94, i14 16357"   --->   Operation 396 'mul' 'mul_ln1171_52' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 397 [2/3] (2.45ns)   --->   "%mul_ln1171_54 = mul i14 %zext_ln1171_94, i14 16359"   --->   Operation 397 'mul' 'mul_ln1171_54' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 398 [2/3] (2.45ns)   --->   "%mul_ln717_26 = mul i13 %zext_ln42_93, i13 26"   --->   Operation 398 'mul' 'mul_ln717_26' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 399 [3/3] (2.45ns)   --->   "%mul_ln717_27 = mul i13 %zext_ln42_93, i13 19"   --->   Operation 399 'mul' 'mul_ln717_27' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 400 [3/3] (2.45ns)   --->   "%mul_ln717_28 = mul i13 %zext_ln42_93, i13 25"   --->   Operation 400 'mul' 'mul_ln717_28' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 401 [1/1] (0.00ns)   --->   "%zext_ln1171_105 = zext i8 %p_read_110"   --->   Operation 401 'zext' 'zext_ln1171_105' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 402 [1/1] (0.00ns)   --->   "%zext_ln1171_108 = zext i8 %p_read_110"   --->   Operation 402 'zext' 'zext_ln1171_108' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 403 [3/3] (2.45ns)   --->   "%mul_ln1171_55 = mul i13 %zext_ln1171_108, i13 8181"   --->   Operation 403 'mul' 'mul_ln1171_55' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 404 [3/3] (2.45ns)   --->   "%mul_ln717_29 = mul i13 %zext_ln1171_108, i13 29"   --->   Operation 404 'mul' 'mul_ln717_29' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 405 [3/3] (2.45ns)   --->   "%mul_ln1171_58 = mul i14 %zext_ln1171_107, i14 43"   --->   Operation 405 'mul' 'mul_ln1171_58' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 406 [3/3] (2.45ns)   --->   "%mul_ln1171_59 = mul i15 %zext_ln1171_105, i15 67"   --->   Operation 406 'mul' 'mul_ln1171_59' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 407 [3/3] (2.45ns)   --->   "%mul_ln1171_60 = mul i14 %zext_ln1171_107, i14 57"   --->   Operation 407 'mul' 'mul_ln1171_60' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.89>
ST_11 : Operation 408 [1/1] (0.00ns)   --->   "%p_read_108 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read15"   --->   Operation 408 'read' 'p_read_108' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 409 [1/1] (0.00ns)   --->   "%zext_ln42_31 = zext i10 %trunc_ln42_16" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 409 'zext' 'zext_ln42_31' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 410 [1/1] (0.00ns)   --->   "%zext_ln42_53 = zext i10 %trunc_ln42_39" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 410 'zext' 'zext_ln42_53' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 411 [1/1] (0.00ns)   --->   "%zext_ln42_69 = zext i10 %trunc_ln42_50" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 411 'zext' 'zext_ln42_69' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 412 [1/1] (0.00ns)   --->   "%zext_ln42_73 = zext i5 %mult_V_294" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 412 'zext' 'zext_ln42_73' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 413 [1/3] (2.45ns)   --->   "%mul_ln717_23 = mul i13 %zext_ln1171_89, i13 25"   --->   Operation 413 'mul' 'mul_ln717_23' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 414 [1/1] (0.00ns)   --->   "%trunc_ln42_63 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_23, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 414 'partselect' 'trunc_ln42_63' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 415 [1/3] (2.45ns)   --->   "%mul_ln1171_50 = mul i14 %zext_ln1171_85, i14 16361"   --->   Operation 415 'mul' 'mul_ln1171_50' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 416 [1/1] (0.00ns)   --->   "%trunc_ln717_196 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_50, i32 3, i32 13"   --->   Operation 416 'partselect' 'trunc_ln717_196' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 417 [1/3] (2.45ns)   --->   "%mul_ln1171_51 = mul i15 %zext_ln1171_96, i15 32729"   --->   Operation 417 'mul' 'mul_ln1171_51' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 418 [1/1] (0.00ns)   --->   "%trunc_ln717_198 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_51, i32 3, i32 14"   --->   Operation 418 'partselect' 'trunc_ln717_198' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 419 [1/3] (2.45ns)   --->   "%mul_ln717_24 = mul i13 %zext_ln1171_98, i13 29"   --->   Operation 419 'mul' 'mul_ln717_24' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 420 [1/1] (0.00ns)   --->   "%trunc_ln42_66 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_24, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 420 'partselect' 'trunc_ln42_66' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 421 [1/3] (2.45ns)   --->   "%mul_ln1171_52 = mul i14 %zext_ln1171_94, i14 16357"   --->   Operation 421 'mul' 'mul_ln1171_52' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 422 [1/1] (0.00ns)   --->   "%trunc_ln717_200 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_52, i32 3, i32 13"   --->   Operation 422 'partselect' 'trunc_ln717_200' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 423 [1/3] (2.45ns)   --->   "%mul_ln1171_54 = mul i14 %zext_ln1171_94, i14 16359"   --->   Operation 423 'mul' 'mul_ln1171_54' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 424 [1/1] (0.00ns)   --->   "%trunc_ln717_205 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_54, i32 3, i32 13"   --->   Operation 424 'partselect' 'trunc_ln717_205' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 425 [1/3] (2.45ns)   --->   "%mul_ln717_26 = mul i13 %zext_ln42_93, i13 26"   --->   Operation 425 'mul' 'mul_ln717_26' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 426 [1/1] (0.00ns)   --->   "%trunc_ln42_71 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_26, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 426 'partselect' 'trunc_ln42_71' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 427 [2/3] (2.45ns)   --->   "%mul_ln717_27 = mul i13 %zext_ln42_93, i13 19"   --->   Operation 427 'mul' 'mul_ln717_27' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 428 [2/3] (2.45ns)   --->   "%mul_ln717_28 = mul i13 %zext_ln42_93, i13 25"   --->   Operation 428 'mul' 'mul_ln717_28' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 429 [2/3] (2.45ns)   --->   "%mul_ln1171_55 = mul i13 %zext_ln1171_108, i13 8181"   --->   Operation 429 'mul' 'mul_ln1171_55' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 430 [2/3] (2.45ns)   --->   "%mul_ln717_29 = mul i13 %zext_ln1171_108, i13 29"   --->   Operation 430 'mul' 'mul_ln717_29' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 431 [2/3] (2.45ns)   --->   "%mul_ln1171_58 = mul i14 %zext_ln1171_107, i14 43"   --->   Operation 431 'mul' 'mul_ln1171_58' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 432 [2/3] (2.45ns)   --->   "%mul_ln1171_59 = mul i15 %zext_ln1171_105, i15 67"   --->   Operation 432 'mul' 'mul_ln1171_59' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 433 [2/3] (2.45ns)   --->   "%mul_ln1171_60 = mul i14 %zext_ln1171_107, i14 57"   --->   Operation 433 'mul' 'mul_ln1171_60' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 434 [3/3] (2.45ns)   --->   "%mul_ln1171_61 = mul i13 %zext_ln1171_108, i13 8179"   --->   Operation 434 'mul' 'mul_ln1171_61' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 435 [3/3] (2.45ns)   --->   "%mul_ln1171_62 = mul i14 %zext_ln1171_107, i14 51"   --->   Operation 435 'mul' 'mul_ln1171_62' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 436 [3/3] (2.45ns)   --->   "%mul_ln1171_64 = mul i14 %zext_ln1171_107, i14 16365"   --->   Operation 436 'mul' 'mul_ln1171_64' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 437 [1/1] (0.00ns)   --->   "%zext_ln1171_119 = zext i8 %p_read_109"   --->   Operation 437 'zext' 'zext_ln1171_119' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 438 [1/1] (0.00ns)   --->   "%zext_ln1171_12 = zext i8 %p_read_109"   --->   Operation 438 'zext' 'zext_ln1171_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 439 [3/3] (2.45ns)   --->   "%mul_ln717_31 = mul i13 %zext_ln1171_12, i13 29"   --->   Operation 439 'mul' 'mul_ln717_31' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 440 [3/3] (2.45ns)   --->   "%mul_ln1171_69 = mul i14 %zext_ln1171_121, i14 16355"   --->   Operation 440 'mul' 'mul_ln1171_69' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 441 [3/3] (2.45ns)   --->   "%mul_ln1171_70 = mul i15 %zext_ln1171_119, i15 69"   --->   Operation 441 'mul' 'mul_ln1171_70' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 442 [1/1] (0.00ns)   --->   "%zext_ln42_127 = zext i8 %p_read_108" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 442 'zext' 'zext_ln42_127' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 443 [1/1] (0.00ns)   --->   "%mult_V_519 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_108, i32 1, i32 7"   --->   Operation 443 'partselect' 'mult_V_519' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 444 [1/1] (0.00ns)   --->   "%mult_V_520 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %p_read_108, i32 2, i32 7"   --->   Operation 444 'partselect' 'mult_V_520' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 445 [3/3] (2.45ns)   --->   "%mul_ln717_33 = mul i13 %zext_ln42_127, i13 27"   --->   Operation 445 'mul' 'mul_ln717_33' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 446 [1/1] (1.36ns)   --->   "%add_ln712_238 = add i9 %zext_ln42_73, i9 %trunc_ln42_58"   --->   Operation 446 'add' 'add_ln712_238' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 447 [1/1] (1.41ns)   --->   "%add_ln712_435 = add i11 %zext_ln42_53, i11 %zext_ln42_69"   --->   Operation 447 'add' 'add_ln712_435' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 448 [1/1] (0.00ns)   --->   "%zext_ln712_166 = zext i11 %add_ln712_435"   --->   Operation 448 'zext' 'zext_ln712_166' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 449 [1/1] (1.48ns)   --->   "%add_ln712_436 = add i12 %zext_ln712_166, i12 %zext_ln42_31"   --->   Operation 449 'add' 'add_ln712_436' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.45>
ST_12 : Operation 450 [1/3] (2.45ns)   --->   "%mul_ln717_27 = mul i13 %zext_ln42_93, i13 19"   --->   Operation 450 'mul' 'mul_ln717_27' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 451 [1/1] (0.00ns)   --->   "%trunc_ln42_72 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_27, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 451 'partselect' 'trunc_ln42_72' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 452 [1/3] (2.45ns)   --->   "%mul_ln717_28 = mul i13 %zext_ln42_93, i13 25"   --->   Operation 452 'mul' 'mul_ln717_28' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 453 [1/1] (0.00ns)   --->   "%trunc_ln42_77 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_28, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 453 'partselect' 'trunc_ln42_77' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 454 [1/3] (2.45ns)   --->   "%mul_ln1171_55 = mul i13 %zext_ln1171_108, i13 8181"   --->   Operation 454 'mul' 'mul_ln1171_55' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 455 [1/1] (0.00ns)   --->   "%trunc_ln717_211 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln1171_55, i32 3, i32 12"   --->   Operation 455 'partselect' 'trunc_ln717_211' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 456 [1/3] (2.45ns)   --->   "%mul_ln717_29 = mul i13 %zext_ln1171_108, i13 29"   --->   Operation 456 'mul' 'mul_ln717_29' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 457 [1/1] (0.00ns)   --->   "%trunc_ln42_79 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_29, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 457 'partselect' 'trunc_ln42_79' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 458 [1/3] (2.45ns)   --->   "%mul_ln1171_58 = mul i14 %zext_ln1171_107, i14 43"   --->   Operation 458 'mul' 'mul_ln1171_58' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 459 [1/1] (0.00ns)   --->   "%trunc_ln42_80 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_58, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 459 'partselect' 'trunc_ln42_80' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 460 [1/3] (2.45ns)   --->   "%mul_ln1171_59 = mul i15 %zext_ln1171_105, i15 67"   --->   Operation 460 'mul' 'mul_ln1171_59' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 461 [1/1] (0.00ns)   --->   "%trunc_ln42_81 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_59, i32 3, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 461 'partselect' 'trunc_ln42_81' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 462 [1/3] (2.45ns)   --->   "%mul_ln1171_60 = mul i14 %zext_ln1171_107, i14 57"   --->   Operation 462 'mul' 'mul_ln1171_60' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 463 [1/1] (0.00ns)   --->   "%trunc_ln42_82 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_60, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 463 'partselect' 'trunc_ln42_82' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 464 [2/3] (2.45ns)   --->   "%mul_ln1171_61 = mul i13 %zext_ln1171_108, i13 8179"   --->   Operation 464 'mul' 'mul_ln1171_61' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 465 [2/3] (2.45ns)   --->   "%mul_ln1171_62 = mul i14 %zext_ln1171_107, i14 51"   --->   Operation 465 'mul' 'mul_ln1171_62' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 466 [2/3] (2.45ns)   --->   "%mul_ln1171_64 = mul i14 %zext_ln1171_107, i14 16365"   --->   Operation 466 'mul' 'mul_ln1171_64' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 467 [2/3] (2.45ns)   --->   "%mul_ln717_31 = mul i13 %zext_ln1171_12, i13 29"   --->   Operation 467 'mul' 'mul_ln717_31' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 468 [2/3] (2.45ns)   --->   "%mul_ln1171_69 = mul i14 %zext_ln1171_121, i14 16355"   --->   Operation 468 'mul' 'mul_ln1171_69' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 469 [2/3] (2.45ns)   --->   "%mul_ln1171_70 = mul i15 %zext_ln1171_119, i15 69"   --->   Operation 469 'mul' 'mul_ln1171_70' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 470 [1/1] (0.00ns)   --->   "%zext_ln42_123 = zext i8 %p_read_108" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 470 'zext' 'zext_ln42_123' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 471 [1/1] (0.00ns)   --->   "%zext_ln42_124 = zext i8 %p_read_108" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 471 'zext' 'zext_ln42_124' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 472 [2/3] (2.45ns)   --->   "%mul_ln717_33 = mul i13 %zext_ln42_127, i13 27"   --->   Operation 472 'mul' 'mul_ln717_33' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 473 [3/3] (2.45ns)   --->   "%mul_ln1171_71 = mul i14 %zext_ln42_124, i14 38"   --->   Operation 473 'mul' 'mul_ln1171_71' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 474 [3/3] (2.45ns)   --->   "%mul_ln717_34 = mul i13 %zext_ln42_127, i13 23"   --->   Operation 474 'mul' 'mul_ln717_34' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 475 [3/3] (2.45ns)   --->   "%mul_ln1171_73 = mul i15 %zext_ln42_123, i15 32721"   --->   Operation 475 'mul' 'mul_ln1171_73' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 476 [3/3] (2.45ns)   --->   "%mul_ln1171_74 = mul i14 %zext_ln42_124, i14 49"   --->   Operation 476 'mul' 'mul_ln1171_74' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 477 [1/1] (0.00ns)   --->   "%zext_ln1171_135 = zext i8 %p_read_107"   --->   Operation 477 'zext' 'zext_ln1171_135' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 478 [1/1] (0.00ns)   --->   "%zext_ln1171_138 = zext i8 %p_read_107"   --->   Operation 478 'zext' 'zext_ln1171_138' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 479 [3/3] (2.45ns)   --->   "%mul_ln1171_75 = mul i14 %zext_ln1171_138, i14 16362"   --->   Operation 479 'mul' 'mul_ln1171_75' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 480 [3/3] (2.45ns)   --->   "%mul_ln1171_76 = mul i14 %zext_ln1171_138, i14 58"   --->   Operation 480 'mul' 'mul_ln1171_76' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 481 [3/3] (2.45ns)   --->   "%mul_ln1171_77 = mul i15 %zext_ln1171_135, i15 32731"   --->   Operation 481 'mul' 'mul_ln1171_77' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.45>
ST_13 : Operation 482 [1/1] (0.00ns)   --->   "%p_read_106 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read17"   --->   Operation 482 'read' 'p_read_106' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 483 [1/1] (0.00ns)   --->   "%zext_ln42_86 = zext i10 %trunc_ln42_66" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 483 'zext' 'zext_ln42_86' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 484 [1/1] (0.00ns)   --->   "%zext_ln42_109 = zext i10 %trunc_ln42_79" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 484 'zext' 'zext_ln42_109' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 485 [1/3] (2.45ns)   --->   "%mul_ln1171_61 = mul i13 %zext_ln1171_108, i13 8179"   --->   Operation 485 'mul' 'mul_ln1171_61' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 486 [1/1] (0.00ns)   --->   "%trunc_ln717_217 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln1171_61, i32 3, i32 12"   --->   Operation 486 'partselect' 'trunc_ln717_217' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 487 [1/3] (2.45ns)   --->   "%mul_ln1171_62 = mul i14 %zext_ln1171_107, i14 51"   --->   Operation 487 'mul' 'mul_ln1171_62' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 488 [1/1] (0.00ns)   --->   "%trunc_ln42_84 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_62, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 488 'partselect' 'trunc_ln42_84' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 489 [1/3] (2.45ns)   --->   "%mul_ln1171_64 = mul i14 %zext_ln1171_107, i14 16365"   --->   Operation 489 'mul' 'mul_ln1171_64' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 490 [1/1] (0.00ns)   --->   "%trunc_ln717_222 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_64, i32 3, i32 13"   --->   Operation 490 'partselect' 'trunc_ln717_222' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 491 [1/3] (2.45ns)   --->   "%mul_ln717_31 = mul i13 %zext_ln1171_12, i13 29"   --->   Operation 491 'mul' 'mul_ln717_31' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 492 [1/1] (0.00ns)   --->   "%trunc_ln42_90 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_31, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 492 'partselect' 'trunc_ln42_90' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 493 [1/3] (2.45ns)   --->   "%mul_ln1171_69 = mul i14 %zext_ln1171_121, i14 16355"   --->   Operation 493 'mul' 'mul_ln1171_69' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 494 [1/1] (0.00ns)   --->   "%trunc_ln717_226 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_69, i32 3, i32 13"   --->   Operation 494 'partselect' 'trunc_ln717_226' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 495 [1/3] (2.45ns)   --->   "%mul_ln1171_70 = mul i15 %zext_ln1171_119, i15 69"   --->   Operation 495 'mul' 'mul_ln1171_70' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 496 [1/1] (0.00ns)   --->   "%trunc_ln42_93 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_70, i32 3, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 496 'partselect' 'trunc_ln42_93' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 497 [1/3] (2.45ns)   --->   "%mul_ln717_33 = mul i13 %zext_ln42_127, i13 27"   --->   Operation 497 'mul' 'mul_ln717_33' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 498 [1/1] (0.00ns)   --->   "%trunc_ln42_97 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_33, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 498 'partselect' 'trunc_ln42_97' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 499 [2/3] (2.45ns)   --->   "%mul_ln1171_71 = mul i14 %zext_ln42_124, i14 38"   --->   Operation 499 'mul' 'mul_ln1171_71' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 500 [2/3] (2.45ns)   --->   "%mul_ln717_34 = mul i13 %zext_ln42_127, i13 23"   --->   Operation 500 'mul' 'mul_ln717_34' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 501 [2/3] (2.45ns)   --->   "%mul_ln1171_73 = mul i15 %zext_ln42_123, i15 32721"   --->   Operation 501 'mul' 'mul_ln1171_73' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 502 [2/3] (2.45ns)   --->   "%mul_ln1171_74 = mul i14 %zext_ln42_124, i14 49"   --->   Operation 502 'mul' 'mul_ln1171_74' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 503 [1/1] (0.00ns)   --->   "%zext_ln1171_137 = zext i8 %p_read_107"   --->   Operation 503 'zext' 'zext_ln1171_137' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 504 [2/3] (2.45ns)   --->   "%mul_ln1171_75 = mul i14 %zext_ln1171_138, i14 16362"   --->   Operation 504 'mul' 'mul_ln1171_75' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 505 [2/3] (2.45ns)   --->   "%mul_ln1171_76 = mul i14 %zext_ln1171_138, i14 58"   --->   Operation 505 'mul' 'mul_ln1171_76' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 506 [2/3] (2.45ns)   --->   "%mul_ln1171_77 = mul i15 %zext_ln1171_135, i15 32731"   --->   Operation 506 'mul' 'mul_ln1171_77' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 507 [3/3] (2.45ns)   --->   "%mul_ln717_37 = mul i12 %zext_ln1171_137, i12 11"   --->   Operation 507 'mul' 'mul_ln717_37' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 508 [3/3] (2.45ns)   --->   "%mul_ln1171_79 = mul i15 %zext_ln1171_135, i15 32713"   --->   Operation 508 'mul' 'mul_ln1171_79' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 509 [1/1] (0.00ns)   --->   "%zext_ln1171_144 = zext i8 %p_read_106"   --->   Operation 509 'zext' 'zext_ln1171_144' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 510 [1/1] (0.00ns)   --->   "%zext_ln1171_145 = zext i8 %p_read_106"   --->   Operation 510 'zext' 'zext_ln1171_145' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 511 [1/1] (0.00ns)   --->   "%zext_ln1171_147 = zext i8 %p_read_106"   --->   Operation 511 'zext' 'zext_ln1171_147' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 512 [3/3] (2.45ns)   --->   "%mul_ln717_39 = mul i13 %zext_ln1171_147, i13 25"   --->   Operation 512 'mul' 'mul_ln717_39' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 513 [3/3] (2.45ns)   --->   "%mul_ln1171_81 = mul i15 %zext_ln1171_145, i15 32714"   --->   Operation 513 'mul' 'mul_ln1171_81' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 514 [3/3] (2.45ns)   --->   "%mul_ln1171_82 = mul i14 %zext_ln1171_144, i14 44"   --->   Operation 514 'mul' 'mul_ln1171_82' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 515 [3/3] (2.45ns)   --->   "%mul_ln717_40 = mul i13 %zext_ln1171_147, i13 21"   --->   Operation 515 'mul' 'mul_ln717_40' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 516 [3/3] (2.45ns)   --->   "%mul_ln1171_83 = mul i13 %zext_ln1171_147, i13 8181"   --->   Operation 516 'mul' 'mul_ln1171_83' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 517 [1/1] (0.00ns)   --->   "%mult_V_606 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %p_read_106, i32 2, i32 7"   --->   Operation 517 'partselect' 'mult_V_606' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 518 [1/1] (1.41ns)   --->   "%add_ln712_131 = add i11 %zext_ln42_86, i11 %zext_ln42_109"   --->   Operation 518 'add' 'add_ln712_131' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.07>
ST_14 : Operation 519 [1/1] (0.00ns)   --->   "%p_read_103 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read20"   --->   Operation 519 'read' 'p_read_103' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 520 [1/1] (0.00ns)   --->   "%zext_ln42_77 = zext i10 %trunc_ln42_56" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 520 'zext' 'zext_ln42_77' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 521 [1/1] (0.00ns)   --->   "%zext_ln42_82 = zext i10 %trunc_ln42_63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 521 'zext' 'zext_ln42_82' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 522 [1/1] (0.00ns)   --->   "%zext_ln42_101 = zext i5 %mult_V_425" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 522 'zext' 'zext_ln42_101' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 523 [1/1] (0.00ns)   --->   "%zext_ln1171_106 = zext i8 %p_read_110"   --->   Operation 523 'zext' 'zext_ln1171_106' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 524 [1/1] (0.00ns)   --->   "%shl_ln1171_32 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_110, i2 0"   --->   Operation 524 'bitconcatenate' 'shl_ln1171_32' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 525 [1/1] (0.00ns)   --->   "%zext_ln1171_118 = zext i10 %shl_ln1171_32"   --->   Operation 525 'zext' 'zext_ln1171_118' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 526 [1/1] (1.41ns)   --->   "%sub_ln1171_173 = sub i11 %zext_ln1171_106, i11 %zext_ln1171_118"   --->   Operation 526 'sub' 'sub_ln1171_173' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 527 [1/1] (0.00ns)   --->   "%trunc_ln717_220 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_173, i32 3, i32 10"   --->   Operation 527 'partselect' 'trunc_ln717_220' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 528 [1/3] (2.45ns)   --->   "%mul_ln1171_71 = mul i14 %zext_ln42_124, i14 38"   --->   Operation 528 'mul' 'mul_ln1171_71' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 529 [1/1] (0.00ns)   --->   "%trunc_ln42_98 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_71, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 529 'partselect' 'trunc_ln42_98' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 530 [1/3] (2.45ns)   --->   "%mul_ln717_34 = mul i13 %zext_ln42_127, i13 23"   --->   Operation 530 'mul' 'mul_ln717_34' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 531 [1/1] (0.00ns)   --->   "%trunc_ln42_99 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_34, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 531 'partselect' 'trunc_ln42_99' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 532 [1/3] (2.45ns)   --->   "%mul_ln1171_73 = mul i15 %zext_ln42_123, i15 32721"   --->   Operation 532 'mul' 'mul_ln1171_73' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 533 [1/1] (0.00ns)   --->   "%trunc_ln717_234 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_73, i32 3, i32 14"   --->   Operation 533 'partselect' 'trunc_ln717_234' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 534 [1/3] (2.45ns)   --->   "%mul_ln1171_74 = mul i14 %zext_ln42_124, i14 49"   --->   Operation 534 'mul' 'mul_ln1171_74' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 535 [1/1] (0.00ns)   --->   "%trunc_ln42_102 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_74, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 535 'partselect' 'trunc_ln42_102' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 536 [1/3] (2.45ns)   --->   "%mul_ln1171_75 = mul i14 %zext_ln1171_138, i14 16362"   --->   Operation 536 'mul' 'mul_ln1171_75' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 537 [1/1] (0.00ns)   --->   "%trunc_ln717_239 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_75, i32 3, i32 13"   --->   Operation 537 'partselect' 'trunc_ln717_239' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 538 [1/3] (2.45ns)   --->   "%mul_ln1171_76 = mul i14 %zext_ln1171_138, i14 58"   --->   Operation 538 'mul' 'mul_ln1171_76' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 539 [1/1] (0.00ns)   --->   "%trunc_ln42_104 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_76, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 539 'partselect' 'trunc_ln42_104' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 540 [1/3] (2.45ns)   --->   "%mul_ln1171_77 = mul i15 %zext_ln1171_135, i15 32731"   --->   Operation 540 'mul' 'mul_ln1171_77' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 541 [1/1] (0.00ns)   --->   "%trunc_ln717_243 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_77, i32 3, i32 14"   --->   Operation 541 'partselect' 'trunc_ln717_243' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 542 [2/3] (2.45ns)   --->   "%mul_ln717_37 = mul i12 %zext_ln1171_137, i12 11"   --->   Operation 542 'mul' 'mul_ln717_37' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 543 [2/3] (2.45ns)   --->   "%mul_ln1171_79 = mul i15 %zext_ln1171_135, i15 32713"   --->   Operation 543 'mul' 'mul_ln1171_79' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 544 [2/3] (2.45ns)   --->   "%mul_ln717_39 = mul i13 %zext_ln1171_147, i13 25"   --->   Operation 544 'mul' 'mul_ln717_39' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 545 [2/3] (2.45ns)   --->   "%mul_ln1171_81 = mul i15 %zext_ln1171_145, i15 32714"   --->   Operation 545 'mul' 'mul_ln1171_81' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 546 [2/3] (2.45ns)   --->   "%mul_ln1171_82 = mul i14 %zext_ln1171_144, i14 44"   --->   Operation 546 'mul' 'mul_ln1171_82' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 547 [2/3] (2.45ns)   --->   "%mul_ln717_40 = mul i13 %zext_ln1171_147, i13 21"   --->   Operation 547 'mul' 'mul_ln717_40' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 548 [2/3] (2.45ns)   --->   "%mul_ln1171_83 = mul i13 %zext_ln1171_147, i13 8181"   --->   Operation 548 'mul' 'mul_ln1171_83' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 549 [1/1] (0.00ns)   --->   "%zext_ln1171_167 = zext i8 %p_read_104"   --->   Operation 549 'zext' 'zext_ln1171_167' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 550 [3/3] (2.45ns)   --->   "%mul_ln1171_88 = mul i14 %zext_ln1171_166, i14 16365"   --->   Operation 550 'mul' 'mul_ln1171_88' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 551 [3/3] (2.45ns)   --->   "%mul_ln1171_92 = mul i14 %zext_ln1171_166, i14 58"   --->   Operation 551 'mul' 'mul_ln1171_92' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 552 [3/3] (2.45ns)   --->   "%mul_ln1171_93 = mul i15 %zext_ln1171_167, i15 32714"   --->   Operation 552 'mul' 'mul_ln1171_93' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 553 [1/1] (0.00ns)   --->   "%zext_ln1171_177 = zext i8 %p_read_103"   --->   Operation 553 'zext' 'zext_ln1171_177' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 554 [1/1] (0.00ns)   --->   "%zext_ln1171_178 = zext i8 %p_read_103"   --->   Operation 554 'zext' 'zext_ln1171_178' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 555 [3/3] (2.45ns)   --->   "%mul_ln1171_95 = mul i14 %zext_ln1171_178, i14 16361"   --->   Operation 555 'mul' 'mul_ln1171_95' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 556 [3/3] (2.45ns)   --->   "%mul_ln717_41 = mul i13 %zext_ln1171_177, i13 22"   --->   Operation 556 'mul' 'mul_ln717_41' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 557 [3/3] (2.45ns)   --->   "%mul_ln717_42 = mul i13 %zext_ln1171_177, i13 19"   --->   Operation 557 'mul' 'mul_ln717_42' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 558 [3/3] (2.45ns)   --->   "%mul_ln1171_96 = mul i13 %zext_ln1171_177, i13 8179"   --->   Operation 558 'mul' 'mul_ln1171_96' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 559 [1/1] (0.00ns)   --->   "%shl_ln717_37 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_103, i4 0"   --->   Operation 559 'bitconcatenate' 'shl_ln717_37' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 560 [1/1] (0.00ns)   --->   "%zext_ln717_73 = zext i12 %shl_ln717_37"   --->   Operation 560 'zext' 'zext_ln717_73' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 561 [1/1] (1.54ns)   --->   "%add_ln717_27 = add i13 %zext_ln717_73, i13 %zext_ln1171_177"   --->   Operation 561 'add' 'add_ln717_27' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 562 [1/1] (0.00ns)   --->   "%trunc_ln42_129 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln717_27, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 562 'partselect' 'trunc_ln42_129' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 563 [1/1] (1.41ns)   --->   "%add_ln712_462 = add i10 %zext_ln42_101, i10 %trunc_ln42_97"   --->   Operation 563 'add' 'add_ln712_462' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 564 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_573 = add i12 %zext_ln42_82, i12 %trunc_ln42_93"   --->   Operation 564 'add' 'add_ln712_573' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 565 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_574 = add i12 %add_ln712_573, i12 %zext_ln42_77"   --->   Operation 565 'add' 'add_ln712_574' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 3.10>
ST_15 : Operation 566 [1/1] (0.00ns)   --->   "%p_read_101 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read22"   --->   Operation 566 'read' 'p_read_101' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 567 [1/1] (0.00ns)   --->   "%p_read_102 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read21"   --->   Operation 567 'read' 'p_read_102' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 568 [1/1] (0.00ns)   --->   "%sext_ln1171_91 = sext i10 %trunc_ln717_211"   --->   Operation 568 'sext' 'sext_ln1171_91' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 569 [1/1] (0.00ns)   --->   "%sext_ln1171_97 = sext i8 %trunc_ln717_220"   --->   Operation 569 'sext' 'sext_ln1171_97' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 570 [1/1] (0.00ns)   --->   "%sext_ln1171_101 = sext i11 %trunc_ln717_226"   --->   Operation 570 'sext' 'sext_ln1171_101' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 571 [1/1] (0.00ns)   --->   "%sext_ln717_32 = sext i12 %trunc_ln717_234"   --->   Operation 571 'sext' 'sext_ln717_32' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 572 [1/1] (0.00ns)   --->   "%sext_ln717_35 = sext i11 %trunc_ln717_239"   --->   Operation 572 'sext' 'sext_ln717_35' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 573 [1/3] (2.45ns)   --->   "%mul_ln717_37 = mul i12 %zext_ln1171_137, i12 11"   --->   Operation 573 'mul' 'mul_ln717_37' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 574 [1/1] (0.00ns)   --->   "%mult_V_563 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %mul_ln717_37, i32 3, i32 11"   --->   Operation 574 'partselect' 'mult_V_563' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 575 [1/3] (2.45ns)   --->   "%mul_ln1171_79 = mul i15 %zext_ln1171_135, i15 32713"   --->   Operation 575 'mul' 'mul_ln1171_79' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 576 [1/1] (0.00ns)   --->   "%trunc_ln717_245 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_79, i32 3, i32 14"   --->   Operation 576 'partselect' 'trunc_ln717_245' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 577 [1/3] (2.45ns)   --->   "%mul_ln717_39 = mul i13 %zext_ln1171_147, i13 25"   --->   Operation 577 'mul' 'mul_ln717_39' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 578 [1/1] (0.00ns)   --->   "%trunc_ln42_111 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_39, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 578 'partselect' 'trunc_ln42_111' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 579 [1/3] (2.45ns)   --->   "%mul_ln1171_81 = mul i15 %zext_ln1171_145, i15 32714"   --->   Operation 579 'mul' 'mul_ln1171_81' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 580 [1/1] (0.00ns)   --->   "%trunc_ln717_252 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_81, i32 3, i32 14"   --->   Operation 580 'partselect' 'trunc_ln717_252' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 581 [1/3] (2.45ns)   --->   "%mul_ln1171_82 = mul i14 %zext_ln1171_144, i14 44"   --->   Operation 581 'mul' 'mul_ln1171_82' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 582 [1/1] (0.00ns)   --->   "%trunc_ln42_113 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_82, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 582 'partselect' 'trunc_ln42_113' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 583 [1/3] (2.45ns)   --->   "%mul_ln717_40 = mul i13 %zext_ln1171_147, i13 21"   --->   Operation 583 'mul' 'mul_ln717_40' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 584 [1/1] (0.00ns)   --->   "%trunc_ln42_114 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_40, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 584 'partselect' 'trunc_ln42_114' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 585 [1/3] (2.45ns)   --->   "%mul_ln1171_83 = mul i13 %zext_ln1171_147, i13 8181"   --->   Operation 585 'mul' 'mul_ln1171_83' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 586 [1/1] (0.00ns)   --->   "%trunc_ln717_256 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln1171_83, i32 3, i32 12"   --->   Operation 586 'partselect' 'trunc_ln717_256' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 587 [2/3] (2.45ns)   --->   "%mul_ln1171_88 = mul i14 %zext_ln1171_166, i14 16365"   --->   Operation 587 'mul' 'mul_ln1171_88' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 588 [1/1] (0.00ns)   --->   "%zext_ln42_160 = zext i7 %mult_V_650" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 588 'zext' 'zext_ln42_160' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 589 [2/3] (2.45ns)   --->   "%mul_ln1171_92 = mul i14 %zext_ln1171_166, i14 58"   --->   Operation 589 'mul' 'mul_ln1171_92' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 590 [2/3] (2.45ns)   --->   "%mul_ln1171_93 = mul i15 %zext_ln1171_167, i15 32714"   --->   Operation 590 'mul' 'mul_ln1171_93' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 591 [2/3] (2.45ns)   --->   "%mul_ln1171_95 = mul i14 %zext_ln1171_178, i14 16361"   --->   Operation 591 'mul' 'mul_ln1171_95' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 592 [2/3] (2.45ns)   --->   "%mul_ln717_41 = mul i13 %zext_ln1171_177, i13 22"   --->   Operation 592 'mul' 'mul_ln717_41' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 593 [2/3] (2.45ns)   --->   "%mul_ln717_42 = mul i13 %zext_ln1171_177, i13 19"   --->   Operation 593 'mul' 'mul_ln717_42' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 594 [2/3] (2.45ns)   --->   "%mul_ln1171_96 = mul i13 %zext_ln1171_177, i13 8179"   --->   Operation 594 'mul' 'mul_ln1171_96' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 595 [1/1] (0.00ns)   --->   "%zext_ln42_173 = zext i10 %trunc_ln42_129" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 595 'zext' 'zext_ln42_173' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 596 [3/3] (2.45ns)   --->   "%mul_ln1171_97 = mul i14 %zext_ln1171_178, i14 16359"   --->   Operation 596 'mul' 'mul_ln1171_97' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 597 [1/1] (0.00ns)   --->   "%mult_V_713_0 = zext i8 %p_read_102"   --->   Operation 597 'zext' 'mult_V_713_0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 598 [1/1] (0.00ns)   --->   "%zext_ln1171_183 = zext i8 %p_read_102"   --->   Operation 598 'zext' 'zext_ln1171_183' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 599 [1/1] (0.00ns)   --->   "%zext_ln1171_17 = zext i8 %p_read_102"   --->   Operation 599 'zext' 'zext_ln1171_17' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 600 [3/3] (2.45ns)   --->   "%mul_ln717_43 = mul i13 %zext_ln1171_17, i13 22"   --->   Operation 600 'mul' 'mul_ln717_43' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 601 [3/3] (2.45ns)   --->   "%mul_ln1171_100 = mul i14 %zext_ln1171_183, i14 35"   --->   Operation 601 'mul' 'mul_ln1171_100' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 602 [3/3] (2.45ns)   --->   "%mul_ln1171_102 = mul i16 %mult_V_713_0, i16 65467"   --->   Operation 602 'mul' 'mul_ln1171_102' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 603 [3/3] (2.45ns)   --->   "%mul_ln1171_104 = mul i14 %zext_ln1171_183, i14 16357"   --->   Operation 603 'mul' 'mul_ln1171_104' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 604 [1/1] (0.00ns)   --->   "%zext_ln1171_194 = zext i8 %p_read_101"   --->   Operation 604 'zext' 'zext_ln1171_194' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 605 [3/3] (2.45ns)   --->   "%mul_ln1171_105 = mul i14 %zext_ln1171_194, i14 58"   --->   Operation 605 'mul' 'mul_ln1171_105' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 606 [3/3] (2.45ns)   --->   "%mul_ln1171_106 = mul i14 %zext_ln1171_194, i14 16361"   --->   Operation 606 'mul' 'mul_ln1171_106' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 607 [1/1] (0.00ns)   --->   "%trunc_ln42_147 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_101, i32 3, i32 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 607 'partselect' 'trunc_ln42_147' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 608 [1/1] (1.48ns)   --->   "%add_ln712_133 = add i11 %trunc_ln42_98, i11 %zext_ln42_160"   --->   Operation 608 'add' 'add_ln712_133' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 609 [1/1] (1.48ns)   --->   "%add_ln712_189 = add i12 %sext_ln1171_91, i12 %sext_ln717_35"   --->   Operation 609 'add' 'add_ln712_189' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 610 [1/1] (1.48ns)   --->   "%add_ln712_322 = add i11 %trunc_ln42_121, i11 %zext_ln42_173"   --->   Operation 610 'add' 'add_ln712_322' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 611 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_541 = add i13 %sext_ln1171_101, i13 %sext_ln717_32"   --->   Operation 611 'add' 'add_ln712_541' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 612 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_542 = add i13 %add_ln712_541, i13 %sext_ln1171_97"   --->   Operation 612 'add' 'add_ln712_542' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 2.45>
ST_16 : Operation 613 [1/1] (0.00ns)   --->   "%p_read_99 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read24"   --->   Operation 613 'read' 'p_read_99' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 614 [1/3] (2.45ns)   --->   "%mul_ln1171_88 = mul i14 %zext_ln1171_166, i14 16365"   --->   Operation 614 'mul' 'mul_ln1171_88' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 615 [1/1] (0.00ns)   --->   "%trunc_ln717_270 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_88, i32 3, i32 13"   --->   Operation 615 'partselect' 'trunc_ln717_270' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 616 [1/3] (2.45ns)   --->   "%mul_ln1171_92 = mul i14 %zext_ln1171_166, i14 58"   --->   Operation 616 'mul' 'mul_ln1171_92' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 617 [1/1] (0.00ns)   --->   "%trunc_ln42_122 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_92, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 617 'partselect' 'trunc_ln42_122' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 618 [1/3] (2.45ns)   --->   "%mul_ln1171_93 = mul i15 %zext_ln1171_167, i15 32714"   --->   Operation 618 'mul' 'mul_ln1171_93' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 619 [1/1] (0.00ns)   --->   "%trunc_ln717_275 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_93, i32 3, i32 14"   --->   Operation 619 'partselect' 'trunc_ln717_275' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 620 [1/3] (2.45ns)   --->   "%mul_ln1171_95 = mul i14 %zext_ln1171_178, i14 16361"   --->   Operation 620 'mul' 'mul_ln1171_95' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 621 [1/1] (0.00ns)   --->   "%trunc_ln717_278 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_95, i32 3, i32 13"   --->   Operation 621 'partselect' 'trunc_ln717_278' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 622 [1/3] (2.45ns)   --->   "%mul_ln717_41 = mul i13 %zext_ln1171_177, i13 22"   --->   Operation 622 'mul' 'mul_ln717_41' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 623 [1/1] (0.00ns)   --->   "%trunc_ln42_127 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_41, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 623 'partselect' 'trunc_ln42_127' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 624 [1/3] (2.45ns)   --->   "%mul_ln717_42 = mul i13 %zext_ln1171_177, i13 19"   --->   Operation 624 'mul' 'mul_ln717_42' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 625 [1/1] (0.00ns)   --->   "%trunc_ln42_128 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_42, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 625 'partselect' 'trunc_ln42_128' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 626 [1/3] (2.45ns)   --->   "%mul_ln1171_96 = mul i13 %zext_ln1171_177, i13 8179"   --->   Operation 626 'mul' 'mul_ln1171_96' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 627 [1/1] (0.00ns)   --->   "%trunc_ln717_279 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln1171_96, i32 3, i32 12"   --->   Operation 627 'partselect' 'trunc_ln717_279' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 628 [2/3] (2.45ns)   --->   "%mul_ln1171_97 = mul i14 %zext_ln1171_178, i14 16359"   --->   Operation 628 'mul' 'mul_ln1171_97' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 629 [2/3] (2.45ns)   --->   "%mul_ln717_43 = mul i13 %zext_ln1171_17, i13 22"   --->   Operation 629 'mul' 'mul_ln717_43' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 630 [2/3] (2.45ns)   --->   "%mul_ln1171_100 = mul i14 %zext_ln1171_183, i14 35"   --->   Operation 630 'mul' 'mul_ln1171_100' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 631 [2/3] (2.45ns)   --->   "%mul_ln1171_102 = mul i16 %mult_V_713_0, i16 65467"   --->   Operation 631 'mul' 'mul_ln1171_102' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 632 [2/3] (2.45ns)   --->   "%mul_ln1171_104 = mul i14 %zext_ln1171_183, i14 16357"   --->   Operation 632 'mul' 'mul_ln1171_104' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 633 [1/1] (0.00ns)   --->   "%zext_ln1171_191 = zext i8 %p_read_101"   --->   Operation 633 'zext' 'zext_ln1171_191' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 634 [1/1] (0.00ns)   --->   "%zext_ln1171_195 = zext i8 %p_read_101"   --->   Operation 634 'zext' 'zext_ln1171_195' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 635 [2/3] (2.45ns)   --->   "%mul_ln1171_105 = mul i14 %zext_ln1171_194, i14 58"   --->   Operation 635 'mul' 'mul_ln1171_105' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 636 [2/3] (2.45ns)   --->   "%mul_ln1171_106 = mul i14 %zext_ln1171_194, i14 16361"   --->   Operation 636 'mul' 'mul_ln1171_106' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 637 [3/3] (2.45ns)   --->   "%mul_ln717_44 = mul i13 %zext_ln1171_195, i13 25"   --->   Operation 637 'mul' 'mul_ln717_44' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 638 [3/3] (2.45ns)   --->   "%mul_ln717_45 = mul i13 %zext_ln1171_195, i13 22"   --->   Operation 638 'mul' 'mul_ln717_45' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 639 [3/3] (2.45ns)   --->   "%mul_ln1171_107 = mul i15 %zext_ln1171_191, i15 32716"   --->   Operation 639 'mul' 'mul_ln1171_107' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 640 [3/3] (2.45ns)   --->   "%mul_ln1171_108 = mul i15 %zext_ln1171_191, i15 32733"   --->   Operation 640 'mul' 'mul_ln1171_108' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 641 [3/3] (2.45ns)   --->   "%mul_ln1171_109 = mul i14 %zext_ln1171_194, i14 42"   --->   Operation 641 'mul' 'mul_ln1171_109' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 642 [3/3] (2.45ns)   --->   "%mul_ln717_46 = mul i13 %zext_ln1171_195, i13 26"   --->   Operation 642 'mul' 'mul_ln717_46' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 643 [1/1] (0.00ns)   --->   "%zext_ln1171_203 = zext i8 %p_read_99"   --->   Operation 643 'zext' 'zext_ln1171_203' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 644 [1/1] (0.00ns)   --->   "%mult_V_801 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_99, i32 3, i32 7"   --->   Operation 644 'partselect' 'mult_V_801' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 645 [3/3] (2.45ns)   --->   "%mul_ln1171_111 = mul i14 %zext_ln1171_203, i14 16357"   --->   Operation 645 'mul' 'mul_ln1171_111' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 646 [1/1] (0.00ns)   --->   "%mult_V_831 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_99, i32 1, i32 7"   --->   Operation 646 'partselect' 'mult_V_831' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 2.45>
ST_17 : Operation 647 [1/1] (0.00ns)   --->   "%p_read_98 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read25"   --->   Operation 647 'read' 'p_read_98' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 648 [1/3] (2.45ns)   --->   "%mul_ln1171_97 = mul i14 %zext_ln1171_178, i14 16359"   --->   Operation 648 'mul' 'mul_ln1171_97' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 649 [1/1] (0.00ns)   --->   "%trunc_ln717_282 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_97, i32 3, i32 13"   --->   Operation 649 'partselect' 'trunc_ln717_282' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 650 [1/3] (2.45ns)   --->   "%mul_ln717_43 = mul i13 %zext_ln1171_17, i13 22"   --->   Operation 650 'mul' 'mul_ln717_43' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 651 [1/1] (0.00ns)   --->   "%trunc_ln42_132 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_43, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 651 'partselect' 'trunc_ln42_132' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 652 [1/3] (2.45ns)   --->   "%mul_ln1171_100 = mul i14 %zext_ln1171_183, i14 35"   --->   Operation 652 'mul' 'mul_ln1171_100' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 653 [1/1] (0.00ns)   --->   "%trunc_ln42_135 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_100, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 653 'partselect' 'trunc_ln42_135' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 654 [1/3] (2.45ns)   --->   "%mul_ln1171_102 = mul i16 %mult_V_713_0, i16 65467"   --->   Operation 654 'mul' 'mul_ln1171_102' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 655 [1/1] (0.00ns)   --->   "%mult_V_717 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_102, i32 3, i32 15"   --->   Operation 655 'partselect' 'mult_V_717' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 656 [1/3] (2.45ns)   --->   "%mul_ln1171_104 = mul i14 %zext_ln1171_183, i14 16357"   --->   Operation 656 'mul' 'mul_ln1171_104' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 657 [1/1] (0.00ns)   --->   "%trunc_ln717_288 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_104, i32 3, i32 13"   --->   Operation 657 'partselect' 'trunc_ln717_288' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 658 [1/3] (2.45ns)   --->   "%mul_ln1171_105 = mul i14 %zext_ln1171_194, i14 58"   --->   Operation 658 'mul' 'mul_ln1171_105' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 659 [1/1] (0.00ns)   --->   "%trunc_ln42_141 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_105, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 659 'partselect' 'trunc_ln42_141' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 660 [1/3] (2.45ns)   --->   "%mul_ln1171_106 = mul i14 %zext_ln1171_194, i14 16361"   --->   Operation 660 'mul' 'mul_ln1171_106' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 661 [1/1] (0.00ns)   --->   "%trunc_ln717_295 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_106, i32 3, i32 13"   --->   Operation 661 'partselect' 'trunc_ln717_295' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 662 [2/3] (2.45ns)   --->   "%mul_ln717_44 = mul i13 %zext_ln1171_195, i13 25"   --->   Operation 662 'mul' 'mul_ln717_44' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 663 [2/3] (2.45ns)   --->   "%mul_ln717_45 = mul i13 %zext_ln1171_195, i13 22"   --->   Operation 663 'mul' 'mul_ln717_45' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 664 [2/3] (2.45ns)   --->   "%mul_ln1171_107 = mul i15 %zext_ln1171_191, i15 32716"   --->   Operation 664 'mul' 'mul_ln1171_107' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 665 [1/1] (0.00ns)   --->   "%zext_ln42_194 = zext i5 %trunc_ln42_147" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 665 'zext' 'zext_ln42_194' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 666 [2/3] (2.45ns)   --->   "%mul_ln1171_108 = mul i15 %zext_ln1171_191, i15 32733"   --->   Operation 666 'mul' 'mul_ln1171_108' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 667 [2/3] (2.45ns)   --->   "%mul_ln1171_109 = mul i14 %zext_ln1171_194, i14 42"   --->   Operation 667 'mul' 'mul_ln1171_109' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 668 [2/3] (2.45ns)   --->   "%mul_ln717_46 = mul i13 %zext_ln1171_195, i13 26"   --->   Operation 668 'mul' 'mul_ln717_46' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 669 [1/1] (0.00ns)   --->   "%zext_ln1171_20 = zext i8 %p_read_99"   --->   Operation 669 'zext' 'zext_ln1171_20' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 670 [2/3] (2.45ns)   --->   "%mul_ln1171_111 = mul i14 %zext_ln1171_203, i14 16357"   --->   Operation 670 'mul' 'mul_ln1171_111' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 671 [3/3] (2.45ns)   --->   "%mul_ln1171_112 = mul i14 %zext_ln1171_203, i14 16359"   --->   Operation 671 'mul' 'mul_ln1171_112' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 672 [3/3] (2.45ns)   --->   "%mul_ln717_48 = mul i13 %zext_ln1171_20, i13 21"   --->   Operation 672 'mul' 'mul_ln717_48' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 673 [3/3] (2.45ns)   --->   "%mul_ln1171_113 = mul i14 %zext_ln1171_203, i14 46"   --->   Operation 673 'mul' 'mul_ln1171_113' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 674 [3/3] (2.45ns)   --->   "%mul_ln717_49 = mul i13 %zext_ln1171_20, i13 25"   --->   Operation 674 'mul' 'mul_ln717_49' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 675 [1/1] (0.00ns)   --->   "%zext_ln1171_214 = zext i8 %p_read_98"   --->   Operation 675 'zext' 'zext_ln1171_214' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 676 [1/1] (0.00ns)   --->   "%zext_ln1171_216 = zext i8 %p_read_98"   --->   Operation 676 'zext' 'zext_ln1171_216' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 677 [3/3] (2.45ns)   --->   "%mul_ln717_51 = mul i13 %zext_ln1171_214, i13 22"   --->   Operation 677 'mul' 'mul_ln717_51' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 678 [3/3] (2.45ns)   --->   "%mul_ln1171_116 = mul i14 %zext_ln1171_216, i14 16357"   --->   Operation 678 'mul' 'mul_ln1171_116' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 679 [1/1] (0.00ns)   --->   "%shl_ln1171_63 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_98, i5 0"   --->   Operation 679 'bitconcatenate' 'shl_ln1171_63' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 680 [1/1] (0.00ns)   --->   "%zext_ln1171_220 = zext i13 %shl_ln1171_63"   --->   Operation 680 'zext' 'zext_ln1171_220' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 681 [1/1] (1.53ns)   --->   "%add_ln1171_14 = add i14 %zext_ln1171_220, i14 %zext_ln1171_216"   --->   Operation 681 'add' 'add_ln1171_14' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 682 [1/1] (0.00ns)   --->   "%trunc_ln42_162 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_ln1171_14, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 682 'partselect' 'trunc_ln42_162' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 683 [3/3] (2.45ns)   --->   "%mul_ln717_52 = mul i13 %zext_ln1171_214, i13 23"   --->   Operation 683 'mul' 'mul_ln717_52' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 684 [1/1] (0.00ns)   --->   "%trunc_ln42_165 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_98, i32 3, i32 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 684 'partselect' 'trunc_ln42_165' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 685 [1/1] (0.00ns)   --->   "%zext_ln42_214 = zext i5 %trunc_ln42_165" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 685 'zext' 'zext_ln42_214' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 686 [1/1] (1.02ns)   --->   "%add_ln712_401 = add i6 %zext_ln42_194, i6 %zext_ln42_214"   --->   Operation 686 'add' 'add_ln712_401' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.45>
ST_18 : Operation 687 [1/1] (0.00ns)   --->   "%p_read_96 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read27"   --->   Operation 687 'read' 'p_read_96' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 688 [1/1] (0.00ns)   --->   "%p_read_97 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read26"   --->   Operation 688 'read' 'p_read_97' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 689 [1/1] (0.00ns)   --->   "%zext_ln42_139 = zext i11 %trunc_ln42_104" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 689 'zext' 'zext_ln42_139' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 690 [1/1] (0.00ns)   --->   "%sext_ln42_44 = sext i10 %trunc_ln717_279" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 690 'sext' 'sext_ln42_44' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 691 [1/1] (0.00ns)   --->   "%zext_ln42_177 = zext i10 %trunc_ln42_132" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 691 'zext' 'zext_ln42_177' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 692 [1/1] (0.00ns)   --->   "%sext_ln42_48 = sext i13 %mult_V_717" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 692 'sext' 'sext_ln42_48' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 693 [1/3] (2.45ns)   --->   "%mul_ln717_44 = mul i13 %zext_ln1171_195, i13 25"   --->   Operation 693 'mul' 'mul_ln717_44' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 694 [1/1] (0.00ns)   --->   "%trunc_ln42_142 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_44, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 694 'partselect' 'trunc_ln42_142' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 695 [1/3] (2.45ns)   --->   "%mul_ln717_45 = mul i13 %zext_ln1171_195, i13 22"   --->   Operation 695 'mul' 'mul_ln717_45' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 696 [1/1] (0.00ns)   --->   "%trunc_ln42_143 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_45, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 696 'partselect' 'trunc_ln42_143' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 697 [1/3] (2.45ns)   --->   "%mul_ln1171_107 = mul i15 %zext_ln1171_191, i15 32716"   --->   Operation 697 'mul' 'mul_ln1171_107' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 698 [1/1] (0.00ns)   --->   "%trunc_ln717_299 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_107, i32 3, i32 14"   --->   Operation 698 'partselect' 'trunc_ln717_299' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 699 [1/3] (2.45ns)   --->   "%mul_ln1171_108 = mul i15 %zext_ln1171_191, i15 32733"   --->   Operation 699 'mul' 'mul_ln1171_108' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 700 [1/1] (0.00ns)   --->   "%trunc_ln717_300 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_108, i32 3, i32 14"   --->   Operation 700 'partselect' 'trunc_ln717_300' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 701 [1/3] (2.45ns)   --->   "%mul_ln1171_109 = mul i14 %zext_ln1171_194, i14 42"   --->   Operation 701 'mul' 'mul_ln1171_109' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 702 [1/1] (0.00ns)   --->   "%trunc_ln42_148 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_109, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 702 'partselect' 'trunc_ln42_148' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 703 [1/3] (2.45ns)   --->   "%mul_ln717_46 = mul i13 %zext_ln1171_195, i13 26"   --->   Operation 703 'mul' 'mul_ln717_46' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 704 [1/1] (0.00ns)   --->   "%trunc_ln42_149 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_46, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 704 'partselect' 'trunc_ln42_149' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 705 [1/3] (2.45ns)   --->   "%mul_ln1171_111 = mul i14 %zext_ln1171_203, i14 16357"   --->   Operation 705 'mul' 'mul_ln1171_111' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 706 [1/1] (0.00ns)   --->   "%trunc_ln717_304 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_111, i32 3, i32 13"   --->   Operation 706 'partselect' 'trunc_ln717_304' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 707 [2/3] (2.45ns)   --->   "%mul_ln1171_112 = mul i14 %zext_ln1171_203, i14 16359"   --->   Operation 707 'mul' 'mul_ln1171_112' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 708 [2/3] (2.45ns)   --->   "%mul_ln717_48 = mul i13 %zext_ln1171_20, i13 21"   --->   Operation 708 'mul' 'mul_ln717_48' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 709 [2/3] (2.45ns)   --->   "%mul_ln1171_113 = mul i14 %zext_ln1171_203, i14 46"   --->   Operation 709 'mul' 'mul_ln1171_113' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 710 [2/3] (2.45ns)   --->   "%mul_ln717_49 = mul i13 %zext_ln1171_20, i13 25"   --->   Operation 710 'mul' 'mul_ln717_49' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 711 [2/3] (2.45ns)   --->   "%mul_ln717_51 = mul i13 %zext_ln1171_214, i13 22"   --->   Operation 711 'mul' 'mul_ln717_51' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 712 [2/3] (2.45ns)   --->   "%mul_ln1171_116 = mul i14 %zext_ln1171_216, i14 16357"   --->   Operation 712 'mul' 'mul_ln1171_116' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 713 [2/3] (2.45ns)   --->   "%mul_ln717_52 = mul i13 %zext_ln1171_214, i13 23"   --->   Operation 713 'mul' 'mul_ln717_52' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 714 [1/1] (0.00ns)   --->   "%zext_ln717_90 = zext i8 %p_read_97"   --->   Operation 714 'zext' 'zext_ln717_90' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 715 [1/1] (0.00ns)   --->   "%mult_V_864 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_97, i32 1, i32 7"   --->   Operation 715 'partselect' 'mult_V_864' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 716 [1/1] (0.00ns)   --->   "%mult_V_865 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_97, i32 3, i32 7"   --->   Operation 716 'partselect' 'mult_V_865' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 717 [3/3] (2.45ns)   --->   "%mul_ln1171_118 = mul i15 %zext_ln717_90, i15 70"   --->   Operation 717 'mul' 'mul_ln1171_118' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 718 [3/3] (2.45ns)   --->   "%mul_ln1171_119 = mul i15 %zext_ln717_90, i15 32717"   --->   Operation 718 'mul' 'mul_ln1171_119' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 719 [3/3] (2.45ns)   --->   "%mul_ln1171_120 = mul i15 %zext_ln717_90, i15 32722"   --->   Operation 719 'mul' 'mul_ln1171_120' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 720 [1/1] (0.00ns)   --->   "%zext_ln1171_229 = zext i8 %p_read_96"   --->   Operation 720 'zext' 'zext_ln1171_229' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 721 [1/1] (0.00ns)   --->   "%zext_ln1171_230 = zext i8 %p_read_96"   --->   Operation 721 'zext' 'zext_ln1171_230' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 722 [1/1] (0.00ns)   --->   "%mult_V_901 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_96, i32 3, i32 7"   --->   Operation 722 'partselect' 'mult_V_901' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 723 [3/3] (2.45ns)   --->   "%mul_ln1171_122 = mul i13 %zext_ln1171_230, i13 8179"   --->   Operation 723 'mul' 'mul_ln1171_122' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 724 [3/3] (2.45ns)   --->   "%mul_ln1171_123 = mul i14 %zext_ln1171_229, i14 50"   --->   Operation 724 'mul' 'mul_ln1171_123' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 725 [3/3] (2.45ns)   --->   "%mul_ln1171_125 = mul i14 %zext_ln1171_229, i14 42"   --->   Operation 725 'mul' 'mul_ln1171_125' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 726 [1/1] (0.00ns)   --->   "%zext_ln1171_241 = zext i8 %p_read_95"   --->   Operation 726 'zext' 'zext_ln1171_241' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 727 [3/3] (2.45ns)   --->   "%mul_ln1171_126 = mul i15 %zext_ln1171_241, i15 32730"   --->   Operation 727 'mul' 'mul_ln1171_126' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 728 [1/1] (1.48ns)   --->   "%add_ln712_239 = add i12 %zext_ln42_139, i12 %zext_ln42_177"   --->   Operation 728 'add' 'add_ln712_239' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 729 [1/1] (1.53ns)   --->   "%add_ln712_288 = add i14 %sext_ln42_44, i14 %sext_ln42_48"   --->   Operation 729 'add' 'add_ln712_288' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.07>
ST_19 : Operation 730 [1/1] (0.00ns)   --->   "%zext_ln1171_66 = zext i8 %p_read_116"   --->   Operation 730 'zext' 'zext_ln1171_66' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 731 [1/1] (0.00ns)   --->   "%shl_ln717_11 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_116, i2 0"   --->   Operation 731 'bitconcatenate' 'shl_ln717_11' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 732 [1/1] (0.00ns)   --->   "%zext_ln717_21 = zext i10 %shl_ln717_11"   --->   Operation 732 'zext' 'zext_ln717_21' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 733 [1/1] (1.41ns)   --->   "%add_ln717_6 = add i11 %zext_ln717_21, i11 %zext_ln1171_66"   --->   Operation 733 'add' 'add_ln717_6' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 734 [1/1] (0.00ns)   --->   "%trunc_ln42_30 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %add_ln717_6, i32 3, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 734 'partselect' 'trunc_ln42_30' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 735 [1/1] (0.00ns)   --->   "%zext_ln42_44 = zext i8 %trunc_ln42_30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 735 'zext' 'zext_ln42_44' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 736 [1/1] (0.00ns)   --->   "%zext_ln42_72 = zext i6 %mult_V_293" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 736 'zext' 'zext_ln42_72' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 737 [1/1] (0.00ns)   --->   "%shl_ln1171_24 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_113, i3 0"   --->   Operation 737 'bitconcatenate' 'shl_ln1171_24' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 738 [1/1] (0.00ns)   --->   "%zext_ln1171_91 = zext i11 %shl_ln1171_24"   --->   Operation 738 'zext' 'zext_ln1171_91' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 739 [1/1] (1.48ns)   --->   "%sub_ln1171_50 = sub i12 0, i12 %zext_ln1171_91"   --->   Operation 739 'sub' 'sub_ln1171_50' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 740 [1/1] (1.48ns)   --->   "%add_ln717_13 = add i12 %zext_ln1171_91, i12 %zext_ln717_39"   --->   Operation 740 'add' 'add_ln717_13' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 741 [1/1] (0.00ns)   --->   "%trunc_ln42_57 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717_13, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 741 'partselect' 'trunc_ln42_57' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 742 [1/1] (0.00ns)   --->   "%trunc_ln717_193 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_50, i32 3, i32 11"   --->   Operation 742 'partselect' 'trunc_ln717_193' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 743 [1/1] (0.00ns)   --->   "%shl_ln717_23 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_112, i4 0"   --->   Operation 743 'bitconcatenate' 'shl_ln717_23' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 744 [1/1] (0.00ns)   --->   "%zext_ln717_44 = zext i12 %shl_ln717_23"   --->   Operation 744 'zext' 'zext_ln717_44' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 745 [1/1] (1.54ns)   --->   "%sub_ln717_20 = sub i13 %zext_ln717_44, i13 %zext_ln1171_98"   --->   Operation 745 'sub' 'sub_ln717_20' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 746 [1/1] (0.00ns)   --->   "%trunc_ln42_64 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_20, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 746 'partselect' 'trunc_ln42_64' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 747 [1/1] (1.54ns)   --->   "%sub_ln1171_56 = sub i13 0, i13 %zext_ln717_44"   --->   Operation 747 'sub' 'sub_ln1171_56' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 748 [1/1] (0.00ns)   --->   "%zext_ln42_99 = zext i10 %trunc_ln42_72" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 748 'zext' 'zext_ln42_99' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 749 [1/1] (0.00ns)   --->   "%zext_ln42_144 = zext i6 %mult_V_572" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 749 'zext' 'zext_ln42_144' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 750 [1/1] (0.00ns)   --->   "%shl_ln717_32 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_107, i3 0"   --->   Operation 750 'bitconcatenate' 'shl_ln717_32' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 751 [1/1] (0.00ns)   --->   "%zext_ln717_65 = zext i11 %shl_ln717_32"   --->   Operation 751 'zext' 'zext_ln717_65' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 752 [1/1] (1.48ns)   --->   "%sub_ln717_32 = sub i12 %zext_ln717_65, i12 %zext_ln1171_137"   --->   Operation 752 'sub' 'sub_ln717_32' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 753 [1/1] (0.00ns)   --->   "%trunc_ln717_248 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_32, i32 3, i32 11"   --->   Operation 753 'partselect' 'trunc_ln717_248' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 754 [1/1] (0.00ns)   --->   "%zext_ln42_152 = zext i6 %mult_V_606" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 754 'zext' 'zext_ln42_152' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 755 [1/1] (0.00ns)   --->   "%shl_ln1171_55 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_102, i2 0"   --->   Operation 755 'bitconcatenate' 'shl_ln1171_55' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 756 [1/1] (0.00ns)   --->   "%shl_ln717_39 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_102, i4 0"   --->   Operation 756 'bitconcatenate' 'shl_ln717_39' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 757 [1/1] (0.00ns)   --->   "%zext_ln717_75 = zext i12 %shl_ln717_39"   --->   Operation 757 'zext' 'zext_ln717_75' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 758 [1/1] (0.00ns)   --->   "%zext_ln717_76 = zext i10 %shl_ln1171_55"   --->   Operation 758 'zext' 'zext_ln717_76' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 759 [1/1] (1.54ns)   --->   "%add_ln717_29 = add i13 %zext_ln717_75, i13 %zext_ln717_76"   --->   Operation 759 'add' 'add_ln717_29' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 760 [1/1] (0.00ns)   --->   "%trunc_ln42_134 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln717_29, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 760 'partselect' 'trunc_ln42_134' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 761 [1/1] (0.00ns)   --->   "%shl_ln1171_57 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_102, i1 0"   --->   Operation 761 'bitconcatenate' 'shl_ln1171_57' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 762 [1/1] (0.00ns)   --->   "%zext_ln1171_190 = zext i9 %shl_ln1171_57"   --->   Operation 762 'zext' 'zext_ln1171_190' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 763 [1/1] (1.54ns)   --->   "%sub_ln1171_124 = sub i13 %zext_ln1171_190, i13 %zext_ln717_75"   --->   Operation 763 'sub' 'sub_ln1171_124' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 764 [1/1] (0.00ns)   --->   "%trunc_ln717_289 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_124, i32 3, i32 12"   --->   Operation 764 'partselect' 'trunc_ln717_289' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 765 [1/3] (2.45ns)   --->   "%mul_ln1171_112 = mul i14 %zext_ln1171_203, i14 16359"   --->   Operation 765 'mul' 'mul_ln1171_112' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 766 [1/1] (0.00ns)   --->   "%trunc_ln717_305 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_112, i32 3, i32 13"   --->   Operation 766 'partselect' 'trunc_ln717_305' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 767 [1/3] (2.45ns)   --->   "%mul_ln717_48 = mul i13 %zext_ln1171_20, i13 21"   --->   Operation 767 'mul' 'mul_ln717_48' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 768 [1/1] (0.00ns)   --->   "%trunc_ln42_154 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_48, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 768 'partselect' 'trunc_ln42_154' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 769 [1/3] (2.45ns)   --->   "%mul_ln1171_113 = mul i14 %zext_ln1171_203, i14 46"   --->   Operation 769 'mul' 'mul_ln1171_113' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 770 [1/1] (0.00ns)   --->   "%trunc_ln42_157 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_113, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 770 'partselect' 'trunc_ln42_157' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 771 [1/3] (2.45ns)   --->   "%mul_ln717_49 = mul i13 %zext_ln1171_20, i13 25"   --->   Operation 771 'mul' 'mul_ln717_49' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 772 [1/1] (0.00ns)   --->   "%trunc_ln42_158 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_49, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 772 'partselect' 'trunc_ln42_158' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 773 [1/3] (2.45ns)   --->   "%mul_ln717_51 = mul i13 %zext_ln1171_214, i13 22"   --->   Operation 773 'mul' 'mul_ln717_51' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 774 [1/1] (0.00ns)   --->   "%trunc_ln42_161 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_51, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 774 'partselect' 'trunc_ln42_161' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 775 [1/3] (2.45ns)   --->   "%mul_ln1171_116 = mul i14 %zext_ln1171_216, i14 16357"   --->   Operation 775 'mul' 'mul_ln1171_116' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 776 [1/1] (0.00ns)   --->   "%trunc_ln717_311 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_116, i32 3, i32 13"   --->   Operation 776 'partselect' 'trunc_ln717_311' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 777 [1/3] (2.45ns)   --->   "%mul_ln717_52 = mul i13 %zext_ln1171_214, i13 23"   --->   Operation 777 'mul' 'mul_ln717_52' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 778 [1/1] (0.00ns)   --->   "%trunc_ln42_164 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_52, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 778 'partselect' 'trunc_ln42_164' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 779 [2/3] (2.45ns)   --->   "%mul_ln1171_118 = mul i15 %zext_ln717_90, i15 70"   --->   Operation 779 'mul' 'mul_ln1171_118' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 780 [2/3] (2.45ns)   --->   "%mul_ln1171_119 = mul i15 %zext_ln717_90, i15 32717"   --->   Operation 780 'mul' 'mul_ln1171_119' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 781 [2/3] (2.45ns)   --->   "%mul_ln1171_120 = mul i15 %zext_ln717_90, i15 32722"   --->   Operation 781 'mul' 'mul_ln1171_120' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 782 [2/3] (2.45ns)   --->   "%mul_ln1171_122 = mul i13 %zext_ln1171_230, i13 8179"   --->   Operation 782 'mul' 'mul_ln1171_122' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 783 [2/3] (2.45ns)   --->   "%mul_ln1171_123 = mul i14 %zext_ln1171_229, i14 50"   --->   Operation 783 'mul' 'mul_ln1171_123' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 784 [2/3] (2.45ns)   --->   "%mul_ln1171_125 = mul i14 %zext_ln1171_229, i14 42"   --->   Operation 784 'mul' 'mul_ln1171_125' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 785 [1/1] (0.00ns)   --->   "%r_V_29 = zext i8 %p_read_95"   --->   Operation 785 'zext' 'r_V_29' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 786 [1/1] (0.00ns)   --->   "%zext_ln1171_238 = zext i8 %p_read_95"   --->   Operation 786 'zext' 'zext_ln1171_238' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 787 [2/3] (2.45ns)   --->   "%mul_ln1171_126 = mul i15 %zext_ln1171_241, i15 32730"   --->   Operation 787 'mul' 'mul_ln1171_126' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 788 [3/3] (2.45ns)   --->   "%mul_ln1171_128 = mul i13 %zext_ln1171_238, i13 8179"   --->   Operation 788 'mul' 'mul_ln1171_128' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 789 [3/3] (2.45ns)   --->   "%mul_ln1171_129 = mul i14 %zext_ln1171_240, i14 37"   --->   Operation 789 'mul' 'mul_ln1171_129' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 790 [3/3] (2.45ns)   --->   "%mul_ln1171_130 = mul i14 %zext_ln1171_240, i14 47"   --->   Operation 790 'mul' 'mul_ln1171_130' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 791 [3/3] (2.45ns)   --->   "%mul_ln1171_132 = mul i14 %zext_ln1171_240, i14 52"   --->   Operation 791 'mul' 'mul_ln1171_132' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 792 [3/3] (2.45ns)   --->   "%mul_ln1171_133 = mul i16 %r_V_29, i16 65462"   --->   Operation 792 'mul' 'mul_ln1171_133' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 793 [1/1] (0.00ns)   --->   "%zext_ln1171_250 = zext i8 %p_read_94"   --->   Operation 793 'zext' 'zext_ln1171_250' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 794 [1/1] (0.00ns)   --->   "%shl_ln1171_70 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_94, i5 0"   --->   Operation 794 'bitconcatenate' 'shl_ln1171_70' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 795 [1/1] (0.00ns)   --->   "%zext_ln1171_252 = zext i13 %shl_ln1171_70"   --->   Operation 795 'zext' 'zext_ln1171_252' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 796 [1/1] (0.00ns)   --->   "%shl_ln1171_71 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_94, i1 0"   --->   Operation 796 'bitconcatenate' 'shl_ln1171_71' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 797 [1/1] (0.00ns)   --->   "%zext_ln1171_253 = zext i9 %shl_ln1171_71"   --->   Operation 797 'zext' 'zext_ln1171_253' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 798 [1/1] (1.53ns)   --->   "%add_ln1171_18 = add i14 %zext_ln1171_252, i14 %zext_ln1171_253"   --->   Operation 798 'add' 'add_ln1171_18' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 799 [1/1] (0.00ns)   --->   "%trunc_ln42_186 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_ln1171_18, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 799 'partselect' 'trunc_ln42_186' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 800 [3/3] (2.45ns)   --->   "%mul_ln1171_135 = mul i14 %zext_ln1171_248, i14 16359"   --->   Operation 800 'mul' 'mul_ln1171_135' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 801 [1/1] (0.00ns)   --->   "%zext_ln717_100 = zext i8 %p_read_94"   --->   Operation 801 'zext' 'zext_ln717_100' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 802 [3/3] (2.45ns)   --->   "%mul_ln717_57 = mul i13 %zext_ln1171_250, i13 19"   --->   Operation 802 'mul' 'mul_ln717_57' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 803 [1/1] (0.00ns)   --->   "%mult_V_975 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_94, i3 0"   --->   Operation 803 'bitconcatenate' 'mult_V_975' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 804 [1/1] (0.00ns)   --->   "%zext_ln717_101 = zext i11 %mult_V_975"   --->   Operation 804 'zext' 'zext_ln717_101' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 805 [1/1] (0.00ns)   --->   "%zext_ln717_102 = zext i11 %mult_V_975"   --->   Operation 805 'zext' 'zext_ln717_102' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 806 [1/1] (1.53ns)   --->   "%sub_ln717_57 = sub i13 %shl_ln1171_70, i13 %zext_ln717_101"   --->   Operation 806 'sub' 'sub_ln717_57' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 807 [1/1] (0.00ns)   --->   "%trunc_ln42_189 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_57, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 807 'partselect' 'trunc_ln42_189' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 808 [1/1] (1.53ns)   --->   "%sub_ln1171_160 = sub i14 0, i14 %zext_ln1171_252"   --->   Operation 808 'sub' 'sub_ln1171_160' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 809 [1/1] (0.00ns)   --->   "%trunc_ln717_345 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_160, i32 3, i32 13"   --->   Operation 809 'partselect' 'trunc_ln717_345' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 810 [1/1] (1.48ns)   --->   "%add_ln717_39 = add i12 %zext_ln717_102, i12 %zext_ln717_100"   --->   Operation 810 'add' 'add_ln717_39' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 811 [1/1] (0.00ns)   --->   "%trunc_ln42_192 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717_39, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 811 'partselect' 'trunc_ln42_192' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 812 [1/1] (1.53ns)   --->   "%add_ln1171_19 = add i14 %zext_ln1171_252, i14 %zext_ln1171_248"   --->   Operation 812 'add' 'add_ln1171_19' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 813 [1/1] (0.00ns)   --->   "%trunc_ln42_193 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_ln1171_19, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 813 'partselect' 'trunc_ln42_193' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 814 [1/1] (1.41ns)   --->   "%add_ln712_71 = add i10 %zext_ln42_44, i10 %trunc_ln42_42"   --->   Operation 814 'add' 'add_ln712_71' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 815 [1/1] (1.36ns)   --->   "%add_ln712_220 = add i9 %zext_ln42_72, i9 %trunc_ln42_57"   --->   Operation 815 'add' 'add_ln712_220' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 816 [1/1] (0.00ns)   --->   "%zext_ln712_92 = zext i9 %add_ln712_238"   --->   Operation 816 'zext' 'zext_ln712_92' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 817 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_240 = add i12 %add_ln712_239, i12 %zext_ln42_99"   --->   Operation 817 'add' 'add_ln712_240' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 818 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_241 = add i12 %add_ln712_240, i12 %zext_ln712_92"   --->   Operation 818 'add' 'add_ln712_241' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 819 [1/1] (1.41ns)   --->   "%add_ln712_397 = add i10 %trunc_ln42_72, i10 %zext_ln42_144"   --->   Operation 819 'add' 'add_ln712_397' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 820 [1/1] (1.48ns)   --->   "%add_ln712_419 = add i11 %zext_ln42_152, i11 %trunc_ln42_148"   --->   Operation 820 'add' 'add_ln712_419' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 821 [1/1] (1.48ns)   --->   "%add_ln712_488 = add i12 %zext_ln717_102, i12 4000"   --->   Operation 821 'add' 'add_ln712_488' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.10>
ST_20 : Operation 822 [1/1] (0.00ns)   --->   "%p_read_93 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read30"   --->   Operation 822 'read' 'p_read_93' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 823 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read470, i4 0"   --->   Operation 823 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 824 [1/1] (0.00ns)   --->   "%zext_ln717 = zext i12 %shl_ln"   --->   Operation 824 'zext' 'zext_ln717' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 825 [3/3] (2.45ns)   --->   "%mul_ln1171 = mul i15 %zext_ln1171_4, i15 32725"   --->   Operation 825 'mul' 'mul_ln1171' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 826 [1/1] (1.54ns)   --->   "%sub_ln1171_3 = sub i13 0, i13 %zext_ln717"   --->   Operation 826 'sub' 'sub_ln1171_3' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 827 [1/1] (0.00ns)   --->   "%trunc_ln717_122 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_3, i32 3, i32 12"   --->   Operation 827 'partselect' 'trunc_ln717_122' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 828 [1/1] (0.00ns)   --->   "%zext_ln1171_1 = zext i8 %p_read_122"   --->   Operation 828 'zext' 'zext_ln1171_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 829 [1/1] (0.00ns)   --->   "%shl_ln717_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_122, i4 0"   --->   Operation 829 'bitconcatenate' 'shl_ln717_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 830 [1/1] (0.00ns)   --->   "%zext_ln717_4 = zext i12 %shl_ln717_2"   --->   Operation 830 'zext' 'zext_ln717_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 831 [1/1] (1.54ns)   --->   "%sub_ln1171_7 = sub i13 0, i13 %zext_ln717_4"   --->   Operation 831 'sub' 'sub_ln1171_7' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 832 [1/1] (1.54ns)   --->   "%sub_ln717_2 = sub i13 %zext_ln717_4, i13 %zext_ln1171_1"   --->   Operation 832 'sub' 'sub_ln717_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 833 [1/1] (0.00ns)   --->   "%mult_V_40 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_2, i32 3, i32 12"   --->   Operation 833 'partselect' 'mult_V_40' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 834 [1/1] (0.00ns)   --->   "%shl_ln717_5 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_122, i5 0"   --->   Operation 834 'bitconcatenate' 'shl_ln717_5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 835 [1/1] (1.53ns)   --->   "%sub_ln717_4 = sub i13 %shl_ln717_5, i13 %zext_ln1171_1"   --->   Operation 835 'sub' 'sub_ln717_4' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 836 [1/1] (0.00ns)   --->   "%mult_V_60 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_4, i32 3, i32 12"   --->   Operation 836 'partselect' 'mult_V_60' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 837 [1/1] (0.00ns)   --->   "%zext_ln1171_46 = zext i8 %p_read_119"   --->   Operation 837 'zext' 'zext_ln1171_46' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 838 [1/1] (0.00ns)   --->   "%shl_ln1171_14 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_119, i3 0"   --->   Operation 838 'bitconcatenate' 'shl_ln1171_14' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 839 [1/1] (0.00ns)   --->   "%zext_ln1171_52 = zext i11 %shl_ln1171_14"   --->   Operation 839 'zext' 'zext_ln1171_52' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 840 [1/1] (1.48ns)   --->   "%sub_ln1171_26 = sub i12 0, i12 %zext_ln1171_52"   --->   Operation 840 'sub' 'sub_ln1171_26' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 841 [1/1] (1.48ns)   --->   "%add_ln717_4 = add i12 %zext_ln1171_52, i12 %zext_ln1171_46"   --->   Operation 841 'add' 'add_ln717_4' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 842 [1/1] (0.00ns)   --->   "%mult_V_154 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717_4, i32 3, i32 11"   --->   Operation 842 'partselect' 'mult_V_154' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 843 [1/1] (1.48ns)   --->   "%sub_ln1171_167 = sub i12 %zext_ln1171_46, i12 %zext_ln1171_52"   --->   Operation 843 'sub' 'sub_ln1171_167' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 844 [1/1] (0.00ns)   --->   "%trunc_ln717_155 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_167, i32 3, i32 11"   --->   Operation 844 'partselect' 'trunc_ln717_155' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 845 [1/1] (0.00ns)   --->   "%zext_ln1171_59 = zext i8 %p_read_117"   --->   Operation 845 'zext' 'zext_ln1171_59' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 846 [1/1] (0.00ns)   --->   "%shl_ln717_4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_117, i2 0"   --->   Operation 846 'bitconcatenate' 'shl_ln717_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 847 [1/1] (0.00ns)   --->   "%zext_ln717_15 = zext i10 %shl_ln717_4"   --->   Operation 847 'zext' 'zext_ln717_15' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 848 [1/1] (1.41ns)   --->   "%add_ln717_5 = add i11 %zext_ln717_15, i11 %zext_ln1171_59"   --->   Operation 848 'add' 'add_ln717_5' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 849 [1/1] (0.00ns)   --->   "%mult_V_197 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %add_ln717_5, i32 3, i32 10"   --->   Operation 849 'partselect' 'mult_V_197' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 850 [1/1] (0.00ns)   --->   "%zext_ln717_16 = zext i8 %mult_V_197"   --->   Operation 850 'zext' 'zext_ln717_16' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 851 [1/1] (0.00ns)   --->   "%shl_ln1171_17 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_117, i5 0"   --->   Operation 851 'bitconcatenate' 'shl_ln1171_17' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 852 [1/1] (0.00ns)   --->   "%zext_ln1171_63 = zext i13 %shl_ln1171_17"   --->   Operation 852 'zext' 'zext_ln1171_63' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 853 [1/1] (0.00ns)   --->   "%zext_ln1171_64 = zext i10 %shl_ln717_4"   --->   Operation 853 'zext' 'zext_ln1171_64' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 854 [1/1] (1.53ns)   --->   "%add_ln1171_3 = add i14 %zext_ln1171_63, i14 %zext_ln1171_64"   --->   Operation 854 'add' 'add_ln1171_3' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 855 [1/1] (0.00ns)   --->   "%trunc_ln42_25 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_ln1171_3, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 855 'partselect' 'trunc_ln42_25' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 856 [1/1] (0.00ns)   --->   "%shl_ln1171_18 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_117, i3 0"   --->   Operation 856 'bitconcatenate' 'shl_ln1171_18' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 857 [1/1] (0.00ns)   --->   "%zext_ln1171_65 = zext i11 %shl_ln1171_18"   --->   Operation 857 'zext' 'zext_ln1171_65' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 858 [1/1] (1.53ns)   --->   "%sub_ln1171_31 = sub i14 %zext_ln1171_65, i14 %zext_ln1171_63"   --->   Operation 858 'sub' 'sub_ln1171_31' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 859 [1/1] (0.00ns)   --->   "%trunc_ln717_161 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_31, i32 3, i32 13"   --->   Operation 859 'partselect' 'trunc_ln717_161' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 860 [1/1] (0.00ns)   --->   "%shl_ln1171_19 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_116, i4 0"   --->   Operation 860 'bitconcatenate' 'shl_ln1171_19' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 861 [1/1] (0.00ns)   --->   "%zext_ln1171_71 = zext i12 %shl_ln1171_19"   --->   Operation 861 'zext' 'zext_ln1171_71' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 862 [1/1] (1.54ns)   --->   "%sub_ln1171_32 = sub i13 0, i13 %zext_ln1171_71"   --->   Operation 862 'sub' 'sub_ln1171_32' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 863 [1/1] (1.54ns)   --->   "%add_ln717_7 = add i13 %zext_ln1171_71, i13 %zext_ln1171_67"   --->   Operation 863 'add' 'add_ln717_7' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 864 [1/1] (0.00ns)   --->   "%mult_V_228 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln717_7, i32 3, i32 12"   --->   Operation 864 'partselect' 'mult_V_228' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 865 [1/1] (0.00ns)   --->   "%sext_ln1171_66 = sext i12 %trunc_ln717_167"   --->   Operation 865 'sext' 'sext_ln1171_66' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 866 [1/1] (1.54ns)   --->   "%sub_ln1171_168 = sub i13 %zext_ln1171_67, i13 %zext_ln1171_71"   --->   Operation 866 'sub' 'sub_ln1171_168' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 867 [1/1] (0.00ns)   --->   "%trunc_ln717_170 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_168, i32 3, i32 12"   --->   Operation 867 'partselect' 'trunc_ln717_170' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 868 [1/1] (0.00ns)   --->   "%shl_ln717_13 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_115, i4 0"   --->   Operation 868 'bitconcatenate' 'shl_ln717_13' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 869 [1/1] (0.00ns)   --->   "%zext_ln717_24 = zext i12 %shl_ln717_13"   --->   Operation 869 'zext' 'zext_ln717_24' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 870 [1/1] (0.00ns)   --->   "%shl_ln1171_22 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_115, i3 0"   --->   Operation 870 'bitconcatenate' 'shl_ln1171_22' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 871 [1/1] (0.00ns)   --->   "%zext_ln1171_76 = zext i11 %shl_ln1171_22"   --->   Operation 871 'zext' 'zext_ln1171_76' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 872 [1/1] (1.48ns)   --->   "%sub_ln1171_37 = sub i12 0, i12 %zext_ln1171_76"   --->   Operation 872 'sub' 'sub_ln1171_37' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 873 [1/1] (1.48ns)   --->   "%sub_ln1171_169 = sub i12 %zext_ln42_55, i12 %zext_ln1171_76"   --->   Operation 873 'sub' 'sub_ln1171_169' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 874 [1/1] (0.00ns)   --->   "%trunc_ln717_174 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_169, i32 3, i32 11"   --->   Operation 874 'partselect' 'trunc_ln717_174' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 875 [1/1] (1.54ns)   --->   "%sub_ln1171_40 = sub i13 0, i13 %zext_ln717_24"   --->   Operation 875 'sub' 'sub_ln1171_40' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 876 [1/1] (0.00ns)   --->   "%shl_ln717_19 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_114, i4 0"   --->   Operation 876 'bitconcatenate' 'shl_ln717_19' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 877 [1/1] (0.00ns)   --->   "%zext_ln717_34 = zext i12 %shl_ln717_19"   --->   Operation 877 'zext' 'zext_ln717_34' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 878 [1/1] (1.54ns)   --->   "%sub_ln1171_46 = sub i13 0, i13 %zext_ln717_34"   --->   Operation 878 'sub' 'sub_ln1171_46' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 879 [1/1] (1.54ns)   --->   "%sub_ln1171_171 = sub i13 %zext_ln1171_80, i13 %zext_ln717_34"   --->   Operation 879 'sub' 'sub_ln1171_171' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 880 [1/1] (0.00ns)   --->   "%trunc_ln717_187 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_171, i32 3, i32 12"   --->   Operation 880 'partselect' 'trunc_ln717_187' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 881 [1/1] (0.00ns)   --->   "%zext_ln1171_87 = zext i8 %p_read_113"   --->   Operation 881 'zext' 'zext_ln1171_87' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 882 [1/1] (0.00ns)   --->   "%shl_ln1171_23 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_113, i5 0"   --->   Operation 882 'bitconcatenate' 'shl_ln1171_23' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 883 [1/1] (0.00ns)   --->   "%zext_ln1171_90 = zext i13 %shl_ln1171_23"   --->   Operation 883 'zext' 'zext_ln1171_90' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 884 [1/1] (0.00ns)   --->   "%sext_ln1171_17 = sext i12 %sub_ln1171_50"   --->   Operation 884 'sext' 'sext_ln1171_17' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 885 [1/1] (0.00ns)   --->   "%shl_ln1171_25 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_113, i1 0"   --->   Operation 885 'bitconcatenate' 'shl_ln1171_25' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 886 [1/1] (0.00ns)   --->   "%zext_ln1171_92 = zext i9 %shl_ln1171_25"   --->   Operation 886 'zext' 'zext_ln1171_92' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 887 [1/1] (1.54ns)   --->   "%sub_ln1171_51 = sub i13 %sext_ln1171_17, i13 %zext_ln1171_92"   --->   Operation 887 'sub' 'sub_ln1171_51' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 888 [1/1] (0.00ns)   --->   "%trunc_ln717_189 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_51, i32 3, i32 12"   --->   Operation 888 'partselect' 'trunc_ln717_189' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 889 [1/1] (0.00ns)   --->   "%shl_ln1171_26 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_113, i2 0"   --->   Operation 889 'bitconcatenate' 'shl_ln1171_26' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 890 [1/1] (0.00ns)   --->   "%zext_ln1171_93 = zext i10 %shl_ln1171_26"   --->   Operation 890 'zext' 'zext_ln1171_93' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 891 [1/1] (1.53ns)   --->   "%sub_ln1171_52 = sub i14 %zext_ln1171_93, i14 %zext_ln1171_90"   --->   Operation 891 'sub' 'sub_ln1171_52' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 892 [1/1] (0.00ns)   --->   "%trunc_ln717_191 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_52, i32 3, i32 13"   --->   Operation 892 'partselect' 'trunc_ln717_191' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 893 [1/1] (1.53ns)   --->   "%add_ln1171_6 = add i14 %zext_ln1171_90, i14 %zext_ln1171_93"   --->   Operation 893 'add' 'add_ln1171_6' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 894 [1/1] (0.00ns)   --->   "%trunc_ln42_59 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_ln1171_6, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 894 'partselect' 'trunc_ln42_59' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 895 [1/1] (0.00ns)   --->   "%shl_ln717_22 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_113, i4 0"   --->   Operation 895 'bitconcatenate' 'shl_ln717_22' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 896 [1/1] (0.00ns)   --->   "%zext_ln717_40 = zext i12 %shl_ln717_22"   --->   Operation 896 'zext' 'zext_ln717_40' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 897 [1/1] (0.00ns)   --->   "%zext_ln717_41 = zext i9 %shl_ln1171_25"   --->   Operation 897 'zext' 'zext_ln717_41' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 898 [1/1] (1.54ns)   --->   "%sub_ln717_18 = sub i13 %zext_ln717_40, i13 %zext_ln1171_92"   --->   Operation 898 'sub' 'sub_ln717_18' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 899 [1/1] (0.00ns)   --->   "%trunc_ln42_60 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_18, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 899 'partselect' 'trunc_ln42_60' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 900 [1/1] (1.48ns)   --->   "%add_ln717_14 = add i12 %zext_ln1171_91, i12 %zext_ln717_41"   --->   Operation 900 'add' 'add_ln717_14' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 901 [1/1] (0.00ns)   --->   "%trunc_ln42_61 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717_14, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 901 'partselect' 'trunc_ln42_61' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 902 [1/1] (0.00ns)   --->   "%zext_ln717_42 = zext i10 %shl_ln1171_26"   --->   Operation 902 'zext' 'zext_ln717_42' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 903 [1/1] (1.41ns)   --->   "%add_ln717_15 = add i11 %zext_ln717_42, i11 %zext_ln1171_87"   --->   Operation 903 'add' 'add_ln717_15' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 904 [1/1] (0.00ns)   --->   "%mult_V_338 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %add_ln717_15, i32 3, i32 10"   --->   Operation 904 'partselect' 'mult_V_338' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 905 [1/1] (0.00ns)   --->   "%sext_ln717_21 = sext i9 %trunc_ln717_193"   --->   Operation 905 'sext' 'sext_ln717_21' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 906 [1/1] (1.48ns)   --->   "%sub_ln717_19 = sub i12 %zext_ln1171_91, i12 %zext_ln717_41"   --->   Operation 906 'sub' 'sub_ln717_19' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 907 [1/1] (0.00ns)   --->   "%trunc_ln717_194 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_19, i32 3, i32 11"   --->   Operation 907 'partselect' 'trunc_ln717_194' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 908 [1/1] (0.00ns)   --->   "%zext_ln42_84 = zext i10 %trunc_ln42_64" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 908 'zext' 'zext_ln42_84' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 909 [1/1] (0.00ns)   --->   "%shl_ln1171_27 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_112, i5 0"   --->   Operation 909 'bitconcatenate' 'shl_ln1171_27' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 910 [1/1] (0.00ns)   --->   "%zext_ln1171_99 = zext i13 %shl_ln1171_27"   --->   Operation 910 'zext' 'zext_ln1171_99' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 911 [1/1] (1.53ns)   --->   "%sub_ln1171_54 = sub i14 0, i14 %zext_ln1171_99"   --->   Operation 911 'sub' 'sub_ln1171_54' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 912 [1/1] (0.00ns)   --->   "%shl_ln1171_28 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_112, i1 0"   --->   Operation 912 'bitconcatenate' 'shl_ln1171_28' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 913 [1/1] (0.00ns)   --->   "%zext_ln1171_100 = zext i9 %shl_ln1171_28"   --->   Operation 913 'zext' 'zext_ln1171_100' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 914 [1/1] (0.00ns)   --->   "%sext_ln1171_19 = sext i13 %sub_ln1171_56"   --->   Operation 914 'sext' 'sext_ln1171_19' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 915 [1/1] (1.53ns)   --->   "%add_ln1171_7 = add i14 %zext_ln1171_99, i14 %zext_ln1171_94"   --->   Operation 915 'add' 'add_ln1171_7' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 916 [1/1] (0.00ns)   --->   "%trunc_ln42_65 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_ln1171_7, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 916 'partselect' 'trunc_ln42_65' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 917 [1/1] (1.53ns)   --->   "%sub_ln1171_58 = sub i14 %sext_ln1171_19, i14 %zext_ln1171_94"   --->   Operation 917 'sub' 'sub_ln1171_58' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 918 [1/1] (0.00ns)   --->   "%trunc_ln717_201 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_58, i32 3, i32 13"   --->   Operation 918 'partselect' 'trunc_ln717_201' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 919 [1/1] (1.54ns)   --->   "%sub_ln1171_59 = sub i13 %zext_ln1171_100, i13 %zext_ln717_44"   --->   Operation 919 'sub' 'sub_ln1171_59' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 920 [1/1] (0.00ns)   --->   "%trunc_ln717_202 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_59, i32 3, i32 12"   --->   Operation 920 'partselect' 'trunc_ln717_202' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 921 [1/1] (1.53ns)   --->   "%sub_ln717_22 = sub i13 %shl_ln1171_27, i13 %zext_ln1171_100"   --->   Operation 921 'sub' 'sub_ln717_22' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 922 [1/1] (0.00ns)   --->   "%trunc_ln42_67 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_22, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 922 'partselect' 'trunc_ln42_67' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 923 [1/1] (0.00ns)   --->   "%sext_ln42_29 = sext i11 %trunc_ln717_205" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 923 'sext' 'sext_ln42_29' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 924 [1/1] (0.00ns)   --->   "%shl_ln717_27 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_111, i4 0"   --->   Operation 924 'bitconcatenate' 'shl_ln717_27' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 925 [1/1] (0.00ns)   --->   "%zext_ln717_51 = zext i12 %shl_ln717_27"   --->   Operation 925 'zext' 'zext_ln717_51' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 926 [1/1] (0.00ns)   --->   "%mult_V_446 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_111, i1 0"   --->   Operation 926 'bitconcatenate' 'mult_V_446' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 927 [1/1] (0.00ns)   --->   "%zext_ln717_52 = zext i9 %mult_V_446"   --->   Operation 927 'zext' 'zext_ln717_52' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 928 [1/1] (1.54ns)   --->   "%sub_ln717_25 = sub i13 %zext_ln717_51, i13 %zext_ln717_52"   --->   Operation 928 'sub' 'sub_ln717_25' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 929 [1/1] (0.00ns)   --->   "%trunc_ln42_75 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_25, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 929 'partselect' 'trunc_ln42_75' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 930 [1/1] (1.54ns)   --->   "%sub_ln1171_63 = sub i13 0, i13 %zext_ln717_51"   --->   Operation 930 'sub' 'sub_ln1171_63' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 931 [1/1] (0.00ns)   --->   "%zext_ln42_106 = zext i9 %mult_V_446" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 931 'zext' 'zext_ln42_106' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 932 [1/1] (0.00ns)   --->   "%zext_ln42_107 = zext i10 %trunc_ln42_77" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 932 'zext' 'zext_ln42_107' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 933 [1/1] (0.00ns)   --->   "%zext_ln1171_109 = zext i8 %p_read_110"   --->   Operation 933 'zext' 'zext_ln1171_109' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 934 [1/1] (0.00ns)   --->   "%zext_ln1171_110 = zext i8 %p_read_110"   --->   Operation 934 'zext' 'zext_ln1171_110' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 935 [1/1] (0.00ns)   --->   "%shl_ln1171_29 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_110, i4 0"   --->   Operation 935 'bitconcatenate' 'shl_ln1171_29' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 936 [1/1] (0.00ns)   --->   "%zext_ln1171_111 = zext i12 %shl_ln1171_29"   --->   Operation 936 'zext' 'zext_ln1171_111' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 937 [1/1] (1.54ns)   --->   "%sub_ln1171_65 = sub i13 0, i13 %zext_ln1171_111"   --->   Operation 937 'sub' 'sub_ln1171_65' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 938 [1/1] (0.00ns)   --->   "%trunc_ln717_209 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_65, i32 3, i32 12"   --->   Operation 938 'partselect' 'trunc_ln717_209' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 939 [1/1] (0.00ns)   --->   "%shl_ln1171_30 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_110, i1 0"   --->   Operation 939 'bitconcatenate' 'shl_ln1171_30' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 940 [1/1] (0.00ns)   --->   "%zext_ln1171_113 = zext i9 %shl_ln1171_30"   --->   Operation 940 'zext' 'zext_ln1171_113' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 941 [1/1] (1.54ns)   --->   "%sub_ln1171_66 = sub i13 %zext_ln1171_113, i13 %zext_ln1171_111"   --->   Operation 941 'sub' 'sub_ln1171_66' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 942 [1/1] (0.00ns)   --->   "%trunc_ln717_210 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_66, i32 3, i32 12"   --->   Operation 942 'partselect' 'trunc_ln717_210' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 943 [1/1] (1.30ns)   --->   "%sub_ln1171_67 = sub i9 0, i9 %zext_ln1171_109"   --->   Operation 943 'sub' 'sub_ln1171_67' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 944 [1/1] (0.00ns)   --->   "%trunc_ln717_212 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %sub_ln1171_67, i32 3, i32 8"   --->   Operation 944 'partselect' 'trunc_ln717_212' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 945 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_110, i3 0"   --->   Operation 945 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 946 [1/1] (0.00ns)   --->   "%zext_ln1171_114 = zext i11 %tmp_s"   --->   Operation 946 'zext' 'zext_ln1171_114' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 947 [1/1] (1.48ns)   --->   "%sub_ln1171_172 = sub i12 %zext_ln1171_110, i12 %zext_ln1171_114"   --->   Operation 947 'sub' 'sub_ln1171_172' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 948 [1/1] (0.00ns)   --->   "%trunc_ln717_213 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_172, i32 3, i32 11"   --->   Operation 948 'partselect' 'trunc_ln717_213' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 949 [1/1] (0.00ns)   --->   "%shl_ln1171_31 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_110, i5 0"   --->   Operation 949 'bitconcatenate' 'shl_ln1171_31' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 950 [1/1] (0.00ns)   --->   "%zext_ln1171_115 = zext i13 %shl_ln1171_31"   --->   Operation 950 'zext' 'zext_ln1171_115' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 951 [1/1] (0.00ns)   --->   "%zext_ln1171_116 = zext i11 %tmp_s"   --->   Operation 951 'zext' 'zext_ln1171_116' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 952 [1/1] (1.53ns)   --->   "%sub_ln1171_68 = sub i14 %zext_ln1171_116, i14 %zext_ln1171_115"   --->   Operation 952 'sub' 'sub_ln1171_68' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 953 [1/1] (0.00ns)   --->   "%trunc_ln717_214 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_68, i32 3, i32 13"   --->   Operation 953 'partselect' 'trunc_ln717_214' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 954 [1/1] (1.48ns)   --->   "%sub_ln1171_69 = sub i12 0, i12 %zext_ln1171_114"   --->   Operation 954 'sub' 'sub_ln1171_69' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 955 [1/1] (0.00ns)   --->   "%zext_ln717_54 = zext i9 %shl_ln1171_30"   --->   Operation 955 'zext' 'zext_ln717_54' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 956 [1/1] (1.54ns)   --->   "%sub_ln717_26 = sub i13 %zext_ln1171_111, i13 %zext_ln1171_113"   --->   Operation 956 'sub' 'sub_ln717_26' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 957 [1/1] (0.00ns)   --->   "%trunc_ln42_83 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_26, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 957 'partselect' 'trunc_ln42_83' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 958 [1/1] (0.00ns)   --->   "%zext_ln1171_117 = zext i10 %shl_ln1171_32"   --->   Operation 958 'zext' 'zext_ln1171_117' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 959 [1/1] (1.54ns)   --->   "%sub_ln1171_71 = sub i13 %zext_ln1171_117, i13 %zext_ln1171_111"   --->   Operation 959 'sub' 'sub_ln1171_71' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 960 [1/1] (0.00ns)   --->   "%trunc_ln717_218 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_71, i32 3, i32 12"   --->   Operation 960 'partselect' 'trunc_ln717_218' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 961 [1/1] (1.53ns)   --->   "%sub_ln1171_72 = sub i14 0, i14 %zext_ln1171_115"   --->   Operation 961 'sub' 'sub_ln1171_72' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 962 [1/1] (1.48ns)   --->   "%add_ln717_19 = add i12 %zext_ln1171_114, i12 %zext_ln717_54"   --->   Operation 962 'add' 'add_ln717_19' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 963 [1/1] (0.00ns)   --->   "%trunc_ln42_86 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717_19, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 963 'partselect' 'trunc_ln42_86' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 964 [1/1] (0.00ns)   --->   "%zext_ln42_116 = zext i9 %trunc_ln42_86" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 964 'zext' 'zext_ln42_116' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 965 [1/1] (0.00ns)   --->   "%shl_ln1171_35 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_109, i3 0"   --->   Operation 965 'bitconcatenate' 'shl_ln1171_35' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 966 [1/1] (0.00ns)   --->   "%zext_ln1171_126 = zext i11 %shl_ln1171_35"   --->   Operation 966 'zext' 'zext_ln1171_126' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 967 [1/1] (0.00ns)   --->   "%shl_ln1171_36 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_109, i1 0"   --->   Operation 967 'bitconcatenate' 'shl_ln1171_36' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 968 [1/1] (0.00ns)   --->   "%zext_ln1171_127 = zext i9 %shl_ln1171_36"   --->   Operation 968 'zext' 'zext_ln1171_127' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 969 [1/1] (1.48ns)   --->   "%sub_ln1171_75 = sub i12 %zext_ln1171_127, i12 %zext_ln1171_126"   --->   Operation 969 'sub' 'sub_ln1171_75' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 970 [1/1] (0.00ns)   --->   "%trunc_ln717_224 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_75, i32 3, i32 11"   --->   Operation 970 'partselect' 'trunc_ln717_224' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 971 [1/1] (0.00ns)   --->   "%shl_ln1171_38 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_108, i5 0"   --->   Operation 971 'bitconcatenate' 'shl_ln1171_38' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 972 [1/1] (0.00ns)   --->   "%zext_ln1171_129 = zext i13 %shl_ln1171_38"   --->   Operation 972 'zext' 'zext_ln1171_129' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 973 [1/1] (1.53ns)   --->   "%sub_ln1171_78 = sub i14 0, i14 %zext_ln1171_129"   --->   Operation 973 'sub' 'sub_ln1171_78' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 974 [1/1] (0.00ns)   --->   "%shl_ln717_29 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_108, i4 0"   --->   Operation 974 'bitconcatenate' 'shl_ln717_29' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 975 [1/1] (0.00ns)   --->   "%zext_ln717_58 = zext i12 %shl_ln717_29"   --->   Operation 975 'zext' 'zext_ln717_58' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 976 [1/1] (1.54ns)   --->   "%sub_ln717_28 = sub i13 %zext_ln717_58, i13 %zext_ln42_127"   --->   Operation 976 'sub' 'sub_ln717_28' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 977 [1/1] (0.00ns)   --->   "%trunc_ln42_95 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_28, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 977 'partselect' 'trunc_ln42_95' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 978 [1/1] (1.54ns)   --->   "%sub_ln1171_81 = sub i13 0, i13 %zext_ln717_58"   --->   Operation 978 'sub' 'sub_ln1171_81' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 979 [1/1] (0.00ns)   --->   "%trunc_ln717_231 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_78, i32 3, i32 13"   --->   Operation 979 'partselect' 'trunc_ln717_231' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 980 [1/1] (0.00ns)   --->   "%trunc_ln717_236 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_81, i32 3, i32 12"   --->   Operation 980 'partselect' 'trunc_ln717_236' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 981 [1/1] (0.00ns)   --->   "%zext_ln42_136 = zext i11 %trunc_ln42_102" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 981 'zext' 'zext_ln42_136' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 982 [1/1] (0.00ns)   --->   "%shl_ln717_30 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_107, i4 0"   --->   Operation 982 'bitconcatenate' 'shl_ln717_30' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 983 [1/1] (0.00ns)   --->   "%zext_ln717_61 = zext i12 %shl_ln717_30"   --->   Operation 983 'zext' 'zext_ln717_61' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 984 [1/1] (0.00ns)   --->   "%shl_ln717_31 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_107, i1 0"   --->   Operation 984 'bitconcatenate' 'shl_ln717_31' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 985 [1/1] (0.00ns)   --->   "%zext_ln717_62 = zext i9 %shl_ln717_31"   --->   Operation 985 'zext' 'zext_ln717_62' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 986 [1/1] (1.54ns)   --->   "%add_ln717_22 = add i13 %zext_ln717_61, i13 %zext_ln717_62"   --->   Operation 986 'add' 'add_ln717_22' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 987 [1/1] (0.00ns)   --->   "%trunc_ln42_103 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln717_22, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 987 'partselect' 'trunc_ln42_103' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 988 [1/1] (1.54ns)   --->   "%sub_ln1171_87 = sub i13 0, i13 %zext_ln717_61"   --->   Operation 988 'sub' 'sub_ln1171_87' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 989 [1/1] (0.00ns)   --->   "%sext_ln717_36 = sext i12 %trunc_ln717_243"   --->   Operation 989 'sext' 'sext_ln717_36' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 990 [1/1] (1.54ns)   --->   "%sub_ln717_31 = sub i13 %zext_ln717_61, i13 %zext_ln717_62"   --->   Operation 990 'sub' 'sub_ln717_31' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 991 [1/1] (0.00ns)   --->   "%trunc_ln42_107 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_31, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 991 'partselect' 'trunc_ln42_107' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 992 [1/1] (0.00ns)   --->   "%sext_ln42_37 = sext i9 %trunc_ln717_248" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 992 'sext' 'sext_ln42_37' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 993 [1/1] (0.00ns)   --->   "%zext_ln42_157 = zext i10 %sext_ln42_37" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 993 'zext' 'zext_ln42_157' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 994 [1/1] (0.00ns)   --->   "%zext_ln1171_146 = zext i8 %p_read_106"   --->   Operation 994 'zext' 'zext_ln1171_146' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 995 [1/1] (0.00ns)   --->   "%shl_ln1171_43 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_106, i5 0"   --->   Operation 995 'bitconcatenate' 'shl_ln1171_43' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 996 [1/1] (0.00ns)   --->   "%zext_ln1171_148 = zext i13 %shl_ln1171_43"   --->   Operation 996 'zext' 'zext_ln1171_148' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 997 [1/1] (0.00ns)   --->   "%shl_ln1171_44 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_106, i3 0"   --->   Operation 997 'bitconcatenate' 'shl_ln1171_44' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 998 [1/1] (0.00ns)   --->   "%zext_ln1171_149 = zext i11 %shl_ln1171_44"   --->   Operation 998 'zext' 'zext_ln1171_149' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 999 [1/1] (0.00ns)   --->   "%zext_ln1171_150 = zext i11 %shl_ln1171_44"   --->   Operation 999 'zext' 'zext_ln1171_150' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1000 [1/1] (1.53ns)   --->   "%add_ln1171_9 = add i14 %zext_ln1171_148, i14 %zext_ln1171_150"   --->   Operation 1000 'add' 'add_ln1171_9' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1001 [1/1] (0.00ns)   --->   "%trunc_ln42_109 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_ln1171_9, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1001 'partselect' 'trunc_ln42_109' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1002 [1/1] (1.48ns)   --->   "%add_ln717_24 = add i12 %zext_ln1171_149, i12 %zext_ln1171_146"   --->   Operation 1002 'add' 'add_ln717_24' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1003 [1/1] (0.00ns)   --->   "%trunc_ln42_110 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717_24, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1003 'partselect' 'trunc_ln42_110' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1004 [1/1] (1.53ns)   --->   "%sub_ln1171_94 = sub i14 0, i14 %zext_ln1171_148"   --->   Operation 1004 'sub' 'sub_ln1171_94' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1005 [1/1] (0.00ns)   --->   "%shl_ln1171_45 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_106, i4 0"   --->   Operation 1005 'bitconcatenate' 'shl_ln1171_45' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1006 [1/1] (0.00ns)   --->   "%zext_ln1171_154 = zext i12 %shl_ln1171_45"   --->   Operation 1006 'zext' 'zext_ln1171_154' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1007 [1/1] (1.54ns)   --->   "%sub_ln1171_96 = sub i13 0, i13 %zext_ln1171_154"   --->   Operation 1007 'sub' 'sub_ln1171_96' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1008 [1/1] (1.48ns)   --->   "%sub_ln1171_98 = sub i12 0, i12 %zext_ln1171_149"   --->   Operation 1008 'sub' 'sub_ln1171_98' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1009 [1/1] (0.00ns)   --->   "%trunc_ln717_254 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_98, i32 3, i32 11"   --->   Operation 1009 'partselect' 'trunc_ln717_254' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1010 [1/1] (0.00ns)   --->   "%sext_ln42_39 = sext i9 %trunc_ln717_254" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1010 'sext' 'sext_ln42_39' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1011 [1/1] (0.00ns)   --->   "%shl_ln1171_46 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_106, i2 0"   --->   Operation 1011 'bitconcatenate' 'shl_ln1171_46' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1012 [1/1] (0.00ns)   --->   "%zext_ln1171_155 = zext i10 %shl_ln1171_46"   --->   Operation 1012 'zext' 'zext_ln1171_155' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1013 [1/1] (1.41ns)   --->   "%sub_ln1171_100 = sub i11 0, i11 %zext_ln1171_155"   --->   Operation 1013 'sub' 'sub_ln1171_100' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1014 [1/1] (0.00ns)   --->   "%sext_ln1171_31 = sext i11 %sub_ln1171_100"   --->   Operation 1014 'sext' 'sext_ln1171_31' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1015 [1/1] (1.48ns)   --->   "%sub_ln1171_101 = sub i12 %sext_ln1171_31, i12 %zext_ln1171_146"   --->   Operation 1015 'sub' 'sub_ln1171_101' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1016 [1/1] (0.00ns)   --->   "%trunc_ln717_255 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_101, i32 3, i32 11"   --->   Operation 1016 'partselect' 'trunc_ln717_255' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1017 [1/1] (0.00ns)   --->   "%sext_ln717_41 = sext i10 %trunc_ln717_256"   --->   Operation 1017 'sext' 'sext_ln717_41' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1018 [1/1] (0.00ns)   --->   "%zext_ln1171_168 = zext i8 %p_read_104"   --->   Operation 1018 'zext' 'zext_ln1171_168' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1019 [1/1] (0.00ns)   --->   "%mult_V_655 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_104, i1 0"   --->   Operation 1019 'bitconcatenate' 'mult_V_655' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1020 [1/1] (0.00ns)   --->   "%zext_ln1171_169 = zext i9 %mult_V_655"   --->   Operation 1020 'zext' 'zext_ln1171_169' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1021 [1/1] (0.00ns)   --->   "%shl_ln1171_51 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_104, i5 0"   --->   Operation 1021 'bitconcatenate' 'shl_ln1171_51' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1022 [1/1] (0.00ns)   --->   "%zext_ln1171_171 = zext i13 %shl_ln1171_51"   --->   Operation 1022 'zext' 'zext_ln1171_171' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1023 [1/1] (1.53ns)   --->   "%sub_ln1171_111 = sub i14 0, i14 %zext_ln1171_171"   --->   Operation 1023 'sub' 'sub_ln1171_111' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1024 [1/1] (0.00ns)   --->   "%shl_ln1171_53 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_104, i4 0"   --->   Operation 1024 'bitconcatenate' 'shl_ln1171_53' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1025 [1/1] (0.00ns)   --->   "%zext_ln1171_173 = zext i12 %shl_ln1171_53"   --->   Operation 1025 'zext' 'zext_ln1171_173' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1026 [1/1] (1.54ns)   --->   "%sub_ln1171_117 = sub i13 %zext_ln1171_169, i13 %zext_ln1171_173"   --->   Operation 1026 'sub' 'sub_ln1171_117' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1027 [1/1] (0.00ns)   --->   "%trunc_ln717_277 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_117, i32 3, i32 12"   --->   Operation 1027 'partselect' 'trunc_ln717_277' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1028 [1/1] (1.54ns)   --->   "%add_ln717_26 = add i13 %zext_ln1171_173, i13 %zext_ln1171_168"   --->   Operation 1028 'add' 'add_ln717_26' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1029 [1/1] (0.00ns)   --->   "%trunc_ln42_125 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln717_26, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1029 'partselect' 'trunc_ln42_125' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1030 [1/1] (0.00ns)   --->   "%zext_ln1171_176 = zext i8 %p_read_103"   --->   Operation 1030 'zext' 'zext_ln1171_176' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1031 [1/1] (0.00ns)   --->   "%shl_ln717_34 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_103, i5 0"   --->   Operation 1031 'bitconcatenate' 'shl_ln717_34' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1032 [1/1] (0.00ns)   --->   "%shl_ln717_35 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_103, i2 0"   --->   Operation 1032 'bitconcatenate' 'shl_ln717_35' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1033 [1/1] (0.00ns)   --->   "%zext_ln717_70 = zext i10 %shl_ln717_35"   --->   Operation 1033 'zext' 'zext_ln717_70' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1034 [1/1] (1.53ns)   --->   "%sub_ln717_39 = sub i13 %shl_ln717_34, i13 %zext_ln717_70"   --->   Operation 1034 'sub' 'sub_ln717_39' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1035 [1/1] (0.00ns)   --->   "%mult_V_676 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_39, i32 3, i32 12"   --->   Operation 1035 'partselect' 'mult_V_676' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1036 [1/1] (0.00ns)   --->   "%shl_ln717_36 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_103, i1 0"   --->   Operation 1036 'bitconcatenate' 'shl_ln717_36' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1037 [1/1] (0.00ns)   --->   "%zext_ln717_71 = zext i9 %shl_ln717_36"   --->   Operation 1037 'zext' 'zext_ln717_71' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1038 [1/1] (0.00ns)   --->   "%zext_ln717_72 = zext i9 %shl_ln717_36"   --->   Operation 1038 'zext' 'zext_ln717_72' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1039 [1/1] (1.53ns)   --->   "%sub_ln717_40 = sub i13 %shl_ln717_34, i13 %zext_ln717_71"   --->   Operation 1039 'sub' 'sub_ln717_40' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1040 [1/1] (0.00ns)   --->   "%trunc_ln42_126 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_40, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1040 'partselect' 'trunc_ln42_126' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1041 [1/1] (0.00ns)   --->   "%zext_ln1171_179 = zext i10 %shl_ln717_35"   --->   Operation 1041 'zext' 'zext_ln1171_179' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1042 [1/1] (1.41ns)   --->   "%sub_ln1171_176 = sub i11 %zext_ln1171_176, i11 %zext_ln1171_179"   --->   Operation 1042 'sub' 'sub_ln1171_176' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1043 [1/1] (0.00ns)   --->   "%trunc_ln717_280 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_176, i32 3, i32 10"   --->   Operation 1043 'partselect' 'trunc_ln717_280' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1044 [1/1] (0.00ns)   --->   "%sext_ln717_52 = sext i8 %trunc_ln717_280"   --->   Operation 1044 'sext' 'sext_ln717_52' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1045 [1/1] (0.00ns)   --->   "%shl_ln717_38 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_103, i3 0"   --->   Operation 1045 'bitconcatenate' 'shl_ln717_38' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1046 [1/1] (0.00ns)   --->   "%zext_ln717_74 = zext i11 %shl_ln717_38"   --->   Operation 1046 'zext' 'zext_ln717_74' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1047 [1/1] (1.48ns)   --->   "%sub_ln717_41 = sub i12 %zext_ln717_74, i12 %zext_ln717_72"   --->   Operation 1047 'sub' 'sub_ln717_41' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1048 [1/1] (0.00ns)   --->   "%trunc_ln717_281 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_41, i32 3, i32 11"   --->   Operation 1048 'partselect' 'trunc_ln717_281' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1049 [1/1] (1.48ns)   --->   "%add_ln717_28 = add i12 %zext_ln717_74, i12 %zext_ln717_72"   --->   Operation 1049 'add' 'add_ln717_28' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1050 [1/1] (0.00ns)   --->   "%trunc_ln42_130 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717_28, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1050 'partselect' 'trunc_ln42_130' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1051 [1/1] (0.00ns)   --->   "%zext_ln1171_180 = zext i8 %p_read_102"   --->   Operation 1051 'zext' 'zext_ln1171_180' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1052 [1/1] (0.00ns)   --->   "%zext_ln42_181 = zext i10 %trunc_ln42_134" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1052 'zext' 'zext_ln42_181' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1053 [1/1] (0.00ns)   --->   "%zext_ln42_182 = zext i10 %trunc_ln42_134" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1053 'zext' 'zext_ln42_182' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1054 [1/1] (0.00ns)   --->   "%shl_ln1171_56 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_102, i3 0"   --->   Operation 1054 'bitconcatenate' 'shl_ln1171_56' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1055 [1/1] (0.00ns)   --->   "%zext_ln1171_189 = zext i11 %shl_ln1171_56"   --->   Operation 1055 'zext' 'zext_ln1171_189' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1056 [1/1] (1.48ns)   --->   "%sub_ln1171_120 = sub i12 0, i12 %zext_ln1171_189"   --->   Operation 1056 'sub' 'sub_ln1171_120' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1057 [1/1] (0.00ns)   --->   "%trunc_ln717_287 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_120, i32 3, i32 11"   --->   Operation 1057 'partselect' 'trunc_ln717_287' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1058 [1/1] (1.48ns)   --->   "%add_ln717_30 = add i12 %zext_ln1171_189, i12 %zext_ln1171_180"   --->   Operation 1058 'add' 'add_ln717_30' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1059 [1/1] (0.00ns)   --->   "%trunc_ln42_138 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717_30, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1059 'partselect' 'trunc_ln42_138' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1060 [1/1] (0.00ns)   --->   "%sext_ln1171_128 = sext i10 %trunc_ln717_289"   --->   Operation 1060 'sext' 'sext_ln1171_128' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1061 [1/1] (0.00ns)   --->   "%shl_ln717_42 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_101, i1 0"   --->   Operation 1061 'bitconcatenate' 'shl_ln717_42' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1062 [1/1] (0.00ns)   --->   "%zext_ln42_188 = zext i11 %trunc_ln42_141" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1062 'zext' 'zext_ln42_188' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1063 [1/1] (0.00ns)   --->   "%zext_ln1171_199 = zext i9 %shl_ln717_42"   --->   Operation 1063 'zext' 'zext_ln1171_199' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1064 [1/1] (1.36ns)   --->   "%sub_ln1171_130 = sub i10 0, i10 %zext_ln1171_199"   --->   Operation 1064 'sub' 'sub_ln1171_130' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1065 [1/1] (0.00ns)   --->   "%trunc_ln717_298 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %sub_ln1171_130, i32 3, i32 9"   --->   Operation 1065 'partselect' 'trunc_ln717_298' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1066 [1/1] (0.00ns)   --->   "%sext_ln1171_135 = sext i12 %trunc_ln717_300"   --->   Operation 1066 'sext' 'sext_ln1171_135' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1067 [1/1] (0.00ns)   --->   "%zext_ln717_83 = zext i8 %p_read_100"   --->   Operation 1067 'zext' 'zext_ln717_83' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1068 [1/1] (0.00ns)   --->   "%shl_ln717_44 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_100, i3 0"   --->   Operation 1068 'bitconcatenate' 'shl_ln717_44' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1069 [1/1] (0.00ns)   --->   "%zext_ln717_84 = zext i11 %shl_ln717_44"   --->   Operation 1069 'zext' 'zext_ln717_84' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1070 [1/1] (1.48ns)   --->   "%sub_ln717_47 = sub i12 %zext_ln717_84, i12 %zext_ln717_83"   --->   Operation 1070 'sub' 'sub_ln717_47' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1071 [1/1] (0.00ns)   --->   "%trunc_ln717_301 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_47, i32 3, i32 11"   --->   Operation 1071 'partselect' 'trunc_ln717_301' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1072 [1/1] (0.00ns)   --->   "%sext_ln42_53 = sext i9 %trunc_ln717_301" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1072 'sext' 'sext_ln42_53' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1073 [1/1] (0.00ns)   --->   "%zext_ln42_199 = zext i10 %sext_ln42_53" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1073 'zext' 'zext_ln42_199' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1074 [1/1] (0.00ns)   --->   "%sext_ln717_57 = sext i11 %trunc_ln717_305"   --->   Operation 1074 'sext' 'sext_ln717_57' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1075 [1/1] (0.00ns)   --->   "%zext_ln42_208 = zext i10 %trunc_ln42_161" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1075 'zext' 'zext_ln42_208' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1076 [1/1] (0.00ns)   --->   "%sext_ln1171_141 = sext i11 %trunc_ln717_311"   --->   Operation 1076 'sext' 'sext_ln1171_141' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1077 [1/1] (0.00ns)   --->   "%zext_ln42_210 = zext i11 %trunc_ln42_162" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1077 'zext' 'zext_ln42_210' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1078 [1/1] (0.00ns)   --->   "%shl_ln1171_64 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_97, i3 0"   --->   Operation 1078 'bitconcatenate' 'shl_ln1171_64' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1079 [1/1] (0.00ns)   --->   "%zext_ln1171_222 = zext i11 %shl_ln1171_64"   --->   Operation 1079 'zext' 'zext_ln1171_222' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1080 [1/1] (0.00ns)   --->   "%shl_ln1171_65 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_97, i1 0"   --->   Operation 1080 'bitconcatenate' 'shl_ln1171_65' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1081 [1/1] (0.00ns)   --->   "%zext_ln1171_225 = zext i9 %shl_ln1171_65"   --->   Operation 1081 'zext' 'zext_ln1171_225' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1082 [1/1] (1.48ns)   --->   "%sub_ln1171_139 = sub i12 %zext_ln1171_225, i12 %zext_ln1171_222"   --->   Operation 1082 'sub' 'sub_ln1171_139' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1083 [1/1] (0.00ns)   --->   "%trunc_ln717_318 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_139, i32 3, i32 11"   --->   Operation 1083 'partselect' 'trunc_ln717_318' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1084 [1/3] (2.45ns)   --->   "%mul_ln1171_118 = mul i15 %zext_ln717_90, i15 70"   --->   Operation 1084 'mul' 'mul_ln1171_118' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1085 [1/1] (0.00ns)   --->   "%trunc_ln42_166 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_118, i32 3, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1085 'partselect' 'trunc_ln42_166' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1086 [1/3] (2.45ns)   --->   "%mul_ln1171_119 = mul i15 %zext_ln717_90, i15 32717"   --->   Operation 1086 'mul' 'mul_ln1171_119' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1087 [1/1] (0.00ns)   --->   "%trunc_ln717_319 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_119, i32 3, i32 14"   --->   Operation 1087 'partselect' 'trunc_ln717_319' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1088 [1/1] (1.48ns)   --->   "%add_ln717_35 = add i12 %zext_ln1171_222, i12 %zext_ln1171_225"   --->   Operation 1088 'add' 'add_ln717_35' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1089 [1/1] (0.00ns)   --->   "%trunc_ln42_167 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717_35, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1089 'partselect' 'trunc_ln42_167' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1090 [1/1] (0.00ns)   --->   "%zext_ln42_219 = zext i9 %trunc_ln42_167" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1090 'zext' 'zext_ln42_219' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1091 [1/3] (2.45ns)   --->   "%mul_ln1171_120 = mul i15 %zext_ln717_90, i15 32722"   --->   Operation 1091 'mul' 'mul_ln1171_120' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1092 [1/1] (0.00ns)   --->   "%trunc_ln717_322 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_120, i32 3, i32 14"   --->   Operation 1092 'partselect' 'trunc_ln717_322' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1093 [1/1] (0.00ns)   --->   "%shl_ln717_49 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_96, i5 0"   --->   Operation 1093 'bitconcatenate' 'shl_ln717_49' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1094 [1/1] (0.00ns)   --->   "%shl_ln717_50 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_96, i1 0"   --->   Operation 1094 'bitconcatenate' 'shl_ln717_50' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1095 [1/1] (0.00ns)   --->   "%zext_ln717_92 = zext i9 %shl_ln717_50"   --->   Operation 1095 'zext' 'zext_ln717_92' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1096 [1/1] (0.00ns)   --->   "%zext_ln717_93 = zext i9 %shl_ln717_50"   --->   Operation 1096 'zext' 'zext_ln717_93' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1097 [1/1] (1.53ns)   --->   "%sub_ln717_54 = sub i13 %shl_ln717_49, i13 %zext_ln717_92"   --->   Operation 1097 'sub' 'sub_ln717_54' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1098 [1/1] (0.00ns)   --->   "%trunc_ln42_169 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_54, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1098 'partselect' 'trunc_ln42_169' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1099 [1/1] (0.00ns)   --->   "%mult_V_898 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_96, i2 0"   --->   Operation 1099 'bitconcatenate' 'mult_V_898' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1100 [1/1] (0.00ns)   --->   "%zext_ln717_94 = zext i10 %mult_V_898"   --->   Operation 1100 'zext' 'zext_ln717_94' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1101 [1/1] (0.00ns)   --->   "%zext_ln1171_233 = zext i9 %shl_ln717_50"   --->   Operation 1101 'zext' 'zext_ln1171_233' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1102 [1/1] (0.00ns)   --->   "%zext_ln1171_234 = zext i9 %shl_ln717_50"   --->   Operation 1102 'zext' 'zext_ln1171_234' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1103 [1/1] (1.36ns)   --->   "%sub_ln1171_145 = sub i10 0, i10 %zext_ln1171_234"   --->   Operation 1103 'sub' 'sub_ln1171_145' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1104 [1/1] (0.00ns)   --->   "%trunc_ln717_326 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %sub_ln1171_145, i32 3, i32 9"   --->   Operation 1104 'partselect' 'trunc_ln717_326' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1105 [1/1] (0.00ns)   --->   "%sext_ln717_63 = sext i7 %trunc_ln717_326"   --->   Operation 1105 'sext' 'sext_ln717_63' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1106 [1/3] (2.45ns)   --->   "%mul_ln1171_122 = mul i13 %zext_ln1171_230, i13 8179"   --->   Operation 1106 'mul' 'mul_ln1171_122' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1107 [1/1] (0.00ns)   --->   "%trunc_ln717_328 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln1171_122, i32 3, i32 12"   --->   Operation 1107 'partselect' 'trunc_ln717_328' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1108 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_96, i4 0"   --->   Operation 1108 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1109 [1/1] (0.00ns)   --->   "%zext_ln1171_235 = zext i12 %tmp_6"   --->   Operation 1109 'zext' 'zext_ln1171_235' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1110 [1/1] (1.54ns)   --->   "%sub_ln1171_181 = sub i13 %zext_ln1171_230, i13 %zext_ln1171_235"   --->   Operation 1110 'sub' 'sub_ln1171_181' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1111 [1/1] (0.00ns)   --->   "%trunc_ln717_329 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_181, i32 3, i32 12"   --->   Operation 1111 'partselect' 'trunc_ln717_329' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1112 [1/1] (0.00ns)   --->   "%zext_ln1171_236 = zext i13 %shl_ln717_49"   --->   Operation 1112 'zext' 'zext_ln1171_236' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1113 [1/1] (1.53ns)   --->   "%add_ln1171_15 = add i14 %zext_ln1171_236, i14 %zext_ln1171_233"   --->   Operation 1113 'add' 'add_ln1171_15' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1114 [1/1] (0.00ns)   --->   "%trunc_ln42_170 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_ln1171_15, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1114 'partselect' 'trunc_ln42_170' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1115 [1/1] (1.54ns)   --->   "%add_ln717_36 = add i13 %zext_ln1171_235, i13 %zext_ln717_94"   --->   Operation 1115 'add' 'add_ln717_36' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1116 [1/1] (0.00ns)   --->   "%trunc_ln42_171 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln717_36, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1116 'partselect' 'trunc_ln42_171' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1117 [1/1] (0.00ns)   --->   "%shl_ln717_51 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_96, i3 0"   --->   Operation 1117 'bitconcatenate' 'shl_ln717_51' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1118 [1/1] (0.00ns)   --->   "%zext_ln717_95 = zext i11 %shl_ln717_51"   --->   Operation 1118 'zext' 'zext_ln717_95' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1119 [1/1] (1.48ns)   --->   "%add_ln717_37 = add i12 %zext_ln717_95, i12 %zext_ln717_93"   --->   Operation 1119 'add' 'add_ln717_37' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1120 [1/1] (0.00ns)   --->   "%trunc_ln42_172 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717_37, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1120 'partselect' 'trunc_ln42_172' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1121 [1/1] (0.00ns)   --->   "%zext_ln1171_237 = zext i11 %shl_ln717_51"   --->   Operation 1121 'zext' 'zext_ln1171_237' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1122 [1/1] (1.48ns)   --->   "%sub_ln1171_146 = sub i12 0, i12 %zext_ln717_95"   --->   Operation 1122 'sub' 'sub_ln1171_146' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1123 [1/3] (2.45ns)   --->   "%mul_ln1171_123 = mul i14 %zext_ln1171_229, i14 50"   --->   Operation 1123 'mul' 'mul_ln1171_123' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1124 [1/1] (0.00ns)   --->   "%trunc_ln42_173 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_123, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1124 'partselect' 'trunc_ln42_173' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1125 [1/1] (1.53ns)   --->   "%sub_ln1171_148 = sub i14 %zext_ln1171_237, i14 %zext_ln1171_236"   --->   Operation 1125 'sub' 'sub_ln1171_148' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1126 [1/1] (0.00ns)   --->   "%trunc_ln717_331 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_148, i32 3, i32 13"   --->   Operation 1126 'partselect' 'trunc_ln717_331' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1127 [1/3] (2.45ns)   --->   "%mul_ln1171_125 = mul i14 %zext_ln1171_229, i14 42"   --->   Operation 1127 'mul' 'mul_ln1171_125' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1128 [1/1] (0.00ns)   --->   "%trunc_ln42_174 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_125, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1128 'partselect' 'trunc_ln42_174' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1129 [1/1] (1.54ns)   --->   "%sub_ln1171_149 = sub i13 %zext_ln717_92, i13 %zext_ln1171_235"   --->   Operation 1129 'sub' 'sub_ln1171_149' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1130 [1/1] (0.00ns)   --->   "%trunc_ln717_333 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_149, i32 3, i32 12"   --->   Operation 1130 'partselect' 'trunc_ln717_333' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1131 [1/1] (0.00ns)   --->   "%trunc_ln717_334 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_146, i32 3, i32 11"   --->   Operation 1131 'partselect' 'trunc_ln717_334' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1132 [1/1] (0.00ns)   --->   "%shl_ln717_52 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_95, i4 0"   --->   Operation 1132 'bitconcatenate' 'shl_ln717_52' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1133 [1/1] (0.00ns)   --->   "%zext_ln717_96 = zext i12 %shl_ln717_52"   --->   Operation 1133 'zext' 'zext_ln717_96' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1134 [1/1] (1.54ns)   --->   "%sub_ln717_55 = sub i13 %zext_ln717_96, i13 %zext_ln1171_238"   --->   Operation 1134 'sub' 'sub_ln717_55' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1135 [1/1] (0.00ns)   --->   "%trunc_ln42_176 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_55, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1135 'partselect' 'trunc_ln42_176' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1136 [1/1] (0.00ns)   --->   "%shl_ln717_54 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_95, i1 0"   --->   Operation 1136 'bitconcatenate' 'shl_ln717_54' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1137 [1/3] (2.45ns)   --->   "%mul_ln1171_126 = mul i15 %zext_ln1171_241, i15 32730"   --->   Operation 1137 'mul' 'mul_ln1171_126' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1138 [1/1] (0.00ns)   --->   "%trunc_ln717_337 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_126, i32 3, i32 14"   --->   Operation 1138 'partselect' 'trunc_ln717_337' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1139 [1/1] (0.00ns)   --->   "%zext_ln1171_245 = zext i9 %shl_ln717_54"   --->   Operation 1139 'zext' 'zext_ln1171_245' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1140 [1/1] (1.54ns)   --->   "%sub_ln1171_152 = sub i13 %zext_ln1171_245, i13 %zext_ln717_96"   --->   Operation 1140 'sub' 'sub_ln1171_152' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1141 [1/1] (0.00ns)   --->   "%trunc_ln717_338 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_152, i32 3, i32 12"   --->   Operation 1141 'partselect' 'trunc_ln717_338' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1142 [2/3] (2.45ns)   --->   "%mul_ln1171_128 = mul i13 %zext_ln1171_238, i13 8179"   --->   Operation 1142 'mul' 'mul_ln1171_128' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1143 [2/3] (2.45ns)   --->   "%mul_ln1171_129 = mul i14 %zext_ln1171_240, i14 37"   --->   Operation 1143 'mul' 'mul_ln1171_129' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1144 [2/3] (2.45ns)   --->   "%mul_ln1171_130 = mul i14 %zext_ln1171_240, i14 47"   --->   Operation 1144 'mul' 'mul_ln1171_130' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1145 [2/3] (2.45ns)   --->   "%mul_ln1171_132 = mul i14 %zext_ln1171_240, i14 52"   --->   Operation 1145 'mul' 'mul_ln1171_132' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1146 [2/3] (2.45ns)   --->   "%mul_ln1171_133 = mul i16 %r_V_29, i16 65462"   --->   Operation 1146 'mul' 'mul_ln1171_133' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1147 [1/1] (0.00ns)   --->   "%zext_ln1171_251 = zext i8 %p_read_94"   --->   Operation 1147 'zext' 'zext_ln1171_251' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1148 [2/3] (2.45ns)   --->   "%mul_ln1171_135 = mul i14 %zext_ln1171_248, i14 16359"   --->   Operation 1148 'mul' 'mul_ln1171_135' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1149 [2/3] (2.45ns)   --->   "%mul_ln717_57 = mul i13 %zext_ln1171_250, i13 19"   --->   Operation 1149 'mul' 'mul_ln717_57' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1150 [1/1] (0.00ns)   --->   "%zext_ln42_244 = zext i10 %trunc_ln42_189" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1150 'zext' 'zext_ln42_244' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1151 [3/3] (2.45ns)   --->   "%mul_ln1171_137 = mul i14 %zext_ln1171_248, i14 59"   --->   Operation 1151 'mul' 'mul_ln1171_137' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1152 [3/3] (2.45ns)   --->   "%mul_ln1171_138 = mul i15 %zext_ln1171_251, i15 75"   --->   Operation 1152 'mul' 'mul_ln1171_138' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1153 [1/1] (0.00ns)   --->   "%sext_ln1171_157 = sext i11 %trunc_ln717_345"   --->   Operation 1153 'sext' 'sext_ln1171_157' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1154 [3/3] (2.45ns)   --->   "%mul_ln1171_139 = mul i13 %zext_ln1171_250, i13 8181"   --->   Operation 1154 'mul' 'mul_ln1171_139' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1155 [1/1] (0.00ns)   --->   "%zext_ln42_247 = zext i7 %mult_V_986" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1155 'zext' 'zext_ln42_247' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1156 [3/3] (2.45ns)   --->   "%mul_ln1171_140 = mul i14 %zext_ln1171_248, i14 43"   --->   Operation 1156 'mul' 'mul_ln1171_140' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1157 [1/1] (0.00ns)   --->   "%zext_ln1171_256 = zext i8 %p_read_93"   --->   Operation 1157 'zext' 'zext_ln1171_256' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1158 [1/1] (0.00ns)   --->   "%shl_ln717_55 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_93, i4 0"   --->   Operation 1158 'bitconcatenate' 'shl_ln717_55' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1159 [1/1] (0.00ns)   --->   "%zext_ln717_103 = zext i12 %shl_ln717_55"   --->   Operation 1159 'zext' 'zext_ln717_103' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1160 [1/1] (1.54ns)   --->   "%sub_ln717_58 = sub i13 %zext_ln717_103, i13 %zext_ln1171_256"   --->   Operation 1160 'sub' 'sub_ln717_58' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1161 [1/1] (0.00ns)   --->   "%trunc_ln42_195 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_58, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1161 'partselect' 'trunc_ln42_195' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1162 [3/3] (2.45ns)   --->   "%mul_ln1171_141 = mul i13 %zext_ln1171_256, i13 8179"   --->   Operation 1162 'mul' 'mul_ln1171_141' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1163 [3/3] (2.45ns)   --->   "%mul_ln717_58 = mul i13 %zext_ln1171_256, i13 23"   --->   Operation 1163 'mul' 'mul_ln717_58' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1164 [1/1] (1.36ns)   --->   "%add_ln712_6 = add i10 %sext_ln42_39, i10 %sext_ln717_52"   --->   Operation 1164 'add' 'add_ln712_6' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1165 [1/1] (1.54ns)   --->   "%add_ln712_32 = add i13 %sext_ln42_29, i13 %sext_ln717_36"   --->   Operation 1165 'add' 'add_ln712_32' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1166 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_33 = add i13 %sext_ln1171_128, i13 %sext_ln1171_135"   --->   Operation 1166 'add' 'add_ln712_33' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1167 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_34 = add i13 %add_ln712_33, i13 %sext_ln717_41"   --->   Operation 1167 'add' 'add_ln712_34' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1168 [1/1] (0.00ns)   --->   "%zext_ln712_25 = zext i10 %add_ln712_71"   --->   Operation 1168 'zext' 'zext_ln712_25' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1169 [1/1] (1.41ns)   --->   "%add_ln712_72 = add i12 %zext_ln712_25, i12 %sext_ln717_63"   --->   Operation 1169 'add' 'add_ln712_72' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1170 [1/1] (1.48ns)   --->   "%add_ln712_200 = add i11 %trunc_ln42_186, i11 544"   --->   Operation 1170 'add' 'add_ln712_200' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1171 [1/1] (1.48ns)   --->   "%add_ln712_217 = add i11 %trunc_ln42_18, i11 %zext_ln717_16"   --->   Operation 1171 'add' 'add_ln712_217' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1172 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_260 = add i12 %zext_ln42_188, i12 %zext_ln42_208"   --->   Operation 1172 'add' 'add_ln712_260' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1173 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_261 = add i12 %add_ln712_260, i12 %zext_ln42_182"   --->   Operation 1173 'add' 'add_ln712_261' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1174 [1/1] (1.41ns)   --->   "%add_ln712_325 = add i11 %zext_ln42_199, i11 %zext_ln42_219"   --->   Operation 1174 'add' 'add_ln712_325' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1175 [1/1] (1.41ns)   --->   "%add_ln712_328 = add i11 %zext_ln42_244, i11 64"   --->   Operation 1175 'add' 'add_ln712_328' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1176 [1/1] (0.00ns)   --->   "%zext_ln712_157 = zext i6 %add_ln712_401"   --->   Operation 1176 'zext' 'zext_ln712_157' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1177 [1/1] (1.36ns)   --->   "%add_ln712_402 = add i9 %zext_ln712_157, i9 %trunc_ln42_138"   --->   Operation 1177 'add' 'add_ln712_402' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1178 [1/1] (1.41ns)   --->   "%add_ln712_416 = add i11 %zext_ln42_84, i11 %zext_ln42_106"   --->   Operation 1178 'add' 'add_ln712_416' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1179 [1/1] (1.48ns)   --->   "%add_ln712_417 = add i12 %zext_ln42_136, i12 %zext_ln42_157"   --->   Operation 1179 'add' 'add_ln712_417' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1180 [1/1] (1.48ns)   --->   "%add_ln712_420 = add i11 %trunc_ln42_193, i11 1888"   --->   Operation 1180 'add' 'add_ln712_420' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1181 [1/1] (1.41ns)   --->   "%add_ln712_437 = add i11 %zext_ln42_107, i11 %zext_ln42_116"   --->   Operation 1181 'add' 'add_ln712_437' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1182 [1/1] (1.48ns)   --->   "%add_ln712_454 = add i12 %sext_ln717_57, i12 %sext_ln1171_141"   --->   Operation 1182 'add' 'add_ln712_454' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1183 [1/1] (0.00ns)   --->   "%sext_ln712_148 = sext i12 %add_ln712_488"   --->   Operation 1183 'sext' 'sext_ln712_148' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1184 [1/1] (1.54ns)   --->   "%add_ln712_489 = add i13 %sext_ln712_148, i13 %zext_ln42_210"   --->   Operation 1184 'add' 'add_ln712_489' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1185 [1/1] (1.54ns)   --->   "%add_ln712_515 = add i13 %sext_ln1171_66, i13 %sext_ln717_21"   --->   Operation 1185 'add' 'add_ln712_515' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1186 [1/1] (0.00ns)   --->   "%zext_ln712_192 = zext i10 %add_ln712_521"   --->   Operation 1186 'zext' 'zext_ln712_192' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1187 [1/1] (1.48ns)   --->   "%add_ln712_522 = add i12 %zext_ln712_192, i12 %sext_ln1171_157"   --->   Operation 1187 'add' 'add_ln712_522' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1188 [1/1] (1.48ns)   --->   "%add_ln712_576 = add i11 %zext_ln42_181, i11 %trunc_ln42_150"   --->   Operation 1188 'add' 'add_ln712_576' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1189 [1/1] (1.48ns)   --->   "%add_ln712_578 = add i11 %trunc_ln42_184, i11 %zext_ln42_247"   --->   Operation 1189 'add' 'add_ln712_578' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.10>
ST_21 : Operation 1190 [1/1] (0.00ns)   --->   "%p_read_105 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read18"   --->   Operation 1190 'read' 'p_read_105' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1191 [1/1] (0.00ns)   --->   "%r_V_0 = zext i8 %p_read470"   --->   Operation 1191 'zext' 'r_V_0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1192 [1/1] (0.00ns)   --->   "%shl_ln717_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read470, i2 0"   --->   Operation 1192 'bitconcatenate' 'shl_ln717_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1193 [1/1] (0.00ns)   --->   "%zext_ln717_1 = zext i10 %shl_ln717_1"   --->   Operation 1193 'zext' 'zext_ln717_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1194 [1/1] (1.54ns)   --->   "%add_ln717 = add i13 %zext_ln717, i13 %zext_ln717_1"   --->   Operation 1194 'add' 'add_ln717' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1195 [1/1] (0.00ns)   --->   "%mult_V_1 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln717, i32 3, i32 12"   --->   Operation 1195 'partselect' 'mult_V_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1196 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read470, i5 0"   --->   Operation 1196 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1197 [1/1] (0.00ns)   --->   "%zext_ln1171_7 = zext i13 %shl_ln1"   --->   Operation 1197 'zext' 'zext_ln1171_7' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1198 [1/1] (0.00ns)   --->   "%zext_ln1171_8 = zext i13 %shl_ln1"   --->   Operation 1198 'zext' 'zext_ln1171_8' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1199 [1/1] (1.53ns)   --->   "%sub_ln1171 = sub i14 0, i14 %zext_ln1171_8"   --->   Operation 1199 'sub' 'sub_ln1171' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1200 [1/1] (0.00ns)   --->   "%shl_ln1171_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read470, i7 0"   --->   Operation 1200 'bitconcatenate' 'shl_ln1171_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1201 [1/1] (0.00ns)   --->   "%zext_ln1171_9 = zext i15 %shl_ln1171_1"   --->   Operation 1201 'zext' 'zext_ln1171_9' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1202 [1/1] (1.53ns)   --->   "%sub_ln1171_2 = sub i16 %zext_ln1171_7, i16 %zext_ln1171_9"   --->   Operation 1202 'sub' 'sub_ln1171_2' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1203 [1/1] (0.00ns)   --->   "%mult_V_3 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_2, i32 3, i32 15"   --->   Operation 1203 'partselect' 'mult_V_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1204 [2/3] (2.45ns)   --->   "%mul_ln1171 = mul i15 %zext_ln1171_4, i15 32725"   --->   Operation 1204 'mul' 'mul_ln1171' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1205 [3/3] (2.45ns)   --->   "%mul_ln1171_2 = mul i16 %r_V_0, i16 65445"   --->   Operation 1205 'mul' 'mul_ln1171_2' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1206 [1/1] (0.00ns)   --->   "%sext_ln1171_6 = sext i13 %sub_ln1171_3"   --->   Operation 1206 'sext' 'sext_ln1171_6' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1207 [1/1] (0.00ns)   --->   "%shl_ln1171_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read470, i1 0"   --->   Operation 1207 'bitconcatenate' 'shl_ln1171_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1208 [1/1] (0.00ns)   --->   "%zext_ln1171_10 = zext i9 %shl_ln1171_3"   --->   Operation 1208 'zext' 'zext_ln1171_10' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1209 [1/1] (1.53ns)   --->   "%sub_ln1171_4 = sub i14 %sext_ln1171_6, i14 %zext_ln1171_10"   --->   Operation 1209 'sub' 'sub_ln1171_4' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1210 [1/1] (0.00ns)   --->   "%trunc_ln717_120 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_4, i32 3, i32 13"   --->   Operation 1210 'partselect' 'trunc_ln717_120' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1211 [1/1] (1.53ns)   --->   "%add_ln1171 = add i14 %zext_ln1171_8, i14 %zext_ln1171_10"   --->   Operation 1211 'add' 'add_ln1171' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1212 [1/1] (0.00ns)   --->   "%trunc_ln42_2 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_ln1171, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1212 'partselect' 'trunc_ln42_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1213 [1/1] (1.53ns)   --->   "%sub_ln1171_6 = sub i16 0, i16 %zext_ln1171_9"   --->   Operation 1213 'sub' 'sub_ln1171_6' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1214 [1/1] (0.00ns)   --->   "%mult_V_28 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_6, i32 3, i32 15"   --->   Operation 1214 'partselect' 'mult_V_28' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1215 [1/1] (0.00ns)   --->   "%zext_ln1171_18 = zext i8 %p_read_122"   --->   Operation 1215 'zext' 'zext_ln1171_18' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1216 [3/3] (2.45ns)   --->   "%mul_ln717_1 = mul i12 %zext_ln1171_18, i12 13"   --->   Operation 1216 'mul' 'mul_ln717_1' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1217 [1/1] (0.00ns)   --->   "%sext_ln1171_7 = sext i13 %sub_ln1171_7"   --->   Operation 1217 'sext' 'sext_ln1171_7' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1218 [1/1] (0.00ns)   --->   "%shl_ln1171_7 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_122, i1 0"   --->   Operation 1218 'bitconcatenate' 'shl_ln1171_7' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1219 [1/1] (0.00ns)   --->   "%zext_ln1171_19 = zext i9 %shl_ln1171_7"   --->   Operation 1219 'zext' 'zext_ln1171_19' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1220 [1/1] (0.00ns)   --->   "%zext_ln1171_21 = zext i9 %shl_ln1171_7"   --->   Operation 1220 'zext' 'zext_ln1171_21' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1221 [1/1] (1.53ns)   --->   "%sub_ln1171_8 = sub i14 %sext_ln1171_7, i14 %zext_ln1171_21"   --->   Operation 1221 'sub' 'sub_ln1171_8' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1222 [1/1] (0.00ns)   --->   "%trunc_ln717_125 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_8, i32 3, i32 13"   --->   Operation 1222 'partselect' 'trunc_ln717_125' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1223 [1/1] (0.00ns)   --->   "%zext_ln717_6 = zext i10 %mult_V_40"   --->   Operation 1223 'zext' 'zext_ln717_6' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1224 [1/1] (0.00ns)   --->   "%zext_ln42_11 = zext i6 %mult_V_41" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1224 'zext' 'zext_ln42_11' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1225 [3/3] (2.45ns)   --->   "%mul_ln1171_6 = mul i14 %zext_ln1171_16, i14 16361"   --->   Operation 1225 'mul' 'mul_ln1171_6' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1226 [1/1] (1.54ns)   --->   "%sub_ln1171_9 = sub i13 %zext_ln1171_19, i13 %zext_ln717_4"   --->   Operation 1226 'sub' 'sub_ln1171_9' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1227 [1/1] (0.00ns)   --->   "%trunc_ln717_127 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_9, i32 3, i32 12"   --->   Operation 1227 'partselect' 'trunc_ln717_127' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1228 [1/1] (0.00ns)   --->   "%shl_ln1171_9 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read_122, i6 0"   --->   Operation 1228 'bitconcatenate' 'shl_ln1171_9' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1229 [1/1] (0.00ns)   --->   "%zext_ln1171_23 = zext i14 %shl_ln1171_9"   --->   Operation 1229 'zext' 'zext_ln1171_23' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1230 [1/1] (1.52ns)   --->   "%sub_ln1171_11 = sub i15 0, i15 %zext_ln1171_23"   --->   Operation 1230 'sub' 'sub_ln1171_11' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1231 [1/1] (0.00ns)   --->   "%zext_ln1171_25 = zext i10 %mult_V_60"   --->   Operation 1231 'zext' 'zext_ln1171_25' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1232 [1/1] (0.00ns)   --->   "%sext_ln1171_50 = sext i11 %trunc_ln717_131"   --->   Operation 1232 'sext' 'sext_ln1171_50' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1233 [3/3] (2.45ns)   --->   "%mul_ln1171_8 = mul i14 %zext_ln1171_26, i14 55"   --->   Operation 1233 'mul' 'mul_ln1171_8' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1234 [3/3] (2.45ns)   --->   "%mul_ln1171_10 = mul i13 %zext_ln1171_27, i13 8179"   --->   Operation 1234 'mul' 'mul_ln1171_10' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1235 [1/1] (0.00ns)   --->   "%zext_ln42_20 = zext i11 %trunc_ln42_10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1235 'zext' 'zext_ln42_20' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1236 [1/1] (0.00ns)   --->   "%zext_ln1171_33 = zext i8 %p_read_120"   --->   Operation 1236 'zext' 'zext_ln1171_33' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1237 [3/3] (2.45ns)   --->   "%mul_ln717_6 = mul i12 %zext_ln1171_33, i12 13"   --->   Operation 1237 'mul' 'mul_ln717_6' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1238 [3/3] (2.45ns)   --->   "%mul_ln1171_14 = mul i14 %zext_ln1171_36, i14 37"   --->   Operation 1238 'mul' 'mul_ln1171_14' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1239 [1/1] (0.00ns)   --->   "%shl_ln1171_2 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read_120, i6 0"   --->   Operation 1239 'bitconcatenate' 'shl_ln1171_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1240 [1/1] (0.00ns)   --->   "%zext_ln1171_38 = zext i14 %shl_ln1171_2"   --->   Operation 1240 'zext' 'zext_ln1171_38' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1241 [1/1] (0.00ns)   --->   "%shl_ln1171_10 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_120, i1 0"   --->   Operation 1241 'bitconcatenate' 'shl_ln1171_10' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1242 [1/1] (0.00ns)   --->   "%zext_ln1171_39 = zext i9 %shl_ln1171_10"   --->   Operation 1242 'zext' 'zext_ln1171_39' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1243 [1/1] (0.00ns)   --->   "%zext_ln1171_40 = zext i9 %shl_ln1171_10"   --->   Operation 1243 'zext' 'zext_ln1171_40' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1244 [1/1] (1.52ns)   --->   "%sub_ln1171_17 = sub i15 %zext_ln1171_40, i15 %zext_ln1171_38"   --->   Operation 1244 'sub' 'sub_ln1171_17' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1245 [1/1] (0.00ns)   --->   "%trunc_ln717_139 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_17, i32 3, i32 14"   --->   Operation 1245 'partselect' 'trunc_ln717_139' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1246 [1/1] (0.00ns)   --->   "%shl_ln1171_12 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_120, i3 0"   --->   Operation 1246 'bitconcatenate' 'shl_ln1171_12' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1247 [1/1] (0.00ns)   --->   "%zext_ln717_8 = zext i11 %shl_ln1171_12"   --->   Operation 1247 'zext' 'zext_ln717_8' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1248 [1/1] (1.48ns)   --->   "%sub_ln717_6 = sub i12 %zext_ln717_8, i12 %zext_ln1171_33"   --->   Operation 1248 'sub' 'sub_ln717_6' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1249 [1/1] (0.00ns)   --->   "%trunc_ln717_140 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_6, i32 3, i32 11"   --->   Operation 1249 'partselect' 'trunc_ln717_140' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1250 [1/1] (0.00ns)   --->   "%shl_ln717_9 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_120, i4 0"   --->   Operation 1250 'bitconcatenate' 'shl_ln717_9' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1251 [1/1] (0.00ns)   --->   "%zext_ln717_9 = zext i12 %shl_ln717_9"   --->   Operation 1251 'zext' 'zext_ln717_9' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1252 [1/1] (1.54ns)   --->   "%add_ln717_2 = add i13 %zext_ln717_9, i13 %zext_ln1171_39"   --->   Operation 1252 'add' 'add_ln717_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1253 [1/1] (0.00ns)   --->   "%trunc_ln42_13 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln717_2, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1253 'partselect' 'trunc_ln42_13' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1254 [1/1] (0.00ns)   --->   "%zext_ln1171_45 = zext i12 %shl_ln717_9"   --->   Operation 1254 'zext' 'zext_ln1171_45' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1255 [1/1] (1.54ns)   --->   "%sub_ln1171_20 = sub i13 %zext_ln1171_39, i13 %zext_ln717_9"   --->   Operation 1255 'sub' 'sub_ln1171_20' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1256 [1/1] (0.00ns)   --->   "%trunc_ln717_142 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_20, i32 3, i32 12"   --->   Operation 1256 'partselect' 'trunc_ln717_142' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1257 [1/1] (1.52ns)   --->   "%sub_ln1171_21 = sub i15 %zext_ln1171_45, i15 %zext_ln1171_38"   --->   Operation 1257 'sub' 'sub_ln1171_21' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1258 [1/1] (0.00ns)   --->   "%trunc_ln717_143 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_21, i32 3, i32 14"   --->   Operation 1258 'partselect' 'trunc_ln717_143' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1259 [1/1] (1.52ns)   --->   "%sub_ln1171_22 = sub i15 0, i15 %zext_ln1171_38"   --->   Operation 1259 'sub' 'sub_ln1171_22' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1260 [1/1] (0.00ns)   --->   "%trunc_ln717_145 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_22, i32 3, i32 14"   --->   Operation 1260 'partselect' 'trunc_ln717_145' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1261 [1/1] (0.00ns)   --->   "%sext_ln42_19 = sext i10 %trunc_ln717_147" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1261 'sext' 'sext_ln42_19' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1262 [1/1] (0.00ns)   --->   "%sext_ln42_20 = sext i10 %trunc_ln717_148" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1262 'sext' 'sext_ln42_20' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1263 [1/1] (0.00ns)   --->   "%shl_ln1171_15 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_119, i1 0"   --->   Operation 1263 'bitconcatenate' 'shl_ln1171_15' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1264 [1/1] (0.00ns)   --->   "%zext_ln1171_54 = zext i9 %shl_ln1171_15"   --->   Operation 1264 'zext' 'zext_ln1171_54' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1265 [1/1] (0.00ns)   --->   "%zext_ln1171_55 = zext i9 %shl_ln1171_15"   --->   Operation 1265 'zext' 'zext_ln1171_55' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1266 [1/1] (1.48ns)   --->   "%sub_ln1171_25 = sub i12 %zext_ln1171_55, i12 %zext_ln1171_52"   --->   Operation 1266 'sub' 'sub_ln1171_25' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1267 [1/1] (0.00ns)   --->   "%trunc_ln717_151 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_25, i32 3, i32 11"   --->   Operation 1267 'partselect' 'trunc_ln717_151' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1268 [1/1] (0.00ns)   --->   "%sext_ln1171_10 = sext i12 %sub_ln1171_26"   --->   Operation 1268 'sext' 'sext_ln1171_10' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1269 [1/1] (1.54ns)   --->   "%sub_ln1171_27 = sub i13 %sext_ln1171_10, i13 %zext_ln1171_54"   --->   Operation 1269 'sub' 'sub_ln1171_27' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1270 [1/1] (0.00ns)   --->   "%trunc_ln717_153 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_27, i32 3, i32 12"   --->   Operation 1270 'partselect' 'trunc_ln717_153' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1271 [1/1] (0.00ns)   --->   "%zext_ln717_14 = zext i9 %mult_V_154"   --->   Operation 1271 'zext' 'zext_ln717_14' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1272 [1/1] (0.00ns)   --->   "%sext_ln1171_59 = sext i9 %trunc_ln717_155"   --->   Operation 1272 'sext' 'sext_ln1171_59' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1273 [1/1] (0.00ns)   --->   "%sext_ln717_9 = sext i11 %trunc_ln717_156"   --->   Operation 1273 'sext' 'sext_ln717_9' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1274 [1/1] (0.00ns)   --->   "%sext_ln1171_60 = sext i7 %trunc_ln717_157"   --->   Operation 1274 'sext' 'sext_ln1171_60' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1275 [1/1] (0.00ns)   --->   "%zext_ln42_39 = zext i11 %trunc_ln42_27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1275 'zext' 'zext_ln42_39' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1276 [1/1] (0.00ns)   --->   "%shl_ln717_6 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_117, i4 0"   --->   Operation 1276 'bitconcatenate' 'shl_ln717_6' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1277 [1/1] (0.00ns)   --->   "%zext_ln717_17 = zext i12 %shl_ln717_6"   --->   Operation 1277 'zext' 'zext_ln717_17' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1278 [1/1] (0.00ns)   --->   "%shl_ln717_7 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_117, i1 0"   --->   Operation 1278 'bitconcatenate' 'shl_ln717_7' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1279 [1/1] (0.00ns)   --->   "%zext_ln717_18 = zext i9 %shl_ln717_7"   --->   Operation 1279 'zext' 'zext_ln717_18' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1280 [1/1] (1.54ns)   --->   "%sub_ln717_8 = sub i13 %zext_ln717_17, i13 %zext_ln717_18"   --->   Operation 1280 'sub' 'sub_ln717_8' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1281 [1/1] (0.00ns)   --->   "%trunc_ln42_28 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_8, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1281 'partselect' 'trunc_ln42_28' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1282 [1/1] (1.54ns)   --->   "%sub_ln1171_29 = sub i13 0, i13 %zext_ln717_17"   --->   Operation 1282 'sub' 'sub_ln1171_29' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1283 [1/1] (0.00ns)   --->   "%trunc_ln717_161_cast = sext i11 %trunc_ln717_161"   --->   Operation 1283 'sext' 'trunc_ln717_161_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1284 [1/1] (0.00ns)   --->   "%sext_ln1171_12 = sext i13 %sub_ln1171_32"   --->   Operation 1284 'sext' 'sext_ln1171_12' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1285 [1/1] (1.53ns)   --->   "%sub_ln1171_33 = sub i14 %sext_ln1171_12, i14 %zext_ln1171_70"   --->   Operation 1285 'sub' 'sub_ln1171_33' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1286 [1/1] (0.00ns)   --->   "%trunc_ln717_162 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_33, i32 3, i32 13"   --->   Operation 1286 'partselect' 'trunc_ln717_162' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1287 [1/1] (0.00ns)   --->   "%shl_ln717_8 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_116, i3 0"   --->   Operation 1287 'bitconcatenate' 'shl_ln717_8' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1288 [1/1] (0.00ns)   --->   "%zext_ln717_19 = zext i11 %shl_ln717_8"   --->   Operation 1288 'zext' 'zext_ln717_19' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1289 [1/1] (0.00ns)   --->   "%shl_ln717_10 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_116, i1 0"   --->   Operation 1289 'bitconcatenate' 'shl_ln717_10' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1290 [1/1] (0.00ns)   --->   "%zext_ln717_20 = zext i9 %shl_ln717_10"   --->   Operation 1290 'zext' 'zext_ln717_20' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1291 [1/1] (1.48ns)   --->   "%sub_ln717_9 = sub i12 %zext_ln717_19, i12 %zext_ln717_20"   --->   Operation 1291 'sub' 'sub_ln717_9' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1292 [1/1] (0.00ns)   --->   "%trunc_ln717_163 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_9, i32 3, i32 11"   --->   Operation 1292 'partselect' 'trunc_ln717_163' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1293 [1/1] (0.00ns)   --->   "%zext_ln42_52 = zext i11 %trunc_ln42_37" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1293 'zext' 'zext_ln42_52' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1294 [1/1] (0.00ns)   --->   "%sext_ln1171_68 = sext i10 %trunc_ln717_170"   --->   Operation 1294 'sext' 'sext_ln1171_68' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1295 [1/1] (0.00ns)   --->   "%zext_ln42_54 = zext i8 %p_read_115" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1295 'zext' 'zext_ln42_54' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1296 [1/1] (0.00ns)   --->   "%zext_ln42_56 = zext i8 %p_read_115" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1296 'zext' 'zext_ln42_56' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1297 [1/1] (0.00ns)   --->   "%zext_ln42_57 = zext i8 %p_read_115" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1297 'zext' 'zext_ln42_57' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1298 [1/1] (0.00ns)   --->   "%zext_ln42_59 = zext i8 %p_read_115" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1298 'zext' 'zext_ln42_59' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1299 [1/1] (0.00ns)   --->   "%shl_ln717_14 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_115, i2 0"   --->   Operation 1299 'bitconcatenate' 'shl_ln717_14' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1300 [1/1] (0.00ns)   --->   "%zext_ln717_25 = zext i10 %shl_ln717_14"   --->   Operation 1300 'zext' 'zext_ln717_25' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1301 [1/1] (0.00ns)   --->   "%zext_ln717_26 = zext i10 %shl_ln717_14"   --->   Operation 1301 'zext' 'zext_ln717_26' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1302 [1/1] (1.54ns)   --->   "%add_ln717_8 = add i13 %zext_ln717_24, i13 %zext_ln717_25"   --->   Operation 1302 'add' 'add_ln717_8' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1303 [1/1] (0.00ns)   --->   "%trunc_ln42_41 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln717_8, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1303 'partselect' 'trunc_ln42_41' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1304 [1/1] (0.00ns)   --->   "%zext_ln1171_75 = zext i11 %shl_ln1171_22"   --->   Operation 1304 'zext' 'zext_ln1171_75' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1305 [1/1] (0.00ns)   --->   "%sext_ln1171_13 = sext i12 %sub_ln1171_37"   --->   Operation 1305 'sext' 'sext_ln1171_13' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1306 [1/1] (1.54ns)   --->   "%sub_ln1171_38 = sub i13 %sext_ln1171_13, i13 %zext_ln42_58"   --->   Operation 1306 'sub' 'sub_ln1171_38' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1307 [1/1] (0.00ns)   --->   "%trunc_ln717_171 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_38, i32 3, i32 12"   --->   Operation 1307 'partselect' 'trunc_ln717_171' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1308 [1/1] (0.00ns)   --->   "%shl_ln717_15 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_115, i5 0"   --->   Operation 1308 'bitconcatenate' 'shl_ln717_15' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1309 [1/1] (0.00ns)   --->   "%shl_ln717_16 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_115, i1 0"   --->   Operation 1309 'bitconcatenate' 'shl_ln717_16' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1310 [1/1] (0.00ns)   --->   "%zext_ln717_27 = zext i9 %shl_ln717_16"   --->   Operation 1310 'zext' 'zext_ln717_27' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1311 [1/1] (0.00ns)   --->   "%zext_ln717_28 = zext i9 %shl_ln717_16"   --->   Operation 1311 'zext' 'zext_ln717_28' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1312 [1/1] (1.53ns)   --->   "%sub_ln717_11 = sub i13 %shl_ln717_15, i13 %zext_ln717_27"   --->   Operation 1312 'sub' 'sub_ln717_11' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1313 [1/1] (0.00ns)   --->   "%trunc_ln42_43 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_11, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1313 'partselect' 'trunc_ln42_43' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1314 [1/1] (0.00ns)   --->   "%zext_ln42_62 = zext i9 %trunc_ln42_45" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1314 'zext' 'zext_ln42_62' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1315 [1/1] (0.00ns)   --->   "%zext_ln1171_77 = zext i13 %shl_ln717_15"   --->   Operation 1315 'zext' 'zext_ln1171_77' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1316 [1/1] (1.53ns)   --->   "%add_ln1171_4 = add i14 %zext_ln1171_77, i14 %zext_ln1171_75"   --->   Operation 1316 'add' 'add_ln1171_4' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1317 [1/1] (0.00ns)   --->   "%mult_V_266 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_ln1171_4, i32 3, i32 13"   --->   Operation 1317 'partselect' 'mult_V_266' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1318 [1/1] (1.53ns)   --->   "%add_ln1171_5 = add i14 %zext_ln1171_77, i14 %zext_ln42_57"   --->   Operation 1318 'add' 'add_ln1171_5' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1319 [1/1] (0.00ns)   --->   "%trunc_ln42_46 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_ln1171_5, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1319 'partselect' 'trunc_ln42_46' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1320 [1/1] (1.54ns)   --->   "%sub_ln717_12 = sub i13 %zext_ln717_24, i13 %zext_ln717_25"   --->   Operation 1320 'sub' 'sub_ln717_12' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1321 [1/1] (0.00ns)   --->   "%trunc_ln42_47 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_12, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1321 'partselect' 'trunc_ln42_47' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1322 [1/1] (1.30ns)   --->   "%sub_ln1171_39 = sub i9 0, i9 %zext_ln42_56"   --->   Operation 1322 'sub' 'sub_ln1171_39' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1323 [1/1] (0.00ns)   --->   "%trunc_ln717_172 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %sub_ln1171_39, i32 3, i32 8"   --->   Operation 1323 'partselect' 'trunc_ln717_172' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1324 [1/1] (0.00ns)   --->   "%sext_ln717_13 = sext i6 %trunc_ln717_172"   --->   Operation 1324 'sext' 'sext_ln717_13' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1325 [1/1] (1.48ns)   --->   "%add_ln717_9 = add i12 %zext_ln1171_76, i12 %zext_ln717_28"   --->   Operation 1325 'add' 'add_ln717_9' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1326 [1/1] (0.00ns)   --->   "%trunc_ln42_48 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717_9, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1326 'partselect' 'trunc_ln42_48' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1327 [1/1] (1.41ns)   --->   "%sub_ln717_13 = sub i11 %zext_ln717_26, i11 %zext_ln42_59"   --->   Operation 1327 'sub' 'sub_ln717_13' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1328 [1/1] (0.00ns)   --->   "%trunc_ln717_173 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln717_13, i32 3, i32 10"   --->   Operation 1328 'partselect' 'trunc_ln717_173' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1329 [1/1] (0.00ns)   --->   "%sext_ln42_24 = sext i8 %trunc_ln717_173" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1329 'sext' 'sext_ln42_24' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1330 [1/1] (0.00ns)   --->   "%zext_ln42_75 = zext i10 %sext_ln42_24" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1330 'zext' 'zext_ln42_75' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1331 [1/1] (1.41ns)   --->   "%add_ln717_10 = add i11 %zext_ln717_26, i11 %zext_ln42_59"   --->   Operation 1331 'add' 'add_ln717_10' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1332 [1/1] (0.00ns)   --->   "%mult_V_275 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %add_ln717_10, i32 3, i32 10"   --->   Operation 1332 'partselect' 'mult_V_275' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1333 [1/1] (0.00ns)   --->   "%sext_ln1171_69 = sext i9 %trunc_ln717_174"   --->   Operation 1333 'sext' 'sext_ln1171_69' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1334 [1/1] (0.00ns)   --->   "%sext_ln1171_14 = sext i13 %sub_ln1171_40"   --->   Operation 1334 'sext' 'sext_ln1171_14' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1335 [1/1] (1.53ns)   --->   "%sub_ln1171_41 = sub i14 %sext_ln1171_14, i14 %zext_ln42_57"   --->   Operation 1335 'sub' 'sub_ln1171_41' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1336 [1/1] (0.00ns)   --->   "%trunc_ln717_175 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_41, i32 3, i32 13"   --->   Operation 1336 'partselect' 'trunc_ln717_175' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1337 [1/1] (1.41ns)   --->   "%sub_ln1171_170 = sub i11 %zext_ln42_59, i11 %zext_ln717_26"   --->   Operation 1337 'sub' 'sub_ln1171_170' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1338 [1/1] (0.00ns)   --->   "%trunc_ln717_177 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_170, i32 3, i32 10"   --->   Operation 1338 'partselect' 'trunc_ln717_177' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1339 [1/1] (1.48ns)   --->   "%sub_ln1171_42 = sub i12 %zext_ln717_28, i12 %zext_ln1171_76"   --->   Operation 1339 'sub' 'sub_ln1171_42' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1340 [1/1] (0.00ns)   --->   "%trunc_ln717_178 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_42, i32 3, i32 11"   --->   Operation 1340 'partselect' 'trunc_ln717_178' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1341 [1/1] (0.00ns)   --->   "%sext_ln717_14 = sext i9 %trunc_ln717_178"   --->   Operation 1341 'sext' 'sext_ln717_14' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1342 [1/1] (1.53ns)   --->   "%sub_ln717_14 = sub i13 %shl_ln717_15, i13 %zext_ln717_25"   --->   Operation 1342 'sub' 'sub_ln717_14' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1343 [1/1] (0.00ns)   --->   "%trunc_ln42_49 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_14, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1343 'partselect' 'trunc_ln42_49' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1344 [1/1] (0.00ns)   --->   "%zext_ln717_31 = zext i8 %p_read_114"   --->   Operation 1344 'zext' 'zext_ln717_31' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1345 [1/1] (0.00ns)   --->   "%shl_ln717_17 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_114, i5 0"   --->   Operation 1345 'bitconcatenate' 'shl_ln717_17' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1346 [1/1] (0.00ns)   --->   "%shl_ln717_18 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_114, i2 0"   --->   Operation 1346 'bitconcatenate' 'shl_ln717_18' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1347 [1/1] (0.00ns)   --->   "%zext_ln717_32 = zext i10 %shl_ln717_18"   --->   Operation 1347 'zext' 'zext_ln717_32' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1348 [1/1] (0.00ns)   --->   "%zext_ln717_33 = zext i10 %shl_ln717_18"   --->   Operation 1348 'zext' 'zext_ln717_33' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1349 [1/1] (1.53ns)   --->   "%sub_ln717_15 = sub i13 %shl_ln717_17, i13 %zext_ln717_32"   --->   Operation 1349 'sub' 'sub_ln717_15' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1350 [1/1] (0.00ns)   --->   "%trunc_ln42_51 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_15, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1350 'partselect' 'trunc_ln42_51' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1351 [1/1] (0.00ns)   --->   "%shl_ln717_20 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_114, i3 0"   --->   Operation 1351 'bitconcatenate' 'shl_ln717_20' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1352 [1/1] (0.00ns)   --->   "%zext_ln717_35 = zext i11 %shl_ln717_20"   --->   Operation 1352 'zext' 'zext_ln717_35' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1353 [1/1] (0.00ns)   --->   "%shl_ln717_21 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_114, i1 0"   --->   Operation 1353 'bitconcatenate' 'shl_ln717_21' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1354 [1/1] (0.00ns)   --->   "%zext_ln717_36 = zext i9 %shl_ln717_21"   --->   Operation 1354 'zext' 'zext_ln717_36' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1355 [1/1] (1.48ns)   --->   "%add_ln717_12 = add i12 %zext_ln717_35, i12 %zext_ln717_36"   --->   Operation 1355 'add' 'add_ln717_12' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1356 [1/1] (0.00ns)   --->   "%trunc_ln42_53 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717_12, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1356 'partselect' 'trunc_ln42_53' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1357 [1/1] (0.00ns)   --->   "%zext_ln1171_82 = zext i13 %shl_ln717_17"   --->   Operation 1357 'zext' 'zext_ln1171_82' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1358 [1/1] (0.00ns)   --->   "%zext_ln1171_83 = zext i10 %shl_ln717_18"   --->   Operation 1358 'zext' 'zext_ln1171_83' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1359 [1/1] (1.53ns)   --->   "%sub_ln1171_44 = sub i14 %zext_ln1171_83, i14 %zext_ln1171_82"   --->   Operation 1359 'sub' 'sub_ln1171_44' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1360 [1/1] (0.00ns)   --->   "%trunc_ln717_182 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_44, i32 3, i32 13"   --->   Operation 1360 'partselect' 'trunc_ln717_182' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1361 [1/1] (0.00ns)   --->   "%zext_ln1171_84 = zext i9 %shl_ln717_21"   --->   Operation 1361 'zext' 'zext_ln1171_84' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1362 [1/1] (1.54ns)   --->   "%sub_ln1171_45 = sub i13 %zext_ln1171_84, i13 %zext_ln717_34"   --->   Operation 1362 'sub' 'sub_ln1171_45' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1363 [1/1] (0.00ns)   --->   "%trunc_ln717_183 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_45, i32 3, i32 12"   --->   Operation 1363 'partselect' 'trunc_ln717_183' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1364 [1/1] (0.00ns)   --->   "%sext_ln717_18 = sext i11 %trunc_ln717_184"   --->   Operation 1364 'sext' 'sext_ln717_18' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1365 [1/1] (1.41ns)   --->   "%sub_ln717_17 = sub i11 %zext_ln717_33, i11 %zext_ln717_31"   --->   Operation 1365 'sub' 'sub_ln717_17' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1366 [1/1] (0.00ns)   --->   "%trunc_ln717_185 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln717_17, i32 3, i32 10"   --->   Operation 1366 'partselect' 'trunc_ln717_185' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1367 [1/1] (0.00ns)   --->   "%sext_ln1171_15 = sext i13 %sub_ln1171_46"   --->   Operation 1367 'sext' 'sext_ln1171_15' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1368 [1/1] (1.53ns)   --->   "%sub_ln1171_47 = sub i14 %sext_ln1171_15, i14 %zext_ln1171_83"   --->   Operation 1368 'sub' 'sub_ln1171_47' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1369 [1/1] (0.00ns)   --->   "%trunc_ln717_186 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_47, i32 3, i32 13"   --->   Operation 1369 'partselect' 'trunc_ln717_186' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1370 [1/1] (0.00ns)   --->   "%sext_ln1171_78 = sext i10 %trunc_ln717_187"   --->   Operation 1370 'sext' 'sext_ln1171_78' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1371 [1/1] (1.53ns)   --->   "%sub_ln1171_48 = sub i14 0, i14 %zext_ln1171_90"   --->   Operation 1371 'sub' 'sub_ln1171_48' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1372 [1/1] (0.00ns)   --->   "%sext_ln42_26 = sext i10 %trunc_ln717_189" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1372 'sext' 'sext_ln42_26' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1373 [1/1] (0.00ns)   --->   "%sext_ln1171_80 = sext i10 %trunc_ln717_189"   --->   Operation 1373 'sext' 'sext_ln1171_80' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1374 [1/1] (0.00ns)   --->   "%sext_ln1171_81 = sext i11 %trunc_ln717_191"   --->   Operation 1374 'sext' 'sext_ln1171_81' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1375 [1/1] (0.00ns)   --->   "%zext_ln42_78 = zext i10 %trunc_ln42_60" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1375 'zext' 'zext_ln42_78' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1376 [1/1] (0.00ns)   --->   "%zext_ln42_80 = zext i9 %trunc_ln42_61" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1376 'zext' 'zext_ln42_80' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1377 [1/1] (0.00ns)   --->   "%zext_ln42_81 = zext i8 %mult_V_338" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1377 'zext' 'zext_ln42_81' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1378 [1/1] (0.00ns)   --->   "%zext_ln1171_97 = zext i8 %p_read_112"   --->   Operation 1378 'zext' 'zext_ln1171_97' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1379 [1/1] (0.00ns)   --->   "%zext_ln717_43 = zext i8 %p_read_112"   --->   Operation 1379 'zext' 'zext_ln717_43' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1380 [1/1] (0.00ns)   --->   "%sext_ln1171_18 = sext i14 %sub_ln1171_54"   --->   Operation 1380 'sext' 'sext_ln1171_18' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1381 [1/1] (0.00ns)   --->   "%zext_ln1171_101 = zext i9 %shl_ln1171_28"   --->   Operation 1381 'zext' 'zext_ln1171_101' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1382 [1/1] (1.52ns)   --->   "%sub_ln1171_55 = sub i15 %sext_ln1171_18, i15 %zext_ln1171_101"   --->   Operation 1382 'sub' 'sub_ln1171_55' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1383 [1/1] (0.00ns)   --->   "%trunc_ln717_197 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_55, i32 3, i32 14"   --->   Operation 1383 'partselect' 'trunc_ln717_197' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1384 [1/1] (0.00ns)   --->   "%mult_V_388 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_112, i2 0"   --->   Operation 1384 'bitconcatenate' 'mult_V_388' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1385 [1/1] (0.00ns)   --->   "%zext_ln717_45 = zext i10 %mult_V_388"   --->   Operation 1385 'zext' 'zext_ln717_45' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1386 [1/1] (0.00ns)   --->   "%zext_ln1171_102 = zext i10 %mult_V_388"   --->   Operation 1386 'zext' 'zext_ln1171_102' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1387 [1/1] (1.53ns)   --->   "%sub_ln1171_57 = sub i14 %sext_ln1171_19, i14 %zext_ln1171_102"   --->   Operation 1387 'sub' 'sub_ln1171_57' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1388 [1/1] (0.00ns)   --->   "%trunc_ln717_199 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_57, i32 3, i32 13"   --->   Operation 1388 'partselect' 'trunc_ln717_199' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1389 [1/1] (1.41ns)   --->   "%add_ln717_16 = add i11 %zext_ln717_45, i11 %zext_ln717_43"   --->   Operation 1389 'add' 'add_ln717_16' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1390 [1/1] (0.00ns)   --->   "%mult_V_393 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %add_ln717_16, i32 3, i32 10"   --->   Operation 1390 'partselect' 'mult_V_393' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1391 [1/1] (0.00ns)   --->   "%zext_ln717_46 = zext i8 %mult_V_393"   --->   Operation 1391 'zext' 'zext_ln717_46' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1392 [1/1] (0.00ns)   --->   "%sext_ln1171_87 = sext i11 %trunc_ln717_201"   --->   Operation 1392 'sext' 'sext_ln1171_87' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1393 [1/1] (0.00ns)   --->   "%sext_ln717_23 = sext i10 %trunc_ln717_202"   --->   Operation 1393 'sext' 'sext_ln717_23' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1394 [1/1] (1.41ns)   --->   "%sub_ln717_21 = sub i11 %zext_ln717_45, i11 %zext_ln717_43"   --->   Operation 1394 'sub' 'sub_ln717_21' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1395 [1/1] (0.00ns)   --->   "%trunc_ln717_203 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln717_21, i32 3, i32 10"   --->   Operation 1395 'partselect' 'trunc_ln717_203' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1396 [1/1] (0.00ns)   --->   "%sext_ln42_28 = sext i8 %trunc_ln717_203" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1396 'sext' 'sext_ln42_28' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1397 [1/1] (0.00ns)   --->   "%zext_ln42_121 = zext i10 %sext_ln42_28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1397 'zext' 'zext_ln42_121' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1398 [1/1] (0.00ns)   --->   "%zext_ln42_88 = zext i10 %trunc_ln42_67" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1398 'zext' 'zext_ln42_88' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1399 [1/1] (1.30ns)   --->   "%sub_ln1171_60 = sub i9 0, i9 %zext_ln1171_97"   --->   Operation 1399 'sub' 'sub_ln1171_60' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1400 [1/1] (0.00ns)   --->   "%trunc_ln717_204 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %sub_ln1171_60, i32 3, i32 8"   --->   Operation 1400 'partselect' 'trunc_ln717_204' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1401 [1/1] (0.00ns)   --->   "%sext_ln717_24 = sext i6 %trunc_ln717_204"   --->   Operation 1401 'sext' 'sext_ln717_24' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1402 [1/1] (0.00ns)   --->   "%zext_ln42_89 = zext i9 %trunc_ln42_68" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1402 'zext' 'zext_ln42_89' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1403 [1/1] (0.00ns)   --->   "%zext_ln42_90 = zext i8 %p_read_111" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1403 'zext' 'zext_ln42_90' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1404 [1/1] (0.00ns)   --->   "%zext_ln42_91 = zext i8 %p_read_111" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1404 'zext' 'zext_ln42_91' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1405 [1/1] (0.00ns)   --->   "%zext_ln42_92 = zext i8 %p_read_111" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1405 'zext' 'zext_ln42_92' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1406 [1/1] (0.00ns)   --->   "%shl_ln717_24 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_111, i3 0"   --->   Operation 1406 'bitconcatenate' 'shl_ln717_24' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1407 [1/1] (0.00ns)   --->   "%zext_ln717_48 = zext i11 %shl_ln717_24"   --->   Operation 1407 'zext' 'zext_ln717_48' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1408 [1/1] (1.48ns)   --->   "%add_ln717_17 = add i12 %zext_ln717_48, i12 %zext_ln42_91"   --->   Operation 1408 'add' 'add_ln717_17' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1409 [1/1] (0.00ns)   --->   "%trunc_ln42_70 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717_17, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1409 'partselect' 'trunc_ln42_70' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1410 [1/1] (0.00ns)   --->   "%zext_ln42_97 = zext i9 %trunc_ln42_70" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1410 'zext' 'zext_ln42_97' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1411 [1/1] (0.00ns)   --->   "%zext_ln42_98 = zext i10 %trunc_ln42_71" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1411 'zext' 'zext_ln42_98' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1412 [1/1] (1.48ns)   --->   "%sub_ln717_23 = sub i12 %zext_ln717_48, i12 %zext_ln42_91"   --->   Operation 1412 'sub' 'sub_ln717_23' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1413 [1/1] (0.00ns)   --->   "%mult_V_421 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_23, i32 3, i32 11"   --->   Operation 1413 'partselect' 'mult_V_421' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1414 [1/1] (0.00ns)   --->   "%shl_ln717_25 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_111, i5 0"   --->   Operation 1414 'bitconcatenate' 'shl_ln717_25' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1415 [1/1] (0.00ns)   --->   "%shl_ln717_26 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_111, i2 0"   --->   Operation 1415 'bitconcatenate' 'shl_ln717_26' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1416 [1/1] (0.00ns)   --->   "%zext_ln717_50 = zext i10 %shl_ln717_26"   --->   Operation 1416 'zext' 'zext_ln717_50' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1417 [1/1] (1.53ns)   --->   "%sub_ln717_24 = sub i13 %shl_ln717_25, i13 %zext_ln717_50"   --->   Operation 1417 'sub' 'sub_ln717_24' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1418 [1/1] (0.00ns)   --->   "%trunc_ln42_73 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_24, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1418 'partselect' 'trunc_ln42_73' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1419 [1/1] (0.00ns)   --->   "%zext_ln1171_103 = zext i13 %shl_ln717_25"   --->   Operation 1419 'zext' 'zext_ln1171_103' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1420 [1/1] (1.53ns)   --->   "%add_ln1171_8 = add i14 %zext_ln1171_103, i14 %zext_ln42_92"   --->   Operation 1420 'add' 'add_ln1171_8' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1421 [1/1] (0.00ns)   --->   "%trunc_ln42_74 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_ln1171_8, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1421 'partselect' 'trunc_ln42_74' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1422 [1/1] (0.00ns)   --->   "%zext_ln1171_104 = zext i10 %shl_ln717_26"   --->   Operation 1422 'zext' 'zext_ln1171_104' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1423 [1/1] (1.41ns)   --->   "%sub_ln1171_61 = sub i11 0, i11 %zext_ln1171_104"   --->   Operation 1423 'sub' 'sub_ln1171_61' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1424 [1/1] (0.00ns)   --->   "%sext_ln1171_20 = sext i11 %sub_ln1171_61"   --->   Operation 1424 'sext' 'sext_ln1171_20' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1425 [1/1] (1.48ns)   --->   "%sub_ln1171_62 = sub i12 %sext_ln1171_20, i12 %zext_ln42_91"   --->   Operation 1425 'sub' 'sub_ln1171_62' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1426 [1/1] (0.00ns)   --->   "%trunc_ln717_207 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_62, i32 3, i32 11"   --->   Operation 1426 'partselect' 'trunc_ln717_207' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1427 [1/1] (0.00ns)   --->   "%zext_ln717_53 = zext i9 %mult_V_446"   --->   Operation 1427 'zext' 'zext_ln717_53' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1428 [1/1] (1.48ns)   --->   "%add_ln717_18 = add i12 %zext_ln717_48, i12 %zext_ln717_53"   --->   Operation 1428 'add' 'add_ln717_18' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1429 [1/1] (0.00ns)   --->   "%trunc_ln42_76 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717_18, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1429 'partselect' 'trunc_ln42_76' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1430 [1/1] (0.00ns)   --->   "%sext_ln1171_21 = sext i13 %sub_ln1171_63"   --->   Operation 1430 'sext' 'sext_ln1171_21' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1431 [1/1] (1.53ns)   --->   "%sub_ln1171_64 = sub i14 %sext_ln1171_21, i14 %zext_ln42_92"   --->   Operation 1431 'sub' 'sub_ln1171_64' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1432 [1/1] (0.00ns)   --->   "%trunc_ln717_208 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_64, i32 3, i32 13"   --->   Operation 1432 'partselect' 'trunc_ln717_208' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1433 [1/1] (0.00ns)   --->   "%zext_ln1171_112 = zext i9 %shl_ln1171_30"   --->   Operation 1433 'zext' 'zext_ln1171_112' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1434 [1/1] (0.00ns)   --->   "%sext_ln1171_92 = sext i6 %trunc_ln717_212"   --->   Operation 1434 'sext' 'sext_ln1171_92' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1435 [1/1] (0.00ns)   --->   "%sext_ln1171_94 = sext i11 %trunc_ln717_214"   --->   Operation 1435 'sext' 'sext_ln1171_94' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1436 [1/1] (0.00ns)   --->   "%sext_ln1171_22 = sext i12 %sub_ln1171_69"   --->   Operation 1436 'sext' 'sext_ln1171_22' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1437 [1/1] (1.54ns)   --->   "%sub_ln1171_70 = sub i13 %sext_ln1171_22, i13 %zext_ln1171_108"   --->   Operation 1437 'sub' 'sub_ln1171_70' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1438 [1/1] (0.00ns)   --->   "%trunc_ln717_216 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_70, i32 3, i32 12"   --->   Operation 1438 'partselect' 'trunc_ln717_216' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1439 [1/1] (0.00ns)   --->   "%sext_ln717_28 = sext i10 %trunc_ln717_217"   --->   Operation 1439 'sext' 'sext_ln717_28' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1440 [1/1] (0.00ns)   --->   "%zext_ln42_112 = zext i10 %trunc_ln42_83" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1440 'zext' 'zext_ln42_112' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1441 [1/1] (0.00ns)   --->   "%sext_ln1171_96 = sext i10 %trunc_ln717_218"   --->   Operation 1441 'sext' 'sext_ln1171_96' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1442 [1/1] (0.00ns)   --->   "%sext_ln1171_23 = sext i14 %sub_ln1171_72"   --->   Operation 1442 'sext' 'sext_ln1171_23' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1443 [1/1] (1.52ns)   --->   "%sub_ln1171_73 = sub i15 %sext_ln1171_23, i15 %zext_ln1171_112"   --->   Operation 1443 'sub' 'sub_ln1171_73' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1444 [1/1] (0.00ns)   --->   "%trunc_ln717_219 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_73, i32 3, i32 14"   --->   Operation 1444 'partselect' 'trunc_ln717_219' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1445 [1/1] (0.00ns)   --->   "%sext_ln1171_98 = sext i11 %trunc_ln717_222"   --->   Operation 1445 'sext' 'sext_ln1171_98' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1446 [1/1] (0.00ns)   --->   "%zext_ln1171_120 = zext i8 %p_read_109"   --->   Operation 1446 'zext' 'zext_ln1171_120' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1447 [1/1] (0.00ns)   --->   "%shl_ln1171_33 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_109, i4 0"   --->   Operation 1447 'bitconcatenate' 'shl_ln1171_33' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1448 [1/1] (0.00ns)   --->   "%zext_ln1171_122 = zext i12 %shl_ln1171_33"   --->   Operation 1448 'zext' 'zext_ln1171_122' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1449 [1/1] (0.00ns)   --->   "%shl_ln1171_34 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_109, i2 0"   --->   Operation 1449 'bitconcatenate' 'shl_ln1171_34' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1450 [1/1] (0.00ns)   --->   "%zext_ln1171_123 = zext i10 %shl_ln1171_34"   --->   Operation 1450 'zext' 'zext_ln1171_123' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1451 [1/1] (0.00ns)   --->   "%zext_ln1171_124 = zext i10 %shl_ln1171_34"   --->   Operation 1451 'zext' 'zext_ln1171_124' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1452 [1/1] (0.00ns)   --->   "%zext_ln1171_125 = zext i10 %shl_ln1171_34"   --->   Operation 1452 'zext' 'zext_ln1171_125' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1453 [1/1] (1.54ns)   --->   "%sub_ln1171_74 = sub i13 %zext_ln1171_125, i13 %zext_ln1171_122"   --->   Operation 1453 'sub' 'sub_ln1171_74' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1454 [1/1] (0.00ns)   --->   "%trunc_ln717_223 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_74, i32 3, i32 12"   --->   Operation 1454 'partselect' 'trunc_ln717_223' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1455 [1/1] (0.00ns)   --->   "%sext_ln1171_100 = sext i9 %trunc_ln717_224"   --->   Operation 1455 'sext' 'sext_ln1171_100' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1456 [1/1] (1.54ns)   --->   "%add_ln717_20 = add i13 %zext_ln1171_122, i13 %zext_ln1171_125"   --->   Operation 1456 'add' 'add_ln717_20' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1457 [1/1] (0.00ns)   --->   "%trunc_ln42_89 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln717_20, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1457 'partselect' 'trunc_ln42_89' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1458 [1/1] (0.00ns)   --->   "%zext_ln42_120 = zext i10 %trunc_ln42_90" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1458 'zext' 'zext_ln42_120' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1459 [1/1] (1.41ns)   --->   "%sub_ln717_27 = sub i11 %zext_ln1171_124, i11 %zext_ln1171_120"   --->   Operation 1459 'sub' 'sub_ln717_27' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1460 [1/1] (0.00ns)   --->   "%trunc_ln717_225 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln717_27, i32 3, i32 10"   --->   Operation 1460 'partselect' 'trunc_ln717_225' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1461 [1/1] (0.00ns)   --->   "%shl_ln1171_37 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read_109, i7 0"   --->   Operation 1461 'bitconcatenate' 'shl_ln1171_37' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1462 [1/1] (0.00ns)   --->   "%zext_ln1171_128 = zext i15 %shl_ln1171_37"   --->   Operation 1462 'zext' 'zext_ln1171_128' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1463 [1/1] (1.53ns)   --->   "%sub_ln1171_76 = sub i16 %zext_ln1171_123, i16 %zext_ln1171_128"   --->   Operation 1463 'sub' 'sub_ln1171_76' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1464 [1/1] (0.00ns)   --->   "%mult_V_503 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_76, i32 3, i32 15"   --->   Operation 1464 'partselect' 'mult_V_503' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1465 [1/1] (1.41ns)   --->   "%sub_ln1171_77 = sub i11 0, i11 %zext_ln1171_124"   --->   Operation 1465 'sub' 'sub_ln1171_77' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1466 [1/1] (0.00ns)   --->   "%trunc_ln717_227 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_77, i32 3, i32 10"   --->   Operation 1466 'partselect' 'trunc_ln717_227' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1467 [1/1] (0.00ns)   --->   "%trunc_ln717_227_cast = sext i8 %trunc_ln717_227"   --->   Operation 1467 'sext' 'trunc_ln717_227_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1468 [1/1] (0.00ns)   --->   "%zext_ln42_126 = zext i8 %p_read_108" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1468 'zext' 'zext_ln42_126' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1469 [1/1] (0.00ns)   --->   "%sext_ln1171_24 = sext i14 %sub_ln1171_78"   --->   Operation 1469 'sext' 'sext_ln1171_24' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1470 [1/1] (0.00ns)   --->   "%shl_ln1171_39 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_108, i1 0"   --->   Operation 1470 'bitconcatenate' 'shl_ln1171_39' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1471 [1/1] (0.00ns)   --->   "%zext_ln1171_130 = zext i9 %shl_ln1171_39"   --->   Operation 1471 'zext' 'zext_ln1171_130' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1472 [1/1] (0.00ns)   --->   "%zext_ln1171_131 = zext i9 %shl_ln1171_39"   --->   Operation 1472 'zext' 'zext_ln1171_131' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1473 [1/1] (0.00ns)   --->   "%zext_ln1171_132 = zext i9 %shl_ln1171_39"   --->   Operation 1473 'zext' 'zext_ln1171_132' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1474 [1/1] (1.52ns)   --->   "%sub_ln1171_79 = sub i15 %sext_ln1171_24, i15 %zext_ln1171_132"   --->   Operation 1474 'sub' 'sub_ln1171_79' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1475 [1/1] (0.00ns)   --->   "%trunc_ln717_228 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_79, i32 3, i32 14"   --->   Operation 1475 'partselect' 'trunc_ln717_228' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1476 [1/1] (0.00ns)   --->   "%shl_ln717_28 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_108, i3 0"   --->   Operation 1476 'bitconcatenate' 'shl_ln717_28' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1477 [1/1] (0.00ns)   --->   "%zext_ln717_55 = zext i11 %shl_ln717_28"   --->   Operation 1477 'zext' 'zext_ln717_55' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1478 [1/1] (0.00ns)   --->   "%zext_ln717_56 = zext i11 %shl_ln717_28"   --->   Operation 1478 'zext' 'zext_ln717_56' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1479 [1/1] (0.00ns)   --->   "%zext_ln717_57 = zext i9 %shl_ln1171_39"   --->   Operation 1479 'zext' 'zext_ln717_57' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1480 [1/1] (1.48ns)   --->   "%add_ln717_21 = add i12 %zext_ln717_56, i12 %zext_ln717_57"   --->   Operation 1480 'add' 'add_ln717_21' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1481 [1/1] (0.00ns)   --->   "%trunc_ln42_94 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717_21, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1481 'partselect' 'trunc_ln42_94' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1482 [1/1] (0.00ns)   --->   "%zext_ln42_129 = zext i10 %trunc_ln42_95" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1482 'zext' 'zext_ln42_129' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1483 [1/1] (0.00ns)   --->   "%shl_ln1171_40 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_108, i2 0"   --->   Operation 1483 'bitconcatenate' 'shl_ln1171_40' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1484 [1/1] (0.00ns)   --->   "%zext_ln1171_133 = zext i10 %shl_ln1171_40"   --->   Operation 1484 'zext' 'zext_ln1171_133' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1485 [1/1] (1.41ns)   --->   "%sub_ln1171_80 = sub i11 0, i11 %zext_ln1171_133"   --->   Operation 1485 'sub' 'sub_ln1171_80' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1486 [1/1] (0.00ns)   --->   "%trunc_ln717_229 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_80, i32 3, i32 10"   --->   Operation 1486 'partselect' 'trunc_ln717_229' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1487 [1/1] (0.00ns)   --->   "%sext_ln1171_25 = sext i13 %sub_ln1171_81"   --->   Operation 1487 'sext' 'sext_ln1171_25' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1488 [1/1] (1.53ns)   --->   "%sub_ln1171_82 = sub i14 %sext_ln1171_25, i14 %zext_ln42_124"   --->   Operation 1488 'sub' 'sub_ln1171_82' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1489 [1/1] (0.00ns)   --->   "%trunc_ln717_230 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_82, i32 3, i32 13"   --->   Operation 1489 'partselect' 'trunc_ln717_230' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1490 [1/1] (0.00ns)   --->   "%zext_ln42_131 = zext i7 %mult_V_519" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1490 'zext' 'zext_ln42_131' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1491 [1/1] (0.00ns)   --->   "%sext_ln1171_103 = sext i11 %trunc_ln717_231"   --->   Operation 1491 'sext' 'sext_ln1171_103' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1492 [1/1] (1.36ns)   --->   "%sub_ln1171_83 = sub i10 0, i10 %zext_ln1171_131"   --->   Operation 1492 'sub' 'sub_ln1171_83' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1493 [1/1] (0.00ns)   --->   "%trunc_ln717_232 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %sub_ln1171_83, i32 3, i32 9"   --->   Operation 1493 'partselect' 'trunc_ln717_232' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1494 [1/1] (0.00ns)   --->   "%sext_ln1171_104 = sext i7 %trunc_ln717_232"   --->   Operation 1494 'sext' 'sext_ln1171_104' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1495 [1/1] (1.30ns)   --->   "%sub_ln1171_84 = sub i9 0, i9 %zext_ln42_126"   --->   Operation 1495 'sub' 'sub_ln1171_84' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1496 [1/1] (0.00ns)   --->   "%trunc_ln717_233 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %sub_ln1171_84, i32 3, i32 8"   --->   Operation 1496 'partselect' 'trunc_ln717_233' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1497 [1/1] (0.00ns)   --->   "%sext_ln717_34 = sext i10 %trunc_ln717_236"   --->   Operation 1497 'sext' 'sext_ln717_34' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1498 [1/1] (1.53ns)   --->   "%sub_ln717_29 = sub i13 %shl_ln1171_38, i13 %zext_ln717_55"   --->   Operation 1498 'sub' 'sub_ln717_29' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1499 [1/1] (0.00ns)   --->   "%trunc_ln42_101 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_29, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1499 'partselect' 'trunc_ln42_101' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1500 [1/1] (1.53ns)   --->   "%sub_ln1171_85 = sub i14 %sext_ln1171_25, i14 %zext_ln1171_130"   --->   Operation 1500 'sub' 'sub_ln1171_85' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1501 [1/1] (0.00ns)   --->   "%trunc_ln717_237 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_85, i32 3, i32 13"   --->   Operation 1501 'partselect' 'trunc_ln717_237' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1502 [1/1] (0.00ns)   --->   "%mult_V_551_0 = zext i8 %p_read_107"   --->   Operation 1502 'zext' 'mult_V_551_0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1503 [1/1] (0.00ns)   --->   "%zext_ln1171_139 = zext i8 %p_read_107"   --->   Operation 1503 'zext' 'zext_ln1171_139' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1504 [1/1] (1.30ns)   --->   "%sub_ln1171_86 = sub i9 0, i9 %zext_ln1171_139"   --->   Operation 1504 'sub' 'sub_ln1171_86' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1505 [1/1] (0.00ns)   --->   "%trunc_ln717_238 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %sub_ln1171_86, i32 3, i32 8"   --->   Operation 1505 'partselect' 'trunc_ln717_238' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1506 [1/1] (0.00ns)   --->   "%zext_ln717_60 = zext i8 %p_read_107"   --->   Operation 1506 'zext' 'zext_ln717_60' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1507 [1/1] (0.00ns)   --->   "%zext_ln42_137 = zext i10 %trunc_ln42_103" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1507 'zext' 'zext_ln42_137' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1508 [1/1] (0.00ns)   --->   "%mult_V_560 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_107, i2 0"   --->   Operation 1508 'bitconcatenate' 'mult_V_560' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1509 [1/1] (0.00ns)   --->   "%zext_ln717_63 = zext i10 %mult_V_560"   --->   Operation 1509 'zext' 'zext_ln717_63' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1510 [1/1] (1.41ns)   --->   "%sub_ln717_30 = sub i11 %zext_ln717_63, i11 %zext_ln717_60"   --->   Operation 1510 'sub' 'sub_ln717_30' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1511 [1/1] (0.00ns)   --->   "%trunc_ln717_240 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln717_30, i32 3, i32 10"   --->   Operation 1511 'partselect' 'trunc_ln717_240' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1512 [1/1] (0.00ns)   --->   "%sext_ln1171_26 = sext i13 %sub_ln1171_87"   --->   Operation 1512 'sext' 'sext_ln1171_26' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1513 [1/1] (0.00ns)   --->   "%zext_ln1171_140 = zext i10 %mult_V_560"   --->   Operation 1513 'zext' 'zext_ln1171_140' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1514 [1/1] (0.00ns)   --->   "%zext_ln1171_141 = zext i10 %mult_V_560"   --->   Operation 1514 'zext' 'zext_ln1171_141' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1515 [1/1] (1.53ns)   --->   "%sub_ln1171_88 = sub i14 %sext_ln1171_26, i14 %zext_ln1171_141"   --->   Operation 1515 'sub' 'sub_ln1171_88' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1516 [1/1] (0.00ns)   --->   "%trunc_ln717_241 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_88, i32 3, i32 13"   --->   Operation 1516 'partselect' 'trunc_ln717_241' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1517 [1/1] (0.00ns)   --->   "%shl_ln1171_41 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read_107, i7 0"   --->   Operation 1517 'bitconcatenate' 'shl_ln1171_41' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1518 [1/1] (0.00ns)   --->   "%zext_ln1171_142 = zext i15 %shl_ln1171_41"   --->   Operation 1518 'zext' 'zext_ln1171_142' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1519 [1/1] (1.53ns)   --->   "%sub_ln1171_89 = sub i16 %zext_ln1171_142, i16 %mult_V_551_0"   --->   Operation 1519 'sub' 'sub_ln1171_89' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1520 [1/1] (0.00ns)   --->   "%trunc_ln42_105 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_89, i32 3, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1520 'partselect' 'trunc_ln42_105' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1521 [1/1] (1.54ns)   --->   "%sub_ln1171_90 = sub i13 %zext_ln1171_140, i13 %zext_ln717_61"   --->   Operation 1521 'sub' 'sub_ln1171_90' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1522 [1/1] (0.00ns)   --->   "%trunc_ln717_242 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_90, i32 3, i32 12"   --->   Operation 1522 'partselect' 'trunc_ln717_242' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1523 [1/1] (1.41ns)   --->   "%add_ln717_23 = add i11 %zext_ln717_63, i11 %zext_ln717_60"   --->   Operation 1523 'add' 'add_ln717_23' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1524 [1/1] (0.00ns)   --->   "%trunc_ln42_106 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %add_ln717_23, i32 3, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1524 'partselect' 'trunc_ln42_106' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1525 [1/1] (0.00ns)   --->   "%zext_ln42_141 = zext i8 %trunc_ln42_106" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1525 'zext' 'zext_ln42_141' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1526 [1/1] (0.00ns)   --->   "%zext_ln717_64 = zext i9 %mult_V_563"   --->   Operation 1526 'zext' 'zext_ln717_64' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1527 [1/1] (0.00ns)   --->   "%sext_ln1171_109 = sext i12 %trunc_ln717_245"   --->   Operation 1527 'sext' 'sext_ln1171_109' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1528 [1/1] (1.41ns)   --->   "%sub_ln1171_91 = sub i11 0, i11 %zext_ln717_63"   --->   Operation 1528 'sub' 'sub_ln1171_91' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1529 [1/1] (0.00ns)   --->   "%sext_ln1171_27 = sext i11 %sub_ln1171_91"   --->   Operation 1529 'sext' 'sext_ln1171_27' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1530 [1/1] (1.48ns)   --->   "%sub_ln1171_92 = sub i12 %sext_ln1171_27, i12 %zext_ln1171_137"   --->   Operation 1530 'sub' 'sub_ln1171_92' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1531 [1/1] (0.00ns)   --->   "%trunc_ln717_246 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_92, i32 3, i32 11"   --->   Operation 1531 'partselect' 'trunc_ln717_246' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1532 [1/1] (0.00ns)   --->   "%zext_ln42_142 = zext i10 %trunc_ln42_107" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1532 'zext' 'zext_ln42_142' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1533 [1/1] (0.00ns)   --->   "%shl_ln1171_42 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_107, i5 0"   --->   Operation 1533 'bitconcatenate' 'shl_ln1171_42' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1534 [1/1] (0.00ns)   --->   "%zext_ln1171_143 = zext i13 %shl_ln1171_42"   --->   Operation 1534 'zext' 'zext_ln1171_143' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1535 [1/1] (1.53ns)   --->   "%sub_ln1171_93 = sub i14 0, i14 %zext_ln1171_143"   --->   Operation 1535 'sub' 'sub_ln1171_93' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1536 [1/1] (0.00ns)   --->   "%trunc_ln717_247 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_93, i32 3, i32 13"   --->   Operation 1536 'partselect' 'trunc_ln717_247' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1537 [1/1] (0.00ns)   --->   "%sext_ln1171_28 = sext i14 %sub_ln1171_94"   --->   Operation 1537 'sext' 'sext_ln1171_28' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1538 [1/1] (0.00ns)   --->   "%mult_V_594 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_106, i1 0"   --->   Operation 1538 'bitconcatenate' 'mult_V_594' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1539 [1/1] (0.00ns)   --->   "%zext_ln1171_151 = zext i9 %mult_V_594"   --->   Operation 1539 'zext' 'zext_ln1171_151' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1540 [1/1] (0.00ns)   --->   "%zext_ln1171_152 = zext i9 %mult_V_594"   --->   Operation 1540 'zext' 'zext_ln1171_152' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1541 [1/1] (0.00ns)   --->   "%zext_ln1171_153 = zext i9 %mult_V_594"   --->   Operation 1541 'zext' 'zext_ln1171_153' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1542 [1/1] (1.52ns)   --->   "%sub_ln1171_95 = sub i15 %sext_ln1171_28, i15 %zext_ln1171_153"   --->   Operation 1542 'sub' 'sub_ln1171_95' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1543 [1/1] (0.00ns)   --->   "%trunc_ln717_250 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_95, i32 3, i32 14"   --->   Operation 1543 'partselect' 'trunc_ln717_250' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1544 [1/1] (0.00ns)   --->   "%zext_ln42_147 = zext i10 %trunc_ln42_111" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1544 'zext' 'zext_ln42_147' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1545 [1/1] (1.53ns)   --->   "%add_ln1171_10 = add i14 %zext_ln1171_148, i14 %zext_ln1171_152"   --->   Operation 1545 'add' 'add_ln1171_10' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1546 [1/1] (0.00ns)   --->   "%trunc_ln42_112 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_ln1171_10, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1546 'partselect' 'trunc_ln42_112' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1547 [1/1] (0.00ns)   --->   "%sext_ln1171_29 = sext i13 %sub_ln1171_96"   --->   Operation 1547 'sext' 'sext_ln1171_29' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1548 [1/1] (1.53ns)   --->   "%sub_ln1171_97 = sub i14 %sext_ln1171_29, i14 %zext_ln1171_152"   --->   Operation 1548 'sub' 'sub_ln1171_97' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1549 [1/1] (0.00ns)   --->   "%trunc_ln717_251 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_97, i32 3, i32 13"   --->   Operation 1549 'partselect' 'trunc_ln717_251' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1550 [1/1] (0.00ns)   --->   "%sext_ln1171_30 = sext i12 %sub_ln1171_98"   --->   Operation 1550 'sext' 'sext_ln1171_30' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1551 [1/1] (1.54ns)   --->   "%sub_ln1171_99 = sub i13 %sext_ln1171_30, i13 %zext_ln1171_151"   --->   Operation 1551 'sub' 'sub_ln1171_99' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1552 [1/1] (0.00ns)   --->   "%trunc_ln717_253 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_99, i32 3, i32 12"   --->   Operation 1552 'partselect' 'trunc_ln717_253' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1553 [1/1] (0.00ns)   --->   "%zext_ln42_149 = zext i9 %mult_V_594" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1553 'zext' 'zext_ln42_149' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1554 [1/1] (0.00ns)   --->   "%sext_ln1171_113 = sext i9 %trunc_ln717_255"   --->   Operation 1554 'sext' 'sext_ln1171_113' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1555 [1/1] (0.00ns)   --->   "%zext_ln42_150 = zext i11 %trunc_ln42_113" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1555 'zext' 'zext_ln42_150' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1556 [1/1] (1.54ns)   --->   "%sub_ln1171_102 = sub i13 %sext_ln1171_30, i13 %zext_ln1171_147"   --->   Operation 1556 'sub' 'sub_ln1171_102' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1557 [1/1] (0.00ns)   --->   "%trunc_ln717_257 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_102, i32 3, i32 12"   --->   Operation 1557 'partselect' 'trunc_ln717_257' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1558 [1/1] (0.00ns)   --->   "%zext_ln1171_157 = zext i8 %p_read_105"   --->   Operation 1558 'zext' 'zext_ln1171_157' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1559 [1/1] (0.00ns)   --->   "%zext_ln1171_159 = zext i8 %p_read_105"   --->   Operation 1559 'zext' 'zext_ln1171_159' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1560 [1/1] (0.00ns)   --->   "%zext_ln1171_161 = zext i8 %p_read_105"   --->   Operation 1560 'zext' 'zext_ln1171_161' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1561 [1/1] (0.00ns)   --->   "%shl_ln1171_47 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_105, i5 0"   --->   Operation 1561 'bitconcatenate' 'shl_ln1171_47' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1562 [1/1] (0.00ns)   --->   "%zext_ln1171_162 = zext i13 %shl_ln1171_47"   --->   Operation 1562 'zext' 'zext_ln1171_162' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1563 [1/1] (0.00ns)   --->   "%shl_ln1171_48 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_105, i3 0"   --->   Operation 1563 'bitconcatenate' 'shl_ln1171_48' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1564 [1/1] (0.00ns)   --->   "%zext_ln1171_163 = zext i11 %shl_ln1171_48"   --->   Operation 1564 'zext' 'zext_ln1171_163' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1565 [1/1] (1.53ns)   --->   "%sub_ln1171_103 = sub i14 %zext_ln1171_163, i14 %zext_ln1171_162"   --->   Operation 1565 'sub' 'sub_ln1171_103' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1566 [1/1] (0.00ns)   --->   "%trunc_ln717_258 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_103, i32 3, i32 13"   --->   Operation 1566 'partselect' 'trunc_ln717_258' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1567 [1/1] (0.00ns)   --->   "%mult_V_611 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_105, i32 1, i32 7"   --->   Operation 1567 'partselect' 'mult_V_611' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1568 [1/1] (0.00ns)   --->   "%zext_ln42_153 = zext i7 %mult_V_611" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1568 'zext' 'zext_ln42_153' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1569 [1/1] (0.00ns)   --->   "%mult_V_613 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %p_read_105, i32 2, i32 7"   --->   Operation 1569 'partselect' 'mult_V_613' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1570 [1/1] (0.00ns)   --->   "%zext_ln42_154 = zext i6 %mult_V_613" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1570 'zext' 'zext_ln42_154' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1571 [1/1] (1.53ns)   --->   "%sub_ln1171_104 = sub i14 0, i14 %zext_ln1171_162"   --->   Operation 1571 'sub' 'sub_ln1171_104' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1572 [1/1] (0.00ns)   --->   "%trunc_ln717_259 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_104, i32 3, i32 13"   --->   Operation 1572 'partselect' 'trunc_ln717_259' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1573 [1/1] (0.00ns)   --->   "%mult_V_616 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_105, i1 0"   --->   Operation 1573 'bitconcatenate' 'mult_V_616' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1574 [1/1] (0.00ns)   --->   "%zext_ln42_155 = zext i9 %mult_V_616" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1574 'zext' 'zext_ln42_155' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1575 [1/1] (0.00ns)   --->   "%shl_ln1171_49 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_105, i2 0"   --->   Operation 1575 'bitconcatenate' 'shl_ln1171_49' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1576 [1/1] (0.00ns)   --->   "%shl_ln1171_50 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_105, i4 0"   --->   Operation 1576 'bitconcatenate' 'shl_ln1171_50' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1577 [1/1] (0.00ns)   --->   "%zext_ln1171_165 = zext i12 %shl_ln1171_50"   --->   Operation 1577 'zext' 'zext_ln1171_165' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1578 [1/1] (1.54ns)   --->   "%sub_ln1171_106 = sub i13 0, i13 %zext_ln1171_165"   --->   Operation 1578 'sub' 'sub_ln1171_106' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1579 [1/1] (1.30ns)   --->   "%sub_ln1171_108 = sub i9 0, i9 %zext_ln1171_157"   --->   Operation 1579 'sub' 'sub_ln1171_108' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1580 [1/1] (0.00ns)   --->   "%trunc_ln717_262 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %sub_ln1171_108, i32 3, i32 8"   --->   Operation 1580 'partselect' 'trunc_ln717_262' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1581 [1/1] (0.00ns)   --->   "%zext_ln717_66 = zext i10 %shl_ln1171_49"   --->   Operation 1581 'zext' 'zext_ln717_66' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1582 [1/1] (1.54ns)   --->   "%sub_ln717_33 = sub i13 %zext_ln1171_165, i13 %zext_ln717_66"   --->   Operation 1582 'sub' 'sub_ln717_33' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1583 [1/1] (0.00ns)   --->   "%trunc_ln42_115 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_33, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1583 'partselect' 'trunc_ln42_115' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1584 [1/1] (1.53ns)   --->   "%sub_ln717_35 = sub i13 %shl_ln1171_47, i13 %zext_ln717_66"   --->   Operation 1584 'sub' 'sub_ln717_35' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1585 [1/1] (0.00ns)   --->   "%trunc_ln42_116 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_35, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1585 'partselect' 'trunc_ln42_116' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1586 [1/1] (1.53ns)   --->   "%sub_ln717_36 = sub i13 %shl_ln1171_47, i13 %zext_ln1171_161"   --->   Operation 1586 'sub' 'sub_ln717_36' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1587 [1/1] (0.00ns)   --->   "%trunc_ln42_117 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_36, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1587 'partselect' 'trunc_ln42_117' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1588 [1/1] (0.00ns)   --->   "%zext_ln1171_170 = zext i9 %mult_V_655"   --->   Operation 1588 'zext' 'zext_ln1171_170' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1589 [1/1] (1.36ns)   --->   "%sub_ln1171_110 = sub i10 0, i10 %zext_ln1171_170"   --->   Operation 1589 'sub' 'sub_ln1171_110' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1590 [1/1] (0.00ns)   --->   "%trunc_ln717_266 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %sub_ln1171_110, i32 3, i32 9"   --->   Operation 1590 'partselect' 'trunc_ln717_266' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1591 [1/1] (0.00ns)   --->   "%sext_ln1171_33 = sext i14 %sub_ln1171_111"   --->   Operation 1591 'sext' 'sext_ln1171_33' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1592 [1/1] (0.00ns)   --->   "%shl_ln1171_52 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_104, i3 0"   --->   Operation 1592 'bitconcatenate' 'shl_ln1171_52' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1593 [1/1] (0.00ns)   --->   "%zext_ln1171_172 = zext i11 %shl_ln1171_52"   --->   Operation 1593 'zext' 'zext_ln1171_172' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1594 [1/1] (1.52ns)   --->   "%sub_ln1171_112 = sub i15 %sext_ln1171_33, i15 %zext_ln1171_172"   --->   Operation 1594 'sub' 'sub_ln1171_112' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1595 [1/1] (0.00ns)   --->   "%trunc_ln717_267 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_112, i32 3, i32 14"   --->   Operation 1595 'partselect' 'trunc_ln717_267' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1596 [1/1] (1.54ns)   --->   "%sub_ln1171_113 = sub i13 0, i13 %zext_ln1171_173"   --->   Operation 1596 'sub' 'sub_ln1171_113' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1597 [1/1] (0.00ns)   --->   "%shl_ln717_33 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_104, i2 0"   --->   Operation 1597 'bitconcatenate' 'shl_ln717_33' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1598 [1/1] (0.00ns)   --->   "%zext_ln717_67 = zext i10 %shl_ln717_33"   --->   Operation 1598 'zext' 'zext_ln717_67' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1599 [1/1] (1.54ns)   --->   "%sub_ln717_37 = sub i13 %zext_ln1171_173, i13 %zext_ln717_67"   --->   Operation 1599 'sub' 'sub_ln717_37' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1600 [1/1] (0.00ns)   --->   "%trunc_ln42_119 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_37, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1600 'partselect' 'trunc_ln42_119' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1601 [1/1] (0.00ns)   --->   "%zext_ln717_68 = zext i9 %mult_V_655"   --->   Operation 1601 'zext' 'zext_ln717_68' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1602 [1/1] (0.00ns)   --->   "%zext_ln1171_175 = zext i10 %shl_ln717_33"   --->   Operation 1602 'zext' 'zext_ln1171_175' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1603 [1/1] (1.41ns)   --->   "%sub_ln1171_115 = sub i11 0, i11 %zext_ln1171_175"   --->   Operation 1603 'sub' 'sub_ln1171_115' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1604 [1/1] (0.00ns)   --->   "%trunc_ln717_273 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_115, i32 3, i32 10"   --->   Operation 1604 'partselect' 'trunc_ln717_273' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1605 [1/1] (0.00ns)   --->   "%zext_ln717_69 = zext i11 %shl_ln1171_52"   --->   Operation 1605 'zext' 'zext_ln717_69' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1606 [1/1] (1.48ns)   --->   "%sub_ln717_38 = sub i12 %zext_ln717_69, i12 %zext_ln717_68"   --->   Operation 1606 'sub' 'sub_ln717_38' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1607 [1/1] (0.00ns)   --->   "%trunc_ln717_274 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_38, i32 3, i32 11"   --->   Operation 1607 'partselect' 'trunc_ln717_274' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1608 [1/1] (1.54ns)   --->   "%add_ln717_25 = add i13 %zext_ln1171_173, i13 %zext_ln717_67"   --->   Operation 1608 'add' 'add_ln717_25' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1609 [1/1] (0.00ns)   --->   "%trunc_ln42_123 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln717_25, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1609 'partselect' 'trunc_ln42_123' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1610 [1/1] (0.00ns)   --->   "%sext_ln1171_123 = sext i10 %trunc_ln717_277"   --->   Operation 1610 'sext' 'sext_ln1171_123' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1611 [1/1] (0.00ns)   --->   "%zext_ln42_168 = zext i10 %trunc_ln42_125" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1611 'zext' 'zext_ln42_168' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1612 [1/1] (0.00ns)   --->   "%zext_ln42_170 = zext i10 %trunc_ln42_126" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1612 'zext' 'zext_ln42_170' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1613 [1/1] (0.00ns)   --->   "%zext_ln42_171 = zext i10 %trunc_ln42_127" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1613 'zext' 'zext_ln42_171' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1614 [1/1] (0.00ns)   --->   "%sext_ln717_53 = sext i11 %trunc_ln717_282"   --->   Operation 1614 'sext' 'sext_ln717_53' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1615 [1/1] (0.00ns)   --->   "%zext_ln42_175 = zext i9 %trunc_ln42_130" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1615 'zext' 'zext_ln42_175' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1616 [1/1] (0.00ns)   --->   "%zext_ln1171_181 = zext i8 %p_read_102"   --->   Operation 1616 'zext' 'zext_ln1171_181' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1617 [1/1] (0.00ns)   --->   "%zext_ln1171_182 = zext i8 %p_read_102"   --->   Operation 1617 'zext' 'zext_ln1171_182' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1618 [1/1] (0.00ns)   --->   "%zext_ln1171_186 = zext i10 %shl_ln1171_55"   --->   Operation 1618 'zext' 'zext_ln1171_186' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1619 [1/1] (1.41ns)   --->   "%sub_ln1171_119 = sub i11 0, i11 %zext_ln1171_186"   --->   Operation 1619 'sub' 'sub_ln1171_119' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1620 [1/1] (0.00ns)   --->   "%trunc_ln717_284 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_119, i32 3, i32 10"   --->   Operation 1620 'partselect' 'trunc_ln717_284' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1621 [1/1] (0.00ns)   --->   "%sext_ln1171_35 = sext i12 %sub_ln1171_120"   --->   Operation 1621 'sext' 'sext_ln1171_35' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1622 [1/1] (1.54ns)   --->   "%sub_ln1171_121 = sub i13 %sext_ln1171_35, i13 %zext_ln1171_190"   --->   Operation 1622 'sub' 'sub_ln1171_121' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1623 [1/1] (0.00ns)   --->   "%trunc_ln717_285 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_121, i32 3, i32 12"   --->   Operation 1623 'partselect' 'trunc_ln717_285' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1624 [1/1] (1.41ns)   --->   "%sub_ln1171_177 = sub i11 %zext_ln1171_181, i11 %zext_ln1171_186"   --->   Operation 1624 'sub' 'sub_ln1171_177' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1625 [1/1] (0.00ns)   --->   "%trunc_ln717_286 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_177, i32 3, i32 10"   --->   Operation 1625 'partselect' 'trunc_ln717_286' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1626 [1/1] (0.00ns)   --->   "%zext_ln1171_192 = zext i8 %p_read_101"   --->   Operation 1626 'zext' 'zext_ln1171_192' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1627 [1/1] (0.00ns)   --->   "%zext_ln1171_193 = zext i8 %p_read_101"   --->   Operation 1627 'zext' 'zext_ln1171_193' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1628 [1/1] (0.00ns)   --->   "%zext_ln717_77 = zext i8 %p_read_101"   --->   Operation 1628 'zext' 'zext_ln717_77' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1629 [1/1] (0.00ns)   --->   "%shl_ln717_40 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_101, i3 0"   --->   Operation 1629 'bitconcatenate' 'shl_ln717_40' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1630 [1/1] (0.00ns)   --->   "%zext_ln717_78 = zext i11 %shl_ln717_40"   --->   Operation 1630 'zext' 'zext_ln717_78' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1631 [1/1] (1.48ns)   --->   "%sub_ln717_42 = sub i12 %zext_ln717_78, i12 %zext_ln1171_193"   --->   Operation 1631 'sub' 'sub_ln717_42' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1632 [1/1] (0.00ns)   --->   "%trunc_ln717_290 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_42, i32 3, i32 11"   --->   Operation 1632 'partselect' 'trunc_ln717_290' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1633 [1/1] (0.00ns)   --->   "%sext_ln42_50 = sext i9 %trunc_ln717_290" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1633 'sext' 'sext_ln42_50' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1634 [1/1] (0.00ns)   --->   "%zext_ln42_187 = zext i10 %sext_ln42_50" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1634 'zext' 'zext_ln42_187' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1635 [1/1] (0.00ns)   --->   "%shl_ln717_41 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_101, i5 0"   --->   Operation 1635 'bitconcatenate' 'shl_ln717_41' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1636 [1/1] (0.00ns)   --->   "%zext_ln717_79 = zext i9 %shl_ln717_42"   --->   Operation 1636 'zext' 'zext_ln717_79' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1637 [1/1] (0.00ns)   --->   "%zext_ln717_80 = zext i9 %shl_ln717_42"   --->   Operation 1637 'zext' 'zext_ln717_80' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1638 [1/1] (1.53ns)   --->   "%sub_ln717_43 = sub i13 %shl_ln717_41, i13 %zext_ln717_79"   --->   Operation 1638 'sub' 'sub_ln717_43' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1639 [1/1] (0.00ns)   --->   "%trunc_ln42_139 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_43, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1639 'partselect' 'trunc_ln42_139' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1640 [1/1] (0.00ns)   --->   "%zext_ln1171_196 = zext i13 %shl_ln717_41"   --->   Operation 1640 'zext' 'zext_ln1171_196' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1641 [1/1] (1.53ns)   --->   "%add_ln1171_12 = add i14 %zext_ln1171_196, i14 %zext_ln1171_194"   --->   Operation 1641 'add' 'add_ln1171_12' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1642 [1/1] (0.00ns)   --->   "%trunc_ln42_140 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_ln1171_12, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1642 'partselect' 'trunc_ln42_140' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1643 [1/1] (0.00ns)   --->   "%shl_ln717_43 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_101, i2 0"   --->   Operation 1643 'bitconcatenate' 'shl_ln717_43' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1644 [1/1] (0.00ns)   --->   "%zext_ln717_81 = zext i10 %shl_ln717_43"   --->   Operation 1644 'zext' 'zext_ln717_81' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1645 [1/1] (0.00ns)   --->   "%zext_ln717_82 = zext i10 %shl_ln717_43"   --->   Operation 1645 'zext' 'zext_ln717_82' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1646 [1/1] (1.41ns)   --->   "%sub_ln717_44 = sub i11 %zext_ln717_82, i11 %zext_ln717_77"   --->   Operation 1646 'sub' 'sub_ln717_44' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1647 [1/1] (0.00ns)   --->   "%trunc_ln717_291 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln717_44, i32 3, i32 10"   --->   Operation 1647 'partselect' 'trunc_ln717_291' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1648 [1/1] (0.00ns)   --->   "%sext_ln42_51 = sext i8 %trunc_ln717_291" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1648 'sext' 'sext_ln42_51' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1649 [1/1] (0.00ns)   --->   "%zext_ln42_189 = zext i10 %sext_ln42_51" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1649 'zext' 'zext_ln42_189' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1650 [1/1] (0.00ns)   --->   "%shl_ln1171_58 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_101, i4 0"   --->   Operation 1650 'bitconcatenate' 'shl_ln1171_58' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1651 [1/1] (0.00ns)   --->   "%zext_ln1171_197 = zext i12 %shl_ln1171_58"   --->   Operation 1651 'zext' 'zext_ln1171_197' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1652 [1/1] (1.54ns)   --->   "%sub_ln1171_125 = sub i13 0, i13 %zext_ln1171_197"   --->   Operation 1652 'sub' 'sub_ln1171_125' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1653 [1/1] (0.00ns)   --->   "%trunc_ln717_292 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_125, i32 3, i32 12"   --->   Operation 1653 'partselect' 'trunc_ln717_292' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1654 [1/1] (1.48ns)   --->   "%sub_ln717_45 = sub i12 %zext_ln717_78, i12 %zext_ln717_80"   --->   Operation 1654 'sub' 'sub_ln717_45' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1655 [1/1] (0.00ns)   --->   "%trunc_ln717_293 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_45, i32 3, i32 11"   --->   Operation 1655 'partselect' 'trunc_ln717_293' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1656 [1/1] (0.00ns)   --->   "%sext_ln42_52 = sext i9 %trunc_ln717_293" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1656 'sext' 'sext_ln42_52' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1657 [1/1] (0.00ns)   --->   "%zext_ln42_196 = zext i10 %sext_ln42_52" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1657 'zext' 'zext_ln42_196' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1658 [1/1] (1.41ns)   --->   "%sub_ln1171_126 = sub i11 0, i11 %zext_ln717_82"   --->   Operation 1658 'sub' 'sub_ln1171_126' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1659 [1/1] (0.00ns)   --->   "%sext_ln1171_37 = sext i11 %sub_ln1171_126"   --->   Operation 1659 'sext' 'sext_ln1171_37' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1660 [1/1] (1.48ns)   --->   "%sub_ln1171_127 = sub i12 %sext_ln1171_37, i12 %zext_ln1171_193"   --->   Operation 1660 'sub' 'sub_ln1171_127' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1661 [1/1] (0.00ns)   --->   "%trunc_ln717_294 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_127, i32 3, i32 11"   --->   Operation 1661 'partselect' 'trunc_ln717_294' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1662 [1/1] (0.00ns)   --->   "%sext_ln1171_132 = sext i11 %trunc_ln717_295"   --->   Operation 1662 'sext' 'sext_ln1171_132' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1663 [1/1] (0.00ns)   --->   "%zext_ln1171_198 = zext i9 %shl_ln717_42"   --->   Operation 1663 'zext' 'zext_ln1171_198' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1664 [1/1] (1.54ns)   --->   "%sub_ln1171_128 = sub i13 %zext_ln717_79, i13 %zext_ln1171_197"   --->   Operation 1664 'sub' 'sub_ln1171_128' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1665 [1/1] (0.00ns)   --->   "%trunc_ln717_296 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_128, i32 3, i32 12"   --->   Operation 1665 'partselect' 'trunc_ln717_296' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1666 [1/1] (1.30ns)   --->   "%sub_ln1171_129 = sub i9 0, i9 %zext_ln1171_192"   --->   Operation 1666 'sub' 'sub_ln1171_129' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1667 [1/1] (0.00ns)   --->   "%trunc_ln717_297 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %sub_ln1171_129, i32 3, i32 8"   --->   Operation 1667 'partselect' 'trunc_ln717_297' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1668 [1/1] (0.00ns)   --->   "%zext_ln42_190 = zext i10 %trunc_ln42_142" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1668 'zext' 'zext_ln42_190' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1669 [1/1] (0.00ns)   --->   "%sext_ln1171_134 = sext i7 %trunc_ln717_298"   --->   Operation 1669 'sext' 'sext_ln1171_134' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1670 [1/1] (1.53ns)   --->   "%add_ln1171_13 = add i14 %zext_ln1171_196, i14 %zext_ln1171_198"   --->   Operation 1670 'add' 'add_ln1171_13' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1671 [1/1] (0.00ns)   --->   "%trunc_ln42_144 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_ln1171_13, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1671 'partselect' 'trunc_ln42_144' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1672 [1/1] (1.54ns)   --->   "%sub_ln717_46 = sub i13 %zext_ln1171_197, i13 %zext_ln717_79"   --->   Operation 1672 'sub' 'sub_ln717_46' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1673 [1/1] (0.00ns)   --->   "%trunc_ln42_145 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_46, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1673 'partselect' 'trunc_ln42_145' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1674 [1/1] (1.54ns)   --->   "%add_ln717_31 = add i13 %zext_ln1171_197, i13 %zext_ln717_81"   --->   Operation 1674 'add' 'add_ln717_31' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1675 [1/1] (0.00ns)   --->   "%trunc_ln42_146 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln717_31, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1675 'partselect' 'trunc_ln42_146' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1676 [1/1] (0.00ns)   --->   "%zext_ln42_195 = zext i10 %trunc_ln42_149" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1676 'zext' 'zext_ln42_195' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1677 [1/1] (0.00ns)   --->   "%zext_ln1171_202 = zext i8 %p_read_99"   --->   Operation 1677 'zext' 'zext_ln1171_202' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1678 [1/1] (0.00ns)   --->   "%zext_ln1171_205 = zext i8 %p_read_99"   --->   Operation 1678 'zext' 'zext_ln1171_205' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1679 [1/1] (0.00ns)   --->   "%shl_ln717_45 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_99, i3 0"   --->   Operation 1679 'bitconcatenate' 'shl_ln717_45' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1680 [1/1] (0.00ns)   --->   "%zext_ln717_85 = zext i11 %shl_ln717_45"   --->   Operation 1680 'zext' 'zext_ln717_85' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1681 [1/1] (1.48ns)   --->   "%add_ln717_32 = add i12 %zext_ln717_85, i12 %zext_ln1171_202"   --->   Operation 1681 'add' 'add_ln717_32' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1682 [1/1] (0.00ns)   --->   "%trunc_ln42_151 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717_32, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1682 'partselect' 'trunc_ln42_151' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1683 [1/1] (0.00ns)   --->   "%zext_ln42_197 = zext i5 %mult_V_801" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1683 'zext' 'zext_ln42_197' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1684 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_99, i2 0"   --->   Operation 1684 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1685 [1/1] (0.00ns)   --->   "%zext_ln1171_206 = zext i10 %tmp_1"   --->   Operation 1685 'zext' 'zext_ln1171_206' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1686 [1/1] (1.41ns)   --->   "%sub_ln1171_178 = sub i11 %zext_ln1171_205, i11 %zext_ln1171_206"   --->   Operation 1686 'sub' 'sub_ln1171_178' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1687 [1/1] (0.00ns)   --->   "%trunc_ln717_302 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_178, i32 3, i32 10"   --->   Operation 1687 'partselect' 'trunc_ln717_302' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1688 [1/1] (0.00ns)   --->   "%shl_ln1171_59 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read_99, i7 0"   --->   Operation 1688 'bitconcatenate' 'shl_ln1171_59' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1689 [1/1] (0.00ns)   --->   "%zext_ln1171_207 = zext i15 %shl_ln1171_59"   --->   Operation 1689 'zext' 'zext_ln1171_207' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1690 [1/1] (1.53ns)   --->   "%sub_ln1171_131 = sub i16 0, i16 %zext_ln1171_207"   --->   Operation 1690 'sub' 'sub_ln1171_131' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1691 [1/1] (0.00ns)   --->   "%mult_V_803 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_131, i32 3, i32 15"   --->   Operation 1691 'partselect' 'mult_V_803' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1692 [1/1] (1.48ns)   --->   "%sub_ln1171_132 = sub i12 0, i12 %zext_ln717_85"   --->   Operation 1692 'sub' 'sub_ln1171_132' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1693 [1/1] (0.00ns)   --->   "%trunc_ln717_303 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_132, i32 3, i32 11"   --->   Operation 1693 'partselect' 'trunc_ln717_303' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1694 [1/1] (0.00ns)   --->   "%sext_ln1171_138 = sext i11 %trunc_ln717_304"   --->   Operation 1694 'sext' 'sext_ln1171_138' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1695 [1/1] (0.00ns)   --->   "%shl_ln717_47 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_99, i1 0"   --->   Operation 1695 'bitconcatenate' 'shl_ln717_47' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1696 [1/1] (1.41ns)   --->   "%sub_ln717_49 = sub i11 %zext_ln1171_206, i11 %zext_ln1171_205"   --->   Operation 1696 'sub' 'sub_ln717_49' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1697 [1/1] (0.00ns)   --->   "%trunc_ln717_308 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln717_49, i32 3, i32 10"   --->   Operation 1697 'partselect' 'trunc_ln717_308' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1698 [1/1] (0.00ns)   --->   "%zext_ln1171_212 = zext i9 %shl_ln717_47"   --->   Operation 1698 'zext' 'zext_ln1171_212' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1699 [1/1] (1.36ns)   --->   "%sub_ln1171_135 = sub i10 0, i10 %zext_ln1171_212"   --->   Operation 1699 'sub' 'sub_ln1171_135' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1700 [1/1] (0.00ns)   --->   "%trunc_ln717_310 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %sub_ln1171_135, i32 3, i32 9"   --->   Operation 1700 'partselect' 'trunc_ln717_310' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1701 [1/1] (0.00ns)   --->   "%sext_ln717_58 = sext i7 %trunc_ln717_310"   --->   Operation 1701 'sext' 'sext_ln717_58' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1702 [1/1] (0.00ns)   --->   "%zext_ln42_215 = zext i7 %mult_V_864" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1702 'zext' 'zext_ln42_215' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1703 [1/1] (0.00ns)   --->   "%zext_ln42_216 = zext i7 %mult_V_864" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1703 'zext' 'zext_ln42_216' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1704 [1/1] (0.00ns)   --->   "%zext_ln1171_223 = zext i9 %shl_ln1171_65"   --->   Operation 1704 'zext' 'zext_ln1171_223' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1705 [1/1] (0.00ns)   --->   "%sext_ln1171_143 = sext i9 %trunc_ln717_318"   --->   Operation 1705 'sext' 'sext_ln1171_143' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1706 [1/1] (0.00ns)   --->   "%sext_ln1171_144 = sext i12 %trunc_ln717_319"   --->   Operation 1706 'sext' 'sext_ln1171_144' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1707 [1/1] (0.00ns)   --->   "%shl_ln1171_66 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_97, i5 0"   --->   Operation 1707 'bitconcatenate' 'shl_ln1171_66' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1708 [1/1] (0.00ns)   --->   "%zext_ln1171_226 = zext i13 %shl_ln1171_66"   --->   Operation 1708 'zext' 'zext_ln1171_226' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1709 [1/1] (1.53ns)   --->   "%sub_ln1171_140 = sub i14 0, i14 %zext_ln1171_226"   --->   Operation 1709 'sub' 'sub_ln1171_140' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1710 [1/1] (0.00ns)   --->   "%sext_ln717_61 = sext i12 %trunc_ln717_322"   --->   Operation 1710 'sext' 'sext_ln717_61' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1711 [1/1] (1.36ns)   --->   "%sub_ln1171_144 = sub i10 0, i10 %zext_ln1171_223"   --->   Operation 1711 'sub' 'sub_ln1171_144' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1712 [1/1] (0.00ns)   --->   "%trunc_ln717_324 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %sub_ln1171_144, i32 3, i32 9"   --->   Operation 1712 'partselect' 'trunc_ln717_324' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1713 [1/1] (0.00ns)   --->   "%zext_ln42_223 = zext i10 %trunc_ln42_169" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1713 'zext' 'zext_ln42_223' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1714 [1/1] (0.00ns)   --->   "%zext_ln42_224 = zext i10 %mult_V_898" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1714 'zext' 'zext_ln42_224' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1715 [1/1] (0.00ns)   --->   "%sext_ln1171_147 = sext i10 %trunc_ln717_328"   --->   Operation 1715 'sext' 'sext_ln1171_147' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1716 [1/1] (0.00ns)   --->   "%sext_ln1171_148 = sext i10 %trunc_ln717_329"   --->   Operation 1716 'sext' 'sext_ln1171_148' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1717 [1/1] (0.00ns)   --->   "%zext_ln42_228 = zext i11 %trunc_ln42_170" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1717 'zext' 'zext_ln42_228' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1718 [1/1] (0.00ns)   --->   "%zext_ln42_229 = zext i10 %trunc_ln42_171" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1718 'zext' 'zext_ln42_229' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1719 [1/1] (0.00ns)   --->   "%zext_ln42_230 = zext i9 %trunc_ln42_172" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1719 'zext' 'zext_ln42_230' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1720 [1/1] (0.00ns)   --->   "%sext_ln1171_40 = sext i12 %sub_ln1171_146"   --->   Operation 1720 'sext' 'sext_ln1171_40' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1721 [1/1] (1.54ns)   --->   "%sub_ln1171_147 = sub i13 %sext_ln1171_40, i13 %zext_ln717_92"   --->   Operation 1721 'sub' 'sub_ln1171_147' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1722 [1/1] (0.00ns)   --->   "%trunc_ln717_330 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_147, i32 3, i32 12"   --->   Operation 1722 'partselect' 'trunc_ln717_330' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1723 [1/1] (0.00ns)   --->   "%zext_ln42_231 = zext i11 %trunc_ln42_173" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1723 'zext' 'zext_ln42_231' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1724 [1/1] (0.00ns)   --->   "%sext_ln1171_150 = sext i11 %trunc_ln717_331"   --->   Operation 1724 'sext' 'sext_ln1171_150' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1725 [1/1] (0.00ns)   --->   "%sext_ln717_65 = sext i9 %trunc_ln717_334"   --->   Operation 1725 'sext' 'sext_ln717_65' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1726 [1/1] (0.00ns)   --->   "%zext_ln1171_239 = zext i8 %p_read_95"   --->   Operation 1726 'zext' 'zext_ln1171_239' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1727 [1/1] (0.00ns)   --->   "%zext_ln1171_242 = zext i8 %p_read_95"   --->   Operation 1727 'zext' 'zext_ln1171_242' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1728 [1/1] (0.00ns)   --->   "%zext_ln42_234 = zext i10 %trunc_ln42_176" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1728 'zext' 'zext_ln42_234' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1729 [1/1] (0.00ns)   --->   "%zext_ln42_235 = zext i10 %trunc_ln42_176" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1729 'zext' 'zext_ln42_235' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1730 [1/1] (0.00ns)   --->   "%mult_V_932 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_95, i2 0"   --->   Operation 1730 'bitconcatenate' 'mult_V_932' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1731 [1/1] (0.00ns)   --->   "%zext_ln717_97 = zext i10 %mult_V_932"   --->   Operation 1731 'zext' 'zext_ln717_97' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1732 [1/1] (1.41ns)   --->   "%sub_ln717_56 = sub i11 %zext_ln717_97, i11 %zext_ln1171_239"   --->   Operation 1732 'sub' 'sub_ln717_56' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1733 [1/1] (0.00ns)   --->   "%trunc_ln717_335 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln717_56, i32 3, i32 10"   --->   Operation 1733 'partselect' 'trunc_ln717_335' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1734 [1/1] (0.00ns)   --->   "%shl_ln717_53 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_95, i3 0"   --->   Operation 1734 'bitconcatenate' 'shl_ln717_53' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1735 [1/1] (0.00ns)   --->   "%zext_ln717_98 = zext i11 %shl_ln717_53"   --->   Operation 1735 'zext' 'zext_ln717_98' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1736 [1/1] (0.00ns)   --->   "%zext_ln717_99 = zext i9 %shl_ln717_54"   --->   Operation 1736 'zext' 'zext_ln717_99' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1737 [1/1] (1.48ns)   --->   "%add_ln717_38 = add i12 %zext_ln717_98, i12 %zext_ln717_99"   --->   Operation 1737 'add' 'add_ln717_38' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1738 [1/1] (0.00ns)   --->   "%trunc_ln42_177 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717_38, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1738 'partselect' 'trunc_ln42_177' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1739 [1/1] (0.00ns)   --->   "%zext_ln1171_243 = zext i10 %mult_V_932"   --->   Operation 1739 'zext' 'zext_ln1171_243' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1740 [1/1] (1.41ns)   --->   "%sub_ln1171_150 = sub i11 0, i11 %zext_ln717_97"   --->   Operation 1740 'sub' 'sub_ln1171_150' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1741 [1/1] (0.00ns)   --->   "%sext_ln1171_41 = sext i11 %sub_ln1171_150"   --->   Operation 1741 'sext' 'sext_ln1171_41' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1742 [1/1] (1.48ns)   --->   "%sub_ln1171_151 = sub i12 %sext_ln1171_41, i12 %zext_ln1171_242"   --->   Operation 1742 'sub' 'sub_ln1171_151' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1743 [1/1] (0.00ns)   --->   "%trunc_ln717_336 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_151, i32 3, i32 11"   --->   Operation 1743 'partselect' 'trunc_ln717_336' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1744 [1/1] (0.00ns)   --->   "%sext_ln1171_151 = sext i12 %trunc_ln717_337"   --->   Operation 1744 'sext' 'sext_ln1171_151' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1745 [1/1] (0.00ns)   --->   "%shl_ln1171_68 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read_95, i6 0"   --->   Operation 1745 'bitconcatenate' 'shl_ln1171_68' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1746 [1/1] (0.00ns)   --->   "%zext_ln1171_244 = zext i14 %shl_ln1171_68"   --->   Operation 1746 'zext' 'zext_ln1171_244' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1747 [1/1] (1.52ns)   --->   "%add_ln1171_16 = add i15 %zext_ln1171_244, i15 %zext_ln1171_243"   --->   Operation 1747 'add' 'add_ln1171_16' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1748 [1/1] (0.00ns)   --->   "%trunc_ln42_179 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln1171_16, i32 3, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1748 'partselect' 'trunc_ln42_179' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1749 [1/1] (0.00ns)   --->   "%sext_ln717_67 = sext i10 %trunc_ln717_338"   --->   Operation 1749 'sext' 'sext_ln717_67' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1750 [1/1] (0.00ns)   --->   "%zext_ln1171_246 = zext i11 %shl_ln717_53"   --->   Operation 1750 'zext' 'zext_ln1171_246' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1751 [1/1] (1.48ns)   --->   "%sub_ln1171_153 = sub i12 0, i12 %zext_ln717_98"   --->   Operation 1751 'sub' 'sub_ln1171_153' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1752 [1/1] (0.00ns)   --->   "%shl_ln1171_69 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_95, i5 0"   --->   Operation 1752 'bitconcatenate' 'shl_ln1171_69' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1753 [1/1] (0.00ns)   --->   "%zext_ln1171_247 = zext i13 %shl_ln1171_69"   --->   Operation 1753 'zext' 'zext_ln1171_247' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1754 [1/1] (1.53ns)   --->   "%sub_ln1171_155 = sub i14 0, i14 %zext_ln1171_247"   --->   Operation 1754 'sub' 'sub_ln1171_155' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1755 [1/3] (2.45ns)   --->   "%mul_ln1171_128 = mul i13 %zext_ln1171_238, i13 8179"   --->   Operation 1755 'mul' 'mul_ln1171_128' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1756 [1/1] (0.00ns)   --->   "%trunc_ln717_341 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln1171_128, i32 3, i32 12"   --->   Operation 1756 'partselect' 'trunc_ln717_341' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1757 [1/3] (2.45ns)   --->   "%mul_ln1171_129 = mul i14 %zext_ln1171_240, i14 37"   --->   Operation 1757 'mul' 'mul_ln1171_129' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1758 [1/1] (0.00ns)   --->   "%trunc_ln42_181 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_129, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1758 'partselect' 'trunc_ln42_181' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1759 [1/3] (2.45ns)   --->   "%mul_ln1171_130 = mul i14 %zext_ln1171_240, i14 47"   --->   Operation 1759 'mul' 'mul_ln1171_130' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1760 [1/1] (0.00ns)   --->   "%trunc_ln42_182 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_130, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1760 'partselect' 'trunc_ln42_182' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1761 [1/1] (1.53ns)   --->   "%add_ln1171_17 = add i14 %zext_ln1171_247, i14 %zext_ln1171_246"   --->   Operation 1761 'add' 'add_ln1171_17' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1762 [1/1] (0.00ns)   --->   "%trunc_ln42_183 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_ln1171_17, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1762 'partselect' 'trunc_ln42_183' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1763 [1/3] (2.45ns)   --->   "%mul_ln1171_132 = mul i14 %zext_ln1171_240, i14 52"   --->   Operation 1763 'mul' 'mul_ln1171_132' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1764 [1/1] (0.00ns)   --->   "%trunc_ln42_185 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_132, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1764 'partselect' 'trunc_ln42_185' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1765 [1/3] (2.45ns)   --->   "%mul_ln1171_133 = mul i16 %r_V_29, i16 65462"   --->   Operation 1765 'mul' 'mul_ln1171_133' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1766 [1/1] (0.00ns)   --->   "%mult_V_959 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_133, i32 3, i32 15"   --->   Operation 1766 'partselect' 'mult_V_959' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1767 [1/3] (2.45ns)   --->   "%mul_ln1171_135 = mul i14 %zext_ln1171_248, i14 16359"   --->   Operation 1767 'mul' 'mul_ln1171_135' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1768 [1/1] (0.00ns)   --->   "%trunc_ln717_343 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_135, i32 3, i32 13"   --->   Operation 1768 'partselect' 'trunc_ln717_343' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1769 [1/1] (0.00ns)   --->   "%zext_ln42_242 = zext i5 %mult_V_966" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1769 'zext' 'zext_ln42_242' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1770 [1/3] (2.45ns)   --->   "%mul_ln717_57 = mul i13 %zext_ln1171_250, i13 19"   --->   Operation 1770 'mul' 'mul_ln717_57' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1771 [1/1] (0.00ns)   --->   "%trunc_ln42_187 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_57, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1771 'partselect' 'trunc_ln42_187' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1772 [1/1] (0.00ns)   --->   "%shl_ln1171_72 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read_94, i6 0"   --->   Operation 1772 'bitconcatenate' 'shl_ln1171_72' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1773 [1/1] (0.00ns)   --->   "%zext_ln1171_254 = zext i14 %shl_ln1171_72"   --->   Operation 1773 'zext' 'zext_ln1171_254' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1774 [1/1] (1.52ns)   --->   "%sub_ln1171_157 = sub i15 0, i15 %zext_ln1171_254"   --->   Operation 1774 'sub' 'sub_ln1171_157' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1775 [2/3] (2.45ns)   --->   "%mul_ln1171_137 = mul i14 %zext_ln1171_248, i14 59"   --->   Operation 1775 'mul' 'mul_ln1171_137' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1776 [2/3] (2.45ns)   --->   "%mul_ln1171_138 = mul i15 %zext_ln1171_251, i15 75"   --->   Operation 1776 'mul' 'mul_ln1171_138' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1777 [2/3] (2.45ns)   --->   "%mul_ln1171_139 = mul i13 %zext_ln1171_250, i13 8181"   --->   Operation 1777 'mul' 'mul_ln1171_139' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1778 [2/3] (2.45ns)   --->   "%mul_ln1171_140 = mul i14 %zext_ln1171_248, i14 43"   --->   Operation 1778 'mul' 'mul_ln1171_140' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1779 [2/3] (2.45ns)   --->   "%mul_ln1171_141 = mul i13 %zext_ln1171_256, i13 8179"   --->   Operation 1779 'mul' 'mul_ln1171_141' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1780 [2/3] (2.45ns)   --->   "%mul_ln717_58 = mul i13 %zext_ln1171_256, i13 23"   --->   Operation 1780 'mul' 'mul_ln717_58' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1781 [1/1] (1.41ns)   --->   "%add_ln712 = add i11 %sext_ln717_13, i11 %sext_ln717_23"   --->   Operation 1781 'add' 'add_ln712' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1782 [1/1] (1.48ns)   --->   "%add_ln712_4 = add i12 %sext_ln717_28, i12 %sext_ln1171_103"   --->   Operation 1782 'add' 'add_ln712_4' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1783 [1/1] (0.00ns)   --->   "%sext_ln712_12 = sext i13 %add_ln712_32"   --->   Operation 1783 'sext' 'sext_ln712_12' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1784 [1/1] (0.00ns)   --->   "%sext_ln712_13 = sext i13 %add_ln712_34"   --->   Operation 1784 'sext' 'sext_ln712_13' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1785 [1/1] (1.53ns)   --->   "%add_ln712_35 = add i14 %sext_ln712_13, i14 %sext_ln712_12"   --->   Operation 1785 'add' 'add_ln712_35' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1786 [1/1] (1.41ns)   --->   "%add_ln712_45 = add i10 %trunc_ln42_158, i10 %zext_ln42_216"   --->   Operation 1786 'add' 'add_ln712_45' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1787 [1/1] (1.41ns)   --->   "%add_ln712_59 = add i11 %zext_ln42_187, i11 %zext_ln42_197"   --->   Operation 1787 'add' 'add_ln712_59' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1788 [1/1] (1.30ns)   --->   "%add_ln712_62 = add i9 %zext_ln42_90, i9 96"   --->   Operation 1788 'add' 'add_ln712_62' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1789 [1/1] (1.41ns)   --->   "%add_ln712_67 = add i11 %sext_ln1171_80, i11 %sext_ln1171_92"   --->   Operation 1789 'add' 'add_ln712_67' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1790 [1/1] (0.00ns)   --->   "%sext_ln712_21 = sext i11 %add_ln712_67"   --->   Operation 1790 'sext' 'sext_ln712_21' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1791 [1/1] (1.48ns)   --->   "%add_ln712_68 = add i12 %sext_ln712_21, i12 %sext_ln42_19"   --->   Operation 1791 'add' 'add_ln712_68' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1792 [1/1] (1.41ns)   --->   "%add_ln712_75 = add i11 %zext_ln42_97, i11 %zext_ln42_129"   --->   Operation 1792 'add' 'add_ln712_75' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1793 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_76 = add i11 %trunc_ln42_109, i11 %zext_ln42_153"   --->   Operation 1793 'add' 'add_ln712_76' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1794 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_77 = add i11 %add_ln712_76, i11 %zext_ln42_137"   --->   Operation 1794 'add' 'add_ln712_77' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1795 [1/1] (1.41ns)   --->   "%add_ln712_93 = add i11 %zext_ln717_45, i11 %zext_ln42_98"   --->   Operation 1795 'add' 'add_ln712_93' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1796 [1/1] (1.41ns)   --->   "%add_ln712_98 = add i11 %zext_ln717_97, i11 96"   --->   Operation 1796 'add' 'add_ln712_98' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1797 [1/1] (0.00ns)   --->   "%zext_ln712_35 = zext i11 %add_ln712_98"   --->   Operation 1797 'zext' 'zext_ln712_35' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1798 [1/1] (1.48ns)   --->   "%add_ln712_99 = add i12 %zext_ln712_35, i12 %zext_ln42_189"   --->   Operation 1798 'add' 'add_ln712_99' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1799 [1/1] (1.48ns)   --->   "%add_ln712_103 = add i12 %sext_ln42_20, i12 %sext_ln717_9"   --->   Operation 1799 'add' 'add_ln712_103' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1800 [1/1] (0.00ns)   --->   "%sext_ln712_33 = sext i12 %add_ln712_104"   --->   Operation 1800 'sext' 'sext_ln712_33' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1801 [1/1] (1.54ns)   --->   "%add_ln712_105 = add i13 %sext_ln712_33, i13 %sext_ln1171_81"   --->   Operation 1801 'add' 'add_ln712_105' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1802 [1/1] (1.48ns)   --->   "%add_ln712_107 = add i12 %sext_ln1171_138, i12 %sext_ln1171_143"   --->   Operation 1802 'add' 'add_ln712_107' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1803 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_108 = add i13 %sext_ln1171_151, i13 %zext_ln717_6"   --->   Operation 1803 'add' 'add_ln712_108' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1804 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_109 = add i13 %add_ln712_108, i13 %sext_ln1171_148"   --->   Operation 1804 'add' 'add_ln712_109' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1805 [1/1] (1.48ns)   --->   "%add_ln712_116 = add i11 %zext_ln42_155, i11 %trunc_ln42_135"   --->   Operation 1805 'add' 'add_ln712_116' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1806 [1/1] (1.41ns)   --->   "%add_ln712_118 = add i10 %zext_ln42_54, i10 480"   --->   Operation 1806 'add' 'add_ln712_118' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1807 [1/1] (0.00ns)   --->   "%zext_ln712_41 = zext i10 %add_ln712_118"   --->   Operation 1807 'zext' 'zext_ln712_41' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1808 [1/1] (1.41ns)   --->   "%add_ln712_119 = add i11 %zext_ln712_41, i11 %zext_ln42_196"   --->   Operation 1808 'add' 'add_ln712_119' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1809 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_134 = add i11 %zext_ln42_229, i11 704"   --->   Operation 1809 'add' 'add_ln712_134' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1810 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_135 = add i11 %add_ln712_134, i11 %zext_ln42_171"   --->   Operation 1810 'add' 'add_ln712_135' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1811 [1/1] (1.48ns)   --->   "%add_ln712_160 = add i12 %zext_ln42_142, i12 %zext_ln42_150"   --->   Operation 1811 'add' 'add_ln712_160' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1812 [1/1] (1.36ns)   --->   "%add_ln712_177 = add i9 %trunc_ln42_151, i9 %zext_ln42_215"   --->   Operation 1812 'add' 'add_ln712_177' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1813 [1/1] (1.41ns)   --->   "%add_ln712_179 = add i11 %zext_ln42_223, i11 %zext_ln42_235"   --->   Operation 1813 'add' 'add_ln712_179' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1814 [1/1] (1.30ns)   --->   "%add_ln712_180 = add i9 %zext_ln42_56, i9 %zext_ln42_126"   --->   Operation 1814 'add' 'add_ln712_180' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1815 [1/1] (0.00ns)   --->   "%zext_ln712_68 = zext i9 %add_ln712_180"   --->   Operation 1815 'zext' 'zext_ln712_68' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1816 [1/1] (1.48ns)   --->   "%add_ln712_181 = add i11 %zext_ln712_68, i11 1056"   --->   Operation 1816 'add' 'add_ln712_181' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1817 [1/1] (0.00ns)   --->   "%zext_ln712_76 = zext i11 %add_ln712_200"   --->   Operation 1817 'zext' 'zext_ln712_76' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1818 [1/1] (1.48ns)   --->   "%add_ln712_201 = add i12 %zext_ln712_76, i12 %zext_ln42_224"   --->   Operation 1818 'add' 'add_ln712_201' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1819 [1/1] (1.48ns)   --->   "%add_ln712_225 = add i11 %zext_ln42_154, i11 %trunc_ln42_118"   --->   Operation 1819 'add' 'add_ln712_225' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1820 [1/1] (0.00ns)   --->   "%or_ln712_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 1, i8 %p_read_106"   --->   Operation 1820 'bitconcatenate' 'or_ln712_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1821 [1/1] (0.00ns)   --->   "%sext_ln712_69 = sext i9 %or_ln712_2"   --->   Operation 1821 'sext' 'sext_ln712_69' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1822 [1/1] (1.36ns)   --->   "%add_ln712_243 = add i10 %sext_ln712_69, i10 %zext_ln42_242"   --->   Operation 1822 'add' 'add_ln712_243' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1823 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_248 = add i12 %sext_ln1171_94, i12 %sext_ln1171_100"   --->   Operation 1823 'add' 'add_ln712_248' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1824 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_249 = add i12 %add_ln712_248, i12 %sext_ln42_26"   --->   Operation 1824 'add' 'add_ln712_249' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1825 [1/1] (0.00ns)   --->   "%zext_ln712_95 = zext i9 %add_ln712_252"   --->   Operation 1825 'zext' 'zext_ln712_95' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1826 [1/1] (1.41ns)   --->   "%add_ln712_253 = add i11 %zext_ln712_95, i11 %sext_ln1171_147"   --->   Operation 1826 'add' 'add_ln712_253' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1827 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_257 = add i11 %zext_ln42_147, i11 %zext_ln42_170"   --->   Operation 1827 'add' 'add_ln712_257' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1828 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_258 = add i11 %add_ln712_257, i11 %zext_ln42_131"   --->   Operation 1828 'add' 'add_ln712_258' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1829 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_272 = add i13 %sext_ln1171_144, i13 %sext_ln717_67"   --->   Operation 1829 'add' 'add_ln712_272' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1830 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_273 = add i13 %add_ln712_272, i13 %sext_ln1171_132"   --->   Operation 1830 'add' 'add_ln712_273' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1831 [1/1] (1.48ns)   --->   "%add_ln712_282 = add i11 %zext_ln42_230, i11 %trunc_ln42_188"   --->   Operation 1831 'add' 'add_ln712_282' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1832 [1/1] (1.54ns)   --->   "%add_ln712_287 = add i13 %sext_ln1171_87, i13 %sext_ln717_36"   --->   Operation 1832 'add' 'add_ln712_287' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1833 [1/1] (1.54ns)   --->   "%add_ln712_297 = add i12 %zext_ln42_78, i12 %trunc_ln42_81"   --->   Operation 1833 'add' 'add_ln712_297' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1834 [1/1] (1.48ns)   --->   "%add_ln712_309 = add i12 %sext_ln717_18, i12 %sext_ln1171_104"   --->   Operation 1834 'add' 'add_ln712_309' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1835 [1/1] (1.48ns)   --->   "%add_ln712_315 = add i12 %zext_ln42_39, i12 %zext_ln42_75"   --->   Operation 1835 'add' 'add_ln712_315' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1836 [1/1] (1.41ns)   --->   "%add_ln712_319 = add i11 %zext_ln42_88, i11 %zext_ln42_112"   --->   Operation 1836 'add' 'add_ln712_319' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1837 [1/1] (0.00ns)   --->   "%zext_ln712_121 = zext i11 %add_ln712_319"   --->   Operation 1837 'zext' 'zext_ln712_121' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1838 [1/1] (1.48ns)   --->   "%add_ln712_320 = add i12 %zext_ln712_121, i12 %zext_ln42_81"   --->   Operation 1838 'add' 'add_ln712_320' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1839 [1/1] (1.41ns)   --->   "%add_ln712_321 = add i11 %zext_ln42_120, i11 %zext_ln42_149"   --->   Operation 1839 'add' 'add_ln712_321' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1840 [1/1] (0.00ns)   --->   "%zext_ln712_123 = zext i11 %add_ln712_321"   --->   Operation 1840 'zext' 'zext_ln712_123' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1841 [1/1] (0.00ns)   --->   "%zext_ln712_124 = zext i11 %add_ln712_322"   --->   Operation 1841 'zext' 'zext_ln712_124' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1842 [1/1] (1.48ns)   --->   "%add_ln712_323 = add i12 %zext_ln712_124, i12 %zext_ln712_123"   --->   Operation 1842 'add' 'add_ln712_323' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1843 [1/1] (0.00ns)   --->   "%zext_ln712_127 = zext i11 %add_ln712_325"   --->   Operation 1843 'zext' 'zext_ln712_127' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1844 [1/1] (1.48ns)   --->   "%add_ln712_326 = add i12 %zext_ln712_127, i12 %zext_ln42_190"   --->   Operation 1844 'add' 'add_ln712_326' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1845 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_327 = add i12 %zext_ln42_231, i12 %zext_ln42_234"   --->   Operation 1845 'add' 'add_ln712_327' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1846 [1/1] (0.00ns)   --->   "%zext_ln712_129 = zext i11 %add_ln712_328"   --->   Operation 1846 'zext' 'zext_ln712_129' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1847 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_329 = add i12 %zext_ln712_129, i12 %add_ln712_327"   --->   Operation 1847 'add' 'add_ln712_329' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1848 [1/1] (1.48ns)   --->   "%add_ln712_356 = add i11 %trunc_ln42_59, i11 %zext_ln42_89"   --->   Operation 1848 'add' 'add_ln712_356' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1849 [1/1] (1.48ns)   --->   "%add_ln712_384 = add i12 %sext_ln42_19, i12 %trunc_ln717_161_cast"   --->   Operation 1849 'add' 'add_ln712_384' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1850 [1/1] (1.48ns)   --->   "%add_ln712_385 = add i12 %sext_ln1171_68, i12 %sext_ln1171_98"   --->   Operation 1850 'add' 'add_ln712_385' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1851 [1/1] (1.41ns)   --->   "%add_ln712_388 = add i11 %sext_ln717_34, i11 %sext_ln1171_123"   --->   Operation 1851 'add' 'add_ln712_388' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1852 [1/1] (0.00ns)   --->   "%sext_ln712_147 = sext i11 %add_ln712_388"   --->   Operation 1852 'sext' 'sext_ln712_147' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1853 [1/1] (1.48ns)   --->   "%add_ln712_389 = add i12 %sext_ln712_147, i12 %trunc_ln717_227_cast"   --->   Operation 1853 'add' 'add_ln712_389' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1854 [1/1] (1.48ns)   --->   "%add_ln712_390 = add i12 %sext_ln717_53, i12 %sext_ln717_58"   --->   Operation 1854 'add' 'add_ln712_390' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1855 [1/1] (1.41ns)   --->   "%add_ln712_391 = add i12 %sext_ln717_65, i12 %zext_ln1171_25"   --->   Operation 1855 'add' 'add_ln712_391' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1856 [1/1] (1.48ns)   --->   "%add_ln712_395 = add i11 %zext_ln42_80, i11 %trunc_ln42_69"   --->   Operation 1856 'add' 'add_ln712_395' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1857 [1/1] (0.00ns)   --->   "%zext_ln712_162 = zext i11 %add_ln712_416"   --->   Operation 1857 'zext' 'zext_ln712_162' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1858 [1/1] (0.00ns)   --->   "%zext_ln712_163 = zext i12 %add_ln712_417"   --->   Operation 1858 'zext' 'zext_ln712_163' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1859 [1/1] (1.54ns)   --->   "%add_ln712_418 = add i13 %zext_ln712_163, i13 %zext_ln712_162"   --->   Operation 1859 'add' 'add_ln712_418' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1860 [1/1] (0.00ns)   --->   "%zext_ln712_165 = zext i11 %add_ln712_419"   --->   Operation 1860 'zext' 'zext_ln712_165' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1861 [1/1] (0.00ns)   --->   "%sext_ln712_123 = sext i11 %add_ln712_420"   --->   Operation 1861 'sext' 'sext_ln712_123' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1862 [1/1] (1.48ns)   --->   "%add_ln712_421 = add i13 %sext_ln712_123, i13 %zext_ln712_165"   --->   Operation 1862 'add' 'add_ln712_421' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1863 [1/1] (1.41ns)   --->   "%add_ln712_424 = add i11 %sext_ln1171_59, i11 %sext_ln1171_78"   --->   Operation 1863 'add' 'add_ln712_424' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1864 [1/1] (0.00ns)   --->   "%sext_ln712_168 = sext i11 %add_ln712_424"   --->   Operation 1864 'sext' 'sext_ln712_168' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1865 [1/1] (1.48ns)   --->   "%add_ln712_425 = add i12 %sext_ln712_168, i12 %sext_ln1171_50"   --->   Operation 1865 'add' 'add_ln712_425' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1866 [1/1] (0.00ns)   --->   "%zext_ln712_168 = zext i11 %add_ln712_437"   --->   Operation 1866 'zext' 'zext_ln712_168' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1867 [1/1] (1.48ns)   --->   "%add_ln712_438 = add i12 %zext_ln712_168, i12 %zext_ln42_121"   --->   Operation 1867 'add' 'add_ln712_438' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1868 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_440 = add i11 %zext_ln42_175, i11 %zext_ln42_195"   --->   Operation 1868 'add' 'add_ln712_440' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1869 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_441 = add i11 %add_ln712_440, i11 %zext_ln42_168"   --->   Operation 1869 'add' 'add_ln712_441' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1870 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_459 = add i11 %trunc_ln42_25, i11 %zext_ln42_62"   --->   Operation 1870 'add' 'add_ln712_459' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1871 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_460 = add i11 %add_ln712_459, i11 %zext_ln42_11"   --->   Operation 1871 'add' 'add_ln712_460' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1872 [1/1] (1.48ns)   --->   "%add_ln712_461 = add i11 %trunc_ln42_59, i11 %zext_ln717_46"   --->   Operation 1872 'add' 'add_ln712_461' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1873 [1/1] (1.54ns)   --->   "%add_ln712_465 = add i12 %trunc_ln42_166, i12 %zext_ln42_228"   --->   Operation 1873 'add' 'add_ln712_465' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1874 [1/1] (1.41ns)   --->   "%add_ln712_468 = add i10 %zext_ln1171_182, i10 480"   --->   Operation 1874 'add' 'add_ln712_468' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1875 [1/1] (1.36ns)   --->   "%add_ln712_486 = add i10 %zext_ln42_141, i10 %zext_ln1171_170"   --->   Operation 1875 'add' 'add_ln712_486' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1876 [1/1] (1.36ns)   --->   "%add_ln712_493 = add i10 %sext_ln1171_69, i10 %sext_ln717_24"   --->   Operation 1876 'add' 'add_ln712_493' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1877 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_498 = add i13 %sext_ln717_61, i13 %sext_ln1171_150"   --->   Operation 1877 'add' 'add_ln712_498' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1878 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_499 = add i13 %add_ln712_498, i13 %sext_ln1171_134"   --->   Operation 1878 'add' 'add_ln712_499' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1879 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_516 = add i13 %sext_ln1171_109, i13 %sext_ln1171_113"   --->   Operation 1879 'add' 'add_ln712_516' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1880 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_517 = add i13 %add_ln712_516, i13 %sext_ln1171_96"   --->   Operation 1880 'add' 'add_ln712_517' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1881 [1/1] (1.36ns)   --->   "%add_ln712_559 = add i10 %sext_ln1171_60, i10 %sext_ln717_14"   --->   Operation 1881 'add' 'add_ln712_559' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1882 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_571 = add i12 %zext_ln717_14, i12 %zext_ln42_52"   --->   Operation 1882 'add' 'add_ln712_571' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1883 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_572 = add i12 %add_ln712_571, i12 %zext_ln42_20"   --->   Operation 1883 'add' 'add_ln712_572' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1884 [1/1] (0.00ns)   --->   "%zext_ln712_210 = zext i11 %add_ln712_576"   --->   Operation 1884 'zext' 'zext_ln712_210' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1885 [1/1] (1.48ns)   --->   "%add_ln712_577 = add i12 %zext_ln712_210, i12 %zext_ln717_64"   --->   Operation 1885 'add' 'add_ln712_577' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1886 [1/1] (0.00ns)   --->   "%zext_ln712_212 = zext i11 %add_ln712_578"   --->   Operation 1886 'zext' 'zext_ln712_212' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1887 [1/1] (1.41ns)   --->   "%add_ln712_579 = add i10 %zext_ln1171_159, i10 640"   --->   Operation 1887 'add' 'add_ln712_579' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1888 [1/1] (0.00ns)   --->   "%sext_ln712_184 = sext i10 %add_ln712_579"   --->   Operation 1888 'sext' 'sext_ln712_184' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1889 [1/1] (1.48ns)   --->   "%add_ln712_580 = add i12 %sext_ln712_184, i12 %zext_ln712_212"   --->   Operation 1889 'add' 'add_ln712_580' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.13>
ST_22 : Operation 1890 [1/1] (0.00ns)   --->   "%zext_ln1171 = zext i8 %p_read470"   --->   Operation 1890 'zext' 'zext_ln1171' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1891 [1/1] (0.00ns)   --->   "%zext_ln717_2 = zext i10 %shl_ln717_1"   --->   Operation 1891 'zext' 'zext_ln717_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1892 [1/1] (0.00ns)   --->   "%zext_ln1171_11 = zext i10 %mult_V_1"   --->   Operation 1892 'zext' 'zext_ln1171_11' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1893 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i14 %sub_ln1171"   --->   Operation 1893 'sext' 'sext_ln1171' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1894 [1/1] (1.52ns)   --->   "%sub_ln1171_1 = sub i15 %sext_ln1171, i15 %zext_ln1171_4"   --->   Operation 1894 'sub' 'sub_ln1171_1' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1895 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_1, i32 3, i32 14"   --->   Operation 1895 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1896 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i13 %mult_V_3" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1896 'sext' 'sext_ln42' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1897 [1/3] (2.45ns)   --->   "%mul_ln1171 = mul i15 %zext_ln1171_4, i15 32725"   --->   Operation 1897 'mul' 'mul_ln1171' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1898 [1/1] (0.00ns)   --->   "%trunc_ln717_s = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171, i32 3, i32 14"   --->   Operation 1898 'partselect' 'trunc_ln717_s' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1899 [1/1] (1.41ns)   --->   "%sub_ln717 = sub i11 %zext_ln717_2, i11 %zext_ln1171"   --->   Operation 1899 'sub' 'sub_ln717' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1900 [1/1] (0.00ns)   --->   "%trunc_ln717_119 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln717, i32 3, i32 10"   --->   Operation 1900 'partselect' 'trunc_ln717_119' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1901 [2/3] (2.45ns)   --->   "%mul_ln1171_2 = mul i16 %r_V_0, i16 65445"   --->   Operation 1901 'mul' 'mul_ln1171_2' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1902 [1/1] (0.00ns)   --->   "%sext_ln1171_46 = sext i11 %trunc_ln717_120"   --->   Operation 1902 'sext' 'sext_ln1171_46' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1903 [1/1] (0.00ns)   --->   "%zext_ln42_3 = zext i11 %mult_V_16" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1903 'zext' 'zext_ln42_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1904 [1/1] (1.41ns)   --->   "%sub_ln1171_162 = sub i11 %zext_ln1171, i11 %zext_ln717_2"   --->   Operation 1904 'sub' 'sub_ln1171_162' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1905 [1/1] (0.00ns)   --->   "%trunc_ln717_121 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_162, i32 3, i32 10"   --->   Operation 1905 'partselect' 'trunc_ln717_121' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1906 [1/1] (0.00ns)   --->   "%zext_ln42_4 = zext i11 %trunc_ln42_2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1906 'zext' 'zext_ln42_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1907 [1/1] (0.00ns)   --->   "%sext_ln42_5 = sext i13 %mult_V_28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1907 'sext' 'sext_ln42_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1908 [1/1] (0.00ns)   --->   "%sext_ln1171_47 = sext i10 %trunc_ln717_124"   --->   Operation 1908 'sext' 'sext_ln1171_47' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1909 [2/3] (2.45ns)   --->   "%mul_ln717_1 = mul i12 %zext_ln1171_18, i12 13"   --->   Operation 1909 'mul' 'mul_ln717_1' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1910 [1/1] (0.00ns)   --->   "%sext_ln717_2 = sext i11 %trunc_ln717_125"   --->   Operation 1910 'sext' 'sext_ln717_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1911 [1/1] (0.00ns)   --->   "%zext_ln42_10 = zext i10 %mult_V_40" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1911 'zext' 'zext_ln42_10' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1912 [2/3] (2.45ns)   --->   "%mul_ln1171_6 = mul i14 %zext_ln1171_16, i14 16361"   --->   Operation 1912 'mul' 'mul_ln1171_6' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1913 [1/1] (0.00ns)   --->   "%sext_ln1171_49 = sext i10 %trunc_ln717_127"   --->   Operation 1913 'sext' 'sext_ln1171_49' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1914 [1/1] (0.00ns)   --->   "%sext_ln1171_8 = sext i15 %sub_ln1171_11"   --->   Operation 1914 'sext' 'sext_ln1171_8' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1915 [1/1] (0.00ns)   --->   "%shl_ln1171_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_122, i3 0"   --->   Operation 1915 'bitconcatenate' 'shl_ln1171_s' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1916 [1/1] (0.00ns)   --->   "%zext_ln1171_24 = zext i11 %shl_ln1171_s"   --->   Operation 1916 'zext' 'zext_ln1171_24' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1917 [1/1] (1.53ns)   --->   "%sub_ln1171_12 = sub i16 %sext_ln1171_8, i16 %zext_ln1171_24"   --->   Operation 1917 'sub' 'sub_ln1171_12' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1918 [1/1] (0.00ns)   --->   "%mult_V_52 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_12, i32 3, i32 15"   --->   Operation 1918 'partselect' 'mult_V_52' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1919 [1/1] (0.00ns)   --->   "%zext_ln717_7 = zext i11 %shl_ln1171_s"   --->   Operation 1919 'zext' 'zext_ln717_7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1920 [1/1] (1.48ns)   --->   "%sub_ln717_3 = sub i12 %zext_ln717_7, i12 %zext_ln1171_18"   --->   Operation 1920 'sub' 'sub_ln717_3' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1921 [1/1] (0.00ns)   --->   "%trunc_ln717_129 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_3, i32 3, i32 11"   --->   Operation 1921 'partselect' 'trunc_ln717_129' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1922 [1/1] (0.00ns)   --->   "%zext_ln1171_28 = zext i8 %p_read_121"   --->   Operation 1922 'zext' 'zext_ln1171_28' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1923 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_121, i3 0"   --->   Operation 1923 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1924 [1/1] (0.00ns)   --->   "%zext_ln1171_29 = zext i11 %tmp_2"   --->   Operation 1924 'zext' 'zext_ln1171_29' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1925 [1/1] (1.48ns)   --->   "%sub_ln1171_164 = sub i12 %zext_ln1171_28, i12 %zext_ln1171_29"   --->   Operation 1925 'sub' 'sub_ln1171_164' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1926 [1/1] (0.00ns)   --->   "%trunc_ln717_132 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_164, i32 3, i32 11"   --->   Operation 1926 'partselect' 'trunc_ln717_132' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1927 [1/1] (1.48ns)   --->   "%sub_ln1171_13 = sub i12 0, i12 %zext_ln1171_29"   --->   Operation 1927 'sub' 'sub_ln1171_13' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1928 [1/1] (1.48ns)   --->   "%add_ln717_1 = add i12 %zext_ln1171_29, i12 %zext_ln1171_28"   --->   Operation 1928 'add' 'add_ln717_1' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1929 [1/1] (0.00ns)   --->   "%mult_V_77 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717_1, i32 3, i32 11"   --->   Operation 1929 'partselect' 'mult_V_77' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1930 [2/3] (2.45ns)   --->   "%mul_ln1171_8 = mul i14 %zext_ln1171_26, i14 55"   --->   Operation 1930 'mul' 'mul_ln1171_8' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1931 [2/3] (2.45ns)   --->   "%mul_ln1171_10 = mul i13 %zext_ln1171_27, i13 8179"   --->   Operation 1931 'mul' 'mul_ln1171_10' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1932 [1/1] (0.00ns)   --->   "%shl_ln1171_8 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_121, i1 0"   --->   Operation 1932 'bitconcatenate' 'shl_ln1171_8' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1933 [1/1] (0.00ns)   --->   "%zext_ln1171_31 = zext i9 %shl_ln1171_8"   --->   Operation 1933 'zext' 'zext_ln1171_31' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1934 [1/1] (1.48ns)   --->   "%sub_ln1171_16 = sub i12 %zext_ln1171_31, i12 %zext_ln1171_29"   --->   Operation 1934 'sub' 'sub_ln1171_16' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1935 [1/1] (0.00ns)   --->   "%trunc_ln717_136 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_16, i32 3, i32 11"   --->   Operation 1935 'partselect' 'trunc_ln717_136' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1936 [1/1] (0.00ns)   --->   "%zext_ln42_19 = zext i10 %trunc_ln42_6" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1936 'zext' 'zext_ln42_19' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1937 [1/1] (1.48ns)   --->   "%sub_ln717_5 = sub i12 %zext_ln1171_29, i12 %zext_ln1171_28"   --->   Operation 1937 'sub' 'sub_ln717_5' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1938 [1/1] (0.00ns)   --->   "%trunc_ln717_138 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_5, i32 3, i32 11"   --->   Operation 1938 'partselect' 'trunc_ln717_138' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1939 [1/1] (0.00ns)   --->   "%zext_ln42_22 = zext i10 %mult_V_95" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1939 'zext' 'zext_ln42_22' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1940 [1/1] (0.00ns)   --->   "%r_V_3 = zext i8 %p_read_120"   --->   Operation 1940 'zext' 'r_V_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1941 [1/1] (0.00ns)   --->   "%zext_ln1171_35 = zext i8 %p_read_120"   --->   Operation 1941 'zext' 'zext_ln1171_35' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1942 [2/3] (2.45ns)   --->   "%mul_ln717_6 = mul i12 %zext_ln1171_33, i12 13"   --->   Operation 1942 'mul' 'mul_ln717_6' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1943 [2/3] (2.45ns)   --->   "%mul_ln1171_14 = mul i14 %zext_ln1171_36, i14 37"   --->   Operation 1943 'mul' 'mul_ln1171_14' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1944 [1/1] (0.00ns)   --->   "%sext_ln42_13 = sext i12 %trunc_ln717_139" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1944 'sext' 'sext_ln42_13' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1945 [1/1] (0.00ns)   --->   "%shl_ln1171_11 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read_120, i7 0"   --->   Operation 1945 'bitconcatenate' 'shl_ln1171_11' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1946 [1/1] (0.00ns)   --->   "%zext_ln1171_41 = zext i15 %shl_ln1171_11"   --->   Operation 1946 'zext' 'zext_ln1171_41' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1947 [1/1] (0.00ns)   --->   "%zext_ln1171_42 = zext i11 %shl_ln1171_12"   --->   Operation 1947 'zext' 'zext_ln1171_42' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1948 [1/1] (0.00ns)   --->   "%zext_ln1171_43 = zext i11 %shl_ln1171_12"   --->   Operation 1948 'zext' 'zext_ln1171_43' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1949 [1/1] (1.53ns)   --->   "%sub_ln1171_18 = sub i16 %zext_ln1171_42, i16 %zext_ln1171_41"   --->   Operation 1949 'sub' 'sub_ln1171_18' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1950 [1/1] (0.00ns)   --->   "%mult_V_100 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_18, i32 3, i32 15"   --->   Operation 1950 'partselect' 'mult_V_100' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1951 [1/1] (0.00ns)   --->   "%sext_ln42_15 = sext i9 %trunc_ln717_140" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1951 'sext' 'sext_ln42_15' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1952 [1/1] (0.00ns)   --->   "%zext_ln42_26 = zext i10 %sext_ln42_15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1952 'zext' 'zext_ln42_26' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1953 [1/1] (0.00ns)   --->   "%zext_ln42_27 = zext i10 %trunc_ln42_13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1953 'zext' 'zext_ln42_27' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1954 [1/1] (0.00ns)   --->   "%shl_ln1171_13 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_120, i5 0"   --->   Operation 1954 'bitconcatenate' 'shl_ln1171_13' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1955 [1/1] (0.00ns)   --->   "%zext_ln1171_44 = zext i13 %shl_ln1171_13"   --->   Operation 1955 'zext' 'zext_ln1171_44' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1956 [1/1] (1.53ns)   --->   "%add_ln1171_2 = add i14 %zext_ln1171_44, i14 %zext_ln1171_43"   --->   Operation 1956 'add' 'add_ln1171_2' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1957 [1/1] (0.00ns)   --->   "%mult_V_104 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_ln1171_2, i32 3, i32 13"   --->   Operation 1957 'partselect' 'mult_V_104' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1958 [3/3] (2.45ns)   --->   "%mul_ln1171_15 = mul i16 %r_V_3, i16 65461"   --->   Operation 1958 'mul' 'mul_ln1171_15' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1959 [1/1] (1.30ns)   --->   "%sub_ln1171_19 = sub i9 0, i9 %zext_ln1171_35"   --->   Operation 1959 'sub' 'sub_ln1171_19' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1960 [1/1] (0.00ns)   --->   "%trunc_ln717_141 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %sub_ln1171_19, i32 3, i32 8"   --->   Operation 1960 'partselect' 'trunc_ln717_141' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1961 [1/1] (0.00ns)   --->   "%sext_ln1171_52 = sext i6 %trunc_ln717_141"   --->   Operation 1961 'sext' 'sext_ln1171_52' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1962 [3/3] (2.45ns)   --->   "%mul_ln1171_16 = mul i14 %zext_ln1171_36, i14 59"   --->   Operation 1962 'mul' 'mul_ln1171_16' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1963 [3/3] (2.45ns)   --->   "%mul_ln1171_17 = mul i16 %r_V_3, i16 65460"   --->   Operation 1963 'mul' 'mul_ln1171_17' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1964 [1/1] (0.00ns)   --->   "%sext_ln42_18 = sext i12 %trunc_ln717_143" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1964 'sext' 'sext_ln42_18' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1965 [1/1] (0.00ns)   --->   "%sext_ln717_6 = sext i12 %trunc_ln717_145"   --->   Operation 1965 'sext' 'sext_ln717_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1966 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_119, i5 0"   --->   Operation 1966 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1967 [1/1] (0.00ns)   --->   "%zext_ln1171_50 = zext i13 %tmp_3"   --->   Operation 1967 'zext' 'zext_ln1171_50' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1968 [1/1] (1.53ns)   --->   "%sub_ln1171_165 = sub i14 %zext_ln1171_49, i14 %zext_ln1171_50"   --->   Operation 1968 'sub' 'sub_ln1171_165' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1969 [1/1] (0.00ns)   --->   "%trunc_ln717_146 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_165, i32 3, i32 13"   --->   Operation 1969 'partselect' 'trunc_ln717_146' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1970 [1/1] (1.53ns)   --->   "%sub_ln1171_23 = sub i14 0, i14 %zext_ln1171_50"   --->   Operation 1970 'sub' 'sub_ln1171_23' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1971 [1/1] (0.00ns)   --->   "%trunc_ln717_149 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_23, i32 3, i32 13"   --->   Operation 1971 'partselect' 'trunc_ln717_149' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1972 [3/3] (2.45ns)   --->   "%mul_ln1171_23 = mul i14 %zext_ln1171_49, i14 42"   --->   Operation 1972 'mul' 'mul_ln1171_23' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1973 [1/1] (0.00ns)   --->   "%zext_ln42_34 = zext i11 %trunc_ln42_20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1973 'zext' 'zext_ln42_34' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1974 [1/1] (0.00ns)   --->   "%zext_ln1171_53 = zext i11 %shl_ln1171_14"   --->   Operation 1974 'zext' 'zext_ln1171_53' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1975 [1/1] (1.53ns)   --->   "%sub_ln1171_24 = sub i14 %zext_ln1171_53, i14 %zext_ln1171_50"   --->   Operation 1975 'sub' 'sub_ln1171_24' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1976 [1/1] (0.00ns)   --->   "%trunc_ln717_150 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_24, i32 3, i32 13"   --->   Operation 1976 'partselect' 'trunc_ln717_150' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1977 [1/1] (0.00ns)   --->   "%sext_ln717_8 = sext i10 %trunc_ln717_153"   --->   Operation 1977 'sext' 'sext_ln717_8' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1978 [1/1] (0.00ns)   --->   "%sext_ln1171_58 = sext i11 %trunc_ln717_154"   --->   Operation 1978 'sext' 'sext_ln1171_58' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1979 [3/3] (2.45ns)   --->   "%mul_ln717_8 = mul i13 %zext_ln1171_5, i13 27"   --->   Operation 1979 'mul' 'mul_ln717_8' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1980 [3/3] (2.45ns)   --->   "%mul_ln1171_29 = mul i14 %zext_ln1171_62, i14 16359"   --->   Operation 1980 'mul' 'mul_ln1171_29' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1981 [3/3] (2.45ns)   --->   "%mul_ln717_10 = mul i13 %zext_ln1171_61, i13 22"   --->   Operation 1981 'mul' 'mul_ln717_10' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1982 [1/1] (0.00ns)   --->   "%zext_ln42_40 = zext i10 %trunc_ln42_28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1982 'zext' 'zext_ln42_40' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1983 [1/1] (0.00ns)   --->   "%sext_ln1171_11 = sext i13 %sub_ln1171_29"   --->   Operation 1983 'sext' 'sext_ln1171_11' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1984 [1/1] (1.53ns)   --->   "%sub_ln1171_30 = sub i14 %sext_ln1171_11, i14 %zext_ln1171_64"   --->   Operation 1984 'sub' 'sub_ln1171_30' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1985 [1/1] (0.00ns)   --->   "%trunc_ln717_160 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_30, i32 3, i32 13"   --->   Operation 1985 'partselect' 'trunc_ln717_160' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1986 [1/1] (0.00ns)   --->   "%r_V_7 = zext i8 %p_read_116"   --->   Operation 1986 'zext' 'r_V_7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1987 [1/1] (0.00ns)   --->   "%zext_ln1171_68 = zext i8 %p_read_116"   --->   Operation 1987 'zext' 'zext_ln1171_68' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1988 [1/1] (0.00ns)   --->   "%sext_ln717_10 = sext i11 %trunc_ln717_162"   --->   Operation 1988 'sext' 'sext_ln717_10' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1989 [1/1] (0.00ns)   --->   "%sext_ln42_22 = sext i9 %trunc_ln717_163" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1989 'sext' 'sext_ln42_22' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1990 [1/1] (0.00ns)   --->   "%zext_ln42_50 = zext i10 %sext_ln42_22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1990 'zext' 'zext_ln42_50' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1991 [1/1] (0.00ns)   --->   "%shl_ln1171_20 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read_116, i7 0"   --->   Operation 1991 'bitconcatenate' 'shl_ln1171_20' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1992 [1/1] (0.00ns)   --->   "%zext_ln1171_72 = zext i15 %shl_ln1171_20"   --->   Operation 1992 'zext' 'zext_ln1171_72' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1993 [1/1] (1.53ns)   --->   "%sub_ln1171_34 = sub i16 %zext_ln1171_72, i16 %r_V_7"   --->   Operation 1993 'sub' 'sub_ln1171_34' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1994 [1/1] (0.00ns)   --->   "%trunc_ln42_32 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_34, i32 3, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1994 'partselect' 'trunc_ln42_32' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1995 [1/1] (1.30ns)   --->   "%sub_ln1171_35 = sub i9 0, i9 %zext_ln1171_68"   --->   Operation 1995 'sub' 'sub_ln1171_35' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1996 [1/1] (0.00ns)   --->   "%trunc_ln717_164 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %sub_ln1171_35, i32 3, i32 8"   --->   Operation 1996 'partselect' 'trunc_ln717_164' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1997 [1/1] (0.00ns)   --->   "%sext_ln1171_65 = sext i10 %trunc_ln717_165"   --->   Operation 1997 'sext' 'sext_ln1171_65' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1998 [1/1] (0.00ns)   --->   "%zext_ln42_48 = zext i11 %trunc_ln42_33" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1998 'zext' 'zext_ln42_48' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1999 [1/1] (0.00ns)   --->   "%zext_ln42_49 = zext i11 %trunc_ln42_34" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1999 'zext' 'zext_ln42_49' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2000 [1/1] (0.00ns)   --->   "%shl_ln1171_21 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read_116, i6 0"   --->   Operation 2000 'bitconcatenate' 'shl_ln1171_21' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2001 [1/1] (0.00ns)   --->   "%zext_ln1171_73 = zext i14 %shl_ln1171_21"   --->   Operation 2001 'zext' 'zext_ln1171_73' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2002 [1/1] (0.00ns)   --->   "%zext_ln1171_74 = zext i11 %shl_ln717_8"   --->   Operation 2002 'zext' 'zext_ln1171_74' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2003 [1/1] (1.52ns)   --->   "%sub_ln1171_36 = sub i15 %zext_ln1171_73, i15 %zext_ln1171_74"   --->   Operation 2003 'sub' 'sub_ln1171_36' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2004 [1/1] (0.00ns)   --->   "%trunc_ln717_166 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_36, i32 3, i32 14"   --->   Operation 2004 'partselect' 'trunc_ln717_166' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2005 [1/1] (0.00ns)   --->   "%zext_ln42_51 = zext i11 %trunc_ln42_36" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2005 'zext' 'zext_ln42_51' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2006 [1/1] (0.00ns)   --->   "%sext_ln717_12 = sext i10 %trunc_ln717_171"   --->   Operation 2006 'sext' 'sext_ln717_12' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2007 [1/1] (0.00ns)   --->   "%zext_ln42_60 = zext i10 %trunc_ln42_43" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2007 'zext' 'zext_ln42_60' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2008 [1/1] (0.00ns)   --->   "%zext_ln42_63 = zext i11 %mult_V_266" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2008 'zext' 'zext_ln42_63' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2009 [1/1] (0.00ns)   --->   "%zext_ln42_64 = zext i11 %trunc_ln42_46" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2009 'zext' 'zext_ln42_64' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2010 [1/1] (0.00ns)   --->   "%zext_ln42_65 = zext i10 %trunc_ln42_47" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2010 'zext' 'zext_ln42_65' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2011 [1/1] (0.00ns)   --->   "%sext_ln1171_70 = sext i11 %trunc_ln717_175"   --->   Operation 2011 'sext' 'sext_ln1171_70' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2012 [1/1] (0.00ns)   --->   "%sext_ln1171_71 = sext i10 %trunc_ln717_176"   --->   Operation 2012 'sext' 'sext_ln1171_71' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2013 [1/1] (0.00ns)   --->   "%sext_ln1171_72 = sext i8 %trunc_ln717_177"   --->   Operation 2013 'sext' 'sext_ln1171_72' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2014 [1/1] (0.00ns)   --->   "%zext_ln42_68 = zext i10 %trunc_ln42_49" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2014 'zext' 'zext_ln42_68' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2015 [1/1] (0.00ns)   --->   "%zext_ln1171_81 = zext i8 %p_read_114"   --->   Operation 2015 'zext' 'zext_ln1171_81' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2016 [1/1] (0.00ns)   --->   "%zext_ln42_70 = zext i10 %trunc_ln42_51" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2016 'zext' 'zext_ln42_70' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2017 [1/1] (1.54ns)   --->   "%add_ln717_11 = add i13 %zext_ln717_34, i13 %zext_ln1171_80"   --->   Operation 2017 'add' 'add_ln717_11' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2018 [1/1] (0.00ns)   --->   "%trunc_ln42_52 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln717_11, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2018 'partselect' 'trunc_ln42_52' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2019 [1/1] (1.30ns)   --->   "%sub_ln1171_43 = sub i9 0, i9 %zext_ln1171_81"   --->   Operation 2019 'sub' 'sub_ln1171_43' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2020 [1/1] (0.00ns)   --->   "%trunc_ln717_179 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %sub_ln1171_43, i32 3, i32 8"   --->   Operation 2020 'partselect' 'trunc_ln717_179' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2021 [1/1] (0.00ns)   --->   "%sext_ln717_15 = sext i10 %trunc_ln717_180"   --->   Operation 2021 'sext' 'sext_ln717_15' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2022 [1/1] (0.00ns)   --->   "%zext_ln42_74 = zext i9 %trunc_ln42_53" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2022 'zext' 'zext_ln42_74' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2023 [1/1] (0.00ns)   --->   "%sext_ln1171_75 = sext i11 %trunc_ln717_181"   --->   Operation 2023 'sext' 'sext_ln1171_75' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2024 [1/1] (0.00ns)   --->   "%sext_ln1171_76 = sext i11 %trunc_ln717_182"   --->   Operation 2024 'sext' 'sext_ln1171_76' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2025 [1/1] (0.00ns)   --->   "%sext_ln717_17 = sext i10 %trunc_ln717_183"   --->   Operation 2025 'sext' 'sext_ln717_17' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2026 [1/1] (1.54ns)   --->   "%sub_ln717_16 = sub i13 %zext_ln717_34, i13 %zext_ln1171_80"   --->   Operation 2026 'sub' 'sub_ln717_16' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2027 [1/1] (0.00ns)   --->   "%mult_V_301 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_16, i32 3, i32 12"   --->   Operation 2027 'partselect' 'mult_V_301' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2028 [1/1] (0.00ns)   --->   "%sext_ln42_25 = sext i8 %trunc_ln717_185" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2028 'sext' 'sext_ln42_25' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2029 [1/1] (0.00ns)   --->   "%zext_ln42_83 = zext i10 %sext_ln42_25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2029 'zext' 'zext_ln42_83' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2030 [1/1] (0.00ns)   --->   "%sext_ln1171_77 = sext i11 %trunc_ln717_186"   --->   Operation 2030 'sext' 'sext_ln1171_77' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2031 [1/1] (0.00ns)   --->   "%zext_ln1171_86 = zext i8 %p_read_113"   --->   Operation 2031 'zext' 'zext_ln1171_86' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2032 [1/1] (0.00ns)   --->   "%zext_ln1171_88 = zext i8 %p_read_113"   --->   Operation 2032 'zext' 'zext_ln1171_88' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2033 [1/1] (0.00ns)   --->   "%sext_ln1171_16 = sext i14 %sub_ln1171_48"   --->   Operation 2033 'sext' 'sext_ln1171_16' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2034 [1/1] (1.52ns)   --->   "%sub_ln1171_49 = sub i15 %sext_ln1171_16, i15 %zext_ln1171_88"   --->   Operation 2034 'sub' 'sub_ln1171_49' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2035 [1/1] (0.00ns)   --->   "%trunc_ln717_188 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_49, i32 3, i32 14"   --->   Operation 2035 'partselect' 'trunc_ln717_188' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2036 [1/1] (1.30ns)   --->   "%sub_ln1171_53 = sub i9 0, i9 %zext_ln1171_86"   --->   Operation 2036 'sub' 'sub_ln1171_53' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2037 [1/1] (0.00ns)   --->   "%trunc_ln717_195 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %sub_ln1171_53, i32 3, i32 8"   --->   Operation 2037 'partselect' 'trunc_ln717_195' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2038 [1/1] (0.00ns)   --->   "%sext_ln1171_82 = sext i6 %trunc_ln717_195"   --->   Operation 2038 'sext' 'sext_ln1171_82' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2039 [1/1] (0.00ns)   --->   "%sext_ln717_22 = sext i12 %trunc_ln717_197"   --->   Operation 2039 'sext' 'sext_ln717_22' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2040 [1/1] (0.00ns)   --->   "%sext_ln1171_84 = sext i12 %trunc_ln717_198"   --->   Operation 2040 'sext' 'sext_ln1171_84' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2041 [1/1] (0.00ns)   --->   "%zext_ln42_85 = zext i11 %trunc_ln42_65" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2041 'zext' 'zext_ln42_85' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2042 [1/1] (0.00ns)   --->   "%sext_ln1171_86 = sext i11 %trunc_ln717_200"   --->   Operation 2042 'sext' 'sext_ln1171_86' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2043 [1/1] (0.00ns)   --->   "%zext_ln42_94 = zext i7 %mult_V_418" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2043 'zext' 'zext_ln42_94' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2044 [1/1] (0.00ns)   --->   "%zext_ln42_95 = zext i7 %mult_V_418" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2044 'zext' 'zext_ln42_95' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2045 [1/1] (0.00ns)   --->   "%zext_ln42_96 = zext i7 %mult_V_418" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2045 'zext' 'zext_ln42_96' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2046 [1/1] (0.00ns)   --->   "%sext_ln717_25 = sext i9 %mult_V_421"   --->   Operation 2046 'sext' 'sext_ln717_25' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2047 [1/1] (0.00ns)   --->   "%zext_ln717_49 = zext i10 %sext_ln717_25"   --->   Operation 2047 'zext' 'zext_ln717_49' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2048 [1/1] (0.00ns)   --->   "%zext_ln42_100 = zext i10 %trunc_ln42_73" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2048 'zext' 'zext_ln42_100' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2049 [1/1] (0.00ns)   --->   "%sext_ln717_26 = sext i9 %trunc_ln717_207"   --->   Operation 2049 'sext' 'sext_ln717_26' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2050 [1/1] (0.00ns)   --->   "%zext_ln42_102 = zext i6 %mult_V_431" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2050 'zext' 'zext_ln42_102' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2051 [1/1] (0.00ns)   --->   "%zext_ln42_103 = zext i6 %mult_V_431" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2051 'zext' 'zext_ln42_103' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2052 [1/1] (0.00ns)   --->   "%zext_ln42_104 = zext i10 %trunc_ln42_75" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2052 'zext' 'zext_ln42_104' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2053 [1/1] (0.00ns)   --->   "%sext_ln42_30 = sext i11 %trunc_ln717_208" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2053 'sext' 'sext_ln42_30' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2054 [1/1] (0.00ns)   --->   "%sext_ln1171_88 = sext i10 %trunc_ln717_209"   --->   Operation 2054 'sext' 'sext_ln1171_88' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2055 [1/1] (0.00ns)   --->   "%sext_ln1171_89 = sext i10 %trunc_ln717_210"   --->   Operation 2055 'sext' 'sext_ln1171_89' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2056 [1/1] (0.00ns)   --->   "%sext_ln1171_90 = sext i10 %trunc_ln717_210"   --->   Operation 2056 'sext' 'sext_ln1171_90' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2057 [1/1] (0.00ns)   --->   "%sext_ln717_27 = sext i10 %trunc_ln717_216"   --->   Operation 2057 'sext' 'sext_ln717_27' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2058 [1/1] (0.00ns)   --->   "%zext_ln42_110 = zext i11 %trunc_ln42_80" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2058 'zext' 'zext_ln42_110' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2059 [1/1] (0.00ns)   --->   "%zext_ln42_111 = zext i11 %trunc_ln42_82" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2059 'zext' 'zext_ln42_111' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2060 [1/1] (0.00ns)   --->   "%zext_ln42_113 = zext i11 %trunc_ln42_84" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2060 'zext' 'zext_ln42_113' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2061 [1/1] (0.00ns)   --->   "%sext_ln42_31 = sext i12 %trunc_ln717_219" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2061 'sext' 'sext_ln42_31' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2062 [1/1] (0.00ns)   --->   "%sext_ln42_32 = sext i10 %trunc_ln717_223" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2062 'sext' 'sext_ln42_32' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2063 [1/1] (0.00ns)   --->   "%sext_ln1171_99 = sext i10 %trunc_ln717_223"   --->   Operation 2063 'sext' 'sext_ln1171_99' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2064 [1/1] (0.00ns)   --->   "%zext_ln42_119 = zext i10 %trunc_ln42_89" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2064 'zext' 'zext_ln42_119' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2065 [1/1] (0.00ns)   --->   "%sext_ln42_33 = sext i8 %trunc_ln717_225" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2065 'sext' 'sext_ln42_33' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2066 [1/1] (0.00ns)   --->   "%zext_ln42_138 = zext i10 %sext_ln42_33" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2066 'zext' 'zext_ln42_138' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2067 [1/1] (0.00ns)   --->   "%sext_ln42_34 = sext i13 %mult_V_503" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2067 'sext' 'sext_ln42_34' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2068 [1/1] (0.00ns)   --->   "%sext_ln717_30 = sext i12 %trunc_ln717_228"   --->   Operation 2068 'sext' 'sext_ln717_30' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2069 [1/1] (0.00ns)   --->   "%zext_ln42_128 = zext i9 %trunc_ln42_94" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2069 'zext' 'zext_ln42_128' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2070 [1/1] (0.00ns)   --->   "%sext_ln1171_102 = sext i8 %trunc_ln717_229"   --->   Operation 2070 'sext' 'sext_ln1171_102' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2071 [1/1] (0.00ns)   --->   "%sext_ln717_31 = sext i11 %trunc_ln717_230"   --->   Operation 2071 'sext' 'sext_ln717_31' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2072 [1/1] (0.00ns)   --->   "%zext_ln42_132 = zext i6 %mult_V_520" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2072 'zext' 'zext_ln42_132' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2073 [1/1] (0.00ns)   --->   "%zext_ln42_133 = zext i10 %trunc_ln42_99" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2073 'zext' 'zext_ln42_133' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2074 [1/1] (0.00ns)   --->   "%sext_ln1171_105 = sext i6 %trunc_ln717_233"   --->   Operation 2074 'sext' 'sext_ln1171_105' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2075 [1/1] (0.00ns)   --->   "%trunc_ln717_237_cast = sext i11 %trunc_ln717_237"   --->   Operation 2075 'sext' 'trunc_ln717_237_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2076 [1/1] (0.00ns)   --->   "%zext_ln1171_136 = zext i8 %p_read_107"   --->   Operation 2076 'zext' 'zext_ln1171_136' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2077 [1/1] (0.00ns)   --->   "%sext_ln1171_106 = sext i6 %trunc_ln717_238"   --->   Operation 2077 'sext' 'sext_ln1171_106' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2078 [1/1] (0.00ns)   --->   "%sext_ln42_36 = sext i8 %trunc_ln717_240" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2078 'sext' 'sext_ln42_36' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2079 [1/1] (0.00ns)   --->   "%zext_ln42_145 = zext i10 %sext_ln42_36" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2079 'zext' 'zext_ln42_145' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2080 [1/1] (0.00ns)   --->   "%sext_ln1171_107 = sext i11 %trunc_ln717_241"   --->   Operation 2080 'sext' 'sext_ln1171_107' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2081 [1/1] (0.00ns)   --->   "%zext_ln42_140 = zext i13 %trunc_ln42_105" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2081 'zext' 'zext_ln42_140' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2082 [1/1] (0.00ns)   --->   "%sext_ln1171_108 = sext i10 %trunc_ln717_242"   --->   Operation 2082 'sext' 'sext_ln1171_108' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2083 [1/1] (0.00ns)   --->   "%sext_ln717_39 = sext i11 %trunc_ln717_247"   --->   Operation 2083 'sext' 'sext_ln717_39' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2084 [1/1] (0.00ns)   --->   "%sext_ln1171_110 = sext i10 %trunc_ln717_249"   --->   Operation 2084 'sext' 'sext_ln1171_110' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2085 [1/1] (0.00ns)   --->   "%zext_ln42_146 = zext i9 %trunc_ln42_110" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2085 'zext' 'zext_ln42_146' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2086 [1/1] (0.00ns)   --->   "%sext_ln42_38 = sext i12 %trunc_ln717_250" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2086 'sext' 'sext_ln42_38' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2087 [1/1] (0.00ns)   --->   "%zext_ln42_148 = zext i11 %trunc_ln42_112" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2087 'zext' 'zext_ln42_148' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2088 [1/1] (0.00ns)   --->   "%sext_ln1171_112 = sext i12 %trunc_ln717_252"   --->   Operation 2088 'sext' 'sext_ln1171_112' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2089 [1/1] (0.00ns)   --->   "%sext_ln717_40 = sext i10 %trunc_ln717_253"   --->   Operation 2089 'sext' 'sext_ln717_40' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2090 [1/1] (0.00ns)   --->   "%zext_ln42_151 = zext i10 %trunc_ln42_114" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2090 'zext' 'zext_ln42_151' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2091 [1/1] (0.00ns)   --->   "%zext_ln1171_156 = zext i8 %p_read_105"   --->   Operation 2091 'zext' 'zext_ln1171_156' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2092 [1/1] (0.00ns)   --->   "%zext_ln1171_158 = zext i8 %p_read_105"   --->   Operation 2092 'zext' 'zext_ln1171_158' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2093 [1/1] (0.00ns)   --->   "%zext_ln1171_160 = zext i8 %p_read_105"   --->   Operation 2093 'zext' 'zext_ln1171_160' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2094 [1/1] (0.00ns)   --->   "%sext_ln717_42 = sext i11 %trunc_ln717_258"   --->   Operation 2094 'sext' 'sext_ln717_42' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2095 [1/1] (0.00ns)   --->   "%sext_ln717_16 = sext i14 %sub_ln1171_104"   --->   Operation 2095 'sext' 'sext_ln717_16' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2096 [1/1] (0.00ns)   --->   "%sext_ln717_43 = sext i11 %trunc_ln717_259"   --->   Operation 2096 'sext' 'sext_ln717_43' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2097 [1/1] (0.00ns)   --->   "%zext_ln1171_164 = zext i10 %shl_ln1171_49"   --->   Operation 2097 'zext' 'zext_ln1171_164' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2098 [1/1] (1.41ns)   --->   "%sub_ln1171_105 = sub i11 0, i11 %zext_ln1171_164"   --->   Operation 2098 'sub' 'sub_ln1171_105' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2099 [1/1] (0.00ns)   --->   "%trunc_ln717_260 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_105, i32 3, i32 10"   --->   Operation 2099 'partselect' 'trunc_ln717_260' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2100 [1/1] (0.00ns)   --->   "%sext_ln1171_32 = sext i13 %sub_ln1171_106"   --->   Operation 2100 'sext' 'sext_ln1171_32' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2101 [1/1] (1.53ns)   --->   "%sub_ln1171_107 = sub i14 %sext_ln1171_32, i14 %zext_ln1171_158"   --->   Operation 2101 'sub' 'sub_ln1171_107' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2102 [1/1] (0.00ns)   --->   "%trunc_ln717_261 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_107, i32 3, i32 13"   --->   Operation 2102 'partselect' 'trunc_ln717_261' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2103 [1/1] (0.00ns)   --->   "%sext_ln717_44 = sext i6 %trunc_ln717_262"   --->   Operation 2103 'sext' 'sext_ln717_44' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2104 [1/1] (0.00ns)   --->   "%sext_ln717_45 = sext i6 %trunc_ln717_262"   --->   Operation 2104 'sext' 'sext_ln717_45' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2105 [1/1] (0.00ns)   --->   "%sext_ln717_46 = sext i6 %trunc_ln717_262"   --->   Operation 2105 'sext' 'sext_ln717_46' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2106 [1/1] (0.00ns)   --->   "%zext_ln42_156 = zext i10 %trunc_ln42_115" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2106 'zext' 'zext_ln42_156' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2107 [1/1] (1.41ns)   --->   "%sub_ln717_34 = sub i11 %zext_ln1171_164, i11 %zext_ln1171_160"   --->   Operation 2107 'sub' 'sub_ln717_34' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2108 [1/1] (0.00ns)   --->   "%trunc_ln717_263 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln717_34, i32 3, i32 10"   --->   Operation 2108 'partselect' 'trunc_ln717_263' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2109 [1/1] (0.00ns)   --->   "%sext_ln42_40 = sext i8 %trunc_ln717_263" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2109 'sext' 'sext_ln42_40' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2110 [1/1] (0.00ns)   --->   "%zext_ln42_165 = zext i10 %sext_ln42_40" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2110 'zext' 'zext_ln42_165' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2111 [1/1] (1.41ns)   --->   "%sub_ln1171_175 = sub i11 %zext_ln1171_160, i11 %zext_ln1171_164"   --->   Operation 2111 'sub' 'sub_ln1171_175' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2112 [1/1] (0.00ns)   --->   "%trunc_ln717_264 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_175, i32 3, i32 10"   --->   Operation 2112 'partselect' 'trunc_ln717_264' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2113 [1/1] (0.00ns)   --->   "%zext_ln42_158 = zext i10 %trunc_ln42_116" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2113 'zext' 'zext_ln42_158' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2114 [1/1] (0.00ns)   --->   "%zext_ln42_159 = zext i10 %trunc_ln42_117" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2114 'zext' 'zext_ln42_159' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2115 [1/1] (1.52ns)   --->   "%sub_ln1171_109 = sub i15 %sext_ln717_16, i15 %zext_ln1171_156"   --->   Operation 2115 'sub' 'sub_ln1171_109' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2116 [1/1] (0.00ns)   --->   "%trunc_ln717_265 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_109, i32 3, i32 14"   --->   Operation 2116 'partselect' 'trunc_ln717_265' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2117 [1/1] (0.00ns)   --->   "%sext_ln1171_117 = sext i7 %trunc_ln717_266"   --->   Operation 2117 'sext' 'sext_ln1171_117' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2118 [1/1] (0.00ns)   --->   "%sext_ln42_42 = sext i12 %trunc_ln717_267" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2118 'sext' 'sext_ln42_42' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2119 [1/1] (0.00ns)   --->   "%sext_ln1171_120 = sext i11 %trunc_ln717_270"   --->   Operation 2119 'sext' 'sext_ln1171_120' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2120 [1/1] (0.00ns)   --->   "%sext_ln1171_34 = sext i13 %sub_ln1171_113"   --->   Operation 2120 'sext' 'sext_ln1171_34' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2121 [1/1] (1.53ns)   --->   "%sub_ln1171_114 = sub i14 %sext_ln1171_34, i14 %zext_ln1171_166"   --->   Operation 2121 'sub' 'sub_ln1171_114' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2122 [1/1] (0.00ns)   --->   "%trunc_ln717_272 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_114, i32 3, i32 13"   --->   Operation 2122 'partselect' 'trunc_ln717_272' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2123 [1/1] (0.00ns)   --->   "%zext_ln42_161 = zext i10 %trunc_ln42_119" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2123 'zext' 'zext_ln42_161' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2124 [1/1] (0.00ns)   --->   "%zext_ln42_164 = zext i11 %trunc_ln42_122" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2124 'zext' 'zext_ln42_164' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2125 [1/1] (0.00ns)   --->   "%zext_ln1171_174 = zext i10 %shl_ln717_33"   --->   Operation 2125 'zext' 'zext_ln1171_174' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2126 [1/1] (0.00ns)   --->   "%sext_ln717_49 = sext i8 %trunc_ln717_273"   --->   Operation 2126 'sext' 'sext_ln717_49' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2127 [1/1] (0.00ns)   --->   "%sext_ln717_50 = sext i12 %trunc_ln717_275"   --->   Operation 2127 'sext' 'sext_ln717_50' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2128 [1/1] (0.00ns)   --->   "%zext_ln42_166 = zext i10 %trunc_ln42_123" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2128 'zext' 'zext_ln42_166' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2129 [1/1] (1.53ns)   --->   "%sub_ln1171_116 = sub i14 %sext_ln1171_34, i14 %zext_ln1171_174"   --->   Operation 2129 'sub' 'sub_ln1171_116' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2130 [1/1] (0.00ns)   --->   "%trunc_ln717_276 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_116, i32 3, i32 13"   --->   Operation 2130 'partselect' 'trunc_ln717_276' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2131 [1/1] (0.00ns)   --->   "%sext_ln717_51 = sext i11 %trunc_ln717_278"   --->   Operation 2131 'sext' 'sext_ln717_51' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2132 [1/1] (0.00ns)   --->   "%zext_ln42_172 = zext i10 %trunc_ln42_128" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2132 'zext' 'zext_ln42_172' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2133 [1/1] (0.00ns)   --->   "%sext_ln42_45 = sext i9 %trunc_ln717_281" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2133 'sext' 'sext_ln42_45' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2134 [1/1] (0.00ns)   --->   "%zext_ln42_180 = zext i10 %sext_ln42_45" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2134 'zext' 'zext_ln42_180' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2135 [1/1] (0.00ns)   --->   "%zext_ln42_178 = zext i10 %trunc_ln42_132" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2135 'zext' 'zext_ln42_178' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2136 [1/1] (0.00ns)   --->   "%shl_ln1171_54 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read_102, i6 0"   --->   Operation 2136 'bitconcatenate' 'shl_ln1171_54' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2137 [1/1] (0.00ns)   --->   "%zext_ln1171_184 = zext i14 %shl_ln1171_54"   --->   Operation 2137 'zext' 'zext_ln1171_184' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2138 [1/1] (0.00ns)   --->   "%zext_ln1171_187 = zext i10 %shl_ln1171_55"   --->   Operation 2138 'zext' 'zext_ln1171_187' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2139 [1/1] (1.52ns)   --->   "%sub_ln1171_118 = sub i15 %zext_ln1171_184, i15 %zext_ln1171_187"   --->   Operation 2139 'sub' 'sub_ln1171_118' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2140 [1/1] (0.00ns)   --->   "%trunc_ln717_283 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_118, i32 3, i32 14"   --->   Operation 2140 'partselect' 'trunc_ln717_283' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2141 [1/1] (0.00ns)   --->   "%sext_ln717_54 = sext i8 %trunc_ln717_284"   --->   Operation 2141 'sext' 'sext_ln717_54' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2142 [1/1] (0.00ns)   --->   "%zext_ln1171_188 = zext i11 %shl_ln1171_56"   --->   Operation 2142 'zext' 'zext_ln1171_188' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2143 [1/1] (0.00ns)   --->   "%sext_ln1171_124 = sext i10 %trunc_ln717_285"   --->   Operation 2143 'sext' 'sext_ln1171_124' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2144 [1/1] (0.00ns)   --->   "%sext_ln1171_125 = sext i8 %trunc_ln717_286"   --->   Operation 2144 'sext' 'sext_ln1171_125' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2145 [1/1] (0.00ns)   --->   "%sext_ln1171_126 = sext i9 %trunc_ln717_287"   --->   Operation 2145 'sext' 'sext_ln1171_126' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2146 [1/1] (0.00ns)   --->   "%sext_ln1171_127 = sext i11 %trunc_ln717_288"   --->   Operation 2146 'sext' 'sext_ln1171_127' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2147 [1/1] (1.52ns)   --->   "%add_ln1171_11 = add i15 %zext_ln1171_184, i15 %zext_ln1171_188"   --->   Operation 2147 'add' 'add_ln1171_11' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2148 [1/1] (0.00ns)   --->   "%trunc_ln42_137 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln1171_11, i32 3, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2148 'partselect' 'trunc_ln42_137' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2149 [1/1] (1.52ns)   --->   "%sub_ln1171_122 = sub i15 0, i15 %zext_ln1171_184"   --->   Operation 2149 'sub' 'sub_ln1171_122' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2150 [1/1] (0.00ns)   --->   "%zext_ln42_185 = zext i10 %trunc_ln42_139" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2150 'zext' 'zext_ln42_185' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2151 [1/1] (0.00ns)   --->   "%sext_ln1171_129 = sext i10 %trunc_ln717_292"   --->   Operation 2151 'sext' 'sext_ln1171_129' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2152 [1/1] (0.00ns)   --->   "%sext_ln1171_133 = sext i10 %trunc_ln717_296"   --->   Operation 2152 'sext' 'sext_ln1171_133' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2153 [1/1] (0.00ns)   --->   "%zext_ln42_192 = zext i10 %trunc_ln42_145" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2153 'zext' 'zext_ln42_192' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2154 [1/1] (0.00ns)   --->   "%sext_ln717_56 = sext i12 %trunc_ln717_299"   --->   Operation 2154 'sext' 'sext_ln717_56' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2155 [1/1] (0.00ns)   --->   "%zext_ln42_193 = zext i10 %trunc_ln42_146" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2155 'zext' 'zext_ln42_193' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2156 [1/1] (0.00ns)   --->   "%sext_ln1171_136 = sext i8 %trunc_ln717_302"   --->   Operation 2156 'sext' 'sext_ln1171_136' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2157 [1/1] (0.00ns)   --->   "%sext_ln42_55 = sext i13 %mult_V_803" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2157 'sext' 'sext_ln42_55' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2158 [1/1] (0.00ns)   --->   "%sext_ln1171_137 = sext i9 %trunc_ln717_303"   --->   Operation 2158 'sext' 'sext_ln1171_137' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2159 [1/1] (0.00ns)   --->   "%shl_ln1171_60 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_99, i4 0"   --->   Operation 2159 'bitconcatenate' 'shl_ln1171_60' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2160 [1/1] (0.00ns)   --->   "%zext_ln1171_208 = zext i12 %shl_ln1171_60"   --->   Operation 2160 'zext' 'zext_ln1171_208' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2161 [1/1] (0.00ns)   --->   "%zext_ln1171_209 = zext i12 %shl_ln1171_60"   --->   Operation 2161 'zext' 'zext_ln1171_209' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2162 [1/1] (0.00ns)   --->   "%zext_ln1171_210 = zext i10 %tmp_1"   --->   Operation 2162 'zext' 'zext_ln1171_210' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2163 [1/1] (1.54ns)   --->   "%sub_ln1171_133 = sub i13 %zext_ln1171_210, i13 %zext_ln1171_209"   --->   Operation 2163 'sub' 'sub_ln1171_133' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2164 [1/1] (0.00ns)   --->   "%trunc_ln717_306 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_133, i32 3, i32 12"   --->   Operation 2164 'partselect' 'trunc_ln717_306' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2165 [1/1] (0.00ns)   --->   "%shl_ln1171_61 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read_99, i6 0"   --->   Operation 2165 'bitconcatenate' 'shl_ln1171_61' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2166 [1/1] (0.00ns)   --->   "%zext_ln1171_211 = zext i14 %shl_ln1171_61"   --->   Operation 2166 'zext' 'zext_ln1171_211' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2167 [1/1] (1.52ns)   --->   "%sub_ln1171_134 = sub i15 %zext_ln1171_211, i15 %zext_ln1171_208"   --->   Operation 2167 'sub' 'sub_ln1171_134' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2168 [1/1] (0.00ns)   --->   "%trunc_ln717_307 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_134, i32 3, i32 14"   --->   Operation 2168 'partselect' 'trunc_ln717_307' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2169 [1/1] (0.00ns)   --->   "%sext_ln42_57 = sext i8 %trunc_ln717_308" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2169 'sext' 'sext_ln42_57' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2170 [1/1] (0.00ns)   --->   "%zext_ln42_212 = zext i10 %sext_ln42_57" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2170 'zext' 'zext_ln42_212' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2171 [1/1] (1.54ns)   --->   "%add_ln717_33 = add i13 %zext_ln1171_209, i13 %zext_ln1171_20"   --->   Operation 2171 'add' 'add_ln717_33' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2172 [1/1] (0.00ns)   --->   "%trunc_ln42_155 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln717_33, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2172 'partselect' 'trunc_ln42_155' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2173 [1/1] (1.54ns)   --->   "%sub_ln717_50 = sub i13 %zext_ln1171_209, i13 %zext_ln1171_210"   --->   Operation 2173 'sub' 'sub_ln717_50' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2174 [1/1] (0.00ns)   --->   "%trunc_ln42_156 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_50, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2174 'partselect' 'trunc_ln42_156' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2175 [1/1] (0.00ns)   --->   "%zext_ln42_204 = zext i11 %trunc_ln42_157" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2175 'zext' 'zext_ln42_204' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2176 [1/1] (0.00ns)   --->   "%zext_ln1171_213 = zext i8 %p_read_98"   --->   Operation 2176 'zext' 'zext_ln1171_213' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2177 [1/1] (0.00ns)   --->   "%zext_ln717_87 = zext i8 %p_read_98"   --->   Operation 2177 'zext' 'zext_ln717_87' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2178 [1/1] (0.00ns)   --->   "%mult_V_844 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_98, i2 0"   --->   Operation 2178 'bitconcatenate' 'mult_V_844' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2179 [1/1] (0.00ns)   --->   "%zext_ln1171_218 = zext i10 %mult_V_844"   --->   Operation 2179 'zext' 'zext_ln1171_218' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2180 [1/1] (0.00ns)   --->   "%zext_ln42_209 = zext i10 %mult_V_844" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2180 'zext' 'zext_ln42_209' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2181 [1/1] (1.41ns)   --->   "%sub_ln717_52 = sub i11 %zext_ln1171_218, i11 %zext_ln717_87"   --->   Operation 2181 'sub' 'sub_ln717_52' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2182 [1/1] (0.00ns)   --->   "%trunc_ln717_314 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln717_52, i32 3, i32 10"   --->   Operation 2182 'partselect' 'trunc_ln717_314' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2183 [1/1] (0.00ns)   --->   "%zext_ln42_213 = zext i10 %trunc_ln42_164" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2183 'zext' 'zext_ln42_213' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2184 [1/1] (1.30ns)   --->   "%sub_ln1171_137 = sub i9 0, i9 %zext_ln1171_213"   --->   Operation 2184 'sub' 'sub_ln1171_137' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2185 [1/1] (0.00ns)   --->   "%trunc_ln717_315 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %sub_ln1171_137, i32 3, i32 8"   --->   Operation 2185 'partselect' 'trunc_ln717_315' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2186 [1/1] (1.41ns)   --->   "%sub_ln1171_138 = sub i11 0, i11 %zext_ln1171_218"   --->   Operation 2186 'sub' 'sub_ln1171_138' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2187 [1/1] (0.00ns)   --->   "%trunc_ln717_317 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_138, i32 3, i32 10"   --->   Operation 2187 'partselect' 'trunc_ln717_317' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2188 [1/1] (0.00ns)   --->   "%zext_ln717_91 = zext i8 %p_read_97"   --->   Operation 2188 'zext' 'zext_ln717_91' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2189 [1/1] (0.00ns)   --->   "%zext_ln42_217 = zext i5 %mult_V_865" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2189 'zext' 'zext_ln42_217' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2190 [1/1] (0.00ns)   --->   "%zext_ln42_218 = zext i5 %mult_V_865" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2190 'zext' 'zext_ln42_218' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2191 [1/1] (0.00ns)   --->   "%zext_ln1171_221 = zext i11 %shl_ln1171_64"   --->   Operation 2191 'zext' 'zext_ln1171_221' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2192 [1/1] (0.00ns)   --->   "%sext_ln1171_38 = sext i14 %sub_ln1171_140"   --->   Operation 2192 'sext' 'sext_ln1171_38' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2193 [1/1] (1.52ns)   --->   "%sub_ln1171_141 = sub i15 %sext_ln1171_38, i15 %zext_ln1171_221"   --->   Operation 2193 'sub' 'sub_ln1171_141' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2194 [1/1] (0.00ns)   --->   "%trunc_ln717_320 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_141, i32 3, i32 14"   --->   Operation 2194 'partselect' 'trunc_ln717_320' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2195 [1/1] (0.00ns)   --->   "%shl_ln1171_67 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_97, i4 0"   --->   Operation 2195 'bitconcatenate' 'shl_ln1171_67' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2196 [1/1] (0.00ns)   --->   "%zext_ln1171_227 = zext i12 %shl_ln1171_67"   --->   Operation 2196 'zext' 'zext_ln1171_227' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2197 [1/1] (1.54ns)   --->   "%sub_ln1171_142 = sub i13 0, i13 %zext_ln1171_227"   --->   Operation 2197 'sub' 'sub_ln1171_142' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2198 [1/1] (0.00ns)   --->   "%mult_V_888 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_97, i2 0"   --->   Operation 2198 'bitconcatenate' 'mult_V_888' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2199 [1/1] (0.00ns)   --->   "%zext_ln1171_228 = zext i10 %mult_V_888"   --->   Operation 2199 'zext' 'zext_ln1171_228' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2200 [1/1] (1.41ns)   --->   "%sub_ln1171_180 = sub i11 %zext_ln717_91, i11 %zext_ln1171_228"   --->   Operation 2200 'sub' 'sub_ln1171_180' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2201 [1/1] (0.00ns)   --->   "%trunc_ln717_323 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_180, i32 3, i32 10"   --->   Operation 2201 'partselect' 'trunc_ln717_323' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2202 [1/1] (0.00ns)   --->   "%zext_ln42_221 = zext i10 %mult_V_888" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2202 'zext' 'zext_ln42_221' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2203 [1/1] (0.00ns)   --->   "%sext_ln717_62 = sext i7 %trunc_ln717_324"   --->   Operation 2203 'sext' 'sext_ln717_62' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2204 [1/1] (1.41ns)   --->   "%sub_ln717_53 = sub i11 %zext_ln1171_228, i11 %zext_ln717_91"   --->   Operation 2204 'sub' 'sub_ln717_53' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2205 [1/1] (0.00ns)   --->   "%trunc_ln717_325 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln717_53, i32 3, i32 10"   --->   Operation 2205 'partselect' 'trunc_ln717_325' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2206 [1/1] (0.00ns)   --->   "%sext_ln42_64 = sext i8 %trunc_ln717_325" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2206 'sext' 'sext_ln42_64' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2207 [1/1] (0.00ns)   --->   "%zext_ln42_236 = zext i10 %sext_ln42_64" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2207 'zext' 'zext_ln42_236' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2208 [1/1] (0.00ns)   --->   "%zext_ln42_226 = zext i5 %mult_V_901" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2208 'zext' 'zext_ln42_226' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2209 [1/1] (0.00ns)   --->   "%sext_ln1171_149 = sext i10 %trunc_ln717_330"   --->   Operation 2209 'sext' 'sext_ln1171_149' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2210 [1/1] (0.00ns)   --->   "%zext_ln42_232 = zext i11 %trunc_ln42_174" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2210 'zext' 'zext_ln42_232' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2211 [1/1] (0.00ns)   --->   "%sext_ln42_66 = sext i8 %trunc_ln717_335" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2211 'sext' 'sext_ln42_66' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2212 [1/1] (0.00ns)   --->   "%zext_ln42_252 = zext i10 %sext_ln42_66" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2212 'zext' 'zext_ln42_252' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2213 [1/1] (0.00ns)   --->   "%sext_ln717_66 = sext i9 %trunc_ln717_336"   --->   Operation 2213 'sext' 'sext_ln717_66' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2214 [1/1] (0.00ns)   --->   "%sext_ln1171_42 = sext i12 %sub_ln1171_153"   --->   Operation 2214 'sext' 'sext_ln1171_42' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2215 [1/1] (1.54ns)   --->   "%sub_ln1171_154 = sub i13 %sext_ln1171_42, i13 %zext_ln1171_238"   --->   Operation 2215 'sub' 'sub_ln1171_154' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2216 [1/1] (0.00ns)   --->   "%trunc_ln717_339 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_154, i32 3, i32 12"   --->   Operation 2216 'partselect' 'trunc_ln717_339' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2217 [1/1] (0.00ns)   --->   "%sext_ln1171_43 = sext i14 %sub_ln1171_155"   --->   Operation 2217 'sext' 'sext_ln1171_43' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2218 [1/1] (1.52ns)   --->   "%sub_ln1171_156 = sub i15 %sext_ln1171_43, i15 %zext_ln1171_241"   --->   Operation 2218 'sub' 'sub_ln1171_156' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2219 [1/1] (0.00ns)   --->   "%trunc_ln717_340 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_156, i32 3, i32 14"   --->   Operation 2219 'partselect' 'trunc_ln717_340' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2220 [1/1] (0.00ns)   --->   "%sext_ln1171_155 = sext i10 %trunc_ln717_341"   --->   Operation 2220 'sext' 'sext_ln1171_155' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2221 [1/1] (0.00ns)   --->   "%zext_ln42_241 = zext i11 %trunc_ln42_185" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2221 'zext' 'zext_ln42_241' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2222 [1/1] (0.00ns)   --->   "%sext_ln42_68 = sext i13 %mult_V_959" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2222 'sext' 'sext_ln42_68' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2223 [1/1] (0.00ns)   --->   "%r_V_30 = zext i8 %p_read_94"   --->   Operation 2223 'zext' 'r_V_30' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2224 [1/1] (0.00ns)   --->   "%zext_ln1171_249 = zext i8 %p_read_94"   --->   Operation 2224 'zext' 'zext_ln1171_249' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2225 [1/1] (0.00ns)   --->   "%sext_ln717_68 = sext i11 %trunc_ln717_343"   --->   Operation 2225 'sext' 'sext_ln717_68' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2226 [1/1] (0.00ns)   --->   "%zext_ln42_243 = zext i10 %trunc_ln42_187" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2226 'zext' 'zext_ln42_243' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2227 [1/1] (0.00ns)   --->   "%sext_ln1171_44 = sext i15 %sub_ln1171_157"   --->   Operation 2227 'sext' 'sext_ln1171_44' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2228 [1/1] (1.53ns)   --->   "%sub_ln1171_158 = sub i16 %sext_ln1171_44, i16 %r_V_30"   --->   Operation 2228 'sub' 'sub_ln1171_158' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2229 [1/1] (0.00ns)   --->   "%mult_V_969 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_158, i32 3, i32 15"   --->   Operation 2229 'partselect' 'mult_V_969' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2230 [1/1] (1.30ns)   --->   "%sub_ln1171_159 = sub i9 0, i9 %zext_ln1171_249"   --->   Operation 2230 'sub' 'sub_ln1171_159' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2231 [1/1] (0.00ns)   --->   "%trunc_ln717_344 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %sub_ln1171_159, i32 3, i32 8"   --->   Operation 2231 'partselect' 'trunc_ln717_344' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2232 [1/3] (2.45ns)   --->   "%mul_ln1171_137 = mul i14 %zext_ln1171_248, i14 59"   --->   Operation 2232 'mul' 'mul_ln1171_137' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2233 [1/1] (0.00ns)   --->   "%trunc_ln42_190 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_137, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2233 'partselect' 'trunc_ln42_190' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2234 [1/3] (2.45ns)   --->   "%mul_ln1171_138 = mul i15 %zext_ln1171_251, i15 75"   --->   Operation 2234 'mul' 'mul_ln1171_138' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2235 [1/3] (2.45ns)   --->   "%mul_ln1171_139 = mul i13 %zext_ln1171_250, i13 8181"   --->   Operation 2235 'mul' 'mul_ln1171_139' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2236 [1/1] (0.00ns)   --->   "%trunc_ln717_346 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln1171_139, i32 3, i32 12"   --->   Operation 2236 'partselect' 'trunc_ln717_346' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2237 [1/1] (0.00ns)   --->   "%zext_ln42_248 = zext i7 %mult_V_986" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2237 'zext' 'zext_ln42_248' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2238 [1/3] (2.45ns)   --->   "%mul_ln1171_140 = mul i14 %zext_ln1171_248, i14 43"   --->   Operation 2238 'mul' 'mul_ln1171_140' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2239 [1/1] (0.00ns)   --->   "%trunc_ln42_194 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_140, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2239 'partselect' 'trunc_ln42_194' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2240 [1/1] (0.00ns)   --->   "%zext_ln42_250 = zext i10 %trunc_ln42_195" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2240 'zext' 'zext_ln42_250' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2241 [1/3] (2.45ns)   --->   "%mul_ln1171_141 = mul i13 %zext_ln1171_256, i13 8179"   --->   Operation 2241 'mul' 'mul_ln1171_141' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2242 [1/1] (0.00ns)   --->   "%trunc_ln717_348 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln1171_141, i32 3, i32 12"   --->   Operation 2242 'partselect' 'trunc_ln717_348' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2243 [1/3] (2.45ns)   --->   "%mul_ln717_58 = mul i13 %zext_ln1171_256, i13 23"   --->   Operation 2243 'mul' 'mul_ln717_58' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2244 [1/1] (0.00ns)   --->   "%trunc_ln42_196 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_58, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2244 'partselect' 'trunc_ln42_196' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2245 [1/1] (0.00ns)   --->   "%sext_ln712_1 = sext i11 %add_ln712"   --->   Operation 2245 'sext' 'sext_ln712_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2246 [1/1] (0.00ns)   --->   "%sext_ln712_2 = sext i12 %add_ln712_4"   --->   Operation 2246 'sext' 'sext_ln712_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2247 [1/1] (1.54ns)   --->   "%add_ln712_5 = add i13 %sext_ln712_2, i13 %sext_ln712_1"   --->   Operation 2247 'add' 'add_ln712_5' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2248 [1/1] (1.48ns)   --->   "%add_ln712_7 = add i13 %sext_ln1171_149, i13 %zext_ln42_3"   --->   Operation 2248 'add' 'add_ln712_7' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2249 [1/1] (1.41ns)   --->   "%add_ln712_15 = add i11 %zext_ln717_63, i11 %zext_ln42_156"   --->   Operation 2249 'add' 'add_ln712_15' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2250 [1/1] (1.36ns)   --->   "%add_ln712_16 = add i9 %zext_ln1171_213, i9 288"   --->   Operation 2250 'add' 'add_ln712_16' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2251 [1/1] (1.54ns)   --->   "%add_ln712_51 = add i13 %sext_ln717_22, i13 %sext_ln1171_90"   --->   Operation 2251 'add' 'add_ln712_51' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2252 [1/1] (1.54ns)   --->   "%add_ln712_52 = add i13 %sext_ln717_30, i13 %zext_ln1171_11"   --->   Operation 2252 'add' 'add_ln712_52' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2253 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_61 = add i11 %zext_ln42_218, i11 %zext_ln42_252"   --->   Operation 2253 'add' 'add_ln712_61' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2254 [1/1] (0.00ns)   --->   "%zext_ln712_22 = zext i9 %add_ln712_62"   --->   Operation 2254 'zext' 'zext_ln712_22' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2255 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_63 = add i11 %zext_ln712_22, i11 %add_ln712_61"   --->   Operation 2255 'add' 'add_ln712_63' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2256 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_66 = add i14 %sext_ln42, i14 %sext_ln42_13"   --->   Operation 2256 'add' 'add_ln712_66' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2257 [1/1] (0.00ns)   --->   "%sext_ln712_22 = sext i12 %add_ln712_68"   --->   Operation 2257 'sext' 'sext_ln712_22' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2258 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_69 = add i14 %sext_ln712_22, i14 %add_ln712_66"   --->   Operation 2258 'add' 'add_ln712_69' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2259 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_70 = add i14 %sext_ln42_42, i14 %sext_ln42_55"   --->   Operation 2259 'add' 'add_ln712_70' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2260 [1/1] (0.00ns)   --->   "%sext_ln712_24 = sext i12 %add_ln712_72"   --->   Operation 2260 'sext' 'sext_ln712_24' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2261 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_73 = add i14 %sext_ln712_24, i14 %add_ln712_70"   --->   Operation 2261 'add' 'add_ln712_73' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2262 [1/1] (0.00ns)   --->   "%zext_ln712_26 = zext i11 %add_ln712_75"   --->   Operation 2262 'zext' 'zext_ln712_26' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2263 [1/1] (0.00ns)   --->   "%zext_ln712_27 = zext i11 %add_ln712_77"   --->   Operation 2263 'zext' 'zext_ln712_27' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2264 [1/1] (1.48ns)   --->   "%add_ln712_78 = add i12 %zext_ln712_27, i12 %zext_ln712_26"   --->   Operation 2264 'add' 'add_ln712_78' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2265 [1/1] (1.41ns)   --->   "%add_ln712_86 = add i11 %sext_ln717_12, i11 %sext_ln717_15"   --->   Operation 2265 'add' 'add_ln712_86' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2266 [1/1] (1.41ns)   --->   "%add_ln712_94 = add i11 %zext_ln42_145, i11 %zext_ln42_146"   --->   Operation 2266 'add' 'add_ln712_94' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2267 [1/1] (0.00ns)   --->   "%sext_ln712_32 = sext i12 %add_ln712_103"   --->   Operation 2267 'sext' 'sext_ln712_32' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2268 [1/1] (0.00ns)   --->   "%sext_ln712_34 = sext i13 %add_ln712_105"   --->   Operation 2268 'sext' 'sext_ln712_34' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2269 [1/1] (1.53ns)   --->   "%add_ln712_106 = add i14 %sext_ln712_34, i14 %sext_ln712_32"   --->   Operation 2269 'add' 'add_ln712_106' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2270 [1/1] (0.00ns)   --->   "%sext_ln712_36 = sext i12 %add_ln712_107"   --->   Operation 2270 'sext' 'sext_ln712_36' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2271 [1/1] (0.00ns)   --->   "%sext_ln712_37 = sext i13 %add_ln712_109"   --->   Operation 2271 'sext' 'sext_ln712_37' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2272 [1/1] (1.53ns)   --->   "%add_ln712_110 = add i14 %sext_ln712_37, i14 %sext_ln712_36"   --->   Operation 2272 'add' 'add_ln712_110' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2273 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_113 = add i11 %trunc_ln42_74, i11 %zext_ln42_132"   --->   Operation 2273 'add' 'add_ln712_113' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2274 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_114 = add i11 %add_ln712_113, i11 %zext_ln42_74"   --->   Operation 2274 'add' 'add_ln712_114' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2275 [1/1] (0.00ns)   --->   "%zext_ln712_40 = zext i11 %add_ln712_116"   --->   Operation 2275 'zext' 'zext_ln712_40' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2276 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_117 = add i14 %zext_ln712_40, i14 %zext_ln42_140"   --->   Operation 2276 'add' 'add_ln712_117' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2277 [1/1] (0.00ns)   --->   "%zext_ln712_42 = zext i11 %add_ln712_119"   --->   Operation 2277 'zext' 'zext_ln712_42' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2278 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_120 = add i14 %zext_ln712_42, i14 %add_ln712_117"   --->   Operation 2278 'add' 'add_ln712_120' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2279 [1/1] (1.48ns)   --->   "%add_ln712_123 = add i12 %sext_ln1171_46, i12 %sext_ln1171_65"   --->   Operation 2279 'add' 'add_ln712_123' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2280 [1/1] (1.48ns)   --->   "%add_ln712_124 = add i12 %sext_ln1171_76, i12 %sext_ln717_26"   --->   Operation 2280 'add' 'add_ln712_124' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2281 [1/1] (0.00ns)   --->   "%zext_ln712_46 = zext i11 %add_ln712_133"   --->   Operation 2281 'zext' 'zext_ln712_46' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2282 [1/1] (0.00ns)   --->   "%zext_ln712_47 = zext i11 %add_ln712_135"   --->   Operation 2282 'zext' 'zext_ln712_47' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2283 [1/1] (1.48ns)   --->   "%add_ln712_136 = add i12 %zext_ln712_47, i12 %zext_ln712_46"   --->   Operation 2283 'add' 'add_ln712_136' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2284 [1/1] (1.41ns)   --->   "%add_ln712_141 = add i11 %zext_ln42_96, i11 %zext_ln42_165"   --->   Operation 2284 'add' 'add_ln712_141' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2285 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_151 = add i14 %sext_ln42_31, i14 %sext_ln42_34"   --->   Operation 2285 'add' 'add_ln712_151' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2286 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_152 = add i14 %add_ln712_151, i14 %sext_ln1171_70"   --->   Operation 2286 'add' 'add_ln712_152' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2287 [1/1] (0.00ns)   --->   "%zext_ln712_58 = zext i8 %add_ln712_159"   --->   Operation 2287 'zext' 'zext_ln712_58' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2288 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_161 = add i12 %add_ln712_160, i12 %zext_ln42_95"   --->   Operation 2288 'add' 'add_ln712_161' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2289 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_162 = add i12 %add_ln712_161, i12 %zext_ln712_58"   --->   Operation 2289 'add' 'add_ln712_162' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2290 [1/1] (1.48ns)   --->   "%add_ln712_164 = add i11 %trunc_ln42_181, i11 1472"   --->   Operation 2290 'add' 'add_ln712_164' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2291 [1/1] (1.48ns)   --->   "%add_ln712_169 = add i12 %sext_ln717_10, i12 %sext_ln1171_88"   --->   Operation 2291 'add' 'add_ln712_169' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2292 [1/1] (1.41ns)   --->   "%add_ln712_176 = add i11 %zext_ln42_70, i11 %zext_ln42_84"   --->   Operation 2292 'add' 'add_ln712_176' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2293 [1/1] (0.00ns)   --->   "%zext_ln712_64 = zext i11 %add_ln712_176"   --->   Operation 2293 'zext' 'zext_ln712_64' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2294 [1/1] (0.00ns)   --->   "%zext_ln712_65 = zext i9 %add_ln712_177"   --->   Operation 2294 'zext' 'zext_ln712_65' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2295 [1/1] (1.48ns)   --->   "%add_ln712_178 = add i12 %zext_ln712_65, i12 %zext_ln712_64"   --->   Operation 2295 'add' 'add_ln712_178' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2296 [1/1] (0.00ns)   --->   "%zext_ln712_67 = zext i11 %add_ln712_179"   --->   Operation 2296 'zext' 'zext_ln712_67' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2297 [1/1] (0.00ns)   --->   "%zext_ln712_69 = zext i11 %add_ln712_181"   --->   Operation 2297 'zext' 'zext_ln712_69' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2298 [1/1] (1.48ns)   --->   "%add_ln712_182 = add i12 %zext_ln712_69, i12 %zext_ln712_67"   --->   Operation 2298 'add' 'add_ln712_182' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2299 [1/1] (1.30ns)   --->   "%add_ln712_190 = add i9 %sext_ln1171_117, i9 %sext_ln1171_136"   --->   Operation 2299 'add' 'add_ln712_190' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2300 [1/1] (0.00ns)   --->   "%sext_ln712_68 = sext i9 %add_ln712_190"   --->   Operation 2300 'sext' 'sext_ln712_68' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2301 [1/1] (1.48ns)   --->   "%add_ln712_191 = add i12 %sext_ln712_68, i12 %sext_ln717_42"   --->   Operation 2301 'add' 'add_ln712_191' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2302 [1/1] (1.41ns)   --->   "%add_ln712_195 = add i10 %trunc_ln42_41, i10 %zext_ln42_94"   --->   Operation 2302 'add' 'add_ln712_195' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2303 [1/1] (0.00ns)   --->   "%zext_ln712_72 = zext i10 %add_ln712_195"   --->   Operation 2303 'zext' 'zext_ln712_72' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2304 [1/1] (1.41ns)   --->   "%add_ln712_196 = add i11 %zext_ln712_72, i11 %zext_ln42_50"   --->   Operation 2304 'add' 'add_ln712_196' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2305 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_198 = add i11 %zext_ln42_178, i11 %zext_ln42_185"   --->   Operation 2305 'add' 'add_ln712_198' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2306 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_199 = add i11 %add_ln712_198, i11 %zext_ln42_128"   --->   Operation 2306 'add' 'add_ln712_199' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2307 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_205 = add i13 %sext_ln1171_84, i13 %sext_ln1171_102"   --->   Operation 2307 'add' 'add_ln712_205' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2308 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_206 = add i13 %add_ln712_205, i13 %sext_ln717_2"   --->   Operation 2308 'add' 'add_ln712_206' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2309 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_207 = add i13 %sext_ln42_38, i13 %sext_ln717_51"   --->   Operation 2309 'add' 'add_ln712_207' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2310 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_208 = add i13 %add_ln712_207, i13 %sext_ln1171_107"   --->   Operation 2310 'add' 'add_ln712_208' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2311 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_210 = add i11 %sext_ln1171_129, i11 %sext_ln1171_137"   --->   Operation 2311 'add' 'add_ln712_210' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2312 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_211 = add i11 %add_ln712_210, i11 %sext_ln717_54"   --->   Operation 2312 'add' 'add_ln712_211' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2313 [1/1] (1.48ns)   --->   "%add_ln712_212 = add i12 %sext_ln717_66, i12 %sext_ln717_68"   --->   Operation 2313 'add' 'add_ln712_212' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2314 [1/1] (0.00ns)   --->   "%zext_ln712_81 = zext i11 %add_ln712_217"   --->   Operation 2314 'zext' 'zext_ln712_81' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2315 [1/1] (1.48ns)   --->   "%add_ln712_218 = add i12 %zext_ln712_81, i12 %zext_ln42_26"   --->   Operation 2315 'add' 'add_ln712_218' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2316 [1/1] (1.41ns)   --->   "%add_ln712_219 = add i11 %zext_ln42_50, i11 %zext_ln42_60"   --->   Operation 2316 'add' 'add_ln712_219' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2317 [1/1] (0.00ns)   --->   "%zext_ln712_83 = zext i11 %add_ln712_219"   --->   Operation 2317 'zext' 'zext_ln712_83' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2318 [1/1] (0.00ns)   --->   "%zext_ln712_84 = zext i9 %add_ln712_220"   --->   Operation 2318 'zext' 'zext_ln712_84' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2319 [1/1] (1.48ns)   --->   "%add_ln712_221 = add i12 %zext_ln712_84, i12 %zext_ln712_83"   --->   Operation 2319 'add' 'add_ln712_221' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2320 [1/1] (0.00ns)   --->   "%zext_ln712_87 = zext i12 %add_ln712_223"   --->   Operation 2320 'zext' 'zext_ln712_87' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2321 [1/1] (1.54ns)   --->   "%add_ln712_224 = add i13 %zext_ln712_87, i13 %zext_ln717_49"   --->   Operation 2321 'add' 'add_ln712_224' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2322 [1/1] (0.00ns)   --->   "%zext_ln712_89 = zext i11 %add_ln712_225"   --->   Operation 2322 'zext' 'zext_ln712_89' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2323 [1/1] (0.00ns)   --->   "%or_ln712_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 4, i5 %mult_V_901"   --->   Operation 2323 'bitconcatenate' 'or_ln712_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2324 [1/1] (0.00ns)   --->   "%sext_ln712_62 = sext i8 %or_ln712_1"   --->   Operation 2324 'sext' 'sext_ln712_62' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2325 [1/1] (1.48ns)   --->   "%add_ln712_226 = add i13 %sext_ln712_62, i13 %zext_ln712_89"   --->   Operation 2325 'add' 'add_ln712_226' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2326 [1/1] (1.48ns)   --->   "%add_ln712_231 = add i12 %sext_ln1171_99, i12 %sext_ln717_31"   --->   Operation 2326 'add' 'add_ln712_231' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2327 [1/1] (1.48ns)   --->   "%add_ln712_234 = add i11 %zext_ln42_27, i11 %trunc_ln42_31"   --->   Operation 2327 'add' 'add_ln712_234' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2328 [1/1] (1.48ns)   --->   "%add_ln712_251 = add i12 %sext_ln717_43, i12 %sext_ln1171_120"   --->   Operation 2328 'add' 'add_ln712_251' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2329 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_256 = add i12 %zext_ln42_85, i12 %zext_ln42_100"   --->   Operation 2329 'add' 'add_ln712_256' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2330 [1/1] (0.00ns)   --->   "%zext_ln712_96 = zext i11 %add_ln712_258"   --->   Operation 2330 'zext' 'zext_ln712_96' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2331 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_259 = add i12 %zext_ln712_96, i12 %add_ln712_256"   --->   Operation 2331 'add' 'add_ln712_259' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2332 [1/1] (1.41ns)   --->   "%add_ln712_262 = add i10 %zext_ln1171_136, i10 608"   --->   Operation 2332 'add' 'add_ln712_262' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2333 [1/1] (0.00ns)   --->   "%zext_ln712_99 = zext i10 %add_ln712_262"   --->   Operation 2333 'zext' 'zext_ln712_99' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2334 [1/1] (1.41ns)   --->   "%add_ln712_263 = add i11 %zext_ln712_99, i11 %zext_ln42_243"   --->   Operation 2334 'add' 'add_ln712_263' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2335 [1/1] (1.48ns)   --->   "%add_ln712_267 = add i12 %sext_ln717_17, i12 %sext_ln1171_86"   --->   Operation 2335 'add' 'add_ln712_267' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2336 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_268 = add i13 %sext_ln1171_106, i13 %sext_ln1171_112"   --->   Operation 2336 'add' 'add_ln712_268' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2337 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_269 = add i13 %add_ln712_268, i13 %sext_ln42_32"   --->   Operation 2337 'add' 'add_ln712_269' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2338 [1/1] (1.41ns)   --->   "%add_ln712_271 = add i11 %sext_ln717_46, i11 %sext_ln1171_124"   --->   Operation 2338 'add' 'add_ln712_271' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2339 [1/1] (1.48ns)   --->   "%add_ln712_277 = add i12 %zext_ln42_48, i12 %zext_ln42_64"   --->   Operation 2339 'add' 'add_ln712_277' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2340 [1/1] (1.41ns)   --->   "%add_ln712_280 = add i11 %zext_ln42_161, i11 %zext_ln42_172"   --->   Operation 2340 'add' 'add_ln712_280' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2341 [1/1] (0.00ns)   --->   "%zext_ln712_105 = zext i11 %add_ln712_280"   --->   Operation 2341 'zext' 'zext_ln712_105' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2342 [1/1] (1.48ns)   --->   "%add_ln712_281 = add i12 %zext_ln712_105, i12 %zext_ln42_110"   --->   Operation 2342 'add' 'add_ln712_281' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2343 [1/1] (0.00ns)   --->   "%zext_ln712_107 = zext i11 %add_ln712_282"   --->   Operation 2343 'zext' 'zext_ln712_107' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2344 [1/1] (1.48ns)   --->   "%add_ln712_283 = add i12 %zext_ln712_107, i12 %zext_ln42_209"   --->   Operation 2344 'add' 'add_ln712_283' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2345 [1/1] (0.00ns)   --->   "%sext_ln712_106 = sext i13 %add_ln712_287"   --->   Operation 2345 'sext' 'sext_ln712_106' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2346 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_289 = add i14 %add_ln712_288, i14 %sext_ln717_40"   --->   Operation 2346 'add' 'add_ln712_289' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2347 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_290 = add i14 %add_ln712_289, i14 %sext_ln712_106"   --->   Operation 2347 'add' 'add_ln712_290' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2348 [1/1] (1.48ns)   --->   "%add_ln712_296 = add i12 %zext_ln42_34, i12 %zext_ln42_63"   --->   Operation 2348 'add' 'add_ln712_296' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2349 [1/1] (0.00ns)   --->   "%zext_ln712_118 = zext i12 %add_ln712_314"   --->   Operation 2349 'zext' 'zext_ln712_118' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2350 [1/1] (0.00ns)   --->   "%zext_ln712_119 = zext i12 %add_ln712_315"   --->   Operation 2350 'zext' 'zext_ln712_119' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2351 [1/1] (1.54ns)   --->   "%add_ln712_316 = add i13 %zext_ln712_119, i13 %zext_ln712_118"   --->   Operation 2351 'add' 'add_ln712_316' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2352 [1/1] (0.00ns)   --->   "%zext_ln712_122 = zext i12 %add_ln712_320"   --->   Operation 2352 'zext' 'zext_ln712_122' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2353 [1/1] (0.00ns)   --->   "%zext_ln712_125 = zext i12 %add_ln712_323"   --->   Operation 2353 'zext' 'zext_ln712_125' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2354 [1/1] (1.54ns)   --->   "%add_ln712_324 = add i13 %zext_ln712_125, i13 %zext_ln712_122"   --->   Operation 2354 'add' 'add_ln712_324' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2355 [1/1] (0.00ns)   --->   "%zext_ln712_128 = zext i12 %add_ln712_326"   --->   Operation 2355 'zext' 'zext_ln712_128' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2356 [1/1] (0.00ns)   --->   "%zext_ln712_130 = zext i12 %add_ln712_329"   --->   Operation 2356 'zext' 'zext_ln712_130' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2357 [1/1] (1.54ns)   --->   "%add_ln712_330 = add i13 %zext_ln712_130, i13 %zext_ln712_128"   --->   Operation 2357 'add' 'add_ln712_330' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2358 [1/1] (1.36ns)   --->   "%add_ln712_342 = add i9 %zext_ln42_103, i9 %mult_V_563"   --->   Operation 2358 'add' 'add_ln712_342' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2359 [1/1] (1.54ns)   --->   "%add_ln712_350 = add i13 %sext_ln42_18, i13 %sext_ln717_8"   --->   Operation 2359 'add' 'add_ln712_350' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2360 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_351 = add i13 %sext_ln717_56, i13 %sext_ln717_62"   --->   Operation 2360 'add' 'add_ln712_351' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2361 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_352 = add i13 %add_ln712_351, i13 %sext_ln1171_72"   --->   Operation 2361 'add' 'add_ln712_352' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2362 [1/1] (1.48ns)   --->   "%add_ln712_354 = add i12 %zext_ln42_4, i12 %zext_ln42_10"   --->   Operation 2362 'add' 'add_ln712_354' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2363 [1/1] (0.00ns)   --->   "%zext_ln712_138 = zext i11 %add_ln712_356"   --->   Operation 2363 'zext' 'zext_ln712_138' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2364 [1/1] (1.48ns)   --->   "%add_ln712_357 = add i12 %zext_ln712_138, i12 %zext_ln42_19"   --->   Operation 2364 'add' 'add_ln712_357' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2365 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_362 = add i11 %zext_ln42_158, i11 %zext_ln42_166"   --->   Operation 2365 'add' 'add_ln712_362' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2366 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_363 = add i11 %add_ln712_362, i11 %zext_ln42_146"   --->   Operation 2366 'add' 'add_ln712_363' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2367 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_365 = add i11 %zext_ln42_226, i11 %trunc_ln42_183"   --->   Operation 2367 'add' 'add_ln712_365' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2368 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_366 = add i11 %add_ln712_365, i11 %zext_ln42_213"   --->   Operation 2368 'add' 'add_ln712_366' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2369 [1/1] (1.30ns)   --->   "%add_ln712_367 = add i9 %zext_ln1171_81, i9 %zext_ln42_90"   --->   Operation 2369 'add' 'add_ln712_367' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2370 [1/1] (1.41ns)   --->   "%add_ln712_376 = add i11 %zext_ln42_180, i11 %zext_ln42_193"   --->   Operation 2370 'add' 'add_ln712_376' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2371 [1/1] (0.00ns)   --->   "%sext_ln712_142 = sext i12 %add_ln712_382"   --->   Operation 2371 'sext' 'sext_ln712_142' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2372 [1/1] (1.53ns)   --->   "%add_ln712_383 = add i14 %sext_ln712_142, i14 %sext_ln42_5"   --->   Operation 2372 'add' 'add_ln712_383' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2373 [1/1] (0.00ns)   --->   "%sext_ln712_144 = sext i12 %add_ln712_384"   --->   Operation 2373 'sext' 'sext_ln712_144' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2374 [1/1] (0.00ns)   --->   "%sext_ln712_145 = sext i12 %add_ln712_385"   --->   Operation 2374 'sext' 'sext_ln712_145' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2375 [1/1] (1.54ns)   --->   "%add_ln712_386 = add i13 %sext_ln712_145, i13 %sext_ln712_144"   --->   Operation 2375 'add' 'add_ln712_386' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2376 [1/1] (0.00ns)   --->   "%sext_ln712_152 = sext i12 %add_ln712_389"   --->   Operation 2376 'sext' 'sext_ln712_152' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2377 [1/1] (0.00ns)   --->   "%sext_ln712_153 = sext i12 %add_ln712_390"   --->   Operation 2377 'sext' 'sext_ln712_153' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2378 [1/1] (0.00ns)   --->   "%sext_ln712_154 = sext i12 %add_ln712_391"   --->   Operation 2378 'sext' 'sext_ln712_154' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2379 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_392 = add i13 %sext_ln712_154, i13 %sext_ln712_153"   --->   Operation 2379 'add' 'add_ln712_392' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2380 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_393 = add i13 %add_ln712_392, i13 %sext_ln712_152"   --->   Operation 2380 'add' 'add_ln712_393' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2381 [1/1] (0.00ns)   --->   "%zext_ln712_151 = zext i11 %add_ln712_395"   --->   Operation 2381 'zext' 'zext_ln712_151' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2382 [1/1] (1.48ns)   --->   "%add_ln712_396 = add i12 %zext_ln712_151, i12 %zext_ln42_68"   --->   Operation 2382 'add' 'add_ln712_396' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2383 [1/1] (0.00ns)   --->   "%zext_ln712_153 = zext i10 %add_ln712_397"   --->   Operation 2383 'zext' 'zext_ln712_153' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2384 [1/1] (1.41ns)   --->   "%add_ln712_398 = add i11 %zext_ln42_149, i11 %zext_ln42_159"   --->   Operation 2384 'add' 'add_ln712_398' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2385 [1/1] (0.00ns)   --->   "%zext_ln712_154 = zext i11 %add_ln712_398"   --->   Operation 2385 'zext' 'zext_ln712_154' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2386 [1/1] (1.48ns)   --->   "%add_ln712_399 = add i12 %zext_ln712_154, i12 %zext_ln712_153"   --->   Operation 2386 'add' 'add_ln712_399' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2387 [1/1] (1.48ns)   --->   "%add_ln712_403 = add i12 %zext_ln42_236, i12 %zext_ln42_241"   --->   Operation 2387 'add' 'add_ln712_403' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2388 [1/1] (1.36ns)   --->   "%add_ln712_404 = add i9 %zext_ln42_248, i9 320"   --->   Operation 2388 'add' 'add_ln712_404' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2389 [1/1] (1.54ns)   --->   "%add_ln712_409 = add i13 %sext_ln1171_47, i13 %sext_ln717_6"   --->   Operation 2389 'add' 'add_ln712_409' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2390 [1/1] (1.48ns)   --->   "%add_ln712_410 = add i12 %sext_ln1171_58, i12 %sext_ln1171_77"   --->   Operation 2390 'add' 'add_ln712_410' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2391 [1/1] (1.41ns)   --->   "%add_ln712_412 = add i11 %sext_ln1171_82, i11 %sext_ln1171_89"   --->   Operation 2391 'add' 'add_ln712_412' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2392 [1/1] (0.00ns)   --->   "%zext_ln712_164 = zext i13 %add_ln712_418"   --->   Operation 2392 'zext' 'zext_ln712_164' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2393 [1/1] (0.00ns)   --->   "%sext_ln712_124 = sext i13 %add_ln712_421"   --->   Operation 2393 'sext' 'sext_ln712_124' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2394 [1/1] (1.53ns)   --->   "%add_ln712_422 = add i14 %sext_ln712_124, i14 %zext_ln712_164"   --->   Operation 2394 'add' 'add_ln712_422' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2395 [1/1] (1.48ns)   --->   "%add_ln712_426 = add i12 %trunc_ln717_237_cast, i12 %sext_ln1171_110"   --->   Operation 2395 'add' 'add_ln712_426' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2396 [1/1] (1.53ns)   --->   "%add_ln712_431 = add i14 %sext_ln42_68, i14 %zext_ln42_22"   --->   Operation 2396 'add' 'add_ln712_431' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2397 [1/1] (0.00ns)   --->   "%zext_ln712_167 = zext i12 %add_ln712_436"   --->   Operation 2397 'zext' 'zext_ln712_167' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2398 [1/1] (0.00ns)   --->   "%zext_ln712_169 = zext i12 %add_ln712_438"   --->   Operation 2398 'zext' 'zext_ln712_169' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2399 [1/1] (1.54ns)   --->   "%add_ln712_439 = add i13 %zext_ln712_169, i13 %zext_ln712_167"   --->   Operation 2399 'add' 'add_ln712_439' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2400 [1/1] (1.41ns)   --->   "%add_ln712_449 = add i11 %sext_ln717_27, i11 %sext_ln1171_108"   --->   Operation 2400 'add' 'add_ln712_449' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2401 [1/1] (0.00ns)   --->   "%sext_ln712_182 = sext i11 %add_ln712_449"   --->   Operation 2401 'sext' 'sext_ln712_182' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2402 [1/1] (1.48ns)   --->   "%add_ln712_450 = add i12 %sext_ln712_182, i12 %sext_ln1171_75"   --->   Operation 2402 'add' 'add_ln712_450' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2403 [1/1] (0.00ns)   --->   "%zext_ln712_172 = zext i11 %add_ln712_460"   --->   Operation 2403 'zext' 'zext_ln712_172' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2404 [1/1] (0.00ns)   --->   "%zext_ln712_173 = zext i11 %add_ln712_461"   --->   Operation 2404 'zext' 'zext_ln712_173' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2405 [1/1] (0.00ns)   --->   "%zext_ln712_174 = zext i10 %add_ln712_462"   --->   Operation 2405 'zext' 'zext_ln712_174' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2406 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_463 = add i12 %zext_ln712_174, i12 %zext_ln712_173"   --->   Operation 2406 'add' 'add_ln712_463' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2407 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_464 = add i12 %add_ln712_463, i12 %zext_ln712_172"   --->   Operation 2407 'add' 'add_ln712_464' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2408 [1/1] (0.00ns)   --->   "%zext_ln712_176 = zext i12 %add_ln712_465"   --->   Operation 2408 'zext' 'zext_ln712_176' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2409 [1/1] (1.54ns)   --->   "%add_ln712_466 = add i13 %zext_ln712_176, i13 %zext_ln42_148"   --->   Operation 2409 'add' 'add_ln712_466' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2410 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_467 = add i12 %trunc_ln42_179, i12 %zext_ln42_250"   --->   Operation 2410 'add' 'add_ln712_467' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2411 [1/1] (0.00ns)   --->   "%zext_ln712_178 = zext i10 %add_ln712_468"   --->   Operation 2411 'zext' 'zext_ln712_178' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2412 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_469 = add i12 %zext_ln712_178, i12 %add_ln712_467"   --->   Operation 2412 'add' 'add_ln712_469' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2413 [1/1] (1.41ns)   --->   "%add_ln712_473 = add i11 %sext_ln1171_49, i11 %sext_ln1171_52"   --->   Operation 2413 'add' 'add_ln712_473' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2414 [1/1] (1.41ns)   --->   "%add_ln712_474 = add i11 %sext_ln1171_125, i11 %sext_ln1171_133"   --->   Operation 2414 'add' 'add_ln712_474' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2415 [1/1] (1.48ns)   --->   "%add_ln712_482 = add i12 %zext_ln42_49, i12 %zext_ln42_65"   --->   Operation 2415 'add' 'add_ln712_482' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2416 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_483 = add i12 %zext_ln42_111, i12 %zext_ln42_119"   --->   Operation 2416 'add' 'add_ln712_483' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2417 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_484 = add i12 %add_ln712_483, i12 %zext_ln42_102"   --->   Operation 2417 'add' 'add_ln712_484' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2418 [1/1] (0.00ns)   --->   "%zext_ln712_185 = zext i10 %add_ln712_486"   --->   Operation 2418 'zext' 'zext_ln712_185' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2419 [1/1] (1.41ns)   --->   "%add_ln712_487 = add i11 %zext_ln712_185, i11 %zext_ln42_133"   --->   Operation 2419 'add' 'add_ln712_487' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2420 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_495 = add i10 %sext_ln717_45, i10 %sext_ln1171_126"   --->   Operation 2420 'add' 'add_ln712_495' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2421 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%add_ln712_496 = add i10 %add_ln712_495, i10 %sext_ln1171_105"   --->   Operation 2421 'add' 'add_ln712_496' <Predicate = true> <Delay = 3.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2422 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_504 = add i12 %zext_ln42_51, i12 %zext_ln42_83"   --->   Operation 2422 'add' 'add_ln712_504' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2423 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_505 = add i12 %add_ln712_504, i12 %zext_ln42_40"   --->   Operation 2423 'add' 'add_ln712_505' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2424 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_506 = add i12 %zext_ln42_113, i12 %zext_ln42_138"   --->   Operation 2424 'add' 'add_ln712_506' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2425 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_507 = add i12 %add_ln712_506, i12 %zext_ln42_104"   --->   Operation 2425 'add' 'add_ln712_507' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2426 [1/1] (1.41ns)   --->   "%add_ln712_509 = add i11 %zext_ln42_212, i11 %zext_ln1171_218"   --->   Operation 2426 'add' 'add_ln712_509' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2427 [1/1] (0.00ns)   --->   "%zext_ln712_190 = zext i11 %add_ln712_509"   --->   Operation 2427 'zext' 'zext_ln712_190' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2428 [1/1] (1.48ns)   --->   "%add_ln712_510 = add i12 %zext_ln712_190, i12 %zext_ln42_164"   --->   Operation 2428 'add' 'add_ln712_510' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2429 [1/1] (0.00ns)   --->   "%sext_ln712_206 = sext i13 %add_ln712_515"   --->   Operation 2429 'sext' 'sext_ln712_206' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2430 [1/1] (0.00ns)   --->   "%sext_ln712_207 = sext i13 %add_ln712_517"   --->   Operation 2430 'sext' 'sext_ln712_207' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2431 [1/1] (1.53ns)   --->   "%add_ln712_518 = add i14 %sext_ln712_207, i14 %sext_ln712_206"   --->   Operation 2431 'add' 'add_ln712_518' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2432 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_519 = add i12 %sext_ln1171_127, i12 %sext_ln1171_155"   --->   Operation 2432 'add' 'add_ln712_519' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2433 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_520 = add i12 %add_ln712_519, i12 %sext_ln717_49"   --->   Operation 2433 'add' 'add_ln712_520' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2434 [1/1] (1.41ns)   --->   "%add_ln712_530 = add i10 %trunc_ln42_154, i10 %zext_ln42_217"   --->   Operation 2434 'add' 'add_ln712_530' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2435 [1/1] (0.00ns)   --->   "%zext_ln712_196 = zext i10 %add_ln712_530"   --->   Operation 2435 'zext' 'zext_ln712_196' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2436 [1/1] (1.48ns)   --->   "%add_ln712_531 = add i11 %zext_ln712_196, i11 %trunc_ln42_144"   --->   Operation 2436 'add' 'add_ln712_531' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2437 [1/1] (1.48ns)   --->   "%add_ln712_538 = add i12 %sext_ln1171_71, i12 %sext_ln42_30"   --->   Operation 2437 'add' 'add_ln712_538' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2438 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_543 = add i13 %sext_ln717_44, i13 %sext_ln717_50"   --->   Operation 2438 'add' 'add_ln712_543' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2439 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_544 = add i13 %add_ln712_543, i13 %sext_ln717_39"   --->   Operation 2439 'add' 'add_ln712_544' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2440 [1/1] (1.41ns)   --->   "%add_ln712_549 = add i11 %zext_ln42_151, i11 %zext_ln42_192"   --->   Operation 2440 'add' 'add_ln712_549' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2441 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_552 = add i12 %zext_ln42_221, i12 %zext_ln42_232"   --->   Operation 2441 'add' 'add_ln712_552' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2442 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_553 = add i12 %add_ln712_552, i12 %zext_ln42_204"   --->   Operation 2442 'add' 'add_ln712_553' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2443 [1/1] (0.00ns)   --->   "%zext_ln712_207 = zext i12 %add_ln712_572"   --->   Operation 2443 'zext' 'zext_ln712_207' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2444 [1/1] (0.00ns)   --->   "%zext_ln712_208 = zext i12 %add_ln712_574"   --->   Operation 2444 'zext' 'zext_ln712_208' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2445 [1/1] (1.54ns)   --->   "%add_ln712_575 = add i13 %zext_ln712_208, i13 %zext_ln712_207"   --->   Operation 2445 'add' 'add_ln712_575' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2446 [1/1] (0.00ns)   --->   "%zext_ln712_211 = zext i12 %add_ln712_577"   --->   Operation 2446 'zext' 'zext_ln712_211' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2447 [1/1] (0.00ns)   --->   "%sext_ln712_185 = sext i12 %add_ln712_580"   --->   Operation 2447 'sext' 'sext_ln712_185' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2448 [1/1] (1.54ns)   --->   "%add_ln712_581 = add i13 %sext_ln712_185, i13 %zext_ln712_211"   --->   Operation 2448 'add' 'add_ln712_581' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.15>
ST_23 : Operation 2449 [1/1] (0.00ns)   --->   "%sext_ln1171_45 = sext i12 %trunc_ln"   --->   Operation 2449 'sext' 'sext_ln1171_45' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2450 [1/1] (0.00ns)   --->   "%sext_ln42_1 = sext i12 %trunc_ln717_s" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2450 'sext' 'sext_ln42_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2451 [1/1] (0.00ns)   --->   "%sext_ln42_2 = sext i8 %trunc_ln717_119" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2451 'sext' 'sext_ln42_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2452 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i10 %sext_ln42_2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2452 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2453 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i10 %sext_ln42_2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2453 'zext' 'zext_ln42_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2454 [1/3] (2.45ns)   --->   "%mul_ln1171_2 = mul i16 %r_V_0, i16 65445"   --->   Operation 2454 'mul' 'mul_ln1171_2' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2455 [1/1] (0.00ns)   --->   "%mult_V_7 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_2, i32 3, i32 15"   --->   Operation 2455 'partselect' 'mult_V_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2456 [1/1] (0.00ns)   --->   "%zext_ln42_2 = zext i12 %trunc_ln42_1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2456 'zext' 'zext_ln42_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2457 [1/1] (0.00ns)   --->   "%zext_ln1171_15 = zext i8 %p_read_122"   --->   Operation 2457 'zext' 'zext_ln1171_15' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2458 [1/3] (2.45ns)   --->   "%mul_ln717_1 = mul i12 %zext_ln1171_18, i12 13"   --->   Operation 2458 'mul' 'mul_ln717_1' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2459 [1/1] (0.00ns)   --->   "%trunc_ln42_4 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %mul_ln717_1, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2459 'partselect' 'trunc_ln42_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2460 [1/1] (0.00ns)   --->   "%shl_ln717_3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_122, i2 0"   --->   Operation 2460 'bitconcatenate' 'shl_ln717_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2461 [1/1] (0.00ns)   --->   "%zext_ln717_5 = zext i10 %shl_ln717_3"   --->   Operation 2461 'zext' 'zext_ln717_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2462 [1/1] (1.54ns)   --->   "%sub_ln717_1 = sub i13 %zext_ln717_4, i13 %zext_ln717_5"   --->   Operation 2462 'sub' 'sub_ln717_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2463 [1/1] (0.00ns)   --->   "%trunc_ln42_5 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_1, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2463 'partselect' 'trunc_ln42_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2464 [1/3] (2.45ns)   --->   "%mul_ln1171_6 = mul i14 %zext_ln1171_16, i14 16361"   --->   Operation 2464 'mul' 'mul_ln1171_6' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2465 [1/1] (0.00ns)   --->   "%trunc_ln717_126 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_6, i32 3, i32 13"   --->   Operation 2465 'partselect' 'trunc_ln717_126' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2466 [1/1] (0.00ns)   --->   "%zext_ln1171_22 = zext i10 %shl_ln717_3"   --->   Operation 2466 'zext' 'zext_ln1171_22' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2467 [1/1] (1.41ns)   --->   "%sub_ln1171_10 = sub i11 0, i11 %zext_ln1171_22"   --->   Operation 2467 'sub' 'sub_ln1171_10' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2468 [1/1] (0.00ns)   --->   "%trunc_ln717_128 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_10, i32 3, i32 10"   --->   Operation 2468 'partselect' 'trunc_ln717_128' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2469 [1/1] (0.00ns)   --->   "%sext_ln42_7 = sext i13 %mult_V_52" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2469 'sext' 'sext_ln42_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2470 [1/1] (1.41ns)   --->   "%sub_ln1171_163 = sub i11 %zext_ln1171_15, i11 %zext_ln1171_22"   --->   Operation 2470 'sub' 'sub_ln1171_163' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2471 [1/1] (0.00ns)   --->   "%trunc_ln717_130 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_163, i32 3, i32 10"   --->   Operation 2471 'partselect' 'trunc_ln717_130' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2472 [1/1] (0.00ns)   --->   "%sext_ln717_3 = sext i9 %trunc_ln717_132"   --->   Operation 2472 'sext' 'sext_ln717_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2473 [1/1] (0.00ns)   --->   "%sext_ln1171_9 = sext i12 %sub_ln1171_13"   --->   Operation 2473 'sext' 'sext_ln1171_9' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2474 [1/1] (1.54ns)   --->   "%sub_ln1171_14 = sub i13 %sext_ln1171_9, i13 %zext_ln1171_27"   --->   Operation 2474 'sub' 'sub_ln1171_14' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2475 [1/1] (0.00ns)   --->   "%trunc_ln717_133 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_14, i32 3, i32 12"   --->   Operation 2475 'partselect' 'trunc_ln717_133' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2476 [1/1] (0.00ns)   --->   "%zext_ln42_15 = zext i9 %mult_V_77" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2476 'zext' 'zext_ln42_15' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2477 [1/3] (2.45ns)   --->   "%mul_ln1171_8 = mul i14 %zext_ln1171_26, i14 55"   --->   Operation 2477 'mul' 'mul_ln1171_8' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2478 [1/1] (0.00ns)   --->   "%trunc_ln42_8 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_8, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2478 'partselect' 'trunc_ln42_8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2479 [1/3] (2.45ns)   --->   "%mul_ln1171_10 = mul i13 %zext_ln1171_27, i13 8179"   --->   Operation 2479 'mul' 'mul_ln1171_10' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2480 [1/1] (0.00ns)   --->   "%trunc_ln717_134 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln1171_10, i32 3, i32 12"   --->   Operation 2480 'partselect' 'trunc_ln717_134' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2481 [1/1] (0.00ns)   --->   "%sext_ln717_4 = sext i9 %trunc_ln717_136"   --->   Operation 2481 'sext' 'sext_ln717_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2482 [1/1] (0.00ns)   --->   "%sext_ln42_12 = sext i9 %trunc_ln717_138" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2482 'sext' 'sext_ln42_12' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2483 [1/1] (0.00ns)   --->   "%zext_ln42_21 = zext i10 %sext_ln42_12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2483 'zext' 'zext_ln42_21' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2484 [1/3] (2.45ns)   --->   "%mul_ln717_6 = mul i12 %zext_ln1171_33, i12 13"   --->   Operation 2484 'mul' 'mul_ln717_6' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2485 [1/1] (0.00ns)   --->   "%trunc_ln42_11 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %mul_ln717_6, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2485 'partselect' 'trunc_ln42_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2486 [1/3] (2.45ns)   --->   "%mul_ln1171_14 = mul i14 %zext_ln1171_36, i14 37"   --->   Operation 2486 'mul' 'mul_ln1171_14' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2487 [1/1] (0.00ns)   --->   "%mult_V_98 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_14, i32 3, i32 13"   --->   Operation 2487 'partselect' 'mult_V_98' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2488 [1/1] (0.00ns)   --->   "%sext_ln42_14 = sext i13 %mult_V_100" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2488 'sext' 'sext_ln42_14' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2489 [1/1] (0.00ns)   --->   "%zext_ln717_10 = zext i11 %mult_V_104"   --->   Operation 2489 'zext' 'zext_ln717_10' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2490 [2/3] (2.45ns)   --->   "%mul_ln1171_15 = mul i16 %r_V_3, i16 65461"   --->   Operation 2490 'mul' 'mul_ln1171_15' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2491 [2/3] (2.45ns)   --->   "%mul_ln1171_16 = mul i14 %zext_ln1171_36, i14 59"   --->   Operation 2491 'mul' 'mul_ln1171_16' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2492 [2/3] (2.45ns)   --->   "%mul_ln1171_17 = mul i16 %r_V_3, i16 65460"   --->   Operation 2492 'mul' 'mul_ln1171_17' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2493 [1/1] (0.00ns)   --->   "%zext_ln42_35 = zext i11 %mult_V_116" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2493 'zext' 'zext_ln42_35' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2494 [1/1] (0.00ns)   --->   "%sext_ln1171_55 = sext i11 %trunc_ln717_146"   --->   Operation 2494 'sext' 'sext_ln1171_55' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2495 [1/1] (0.00ns)   --->   "%sext_ln1171_56 = sext i11 %trunc_ln717_149"   --->   Operation 2495 'sext' 'sext_ln1171_56' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2496 [2/3] (2.45ns)   --->   "%mul_ln1171_23 = mul i14 %zext_ln1171_49, i14 42"   --->   Operation 2496 'mul' 'mul_ln1171_23' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2497 [1/1] (0.00ns)   --->   "%sext_ln1171_57 = sext i11 %trunc_ln717_150"   --->   Operation 2497 'sext' 'sext_ln1171_57' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2498 [1/1] (0.00ns)   --->   "%sext_ln717_7 = sext i9 %trunc_ln717_151"   --->   Operation 2498 'sext' 'sext_ln717_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2499 [2/3] (2.45ns)   --->   "%mul_ln717_8 = mul i13 %zext_ln1171_5, i13 27"   --->   Operation 2499 'mul' 'mul_ln717_8' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2500 [1/1] (0.00ns)   --->   "%zext_ln1171_60 = zext i8 %p_read_117"   --->   Operation 2500 'zext' 'zext_ln1171_60' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2501 [2/3] (2.45ns)   --->   "%mul_ln1171_29 = mul i14 %zext_ln1171_62, i14 16359"   --->   Operation 2501 'mul' 'mul_ln1171_29' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2502 [2/3] (2.45ns)   --->   "%mul_ln717_10 = mul i13 %zext_ln1171_61, i13 22"   --->   Operation 2502 'mul' 'mul_ln717_10' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2503 [3/3] (2.45ns)   --->   "%mul_ln1171_31 = mul i15 %zext_ln1171_60, i15 32715"   --->   Operation 2503 'mul' 'mul_ln1171_31' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2504 [1/1] (0.00ns)   --->   "%sext_ln1171_63 = sext i11 %trunc_ln717_160"   --->   Operation 2504 'sext' 'sext_ln1171_63' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2505 [1/1] (0.00ns)   --->   "%zext_ln42_47 = zext i13 %trunc_ln42_32" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2505 'zext' 'zext_ln42_47' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2506 [1/1] (0.00ns)   --->   "%sext_ln1171_64 = sext i6 %trunc_ln717_164"   --->   Operation 2506 'sext' 'sext_ln1171_64' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2507 [3/3] (2.45ns)   --->   "%mul_ln1171_36 = mul i14 %zext_ln1171_70, i14 46"   --->   Operation 2507 'mul' 'mul_ln1171_36' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2508 [3/3] (2.45ns)   --->   "%mul_ln1171_39 = mul i15 %zext_ln1171_69, i15 32730"   --->   Operation 2508 'mul' 'mul_ln1171_39' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2509 [3/3] (2.45ns)   --->   "%mul_ln1171_40 = mul i14 %zext_ln1171_70, i14 16362"   --->   Operation 2509 'mul' 'mul_ln1171_40' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2510 [3/3] (2.45ns)   --->   "%mul_ln717_12 = mul i13 %zext_ln1171_67, i13 19"   --->   Operation 2510 'mul' 'mul_ln717_12' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2511 [3/3] (2.45ns)   --->   "%mul_ln1171_42 = mul i14 %zext_ln1171_70, i14 42"   --->   Operation 2511 'mul' 'mul_ln1171_42' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2512 [3/3] (2.45ns)   --->   "%mul_ln717_13 = mul i13 %zext_ln42_58, i13 22"   --->   Operation 2512 'mul' 'mul_ln717_13' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2513 [1/1] (0.00ns)   --->   "%sext_ln1171_73 = sext i6 %trunc_ln717_179"   --->   Operation 2513 'sext' 'sext_ln1171_73' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2514 [1/1] (0.00ns)   --->   "%sext_ln1171_74 = sext i6 %trunc_ln717_179"   --->   Operation 2514 'sext' 'sext_ln1171_74' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2515 [1/1] (0.00ns)   --->   "%zext_ln717_37 = zext i10 %mult_V_301"   --->   Operation 2515 'zext' 'zext_ln717_37' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2516 [1/1] (0.00ns)   --->   "%sext_ln1171_79 = sext i12 %trunc_ln717_188"   --->   Operation 2516 'sext' 'sext_ln1171_79' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2517 [1/1] (0.00ns)   --->   "%sext_ln1171_83 = sext i11 %trunc_ln717_196"   --->   Operation 2517 'sext' 'sext_ln1171_83' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2518 [1/1] (0.00ns)   --->   "%sext_ln1171_111 = sext i11 %trunc_ln717_251"   --->   Operation 2518 'sext' 'sext_ln1171_111' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2519 [1/1] (0.00ns)   --->   "%trunc_ln717_257_cast = sext i10 %trunc_ln717_257"   --->   Operation 2519 'sext' 'trunc_ln717_257_cast' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2520 [1/1] (0.00ns)   --->   "%sext_ln1171_114 = sext i8 %trunc_ln717_260"   --->   Operation 2520 'sext' 'sext_ln1171_114' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2521 [1/1] (0.00ns)   --->   "%sext_ln1171_115 = sext i11 %trunc_ln717_261"   --->   Operation 2521 'sext' 'sext_ln1171_115' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2522 [1/1] (0.00ns)   --->   "%sext_ln1171_116 = sext i12 %trunc_ln717_265"   --->   Operation 2522 'sext' 'sext_ln1171_116' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2523 [1/1] (0.00ns)   --->   "%sext_ln717_48 = sext i11 %trunc_ln717_272"   --->   Operation 2523 'sext' 'sext_ln717_48' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2524 [1/1] (0.00ns)   --->   "%sext_ln42_43 = sext i9 %trunc_ln717_274" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2524 'sext' 'sext_ln42_43' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2525 [1/1] (0.00ns)   --->   "%zext_ln42_174 = zext i10 %sext_ln42_43" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2525 'zext' 'zext_ln42_174' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2526 [1/1] (0.00ns)   --->   "%zext_ln42_169 = zext i10 %mult_V_676" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2526 'zext' 'zext_ln42_169' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2527 [1/1] (0.00ns)   --->   "%zext_ln1171_185 = zext i10 %shl_ln1171_55"   --->   Operation 2527 'zext' 'zext_ln1171_185' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2528 [1/1] (0.00ns)   --->   "%sext_ln42_46 = sext i12 %trunc_ln717_283" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2528 'sext' 'sext_ln42_46' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2529 [1/1] (0.00ns)   --->   "%zext_ln42_184 = zext i13 %sext_ln42_46" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2529 'zext' 'zext_ln42_184' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2530 [1/1] (0.00ns)   --->   "%sext_ln1171_36 = sext i15 %sub_ln1171_122"   --->   Operation 2530 'sext' 'sext_ln1171_36' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2531 [1/1] (1.53ns)   --->   "%sub_ln1171_123 = sub i16 %sext_ln1171_36, i16 %zext_ln1171_185"   --->   Operation 2531 'sub' 'sub_ln1171_123' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2532 [1/1] (0.00ns)   --->   "%mult_V_731 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_123, i32 3, i32 15"   --->   Operation 2532 'partselect' 'mult_V_731' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2533 [1/1] (0.00ns)   --->   "%sext_ln1171_130 = sext i9 %trunc_ln717_294"   --->   Operation 2533 'sext' 'sext_ln1171_130' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2534 [1/1] (0.00ns)   --->   "%sext_ln1171_131 = sext i9 %trunc_ln717_294"   --->   Operation 2534 'sext' 'sext_ln1171_131' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2535 [1/1] (0.00ns)   --->   "%sext_ln717_55 = sext i6 %trunc_ln717_297"   --->   Operation 2535 'sext' 'sext_ln717_55' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2536 [1/1] (0.00ns)   --->   "%zext_ln42_191 = zext i10 %trunc_ln42_143" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2536 'zext' 'zext_ln42_191' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2537 [1/1] (0.00ns)   --->   "%sext_ln1171_139 = sext i10 %trunc_ln717_306"   --->   Operation 2537 'sext' 'sext_ln1171_139' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2538 [1/1] (0.00ns)   --->   "%sext_ln42_56 = sext i12 %trunc_ln717_307" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2538 'sext' 'sext_ln42_56' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2539 [1/1] (0.00ns)   --->   "%zext_ln42_201 = zext i13 %sext_ln42_56" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2539 'zext' 'zext_ln42_201' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2540 [1/1] (0.00ns)   --->   "%zext_ln42_202 = zext i10 %trunc_ln42_155" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2540 'zext' 'zext_ln42_202' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2541 [1/1] (0.00ns)   --->   "%zext_ln42_203 = zext i10 %trunc_ln42_156" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2541 'zext' 'zext_ln42_203' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2542 [1/1] (0.00ns)   --->   "%zext_ln42_205 = zext i7 %mult_V_831" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2542 'zext' 'zext_ln42_205' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2543 [1/1] (0.00ns)   --->   "%zext_ln1171_215 = zext i8 %p_read_98"   --->   Operation 2543 'zext' 'zext_ln1171_215' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2544 [1/1] (0.00ns)   --->   "%shl_ln717_48 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_98, i3 0"   --->   Operation 2544 'bitconcatenate' 'shl_ln717_48' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2545 [1/1] (0.00ns)   --->   "%zext_ln717_88 = zext i11 %shl_ln717_48"   --->   Operation 2545 'zext' 'zext_ln717_88' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2546 [1/1] (1.48ns)   --->   "%add_ln717_34 = add i12 %zext_ln717_88, i12 %zext_ln1171_215"   --->   Operation 2546 'add' 'add_ln717_34' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2547 [1/1] (0.00ns)   --->   "%trunc_ln42_159 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717_34, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2547 'partselect' 'trunc_ln42_159' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2548 [1/1] (1.48ns)   --->   "%sub_ln1171_179 = sub i12 %zext_ln1171_215, i12 %zext_ln717_88"   --->   Operation 2548 'sub' 'sub_ln1171_179' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2549 [1/1] (0.00ns)   --->   "%trunc_ln717_313 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_179, i32 3, i32 11"   --->   Operation 2549 'partselect' 'trunc_ln717_313' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2550 [1/1] (0.00ns)   --->   "%sext_ln1171_142 = sext i9 %trunc_ln717_313"   --->   Operation 2550 'sext' 'sext_ln1171_142' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2551 [1/1] (0.00ns)   --->   "%sext_ln42_60 = sext i8 %trunc_ln717_314" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2551 'sext' 'sext_ln42_60' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2552 [1/1] (0.00ns)   --->   "%zext_ln42_222 = zext i10 %sext_ln42_60" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2552 'zext' 'zext_ln42_222' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2553 [1/1] (0.00ns)   --->   "%sext_ln717_59 = sext i8 %trunc_ln717_317"   --->   Operation 2553 'sext' 'sext_ln717_59' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2554 [1/1] (0.00ns)   --->   "%zext_ln1171_224 = zext i9 %shl_ln1171_65"   --->   Operation 2554 'zext' 'zext_ln1171_224' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2555 [1/1] (0.00ns)   --->   "%sext_ln717_60 = sext i12 %trunc_ln717_320"   --->   Operation 2555 'sext' 'sext_ln717_60' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2556 [1/1] (0.00ns)   --->   "%sext_ln1171_39 = sext i13 %sub_ln1171_142"   --->   Operation 2556 'sext' 'sext_ln1171_39' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2557 [1/1] (1.53ns)   --->   "%sub_ln1171_143 = sub i14 %sext_ln1171_39, i14 %zext_ln1171_224"   --->   Operation 2557 'sub' 'sub_ln1171_143' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2558 [1/1] (0.00ns)   --->   "%trunc_ln717_321 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_143, i32 3, i32 13"   --->   Operation 2558 'partselect' 'trunc_ln717_321' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2559 [1/1] (0.00ns)   --->   "%zext_ln42_240 = zext i11 %trunc_ln42_182" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2559 'zext' 'zext_ln42_240' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2560 [1/1] (0.00ns)   --->   "%sext_ln42_69 = sext i13 %mult_V_969" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2560 'sext' 'sext_ln42_69' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2561 [1/1] (0.00ns)   --->   "%zext_ln42_245 = zext i11 %trunc_ln42_190" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2561 'zext' 'zext_ln42_245' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2562 [1/1] (0.00ns) (grouped into LUT with out node add_ln712_511)   --->   "%trunc_ln42_191 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_138, i32 3, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2562 'partselect' 'trunc_ln42_191' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2563 [1/1] (0.00ns) (grouped into LUT with out node add_ln712_511)   --->   "%zext_ln42_246 = zext i12 %trunc_ln42_191" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2563 'zext' 'zext_ln42_246' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2564 [1/1] (0.00ns)   --->   "%sext_ln717_70 = sext i10 %trunc_ln717_346"   --->   Operation 2564 'sext' 'sext_ln717_70' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2565 [1/1] (0.00ns)   --->   "%zext_ln42_249 = zext i11 %trunc_ln42_194" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2565 'zext' 'zext_ln42_249' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2566 [1/1] (0.00ns)   --->   "%sext_ln42_70 = sext i10 %trunc_ln717_348" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2566 'sext' 'sext_ln42_70' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2567 [1/1] (0.00ns)   --->   "%zext_ln42_251 = zext i10 %trunc_ln42_196" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2567 'zext' 'zext_ln42_251' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2568 [1/1] (0.00ns)   --->   "%sext_ln712_6 = sext i10 %add_ln712_6"   --->   Operation 2568 'sext' 'sext_ln712_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2569 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_8 = add i13 %add_ln712_7, i13 %sext_ln717_55"   --->   Operation 2569 'add' 'add_ln712_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2570 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_9 = add i13 %add_ln712_8, i13 %sext_ln712_6"   --->   Operation 2570 'add' 'add_ln712_9' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2571 [1/1] (0.00ns)   --->   "%zext_ln712_4 = zext i11 %add_ln712_15"   --->   Operation 2571 'zext' 'zext_ln712_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2572 [1/1] (0.00ns)   --->   "%sext_ln712_4 = sext i9 %add_ln712_16"   --->   Operation 2572 'sext' 'sext_ln712_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2573 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_17 = add i15 %sext_ln712_4, i15 %zext_ln42_201"   --->   Operation 2573 'add' 'add_ln712_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2574 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_18 = add i15 %add_ln712_17, i15 %zext_ln712_4"   --->   Operation 2574 'add' 'add_ln712_18' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2575 [1/1] (1.41ns)   --->   "%add_ln712_26 = add i11 %zext_ln42_174, i11 %zext_ln42_202"   --->   Operation 2575 'add' 'add_ln712_26' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2576 [1/1] (0.00ns)   --->   "%zext_ln712_10 = zext i11 %add_ln712_37"   --->   Operation 2576 'zext' 'zext_ln712_10' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2577 [1/1] (1.48ns)   --->   "%add_ln712_38 = add i12 %zext_ln712_10, i12 %zext_ln42_21"   --->   Operation 2577 'add' 'add_ln712_38' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2578 [1/1] (0.00ns)   --->   "%sext_ln712_18 = sext i13 %add_ln712_51"   --->   Operation 2578 'sext' 'sext_ln712_18' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2579 [1/1] (0.00ns)   --->   "%sext_ln712_19 = sext i13 %add_ln712_52"   --->   Operation 2579 'sext' 'sext_ln712_19' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2580 [1/1] (1.53ns)   --->   "%add_ln712_53 = add i14 %sext_ln712_19, i14 %sext_ln712_18"   --->   Operation 2580 'add' 'add_ln712_53' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2581 [1/1] (0.00ns)   --->   "%sext_ln712_23 = sext i14 %add_ln712_69"   --->   Operation 2581 'sext' 'sext_ln712_23' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2582 [1/1] (0.00ns)   --->   "%sext_ln712_25 = sext i14 %add_ln712_73"   --->   Operation 2582 'sext' 'sext_ln712_25' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2583 [1/1] (1.52ns)   --->   "%add_ln712_74 = add i15 %sext_ln712_25, i15 %sext_ln712_23"   --->   Operation 2583 'add' 'add_ln712_74' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2584 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_85 = add i14 %sext_ln42_1, i14 %sext_ln42_14"   --->   Operation 2584 'add' 'add_ln712_85' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2585 [1/1] (0.00ns)   --->   "%sext_ln712_27 = sext i11 %add_ln712_86"   --->   Operation 2585 'sext' 'sext_ln712_27' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2586 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_87 = add i14 %sext_ln712_27, i14 %add_ln712_85"   --->   Operation 2586 'add' 'add_ln712_87' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2587 [1/1] (1.53ns)   --->   "%add_ln712_97 = add i14 %zext_ln42_169, i14 %zext_ln42_184"   --->   Operation 2587 'add' 'add_ln712_97' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2588 [1/1] (0.00ns)   --->   "%sext_ln712_35 = sext i14 %add_ln712_106"   --->   Operation 2588 'sext' 'sext_ln712_35' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2589 [1/1] (0.00ns)   --->   "%sext_ln712_40 = sext i14 %add_ln712_110"   --->   Operation 2589 'sext' 'sext_ln712_40' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2590 [1/1] (1.52ns)   --->   "%add_ln712_111 = add i15 %sext_ln712_40, i15 %sext_ln712_35"   --->   Operation 2590 'add' 'add_ln712_111' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2591 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_112 = add i14 %zext_ln717_10, i14 %zext_ln42_47"   --->   Operation 2591 'add' 'add_ln712_112' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2592 [1/1] (0.00ns)   --->   "%zext_ln712_38 = zext i11 %add_ln712_114"   --->   Operation 2592 'zext' 'zext_ln712_38' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2593 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_115 = add i14 %zext_ln712_38, i14 %add_ln712_112"   --->   Operation 2593 'add' 'add_ln712_115' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2594 [1/1] (0.00ns)   --->   "%sext_ln712_42 = sext i12 %add_ln712_123"   --->   Operation 2594 'sext' 'sext_ln712_42' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2595 [1/1] (0.00ns)   --->   "%sext_ln712_49 = sext i12 %add_ln712_124"   --->   Operation 2595 'sext' 'sext_ln712_49' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2596 [1/1] (1.54ns)   --->   "%add_ln712_125 = add i13 %sext_ln712_49, i13 %sext_ln712_42"   --->   Operation 2596 'add' 'add_ln712_125' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2597 [1/1] (1.48ns)   --->   "%add_ln712_126 = add i12 %sext_ln1171_111, i12 %sext_ln1171_115"   --->   Operation 2597 'add' 'add_ln712_126' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2598 [1/1] (0.00ns)   --->   "%zext_ln712_50 = zext i11 %add_ln712_141"   --->   Operation 2598 'zext' 'zext_ln712_50' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2599 [1/1] (1.48ns)   --->   "%add_ln712_142 = add i12 %zext_ln712_50, i12 %zext_ln42_121"   --->   Operation 2599 'add' 'add_ln712_142' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2600 [1/1] (1.54ns)   --->   "%add_ln712_163 = add i12 %trunc_ln42_137, i12 %zext_ln42_203"   --->   Operation 2600 'add' 'add_ln712_163' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2601 [1/1] (0.00ns)   --->   "%sext_ln712_46 = sext i11 %add_ln712_164"   --->   Operation 2601 'sext' 'sext_ln712_46' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2602 [1/1] (1.48ns)   --->   "%add_ln712_165 = add i12 %sext_ln712_46, i12 %zext_ln42_222"   --->   Operation 2602 'add' 'add_ln712_165' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2603 [1/1] (0.00ns)   --->   "%zext_ln712_66 = zext i12 %add_ln712_178"   --->   Operation 2603 'zext' 'zext_ln712_66' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2604 [1/1] (0.00ns)   --->   "%zext_ln712_70 = zext i12 %add_ln712_182"   --->   Operation 2604 'zext' 'zext_ln712_70' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2605 [1/1] (1.54ns)   --->   "%add_ln712_183 = add i13 %zext_ln712_70, i13 %zext_ln712_66"   --->   Operation 2605 'add' 'add_ln712_183' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2606 [1/1] (1.54ns)   --->   "%add_ln712_185 = add i13 %sext_ln1171_45, i13 %sext_ln717_3"   --->   Operation 2606 'add' 'add_ln712_185' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2607 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_186 = add i13 %sext_ln1171_74, i13 %sext_ln1171_79"   --->   Operation 2607 'add' 'add_ln712_186' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2608 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_187 = add i13 %add_ln712_186, i13 %sext_ln1171_55"   --->   Operation 2608 'add' 'add_ln712_187' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2609 [1/1] (0.00ns)   --->   "%sext_ln712_67 = sext i12 %add_ln712_189"   --->   Operation 2609 'sext' 'sext_ln712_67' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2610 [1/1] (0.00ns)   --->   "%sext_ln712_72 = sext i12 %add_ln712_191"   --->   Operation 2610 'sext' 'sext_ln712_72' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2611 [1/1] (1.54ns)   --->   "%add_ln712_192 = add i13 %sext_ln712_72, i13 %sext_ln712_67"   --->   Operation 2611 'add' 'add_ln712_192' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2612 [1/1] (0.00ns)   --->   "%zext_ln712_75 = zext i11 %add_ln712_199"   --->   Operation 2612 'zext' 'zext_ln712_75' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2613 [1/1] (0.00ns)   --->   "%zext_ln712_77 = zext i12 %add_ln712_201"   --->   Operation 2613 'zext' 'zext_ln712_77' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2614 [1/1] (1.54ns)   --->   "%add_ln712_202 = add i13 %zext_ln712_77, i13 %zext_ln712_75"   --->   Operation 2614 'add' 'add_ln712_202' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2615 [1/1] (0.00ns)   --->   "%sext_ln712_75 = sext i13 %add_ln712_206"   --->   Operation 2615 'sext' 'sext_ln712_75' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2616 [1/1] (0.00ns)   --->   "%sext_ln712_76 = sext i13 %add_ln712_208"   --->   Operation 2616 'sext' 'sext_ln712_76' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2617 [1/1] (1.53ns)   --->   "%add_ln712_209 = add i14 %sext_ln712_76, i14 %sext_ln712_75"   --->   Operation 2617 'add' 'add_ln712_209' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2618 [1/1] (0.00ns)   --->   "%sext_ln712_78 = sext i11 %add_ln712_211"   --->   Operation 2618 'sext' 'sext_ln712_78' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2619 [1/1] (0.00ns)   --->   "%sext_ln712_79 = sext i12 %add_ln712_212"   --->   Operation 2619 'sext' 'sext_ln712_79' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2620 [1/1] (0.00ns)   --->   "%zext_ln712_80 = zext i12 %add_ln712_213"   --->   Operation 2620 'zext' 'zext_ln712_80' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2621 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_214 = add i14 %zext_ln712_80, i14 %sext_ln712_79"   --->   Operation 2621 'add' 'add_ln712_214' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2622 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_215 = add i14 %add_ln712_214, i14 %sext_ln712_78"   --->   Operation 2622 'add' 'add_ln712_215' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2623 [1/1] (0.00ns)   --->   "%zext_ln712_82 = zext i12 %add_ln712_218"   --->   Operation 2623 'zext' 'zext_ln712_82' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2624 [1/1] (0.00ns)   --->   "%zext_ln712_85 = zext i12 %add_ln712_221"   --->   Operation 2624 'zext' 'zext_ln712_85' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2625 [1/1] (1.54ns)   --->   "%add_ln712_222 = add i13 %zext_ln712_85, i13 %zext_ln712_82"   --->   Operation 2625 'add' 'add_ln712_222' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2626 [1/1] (0.00ns)   --->   "%zext_ln712_88 = zext i13 %add_ln712_224"   --->   Operation 2626 'zext' 'zext_ln712_88' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2627 [1/1] (0.00ns)   --->   "%sext_ln712_63 = sext i13 %add_ln712_226"   --->   Operation 2627 'sext' 'sext_ln712_63' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2628 [1/1] (1.53ns)   --->   "%add_ln712_227 = add i14 %sext_ln712_63, i14 %zext_ln712_88"   --->   Operation 2628 'add' 'add_ln712_227' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2629 [1/1] (0.00ns)   --->   "%zext_ln712_90 = zext i11 %add_ln712_234"   --->   Operation 2629 'zext' 'zext_ln712_90' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2630 [1/1] (1.48ns)   --->   "%add_ln712_235 = add i12 %zext_ln712_90, i12 %zext_ln42_1"   --->   Operation 2630 'add' 'add_ln712_235' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2631 [1/1] (0.00ns)   --->   "%sext_ln712_93 = sext i12 %add_ln712_251"   --->   Operation 2631 'sext' 'sext_ln712_93' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2632 [1/1] (0.00ns)   --->   "%sext_ln712_94 = sext i11 %add_ln712_253"   --->   Operation 2632 'sext' 'sext_ln712_94' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2633 [1/1] (1.54ns)   --->   "%add_ln712_254 = add i13 %sext_ln712_94, i13 %sext_ln712_93"   --->   Operation 2633 'add' 'add_ln712_254' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2634 [1/1] (0.00ns)   --->   "%zext_ln712_98 = zext i12 %add_ln712_261"   --->   Operation 2634 'zext' 'zext_ln712_98' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2635 [1/1] (0.00ns)   --->   "%zext_ln712_100 = zext i11 %add_ln712_263"   --->   Operation 2635 'zext' 'zext_ln712_100' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2636 [1/1] (1.54ns)   --->   "%add_ln712_264 = add i13 %zext_ln712_100, i13 %zext_ln712_98"   --->   Operation 2636 'add' 'add_ln712_264' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2637 [1/1] (0.00ns)   --->   "%sext_ln712_97 = sext i12 %add_ln712_267"   --->   Operation 2637 'sext' 'sext_ln712_97' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2638 [1/1] (0.00ns)   --->   "%sext_ln712_98 = sext i13 %add_ln712_269"   --->   Operation 2638 'sext' 'sext_ln712_98' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2639 [1/1] (1.53ns)   --->   "%add_ln712_270 = add i14 %sext_ln712_98, i14 %sext_ln712_97"   --->   Operation 2639 'add' 'add_ln712_270' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2640 [1/1] (0.00ns)   --->   "%sext_ln712_102 = sext i11 %add_ln712_271"   --->   Operation 2640 'sext' 'sext_ln712_102' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2641 [1/1] (0.00ns)   --->   "%sext_ln712_103 = sext i13 %add_ln712_273"   --->   Operation 2641 'sext' 'sext_ln712_103' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2642 [1/1] (1.53ns)   --->   "%add_ln712_274 = add i14 %sext_ln712_103, i14 %sext_ln712_102"   --->   Operation 2642 'add' 'add_ln712_274' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2643 [1/1] (0.00ns)   --->   "%zext_ln712_106 = zext i12 %add_ln712_281"   --->   Operation 2643 'zext' 'zext_ln712_106' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2644 [1/1] (0.00ns)   --->   "%zext_ln712_108 = zext i12 %add_ln712_283"   --->   Operation 2644 'zext' 'zext_ln712_108' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2645 [1/1] (1.54ns)   --->   "%add_ln712_284 = add i13 %zext_ln712_108, i13 %zext_ln712_106"   --->   Operation 2645 'add' 'add_ln712_284' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2646 [1/1] (1.36ns)   --->   "%add_ln712_291 = add i10 %sext_ln1171_131, i10 %sext_ln1171_142"   --->   Operation 2646 'add' 'add_ln712_291' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2647 [1/1] (1.54ns)   --->   "%add_ln712_292 = add i13 %zext_ln42_2, i13 %zext_ln42_15"   --->   Operation 2647 'add' 'add_ln712_292' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2648 [1/1] (0.00ns)   --->   "%zext_ln712_111 = zext i12 %add_ln712_296"   --->   Operation 2648 'zext' 'zext_ln712_111' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2649 [1/1] (0.00ns)   --->   "%zext_ln712_112 = zext i12 %add_ln712_297"   --->   Operation 2649 'zext' 'zext_ln712_112' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2650 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_298 = add i13 %zext_ln712_112, i13 %zext_ln717_37"   --->   Operation 2650 'add' 'add_ln712_298' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2651 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_299 = add i13 %add_ln712_298, i13 %zext_ln712_111"   --->   Operation 2651 'add' 'add_ln712_299' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2652 [1/1] (1.48ns)   --->   "%add_ln712_308 = add i12 %sext_ln1171_57, i12 %sext_ln1171_64"   --->   Operation 2652 'add' 'add_ln712_308' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2653 [1/1] (0.00ns)   --->   "%zext_ln712_126 = zext i13 %add_ln712_324"   --->   Operation 2653 'zext' 'zext_ln712_126' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2654 [1/1] (0.00ns)   --->   "%zext_ln712_131 = zext i13 %add_ln712_330"   --->   Operation 2654 'zext' 'zext_ln712_131' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2655 [1/1] (1.53ns)   --->   "%add_ln712_331 = add i14 %zext_ln712_131, i14 %zext_ln712_126"   --->   Operation 2655 'add' 'add_ln712_331' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2656 [1/1] (1.36ns)   --->   "%add_ln712_334 = add i10 %sext_ln717_7, i10 %sext_ln1171_73"   --->   Operation 2656 'add' 'add_ln712_334' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2657 [1/1] (1.48ns)   --->   "%add_ln712_344 = add i12 %zext_ln42_191, i12 %zext_ln42_245"   --->   Operation 2657 'add' 'add_ln712_344' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2658 [1/1] (0.00ns)   --->   "%sext_ln712_131 = sext i13 %add_ln712_350"   --->   Operation 2658 'sext' 'sext_ln712_131' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2659 [1/1] (0.00ns)   --->   "%sext_ln712_132 = sext i13 %add_ln712_352"   --->   Operation 2659 'sext' 'sext_ln712_132' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2660 [1/1] (1.53ns)   --->   "%add_ln712_353 = add i14 %sext_ln712_132, i14 %sext_ln712_131"   --->   Operation 2660 'add' 'add_ln712_353' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2661 [1/1] (0.00ns)   --->   "%zext_ln712_137 = zext i12 %add_ln712_354"   --->   Operation 2661 'zext' 'zext_ln712_137' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2662 [1/1] (1.54ns)   --->   "%add_ln712_355 = add i13 %zext_ln712_137, i13 %sext_ln717_70"   --->   Operation 2662 'add' 'add_ln712_355' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2663 [1/1] (0.00ns)   --->   "%zext_ln712_143 = zext i11 %add_ln712_366"   --->   Operation 2663 'zext' 'zext_ln712_143' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2664 [1/1] (0.00ns)   --->   "%zext_ln712_144 = zext i9 %add_ln712_367"   --->   Operation 2664 'zext' 'zext_ln712_144' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2665 [1/1] (1.36ns)   --->   "%add_ln712_368 = add i10 %zext_ln712_144, i10 128"   --->   Operation 2665 'add' 'add_ln712_368' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2666 [1/1] (0.00ns)   --->   "%zext_ln712_145 = zext i10 %add_ln712_368"   --->   Operation 2666 'zext' 'zext_ln712_145' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2667 [1/1] (1.48ns)   --->   "%add_ln712_369 = add i12 %zext_ln712_145, i12 %zext_ln712_143"   --->   Operation 2667 'add' 'add_ln712_369' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2668 [1/1] (0.00ns)   --->   "%sext_ln712_143 = sext i14 %add_ln712_383"   --->   Operation 2668 'sext' 'sext_ln712_143' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2669 [1/1] (0.00ns)   --->   "%sext_ln712_146 = sext i13 %add_ln712_386"   --->   Operation 2669 'sext' 'sext_ln712_146' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2670 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_387 = add i15 %sext_ln712_146, i15 %sext_ln712_143"   --->   Operation 2670 'add' 'add_ln712_387' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2671 [1/1] (0.00ns)   --->   "%sext_ln712_155 = sext i13 %add_ln712_393"   --->   Operation 2671 'sext' 'sext_ln712_155' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2672 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_394 = add i15 %sext_ln712_155, i15 %add_ln712_387"   --->   Operation 2672 'add' 'add_ln712_394' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2673 [1/1] (0.00ns)   --->   "%zext_ln712_152 = zext i12 %add_ln712_396"   --->   Operation 2673 'zext' 'zext_ln712_152' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2674 [1/1] (0.00ns)   --->   "%zext_ln712_155 = zext i12 %add_ln712_399"   --->   Operation 2674 'zext' 'zext_ln712_155' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2675 [1/1] (1.54ns)   --->   "%add_ln712_400 = add i13 %zext_ln712_155, i13 %zext_ln712_152"   --->   Operation 2675 'add' 'add_ln712_400' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2676 [1/1] (0.00ns)   --->   "%zext_ln712_158 = zext i9 %add_ln712_402"   --->   Operation 2676 'zext' 'zext_ln712_158' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2677 [1/1] (0.00ns)   --->   "%sext_ln712_157 = sext i9 %add_ln712_404"   --->   Operation 2677 'sext' 'sext_ln712_157' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2678 [1/1] (0.00ns)   --->   "%zext_ln712_159 = zext i10 %sext_ln712_157"   --->   Operation 2678 'zext' 'zext_ln712_159' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2679 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_405 = add i12 %zext_ln712_159, i12 %add_ln712_403"   --->   Operation 2679 'add' 'add_ln712_405' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2680 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_406 = add i12 %add_ln712_405, i12 %zext_ln712_158"   --->   Operation 2680 'add' 'add_ln712_406' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2681 [1/1] (0.00ns)   --->   "%sext_ln712_162 = sext i13 %add_ln712_409"   --->   Operation 2681 'sext' 'sext_ln712_162' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2682 [1/1] (0.00ns)   --->   "%sext_ln712_163 = sext i12 %add_ln712_410"   --->   Operation 2682 'sext' 'sext_ln712_163' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2683 [1/1] (1.53ns)   --->   "%add_ln712_411 = add i14 %sext_ln712_163, i14 %sext_ln712_162"   --->   Operation 2683 'add' 'add_ln712_411' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2684 [1/1] (0.00ns)   --->   "%sext_ln712_170 = sext i12 %add_ln712_426"   --->   Operation 2684 'sext' 'sext_ln712_170' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2685 [1/1] (1.54ns)   --->   "%add_ln712_427 = add i13 %sext_ln712_170, i13 %sext_ln1171_83"   --->   Operation 2685 'add' 'add_ln712_427' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2686 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_429 = add i13 %sext_ln1171_116, i13 %sext_ln717_59"   --->   Operation 2686 'add' 'add_ln712_429' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2687 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_430 = add i13 %add_ln712_429, i13 %trunc_ln717_257_cast"   --->   Operation 2687 'add' 'add_ln712_430' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2688 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_442 = add i12 %zext_ln42_249, i12 3904"   --->   Operation 2688 'add' 'add_ln712_442' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2689 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_443 = add i12 %add_ln712_442, i12 %zext_ln42_205"   --->   Operation 2689 'add' 'add_ln712_443' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2690 [1/1] (1.48ns)   --->   "%add_ln712_447 = add i12 %sext_ln1171_56, i12 %sext_ln1171_64"   --->   Operation 2690 'add' 'add_ln712_447' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2691 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_452 = add i12 %sext_ln717_48, i12 %sext_ln1171_130"   --->   Operation 2691 'add' 'add_ln712_452' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2692 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_453 = add i12 %add_ln712_452, i12 %sext_ln1171_114"   --->   Operation 2692 'add' 'add_ln712_453' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2693 [1/1] (0.00ns)   --->   "%sext_ln712_190 = sext i12 %add_ln712_454"   --->   Operation 2693 'sext' 'sext_ln712_190' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2694 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_455 = add i14 %sext_ln42_69, i14 %zext_ln42"   --->   Operation 2694 'add' 'add_ln712_455' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2695 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_456 = add i14 %add_ln712_455, i14 %sext_ln712_190"   --->   Operation 2695 'add' 'add_ln712_456' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2696 [1/1] (0.00ns)   --->   "%zext_ln712_175 = zext i12 %add_ln712_464"   --->   Operation 2696 'zext' 'zext_ln712_175' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2697 [1/1] (0.00ns)   --->   "%zext_ln712_177 = zext i13 %add_ln712_466"   --->   Operation 2697 'zext' 'zext_ln712_177' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2698 [1/1] (0.00ns)   --->   "%zext_ln712_179 = zext i12 %add_ln712_469"   --->   Operation 2698 'zext' 'zext_ln712_179' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2699 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_470 = add i14 %zext_ln712_179, i14 %zext_ln712_177"   --->   Operation 2699 'add' 'add_ln712_470' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2700 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_471 = add i14 %add_ln712_470, i14 %zext_ln712_175"   --->   Operation 2700 'add' 'add_ln712_471' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2701 [1/1] (0.00ns)   --->   "%sext_ln712_193 = sext i11 %add_ln712_473"   --->   Operation 2701 'sext' 'sext_ln712_193' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2702 [1/1] (0.00ns)   --->   "%sext_ln712_194 = sext i11 %add_ln712_474"   --->   Operation 2702 'sext' 'sext_ln712_194' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2703 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_475 = add i12 %sext_ln712_194, i12 %sext_ln42_20"   --->   Operation 2703 'add' 'add_ln712_475' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2704 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_476 = add i12 %add_ln712_475, i12 %sext_ln712_193"   --->   Operation 2704 'add' 'add_ln712_476' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2705 [1/1] (1.54ns)   --->   "%add_ln712_477 = add i13 %sext_ln1171_139, i13 %sext_ln717_60"   --->   Operation 2705 'add' 'add_ln712_477' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2706 [1/1] (0.00ns)   --->   "%zext_ln712_182 = zext i12 %add_ln712_482"   --->   Operation 2706 'zext' 'zext_ln712_182' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2707 [1/1] (0.00ns)   --->   "%zext_ln712_183 = zext i12 %add_ln712_484"   --->   Operation 2707 'zext' 'zext_ln712_183' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2708 [1/1] (1.54ns)   --->   "%add_ln712_485 = add i13 %zext_ln712_183, i13 %zext_ln712_182"   --->   Operation 2708 'add' 'add_ln712_485' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2709 [1/1] (0.00ns)   --->   "%zext_ln712_186 = zext i11 %add_ln712_487"   --->   Operation 2709 'zext' 'zext_ln712_186' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2710 [1/1] (0.00ns)   --->   "%sext_ln712_149 = sext i13 %add_ln712_489"   --->   Operation 2710 'sext' 'sext_ln712_149' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2711 [1/1] (1.53ns)   --->   "%add_ln712_490 = add i14 %sext_ln712_149, i14 %zext_ln712_186"   --->   Operation 2711 'add' 'add_ln712_490' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2712 [1/1] (0.00ns)   --->   "%sext_ln712_199 = sext i10 %add_ln712_493"   --->   Operation 2712 'sext' 'sext_ln712_199' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2713 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_494 = add i14 %sext_ln712_199, i14 %sext_ln42_7"   --->   Operation 2713 'add' 'add_ln712_494' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2714 [1/1] (0.00ns)   --->   "%sext_ln712_200 = sext i10 %add_ln712_496"   --->   Operation 2714 'sext' 'sext_ln712_200' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2715 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_497 = add i14 %sext_ln712_200, i14 %add_ln712_494"   --->   Operation 2715 'add' 'add_ln712_497' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2716 [1/1] (1.48ns)   --->   "%add_ln712_500 = add i13 %sext_ln42_70, i13 %zext_ln42_35"   --->   Operation 2716 'add' 'add_ln712_500' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2717 [1/1] (0.00ns)   --->   "%zext_ln712_187 = zext i12 %add_ln712_505"   --->   Operation 2717 'zext' 'zext_ln712_187' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2718 [1/1] (0.00ns)   --->   "%zext_ln712_188 = zext i12 %add_ln712_507"   --->   Operation 2718 'zext' 'zext_ln712_188' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2719 [1/1] (1.54ns)   --->   "%add_ln712_508 = add i13 %zext_ln712_188, i13 %zext_ln712_187"   --->   Operation 2719 'add' 'add_ln712_508' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2720 [1/1] (0.00ns) (grouped into LUT with out node add_ln712_511)   --->   "%xor_ln712 = xor i8 %p_read_121, i8 128"   --->   Operation 2720 'xor' 'xor_ln712' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2721 [1/1] (0.00ns) (grouped into LUT with out node add_ln712_511)   --->   "%sext_ln712_158 = sext i8 %xor_ln712"   --->   Operation 2721 'sext' 'sext_ln712_158' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2722 [1/1] (1.54ns) (out node of the LUT)   --->   "%add_ln712_511 = add i13 %sext_ln712_158, i13 %zext_ln42_246"   --->   Operation 2722 'add' 'add_ln712_511' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2723 [1/1] (0.00ns)   --->   "%sext_ln712_209 = sext i12 %add_ln712_520"   --->   Operation 2723 'sext' 'sext_ln712_209' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2724 [1/1] (0.00ns)   --->   "%sext_ln712_210 = sext i12 %add_ln712_522"   --->   Operation 2724 'sext' 'sext_ln712_210' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2725 [1/1] (1.54ns)   --->   "%add_ln712_523 = add i13 %sext_ln712_210, i13 %sext_ln712_209"   --->   Operation 2725 'add' 'add_ln712_523' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2726 [1/1] (1.48ns)   --->   "%add_ln712_537 = add i12 %sext_ln717_4, i12 %sext_ln1171_63"   --->   Operation 2726 'add' 'add_ln712_537' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2727 [1/1] (0.00ns)   --->   "%sext_ln712_216 = sext i13 %add_ln712_542"   --->   Operation 2727 'sext' 'sext_ln712_216' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2728 [1/1] (0.00ns)   --->   "%sext_ln712_217 = sext i13 %add_ln712_544"   --->   Operation 2728 'sext' 'sext_ln712_217' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2729 [1/1] (1.53ns)   --->   "%add_ln712_545 = add i14 %sext_ln712_217, i14 %sext_ln712_216"   --->   Operation 2729 'add' 'add_ln712_545' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2730 [1/1] (1.41ns)   --->   "%add_ln712_554 = add i11 %zext_ln42_251, i11 1984"   --->   Operation 2730 'add' 'add_ln712_554' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2731 [1/1] (0.00ns)   --->   "%sext_ln712_174 = sext i11 %add_ln712_554"   --->   Operation 2731 'sext' 'sext_ln712_174' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2732 [1/1] (1.48ns)   --->   "%add_ln712_555 = add i13 %sext_ln712_174, i13 %zext_ln42_240"   --->   Operation 2732 'add' 'add_ln712_555' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2733 [1/1] (0.00ns)   --->   "%zext_ln712_209 = zext i13 %add_ln712_575"   --->   Operation 2733 'zext' 'zext_ln712_209' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2734 [1/1] (0.00ns)   --->   "%sext_ln712_186 = sext i13 %add_ln712_581"   --->   Operation 2734 'sext' 'sext_ln712_186' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2735 [1/1] (1.53ns)   --->   "%add_ln712_582 = add i15 %sext_ln712_186, i15 %zext_ln712_209"   --->   Operation 2735 'add' 'add_ln712_582' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.13>
ST_24 : Operation 2736 [1/1] (0.00ns)   --->   "%sext_ln42_3 = sext i13 %mult_V_7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2736 'sext' 'sext_ln42_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2737 [1/1] (0.00ns)   --->   "%sext_ln717_1 = sext i10 %trunc_ln717_122"   --->   Operation 2737 'sext' 'sext_ln717_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2738 [1/1] (0.00ns)   --->   "%zext_ln42_7 = zext i9 %trunc_ln42_4" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2738 'zext' 'zext_ln42_7' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2739 [1/1] (0.00ns)   --->   "%zext_ln42_9 = zext i10 %trunc_ln42_5" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2739 'zext' 'zext_ln42_9' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2740 [1/1] (0.00ns)   --->   "%sext_ln1171_48 = sext i11 %trunc_ln717_126"   --->   Operation 2740 'sext' 'sext_ln1171_48' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2741 [1/1] (0.00ns)   --->   "%sext_ln42_10 = sext i10 %trunc_ln717_133" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2741 'sext' 'sext_ln42_10' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2742 [1/1] (0.00ns)   --->   "%sext_ln42_11 = sext i10 %trunc_ln717_134" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2742 'sext' 'sext_ln42_11' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2743 [1/1] (0.00ns)   --->   "%zext_ln42_23 = zext i9 %trunc_ln42_11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2743 'zext' 'zext_ln42_23' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2744 [1/1] (0.00ns)   --->   "%zext_ln42_24 = zext i11 %mult_V_98" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2744 'zext' 'zext_ln42_24' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2745 [1/1] (0.00ns)   --->   "%zext_ln42_25 = zext i11 %mult_V_98" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2745 'zext' 'zext_ln42_25' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2746 [1/1] (0.00ns)   --->   "%zext_ln42_28 = zext i11 %mult_V_104" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2746 'zext' 'zext_ln42_28' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2747 [1/3] (2.45ns)   --->   "%mul_ln1171_15 = mul i16 %r_V_3, i16 65461"   --->   Operation 2747 'mul' 'mul_ln1171_15' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2748 [1/1] (0.00ns)   --->   "%mult_V_105 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_15, i32 3, i32 15"   --->   Operation 2748 'partselect' 'mult_V_105' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2749 [1/3] (2.45ns)   --->   "%mul_ln1171_16 = mul i14 %zext_ln1171_36, i14 59"   --->   Operation 2749 'mul' 'mul_ln1171_16' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2750 [1/1] (0.00ns)   --->   "%trunc_ln42_14 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_16, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2750 'partselect' 'trunc_ln42_14' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2751 [1/3] (2.45ns)   --->   "%mul_ln1171_17 = mul i16 %r_V_3, i16 65460"   --->   Operation 2751 'mul' 'mul_ln1171_17' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2752 [1/1] (0.00ns)   --->   "%mult_V_114 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_17, i32 3, i32 15"   --->   Operation 2752 'partselect' 'mult_V_114' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2753 [1/1] (0.00ns)   --->   "%zext_ln1171_47 = zext i8 %p_read_119"   --->   Operation 2753 'zext' 'zext_ln1171_47' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2754 [1/1] (0.00ns)   --->   "%shl_ln717_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_119, i2 0"   --->   Operation 2754 'bitconcatenate' 'shl_ln717_s' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2755 [1/1] (0.00ns)   --->   "%zext_ln717_12 = zext i10 %shl_ln717_s"   --->   Operation 2755 'zext' 'zext_ln717_12' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2756 [1/1] (1.41ns)   --->   "%add_ln717_3 = add i11 %zext_ln717_12, i11 %zext_ln1171_47"   --->   Operation 2756 'add' 'add_ln717_3' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2757 [1/1] (0.00ns)   --->   "%trunc_ln42_17 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %add_ln717_3, i32 3, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2757 'partselect' 'trunc_ln42_17' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2758 [1/3] (2.45ns)   --->   "%mul_ln1171_23 = mul i14 %zext_ln1171_49, i14 42"   --->   Operation 2758 'mul' 'mul_ln1171_23' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2759 [1/1] (0.00ns)   --->   "%trunc_ln42_19 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_23, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2759 'partselect' 'trunc_ln42_19' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2760 [1/1] (1.41ns)   --->   "%sub_ln717_7 = sub i11 %zext_ln717_12, i11 %zext_ln1171_47"   --->   Operation 2760 'sub' 'sub_ln717_7' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2761 [1/1] (0.00ns)   --->   "%trunc_ln717_152 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln717_7, i32 3, i32 10"   --->   Operation 2761 'partselect' 'trunc_ln717_152' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2762 [1/1] (0.00ns)   --->   "%sext_ln42_21 = sext i8 %trunc_ln717_152" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2762 'sext' 'sext_ln42_21' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2763 [1/1] (0.00ns)   --->   "%zext_ln42_43 = zext i10 %sext_ln42_21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2763 'zext' 'zext_ln42_43' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2764 [1/3] (2.45ns)   --->   "%mul_ln717_8 = mul i13 %zext_ln1171_5, i13 27"   --->   Operation 2764 'mul' 'mul_ln717_8' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2765 [1/1] (0.00ns)   --->   "%trunc_ln42_22 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_8, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2765 'partselect' 'trunc_ln42_22' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2766 [1/3] (2.45ns)   --->   "%mul_ln1171_29 = mul i14 %zext_ln1171_62, i14 16359"   --->   Operation 2766 'mul' 'mul_ln1171_29' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2767 [1/1] (0.00ns)   --->   "%trunc_ln717_158 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_29, i32 3, i32 13"   --->   Operation 2767 'partselect' 'trunc_ln717_158' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2768 [1/3] (2.45ns)   --->   "%mul_ln717_10 = mul i13 %zext_ln1171_61, i13 22"   --->   Operation 2768 'mul' 'mul_ln717_10' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2769 [1/1] (0.00ns)   --->   "%trunc_ln42_26 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_10, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2769 'partselect' 'trunc_ln42_26' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2770 [2/3] (2.45ns)   --->   "%mul_ln1171_31 = mul i15 %zext_ln1171_60, i15 32715"   --->   Operation 2770 'mul' 'mul_ln1171_31' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2771 [2/3] (2.45ns)   --->   "%mul_ln1171_36 = mul i14 %zext_ln1171_70, i14 46"   --->   Operation 2771 'mul' 'mul_ln1171_36' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2772 [2/3] (2.45ns)   --->   "%mul_ln1171_39 = mul i15 %zext_ln1171_69, i15 32730"   --->   Operation 2772 'mul' 'mul_ln1171_39' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2773 [2/3] (2.45ns)   --->   "%mul_ln1171_40 = mul i14 %zext_ln1171_70, i14 16362"   --->   Operation 2773 'mul' 'mul_ln1171_40' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2774 [2/3] (2.45ns)   --->   "%mul_ln717_12 = mul i13 %zext_ln1171_67, i13 19"   --->   Operation 2774 'mul' 'mul_ln717_12' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2775 [2/3] (2.45ns)   --->   "%mul_ln1171_42 = mul i14 %zext_ln1171_70, i14 42"   --->   Operation 2775 'mul' 'mul_ln1171_42' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2776 [2/3] (2.45ns)   --->   "%mul_ln717_13 = mul i13 %zext_ln42_58, i13 22"   --->   Operation 2776 'mul' 'mul_ln717_13' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2777 [1/1] (0.00ns)   --->   "%zext_ln1171_78 = zext i8 %p_read_114"   --->   Operation 2777 'zext' 'zext_ln1171_78' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2778 [3/3] (2.45ns)   --->   "%mul_ln717_18 = mul i13 %zext_ln1171_80, i13 27"   --->   Operation 2778 'mul' 'mul_ln717_18' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2779 [3/3] (2.45ns)   --->   "%mul_ln1171_46 = mul i14 %zext_ln1171_79, i14 43"   --->   Operation 2779 'mul' 'mul_ln1171_46' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2780 [3/3] (2.45ns)   --->   "%mul_ln717_19 = mul i12 %zext_ln1171_78, i12 13"   --->   Operation 2780 'mul' 'mul_ln717_19' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2781 [3/3] (2.45ns)   --->   "%mul_ln1171_48 = mul i14 %zext_ln1171_85, i14 16362"   --->   Operation 2781 'mul' 'mul_ln1171_48' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2782 [3/3] (2.45ns)   --->   "%mul_ln1171_49 = mul i15 %zext_ln1171_88, i15 32724"   --->   Operation 2782 'mul' 'mul_ln1171_49' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2783 [3/3] (2.45ns)   --->   "%mul_ln717_22 = mul i13 %zext_ln1171_89, i13 27"   --->   Operation 2783 'mul' 'mul_ln717_22' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2784 [3/3] (2.45ns)   --->   "%mul_ln1171_63 = mul i14 %zext_ln1171_107, i14 16361"   --->   Operation 2784 'mul' 'mul_ln1171_63' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2785 [1/1] (0.00ns)   --->   "%zext_ln42_206 = zext i9 %trunc_ln42_159" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2785 'zext' 'zext_ln42_206' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2786 [1/1] (0.00ns)   --->   "%sext_ln1171_145 = sext i11 %trunc_ln717_321"   --->   Operation 2786 'sext' 'sext_ln1171_145' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2787 [1/1] (0.00ns)   --->   "%sext_ln42_63 = sext i8 %trunc_ln717_323" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2787 'sext' 'sext_ln42_63' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2788 [1/1] (0.00ns)   --->   "%zext_ln42_237 = zext i9 %trunc_ln42_177" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2788 'zext' 'zext_ln42_237' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2789 [1/1] (0.00ns)   --->   "%sext_ln1171_153 = sext i10 %trunc_ln717_339"   --->   Operation 2789 'sext' 'sext_ln1171_153' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2790 [1/1] (0.00ns)   --->   "%sext_ln1171_154 = sext i12 %trunc_ln717_340"   --->   Operation 2790 'sext' 'sext_ln1171_154' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2791 [1/1] (0.00ns)   --->   "%sext_ln717_69 = sext i6 %trunc_ln717_344"   --->   Operation 2791 'sext' 'sext_ln717_69' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2792 [1/1] (0.00ns)   --->   "%sext_ln712_3 = sext i13 %add_ln712_5"   --->   Operation 2792 'sext' 'sext_ln712_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2793 [1/1] (0.00ns)   --->   "%sext_ln712_7 = sext i13 %add_ln712_9"   --->   Operation 2793 'sext' 'sext_ln712_7' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2794 [1/1] (1.53ns)   --->   "%add_ln712_10 = add i14 %sext_ln712_7, i14 %sext_ln712_3"   --->   Operation 2794 'add' 'add_ln712_10' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2795 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_80 = add i10 %zext_ln42_237, i10 256"   --->   Operation 2795 'add' 'add_ln712_80' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 2796 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%add_ln712_81 = add i10 %add_ln712_80, i10 %zext_ln42_206"   --->   Operation 2796 'add' 'add_ln712_81' <Predicate = true> <Delay = 3.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 2797 [1/1] (0.00ns)   --->   "%zext_ln712_39 = zext i14 %add_ln712_115"   --->   Operation 2797 'zext' 'zext_ln712_39' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2798 [1/1] (0.00ns)   --->   "%zext_ln712_43 = zext i14 %add_ln712_120"   --->   Operation 2798 'zext' 'zext_ln712_43' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2799 [1/1] (1.52ns)   --->   "%add_ln712_121 = add i15 %zext_ln712_43, i15 %zext_ln712_39"   --->   Operation 2799 'add' 'add_ln712_121' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2800 [1/1] (0.00ns)   --->   "%zext_ln712_59 = zext i12 %add_ln712_162"   --->   Operation 2800 'zext' 'zext_ln712_59' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2801 [1/1] (0.00ns)   --->   "%zext_ln712_60 = zext i12 %add_ln712_163"   --->   Operation 2801 'zext' 'zext_ln712_60' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2802 [1/1] (0.00ns)   --->   "%sext_ln712_47 = sext i12 %add_ln712_165"   --->   Operation 2802 'sext' 'sext_ln712_47' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2803 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_166 = add i14 %sext_ln712_47, i14 %zext_ln712_60"   --->   Operation 2803 'add' 'add_ln712_166' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 2804 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_167 = add i14 %add_ln712_166, i14 %zext_ln712_59"   --->   Operation 2804 'add' 'add_ln712_167' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 2805 [1/1] (1.36ns)   --->   "%add_ln712_172 = add i10 %zext_ln42_7, i10 %zext_ln42_23"   --->   Operation 2805 'add' 'add_ln712_172' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2806 [1/1] (0.00ns)   --->   "%sext_ln712_61 = sext i13 %add_ln712_185"   --->   Operation 2806 'sext' 'sext_ln712_61' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2807 [1/1] (0.00ns)   --->   "%sext_ln712_66 = sext i13 %add_ln712_187"   --->   Operation 2807 'sext' 'sext_ln712_66' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2808 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_188 = add i14 %sext_ln712_66, i14 %sext_ln712_61"   --->   Operation 2808 'add' 'add_ln712_188' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 2809 [1/1] (0.00ns)   --->   "%sext_ln712_73 = sext i13 %add_ln712_192"   --->   Operation 2809 'sext' 'sext_ln712_73' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2810 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_193 = add i14 %sext_ln712_73, i14 %add_ln712_188"   --->   Operation 2810 'add' 'add_ln712_193' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 2811 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_194 = add i12 %zext_ln42_9, i12 %zext_ln42_25"   --->   Operation 2811 'add' 'add_ln712_194' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 2812 [1/1] (0.00ns)   --->   "%zext_ln712_73 = zext i11 %add_ln712_196"   --->   Operation 2812 'zext' 'zext_ln712_73' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2813 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_197 = add i12 %zext_ln712_73, i12 %add_ln712_194"   --->   Operation 2813 'add' 'add_ln712_197' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 2814 [1/1] (0.00ns)   --->   "%sext_ln712_77 = sext i14 %add_ln712_209"   --->   Operation 2814 'sext' 'sext_ln712_77' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2815 [1/1] (0.00ns)   --->   "%sext_ln712_80 = sext i14 %add_ln712_215"   --->   Operation 2815 'sext' 'sext_ln712_80' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2816 [1/1] (1.52ns)   --->   "%add_ln712_216 = add i15 %sext_ln712_80, i15 %sext_ln712_77"   --->   Operation 2816 'add' 'add_ln712_216' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2817 [1/1] (0.00ns)   --->   "%zext_ln712_86 = zext i13 %add_ln712_222"   --->   Operation 2817 'zext' 'zext_ln712_86' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2818 [1/1] (0.00ns)   --->   "%sext_ln712_64 = sext i14 %add_ln712_227"   --->   Operation 2818 'sext' 'sext_ln712_64' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2819 [1/1] (1.52ns)   --->   "%add_ln712_228 = add i15 %sext_ln712_64, i15 %zext_ln712_86"   --->   Operation 2819 'add' 'add_ln712_228' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2820 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_247 = add i14 %sext_ln42_3, i14 %sext_ln42_10"   --->   Operation 2820 'add' 'add_ln712_247' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 2821 [1/1] (0.00ns)   --->   "%sext_ln712_91 = sext i12 %add_ln712_249"   --->   Operation 2821 'sext' 'sext_ln712_91' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2822 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_250 = add i14 %sext_ln712_91, i14 %add_ln712_247"   --->   Operation 2822 'add' 'add_ln712_250' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 2823 [1/1] (0.00ns)   --->   "%zext_ln712_97 = zext i12 %add_ln712_259"   --->   Operation 2823 'zext' 'zext_ln712_97' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2824 [1/1] (0.00ns)   --->   "%zext_ln712_101 = zext i13 %add_ln712_264"   --->   Operation 2824 'zext' 'zext_ln712_101' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2825 [1/1] (1.53ns)   --->   "%add_ln712_265 = add i14 %zext_ln712_101, i14 %zext_ln712_97"   --->   Operation 2825 'add' 'add_ln712_265' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2826 [1/1] (0.00ns)   --->   "%sext_ln712_101 = sext i14 %add_ln712_270"   --->   Operation 2826 'sext' 'sext_ln712_101' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2827 [1/1] (0.00ns)   --->   "%sext_ln712_104 = sext i14 %add_ln712_274"   --->   Operation 2827 'sext' 'sext_ln712_104' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2828 [1/1] (1.52ns)   --->   "%add_ln712_275 = add i15 %sext_ln712_104, i15 %sext_ln712_101"   --->   Operation 2828 'add' 'add_ln712_275' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2829 [1/1] (1.48ns)   --->   "%add_ln712_276 = add i13 %zext_ln42_28, i13 %sext_ln1171_48"   --->   Operation 2829 'add' 'add_ln712_276' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2830 [1/1] (0.00ns)   --->   "%sext_ln712_108 = sext i10 %add_ln712_291"   --->   Operation 2830 'sext' 'sext_ln712_108' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2831 [1/1] (0.00ns)   --->   "%zext_ln712_110 = zext i13 %add_ln712_292"   --->   Operation 2831 'zext' 'zext_ln712_110' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2832 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_293 = add i14 %zext_ln712_110, i14 %sext_ln717_69"   --->   Operation 2832 'add' 'add_ln712_293' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 2833 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_294 = add i14 %add_ln712_293, i14 %sext_ln712_108"   --->   Operation 2833 'add' 'add_ln712_294' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 2834 [1/1] (0.00ns)   --->   "%sext_ln712_114 = sext i12 %add_ln712_308"   --->   Operation 2834 'sext' 'sext_ln712_114' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2835 [1/1] (0.00ns)   --->   "%sext_ln712_115 = sext i12 %add_ln712_309"   --->   Operation 2835 'sext' 'sext_ln712_115' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2836 [1/1] (1.54ns)   --->   "%add_ln712_310 = add i13 %sext_ln712_115, i13 %sext_ln712_114"   --->   Operation 2836 'add' 'add_ln712_310' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2837 [1/1] (1.41ns)   --->   "%add_ln712_333 = add i11 %sext_ln717_1, i11 %sext_ln42_11"   --->   Operation 2837 'add' 'add_ln712_333' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2838 [1/1] (0.00ns)   --->   "%sext_ln712_120 = sext i11 %add_ln712_333"   --->   Operation 2838 'sext' 'sext_ln712_120' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2839 [1/1] (0.00ns)   --->   "%sext_ln712_121 = sext i10 %add_ln712_334"   --->   Operation 2839 'sext' 'sext_ln712_121' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2840 [1/1] (1.48ns)   --->   "%add_ln712_335 = add i12 %sext_ln712_121, i12 %sext_ln712_120"   --->   Operation 2840 'add' 'add_ln712_335' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2841 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_337 = add i13 %sext_ln1171_153, i13 %zext_ln42_24"   --->   Operation 2841 'add' 'add_ln712_337' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 2842 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_338 = add i13 %add_ln712_337, i13 %sext_ln1171_145"   --->   Operation 2842 'add' 'add_ln712_338' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 2843 [1/1] (0.00ns)   --->   "%sext_ln712_137 = sext i13 %add_ln712_355"   --->   Operation 2843 'sext' 'sext_ln712_137' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2844 [1/1] (0.00ns)   --->   "%zext_ln712_139 = zext i12 %add_ln712_357"   --->   Operation 2844 'zext' 'zext_ln712_139' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2845 [1/1] (1.53ns)   --->   "%add_ln712_358 = add i14 %zext_ln712_139, i14 %sext_ln712_137"   --->   Operation 2845 'add' 'add_ln712_358' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2846 [1/1] (0.00ns)   --->   "%zext_ln712_156 = zext i13 %add_ln712_400"   --->   Operation 2846 'zext' 'zext_ln712_156' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2847 [1/1] (0.00ns)   --->   "%zext_ln712_160 = zext i12 %add_ln712_406"   --->   Operation 2847 'zext' 'zext_ln712_160' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2848 [1/1] (1.53ns)   --->   "%add_ln712_407 = add i14 %zext_ln712_160, i14 %zext_ln712_156"   --->   Operation 2848 'add' 'add_ln712_407' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2849 [1/1] (0.00ns)   --->   "%sext_ln712_169 = sext i12 %add_ln712_425"   --->   Operation 2849 'sext' 'sext_ln712_169' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2850 [1/1] (0.00ns)   --->   "%sext_ln712_171 = sext i13 %add_ln712_427"   --->   Operation 2850 'sext' 'sext_ln712_171' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2851 [1/1] (1.53ns)   --->   "%add_ln712_428 = add i14 %sext_ln712_171, i14 %sext_ln712_169"   --->   Operation 2851 'add' 'add_ln712_428' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2852 [1/1] (0.00ns)   --->   "%sext_ln712_173 = sext i13 %add_ln712_430"   --->   Operation 2852 'sext' 'sext_ln712_173' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2853 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_432 = add i14 %add_ln712_431, i14 %sext_ln42_63"   --->   Operation 2853 'add' 'add_ln712_432' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 2854 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_433 = add i14 %add_ln712_432, i14 %sext_ln712_173"   --->   Operation 2854 'add' 'add_ln712_433' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 2855 [1/1] (0.00ns)   --->   "%zext_ln712_171 = zext i11 %add_ln712_441"   --->   Operation 2855 'zext' 'zext_ln712_171' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2856 [1/1] (0.00ns)   --->   "%sext_ln712_133 = sext i12 %add_ln712_443"   --->   Operation 2856 'sext' 'sext_ln712_133' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2857 [1/1] (1.54ns)   --->   "%add_ln712_444 = add i13 %sext_ln712_133, i13 %zext_ln712_171"   --->   Operation 2857 'add' 'add_ln712_444' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2858 [1/1] (0.00ns)   --->   "%zext_ln712_184 = zext i13 %add_ln712_485"   --->   Operation 2858 'zext' 'zext_ln712_184' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2859 [1/1] (0.00ns)   --->   "%sext_ln712_150 = sext i14 %add_ln712_490"   --->   Operation 2859 'sext' 'sext_ln712_150' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2860 [1/1] (1.52ns)   --->   "%add_ln712_491 = add i15 %sext_ln712_150, i15 %zext_ln712_184"   --->   Operation 2860 'add' 'add_ln712_491' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2861 [1/1] (0.00ns)   --->   "%sext_ln712_202 = sext i13 %add_ln712_499"   --->   Operation 2861 'sext' 'sext_ln712_202' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2862 [1/1] (0.00ns)   --->   "%sext_ln712_203 = sext i13 %add_ln712_500"   --->   Operation 2862 'sext' 'sext_ln712_203' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2863 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_501 = add i14 %sext_ln712_203, i14 %sext_ln1171_154"   --->   Operation 2863 'add' 'add_ln712_501' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 2864 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_502 = add i14 %add_ln712_501, i14 %sext_ln712_202"   --->   Operation 2864 'add' 'add_ln712_502' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 2865 [1/1] (0.00ns)   --->   "%zext_ln712_191 = zext i12 %add_ln712_510"   --->   Operation 2865 'zext' 'zext_ln712_191' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2866 [1/1] (0.00ns)   --->   "%sext_ln712_159 = sext i13 %add_ln712_511"   --->   Operation 2866 'sext' 'sext_ln712_159' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2867 [1/1] (1.53ns)   --->   "%add_ln712_512 = add i14 %sext_ln712_159, i14 %zext_ln712_191"   --->   Operation 2867 'add' 'add_ln712_512' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2868 [1/1] (0.00ns)   --->   "%sext_ln712_208 = sext i14 %add_ln712_518"   --->   Operation 2868 'sext' 'sext_ln712_208' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2869 [1/1] (0.00ns)   --->   "%sext_ln712_211 = sext i13 %add_ln712_523"   --->   Operation 2869 'sext' 'sext_ln712_211' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2870 [1/1] (1.52ns)   --->   "%add_ln712_524 = add i15 %sext_ln712_211, i15 %sext_ln712_208"   --->   Operation 2870 'add' 'add_ln712_524' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2871 [1/1] (0.00ns)   --->   "%zext_ln712_193 = zext i11 %add_ln712_525"   --->   Operation 2871 'zext' 'zext_ln712_193' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2872 [1/1] (1.48ns)   --->   "%add_ln712_526 = add i12 %zext_ln712_193, i12 %zext_ln42_43"   --->   Operation 2872 'add' 'add_ln712_526' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2873 [1/1] (0.00ns)   --->   "%zext_ln712_205 = zext i12 %add_ln712_553"   --->   Operation 2873 'zext' 'zext_ln712_205' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2874 [1/1] (0.00ns)   --->   "%sext_ln712_175 = sext i13 %add_ln712_555"   --->   Operation 2874 'sext' 'sext_ln712_175' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2875 [1/1] (1.53ns)   --->   "%add_ln712_556 = add i14 %sext_ln712_175, i14 %zext_ln712_205"   --->   Operation 2875 'add' 'add_ln712_556' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.13>
ST_25 : Operation 2876 [1/1] (0.00ns)   --->   "%sext_ln42_6 = sext i8 %trunc_ln717_128" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2876 'sext' 'sext_ln42_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2877 [1/1] (0.00ns)   --->   "%mult_V_79 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_121, i2 0"   --->   Operation 2877 'bitconcatenate' 'mult_V_79' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2878 [1/1] (0.00ns)   --->   "%zext_ln42_16 = zext i10 %mult_V_79" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2878 'zext' 'zext_ln42_16' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2879 [1/1] (0.00ns)   --->   "%zext_ln42_17 = zext i11 %trunc_ln42_8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2879 'zext' 'zext_ln42_17' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2880 [1/1] (0.00ns)   --->   "%shl_ln1171_6 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read_121, i6 0"   --->   Operation 2880 'bitconcatenate' 'shl_ln1171_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2881 [1/1] (0.00ns)   --->   "%zext_ln1171_30 = zext i14 %shl_ln1171_6"   --->   Operation 2881 'zext' 'zext_ln1171_30' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2882 [1/1] (0.00ns)   --->   "%zext_ln1171_32 = zext i9 %shl_ln1171_8"   --->   Operation 2882 'zext' 'zext_ln1171_32' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2883 [1/1] (1.52ns)   --->   "%sub_ln1171_15 = sub i15 %zext_ln1171_32, i15 %zext_ln1171_30"   --->   Operation 2883 'sub' 'sub_ln1171_15' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2884 [1/1] (0.00ns)   --->   "%trunc_ln717_135 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_15, i32 3, i32 14"   --->   Operation 2884 'partselect' 'trunc_ln717_135' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2885 [1/1] (0.00ns)   --->   "%sext_ln42_16 = sext i13 %mult_V_105" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2885 'sext' 'sext_ln42_16' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2886 [1/1] (0.00ns)   --->   "%zext_ln42_29 = zext i11 %trunc_ln42_14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2886 'zext' 'zext_ln42_29' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2887 [1/1] (0.00ns)   --->   "%sext_ln42_17 = sext i13 %mult_V_114" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2887 'sext' 'sext_ln42_17' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2888 [1/1] (0.00ns)   --->   "%zext_ln42_32 = zext i8 %trunc_ln42_17" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2888 'zext' 'zext_ln42_32' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2889 [1/1] (0.00ns)   --->   "%zext_ln42_33 = zext i11 %trunc_ln42_19" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2889 'zext' 'zext_ln42_33' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2890 [1/1] (0.00ns)   --->   "%zext_ln1171_58 = zext i8 %p_read_117"   --->   Operation 2890 'zext' 'zext_ln1171_58' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2891 [1/1] (0.00ns)   --->   "%sext_ln1171_61 = sext i11 %trunc_ln717_158"   --->   Operation 2891 'sext' 'sext_ln1171_61' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2892 [1/1] (0.00ns)   --->   "%zext_ln42_38 = zext i10 %trunc_ln42_26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2892 'zext' 'zext_ln42_38' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2893 [1/3] (2.45ns)   --->   "%mul_ln1171_31 = mul i15 %zext_ln1171_60, i15 32715"   --->   Operation 2893 'mul' 'mul_ln1171_31' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2894 [1/1] (0.00ns)   --->   "%trunc_ln717_159 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_31, i32 3, i32 14"   --->   Operation 2894 'partselect' 'trunc_ln717_159' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2895 [1/3] (2.45ns)   --->   "%mul_ln1171_36 = mul i14 %zext_ln1171_70, i14 46"   --->   Operation 2895 'mul' 'mul_ln1171_36' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2896 [1/1] (0.00ns)   --->   "%trunc_ln42_35 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_36, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2896 'partselect' 'trunc_ln42_35' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2897 [1/3] (2.45ns)   --->   "%mul_ln1171_39 = mul i15 %zext_ln1171_69, i15 32730"   --->   Operation 2897 'mul' 'mul_ln1171_39' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2898 [1/1] (0.00ns)   --->   "%trunc_ln717_168 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_39, i32 3, i32 14"   --->   Operation 2898 'partselect' 'trunc_ln717_168' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2899 [1/3] (2.45ns)   --->   "%mul_ln1171_40 = mul i14 %zext_ln1171_70, i14 16362"   --->   Operation 2899 'mul' 'mul_ln1171_40' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2900 [1/1] (0.00ns)   --->   "%trunc_ln717_169 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_40, i32 3, i32 13"   --->   Operation 2900 'partselect' 'trunc_ln717_169' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2901 [1/3] (2.45ns)   --->   "%mul_ln717_12 = mul i13 %zext_ln1171_67, i13 19"   --->   Operation 2901 'mul' 'mul_ln717_12' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2902 [1/1] (0.00ns)   --->   "%trunc_ln42_38 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_12, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2902 'partselect' 'trunc_ln42_38' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2903 [1/3] (2.45ns)   --->   "%mul_ln1171_42 = mul i14 %zext_ln1171_70, i14 42"   --->   Operation 2903 'mul' 'mul_ln1171_42' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2904 [1/1] (0.00ns)   --->   "%mult_V_254 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_42, i32 3, i32 13"   --->   Operation 2904 'partselect' 'mult_V_254' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2905 [1/3] (2.45ns)   --->   "%mul_ln717_13 = mul i13 %zext_ln42_58, i13 22"   --->   Operation 2905 'mul' 'mul_ln717_13' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2906 [1/1] (0.00ns)   --->   "%trunc_ln42_40 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_13, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2906 'partselect' 'trunc_ln42_40' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2907 [2/3] (2.45ns)   --->   "%mul_ln717_18 = mul i13 %zext_ln1171_80, i13 27"   --->   Operation 2907 'mul' 'mul_ln717_18' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2908 [2/3] (2.45ns)   --->   "%mul_ln1171_46 = mul i14 %zext_ln1171_79, i14 43"   --->   Operation 2908 'mul' 'mul_ln1171_46' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2909 [2/3] (2.45ns)   --->   "%mul_ln717_19 = mul i12 %zext_ln1171_78, i12 13"   --->   Operation 2909 'mul' 'mul_ln717_19' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2910 [2/3] (2.45ns)   --->   "%mul_ln1171_48 = mul i14 %zext_ln1171_85, i14 16362"   --->   Operation 2910 'mul' 'mul_ln1171_48' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2911 [2/3] (2.45ns)   --->   "%mul_ln1171_49 = mul i15 %zext_ln1171_88, i15 32724"   --->   Operation 2911 'mul' 'mul_ln1171_49' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2912 [2/3] (2.45ns)   --->   "%mul_ln717_22 = mul i13 %zext_ln1171_89, i13 27"   --->   Operation 2912 'mul' 'mul_ln717_22' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2913 [1/1] (0.00ns)   --->   "%sext_ln1171_85 = sext i11 %trunc_ln717_199"   --->   Operation 2913 'sext' 'sext_ln1171_85' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2914 [2/3] (2.45ns)   --->   "%mul_ln1171_63 = mul i14 %zext_ln1171_107, i14 16361"   --->   Operation 2914 'mul' 'mul_ln1171_63' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2915 [3/3] (2.45ns)   --->   "%mul_ln1171_65 = mul i14 %zext_ln1171_107, i14 37"   --->   Operation 2915 'mul' 'mul_ln1171_65' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2916 [3/3] (2.45ns)   --->   "%mul_ln717_30 = mul i13 %zext_ln1171_12, i13 26"   --->   Operation 2916 'mul' 'mul_ln717_30' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2917 [3/3] (2.45ns)   --->   "%mul_ln1171_67 = mul i14 %zext_ln1171_121, i14 46"   --->   Operation 2917 'mul' 'mul_ln1171_67' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2918 [1/1] (0.00ns)   --->   "%mult_V_512_0 = zext i8 %p_read_108"   --->   Operation 2918 'zext' 'mult_V_512_0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2919 [1/1] (0.00ns)   --->   "%zext_ln42_125 = zext i8 %p_read_108" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2919 'zext' 'zext_ln42_125' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2920 [3/3] (2.45ns)   --->   "%mul_ln717_32 = mul i13 %zext_ln42_127, i13 25"   --->   Operation 2920 'mul' 'mul_ln717_32' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2921 [3/3] (2.45ns)   --->   "%mul_ln1171_72 = mul i16 %mult_V_512_0, i16 65462"   --->   Operation 2921 'mul' 'mul_ln1171_72' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2922 [3/3] (2.45ns)   --->   "%mul_ln717_35 = mul i13 %zext_ln42_127, i13 19"   --->   Operation 2922 'mul' 'mul_ln717_35' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2923 [1/1] (1.48ns)   --->   "%sub_ln1171_174 = sub i12 %zext_ln42_125, i12 %zext_ln717_56"   --->   Operation 2923 'sub' 'sub_ln1171_174' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2924 [1/1] (0.00ns)   --->   "%trunc_ln717_235 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_174, i32 3, i32 11"   --->   Operation 2924 'partselect' 'trunc_ln717_235' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2925 [3/3] (2.45ns)   --->   "%mul_ln717_36 = mul i12 %zext_ln42_125, i12 13"   --->   Operation 2925 'mul' 'mul_ln717_36' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2926 [1/1] (0.00ns)   --->   "%zext_ln1171_201 = zext i8 %p_read_99"   --->   Operation 2926 'zext' 'zext_ln1171_201' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2927 [1/1] (0.00ns)   --->   "%zext_ln42_225 = zext i5 %mult_V_901" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2927 'zext' 'zext_ln42_225' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2928 [1/1] (0.00ns)   --->   "%zext_ln42_227 = zext i5 %mult_V_901" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2928 'zext' 'zext_ln42_227' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2929 [1/1] (0.00ns)   --->   "%mult_V_1013 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_93, i1 0"   --->   Operation 2929 'bitconcatenate' 'mult_V_1013' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2930 [1/1] (0.00ns)   --->   "%zext_ln1171_257 = zext i9 %mult_V_1013"   --->   Operation 2930 'zext' 'zext_ln1171_257' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2931 [1/1] (1.36ns)   --->   "%sub_ln1171_161 = sub i10 0, i10 %zext_ln1171_257"   --->   Operation 2931 'sub' 'sub_ln1171_161' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2932 [1/1] (0.00ns)   --->   "%trunc_ln717_347 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %sub_ln1171_161, i32 3, i32 9"   --->   Operation 2932 'partselect' 'trunc_ln717_347' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2933 [1/1] (0.00ns)   --->   "%sext_ln1171_158 = sext i7 %trunc_ln717_347"   --->   Operation 2933 'sext' 'sext_ln1171_158' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2934 [1/1] (1.48ns)   --->   "%add_ln712_11 = add i12 %zext_ln42_17, i12 %zext_ln42_29"   --->   Operation 2934 'add' 'add_ln712_11' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2935 [1/1] (1.30ns)   --->   "%add_ln712_28 = add i9 %zext_ln42_227, i9 %zext_ln1171_58"   --->   Operation 2935 'add' 'add_ln712_28' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2936 [1/1] (0.00ns)   --->   "%sext_ln712_41 = sext i15 %add_ln712_111"   --->   Operation 2936 'sext' 'sext_ln712_41' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2937 [1/1] (0.00ns)   --->   "%zext_ln712_44 = zext i15 %add_ln712_121"   --->   Operation 2937 'zext' 'zext_ln712_44' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2938 [1/1] (1.53ns)   --->   "%add_ln712_122 = add i16 %zext_ln712_44, i16 %sext_ln712_41"   --->   Operation 2938 'add' 'add_ln712_122' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2939 [1/1] (0.00ns)   --->   "%zext_ln712_61 = zext i10 %add_ln712_172"   --->   Operation 2939 'zext' 'zext_ln712_61' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2940 [1/1] (1.41ns)   --->   "%add_ln712_173 = add i10 %zext_ln42_32, i10 %trunc_ln42_22"   --->   Operation 2940 'add' 'add_ln712_173' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2941 [1/1] (0.00ns)   --->   "%zext_ln712_62 = zext i10 %add_ln712_173"   --->   Operation 2941 'zext' 'zext_ln712_62' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2942 [1/1] (1.41ns)   --->   "%add_ln712_174 = add i11 %zext_ln712_62, i11 %zext_ln712_61"   --->   Operation 2942 'add' 'add_ln712_174' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2943 [1/1] (0.00ns)   --->   "%zext_ln712_74 = zext i12 %add_ln712_197"   --->   Operation 2943 'zext' 'zext_ln712_74' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2944 [1/1] (0.00ns)   --->   "%zext_ln712_78 = zext i13 %add_ln712_202"   --->   Operation 2944 'zext' 'zext_ln712_78' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2945 [1/1] (1.53ns)   --->   "%add_ln712_203 = add i14 %zext_ln712_78, i14 %zext_ln712_74"   --->   Operation 2945 'add' 'add_ln712_203' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2946 [1/1] (0.00ns)   --->   "%sext_ln712_81 = sext i15 %add_ln712_216"   --->   Operation 2946 'sext' 'sext_ln712_81' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2947 [1/1] (0.00ns)   --->   "%sext_ln712_65 = sext i15 %add_ln712_228"   --->   Operation 2947 'sext' 'sext_ln712_65' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2948 [1/1] (1.53ns)   --->   "%add_ln712_229 = add i16 %sext_ln712_65, i16 %sext_ln712_81"   --->   Operation 2948 'add' 'add_ln712_229' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2949 [1/1] (1.48ns)   --->   "%add_ln712_230 = add i12 %sext_ln1171_61, i12 %sext_ln1171_85"   --->   Operation 2949 'add' 'add_ln712_230' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2950 [1/1] (0.00ns)   --->   "%sext_ln712_92 = sext i14 %add_ln712_250"   --->   Operation 2950 'sext' 'sext_ln712_92' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2951 [1/1] (0.00ns)   --->   "%sext_ln712_95 = sext i13 %add_ln712_254"   --->   Operation 2951 'sext' 'sext_ln712_95' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2952 [1/1] (1.52ns)   --->   "%add_ln712_255 = add i15 %sext_ln712_95, i15 %sext_ln712_92"   --->   Operation 2952 'add' 'add_ln712_255' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2953 [1/1] (0.00ns)   --->   "%zext_ln712_103 = zext i12 %add_ln712_277"   --->   Operation 2953 'zext' 'zext_ln712_103' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2954 [1/1] (1.54ns)   --->   "%add_ln712_278 = add i13 %zext_ln712_103, i13 %zext_ln42_33"   --->   Operation 2954 'add' 'add_ln712_278' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2955 [1/1] (0.00ns)   --->   "%sext_ln712_107 = sext i14 %add_ln712_290"   --->   Operation 2955 'sext' 'sext_ln712_107' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2956 [1/1] (0.00ns)   --->   "%sext_ln712_112 = sext i14 %add_ln712_294"   --->   Operation 2956 'sext' 'sext_ln712_112' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2957 [1/1] (1.52ns)   --->   "%add_ln712_295 = add i15 %sext_ln712_112, i15 %sext_ln712_107"   --->   Operation 2957 'add' 'add_ln712_295' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2958 [1/1] (1.53ns)   --->   "%add_ln712_306 = add i14 %sext_ln42_6, i14 %sext_ln42_17"   --->   Operation 2958 'add' 'add_ln712_306' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2959 [1/1] (1.30ns)   --->   "%add_ln712_345 = add i9 %zext_ln1171_58, i9 %zext_ln1171_201"   --->   Operation 2959 'add' 'add_ln712_345' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2960 [1/1] (0.00ns)   --->   "%sext_ln712_136 = sext i14 %add_ln712_353"   --->   Operation 2960 'sext' 'sext_ln712_136' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2961 [1/1] (0.00ns)   --->   "%sext_ln712_138 = sext i14 %add_ln712_358"   --->   Operation 2961 'sext' 'sext_ln712_138' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2962 [1/1] (1.52ns)   --->   "%add_ln712_359 = add i15 %sext_ln712_138, i15 %sext_ln712_136"   --->   Operation 2962 'add' 'add_ln712_359' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2963 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_378 = add i9 %trunc_ln42_192, i9 448"   --->   Operation 2963 'add' 'add_ln712_378' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 2964 [1/1] (2.99ns) (root node of TernaryAdder)   --->   "%add_ln712_379 = add i9 %add_ln712_378, i9 %zext_ln42_227"   --->   Operation 2964 'add' 'add_ln712_379' <Predicate = true> <Delay = 2.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 2965 [1/1] (0.00ns)   --->   "%sext_ln712_156 = sext i15 %add_ln712_394"   --->   Operation 2965 'sext' 'sext_ln712_156' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2966 [1/1] (0.00ns)   --->   "%zext_ln712_161 = zext i14 %add_ln712_407"   --->   Operation 2966 'zext' 'zext_ln712_161' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2967 [1/1] (1.53ns)   --->   "%add_ln712_408 = add i16 %zext_ln712_161, i16 %sext_ln712_156"   --->   Operation 2967 'add' 'add_ln712_408' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2968 [1/1] (0.00ns)   --->   "%sext_ln712_172 = sext i14 %add_ln712_428"   --->   Operation 2968 'sext' 'sext_ln712_172' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2969 [1/1] (0.00ns)   --->   "%sext_ln712_178 = sext i14 %add_ln712_433"   --->   Operation 2969 'sext' 'sext_ln712_178' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2970 [1/1] (1.52ns)   --->   "%add_ln712_434 = add i15 %sext_ln712_178, i15 %sext_ln712_172"   --->   Operation 2970 'add' 'add_ln712_434' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2971 [1/1] (0.00ns)   --->   "%zext_ln712_170 = zext i13 %add_ln712_439"   --->   Operation 2971 'zext' 'zext_ln712_170' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2972 [1/1] (0.00ns)   --->   "%sext_ln712_134 = sext i13 %add_ln712_444"   --->   Operation 2972 'sext' 'sext_ln712_134' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2973 [1/1] (1.53ns)   --->   "%add_ln712_445 = add i14 %sext_ln712_134, i14 %zext_ln712_170"   --->   Operation 2973 'add' 'add_ln712_445' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2974 [1/1] (0.00ns)   --->   "%sext_ln712_181 = sext i12 %add_ln712_447"   --->   Operation 2974 'sext' 'sext_ln712_181' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2975 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_448 = add i14 %sext_ln712_181, i14 %sext_ln42_16"   --->   Operation 2975 'add' 'add_ln712_448' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 2976 [1/1] (0.00ns)   --->   "%sext_ln712_183 = sext i12 %add_ln712_450"   --->   Operation 2976 'sext' 'sext_ln712_183' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2977 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_451 = add i14 %sext_ln712_183, i14 %add_ln712_448"   --->   Operation 2977 'add' 'add_ln712_451' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 2978 [1/1] (1.41ns)   --->   "%add_ln712_478 = add i11 %zext_ln42_16, i11 %zext_ln42_38"   --->   Operation 2978 'add' 'add_ln712_478' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2979 [1/1] (0.00ns)   --->   "%zext_ln712_181 = zext i11 %add_ln712_478"   --->   Operation 2979 'zext' 'zext_ln712_181' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2980 [1/1] (1.48ns)   --->   "%add_ln712_479 = add i13 %zext_ln712_181, i13 %sext_ln1171_158"   --->   Operation 2980 'add' 'add_ln712_479' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2981 [1/1] (0.00ns)   --->   "%sext_ln712_201 = sext i14 %add_ln712_497"   --->   Operation 2981 'sext' 'sext_ln712_201' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2982 [1/1] (0.00ns)   --->   "%sext_ln712_204 = sext i14 %add_ln712_502"   --->   Operation 2982 'sext' 'sext_ln712_204' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2983 [1/1] (1.52ns)   --->   "%add_ln712_503 = add i15 %sext_ln712_204, i15 %sext_ln712_201"   --->   Operation 2983 'add' 'add_ln712_503' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2984 [1/1] (0.00ns)   --->   "%zext_ln712_189 = zext i13 %add_ln712_508"   --->   Operation 2984 'zext' 'zext_ln712_189' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2985 [1/1] (0.00ns)   --->   "%sext_ln712_160 = sext i14 %add_ln712_512"   --->   Operation 2985 'sext' 'sext_ln712_160' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2986 [1/1] (1.52ns)   --->   "%add_ln712_513 = add i15 %sext_ln712_160, i15 %zext_ln712_189"   --->   Operation 2986 'add' 'add_ln712_513' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2987 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_532 = add i10 %zext_ln1171_257, i10 224"   --->   Operation 2987 'add' 'add_ln712_532' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 2988 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%add_ln712_533 = add i10 %add_ln712_532, i10 %zext_ln42_225"   --->   Operation 2988 'add' 'add_ln712_533' <Predicate = true> <Delay = 3.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 26 <SV = 25> <Delay = 3.15>
ST_26 : Operation 2989 [1/1] (0.00ns)   --->   "%sext_ln717 = sext i8 %trunc_ln717_121"   --->   Operation 2989 'sext' 'sext_ln717' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2990 [1/1] (0.00ns)   --->   "%sext_ln1171_51 = sext i12 %trunc_ln717_135"   --->   Operation 2990 'sext' 'sext_ln1171_51' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2991 [1/1] (0.00ns)   --->   "%sext_ln1171_53 = sext i10 %trunc_ln717_142"   --->   Operation 2991 'sext' 'sext_ln1171_53' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2992 [1/1] (0.00ns)   --->   "%sext_ln1171_62 = sext i12 %trunc_ln717_159"   --->   Operation 2992 'sext' 'sext_ln1171_62' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2993 [1/1] (0.00ns)   --->   "%zext_ln42_42 = zext i6 %mult_V_225" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2993 'zext' 'zext_ln42_42' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2994 [1/1] (0.00ns)   --->   "%sext_ln717_11 = sext i12 %trunc_ln717_168"   --->   Operation 2994 'sext' 'sext_ln717_11' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2995 [1/1] (0.00ns)   --->   "%sext_ln1171_67 = sext i11 %trunc_ln717_169"   --->   Operation 2995 'sext' 'sext_ln1171_67' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2996 [1/1] (0.00ns)   --->   "%zext_ln717_30 = zext i8 %mult_V_275"   --->   Operation 2996 'zext' 'zext_ln717_30' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2997 [1/3] (2.45ns)   --->   "%mul_ln717_18 = mul i13 %zext_ln1171_80, i13 27"   --->   Operation 2997 'mul' 'mul_ln717_18' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2998 [1/1] (0.00ns)   --->   "%trunc_ln42_54 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_18, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2998 'partselect' 'trunc_ln42_54' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2999 [1/3] (2.45ns)   --->   "%mul_ln1171_46 = mul i14 %zext_ln1171_79, i14 43"   --->   Operation 2999 'mul' 'mul_ln1171_46' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3000 [1/1] (0.00ns)   --->   "%trunc_ln42_55 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_46, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3000 'partselect' 'trunc_ln42_55' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 3001 [1/3] (2.45ns)   --->   "%mul_ln717_19 = mul i12 %zext_ln1171_78, i12 13"   --->   Operation 3001 'mul' 'mul_ln717_19' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3002 [1/1] (0.00ns)   --->   "%mult_V_312 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %mul_ln717_19, i32 3, i32 11"   --->   Operation 3002 'partselect' 'mult_V_312' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 3003 [1/3] (2.45ns)   --->   "%mul_ln1171_48 = mul i14 %zext_ln1171_85, i14 16362"   --->   Operation 3003 'mul' 'mul_ln1171_48' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3004 [1/1] (0.00ns)   --->   "%trunc_ln717_190 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_48, i32 3, i32 13"   --->   Operation 3004 'partselect' 'trunc_ln717_190' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 3005 [1/3] (2.45ns)   --->   "%mul_ln1171_49 = mul i15 %zext_ln1171_88, i15 32724"   --->   Operation 3005 'mul' 'mul_ln1171_49' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3006 [1/1] (0.00ns)   --->   "%trunc_ln717_192 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_49, i32 3, i32 14"   --->   Operation 3006 'partselect' 'trunc_ln717_192' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 3007 [1/3] (2.45ns)   --->   "%mul_ln717_22 = mul i13 %zext_ln1171_89, i13 27"   --->   Operation 3007 'mul' 'mul_ln717_22' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3008 [1/1] (0.00ns)   --->   "%trunc_ln42_62 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_22, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3008 'partselect' 'trunc_ln42_62' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 3009 [1/3] (2.45ns)   --->   "%mul_ln1171_63 = mul i14 %zext_ln1171_107, i14 16361"   --->   Operation 3009 'mul' 'mul_ln1171_63' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3010 [1/1] (0.00ns)   --->   "%trunc_ln717_221 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_63, i32 3, i32 13"   --->   Operation 3010 'partselect' 'trunc_ln717_221' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 3011 [1/1] (0.00ns)   --->   "%zext_ln42_114 = zext i7 %mult_V_475" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3011 'zext' 'zext_ln42_114' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 3012 [2/3] (2.45ns)   --->   "%mul_ln1171_65 = mul i14 %zext_ln1171_107, i14 37"   --->   Operation 3012 'mul' 'mul_ln1171_65' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3013 [2/3] (2.45ns)   --->   "%mul_ln717_30 = mul i13 %zext_ln1171_12, i13 26"   --->   Operation 3013 'mul' 'mul_ln717_30' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3014 [2/3] (2.45ns)   --->   "%mul_ln1171_67 = mul i14 %zext_ln1171_121, i14 46"   --->   Operation 3014 'mul' 'mul_ln1171_67' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3015 [2/3] (2.45ns)   --->   "%mul_ln717_32 = mul i13 %zext_ln42_127, i13 25"   --->   Operation 3015 'mul' 'mul_ln717_32' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3016 [2/3] (2.45ns)   --->   "%mul_ln1171_72 = mul i16 %mult_V_512_0, i16 65462"   --->   Operation 3016 'mul' 'mul_ln1171_72' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3017 [2/3] (2.45ns)   --->   "%mul_ln717_35 = mul i13 %zext_ln42_127, i13 19"   --->   Operation 3017 'mul' 'mul_ln717_35' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3018 [1/1] (0.00ns)   --->   "%sext_ln717_33 = sext i9 %trunc_ln717_235"   --->   Operation 3018 'sext' 'sext_ln717_33' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 3019 [2/3] (2.45ns)   --->   "%mul_ln717_36 = mul i12 %zext_ln42_125, i12 13"   --->   Operation 3019 'mul' 'mul_ln717_36' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3020 [3/3] (2.45ns)   --->   "%mul_ln1171_78 = mul i15 %zext_ln1171_135, i15 32733"   --->   Operation 3020 'mul' 'mul_ln1171_78' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3021 [3/3] (2.45ns)   --->   "%mul_ln717_38 = mul i13 %zext_ln1171_134, i13 29"   --->   Operation 3021 'mul' 'mul_ln717_38' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3022 [1/1] (0.00ns)   --->   "%mult_V_634_0 = zext i8 %p_read_105"   --->   Operation 3022 'zext' 'mult_V_634_0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 3023 [3/3] (2.45ns)   --->   "%mul_ln1171_84 = mul i16 %mult_V_634_0, i16 65461"   --->   Operation 3023 'mul' 'mul_ln1171_84' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3024 [3/3] (2.45ns)   --->   "%mul_ln1171_85 = mul i15 %zext_ln1171_167, i15 32721"   --->   Operation 3024 'mul' 'mul_ln1171_85' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3025 [3/3] (2.45ns)   --->   "%mul_ln1171_87 = mul i14 %zext_ln1171_166, i14 16362"   --->   Operation 3025 'mul' 'mul_ln1171_87' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3026 [3/3] (2.45ns)   --->   "%mul_ln1171_90 = mul i14 %zext_ln1171_166, i14 49"   --->   Operation 3026 'mul' 'mul_ln1171_90' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3027 [1/1] (0.00ns)   --->   "%sext_ln1171_122 = sext i11 %trunc_ln717_276"   --->   Operation 3027 'sext' 'sext_ln1171_122' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 3028 [3/3] (2.45ns)   --->   "%mul_ln1171_94 = mul i14 %zext_ln1171_166, i14 59"   --->   Operation 3028 'mul' 'mul_ln1171_94' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3029 [1/1] (0.00ns)   --->   "%sext_ln1171_152 = sext i10 %trunc_ln717_339"   --->   Operation 3029 'sext' 'sext_ln1171_152' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 3030 [1/1] (1.54ns)   --->   "%add_ln712_21 = add i13 %sext_ln1171_53, i13 %sext_ln717_11"   --->   Operation 3030 'add' 'add_ln712_21' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3031 [1/1] (1.41ns)   --->   "%add_ln712_55 = add i10 %zext_ln42_42, i10 %trunc_ln42_40"   --->   Operation 3031 'add' 'add_ln712_55' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3032 [1/1] (1.54ns)   --->   "%add_ln712_150 = add i13 %sext_ln1171_51, i13 %sext_ln1171_62"   --->   Operation 3032 'add' 'add_ln712_150' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3033 [1/1] (0.00ns)   --->   "%sext_ln712_74 = sext i14 %add_ln712_193"   --->   Operation 3033 'sext' 'sext_ln712_74' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 3034 [1/1] (0.00ns)   --->   "%zext_ln712_79 = zext i14 %add_ln712_203"   --->   Operation 3034 'zext' 'zext_ln712_79' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 3035 [1/1] (1.52ns)   --->   "%add_ln712_204 = add i16 %zext_ln712_79, i16 %sext_ln712_74"   --->   Operation 3035 'add' 'add_ln712_204' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3036 [1/1] (0.00ns)   --->   "%sext_ln712_82 = sext i12 %add_ln712_230"   --->   Operation 3036 'sext' 'sext_ln712_82' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 3037 [1/1] (0.00ns)   --->   "%sext_ln712_85 = sext i12 %add_ln712_231"   --->   Operation 3037 'sext' 'sext_ln712_85' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 3038 [1/1] (1.54ns)   --->   "%add_ln712_232 = add i13 %sext_ln712_85, i13 %sext_ln712_82"   --->   Operation 3038 'add' 'add_ln712_232' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3039 [1/1] (0.00ns)   --->   "%sext_ln712_96 = sext i15 %add_ln712_255"   --->   Operation 3039 'sext' 'sext_ln712_96' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 3040 [1/1] (0.00ns)   --->   "%zext_ln712_102 = zext i14 %add_ln712_265"   --->   Operation 3040 'zext' 'zext_ln712_102' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 3041 [1/1] (1.53ns)   --->   "%add_ln712_266 = add i16 %zext_ln712_102, i16 %sext_ln712_96"   --->   Operation 3041 'add' 'add_ln712_266' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3042 [1/1] (0.00ns)   --->   "%sext_ln712_83 = sext i13 %add_ln712_276"   --->   Operation 3042 'sext' 'sext_ln712_83' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 3043 [1/1] (0.00ns)   --->   "%zext_ln712_104 = zext i13 %add_ln712_278"   --->   Operation 3043 'zext' 'zext_ln712_104' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 3044 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_279 = add i15 %zext_ln712_104, i15 %sext_ln712_83"   --->   Operation 3044 'add' 'add_ln712_279' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 3045 [1/1] (0.00ns)   --->   "%zext_ln712_109 = zext i13 %add_ln712_284"   --->   Operation 3045 'zext' 'zext_ln712_109' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 3046 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_285 = add i15 %zext_ln712_109, i15 %add_ln712_279"   --->   Operation 3046 'add' 'add_ln712_285' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 3047 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_307 = add i14 %add_ln712_306, i14 %sext_ln717"   --->   Operation 3047 'add' 'add_ln712_307' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 3048 [1/1] (0.00ns)   --->   "%sext_ln712_116 = sext i13 %add_ln712_310"   --->   Operation 3048 'sext' 'sext_ln712_116' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 3049 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_311 = add i14 %sext_ln712_116, i14 %add_ln712_307"   --->   Operation 3049 'add' 'add_ln712_311' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 3050 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_341 = add i11 %trunc_ln42_35, i11 %zext_ln717_30"   --->   Operation 3050 'add' 'add_ln712_341' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 3051 [1/1] (0.00ns)   --->   "%zext_ln712_133 = zext i9 %add_ln712_342"   --->   Operation 3051 'zext' 'zext_ln712_133' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 3052 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_343 = add i11 %zext_ln712_133, i11 %add_ln712_341"   --->   Operation 3052 'add' 'add_ln712_343' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 3053 [1/1] (0.00ns)   --->   "%zext_ln712_135 = zext i12 %add_ln712_344"   --->   Operation 3053 'zext' 'zext_ln712_135' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 3054 [1/1] (0.00ns)   --->   "%zext_ln712_136 = zext i9 %add_ln712_345"   --->   Operation 3054 'zext' 'zext_ln712_136' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 3055 [1/1] (1.36ns)   --->   "%add_ln712_346 = add i10 %zext_ln712_136, i10 896"   --->   Operation 3055 'add' 'add_ln712_346' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3056 [1/1] (0.00ns)   --->   "%sext_ln712_99 = sext i10 %add_ln712_346"   --->   Operation 3056 'sext' 'sext_ln712_99' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 3057 [1/1] (1.54ns)   --->   "%add_ln712_347 = add i13 %sext_ln712_99, i13 %zext_ln712_135"   --->   Operation 3057 'add' 'add_ln712_347' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3058 [1/1] (1.41ns)   --->   "%add_ln712_373 = add i10 %trunc_ln42_38, i10 %zext_ln42_114"   --->   Operation 3058 'add' 'add_ln712_373' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3059 [1/1] (0.00ns)   --->   "%zext_ln712_148 = zext i10 %add_ln712_373"   --->   Operation 3059 'zext' 'zext_ln712_148' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 3060 [1/1] (1.41ns)   --->   "%add_ln712_374 = add i12 %zext_ln712_148, i12 %sext_ln1171_152"   --->   Operation 3060 'add' 'add_ln712_374' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3061 [1/1] (0.00ns)   --->   "%sext_ln712_179 = sext i15 %add_ln712_434"   --->   Operation 3061 'sext' 'sext_ln712_179' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 3062 [1/1] (0.00ns)   --->   "%sext_ln712_135 = sext i14 %add_ln712_445"   --->   Operation 3062 'sext' 'sext_ln712_135' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 3063 [1/1] (1.53ns)   --->   "%add_ln712_446 = add i16 %sext_ln712_135, i16 %sext_ln712_179"   --->   Operation 3063 'add' 'add_ln712_446' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3064 [1/1] (0.00ns)   --->   "%sext_ln712_188 = sext i14 %add_ln712_451"   --->   Operation 3064 'sext' 'sext_ln712_188' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 3065 [1/1] (0.00ns)   --->   "%sext_ln712_189 = sext i12 %add_ln712_453"   --->   Operation 3065 'sext' 'sext_ln712_189' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 3066 [1/1] (0.00ns)   --->   "%sext_ln712_191 = sext i14 %add_ln712_456"   --->   Operation 3066 'sext' 'sext_ln712_191' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 3067 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_457 = add i15 %sext_ln712_191, i15 %sext_ln712_189"   --->   Operation 3067 'add' 'add_ln712_457' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 3068 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_458 = add i15 %add_ln712_457, i15 %sext_ln712_188"   --->   Operation 3068 'add' 'add_ln712_458' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 3069 [1/1] (0.00ns)   --->   "%sext_ln712_195 = sext i12 %add_ln712_476"   --->   Operation 3069 'sext' 'sext_ln712_195' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 3070 [1/1] (0.00ns)   --->   "%sext_ln712_196 = sext i13 %add_ln712_477"   --->   Operation 3070 'sext' 'sext_ln712_196' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 3071 [1/1] (0.00ns)   --->   "%sext_ln712_197 = sext i13 %add_ln712_479"   --->   Operation 3071 'sext' 'sext_ln712_197' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 3072 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_480 = add i14 %sext_ln712_197, i14 %sext_ln712_196"   --->   Operation 3072 'add' 'add_ln712_480' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 3073 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_481 = add i14 %add_ln712_480, i14 %sext_ln712_195"   --->   Operation 3073 'add' 'add_ln712_481' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 3074 [1/1] (0.00ns)   --->   "%sext_ln712_205 = sext i15 %add_ln712_503"   --->   Operation 3074 'sext' 'sext_ln712_205' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 3075 [1/1] (0.00ns)   --->   "%sext_ln712_161 = sext i15 %add_ln712_513"   --->   Operation 3075 'sext' 'sext_ln712_161' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 3076 [1/1] (1.53ns)   --->   "%add_ln712_514 = add i16 %sext_ln712_161, i16 %sext_ln712_205"   --->   Operation 3076 'add' 'add_ln712_514' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3077 [1/1] (0.00ns)   --->   "%zext_ln712_197 = zext i11 %add_ln712_531"   --->   Operation 3077 'zext' 'zext_ln712_197' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 3078 [1/1] (0.00ns)   --->   "%zext_ln712_198 = zext i10 %add_ln712_533"   --->   Operation 3078 'zext' 'zext_ln712_198' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 3079 [1/1] (1.48ns)   --->   "%add_ln712_534 = add i12 %zext_ln712_198, i12 %zext_ln712_197"   --->   Operation 3079 'add' 'add_ln712_534' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3080 [1/1] (0.00ns)   --->   "%sext_ln712_213 = sext i12 %add_ln712_537"   --->   Operation 3080 'sext' 'sext_ln712_213' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 3081 [1/1] (0.00ns)   --->   "%sext_ln712_214 = sext i12 %add_ln712_538"   --->   Operation 3081 'sext' 'sext_ln712_214' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 3082 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_539 = add i13 %sext_ln712_214, i13 %sext_ln1171_67"   --->   Operation 3082 'add' 'add_ln712_539' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 3083 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_540 = add i13 %add_ln712_539, i13 %sext_ln712_213"   --->   Operation 3083 'add' 'add_ln712_540' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 3084 [1/1] (1.48ns)   --->   "%add_ln712_561 = add i12 %sext_ln717_33, i12 %sext_ln1171_122"   --->   Operation 3084 'add' 'add_ln712_561' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.13>
ST_27 : Operation 3085 [1/1] (0.00ns)   --->   "%sext_ln42_9 = sext i8 %trunc_ln717_130" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3085 'sext' 'sext_ln42_9' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 3086 [1/1] (0.00ns)   --->   "%zext_ln42_36 = zext i7 %mult_V_150" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3086 'zext' 'zext_ln42_36' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 3087 [1/1] (0.00ns)   --->   "%zext_ln42_66 = zext i9 %trunc_ln42_48" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3087 'zext' 'zext_ln42_66' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 3088 [1/1] (0.00ns)   --->   "%zext_ln717_38 = zext i9 %mult_V_312"   --->   Operation 3088 'zext' 'zext_ln717_38' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 3089 [1/1] (0.00ns)   --->   "%sext_ln717_19 = sext i11 %trunc_ln717_190"   --->   Operation 3089 'sext' 'sext_ln717_19' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 3090 [1/1] (0.00ns)   --->   "%zext_ln42_79 = zext i5 %mult_V_336" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3090 'zext' 'zext_ln42_79' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 3091 [1/1] (0.00ns)   --->   "%sext_ln717_20 = sext i12 %trunc_ln717_192"   --->   Operation 3091 'sext' 'sext_ln717_20' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 3092 [1/1] (0.00ns)   --->   "%sext_ln1171_93 = sext i9 %trunc_ln717_213"   --->   Operation 3092 'sext' 'sext_ln1171_93' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 3093 [1/1] (0.00ns)   --->   "%sext_ln717_29 = sext i11 %trunc_ln717_221"   --->   Operation 3093 'sext' 'sext_ln717_29' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 3094 [1/3] (2.45ns)   --->   "%mul_ln1171_65 = mul i14 %zext_ln1171_107, i14 37"   --->   Operation 3094 'mul' 'mul_ln1171_65' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3095 [1/1] (0.00ns)   --->   "%trunc_ln42_85 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_65, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3095 'partselect' 'trunc_ln42_85' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 3096 [1/3] (2.45ns)   --->   "%mul_ln717_30 = mul i13 %zext_ln1171_12, i13 26"   --->   Operation 3096 'mul' 'mul_ln717_30' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3097 [1/1] (0.00ns)   --->   "%trunc_ln42_88 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_30, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3097 'partselect' 'trunc_ln42_88' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 3098 [1/3] (2.45ns)   --->   "%mul_ln1171_67 = mul i14 %zext_ln1171_121, i14 46"   --->   Operation 3098 'mul' 'mul_ln1171_67' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3099 [1/1] (0.00ns)   --->   "%trunc_ln42_91 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_67, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3099 'partselect' 'trunc_ln42_91' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 3100 [1/3] (2.45ns)   --->   "%mul_ln717_32 = mul i13 %zext_ln42_127, i13 25"   --->   Operation 3100 'mul' 'mul_ln717_32' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3101 [1/1] (0.00ns)   --->   "%trunc_ln42_96 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_32, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3101 'partselect' 'trunc_ln42_96' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 3102 [1/3] (2.45ns)   --->   "%mul_ln1171_72 = mul i16 %mult_V_512_0, i16 65462"   --->   Operation 3102 'mul' 'mul_ln1171_72' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3103 [1/1] (0.00ns)   --->   "%mult_V_535 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_72, i32 3, i32 15"   --->   Operation 3103 'partselect' 'mult_V_535' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 3104 [1/3] (2.45ns)   --->   "%mul_ln717_35 = mul i13 %zext_ln42_127, i13 19"   --->   Operation 3104 'mul' 'mul_ln717_35' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3105 [1/1] (0.00ns)   --->   "%trunc_ln42_100 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_35, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3105 'partselect' 'trunc_ln42_100' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 3106 [1/3] (2.45ns)   --->   "%mul_ln717_36 = mul i12 %zext_ln42_125, i12 13"   --->   Operation 3106 'mul' 'mul_ln717_36' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3107 [1/1] (0.00ns)   --->   "%mult_V_539 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %mul_ln717_36, i32 3, i32 11"   --->   Operation 3107 'partselect' 'mult_V_539' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 3108 [2/3] (2.45ns)   --->   "%mul_ln1171_78 = mul i15 %zext_ln1171_135, i15 32733"   --->   Operation 3108 'mul' 'mul_ln1171_78' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3109 [1/1] (0.00ns)   --->   "%sext_ln717_38 = sext i9 %trunc_ln717_246"   --->   Operation 3109 'sext' 'sext_ln717_38' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 3110 [2/3] (2.45ns)   --->   "%mul_ln717_38 = mul i13 %zext_ln1171_134, i13 29"   --->   Operation 3110 'mul' 'mul_ln717_38' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3111 [2/3] (2.45ns)   --->   "%mul_ln1171_84 = mul i16 %mult_V_634_0, i16 65461"   --->   Operation 3111 'mul' 'mul_ln1171_84' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3112 [1/1] (0.00ns)   --->   "%sext_ln717_47 = sext i8 %trunc_ln717_264"   --->   Operation 3112 'sext' 'sext_ln717_47' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 3113 [2/3] (2.45ns)   --->   "%mul_ln1171_85 = mul i15 %zext_ln1171_167, i15 32721"   --->   Operation 3113 'mul' 'mul_ln1171_85' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3114 [2/3] (2.45ns)   --->   "%mul_ln1171_87 = mul i14 %zext_ln1171_166, i14 16362"   --->   Operation 3114 'mul' 'mul_ln1171_87' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3115 [2/3] (2.45ns)   --->   "%mul_ln1171_90 = mul i14 %zext_ln1171_166, i14 49"   --->   Operation 3115 'mul' 'mul_ln1171_90' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3116 [2/3] (2.45ns)   --->   "%mul_ln1171_94 = mul i14 %zext_ln1171_166, i14 59"   --->   Operation 3116 'mul' 'mul_ln1171_94' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3117 [3/3] (2.45ns)   --->   "%mul_ln1171_98 = mul i14 %zext_ln1171_183, i14 52"   --->   Operation 3117 'mul' 'mul_ln1171_98' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3118 [3/3] (2.45ns)   --->   "%mul_ln1171_99 = mul i14 %zext_ln1171_183, i14 46"   --->   Operation 3118 'mul' 'mul_ln1171_99' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3119 [3/3] (2.45ns)   --->   "%mul_ln1171_101 = mul i16 %mult_V_713_0, i16 65413"   --->   Operation 3119 'mul' 'mul_ln1171_101' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3120 [3/3] (2.45ns)   --->   "%mul_ln1171_103 = mul i14 %zext_ln1171_183, i14 39"   --->   Operation 3120 'mul' 'mul_ln1171_103' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3121 [1/1] (0.00ns)   --->   "%sext_ln42_49 = sext i13 %mult_V_731" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3121 'sext' 'sext_ln42_49' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 3122 [1/1] (0.00ns)   --->   "%mult_V_819_0 = zext i8 %p_read_99"   --->   Operation 3122 'zext' 'mult_V_819_0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 3123 [1/1] (0.00ns)   --->   "%zext_ln1171_204 = zext i8 %p_read_99"   --->   Operation 3123 'zext' 'zext_ln1171_204' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 3124 [1/1] (0.00ns)   --->   "%shl_ln717_46 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_99, i5 0"   --->   Operation 3124 'bitconcatenate' 'shl_ln717_46' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 3125 [1/1] (0.00ns)   --->   "%zext_ln717_86 = zext i9 %shl_ln717_47"   --->   Operation 3125 'zext' 'zext_ln717_86' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 3126 [1/1] (1.53ns)   --->   "%sub_ln717_48 = sub i13 %shl_ln717_46, i13 %zext_ln717_86"   --->   Operation 3126 'sub' 'sub_ln717_48' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3127 [1/1] (0.00ns)   --->   "%trunc_ln42_152 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_48, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3127 'partselect' 'trunc_ln42_152' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 3128 [3/3] (2.45ns)   --->   "%mul_ln717_47 = mul i13 %zext_ln1171_20, i13 29"   --->   Operation 3128 'mul' 'mul_ln717_47' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3129 [3/3] (2.45ns)   --->   "%mul_ln1171_114 = mul i15 %zext_ln1171_204, i15 32723"   --->   Operation 3129 'mul' 'mul_ln1171_114' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3130 [3/3] (2.45ns)   --->   "%mul_ln1171_115 = mul i16 %mult_V_819_0, i16 65448"   --->   Operation 3130 'mul' 'mul_ln1171_115' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3131 [1/1] (1.41ns)   --->   "%add_ln712_12 = add i10 %trunc_ln42_54, i10 %zext_ln42_79"   --->   Operation 3131 'add' 'add_ln712_12' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3132 [1/1] (1.41ns)   --->   "%add_ln712_23 = add i10 %zext_ln42_36, i10 %trunc_ln42_62"   --->   Operation 3132 'add' 'add_ln712_23' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3133 [1/1] (0.00ns)   --->   "%zext_ln712_5 = zext i10 %add_ln712_23"   --->   Operation 3133 'zext' 'zext_ln712_5' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 3134 [1/1] (1.41ns)   --->   "%add_ln712_24 = add i12 %zext_ln712_5, i12 %sext_ln717_38"   --->   Operation 3134 'add' 'add_ln712_24' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3135 [1/1] (1.48ns)   --->   "%add_ln712_88 = add i12 %sext_ln717_19, i12 %sext_ln1171_93"   --->   Operation 3135 'add' 'add_ln712_88' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3136 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_139 = add i11 %trunc_ln42_55, i11 %zext_ln42_80"   --->   Operation 3136 'add' 'add_ln712_139' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 3137 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_140 = add i11 %add_ln712_139, i11 %zext_ln42_66"   --->   Operation 3137 'add' 'add_ln712_140' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 3138 [1/1] (0.00ns)   --->   "%sext_ln712_54 = sext i13 %add_ln712_150"   --->   Operation 3138 'sext' 'sext_ln712_54' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 3139 [1/1] (0.00ns)   --->   "%sext_ln712_55 = sext i14 %add_ln712_152"   --->   Operation 3139 'sext' 'sext_ln712_55' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 3140 [1/1] (1.52ns)   --->   "%add_ln712_153 = add i15 %sext_ln712_55, i15 %sext_ln712_54"   --->   Operation 3140 'add' 'add_ln712_153' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3141 [1/1] (0.00ns)   --->   "%sext_ln712_105 = sext i15 %add_ln712_275"   --->   Operation 3141 'sext' 'sext_ln712_105' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 3142 [1/1] (0.00ns)   --->   "%sext_ln712_84 = sext i15 %add_ln712_285"   --->   Operation 3142 'sext' 'sext_ln712_84' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 3143 [1/1] (1.53ns)   --->   "%add_ln712_286 = add i16 %sext_ln712_84, i16 %sext_ln712_105"   --->   Operation 3143 'add' 'add_ln712_286' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3144 [1/1] (1.54ns)   --->   "%add_ln712_336 = add i13 %sext_ln717_20, i13 %sext_ln717_47"   --->   Operation 3144 'add' 'add_ln712_336' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3145 [1/1] (0.00ns)   --->   "%zext_ln712_134 = zext i11 %add_ln712_343"   --->   Operation 3145 'zext' 'zext_ln712_134' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 3146 [1/1] (0.00ns)   --->   "%sext_ln712_100 = sext i13 %add_ln712_347"   --->   Operation 3146 'sext' 'sext_ln712_100' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 3147 [1/1] (1.53ns)   --->   "%add_ln712_348 = add i14 %sext_ln712_100, i14 %zext_ln712_134"   --->   Operation 3147 'add' 'add_ln712_348' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3148 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_372 = add i14 %sext_ln42_9, i14 %sext_ln42_49"   --->   Operation 3148 'add' 'add_ln712_372' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 3149 [1/1] (0.00ns)   --->   "%sext_ln712_140 = sext i12 %add_ln712_374"   --->   Operation 3149 'sext' 'sext_ln712_140' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 3150 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_375 = add i14 %sext_ln712_140, i14 %add_ln712_372"   --->   Operation 3150 'add' 'add_ln712_375' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 3151 [1/1] (0.00ns)   --->   "%sext_ln712_192 = sext i15 %add_ln712_458"   --->   Operation 3151 'sext' 'sext_ln712_192' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 3152 [1/1] (0.00ns)   --->   "%zext_ln712_180 = zext i14 %add_ln712_471"   --->   Operation 3152 'zext' 'zext_ln712_180' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 3153 [1/1] (1.53ns)   --->   "%add_ln712_472 = add i16 %zext_ln712_180, i16 %sext_ln712_192"   --->   Operation 3153 'add' 'add_ln712_472' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3154 [1/1] (0.00ns)   --->   "%sext_ln712_198 = sext i14 %add_ln712_481"   --->   Operation 3154 'sext' 'sext_ln712_198' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 3155 [1/1] (0.00ns)   --->   "%sext_ln712_151 = sext i15 %add_ln712_491"   --->   Operation 3155 'sext' 'sext_ln712_151' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 3156 [1/1] (1.53ns)   --->   "%add_ln712_492 = add i16 %sext_ln712_151, i16 %sext_ln712_198"   --->   Operation 3156 'add' 'add_ln712_492' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3157 [1/1] (0.00ns)   --->   "%sext_ln712_215 = sext i13 %add_ln712_540"   --->   Operation 3157 'sext' 'sext_ln712_215' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 3158 [1/1] (0.00ns)   --->   "%sext_ln712_218 = sext i14 %add_ln712_545"   --->   Operation 3158 'sext' 'sext_ln712_218' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 3159 [1/1] (1.52ns)   --->   "%add_ln712_546 = add i15 %sext_ln712_218, i15 %sext_ln712_215"   --->   Operation 3159 'add' 'add_ln712_546' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3160 [1/1] (0.00ns)   --->   "%zext_ln712_202 = zext i9 %add_ln712_548"   --->   Operation 3160 'zext' 'zext_ln712_202' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 3161 [1/1] (0.00ns)   --->   "%zext_ln712_203 = zext i11 %add_ln712_549"   --->   Operation 3161 'zext' 'zext_ln712_203' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 3162 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_550 = add i12 %zext_ln712_203, i12 %zext_ln717_38"   --->   Operation 3162 'add' 'add_ln712_550' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 3163 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_551 = add i12 %add_ln712_550, i12 %zext_ln712_202"   --->   Operation 3163 'add' 'add_ln712_551' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 3164 [1/1] (0.00ns)   --->   "%sext_ln712_221 = sext i12 %add_ln712_561"   --->   Operation 3164 'sext' 'sext_ln712_221' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 3165 [1/1] (1.54ns)   --->   "%add_ln712_562 = add i13 %sext_ln712_221, i13 %sext_ln717_29"   --->   Operation 3165 'add' 'add_ln712_562' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.13>
ST_28 : Operation 3166 [1/1] (0.00ns)   --->   "%sext_ln42_23 = sext i12 %trunc_ln717_166" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3166 'sext' 'sext_ln42_23' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3167 [1/1] (0.00ns)   --->   "%zext_ln42_67 = zext i13 %sext_ln42_23" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3167 'zext' 'zext_ln42_67' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3168 [1/1] (0.00ns)   --->   "%zext_ln42_76 = zext i7 %mult_V_309" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3168 'zext' 'zext_ln42_76' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3169 [1/1] (0.00ns)   --->   "%sext_ln42_27 = sext i9 %trunc_ln717_194" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3169 'sext' 'sext_ln42_27' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3170 [1/1] (0.00ns)   --->   "%zext_ln42_87 = zext i10 %sext_ln42_27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3170 'zext' 'zext_ln42_87' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3171 [1/1] (0.00ns)   --->   "%zext_ln42_105 = zext i9 %trunc_ln42_76" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3171 'zext' 'zext_ln42_105' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3172 [1/1] (0.00ns)   --->   "%zext_ln42_115 = zext i11 %trunc_ln42_85" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3172 'zext' 'zext_ln42_115' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3173 [1/1] (0.00ns)   --->   "%zext_ln42_130 = zext i10 %trunc_ln42_96" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3173 'zext' 'zext_ln42_130' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3174 [1/1] (0.00ns)   --->   "%sext_ln42_35 = sext i13 %mult_V_535" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3174 'sext' 'sext_ln42_35' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3175 [1/1] (0.00ns)   --->   "%zext_ln717_59 = zext i9 %mult_V_539"   --->   Operation 3175 'zext' 'zext_ln717_59' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3176 [1/3] (2.45ns)   --->   "%mul_ln1171_78 = mul i15 %zext_ln1171_135, i15 32733"   --->   Operation 3176 'mul' 'mul_ln1171_78' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3177 [1/1] (0.00ns)   --->   "%trunc_ln717_244 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_78, i32 3, i32 14"   --->   Operation 3177 'partselect' 'trunc_ln717_244' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3178 [1/3] (2.45ns)   --->   "%mul_ln717_38 = mul i13 %zext_ln1171_134, i13 29"   --->   Operation 3178 'mul' 'mul_ln717_38' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3179 [1/1] (0.00ns)   --->   "%trunc_ln42_108 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_38, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3179 'partselect' 'trunc_ln42_108' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3180 [1/3] (2.45ns)   --->   "%mul_ln1171_84 = mul i16 %mult_V_634_0, i16 65461"   --->   Operation 3180 'mul' 'mul_ln1171_84' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3181 [1/1] (0.00ns)   --->   "%mult_V_626 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_84, i32 3, i32 15"   --->   Operation 3181 'partselect' 'mult_V_626' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3182 [1/3] (2.45ns)   --->   "%mul_ln1171_85 = mul i15 %zext_ln1171_167, i15 32721"   --->   Operation 3182 'mul' 'mul_ln1171_85' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3183 [1/1] (0.00ns)   --->   "%trunc_ln717_268 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_85, i32 3, i32 14"   --->   Operation 3183 'partselect' 'trunc_ln717_268' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3184 [1/3] (2.45ns)   --->   "%mul_ln1171_87 = mul i14 %zext_ln1171_166, i14 16362"   --->   Operation 3184 'mul' 'mul_ln1171_87' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3185 [1/1] (0.00ns)   --->   "%trunc_ln717_269 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_87, i32 3, i32 13"   --->   Operation 3185 'partselect' 'trunc_ln717_269' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3186 [1/3] (2.45ns)   --->   "%mul_ln1171_90 = mul i14 %zext_ln1171_166, i14 49"   --->   Operation 3186 'mul' 'mul_ln1171_90' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3187 [1/1] (0.00ns)   --->   "%trunc_ln42_120 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_90, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3187 'partselect' 'trunc_ln42_120' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3188 [1/3] (2.45ns)   --->   "%mul_ln1171_94 = mul i14 %zext_ln1171_166, i14 59"   --->   Operation 3188 'mul' 'mul_ln1171_94' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3189 [1/1] (0.00ns)   --->   "%trunc_ln42_124 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_94, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3189 'partselect' 'trunc_ln42_124' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3190 [2/3] (2.45ns)   --->   "%mul_ln1171_98 = mul i14 %zext_ln1171_183, i14 52"   --->   Operation 3190 'mul' 'mul_ln1171_98' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3191 [2/3] (2.45ns)   --->   "%mul_ln1171_99 = mul i14 %zext_ln1171_183, i14 46"   --->   Operation 3191 'mul' 'mul_ln1171_99' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3192 [2/3] (2.45ns)   --->   "%mul_ln1171_101 = mul i16 %mult_V_713_0, i16 65413"   --->   Operation 3192 'mul' 'mul_ln1171_101' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3193 [2/3] (2.45ns)   --->   "%mul_ln1171_103 = mul i14 %zext_ln1171_183, i14 39"   --->   Operation 3193 'mul' 'mul_ln1171_103' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3194 [1/1] (0.00ns)   --->   "%zext_ln42_198 = zext i10 %trunc_ln42_152" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3194 'zext' 'zext_ln42_198' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3195 [2/3] (2.45ns)   --->   "%mul_ln717_47 = mul i13 %zext_ln1171_20, i13 29"   --->   Operation 3195 'mul' 'mul_ln717_47' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3196 [2/3] (2.45ns)   --->   "%mul_ln1171_114 = mul i15 %zext_ln1171_204, i15 32723"   --->   Operation 3196 'mul' 'mul_ln1171_114' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3197 [2/3] (2.45ns)   --->   "%mul_ln1171_115 = mul i16 %mult_V_819_0, i16 65448"   --->   Operation 3197 'mul' 'mul_ln1171_115' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3198 [3/3] (2.45ns)   --->   "%mul_ln717_50 = mul i13 %zext_ln1171_214, i13 19"   --->   Operation 3198 'mul' 'mul_ln717_50' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3199 [1/1] (0.00ns)   --->   "%shl_ln1171_62 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_98, i4 0"   --->   Operation 3199 'bitconcatenate' 'shl_ln1171_62' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3200 [1/1] (0.00ns)   --->   "%zext_ln1171_217 = zext i12 %shl_ln1171_62"   --->   Operation 3200 'zext' 'zext_ln1171_217' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3201 [1/1] (0.00ns)   --->   "%zext_ln1171_219 = zext i10 %mult_V_844"   --->   Operation 3201 'zext' 'zext_ln1171_219' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3202 [1/1] (1.54ns)   --->   "%sub_ln1171_136 = sub i13 %zext_ln1171_219, i13 %zext_ln1171_217"   --->   Operation 3202 'sub' 'sub_ln1171_136' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3203 [1/1] (0.00ns)   --->   "%trunc_ln717_312 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_136, i32 3, i32 12"   --->   Operation 3203 'partselect' 'trunc_ln717_312' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3204 [1/1] (1.54ns)   --->   "%sub_ln717_51 = sub i13 %zext_ln1171_217, i13 %zext_ln1171_214"   --->   Operation 3204 'sub' 'sub_ln717_51' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3205 [1/1] (0.00ns)   --->   "%trunc_ln42_163 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_51, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3205 'partselect' 'trunc_ln42_163' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3206 [3/3] (2.45ns)   --->   "%mul_ln1171_117 = mul i13 %zext_ln1171_214, i13 8181"   --->   Operation 3206 'mul' 'mul_ln1171_117' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3207 [1/1] (0.00ns)   --->   "%zext_ln717_89 = zext i8 %p_read_97"   --->   Operation 3207 'zext' 'zext_ln717_89' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3208 [3/3] (2.45ns)   --->   "%mul_ln717_53 = mul i13 %zext_ln717_89, i13 27"   --->   Operation 3208 'mul' 'mul_ln717_53' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3209 [1/1] (0.00ns)   --->   "%zext_ln1171_231 = zext i8 %p_read_96"   --->   Operation 3209 'zext' 'zext_ln1171_231' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3210 [1/1] (0.00ns)   --->   "%zext_ln1171_232 = zext i8 %p_read_96"   --->   Operation 3210 'zext' 'zext_ln1171_232' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3211 [3/3] (2.45ns)   --->   "%mul_ln1171_121 = mul i15 %zext_ln1171_231, i15 32731"   --->   Operation 3211 'mul' 'mul_ln1171_121' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3212 [3/3] (2.45ns)   --->   "%mul_ln1171_124 = mul i14 %zext_ln1171_229, i14 16358"   --->   Operation 3212 'mul' 'mul_ln1171_124' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3213 [3/3] (2.45ns)   --->   "%mul_ln717_54 = mul i13 %zext_ln1171_230, i13 21"   --->   Operation 3213 'mul' 'mul_ln717_54' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3214 [3/3] (2.45ns)   --->   "%mul_ln717_55 = mul i13 %zext_ln1171_238, i13 22"   --->   Operation 3214 'mul' 'mul_ln717_55' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3215 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 5, i5 %mult_V_86"   --->   Operation 3215 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3216 [1/1] (0.00ns)   --->   "%zext_ln712 = zext i8 %or_ln"   --->   Operation 3216 'zext' 'zext_ln712' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3217 [1/1] (0.00ns)   --->   "%zext_ln712_1 = zext i12 %add_ln712_11"   --->   Operation 3217 'zext' 'zext_ln712_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3218 [1/1] (0.00ns)   --->   "%zext_ln712_2 = zext i10 %add_ln712_12"   --->   Operation 3218 'zext' 'zext_ln712_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3219 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_13 = add i14 %zext_ln712_2, i14 %zext_ln42_67"   --->   Operation 3219 'add' 'add_ln712_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 3220 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_14 = add i14 %add_ln712_13, i14 %zext_ln712_1"   --->   Operation 3220 'add' 'add_ln712_14' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 3221 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_22 = add i13 %add_ln712_21, i13 %zext_ln712"   --->   Operation 3221 'add' 'add_ln712_22' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 3222 [1/1] (0.00ns)   --->   "%sext_ln712_9 = sext i12 %add_ln712_24"   --->   Operation 3222 'sext' 'sext_ln712_9' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3223 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_25 = add i13 %sext_ln712_9, i13 %add_ln712_22"   --->   Operation 3223 'add' 'add_ln712_25' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 3224 [1/1] (1.48ns)   --->   "%add_ln712_41 = add i12 %zext_ln42_87, i12 %zext_ln42_115"   --->   Operation 3224 'add' 'add_ln712_41' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3225 [1/1] (0.00ns)   --->   "%zext_ln712_32 = zext i11 %add_ln712_93"   --->   Operation 3225 'zext' 'zext_ln712_32' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3226 [1/1] (0.00ns)   --->   "%zext_ln712_33 = zext i11 %add_ln712_94"   --->   Operation 3226 'zext' 'zext_ln712_33' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3227 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_95 = add i12 %zext_ln712_33, i12 %zext_ln42_130"   --->   Operation 3227 'add' 'add_ln712_95' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 3228 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_96 = add i12 %add_ln712_95, i12 %zext_ln712_32"   --->   Operation 3228 'add' 'add_ln712_96' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 3229 [1/1] (0.00ns)   --->   "%zext_ln712_49 = zext i11 %add_ln712_140"   --->   Operation 3229 'zext' 'zext_ln712_49' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3230 [1/1] (0.00ns)   --->   "%zext_ln712_51 = zext i12 %add_ln712_142"   --->   Operation 3230 'zext' 'zext_ln712_51' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3231 [1/1] (1.54ns)   --->   "%add_ln712_143 = add i13 %zext_ln712_51, i13 %zext_ln712_49"   --->   Operation 3231 'add' 'add_ln712_143' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3232 [1/1] (1.53ns)   --->   "%add_ln712_154 = add i14 %sext_ln42_35, i14 %sext_ln42_63"   --->   Operation 3232 'add' 'add_ln712_154' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3233 [1/1] (1.30ns)   --->   "%add_ln712_301 = add i9 %zext_ln1171_232, i9 64"   --->   Operation 3233 'add' 'add_ln712_301' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3234 [1/1] (0.00ns)   --->   "%zext_ln712_114 = zext i9 %add_ln712_301"   --->   Operation 3234 'zext' 'zext_ln712_114' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3235 [1/1] (1.41ns)   --->   "%add_ln712_302 = add i11 %zext_ln712_114, i11 %zext_ln42_198"   --->   Operation 3235 'add' 'add_ln712_302' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3236 [1/1] (0.00ns)   --->   "%sext_ln712_122 = sext i12 %add_ln712_335"   --->   Operation 3236 'sext' 'sext_ln712_122' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3237 [1/1] (0.00ns)   --->   "%sext_ln712_126 = sext i13 %add_ln712_336"   --->   Operation 3237 'sext' 'sext_ln712_126' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3238 [1/1] (0.00ns)   --->   "%sext_ln712_127 = sext i13 %add_ln712_338"   --->   Operation 3238 'sext' 'sext_ln712_127' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3239 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_339 = add i14 %sext_ln712_127, i14 %sext_ln712_126"   --->   Operation 3239 'add' 'add_ln712_339' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 3240 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_340 = add i14 %add_ln712_339, i14 %sext_ln712_122"   --->   Operation 3240 'add' 'add_ln712_340' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 3241 [1/1] (0.00ns)   --->   "%zext_ln712_149 = zext i11 %add_ln712_376"   --->   Operation 3241 'zext' 'zext_ln712_149' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3242 [1/1] (1.48ns)   --->   "%add_ln712_377 = add i12 %zext_ln712_149, i12 %zext_ln717_59"   --->   Operation 3242 'add' 'add_ln712_377' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3243 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_527 = add i11 %zext_ln42_105, i11 %trunc_ln42_91"   --->   Operation 3243 'add' 'add_ln712_527' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 3244 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_528 = add i11 %add_ln712_527, i11 %zext_ln42_76"   --->   Operation 3244 'add' 'add_ln712_528' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 3245 [1/1] (0.00ns)   --->   "%zext_ln712_204 = zext i12 %add_ln712_551"   --->   Operation 3245 'zext' 'zext_ln712_204' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3246 [1/1] (0.00ns)   --->   "%sext_ln712_176 = sext i14 %add_ln712_556"   --->   Operation 3246 'sext' 'sext_ln712_176' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3247 [1/1] (1.52ns)   --->   "%add_ln712_557 = add i15 %sext_ln712_176, i15 %zext_ln712_204"   --->   Operation 3247 'add' 'add_ln712_557' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3248 [1/1] (0.00ns)   --->   "%sext_ln712_220 = sext i10 %add_ln712_559"   --->   Operation 3248 'sext' 'sext_ln712_220' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3249 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_560 = add i14 %sext_ln712_220, i14 %sext_ln42_17"   --->   Operation 3249 'add' 'add_ln712_560' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 3250 [1/1] (0.00ns)   --->   "%sext_ln712_222 = sext i13 %add_ln712_562"   --->   Operation 3250 'sext' 'sext_ln712_222' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3251 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_563 = add i14 %sext_ln712_222, i14 %add_ln712_560"   --->   Operation 3251 'add' 'add_ln712_563' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 29 <SV = 28> <Delay = 3.18>
ST_29 : Operation 3252 [3/3] (2.45ns)   --->   "%mul_ln1171_13 = mul i15 %zext_ln1171_37, i15 81"   --->   Operation 3252 'mul' 'mul_ln1171_13' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3253 [1/1] (0.00ns)   --->   "%zext_ln42_45 = zext i10 %mult_V_228" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3253 'zext' 'zext_ln42_45' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3254 [1/1] (0.00ns)   --->   "%zext_ln42_118 = zext i10 %trunc_ln42_88" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3254 'zext' 'zext_ln42_118' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3255 [3/3] (2.45ns)   --->   "%mul_ln1171_68 = mul i14 %zext_ln1171_121, i14 35"   --->   Operation 3255 'mul' 'mul_ln1171_68' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3256 [1/1] (0.00ns)   --->   "%zext_ln42_134 = zext i10 %trunc_ln42_100" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3256 'zext' 'zext_ln42_134' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3257 [1/1] (0.00ns)   --->   "%zext_ln42_135 = zext i10 %trunc_ln42_101" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3257 'zext' 'zext_ln42_135' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3258 [1/1] (0.00ns)   --->   "%sext_ln717_37 = sext i12 %trunc_ln717_244"   --->   Operation 3258 'sext' 'sext_ln717_37' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3259 [1/1] (0.00ns)   --->   "%zext_ln42_143 = zext i10 %trunc_ln42_108" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3259 'zext' 'zext_ln42_143' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3260 [1/1] (0.00ns)   --->   "%sext_ln42_41 = sext i13 %mult_V_626" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3260 'sext' 'sext_ln42_41' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3261 [1/1] (0.00ns)   --->   "%sext_ln1171_118 = sext i12 %trunc_ln717_268"   --->   Operation 3261 'sext' 'sext_ln1171_118' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3262 [1/1] (0.00ns)   --->   "%zext_ln42_162 = zext i11 %trunc_ln42_120" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3262 'zext' 'zext_ln42_162' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3263 [1/1] (0.00ns)   --->   "%zext_ln42_167 = zext i11 %trunc_ln42_124" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3263 'zext' 'zext_ln42_167' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3264 [1/3] (2.45ns)   --->   "%mul_ln1171_98 = mul i14 %zext_ln1171_183, i14 52"   --->   Operation 3264 'mul' 'mul_ln1171_98' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3265 [1/1] (0.00ns)   --->   "%trunc_ln42_131 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_98, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3265 'partselect' 'trunc_ln42_131' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3266 [1/3] (2.45ns)   --->   "%mul_ln1171_99 = mul i14 %zext_ln1171_183, i14 46"   --->   Operation 3266 'mul' 'mul_ln1171_99' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3267 [1/1] (0.00ns)   --->   "%trunc_ln42_133 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_99, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3267 'partselect' 'trunc_ln42_133' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3268 [1/3] (2.45ns)   --->   "%mul_ln1171_101 = mul i16 %mult_V_713_0, i16 65413"   --->   Operation 3268 'mul' 'mul_ln1171_101' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3269 [1/1] (0.00ns)   --->   "%mult_V_714 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_101, i32 3, i32 15"   --->   Operation 3269 'partselect' 'mult_V_714' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3270 [1/3] (2.45ns)   --->   "%mul_ln1171_103 = mul i14 %zext_ln1171_183, i14 39"   --->   Operation 3270 'mul' 'mul_ln1171_103' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3271 [1/1] (0.00ns)   --->   "%trunc_ln42_136 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_103, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3271 'partselect' 'trunc_ln42_136' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3272 [1/1] (0.00ns)   --->   "%sext_ln42_54 = sext i8 %trunc_ln717_302" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3272 'sext' 'sext_ln42_54' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3273 [1/3] (2.45ns)   --->   "%mul_ln717_47 = mul i13 %zext_ln1171_20, i13 29"   --->   Operation 3273 'mul' 'mul_ln717_47' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3274 [1/1] (0.00ns)   --->   "%trunc_ln42_153 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_47, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3274 'partselect' 'trunc_ln42_153' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3275 [1/3] (2.45ns)   --->   "%mul_ln1171_114 = mul i15 %zext_ln1171_204, i15 32723"   --->   Operation 3275 'mul' 'mul_ln1171_114' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3276 [1/1] (0.00ns)   --->   "%trunc_ln717_309 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_114, i32 3, i32 14"   --->   Operation 3276 'partselect' 'trunc_ln717_309' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3277 [1/3] (2.45ns)   --->   "%mul_ln1171_115 = mul i16 %mult_V_819_0, i16 65448"   --->   Operation 3277 'mul' 'mul_ln1171_115' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3278 [1/1] (0.00ns)   --->   "%mult_V_830 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_115, i32 3, i32 15"   --->   Operation 3278 'partselect' 'mult_V_830' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3279 [2/3] (2.45ns)   --->   "%mul_ln717_50 = mul i13 %zext_ln1171_214, i13 19"   --->   Operation 3279 'mul' 'mul_ln717_50' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3280 [2/3] (2.45ns)   --->   "%mul_ln1171_117 = mul i13 %zext_ln1171_214, i13 8181"   --->   Operation 3280 'mul' 'mul_ln1171_117' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3281 [2/3] (2.45ns)   --->   "%mul_ln717_53 = mul i13 %zext_ln717_89, i13 27"   --->   Operation 3281 'mul' 'mul_ln717_53' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3282 [2/3] (2.45ns)   --->   "%mul_ln1171_121 = mul i15 %zext_ln1171_231, i15 32731"   --->   Operation 3282 'mul' 'mul_ln1171_121' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3283 [2/3] (2.45ns)   --->   "%mul_ln1171_124 = mul i14 %zext_ln1171_229, i14 16358"   --->   Operation 3283 'mul' 'mul_ln1171_124' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3284 [2/3] (2.45ns)   --->   "%mul_ln717_54 = mul i13 %zext_ln1171_230, i13 21"   --->   Operation 3284 'mul' 'mul_ln717_54' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3285 [2/3] (2.45ns)   --->   "%mul_ln717_55 = mul i13 %zext_ln1171_238, i13 22"   --->   Operation 3285 'mul' 'mul_ln717_55' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3286 [3/3] (2.45ns)   --->   "%mul_ln1171_127 = mul i16 %r_V_29, i16 65465"   --->   Operation 3286 'mul' 'mul_ln1171_127' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3287 [3/3] (2.45ns)   --->   "%mul_ln717_56 = mul i13 %zext_ln1171_238, i13 29"   --->   Operation 3287 'mul' 'mul_ln717_56' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3288 [3/3] (2.45ns)   --->   "%mul_ln1171_134 = mul i15 %zext_ln1171_251, i15 32731"   --->   Operation 3288 'mul' 'mul_ln1171_134' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3289 [1/1] (0.00ns)   --->   "%zext_ln1171_255 = zext i8 %p_read_93"   --->   Operation 3289 'zext' 'zext_ln1171_255' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3290 [3/3] (2.45ns)   --->   "%mul_ln1171_142 = mul i14 %zext_ln1171_255, i14 16363"   --->   Operation 3290 'mul' 'mul_ln1171_142' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3291 [1/1] (0.00ns)   --->   "%sext_ln712_8 = sext i14 %add_ln712_10"   --->   Operation 3291 'sext' 'sext_ln712_8' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3292 [1/1] (0.00ns)   --->   "%zext_ln712_3 = zext i14 %add_ln712_14"   --->   Operation 3292 'zext' 'zext_ln712_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3293 [1/1] (0.00ns)   --->   "%sext_ln712_5 = sext i15 %add_ln712_18"   --->   Operation 3293 'sext' 'sext_ln712_5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3294 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_19 = add i16 %sext_ln712_5, i16 %zext_ln712_3"   --->   Operation 3294 'add' 'add_ln712_19' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 3295 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_20 = add i16 %add_ln712_19, i16 %sext_ln712_8"   --->   Operation 3295 'add' 'add_ln712_20' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 3296 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_42 = add i12 %zext_ln42_135, i12 %zext_ln42_167"   --->   Operation 3296 'add' 'add_ln712_42' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 3297 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_43 = add i12 %add_ln712_42, i12 %zext_ln42_138"   --->   Operation 3297 'add' 'add_ln712_43' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 3298 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_89 = add i14 %sext_ln42_55, i14 %zext_ln42_45"   --->   Operation 3298 'add' 'add_ln712_89' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 3299 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_90 = add i14 %add_ln712_89, i14 %sext_ln1171_118"   --->   Operation 3299 'add' 'add_ln712_90' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 3300 [1/1] (0.00ns)   --->   "%zext_ln712_34 = zext i12 %add_ln712_96"   --->   Operation 3300 'zext' 'zext_ln712_34' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3301 [1/1] (0.00ns)   --->   "%zext_ln712_36 = zext i12 %add_ln712_99"   --->   Operation 3301 'zext' 'zext_ln712_36' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3302 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_100 = add i14 %zext_ln712_36, i14 %add_ln712_97"   --->   Operation 3302 'add' 'add_ln712_100' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 3303 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_101 = add i14 %add_ln712_100, i14 %zext_ln712_34"   --->   Operation 3303 'add' 'add_ln712_101' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 3304 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_300 = add i12 %zext_ln42_118, i12 %zext_ln42_162"   --->   Operation 3304 'add' 'add_ln712_300' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 3305 [1/1] (0.00ns)   --->   "%zext_ln712_115 = zext i11 %add_ln712_302"   --->   Operation 3305 'zext' 'zext_ln712_115' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3306 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_303 = add i12 %zext_ln712_115, i12 %add_ln712_300"   --->   Operation 3306 'add' 'add_ln712_303' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 3307 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_312 = add i14 %sext_ln42_41, i14 %sext_ln42_54"   --->   Operation 3307 'add' 'add_ln712_312' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 3308 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_313 = add i14 %add_ln712_312, i14 %sext_ln717_37"   --->   Operation 3308 'add' 'add_ln712_313' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 3309 [1/1] (0.00ns)   --->   "%sext_ln712_128 = sext i14 %add_ln712_340"   --->   Operation 3309 'sext' 'sext_ln712_128' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3310 [1/1] (0.00ns)   --->   "%sext_ln712_129 = sext i14 %add_ln712_348"   --->   Operation 3310 'sext' 'sext_ln712_129' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3311 [1/1] (1.52ns)   --->   "%add_ln712_349 = add i15 %sext_ln712_129, i15 %sext_ln712_128"   --->   Operation 3311 'add' 'add_ln712_349' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3312 [1/1] (1.41ns)   --->   "%add_ln712_360 = add i11 %zext_ln42_134, i11 %zext_ln42_143"   --->   Operation 3312 'add' 'add_ln712_360' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3313 [1/1] (0.00ns)   --->   "%zext_ln712_140 = zext i11 %add_ln712_360"   --->   Operation 3313 'zext' 'zext_ln712_140' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3314 [1/1] (1.48ns)   --->   "%add_ln712_361 = add i12 %zext_ln712_140, i12 %zext_ln42_119"   --->   Operation 3314 'add' 'add_ln712_361' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3315 [1/1] (0.00ns)   --->   "%zext_ln712_150 = zext i12 %add_ln712_377"   --->   Operation 3315 'zext' 'zext_ln712_150' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3316 [1/1] (0.00ns)   --->   "%sext_ln712_109 = sext i9 %add_ln712_379"   --->   Operation 3316 'sext' 'sext_ln712_109' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3317 [1/1] (1.54ns)   --->   "%add_ln712_380 = add i13 %sext_ln712_109, i13 %zext_ln712_150"   --->   Operation 3317 'add' 'add_ln712_380' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3318 [1/1] (0.00ns)   --->   "%zext_ln712_194 = zext i12 %add_ln712_526"   --->   Operation 3318 'zext' 'zext_ln712_194' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3319 [1/1] (0.00ns)   --->   "%zext_ln712_195 = zext i11 %add_ln712_528"   --->   Operation 3319 'zext' 'zext_ln712_195' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3320 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_529 = add i13 %zext_ln712_195, i13 %zext_ln712_194"   --->   Operation 3320 'add' 'add_ln712_529' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 3321 [1/1] (0.00ns)   --->   "%zext_ln712_199 = zext i12 %add_ln712_534"   --->   Operation 3321 'zext' 'zext_ln712_199' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3322 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_535 = add i13 %zext_ln712_199, i13 %add_ln712_529"   --->   Operation 3322 'add' 'add_ln712_535' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 3323 [1/1] (0.00ns)   --->   "%sext_ln712_219 = sext i15 %add_ln712_546"   --->   Operation 3323 'sext' 'sext_ln712_219' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3324 [1/1] (0.00ns)   --->   "%sext_ln712_177 = sext i15 %add_ln712_557"   --->   Operation 3324 'sext' 'sext_ln712_177' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3325 [1/1] (1.53ns)   --->   "%add_ln712_558 = add i16 %sext_ln712_177, i16 %sext_ln712_219"   --->   Operation 3325 'add' 'add_ln712_558' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.15>
ST_30 : Operation 3326 [1/1] (0.00ns)   --->   "%shl_ln1171_4 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read470, i6 0"   --->   Operation 3326 'bitconcatenate' 'shl_ln1171_4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3327 [1/1] (0.00ns)   --->   "%zext_ln1171_13 = zext i14 %shl_ln1171_4"   --->   Operation 3327 'zext' 'zext_ln1171_13' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3328 [1/1] (0.00ns)   --->   "%shl_ln1171_5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read470, i3 0"   --->   Operation 3328 'bitconcatenate' 'shl_ln1171_5' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3329 [1/1] (0.00ns)   --->   "%zext_ln1171_14 = zext i11 %shl_ln1171_5"   --->   Operation 3329 'zext' 'zext_ln1171_14' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3330 [1/1] (1.52ns)   --->   "%sub_ln1171_5 = sub i15 %zext_ln1171_13, i15 %zext_ln1171_14"   --->   Operation 3330 'sub' 'sub_ln1171_5' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3331 [1/1] (0.00ns)   --->   "%trunc_ln717_123 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_5, i32 3, i32 14"   --->   Operation 3331 'partselect' 'trunc_ln717_123' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3332 [1/1] (1.52ns)   --->   "%add_ln1171_1 = add i15 %zext_ln1171_13, i15 %zext_ln1171_14"   --->   Operation 3332 'add' 'add_ln1171_1' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3333 [1/1] (0.00ns)   --->   "%trunc_ln42_3 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln1171_1, i32 3, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3333 'partselect' 'trunc_ln42_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3334 [2/3] (2.45ns)   --->   "%mul_ln1171_13 = mul i15 %zext_ln1171_37, i15 81"   --->   Operation 3334 'mul' 'mul_ln1171_13' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3335 [1/1] (0.00ns)   --->   "%zext_ln717_23 = zext i11 %mult_V_254"   --->   Operation 3335 'zext' 'zext_ln717_23' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3336 [1/1] (0.00ns)   --->   "%zext_ln42_71 = zext i10 %trunc_ln42_52" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3336 'zext' 'zext_ln42_71' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3337 [2/3] (2.45ns)   --->   "%mul_ln1171_68 = mul i14 %zext_ln1171_121, i14 35"   --->   Operation 3337 'mul' 'mul_ln1171_68' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3338 [1/1] (0.00ns)   --->   "%zext_ln42_163 = zext i5 %mult_V_657" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3338 'zext' 'zext_ln42_163' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3339 [1/1] (0.00ns)   --->   "%zext_ln42_176 = zext i11 %trunc_ln42_131" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3339 'zext' 'zext_ln42_176' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3340 [1/1] (0.00ns)   --->   "%zext_ln42_179 = zext i11 %trunc_ln42_133" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3340 'zext' 'zext_ln42_179' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3341 [1/1] (0.00ns)   --->   "%sext_ln42_47 = sext i13 %mult_V_714" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3341 'sext' 'sext_ln42_47' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3342 [1/1] (0.00ns)   --->   "%zext_ln42_183 = zext i11 %trunc_ln42_136" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3342 'zext' 'zext_ln42_183' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3343 [1/1] (0.00ns)   --->   "%zext_ln42_186 = zext i11 %trunc_ln42_140" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3343 'zext' 'zext_ln42_186' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3344 [1/1] (0.00ns)   --->   "%zext_ln42_200 = zext i10 %trunc_ln42_153" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3344 'zext' 'zext_ln42_200' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3345 [1/1] (0.00ns)   --->   "%sext_ln1171_140 = sext i12 %trunc_ln717_309"   --->   Operation 3345 'sext' 'sext_ln1171_140' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3346 [1/1] (0.00ns)   --->   "%sext_ln42_58 = sext i13 %mult_V_830" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3346 'sext' 'sext_ln42_58' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3347 [1/3] (2.45ns)   --->   "%mul_ln717_50 = mul i13 %zext_ln1171_214, i13 19"   --->   Operation 3347 'mul' 'mul_ln717_50' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3348 [1/1] (0.00ns)   --->   "%trunc_ln42_160 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_50, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3348 'partselect' 'trunc_ln42_160' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3349 [1/1] (0.00ns)   --->   "%sext_ln42_59 = sext i10 %trunc_ln717_312" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3349 'sext' 'sext_ln42_59' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3350 [1/1] (0.00ns)   --->   "%sext_ln42_61 = sext i6 %trunc_ln717_315" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3350 'sext' 'sext_ln42_61' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3351 [1/3] (2.45ns)   --->   "%mul_ln1171_117 = mul i13 %zext_ln1171_214, i13 8181"   --->   Operation 3351 'mul' 'mul_ln1171_117' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3352 [1/1] (0.00ns)   --->   "%trunc_ln717_316 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln1171_117, i32 3, i32 12"   --->   Operation 3352 'partselect' 'trunc_ln717_316' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3353 [1/3] (2.45ns)   --->   "%mul_ln717_53 = mul i13 %zext_ln717_89, i13 27"   --->   Operation 3353 'mul' 'mul_ln717_53' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3354 [1/1] (0.00ns)   --->   "%trunc_ln42_168 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_53, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3354 'partselect' 'trunc_ln42_168' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3355 [1/3] (2.45ns)   --->   "%mul_ln1171_121 = mul i15 %zext_ln1171_231, i15 32731"   --->   Operation 3355 'mul' 'mul_ln1171_121' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3356 [1/1] (0.00ns)   --->   "%trunc_ln717_327 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_121, i32 3, i32 14"   --->   Operation 3356 'partselect' 'trunc_ln717_327' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3357 [1/3] (2.45ns)   --->   "%mul_ln1171_124 = mul i14 %zext_ln1171_229, i14 16358"   --->   Operation 3357 'mul' 'mul_ln1171_124' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3358 [1/1] (0.00ns)   --->   "%trunc_ln717_332 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_124, i32 3, i32 13"   --->   Operation 3358 'partselect' 'trunc_ln717_332' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3359 [1/3] (2.45ns)   --->   "%mul_ln717_54 = mul i13 %zext_ln1171_230, i13 21"   --->   Operation 3359 'mul' 'mul_ln717_54' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3360 [1/1] (0.00ns)   --->   "%trunc_ln42_175 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_54, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3360 'partselect' 'trunc_ln42_175' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3361 [1/3] (2.45ns)   --->   "%mul_ln717_55 = mul i13 %zext_ln1171_238, i13 22"   --->   Operation 3361 'mul' 'mul_ln717_55' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3362 [1/1] (0.00ns)   --->   "%trunc_ln42_178 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_55, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3362 'partselect' 'trunc_ln42_178' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3363 [2/3] (2.45ns)   --->   "%mul_ln1171_127 = mul i16 %r_V_29, i16 65465"   --->   Operation 3363 'mul' 'mul_ln1171_127' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3364 [2/3] (2.45ns)   --->   "%mul_ln717_56 = mul i13 %zext_ln1171_238, i13 29"   --->   Operation 3364 'mul' 'mul_ln717_56' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3365 [2/3] (2.45ns)   --->   "%mul_ln1171_134 = mul i15 %zext_ln1171_251, i15 32731"   --->   Operation 3365 'mul' 'mul_ln1171_134' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3366 [2/3] (2.45ns)   --->   "%mul_ln1171_142 = mul i14 %zext_ln1171_255, i14 16363"   --->   Operation 3366 'mul' 'mul_ln1171_142' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3367 [1/1] (1.36ns)   --->   "%add_ln712_46 = add i9 %zext_ln1171_81, i9 192"   --->   Operation 3367 'add' 'add_ln712_46' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3368 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_58 = add i12 %zext_ln42_71, i12 %zext_ln42_176"   --->   Operation 3368 'add' 'add_ln712_58' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 3369 [1/1] (0.00ns)   --->   "%zext_ln712_20 = zext i11 %add_ln712_59"   --->   Operation 3369 'zext' 'zext_ln712_20' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3370 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_60 = add i12 %zext_ln712_20, i12 %add_ln712_58"   --->   Operation 3370 'add' 'add_ln712_60' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 3371 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_79 = add i12 %zext_ln42_179, i12 %zext_ln42_186"   --->   Operation 3371 'add' 'add_ln712_79' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 3372 [1/1] (0.00ns)   --->   "%zext_ln712_29 = zext i10 %add_ln712_81"   --->   Operation 3372 'zext' 'zext_ln712_29' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3373 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_82 = add i12 %zext_ln712_29, i12 %add_ln712_79"   --->   Operation 3373 'add' 'add_ln712_82' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 3374 [1/1] (0.00ns)   --->   "%sext_ln712_28 = sext i14 %add_ln712_87"   --->   Operation 3374 'sext' 'sext_ln712_28' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3375 [1/1] (0.00ns)   --->   "%sext_ln712_29 = sext i12 %add_ln712_88"   --->   Operation 3375 'sext' 'sext_ln712_29' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3376 [1/1] (0.00ns)   --->   "%sext_ln712_30 = sext i14 %add_ln712_90"   --->   Operation 3376 'sext' 'sext_ln712_30' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3377 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_91 = add i15 %sext_ln712_30, i15 %sext_ln712_29"   --->   Operation 3377 'add' 'add_ln712_91' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 3378 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_92 = add i15 %add_ln712_91, i15 %sext_ln712_28"   --->   Operation 3378 'add' 'add_ln712_92' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 3379 [1/1] (0.00ns)   --->   "%sext_ln712_51 = sext i12 %add_ln712_126"   --->   Operation 3379 'sext' 'sext_ln712_51' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3380 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_127 = add i14 %sext_ln42_47, i14 %sext_ln42_59"   --->   Operation 3380 'add' 'add_ln712_127' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 3381 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_128 = add i14 %add_ln712_127, i14 %sext_ln712_51"   --->   Operation 3381 'add' 'add_ln712_128' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 3382 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_144 = add i12 %zext_ln42_183, i12 %zext_ln42_200"   --->   Operation 3382 'add' 'add_ln712_144' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 3383 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_145 = add i12 %add_ln712_144, i12 %zext_ln42_163"   --->   Operation 3383 'add' 'add_ln712_145' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 3384 [1/1] (0.00ns)   --->   "%zext_ln712_113 = zext i13 %add_ln712_299"   --->   Operation 3384 'zext' 'zext_ln712_113' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3385 [1/1] (0.00ns)   --->   "%zext_ln712_116 = zext i12 %add_ln712_303"   --->   Operation 3385 'zext' 'zext_ln712_116' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3386 [1/1] (1.53ns)   --->   "%add_ln712_304 = add i14 %zext_ln712_116, i14 %zext_ln712_113"   --->   Operation 3386 'add' 'add_ln712_304' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3387 [1/1] (0.00ns)   --->   "%sext_ln712_118 = sext i14 %add_ln712_313"   --->   Operation 3387 'sext' 'sext_ln712_118' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3388 [1/1] (0.00ns)   --->   "%zext_ln712_120 = zext i13 %add_ln712_316"   --->   Operation 3388 'zext' 'zext_ln712_120' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3389 [1/1] (1.52ns)   --->   "%add_ln712_317 = add i15 %zext_ln712_120, i15 %sext_ln712_118"   --->   Operation 3389 'add' 'add_ln712_317' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3390 [1/1] (0.00ns)   --->   "%zext_ln712_141 = zext i12 %add_ln712_361"   --->   Operation 3390 'zext' 'zext_ln712_141' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3391 [1/1] (0.00ns)   --->   "%zext_ln712_142 = zext i11 %add_ln712_363"   --->   Operation 3391 'zext' 'zext_ln712_142' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3392 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_364 = add i13 %zext_ln712_142, i13 %zext_ln712_141"   --->   Operation 3392 'add' 'add_ln712_364' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 3393 [1/1] (0.00ns)   --->   "%zext_ln712_146 = zext i12 %add_ln712_369"   --->   Operation 3393 'zext' 'zext_ln712_146' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3394 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_370 = add i13 %zext_ln712_146, i13 %add_ln712_364"   --->   Operation 3394 'add' 'add_ln712_370' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 3395 [1/1] (0.00ns)   --->   "%sext_ln712_141 = sext i14 %add_ln712_375"   --->   Operation 3395 'sext' 'sext_ln712_141' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3396 [1/1] (0.00ns)   --->   "%sext_ln712_110 = sext i13 %add_ln712_380"   --->   Operation 3396 'sext' 'sext_ln712_110' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3397 [1/1] (1.52ns)   --->   "%add_ln712_381 = add i15 %sext_ln712_110, i15 %sext_ln712_141"   --->   Operation 3397 'add' 'add_ln712_381' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3398 [1/1] (0.00ns)   --->   "%sext_ln712_165 = sext i11 %add_ln712_412"   --->   Operation 3398 'sext' 'sext_ln712_165' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3399 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_413 = add i14 %sext_ln42_58, i14 %zext_ln717_23"   --->   Operation 3399 'add' 'add_ln712_413' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 3400 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_414 = add i14 %add_ln712_413, i14 %sext_ln712_165"   --->   Operation 3400 'add' 'add_ln712_414' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 3401 [1/1] (0.00ns)   --->   "%sext_ln712_212 = sext i15 %add_ln712_524"   --->   Operation 3401 'sext' 'sext_ln712_212' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3402 [1/1] (0.00ns)   --->   "%zext_ln712_200 = zext i13 %add_ln712_535"   --->   Operation 3402 'zext' 'zext_ln712_200' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3403 [1/1] (1.53ns)   --->   "%add_ln712_536 = add i16 %zext_ln712_200, i16 %sext_ln712_212"   --->   Operation 3403 'add' 'add_ln712_536' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3404 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_564 = add i13 %sext_ln1171_140, i13 %sext_ln42_61"   --->   Operation 3404 'add' 'add_ln712_564' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 3405 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_565 = add i13 %add_ln712_564, i13 %sext_ln717_55"   --->   Operation 3405 'add' 'add_ln712_565' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 31 <SV = 30> <Delay = 3.18>
ST_31 : Operation 3406 [1/1] (0.00ns)   --->   "%sext_ln42_4 = sext i12 %trunc_ln717_123" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3406 'sext' 'sext_ln42_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3407 [1/1] (0.00ns)   --->   "%zext_ln42_5 = zext i13 %sext_ln42_4" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3407 'zext' 'zext_ln42_5' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3408 [1/1] (0.00ns)   --->   "%zext_ln42_6 = zext i12 %trunc_ln42_3" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3408 'zext' 'zext_ln42_6' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3409 [1/1] (0.00ns)   --->   "%sext_ln42_8 = sext i9 %trunc_ln717_129" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3409 'sext' 'sext_ln42_8' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3410 [1/1] (0.00ns)   --->   "%zext_ln42_13 = zext i10 %sext_ln42_8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3410 'zext' 'zext_ln42_13' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3411 [1/3] (2.45ns)   --->   "%mul_ln1171_13 = mul i15 %zext_ln1171_37, i15 81"   --->   Operation 3411 'mul' 'mul_ln1171_13' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3412 [1/1] (0.00ns)   --->   "%trunc_ln42_12 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_13, i32 3, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3412 'partselect' 'trunc_ln42_12' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3413 [1/3] (2.45ns)   --->   "%mul_ln1171_68 = mul i14 %zext_ln1171_121, i14 35"   --->   Operation 3413 'mul' 'mul_ln1171_68' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3414 [1/1] (0.00ns)   --->   "%trunc_ln42_92 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_68, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3414 'partselect' 'trunc_ln42_92' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3415 [1/1] (0.00ns)   --->   "%sext_ln1171_119 = sext i11 %trunc_ln717_269"   --->   Operation 3415 'sext' 'sext_ln1171_119' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3416 [1/1] (0.00ns)   --->   "%zext_ln42_207 = zext i10 %trunc_ln42_160" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3416 'zext' 'zext_ln42_207' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3417 [1/1] (0.00ns)   --->   "%sext_ln42_62 = sext i10 %trunc_ln717_316" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3417 'sext' 'sext_ln42_62' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3418 [1/1] (0.00ns)   --->   "%zext_ln42_220 = zext i10 %trunc_ln42_168" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3418 'zext' 'zext_ln42_220' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3419 [1/1] (0.00ns)   --->   "%sext_ln1171_146 = sext i12 %trunc_ln717_327"   --->   Operation 3419 'sext' 'sext_ln1171_146' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3420 [1/1] (0.00ns)   --->   "%sext_ln42_65 = sext i11 %trunc_ln717_332" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3420 'sext' 'sext_ln42_65' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3421 [1/1] (0.00ns)   --->   "%zext_ln42_233 = zext i10 %trunc_ln42_175" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3421 'zext' 'zext_ln42_233' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3422 [1/1] (0.00ns)   --->   "%zext_ln42_238 = zext i10 %trunc_ln42_178" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3422 'zext' 'zext_ln42_238' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3423 [1/3] (2.45ns)   --->   "%mul_ln1171_127 = mul i16 %r_V_29, i16 65465"   --->   Operation 3423 'mul' 'mul_ln1171_127' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3424 [1/1] (0.00ns)   --->   "%mult_V_938 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_127, i32 3, i32 15"   --->   Operation 3424 'partselect' 'mult_V_938' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3425 [1/3] (2.45ns)   --->   "%mul_ln717_56 = mul i13 %zext_ln1171_238, i13 29"   --->   Operation 3425 'mul' 'mul_ln717_56' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3426 [1/1] (0.00ns)   --->   "%trunc_ln42_180 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_56, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3426 'partselect' 'trunc_ln42_180' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3427 [1/3] (2.45ns)   --->   "%mul_ln1171_134 = mul i15 %zext_ln1171_251, i15 32731"   --->   Operation 3427 'mul' 'mul_ln1171_134' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3428 [1/1] (0.00ns)   --->   "%trunc_ln717_342 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_134, i32 3, i32 14"   --->   Operation 3428 'partselect' 'trunc_ln717_342' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3429 [1/3] (2.45ns)   --->   "%mul_ln1171_142 = mul i14 %zext_ln1171_255, i14 16363"   --->   Operation 3429 'mul' 'mul_ln1171_142' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3430 [1/1] (0.00ns)   --->   "%trunc_ln717_349 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_142, i32 3, i32 13"   --->   Operation 3430 'partselect' 'trunc_ln717_349' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3431 [1/1] (0.00ns)   --->   "%zext_ln712_7 = zext i9 %add_ln712_28"   --->   Operation 3431 'zext' 'zext_ln712_7' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3432 [1/1] (1.41ns)   --->   "%add_ln712_29 = add i11 %zext_ln712_7, i11 %zext_ln42_220"   --->   Operation 3432 'add' 'add_ln712_29' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3433 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_36 = add i14 %sext_ln42_62, i14 %zext_ln42_6"   --->   Operation 3433 'add' 'add_ln712_36' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 3434 [1/1] (0.00ns)   --->   "%zext_ln712_11 = zext i12 %add_ln712_38"   --->   Operation 3434 'zext' 'zext_ln712_11' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3435 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_39 = add i14 %zext_ln712_11, i14 %add_ln712_36"   --->   Operation 3435 'add' 'add_ln712_39' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 3436 [1/1] (0.00ns)   --->   "%zext_ln712_14 = zext i10 %add_ln712_45"   --->   Operation 3436 'zext' 'zext_ln712_14' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3437 [1/1] (0.00ns)   --->   "%zext_ln712_15 = zext i9 %add_ln712_46"   --->   Operation 3437 'zext' 'zext_ln712_15' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3438 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_47 = add i11 %zext_ln712_15, i11 %zext_ln42_233"   --->   Operation 3438 'add' 'add_ln712_47' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 3439 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_48 = add i11 %add_ln712_47, i11 %zext_ln712_14"   --->   Operation 3439 'add' 'add_ln712_48' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 3440 [1/1] (0.00ns)   --->   "%zext_ln712_21 = zext i12 %add_ln712_60"   --->   Operation 3440 'zext' 'zext_ln712_21' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3441 [1/1] (0.00ns)   --->   "%zext_ln712_23 = zext i11 %add_ln712_63"   --->   Operation 3441 'zext' 'zext_ln712_23' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3442 [1/1] (1.54ns)   --->   "%add_ln712_64 = add i13 %zext_ln712_23, i13 %zext_ln712_21"   --->   Operation 3442 'add' 'add_ln712_64' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3443 [1/1] (0.00ns)   --->   "%zext_ln712_28 = zext i12 %add_ln712_78"   --->   Operation 3443 'zext' 'zext_ln712_28' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3444 [1/1] (0.00ns)   --->   "%zext_ln712_30 = zext i12 %add_ln712_82"   --->   Operation 3444 'zext' 'zext_ln712_30' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3445 [1/1] (1.54ns)   --->   "%add_ln712_83 = add i13 %zext_ln712_30, i13 %zext_ln712_28"   --->   Operation 3445 'add' 'add_ln712_83' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3446 [1/1] (0.00ns)   --->   "%sext_ln712_31 = sext i15 %add_ln712_92"   --->   Operation 3446 'sext' 'sext_ln712_31' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3447 [1/1] (0.00ns)   --->   "%zext_ln712_37 = zext i14 %add_ln712_101"   --->   Operation 3447 'zext' 'zext_ln712_37' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3448 [1/1] (1.53ns)   --->   "%add_ln712_102 = add i16 %zext_ln712_37, i16 %sext_ln712_31"   --->   Operation 3448 'add' 'add_ln712_102' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3449 [1/1] (0.00ns)   --->   "%sext_ln712_50 = sext i13 %add_ln712_125"   --->   Operation 3449 'sext' 'sext_ln712_50' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3450 [1/1] (0.00ns)   --->   "%sext_ln712_52 = sext i14 %add_ln712_128"   --->   Operation 3450 'sext' 'sext_ln712_52' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3451 [1/1] (1.52ns)   --->   "%add_ln712_129 = add i15 %sext_ln712_52, i15 %sext_ln712_50"   --->   Operation 3451 'add' 'add_ln712_129' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3452 [1/1] (0.00ns)   --->   "%zext_ln712_57 = zext i12 %add_ln712_155"   --->   Operation 3452 'zext' 'zext_ln712_57' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3453 [1/1] (1.54ns)   --->   "%add_ln712_156 = add i14 %zext_ln712_57, i14 %sext_ln42_65"   --->   Operation 3453 'add' 'add_ln712_156' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3454 [1/1] (1.54ns)   --->   "%add_ln712_233 = add i13 %sext_ln1171_119, i13 %sext_ln1171_146"   --->   Operation 3454 'add' 'add_ln712_233' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3455 [1/1] (1.41ns)   --->   "%add_ln712_242 = add i11 %zext_ln42_207, i11 %zext_ln42_238"   --->   Operation 3455 'add' 'add_ln712_242' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3456 [1/1] (0.00ns)   --->   "%zext_ln712_94 = zext i11 %add_ln712_242"   --->   Operation 3456 'zext' 'zext_ln712_94' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3457 [1/1] (0.00ns)   --->   "%sext_ln712_70 = sext i10 %add_ln712_243"   --->   Operation 3457 'sext' 'sext_ln712_70' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3458 [1/1] (1.48ns)   --->   "%add_ln712_244 = add i12 %sext_ln712_70, i12 %zext_ln712_94"   --->   Operation 3458 'add' 'add_ln712_244' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3459 [1/1] (0.00ns)   --->   "%sext_ln712_113 = sext i15 %add_ln712_295"   --->   Operation 3459 'sext' 'sext_ln712_113' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3460 [1/1] (0.00ns)   --->   "%zext_ln712_117 = zext i14 %add_ln712_304"   --->   Operation 3460 'zext' 'zext_ln712_117' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3461 [1/1] (1.53ns)   --->   "%add_ln712_305 = add i16 %zext_ln712_117, i16 %sext_ln712_113"   --->   Operation 3461 'add' 'add_ln712_305' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3462 [1/1] (0.00ns)   --->   "%sext_ln712_117 = sext i14 %add_ln712_311"   --->   Operation 3462 'sext' 'sext_ln712_117' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3463 [1/1] (0.00ns)   --->   "%sext_ln712_119 = sext i15 %add_ln712_317"   --->   Operation 3463 'sext' 'sext_ln712_119' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3464 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_318 = add i16 %sext_ln712_119, i16 %sext_ln712_117"   --->   Operation 3464 'add' 'add_ln712_318' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 3465 [1/1] (0.00ns)   --->   "%zext_ln712_132 = zext i14 %add_ln712_331"   --->   Operation 3465 'zext' 'zext_ln712_132' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3466 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_332 = add i16 %zext_ln712_132, i16 %add_ln712_318"   --->   Operation 3466 'add' 'add_ln712_332' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 3467 [1/1] (0.00ns)   --->   "%sext_ln712_139 = sext i15 %add_ln712_359"   --->   Operation 3467 'sext' 'sext_ln712_139' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3468 [1/1] (0.00ns)   --->   "%zext_ln712_147 = zext i13 %add_ln712_370"   --->   Operation 3468 'zext' 'zext_ln712_147' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3469 [1/1] (1.53ns)   --->   "%add_ln712_371 = add i16 %zext_ln712_147, i16 %sext_ln712_139"   --->   Operation 3469 'add' 'add_ln712_371' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3470 [1/1] (0.00ns)   --->   "%sext_ln712_164 = sext i14 %add_ln712_411"   --->   Operation 3470 'sext' 'sext_ln712_164' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3471 [1/1] (0.00ns)   --->   "%sext_ln712_166 = sext i14 %add_ln712_414"   --->   Operation 3471 'sext' 'sext_ln712_166' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3472 [1/1] (1.52ns)   --->   "%add_ln712_415 = add i15 %sext_ln712_166, i15 %sext_ln712_164"   --->   Operation 3472 'add' 'add_ln712_415' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3473 [1/1] (1.53ns)   --->   "%add_ln712_567 = add i14 %zext_ln42_5, i14 %zext_ln42_13"   --->   Operation 3473 'add' 'add_ln712_567' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 3.13>
ST_32 : Operation 3474 [1/1] (0.00ns)   --->   "%zext_ln42_8 = zext i5 %mult_V_33" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3474 'zext' 'zext_ln42_8' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3475 [1/1] (0.00ns)   --->   "%zext_ln717_29 = zext i11 %mult_V_266"   --->   Operation 3475 'zext' 'zext_ln717_29' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3476 [1/1] (0.00ns)   --->   "%zext_ln42_122 = zext i11 %trunc_ln42_92" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3476 'zext' 'zext_ln42_122' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3477 [1/1] (0.00ns)   --->   "%zext_ln42_211 = zext i10 %trunc_ln42_163" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3477 'zext' 'zext_ln42_211' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3478 [1/1] (0.00ns)   --->   "%sext_ln717_64 = sext i10 %trunc_ln717_333"   --->   Operation 3478 'sext' 'sext_ln717_64' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3479 [1/1] (0.00ns)   --->   "%sext_ln42_67 = sext i13 %mult_V_938" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3479 'sext' 'sext_ln42_67' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3480 [1/1] (0.00ns)   --->   "%zext_ln42_239 = zext i10 %trunc_ln42_180" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3480 'zext' 'zext_ln42_239' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3481 [1/1] (0.00ns)   --->   "%sext_ln1171_156 = sext i12 %trunc_ln717_342"   --->   Operation 3481 'sext' 'sext_ln1171_156' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3482 [1/1] (0.00ns)   --->   "%sext_ln712 = sext i11 %trunc_ln717_349"   --->   Operation 3482 'sext' 'sext_ln712' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3483 [1/1] (0.00ns)   --->   "%zext_ln712_6 = zext i11 %add_ln712_26"   --->   Operation 3483 'zext' 'zext_ln712_6' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3484 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_27 = add i12 %zext_ln712_6, i12 %zext_ln42_122"   --->   Operation 3484 'add' 'add_ln712_27' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 3485 [1/1] (0.00ns)   --->   "%zext_ln712_8 = zext i11 %add_ln712_29"   --->   Operation 3485 'zext' 'zext_ln712_8' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3486 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_30 = add i12 %zext_ln712_8, i12 %add_ln712_27"   --->   Operation 3486 'add' 'add_ln712_30' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 3487 [1/1] (0.00ns)   --->   "%sext_ln712_15 = sext i14 %add_ln712_35"   --->   Operation 3487 'sext' 'sext_ln712_15' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3488 [1/1] (0.00ns)   --->   "%sext_ln712_16 = sext i14 %add_ln712_39"   --->   Operation 3488 'sext' 'sext_ln712_16' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3489 [1/1] (1.52ns)   --->   "%add_ln712_40 = add i15 %sext_ln712_16, i15 %sext_ln712_15"   --->   Operation 3489 'add' 'add_ln712_40' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3490 [1/1] (0.00ns)   --->   "%zext_ln712_12 = zext i12 %add_ln712_41"   --->   Operation 3490 'zext' 'zext_ln712_12' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3491 [1/1] (0.00ns)   --->   "%zext_ln712_13 = zext i12 %add_ln712_43"   --->   Operation 3491 'zext' 'zext_ln712_13' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3492 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_44 = add i13 %zext_ln712_13, i13 %zext_ln712_12"   --->   Operation 3492 'add' 'add_ln712_44' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 3493 [1/1] (0.00ns)   --->   "%zext_ln712_16 = zext i11 %add_ln712_48"   --->   Operation 3493 'zext' 'zext_ln712_16' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3494 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_49 = add i13 %zext_ln712_16, i13 %add_ln712_44"   --->   Operation 3494 'add' 'add_ln712_49' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 3495 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_54 = add i12 %zext_ln42_8, i12 %trunc_ln42_12"   --->   Operation 3495 'add' 'add_ln712_54' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 3496 [1/1] (0.00ns)   --->   "%zext_ln712_18 = zext i10 %add_ln712_55"   --->   Operation 3496 'zext' 'zext_ln712_18' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3497 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_56 = add i12 %zext_ln712_18, i12 %add_ln712_54"   --->   Operation 3497 'add' 'add_ln712_56' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 3498 [1/1] (0.00ns)   --->   "%sext_ln712_26 = sext i15 %add_ln712_74"   --->   Operation 3498 'sext' 'sext_ln712_26' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3499 [1/1] (0.00ns)   --->   "%zext_ln712_31 = zext i13 %add_ln712_83"   --->   Operation 3499 'zext' 'zext_ln712_31' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3500 [1/1] (1.53ns)   --->   "%add_ln712_84 = add i16 %zext_ln712_31, i16 %sext_ln712_26"   --->   Operation 3500 'add' 'add_ln712_84' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3501 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_130 = add i14 %sext_ln42_67, i14 %zext_ln717_29"   --->   Operation 3501 'add' 'add_ln712_130' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 3502 [1/1] (0.00ns)   --->   "%zext_ln712_45 = zext i11 %add_ln712_131"   --->   Operation 3502 'zext' 'zext_ln712_45' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3503 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_132 = add i14 %zext_ln712_45, i14 %add_ln712_130"   --->   Operation 3503 'add' 'add_ln712_132' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 3504 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_146 = add i12 %zext_ln42_239, i12 1152"   --->   Operation 3504 'add' 'add_ln712_146' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 3505 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_147 = add i12 %add_ln712_146, i12 %zext_ln42_211"   --->   Operation 3505 'add' 'add_ln712_147' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 3506 [1/1] (0.00ns)   --->   "%sext_ln712_43 = sext i14 %add_ln712_154"   --->   Operation 3506 'sext' 'sext_ln712_43' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3507 [1/1] (0.00ns)   --->   "%sext_ln712_44 = sext i14 %add_ln712_156"   --->   Operation 3507 'sext' 'sext_ln712_44' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3508 [1/1] (1.52ns)   --->   "%add_ln712_157 = add i15 %sext_ln712_44, i15 %sext_ln712_43"   --->   Operation 3508 'add' 'add_ln712_157' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3509 [1/1] (0.00ns)   --->   "%sext_ln712_57 = sext i12 %add_ln712_169"   --->   Operation 3509 'sext' 'sext_ln712_57' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3510 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_170 = add i13 %sext_ln1171_106, i13 %sext_ln1171_156"   --->   Operation 3510 'add' 'add_ln712_170' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 3511 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_171 = add i13 %add_ln712_170, i13 %sext_ln712_57"   --->   Operation 3511 'add' 'add_ln712_171' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 3512 [1/1] (0.00ns)   --->   "%sext_ln712_87 = sext i13 %add_ln712_233"   --->   Operation 3512 'sext' 'sext_ln712_87' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3513 [1/1] (0.00ns)   --->   "%zext_ln712_91 = zext i12 %add_ln712_235"   --->   Operation 3513 'zext' 'zext_ln712_91' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3514 [1/1] (1.53ns)   --->   "%add_ln712_236 = add i14 %zext_ln712_91, i14 %sext_ln712_87"   --->   Operation 3514 'add' 'add_ln712_236' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3515 [1/1] (0.00ns)   --->   "%zext_ln712_93 = zext i12 %add_ln712_241"   --->   Operation 3515 'zext' 'zext_ln712_93' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3516 [1/1] (0.00ns)   --->   "%sext_ln712_71 = sext i12 %add_ln712_244"   --->   Operation 3516 'sext' 'sext_ln712_71' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3517 [1/1] (1.54ns)   --->   "%add_ln712_245 = add i14 %sext_ln712_71, i14 %zext_ln712_93"   --->   Operation 3517 'add' 'add_ln712_245' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3518 [1/1] (0.00ns)   --->   "%sext_ln712_167 = sext i15 %add_ln712_415"   --->   Operation 3518 'sext' 'sext_ln712_167' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3519 [1/1] (0.00ns)   --->   "%sext_ln712_125 = sext i14 %add_ln712_422"   --->   Operation 3519 'sext' 'sext_ln712_125' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3520 [1/1] (1.53ns)   --->   "%add_ln712_423 = add i16 %sext_ln712_125, i16 %sext_ln712_167"   --->   Operation 3520 'add' 'add_ln712_423' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3521 [1/1] (1.48ns)   --->   "%add_ln712_566 = add i12 %sext_ln717_64, i12 %sext_ln712"   --->   Operation 3521 'add' 'add_ln712_566' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 3.18>
ST_33 : Operation 3522 [1/1] (0.00ns)   --->   "%sext_ln712_10 = sext i13 %add_ln712_25"   --->   Operation 3522 'sext' 'sext_ln712_10' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3523 [1/1] (0.00ns)   --->   "%zext_ln712_9 = zext i12 %add_ln712_30"   --->   Operation 3523 'zext' 'zext_ln712_9' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3524 [1/1] (1.53ns)   --->   "%add_ln712_31 = add i14 %zext_ln712_9, i14 %sext_ln712_10"   --->   Operation 3524 'add' 'add_ln712_31' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3525 [1/1] (0.00ns)   --->   "%sext_ln712_17 = sext i15 %add_ln712_40"   --->   Operation 3525 'sext' 'sext_ln712_17' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3526 [1/1] (0.00ns)   --->   "%zext_ln712_17 = zext i13 %add_ln712_49"   --->   Operation 3526 'zext' 'zext_ln712_17' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3527 [1/1] (1.53ns)   --->   "%add_ln712_50 = add i16 %zext_ln712_17, i16 %sext_ln712_17"   --->   Operation 3527 'add' 'add_ln712_50' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3528 [1/1] (0.00ns)   --->   "%sext_ln712_14 = sext i14 %add_ln712_53"   --->   Operation 3528 'sext' 'sext_ln712_14' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3529 [1/1] (0.00ns)   --->   "%zext_ln712_19 = zext i12 %add_ln712_56"   --->   Operation 3529 'zext' 'zext_ln712_19' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3530 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_57 = add i15 %zext_ln712_19, i15 %sext_ln712_14"   --->   Operation 3530 'add' 'add_ln712_57' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 3531 [1/1] (0.00ns)   --->   "%zext_ln712_24 = zext i13 %add_ln712_64"   --->   Operation 3531 'zext' 'zext_ln712_24' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3532 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_65 = add i15 %zext_ln712_24, i15 %add_ln712_57"   --->   Operation 3532 'add' 'add_ln712_65' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 3533 [1/1] (0.00ns)   --->   "%sext_ln712_38 = sext i14 %add_ln712_132"   --->   Operation 3533 'sext' 'sext_ln712_38' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3534 [1/1] (0.00ns)   --->   "%zext_ln712_48 = zext i12 %add_ln712_136"   --->   Operation 3534 'zext' 'zext_ln712_48' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3535 [1/1] (1.52ns)   --->   "%add_ln712_137 = add i15 %zext_ln712_48, i15 %sext_ln712_38"   --->   Operation 3535 'add' 'add_ln712_137' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3536 [1/1] (0.00ns)   --->   "%zext_ln712_53 = zext i12 %add_ln712_145"   --->   Operation 3536 'zext' 'zext_ln712_53' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3537 [1/1] (0.00ns)   --->   "%zext_ln712_54 = zext i12 %add_ln712_147"   --->   Operation 3537 'zext' 'zext_ln712_54' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3538 [1/1] (1.54ns)   --->   "%add_ln712_148 = add i13 %zext_ln712_54, i13 %zext_ln712_53"   --->   Operation 3538 'add' 'add_ln712_148' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3539 [1/1] (0.00ns)   --->   "%sext_ln712_56 = sext i15 %add_ln712_153"   --->   Operation 3539 'sext' 'sext_ln712_56' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3540 [1/1] (0.00ns)   --->   "%sext_ln712_45 = sext i15 %add_ln712_157"   --->   Operation 3540 'sext' 'sext_ln712_45' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3541 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_158 = add i16 %sext_ln712_45, i16 %sext_ln712_56"   --->   Operation 3541 'add' 'add_ln712_158' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 3542 [1/1] (0.00ns)   --->   "%sext_ln712_48 = sext i14 %add_ln712_167"   --->   Operation 3542 'sext' 'sext_ln712_48' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3543 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_168 = add i16 %sext_ln712_48, i16 %add_ln712_158"   --->   Operation 3543 'add' 'add_ln712_168' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 3544 [1/1] (0.00ns)   --->   "%sext_ln712_58 = sext i13 %add_ln712_171"   --->   Operation 3544 'sext' 'sext_ln712_58' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3545 [1/1] (0.00ns)   --->   "%zext_ln712_63 = zext i11 %add_ln712_174"   --->   Operation 3545 'zext' 'zext_ln712_63' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3546 [1/1] (1.53ns)   --->   "%add_ln712_175 = add i14 %zext_ln712_63, i14 %sext_ln712_58"   --->   Operation 3546 'add' 'add_ln712_175' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3547 [1/1] (0.00ns)   --->   "%sext_ln712_86 = sext i13 %add_ln712_232"   --->   Operation 3547 'sext' 'sext_ln712_86' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3548 [1/1] (0.00ns)   --->   "%sext_ln712_88 = sext i14 %add_ln712_236"   --->   Operation 3548 'sext' 'sext_ln712_88' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3549 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_237 = add i15 %sext_ln712_88, i15 %sext_ln712_86"   --->   Operation 3549 'add' 'add_ln712_237' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 3550 [1/1] (0.00ns)   --->   "%sext_ln712_89 = sext i14 %add_ln712_245"   --->   Operation 3550 'sext' 'sext_ln712_89' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3551 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_246 = add i15 %sext_ln712_89, i15 %add_ln712_237"   --->   Operation 3551 'add' 'add_ln712_246' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 3552 [1/1] (0.00ns)   --->   "%sext_ln712_223 = sext i13 %add_ln712_565"   --->   Operation 3552 'sext' 'sext_ln712_223' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3553 [1/1] (0.00ns)   --->   "%sext_ln712_224 = sext i12 %add_ln712_566"   --->   Operation 3553 'sext' 'sext_ln712_224' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3554 [1/1] (0.00ns)   --->   "%zext_ln712_206 = zext i14 %add_ln712_567"   --->   Operation 3554 'zext' 'zext_ln712_206' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3555 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_568 = add i15 %zext_ln712_206, i15 %sext_ln712_224"   --->   Operation 3555 'add' 'add_ln712_568' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 3556 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_569 = add i15 %add_ln712_568, i15 %sext_ln712_223"   --->   Operation 3556 'add' 'add_ln712_569' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 34 <SV = 33> <Delay = 3.18>
ST_34 : Operation 3557 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 100, i32 0, i32 0, i32 0, void @empty_1"   --->   Operation 3557 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3558 [1/1] (0.00ns)   --->   "%specresourcelimit_ln31 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 7, void @empty_2, void @empty_1, void @empty_1, void @empty_1" [firmware/nnet_utils/nnet_dense_latency.h:31]   --->   Operation 3558 'specresourcelimit' 'specresourcelimit_ln31' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3559 [1/1] (0.00ns)   --->   "%sext_ln712_11 = sext i14 %add_ln712_31"   --->   Operation 3559 'sext' 'sext_ln712_11' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3560 [1/1] (0.00ns)   --->   "%sext_ln712_20 = sext i15 %add_ln712_65"   --->   Operation 3560 'sext' 'sext_ln712_20' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3561 [1/1] (0.00ns)   --->   "%sext_ln712_53 = sext i15 %add_ln712_129"   --->   Operation 3561 'sext' 'sext_ln712_53' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3562 [1/1] (0.00ns)   --->   "%sext_ln712_39 = sext i15 %add_ln712_137"   --->   Operation 3562 'sext' 'sext_ln712_39' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3563 [1/1] (1.53ns)   --->   "%add_ln712_138 = add i16 %sext_ln712_39, i16 %sext_ln712_53"   --->   Operation 3563 'add' 'add_ln712_138' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3564 [1/1] (0.00ns)   --->   "%zext_ln712_52 = zext i13 %add_ln712_143"   --->   Operation 3564 'zext' 'zext_ln712_52' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3565 [1/1] (0.00ns)   --->   "%zext_ln712_55 = zext i13 %add_ln712_148"   --->   Operation 3565 'zext' 'zext_ln712_55' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3566 [1/1] (1.53ns)   --->   "%add_ln712_149 = add i14 %zext_ln712_55, i14 %zext_ln712_52"   --->   Operation 3566 'add' 'add_ln712_149' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3567 [1/1] (0.00ns)   --->   "%zext_ln712_56 = zext i14 %add_ln712_149"   --->   Operation 3567 'zext' 'zext_ln712_56' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3568 [1/1] (0.00ns)   --->   "%sext_ln712_59 = sext i14 %add_ln712_175"   --->   Operation 3568 'sext' 'sext_ln712_59' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3569 [1/1] (0.00ns)   --->   "%zext_ln712_71 = zext i13 %add_ln712_183"   --->   Operation 3569 'zext' 'zext_ln712_71' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3570 [1/1] (1.52ns)   --->   "%add_ln712_184 = add i15 %zext_ln712_71, i15 %sext_ln712_59"   --->   Operation 3570 'add' 'add_ln712_184' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3571 [1/1] (0.00ns)   --->   "%sext_ln712_60 = sext i15 %add_ln712_184"   --->   Operation 3571 'sext' 'sext_ln712_60' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3572 [1/1] (0.00ns)   --->   "%sext_ln712_90 = sext i15 %add_ln712_246"   --->   Operation 3572 'sext' 'sext_ln712_90' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3573 [1/1] (0.00ns)   --->   "%sext_ln712_130 = sext i15 %add_ln712_349"   --->   Operation 3573 'sext' 'sext_ln712_130' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3574 [1/1] (0.00ns)   --->   "%sext_ln712_111 = sext i15 %add_ln712_381"   --->   Operation 3574 'sext' 'sext_ln712_111' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3575 [1/1] (0.00ns)   --->   "%sext_ln712_180 = sext i14 %add_ln712_563"   --->   Operation 3575 'sext' 'sext_ln712_180' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3576 [1/1] (0.00ns)   --->   "%sext_ln712_225 = sext i15 %add_ln712_569"   --->   Operation 3576 'sext' 'sext_ln712_225' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3577 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_570 = add i16 %sext_ln712_225, i16 %sext_ln712_180"   --->   Operation 3577 'add' 'add_ln712_570' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 3578 [1/1] (0.00ns)   --->   "%sext_ln712_187 = sext i15 %add_ln712_582"   --->   Operation 3578 'sext' 'sext_ln712_187' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3579 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_583 = add i16 %sext_ln712_187, i16 %add_ln712_570"   --->   Operation 3579 'add' 'add_ln712_583' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 3580 [1/1] (0.00ns)   --->   "%newret = insertvalue i480 <undef>, i16 %sext_ln712_60"   --->   Operation 3580 'insertvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3581 [1/1] (0.00ns)   --->   "%newret2 = insertvalue i480 %newret, i16 %sext_ln712_20"   --->   Operation 3581 'insertvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3582 [1/1] (0.00ns)   --->   "%newret4 = insertvalue i480 %newret2, i16 %add_ln712_204"   --->   Operation 3582 'insertvalue' 'newret4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3583 [1/1] (0.00ns)   --->   "%newret6 = insertvalue i480 %newret4, i16 %add_ln712_84"   --->   Operation 3583 'insertvalue' 'newret6' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3584 [1/1] (0.00ns)   --->   "%newret8 = insertvalue i480 %newret6, i16 %add_ln712_102"   --->   Operation 3584 'insertvalue' 'newret8' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3585 [1/1] (0.00ns)   --->   "%newret10 = insertvalue i480 %newret8, i16 %add_ln712_229"   --->   Operation 3585 'insertvalue' 'newret10' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3586 [1/1] (0.00ns)   --->   "%newret12 = insertvalue i480 %newret10, i16 %sext_ln712_90"   --->   Operation 3586 'insertvalue' 'newret12' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3587 [1/1] (0.00ns)   --->   "%newret14 = insertvalue i480 %newret12, i16 %add_ln712_266"   --->   Operation 3587 'insertvalue' 'newret14' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3588 [1/1] (0.00ns)   --->   "%newret16 = insertvalue i480 %newret14, i16 %add_ln712_122"   --->   Operation 3588 'insertvalue' 'newret16' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3589 [1/1] (0.00ns)   --->   "%newret18 = insertvalue i480 %newret16, i16 %add_ln712_472"   --->   Operation 3589 'insertvalue' 'newret18' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3590 [1/1] (0.00ns)   --->   "%newret20 = insertvalue i480 %newret18, i16 %add_ln712_138"   --->   Operation 3590 'insertvalue' 'newret20' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3591 [1/1] (0.00ns)   --->   "%newret22 = insertvalue i480 %newret20, i16 %add_ln712_286"   --->   Operation 3591 'insertvalue' 'newret22' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3592 [1/1] (0.00ns)   --->   "%newret24 = insertvalue i480 %newret22, i16 %add_ln712_305"   --->   Operation 3592 'insertvalue' 'newret24' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3593 [1/1] (0.00ns)   --->   "%newret26 = insertvalue i480 %newret24, i16 %add_ln712_492"   --->   Operation 3593 'insertvalue' 'newret26' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3594 [1/1] (0.00ns)   --->   "%newret28 = insertvalue i480 %newret26, i16 %add_ln712_20"   --->   Operation 3594 'insertvalue' 'newret28' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3595 [1/1] (0.00ns)   --->   "%newret30 = insertvalue i480 %newret28, i16 %zext_ln712_56"   --->   Operation 3595 'insertvalue' 'newret30' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3596 [1/1] (0.00ns)   --->   "%newret32 = insertvalue i480 %newret30, i16 %add_ln712_332"   --->   Operation 3596 'insertvalue' 'newret32' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3597 [1/1] (0.00ns)   --->   "%newret34 = insertvalue i480 %newret32, i16 %sext_ln712_130"   --->   Operation 3597 'insertvalue' 'newret34' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3598 [1/1] (0.00ns)   --->   "%newret36 = insertvalue i480 %newret34, i16 %add_ln712_514"   --->   Operation 3598 'insertvalue' 'newret36' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3599 [1/1] (0.00ns)   --->   "%newret38 = insertvalue i480 %newret36, i16 %add_ln712_536"   --->   Operation 3599 'insertvalue' 'newret38' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3600 [1/1] (0.00ns)   --->   "%newret40 = insertvalue i480 %newret38, i16 %sext_ln712_11"   --->   Operation 3600 'insertvalue' 'newret40' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3601 [1/1] (0.00ns)   --->   "%newret42 = insertvalue i480 %newret40, i16 %add_ln712_168"   --->   Operation 3601 'insertvalue' 'newret42' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3602 [1/1] (0.00ns)   --->   "%newret44 = insertvalue i480 %newret42, i16 %add_ln712_558"   --->   Operation 3602 'insertvalue' 'newret44' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3603 [1/1] (0.00ns)   --->   "%newret45 = insertvalue i480 %newret44, i16 %add_ln712_371"   --->   Operation 3603 'insertvalue' 'newret45' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3604 [1/1] (0.00ns)   --->   "%newret46 = insertvalue i480 %newret45, i16 %add_ln712_583"   --->   Operation 3604 'insertvalue' 'newret46' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3605 [1/1] (0.00ns)   --->   "%newret47 = insertvalue i480 %newret46, i16 %sext_ln712_111"   --->   Operation 3605 'insertvalue' 'newret47' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3606 [1/1] (0.00ns)   --->   "%newret48 = insertvalue i480 %newret47, i16 %add_ln712_408"   --->   Operation 3606 'insertvalue' 'newret48' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3607 [1/1] (0.00ns)   --->   "%newret49 = insertvalue i480 %newret48, i16 %add_ln712_50"   --->   Operation 3607 'insertvalue' 'newret49' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3608 [1/1] (0.00ns)   --->   "%newret50 = insertvalue i480 %newret49, i16 %add_ln712_423"   --->   Operation 3608 'insertvalue' 'newret50' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3609 [1/1] (0.00ns)   --->   "%newret51 = insertvalue i480 %newret50, i16 %add_ln712_446"   --->   Operation 3609 'insertvalue' 'newret51' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3610 [1/1] (0.00ns)   --->   "%ret_ln712 = ret i480 %newret51"   --->   Operation 3610 'ret' 'ret_ln712' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.416ns.

 <State 1>: 2.46ns
The critical path consists of the following:
	wire read operation ('p_read_119') on port 'p_read4' [60]  (0 ns)
	'mul' operation ('mul_ln1171_22') [373]  (2.46 ns)

 <State 2>: 2.46ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_22') [373]  (2.46 ns)

 <State 3>: 2.46ns
The critical path consists of the following:
	wire read operation ('p_read470') on port 'p_read' [64]  (0 ns)
	'mul' operation ('mul_ln1171_1') [95]  (2.46 ns)

 <State 4>: 2.46ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_1') [95]  (2.46 ns)

 <State 5>: 2.62ns
The critical path consists of the following:
	wire read operation ('p_read_120') on port 'p_read3' [61]  (0 ns)
	'add' operation ('add_ln712_547') [3109]  (1.32 ns)
	'add' operation ('add_ln712_548') [3111]  (1.31 ns)

 <State 6>: 2.46ns
The critical path consists of the following:
	'mul' operation ('mul_ln717_2') [220]  (2.46 ns)

 <State 7>: 2.46ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_18') [331]  (2.46 ns)

 <State 8>: 2.46ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_27') [428]  (2.46 ns)

 <State 9>: 2.46ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_34') [534]  (2.46 ns)

 <State 10>: 2.46ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_43') [648]  (2.46 ns)

 <State 11>: 2.9ns
The critical path consists of the following:
	'add' operation ('add_ln712_435') [2915]  (1.42 ns)
	'add' operation ('add_ln712_436') [2917]  (1.48 ns)

 <State 12>: 2.46ns
The critical path consists of the following:
	'mul' operation ('mul_ln717_27') [902]  (2.46 ns)

 <State 13>: 2.46ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_61') [1002]  (2.46 ns)

 <State 14>: 3.08ns
The critical path consists of the following:
	'add' operation ('add_ln712_574') [3154]  (3.08 ns)

 <State 15>: 3.1ns
The critical path consists of the following:
	'add' operation ('add_ln712_542') [3100]  (3.1 ns)

 <State 16>: 2.46ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_88') [1427]  (2.46 ns)

 <State 17>: 2.46ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_97') [1528]  (2.46 ns)

 <State 18>: 2.46ns
The critical path consists of the following:
	'mul' operation ('mul_ln717_44') [1670]  (2.46 ns)

 <State 19>: 3.08ns
The critical path consists of the following:
	'add' operation ('add_ln712_240') [2565]  (0 ns)
	'add' operation ('add_ln712_241') [2566]  (3.08 ns)

 <State 20>: 3.1ns
The critical path consists of the following:
	'add' operation ('add_ln712_34') [2204]  (3.1 ns)

 <State 21>: 3.1ns
The critical path consists of the following:
	'add' operation ('add_ln712_108') [2330]  (0 ns)
	'add' operation ('add_ln712_109') [2331]  (3.1 ns)

 <State 22>: 3.13ns
The critical path consists of the following:
	'add' operation ('add_ln712_66') [2259]  (0 ns)
	'add' operation ('add_ln712_69') [2264]  (3.13 ns)

 <State 23>: 3.16ns
The critical path consists of the following:
	'add' operation ('add_ln712_17') [2177]  (0 ns)
	'add' operation ('add_ln712_18') [2178]  (3.16 ns)

 <State 24>: 3.13ns
The critical path consists of the following:
	'add' operation ('add_ln712_167') [2431]  (3.13 ns)

 <State 25>: 3.13ns
The critical path consists of the following:
	'add' operation ('add_ln712_448') [2938]  (0 ns)
	'add' operation ('add_ln712_451') [2943]  (3.13 ns)

 <State 26>: 3.16ns
The critical path consists of the following:
	'add' operation ('add_ln712_279') [2636]  (0 ns)
	'add' operation ('add_ln712_285') [2647]  (3.16 ns)

 <State 27>: 3.13ns
The critical path consists of the following:
	'add' operation ('add_ln712_372') [2800]  (0 ns)
	'add' operation ('add_ln712_375') [2805]  (3.13 ns)

 <State 28>: 3.13ns
The critical path consists of the following:
	'add' operation ('add_ln712_13') [2170]  (0 ns)
	'add' operation ('add_ln712_14') [2171]  (3.13 ns)

 <State 29>: 3.19ns
The critical path consists of the following:
	'add' operation ('add_ln712_20') [2181]  (3.19 ns)

 <State 30>: 3.16ns
The critical path consists of the following:
	'add' operation ('add_ln712_92') [2302]  (3.16 ns)

 <State 31>: 3.19ns
The critical path consists of the following:
	'add' operation ('add_ln712_318') [2703]  (0 ns)
	'add' operation ('add_ln712_332') [2729]  (3.19 ns)

 <State 32>: 3.13ns
The critical path consists of the following:
	'add' operation ('add_ln712_130') [2368]  (0 ns)
	'add' operation ('add_ln712_132') [2371]  (3.13 ns)

 <State 33>: 3.19ns
The critical path consists of the following:
	'add' operation ('add_ln712_158') [2417]  (0 ns)
	'add' operation ('add_ln712_168') [2433]  (3.19 ns)

 <State 34>: 3.19ns
The critical path consists of the following:
	'add' operation ('add_ln712_570') [3149]  (0 ns)
	'add' operation ('add_ln712_583') [3172]  (3.19 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
