Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date             : Wed Apr 25 14:59:53 2018
| Host             : atishya-HP-Pavilion-Notebook running 64-bit Ubuntu 16.04.4 LTS
| Command          : report_power -file mainBus_power_routed.rpt -pb mainBus_power_summary_routed.pb -rpx mainBus_power_routed.rpx
| Design           : mainBus
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.119 |
| Dynamic (W)              | 0.047 |
| Device Static (W)        | 0.072 |
| Effective TJA (C/W)      | 5.0   |
| Max Ambient (C)          | 84.4  |
| Junction Temperature (C) | 25.6  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.004 |        3 |       --- |             --- |
| Slice Logic    |     0.010 |     3598 |       --- |             --- |
|   LUT as Logic |     0.010 |     2008 |     20800 |            9.65 |
|   CARRY4       |    <0.001 |      131 |      8150 |            1.61 |
|   F7/F8 Muxes  |    <0.001 |      200 |     32600 |            0.61 |
|   Register     |    <0.001 |     1040 |     41600 |            2.50 |
|   BUFG         |    <0.001 |        8 |        32 |           25.00 |
|   Others       |     0.000 |       38 |       --- |             --- |
| Signals        |     0.012 |     2974 |       --- |             --- |
| Block RAM      |     0.003 |        2 |        50 |            4.00 |
| DSPs           |     0.002 |        3 |        90 |            3.33 |
| I/O            |     0.015 |       48 |       106 |           45.28 |
| Static Power   |     0.072 |          |           |                 |
| Total          |     0.119 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.041 |       0.032 |      0.010 |
| Vccaux    |       1.800 |     0.013 |       0.001 |      0.013 |
| Vcco33    |       3.300 |     0.005 |       0.004 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | clk    |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------+-----------+
| Name                                                                  | Power (W) |
+-----------------------------------------------------------------------+-----------+
| mainBus                                                               |     0.047 |
|   MasterInterfaceSwitch                                               |    <0.001 |
|   MemorySlave                                                         |     0.005 |
|     Memory                                                            |     0.004 |
|       BRAM                                                            |     0.004 |
|         BRAM_i                                                        |     0.004 |
|           blk_mem_gen_0                                               |     0.004 |
|             U0                                                        |     0.004 |
|               inst_blk_mem_gen                                        |     0.004 |
|                 gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen |     0.004 |
|                   valid.cstr                                          |     0.004 |
|                     ramloop[0].ram.r                                  |     0.002 |
|                       prim_init.ram                                   |     0.002 |
|                     ramloop[1].ram.r                                  |     0.002 |
|                       prim_init.ram                                   |     0.002 |
|   ProcessorMaster                                                     |     0.016 |
|     Processor                                                         |     0.016 |
|       CONTROL                                                         |     0.003 |
|         CONTROL                                                       |    <0.001 |
|         FSM                                                           |    <0.001 |
|         OPCODESET                                                     |     0.002 |
|       Data                                                            |     0.013 |
|         ALU_unit                                                      |    <0.001 |
|         Mul                                                           |     0.002 |
|         RFile                                                         |     0.003 |
|   SSDSLave                                                            |     0.001 |
|     Displaying                                                        |    <0.001 |
|   SlaveInterfaceLed                                                   |    <0.001 |
+-----------------------------------------------------------------------+-----------+


