/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [14:0] celloutsig_0_1z;
  reg [3:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [8:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [11:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [10:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[83] ? in_data[5] : in_data[46];
  assign celloutsig_1_4z = !(celloutsig_1_2z ? celloutsig_1_3z : celloutsig_1_2z);
  assign celloutsig_1_13z = !(celloutsig_1_2z ? celloutsig_1_10z : celloutsig_1_5z);
  assign celloutsig_1_2z = ~((in_data[180] | celloutsig_1_1z[8]) & celloutsig_1_1z[10]);
  assign celloutsig_1_8z = ~((in_data[150] | in_data[151]) & celloutsig_1_0z);
  assign celloutsig_0_3z = ~((in_data[37] | in_data[7]) & (celloutsig_0_0z | celloutsig_0_1z[3]));
  assign celloutsig_1_19z = ~((celloutsig_1_12z[7] | celloutsig_1_16z) & (celloutsig_1_18z | celloutsig_1_7z));
  assign celloutsig_1_12z = { celloutsig_1_1z[8:1], celloutsig_1_1z[1] } + { celloutsig_1_1z[10:5], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_9z };
  assign celloutsig_1_10z = { in_data[113:108], celloutsig_1_9z } && { celloutsig_1_1z[2], celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_1_3z = ! in_data[120:114];
  assign celloutsig_1_15z = ! celloutsig_1_14z[11:2];
  assign celloutsig_1_11z = { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_2z } || { celloutsig_1_6z[3:2], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_16z = { celloutsig_1_12z[5:2], celloutsig_1_1z[10:1], celloutsig_1_1z[1] } || { in_data[136:134], celloutsig_1_13z, celloutsig_1_1z[10:1], celloutsig_1_1z[1] };
  assign celloutsig_0_5z = { celloutsig_0_2z, celloutsig_0_4z } < { celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_1z[10:1] = celloutsig_1_0z ? { in_data[111:103], 1'h1 } : { in_data[143:136], 2'h0 };
  assign celloutsig_0_4z = { celloutsig_0_1z[7:1], celloutsig_0_0z } != { celloutsig_0_2z[3], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_18z = { celloutsig_1_12z[5:2], celloutsig_1_10z, celloutsig_1_16z, celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_15z } != { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_16z, celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_16z, celloutsig_1_5z, celloutsig_1_11z };
  assign celloutsig_1_0z = in_data[142:135] !== in_data[123:116];
  assign celloutsig_1_7z = | { in_data[135:107], celloutsig_1_3z };
  assign celloutsig_0_6z = ~^ { celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_1_5z = ~^ { celloutsig_1_1z[10:1], celloutsig_1_1z[1], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_9z = ~^ celloutsig_1_1z[3:1];
  assign celloutsig_1_6z = in_data[137:134] >> { celloutsig_1_1z[10:9], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_14z = { in_data[179:171], celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_11z } >> { celloutsig_1_12z[7:0], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_7z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_1z = 15'h0000;
    else if (clkin_data[32]) celloutsig_0_1z = { in_data[79:66], celloutsig_0_0z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_2z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_2z = { in_data[59:57], celloutsig_0_0z };
  assign celloutsig_1_1z[0] = celloutsig_1_1z[1];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_5z, celloutsig_0_6z };
endmodule
