

================================================================
== Vitis HLS Report for 'aes_addRoundKey_1'
================================================================
* Date:           Mon Oct  6 15:08:39 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.278 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  30.000 ns|  30.000 ns|    4|    4|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|   35089|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     166|    -|
|Register         |        -|     -|    1692|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    1692|   35255|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2060|  2800|  607200|  303600|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      11|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+------+------------+------------+
    |      Variable Name      | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+------+------------+------------+
    |add_ln114_10_fu_547_p2   |         +|   0|  0|    15|           8|           6|
    |add_ln114_11_fu_581_p2   |         +|   0|  0|    15|           8|           6|
    |add_ln114_12_fu_379_p2   |         +|   0|  0|    15|           8|           5|
    |add_ln114_13_fu_622_p2   |         +|   0|  0|    15|           8|           5|
    |add_ln114_14_fu_672_p2   |         +|   0|  0|    15|           8|           4|
    |add_ln114_1_fu_211_p2    |         +|   0|  0|    15|           8|           7|
    |add_ln114_2_fu_409_p2    |         +|   0|  0|    15|           8|           7|
    |add_ln114_3_fu_443_p2    |         +|   0|  0|    15|           8|           7|
    |add_ln114_4_fu_247_p2    |         +|   0|  0|    15|           8|           7|
    |add_ln114_5_fu_277_p2    |         +|   0|  0|    15|           8|           7|
    |add_ln114_6_fu_491_p2    |         +|   0|  0|    15|           8|           7|
    |add_ln114_7_fu_519_p2    |         +|   0|  0|    15|           8|           7|
    |add_ln114_8_fu_307_p2    |         +|   0|  0|    15|           8|           6|
    |add_ln114_9_fu_343_p2    |         +|   0|  0|    15|           8|           6|
    |add_ln114_fu_175_p2      |         +|   0|  0|    15|           8|           7|
    |lshr_ln114_10_fu_556_p2  |      lshr|   0|  0|  2171|         768|         768|
    |lshr_ln114_11_fu_590_p2  |      lshr|   0|  0|  2171|         768|         768|
    |lshr_ln114_12_fu_389_p2  |      lshr|   0|  0|  2171|         768|         768|
    |lshr_ln114_13_fu_631_p2  |      lshr|   0|  0|  2171|         768|         768|
    |lshr_ln114_14_fu_681_p2  |      lshr|   0|  0|  2171|         768|         768|
    |lshr_ln114_15_fu_711_p2  |      lshr|   0|  0|  2171|         768|         768|
    |lshr_ln114_1_fu_221_p2   |      lshr|   0|  0|  2171|         768|         768|
    |lshr_ln114_2_fu_418_p2   |      lshr|   0|  0|  2171|         768|         768|
    |lshr_ln114_3_fu_452_p2   |      lshr|   0|  0|  2171|         768|         768|
    |lshr_ln114_4_fu_257_p2   |      lshr|   0|  0|  2171|         768|         768|
    |lshr_ln114_5_fu_287_p2   |      lshr|   0|  0|  2171|         768|         768|
    |lshr_ln114_6_fu_500_p2   |      lshr|   0|  0|  2171|         768|         768|
    |lshr_ln114_7_fu_528_p2   |      lshr|   0|  0|  2171|         768|         768|
    |lshr_ln114_8_fu_317_p2   |      lshr|   0|  0|  2171|         768|         768|
    |lshr_ln114_9_fu_353_p2   |      lshr|   0|  0|  2171|         768|         768|
    |lshr_ln114_fu_185_p2     |      lshr|   0|  0|  2171|         768|         768|
    |xor_ln114_10_fu_575_p2   |       xor|   0|  0|     8|           8|           8|
    |xor_ln114_11_fu_609_p2   |       xor|   0|  0|     8|           8|           8|
    |xor_ln114_12_fu_403_p2   |       xor|   0|  0|     8|           8|           8|
    |xor_ln114_13_fu_644_p2   |       xor|   0|  0|     8|           8|           8|
    |xor_ln114_14_fu_694_p2   |       xor|   0|  0|     8|           8|           8|
    |xor_ln114_15_fu_723_p2   |       xor|   0|  0|     8|           8|           8|
    |xor_ln114_1_fu_241_p2    |       xor|   0|  0|     8|           8|           8|
    |xor_ln114_2_fu_437_p2    |       xor|   0|  0|     8|           8|           8|
    |xor_ln114_3_fu_471_p2    |       xor|   0|  0|     8|           8|           8|
    |xor_ln114_4_fu_271_p2    |       xor|   0|  0|     8|           8|           8|
    |xor_ln114_5_fu_301_p2    |       xor|   0|  0|     8|           8|           8|
    |xor_ln114_6_fu_513_p2    |       xor|   0|  0|     8|           8|           8|
    |xor_ln114_7_fu_541_p2    |       xor|   0|  0|     8|           8|           8|
    |xor_ln114_8_fu_337_p2    |       xor|   0|  0|     8|           8|           8|
    |xor_ln114_9_fu_373_p2    |       xor|   0|  0|     8|           8|           8|
    |xor_ln114_fu_205_p2      |       xor|   0|  0|     8|           8|           8|
    +-------------------------+----------+----+---+------+------------+------------+
    |Total                    |          |   0|  0| 35089|       12536|       12510|
    +-------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  21|          5|    1|          5|
    |buf_0_address0  |  21|          5|    2|         10|
    |buf_0_address1  |  21|          5|    2|         10|
    |buf_0_d0        |  13|          3|   16|         48|
    |buf_0_d1        |  13|          3|   16|         48|
    |buf_1_address0  |  21|          5|    2|         10|
    |buf_1_address1  |  21|          5|    2|         10|
    |buf_1_d0        |  13|          3|   16|         48|
    |buf_1_d1        |  13|          3|   16|         48|
    |reg_170         |   9|          2|   16|         32|
    +----------------+----+-----------+-----+-----------+
    |Total           | 166|         39|   89|        269|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+-----+----+-----+-----------+
    |          Name         |  FF | LUT| Bits| Const Bits|
    +-----------------------+-----+----+-----+-----------+
    |ap_CS_fsm              |    4|   0|    4|          0|
    |ap_port_reg_key_idx    |    8|   0|    8|          0|
    |ap_port_reg_p_read     |  768|   0|  768|          0|
    |buf_0_load_11_reg_863  |   16|   0|   16|          0|
    |key_idx_read_reg_757   |    8|   0|    8|          0|
    |p_read_1_reg_770       |  768|   0|  768|          0|
    |reg_170                |   16|   0|   16|          0|
    |xor_ln114_10_reg_858   |    8|   0|    8|          0|
    |xor_ln114_11_reg_868   |    8|   0|    8|          0|
    |xor_ln114_12_reg_833   |    8|   0|    8|          0|
    |xor_ln114_1_reg_788    |    8|   0|    8|          0|
    |xor_ln114_2_reg_838    |    8|   0|    8|          0|
    |xor_ln114_3_reg_843    |    8|   0|    8|          0|
    |xor_ln114_4_reg_803    |    8|   0|    8|          0|
    |xor_ln114_5_reg_808    |    8|   0|    8|          0|
    |xor_ln114_6_reg_848    |    8|   0|    8|          0|
    |xor_ln114_7_reg_853    |    8|   0|    8|          0|
    |xor_ln114_8_reg_813    |    8|   0|    8|          0|
    |xor_ln114_9_reg_818    |    8|   0|    8|          0|
    |xor_ln114_reg_783      |    8|   0|    8|          0|
    +-----------------------+-----+----+-----+-----------+
    |Total                  | 1692|   0| 1692|          0|
    +-----------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------+-----+-----+------------+-------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  aes_addRoundKey.1|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  aes_addRoundKey.1|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  aes_addRoundKey.1|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  aes_addRoundKey.1|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  aes_addRoundKey.1|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  aes_addRoundKey.1|  return value|
|ap_ce           |   in|    1|  ap_ctrl_hs|  aes_addRoundKey.1|  return value|
|buf_0_address0  |  out|    2|   ap_memory|              buf_0|         array|
|buf_0_ce0       |  out|    1|   ap_memory|              buf_0|         array|
|buf_0_we0       |  out|    1|   ap_memory|              buf_0|         array|
|buf_0_d0        |  out|   16|   ap_memory|              buf_0|         array|
|buf_0_q0        |   in|   16|   ap_memory|              buf_0|         array|
|buf_0_address1  |  out|    2|   ap_memory|              buf_0|         array|
|buf_0_ce1       |  out|    1|   ap_memory|              buf_0|         array|
|buf_0_we1       |  out|    1|   ap_memory|              buf_0|         array|
|buf_0_d1        |  out|   16|   ap_memory|              buf_0|         array|
|buf_0_q1        |   in|   16|   ap_memory|              buf_0|         array|
|buf_1_address0  |  out|    2|   ap_memory|              buf_1|         array|
|buf_1_ce0       |  out|    1|   ap_memory|              buf_1|         array|
|buf_1_we0       |  out|    1|   ap_memory|              buf_1|         array|
|buf_1_d0        |  out|   16|   ap_memory|              buf_1|         array|
|buf_1_q0        |   in|   16|   ap_memory|              buf_1|         array|
|buf_1_address1  |  out|    2|   ap_memory|              buf_1|         array|
|buf_1_ce1       |  out|    1|   ap_memory|              buf_1|         array|
|buf_1_we1       |  out|    1|   ap_memory|              buf_1|         array|
|buf_1_d1        |  out|   16|   ap_memory|              buf_1|         array|
|buf_1_q1        |   in|   16|   ap_memory|              buf_1|         array|
|p_read          |   in|  768|     ap_none|             p_read|        scalar|
|key_idx         |   in|    8|     ap_none|            key_idx|        scalar|
+----------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 4, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.14>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%buf_1_addr = getelementptr i16 %buf_1, i64 0, i64 3" [aes.c:114]   --->   Operation 5 'getelementptr' 'buf_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [2/2] (1.14ns)   --->   "%buf_1_load = load i2 %buf_1_addr" [aes.c:114]   --->   Operation 6 'load' 'buf_1_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%buf_1_addr_9 = getelementptr i16 %buf_1, i64 0, i64 2" [aes.c:114]   --->   Operation 7 'getelementptr' 'buf_1_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [2/2] (1.14ns)   --->   "%buf_1_load_9 = load i2 %buf_1_addr_9" [aes.c:114]   --->   Operation 8 'load' 'buf_1_load_9' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%buf_0_addr = getelementptr i16 %buf_0, i64 0, i64 3" [aes.c:114]   --->   Operation 9 'getelementptr' 'buf_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [2/2] (1.14ns)   --->   "%buf_0_load = load i2 %buf_0_addr" [aes.c:114]   --->   Operation 10 'load' 'buf_0_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%buf_0_addr_9 = getelementptr i16 %buf_0, i64 0, i64 2" [aes.c:114]   --->   Operation 11 'getelementptr' 'buf_0_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (1.14ns)   --->   "%buf_0_load_9 = load i2 %buf_0_addr_9" [aes.c:114]   --->   Operation 12 'load' 'buf_0_load_9' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>

State 2 <SV = 1> <Delay = 4.13>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%key_idx_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %key_idx"   --->   Operation 13 'read' 'key_idx_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_1 = read i768 @_ssdm_op_Read.ap_auto.i768, i768 %p_read"   --->   Operation 14 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.35ns)   --->   "%add_ln114 = add i8 %key_idx_read, i8 120" [aes.c:114]   --->   Operation 15 'add' 'add_ln114' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node xor_ln114)   --->   "%zext_ln114 = zext i8 %add_ln114" [aes.c:114]   --->   Operation 16 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node xor_ln114)   --->   "%lshr_ln114 = lshr i768 %p_read_1, i768 %zext_ln114" [aes.c:114]   --->   Operation 17 'lshr' 'lshr_ln114' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node xor_ln114)   --->   "%trunc_ln114 = trunc i768 %lshr_ln114" [aes.c:114]   --->   Operation 18 'trunc' 'trunc_ln114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/2] (1.14ns)   --->   "%buf_1_load = load i2 %buf_1_addr" [aes.c:114]   --->   Operation 19 'load' 'buf_1_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node xor_ln114)   --->   "%tmp3 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %buf_1_load, i32 8, i32 15" [aes.c:114]   --->   Operation 20 'partselect' 'tmp3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (2.77ns) (out node of the LUT)   --->   "%xor_ln114 = xor i8 %tmp3, i8 %trunc_ln114" [aes.c:114]   --->   Operation 21 'xor' 'xor_ln114' <Predicate = true> <Delay = 2.77> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.35ns)   --->   "%add_ln114_1 = add i8 %key_idx_read, i8 112" [aes.c:114]   --->   Operation 22 'add' 'add_ln114_1' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node xor_ln114_1)   --->   "%zext_ln114_1 = zext i8 %add_ln114_1" [aes.c:114]   --->   Operation 23 'zext' 'zext_ln114_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node xor_ln114_1)   --->   "%lshr_ln114_1 = lshr i768 %p_read_1, i768 %zext_ln114_1" [aes.c:114]   --->   Operation 24 'lshr' 'lshr_ln114_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node xor_ln114_1)   --->   "%trunc_ln114_1 = trunc i768 %lshr_ln114_1" [aes.c:114]   --->   Operation 25 'trunc' 'trunc_ln114_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/2] (1.14ns)   --->   "%buf_1_load_9 = load i2 %buf_1_addr_9" [aes.c:114]   --->   Operation 26 'load' 'buf_1_load_9' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node xor_ln114_1)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %buf_1_load_9, i32 8, i32 15" [aes.c:114]   --->   Operation 27 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (2.77ns) (out node of the LUT)   --->   "%xor_ln114_1 = xor i8 %tmp_4, i8 %trunc_ln114_1" [aes.c:114]   --->   Operation 28 'xor' 'xor_ln114_1' <Predicate = true> <Delay = 2.77> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%buf_1_addr_10 = getelementptr i16 %buf_1, i64 0, i64 1" [aes.c:114]   --->   Operation 29 'getelementptr' 'buf_1_addr_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (1.14ns)   --->   "%buf_1_load_10 = load i2 %buf_1_addr_10" [aes.c:114]   --->   Operation 30 'load' 'buf_1_load_10' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%buf_1_addr_11 = getelementptr i16 %buf_1, i64 0, i64 0" [aes.c:114]   --->   Operation 31 'getelementptr' 'buf_1_addr_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (1.14ns)   --->   "%buf_1_load_11 = load i2 %buf_1_addr_11" [aes.c:114]   --->   Operation 32 'load' 'buf_1_load_11' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 33 [1/1] (1.35ns)   --->   "%add_ln114_4 = add i8 %key_idx_read, i8 88" [aes.c:114]   --->   Operation 33 'add' 'add_ln114_4' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node xor_ln114_4)   --->   "%zext_ln114_4 = zext i8 %add_ln114_4" [aes.c:114]   --->   Operation 34 'zext' 'zext_ln114_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node xor_ln114_4)   --->   "%lshr_ln114_4 = lshr i768 %p_read_1, i768 %zext_ln114_4" [aes.c:114]   --->   Operation 35 'lshr' 'lshr_ln114_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node xor_ln114_4)   --->   "%trunc_ln114_4 = trunc i768 %lshr_ln114_4" [aes.c:114]   --->   Operation 36 'trunc' 'trunc_ln114_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node xor_ln114_4)   --->   "%trunc_ln114_5 = trunc i16 %buf_1_load" [aes.c:114]   --->   Operation 37 'trunc' 'trunc_ln114_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (2.77ns) (out node of the LUT)   --->   "%xor_ln114_4 = xor i8 %trunc_ln114_5, i8 %trunc_ln114_4" [aes.c:114]   --->   Operation 38 'xor' 'xor_ln114_4' <Predicate = true> <Delay = 2.77> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.35ns)   --->   "%add_ln114_5 = add i8 %key_idx_read, i8 80" [aes.c:114]   --->   Operation 39 'add' 'add_ln114_5' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node xor_ln114_5)   --->   "%zext_ln114_5 = zext i8 %add_ln114_5" [aes.c:114]   --->   Operation 40 'zext' 'zext_ln114_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node xor_ln114_5)   --->   "%lshr_ln114_5 = lshr i768 %p_read_1, i768 %zext_ln114_5" [aes.c:114]   --->   Operation 41 'lshr' 'lshr_ln114_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node xor_ln114_5)   --->   "%trunc_ln114_6 = trunc i768 %lshr_ln114_5" [aes.c:114]   --->   Operation 42 'trunc' 'trunc_ln114_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node xor_ln114_5)   --->   "%trunc_ln114_7 = trunc i16 %buf_1_load_9" [aes.c:114]   --->   Operation 43 'trunc' 'trunc_ln114_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (2.77ns) (out node of the LUT)   --->   "%xor_ln114_5 = xor i8 %trunc_ln114_7, i8 %trunc_ln114_6" [aes.c:114]   --->   Operation 44 'xor' 'xor_ln114_5' <Predicate = true> <Delay = 2.77> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.35ns)   --->   "%add_ln114_8 = add i8 %key_idx_read, i8 56" [aes.c:114]   --->   Operation 45 'add' 'add_ln114_8' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node xor_ln114_8)   --->   "%zext_ln114_8 = zext i8 %add_ln114_8" [aes.c:114]   --->   Operation 46 'zext' 'zext_ln114_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node xor_ln114_8)   --->   "%lshr_ln114_8 = lshr i768 %p_read_1, i768 %zext_ln114_8" [aes.c:114]   --->   Operation 47 'lshr' 'lshr_ln114_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node xor_ln114_8)   --->   "%trunc_ln114_12 = trunc i768 %lshr_ln114_8" [aes.c:114]   --->   Operation 48 'trunc' 'trunc_ln114_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/2] (1.14ns)   --->   "%buf_0_load = load i2 %buf_0_addr" [aes.c:114]   --->   Operation 49 'load' 'buf_0_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node xor_ln114_8)   --->   "%tmp_93 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %buf_0_load, i32 8, i32 15" [aes.c:114]   --->   Operation 50 'partselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (2.77ns) (out node of the LUT)   --->   "%xor_ln114_8 = xor i8 %tmp_93, i8 %trunc_ln114_12" [aes.c:114]   --->   Operation 51 'xor' 'xor_ln114_8' <Predicate = true> <Delay = 2.77> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.35ns)   --->   "%add_ln114_9 = add i8 %key_idx_read, i8 48" [aes.c:114]   --->   Operation 52 'add' 'add_ln114_9' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node xor_ln114_9)   --->   "%zext_ln114_9 = zext i8 %add_ln114_9" [aes.c:114]   --->   Operation 53 'zext' 'zext_ln114_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node xor_ln114_9)   --->   "%lshr_ln114_9 = lshr i768 %p_read_1, i768 %zext_ln114_9" [aes.c:114]   --->   Operation 54 'lshr' 'lshr_ln114_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node xor_ln114_9)   --->   "%trunc_ln114_13 = trunc i768 %lshr_ln114_9" [aes.c:114]   --->   Operation 55 'trunc' 'trunc_ln114_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/2] (1.14ns)   --->   "%buf_0_load_9 = load i2 %buf_0_addr_9" [aes.c:114]   --->   Operation 56 'load' 'buf_0_load_9' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node xor_ln114_9)   --->   "%tmp_94 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %buf_0_load_9, i32 8, i32 15" [aes.c:114]   --->   Operation 57 'partselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (2.77ns) (out node of the LUT)   --->   "%xor_ln114_9 = xor i8 %tmp_94, i8 %trunc_ln114_13" [aes.c:114]   --->   Operation 58 'xor' 'xor_ln114_9' <Predicate = true> <Delay = 2.77> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%buf_0_addr_10 = getelementptr i16 %buf_0, i64 0, i64 1" [aes.c:114]   --->   Operation 59 'getelementptr' 'buf_0_addr_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [2/2] (1.14ns)   --->   "%buf_0_load_10 = load i2 %buf_0_addr_10" [aes.c:114]   --->   Operation 60 'load' 'buf_0_load_10' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%buf_0_addr_11 = getelementptr i16 %buf_0, i64 0, i64 0" [aes.c:114]   --->   Operation 61 'getelementptr' 'buf_0_addr_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [2/2] (1.14ns)   --->   "%buf_0_load_11 = load i2 %buf_0_addr_11" [aes.c:114]   --->   Operation 62 'load' 'buf_0_load_11' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 63 [1/1] (1.35ns)   --->   "%add_ln114_12 = add i8 %key_idx_read, i8 24" [aes.c:114]   --->   Operation 63 'add' 'add_ln114_12' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node xor_ln114_12)   --->   "%zext_ln114_12 = zext i8 %add_ln114_12" [aes.c:114]   --->   Operation 64 'zext' 'zext_ln114_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node xor_ln114_12)   --->   "%lshr_ln114_12 = lshr i768 %p_read_1, i768 %zext_ln114_12" [aes.c:114]   --->   Operation 65 'lshr' 'lshr_ln114_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node xor_ln114_12)   --->   "%trunc_ln114_16 = trunc i768 %lshr_ln114_12" [aes.c:114]   --->   Operation 66 'trunc' 'trunc_ln114_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node xor_ln114_12)   --->   "%trunc_ln114_17 = trunc i16 %buf_0_load" [aes.c:114]   --->   Operation 67 'trunc' 'trunc_ln114_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (2.77ns) (out node of the LUT)   --->   "%xor_ln114_12 = xor i8 %trunc_ln114_17, i8 %trunc_ln114_16" [aes.c:114]   --->   Operation 68 'xor' 'xor_ln114_12' <Predicate = true> <Delay = 2.77> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.27>
ST_3 : Operation 69 [1/1] (1.35ns)   --->   "%add_ln114_2 = add i8 %key_idx_read, i8 104" [aes.c:114]   --->   Operation 69 'add' 'add_ln114_2' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node xor_ln114_2)   --->   "%zext_ln114_2 = zext i8 %add_ln114_2" [aes.c:114]   --->   Operation 70 'zext' 'zext_ln114_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node xor_ln114_2)   --->   "%lshr_ln114_2 = lshr i768 %p_read_1, i768 %zext_ln114_2" [aes.c:114]   --->   Operation 71 'lshr' 'lshr_ln114_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node xor_ln114_2)   --->   "%trunc_ln114_2 = trunc i768 %lshr_ln114_2" [aes.c:114]   --->   Operation 72 'trunc' 'trunc_ln114_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/2] (1.14ns)   --->   "%buf_1_load_10 = load i2 %buf_1_addr_10" [aes.c:114]   --->   Operation 73 'load' 'buf_1_load_10' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node xor_ln114_2)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %buf_1_load_10, i32 8, i32 15" [aes.c:114]   --->   Operation 74 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (2.77ns) (out node of the LUT)   --->   "%xor_ln114_2 = xor i8 %tmp_s, i8 %trunc_ln114_2" [aes.c:114]   --->   Operation 75 'xor' 'xor_ln114_2' <Predicate = true> <Delay = 2.77> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (1.35ns)   --->   "%add_ln114_3 = add i8 %key_idx_read, i8 96" [aes.c:114]   --->   Operation 76 'add' 'add_ln114_3' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node xor_ln114_3)   --->   "%zext_ln114_3 = zext i8 %add_ln114_3" [aes.c:114]   --->   Operation 77 'zext' 'zext_ln114_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node xor_ln114_3)   --->   "%lshr_ln114_3 = lshr i768 %p_read_1, i768 %zext_ln114_3" [aes.c:114]   --->   Operation 78 'lshr' 'lshr_ln114_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node xor_ln114_3)   --->   "%trunc_ln114_3 = trunc i768 %lshr_ln114_3" [aes.c:114]   --->   Operation 79 'trunc' 'trunc_ln114_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/2] (1.14ns)   --->   "%buf_1_load_11 = load i2 %buf_1_addr_11" [aes.c:114]   --->   Operation 80 'load' 'buf_1_load_11' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node xor_ln114_3)   --->   "%tmp_92 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %buf_1_load_11, i32 8, i32 15" [aes.c:114]   --->   Operation 81 'partselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (2.77ns) (out node of the LUT)   --->   "%xor_ln114_3 = xor i8 %tmp_92, i8 %trunc_ln114_3" [aes.c:114]   --->   Operation 82 'xor' 'xor_ln114_3' <Predicate = true> <Delay = 2.77> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_44 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %xor_ln114, i8 %xor_ln114_4" [aes.c:114]   --->   Operation 83 'bitconcatenate' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (1.14ns)   --->   "%store_ln114 = store i16 %tmp_44, i2 %buf_1_addr" [aes.c:114]   --->   Operation 84 'store' 'store_ln114' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_46 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %xor_ln114_1, i8 %xor_ln114_5" [aes.c:114]   --->   Operation 85 'bitconcatenate' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (1.14ns)   --->   "%store_ln114 = store i16 %tmp_46, i2 %buf_1_addr_9" [aes.c:114]   --->   Operation 86 'store' 'store_ln114' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_3 : Operation 87 [1/1] (1.35ns)   --->   "%add_ln114_6 = add i8 %key_idx_read, i8 72" [aes.c:114]   --->   Operation 87 'add' 'add_ln114_6' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node xor_ln114_6)   --->   "%zext_ln114_6 = zext i8 %add_ln114_6" [aes.c:114]   --->   Operation 88 'zext' 'zext_ln114_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node xor_ln114_6)   --->   "%lshr_ln114_6 = lshr i768 %p_read_1, i768 %zext_ln114_6" [aes.c:114]   --->   Operation 89 'lshr' 'lshr_ln114_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node xor_ln114_6)   --->   "%trunc_ln114_8 = trunc i768 %lshr_ln114_6" [aes.c:114]   --->   Operation 90 'trunc' 'trunc_ln114_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node xor_ln114_6)   --->   "%trunc_ln114_9 = trunc i16 %buf_1_load_10" [aes.c:114]   --->   Operation 91 'trunc' 'trunc_ln114_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (2.77ns) (out node of the LUT)   --->   "%xor_ln114_6 = xor i8 %trunc_ln114_9, i8 %trunc_ln114_8" [aes.c:114]   --->   Operation 92 'xor' 'xor_ln114_6' <Predicate = true> <Delay = 2.77> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (1.35ns)   --->   "%add_ln114_7 = add i8 %key_idx_read, i8 64" [aes.c:114]   --->   Operation 93 'add' 'add_ln114_7' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node xor_ln114_7)   --->   "%zext_ln114_7 = zext i8 %add_ln114_7" [aes.c:114]   --->   Operation 94 'zext' 'zext_ln114_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node xor_ln114_7)   --->   "%lshr_ln114_7 = lshr i768 %p_read_1, i768 %zext_ln114_7" [aes.c:114]   --->   Operation 95 'lshr' 'lshr_ln114_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node xor_ln114_7)   --->   "%trunc_ln114_10 = trunc i768 %lshr_ln114_7" [aes.c:114]   --->   Operation 96 'trunc' 'trunc_ln114_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node xor_ln114_7)   --->   "%trunc_ln114_11 = trunc i16 %buf_1_load_11" [aes.c:114]   --->   Operation 97 'trunc' 'trunc_ln114_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (2.77ns) (out node of the LUT)   --->   "%xor_ln114_7 = xor i8 %trunc_ln114_11, i8 %trunc_ln114_10" [aes.c:114]   --->   Operation 98 'xor' 'xor_ln114_7' <Predicate = true> <Delay = 2.77> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (1.35ns)   --->   "%add_ln114_10 = add i8 %key_idx_read, i8 40" [aes.c:114]   --->   Operation 99 'add' 'add_ln114_10' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node xor_ln114_10)   --->   "%zext_ln114_10 = zext i8 %add_ln114_10" [aes.c:114]   --->   Operation 100 'zext' 'zext_ln114_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node xor_ln114_10)   --->   "%lshr_ln114_10 = lshr i768 %p_read_1, i768 %zext_ln114_10" [aes.c:114]   --->   Operation 101 'lshr' 'lshr_ln114_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node xor_ln114_10)   --->   "%trunc_ln114_14 = trunc i768 %lshr_ln114_10" [aes.c:114]   --->   Operation 102 'trunc' 'trunc_ln114_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/2] (1.14ns)   --->   "%buf_0_load_10 = load i2 %buf_0_addr_10" [aes.c:114]   --->   Operation 103 'load' 'buf_0_load_10' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_3 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node xor_ln114_10)   --->   "%tmp_95 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %buf_0_load_10, i32 8, i32 15" [aes.c:114]   --->   Operation 104 'partselect' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (2.77ns) (out node of the LUT)   --->   "%xor_ln114_10 = xor i8 %tmp_95, i8 %trunc_ln114_14" [aes.c:114]   --->   Operation 105 'xor' 'xor_ln114_10' <Predicate = true> <Delay = 2.77> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (1.35ns)   --->   "%add_ln114_11 = add i8 %key_idx_read, i8 32" [aes.c:114]   --->   Operation 106 'add' 'add_ln114_11' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node xor_ln114_11)   --->   "%zext_ln114_11 = zext i8 %add_ln114_11" [aes.c:114]   --->   Operation 107 'zext' 'zext_ln114_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node xor_ln114_11)   --->   "%lshr_ln114_11 = lshr i768 %p_read_1, i768 %zext_ln114_11" [aes.c:114]   --->   Operation 108 'lshr' 'lshr_ln114_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node xor_ln114_11)   --->   "%trunc_ln114_15 = trunc i768 %lshr_ln114_11" [aes.c:114]   --->   Operation 109 'trunc' 'trunc_ln114_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/2] (1.14ns)   --->   "%buf_0_load_11 = load i2 %buf_0_addr_11" [aes.c:114]   --->   Operation 110 'load' 'buf_0_load_11' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_3 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node xor_ln114_11)   --->   "%tmp_96 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %buf_0_load_11, i32 8, i32 15" [aes.c:114]   --->   Operation 111 'partselect' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (2.77ns) (out node of the LUT)   --->   "%xor_ln114_11 = xor i8 %tmp_96, i8 %trunc_ln114_15" [aes.c:114]   --->   Operation 112 'xor' 'xor_ln114_11' <Predicate = true> <Delay = 2.77> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_56 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %xor_ln114_8, i8 %xor_ln114_12" [aes.c:114]   --->   Operation 113 'bitconcatenate' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (1.14ns)   --->   "%store_ln114 = store i16 %tmp_56, i2 %buf_0_addr" [aes.c:114]   --->   Operation 114 'store' 'store_ln114' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_3 : Operation 115 [1/1] (1.35ns)   --->   "%add_ln114_13 = add i8 %key_idx_read, i8 16" [aes.c:114]   --->   Operation 115 'add' 'add_ln114_13' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node xor_ln114_13)   --->   "%zext_ln114_13 = zext i8 %add_ln114_13" [aes.c:114]   --->   Operation 116 'zext' 'zext_ln114_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node xor_ln114_13)   --->   "%lshr_ln114_13 = lshr i768 %p_read_1, i768 %zext_ln114_13" [aes.c:114]   --->   Operation 117 'lshr' 'lshr_ln114_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node xor_ln114_13)   --->   "%trunc_ln114_18 = trunc i768 %lshr_ln114_13" [aes.c:114]   --->   Operation 118 'trunc' 'trunc_ln114_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node xor_ln114_13)   --->   "%trunc_ln114_19 = trunc i16 %buf_0_load_9" [aes.c:114]   --->   Operation 119 'trunc' 'trunc_ln114_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (2.77ns) (out node of the LUT)   --->   "%xor_ln114_13 = xor i8 %trunc_ln114_19, i8 %trunc_ln114_18" [aes.c:114]   --->   Operation 120 'xor' 'xor_ln114_13' <Predicate = true> <Delay = 2.77> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_58 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %xor_ln114_9, i8 %xor_ln114_13" [aes.c:114]   --->   Operation 121 'bitconcatenate' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (1.14ns)   --->   "%store_ln114 = store i16 %tmp_58, i2 %buf_0_addr_9" [aes.c:114]   --->   Operation 122 'store' 'store_ln114' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>

State 4 <SV = 3> <Delay = 5.27>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %buf_1, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 123 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %buf_0, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 124 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_48 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %xor_ln114_2, i8 %xor_ln114_6" [aes.c:114]   --->   Operation 125 'bitconcatenate' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (1.14ns)   --->   "%store_ln114 = store i16 %tmp_48, i2 %buf_1_addr_10" [aes.c:114]   --->   Operation 126 'store' 'store_ln114' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_50 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %xor_ln114_3, i8 %xor_ln114_7" [aes.c:114]   --->   Operation 127 'bitconcatenate' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (1.14ns)   --->   "%store_ln114 = store i16 %tmp_50, i2 %buf_1_addr_11" [aes.c:114]   --->   Operation 128 'store' 'store_ln114' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 129 [1/1] (1.35ns)   --->   "%add_ln114_14 = add i8 %key_idx_read, i8 8" [aes.c:114]   --->   Operation 129 'add' 'add_ln114_14' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node xor_ln114_14)   --->   "%zext_ln114_14 = zext i8 %add_ln114_14" [aes.c:114]   --->   Operation 130 'zext' 'zext_ln114_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node xor_ln114_14)   --->   "%lshr_ln114_14 = lshr i768 %p_read_1, i768 %zext_ln114_14" [aes.c:114]   --->   Operation 131 'lshr' 'lshr_ln114_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node xor_ln114_14)   --->   "%trunc_ln114_20 = trunc i768 %lshr_ln114_14" [aes.c:114]   --->   Operation 132 'trunc' 'trunc_ln114_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node xor_ln114_14)   --->   "%trunc_ln114_21 = trunc i16 %buf_0_load_10" [aes.c:114]   --->   Operation 133 'trunc' 'trunc_ln114_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (2.77ns) (out node of the LUT)   --->   "%xor_ln114_14 = xor i8 %trunc_ln114_21, i8 %trunc_ln114_20" [aes.c:114]   --->   Operation 134 'xor' 'xor_ln114_14' <Predicate = true> <Delay = 2.77> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_60 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %xor_ln114_10, i8 %xor_ln114_14" [aes.c:114]   --->   Operation 135 'bitconcatenate' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (1.14ns)   --->   "%store_ln114 = store i16 %tmp_60, i2 %buf_0_addr_10" [aes.c:114]   --->   Operation 136 'store' 'store_ln114' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node xor_ln114_15)   --->   "%zext_ln114_15 = zext i8 %key_idx_read" [aes.c:114]   --->   Operation 137 'zext' 'zext_ln114_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node xor_ln114_15)   --->   "%lshr_ln114_15 = lshr i768 %p_read_1, i768 %zext_ln114_15" [aes.c:114]   --->   Operation 138 'lshr' 'lshr_ln114_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node xor_ln114_15)   --->   "%trunc_ln114_22 = trunc i768 %lshr_ln114_15" [aes.c:114]   --->   Operation 139 'trunc' 'trunc_ln114_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node xor_ln114_15)   --->   "%trunc_ln114_23 = trunc i16 %buf_0_load_11" [aes.c:114]   --->   Operation 140 'trunc' 'trunc_ln114_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (2.77ns) (out node of the LUT)   --->   "%xor_ln114_15 = xor i8 %trunc_ln114_23, i8 %trunc_ln114_22" [aes.c:114]   --->   Operation 141 'xor' 'xor_ln114_15' <Predicate = true> <Delay = 2.77> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_62 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %xor_ln114_11, i8 %xor_ln114_15" [aes.c:114]   --->   Operation 142 'bitconcatenate' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (1.14ns)   --->   "%store_ln114 = store i16 %tmp_62, i2 %buf_0_addr_11" [aes.c:114]   --->   Operation 143 'store' 'store_ln114' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%ret_ln115 = ret" [aes.c:115]   --->   Operation 144 'ret' 'ret_ln115' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buf_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ buf_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ key_idx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
buf_1_addr        (getelementptr ) [ 00110]
buf_1_addr_9      (getelementptr ) [ 00110]
buf_0_addr        (getelementptr ) [ 00110]
buf_0_addr_9      (getelementptr ) [ 00110]
key_idx_read      (read          ) [ 00011]
p_read_1          (read          ) [ 00011]
add_ln114         (add           ) [ 00000]
zext_ln114        (zext          ) [ 00000]
lshr_ln114        (lshr          ) [ 00000]
trunc_ln114       (trunc         ) [ 00000]
buf_1_load        (load          ) [ 00000]
tmp3              (partselect    ) [ 00000]
xor_ln114         (xor           ) [ 00010]
add_ln114_1       (add           ) [ 00000]
zext_ln114_1      (zext          ) [ 00000]
lshr_ln114_1      (lshr          ) [ 00000]
trunc_ln114_1     (trunc         ) [ 00000]
buf_1_load_9      (load          ) [ 00000]
tmp_4             (partselect    ) [ 00000]
xor_ln114_1       (xor           ) [ 00010]
buf_1_addr_10     (getelementptr ) [ 00011]
buf_1_addr_11     (getelementptr ) [ 00011]
add_ln114_4       (add           ) [ 00000]
zext_ln114_4      (zext          ) [ 00000]
lshr_ln114_4      (lshr          ) [ 00000]
trunc_ln114_4     (trunc         ) [ 00000]
trunc_ln114_5     (trunc         ) [ 00000]
xor_ln114_4       (xor           ) [ 00010]
add_ln114_5       (add           ) [ 00000]
zext_ln114_5      (zext          ) [ 00000]
lshr_ln114_5      (lshr          ) [ 00000]
trunc_ln114_6     (trunc         ) [ 00000]
trunc_ln114_7     (trunc         ) [ 00000]
xor_ln114_5       (xor           ) [ 00010]
add_ln114_8       (add           ) [ 00000]
zext_ln114_8      (zext          ) [ 00000]
lshr_ln114_8      (lshr          ) [ 00000]
trunc_ln114_12    (trunc         ) [ 00000]
buf_0_load        (load          ) [ 00000]
tmp_93            (partselect    ) [ 00000]
xor_ln114_8       (xor           ) [ 00010]
add_ln114_9       (add           ) [ 00000]
zext_ln114_9      (zext          ) [ 00000]
lshr_ln114_9      (lshr          ) [ 00000]
trunc_ln114_13    (trunc         ) [ 00000]
buf_0_load_9      (load          ) [ 00010]
tmp_94            (partselect    ) [ 00000]
xor_ln114_9       (xor           ) [ 00010]
buf_0_addr_10     (getelementptr ) [ 00011]
buf_0_addr_11     (getelementptr ) [ 00011]
add_ln114_12      (add           ) [ 00000]
zext_ln114_12     (zext          ) [ 00000]
lshr_ln114_12     (lshr          ) [ 00000]
trunc_ln114_16    (trunc         ) [ 00000]
trunc_ln114_17    (trunc         ) [ 00000]
xor_ln114_12      (xor           ) [ 00010]
add_ln114_2       (add           ) [ 00000]
zext_ln114_2      (zext          ) [ 00000]
lshr_ln114_2      (lshr          ) [ 00000]
trunc_ln114_2     (trunc         ) [ 00000]
buf_1_load_10     (load          ) [ 00000]
tmp_s             (partselect    ) [ 00000]
xor_ln114_2       (xor           ) [ 00001]
add_ln114_3       (add           ) [ 00000]
zext_ln114_3      (zext          ) [ 00000]
lshr_ln114_3      (lshr          ) [ 00000]
trunc_ln114_3     (trunc         ) [ 00000]
buf_1_load_11     (load          ) [ 00000]
tmp_92            (partselect    ) [ 00000]
xor_ln114_3       (xor           ) [ 00001]
tmp_44            (bitconcatenate) [ 00000]
store_ln114       (store         ) [ 00000]
tmp_46            (bitconcatenate) [ 00000]
store_ln114       (store         ) [ 00000]
add_ln114_6       (add           ) [ 00000]
zext_ln114_6      (zext          ) [ 00000]
lshr_ln114_6      (lshr          ) [ 00000]
trunc_ln114_8     (trunc         ) [ 00000]
trunc_ln114_9     (trunc         ) [ 00000]
xor_ln114_6       (xor           ) [ 00001]
add_ln114_7       (add           ) [ 00000]
zext_ln114_7      (zext          ) [ 00000]
lshr_ln114_7      (lshr          ) [ 00000]
trunc_ln114_10    (trunc         ) [ 00000]
trunc_ln114_11    (trunc         ) [ 00000]
xor_ln114_7       (xor           ) [ 00001]
add_ln114_10      (add           ) [ 00000]
zext_ln114_10     (zext          ) [ 00000]
lshr_ln114_10     (lshr          ) [ 00000]
trunc_ln114_14    (trunc         ) [ 00000]
buf_0_load_10     (load          ) [ 00001]
tmp_95            (partselect    ) [ 00000]
xor_ln114_10      (xor           ) [ 00001]
add_ln114_11      (add           ) [ 00000]
zext_ln114_11     (zext          ) [ 00000]
lshr_ln114_11     (lshr          ) [ 00000]
trunc_ln114_15    (trunc         ) [ 00000]
buf_0_load_11     (load          ) [ 00001]
tmp_96            (partselect    ) [ 00000]
xor_ln114_11      (xor           ) [ 00001]
tmp_56            (bitconcatenate) [ 00000]
store_ln114       (store         ) [ 00000]
add_ln114_13      (add           ) [ 00000]
zext_ln114_13     (zext          ) [ 00000]
lshr_ln114_13     (lshr          ) [ 00000]
trunc_ln114_18    (trunc         ) [ 00000]
trunc_ln114_19    (trunc         ) [ 00000]
xor_ln114_13      (xor           ) [ 00000]
tmp_58            (bitconcatenate) [ 00000]
store_ln114       (store         ) [ 00000]
specinterface_ln0 (specinterface ) [ 00000]
specinterface_ln0 (specinterface ) [ 00000]
tmp_48            (bitconcatenate) [ 00000]
store_ln114       (store         ) [ 00000]
tmp_50            (bitconcatenate) [ 00000]
store_ln114       (store         ) [ 00000]
add_ln114_14      (add           ) [ 00000]
zext_ln114_14     (zext          ) [ 00000]
lshr_ln114_14     (lshr          ) [ 00000]
trunc_ln114_20    (trunc         ) [ 00000]
trunc_ln114_21    (trunc         ) [ 00000]
xor_ln114_14      (xor           ) [ 00000]
tmp_60            (bitconcatenate) [ 00000]
store_ln114       (store         ) [ 00000]
zext_ln114_15     (zext          ) [ 00000]
lshr_ln114_15     (lshr          ) [ 00000]
trunc_ln114_22    (trunc         ) [ 00000]
trunc_ln114_23    (trunc         ) [ 00000]
xor_ln114_15      (xor           ) [ 00000]
tmp_62            (bitconcatenate) [ 00000]
store_ln114       (store         ) [ 00000]
ret_ln115         (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buf_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_0"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buf_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_1"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="key_idx">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key_idx"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i768"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="key_idx_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="8" slack="0"/>
<pin id="70" dir="0" index="1" bw="8" slack="0"/>
<pin id="71" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="key_idx_read/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="p_read_1_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="768" slack="0"/>
<pin id="76" dir="0" index="1" bw="768" slack="0"/>
<pin id="77" dir="1" index="2" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="buf_1_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="16" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="3" slack="0"/>
<pin id="84" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_1_addr/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="2" slack="0"/>
<pin id="90" dir="0" index="1" bw="16" slack="0"/>
<pin id="91" dir="0" index="2" bw="0" slack="0"/>
<pin id="93" dir="0" index="4" bw="2" slack="0"/>
<pin id="94" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="95" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="16" slack="0"/>
<pin id="96" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_1_load/1 buf_1_load_9/1 buf_1_load_10/2 buf_1_load_11/2 store_ln114/3 store_ln114/3 store_ln114/4 store_ln114/4 "/>
</bind>
</comp>

<comp id="98" class="1004" name="buf_1_addr_9_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="16" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="3" slack="0"/>
<pin id="102" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_1_addr_9/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="buf_0_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="16" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="3" slack="0"/>
<pin id="111" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_0_addr/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="2" slack="0"/>
<pin id="117" dir="0" index="1" bw="16" slack="0"/>
<pin id="118" dir="0" index="2" bw="0" slack="0"/>
<pin id="120" dir="0" index="4" bw="2" slack="0"/>
<pin id="121" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="122" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="3" bw="16" slack="0"/>
<pin id="123" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_0_load/1 buf_0_load_9/1 buf_0_load_10/2 buf_0_load_11/2 store_ln114/3 store_ln114/3 store_ln114/4 store_ln114/4 "/>
</bind>
</comp>

<comp id="125" class="1004" name="buf_0_addr_9_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="16" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="3" slack="0"/>
<pin id="129" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_0_addr_9/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="buf_1_addr_10_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="16" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="1" slack="0"/>
<pin id="138" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_1_addr_10/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="buf_1_addr_11_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="16" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="1" slack="0"/>
<pin id="147" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_1_addr_11/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="buf_0_addr_10_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="1" slack="0"/>
<pin id="156" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_0_addr_10/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="buf_0_addr_11_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="16" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="1" slack="0"/>
<pin id="165" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_0_addr_11/2 "/>
</bind>
</comp>

<comp id="170" class="1005" name="reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="16" slack="1"/>
<pin id="172" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_0_load_9 buf_0_load_10 "/>
</bind>
</comp>

<comp id="175" class="1004" name="add_ln114_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="8" slack="0"/>
<pin id="177" dir="0" index="1" bw="8" slack="0"/>
<pin id="178" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="zext_ln114_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="0"/>
<pin id="183" dir="1" index="1" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="lshr_ln114_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="768" slack="0"/>
<pin id="187" dir="0" index="1" bw="8" slack="0"/>
<pin id="188" dir="1" index="2" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln114/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="trunc_ln114_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="768" slack="0"/>
<pin id="193" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln114/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="tmp3_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="0"/>
<pin id="197" dir="0" index="1" bw="16" slack="0"/>
<pin id="198" dir="0" index="2" bw="5" slack="0"/>
<pin id="199" dir="0" index="3" bw="5" slack="0"/>
<pin id="200" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp3/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="xor_ln114_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="0"/>
<pin id="207" dir="0" index="1" bw="8" slack="0"/>
<pin id="208" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln114/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="add_ln114_1_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="8" slack="0"/>
<pin id="213" dir="0" index="1" bw="8" slack="0"/>
<pin id="214" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114_1/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="zext_ln114_1_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="0"/>
<pin id="219" dir="1" index="1" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_1/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="lshr_ln114_1_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="768" slack="0"/>
<pin id="223" dir="0" index="1" bw="8" slack="0"/>
<pin id="224" dir="1" index="2" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln114_1/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="trunc_ln114_1_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="768" slack="0"/>
<pin id="229" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln114_1/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_4_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="8" slack="0"/>
<pin id="233" dir="0" index="1" bw="16" slack="0"/>
<pin id="234" dir="0" index="2" bw="5" slack="0"/>
<pin id="235" dir="0" index="3" bw="5" slack="0"/>
<pin id="236" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="xor_ln114_1_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="0"/>
<pin id="243" dir="0" index="1" bw="8" slack="0"/>
<pin id="244" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln114_1/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="add_ln114_4_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="0"/>
<pin id="249" dir="0" index="1" bw="8" slack="0"/>
<pin id="250" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114_4/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="zext_ln114_4_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="0"/>
<pin id="255" dir="1" index="1" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_4/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="lshr_ln114_4_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="768" slack="0"/>
<pin id="259" dir="0" index="1" bw="8" slack="0"/>
<pin id="260" dir="1" index="2" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln114_4/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="trunc_ln114_4_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="768" slack="0"/>
<pin id="265" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln114_4/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="trunc_ln114_5_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="16" slack="0"/>
<pin id="269" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln114_5/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="xor_ln114_4_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="0"/>
<pin id="273" dir="0" index="1" bw="8" slack="0"/>
<pin id="274" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln114_4/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="add_ln114_5_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="8" slack="0"/>
<pin id="279" dir="0" index="1" bw="8" slack="0"/>
<pin id="280" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114_5/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="zext_ln114_5_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="0"/>
<pin id="285" dir="1" index="1" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_5/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="lshr_ln114_5_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="768" slack="0"/>
<pin id="289" dir="0" index="1" bw="8" slack="0"/>
<pin id="290" dir="1" index="2" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln114_5/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="trunc_ln114_6_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="768" slack="0"/>
<pin id="295" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln114_6/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="trunc_ln114_7_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="16" slack="0"/>
<pin id="299" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln114_7/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="xor_ln114_5_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8" slack="0"/>
<pin id="303" dir="0" index="1" bw="8" slack="0"/>
<pin id="304" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln114_5/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="add_ln114_8_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8" slack="0"/>
<pin id="309" dir="0" index="1" bw="7" slack="0"/>
<pin id="310" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114_8/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="zext_ln114_8_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="8" slack="0"/>
<pin id="315" dir="1" index="1" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_8/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="lshr_ln114_8_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="768" slack="0"/>
<pin id="319" dir="0" index="1" bw="8" slack="0"/>
<pin id="320" dir="1" index="2" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln114_8/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="trunc_ln114_12_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="768" slack="0"/>
<pin id="325" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln114_12/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_93_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="0"/>
<pin id="329" dir="0" index="1" bw="16" slack="0"/>
<pin id="330" dir="0" index="2" bw="5" slack="0"/>
<pin id="331" dir="0" index="3" bw="5" slack="0"/>
<pin id="332" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_93/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="xor_ln114_8_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8" slack="0"/>
<pin id="339" dir="0" index="1" bw="8" slack="0"/>
<pin id="340" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln114_8/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="add_ln114_9_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="8" slack="0"/>
<pin id="345" dir="0" index="1" bw="7" slack="0"/>
<pin id="346" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114_9/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="zext_ln114_9_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="8" slack="0"/>
<pin id="351" dir="1" index="1" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_9/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="lshr_ln114_9_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="768" slack="0"/>
<pin id="355" dir="0" index="1" bw="8" slack="0"/>
<pin id="356" dir="1" index="2" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln114_9/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="trunc_ln114_13_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="768" slack="0"/>
<pin id="361" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln114_13/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_94_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="8" slack="0"/>
<pin id="365" dir="0" index="1" bw="16" slack="0"/>
<pin id="366" dir="0" index="2" bw="5" slack="0"/>
<pin id="367" dir="0" index="3" bw="5" slack="0"/>
<pin id="368" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_94/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="xor_ln114_9_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="0"/>
<pin id="375" dir="0" index="1" bw="8" slack="0"/>
<pin id="376" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln114_9/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="add_ln114_12_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="8" slack="0"/>
<pin id="381" dir="0" index="1" bw="6" slack="0"/>
<pin id="382" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114_12/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="zext_ln114_12_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="8" slack="0"/>
<pin id="387" dir="1" index="1" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_12/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="lshr_ln114_12_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="768" slack="0"/>
<pin id="391" dir="0" index="1" bw="8" slack="0"/>
<pin id="392" dir="1" index="2" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln114_12/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="trunc_ln114_16_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="768" slack="0"/>
<pin id="397" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln114_16/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="trunc_ln114_17_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="16" slack="0"/>
<pin id="401" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln114_17/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="xor_ln114_12_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="8" slack="0"/>
<pin id="405" dir="0" index="1" bw="8" slack="0"/>
<pin id="406" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln114_12/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="add_ln114_2_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="8" slack="1"/>
<pin id="411" dir="0" index="1" bw="8" slack="0"/>
<pin id="412" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114_2/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="zext_ln114_2_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="8" slack="0"/>
<pin id="416" dir="1" index="1" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_2/3 "/>
</bind>
</comp>

<comp id="418" class="1004" name="lshr_ln114_2_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="768" slack="1"/>
<pin id="420" dir="0" index="1" bw="8" slack="0"/>
<pin id="421" dir="1" index="2" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln114_2/3 "/>
</bind>
</comp>

<comp id="423" class="1004" name="trunc_ln114_2_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="768" slack="0"/>
<pin id="425" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln114_2/3 "/>
</bind>
</comp>

<comp id="427" class="1004" name="tmp_s_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="8" slack="0"/>
<pin id="429" dir="0" index="1" bw="16" slack="0"/>
<pin id="430" dir="0" index="2" bw="5" slack="0"/>
<pin id="431" dir="0" index="3" bw="5" slack="0"/>
<pin id="432" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="437" class="1004" name="xor_ln114_2_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="8" slack="0"/>
<pin id="439" dir="0" index="1" bw="8" slack="0"/>
<pin id="440" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln114_2/3 "/>
</bind>
</comp>

<comp id="443" class="1004" name="add_ln114_3_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="8" slack="1"/>
<pin id="445" dir="0" index="1" bw="8" slack="0"/>
<pin id="446" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114_3/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="zext_ln114_3_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="8" slack="0"/>
<pin id="450" dir="1" index="1" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_3/3 "/>
</bind>
</comp>

<comp id="452" class="1004" name="lshr_ln114_3_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="768" slack="1"/>
<pin id="454" dir="0" index="1" bw="8" slack="0"/>
<pin id="455" dir="1" index="2" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln114_3/3 "/>
</bind>
</comp>

<comp id="457" class="1004" name="trunc_ln114_3_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="768" slack="0"/>
<pin id="459" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln114_3/3 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp_92_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="8" slack="0"/>
<pin id="463" dir="0" index="1" bw="16" slack="0"/>
<pin id="464" dir="0" index="2" bw="5" slack="0"/>
<pin id="465" dir="0" index="3" bw="5" slack="0"/>
<pin id="466" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_92/3 "/>
</bind>
</comp>

<comp id="471" class="1004" name="xor_ln114_3_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="8" slack="0"/>
<pin id="473" dir="0" index="1" bw="8" slack="0"/>
<pin id="474" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln114_3/3 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp_44_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="16" slack="0"/>
<pin id="479" dir="0" index="1" bw="8" slack="1"/>
<pin id="480" dir="0" index="2" bw="8" slack="1"/>
<pin id="481" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_44/3 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_46_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="16" slack="0"/>
<pin id="486" dir="0" index="1" bw="8" slack="1"/>
<pin id="487" dir="0" index="2" bw="8" slack="1"/>
<pin id="488" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_46/3 "/>
</bind>
</comp>

<comp id="491" class="1004" name="add_ln114_6_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="8" slack="1"/>
<pin id="493" dir="0" index="1" bw="8" slack="0"/>
<pin id="494" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114_6/3 "/>
</bind>
</comp>

<comp id="496" class="1004" name="zext_ln114_6_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="8" slack="0"/>
<pin id="498" dir="1" index="1" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_6/3 "/>
</bind>
</comp>

<comp id="500" class="1004" name="lshr_ln114_6_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="768" slack="1"/>
<pin id="502" dir="0" index="1" bw="8" slack="0"/>
<pin id="503" dir="1" index="2" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln114_6/3 "/>
</bind>
</comp>

<comp id="505" class="1004" name="trunc_ln114_8_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="768" slack="0"/>
<pin id="507" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln114_8/3 "/>
</bind>
</comp>

<comp id="509" class="1004" name="trunc_ln114_9_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="16" slack="0"/>
<pin id="511" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln114_9/3 "/>
</bind>
</comp>

<comp id="513" class="1004" name="xor_ln114_6_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="8" slack="0"/>
<pin id="515" dir="0" index="1" bw="8" slack="0"/>
<pin id="516" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln114_6/3 "/>
</bind>
</comp>

<comp id="519" class="1004" name="add_ln114_7_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="8" slack="1"/>
<pin id="521" dir="0" index="1" bw="8" slack="0"/>
<pin id="522" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114_7/3 "/>
</bind>
</comp>

<comp id="524" class="1004" name="zext_ln114_7_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="8" slack="0"/>
<pin id="526" dir="1" index="1" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_7/3 "/>
</bind>
</comp>

<comp id="528" class="1004" name="lshr_ln114_7_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="768" slack="1"/>
<pin id="530" dir="0" index="1" bw="8" slack="0"/>
<pin id="531" dir="1" index="2" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln114_7/3 "/>
</bind>
</comp>

<comp id="533" class="1004" name="trunc_ln114_10_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="768" slack="0"/>
<pin id="535" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln114_10/3 "/>
</bind>
</comp>

<comp id="537" class="1004" name="trunc_ln114_11_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="16" slack="0"/>
<pin id="539" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln114_11/3 "/>
</bind>
</comp>

<comp id="541" class="1004" name="xor_ln114_7_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="8" slack="0"/>
<pin id="543" dir="0" index="1" bw="8" slack="0"/>
<pin id="544" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln114_7/3 "/>
</bind>
</comp>

<comp id="547" class="1004" name="add_ln114_10_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="8" slack="1"/>
<pin id="549" dir="0" index="1" bw="7" slack="0"/>
<pin id="550" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114_10/3 "/>
</bind>
</comp>

<comp id="552" class="1004" name="zext_ln114_10_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="8" slack="0"/>
<pin id="554" dir="1" index="1" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_10/3 "/>
</bind>
</comp>

<comp id="556" class="1004" name="lshr_ln114_10_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="768" slack="1"/>
<pin id="558" dir="0" index="1" bw="8" slack="0"/>
<pin id="559" dir="1" index="2" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln114_10/3 "/>
</bind>
</comp>

<comp id="561" class="1004" name="trunc_ln114_14_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="768" slack="0"/>
<pin id="563" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln114_14/3 "/>
</bind>
</comp>

<comp id="565" class="1004" name="tmp_95_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="8" slack="0"/>
<pin id="567" dir="0" index="1" bw="16" slack="0"/>
<pin id="568" dir="0" index="2" bw="5" slack="0"/>
<pin id="569" dir="0" index="3" bw="5" slack="0"/>
<pin id="570" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_95/3 "/>
</bind>
</comp>

<comp id="575" class="1004" name="xor_ln114_10_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="8" slack="0"/>
<pin id="577" dir="0" index="1" bw="8" slack="0"/>
<pin id="578" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln114_10/3 "/>
</bind>
</comp>

<comp id="581" class="1004" name="add_ln114_11_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="8" slack="1"/>
<pin id="583" dir="0" index="1" bw="7" slack="0"/>
<pin id="584" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114_11/3 "/>
</bind>
</comp>

<comp id="586" class="1004" name="zext_ln114_11_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="8" slack="0"/>
<pin id="588" dir="1" index="1" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_11/3 "/>
</bind>
</comp>

<comp id="590" class="1004" name="lshr_ln114_11_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="768" slack="1"/>
<pin id="592" dir="0" index="1" bw="8" slack="0"/>
<pin id="593" dir="1" index="2" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln114_11/3 "/>
</bind>
</comp>

<comp id="595" class="1004" name="trunc_ln114_15_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="768" slack="0"/>
<pin id="597" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln114_15/3 "/>
</bind>
</comp>

<comp id="599" class="1004" name="tmp_96_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="8" slack="0"/>
<pin id="601" dir="0" index="1" bw="16" slack="0"/>
<pin id="602" dir="0" index="2" bw="5" slack="0"/>
<pin id="603" dir="0" index="3" bw="5" slack="0"/>
<pin id="604" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_96/3 "/>
</bind>
</comp>

<comp id="609" class="1004" name="xor_ln114_11_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="8" slack="0"/>
<pin id="611" dir="0" index="1" bw="8" slack="0"/>
<pin id="612" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln114_11/3 "/>
</bind>
</comp>

<comp id="615" class="1004" name="tmp_56_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="16" slack="0"/>
<pin id="617" dir="0" index="1" bw="8" slack="1"/>
<pin id="618" dir="0" index="2" bw="8" slack="1"/>
<pin id="619" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_56/3 "/>
</bind>
</comp>

<comp id="622" class="1004" name="add_ln114_13_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="8" slack="1"/>
<pin id="624" dir="0" index="1" bw="6" slack="0"/>
<pin id="625" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114_13/3 "/>
</bind>
</comp>

<comp id="627" class="1004" name="zext_ln114_13_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="8" slack="0"/>
<pin id="629" dir="1" index="1" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_13/3 "/>
</bind>
</comp>

<comp id="631" class="1004" name="lshr_ln114_13_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="768" slack="1"/>
<pin id="633" dir="0" index="1" bw="8" slack="0"/>
<pin id="634" dir="1" index="2" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln114_13/3 "/>
</bind>
</comp>

<comp id="636" class="1004" name="trunc_ln114_18_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="768" slack="0"/>
<pin id="638" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln114_18/3 "/>
</bind>
</comp>

<comp id="640" class="1004" name="trunc_ln114_19_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="16" slack="1"/>
<pin id="642" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln114_19/3 "/>
</bind>
</comp>

<comp id="644" class="1004" name="xor_ln114_13_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="8" slack="0"/>
<pin id="646" dir="0" index="1" bw="8" slack="0"/>
<pin id="647" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln114_13/3 "/>
</bind>
</comp>

<comp id="650" class="1004" name="tmp_58_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="16" slack="0"/>
<pin id="652" dir="0" index="1" bw="8" slack="1"/>
<pin id="653" dir="0" index="2" bw="8" slack="0"/>
<pin id="654" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_58/3 "/>
</bind>
</comp>

<comp id="658" class="1004" name="tmp_48_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="16" slack="0"/>
<pin id="660" dir="0" index="1" bw="8" slack="1"/>
<pin id="661" dir="0" index="2" bw="8" slack="1"/>
<pin id="662" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_48/4 "/>
</bind>
</comp>

<comp id="665" class="1004" name="tmp_50_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="16" slack="0"/>
<pin id="667" dir="0" index="1" bw="8" slack="1"/>
<pin id="668" dir="0" index="2" bw="8" slack="1"/>
<pin id="669" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_50/4 "/>
</bind>
</comp>

<comp id="672" class="1004" name="add_ln114_14_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="8" slack="2"/>
<pin id="674" dir="0" index="1" bw="5" slack="0"/>
<pin id="675" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114_14/4 "/>
</bind>
</comp>

<comp id="677" class="1004" name="zext_ln114_14_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="8" slack="0"/>
<pin id="679" dir="1" index="1" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_14/4 "/>
</bind>
</comp>

<comp id="681" class="1004" name="lshr_ln114_14_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="768" slack="2"/>
<pin id="683" dir="0" index="1" bw="8" slack="0"/>
<pin id="684" dir="1" index="2" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln114_14/4 "/>
</bind>
</comp>

<comp id="686" class="1004" name="trunc_ln114_20_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="768" slack="0"/>
<pin id="688" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln114_20/4 "/>
</bind>
</comp>

<comp id="690" class="1004" name="trunc_ln114_21_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="16" slack="1"/>
<pin id="692" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln114_21/4 "/>
</bind>
</comp>

<comp id="694" class="1004" name="xor_ln114_14_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="8" slack="0"/>
<pin id="696" dir="0" index="1" bw="8" slack="0"/>
<pin id="697" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln114_14/4 "/>
</bind>
</comp>

<comp id="700" class="1004" name="tmp_60_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="16" slack="0"/>
<pin id="702" dir="0" index="1" bw="8" slack="1"/>
<pin id="703" dir="0" index="2" bw="8" slack="0"/>
<pin id="704" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_60/4 "/>
</bind>
</comp>

<comp id="708" class="1004" name="zext_ln114_15_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="8" slack="2"/>
<pin id="710" dir="1" index="1" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_15/4 "/>
</bind>
</comp>

<comp id="711" class="1004" name="lshr_ln114_15_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="768" slack="2"/>
<pin id="713" dir="0" index="1" bw="8" slack="0"/>
<pin id="714" dir="1" index="2" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln114_15/4 "/>
</bind>
</comp>

<comp id="716" class="1004" name="trunc_ln114_22_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="768" slack="0"/>
<pin id="718" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln114_22/4 "/>
</bind>
</comp>

<comp id="720" class="1004" name="trunc_ln114_23_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="16" slack="1"/>
<pin id="722" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln114_23/4 "/>
</bind>
</comp>

<comp id="723" class="1004" name="xor_ln114_15_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="8" slack="0"/>
<pin id="725" dir="0" index="1" bw="8" slack="0"/>
<pin id="726" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln114_15/4 "/>
</bind>
</comp>

<comp id="729" class="1004" name="tmp_62_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="16" slack="0"/>
<pin id="731" dir="0" index="1" bw="8" slack="1"/>
<pin id="732" dir="0" index="2" bw="8" slack="0"/>
<pin id="733" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_62/4 "/>
</bind>
</comp>

<comp id="737" class="1005" name="buf_1_addr_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="2" slack="1"/>
<pin id="739" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_addr "/>
</bind>
</comp>

<comp id="742" class="1005" name="buf_1_addr_9_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="2" slack="1"/>
<pin id="744" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_addr_9 "/>
</bind>
</comp>

<comp id="747" class="1005" name="buf_0_addr_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="2" slack="1"/>
<pin id="749" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="buf_0_addr "/>
</bind>
</comp>

<comp id="752" class="1005" name="buf_0_addr_9_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="2" slack="1"/>
<pin id="754" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="buf_0_addr_9 "/>
</bind>
</comp>

<comp id="757" class="1005" name="key_idx_read_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="8" slack="1"/>
<pin id="759" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="key_idx_read "/>
</bind>
</comp>

<comp id="770" class="1005" name="p_read_1_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="768" slack="1"/>
<pin id="772" dir="1" index="1" bw="768" slack="1"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="783" class="1005" name="xor_ln114_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="8" slack="1"/>
<pin id="785" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln114 "/>
</bind>
</comp>

<comp id="788" class="1005" name="xor_ln114_1_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="8" slack="1"/>
<pin id="790" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln114_1 "/>
</bind>
</comp>

<comp id="793" class="1005" name="buf_1_addr_10_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="2" slack="1"/>
<pin id="795" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_addr_10 "/>
</bind>
</comp>

<comp id="798" class="1005" name="buf_1_addr_11_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="2" slack="1"/>
<pin id="800" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_addr_11 "/>
</bind>
</comp>

<comp id="803" class="1005" name="xor_ln114_4_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="8" slack="1"/>
<pin id="805" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln114_4 "/>
</bind>
</comp>

<comp id="808" class="1005" name="xor_ln114_5_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="8" slack="1"/>
<pin id="810" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln114_5 "/>
</bind>
</comp>

<comp id="813" class="1005" name="xor_ln114_8_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="8" slack="1"/>
<pin id="815" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln114_8 "/>
</bind>
</comp>

<comp id="818" class="1005" name="xor_ln114_9_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="8" slack="1"/>
<pin id="820" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln114_9 "/>
</bind>
</comp>

<comp id="823" class="1005" name="buf_0_addr_10_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="2" slack="1"/>
<pin id="825" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="buf_0_addr_10 "/>
</bind>
</comp>

<comp id="828" class="1005" name="buf_0_addr_11_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="2" slack="1"/>
<pin id="830" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="buf_0_addr_11 "/>
</bind>
</comp>

<comp id="833" class="1005" name="xor_ln114_12_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="8" slack="1"/>
<pin id="835" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln114_12 "/>
</bind>
</comp>

<comp id="838" class="1005" name="xor_ln114_2_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="8" slack="1"/>
<pin id="840" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln114_2 "/>
</bind>
</comp>

<comp id="843" class="1005" name="xor_ln114_3_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="8" slack="1"/>
<pin id="845" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln114_3 "/>
</bind>
</comp>

<comp id="848" class="1005" name="xor_ln114_6_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="8" slack="1"/>
<pin id="850" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln114_6 "/>
</bind>
</comp>

<comp id="853" class="1005" name="xor_ln114_7_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="8" slack="1"/>
<pin id="855" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln114_7 "/>
</bind>
</comp>

<comp id="858" class="1005" name="xor_ln114_10_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="8" slack="1"/>
<pin id="860" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln114_10 "/>
</bind>
</comp>

<comp id="863" class="1005" name="buf_0_load_11_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="16" slack="1"/>
<pin id="865" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_0_load_11 "/>
</bind>
</comp>

<comp id="868" class="1005" name="xor_ln114_11_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="8" slack="1"/>
<pin id="870" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln114_11 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="72"><net_src comp="14" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="16" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="8" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="97"><net_src comp="80" pin="3"/><net_sink comp="88" pin=2"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="8" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="106"><net_src comp="98" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="112"><net_src comp="0" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="114"><net_src comp="10" pin="0"/><net_sink comp="107" pin=2"/></net>

<net id="124"><net_src comp="107" pin="3"/><net_sink comp="115" pin=2"/></net>

<net id="130"><net_src comp="0" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="8" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="132"><net_src comp="12" pin="0"/><net_sink comp="125" pin=2"/></net>

<net id="133"><net_src comp="125" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="139"><net_src comp="2" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="8" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="28" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="142"><net_src comp="134" pin="3"/><net_sink comp="88" pin=2"/></net>

<net id="148"><net_src comp="2" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="8" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="8" pin="0"/><net_sink comp="143" pin=2"/></net>

<net id="151"><net_src comp="143" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="157"><net_src comp="0" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="8" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="28" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="160"><net_src comp="152" pin="3"/><net_sink comp="115" pin=2"/></net>

<net id="166"><net_src comp="0" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="8" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="8" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="169"><net_src comp="161" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="173"><net_src comp="115" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="115" pin="7"/><net_sink comp="170" pin=0"/></net>

<net id="179"><net_src comp="68" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="18" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="184"><net_src comp="175" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="189"><net_src comp="74" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="181" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="194"><net_src comp="185" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="20" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="88" pin="7"/><net_sink comp="195" pin=1"/></net>

<net id="203"><net_src comp="22" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="204"><net_src comp="24" pin="0"/><net_sink comp="195" pin=3"/></net>

<net id="209"><net_src comp="195" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="191" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="68" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="26" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="220"><net_src comp="211" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="225"><net_src comp="74" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="217" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="230"><net_src comp="221" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="20" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="88" pin="3"/><net_sink comp="231" pin=1"/></net>

<net id="239"><net_src comp="22" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="240"><net_src comp="24" pin="0"/><net_sink comp="231" pin=3"/></net>

<net id="245"><net_src comp="231" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="227" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="68" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="30" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="256"><net_src comp="247" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="261"><net_src comp="74" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="253" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="266"><net_src comp="257" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="88" pin="7"/><net_sink comp="267" pin=0"/></net>

<net id="275"><net_src comp="267" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="263" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="68" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="32" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="286"><net_src comp="277" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="291"><net_src comp="74" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="283" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="296"><net_src comp="287" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="88" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="305"><net_src comp="297" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="293" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="68" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="34" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="316"><net_src comp="307" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="321"><net_src comp="74" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="313" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="326"><net_src comp="317" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="333"><net_src comp="20" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="115" pin="7"/><net_sink comp="327" pin=1"/></net>

<net id="335"><net_src comp="22" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="336"><net_src comp="24" pin="0"/><net_sink comp="327" pin=3"/></net>

<net id="341"><net_src comp="327" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="323" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="68" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="36" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="352"><net_src comp="343" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="357"><net_src comp="74" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="349" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="362"><net_src comp="353" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="369"><net_src comp="20" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="370"><net_src comp="115" pin="3"/><net_sink comp="363" pin=1"/></net>

<net id="371"><net_src comp="22" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="372"><net_src comp="24" pin="0"/><net_sink comp="363" pin=3"/></net>

<net id="377"><net_src comp="363" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="359" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="68" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="38" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="388"><net_src comp="379" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="393"><net_src comp="74" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="385" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="398"><net_src comp="389" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="402"><net_src comp="115" pin="7"/><net_sink comp="399" pin=0"/></net>

<net id="407"><net_src comp="399" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="395" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="40" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="417"><net_src comp="409" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="422"><net_src comp="414" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="426"><net_src comp="418" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="433"><net_src comp="20" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="434"><net_src comp="88" pin="7"/><net_sink comp="427" pin=1"/></net>

<net id="435"><net_src comp="22" pin="0"/><net_sink comp="427" pin=2"/></net>

<net id="436"><net_src comp="24" pin="0"/><net_sink comp="427" pin=3"/></net>

<net id="441"><net_src comp="427" pin="4"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="423" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="42" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="451"><net_src comp="443" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="456"><net_src comp="448" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="460"><net_src comp="452" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="467"><net_src comp="20" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="468"><net_src comp="88" pin="3"/><net_sink comp="461" pin=1"/></net>

<net id="469"><net_src comp="22" pin="0"/><net_sink comp="461" pin=2"/></net>

<net id="470"><net_src comp="24" pin="0"/><net_sink comp="461" pin=3"/></net>

<net id="475"><net_src comp="461" pin="4"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="457" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="482"><net_src comp="44" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="483"><net_src comp="477" pin="3"/><net_sink comp="88" pin=4"/></net>

<net id="489"><net_src comp="44" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="490"><net_src comp="484" pin="3"/><net_sink comp="88" pin=1"/></net>

<net id="495"><net_src comp="46" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="499"><net_src comp="491" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="504"><net_src comp="496" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="508"><net_src comp="500" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="512"><net_src comp="88" pin="7"/><net_sink comp="509" pin=0"/></net>

<net id="517"><net_src comp="509" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="505" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="523"><net_src comp="48" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="527"><net_src comp="519" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="532"><net_src comp="524" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="536"><net_src comp="528" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="540"><net_src comp="88" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="545"><net_src comp="537" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="533" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="551"><net_src comp="50" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="555"><net_src comp="547" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="560"><net_src comp="552" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="564"><net_src comp="556" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="571"><net_src comp="20" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="572"><net_src comp="115" pin="7"/><net_sink comp="565" pin=1"/></net>

<net id="573"><net_src comp="22" pin="0"/><net_sink comp="565" pin=2"/></net>

<net id="574"><net_src comp="24" pin="0"/><net_sink comp="565" pin=3"/></net>

<net id="579"><net_src comp="565" pin="4"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="561" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="585"><net_src comp="52" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="589"><net_src comp="581" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="594"><net_src comp="586" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="598"><net_src comp="590" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="605"><net_src comp="20" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="606"><net_src comp="115" pin="3"/><net_sink comp="599" pin=1"/></net>

<net id="607"><net_src comp="22" pin="0"/><net_sink comp="599" pin=2"/></net>

<net id="608"><net_src comp="24" pin="0"/><net_sink comp="599" pin=3"/></net>

<net id="613"><net_src comp="599" pin="4"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="595" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="620"><net_src comp="44" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="621"><net_src comp="615" pin="3"/><net_sink comp="115" pin=4"/></net>

<net id="626"><net_src comp="54" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="630"><net_src comp="622" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="635"><net_src comp="627" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="639"><net_src comp="631" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="643"><net_src comp="170" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="648"><net_src comp="640" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="636" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="655"><net_src comp="44" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="656"><net_src comp="644" pin="2"/><net_sink comp="650" pin=2"/></net>

<net id="657"><net_src comp="650" pin="3"/><net_sink comp="115" pin=1"/></net>

<net id="663"><net_src comp="44" pin="0"/><net_sink comp="658" pin=0"/></net>

<net id="664"><net_src comp="658" pin="3"/><net_sink comp="88" pin=4"/></net>

<net id="670"><net_src comp="44" pin="0"/><net_sink comp="665" pin=0"/></net>

<net id="671"><net_src comp="665" pin="3"/><net_sink comp="88" pin=1"/></net>

<net id="676"><net_src comp="66" pin="0"/><net_sink comp="672" pin=1"/></net>

<net id="680"><net_src comp="672" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="685"><net_src comp="677" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="689"><net_src comp="681" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="693"><net_src comp="170" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="698"><net_src comp="690" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="686" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="705"><net_src comp="44" pin="0"/><net_sink comp="700" pin=0"/></net>

<net id="706"><net_src comp="694" pin="2"/><net_sink comp="700" pin=2"/></net>

<net id="707"><net_src comp="700" pin="3"/><net_sink comp="115" pin=4"/></net>

<net id="715"><net_src comp="708" pin="1"/><net_sink comp="711" pin=1"/></net>

<net id="719"><net_src comp="711" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="727"><net_src comp="720" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="728"><net_src comp="716" pin="1"/><net_sink comp="723" pin=1"/></net>

<net id="734"><net_src comp="44" pin="0"/><net_sink comp="729" pin=0"/></net>

<net id="735"><net_src comp="723" pin="2"/><net_sink comp="729" pin=2"/></net>

<net id="736"><net_src comp="729" pin="3"/><net_sink comp="115" pin=1"/></net>

<net id="740"><net_src comp="80" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="745"><net_src comp="98" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="750"><net_src comp="107" pin="3"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="755"><net_src comp="125" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="760"><net_src comp="68" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="762"><net_src comp="757" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="763"><net_src comp="757" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="764"><net_src comp="757" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="765"><net_src comp="757" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="766"><net_src comp="757" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="767"><net_src comp="757" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="768"><net_src comp="757" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="769"><net_src comp="757" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="773"><net_src comp="74" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="775"><net_src comp="770" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="776"><net_src comp="770" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="777"><net_src comp="770" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="778"><net_src comp="770" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="779"><net_src comp="770" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="780"><net_src comp="770" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="781"><net_src comp="770" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="782"><net_src comp="770" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="786"><net_src comp="205" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="791"><net_src comp="241" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="796"><net_src comp="134" pin="3"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="801"><net_src comp="143" pin="3"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="806"><net_src comp="271" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="477" pin=2"/></net>

<net id="811"><net_src comp="301" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="484" pin=2"/></net>

<net id="816"><net_src comp="337" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="821"><net_src comp="373" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="826"><net_src comp="152" pin="3"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="831"><net_src comp="161" pin="3"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="836"><net_src comp="403" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="615" pin=2"/></net>

<net id="841"><net_src comp="437" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="846"><net_src comp="471" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="851"><net_src comp="513" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="658" pin=2"/></net>

<net id="856"><net_src comp="541" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="665" pin=2"/></net>

<net id="861"><net_src comp="575" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="866"><net_src comp="115" pin="3"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="871"><net_src comp="609" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="729" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buf_0 | {3 4 }
	Port: buf_1 | {3 4 }
	Port: p_read | {}
 - Input state : 
	Port: aes_addRoundKey.1 : buf_0 | {1 2 3 }
	Port: aes_addRoundKey.1 : buf_1 | {1 2 3 }
	Port: aes_addRoundKey.1 : p_read | {2 }
	Port: aes_addRoundKey.1 : key_idx | {2 }
  - Chain level:
	State 1
		buf_1_load : 1
		buf_1_load_9 : 1
		buf_0_load : 1
		buf_0_load_9 : 1
	State 2
		zext_ln114 : 1
		lshr_ln114 : 2
		trunc_ln114 : 3
		tmp3 : 1
		xor_ln114 : 4
		zext_ln114_1 : 1
		lshr_ln114_1 : 2
		trunc_ln114_1 : 3
		tmp_4 : 1
		xor_ln114_1 : 4
		buf_1_load_10 : 1
		buf_1_load_11 : 1
		zext_ln114_4 : 1
		lshr_ln114_4 : 2
		trunc_ln114_4 : 3
		trunc_ln114_5 : 1
		xor_ln114_4 : 4
		zext_ln114_5 : 1
		lshr_ln114_5 : 2
		trunc_ln114_6 : 3
		trunc_ln114_7 : 1
		xor_ln114_5 : 4
		zext_ln114_8 : 1
		lshr_ln114_8 : 2
		trunc_ln114_12 : 3
		tmp_93 : 1
		xor_ln114_8 : 4
		zext_ln114_9 : 1
		lshr_ln114_9 : 2
		trunc_ln114_13 : 3
		tmp_94 : 1
		xor_ln114_9 : 4
		buf_0_load_10 : 1
		buf_0_load_11 : 1
		zext_ln114_12 : 1
		lshr_ln114_12 : 2
		trunc_ln114_16 : 3
		trunc_ln114_17 : 1
		xor_ln114_12 : 4
	State 3
		zext_ln114_2 : 1
		lshr_ln114_2 : 2
		trunc_ln114_2 : 3
		tmp_s : 1
		xor_ln114_2 : 4
		zext_ln114_3 : 1
		lshr_ln114_3 : 2
		trunc_ln114_3 : 3
		tmp_92 : 1
		xor_ln114_3 : 4
		store_ln114 : 1
		store_ln114 : 1
		zext_ln114_6 : 1
		lshr_ln114_6 : 2
		trunc_ln114_8 : 3
		trunc_ln114_9 : 1
		xor_ln114_6 : 4
		zext_ln114_7 : 1
		lshr_ln114_7 : 2
		trunc_ln114_10 : 3
		trunc_ln114_11 : 1
		xor_ln114_7 : 4
		zext_ln114_10 : 1
		lshr_ln114_10 : 2
		trunc_ln114_14 : 3
		tmp_95 : 1
		xor_ln114_10 : 4
		zext_ln114_11 : 1
		lshr_ln114_11 : 2
		trunc_ln114_15 : 3
		tmp_96 : 1
		xor_ln114_11 : 4
		store_ln114 : 1
		zext_ln114_13 : 1
		lshr_ln114_13 : 2
		trunc_ln114_18 : 3
		xor_ln114_13 : 4
		tmp_58 : 4
		store_ln114 : 5
	State 4
		store_ln114 : 1
		store_ln114 : 1
		zext_ln114_14 : 1
		lshr_ln114_14 : 2
		trunc_ln114_20 : 3
		xor_ln114_14 : 4
		tmp_60 : 4
		store_ln114 : 5
		lshr_ln114_15 : 1
		trunc_ln114_22 : 2
		xor_ln114_15 : 3
		tmp_62 : 3
		store_ln114 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |    lshr_ln114_fu_185    |    0    |   2171  |
|          |   lshr_ln114_1_fu_221   |    0    |   2171  |
|          |   lshr_ln114_4_fu_257   |    0    |   2171  |
|          |   lshr_ln114_5_fu_287   |    0    |   2171  |
|          |   lshr_ln114_8_fu_317   |    0    |   2171  |
|          |   lshr_ln114_9_fu_353   |    0    |   2171  |
|          |   lshr_ln114_12_fu_389  |    0    |   2171  |
|   lshr   |   lshr_ln114_2_fu_418   |    0    |   2171  |
|          |   lshr_ln114_3_fu_452   |    0    |   2171  |
|          |   lshr_ln114_6_fu_500   |    0    |   2171  |
|          |   lshr_ln114_7_fu_528   |    0    |   2171  |
|          |   lshr_ln114_10_fu_556  |    0    |   2171  |
|          |   lshr_ln114_11_fu_590  |    0    |   2171  |
|          |   lshr_ln114_13_fu_631  |    0    |   2171  |
|          |   lshr_ln114_14_fu_681  |    0    |   2171  |
|          |   lshr_ln114_15_fu_711  |    0    |   2171  |
|----------|-------------------------|---------|---------|
|          |     add_ln114_fu_175    |    0    |    15   |
|          |    add_ln114_1_fu_211   |    0    |    15   |
|          |    add_ln114_4_fu_247   |    0    |    15   |
|          |    add_ln114_5_fu_277   |    0    |    15   |
|          |    add_ln114_8_fu_307   |    0    |    15   |
|          |    add_ln114_9_fu_343   |    0    |    15   |
|          |   add_ln114_12_fu_379   |    0    |    15   |
|    add   |    add_ln114_2_fu_409   |    0    |    15   |
|          |    add_ln114_3_fu_443   |    0    |    15   |
|          |    add_ln114_6_fu_491   |    0    |    15   |
|          |    add_ln114_7_fu_519   |    0    |    15   |
|          |   add_ln114_10_fu_547   |    0    |    15   |
|          |   add_ln114_11_fu_581   |    0    |    15   |
|          |   add_ln114_13_fu_622   |    0    |    15   |
|          |   add_ln114_14_fu_672   |    0    |    15   |
|----------|-------------------------|---------|---------|
|          |     xor_ln114_fu_205    |    0    |    8    |
|          |    xor_ln114_1_fu_241   |    0    |    8    |
|          |    xor_ln114_4_fu_271   |    0    |    8    |
|          |    xor_ln114_5_fu_301   |    0    |    8    |
|          |    xor_ln114_8_fu_337   |    0    |    8    |
|          |    xor_ln114_9_fu_373   |    0    |    8    |
|          |   xor_ln114_12_fu_403   |    0    |    8    |
|    xor   |    xor_ln114_2_fu_437   |    0    |    8    |
|          |    xor_ln114_3_fu_471   |    0    |    8    |
|          |    xor_ln114_6_fu_513   |    0    |    8    |
|          |    xor_ln114_7_fu_541   |    0    |    8    |
|          |   xor_ln114_10_fu_575   |    0    |    8    |
|          |   xor_ln114_11_fu_609   |    0    |    8    |
|          |   xor_ln114_13_fu_644   |    0    |    8    |
|          |   xor_ln114_14_fu_694   |    0    |    8    |
|          |   xor_ln114_15_fu_723   |    0    |    8    |
|----------|-------------------------|---------|---------|
|   read   | key_idx_read_read_fu_68 |    0    |    0    |
|          |   p_read_1_read_fu_74   |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    zext_ln114_fu_181    |    0    |    0    |
|          |   zext_ln114_1_fu_217   |    0    |    0    |
|          |   zext_ln114_4_fu_253   |    0    |    0    |
|          |   zext_ln114_5_fu_283   |    0    |    0    |
|          |   zext_ln114_8_fu_313   |    0    |    0    |
|          |   zext_ln114_9_fu_349   |    0    |    0    |
|          |   zext_ln114_12_fu_385  |    0    |    0    |
|   zext   |   zext_ln114_2_fu_414   |    0    |    0    |
|          |   zext_ln114_3_fu_448   |    0    |    0    |
|          |   zext_ln114_6_fu_496   |    0    |    0    |
|          |   zext_ln114_7_fu_524   |    0    |    0    |
|          |   zext_ln114_10_fu_552  |    0    |    0    |
|          |   zext_ln114_11_fu_586  |    0    |    0    |
|          |   zext_ln114_13_fu_627  |    0    |    0    |
|          |   zext_ln114_14_fu_677  |    0    |    0    |
|          |   zext_ln114_15_fu_708  |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    trunc_ln114_fu_191   |    0    |    0    |
|          |   trunc_ln114_1_fu_227  |    0    |    0    |
|          |   trunc_ln114_4_fu_263  |    0    |    0    |
|          |   trunc_ln114_5_fu_267  |    0    |    0    |
|          |   trunc_ln114_6_fu_293  |    0    |    0    |
|          |   trunc_ln114_7_fu_297  |    0    |    0    |
|          |  trunc_ln114_12_fu_323  |    0    |    0    |
|          |  trunc_ln114_13_fu_359  |    0    |    0    |
|          |  trunc_ln114_16_fu_395  |    0    |    0    |
|          |  trunc_ln114_17_fu_399  |    0    |    0    |
|          |   trunc_ln114_2_fu_423  |    0    |    0    |
|   trunc  |   trunc_ln114_3_fu_457  |    0    |    0    |
|          |   trunc_ln114_8_fu_505  |    0    |    0    |
|          |   trunc_ln114_9_fu_509  |    0    |    0    |
|          |  trunc_ln114_10_fu_533  |    0    |    0    |
|          |  trunc_ln114_11_fu_537  |    0    |    0    |
|          |  trunc_ln114_14_fu_561  |    0    |    0    |
|          |  trunc_ln114_15_fu_595  |    0    |    0    |
|          |  trunc_ln114_18_fu_636  |    0    |    0    |
|          |  trunc_ln114_19_fu_640  |    0    |    0    |
|          |  trunc_ln114_20_fu_686  |    0    |    0    |
|          |  trunc_ln114_21_fu_690  |    0    |    0    |
|          |  trunc_ln114_22_fu_716  |    0    |    0    |
|          |  trunc_ln114_23_fu_720  |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |       tmp3_fu_195       |    0    |    0    |
|          |       tmp_4_fu_231      |    0    |    0    |
|          |      tmp_93_fu_327      |    0    |    0    |
|partselect|      tmp_94_fu_363      |    0    |    0    |
|          |       tmp_s_fu_427      |    0    |    0    |
|          |      tmp_92_fu_461      |    0    |    0    |
|          |      tmp_95_fu_565      |    0    |    0    |
|          |      tmp_96_fu_599      |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |      tmp_44_fu_477      |    0    |    0    |
|          |      tmp_46_fu_484      |    0    |    0    |
|          |      tmp_56_fu_615      |    0    |    0    |
|bitconcatenate|      tmp_58_fu_650      |    0    |    0    |
|          |      tmp_48_fu_658      |    0    |    0    |
|          |      tmp_50_fu_665      |    0    |    0    |
|          |      tmp_60_fu_700      |    0    |    0    |
|          |      tmp_62_fu_729      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |  35089  |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|buf_0_addr_10_reg_823|    2   |
|buf_0_addr_11_reg_828|    2   |
| buf_0_addr_9_reg_752|    2   |
|  buf_0_addr_reg_747 |    2   |
|buf_0_load_11_reg_863|   16   |
|buf_1_addr_10_reg_793|    2   |
|buf_1_addr_11_reg_798|    2   |
| buf_1_addr_9_reg_742|    2   |
|  buf_1_addr_reg_737 |    2   |
| key_idx_read_reg_757|    8   |
|   p_read_1_reg_770  |   768  |
|       reg_170       |   16   |
| xor_ln114_10_reg_858|    8   |
| xor_ln114_11_reg_868|    8   |
| xor_ln114_12_reg_833|    8   |
| xor_ln114_1_reg_788 |    8   |
| xor_ln114_2_reg_838 |    8   |
| xor_ln114_3_reg_843 |    8   |
| xor_ln114_4_reg_803 |    8   |
| xor_ln114_5_reg_808 |    8   |
| xor_ln114_6_reg_848 |    8   |
| xor_ln114_7_reg_853 |    8   |
| xor_ln114_8_reg_813 |    8   |
| xor_ln114_9_reg_818 |    8   |
|  xor_ln114_reg_783  |    8   |
+---------------------+--------+
|        Total        |   928  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_88 |  p0  |   4  |   2  |    8   ||    17   |
|  grp_access_fu_88 |  p1  |   2  |  16  |   32   ||    9    |
|  grp_access_fu_88 |  p2  |   4  |   0  |    0   ||    17   |
|  grp_access_fu_88 |  p4  |   2  |   2  |    4   ||    9    |
| grp_access_fu_115 |  p0  |   4  |   2  |    8   ||    17   |
| grp_access_fu_115 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_115 |  p2  |   4  |   0  |    0   ||    17   |
| grp_access_fu_115 |  p4  |   2  |   2  |    4   ||    9    |
|      reg_170      |  p0  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   120  || 7.70914 ||   113   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  35089 |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   113  |
|  Register |    -   |   928  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   928  |  35202 |
+-----------+--------+--------+--------+
