(S (NP (DT A) (JJ practical) (NP (JJ deep) (JJ neural) (NN network) (POS 's)) (PRN (-LRB- -LRB-) (NNP DNN) (-RRB- -RRB-)) (NN evaluation)) (VP (VBZ involves) (NP (NP (NNS thousands)) (PP (IN of) (NP (NN multiply-and-accumulate) (PRN (-LRB- -LRB-) (NNP MAC) (-RRB- -RRB-)) (NNS operations))))) (. .))
(S (S (VP (TO To) (VP (VB extend) (NP (NP (NNP DNN) (POS 's)) (JJ superior) (NN inference) (NNS capabilities)) (PP (TO to) (NP (ADJP (NN energy) (VBN constrained)) (NNS devices)))))) (, ,) (NP (NP (NNS architectures) (CC and) (NNS circuits)) (SBAR (WHNP (WDT that)) (S (VP (VBP minimize) (NP (JJ energy-per-MAC)))))) (VP (MD must) (VP (VB be) (VP (VBN developed)))) (. .))
(S (PP (IN In) (NP (DT this) (NN respect))) (, ,) (NP (JJ analog) (JJ delay-based) (NNP MAC)) (VP (VBZ is) (ADJP (JJ advantageous)) (PP (JJ due) (TO to) (NP (NP (NP (NNS reasons)) (ADJP (DT both) (JJ extrinsic) (CC and) (JJ intrinsic) (PP (TO to) (NP (DT the) (NNP MAC) (NN implementation))))) (: -) (NP (NP (NP (PRN (-LRB- -LRB-) (CD 1) (-RRB- -RRB-)) (JJR lower) (NN fixed-point) (NN precision) (NN requirement)) (PP (IN for) (NP (NP (DT a) (NNP DNN) (POS 's)) (NN evaluation)))) (, ,) (NP (NP (PRN (-LRB- -LRB-) (CD 2) (-RRB- -RRB-)) (NP (JJR better) (JJ dynamic) (NN range))) (PP (IN than) (NP (JJ charge-based) (NN accumulation))) (, ,) (PP (IN for) (NP (JJR smaller) (NN technology) (NNS nodes)))) (, ,) (CC and) (NP (PRN (-LRB- -LRB-) (CD 3) (-RRB- -RRB-)) (NP (NN simpler) (JJ analog-digital) (NN interfacing))))))) (. .))
(S (S (VP (VBG Implementing) (NP (NNP DNNs)) (S (VP (VBG using) (NP (JJ delay-based) (NNP MAC)))))) (VP (VBZ requires) (NP (NP (JJ mixed-signal) (NN delay) (NNS multipliers)) (SBAR (WHNP (WDT that)) (S (VP (VBP accept) (NP (NP (ADJP (RB digitally) (VBN stored)) (NNS weights)) (CC and) (NP (NN analog) (NNS voltages))) (PP (IN as) (NP (NNS arguments)))))))) (. .))
(S (PP (TO To) (NP (DT this) (NN end))) (, ,) (NP (NP (DT a) (NN novel) (, ,) (ADJP (RB linearly) (JJ tune-able)) (NN delay-cell))) (VP (VBZ is) (VP (VBN proposed) (, ,) (SBAR (NN wherein) (, ,) (S (NP (DT the) (NN delay)) (VP (VBZ is) (VP (VBN realized) (S (VP (VBG using) (NP (NP (PRN (NP (DT an) (JJ inverted) (NNP MOS) (NN capacitor) (POS 's)) (PRN (-LRB- -LRB-) (NNP C*) (-RRB- -RRB-))) (JJ steady) (NN discharge)) (PP (IN from) (NP (DT a) (ADJP (JJ linearly) (JJ input-voltage) (JJ dependent)) (JJ initial) (NN charge)))))))))))) (. .))
(S (S (NP (DT The) (NN cell)) (VP (VBZ is) (VP (ADVP (RB analytically)) (VBN modeled)))) (, ,) (S (NP (NP (NNS constraints)) (PP (IN for) (NP (PRP$ its) (JJ functional) (NN validity)))) (VP (VBP are) (VP (VBN determined)))) (, ,) (CC and) (S (NP (NNS jitter-models)) (VP (VBP are) (VP (VBN developed)))) (. .))
(S (NP (NP (JJ Multiple) (NNS cells)) (PP (IN with) (NP (JJ scaled) (NNS delays))) (, ,) (VP (VBG corresponding) (PP (TO to) (NP (NP (DT each) (NN bit)) (PP (IN of) (NP (DT the) (JJ digital) (NN argument)))))) (, ,)) (VP (MD must) (VP (VB be) (VP (VBN cascaded) (S (VP (TO to) (VP (VB form) (NP (DT the) (NN multiplier)))))))) (. .))
(S (S (S (VP (TO To) (VP (VB realize) (NP (NP (JJ such) (JJ bit-wise) (NN delay-scaling)) (PP (IN of) (NP (DT the) (NNS cells))))))) (, ,) (NP (NP (DT a) (NN biasing) (NN circuit))) (VP (VBZ is) (VP (VBN proposed) (SBAR (WHNP (IN that)) (S (VP (VBZ generates) (NP (JJ sub-threshold) (NNS gate-voltages)) (S (VP (TO to) (VP (VB scale) (NP (NP (NNP C*) (POS 's)) (VBG discharging) (NN rate))))))))))) (, ,) (CC and) (ADVP (RB thus)) (S (NP (JJ area-expensive) (NN transistor) (NN width-scaling)) (VP (VBZ is) (VP (VBN avoided)))) (. .))
(S (PP (IN For) (NP (CD 130nm) (NNP CMOS) (NN technology))) (, ,) (NP (DT the) (NX (JJ theoretical) (NNS constraints)) (CC and) (NX (NX (NNS limits)) (PP (IN on) (NP (NN jitter))))) (VP (VBP are) (VP (VBN used) (S (VP (TO to) (VP (VP (VB find) (NP (DT the) (JJ optimal) (NN design-point))) (CC and) (VP (VB quantify) (NP (DT the) (NAC (NN jitter) (PP (IN versus) (NP (JJ bits-per-multiplier)))) (NN trade-off)))))))) (. .))
(S (NP (JJ Schematic-level) (NNS simulations)) (VP (VBP show) (NP (NP (DT a) (JJ worst-case) (NN energy-consumption)) (ADJP (NN close) (PP (TO to) (NP (NP (DT the) (NP (S (VP (NX (NN state-of-art)) (, ,) (CC and) (ADVP (RB thus)) (, ,)))) (NN feasibility)) (PP (IN of) (NP (DT the) (NN cell)))))))) (. .))
