
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000036                       # Number of seconds simulated
sim_ticks                                    36155000                       # Number of ticks simulated
final_tick                                   36155000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  76345                       # Simulator instruction rate (inst/s)
host_op_rate                                    89323                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              256084152                       # Simulator tick rate (ticks/s)
host_mem_usage                                 642704                       # Number of bytes of host memory used
host_seconds                                     0.14                       # Real time elapsed on the host
sim_insts                                       10777                       # Number of instructions simulated
sim_ops                                         12610                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           34432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           38208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              72640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        34432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         34432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        13248                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           13248                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              538                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              597                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1135                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           207                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                207                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          952344074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data         1056783294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2009127368                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     952344074                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        952344074                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       366422348                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            366422348                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       366422348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         952344074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data        1056783294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2375549716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1136                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        207                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1136                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      207                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  63424                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    7168                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   72704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                13248                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    145                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    72                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                86                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                89                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                97                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                68                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                37                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               28                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               75                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                48                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                24                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      36128500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1136                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  207                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     510                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     323                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          191                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    357.528796                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   221.147481                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   343.909303                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           51     26.70%     26.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           52     27.23%     53.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           22     11.52%     65.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           15      7.85%     73.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           10      5.24%     78.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            2      1.05%     79.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            7      3.66%     83.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      1.57%     84.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           29     15.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          191                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            7                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     129.857143                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    125.314424                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     39.231911                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             1     14.29%     14.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            1     14.29%     28.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            2     28.57%     57.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            1     14.29%     71.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1     14.29%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::200-207            1     14.29%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             7                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            7                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                7    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             7                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     11342250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                29923500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    4955000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     11445.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30195.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1754.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       198.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2010.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    366.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        15.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.55                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.85                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.74                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      792                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     109                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.74                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      26901.34                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   824040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   449625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 4102800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 622080                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              2034240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             21420315                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                58500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               29511600                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            939.448490                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE          500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1040000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      30386000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   453600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   247500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 2550600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              2034240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             20816685                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               582750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               26685375                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            849.717402                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE      1013500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1040000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      29587000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                    5362                       # Number of BP lookups
system.cpu.branchPred.condPredicted              3566                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1001                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 1525                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                     914                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             59.934426                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     535                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 45                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                   12                       # Number of system calls
system.cpu.numCycles                            72311                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              13117                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                          27292                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                        5362                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches               1449                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                         24616                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    2057                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  205                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           320                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles          714                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                      8869                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   350                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples              40000                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.792225                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.178724                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    25120     62.80%     62.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     5757     14.39%     77.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1437      3.59%     80.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     7686     19.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                40000                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.074152                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.377425                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    12246                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 15461                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     11063                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                   472                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                    758                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                  678                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   286                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                  23088                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  2932                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                    758                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    14470                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    8308                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3659                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                      9226                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                  3579                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                  20789                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                   858                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                   580                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                     19                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    188                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   2945                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands               22003                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                 95024                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups            24041                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                 13027                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                     8976                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 49                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             49                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                      1391                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                 3988                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                2966                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                45                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                      19721                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  74                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                     16884                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               345                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined            7185                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        18551                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             10                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples         40000                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.422100                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.819084                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               29950     74.88%     74.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                4833     12.08%     86.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                3688      9.22%     96.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                1441      3.60%     99.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                  88      0.22%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           40000                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    1018     31.87%     31.87% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     31.87% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     31.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     31.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     31.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     31.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     31.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     31.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     31.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     31.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     31.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     31.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     31.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     31.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     31.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     31.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     31.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     31.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     31.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     31.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     31.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     31.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     31.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     31.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     31.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     31.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     31.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     31.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     31.87% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    998     31.25%     63.12% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1178     36.88%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 10814     64.05%     64.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    5      0.03%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 3457     20.48%     84.55% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                2608     15.45%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  16884                       # Type of FU issued
system.cpu.iq.rate                           0.233491                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                        3194                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.189173                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads              77263                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes             26982                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses        15419                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  44                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                  20050                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      28                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads               18                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         1770                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           18                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          877                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           31                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            69                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                    758                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    1198                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   294                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts               19802                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                  3988                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                 2966                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 48                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     10                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   279                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             18                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect             73                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          690                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                  763                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                 15900                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                  3013                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               984                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             7                       # number of nop insts executed
system.cpu.iew.exec_refs                         5511                       # number of memory reference insts executed
system.cpu.iew.exec_branches                     2720                       # Number of branches executed
system.cpu.iew.exec_stores                       2498                       # Number of stores executed
system.cpu.iew.exec_rate                     0.219884                       # Inst execution rate
system.cpu.iew.wb_sent                          15512                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                         15435                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                      7670                       # num instructions producing a value
system.cpu.iew.wb_consumers                     12590                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.213453                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.609214                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts            6186                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               731                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples        38784                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.325134                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.018282                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        32920     84.88%     84.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         2998      7.73%     92.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         1296      3.34%     95.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          621      1.60%     97.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          442      1.14%     98.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          141      0.36%     99.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6           91      0.23%     99.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7           62      0.16%     99.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8          213      0.55%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        38784                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                10777                       # Number of instructions committed
system.cpu.commit.committedOps                  12610                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                           4307                       # Number of memory references committed
system.cpu.commit.loads                          2218                       # Number of loads committed
system.cpu.commit.membars                          26                       # Number of memory barriers committed
system.cpu.commit.branches                       2195                       # Number of branches committed
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                     10933                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  202                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu             8298     65.80%     65.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               5      0.04%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            2218     17.59%     83.43% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           2089     16.57%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             12610                       # Class of committed instruction
system.cpu.commit.bw_lim_events                   213                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                        57224                       # The number of ROB reads
system.cpu.rob.rob_writes                       38811                       # The number of ROB writes
system.cpu.timesIdled                             473                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           32311                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                       10777                       # Number of Instructions Simulated
system.cpu.committedOps                         12610                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               6.709752                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         6.709752                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.149037                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.149037                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                    17140                       # number of integer regfile reads
system.cpu.int_regfile_writes                    9062                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                     55308                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     6719                       # number of cc regfile writes
system.cpu.misc_regfile_reads                    5754                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     53                       # number of misc regfile writes
system.cpu.dcache.tags.replacements               581                       # number of replacements
system.cpu.dcache.tags.tagsinuse            15.802220                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                3575                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               597                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              5.988275                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle           1877250                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    15.802220                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.987639                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987639                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             10283                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            10283                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data         2042                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            2042                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data         1482                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1482                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           25                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           25                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           26                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           26                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data          3524                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             3524                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data         3524                       # number of overall hits
system.cpu.dcache.overall_hits::total            3524                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          742                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           742                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          524                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          524                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         1266                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1266                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         1266                       # number of overall misses
system.cpu.dcache.overall_misses::total          1266                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     38936750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     38936750                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     25343999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     25343999                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data        44250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        44250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     64280749                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     64280749                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     64280749                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     64280749                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data         2784                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         2784                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data         2006                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         2006                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           26                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           26                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data         4790                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         4790                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data         4790                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         4790                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.266523                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.266523                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.261216                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.261216                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.264301                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.264301                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.264301                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.264301                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 52475.404313                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52475.404313                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 48366.410305                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 48366.410305                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        22125                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        22125                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 50774.683254                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 50774.683254                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 50774.683254                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50774.683254                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         3011                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              42                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    71.690476                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks          207                       # number of writebacks
system.cpu.dcache.writebacks::total               207                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          284                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          284                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          385                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          385                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          669                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          669                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          669                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          669                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          458                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          458                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          139                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          139                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          597                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          597                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          597                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          597                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     23895500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     23895500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      6561000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      6561000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     30456500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     30456500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     30456500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     30456500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.164511                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.164511                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.069292                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.069292                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.124635                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.124635                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.124635                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.124635                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 52173.580786                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 52173.580786                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 47201.438849                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 47201.438849                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 51015.912898                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 51015.912898                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 51015.912898                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 51015.912898                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements               146                       # number of replacements
system.cpu.icache.tags.tagsinuse           224.964491                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                8195                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               538                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             15.232342                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   224.964491                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.439384                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.439384                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          392                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          148                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          244                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.765625                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             18266                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            18266                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst         8195                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            8195                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst          8195                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             8195                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst         8195                       # number of overall hits
system.cpu.icache.overall_hits::total            8195                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          669                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           669                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          669                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            669                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          669                       # number of overall misses
system.cpu.icache.overall_misses::total           669                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     37477490                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     37477490                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     37477490                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     37477490                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     37477490                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     37477490                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst         8864                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         8864                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst         8864                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         8864                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst         8864                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         8864                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.075474                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.075474                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.075474                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.075474                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.075474                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.075474                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 56020.164425                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56020.164425                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 56020.164425                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56020.164425                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 56020.164425                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56020.164425                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        11534                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               157                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    73.464968                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets            2                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          130                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          130                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          130                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          130                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          130                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          130                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          539                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          539                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          539                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          539                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          539                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          539                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     30145993                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     30145993                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     30145993                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     30145993                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     30145993                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     30145993                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.060808                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.060808                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.060808                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.060808                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.060808                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.060808                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 55929.486085                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55929.486085                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 55929.486085                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55929.486085                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 55929.486085                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55929.486085                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 997                       # Transaction distribution
system.membus.trans_dist::ReadResp                996                       # Transaction distribution
system.membus.trans_dist::Writeback               207                       # Transaction distribution
system.membus.trans_dist::ReadExReq               139                       # Transaction distribution
system.membus.trans_dist::ReadExResp              139                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         1077                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1401                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2478                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        34432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        51456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   85888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              1343                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                    1343    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                1343                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2454500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2868250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.9                       # Layer utilization (%)
system.membus.respLayer2.occupancy            3147500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              8.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
