This will be a DCPU-16 implementation in VHDL, ideally targeting a Nexsys 2 board.
