#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Sep 26 15:43:45 2024
# Process ID: 65472
# Current directory: E:/FPGA-ALL/fpga/project_4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent64872 E:\FPGA-ALL\fpga\project_4\project_4.xpr
# Log file: E:/FPGA-ALL/fpga/project_4/vivado.log
# Journal file: E:/FPGA-ALL/fpga/project_4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/FPGA-ALL/fpga/project_4/project_4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/FPGA-ALL/fpga/sources_1/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/VIVADO/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 817.320 ; gain = 193.773
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/FPGA-ALL/fpga/project_4/project_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Sep 26 16:11:17 2024] Launched synth_1...
Run output will be captured here: E:/FPGA-ALL/fpga/project_4/project_4.runs/synth_1/runme.log
[Thu Sep 26 16:11:17 2024] Launched impl_1...
Rexit
INFO: [Common 17-206] Exiting Vivado at Thu Sep 26 16:15:57 2024...
s/impl_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a50tcsg324-1
Top: uart_to_poker
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 996.402 ; gain = 57.508
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'uart_to_poker' [E:/FPGA-ALL/fpga/sources_1/new/uart_to_poker.v:3]
	Parameter UART_BPS bound to: 18'b011100001000000000 
	Parameter CLK_FREQ bound to: 27'b101111101011110000100000000 
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [E:/FPGA-ALL/fpga/sources_1/new/uart_rx.v:3]
	Parameter UART_BPS bound to: 18'b011100001000000000 
	Parameter CLK_FREQ bound to: 27'b101111101011110000100000000 
	Parameter BAUD_CNT_MAX bound to: 27'b000000000000000001101100100 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (1#1) [E:/FPGA-ALL/fpga/sources_1/new/uart_rx.v:3]
INFO: [Synth 8-6157] synthesizing module 'receive_poker' [E:/FPGA-ALL/fpga/sources_1/new/receive_poker.v:3]
	Parameter IDLE bound to: 8'b00000000 
	Parameter F1_STATE bound to: 8'b00000001 
	Parameter F0_STATE bound to: 8'b00000010 
	Parameter TYPE bound to: 8'b00000100 
	Parameter LEN_STATE bound to: 8'b00001000 
	Parameter Poke_feedback bound to: 8'b00010000 
	Parameter Poke_1_State bound to: 8'b00100000 
	Parameter Poke_2_State bound to: 8'b01000000 
	Parameter Poke_17_STATE bound to: 8'b10000000 
INFO: [Synth 8-155] case statement is not full and has no default [E:/FPGA-ALL/fpga/sources_1/new/receive_poker.v:41]
WARNING: [Synth 8-5788] Register cnt_2poke_reg in module receive_poker is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/FPGA-ALL/fpga/sources_1/new/receive_poker.v:47]
WARNING: [Synth 8-5788] Register cnt_17poke_reg in module receive_poker is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/FPGA-ALL/fpga/sources_1/new/receive_poker.v:48]
INFO: [Synth 8-6155] done synthesizing module 'receive_poker' (2#1) [E:/FPGA-ALL/fpga/sources_1/new/receive_poker.v:3]
INFO: [Synth 8-6157] synthesizing module 'poke_arrange' [E:/FPGA-ALL/fpga/sources_1/new/poke_arrange.v:3]
	Parameter IDLE bound to: 26'b00000000000000000000000000 
	Parameter S1 bound to: 26'b00000000000000000000000001 
	Parameter S2 bound to: 26'b00000000000000000000000010 
	Parameter S3 bound to: 26'b00000000000000000000000100 
	Parameter S4 bound to: 26'b00000000000000000000001000 
	Parameter S5 bound to: 26'b00000000000000000000010000 
	Parameter S6 bound to: 26'b00000000000000000000100000 
	Parameter S7 bound to: 26'b00000000000000000001000000 
	Parameter S8 bound to: 26'b00000000000000000010000000 
	Parameter S9 bound to: 26'b00000000000000000100000000 
	Parameter S10 bound to: 26'b00000000000000001000000000 
	Parameter S11 bound to: 26'b00000000000000010000000000 
	Parameter S12 bound to: 26'b00000000000000100000000000 
	Parameter S13 bound to: 26'b00000000000001000000000000 
	Parameter S14 bound to: 26'b00000000000010000000000000 
	Parameter S15 bound to: 26'b00000000000100000000000000 
	Parameter S16 bound to: 26'b00000000001000000000000000 
WARNING: [Synth 8-5788] Register state_reg in module poke_arrange is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/FPGA-ALL/fpga/sources_1/new/poke_arrange.v:26]
INFO: [Synth 8-6155] done synthesizing module 'poke_arrange' (3#1) [E:/FPGA-ALL/fpga/sources_1/new/poke_arrange.v:3]
INFO: [Synth 8-6157] synthesizing module 'sort' [E:/FPGA-ALL/fpga/sources_1/new/sort.v:1]
	Parameter len bound to: 16 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element k_reg was removed.  [E:/FPGA-ALL/fpga/sources_1/new/sort.v:30]
WARNING: [Synth 8-6014] Unused sequential element temp_reg was removed.  [E:/FPGA-ALL/fpga/sources_1/new/sort.v:88]
WARNING: [Synth 8-5788] Register data_in_reg[16] in module sort is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/FPGA-ALL/fpga/sources_1/new/sort.v:35]
WARNING: [Synth 8-5788] Register data_in_reg[15] in module sort is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/FPGA-ALL/fpga/sources_1/new/sort.v:35]
WARNING: [Synth 8-5788] Register data_in_reg[14] in module sort is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/FPGA-ALL/fpga/sources_1/new/sort.v:35]
WARNING: [Synth 8-5788] Register data_in_reg[13] in module sort is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/FPGA-ALL/fpga/sources_1/new/sort.v:35]
WARNING: [Synth 8-5788] Register data_in_reg[12] in module sort is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/FPGA-ALL/fpga/sources_1/new/sort.v:35]
WARNING: [Synth 8-5788] Register data_in_reg[11] in module sort is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/FPGA-ALL/fpga/sources_1/new/sort.v:35]
WARNING: [Synth 8-5788] Register data_in_reg[10] in module sort is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/FPGA-ALL/fpga/sources_1/new/sort.v:35]
WARNING: [Synth 8-5788] Register data_in_reg[9] in module sort is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/FPGA-ALL/fpga/sources_1/new/sort.v:35]
WARNING: [Synth 8-5788] Register data_in_reg[8] in module sort is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/FPGA-ALL/fpga/sources_1/new/sort.v:35]
WARNING: [Synth 8-5788] Register data_in_reg[7] in module sort is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/FPGA-ALL/fpga/sources_1/new/sort.v:35]
WARNING: [Synth 8-5788] Register data_in_reg[6] in module sort is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/FPGA-ALL/fpga/sources_1/new/sort.v:35]
WARNING: [Synth 8-5788] Register data_in_reg[5] in module sort is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/FPGA-ALL/fpga/sources_1/new/sort.v:35]
WARNING: [Synth 8-5788] Register data_in_reg[4] in module sort is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/FPGA-ALL/fpga/sources_1/new/sort.v:35]
WARNING: [Synth 8-5788] Register data_in_reg[3] in module sort is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/FPGA-ALL/fpga/sources_1/new/sort.v:35]
WARNING: [Synth 8-5788] Register data_in_reg[2] in module sort is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/FPGA-ALL/fpga/sources_1/new/sort.v:35]
WARNING: [Synth 8-5788] Register data_in_reg[1] in module sort is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/FPGA-ALL/fpga/sources_1/new/sort.v:35]
WARNING: [Synth 8-5788] Register data_in_reg[0] in module sort is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/FPGA-ALL/fpga/sources_1/new/sort.v:35]
WARNING: [Synth 8-5788] Register data_r_reg[16] in module sort is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/FPGA-ALL/fpga/sources_1/new/sort.v:93]
WARNING: [Synth 8-5788] Register data_r_reg[15] in module sort is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/FPGA-ALL/fpga/sources_1/new/sort.v:93]
WARNING: [Synth 8-5788] Register data_r_reg[14] in module sort is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/FPGA-ALL/fpga/sources_1/new/sort.v:93]
WARNING: [Synth 8-5788] Register data_r_reg[13] in module sort is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/FPGA-ALL/fpga/sources_1/new/sort.v:93]
WARNING: [Synth 8-5788] Register data_r_reg[12] in module sort is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/FPGA-ALL/fpga/sources_1/new/sort.v:93]
WARNING: [Synth 8-5788] Register data_r_reg[11] in module sort is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/FPGA-ALL/fpga/sources_1/new/sort.v:93]
WARNING: [Synth 8-5788] Register data_r_reg[10] in module sort is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/FPGA-ALL/fpga/sources_1/new/sort.v:93]
WARNING: [Synth 8-5788] Register data_r_reg[9] in module sort is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/FPGA-ALL/fpga/sources_1/new/sort.v:93]
WARNING: [Synth 8-5788] Register data_r_reg[8] in module sort is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/FPGA-ALL/fpga/sources_1/new/sort.v:93]
WARNING: [Synth 8-5788] Register data_r_reg[7] in module sort is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/FPGA-ALL/fpga/sources_1/new/sort.v:93]
WARNING: [Synth 8-5788] Register data_r_reg[6] in module sort is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/FPGA-ALL/fpga/sources_1/new/sort.v:93]
WARNING: [Synth 8-5788] Register data_r_reg[5] in module sort is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/FPGA-ALL/fpga/sources_1/new/sort.v:93]
WARNING: [Synth 8-5788] Register data_r_reg[4] in module sort is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/FPGA-ALL/fpga/sources_1/new/sort.v:93]
WARNING: [Synth 8-5788] Register data_r_reg[3] in module sort is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/FPGA-ALL/fpga/sources_1/new/sort.v:93]
WARNING: [Synth 8-5788] Register data_r_reg[2] in module sort is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/FPGA-ALL/fpga/sources_1/new/sort.v:93]
WARNING: [Synth 8-5788] Register data_r_reg[1] in module sort is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/FPGA-ALL/fpga/sources_1/new/sort.v:93]
WARNING: [Synth 8-5788] Register data_r_reg[0] in module sort is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/FPGA-ALL/fpga/sources_1/new/sort.v:93]
INFO: [Synth 8-6155] done synthesizing module 'sort' (4#1) [E:/FPGA-ALL/fpga/sources_1/new/sort.v:1]
INFO: [Synth 8-6157] synthesizing module 'poker_comp' [E:/FPGA-ALL/fpga/sources_1/new/poker_comp.v:3]
	Parameter IDLE bound to: 26'b00000000000000000000000000 
	Parameter S1 bound to: 26'b00000000000000000000000001 
	Parameter S2 bound to: 26'b00000000000000000000000010 
	Parameter S3 bound to: 26'b00000000000000000000000100 
	Parameter S4 bound to: 26'b00000000000000000000001000 
	Parameter S5 bound to: 26'b00000000000000000000010000 
	Parameter S6 bound to: 26'b00000000000000000000100000 
	Parameter S7 bound to: 26'b00000000000000000001000000 
	Parameter S8 bound to: 26'b00000000000000000010000000 
	Parameter S9 bound to: 26'b00000000000000000100000000 
	Parameter S10 bound to: 26'b00000000000000001000000000 
	Parameter S11 bound to: 26'b00000000000000010000000000 
	Parameter S12 bound to: 26'b00000000000000100000000000 
	Parameter S13 bound to: 26'b00000000000001000000000000 
	Parameter S14 bound to: 26'b00000000000010000000000000 
	Parameter S15 bound to: 26'b00000000000100000000000000 
	Parameter S16 bound to: 26'b00000000001000000000000000 
	Parameter S17 bound to: 26'b00000000010000000000000000 
WARNING: [Synth 8-5788] Register reg_poke_reg in module poker_comp is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/FPGA-ALL/fpga/sources_1/new/poker_comp.v:62]
WARNING: [Synth 8-5788] Register reg_poke2_reg in module poker_comp is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/FPGA-ALL/fpga/sources_1/new/poker_comp.v:252]
INFO: [Synth 8-6155] done synthesizing module 'poker_comp' (5#1) [E:/FPGA-ALL/fpga/sources_1/new/poker_comp.v:3]
INFO: [Synth 8-6157] synthesizing module 'Send_poker' [E:/FPGA-ALL/fpga/sources_1/new/Send_poker.v:3]
	Parameter IDLE bound to: 10'b0000000001 
	Parameter Start_send_one_poker bound to: 10'b0000000010 
	Parameter Start_send_two_poker bound to: 10'b0000000100 
	Parameter First_out bound to: 10'b0000001000 
	Parameter Sending_one_poker bound to: 10'b0000010000 
	Parameter Sending_two_poker bound to: 10'b0000100000 
	Parameter WAITE bound to: 10'b0001000000 
	Parameter NO_poker_send bound to: 10'b0010000000 
	Parameter WAITE_F0 bound to: 10'b0100000000 
	Parameter WAITE_TWO bound to: 10'b1000000000 
INFO: [Synth 8-155] case statement is not full and has no default [E:/FPGA-ALL/fpga/sources_1/new/Send_poker.v:55]
WARNING: [Synth 8-5788] Register send_one_poker_header_reg in module Send_poker is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/FPGA-ALL/fpga/sources_1/new/Send_poker.v:59]
WARNING: [Synth 8-5788] Register send_two_poker_header_reg in module Send_poker is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/FPGA-ALL/fpga/sources_1/new/Send_poker.v:63]
INFO: [Synth 8-6155] done synthesizing module 'Send_poker' (6#1) [E:/FPGA-ALL/fpga/sources_1/new/Send_poker.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [E:/FPGA-ALL/fpga/sources_1/new/uart_tx.v:3]
	Parameter UART_BPS bound to: 18'b011100001000000000 
	Parameter CLK_FREQ bound to: 27'b101111101011110000100000000 
	Parameter BAUD_CNT_MAX bound to: 27'b000000000000000001101100100 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (7#1) [E:/FPGA-ALL/fpga/sources_1/new/uart_tx.v:3]
INFO: [Synth 8-6157] synthesizing module 'flash_led' [E:/FPGA-ALL/fpga/sources_1/new/flash_led.v:2]
INFO: [Synth 8-6155] done synthesizing module 'flash_led' (8#1) [E:/FPGA-ALL/fpga/sources_1/new/flash_led.v:2]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/FPGA-ALL/fpga/sources_1/new/uart_to_poker.v:161]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [E:/FPGA-ALL/fpga/project_4/.Xil/Vivado-65472-LAPTOP-5MEG4D49/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (9#1) [E:/FPGA-ALL/fpga/project_4/.Xil/Vivado-65472-LAPTOP-5MEG4D49/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'sort_inst'. This will prevent further optimization [E:/FPGA-ALL/fpga/sources_1/new/uart_to_poker.v:96]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'your_instance_name'. This will prevent further optimization [E:/FPGA-ALL/fpga/sources_1/new/uart_to_poker.v:161]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'poker_comp'. This will prevent further optimization [E:/FPGA-ALL/fpga/sources_1/new/uart_to_poker.v:107]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'receive_poker'. This will prevent further optimization [E:/FPGA-ALL/fpga/sources_1/new/uart_to_poker.v:68]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'Send_poker'. This will prevent further optimization [E:/FPGA-ALL/fpga/sources_1/new/uart_to_poker.v:125]
INFO: [Synth 8-6155] done synthesizing module 'uart_to_poker' (10#1) [E:/FPGA-ALL/fpga/sources_1/new/uart_to_poker.v:3]
WARNING: [Synth 8-3331] design poker_comp has unconnected port receice_poker[3]
WARNING: [Synth 8-3331] design poker_comp has unconnected port receice_poker[2]
WARNING: [Synth 8-3331] design poker_comp has unconnected port receice_poker[1]
WARNING: [Synth 8-3331] design poker_comp has unconnected port receice_poker[0]
WARNING: [Synth 8-3331] design poker_comp has unconnected port receice_poker2[15]
WARNING: [Synth 8-3331] design poker_comp has unconnected port receice_poker2[14]
WARNING: [Synth 8-3331] design poker_comp has unconnected port receice_poker2[13]
WARNING: [Synth 8-3331] design poker_comp has unconnected port receice_poker2[12]
WARNING: [Synth 8-3331] design poker_comp has unconnected port receice_poker2[11]
WARNING: [Synth 8-3331] design poker_comp has unconnected port receice_poker2[10]
WARNING: [Synth 8-3331] design poker_comp has unconnected port receice_poker2[9]
WARNING: [Synth 8-3331] design poker_comp has unconnected port receice_poker2[8]
WARNING: [Synth 8-3331] design poker_comp has unconnected port receice_poker2[3]
WARNING: [Synth 8-3331] design poker_comp has unconnected port receice_poker2[2]
WARNING: [Synth 8-3331] design poker_comp has unconnected port receice_poker2[1]
WARNING: [Synth 8-3331] design poker_comp has unconnected port receice_poker2[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1059.727 ; gain = 120.832
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1059.727 ; gain = 120.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1059.727 ; gain = 120.832
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'e:/FPGA-ALL/fpga/project_4/project_4.srcs/sources_1/ip/ila_0/ila_0.dcp' for cell 'your_instance_name'
INFO: [Netlist 29-17] Analyzing 154 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a50tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/FPGA-ALL/fpga/project_4/project_4.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'your_instance_name/inst'
Finished Parsing XDC File [e:/FPGA-ALL/fpga/project_4/project_4.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'your_instance_name/inst'
Parsing XDC File [E:/FPGA-ALL/fpga/project_4/project_4.srcs/constrs_1/new/ila_1.xdc]
Finished Parsing XDC File [E:/FPGA-ALL/fpga/project_4/project_4.srcs/constrs_1/new/ila_1.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1430.961 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 108 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 108 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1476.074 ; gain = 537.180
36 Infos, 60 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1476.074 ; gain = 537.180
exit
INFO: [Common 17-206] Exiting Vivado at Thu Sep 26 16:15:52 2024...
