m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/vhdlp22/Desktop
T_opt
!s110 1502112041
V?5[zIBSZHaU^LkzQ1@HKS0
04 9 4 work testbench fast 0
=1-001e67589ce5-59886929-1e0f-1e52e
o-quiet -auto_acc_if_foreign -work mem_tb
n@_opt
OL;O;10.3d;59
R0
vmemory
Z1 DXx6 sv_std 3 std 0 22 <EOTafDcUY:cQeO^ICn]m3
Z2 V`JN@9S9cnhjKRR_L]QIcM3
r1
!s85 0
31
!i10b 1
!s100 An=R:H>h3K[onT5[DN1<;0
IFP;JmPAe`6DMzcz5cb]XK3
!s105 memory_sv_unit
S1
Z3 d/home/vhdlp22/Desktop/HDLLab_Git/HDL_Lab_2017/HDL_Lab/sources/testbench/memory_testbench
w1501509755
8/home/vhdlp22/Desktop/HDLLab_Git/HDL_Lab_2017/HDL_Lab/sources/testbench/memory_testbench/memory.sv
F/home/vhdlp22/Desktop/HDLLab_Git/HDL_Lab_2017/HDL_Lab/sources/testbench/memory_testbench/memory.sv
L0 9
Z4 OL;L;10.3d;59
!s108 1502113467.142416
!s107 /home/vhdlp22/Desktop/HDLLab_Git/HDL_Lab_2017/HDL_Lab/sources/testbench/memory_testbench/memory.sv|
!s90 -reportprogress|300|-work|mem_tb|-vopt|-sv|-stats=none|/home/vhdlp22/Desktop/HDLLab_Git/HDL_Lab_2017/HDL_Lab/sources/testbench/memory_testbench/memory.sv|
!i113 0
Z5 o-work mem_tb -sv -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
vmemory_control_fsm
R2
r1
!s85 0
31
!i10b 1
!s100 3WMH:c9bQI[_KUTAm<bP71
IVfX[o6WkmWCh^f2beKWZc0
R3
w1501771539
8/home/vhdlp22/Desktop/HDLLab_Git/HDL_Lab_2017/HDL_Lab/sources/rtl/memory/memory_control_fsm.v
F/home/vhdlp22/Desktop/HDLLab_Git/HDL_Lab_2017/HDL_Lab/sources/rtl/memory/memory_control_fsm.v
Z6 L0 35
R4
!s108 1502113467.289859
!s107 /home/vhdlp22/Desktop/HDLLab_Git/HDL_Lab_2017/HDL_Lab/sources/rtl/memory/memory_control_fsm.v|
!s90 -reportprogress|300|-work|mem_tb|-vopt|-stats=none|/home/vhdlp22/Desktop/HDLLab_Git/HDL_Lab_2017/HDL_Lab/sources/rtl/memory/memory_control_fsm.v|
!i113 0
Z7 o-work mem_tb -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
vmemory_interface
R2
r1
!s85 0
31
!i10b 1
!s100 `YV<3noLce`=Oa:7;:WW23
I?cFDgTebi37WNkZ2Cj5:13
R3
w1501770195
8/home/vhdlp22/Desktop/HDLLab_Git/HDL_Lab_2017/HDL_Lab/sources/rtl/memory/memory_interface.v
F/home/vhdlp22/Desktop/HDLLab_Git/HDL_Lab_2017/HDL_Lab/sources/rtl/memory/memory_interface.v
R6
R4
!s108 1502113467.359752
!s107 /home/vhdlp22/Desktop/HDLLab_Git/HDL_Lab_2017/HDL_Lab/sources/rtl/memory/memory_interface.v|
!s90 -reportprogress|300|-work|mem_tb|-vopt|-stats=none|/home/vhdlp22/Desktop/HDLLab_Git/HDL_Lab_2017/HDL_Lab/sources/rtl/memory/memory_interface.v|
!i113 0
R7
vtestbench
R1
R2
r1
!s85 0
31
!i10b 1
!s100 L?8ZZ`UYRnb<;@CPBQ>XF1
I_J7Ue;SS9U2dYh[T[`IOg3
!s105 testbench_sv_unit
S1
R3
w1502113462
8/home/vhdlp22/Desktop/HDLLab_Git/HDL_Lab_2017/HDL_Lab/sources/testbench/memory_testbench/testbench.sv
F/home/vhdlp22/Desktop/HDLLab_Git/HDL_Lab_2017/HDL_Lab/sources/testbench/memory_testbench/testbench.sv
L0 13
R4
!s108 1502113467.215166
!s107 /home/vhdlp22/Desktop/HDLLab_Git/HDL_Lab_2017/HDL_Lab/sources/testbench/memory_testbench/testbench.sv|
!s90 -reportprogress|300|-work|mem_tb|-vopt|-sv|-stats=none|/home/vhdlp22/Desktop/HDLLab_Git/HDL_Lab_2017/HDL_Lab/sources/testbench/memory_testbench/testbench.sv|
!i113 0
R5
