module student_circuit_Q1 (
          input clk, clear,
          input [7:0] cct_input,
	  output reg [7:0] cct_output // for preamble
          // output [7:0] cct_output  // for the answers
			 );

wire [2:0] count;
			 
always @ (posedge clk)
if (clear == 1'b1 ) cct_output = 8'd0;
else if (count < 5 ) cct_output = cct_input;
else cct_output = ~cct_input;

endmodule
