// Seed: 1842281919
module module_0 (
    output wor id_0,
    input wor id_1,
    output uwire id_2,
    input tri id_3,
    output uwire id_4,
    input tri0 id_5,
    input wor id_6,
    output tri1 id_7,
    input wire id_8,
    input tri id_9,
    output tri id_10,
    output wand id_11,
    output wire id_12,
    input tri1 id_13,
    input tri0 id_14,
    input wire id_15,
    input tri id_16,
    input tri0 id_17,
    output supply1 id_18,
    input uwire id_19,
    input wor id_20,
    input wor id_21,
    output wand id_22
);
  assign id_18 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    input wire id_2,
    output wand id_3,
    input wire id_4
);
  wire  id_6;
  uwire id_7;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3,
      id_2,
      id_3,
      id_0,
      id_1,
      id_3,
      id_2,
      id_4,
      id_3,
      id_3,
      id_3,
      id_0,
      id_1,
      id_1,
      id_1,
      id_2,
      id_3,
      id_0,
      id_1,
      id_0,
      id_3
  );
  assign modCall_1.type_27 = 0;
  wire id_8;
  wire id_9 = id_9(1, id_7);
endmodule
