# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"testbench_time_synth.v" \
"../../../../../adder_8bit.srcs/sim_1/new/adder_tb.v" \

# Do not sort compile order
nosort
