// Seed: 2279524715
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  wire id_5;
  wire id_6;
  module_0(
      id_3, id_6, id_3, id_2
  );
  assign id_2 = id_4;
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wor id_3 = 1;
  module_0(
      id_3, id_3, id_3, id_1
  );
  always id_3 = id_1;
  always_latch id_3 = id_3;
endmodule
