Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,2383
design__instance__area,28941.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0006195128662511706
power__switching__total,0.00012800152762793005
power__leakage__total,7.444247103194357E-7
power__total,0.0007482588407583535
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.25924341185311883
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.25882252629257996
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.11943307791911781
timing__setup__ws__corner:nom_fast_1p32V_m40C,11.526556035899729
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.119433
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.26392397347943575
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.26139616211432654
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6455059447448647
timing__setup__ws__corner:nom_slow_1p08V_125C,11.20178648212391
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.645506
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2608204837042015
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.25942576599007083
timing__hold__ws__corner:nom_typ_1p20V_25C,0.31215320101176847
timing__setup__ws__corner:nom_typ_1p20V_25C,11.40902338229676
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.312153
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25924341185311883
clock__skew__worst_setup,0.25882252629257996
timing__hold__ws,0.11943307791911781
timing__setup__ws,11.20178648212391
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.119433
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,1262
design__instance__area__stdcell,20577.1
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.71099
design__instance__utilization__stdcell,0.71099
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,8
design__instance__area__class:buffer,58.0608
design__instance__count__class:inverter,26
design__instance__area__class:inverter,141.523
design__instance__count__class:sequential_cell,144
design__instance__area__class:sequential_cell,7177.77
design__instance__count__class:multi_input_combinational_cell,704
design__instance__area__class:multi_input_combinational_cell,6633.45
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,315
design__instance__area__class:timing_repair_buffer,5323.45
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,24420.1
design__violations,0
design__instance__count__class:clock_buffer,49
design__instance__area__class:clock_buffer,1155.77
design__instance__count__class:clock_inverter,16
design__instance__area__class:clock_inverter,87.0912
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,248
global_route__vias,7708
global_route__wirelength,41214
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1265
route__net__special,2
route__drc_errors__iter:0,324
route__wirelength__iter:0,25908
route__drc_errors__iter:1,71
route__wirelength__iter:1,25644
route__drc_errors__iter:2,34
route__wirelength__iter:2,25559
route__drc_errors__iter:3,0
route__wirelength__iter:3,25570
route__drc_errors,0
route__wirelength,25570
route__vias,6721
route__vias__singlecut,6721
route__vias__multicut,0
design__disconnected_pin__count,2
design__critical_disconnected_pin__count,0
route__wirelength__max,410.615
design__instance__count__class:fill_cell,1121
design__instance__area__class:fill_cell,8364.38
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,18
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,18
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,18
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,18
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19979
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19989
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000205693
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000207165
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.000107442
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000207165
design_powergrid__voltage__worst,0.000207165
design_powergrid__voltage__worst__net:VPWR,1.19979
design_powergrid__drop__worst,0.000207165
design_powergrid__drop__worst__net:VPWR,0.000205693
design_powergrid__voltage__worst__net:VGND,0.000207165
design_powergrid__drop__worst__net:VGND,0.000207165
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000109000000000000006714247213768231858921353705227375030517578125
ir__drop__worst,0.00020599999999999999279569340426832013690727762877941131591796875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
