```
e579cb7d: Sort intrinsic lists alphabetically. (Victor Khimenko <khim@google.com>)
472a19ab: Style fix (Victor Khimenko <khim@google.com>)
1106f16e: Sort instructions alphabetically. (Victor Khimenko <khim@google.com>)
9868a68e: Sort instructions alphabetically. (Victor Khimenko <khim@google.com>)
c6aeef13: Add YMMRegister and few instructions that could use 256bit registers (Victor Khimenko <khim@google.com>)
9fc4a870: Add YMMRegister and few instructions that could use 256bit registers (Victor Khimenko <khim@google.com>)
201e5355: Add Lock Xadd* instructions (Richard Fung <richardfung@google.com>)
0e777417: Move code_gen_lib to AOSP (dimitry <dimitry@google.com>)
ca5b2018: [intrinsics] Move macro_assembler-inl.h into all_to_x86_32_or_x86_64 sub... (Victor Khimenko <khim@google.com>)
f2d530d2: Allow unused arguments to text asm intrinsics (Anthony Jones <anthonyjon@google.com>)
d17dbe6c: Allow unused arguments to text asm intrinsics (Anthony Jones <anthonyjon@google.com>)
b792b306: Create MulSubF64x2 arm64 instruction test (Anthony Jones <anthonyjon@google.com>)
c9bc6015: Check inputs to intrinsic >= inputs to instruction (Anthony Jones <anthonyjon@google.com>)
14f23d61: Create MulSubF64x2 arm64 instruction test (Anthony Jones <anthonyjon@google.com>)
144bfc3d: Check inputs to intrinsic >= inputs to instruction (Anthony Jones <anthonyjon@google.com>)
a4062c79: Create MulAddF64 Arm64 test (Anthony Jones <anthonyjon@google.com>)
606f5c0a: Create MulAddF64 Arm64 test (Anthony Jones <anthonyjon@google.com>)
ef1f32b9: Add Lock Xadd* instructions (Richard Fung <richardfung@google.com>)
d94189e6: Stop redefining __NR_memfd_create. (Elliott Hughes <enh@google.com>)
92f4a10e: Move code_gen_lib to AOSP (dimitry <dimitry@google.com>)
d8193677: Restructure code a bit (dimitry <dimitry@google.com>)
24d2086b: Restructure code a bit (dimitry <dimitry@google.com>)
ca71ccdf: [intrinsics] Move macro_assembler-inl.h into all_to_x86_32_or_x86_64 sub... (Victor Khimenko <khim@google.com>)
525854fb: Create SubInt32x4 and SubInt32x2 Arm64 Insn tests (Anthony Jones <anthonyjon@google.com>)
b7c159f0: Add rounding mode template type to intrinsics (Anthony Jones <anthonyjon@google.com>)
fa393898: Add rounding mode template type to gen_asm.py (Anthony Jones <anthonyjon@google.com>)
789a5ee7: Create SubInt32x4 and SubInt32x2 Arm64 Insn tests (Anthony Jones <anthonyjon@google.com>)
23864f29: Add rounding mode template type to gen_asm.py (Anthony Jones <anthonyjon@google.com>)
46b9f94c: Add rounding mode template type to intrinsics (Anthony Jones <anthonyjon@google.com>)
5765aad4: Remove old file.h and scoped_sigaction.h (dimitry <dimitry@google.com>)
1cb399be: Add omitted defines in TypeTraits (Victor Khimenko <khim@google.com>)
7b97db6d: Automatic inlining checks NoNans using static assert (Anthony Jones <anthonyjon@google.com>)
e9641a93: Add omitted defines in TypeTraits (Victor Khimenko <khim@google.com>)
cbf46c08: Automatic inlining checks NoNans using static assert (Anthony Jones <anthonyjon@google.com>)
143093b3: [intrinsics] Support corner case in template intrinsics. (Victor Khimenko <khim@google.com>)
dfb8b192: [intrinsics] Support corner case in template intrinsics. (Victor Khimenko <khim@google.com>)
4fc24393: Add script to help with cherry-picking. (Victor Khimenko <khim@google.com>)
f8f2f070: Remove invert-carry flag (Anthony Jones <anthonyjon@google.com>)
8f3e0a97: Create local experiment platform capability (Anthony Jones <anthonyjon@google.com>)
7350ebe7: Add script to help with cherry-picking. (Victor Khimenko <khim@google.com>)
82ee9a4c: Introduce invert carry config flag (Anthony Jones <anthonyjon@google.com>)
167d2e6d: Create local experiment platform capability (Anthony Jones <anthonyjon@google.com>)
61a10e72: Remove invert-carry flag (Anthony Jones <anthonyjon@google.com>)
4ad1b903: Make JNI copy for guest (dimitry <dimitry@google.com>)
c0c6ec35: Move generated code to 32bit address space. (dimitry <dimitry@google.com>)
ba204ddc: Move generated code to 32bit address space. (dimitry <dimitry@google.com>)
e5604745: runtime: arm64: Fix inline assembly (Jeremiah Griffin <jzgriffin@google.com>)
4f152ef7: Introduce invert carry config flag (Anthony Jones <anthonyjon@google.com>)
3d4566e0: Move exec_region factories to runtime_primitives (dimitry <dimitry@google.com>)
c3d39fb7: Move exec_region factories to runtime_primitives (dimitry <dimitry@google.com>)
92d753c4: tiny_loader: Implement CalculateLoadSize (dimitry <dimitry@google.com>)
8e7db6bb: Add ScopedFd and use it in tiny_loader (dimitry <dimitry@google.com>)
af0cffcb: tiny_loader: Add OpenFile method to ElfTinyLoader (dimitry <dimitry@google.com>)
d18244a6: Create ArenaSet class (Anthony Jones <anthonyjon@google.com>)
56bfc112: Allow AmoAdd to be used with unsigned types (Richard Fung <richardfung@google.com>)
133345dc: Allow separate return type for AmoMin/Max (Richard Fung <richardfung@google.com>)
f438b792: code_pool: align regions on cache line size (Lev Rumyantsev <levarum@google.com>)
2ee8d00d: [gen_intrinsics.py] Add Float16 type (Victor Khimenko <khim@google.com>)
69743e37: Minor cleanup (Victor Khimenko <khim@google.com>)
7648bf53: Refactoring: Introduce HostCodeAddr type for translation cache (dimitry <dimitry@google.com>)
31373a53: Refactoring: Introduce HostCodeAddr type for translation cache (dimitry <dimitry@google.com>)
213de89a: code_pool: align regions on cache line size (Lev Rumyantsev <levarum@google.com>)
9c5333b4: Add riscv64 backend stubs (David Coroian <davidcoroian@google.com>)
039548cd: Add riscv64 in code gen lib headers (David Coroian <davidcoroian@google.com>)
19cabdef: Rename all symbols from light to lite (translator) (David Coroian <davidcoroian@google.com>)
e7001354: Add riscv64 backend stubs (David Coroian <davidcoroian@google.com>)
58de558e: Add riscv64 in code gen lib headers (David Coroian <davidcoroian@google.com>)
7aa7a38f: Add berberis_entry_Interpret in riscv runtime library (David Coroian <davidcoroian@google.com>)
2ffe2021: Rename all symbols from light to lite (translator) (David Coroian <davidcoroian@google.com>)
14799669: Add berberis_entry_Interpret in riscv runtime library (David Coroian <davidcoroian@google.com>)
afd118b4: Add anthonyjon and richardfung to OWNERS (dimitry <dimitry@google.com>)
73c53486: Create ArenaSet class (Anthony Jones <anthonyjon@google.com>)
2c70733d: Allow separate return type for AmoMin/Max (Richard Fung <richardfung@google.com>)
2f8cb93e: runtime: riscv64: Implement translator for arm64 hosts (Jeremiah Griffin <jzgriffin@google.com>)
399d6300: runtime: Implement arm64 host runtime library (Jeremiah Griffin <jzgriffin@google.com>)
8d846108: Allow unsigned types for Atomic intrinsics (Richard Fung <richardfung@google.com>)
93664e5a: Include intrinsics/common/intrinsics.h in intrinsics_atomics_impl.h (Richard Fung <richardfung@google.com>)
10475eb9: Add kNumGuestSimdRegs to guest_state_arch.h (Victor Khimenko <khim@google.com>)
3696a09c: Add sext.b/h riscv assembler instructions (David Coroian <davidcoroian@google.com>)
2328358c: runtime: Add stub arm64 host runtime library (Jeremiah Griffin <jzgriffin@google.com>)
e91c01ab: guest_os_prim: Enable on arm64 (Jeremiah Griffin <jzgriffin@google.com>)
890a7e3f: guest_abi: riscv64: Enable on arm64 (Jeremiah Griffin <jzgriffin@google.com>)
e908ae27: runtime: Enable headers on arm64 (Jeremiah Griffin <jzgriffin@google.com>)
2e951063: runtime_prim: Enable on arm64 hosts (Jeremiah Griffin <jzgriffin@google.com>)
c1d3cfe7: guest_os_prim: riscv64: Make gen_syscall_numbers host-specific (Jeremiah Griffin <jzgriffin@google.com>)
56cd8f73: runtime: riscv64: Separate x86_64-only code (Jeremiah Griffin <jzgriffin@google.com>)
fa969bb5: runtime: riscv64: Move to subdirectory (Jeremiah Griffin <jzgriffin@google.com>)
1594e7d6: Explicitly disable Jmp/Jcc to integrals greater than uintptr_t (dimitry <dimitry@google.com>)
bb92a4b9: Add sext.b/h riscv assembler instructions (David Coroian <davidcoroian@google.com>)
8c789f29: Include intrinsics/common/intrinsics.h in intrinsics_atomics_impl.h (Richard Fung <richardfung@google.com>)
d5ef6db1: Add riscv assemblers negation pseudoinstructions (David Coroian <davidcoroian@google.com>)
789f33eb: Rename relative Jcc to JccRel (dimitry <dimitry@google.com>)
c361c85c: Add absolute Jmp with uintptr_t argument (dimitry <dimitry@google.com>)
fb60696f: Allow unsigned types for Atomic intrinsics (Richard Fung <richardfung@google.com>)
992a3be8: Rename relative jmp to JmpRel (dimitry <dimitry@google.com>)
a113d771: Add rotate right riscv assemblers instructions (David Coroian <davidcoroian@google.com>)
800249b6: Add bexti rv32/rv64 assembler instruction (David Coroian <davidcoroian@google.com>)
1e1ea8bb: Add sh3add riscv assembler instruction (David Coroian <davidcoroian@google.com>)
56f69c09: Move add.uw/zext.w to rv64 assembler (David Coroian <davidcoroian@google.com>)
23652cfc: Add sext.w rv64 assembler pseudoinstruction (David Coroian <davidcoroian@google.com>)
2a90b0ad: config_globals: add a flag for local experiments (Lev Rumyantsev <levarum@google.com>)
0e5611ca: Revert "Add more arithmetic conditions in riscv assembler" (Victor Khimenko <khim@google.com>)
22658b00: [Berberis][Interpreter] Support more vectors with ARM64 backend (Sijie Chen <sijiec@google.com>)
0a876759: Add riscv assemblers negation pseudoinstructions (David Coroian <davidcoroian@google.com>)
96129308: Add more arithmetic conditions in riscv assembler (David Coroian <davidcoroian@google.com>)
6407a25f: Add rotate right riscv assemblers instructions (David Coroian <davidcoroian@google.com>)
701ef615: Add bexti rv32/rv64 assembler instruction (David Coroian <davidcoroian@google.com>)
334522a9: Add sh3add riscv assembler instruction (David Coroian <davidcoroian@google.com>)
d3b2a6a1: Move add.uw/zext.w to rv64 assembler (David Coroian <davidcoroian@google.com>)
e5cb9b8e: Add sext.w rv64 assembler pseudoinstruction (David Coroian <davidcoroian@google.com>)
8bda7565: [Berberis][Interpreter] Enable implementation of vector for ARM64 (Sijie Chen <sijiec@google.com>)
ef2494f3: Allow AmoAdd to be used with unsigned types (Richard Fung <richardfung@google.com>)
b804953b: Add kNumGuestSimdRegs to guest_state_arch.h (Victor Khimenko <khim@google.com>)
962dfda5: Implement cross-platform mapping to lower 2G address space (dimitry <dimitry@google.com>)
5e351251: config_globals: add a flag for local experiments (Lev Rumyantsev <levarum@google.com>)
ccd51ee4: Add riscv add.uw assembler instruction (David Coroian <davidcoroian@google.com>)
b4731e1c: Add riscv add.uw assembler instruction (David Coroian <davidcoroian@google.com>)
db543b69: Fix ambiguous reference to Li in rv64 assembler (David Coroian <davidcoroian@google.com>)
6514481e: Add riscv assembler jump pseudoinstructions (David Coroian <davidcoroian@google.com>)
8c6838e2: Add riscv64 zero register in TextAssembler (David Coroian <davidcoroian@google.com>)
b47b45be: Fix ambiguous reference to Li in rv64 assembler (David Coroian <davidcoroian@google.com>)
921fe3ff: Add fp(frame pointer) register alias in rv64i assembler (David Coroian <davidcoroian@google.com>)
4bac3b2d: NewForever: add a private version (Lev Rumyantsev <levarum@google.com>)
a7e89ccd: Add LockCmpXchg* instructions to lir_instructions (Richard Fung <richardfung@google.com>)
5f686879: x86: Add support for AL register (Richard Fung <richardfung@google.com>)
08ff954d: Add comparison to zero riscv assembler pseudoinstructions (David Coroian <davidcoroian@google.com>)
36f86d65: Rename constant kLightTranslated to kLiteTranslated (David Coroian <davidcoroian@google.com>)
25b9e97c: Part 3: No static storage for GuestThreadMap (Lev Rumyantsev <levarum@google.com>)
a9cb15f0: Part 2: No static storage for translation primitives (Lev Rumyantsev <levarum@google.com>)
f10c6355: Add Xchg* instructions to LIR allowlist (Richard Fung <richardfung@google.com>)
5f530827: Add vector register type in riscv assembler (David Coroian <davidcoroian@google.com>)
ed977177: Implement branch riscv pseudoinstructions (David Coroian <davidcoroian@google.com>)
2dc63991: Implement call and tail riscv pseudoinstructions (David Coroian <davidcoroian@google.com>)
9dec88b5: Implement ret riscv pseudoinstruction (David Coroian <davidcoroian@google.com>)
4665fdaf: x86: Add Xchgb and Xchgw instructions (Richard Fung <richardfung@google.com>)
7e9acc15: Fix corner cases in float rounding riscv64 intrinsics (David Coroian <davidcoroian@google.com>)
40af1952: Implement li riscv pseudoinstruction (David Coroian <davidcoroian@google.com>)
d76cbfd8: Fix typo in la riscv instruction (David Coroian <davidcoroian@google.com>)
34418cad: [Berberis][Interpreter] Add implementation for OpVector Part one (Sijie Chen <sijiec@google.com>)
5301e4e8: Add pretty printing of instructions in assembler test (David Coroian <davidcoroian@google.com>)
eb9a651f: Implement runtime library for riscv (David Coroian <davidcoroian@google.com>)
599c39d7: Add GeneralReg riscv64 intrinsic binding (David Coroian <davidcoroian@google.com>)
aeb3d96a: Add riscv assembler jump pseudoinstructions (David Coroian <davidcoroian@google.com>)
d762a29f: Add fp(frame pointer) register alias in rv64i assembler (David Coroian <davidcoroian@google.com>)
3635be5a: NewForever: add a private version (Lev Rumyantsev <levarum@google.com>)
23cd56c4: Add LockCmpXchg* instructions to lir_instructions (Richard Fung <richardfung@google.com>)
b691d815: x86: Add support for AL register (Richard Fung <richardfung@google.com>)
16bba8bc: Add comparison to zero riscv assembler pseudoinstructions (David Coroian <davidcoroian@google.com>)
aba0b4ba: Rename constant kLightTranslated to kLiteTranslated (David Coroian <davidcoroian@google.com>)
9b45de03: Part 3: No static storage for GuestThreadMap (Lev Rumyantsev <levarum@google.com>)
985531e3: jni-wrapper: support arbitrary long signatures (Lev Rumyantsev <levarum@google.com>)
1ab8bf4b: [Berberis][Intrinsics] Add tests for Divu and Rem(u) (Sijie Chen <sijiec@google.com>)
524b465c: Part 2: No static storage for translation primitives (Lev Rumyantsev <levarum@google.com>)
c7d79f25: Add pretty printing of instructions in assembler test (David Coroian <davidcoroian@google.com>)
d3d25fa8: [Berberis][Intrinsics] Add intrinsics for interpreter part3 (Sijie Chen <sijiec@google.com>)
9bad806e: [Berberis][Intrinsics] Add intrinsics for interpreter part2 (Sijie Chen <sijiec@google.com>)
c9e6b4fa: [Berberis][Intrinsics] Add intrinsics for interpreter part 1 (Sijie Chen <sijiec@google.com>)
0219f45f: Implement runtime library for riscv (David Coroian <davidcoroian@google.com>)
6f76c179: Add Xchg* instructions to LIR allowlist (Richard Fung <richardfung@google.com>)
3d519006: Add vector register type in riscv assembler (David Coroian <davidcoroian@google.com>)
83e423a8: Implement branch riscv pseudoinstructions (David Coroian <davidcoroian@google.com>)
abfbe1ac: Implement call and tail riscv pseudoinstructions (David Coroian <davidcoroian@google.com>)
426df26a: Implement ret riscv pseudoinstruction (David Coroian <davidcoroian@google.com>)
44b68589: Implement li riscv pseudoinstruction (David Coroian <davidcoroian@google.com>)
b394851a: GuestLoader: remove instance mutex (Lev Rumyantsev <levarum@google.com>)
d4bbfc30: Fix corner cases in float rounding riscv64 intrinsics (David Coroian <davidcoroian@google.com>)
43fb04c9: Do not use static storage for translation primitives (Lev Rumyantsev <levarum@google.com>)
e012754f: x86: Add Xchgb and Xchgw instructions (Richard Fung <richardfung@google.com>)
3db025e0: guest_map_shadow: fix address truncation (Lev Rumyantsev <levarum@google.com>)
bd5c340b: Fix typo in la riscv instruction (David Coroian <davidcoroian@google.com>)
```

