
*** Running vivado
    with args -log TopModule.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopModule.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source TopModule.tcl -notrace
Command: synth_design -top TopModule -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12612 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 435.258 ; gain = 95.465
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TopModule' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/TopModule.sv:23]
INFO: [Synth 8-6157] synthesizing module 'CacheBuffer' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/ChaceBuffer.sv:1]
INFO: [Synth 8-4471] merging register 'dataOut_reg[14][31:0]' into 'dataOut_reg[15][31:0]' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/ChaceBuffer.sv:44]
INFO: [Synth 8-4471] merging register 'dataOut_reg[13][31:0]' into 'dataOut_reg[15][31:0]' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/ChaceBuffer.sv:44]
INFO: [Synth 8-4471] merging register 'dataOut_reg[12][31:0]' into 'dataOut_reg[15][31:0]' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/ChaceBuffer.sv:44]
INFO: [Synth 8-4471] merging register 'dataOut_reg[11][31:0]' into 'dataOut_reg[15][31:0]' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/ChaceBuffer.sv:44]
INFO: [Synth 8-4471] merging register 'dataOut_reg[10][31:0]' into 'dataOut_reg[15][31:0]' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/ChaceBuffer.sv:44]
INFO: [Synth 8-4471] merging register 'dataOut_reg[9][31:0]' into 'dataOut_reg[15][31:0]' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/ChaceBuffer.sv:44]
INFO: [Synth 8-4471] merging register 'dataOut_reg[8][31:0]' into 'dataOut_reg[15][31:0]' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/ChaceBuffer.sv:44]
INFO: [Synth 8-4471] merging register 'dataOut_reg[7][31:0]' into 'dataOut_reg[15][31:0]' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/ChaceBuffer.sv:44]
INFO: [Synth 8-4471] merging register 'dataOut_reg[6][31:0]' into 'dataOut_reg[15][31:0]' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/ChaceBuffer.sv:44]
INFO: [Synth 8-4471] merging register 'dataOut_reg[5][31:0]' into 'dataOut_reg[15][31:0]' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/ChaceBuffer.sv:44]
INFO: [Synth 8-4471] merging register 'dataOut_reg[4][31:0]' into 'dataOut_reg[15][31:0]' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/ChaceBuffer.sv:44]
INFO: [Synth 8-4471] merging register 'dataOut_reg[3][31:0]' into 'dataOut_reg[15][31:0]' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/ChaceBuffer.sv:44]
INFO: [Synth 8-4471] merging register 'dataOut_reg[2][31:0]' into 'dataOut_reg[15][31:0]' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/ChaceBuffer.sv:44]
INFO: [Synth 8-4471] merging register 'dataOut_reg[1][31:0]' into 'dataOut_reg[15][31:0]' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/ChaceBuffer.sv:44]
INFO: [Synth 8-4471] merging register 'dataOut_reg[0][31:0]' into 'dataOut_reg[15][31:0]' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/ChaceBuffer.sv:44]
WARNING: [Synth 8-6014] Unused sequential element dataOut_reg[14] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/ChaceBuffer.sv:44]
WARNING: [Synth 8-6014] Unused sequential element dataOut_reg[13] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/ChaceBuffer.sv:44]
WARNING: [Synth 8-6014] Unused sequential element dataOut_reg[12] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/ChaceBuffer.sv:44]
WARNING: [Synth 8-6014] Unused sequential element dataOut_reg[11] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/ChaceBuffer.sv:44]
WARNING: [Synth 8-6014] Unused sequential element dataOut_reg[10] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/ChaceBuffer.sv:44]
WARNING: [Synth 8-6014] Unused sequential element dataOut_reg[9] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/ChaceBuffer.sv:44]
WARNING: [Synth 8-6014] Unused sequential element dataOut_reg[8] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/ChaceBuffer.sv:44]
WARNING: [Synth 8-6014] Unused sequential element dataOut_reg[7] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/ChaceBuffer.sv:44]
WARNING: [Synth 8-6014] Unused sequential element dataOut_reg[6] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/ChaceBuffer.sv:44]
WARNING: [Synth 8-6014] Unused sequential element dataOut_reg[5] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/ChaceBuffer.sv:44]
WARNING: [Synth 8-6014] Unused sequential element dataOut_reg[4] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/ChaceBuffer.sv:44]
WARNING: [Synth 8-6014] Unused sequential element dataOut_reg[3] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/ChaceBuffer.sv:44]
WARNING: [Synth 8-6014] Unused sequential element dataOut_reg[2] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/ChaceBuffer.sv:44]
WARNING: [Synth 8-6014] Unused sequential element dataOut_reg[1] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/ChaceBuffer.sv:44]
WARNING: [Synth 8-6014] Unused sequential element dataOut_reg[0] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/ChaceBuffer.sv:44]
INFO: [Synth 8-6155] done synthesizing module 'CacheBuffer' (1#1) [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/ChaceBuffer.sv:1]
INFO: [Synth 8-6157] synthesizing module 'vector_multiplier' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'vector_multiplier' (2#1) [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:22]
INFO: [Synth 8-6157] synthesizing module 'PLcontroller' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/PLcontroller.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'PLcontroller' (3#1) [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/PLcontroller.sv:4]
INFO: [Synth 8-6157] synthesizing module 'AXIoutput' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/AXIoutput.sv:23]
	Parameter IDLE bound to: 1'b0 
	Parameter WAITING bound to: 1'b1 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/AXIoutput.sv:49]
INFO: [Synth 8-6155] done synthesizing module 'AXIoutput' (4#1) [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/AXIoutput.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'TopModule' (5#1) [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/TopModule.sv:23]
WARNING: [Synth 8-3331] design PLcontroller has unconnected port flag[3]
WARNING: [Synth 8-3331] design PLcontroller has unconnected port flag[2]
WARNING: [Synth 8-3331] design PLcontroller has unconnected port flag[1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 522.777 ; gain = 182.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 522.777 ; gain = 182.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 522.777 ; gain = 182.984
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-5545] ROM "CacheData_reg[17][15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CacheData_reg[17][15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CacheData_reg[17][14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CacheData_reg[17][14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CacheData_reg[17][13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CacheData_reg[17][13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CacheData_reg[17][12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CacheData_reg[17][12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CacheData_reg[17][11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CacheData_reg[17][11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CacheData_reg[17][10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CacheData_reg[17][10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CacheData_reg[17][9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CacheData_reg[17][9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CacheData_reg[17][8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CacheData_reg[17][8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CacheData_reg[17][7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CacheData_reg[17][7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CacheData_reg[17][6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CacheData_reg[17][6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CacheData_reg[17][5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CacheData_reg[17][5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CacheData_reg[17][4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CacheData_reg[17][4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CacheData_reg[17][3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CacheData_reg[17][3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CacheData_reg[17][2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CacheData_reg[17][2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CacheData_reg[17][1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CacheData_reg[17][1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CacheData_reg[17][1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CacheData_reg[17][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CacheData_reg[17][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "Flag" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mul_ready" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flag_count" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 637.559 ; gain = 297.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |CacheBuffer__GB0 |           1|     27722|
|2     |CacheBuffer__GB1 |           1|      9174|
|3     |CacheBuffer__GB2 |           1|     16264|
|4     |TopModule__GC0   |           1|      7038|
+------+-----------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 12    
	   2 Input      9 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 438   
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Multipliers : 
	                32x32  Multipliers := 64    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 32    
	   4 Input     32 Bit        Muxes := 7     
	   2 Input      9 Bit        Muxes := 9     
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 389   
	   4 Input      1 Bit        Muxes := 13    
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CacheBuffer 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 369   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 32    
	   4 Input     32 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 350   
	   4 Input      1 Bit        Muxes := 13    
	   3 Input      1 Bit        Muxes := 1     
Module vector_multiplier__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 17    
+---Multipliers : 
	                32x32  Multipliers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module vector_multiplier__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 17    
+---Multipliers : 
	                32x32  Multipliers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module vector_multiplier__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 17    
+---Multipliers : 
	                32x32  Multipliers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module vector_multiplier 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 17    
+---Multipliers : 
	                32x32  Multipliers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module PLcontroller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 9     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 23    
Module AXIoutput 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "CacheData_reg[17][12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CacheData_reg[17][4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CacheData_reg[17][5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CacheData_reg[17][6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CacheData_reg[17][8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CacheData_reg[17][9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CacheData_reg[17][10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CacheData_reg[17][11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CacheData_reg[17][12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CacheData_reg[17][13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CacheData_reg[17][14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CacheData_reg[17][15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CacheData_reg[17][11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CacheData_reg[17][15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CacheData_reg[17][14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CacheData_reg[17][13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CacheData_reg[17][4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CacheData_reg[17][5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CacheData_reg[17][10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CacheData_reg[17][6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CacheData_reg[17][7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CacheData_reg[17][8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CacheData_reg[17][9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CacheData_reg[17][3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CacheData_reg[17][2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CacheData_reg[17][1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CacheData_reg[17][1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CacheData_reg[17][7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CacheData_reg[17][3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CacheData_reg[17][2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CacheData_reg[17][1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CacheData_reg[17][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
WARNING: [Synth 8-6014] Unused sequential element genblk1[15].mul_vector_reg[15] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
WARNING: [Synth 8-6014] Unused sequential element genblk1[14].mul_vector_reg[14] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
WARNING: [Synth 8-6014] Unused sequential element genblk1[13].mul_vector_reg[13] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
WARNING: [Synth 8-6014] Unused sequential element genblk1[12].mul_vector_reg[12] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
WARNING: [Synth 8-6014] Unused sequential element genblk1[11].mul_vector_reg[11] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
WARNING: [Synth 8-6014] Unused sequential element genblk1[10].mul_vector_reg[10] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
WARNING: [Synth 8-6014] Unused sequential element genblk1[9].mul_vector_reg[9] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
WARNING: [Synth 8-6014] Unused sequential element genblk1[8].mul_vector_reg[8] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
WARNING: [Synth 8-6014] Unused sequential element genblk1[7].mul_vector_reg[7] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
WARNING: [Synth 8-6014] Unused sequential element genblk1[6].mul_vector_reg[6] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
WARNING: [Synth 8-6014] Unused sequential element genblk1[5].mul_vector_reg[5] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
WARNING: [Synth 8-6014] Unused sequential element genblk1[4].mul_vector_reg[4] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
WARNING: [Synth 8-6014] Unused sequential element genblk1[3].mul_vector_reg[3] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
WARNING: [Synth 8-6014] Unused sequential element genblk1[2].mul_vector_reg[2] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
WARNING: [Synth 8-6014] Unused sequential element genblk1[1].mul_vector_reg[1] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
WARNING: [Synth 8-6014] Unused sequential element genblk1[0].mul_vector_reg[0] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[15].mul_vector_reg[15], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[15].mul_vector_reg[15] is absorbed into DSP genblk1[15].mul_vector_reg[15].
DSP Report: operator p_0_out is absorbed into DSP genblk1[15].mul_vector_reg[15].
DSP Report: operator p_0_out is absorbed into DSP genblk1[15].mul_vector_reg[15].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[15].mul_vector_reg[15], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[15].mul_vector_reg[15] is absorbed into DSP genblk1[15].mul_vector_reg[15].
DSP Report: operator p_0_out is absorbed into DSP genblk1[15].mul_vector_reg[15].
DSP Report: operator p_0_out is absorbed into DSP genblk1[15].mul_vector_reg[15].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[14].mul_vector_reg[14], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[14].mul_vector_reg[14] is absorbed into DSP genblk1[14].mul_vector_reg[14].
DSP Report: operator p_0_out is absorbed into DSP genblk1[14].mul_vector_reg[14].
DSP Report: operator p_0_out is absorbed into DSP genblk1[14].mul_vector_reg[14].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[14].mul_vector_reg[14], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[14].mul_vector_reg[14] is absorbed into DSP genblk1[14].mul_vector_reg[14].
DSP Report: operator p_0_out is absorbed into DSP genblk1[14].mul_vector_reg[14].
DSP Report: operator p_0_out is absorbed into DSP genblk1[14].mul_vector_reg[14].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[13].mul_vector_reg[13], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[13].mul_vector_reg[13] is absorbed into DSP genblk1[13].mul_vector_reg[13].
DSP Report: operator p_0_out is absorbed into DSP genblk1[13].mul_vector_reg[13].
DSP Report: operator p_0_out is absorbed into DSP genblk1[13].mul_vector_reg[13].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[13].mul_vector_reg[13], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[13].mul_vector_reg[13] is absorbed into DSP genblk1[13].mul_vector_reg[13].
DSP Report: operator p_0_out is absorbed into DSP genblk1[13].mul_vector_reg[13].
DSP Report: operator p_0_out is absorbed into DSP genblk1[13].mul_vector_reg[13].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[12].mul_vector_reg[12], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[12].mul_vector_reg[12] is absorbed into DSP genblk1[12].mul_vector_reg[12].
DSP Report: operator p_0_out is absorbed into DSP genblk1[12].mul_vector_reg[12].
DSP Report: operator p_0_out is absorbed into DSP genblk1[12].mul_vector_reg[12].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[12].mul_vector_reg[12], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[12].mul_vector_reg[12] is absorbed into DSP genblk1[12].mul_vector_reg[12].
DSP Report: operator p_0_out is absorbed into DSP genblk1[12].mul_vector_reg[12].
DSP Report: operator p_0_out is absorbed into DSP genblk1[12].mul_vector_reg[12].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[11].mul_vector_reg[11], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[11].mul_vector_reg[11] is absorbed into DSP genblk1[11].mul_vector_reg[11].
DSP Report: operator p_0_out is absorbed into DSP genblk1[11].mul_vector_reg[11].
DSP Report: operator p_0_out is absorbed into DSP genblk1[11].mul_vector_reg[11].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[11].mul_vector_reg[11], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[11].mul_vector_reg[11] is absorbed into DSP genblk1[11].mul_vector_reg[11].
DSP Report: operator p_0_out is absorbed into DSP genblk1[11].mul_vector_reg[11].
DSP Report: operator p_0_out is absorbed into DSP genblk1[11].mul_vector_reg[11].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[10].mul_vector_reg[10], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[10].mul_vector_reg[10] is absorbed into DSP genblk1[10].mul_vector_reg[10].
DSP Report: operator p_0_out is absorbed into DSP genblk1[10].mul_vector_reg[10].
DSP Report: operator p_0_out is absorbed into DSP genblk1[10].mul_vector_reg[10].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[10].mul_vector_reg[10], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[10].mul_vector_reg[10] is absorbed into DSP genblk1[10].mul_vector_reg[10].
DSP Report: operator p_0_out is absorbed into DSP genblk1[10].mul_vector_reg[10].
DSP Report: operator p_0_out is absorbed into DSP genblk1[10].mul_vector_reg[10].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[9].mul_vector_reg[9], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[9].mul_vector_reg[9] is absorbed into DSP genblk1[9].mul_vector_reg[9].
DSP Report: operator p_0_out is absorbed into DSP genblk1[9].mul_vector_reg[9].
DSP Report: operator p_0_out is absorbed into DSP genblk1[9].mul_vector_reg[9].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[9].mul_vector_reg[9], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[9].mul_vector_reg[9] is absorbed into DSP genblk1[9].mul_vector_reg[9].
DSP Report: operator p_0_out is absorbed into DSP genblk1[9].mul_vector_reg[9].
DSP Report: operator p_0_out is absorbed into DSP genblk1[9].mul_vector_reg[9].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[8].mul_vector_reg[8], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[8].mul_vector_reg[8] is absorbed into DSP genblk1[8].mul_vector_reg[8].
DSP Report: operator p_0_out is absorbed into DSP genblk1[8].mul_vector_reg[8].
DSP Report: operator p_0_out is absorbed into DSP genblk1[8].mul_vector_reg[8].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[8].mul_vector_reg[8], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[8].mul_vector_reg[8] is absorbed into DSP genblk1[8].mul_vector_reg[8].
DSP Report: operator p_0_out is absorbed into DSP genblk1[8].mul_vector_reg[8].
DSP Report: operator p_0_out is absorbed into DSP genblk1[8].mul_vector_reg[8].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[7].mul_vector_reg[7], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[7].mul_vector_reg[7] is absorbed into DSP genblk1[7].mul_vector_reg[7].
DSP Report: operator p_0_out is absorbed into DSP genblk1[7].mul_vector_reg[7].
DSP Report: operator p_0_out is absorbed into DSP genblk1[7].mul_vector_reg[7].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[7].mul_vector_reg[7], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[7].mul_vector_reg[7] is absorbed into DSP genblk1[7].mul_vector_reg[7].
DSP Report: operator p_0_out is absorbed into DSP genblk1[7].mul_vector_reg[7].
DSP Report: operator p_0_out is absorbed into DSP genblk1[7].mul_vector_reg[7].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[6].mul_vector_reg[6], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[6].mul_vector_reg[6] is absorbed into DSP genblk1[6].mul_vector_reg[6].
DSP Report: operator p_0_out is absorbed into DSP genblk1[6].mul_vector_reg[6].
DSP Report: operator p_0_out is absorbed into DSP genblk1[6].mul_vector_reg[6].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[6].mul_vector_reg[6], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[6].mul_vector_reg[6] is absorbed into DSP genblk1[6].mul_vector_reg[6].
DSP Report: operator p_0_out is absorbed into DSP genblk1[6].mul_vector_reg[6].
DSP Report: operator p_0_out is absorbed into DSP genblk1[6].mul_vector_reg[6].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[5].mul_vector_reg[5], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[5].mul_vector_reg[5] is absorbed into DSP genblk1[5].mul_vector_reg[5].
DSP Report: operator p_0_out is absorbed into DSP genblk1[5].mul_vector_reg[5].
DSP Report: operator p_0_out is absorbed into DSP genblk1[5].mul_vector_reg[5].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[5].mul_vector_reg[5], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[5].mul_vector_reg[5] is absorbed into DSP genblk1[5].mul_vector_reg[5].
DSP Report: operator p_0_out is absorbed into DSP genblk1[5].mul_vector_reg[5].
DSP Report: operator p_0_out is absorbed into DSP genblk1[5].mul_vector_reg[5].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[4].mul_vector_reg[4], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[4].mul_vector_reg[4] is absorbed into DSP genblk1[4].mul_vector_reg[4].
DSP Report: operator p_0_out is absorbed into DSP genblk1[4].mul_vector_reg[4].
DSP Report: operator p_0_out is absorbed into DSP genblk1[4].mul_vector_reg[4].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[4].mul_vector_reg[4], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[4].mul_vector_reg[4] is absorbed into DSP genblk1[4].mul_vector_reg[4].
DSP Report: operator p_0_out is absorbed into DSP genblk1[4].mul_vector_reg[4].
DSP Report: operator p_0_out is absorbed into DSP genblk1[4].mul_vector_reg[4].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[3].mul_vector_reg[3], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[3].mul_vector_reg[3] is absorbed into DSP genblk1[3].mul_vector_reg[3].
DSP Report: operator p_0_out is absorbed into DSP genblk1[3].mul_vector_reg[3].
DSP Report: operator p_0_out is absorbed into DSP genblk1[3].mul_vector_reg[3].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[3].mul_vector_reg[3], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[3].mul_vector_reg[3] is absorbed into DSP genblk1[3].mul_vector_reg[3].
DSP Report: operator p_0_out is absorbed into DSP genblk1[3].mul_vector_reg[3].
DSP Report: operator p_0_out is absorbed into DSP genblk1[3].mul_vector_reg[3].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[2].mul_vector_reg[2], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[2].mul_vector_reg[2] is absorbed into DSP genblk1[2].mul_vector_reg[2].
DSP Report: operator p_0_out is absorbed into DSP genblk1[2].mul_vector_reg[2].
DSP Report: operator p_0_out is absorbed into DSP genblk1[2].mul_vector_reg[2].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[2].mul_vector_reg[2], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[2].mul_vector_reg[2] is absorbed into DSP genblk1[2].mul_vector_reg[2].
DSP Report: operator p_0_out is absorbed into DSP genblk1[2].mul_vector_reg[2].
DSP Report: operator p_0_out is absorbed into DSP genblk1[2].mul_vector_reg[2].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[1].mul_vector_reg[1], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[1].mul_vector_reg[1] is absorbed into DSP genblk1[1].mul_vector_reg[1].
DSP Report: operator p_0_out is absorbed into DSP genblk1[1].mul_vector_reg[1].
DSP Report: operator p_0_out is absorbed into DSP genblk1[1].mul_vector_reg[1].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[1].mul_vector_reg[1], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[1].mul_vector_reg[1] is absorbed into DSP genblk1[1].mul_vector_reg[1].
DSP Report: operator p_0_out is absorbed into DSP genblk1[1].mul_vector_reg[1].
DSP Report: operator p_0_out is absorbed into DSP genblk1[1].mul_vector_reg[1].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[0].mul_vector_reg[0], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[0].mul_vector_reg[0] is absorbed into DSP genblk1[0].mul_vector_reg[0].
DSP Report: operator p_0_out is absorbed into DSP genblk1[0].mul_vector_reg[0].
DSP Report: operator p_0_out is absorbed into DSP genblk1[0].mul_vector_reg[0].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[0].mul_vector_reg[0], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[0].mul_vector_reg[0] is absorbed into DSP genblk1[0].mul_vector_reg[0].
DSP Report: operator p_0_out is absorbed into DSP genblk1[0].mul_vector_reg[0].
DSP Report: operator p_0_out is absorbed into DSP genblk1[0].mul_vector_reg[0].
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
WARNING: [Synth 8-6014] Unused sequential element genblk1[15].mul_vector_reg[15] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
WARNING: [Synth 8-6014] Unused sequential element genblk1[14].mul_vector_reg[14] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
WARNING: [Synth 8-6014] Unused sequential element genblk1[13].mul_vector_reg[13] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
WARNING: [Synth 8-6014] Unused sequential element genblk1[12].mul_vector_reg[12] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
WARNING: [Synth 8-6014] Unused sequential element genblk1[11].mul_vector_reg[11] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
WARNING: [Synth 8-6014] Unused sequential element genblk1[10].mul_vector_reg[10] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
WARNING: [Synth 8-6014] Unused sequential element genblk1[9].mul_vector_reg[9] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
WARNING: [Synth 8-6014] Unused sequential element genblk1[8].mul_vector_reg[8] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
WARNING: [Synth 8-6014] Unused sequential element genblk1[7].mul_vector_reg[7] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
WARNING: [Synth 8-6014] Unused sequential element genblk1[6].mul_vector_reg[6] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
WARNING: [Synth 8-6014] Unused sequential element genblk1[5].mul_vector_reg[5] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
WARNING: [Synth 8-6014] Unused sequential element genblk1[4].mul_vector_reg[4] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
WARNING: [Synth 8-6014] Unused sequential element genblk1[3].mul_vector_reg[3] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
WARNING: [Synth 8-6014] Unused sequential element genblk1[2].mul_vector_reg[2] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
WARNING: [Synth 8-6014] Unused sequential element genblk1[1].mul_vector_reg[1] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
WARNING: [Synth 8-6014] Unused sequential element genblk1[0].mul_vector_reg[0] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[15].mul_vector_reg[15], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[15].mul_vector_reg[15] is absorbed into DSP genblk1[15].mul_vector_reg[15].
DSP Report: operator p_0_out is absorbed into DSP genblk1[15].mul_vector_reg[15].
DSP Report: operator p_0_out is absorbed into DSP genblk1[15].mul_vector_reg[15].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[15].mul_vector_reg[15], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[15].mul_vector_reg[15] is absorbed into DSP genblk1[15].mul_vector_reg[15].
DSP Report: operator p_0_out is absorbed into DSP genblk1[15].mul_vector_reg[15].
DSP Report: operator p_0_out is absorbed into DSP genblk1[15].mul_vector_reg[15].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[14].mul_vector_reg[14], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[14].mul_vector_reg[14] is absorbed into DSP genblk1[14].mul_vector_reg[14].
DSP Report: operator p_0_out is absorbed into DSP genblk1[14].mul_vector_reg[14].
DSP Report: operator p_0_out is absorbed into DSP genblk1[14].mul_vector_reg[14].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[14].mul_vector_reg[14], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[14].mul_vector_reg[14] is absorbed into DSP genblk1[14].mul_vector_reg[14].
DSP Report: operator p_0_out is absorbed into DSP genblk1[14].mul_vector_reg[14].
DSP Report: operator p_0_out is absorbed into DSP genblk1[14].mul_vector_reg[14].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[13].mul_vector_reg[13], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[13].mul_vector_reg[13] is absorbed into DSP genblk1[13].mul_vector_reg[13].
DSP Report: operator p_0_out is absorbed into DSP genblk1[13].mul_vector_reg[13].
DSP Report: operator p_0_out is absorbed into DSP genblk1[13].mul_vector_reg[13].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[13].mul_vector_reg[13], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[13].mul_vector_reg[13] is absorbed into DSP genblk1[13].mul_vector_reg[13].
DSP Report: operator p_0_out is absorbed into DSP genblk1[13].mul_vector_reg[13].
DSP Report: operator p_0_out is absorbed into DSP genblk1[13].mul_vector_reg[13].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[12].mul_vector_reg[12], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[12].mul_vector_reg[12] is absorbed into DSP genblk1[12].mul_vector_reg[12].
DSP Report: operator p_0_out is absorbed into DSP genblk1[12].mul_vector_reg[12].
DSP Report: operator p_0_out is absorbed into DSP genblk1[12].mul_vector_reg[12].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[12].mul_vector_reg[12], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[12].mul_vector_reg[12] is absorbed into DSP genblk1[12].mul_vector_reg[12].
DSP Report: operator p_0_out is absorbed into DSP genblk1[12].mul_vector_reg[12].
DSP Report: operator p_0_out is absorbed into DSP genblk1[12].mul_vector_reg[12].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[11].mul_vector_reg[11], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[11].mul_vector_reg[11] is absorbed into DSP genblk1[11].mul_vector_reg[11].
DSP Report: operator p_0_out is absorbed into DSP genblk1[11].mul_vector_reg[11].
DSP Report: operator p_0_out is absorbed into DSP genblk1[11].mul_vector_reg[11].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[11].mul_vector_reg[11], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[11].mul_vector_reg[11] is absorbed into DSP genblk1[11].mul_vector_reg[11].
DSP Report: operator p_0_out is absorbed into DSP genblk1[11].mul_vector_reg[11].
DSP Report: operator p_0_out is absorbed into DSP genblk1[11].mul_vector_reg[11].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[10].mul_vector_reg[10], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[10].mul_vector_reg[10] is absorbed into DSP genblk1[10].mul_vector_reg[10].
DSP Report: operator p_0_out is absorbed into DSP genblk1[10].mul_vector_reg[10].
DSP Report: operator p_0_out is absorbed into DSP genblk1[10].mul_vector_reg[10].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[10].mul_vector_reg[10], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[10].mul_vector_reg[10] is absorbed into DSP genblk1[10].mul_vector_reg[10].
DSP Report: operator p_0_out is absorbed into DSP genblk1[10].mul_vector_reg[10].
DSP Report: operator p_0_out is absorbed into DSP genblk1[10].mul_vector_reg[10].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[9].mul_vector_reg[9], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[9].mul_vector_reg[9] is absorbed into DSP genblk1[9].mul_vector_reg[9].
DSP Report: operator p_0_out is absorbed into DSP genblk1[9].mul_vector_reg[9].
DSP Report: operator p_0_out is absorbed into DSP genblk1[9].mul_vector_reg[9].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[9].mul_vector_reg[9], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[9].mul_vector_reg[9] is absorbed into DSP genblk1[9].mul_vector_reg[9].
DSP Report: operator p_0_out is absorbed into DSP genblk1[9].mul_vector_reg[9].
DSP Report: operator p_0_out is absorbed into DSP genblk1[9].mul_vector_reg[9].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[8].mul_vector_reg[8], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[8].mul_vector_reg[8] is absorbed into DSP genblk1[8].mul_vector_reg[8].
DSP Report: operator p_0_out is absorbed into DSP genblk1[8].mul_vector_reg[8].
DSP Report: operator p_0_out is absorbed into DSP genblk1[8].mul_vector_reg[8].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[8].mul_vector_reg[8], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[8].mul_vector_reg[8] is absorbed into DSP genblk1[8].mul_vector_reg[8].
DSP Report: operator p_0_out is absorbed into DSP genblk1[8].mul_vector_reg[8].
DSP Report: operator p_0_out is absorbed into DSP genblk1[8].mul_vector_reg[8].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[7].mul_vector_reg[7], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[7].mul_vector_reg[7] is absorbed into DSP genblk1[7].mul_vector_reg[7].
DSP Report: operator p_0_out is absorbed into DSP genblk1[7].mul_vector_reg[7].
DSP Report: operator p_0_out is absorbed into DSP genblk1[7].mul_vector_reg[7].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[7].mul_vector_reg[7], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[7].mul_vector_reg[7] is absorbed into DSP genblk1[7].mul_vector_reg[7].
DSP Report: operator p_0_out is absorbed into DSP genblk1[7].mul_vector_reg[7].
DSP Report: operator p_0_out is absorbed into DSP genblk1[7].mul_vector_reg[7].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[6].mul_vector_reg[6], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[6].mul_vector_reg[6] is absorbed into DSP genblk1[6].mul_vector_reg[6].
DSP Report: operator p_0_out is absorbed into DSP genblk1[6].mul_vector_reg[6].
DSP Report: operator p_0_out is absorbed into DSP genblk1[6].mul_vector_reg[6].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[6].mul_vector_reg[6], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[6].mul_vector_reg[6] is absorbed into DSP genblk1[6].mul_vector_reg[6].
DSP Report: operator p_0_out is absorbed into DSP genblk1[6].mul_vector_reg[6].
DSP Report: operator p_0_out is absorbed into DSP genblk1[6].mul_vector_reg[6].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[5].mul_vector_reg[5], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[5].mul_vector_reg[5] is absorbed into DSP genblk1[5].mul_vector_reg[5].
DSP Report: operator p_0_out is absorbed into DSP genblk1[5].mul_vector_reg[5].
DSP Report: operator p_0_out is absorbed into DSP genblk1[5].mul_vector_reg[5].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[5].mul_vector_reg[5], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[5].mul_vector_reg[5] is absorbed into DSP genblk1[5].mul_vector_reg[5].
DSP Report: operator p_0_out is absorbed into DSP genblk1[5].mul_vector_reg[5].
DSP Report: operator p_0_out is absorbed into DSP genblk1[5].mul_vector_reg[5].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[4].mul_vector_reg[4], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[4].mul_vector_reg[4] is absorbed into DSP genblk1[4].mul_vector_reg[4].
DSP Report: operator p_0_out is absorbed into DSP genblk1[4].mul_vector_reg[4].
DSP Report: operator p_0_out is absorbed into DSP genblk1[4].mul_vector_reg[4].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[4].mul_vector_reg[4], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[4].mul_vector_reg[4] is absorbed into DSP genblk1[4].mul_vector_reg[4].
DSP Report: operator p_0_out is absorbed into DSP genblk1[4].mul_vector_reg[4].
DSP Report: operator p_0_out is absorbed into DSP genblk1[4].mul_vector_reg[4].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[3].mul_vector_reg[3], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[3].mul_vector_reg[3] is absorbed into DSP genblk1[3].mul_vector_reg[3].
DSP Report: operator p_0_out is absorbed into DSP genblk1[3].mul_vector_reg[3].
DSP Report: operator p_0_out is absorbed into DSP genblk1[3].mul_vector_reg[3].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[3].mul_vector_reg[3], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[3].mul_vector_reg[3] is absorbed into DSP genblk1[3].mul_vector_reg[3].
DSP Report: operator p_0_out is absorbed into DSP genblk1[3].mul_vector_reg[3].
DSP Report: operator p_0_out is absorbed into DSP genblk1[3].mul_vector_reg[3].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[2].mul_vector_reg[2], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[2].mul_vector_reg[2] is absorbed into DSP genblk1[2].mul_vector_reg[2].
DSP Report: operator p_0_out is absorbed into DSP genblk1[2].mul_vector_reg[2].
DSP Report: operator p_0_out is absorbed into DSP genblk1[2].mul_vector_reg[2].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[2].mul_vector_reg[2], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[2].mul_vector_reg[2] is absorbed into DSP genblk1[2].mul_vector_reg[2].
DSP Report: operator p_0_out is absorbed into DSP genblk1[2].mul_vector_reg[2].
DSP Report: operator p_0_out is absorbed into DSP genblk1[2].mul_vector_reg[2].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[1].mul_vector_reg[1], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[1].mul_vector_reg[1] is absorbed into DSP genblk1[1].mul_vector_reg[1].
DSP Report: operator p_0_out is absorbed into DSP genblk1[1].mul_vector_reg[1].
DSP Report: operator p_0_out is absorbed into DSP genblk1[1].mul_vector_reg[1].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[1].mul_vector_reg[1], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[1].mul_vector_reg[1] is absorbed into DSP genblk1[1].mul_vector_reg[1].
DSP Report: operator p_0_out is absorbed into DSP genblk1[1].mul_vector_reg[1].
DSP Report: operator p_0_out is absorbed into DSP genblk1[1].mul_vector_reg[1].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[0].mul_vector_reg[0], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[0].mul_vector_reg[0] is absorbed into DSP genblk1[0].mul_vector_reg[0].
DSP Report: operator p_0_out is absorbed into DSP genblk1[0].mul_vector_reg[0].
DSP Report: operator p_0_out is absorbed into DSP genblk1[0].mul_vector_reg[0].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[0].mul_vector_reg[0], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[0].mul_vector_reg[0] is absorbed into DSP genblk1[0].mul_vector_reg[0].
DSP Report: operator p_0_out is absorbed into DSP genblk1[0].mul_vector_reg[0].
DSP Report: operator p_0_out is absorbed into DSP genblk1[0].mul_vector_reg[0].
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
WARNING: [Synth 8-6014] Unused sequential element genblk1[15].mul_vector_reg[15] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
WARNING: [Synth 8-6014] Unused sequential element genblk1[14].mul_vector_reg[14] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
WARNING: [Synth 8-6014] Unused sequential element genblk1[13].mul_vector_reg[13] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
WARNING: [Synth 8-6014] Unused sequential element genblk1[12].mul_vector_reg[12] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
WARNING: [Synth 8-6014] Unused sequential element genblk1[11].mul_vector_reg[11] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
WARNING: [Synth 8-6014] Unused sequential element genblk1[10].mul_vector_reg[10] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
WARNING: [Synth 8-6014] Unused sequential element genblk1[9].mul_vector_reg[9] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
WARNING: [Synth 8-6014] Unused sequential element genblk1[8].mul_vector_reg[8] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
WARNING: [Synth 8-6014] Unused sequential element genblk1[7].mul_vector_reg[7] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
WARNING: [Synth 8-6014] Unused sequential element genblk1[6].mul_vector_reg[6] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
WARNING: [Synth 8-6014] Unused sequential element genblk1[5].mul_vector_reg[5] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
WARNING: [Synth 8-6014] Unused sequential element genblk1[4].mul_vector_reg[4] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
WARNING: [Synth 8-6014] Unused sequential element genblk1[3].mul_vector_reg[3] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
WARNING: [Synth 8-6014] Unused sequential element genblk1[2].mul_vector_reg[2] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
WARNING: [Synth 8-6014] Unused sequential element genblk1[1].mul_vector_reg[1] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
WARNING: [Synth 8-6014] Unused sequential element genblk1[0].mul_vector_reg[0] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[15].mul_vector_reg[15], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[15].mul_vector_reg[15] is absorbed into DSP genblk1[15].mul_vector_reg[15].
DSP Report: operator p_0_out is absorbed into DSP genblk1[15].mul_vector_reg[15].
DSP Report: operator p_0_out is absorbed into DSP genblk1[15].mul_vector_reg[15].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[15].mul_vector_reg[15], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[15].mul_vector_reg[15] is absorbed into DSP genblk1[15].mul_vector_reg[15].
DSP Report: operator p_0_out is absorbed into DSP genblk1[15].mul_vector_reg[15].
DSP Report: operator p_0_out is absorbed into DSP genblk1[15].mul_vector_reg[15].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[14].mul_vector_reg[14], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[14].mul_vector_reg[14] is absorbed into DSP genblk1[14].mul_vector_reg[14].
DSP Report: operator p_0_out is absorbed into DSP genblk1[14].mul_vector_reg[14].
DSP Report: operator p_0_out is absorbed into DSP genblk1[14].mul_vector_reg[14].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[14].mul_vector_reg[14], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[14].mul_vector_reg[14] is absorbed into DSP genblk1[14].mul_vector_reg[14].
DSP Report: operator p_0_out is absorbed into DSP genblk1[14].mul_vector_reg[14].
DSP Report: operator p_0_out is absorbed into DSP genblk1[14].mul_vector_reg[14].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[13].mul_vector_reg[13], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[13].mul_vector_reg[13] is absorbed into DSP genblk1[13].mul_vector_reg[13].
DSP Report: operator p_0_out is absorbed into DSP genblk1[13].mul_vector_reg[13].
DSP Report: operator p_0_out is absorbed into DSP genblk1[13].mul_vector_reg[13].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[13].mul_vector_reg[13], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[13].mul_vector_reg[13] is absorbed into DSP genblk1[13].mul_vector_reg[13].
DSP Report: operator p_0_out is absorbed into DSP genblk1[13].mul_vector_reg[13].
DSP Report: operator p_0_out is absorbed into DSP genblk1[13].mul_vector_reg[13].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[12].mul_vector_reg[12], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[12].mul_vector_reg[12] is absorbed into DSP genblk1[12].mul_vector_reg[12].
DSP Report: operator p_0_out is absorbed into DSP genblk1[12].mul_vector_reg[12].
DSP Report: operator p_0_out is absorbed into DSP genblk1[12].mul_vector_reg[12].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[12].mul_vector_reg[12], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[12].mul_vector_reg[12] is absorbed into DSP genblk1[12].mul_vector_reg[12].
DSP Report: operator p_0_out is absorbed into DSP genblk1[12].mul_vector_reg[12].
DSP Report: operator p_0_out is absorbed into DSP genblk1[12].mul_vector_reg[12].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[11].mul_vector_reg[11], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[11].mul_vector_reg[11] is absorbed into DSP genblk1[11].mul_vector_reg[11].
DSP Report: operator p_0_out is absorbed into DSP genblk1[11].mul_vector_reg[11].
DSP Report: operator p_0_out is absorbed into DSP genblk1[11].mul_vector_reg[11].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[11].mul_vector_reg[11], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[11].mul_vector_reg[11] is absorbed into DSP genblk1[11].mul_vector_reg[11].
DSP Report: operator p_0_out is absorbed into DSP genblk1[11].mul_vector_reg[11].
DSP Report: operator p_0_out is absorbed into DSP genblk1[11].mul_vector_reg[11].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[10].mul_vector_reg[10], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[10].mul_vector_reg[10] is absorbed into DSP genblk1[10].mul_vector_reg[10].
DSP Report: operator p_0_out is absorbed into DSP genblk1[10].mul_vector_reg[10].
DSP Report: operator p_0_out is absorbed into DSP genblk1[10].mul_vector_reg[10].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[10].mul_vector_reg[10], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[10].mul_vector_reg[10] is absorbed into DSP genblk1[10].mul_vector_reg[10].
DSP Report: operator p_0_out is absorbed into DSP genblk1[10].mul_vector_reg[10].
DSP Report: operator p_0_out is absorbed into DSP genblk1[10].mul_vector_reg[10].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[9].mul_vector_reg[9], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[9].mul_vector_reg[9] is absorbed into DSP genblk1[9].mul_vector_reg[9].
DSP Report: operator p_0_out is absorbed into DSP genblk1[9].mul_vector_reg[9].
DSP Report: operator p_0_out is absorbed into DSP genblk1[9].mul_vector_reg[9].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[9].mul_vector_reg[9], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[9].mul_vector_reg[9] is absorbed into DSP genblk1[9].mul_vector_reg[9].
DSP Report: operator p_0_out is absorbed into DSP genblk1[9].mul_vector_reg[9].
DSP Report: operator p_0_out is absorbed into DSP genblk1[9].mul_vector_reg[9].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[8].mul_vector_reg[8], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[8].mul_vector_reg[8] is absorbed into DSP genblk1[8].mul_vector_reg[8].
DSP Report: operator p_0_out is absorbed into DSP genblk1[8].mul_vector_reg[8].
DSP Report: operator p_0_out is absorbed into DSP genblk1[8].mul_vector_reg[8].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[8].mul_vector_reg[8], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[8].mul_vector_reg[8] is absorbed into DSP genblk1[8].mul_vector_reg[8].
DSP Report: operator p_0_out is absorbed into DSP genblk1[8].mul_vector_reg[8].
DSP Report: operator p_0_out is absorbed into DSP genblk1[8].mul_vector_reg[8].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[7].mul_vector_reg[7], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[7].mul_vector_reg[7] is absorbed into DSP genblk1[7].mul_vector_reg[7].
DSP Report: operator p_0_out is absorbed into DSP genblk1[7].mul_vector_reg[7].
DSP Report: operator p_0_out is absorbed into DSP genblk1[7].mul_vector_reg[7].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[7].mul_vector_reg[7], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[7].mul_vector_reg[7] is absorbed into DSP genblk1[7].mul_vector_reg[7].
DSP Report: operator p_0_out is absorbed into DSP genblk1[7].mul_vector_reg[7].
DSP Report: operator p_0_out is absorbed into DSP genblk1[7].mul_vector_reg[7].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[6].mul_vector_reg[6], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[6].mul_vector_reg[6] is absorbed into DSP genblk1[6].mul_vector_reg[6].
DSP Report: operator p_0_out is absorbed into DSP genblk1[6].mul_vector_reg[6].
DSP Report: operator p_0_out is absorbed into DSP genblk1[6].mul_vector_reg[6].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[6].mul_vector_reg[6], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[6].mul_vector_reg[6] is absorbed into DSP genblk1[6].mul_vector_reg[6].
DSP Report: operator p_0_out is absorbed into DSP genblk1[6].mul_vector_reg[6].
DSP Report: operator p_0_out is absorbed into DSP genblk1[6].mul_vector_reg[6].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[5].mul_vector_reg[5], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[5].mul_vector_reg[5] is absorbed into DSP genblk1[5].mul_vector_reg[5].
DSP Report: operator p_0_out is absorbed into DSP genblk1[5].mul_vector_reg[5].
DSP Report: operator p_0_out is absorbed into DSP genblk1[5].mul_vector_reg[5].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[5].mul_vector_reg[5], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[5].mul_vector_reg[5] is absorbed into DSP genblk1[5].mul_vector_reg[5].
DSP Report: operator p_0_out is absorbed into DSP genblk1[5].mul_vector_reg[5].
DSP Report: operator p_0_out is absorbed into DSP genblk1[5].mul_vector_reg[5].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[4].mul_vector_reg[4], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[4].mul_vector_reg[4] is absorbed into DSP genblk1[4].mul_vector_reg[4].
DSP Report: operator p_0_out is absorbed into DSP genblk1[4].mul_vector_reg[4].
DSP Report: operator p_0_out is absorbed into DSP genblk1[4].mul_vector_reg[4].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[4].mul_vector_reg[4], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[4].mul_vector_reg[4] is absorbed into DSP genblk1[4].mul_vector_reg[4].
DSP Report: operator p_0_out is absorbed into DSP genblk1[4].mul_vector_reg[4].
DSP Report: operator p_0_out is absorbed into DSP genblk1[4].mul_vector_reg[4].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[3].mul_vector_reg[3], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[3].mul_vector_reg[3] is absorbed into DSP genblk1[3].mul_vector_reg[3].
DSP Report: operator p_0_out is absorbed into DSP genblk1[3].mul_vector_reg[3].
DSP Report: operator p_0_out is absorbed into DSP genblk1[3].mul_vector_reg[3].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[3].mul_vector_reg[3], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[3].mul_vector_reg[3] is absorbed into DSP genblk1[3].mul_vector_reg[3].
DSP Report: operator p_0_out is absorbed into DSP genblk1[3].mul_vector_reg[3].
DSP Report: operator p_0_out is absorbed into DSP genblk1[3].mul_vector_reg[3].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[2].mul_vector_reg[2], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[2].mul_vector_reg[2] is absorbed into DSP genblk1[2].mul_vector_reg[2].
DSP Report: operator p_0_out is absorbed into DSP genblk1[2].mul_vector_reg[2].
DSP Report: operator p_0_out is absorbed into DSP genblk1[2].mul_vector_reg[2].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[2].mul_vector_reg[2], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[2].mul_vector_reg[2] is absorbed into DSP genblk1[2].mul_vector_reg[2].
DSP Report: operator p_0_out is absorbed into DSP genblk1[2].mul_vector_reg[2].
DSP Report: operator p_0_out is absorbed into DSP genblk1[2].mul_vector_reg[2].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[1].mul_vector_reg[1], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[1].mul_vector_reg[1] is absorbed into DSP genblk1[1].mul_vector_reg[1].
DSP Report: operator p_0_out is absorbed into DSP genblk1[1].mul_vector_reg[1].
DSP Report: operator p_0_out is absorbed into DSP genblk1[1].mul_vector_reg[1].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[1].mul_vector_reg[1], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[1].mul_vector_reg[1] is absorbed into DSP genblk1[1].mul_vector_reg[1].
DSP Report: operator p_0_out is absorbed into DSP genblk1[1].mul_vector_reg[1].
DSP Report: operator p_0_out is absorbed into DSP genblk1[1].mul_vector_reg[1].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[0].mul_vector_reg[0], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[0].mul_vector_reg[0] is absorbed into DSP genblk1[0].mul_vector_reg[0].
DSP Report: operator p_0_out is absorbed into DSP genblk1[0].mul_vector_reg[0].
DSP Report: operator p_0_out is absorbed into DSP genblk1[0].mul_vector_reg[0].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[0].mul_vector_reg[0], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[0].mul_vector_reg[0] is absorbed into DSP genblk1[0].mul_vector_reg[0].
DSP Report: operator p_0_out is absorbed into DSP genblk1[0].mul_vector_reg[0].
DSP Report: operator p_0_out is absorbed into DSP genblk1[0].mul_vector_reg[0].
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
WARNING: [Synth 8-6014] Unused sequential element genblk1[15].mul_vector_reg[15] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
WARNING: [Synth 8-6014] Unused sequential element genblk1[14].mul_vector_reg[14] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
WARNING: [Synth 8-6014] Unused sequential element genblk1[13].mul_vector_reg[13] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
WARNING: [Synth 8-6014] Unused sequential element genblk1[12].mul_vector_reg[12] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
WARNING: [Synth 8-6014] Unused sequential element genblk1[11].mul_vector_reg[11] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
WARNING: [Synth 8-6014] Unused sequential element genblk1[10].mul_vector_reg[10] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
WARNING: [Synth 8-6014] Unused sequential element genblk1[9].mul_vector_reg[9] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
WARNING: [Synth 8-6014] Unused sequential element genblk1[8].mul_vector_reg[8] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
WARNING: [Synth 8-6014] Unused sequential element genblk1[7].mul_vector_reg[7] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
WARNING: [Synth 8-6014] Unused sequential element genblk1[6].mul_vector_reg[6] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
WARNING: [Synth 8-6014] Unused sequential element genblk1[5].mul_vector_reg[5] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
WARNING: [Synth 8-6014] Unused sequential element genblk1[4].mul_vector_reg[4] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
WARNING: [Synth 8-6014] Unused sequential element genblk1[3].mul_vector_reg[3] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
WARNING: [Synth 8-6014] Unused sequential element genblk1[2].mul_vector_reg[2] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
WARNING: [Synth 8-6014] Unused sequential element genblk1[1].mul_vector_reg[1] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
WARNING: [Synth 8-6014] Unused sequential element genblk1[0].mul_vector_reg[0] was removed.  [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:45]
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[15].mul_vector_reg[15], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[15].mul_vector_reg[15] is absorbed into DSP genblk1[15].mul_vector_reg[15].
DSP Report: operator p_0_out is absorbed into DSP genblk1[15].mul_vector_reg[15].
DSP Report: operator p_0_out is absorbed into DSP genblk1[15].mul_vector_reg[15].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[15].mul_vector_reg[15], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[15].mul_vector_reg[15] is absorbed into DSP genblk1[15].mul_vector_reg[15].
DSP Report: operator p_0_out is absorbed into DSP genblk1[15].mul_vector_reg[15].
DSP Report: operator p_0_out is absorbed into DSP genblk1[15].mul_vector_reg[15].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[14].mul_vector_reg[14], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[14].mul_vector_reg[14] is absorbed into DSP genblk1[14].mul_vector_reg[14].
DSP Report: operator p_0_out is absorbed into DSP genblk1[14].mul_vector_reg[14].
DSP Report: operator p_0_out is absorbed into DSP genblk1[14].mul_vector_reg[14].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[14].mul_vector_reg[14], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[14].mul_vector_reg[14] is absorbed into DSP genblk1[14].mul_vector_reg[14].
DSP Report: operator p_0_out is absorbed into DSP genblk1[14].mul_vector_reg[14].
DSP Report: operator p_0_out is absorbed into DSP genblk1[14].mul_vector_reg[14].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[13].mul_vector_reg[13], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[13].mul_vector_reg[13] is absorbed into DSP genblk1[13].mul_vector_reg[13].
DSP Report: operator p_0_out is absorbed into DSP genblk1[13].mul_vector_reg[13].
DSP Report: operator p_0_out is absorbed into DSP genblk1[13].mul_vector_reg[13].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[13].mul_vector_reg[13], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[13].mul_vector_reg[13] is absorbed into DSP genblk1[13].mul_vector_reg[13].
DSP Report: operator p_0_out is absorbed into DSP genblk1[13].mul_vector_reg[13].
DSP Report: operator p_0_out is absorbed into DSP genblk1[13].mul_vector_reg[13].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[12].mul_vector_reg[12], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[12].mul_vector_reg[12] is absorbed into DSP genblk1[12].mul_vector_reg[12].
DSP Report: operator p_0_out is absorbed into DSP genblk1[12].mul_vector_reg[12].
DSP Report: operator p_0_out is absorbed into DSP genblk1[12].mul_vector_reg[12].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[12].mul_vector_reg[12], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[12].mul_vector_reg[12] is absorbed into DSP genblk1[12].mul_vector_reg[12].
DSP Report: operator p_0_out is absorbed into DSP genblk1[12].mul_vector_reg[12].
DSP Report: operator p_0_out is absorbed into DSP genblk1[12].mul_vector_reg[12].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[11].mul_vector_reg[11], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[11].mul_vector_reg[11] is absorbed into DSP genblk1[11].mul_vector_reg[11].
DSP Report: operator p_0_out is absorbed into DSP genblk1[11].mul_vector_reg[11].
DSP Report: operator p_0_out is absorbed into DSP genblk1[11].mul_vector_reg[11].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[11].mul_vector_reg[11], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[11].mul_vector_reg[11] is absorbed into DSP genblk1[11].mul_vector_reg[11].
DSP Report: operator p_0_out is absorbed into DSP genblk1[11].mul_vector_reg[11].
DSP Report: operator p_0_out is absorbed into DSP genblk1[11].mul_vector_reg[11].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[10].mul_vector_reg[10], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[10].mul_vector_reg[10] is absorbed into DSP genblk1[10].mul_vector_reg[10].
DSP Report: operator p_0_out is absorbed into DSP genblk1[10].mul_vector_reg[10].
DSP Report: operator p_0_out is absorbed into DSP genblk1[10].mul_vector_reg[10].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[10].mul_vector_reg[10], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[10].mul_vector_reg[10] is absorbed into DSP genblk1[10].mul_vector_reg[10].
DSP Report: operator p_0_out is absorbed into DSP genblk1[10].mul_vector_reg[10].
DSP Report: operator p_0_out is absorbed into DSP genblk1[10].mul_vector_reg[10].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[9].mul_vector_reg[9], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[9].mul_vector_reg[9] is absorbed into DSP genblk1[9].mul_vector_reg[9].
DSP Report: operator p_0_out is absorbed into DSP genblk1[9].mul_vector_reg[9].
DSP Report: operator p_0_out is absorbed into DSP genblk1[9].mul_vector_reg[9].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[9].mul_vector_reg[9], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[9].mul_vector_reg[9] is absorbed into DSP genblk1[9].mul_vector_reg[9].
DSP Report: operator p_0_out is absorbed into DSP genblk1[9].mul_vector_reg[9].
DSP Report: operator p_0_out is absorbed into DSP genblk1[9].mul_vector_reg[9].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[8].mul_vector_reg[8], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[8].mul_vector_reg[8] is absorbed into DSP genblk1[8].mul_vector_reg[8].
DSP Report: operator p_0_out is absorbed into DSP genblk1[8].mul_vector_reg[8].
DSP Report: operator p_0_out is absorbed into DSP genblk1[8].mul_vector_reg[8].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[8].mul_vector_reg[8], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[8].mul_vector_reg[8] is absorbed into DSP genblk1[8].mul_vector_reg[8].
DSP Report: operator p_0_out is absorbed into DSP genblk1[8].mul_vector_reg[8].
DSP Report: operator p_0_out is absorbed into DSP genblk1[8].mul_vector_reg[8].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[7].mul_vector_reg[7], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[7].mul_vector_reg[7] is absorbed into DSP genblk1[7].mul_vector_reg[7].
DSP Report: operator p_0_out is absorbed into DSP genblk1[7].mul_vector_reg[7].
DSP Report: operator p_0_out is absorbed into DSP genblk1[7].mul_vector_reg[7].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[7].mul_vector_reg[7], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[7].mul_vector_reg[7] is absorbed into DSP genblk1[7].mul_vector_reg[7].
DSP Report: operator p_0_out is absorbed into DSP genblk1[7].mul_vector_reg[7].
DSP Report: operator p_0_out is absorbed into DSP genblk1[7].mul_vector_reg[7].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[6].mul_vector_reg[6], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[6].mul_vector_reg[6] is absorbed into DSP genblk1[6].mul_vector_reg[6].
DSP Report: operator p_0_out is absorbed into DSP genblk1[6].mul_vector_reg[6].
DSP Report: operator p_0_out is absorbed into DSP genblk1[6].mul_vector_reg[6].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[6].mul_vector_reg[6], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[6].mul_vector_reg[6] is absorbed into DSP genblk1[6].mul_vector_reg[6].
DSP Report: operator p_0_out is absorbed into DSP genblk1[6].mul_vector_reg[6].
DSP Report: operator p_0_out is absorbed into DSP genblk1[6].mul_vector_reg[6].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[5].mul_vector_reg[5], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[5].mul_vector_reg[5] is absorbed into DSP genblk1[5].mul_vector_reg[5].
DSP Report: operator p_0_out is absorbed into DSP genblk1[5].mul_vector_reg[5].
DSP Report: operator p_0_out is absorbed into DSP genblk1[5].mul_vector_reg[5].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[5].mul_vector_reg[5], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[5].mul_vector_reg[5] is absorbed into DSP genblk1[5].mul_vector_reg[5].
DSP Report: operator p_0_out is absorbed into DSP genblk1[5].mul_vector_reg[5].
DSP Report: operator p_0_out is absorbed into DSP genblk1[5].mul_vector_reg[5].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[4].mul_vector_reg[4], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[4].mul_vector_reg[4] is absorbed into DSP genblk1[4].mul_vector_reg[4].
DSP Report: operator p_0_out is absorbed into DSP genblk1[4].mul_vector_reg[4].
DSP Report: operator p_0_out is absorbed into DSP genblk1[4].mul_vector_reg[4].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[4].mul_vector_reg[4], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[4].mul_vector_reg[4] is absorbed into DSP genblk1[4].mul_vector_reg[4].
DSP Report: operator p_0_out is absorbed into DSP genblk1[4].mul_vector_reg[4].
DSP Report: operator p_0_out is absorbed into DSP genblk1[4].mul_vector_reg[4].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[3].mul_vector_reg[3], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[3].mul_vector_reg[3] is absorbed into DSP genblk1[3].mul_vector_reg[3].
DSP Report: operator p_0_out is absorbed into DSP genblk1[3].mul_vector_reg[3].
DSP Report: operator p_0_out is absorbed into DSP genblk1[3].mul_vector_reg[3].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[3].mul_vector_reg[3], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[3].mul_vector_reg[3] is absorbed into DSP genblk1[3].mul_vector_reg[3].
DSP Report: operator p_0_out is absorbed into DSP genblk1[3].mul_vector_reg[3].
DSP Report: operator p_0_out is absorbed into DSP genblk1[3].mul_vector_reg[3].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[2].mul_vector_reg[2], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[2].mul_vector_reg[2] is absorbed into DSP genblk1[2].mul_vector_reg[2].
DSP Report: operator p_0_out is absorbed into DSP genblk1[2].mul_vector_reg[2].
DSP Report: operator p_0_out is absorbed into DSP genblk1[2].mul_vector_reg[2].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[2].mul_vector_reg[2], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[2].mul_vector_reg[2] is absorbed into DSP genblk1[2].mul_vector_reg[2].
DSP Report: operator p_0_out is absorbed into DSP genblk1[2].mul_vector_reg[2].
DSP Report: operator p_0_out is absorbed into DSP genblk1[2].mul_vector_reg[2].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[1].mul_vector_reg[1], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[1].mul_vector_reg[1] is absorbed into DSP genblk1[1].mul_vector_reg[1].
DSP Report: operator p_0_out is absorbed into DSP genblk1[1].mul_vector_reg[1].
DSP Report: operator p_0_out is absorbed into DSP genblk1[1].mul_vector_reg[1].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[1].mul_vector_reg[1], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[1].mul_vector_reg[1] is absorbed into DSP genblk1[1].mul_vector_reg[1].
DSP Report: operator p_0_out is absorbed into DSP genblk1[1].mul_vector_reg[1].
DSP Report: operator p_0_out is absorbed into DSP genblk1[1].mul_vector_reg[1].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[0].mul_vector_reg[0], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[0].mul_vector_reg[0] is absorbed into DSP genblk1[0].mul_vector_reg[0].
DSP Report: operator p_0_out is absorbed into DSP genblk1[0].mul_vector_reg[0].
DSP Report: operator p_0_out is absorbed into DSP genblk1[0].mul_vector_reg[0].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP genblk1[0].mul_vector_reg[0], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[0].mul_vector_reg[0] is absorbed into DSP genblk1[0].mul_vector_reg[0].
DSP Report: operator p_0_out is absorbed into DSP genblk1[0].mul_vector_reg[0].
DSP Report: operator p_0_out is absorbed into DSP genblk1[0].mul_vector_reg[0].
INFO: [Synth 8-5546] ROM "flag_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dataOut_reg[15][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dataOut_reg[15][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dataOut_reg[15][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dataOut_reg[15][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dataOut_reg[15][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dataOut_reg[15][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dataOut_reg[15][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dataOut_reg[15][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dataOut_reg[15][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dataOut_reg[15][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dataOut_reg[15][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dataOut_reg[15][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dataOut_reg[15][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dataOut_reg[15][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dataOut_reg[15][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dataOut_reg[15][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dataOut_reg[15][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dataOut_reg[15][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dataOut_reg[15][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dataOut_reg[15][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dataOut_reg[15][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dataOut_reg[15][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dataOut_reg[15][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dataOut_reg[15][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dataOut_reg[15][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dataOut_reg[15][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dataOut_reg[15][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dataOut_reg[15][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dataOut_reg[15][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dataOut_reg[15][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dataOut_reg[15][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dataOut_reg[15][31] )
INFO: [Synth 8-3886] merging instance 'i_0/AXIout/counter_reg[7]' (FDCE) to 'i_0/AXIout/counter_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/AXIout/counter_reg[6]' (FDCE) to 'i_0/AXIout/counter_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AXIout/counter_reg[5] )
INFO: [Synth 8-3886] merging instance 'i_0/contoller/shiftAdr_reg[0]' (FDCE) to 'i_0/contoller/shiftAdr_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/contoller/shiftAdr_reg[1]' (FDCE) to 'i_0/contoller/shiftAdr_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/contoller/shiftAdr_reg[2]' (FDCE) to 'i_0/contoller/shiftAdr_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/contoller/shiftAdr_reg[3]' (FDCE) to 'i_0/contoller/shiftAdr_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/contoller/shiftAdr_reg[4]' (FDCE) to 'i_0/contoller/shiftAdr_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/contoller/shiftAdr_reg[5]' (FDCE) to 'i_0/contoller/shiftAdr_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/contoller/shiftAdr_reg[6]' (FDCE) to 'i_0/contoller/shiftAdr_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\contoller/shiftAdr_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE3/y_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE3/y_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE3/y_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE3/y_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE3/y_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE3/y_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE3/y_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE3/y_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE3/y_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE3/y_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE3/y_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE3/y_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE3/y_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE3/y_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE3/y_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE3/y_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE3/y_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE3/y_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE3/y_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE3/y_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE3/y_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE3/y_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE3/y_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE3/y_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE3/y_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE3/y_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE3/y_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE3/y_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE3/y_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE3/y_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE3/y_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE3/y_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE2/y_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE2/y_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE2/y_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE2/y_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE2/y_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE2/y_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE2/y_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE2/y_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE2/y_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE2/y_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE2/y_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE2/y_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE2/y_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE2/y_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE2/y_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE2/y_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE2/y_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE2/y_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE2/y_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE2/y_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE2/y_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE2/y_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE2/y_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE2/y_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE2/y_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE2/y_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE2/y_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE2/y_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE2/y_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE2/y_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE2/y_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE2/y_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE1/y_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PE1/y_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_0/PE0/Flag_reg__1/Q' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:54]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:54]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:54]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_0/PE0/counter_reg[3]/Q' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:72]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:72]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:72]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_0/PE0/counter_reg[1]/Q' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:72]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:72]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:72]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_0/PE0/counter_reg[2]__0/Q' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:55]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_0/PE0/counter_reg[0]__0/Q' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:55]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_0/PE0/sum1_reg[31]__0/Q' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_0/PE0/sum1_reg[30]__0/Q' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_0/PE0/sum1_reg[29]__0/Q' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_0/PE0/sum1_reg[28]__0/Q' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_0/PE0/sum1_reg[27]__0/Q' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_0/PE0/sum1_reg[26]__0/Q' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_0/PE0/sum1_reg[25]__0/Q' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_0/PE0/sum1_reg[24]__0/Q' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_0/PE0/sum1_reg[23]__0/Q' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_0/PE0/sum1_reg[22]__0/Q' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_0/PE0/sum1_reg[21]__0/Q' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_0/PE0/sum1_reg[20]__0/Q' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_0/PE0/sum1_reg[19]__0/Q' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_0/PE0/sum1_reg[18]__0/Q' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_0/PE0/sum1_reg[17]__0/Q' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_0/PE0/sum1_reg[16]__0/Q' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_0/PE0/sum1_reg[15]__0/Q' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_0/PE0/sum1_reg[14]__0/Q' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_0/PE0/sum1_reg[13]__0/Q' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_0/PE0/sum1_reg[12]__0/Q' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_0/PE0/sum1_reg[11]__0/Q' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_0/PE0/sum1_reg[10]__0/Q' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_0/PE0/sum1_reg[9]__0/Q' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_0/PE0/sum1_reg[8]__0/Q' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_0/PE0/sum1_reg[7]__0/Q' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_0/PE0/sum1_reg[6]__0/Q' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_0/PE0/sum1_reg[5]__0/Q' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_0/PE0/sum1_reg[4]__0/Q' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_0/PE0/sum1_reg[3]__0/Q' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_0/PE0/sum1_reg[2]__0/Q' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_0/PE0/sum1_reg[1]__0/Q' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_0/PE0/sum1_reg[0]__0/Q' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_0/PE0/sum2_reg[31]__0/Q' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:53]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:53]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:53]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_0/PE0/sum2_reg[30]__0/Q' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:53]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:53]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:53]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_0/PE0/sum2_reg[29]__0/Q' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:53]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:53]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:53]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_0/PE0/sum2_reg[28]__0/Q' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:53]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:53]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:53]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_0/PE0/sum2_reg[27]__0/Q' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:53]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:53]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:53]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_0/PE0/sum2_reg[26]__0/Q' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:53]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:53]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:53]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_0/PE0/sum2_reg[25]__0/Q' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:53]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:53]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:53]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_0/PE0/sum2_reg[24]__0/Q' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:53]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:53]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:53]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_0/PE0/sum2_reg[23]__0/Q' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:53]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:53]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:53]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_0/PE0/sum2_reg[22]__0/Q' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:53]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:53]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:53]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_0/PE0/sum2_reg[21]__0/Q' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:53]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:53]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:53]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_0/PE0/sum2_reg[20]__0/Q' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:53]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:53]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:53]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_0/PE0/sum2_reg[19]__0/Q' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:53]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:53]
INFO: [Common 17-14] Message 'Synth 8-3352' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:53]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:53]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:53]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:53]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:53]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:53]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:53]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:53]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:53]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:53]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:53]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:53]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:53]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:53]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:53]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:53]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:53]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:53]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:53]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:53]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:54]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:72]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:72]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:55]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:55]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.srcs/sources_1/imports/new/vector_multiplier.sv:52]
INFO: [Common 17-14] Message 'Synth 8-5559' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'i_0/AXIout/data_out_reg[0]' (FDCE) to 'i_0/AXIout/data_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/AXIout/data_out_reg[1]' (FDCE) to 'i_0/AXIout/data_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/AXIout/data_out_reg[2]' (FDCE) to 'i_0/AXIout/data_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/AXIout/data_out_reg[3]' (FDCE) to 'i_0/AXIout/data_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/AXIout/data_out_reg[4]' (FDCE) to 'i_0/AXIout/data_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/AXIout/data_out_reg[5]' (FDCE) to 'i_0/AXIout/data_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/AXIout/data_out_reg[6]' (FDCE) to 'i_0/AXIout/data_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/AXIout/data_out_reg[7]' (FDCE) to 'i_0/AXIout/data_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/AXIout/data_out_reg[8]' (FDCE) to 'i_0/AXIout/data_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/AXIout/data_out_reg[9]' (FDCE) to 'i_0/AXIout/data_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/AXIout/data_out_reg[10]' (FDCE) to 'i_0/AXIout/data_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/AXIout/data_out_reg[11]' (FDCE) to 'i_0/AXIout/data_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/AXIout/data_out_reg[12]' (FDCE) to 'i_0/AXIout/data_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/AXIout/data_out_reg[13]' (FDCE) to 'i_0/AXIout/data_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/AXIout/data_out_reg[14]' (FDCE) to 'i_0/AXIout/data_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/AXIout/data_out_reg[15]' (FDCE) to 'i_0/AXIout/data_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/AXIout/data_out_reg[16]' (FDCE) to 'i_0/AXIout/data_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/AXIout/data_out_reg[17]' (FDCE) to 'i_0/AXIout/data_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/AXIout/data_out_reg[18]' (FDCE) to 'i_0/AXIout/data_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/AXIout/data_out_reg[19]' (FDCE) to 'i_0/AXIout/data_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/AXIout/data_out_reg[20]' (FDCE) to 'i_0/AXIout/data_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/AXIout/data_out_reg[21]' (FDCE) to 'i_0/AXIout/data_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/AXIout/data_out_reg[22]' (FDCE) to 'i_0/AXIout/data_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/AXIout/data_out_reg[23]' (FDCE) to 'i_0/AXIout/data_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/AXIout/data_out_reg[24]' (FDCE) to 'i_0/AXIout/data_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/AXIout/data_out_reg[25]' (FDCE) to 'i_0/AXIout/data_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/AXIout/data_out_reg[26]' (FDCE) to 'i_0/AXIout/data_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/AXIout/data_out_reg[27]' (FDCE) to 'i_0/AXIout/data_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/AXIout/data_out_reg[28]' (FDCE) to 'i_0/AXIout/data_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/AXIout/data_out_reg[29]' (FDCE) to 'i_0/AXIout/data_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/AXIout/data_out_reg[30]' (FDCE) to 'i_0/AXIout/data_out_reg[31]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 692.719 ; gain = 352.926
---------------------------------------------------------------------------------
WARNING: [Synth 8-3323] Resources of type DSP have been overutilized. Used = 256, Available = 80. Use report_utilization command for details.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|vector_multiplier | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vector_multiplier | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_multiplier | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |TopModule__GC0 |           1|        36|
+------+---------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 692.719 ; gain = 352.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |TopModule__GC0 |           1|        36|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 695.148 ; gain = 355.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 695.148 ; gain = 355.355
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 695.148 ; gain = 355.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 695.148 ; gain = 355.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 695.148 ; gain = 355.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 695.148 ; gain = 355.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 695.148 ; gain = 355.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     2|
|4     |LUT3 |     3|
|5     |LUT4 |     1|
|6     |LUT5 |     1|
|7     |LUT6 |     3|
|8     |FDCE |     8|
|9     |IBUF |     4|
|10    |OBUF |    34|
+------+-----+------+

Report Instance Areas: 
+------+------------+-------------+------+
|      |Instance    |Module       |Cells |
+------+------------+-------------+------+
|1     |top         |             |    58|
|2     |  AXIout    |AXIoutput    |    18|
|3     |  contoller |PLcontroller |     1|
+------+------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 695.148 ; gain = 355.355
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 885 critical warnings and 83 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 695.148 ; gain = 355.355
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 695.148 ; gain = 355.355
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
313 Infos, 83 Warnings, 200 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:37 . Memory (MB): peak = 758.195 ; gain = 431.082
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/Academic/Semester 7/ADS/Projects/SoC/ADS_SOC_4/SOC/SOC.runs/synth_1/TopModule.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TopModule_utilization_synth.rpt -pb TopModule_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 758.195 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Dec 15 01:27:22 2023...
