INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/selector/vivado_design/selector/selector.srcs/sim_1/new/tb_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_selector
