<stg><name>operator*.1_Pipeline_OUTER_INNER</name>


<trans_list>

<trans id="158" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %k_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="k_V"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i10 0, i10 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i6 0, i6 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i6 0, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i64 0, i64 %k_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:8 %br_ln0 = br void %_ZNK6BignumILi32ELi64EE5blockEi.exit38

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit38:0 %indvar_flatten_load = load i10 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit38:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit38:2 %icmp_ln88 = icmp_eq  i10 %indvar_flatten_load, i10 512

]]></Node>
<StgValue><ssdm name="icmp_ln88"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit38:3 %add_ln88_1 = add i10 %indvar_flatten_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln88_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit38:4 %br_ln88 = br i1 %icmp_ln88, void %.split, void %.exitStub

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split:1 %i_load = load i6 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split:2 %j_load = load i6 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
.split:5 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %i_load, i32 5

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split:6 %select_ln88 = select i1 %tmp, i6 0, i6 %i_load

]]></Node>
<StgValue><ssdm name="select_ln88"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split:8 %add_ln88 = add i6 %j_load, i6 1

]]></Node>
<StgValue><ssdm name="add_ln88"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split:9 %select_ln88_2 = select i1 %tmp, i6 %add_ln88, i6 %j_load

]]></Node>
<StgValue><ssdm name="select_ln88_2"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="6">
<![CDATA[
.split:16 %i_assign_cast2 = zext i6 %select_ln88

]]></Node>
<StgValue><ssdm name="i_assign_cast2"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="6">
<![CDATA[
.split:17 %empty_30 = trunc i6 %select_ln88

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:19 %v_addr_63 = getelementptr i64 %v, i64 0, i64 %i_assign_cast2

]]></Node>
<StgValue><ssdm name="v_addr_63"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="5">
<![CDATA[
.split:20 %v_load_63 = load i5 %v_addr_63

]]></Node>
<StgValue><ssdm name="v_load_63"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit38.1_ifconv:2 %or_ln91 = or i5 %empty_30, i5 1

]]></Node>
<StgValue><ssdm name="or_ln91"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="5">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit38.1_ifconv:3 %zext_ln89 = zext i5 %or_ln91

]]></Node>
<StgValue><ssdm name="zext_ln89"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit38.1_ifconv:5 %v_addr_64 = getelementptr i64 %v, i64 0, i64 %zext_ln89

]]></Node>
<StgValue><ssdm name="v_addr_64"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="5">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit38.1_ifconv:6 %v_load_64 = load i5 %v_addr_64

]]></Node>
<StgValue><ssdm name="v_load_64"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit.1._crit_edge:2 %store_ln88 = store i10 %add_ln88_1, i10 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit.1._crit_edge:3 %store_ln88 = store i6 %select_ln88_2, i6 %j

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="6">
<![CDATA[
.split:10 %zext_ln88 = zext i6 %select_ln88_2

]]></Node>
<StgValue><ssdm name="zext_ln88"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:11 %v_addr = getelementptr i64 %v, i64 0, i64 %zext_ln88

]]></Node>
<StgValue><ssdm name="v_addr"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="5">
<![CDATA[
.split:12 %v_load = load i5 %v_addr

]]></Node>
<StgValue><ssdm name="v_load"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="5">
<![CDATA[
.split:20 %v_load_63 = load i5 %v_addr_63

]]></Node>
<StgValue><ssdm name="v_load_63"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split:22 %add_ln93 = add i6 %select_ln88, i6 %select_ln88_2

]]></Node>
<StgValue><ssdm name="add_ln93"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="6">
<![CDATA[
.split:23 %zext_ln0 = zext i6 %add_ln93

]]></Node>
<StgValue><ssdm name="zext_ln0"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
.split:24 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln93, i32 5

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:25 %agg_result_addr = getelementptr i64 %agg_result, i64 0, i64 %zext_ln0

]]></Node>
<StgValue><ssdm name="agg_result_addr"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split:34 %br_ln59 = br i1 %tmp_3, void, void %_ZNK6BignumILi32ELi64EE5blockEi.exit38.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="6" op_0_bw="5">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit38.1_ifconv:4 %zext_ln89_1 = zext i5 %or_ln91

]]></Node>
<StgValue><ssdm name="zext_ln89_1"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="5">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit38.1_ifconv:6 %v_load_64 = load i5 %v_addr_64

]]></Node>
<StgValue><ssdm name="v_load_64"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit38.1_ifconv:8 %add_ln93_1 = add i6 %zext_ln89_1, i6 %select_ln88_2

]]></Node>
<StgValue><ssdm name="add_ln93_1"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="6">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit38.1_ifconv:9 %zext_ln0_30 = zext i6 %add_ln93_1

]]></Node>
<StgValue><ssdm name="zext_ln0_30"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit38.1_ifconv:10 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln93_1, i32 5

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit38.1_ifconv:11 %agg_result_addr_2 = getelementptr i64 %agg_result, i64 0, i64 %zext_ln0_30

]]></Node>
<StgValue><ssdm name="agg_result_addr_2"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit38.1_ifconv:20 %br_ln59 = br i1 %tmp_4, void, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.1._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit.1._crit_edge:1 %add_ln91 = add i6 %select_ln88, i6 2

]]></Node>
<StgValue><ssdm name="add_ln91"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit.1._crit_edge:4 %store_ln91 = store i6 %add_ln91, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="64" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="5">
<![CDATA[
.split:12 %v_load = load i5 %v_addr

]]></Node>
<StgValue><ssdm name="v_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="128" op_0_bw="64">
<![CDATA[
.split:13 %zext_ln88_1 = zext i64 %v_load

]]></Node>
<StgValue><ssdm name="zext_ln88_1"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="128" op_0_bw="64">
<![CDATA[
.split:21 %zext_ln1539 = zext i64 %v_load_63

]]></Node>
<StgValue><ssdm name="zext_ln1539"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split:28 %mul_ln885 = mul i128 %zext_ln1539, i128 %zext_ln88_1

]]></Node>
<StgValue><ssdm name="mul_ln885"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="68" st_id="5" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split:28 %mul_ln885 = mul i128 %zext_ln1539, i128 %zext_ln88_1

]]></Node>
<StgValue><ssdm name="mul_ln885"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="128" op_0_bw="64">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit38.1_ifconv:7 %zext_ln1539_1 = zext i64 %v_load_64

]]></Node>
<StgValue><ssdm name="zext_ln1539_1"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit38.1_ifconv:14 %mul_ln885_1 = mul i128 %zext_ln1539_1, i128 %zext_ln88_1

]]></Node>
<StgValue><ssdm name="mul_ln885_1"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0">
<![CDATA[
.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="71" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="5">
<![CDATA[
.split:26 %agg_result_load = load i5 %agg_result_addr

]]></Node>
<StgValue><ssdm name="agg_result_load"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split:28 %mul_ln885 = mul i128 %zext_ln1539, i128 %zext_ln88_1

]]></Node>
<StgValue><ssdm name="mul_ln885"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit38.1_ifconv:14 %mul_ln885_1 = mul i128 %zext_ln1539_1, i128 %zext_ln88_1

]]></Node>
<StgValue><ssdm name="mul_ln885_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="74" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.split:0 %k_V_load = load i64 %k_V

]]></Node>
<StgValue><ssdm name="k_V_load"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:7 %select_ln88_1 = select i1 %tmp, i64 0, i64 %k_V_load

]]></Node>
<StgValue><ssdm name="select_ln88_1"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="128" op_0_bw="64">
<![CDATA[
.split:15 %k_V_cast = zext i64 %select_ln88_1

]]></Node>
<StgValue><ssdm name="k_V_cast"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="5">
<![CDATA[
.split:26 %agg_result_load = load i5 %agg_result_addr

]]></Node>
<StgValue><ssdm name="agg_result_load"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:27 %select_ln66 = select i1 %tmp_3, i64 0, i64 %agg_result_load

]]></Node>
<StgValue><ssdm name="select_ln66"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split:30 %add_ln885 = add i128 %mul_ln885, i128 %k_V_cast

]]></Node>
<StgValue><ssdm name="add_ln885"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="128">
<![CDATA[
.split:31 %trunc_ln885 = trunc i128 %add_ln885

]]></Node>
<StgValue><ssdm name="trunc_ln885"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit38.1_ifconv:14 %mul_ln885_1 = mul i128 %zext_ln1539_1, i128 %zext_ln88_1

]]></Node>
<StgValue><ssdm name="mul_ln885_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="82" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUTER_INNER_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split:14 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:18 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="128" op_0_bw="64">
<![CDATA[
.split:29 %zext_ln885 = zext i64 %select_ln66

]]></Node>
<StgValue><ssdm name="zext_ln885"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split:32 %k_V_6 = add i128 %add_ln885, i128 %zext_ln885

]]></Node>
<StgValue><ssdm name="k_V_6"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:33 %add_ln223 = add i64 %trunc_ln885, i64 %select_ln66

]]></Node>
<StgValue><ssdm name="add_ln223"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit38.1_ifconv:0 %k_V_2 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %k_V_6, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="k_V_2"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="90" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="0">
<![CDATA[
:0 %store_ln60 = store i64 %add_ln223, i5 %agg_result_addr

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="91" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln61 = br void %_ZNK6BignumILi32ELi64EE5blockEi.exit38.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="92" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="5" op_1_bw="0">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit38.1_ifconv:12 %agg_result_load_1 = load i5 %agg_result_addr_2

]]></Node>
<StgValue><ssdm name="agg_result_load_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="93" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="128" op_0_bw="64">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit38.1_ifconv:1 %zext_ln1043 = zext i64 %k_V_2

]]></Node>
<StgValue><ssdm name="zext_ln1043"/></StgValue>
</operation>

<operation id="94" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="5" op_1_bw="0">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit38.1_ifconv:12 %agg_result_load_1 = load i5 %agg_result_addr_2

]]></Node>
<StgValue><ssdm name="agg_result_load_1"/></StgValue>
</operation>

<operation id="95" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit38.1_ifconv:13 %select_ln66_1 = select i1 %tmp_4, i64 0, i64 %agg_result_load_1

]]></Node>
<StgValue><ssdm name="select_ln66_1"/></StgValue>
</operation>

<operation id="96" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit38.1_ifconv:16 %add_ln885_2 = add i128 %mul_ln885_1, i128 %zext_ln1043

]]></Node>
<StgValue><ssdm name="add_ln885_2"/></StgValue>
</operation>

<operation id="97" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="128">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit38.1_ifconv:17 %trunc_ln885_2 = trunc i128 %add_ln885_2

]]></Node>
<StgValue><ssdm name="trunc_ln885_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="98" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="128" op_0_bw="64">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit38.1_ifconv:15 %zext_ln885_1 = zext i64 %select_ln66_1

]]></Node>
<StgValue><ssdm name="zext_ln885_1"/></StgValue>
</operation>

<operation id="99" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit38.1_ifconv:18 %k_V_7 = add i128 %add_ln885_2, i128 %zext_ln885_1

]]></Node>
<StgValue><ssdm name="k_V_7"/></StgValue>
</operation>

<operation id="100" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit38.1_ifconv:19 %add_ln223_1 = add i64 %trunc_ln885_2, i64 %select_ln66_1

]]></Node>
<StgValue><ssdm name="add_ln223_1"/></StgValue>
</operation>

<operation id="101" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit.1._crit_edge:0 %trunc_ln1 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %k_V_7, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="102" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
:0 %store_ln60 = store i64 %add_ln223_1, i5 %agg_result_addr_2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="103" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln61 = br void %_ZNK6BignumILi32ELi64EE5blockEi.exit.1._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="104" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit.1._crit_edge:5 %store_ln91 = store i64 %trunc_ln1, i64 %k_V

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>

<operation id="105" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit.1._crit_edge:6 %br_ln0 = br void %_ZNK6BignumILi32ELi64EE5blockEi.exit38

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
