\doxysubsection{EFM32\+GG\+\_\+\+DMACTRL\+\_\+\+Bit\+Fields}
\hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields}{}\label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gae2d502cf92084026382be6815f1ed90e}{\+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+DST\+\_\+\+INC\+\_\+\+MASK}}~0x\+C0000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga0bdf93cab208cf8c9c9557238436c741}{\+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+DST\+\_\+\+INC\+\_\+\+SHIFT}}~30
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga10aa2de702fbea31301610565c89bfd6}{\+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+DST\+\_\+\+INC\+\_\+\+BYTE}}~0x00
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga34acd287308b444d027611df69fca90b}{\+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+DST\+\_\+\+INC\+\_\+\+HALFWORD}}~0x01
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga45dd5242605d0fa5c399419b886c46fb}{\+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+DST\+\_\+\+INC\+\_\+\+WORD}}~0x02
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gab8d57e2956c2f03f5f642a85127ebe2a}{\+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+DST\+\_\+\+INC\+\_\+\+NONE}}~0x03
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga9d94beb9604109edcf75467e60b7d79a}{DMA\+\_\+\+CTRL\+\_\+\+DST\+\_\+\+INC\+\_\+\+BYTE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga03e653344e9e5d7014008fc65e5943ec}{DMA\+\_\+\+CTRL\+\_\+\+DST\+\_\+\+INC\+\_\+\+HALFWORD}}~0x40000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gae743ec6f82401f19acf2b79882ed0e52}{DMA\+\_\+\+CTRL\+\_\+\+DST\+\_\+\+INC\+\_\+\+WORD}}~0x80000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga9d3f246804457b119e7f793f39743f95}{DMA\+\_\+\+CTRL\+\_\+\+DST\+\_\+\+INC\+\_\+\+NONE}}~0x\+C0000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gae3b7d2367e7902cec852f08449c7b0ab}{\+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+DST\+\_\+\+SIZE\+\_\+\+MASK}}~0x30000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga91e54aacb7e8af2d65097ccda951e3af}{\+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+DST\+\_\+\+SIZE\+\_\+\+SHIFT}}~28
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga82ba1d3ae2b751a65391b3dc117aed03}{\+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+DST\+\_\+\+SIZE\+\_\+\+BYTE}}~0x00
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga3a5ac792e7dab13405c3184d271d2131}{\+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+DST\+\_\+\+SIZE\+\_\+\+HALFWORD}}~0x01
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gae209bec4ba1582fd2c53c701f06b2932}{\+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+DST\+\_\+\+SIZE\+\_\+\+WORD}}~0x02
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga46a911c41a031f8f8159f76d24720bd5}{\+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+DST\+\_\+\+SIZE\+\_\+\+RSVD}}~0x03
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga56c41e49b83d536d4d4b24db3da5e389}{DMA\+\_\+\+CTRL\+\_\+\+DST\+\_\+\+SIZE\+\_\+\+BYTE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gad1adfefed59a8fa5bb3c903aa4f83ed8}{DMA\+\_\+\+CTRL\+\_\+\+DST\+\_\+\+SIZE\+\_\+\+HALFWORD}}~0x10000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga5ae97d975ed0135adcbb5390a0bbb172}{DMA\+\_\+\+CTRL\+\_\+\+DST\+\_\+\+SIZE\+\_\+\+WORD}}~0x20000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gaf437ce9d05edc223b2056c404f3178e6}{DMA\+\_\+\+CTRL\+\_\+\+DST\+\_\+\+SIZE\+\_\+\+RSVD}}~0x30000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga37f27e50e9a9a14a9c09623757250b75}{\+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+SRC\+\_\+\+INC\+\_\+\+MASK}}~0x0\+C000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gae58000bfee9eff96ec2ccdfe3235e584}{\+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+SRC\+\_\+\+INC\+\_\+\+SHIFT}}~26
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga98f13be6557e3748b750f017695d9ddf}{\+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+SRC\+\_\+\+INC\+\_\+\+BYTE}}~0x00
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gaf64749762afca759cd26252a90394503}{\+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+SRC\+\_\+\+INC\+\_\+\+HALFWORD}}~0x01
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga7590b1ba9fc2f69c91618a6189cd67d5}{\+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+SRC\+\_\+\+INC\+\_\+\+WORD}}~0x02
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gaca79296fc5d11663cb230c3f1ea5d3c6}{\+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+SRC\+\_\+\+INC\+\_\+\+NONE}}~0x03
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gab20fcdb360dcaeef7a8badf9836d6185}{DMA\+\_\+\+CTRL\+\_\+\+SRC\+\_\+\+INC\+\_\+\+BYTE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gaeb10f156dd4670387a5055306b026caf}{DMA\+\_\+\+CTRL\+\_\+\+SRC\+\_\+\+INC\+\_\+\+HALFWORD}}~0x04000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga199c407e5f6201ea149f366e7d3407d6}{DMA\+\_\+\+CTRL\+\_\+\+SRC\+\_\+\+INC\+\_\+\+WORD}}~0x08000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gaf58b073ee0360914b365850adb407cff}{DMA\+\_\+\+CTRL\+\_\+\+SRC\+\_\+\+INC\+\_\+\+NONE}}~0x0\+C000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga703a50edbb1e1a5c4317777e759a6592}{\+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+SRC\+\_\+\+SIZE\+\_\+\+MASK}}~0x03000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga90700566b116f6f9a602a002eda740b6}{\+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+SRC\+\_\+\+SIZE\+\_\+\+SHIFT}}~24
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga53ac0f76212c65eb2051bd570f7eea38}{\+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+SRC\+\_\+\+SIZE\+\_\+\+BYTE}}~0x00
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gabddc485a6f9f96f78ae77682e4d8a0d5}{\+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+SRC\+\_\+\+SIZE\+\_\+\+HALFWORD}}~0x01
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gaae49f8221dd7d9d84aadccaa4674aad9}{\+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+SRC\+\_\+\+SIZE\+\_\+\+WORD}}~0x02
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gafc090f5b86735444d68ac8b61fb74ca9}{\+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+SRC\+\_\+\+SIZE\+\_\+\+RSVD}}~0x03
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga855513261870a5b6fbfaed1825dae7ca}{DMA\+\_\+\+CTRL\+\_\+\+SRC\+\_\+\+SIZE\+\_\+\+BYTE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gadf35151dff0ada803cd119c420df138f}{DMA\+\_\+\+CTRL\+\_\+\+SRC\+\_\+\+SIZE\+\_\+\+HALFWORD}}~0x01000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga8f2ed487b20532e4f70bd1d0a1d6b9c3}{DMA\+\_\+\+CTRL\+\_\+\+SRC\+\_\+\+SIZE\+\_\+\+WORD}}~0x02000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga02c14e09bc5974b9cecfa06e765bdd93}{DMA\+\_\+\+CTRL\+\_\+\+SRC\+\_\+\+SIZE\+\_\+\+RSVD}}~0x03000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga8eae0dc83d60477ebd68fde7acaebb92}{\+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+DST\+\_\+\+PROT\+\_\+\+CTRL\+\_\+\+MASK}}~0x00\+E00000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gad2977fb0e0f4af8a2be0862093dd7b3c}{\+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+DST\+\_\+\+PROT\+\_\+\+CTRL\+\_\+\+SHIFT}}~21
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gaade9e620ed27596babd6f31fe0fb3587}{DMA\+\_\+\+CTRL\+\_\+\+DST\+\_\+\+PROT\+\_\+\+PRIVILEGED}}~0x00200000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga68cbc625bd20de321c0066e800d082a4}{DMA\+\_\+\+CTRL\+\_\+\+DST\+\_\+\+PROT\+\_\+\+NON\+\_\+\+PRIVILEGED}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gac337322950dc05c21bda15d6de217801}{\+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+SRC\+\_\+\+PROT\+\_\+\+CTRL\+\_\+\+MASK}}~0x001\+C0000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga7bc00d5d7abf4420fc28e3928493b13b}{\+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+SRC\+\_\+\+PROT\+\_\+\+CTRL\+\_\+\+SHIFT}}~18
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga8a71a6e15878bd9af2bd2b617258bb0a}{DMA\+\_\+\+CTRL\+\_\+\+SRC\+\_\+\+PROT\+\_\+\+PRIVILEGED}}~0x00040000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gab95c16dadb8eb2fc1dadd0312a7a24b1}{DMA\+\_\+\+CTRL\+\_\+\+SRC\+\_\+\+PROT\+\_\+\+NON\+\_\+\+PRIVILEGED}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga3e47dda30bdc3880ac403565182ed5cc}{\+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+PROT\+\_\+\+NON\+\_\+\+PRIVILEGED}}~0x00
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga7570bb858fcac876f85129916fe2f7ef}{\+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+PROT\+\_\+\+PRIVILEGED}}~0x01
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga206e42fd04df5f762a936d0f8fb7bd6d}{\+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+R\+\_\+\+POWER\+\_\+\+MASK}}~0x0003\+C000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gaa5502e396ef02d0d9ab5937f605fae92}{\+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+R\+\_\+\+POWER\+\_\+\+SHIFT}}~14
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga203d0db44da885700259ea4bb1d5c4b8}{\+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+R\+\_\+\+POWER\+\_\+1}}~0x00
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga9ec20dd7c54716cc6eda0db93df12241}{\+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+R\+\_\+\+POWER\+\_\+2}}~0x01
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gaa154980364183ad87f46ebd03cfcff07}{\+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+R\+\_\+\+POWER\+\_\+4}}~0x02
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gad140f012369bdc6cd1e5fa133853d802}{\+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+R\+\_\+\+POWER\+\_\+8}}~0x03
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga4dd244065aa202677b18d92ed5da0e08}{\+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+R\+\_\+\+POWER\+\_\+16}}~0x04
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga846edb883fa78b18b9cc88df6157eab3}{\+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+R\+\_\+\+POWER\+\_\+32}}~0x05
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga6a19a219ca8c17380fbd0391eac55f58}{\+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+R\+\_\+\+POWER\+\_\+64}}~0x06
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga2dd6e1aedc54c83321521da609e58b5e}{\+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+R\+\_\+\+POWER\+\_\+128}}~0x07
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gadf6cadd51d7983d80c95e92fd3617181}{\+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+R\+\_\+\+POWER\+\_\+256}}~0x08
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga3afa26393e9edd82d35f307589619924}{\+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+R\+\_\+\+POWER\+\_\+512}}~0x09
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga40466ba72f63bd2769d3163926641866}{\+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+R\+\_\+\+POWER\+\_\+1024}}~0x0a
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gaac7293a77684b722401c332f52c98fe6}{DMA\+\_\+\+CTRL\+\_\+\+R\+\_\+\+POWER\+\_\+1}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga693ea67b584fbeb941bce7bda9278bb6}{DMA\+\_\+\+CTRL\+\_\+\+R\+\_\+\+POWER\+\_\+2}}~0x00004000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gaa77678c0e2475bf80263947d3a8bbbcb}{DMA\+\_\+\+CTRL\+\_\+\+R\+\_\+\+POWER\+\_\+4}}~0x00008000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga9c755a0d0466f52c126ad12fe0950b90}{DMA\+\_\+\+CTRL\+\_\+\+R\+\_\+\+POWER\+\_\+8}}~0x0000c000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gaeb55b6a81fe3b3150f78b8b136f3f6fd}{DMA\+\_\+\+CTRL\+\_\+\+R\+\_\+\+POWER\+\_\+16}}~0x00010000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga3334ff39ab73cd94fc1d0e372e15aedf}{DMA\+\_\+\+CTRL\+\_\+\+R\+\_\+\+POWER\+\_\+32}}~0x00014000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga1aab5589474cb7dfa3916b01f6a1dfb4}{DMA\+\_\+\+CTRL\+\_\+\+R\+\_\+\+POWER\+\_\+64}}~0x00018000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga08f1a446dcffe2420fa0d57662e3a780}{DMA\+\_\+\+CTRL\+\_\+\+R\+\_\+\+POWER\+\_\+128}}~0x0001c000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga509a35deeb9e054025f12fdb269353aa}{DMA\+\_\+\+CTRL\+\_\+\+R\+\_\+\+POWER\+\_\+256}}~0x00020000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gadd3b9382b8a1b19b413f4ab4974a5995}{DMA\+\_\+\+CTRL\+\_\+\+R\+\_\+\+POWER\+\_\+512}}~0x00024000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga2be55e7be9b6befa34f79d31579f1d10}{DMA\+\_\+\+CTRL\+\_\+\+R\+\_\+\+POWER\+\_\+1024}}~0x00028000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga08f4f9629d30c112adb6d3ecb0e3aeb3}{\+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+N\+\_\+\+MINUS\+\_\+1\+\_\+\+MASK}}~0x00003\+FF0\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga5797c23bef48a60b6b8ca46fd03ae75a}{\+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+N\+\_\+\+MINUS\+\_\+1\+\_\+\+SHIFT}}~4
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga515e5b7d3e33e2f6955dc60727281c94}{\+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+NEXT\+\_\+\+USEBURST\+\_\+\+MASK}}~0x00000008\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gaf14f7b7e3aa5260915ff31a406957108}{\+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+NEXT\+\_\+\+USEBURST\+\_\+\+SHIFT}}~3
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga411c92ab0452173066b47fbadcf1ff7f}{\+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+CYCLE\+\_\+\+CTRL\+\_\+\+MASK}}~0x00000007\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga720389a112e5bbc012f585f717971a4c}{\+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+CYCLE\+\_\+\+CTRL\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gaae3def7b1d239f59100a982c880cb05d}{\+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+CYCLE\+\_\+\+CTRL\+\_\+\+INVALID}}~0x00
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gaaf2102a7746fb24cd501863887ddd0d0}{\+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+CYCLE\+\_\+\+CTRL\+\_\+\+BASIC}}~0x01
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga23000f787a8d0b26c8451c5a6e20b388}{\+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+CYCLE\+\_\+\+CTRL\+\_\+\+AUTO}}~0x02
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga8f08623d87d43560350c924c7824bd13}{\+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+CYCLE\+\_\+\+CTRL\+\_\+\+PINGPONG}}~0x03
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga282bf70126b0d577e06ef733947082a7}{\+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+CYCLE\+\_\+\+CTRL\+\_\+\+MEM\+\_\+\+SCATTER\+\_\+\+GATHER}}~0x04
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gafb1ee49437d3655a3d4ab7c76ec123a8}{\+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+CYCLE\+\_\+\+CTRL\+\_\+\+MEM\+\_\+\+SCATTER\+\_\+\+GATHER\+\_\+\+ALT}}~0x05
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga352bcb7973fcaa5ed3204cf6ac6c87cd}{\+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+CYCLE\+\_\+\+CTRL\+\_\+\+PER\+\_\+\+SCATTER\+\_\+\+GATHER}}~0x06
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga686865081ada55259b5863410d7cd859}{\+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+CYCLE\+\_\+\+CTRL\+\_\+\+PER\+\_\+\+SCATTER\+\_\+\+GATHER\+\_\+\+ALT}}~0x07
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga7892e6cd294fad05325adc1c32cbddfa}{DMA\+\_\+\+CTRL\+\_\+\+CYCLE\+\_\+\+CTRL\+\_\+\+INVALID}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gaeb515701428a4148bc9fc86fda750428}{DMA\+\_\+\+CTRL\+\_\+\+CYCLE\+\_\+\+CTRL\+\_\+\+BASIC}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gad07fca109f92ebcfcf0176b8c1295892}{DMA\+\_\+\+CTRL\+\_\+\+CYCLE\+\_\+\+CTRL\+\_\+\+AUTO}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga55614038b8da724dc48770a2f4567184}{DMA\+\_\+\+CTRL\+\_\+\+CYCLE\+\_\+\+CTRL\+\_\+\+PINGPONG}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga548ff001526a93031afb4b06bdfa5382}{DMA\+\_\+\+CTRL\+\_\+\+CYCLE\+\_\+\+CTRL\+\_\+\+MEM\+\_\+\+SCATTER\+\_\+\+GATHER}}~0x000000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga16e2fe28076442259b3b3d43b4aba94c}{DMA\+\_\+\+CTRL\+\_\+\+CYCLE\+\_\+\+CTRL\+\_\+\+MEM\+\_\+\+SCATTER\+\_\+\+GATHER\+\_\+\+ALT}}~0x000000005\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga7c636f3fcb5c3b6437affccabb3c43a1}{DMA\+\_\+\+CTRL\+\_\+\+CYCLE\+\_\+\+CTRL\+\_\+\+PER\+\_\+\+SCATTER\+\_\+\+GATHER}}~0x000000006\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga16644ebaa085513a8e20e8bb567b0a51}{DMA\+\_\+\+CTRL\+\_\+\+CYCLE\+\_\+\+CTRL\+\_\+\+PER\+\_\+\+SCATTER\+\_\+\+GATHER\+\_\+\+ALT}}~0x000000007\+UL
\end{DoxyCompactItemize}


\doxysubsubsection{Detailed Description}


\doxysubsubsection{Macro Definition Documentation}
\Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga23000f787a8d0b26c8451c5a6e20b388}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!\_DMA\_CTRL\_CYCLE\_CTRL\_AUTO@{\_DMA\_CTRL\_CYCLE\_CTRL\_AUTO}}
\index{\_DMA\_CTRL\_CYCLE\_CTRL\_AUTO@{\_DMA\_CTRL\_CYCLE\_CTRL\_AUTO}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CTRL\_CYCLE\_CTRL\_AUTO}{\_DMA\_CTRL\_CYCLE\_CTRL\_AUTO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga23000f787a8d0b26c8451c5a6e20b388} 
\#define \+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+CYCLE\+\_\+\+CTRL\+\_\+\+AUTO~0x02}

Auto cycle type \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gaaf2102a7746fb24cd501863887ddd0d0}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!\_DMA\_CTRL\_CYCLE\_CTRL\_BASIC@{\_DMA\_CTRL\_CYCLE\_CTRL\_BASIC}}
\index{\_DMA\_CTRL\_CYCLE\_CTRL\_BASIC@{\_DMA\_CTRL\_CYCLE\_CTRL\_BASIC}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CTRL\_CYCLE\_CTRL\_BASIC}{\_DMA\_CTRL\_CYCLE\_CTRL\_BASIC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gaaf2102a7746fb24cd501863887ddd0d0} 
\#define \+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+CYCLE\+\_\+\+CTRL\+\_\+\+BASIC~0x01}

Basic cycle type \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gaae3def7b1d239f59100a982c880cb05d}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!\_DMA\_CTRL\_CYCLE\_CTRL\_INVALID@{\_DMA\_CTRL\_CYCLE\_CTRL\_INVALID}}
\index{\_DMA\_CTRL\_CYCLE\_CTRL\_INVALID@{\_DMA\_CTRL\_CYCLE\_CTRL\_INVALID}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CTRL\_CYCLE\_CTRL\_INVALID}{\_DMA\_CTRL\_CYCLE\_CTRL\_INVALID}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gaae3def7b1d239f59100a982c880cb05d} 
\#define \+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+CYCLE\+\_\+\+CTRL\+\_\+\+INVALID~0x00}

Invalid cycle type ~\newline
 \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga411c92ab0452173066b47fbadcf1ff7f}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!\_DMA\_CTRL\_CYCLE\_CTRL\_MASK@{\_DMA\_CTRL\_CYCLE\_CTRL\_MASK}}
\index{\_DMA\_CTRL\_CYCLE\_CTRL\_MASK@{\_DMA\_CTRL\_CYCLE\_CTRL\_MASK}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CTRL\_CYCLE\_CTRL\_MASK}{\_DMA\_CTRL\_CYCLE\_CTRL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga411c92ab0452173066b47fbadcf1ff7f} 
\#define \+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+CYCLE\+\_\+\+CTRL\+\_\+\+MASK~0x00000007\+UL}

DMA Cycle control bit mask -\/ basic/auto/ping-\/poing/scath-\/gath \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga282bf70126b0d577e06ef733947082a7}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!\_DMA\_CTRL\_CYCLE\_CTRL\_MEM\_SCATTER\_GATHER@{\_DMA\_CTRL\_CYCLE\_CTRL\_MEM\_SCATTER\_GATHER}}
\index{\_DMA\_CTRL\_CYCLE\_CTRL\_MEM\_SCATTER\_GATHER@{\_DMA\_CTRL\_CYCLE\_CTRL\_MEM\_SCATTER\_GATHER}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CTRL\_CYCLE\_CTRL\_MEM\_SCATTER\_GATHER}{\_DMA\_CTRL\_CYCLE\_CTRL\_MEM\_SCATTER\_GATHER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga282bf70126b0d577e06ef733947082a7} 
\#define \+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+CYCLE\+\_\+\+CTRL\+\_\+\+MEM\+\_\+\+SCATTER\+\_\+\+GATHER~0x04}

Memory scatter gather cycle type \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gafb1ee49437d3655a3d4ab7c76ec123a8}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!\_DMA\_CTRL\_CYCLE\_CTRL\_MEM\_SCATTER\_GATHER\_ALT@{\_DMA\_CTRL\_CYCLE\_CTRL\_MEM\_SCATTER\_GATHER\_ALT}}
\index{\_DMA\_CTRL\_CYCLE\_CTRL\_MEM\_SCATTER\_GATHER\_ALT@{\_DMA\_CTRL\_CYCLE\_CTRL\_MEM\_SCATTER\_GATHER\_ALT}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CTRL\_CYCLE\_CTRL\_MEM\_SCATTER\_GATHER\_ALT}{\_DMA\_CTRL\_CYCLE\_CTRL\_MEM\_SCATTER\_GATHER\_ALT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gafb1ee49437d3655a3d4ab7c76ec123a8} 
\#define \+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+CYCLE\+\_\+\+CTRL\+\_\+\+MEM\+\_\+\+SCATTER\+\_\+\+GATHER\+\_\+\+ALT~0x05}

Memory scatter gather using alternate structure ~\newline
 \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga352bcb7973fcaa5ed3204cf6ac6c87cd}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!\_DMA\_CTRL\_CYCLE\_CTRL\_PER\_SCATTER\_GATHER@{\_DMA\_CTRL\_CYCLE\_CTRL\_PER\_SCATTER\_GATHER}}
\index{\_DMA\_CTRL\_CYCLE\_CTRL\_PER\_SCATTER\_GATHER@{\_DMA\_CTRL\_CYCLE\_CTRL\_PER\_SCATTER\_GATHER}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CTRL\_CYCLE\_CTRL\_PER\_SCATTER\_GATHER}{\_DMA\_CTRL\_CYCLE\_CTRL\_PER\_SCATTER\_GATHER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga352bcb7973fcaa5ed3204cf6ac6c87cd} 
\#define \+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+CYCLE\+\_\+\+CTRL\+\_\+\+PER\+\_\+\+SCATTER\+\_\+\+GATHER~0x06}

Peripheral scatter gather cycle type \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga686865081ada55259b5863410d7cd859}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!\_DMA\_CTRL\_CYCLE\_CTRL\_PER\_SCATTER\_GATHER\_ALT@{\_DMA\_CTRL\_CYCLE\_CTRL\_PER\_SCATTER\_GATHER\_ALT}}
\index{\_DMA\_CTRL\_CYCLE\_CTRL\_PER\_SCATTER\_GATHER\_ALT@{\_DMA\_CTRL\_CYCLE\_CTRL\_PER\_SCATTER\_GATHER\_ALT}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CTRL\_CYCLE\_CTRL\_PER\_SCATTER\_GATHER\_ALT}{\_DMA\_CTRL\_CYCLE\_CTRL\_PER\_SCATTER\_GATHER\_ALT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga686865081ada55259b5863410d7cd859} 
\#define \+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+CYCLE\+\_\+\+CTRL\+\_\+\+PER\+\_\+\+SCATTER\+\_\+\+GATHER\+\_\+\+ALT~0x07}

Peripheral scatter gather cycle type using alternate structure \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga8f08623d87d43560350c924c7824bd13}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!\_DMA\_CTRL\_CYCLE\_CTRL\_PINGPONG@{\_DMA\_CTRL\_CYCLE\_CTRL\_PINGPONG}}
\index{\_DMA\_CTRL\_CYCLE\_CTRL\_PINGPONG@{\_DMA\_CTRL\_CYCLE\_CTRL\_PINGPONG}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CTRL\_CYCLE\_CTRL\_PINGPONG}{\_DMA\_CTRL\_CYCLE\_CTRL\_PINGPONG}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga8f08623d87d43560350c924c7824bd13} 
\#define \+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+CYCLE\+\_\+\+CTRL\+\_\+\+PINGPONG~0x03}

Ping\+Pong cycle type \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga720389a112e5bbc012f585f717971a4c}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!\_DMA\_CTRL\_CYCLE\_CTRL\_SHIFT@{\_DMA\_CTRL\_CYCLE\_CTRL\_SHIFT}}
\index{\_DMA\_CTRL\_CYCLE\_CTRL\_SHIFT@{\_DMA\_CTRL\_CYCLE\_CTRL\_SHIFT}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CTRL\_CYCLE\_CTRL\_SHIFT}{\_DMA\_CTRL\_CYCLE\_CTRL\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga720389a112e5bbc012f585f717971a4c} 
\#define \+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+CYCLE\+\_\+\+CTRL\+\_\+\+SHIFT~0}

DMA Cycle control bit shift \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga10aa2de702fbea31301610565c89bfd6}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!\_DMA\_CTRL\_DST\_INC\_BYTE@{\_DMA\_CTRL\_DST\_INC\_BYTE}}
\index{\_DMA\_CTRL\_DST\_INC\_BYTE@{\_DMA\_CTRL\_DST\_INC\_BYTE}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CTRL\_DST\_INC\_BYTE}{\_DMA\_CTRL\_DST\_INC\_BYTE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga10aa2de702fbea31301610565c89bfd6} 
\#define \+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+DST\+\_\+\+INC\+\_\+\+BYTE~0x00}

Byte/8-\/bit increment \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga34acd287308b444d027611df69fca90b}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!\_DMA\_CTRL\_DST\_INC\_HALFWORD@{\_DMA\_CTRL\_DST\_INC\_HALFWORD}}
\index{\_DMA\_CTRL\_DST\_INC\_HALFWORD@{\_DMA\_CTRL\_DST\_INC\_HALFWORD}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CTRL\_DST\_INC\_HALFWORD}{\_DMA\_CTRL\_DST\_INC\_HALFWORD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga34acd287308b444d027611df69fca90b} 
\#define \+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+DST\+\_\+\+INC\+\_\+\+HALFWORD~0x01}

Half word/16-\/bit increment \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gae2d502cf92084026382be6815f1ed90e}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!\_DMA\_CTRL\_DST\_INC\_MASK@{\_DMA\_CTRL\_DST\_INC\_MASK}}
\index{\_DMA\_CTRL\_DST\_INC\_MASK@{\_DMA\_CTRL\_DST\_INC\_MASK}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CTRL\_DST\_INC\_MASK}{\_DMA\_CTRL\_DST\_INC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gae2d502cf92084026382be6815f1ed90e} 
\#define \+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+DST\+\_\+\+INC\+\_\+\+MASK~0x\+C0000000\+UL}

Data increment for destination, bit mask \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gab8d57e2956c2f03f5f642a85127ebe2a}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!\_DMA\_CTRL\_DST\_INC\_NONE@{\_DMA\_CTRL\_DST\_INC\_NONE}}
\index{\_DMA\_CTRL\_DST\_INC\_NONE@{\_DMA\_CTRL\_DST\_INC\_NONE}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CTRL\_DST\_INC\_NONE}{\_DMA\_CTRL\_DST\_INC\_NONE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gab8d57e2956c2f03f5f642a85127ebe2a} 
\#define \+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+DST\+\_\+\+INC\+\_\+\+NONE~0x03}

No increment \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga0bdf93cab208cf8c9c9557238436c741}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!\_DMA\_CTRL\_DST\_INC\_SHIFT@{\_DMA\_CTRL\_DST\_INC\_SHIFT}}
\index{\_DMA\_CTRL\_DST\_INC\_SHIFT@{\_DMA\_CTRL\_DST\_INC\_SHIFT}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CTRL\_DST\_INC\_SHIFT}{\_DMA\_CTRL\_DST\_INC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga0bdf93cab208cf8c9c9557238436c741} 
\#define \+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+DST\+\_\+\+INC\+\_\+\+SHIFT~30}

Data increment for destination, shift value \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga45dd5242605d0fa5c399419b886c46fb}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!\_DMA\_CTRL\_DST\_INC\_WORD@{\_DMA\_CTRL\_DST\_INC\_WORD}}
\index{\_DMA\_CTRL\_DST\_INC\_WORD@{\_DMA\_CTRL\_DST\_INC\_WORD}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CTRL\_DST\_INC\_WORD}{\_DMA\_CTRL\_DST\_INC\_WORD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga45dd5242605d0fa5c399419b886c46fb} 
\#define \+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+DST\+\_\+\+INC\+\_\+\+WORD~0x02}

Word/32-\/bit increment \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga8eae0dc83d60477ebd68fde7acaebb92}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!\_DMA\_CTRL\_DST\_PROT\_CTRL\_MASK@{\_DMA\_CTRL\_DST\_PROT\_CTRL\_MASK}}
\index{\_DMA\_CTRL\_DST\_PROT\_CTRL\_MASK@{\_DMA\_CTRL\_DST\_PROT\_CTRL\_MASK}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CTRL\_DST\_PROT\_CTRL\_MASK}{\_DMA\_CTRL\_DST\_PROT\_CTRL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga8eae0dc83d60477ebd68fde7acaebb92} 
\#define \+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+DST\+\_\+\+PROT\+\_\+\+CTRL\+\_\+\+MASK~0x00\+E00000\+UL}

Protection flag for destination, bit mask \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gad2977fb0e0f4af8a2be0862093dd7b3c}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!\_DMA\_CTRL\_DST\_PROT\_CTRL\_SHIFT@{\_DMA\_CTRL\_DST\_PROT\_CTRL\_SHIFT}}
\index{\_DMA\_CTRL\_DST\_PROT\_CTRL\_SHIFT@{\_DMA\_CTRL\_DST\_PROT\_CTRL\_SHIFT}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CTRL\_DST\_PROT\_CTRL\_SHIFT}{\_DMA\_CTRL\_DST\_PROT\_CTRL\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gad2977fb0e0f4af8a2be0862093dd7b3c} 
\#define \+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+DST\+\_\+\+PROT\+\_\+\+CTRL\+\_\+\+SHIFT~21}

Protection flag for destination, shift value \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga82ba1d3ae2b751a65391b3dc117aed03}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!\_DMA\_CTRL\_DST\_SIZE\_BYTE@{\_DMA\_CTRL\_DST\_SIZE\_BYTE}}
\index{\_DMA\_CTRL\_DST\_SIZE\_BYTE@{\_DMA\_CTRL\_DST\_SIZE\_BYTE}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CTRL\_DST\_SIZE\_BYTE}{\_DMA\_CTRL\_DST\_SIZE\_BYTE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga82ba1d3ae2b751a65391b3dc117aed03} 
\#define \+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+DST\+\_\+\+SIZE\+\_\+\+BYTE~0x00}

Byte/8-\/bit data size \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga3a5ac792e7dab13405c3184d271d2131}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!\_DMA\_CTRL\_DST\_SIZE\_HALFWORD@{\_DMA\_CTRL\_DST\_SIZE\_HALFWORD}}
\index{\_DMA\_CTRL\_DST\_SIZE\_HALFWORD@{\_DMA\_CTRL\_DST\_SIZE\_HALFWORD}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CTRL\_DST\_SIZE\_HALFWORD}{\_DMA\_CTRL\_DST\_SIZE\_HALFWORD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga3a5ac792e7dab13405c3184d271d2131} 
\#define \+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+DST\+\_\+\+SIZE\+\_\+\+HALFWORD~0x01}

Half word/16-\/bit data size \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gae3b7d2367e7902cec852f08449c7b0ab}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!\_DMA\_CTRL\_DST\_SIZE\_MASK@{\_DMA\_CTRL\_DST\_SIZE\_MASK}}
\index{\_DMA\_CTRL\_DST\_SIZE\_MASK@{\_DMA\_CTRL\_DST\_SIZE\_MASK}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CTRL\_DST\_SIZE\_MASK}{\_DMA\_CTRL\_DST\_SIZE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gae3b7d2367e7902cec852f08449c7b0ab} 
\#define \+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+DST\+\_\+\+SIZE\+\_\+\+MASK~0x30000000\+UL}

Data size for destination -\/ MUST be the same as source, bit mask \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga46a911c41a031f8f8159f76d24720bd5}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!\_DMA\_CTRL\_DST\_SIZE\_RSVD@{\_DMA\_CTRL\_DST\_SIZE\_RSVD}}
\index{\_DMA\_CTRL\_DST\_SIZE\_RSVD@{\_DMA\_CTRL\_DST\_SIZE\_RSVD}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CTRL\_DST\_SIZE\_RSVD}{\_DMA\_CTRL\_DST\_SIZE\_RSVD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga46a911c41a031f8f8159f76d24720bd5} 
\#define \+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+DST\+\_\+\+SIZE\+\_\+\+RSVD~0x03}

Reserved \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga91e54aacb7e8af2d65097ccda951e3af}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!\_DMA\_CTRL\_DST\_SIZE\_SHIFT@{\_DMA\_CTRL\_DST\_SIZE\_SHIFT}}
\index{\_DMA\_CTRL\_DST\_SIZE\_SHIFT@{\_DMA\_CTRL\_DST\_SIZE\_SHIFT}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CTRL\_DST\_SIZE\_SHIFT}{\_DMA\_CTRL\_DST\_SIZE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga91e54aacb7e8af2d65097ccda951e3af} 
\#define \+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+DST\+\_\+\+SIZE\+\_\+\+SHIFT~28}

Data size for destination -\/ MUST be the same as source, shift value \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gae209bec4ba1582fd2c53c701f06b2932}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!\_DMA\_CTRL\_DST\_SIZE\_WORD@{\_DMA\_CTRL\_DST\_SIZE\_WORD}}
\index{\_DMA\_CTRL\_DST\_SIZE\_WORD@{\_DMA\_CTRL\_DST\_SIZE\_WORD}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CTRL\_DST\_SIZE\_WORD}{\_DMA\_CTRL\_DST\_SIZE\_WORD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gae209bec4ba1582fd2c53c701f06b2932} 
\#define \+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+DST\+\_\+\+SIZE\+\_\+\+WORD~0x02}

Word/32-\/bit data size \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga08f4f9629d30c112adb6d3ecb0e3aeb3}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!\_DMA\_CTRL\_N\_MINUS\_1\_MASK@{\_DMA\_CTRL\_N\_MINUS\_1\_MASK}}
\index{\_DMA\_CTRL\_N\_MINUS\_1\_MASK@{\_DMA\_CTRL\_N\_MINUS\_1\_MASK}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CTRL\_N\_MINUS\_1\_MASK}{\_DMA\_CTRL\_N\_MINUS\_1\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga08f4f9629d30c112adb6d3ecb0e3aeb3} 
\#define \+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+N\+\_\+\+MINUS\+\_\+1\+\_\+\+MASK~0x00003\+FF0\+UL}

Number of DMA transfers minus 1, bit mask. See PL230 documentation \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga5797c23bef48a60b6b8ca46fd03ae75a}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!\_DMA\_CTRL\_N\_MINUS\_1\_SHIFT@{\_DMA\_CTRL\_N\_MINUS\_1\_SHIFT}}
\index{\_DMA\_CTRL\_N\_MINUS\_1\_SHIFT@{\_DMA\_CTRL\_N\_MINUS\_1\_SHIFT}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CTRL\_N\_MINUS\_1\_SHIFT}{\_DMA\_CTRL\_N\_MINUS\_1\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga5797c23bef48a60b6b8ca46fd03ae75a} 
\#define \+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+N\+\_\+\+MINUS\+\_\+1\+\_\+\+SHIFT~4}

Number of DMA transfers minus 1, shift mask. See PL230 documentation \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga515e5b7d3e33e2f6955dc60727281c94}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!\_DMA\_CTRL\_NEXT\_USEBURST\_MASK@{\_DMA\_CTRL\_NEXT\_USEBURST\_MASK}}
\index{\_DMA\_CTRL\_NEXT\_USEBURST\_MASK@{\_DMA\_CTRL\_NEXT\_USEBURST\_MASK}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CTRL\_NEXT\_USEBURST\_MASK}{\_DMA\_CTRL\_NEXT\_USEBURST\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga515e5b7d3e33e2f6955dc60727281c94} 
\#define \+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+NEXT\+\_\+\+USEBURST\+\_\+\+MASK~0x00000008\+UL}

DMA useburst\+\_\+set\mbox{[}C\mbox{]} is 1 when using scatter-\/gather DMA and using alternate data \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gaf14f7b7e3aa5260915ff31a406957108}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!\_DMA\_CTRL\_NEXT\_USEBURST\_SHIFT@{\_DMA\_CTRL\_NEXT\_USEBURST\_SHIFT}}
\index{\_DMA\_CTRL\_NEXT\_USEBURST\_SHIFT@{\_DMA\_CTRL\_NEXT\_USEBURST\_SHIFT}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CTRL\_NEXT\_USEBURST\_SHIFT}{\_DMA\_CTRL\_NEXT\_USEBURST\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gaf14f7b7e3aa5260915ff31a406957108} 
\#define \+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+NEXT\+\_\+\+USEBURST\+\_\+\+SHIFT~3}

DMA useburst shift \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga3e47dda30bdc3880ac403565182ed5cc}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!\_DMA\_CTRL\_PROT\_NON\_PRIVILEGED@{\_DMA\_CTRL\_PROT\_NON\_PRIVILEGED}}
\index{\_DMA\_CTRL\_PROT\_NON\_PRIVILEGED@{\_DMA\_CTRL\_PROT\_NON\_PRIVILEGED}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CTRL\_PROT\_NON\_PRIVILEGED}{\_DMA\_CTRL\_PROT\_NON\_PRIVILEGED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga3e47dda30bdc3880ac403565182ed5cc} 
\#define \+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+PROT\+\_\+\+NON\+\_\+\+PRIVILEGED~0x00}

Protection bits to indicate non-\/privileged access \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga7570bb858fcac876f85129916fe2f7ef}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!\_DMA\_CTRL\_PROT\_PRIVILEGED@{\_DMA\_CTRL\_PROT\_PRIVILEGED}}
\index{\_DMA\_CTRL\_PROT\_PRIVILEGED@{\_DMA\_CTRL\_PROT\_PRIVILEGED}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CTRL\_PROT\_PRIVILEGED}{\_DMA\_CTRL\_PROT\_PRIVILEGED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga7570bb858fcac876f85129916fe2f7ef} 
\#define \+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+PROT\+\_\+\+PRIVILEGED~0x01}

Protection bits to indicate privileged access \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga203d0db44da885700259ea4bb1d5c4b8}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!\_DMA\_CTRL\_R\_POWER\_1@{\_DMA\_CTRL\_R\_POWER\_1}}
\index{\_DMA\_CTRL\_R\_POWER\_1@{\_DMA\_CTRL\_R\_POWER\_1}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CTRL\_R\_POWER\_1}{\_DMA\_CTRL\_R\_POWER\_1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga203d0db44da885700259ea4bb1d5c4b8} 
\#define \+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+R\+\_\+\+POWER\+\_\+1~0x00}

Arbitrate after each transfer \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga40466ba72f63bd2769d3163926641866}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!\_DMA\_CTRL\_R\_POWER\_1024@{\_DMA\_CTRL\_R\_POWER\_1024}}
\index{\_DMA\_CTRL\_R\_POWER\_1024@{\_DMA\_CTRL\_R\_POWER\_1024}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CTRL\_R\_POWER\_1024}{\_DMA\_CTRL\_R\_POWER\_1024}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga40466ba72f63bd2769d3163926641866} 
\#define \+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+R\+\_\+\+POWER\+\_\+1024~0x0a}

Arbitrate after every 1024 transfers \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga2dd6e1aedc54c83321521da609e58b5e}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!\_DMA\_CTRL\_R\_POWER\_128@{\_DMA\_CTRL\_R\_POWER\_128}}
\index{\_DMA\_CTRL\_R\_POWER\_128@{\_DMA\_CTRL\_R\_POWER\_128}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CTRL\_R\_POWER\_128}{\_DMA\_CTRL\_R\_POWER\_128}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga2dd6e1aedc54c83321521da609e58b5e} 
\#define \+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+R\+\_\+\+POWER\+\_\+128~0x07}

Arbitrate after every 128 transfers \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga4dd244065aa202677b18d92ed5da0e08}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!\_DMA\_CTRL\_R\_POWER\_16@{\_DMA\_CTRL\_R\_POWER\_16}}
\index{\_DMA\_CTRL\_R\_POWER\_16@{\_DMA\_CTRL\_R\_POWER\_16}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CTRL\_R\_POWER\_16}{\_DMA\_CTRL\_R\_POWER\_16}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga4dd244065aa202677b18d92ed5da0e08} 
\#define \+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+R\+\_\+\+POWER\+\_\+16~0x04}

Arbitrate after every 16 transfers \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga9ec20dd7c54716cc6eda0db93df12241}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!\_DMA\_CTRL\_R\_POWER\_2@{\_DMA\_CTRL\_R\_POWER\_2}}
\index{\_DMA\_CTRL\_R\_POWER\_2@{\_DMA\_CTRL\_R\_POWER\_2}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CTRL\_R\_POWER\_2}{\_DMA\_CTRL\_R\_POWER\_2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga9ec20dd7c54716cc6eda0db93df12241} 
\#define \+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+R\+\_\+\+POWER\+\_\+2~0x01}

Arbitrate after every 2 transfers \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gadf6cadd51d7983d80c95e92fd3617181}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!\_DMA\_CTRL\_R\_POWER\_256@{\_DMA\_CTRL\_R\_POWER\_256}}
\index{\_DMA\_CTRL\_R\_POWER\_256@{\_DMA\_CTRL\_R\_POWER\_256}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CTRL\_R\_POWER\_256}{\_DMA\_CTRL\_R\_POWER\_256}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gadf6cadd51d7983d80c95e92fd3617181} 
\#define \+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+R\+\_\+\+POWER\+\_\+256~0x08}

Arbitrate after every 256 transfers \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga846edb883fa78b18b9cc88df6157eab3}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!\_DMA\_CTRL\_R\_POWER\_32@{\_DMA\_CTRL\_R\_POWER\_32}}
\index{\_DMA\_CTRL\_R\_POWER\_32@{\_DMA\_CTRL\_R\_POWER\_32}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CTRL\_R\_POWER\_32}{\_DMA\_CTRL\_R\_POWER\_32}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga846edb883fa78b18b9cc88df6157eab3} 
\#define \+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+R\+\_\+\+POWER\+\_\+32~0x05}

Arbitrate after every 32 transfers \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gaa154980364183ad87f46ebd03cfcff07}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!\_DMA\_CTRL\_R\_POWER\_4@{\_DMA\_CTRL\_R\_POWER\_4}}
\index{\_DMA\_CTRL\_R\_POWER\_4@{\_DMA\_CTRL\_R\_POWER\_4}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CTRL\_R\_POWER\_4}{\_DMA\_CTRL\_R\_POWER\_4}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gaa154980364183ad87f46ebd03cfcff07} 
\#define \+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+R\+\_\+\+POWER\+\_\+4~0x02}

Arbitrate after every 4 transfers \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga3afa26393e9edd82d35f307589619924}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!\_DMA\_CTRL\_R\_POWER\_512@{\_DMA\_CTRL\_R\_POWER\_512}}
\index{\_DMA\_CTRL\_R\_POWER\_512@{\_DMA\_CTRL\_R\_POWER\_512}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CTRL\_R\_POWER\_512}{\_DMA\_CTRL\_R\_POWER\_512}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga3afa26393e9edd82d35f307589619924} 
\#define \+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+R\+\_\+\+POWER\+\_\+512~0x09}

Arbitrate after every 512 transfers \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga6a19a219ca8c17380fbd0391eac55f58}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!\_DMA\_CTRL\_R\_POWER\_64@{\_DMA\_CTRL\_R\_POWER\_64}}
\index{\_DMA\_CTRL\_R\_POWER\_64@{\_DMA\_CTRL\_R\_POWER\_64}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CTRL\_R\_POWER\_64}{\_DMA\_CTRL\_R\_POWER\_64}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga6a19a219ca8c17380fbd0391eac55f58} 
\#define \+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+R\+\_\+\+POWER\+\_\+64~0x06}

Arbitrate after every 64 transfers \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gad140f012369bdc6cd1e5fa133853d802}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!\_DMA\_CTRL\_R\_POWER\_8@{\_DMA\_CTRL\_R\_POWER\_8}}
\index{\_DMA\_CTRL\_R\_POWER\_8@{\_DMA\_CTRL\_R\_POWER\_8}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CTRL\_R\_POWER\_8}{\_DMA\_CTRL\_R\_POWER\_8}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gad140f012369bdc6cd1e5fa133853d802} 
\#define \+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+R\+\_\+\+POWER\+\_\+8~0x03}

Arbitrate after every 8 transfers \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga206e42fd04df5f762a936d0f8fb7bd6d}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!\_DMA\_CTRL\_R\_POWER\_MASK@{\_DMA\_CTRL\_R\_POWER\_MASK}}
\index{\_DMA\_CTRL\_R\_POWER\_MASK@{\_DMA\_CTRL\_R\_POWER\_MASK}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CTRL\_R\_POWER\_MASK}{\_DMA\_CTRL\_R\_POWER\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga206e42fd04df5f762a936d0f8fb7bd6d} 
\#define \+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+R\+\_\+\+POWER\+\_\+\+MASK~0x0003\+C000\+UL}

DMA arbitration mask \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gaa5502e396ef02d0d9ab5937f605fae92}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!\_DMA\_CTRL\_R\_POWER\_SHIFT@{\_DMA\_CTRL\_R\_POWER\_SHIFT}}
\index{\_DMA\_CTRL\_R\_POWER\_SHIFT@{\_DMA\_CTRL\_R\_POWER\_SHIFT}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CTRL\_R\_POWER\_SHIFT}{\_DMA\_CTRL\_R\_POWER\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gaa5502e396ef02d0d9ab5937f605fae92} 
\#define \+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+R\+\_\+\+POWER\+\_\+\+SHIFT~14}

Number of DMA cycles before controller does new arbitration in 2\texorpdfstring{$^\wedge$}{\string^}R \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga98f13be6557e3748b750f017695d9ddf}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!\_DMA\_CTRL\_SRC\_INC\_BYTE@{\_DMA\_CTRL\_SRC\_INC\_BYTE}}
\index{\_DMA\_CTRL\_SRC\_INC\_BYTE@{\_DMA\_CTRL\_SRC\_INC\_BYTE}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CTRL\_SRC\_INC\_BYTE}{\_DMA\_CTRL\_SRC\_INC\_BYTE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga98f13be6557e3748b750f017695d9ddf} 
\#define \+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+SRC\+\_\+\+INC\+\_\+\+BYTE~0x00}

Byte/8-\/bit increment \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gaf64749762afca759cd26252a90394503}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!\_DMA\_CTRL\_SRC\_INC\_HALFWORD@{\_DMA\_CTRL\_SRC\_INC\_HALFWORD}}
\index{\_DMA\_CTRL\_SRC\_INC\_HALFWORD@{\_DMA\_CTRL\_SRC\_INC\_HALFWORD}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CTRL\_SRC\_INC\_HALFWORD}{\_DMA\_CTRL\_SRC\_INC\_HALFWORD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gaf64749762afca759cd26252a90394503} 
\#define \+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+SRC\+\_\+\+INC\+\_\+\+HALFWORD~0x01}

Half word/16-\/bit increment \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga37f27e50e9a9a14a9c09623757250b75}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!\_DMA\_CTRL\_SRC\_INC\_MASK@{\_DMA\_CTRL\_SRC\_INC\_MASK}}
\index{\_DMA\_CTRL\_SRC\_INC\_MASK@{\_DMA\_CTRL\_SRC\_INC\_MASK}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CTRL\_SRC\_INC\_MASK}{\_DMA\_CTRL\_SRC\_INC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga37f27e50e9a9a14a9c09623757250b75} 
\#define \+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+SRC\+\_\+\+INC\+\_\+\+MASK~0x0\+C000000\+UL}

Data increment for source, bit mask \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gaca79296fc5d11663cb230c3f1ea5d3c6}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!\_DMA\_CTRL\_SRC\_INC\_NONE@{\_DMA\_CTRL\_SRC\_INC\_NONE}}
\index{\_DMA\_CTRL\_SRC\_INC\_NONE@{\_DMA\_CTRL\_SRC\_INC\_NONE}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CTRL\_SRC\_INC\_NONE}{\_DMA\_CTRL\_SRC\_INC\_NONE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gaca79296fc5d11663cb230c3f1ea5d3c6} 
\#define \+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+SRC\+\_\+\+INC\+\_\+\+NONE~0x03}

No increment \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gae58000bfee9eff96ec2ccdfe3235e584}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!\_DMA\_CTRL\_SRC\_INC\_SHIFT@{\_DMA\_CTRL\_SRC\_INC\_SHIFT}}
\index{\_DMA\_CTRL\_SRC\_INC\_SHIFT@{\_DMA\_CTRL\_SRC\_INC\_SHIFT}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CTRL\_SRC\_INC\_SHIFT}{\_DMA\_CTRL\_SRC\_INC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gae58000bfee9eff96ec2ccdfe3235e584} 
\#define \+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+SRC\+\_\+\+INC\+\_\+\+SHIFT~26}

Data increment for source, shift value \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga7590b1ba9fc2f69c91618a6189cd67d5}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!\_DMA\_CTRL\_SRC\_INC\_WORD@{\_DMA\_CTRL\_SRC\_INC\_WORD}}
\index{\_DMA\_CTRL\_SRC\_INC\_WORD@{\_DMA\_CTRL\_SRC\_INC\_WORD}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CTRL\_SRC\_INC\_WORD}{\_DMA\_CTRL\_SRC\_INC\_WORD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga7590b1ba9fc2f69c91618a6189cd67d5} 
\#define \+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+SRC\+\_\+\+INC\+\_\+\+WORD~0x02}

Word/32-\/bit increment \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gac337322950dc05c21bda15d6de217801}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!\_DMA\_CTRL\_SRC\_PROT\_CTRL\_MASK@{\_DMA\_CTRL\_SRC\_PROT\_CTRL\_MASK}}
\index{\_DMA\_CTRL\_SRC\_PROT\_CTRL\_MASK@{\_DMA\_CTRL\_SRC\_PROT\_CTRL\_MASK}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CTRL\_SRC\_PROT\_CTRL\_MASK}{\_DMA\_CTRL\_SRC\_PROT\_CTRL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gac337322950dc05c21bda15d6de217801} 
\#define \+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+SRC\+\_\+\+PROT\+\_\+\+CTRL\+\_\+\+MASK~0x001\+C0000\+UL}

Protection flag for source, bit mask \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga7bc00d5d7abf4420fc28e3928493b13b}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!\_DMA\_CTRL\_SRC\_PROT\_CTRL\_SHIFT@{\_DMA\_CTRL\_SRC\_PROT\_CTRL\_SHIFT}}
\index{\_DMA\_CTRL\_SRC\_PROT\_CTRL\_SHIFT@{\_DMA\_CTRL\_SRC\_PROT\_CTRL\_SHIFT}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CTRL\_SRC\_PROT\_CTRL\_SHIFT}{\_DMA\_CTRL\_SRC\_PROT\_CTRL\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga7bc00d5d7abf4420fc28e3928493b13b} 
\#define \+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+SRC\+\_\+\+PROT\+\_\+\+CTRL\+\_\+\+SHIFT~18}

Protection flag for source, shift value \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga53ac0f76212c65eb2051bd570f7eea38}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!\_DMA\_CTRL\_SRC\_SIZE\_BYTE@{\_DMA\_CTRL\_SRC\_SIZE\_BYTE}}
\index{\_DMA\_CTRL\_SRC\_SIZE\_BYTE@{\_DMA\_CTRL\_SRC\_SIZE\_BYTE}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CTRL\_SRC\_SIZE\_BYTE}{\_DMA\_CTRL\_SRC\_SIZE\_BYTE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga53ac0f76212c65eb2051bd570f7eea38} 
\#define \+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+SRC\+\_\+\+SIZE\+\_\+\+BYTE~0x00}

Byte/8-\/bit data size \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gabddc485a6f9f96f78ae77682e4d8a0d5}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!\_DMA\_CTRL\_SRC\_SIZE\_HALFWORD@{\_DMA\_CTRL\_SRC\_SIZE\_HALFWORD}}
\index{\_DMA\_CTRL\_SRC\_SIZE\_HALFWORD@{\_DMA\_CTRL\_SRC\_SIZE\_HALFWORD}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CTRL\_SRC\_SIZE\_HALFWORD}{\_DMA\_CTRL\_SRC\_SIZE\_HALFWORD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gabddc485a6f9f96f78ae77682e4d8a0d5} 
\#define \+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+SRC\+\_\+\+SIZE\+\_\+\+HALFWORD~0x01}

Half word/16-\/bit data size \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga703a50edbb1e1a5c4317777e759a6592}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!\_DMA\_CTRL\_SRC\_SIZE\_MASK@{\_DMA\_CTRL\_SRC\_SIZE\_MASK}}
\index{\_DMA\_CTRL\_SRC\_SIZE\_MASK@{\_DMA\_CTRL\_SRC\_SIZE\_MASK}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CTRL\_SRC\_SIZE\_MASK}{\_DMA\_CTRL\_SRC\_SIZE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga703a50edbb1e1a5c4317777e759a6592} 
\#define \+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+SRC\+\_\+\+SIZE\+\_\+\+MASK~0x03000000\+UL}

Data size for source -\/ MUST be the same as destination, bit mask \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gafc090f5b86735444d68ac8b61fb74ca9}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!\_DMA\_CTRL\_SRC\_SIZE\_RSVD@{\_DMA\_CTRL\_SRC\_SIZE\_RSVD}}
\index{\_DMA\_CTRL\_SRC\_SIZE\_RSVD@{\_DMA\_CTRL\_SRC\_SIZE\_RSVD}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CTRL\_SRC\_SIZE\_RSVD}{\_DMA\_CTRL\_SRC\_SIZE\_RSVD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gafc090f5b86735444d68ac8b61fb74ca9} 
\#define \+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+SRC\+\_\+\+SIZE\+\_\+\+RSVD~0x03}

Reserved \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga90700566b116f6f9a602a002eda740b6}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!\_DMA\_CTRL\_SRC\_SIZE\_SHIFT@{\_DMA\_CTRL\_SRC\_SIZE\_SHIFT}}
\index{\_DMA\_CTRL\_SRC\_SIZE\_SHIFT@{\_DMA\_CTRL\_SRC\_SIZE\_SHIFT}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CTRL\_SRC\_SIZE\_SHIFT}{\_DMA\_CTRL\_SRC\_SIZE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga90700566b116f6f9a602a002eda740b6} 
\#define \+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+SRC\+\_\+\+SIZE\+\_\+\+SHIFT~24}

Data size for source -\/ MUST be the same as destination, shift value \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gaae49f8221dd7d9d84aadccaa4674aad9}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!\_DMA\_CTRL\_SRC\_SIZE\_WORD@{\_DMA\_CTRL\_SRC\_SIZE\_WORD}}
\index{\_DMA\_CTRL\_SRC\_SIZE\_WORD@{\_DMA\_CTRL\_SRC\_SIZE\_WORD}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CTRL\_SRC\_SIZE\_WORD}{\_DMA\_CTRL\_SRC\_SIZE\_WORD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gaae49f8221dd7d9d84aadccaa4674aad9} 
\#define \+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+SRC\+\_\+\+SIZE\+\_\+\+WORD~0x02}

Word/32-\/bit data size \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gad07fca109f92ebcfcf0176b8c1295892}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!DMA\_CTRL\_CYCLE\_CTRL\_AUTO@{DMA\_CTRL\_CYCLE\_CTRL\_AUTO}}
\index{DMA\_CTRL\_CYCLE\_CTRL\_AUTO@{DMA\_CTRL\_CYCLE\_CTRL\_AUTO}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CTRL\_CYCLE\_CTRL\_AUTO}{DMA\_CTRL\_CYCLE\_CTRL\_AUTO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gad07fca109f92ebcfcf0176b8c1295892} 
\#define DMA\+\_\+\+CTRL\+\_\+\+CYCLE\+\_\+\+CTRL\+\_\+\+AUTO~0x00000002\+UL}

Auto cycle type \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gaeb515701428a4148bc9fc86fda750428}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!DMA\_CTRL\_CYCLE\_CTRL\_BASIC@{DMA\_CTRL\_CYCLE\_CTRL\_BASIC}}
\index{DMA\_CTRL\_CYCLE\_CTRL\_BASIC@{DMA\_CTRL\_CYCLE\_CTRL\_BASIC}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CTRL\_CYCLE\_CTRL\_BASIC}{DMA\_CTRL\_CYCLE\_CTRL\_BASIC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gaeb515701428a4148bc9fc86fda750428} 
\#define DMA\+\_\+\+CTRL\+\_\+\+CYCLE\+\_\+\+CTRL\+\_\+\+BASIC~0x00000001\+UL}

Basic cycle type \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga7892e6cd294fad05325adc1c32cbddfa}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!DMA\_CTRL\_CYCLE\_CTRL\_INVALID@{DMA\_CTRL\_CYCLE\_CTRL\_INVALID}}
\index{DMA\_CTRL\_CYCLE\_CTRL\_INVALID@{DMA\_CTRL\_CYCLE\_CTRL\_INVALID}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CTRL\_CYCLE\_CTRL\_INVALID}{DMA\_CTRL\_CYCLE\_CTRL\_INVALID}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga7892e6cd294fad05325adc1c32cbddfa} 
\#define DMA\+\_\+\+CTRL\+\_\+\+CYCLE\+\_\+\+CTRL\+\_\+\+INVALID~0x00000000\+UL}

Invalid cycle type \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga548ff001526a93031afb4b06bdfa5382}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!DMA\_CTRL\_CYCLE\_CTRL\_MEM\_SCATTER\_GATHER@{DMA\_CTRL\_CYCLE\_CTRL\_MEM\_SCATTER\_GATHER}}
\index{DMA\_CTRL\_CYCLE\_CTRL\_MEM\_SCATTER\_GATHER@{DMA\_CTRL\_CYCLE\_CTRL\_MEM\_SCATTER\_GATHER}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CTRL\_CYCLE\_CTRL\_MEM\_SCATTER\_GATHER}{DMA\_CTRL\_CYCLE\_CTRL\_MEM\_SCATTER\_GATHER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga548ff001526a93031afb4b06bdfa5382} 
\#define DMA\+\_\+\+CTRL\+\_\+\+CYCLE\+\_\+\+CTRL\+\_\+\+MEM\+\_\+\+SCATTER\+\_\+\+GATHER~0x000000004\+UL}

Memory scatter gather cycle type \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga16e2fe28076442259b3b3d43b4aba94c}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!DMA\_CTRL\_CYCLE\_CTRL\_MEM\_SCATTER\_GATHER\_ALT@{DMA\_CTRL\_CYCLE\_CTRL\_MEM\_SCATTER\_GATHER\_ALT}}
\index{DMA\_CTRL\_CYCLE\_CTRL\_MEM\_SCATTER\_GATHER\_ALT@{DMA\_CTRL\_CYCLE\_CTRL\_MEM\_SCATTER\_GATHER\_ALT}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CTRL\_CYCLE\_CTRL\_MEM\_SCATTER\_GATHER\_ALT}{DMA\_CTRL\_CYCLE\_CTRL\_MEM\_SCATTER\_GATHER\_ALT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga16e2fe28076442259b3b3d43b4aba94c} 
\#define DMA\+\_\+\+CTRL\+\_\+\+CYCLE\+\_\+\+CTRL\+\_\+\+MEM\+\_\+\+SCATTER\+\_\+\+GATHER\+\_\+\+ALT~0x000000005\+UL}

Memory scatter gather using alternate structure ~\newline
 \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga7c636f3fcb5c3b6437affccabb3c43a1}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!DMA\_CTRL\_CYCLE\_CTRL\_PER\_SCATTER\_GATHER@{DMA\_CTRL\_CYCLE\_CTRL\_PER\_SCATTER\_GATHER}}
\index{DMA\_CTRL\_CYCLE\_CTRL\_PER\_SCATTER\_GATHER@{DMA\_CTRL\_CYCLE\_CTRL\_PER\_SCATTER\_GATHER}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CTRL\_CYCLE\_CTRL\_PER\_SCATTER\_GATHER}{DMA\_CTRL\_CYCLE\_CTRL\_PER\_SCATTER\_GATHER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga7c636f3fcb5c3b6437affccabb3c43a1} 
\#define DMA\+\_\+\+CTRL\+\_\+\+CYCLE\+\_\+\+CTRL\+\_\+\+PER\+\_\+\+SCATTER\+\_\+\+GATHER~0x000000006\+UL}

Peripheral scatter gather cycle type \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga16644ebaa085513a8e20e8bb567b0a51}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!DMA\_CTRL\_CYCLE\_CTRL\_PER\_SCATTER\_GATHER\_ALT@{DMA\_CTRL\_CYCLE\_CTRL\_PER\_SCATTER\_GATHER\_ALT}}
\index{DMA\_CTRL\_CYCLE\_CTRL\_PER\_SCATTER\_GATHER\_ALT@{DMA\_CTRL\_CYCLE\_CTRL\_PER\_SCATTER\_GATHER\_ALT}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CTRL\_CYCLE\_CTRL\_PER\_SCATTER\_GATHER\_ALT}{DMA\_CTRL\_CYCLE\_CTRL\_PER\_SCATTER\_GATHER\_ALT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga16644ebaa085513a8e20e8bb567b0a51} 
\#define DMA\+\_\+\+CTRL\+\_\+\+CYCLE\+\_\+\+CTRL\+\_\+\+PER\+\_\+\+SCATTER\+\_\+\+GATHER\+\_\+\+ALT~0x000000007\+UL}

Peripheral scatter gather cycle type using alternate structure \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga55614038b8da724dc48770a2f4567184}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!DMA\_CTRL\_CYCLE\_CTRL\_PINGPONG@{DMA\_CTRL\_CYCLE\_CTRL\_PINGPONG}}
\index{DMA\_CTRL\_CYCLE\_CTRL\_PINGPONG@{DMA\_CTRL\_CYCLE\_CTRL\_PINGPONG}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CTRL\_CYCLE\_CTRL\_PINGPONG}{DMA\_CTRL\_CYCLE\_CTRL\_PINGPONG}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga55614038b8da724dc48770a2f4567184} 
\#define DMA\+\_\+\+CTRL\+\_\+\+CYCLE\+\_\+\+CTRL\+\_\+\+PINGPONG~0x00000003\+UL}

Ping\+Pong cycle type \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga9d94beb9604109edcf75467e60b7d79a}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!DMA\_CTRL\_DST\_INC\_BYTE@{DMA\_CTRL\_DST\_INC\_BYTE}}
\index{DMA\_CTRL\_DST\_INC\_BYTE@{DMA\_CTRL\_DST\_INC\_BYTE}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CTRL\_DST\_INC\_BYTE}{DMA\_CTRL\_DST\_INC\_BYTE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga9d94beb9604109edcf75467e60b7d79a} 
\#define DMA\+\_\+\+CTRL\+\_\+\+DST\+\_\+\+INC\+\_\+\+BYTE~0x00000000\+UL}

Byte/8-\/bit increment \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga03e653344e9e5d7014008fc65e5943ec}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!DMA\_CTRL\_DST\_INC\_HALFWORD@{DMA\_CTRL\_DST\_INC\_HALFWORD}}
\index{DMA\_CTRL\_DST\_INC\_HALFWORD@{DMA\_CTRL\_DST\_INC\_HALFWORD}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CTRL\_DST\_INC\_HALFWORD}{DMA\_CTRL\_DST\_INC\_HALFWORD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga03e653344e9e5d7014008fc65e5943ec} 
\#define DMA\+\_\+\+CTRL\+\_\+\+DST\+\_\+\+INC\+\_\+\+HALFWORD~0x40000000\+UL}

Half word/16-\/bit increment \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga9d3f246804457b119e7f793f39743f95}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!DMA\_CTRL\_DST\_INC\_NONE@{DMA\_CTRL\_DST\_INC\_NONE}}
\index{DMA\_CTRL\_DST\_INC\_NONE@{DMA\_CTRL\_DST\_INC\_NONE}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CTRL\_DST\_INC\_NONE}{DMA\_CTRL\_DST\_INC\_NONE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga9d3f246804457b119e7f793f39743f95} 
\#define DMA\+\_\+\+CTRL\+\_\+\+DST\+\_\+\+INC\+\_\+\+NONE~0x\+C0000000\+UL}

No increment \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gae743ec6f82401f19acf2b79882ed0e52}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!DMA\_CTRL\_DST\_INC\_WORD@{DMA\_CTRL\_DST\_INC\_WORD}}
\index{DMA\_CTRL\_DST\_INC\_WORD@{DMA\_CTRL\_DST\_INC\_WORD}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CTRL\_DST\_INC\_WORD}{DMA\_CTRL\_DST\_INC\_WORD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gae743ec6f82401f19acf2b79882ed0e52} 
\#define DMA\+\_\+\+CTRL\+\_\+\+DST\+\_\+\+INC\+\_\+\+WORD~0x80000000\+UL}

Word/32-\/bit increment \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga68cbc625bd20de321c0066e800d082a4}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!DMA\_CTRL\_DST\_PROT\_NON\_PRIVILEGED@{DMA\_CTRL\_DST\_PROT\_NON\_PRIVILEGED}}
\index{DMA\_CTRL\_DST\_PROT\_NON\_PRIVILEGED@{DMA\_CTRL\_DST\_PROT\_NON\_PRIVILEGED}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CTRL\_DST\_PROT\_NON\_PRIVILEGED}{DMA\_CTRL\_DST\_PROT\_NON\_PRIVILEGED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga68cbc625bd20de321c0066e800d082a4} 
\#define DMA\+\_\+\+CTRL\+\_\+\+DST\+\_\+\+PROT\+\_\+\+NON\+\_\+\+PRIVILEGED~0x00000000\+UL}

Non-\/privileged mode for estination \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gaade9e620ed27596babd6f31fe0fb3587}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!DMA\_CTRL\_DST\_PROT\_PRIVILEGED@{DMA\_CTRL\_DST\_PROT\_PRIVILEGED}}
\index{DMA\_CTRL\_DST\_PROT\_PRIVILEGED@{DMA\_CTRL\_DST\_PROT\_PRIVILEGED}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CTRL\_DST\_PROT\_PRIVILEGED}{DMA\_CTRL\_DST\_PROT\_PRIVILEGED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gaade9e620ed27596babd6f31fe0fb3587} 
\#define DMA\+\_\+\+CTRL\+\_\+\+DST\+\_\+\+PROT\+\_\+\+PRIVILEGED~0x00200000\+UL}

Privileged mode for destination \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga56c41e49b83d536d4d4b24db3da5e389}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!DMA\_CTRL\_DST\_SIZE\_BYTE@{DMA\_CTRL\_DST\_SIZE\_BYTE}}
\index{DMA\_CTRL\_DST\_SIZE\_BYTE@{DMA\_CTRL\_DST\_SIZE\_BYTE}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CTRL\_DST\_SIZE\_BYTE}{DMA\_CTRL\_DST\_SIZE\_BYTE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga56c41e49b83d536d4d4b24db3da5e389} 
\#define DMA\+\_\+\+CTRL\+\_\+\+DST\+\_\+\+SIZE\+\_\+\+BYTE~0x00000000\+UL}

Byte/8-\/bit data size \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gad1adfefed59a8fa5bb3c903aa4f83ed8}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!DMA\_CTRL\_DST\_SIZE\_HALFWORD@{DMA\_CTRL\_DST\_SIZE\_HALFWORD}}
\index{DMA\_CTRL\_DST\_SIZE\_HALFWORD@{DMA\_CTRL\_DST\_SIZE\_HALFWORD}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CTRL\_DST\_SIZE\_HALFWORD}{DMA\_CTRL\_DST\_SIZE\_HALFWORD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gad1adfefed59a8fa5bb3c903aa4f83ed8} 
\#define DMA\+\_\+\+CTRL\+\_\+\+DST\+\_\+\+SIZE\+\_\+\+HALFWORD~0x10000000\+UL}

Half word/16-\/bit data size \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gaf437ce9d05edc223b2056c404f3178e6}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!DMA\_CTRL\_DST\_SIZE\_RSVD@{DMA\_CTRL\_DST\_SIZE\_RSVD}}
\index{DMA\_CTRL\_DST\_SIZE\_RSVD@{DMA\_CTRL\_DST\_SIZE\_RSVD}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CTRL\_DST\_SIZE\_RSVD}{DMA\_CTRL\_DST\_SIZE\_RSVD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gaf437ce9d05edc223b2056c404f3178e6} 
\#define DMA\+\_\+\+CTRL\+\_\+\+DST\+\_\+\+SIZE\+\_\+\+RSVD~0x30000000\+UL}

Reserved -\/ do not use \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga5ae97d975ed0135adcbb5390a0bbb172}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!DMA\_CTRL\_DST\_SIZE\_WORD@{DMA\_CTRL\_DST\_SIZE\_WORD}}
\index{DMA\_CTRL\_DST\_SIZE\_WORD@{DMA\_CTRL\_DST\_SIZE\_WORD}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CTRL\_DST\_SIZE\_WORD}{DMA\_CTRL\_DST\_SIZE\_WORD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga5ae97d975ed0135adcbb5390a0bbb172} 
\#define DMA\+\_\+\+CTRL\+\_\+\+DST\+\_\+\+SIZE\+\_\+\+WORD~0x20000000\+UL}

Word/32-\/bit data size \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gaac7293a77684b722401c332f52c98fe6}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!DMA\_CTRL\_R\_POWER\_1@{DMA\_CTRL\_R\_POWER\_1}}
\index{DMA\_CTRL\_R\_POWER\_1@{DMA\_CTRL\_R\_POWER\_1}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CTRL\_R\_POWER\_1}{DMA\_CTRL\_R\_POWER\_1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gaac7293a77684b722401c332f52c98fe6} 
\#define DMA\+\_\+\+CTRL\+\_\+\+R\+\_\+\+POWER\+\_\+1~0x00000000\+UL}

Arbitrate after each transfer \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga2be55e7be9b6befa34f79d31579f1d10}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!DMA\_CTRL\_R\_POWER\_1024@{DMA\_CTRL\_R\_POWER\_1024}}
\index{DMA\_CTRL\_R\_POWER\_1024@{DMA\_CTRL\_R\_POWER\_1024}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CTRL\_R\_POWER\_1024}{DMA\_CTRL\_R\_POWER\_1024}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga2be55e7be9b6befa34f79d31579f1d10} 
\#define DMA\+\_\+\+CTRL\+\_\+\+R\+\_\+\+POWER\+\_\+1024~0x00028000\+UL}

Arbitrate after every 1024 transfers \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga08f1a446dcffe2420fa0d57662e3a780}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!DMA\_CTRL\_R\_POWER\_128@{DMA\_CTRL\_R\_POWER\_128}}
\index{DMA\_CTRL\_R\_POWER\_128@{DMA\_CTRL\_R\_POWER\_128}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CTRL\_R\_POWER\_128}{DMA\_CTRL\_R\_POWER\_128}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga08f1a446dcffe2420fa0d57662e3a780} 
\#define DMA\+\_\+\+CTRL\+\_\+\+R\+\_\+\+POWER\+\_\+128~0x0001c000\+UL}

Arbitrate after every 128 transfers \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gaeb55b6a81fe3b3150f78b8b136f3f6fd}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!DMA\_CTRL\_R\_POWER\_16@{DMA\_CTRL\_R\_POWER\_16}}
\index{DMA\_CTRL\_R\_POWER\_16@{DMA\_CTRL\_R\_POWER\_16}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CTRL\_R\_POWER\_16}{DMA\_CTRL\_R\_POWER\_16}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gaeb55b6a81fe3b3150f78b8b136f3f6fd} 
\#define DMA\+\_\+\+CTRL\+\_\+\+R\+\_\+\+POWER\+\_\+16~0x00010000\+UL}

Arbitrate after every 16 transfers \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga693ea67b584fbeb941bce7bda9278bb6}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!DMA\_CTRL\_R\_POWER\_2@{DMA\_CTRL\_R\_POWER\_2}}
\index{DMA\_CTRL\_R\_POWER\_2@{DMA\_CTRL\_R\_POWER\_2}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CTRL\_R\_POWER\_2}{DMA\_CTRL\_R\_POWER\_2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga693ea67b584fbeb941bce7bda9278bb6} 
\#define DMA\+\_\+\+CTRL\+\_\+\+R\+\_\+\+POWER\+\_\+2~0x00004000\+UL}

Arbitrate after every 2 transfers \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga509a35deeb9e054025f12fdb269353aa}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!DMA\_CTRL\_R\_POWER\_256@{DMA\_CTRL\_R\_POWER\_256}}
\index{DMA\_CTRL\_R\_POWER\_256@{DMA\_CTRL\_R\_POWER\_256}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CTRL\_R\_POWER\_256}{DMA\_CTRL\_R\_POWER\_256}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga509a35deeb9e054025f12fdb269353aa} 
\#define DMA\+\_\+\+CTRL\+\_\+\+R\+\_\+\+POWER\+\_\+256~0x00020000\+UL}

Arbitrate after every 256 transfers \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga3334ff39ab73cd94fc1d0e372e15aedf}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!DMA\_CTRL\_R\_POWER\_32@{DMA\_CTRL\_R\_POWER\_32}}
\index{DMA\_CTRL\_R\_POWER\_32@{DMA\_CTRL\_R\_POWER\_32}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CTRL\_R\_POWER\_32}{DMA\_CTRL\_R\_POWER\_32}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga3334ff39ab73cd94fc1d0e372e15aedf} 
\#define DMA\+\_\+\+CTRL\+\_\+\+R\+\_\+\+POWER\+\_\+32~0x00014000\+UL}

Arbitrate after every 32 transfers \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gaa77678c0e2475bf80263947d3a8bbbcb}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!DMA\_CTRL\_R\_POWER\_4@{DMA\_CTRL\_R\_POWER\_4}}
\index{DMA\_CTRL\_R\_POWER\_4@{DMA\_CTRL\_R\_POWER\_4}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CTRL\_R\_POWER\_4}{DMA\_CTRL\_R\_POWER\_4}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gaa77678c0e2475bf80263947d3a8bbbcb} 
\#define DMA\+\_\+\+CTRL\+\_\+\+R\+\_\+\+POWER\+\_\+4~0x00008000\+UL}

Arbitrate after every 4 transfers \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gadd3b9382b8a1b19b413f4ab4974a5995}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!DMA\_CTRL\_R\_POWER\_512@{DMA\_CTRL\_R\_POWER\_512}}
\index{DMA\_CTRL\_R\_POWER\_512@{DMA\_CTRL\_R\_POWER\_512}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CTRL\_R\_POWER\_512}{DMA\_CTRL\_R\_POWER\_512}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gadd3b9382b8a1b19b413f4ab4974a5995} 
\#define DMA\+\_\+\+CTRL\+\_\+\+R\+\_\+\+POWER\+\_\+512~0x00024000\+UL}

Arbitrate after every 512 transfers \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga1aab5589474cb7dfa3916b01f6a1dfb4}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!DMA\_CTRL\_R\_POWER\_64@{DMA\_CTRL\_R\_POWER\_64}}
\index{DMA\_CTRL\_R\_POWER\_64@{DMA\_CTRL\_R\_POWER\_64}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CTRL\_R\_POWER\_64}{DMA\_CTRL\_R\_POWER\_64}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga1aab5589474cb7dfa3916b01f6a1dfb4} 
\#define DMA\+\_\+\+CTRL\+\_\+\+R\+\_\+\+POWER\+\_\+64~0x00018000\+UL}

Arbitrate after every 64 transfers \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga9c755a0d0466f52c126ad12fe0950b90}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!DMA\_CTRL\_R\_POWER\_8@{DMA\_CTRL\_R\_POWER\_8}}
\index{DMA\_CTRL\_R\_POWER\_8@{DMA\_CTRL\_R\_POWER\_8}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CTRL\_R\_POWER\_8}{DMA\_CTRL\_R\_POWER\_8}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga9c755a0d0466f52c126ad12fe0950b90} 
\#define DMA\+\_\+\+CTRL\+\_\+\+R\+\_\+\+POWER\+\_\+8~0x0000c000\+UL}

Arbitrate after every 8 transfers \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gab20fcdb360dcaeef7a8badf9836d6185}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!DMA\_CTRL\_SRC\_INC\_BYTE@{DMA\_CTRL\_SRC\_INC\_BYTE}}
\index{DMA\_CTRL\_SRC\_INC\_BYTE@{DMA\_CTRL\_SRC\_INC\_BYTE}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CTRL\_SRC\_INC\_BYTE}{DMA\_CTRL\_SRC\_INC\_BYTE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gab20fcdb360dcaeef7a8badf9836d6185} 
\#define DMA\+\_\+\+CTRL\+\_\+\+SRC\+\_\+\+INC\+\_\+\+BYTE~0x00000000\+UL}

Byte/8-\/bit increment \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gaeb10f156dd4670387a5055306b026caf}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!DMA\_CTRL\_SRC\_INC\_HALFWORD@{DMA\_CTRL\_SRC\_INC\_HALFWORD}}
\index{DMA\_CTRL\_SRC\_INC\_HALFWORD@{DMA\_CTRL\_SRC\_INC\_HALFWORD}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CTRL\_SRC\_INC\_HALFWORD}{DMA\_CTRL\_SRC\_INC\_HALFWORD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gaeb10f156dd4670387a5055306b026caf} 
\#define DMA\+\_\+\+CTRL\+\_\+\+SRC\+\_\+\+INC\+\_\+\+HALFWORD~0x04000000\+UL}

Half word/16-\/bit increment \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gaf58b073ee0360914b365850adb407cff}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!DMA\_CTRL\_SRC\_INC\_NONE@{DMA\_CTRL\_SRC\_INC\_NONE}}
\index{DMA\_CTRL\_SRC\_INC\_NONE@{DMA\_CTRL\_SRC\_INC\_NONE}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CTRL\_SRC\_INC\_NONE}{DMA\_CTRL\_SRC\_INC\_NONE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gaf58b073ee0360914b365850adb407cff} 
\#define DMA\+\_\+\+CTRL\+\_\+\+SRC\+\_\+\+INC\+\_\+\+NONE~0x0\+C000000\+UL}

No increment \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga199c407e5f6201ea149f366e7d3407d6}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!DMA\_CTRL\_SRC\_INC\_WORD@{DMA\_CTRL\_SRC\_INC\_WORD}}
\index{DMA\_CTRL\_SRC\_INC\_WORD@{DMA\_CTRL\_SRC\_INC\_WORD}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CTRL\_SRC\_INC\_WORD}{DMA\_CTRL\_SRC\_INC\_WORD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga199c407e5f6201ea149f366e7d3407d6} 
\#define DMA\+\_\+\+CTRL\+\_\+\+SRC\+\_\+\+INC\+\_\+\+WORD~0x08000000\+UL}

Word/32-\/bit increment \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gab95c16dadb8eb2fc1dadd0312a7a24b1}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!DMA\_CTRL\_SRC\_PROT\_NON\_PRIVILEGED@{DMA\_CTRL\_SRC\_PROT\_NON\_PRIVILEGED}}
\index{DMA\_CTRL\_SRC\_PROT\_NON\_PRIVILEGED@{DMA\_CTRL\_SRC\_PROT\_NON\_PRIVILEGED}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CTRL\_SRC\_PROT\_NON\_PRIVILEGED}{DMA\_CTRL\_SRC\_PROT\_NON\_PRIVILEGED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gab95c16dadb8eb2fc1dadd0312a7a24b1} 
\#define DMA\+\_\+\+CTRL\+\_\+\+SRC\+\_\+\+PROT\+\_\+\+NON\+\_\+\+PRIVILEGED~0x00000000\+UL}

Non-\/privileged mode for estination \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga8a71a6e15878bd9af2bd2b617258bb0a}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!DMA\_CTRL\_SRC\_PROT\_PRIVILEGED@{DMA\_CTRL\_SRC\_PROT\_PRIVILEGED}}
\index{DMA\_CTRL\_SRC\_PROT\_PRIVILEGED@{DMA\_CTRL\_SRC\_PROT\_PRIVILEGED}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CTRL\_SRC\_PROT\_PRIVILEGED}{DMA\_CTRL\_SRC\_PROT\_PRIVILEGED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga8a71a6e15878bd9af2bd2b617258bb0a} 
\#define DMA\+\_\+\+CTRL\+\_\+\+SRC\+\_\+\+PROT\+\_\+\+PRIVILEGED~0x00040000\+UL}

Privileged mode for destination \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga855513261870a5b6fbfaed1825dae7ca}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!DMA\_CTRL\_SRC\_SIZE\_BYTE@{DMA\_CTRL\_SRC\_SIZE\_BYTE}}
\index{DMA\_CTRL\_SRC\_SIZE\_BYTE@{DMA\_CTRL\_SRC\_SIZE\_BYTE}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CTRL\_SRC\_SIZE\_BYTE}{DMA\_CTRL\_SRC\_SIZE\_BYTE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga855513261870a5b6fbfaed1825dae7ca} 
\#define DMA\+\_\+\+CTRL\+\_\+\+SRC\+\_\+\+SIZE\+\_\+\+BYTE~0x00000000\+UL}

Byte/8-\/bit data size \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gadf35151dff0ada803cd119c420df138f}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!DMA\_CTRL\_SRC\_SIZE\_HALFWORD@{DMA\_CTRL\_SRC\_SIZE\_HALFWORD}}
\index{DMA\_CTRL\_SRC\_SIZE\_HALFWORD@{DMA\_CTRL\_SRC\_SIZE\_HALFWORD}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CTRL\_SRC\_SIZE\_HALFWORD}{DMA\_CTRL\_SRC\_SIZE\_HALFWORD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_gadf35151dff0ada803cd119c420df138f} 
\#define DMA\+\_\+\+CTRL\+\_\+\+SRC\+\_\+\+SIZE\+\_\+\+HALFWORD~0x01000000\+UL}

Half word/16-\/bit data size \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga02c14e09bc5974b9cecfa06e765bdd93}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!DMA\_CTRL\_SRC\_SIZE\_RSVD@{DMA\_CTRL\_SRC\_SIZE\_RSVD}}
\index{DMA\_CTRL\_SRC\_SIZE\_RSVD@{DMA\_CTRL\_SRC\_SIZE\_RSVD}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CTRL\_SRC\_SIZE\_RSVD}{DMA\_CTRL\_SRC\_SIZE\_RSVD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga02c14e09bc5974b9cecfa06e765bdd93} 
\#define DMA\+\_\+\+CTRL\+\_\+\+SRC\+\_\+\+SIZE\+\_\+\+RSVD~0x03000000\+UL}

Reserved -\/ do not use \Hypertarget{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga8f2ed487b20532e4f70bd1d0a1d6b9c3}\index{EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}!DMA\_CTRL\_SRC\_SIZE\_WORD@{DMA\_CTRL\_SRC\_SIZE\_WORD}}
\index{DMA\_CTRL\_SRC\_SIZE\_WORD@{DMA\_CTRL\_SRC\_SIZE\_WORD}!EFM32GG\_DMACTRL\_BitFields@{EFM32GG\_DMACTRL\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CTRL\_SRC\_SIZE\_WORD}{DMA\_CTRL\_SRC\_SIZE\_WORD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields_ga8f2ed487b20532e4f70bd1d0a1d6b9c3} 
\#define DMA\+\_\+\+CTRL\+\_\+\+SRC\+\_\+\+SIZE\+\_\+\+WORD~0x02000000\+UL}

Word/32-\/bit data size 