
---------- Begin Simulation Statistics ----------
host_inst_rate                                 111009                       # Simulator instruction rate (inst/s)
host_mem_usage                                 322716                       # Number of bytes of host memory used
host_seconds                                   180.17                       # Real time elapsed on the host
host_tick_rate                              541353279                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000008                       # Number of instructions simulated
sim_seconds                                  0.097533                       # Number of seconds simulated
sim_ticks                                 97533364000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4714102                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 86464.698988                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 85096.774244                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                1820049                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency   250233421500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.613914                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              2894053                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            314006                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency 219553592000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.547304                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses         2580046                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1567315                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 132334.716164                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 135783.500672                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                983010                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   77323836328                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.372806                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              584305                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            40030                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  73903564828                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.347266                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         544275                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs 23643.152303                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 43420.728916                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                   1.279706                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs            200048                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           17478                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs   4729765332                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    758907500                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6281417                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 94170.081926                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 93926.698578                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 2803059                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency    327557257828                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.553754                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               3478358                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             354036                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency 293457156828                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.497391                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses          3124321                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.999762                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.001405                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1023.755873                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -1.438732                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6281417                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 94170.081926                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 93926.698578                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                2803059                       # number of overall hits
system.cpu.dcache.overall_miss_latency   327557257828                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.553754                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              3478358                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            354036                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency 293457156828                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.497391                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses         3124321                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                2599046                       # number of replacements
system.cpu.dcache.sampled_refs                2600070                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1023.036563                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  3327325                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           500951812000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   543830                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13811941                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 66925.196850                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency        64768                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13811814                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency        8499500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  127                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                 1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency      8096000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             125                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               109617.571429                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13811941                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 66925.196850                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency        64768                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13811814                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency         8499500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   127                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency      8096000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              125                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.184571                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0             94.500395                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13811941                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 66925.196850                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency        64768                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13811814                       # number of overall hits
system.cpu.icache.overall_miss_latency        8499500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  127                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency      8096000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             125                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                    126                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                 94.500395                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13811814                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 81359.293382                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency    112090162960                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses               1377718                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    20024                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     67815.841584                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 106016.397125                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                        13459                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency            445211000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.327857                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                       6565                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                    4339                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency       235992500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.111167                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                  2226                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                    2580173                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       166682.246098                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  158957.628051                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                        1368169                       # number of ReadReq hits
system.l2.ReadReq_miss_latency           202019549000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.469737                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                      1212004                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                     84440                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency      179234581000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.437010                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                 1127562                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                  524252                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    137692.851154                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 122460.843459                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency         72185752603                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                    524252                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency    64200342105                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses               524252                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   543830                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       543830                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs   13109.370066                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.750912                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                       608                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs            7970497                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                     2600197                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        166149.606629                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   158853.318941                       # average overall mshr miss latency
system.l2.demand_hits                         1381628                       # number of demand (read+write) hits
system.l2.demand_miss_latency            202464760000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.468645                       # miss rate for demand accesses
system.l2.demand_misses                       1218569                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                      88779                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency       179470573500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.434501                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                  1129788                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.577413                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.214576                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   9460.340325                       # Average occupied blocks per context
system.l2.occ_blocks::1                   3515.618751                       # Average occupied blocks per context
system.l2.overall_accesses                    2600197                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       166149.606629                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  116275.189954                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                        1381628                       # number of overall hits
system.l2.overall_miss_latency           202464760000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.468645                       # miss rate for overall accesses
system.l2.overall_misses                      1218569                       # number of overall misses
system.l2.overall_mshr_hits                     88779                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency      291560736460                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.964352                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                 2507506                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.915131                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                       1260793                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher      4876631                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted          922845                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified      8200352                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued          1482368                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit       918498                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                        2496000                       # number of replacements
system.l2.sampled_refs                        2506913                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      12975.959075                       # Cycle average of tags in use
system.l2.total_refs                          1882470                       # Total number of references to valid blocks.
system.l2.warmup_cycle                   501444510000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           509638                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2980716                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2962770                       # DTB hits
system.switch_cpus.dtb.data_misses              17946                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2206932                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2189262                       # DTB read hits
system.switch_cpus.dtb.read_misses              17670                       # DTB read misses
system.switch_cpus.dtb.write_accesses          773784                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              773508                       # DTB write hits
system.switch_cpus.dtb.write_misses               276                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10017952                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10017948                       # ITB hits
system.switch_cpus.itb.fetch_misses                 4                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                116930940                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   3733211                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        1423651                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      1557270                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       150611                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      1614168                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        1680583                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS          25235                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1112239                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       488258                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     61734552                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.164989                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     0.888431                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     58094189     94.10%     94.10% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      1706983      2.77%     96.87% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       697475      1.13%     98.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       247802      0.40%     98.40% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       278520      0.45%     98.85% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        55836      0.09%     98.94% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       117588      0.19%     99.13% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        47901      0.08%     99.21% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       488258      0.79%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     61734552                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10185498                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         3006543                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3800350                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       150602                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10185498                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      7862803                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000005                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000005                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     7.813575                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               7.813575                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles     49307977                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           11                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        40705                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     27583161                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7845161                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4486247                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1346613                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           42                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        95166                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        5140152                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            5022480                       # DTB hits
system.switch_cpus_1.dtb.data_misses           117672                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        4164143                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            4048628                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           115515                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        976009                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            973852                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2157                       # DTB write misses
system.switch_cpus_1.fetch.Branches           1680583                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3793991                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             8481986                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       171259                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             28245486                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        783283                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.021508                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3793991                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1448886                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.361492                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     63081165                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.447764                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     1.707621                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       58393182     92.57%     92.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          78888      0.13%     92.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         670864      1.06%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          83757      0.13%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         745004      1.18%     95.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         126825      0.20%     95.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         309730      0.49%     95.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         282242      0.45%     96.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        2390673      3.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     63081165                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles              15054623                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1205008                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              256262                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.178117                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6671798                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           976009                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         8217223                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            12152155                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.800981                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6581841                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.155526                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             12270900                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       150690                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles      40149176                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      6458812                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      2605049                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1698285                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     18077302                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      5695789                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      1077792                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     13917303                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        47293                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents       201350                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1346613                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       647389                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      1595284                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        53877                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses           32                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         4647                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3452264                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       904477                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         4647                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        21195                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       129495                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.127982                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.127982                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      4964641     33.11%     33.11% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult            0      0.00%     33.11% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     33.11% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      1460959      9.74%     42.85% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp       182513      1.22%     44.07% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt        37530      0.25%     44.32% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      1358862      9.06%     53.38% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            9      0.00%     53.38% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt           14      0.00%     53.38% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      5887157     39.26%     92.64% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1103411      7.36%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     14995096                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       431601                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.028783                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           18      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd         2034      0.47%      0.48% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp         2673      0.62%      1.09% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult       135358     31.36%     32.46% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     32.46% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     32.46% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead       224579     52.03%     84.49% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite        66939     15.51%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     63081165                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.237711                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     0.694699                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     53350129     84.57%     84.57% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      6925798     10.98%     95.55% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1567761      2.49%     98.04% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       433750      0.69%     98.73% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       506868      0.80%     99.53% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       195824      0.31%     99.84% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6        85395      0.14%     99.98% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        11556      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         4084      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     63081165                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.191911                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         17821040                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        14995096                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      7792166                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       355719                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      7310917                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3794003                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3793991                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              12                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       795199                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       251192                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      6458812                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1698285                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               78135788                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles     46433744                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      7339942                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       125542                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      8468763                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents      2665587                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        66163                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     38158828                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     25294954                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     17278262                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      4004634                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1346613                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      2827410                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      9938263                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      5023762                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                367251                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
