v 20130925 2
C 48700 51600 1 180 0 header40-2.sym
{
T 48450 43100 5 10 0 1 180 0 1
device=HEADER40
T 48100 43500 5 10 1 1 180 0 1
refdes=J2
T 48700 51600 5 10 0 1 180 0 1
footprint=HEADER40_2
}
N 47300 49400 47000 49400 4
N 47300 45800 47000 45800 4
N 42600 52100 42900 52100 4
N 42900 51700 42600 51700 4
N 42600 51300 42900 51300 4
N 42600 50900 42900 50900 4
N 42600 50500 42900 50500 4
N 42900 50100 42600 50100 4
N 42600 49700 42900 49700 4
N 42600 49300 42900 49300 4
N 42900 48900 42600 48900 4
N 42600 48500 42900 48500 4
N 42900 48100 42600 48100 4
N 42600 47700 42900 47700 4
N 42900 47300 42600 47300 4
N 42600 46900 42900 46900 4
N 42900 46500 42600 46500 4
N 23500 40200 23000 40200 4
N 23000 40100 23000 40300 4
N 23800 40900 23500 40900 4
N 23500 40900 23500 41300 4
C 22800 41200 1 270 0 capacitor-1.sym
{
T 23500 41000 5 10 0 1 270 0 1
device=CAPACITOR
T 22900 41000 5 10 1 1 180 0 1
refdes=C8
T 22900 40600 5 10 1 1 180 0 1
value=470n
T 22800 41200 5 10 0 1 0 0 1
footprint=0603
}
N 23000 41200 23000 41300 4
N 25800 41300 28200 41300 4
N 25800 40900 26000 40900 4
C 26900 41100 1 180 0 capacitor-1.sym
{
T 26700 40400 5 10 0 1 180 0 1
device=CAPACITOR
T 26000 41000 5 10 1 1 0 0 1
refdes=C15
T 26600 41000 5 10 1 1 0 0 1
value=470p
T 26900 41100 5 10 0 1 270 0 1
footprint=0603
}
N 27200 40500 27200 41300 4
C 27600 41200 1 270 0 capacitor-1.sym
{
T 28300 41000 5 10 0 1 270 0 1
device=CAPACITOR
T 27900 41000 5 10 1 1 180 6 1
refdes=C17
T 27900 40600 5 10 1 1 180 6 1
value=1u
T 27600 41200 5 10 0 1 0 0 1
footprint=0603
}
N 27800 41300 27800 41200 4
C 36100 52100 1 270 1 capacitor-1.sym
{
T 36800 52300 5 10 0 1 270 6 1
device=CAPACITOR
T 36200 52800 5 10 1 1 180 0 1
refdes=C10
T 36200 52400 5 10 1 1 180 0 1
value=0.1u
T 36100 52100 5 10 0 1 0 0 1
footprint=0603
}
C 36100 51000 1 270 1 capacitor-1.sym
{
T 36800 51200 5 10 0 1 270 6 1
device=CAPACITOR
T 36200 51700 5 10 1 1 180 0 1
refdes=C13
T 36200 51300 5 10 1 1 180 0 1
value=0.1u
T 36100 51000 5 10 0 1 0 0 1
footprint=0603
}
C 36900 52800 1 270 0 capacitor-1.sym
{
T 37600 52600 5 10 0 1 270 0 1
device=CAPACITOR
T 37000 52500 5 10 1 1 0 6 1
refdes=C14
T 37000 52100 5 10 1 1 0 6 1
value=10u
T 36900 52800 5 10 0 1 0 0 1
footprint=0805
}
N 39000 51700 38700 51700 4
N 38700 52100 39000 52100 4
N 35500 50900 39000 50900 4
N 38700 51300 39000 51300 4
C 37700 52000 1 270 0 capacitor-1.sym
{
T 38400 51800 5 10 0 1 270 0 1
device=CAPACITOR
T 37800 51800 5 10 1 1 180 0 1
refdes=C16
T 37800 51400 5 10 1 1 180 0 1
value=0.1u
T 37700 52000 5 10 0 1 0 0 1
footprint=0603
}
N 36300 50900 36300 51000 4
N 37900 51100 37900 50900 4
N 35500 53100 38700 53100 4
N 36300 53100 36300 53000 4
N 37100 52800 37100 53100 4
N 37100 51900 37100 50900 4
N 37900 52000 37900 53100 4
N 36300 52100 36300 51900 4
N 36300 52000 36700 52000 4
N 36700 52000 36700 51700 4
N 39000 48500 38700 48500 4
N 38700 47700 38700 48900 4
N 38700 48900 39000 48900 4
N 39000 47700 38700 47700 4
N 39000 48100 38700 48100 4
N 38700 48500 38400 48500 4
C 36900 46800 1 270 0 capacitor-1.sym
{
T 37600 46600 5 10 0 1 270 0 1
device=CAPACITOR
T 37000 46600 5 10 1 1 180 0 1
refdes=C21
T 37000 46200 5 10 1 1 180 0 1
value=10u
T 36900 46800 5 10 0 1 0 0 1
footprint=0603
}
C 37500 46800 1 270 0 capacitor-1.sym
{
T 38200 46600 5 10 0 1 270 0 1
device=CAPACITOR
T 37800 46600 5 10 1 1 180 6 1
refdes=C23
T 37800 46200 5 10 1 1 180 6 1
value=0.1u
T 37500 46800 5 10 0 1 0 0 1
footprint=0603
}
N 37100 46900 39000 46900 4
N 37100 46800 37100 47300 4
N 37700 46800 37700 46900 4
N 37100 45800 37700 45800 4
N 37700 45800 37700 45900 4
N 37100 45800 37100 45900 4
C 23700 42000 1 0 0 ADP3335.sym
{
T 25500 44200 5 10 1 1 0 6 1
refdes=U4
T 24100 44400 5 10 0 1 0 0 1
device=ADP3335
T 24100 44600 5 10 0 1 0 0 1
footprint=MSOP8
}
N 23800 42500 23000 42500 4
N 23000 42400 23000 42600 4
N 25800 43700 28300 43700 4
N 26100 42900 26100 43700 4
N 26100 43300 25800 43300 4
N 26100 42900 25800 42900 4
C 26400 43500 1 270 0 capacitor-1.sym
{
T 27100 43300 5 10 0 1 270 0 1
device=CAPACITOR
T 26700 43300 5 10 1 1 180 6 1
refdes=C11
T 26700 42900 5 10 1 1 180 6 1
value=470p
T 26400 43500 5 10 0 1 0 0 1
footprint=0603
}
N 25800 42500 26600 42500 4
N 26600 42500 26600 42600 4
N 26600 43700 26600 43500 4
C 27200 43500 1 270 0 capacitor-1.sym
{
T 27900 43300 5 10 0 1 270 0 1
device=CAPACITOR
T 27500 43300 5 10 1 1 180 6 1
refdes=C12
T 27500 42900 5 10 1 1 180 6 1
value=1u
T 27200 43500 5 10 0 1 0 0 1
footprint=0603
}
N 27400 43700 27400 43500 4
N 27400 42600 27400 42500 4
N 23800 43300 23500 43300 4
N 23500 42900 23500 43700 4
C 22800 43500 1 270 0 capacitor-1.sym
{
T 23500 43300 5 10 0 1 270 0 1
device=CAPACITOR
T 22900 43300 5 10 1 1 180 0 1
refdes=C6
T 22900 42900 5 10 1 1 180 0 1
value=1u
T 22800 43500 5 10 0 1 0 0 1
footprint=0603
}
N 23800 42900 23500 42900 4
N 23000 43500 23000 43700 4
N 23800 43700 20000 43700 4
N 23800 41300 22400 41300 4
N 22400 41300 22400 43700 4
N 38700 42100 38700 43300 4
N 38700 42100 39000 42100 4
N 39000 42500 38700 42500 4
N 38700 40500 38700 39700 4
N 38700 39700 39000 39700 4
N 39000 40100 38700 40100 4
N 38700 41700 38700 40900 4
N 38700 40900 39000 40900 4
N 38700 41300 39000 41300 4
N 39000 43300 38700 43300 4
N 39000 44900 38700 44900 4
N 31800 43700 39000 43700 4
N 39000 44100 38700 44100 4
N 42600 46100 42800 46100 4
N 42800 46100 42800 45700 4
N 42600 45700 42900 45700 4
C 32400 41100 1 0 0 fb.sym
{
T 32800 41600 5 10 1 1 0 4 1
refdes=FB3
T 32400 42800 5 10 0 1 0 0 1
device=HI1206N101R-10
T 32400 41100 5 10 0 1 0 0 1
footprint=1206
}
C 37000 41300 1 270 0 capacitor-1.sym
{
T 37700 41100 5 10 0 1 270 0 1
device=CAPACITOR
T 37100 41100 5 10 1 1 180 0 1
refdes=C34
T 37100 40700 5 10 1 1 180 0 1
value=1n
T 37000 41300 5 10 0 1 0 0 1
footprint=0603
}
C 37600 41300 1 270 0 capacitor-1.sym
{
T 38300 41100 5 10 0 1 270 0 1
device=CAPACITOR
T 37700 41100 5 10 1 1 180 0 1
refdes=C35
T 37700 40700 5 10 1 1 180 0 1
value=0.1u
T 37600 41300 5 10 0 1 0 0 1
footprint=0603
}
C 35600 41300 1 270 0 capacitor-1.sym
{
T 36300 41100 5 10 0 1 270 0 1
device=CAPACITOR
T 35700 41100 5 10 1 1 180 0 1
refdes=C32
T 35700 40700 5 10 1 1 180 0 1
value=1n
T 35600 41300 5 10 0 1 0 0 1
footprint=0603
}
C 36200 41300 1 270 0 capacitor-1.sym
{
T 36900 41100 5 10 0 1 270 0 1
device=CAPACITOR
T 36300 41100 5 10 1 1 180 0 1
refdes=C33
T 36300 40700 5 10 1 1 180 0 1
value=0.1u
T 36200 41300 5 10 0 1 0 0 1
footprint=0603
}
C 34200 41300 1 270 0 capacitor-1.sym
{
T 34900 41100 5 10 0 1 270 0 1
device=CAPACITOR
T 34300 41100 5 10 1 1 180 0 1
refdes=C28
T 34300 40700 5 10 1 1 180 0 1
value=1n
T 34200 41300 5 10 0 1 0 0 1
footprint=0603
}
C 34800 41300 1 270 0 capacitor-1.sym
{
T 35500 41100 5 10 0 1 270 0 1
device=CAPACITOR
T 34900 41100 5 10 1 1 180 0 1
refdes=C30
T 34900 40700 5 10 1 1 180 0 1
value=0.1u
T 34800 41300 5 10 0 1 0 0 1
footprint=0603
}
C 33400 41300 1 270 0 capacitor-1.sym
{
T 34100 41100 5 10 0 1 270 0 1
device=CAPACITOR
T 33500 41100 5 10 1 1 180 0 1
refdes=C26
T 33500 40700 5 10 1 1 180 0 1
value=10u
T 33400 41300 5 10 0 1 0 0 1
footprint=0805
}
N 33600 40400 37800 40400 4
N 32400 41300 32100 41300 4
N 39000 44500 38700 44500 4
N 38700 41300 33200 41300 4
C 31000 43500 1 0 0 fb.sym
{
T 31400 44000 5 10 1 1 0 4 1
refdes=FB1
T 31000 45200 5 10 0 1 0 0 1
device=HI1206N101R-10
T 31000 43500 5 10 0 1 0 0 1
footprint=1206
}
C 37000 43700 1 270 0 capacitor-1.sym
{
T 37700 43500 5 10 0 1 270 0 1
device=CAPACITOR
T 37100 43500 5 10 1 1 180 0 1
refdes=C29
T 37100 43100 5 10 1 1 180 0 1
value=1n
T 37000 43700 5 10 0 1 0 0 1
footprint=0603
}
C 37600 43700 1 270 0 capacitor-1.sym
{
T 38300 43500 5 10 0 1 270 0 1
device=CAPACITOR
T 37700 43500 5 10 1 1 180 0 1
refdes=C31
T 37700 43100 5 10 1 1 180 0 1
value=0.1u
T 37600 43700 5 10 0 1 0 0 1
footprint=0603
}
C 35600 43700 1 270 0 capacitor-1.sym
{
T 36300 43500 5 10 0 1 270 0 1
device=CAPACITOR
T 35700 43500 5 10 1 1 180 0 1
refdes=C25
T 35700 43100 5 10 1 1 180 0 1
value=1n
T 35600 43700 5 10 0 1 0 0 1
footprint=0603
}
C 36200 43700 1 270 0 capacitor-1.sym
{
T 36900 43500 5 10 0 1 270 0 1
device=CAPACITOR
T 36300 43500 5 10 1 1 180 0 1
refdes=C27
T 36300 43100 5 10 1 1 180 0 1
value=0.1u
T 36200 43700 5 10 0 1 0 0 1
footprint=0603
}
C 34200 43700 1 270 0 capacitor-1.sym
{
T 34900 43500 5 10 0 1 270 0 1
device=CAPACITOR
T 34300 43500 5 10 1 1 180 0 1
refdes=C22
T 34300 43100 5 10 1 1 180 0 1
value=1n
T 34200 43700 5 10 0 1 0 0 1
footprint=0603
}
C 34800 43700 1 270 0 capacitor-1.sym
{
T 35500 43500 5 10 0 1 270 0 1
device=CAPACITOR
T 34900 43500 5 10 1 1 180 0 1
refdes=C24
T 34900 43100 5 10 1 1 180 0 1
value=0.1u
T 34800 43700 5 10 0 1 0 0 1
footprint=0603
}
C 32000 43700 1 270 0 capacitor-1.sym
{
T 32700 43500 5 10 0 1 270 0 1
device=CAPACITOR
T 32100 43500 5 10 1 1 180 0 1
refdes=C18
T 32100 43100 5 10 1 1 180 0 1
value=10u
T 32000 43700 5 10 0 1 0 0 1
footprint=0805
}
N 32200 42800 37800 42800 4
N 31000 43700 30700 43700 4
C 32800 43700 1 270 0 capacitor-1.sym
{
T 33500 43500 5 10 0 1 270 0 1
device=CAPACITOR
T 32900 43500 5 10 1 1 180 0 1
refdes=C19
T 32900 43100 5 10 1 1 180 0 1
value=1n
T 32800 43700 5 10 0 1 0 0 1
footprint=0603
}
C 33400 43700 1 270 0 capacitor-1.sym
{
T 34100 43500 5 10 0 1 270 0 1
device=CAPACITOR
T 33500 43500 5 10 1 1 180 0 1
refdes=C20
T 33500 43100 5 10 1 1 180 0 1
value=0.1u
T 33400 43700 5 10 0 1 0 0 1
footprint=0603
}
N 42600 45300 42900 45300 4
N 42600 44900 42900 44900 4
N 42600 44500 42900 44500 4
N 42600 44100 42900 44100 4
N 42600 43700 42900 43700 4
N 42600 43300 42900 43300 4
N 42600 42900 42900 42900 4
N 42600 42500 42900 42500 4
N 42600 42100 42900 42100 4
N 42600 41700 42900 41700 4
N 42600 41300 42900 41300 4
N 42600 40900 42900 40900 4
N 42600 40500 42900 40500 4
N 42600 40100 42900 40100 4
N 42600 39700 42900 39700 4
C 28200 43700 1 0 0 vcc.sym
{
T 28200 45400 5 8 0 0 0 0 1
footprint=none
T 28200 45200 5 8 0 0 0 0 1
symversion=1.0
T 28200 43700 5 10 0 1 0 0 1
net=+3V3VA:1
T 28400 43700 5 10 1 1 0 0 1
value=+3V3VA
}
C 28100 41300 1 0 0 vcc.sym
{
T 28100 43000 5 8 0 0 0 0 1
footprint=none
T 28100 42800 5 8 0 0 0 0 1
symversion=1.0
T 28100 41300 5 10 0 0 0 0 1
net=+3V3VD:1
T 28300 41300 5 10 1 1 0 0 1
value=+3V3VD
}
C 30600 43700 1 0 0 vcc.sym
{
T 30600 45400 5 8 0 0 0 0 1
footprint=none
T 30600 45200 5 8 0 0 0 0 1
symversion=1.0
T 30600 43700 5 10 0 1 0 0 1
net=+3V3VA:1
T 30600 43700 5 10 1 1 0 6 1
value=+3V3VA
}
C 32000 41300 1 0 0 vcc.sym
{
T 32000 43000 5 8 0 0 0 0 1
footprint=none
T 32000 42800 5 8 0 0 0 0 1
symversion=1.0
T 32000 41300 5 10 0 0 0 0 1
net=+3V3VD:1
T 32000 41300 5 10 1 1 0 6 1
value=+3V3VD
}
C 47000 43900 1 180 0 output-1.sym
{
T 46900 43600 5 10 0 0 180 0 1
device=OUTPUT
T 47000 43900 5 10 0 0 0 0 1
net=CLK:1
T 45800 43700 5 10 1 1 0 0 1
value=CLK
}
C 46200 50900 1 0 0 input-1.sym
{
T 46200 51200 5 10 0 0 0 0 1
device=INPUT
T 46200 50900 5 10 0 0 0 0 1
net=OTR_A:1
T 45500 50900 5 10 1 1 0 0 1
value=OTR_A
}
C 46200 47300 1 0 0 input-1.sym
{
T 46200 47600 5 10 0 0 0 0 1
device=INPUT
T 46200 47300 5 10 0 0 0 0 1
net=OTR_B:1
T 45500 47300 5 10 1 1 0 0 1
value=OTR_B
}
C 49800 44700 1 180 0 input-1.sym
{
T 49800 44400 5 10 0 0 180 0 1
device=INPUT
T 49800 44700 5 10 0 0 180 0 1
net=DB02:1
T 50300 44700 5 10 1 1 180 0 1
value=DB02
}
C 46200 44900 1 0 0 input-1.sym
{
T 46200 45200 5 10 0 0 0 0 1
device=INPUT
T 46200 44900 5 10 0 0 0 0 1
net=DB03:1
T 45700 44900 5 10 1 1 0 0 1
value=DB03
}
C 49800 45500 1 180 0 input-1.sym
{
T 49800 45200 5 10 0 0 180 0 1
device=INPUT
T 49800 45500 5 10 0 0 180 0 1
net=DB06:1
T 50300 45500 5 10 1 1 180 0 1
value=DB06
}
C 46200 44100 1 0 0 input-1.sym
{
T 46200 44400 5 10 0 0 0 0 1
device=INPUT
T 46200 44100 5 10 0 0 0 0 1
net=DB00:1
T 45700 44100 5 10 1 1 0 0 1
value=DB00
}
C 46200 44500 1 0 0 input-1.sym
{
T 46200 44800 5 10 0 0 0 0 1
device=INPUT
T 46200 44500 5 10 0 0 0 0 1
net=DB01:1
T 45700 44500 5 10 1 1 0 0 1
value=DB01
}
C 49800 45100 1 180 0 input-1.sym
{
T 49800 44800 5 10 0 0 180 0 1
device=INPUT
T 49800 45100 5 10 0 0 180 0 1
net=DB04:1
T 50300 45100 5 10 1 1 180 0 1
value=DB04
}
C 46200 45300 1 0 0 input-1.sym
{
T 46200 45600 5 10 0 0 0 0 1
device=INPUT
T 46200 45300 5 10 0 0 0 0 1
net=DB05:1
T 45700 45300 5 10 1 1 0 0 1
value=DB05
}
C 46200 46100 1 0 0 input-1.sym
{
T 46200 46400 5 10 0 0 0 0 1
device=INPUT
T 46200 46100 5 10 0 0 0 0 1
net=DB08:1
T 45700 46100 5 10 1 1 0 0 1
value=DB08
}
C 49800 46300 1 180 0 input-1.sym
{
T 49800 46000 5 10 0 0 180 0 1
device=INPUT
T 49800 46300 5 10 0 0 180 0 1
net=DB07:1
T 50300 46300 5 10 1 1 180 0 1
value=DB07
}
C 46200 46500 1 0 0 input-1.sym
{
T 46200 46800 5 10 0 0 0 0 1
device=INPUT
T 46200 46500 5 10 0 0 0 0 1
net=DB10:1
T 45700 46500 5 10 1 1 0 0 1
value=DB10
}
C 49800 47100 1 180 0 input-1.sym
{
T 49800 46800 5 10 0 0 180 0 1
device=INPUT
T 49800 47100 5 10 0 0 180 0 1
net=DB11:1
T 50300 47100 5 10 1 1 180 0 1
value=DB11
}
C 46700 45900 1 270 0 gnd.sym
C 49800 46700 1 180 0 input-1.sym
{
T 49800 46400 5 10 0 0 180 0 1
device=INPUT
T 49800 46700 5 10 0 0 180 0 1
net=DB09:1
T 50300 46700 5 10 1 1 180 0 1
value=DB09
}
C 46200 46900 1 0 0 input-1.sym
{
T 46200 47200 5 10 0 0 0 0 1
device=INPUT
T 46200 46900 5 10 0 0 0 0 1
net=DB12:1
T 45700 46900 5 10 1 1 0 0 1
value=DB12
}
C 49800 47500 1 180 0 input-1.sym
{
T 49800 47200 5 10 0 0 180 0 1
device=INPUT
T 49800 47500 5 10 0 0 180 0 1
net=DB13:1
T 50300 47500 5 10 1 1 180 0 1
value=DB13
}
C 49800 49900 1 180 0 input-1.sym
{
T 49800 49600 5 10 0 0 180 0 1
device=INPUT
T 49800 49900 5 10 0 0 180 0 1
net=DA08:1
T 50300 49900 5 10 1 1 180 0 1
value=DA08
}
C 49800 50300 1 180 0 input-1.sym
{
T 49800 50000 5 10 0 0 180 0 1
device=INPUT
T 49800 50300 5 10 0 0 180 0 1
net=DA10:1
T 50300 50300 5 10 1 1 180 0 1
value=DA10
}
C 46200 50100 1 0 0 input-1.sym
{
T 46200 50400 5 10 0 0 0 0 1
device=INPUT
T 46200 50100 5 10 0 0 0 0 1
net=DA11:1
T 45700 50100 5 10 1 1 0 0 1
value=DA11
}
C 46700 49500 1 270 0 gnd.sym
C 46200 49700 1 0 0 input-1.sym
{
T 46200 50000 5 10 0 0 0 0 1
device=INPUT
T 46200 49700 5 10 0 0 0 0 1
net=DA09:1
T 45700 49700 5 10 1 1 0 0 1
value=DA09
}
C 49800 50700 1 180 0 input-1.sym
{
T 49800 50400 5 10 0 0 180 0 1
device=INPUT
T 49800 50700 5 10 0 0 180 0 1
net=DA12:1
T 50300 50700 5 10 1 1 180 0 1
value=DA12
}
C 46200 50500 1 0 0 input-1.sym
{
T 46200 50800 5 10 0 0 0 0 1
device=INPUT
T 46200 50500 5 10 0 0 0 0 1
net=DA13:1
T 45700 50500 5 10 1 1 0 0 1
value=DA13
}
C 43700 45800 1 180 0 input-1.sym
{
T 43700 45500 5 10 0 0 180 0 1
device=INPUT
T 43700 45800 5 10 0 0 180 0 1
net=CLK:1
T 44100 45800 5 10 1 1 180 0 1
value=CLK
}
C 42900 45200 1 0 0 output-1.sym
{
T 43000 45500 5 10 0 0 0 0 1
device=OUTPUT
T 42900 45200 5 10 0 0 180 0 1
net=OTR_B:1
T 44400 45400 5 10 1 1 180 0 1
value=OTR_B
}
C 42900 52000 1 0 0 output-1.sym
{
T 43000 52300 5 10 0 0 0 0 1
device=OUTPUT
T 42900 52000 5 10 0 0 180 0 1
net=OTR_A:1
T 44400 52200 5 10 1 1 180 0 1
value=OTR_A
}
C 42900 51600 1 0 0 output-1.sym
{
T 43000 51900 5 10 0 0 0 0 1
device=OUTPUT
T 42900 51600 5 10 0 0 180 0 1
net=DA13:1
T 44200 51800 5 10 1 1 180 0 1
value=DA13
}
C 42900 51200 1 0 0 output-1.sym
{
T 43000 51500 5 10 0 0 0 0 1
device=OUTPUT
T 42900 51200 5 10 0 0 180 0 1
net=DA12:1
T 44200 51400 5 10 1 1 180 0 1
value=DA12
}
C 42900 50800 1 0 0 output-1.sym
{
T 43000 51100 5 10 0 0 0 0 1
device=OUTPUT
T 42900 50800 5 10 0 0 180 0 1
net=DA11:1
T 44200 51000 5 10 1 1 180 0 1
value=DA11
}
C 42900 50400 1 0 0 output-1.sym
{
T 43000 50700 5 10 0 0 0 0 1
device=OUTPUT
T 42900 50400 5 10 0 0 180 0 1
net=DA10:1
T 44200 50600 5 10 1 1 180 0 1
value=DA10
}
C 42900 50000 1 0 0 output-1.sym
{
T 43000 50300 5 10 0 0 0 0 1
device=OUTPUT
T 42900 50000 5 10 0 0 180 0 1
net=DA09:1
T 44200 50200 5 10 1 1 180 0 1
value=DA09
}
C 42900 49600 1 0 0 output-1.sym
{
T 43000 49900 5 10 0 0 0 0 1
device=OUTPUT
T 42900 49600 5 10 0 0 180 0 1
net=DA08:1
T 44200 49800 5 10 1 1 180 0 1
value=DA08
}
C 42900 49200 1 0 0 output-1.sym
{
T 43000 49500 5 10 0 0 0 0 1
device=OUTPUT
T 42900 49200 5 10 0 0 180 0 1
net=DA07:1
T 44200 49400 5 10 1 1 180 0 1
value=DA07
}
C 42900 48800 1 0 0 output-1.sym
{
T 43000 49100 5 10 0 0 0 0 1
device=OUTPUT
T 42900 48800 5 10 0 0 180 0 1
net=DA06:1
T 44200 49000 5 10 1 1 180 0 1
value=DA06
}
C 42900 48400 1 0 0 output-1.sym
{
T 43000 48700 5 10 0 0 0 0 1
device=OUTPUT
T 42900 48400 5 10 0 0 180 0 1
net=DA05:1
T 44200 48600 5 10 1 1 180 0 1
value=DA05
}
C 42900 48000 1 0 0 output-1.sym
{
T 43000 48300 5 10 0 0 0 0 1
device=OUTPUT
T 42900 48000 5 10 0 0 180 0 1
net=DA04:1
T 44200 48200 5 10 1 1 180 0 1
value=DA04
}
C 42900 47600 1 0 0 output-1.sym
{
T 43000 47900 5 10 0 0 0 0 1
device=OUTPUT
T 42900 47600 5 10 0 0 180 0 1
net=DA03:1
T 44200 47800 5 10 1 1 180 0 1
value=DA03
}
C 42900 47200 1 0 0 output-1.sym
{
T 43000 47500 5 10 0 0 0 0 1
device=OUTPUT
T 42900 47200 5 10 0 0 180 0 1
net=DA02:1
T 44200 47400 5 10 1 1 180 0 1
value=DA02
}
C 42900 46800 1 0 0 output-1.sym
{
T 43000 47100 5 10 0 0 0 0 1
device=OUTPUT
T 42900 46800 5 10 0 0 180 0 1
net=DA01:1
T 44200 47000 5 10 1 1 180 0 1
value=DA01
}
C 42900 46400 1 0 0 output-1.sym
{
T 43000 46700 5 10 0 0 0 0 1
device=OUTPUT
T 42900 46400 5 10 0 0 180 0 1
net=DA00:1
T 44200 46600 5 10 1 1 180 0 1
value=DA00
}
C 42900 44800 1 0 0 output-1.sym
{
T 43000 45100 5 10 0 0 0 0 1
device=OUTPUT
T 42900 44800 5 10 0 0 180 0 1
net=DB13:1
T 44200 45000 5 10 1 1 180 0 1
value=DB13
}
C 42900 44400 1 0 0 output-1.sym
{
T 43000 44700 5 10 0 0 0 0 1
device=OUTPUT
T 42900 44400 5 10 0 0 180 0 1
net=DB12:1
T 44200 44600 5 10 1 1 180 0 1
value=DB12
}
C 42900 44000 1 0 0 output-1.sym
{
T 43000 44300 5 10 0 0 0 0 1
device=OUTPUT
T 42900 44000 5 10 0 0 180 0 1
net=DB11:1
T 44200 44200 5 10 1 1 180 0 1
value=DB11
}
C 42900 43600 1 0 0 output-1.sym
{
T 43000 43900 5 10 0 0 0 0 1
device=OUTPUT
T 42900 43600 5 10 0 0 180 0 1
net=DB10:1
T 44200 43800 5 10 1 1 180 0 1
value=DB10
}
C 42900 43200 1 0 0 output-1.sym
{
T 43000 43500 5 10 0 0 0 0 1
device=OUTPUT
T 42900 43200 5 10 0 0 180 0 1
net=DB09:1
T 44200 43400 5 10 1 1 180 0 1
value=DB09
}
C 42900 42800 1 0 0 output-1.sym
{
T 43000 43100 5 10 0 0 0 0 1
device=OUTPUT
T 42900 42800 5 10 0 0 180 0 1
net=DB08:1
T 44200 43000 5 10 1 1 180 0 1
value=DB08
}
C 42900 42400 1 0 0 output-1.sym
{
T 43000 42700 5 10 0 0 0 0 1
device=OUTPUT
T 42900 42400 5 10 0 0 180 0 1
net=DB07:1
T 44200 42600 5 10 1 1 180 0 1
value=DB07
}
C 42900 42000 1 0 0 output-1.sym
{
T 43000 42300 5 10 0 0 0 0 1
device=OUTPUT
T 42900 42000 5 10 0 0 180 0 1
net=DB06:1
T 44200 42200 5 10 1 1 180 0 1
value=DB06
}
C 42900 41600 1 0 0 output-1.sym
{
T 43000 41900 5 10 0 0 0 0 1
device=OUTPUT
T 42900 41600 5 10 0 0 180 0 1
net=DB05:1
T 44200 41800 5 10 1 1 180 0 1
value=DB05
}
C 42900 41200 1 0 0 output-1.sym
{
T 43000 41500 5 10 0 0 0 0 1
device=OUTPUT
T 42900 41200 5 10 0 0 180 0 1
net=DB04:1
T 44200 41400 5 10 1 1 180 0 1
value=DB04
}
C 42900 40800 1 0 0 output-1.sym
{
T 43000 41100 5 10 0 0 0 0 1
device=OUTPUT
T 42900 40800 5 10 0 0 180 0 1
net=DB03:1
T 44200 41000 5 10 1 1 180 0 1
value=DB03
}
C 42900 40400 1 0 0 output-1.sym
{
T 43000 40700 5 10 0 0 0 0 1
device=OUTPUT
T 42900 40400 5 10 0 0 180 0 1
net=DB02:1
T 44200 40600 5 10 1 1 180 0 1
value=DB02
}
C 42900 40000 1 0 0 output-1.sym
{
T 43000 40300 5 10 0 0 0 0 1
device=OUTPUT
T 42900 40000 5 10 0 0 180 0 1
net=DB01:1
T 44200 40200 5 10 1 1 180 0 1
value=DB01
}
C 42900 39600 1 0 0 output-1.sym
{
T 43000 39900 5 10 0 0 0 0 1
device=OUTPUT
T 42900 39600 5 10 0 0 180 0 1
net=DB00:1
T 44200 39800 5 10 1 1 180 0 1
value=DB00
}
C 27700 40000 1 0 0 gnd.sym
C 38100 40200 1 270 0 gnd.sym
C 22900 39800 1 0 0 gnd.sym
C 33900 40100 1 0 0 gnd.sym
C 38100 48600 1 270 0 gnd.sym
C 32000 40000 1 90 0 gnd.sym
C 23700 40000 1 0 0 ADP3330.sym
{
T 25500 41800 5 10 1 1 0 6 1
refdes=U5
T 24100 42000 5 10 0 0 0 0 1
device=ADP3330ARTZ
T 24100 42200 5 10 0 0 0 0 1
footprint=SOT26
}
N 23500 40200 23500 40500 4
N 23500 40500 23800 40500 4
C 26000 40400 1 0 0 resistor-2.sym
{
T 26400 40750 5 10 0 1 0 0 1
device=RESISTOR
T 26000 40200 5 10 1 1 0 0 1
refdes=R22
T 26600 40200 5 10 1 1 0 0 1
value=330k
T 26000 40400 5 10 0 1 0 0 1
footprint=0603
}
N 26900 40900 27200 40900 4
N 26000 40500 25800 40500 4
N 26900 40500 27200 40500 4
N 38700 45300 39000 45300 4
N 38700 45700 39000 45700 4
N 38700 46100 39000 46100 4
N 38700 46500 39000 46500 4
N 38700 51700 38700 53100 4
N 38700 43700 38700 46100 4
C 30100 39900 1 0 0 fb.sym
{
T 30500 40400 5 10 1 1 0 4 1
refdes=FB2
T 30100 41600 5 10 0 1 0 0 1
device=HI1206N101R-10
T 30100 39900 5 10 0 1 0 0 1
footprint=1206
}
C 29000 40200 1 270 0 agnd.sym
N 29300 40100 30100 40100 4
N 31700 40100 30900 40100 4
C 32500 42500 1 0 0 agnd.sym
C 27300 42200 1 0 0 agnd.sym
C 22900 42100 1 0 0 agnd.sym
C 36600 51400 1 0 0 agnd.sym
C 37300 45400 1 0 0 agnd.sym
C 38400 46600 1 270 0 agnd.sym
C 36600 47800 1 270 0 agnd.sym
C 38100 42600 1 270 0 agnd.sym
N 47000 51000 47300 51000 4
N 49000 50600 48700 50600 4
N 47000 50600 47300 50600 4
N 47000 50200 47300 50200 4
N 47000 49800 47300 49800 4
N 49000 49800 48700 49800 4
N 49000 50200 48700 50200 4
N 47000 49000 47300 49000 4
N 47000 48600 47300 48600 4
N 47000 48200 47300 48200 4
N 49000 49000 48700 49000 4
N 49000 48600 48700 48600 4
N 49000 48200 48700 48200 4
N 49000 47800 48700 47800 4
N 47000 47800 47300 47800 4
N 47000 47400 47300 47400 4
N 49000 47400 48700 47400 4
N 47000 47000 47300 47000 4
N 49000 47000 48700 47000 4
N 49000 46600 48700 46600 4
N 49000 46200 48700 46200 4
N 47000 46600 47300 46600 4
N 47000 46200 47300 46200 4
N 47000 44200 47300 44200 4
N 47000 43800 47300 43800 4
C 27300 43700 1 0 0 testpt-1.sym
{
T 27400 44100 5 10 1 1 0 0 1
refdes=TP3
T 27700 44600 5 10 0 0 0 0 1
device=TESTPOINT
T 27700 44400 5 10 0 0 0 0 1
footprint=JUMPER1
}
C 27700 41300 1 0 0 testpt-1.sym
{
T 27800 41700 5 10 1 1 0 0 1
refdes=TP4
T 28100 42200 5 10 0 0 0 0 1
device=TESTPOINT
T 28100 42000 5 10 0 0 0 0 1
footprint=JUMPER1
}
C 38900 39200 1 0 0 AD9248.sym
{
T 42300 52600 5 10 1 1 0 6 1
refdes=U6
T 39300 52800 5 10 0 0 0 0 1
device=AD9248BSTZ
T 39300 53000 5 10 0 0 0 0 1
footprint=LQFP64_7
}
N 47000 45400 47300 45400 4
N 49000 45400 48700 45400 4
N 47000 45000 47300 45000 4
N 49000 45000 48700 45000 4
N 47000 44600 47300 44600 4
N 49000 44600 48700 44600 4
C 20900 43100 1 0 0 testpt-1.sym
{
T 21000 43500 5 10 1 1 0 0 1
refdes=TP1
T 21300 44000 5 10 0 0 0 0 1
device=TESTPOINT
T 21300 43800 5 10 0 0 0 0 1
footprint=JUMPER1
}
C 20900 42600 1 0 0 agnd.sym
N 21000 42900 21000 43100 4
N 20000 43300 20600 43300 4
N 20600 43300 20600 43000 4
N 20600 43000 21000 43000 4
C 20000 43100 1 0 1 jumper2.sym
{
T 19000 42900 5 8 0 0 0 6 1
device=JUMPER2
T 19600 44000 5 10 1 1 0 6 1
refdes=J1
T 19700 42900 5 8 1 1 0 6 1
footprint=PWL2
}
C 23700 52000 1 0 0 ADA4932-1.sym
{
T 25500 56100 5 10 1 1 0 6 1
refdes=U1
T 24100 56300 5 10 0 0 0 0 1
device=ADA4932-1YCPZ
T 24100 56500 5 10 0 0 0 0 1
footprint=QFN16_4_EP
}
C 23700 47000 1 0 0 ADA4932-1.sym
{
T 25500 51100 5 10 1 1 0 6 1
refdes=U2
T 24100 51300 5 10 0 0 0 0 1
device=ADA4932-1YCPZ
T 24100 51500 5 10 0 0 0 0 1
footprint=QFN16_4_EP
}
C 22600 55500 1 0 0 resistor-2.sym
{
T 23000 55850 5 10 0 1 0 0 1
device=RESISTOR
T 22600 55500 5 10 0 1 0 0 1
footprint=0603
T 22700 55800 5 10 1 1 0 0 1
refdes=R6
T 23200 55800 5 10 1 1 0 0 1
value=2k
}
C 22000 55500 1 0 1 resistor-2.sym
{
T 21600 55850 5 10 0 1 0 6 1
device=RESISTOR
T 22000 55500 5 10 0 1 0 0 1
footprint=0603
T 21200 55800 5 10 1 1 0 0 1
refdes=R3
T 21700 55800 5 10 1 1 0 0 1
value=1k
}
C 22000 54300 1 0 1 resistor-2.sym
{
T 21600 54650 5 10 0 1 0 6 1
device=RESISTOR
T 22000 54300 5 10 0 1 0 0 1
footprint=0603
T 21200 54600 5 10 1 1 0 0 1
refdes=R5
T 21700 54600 5 10 1 1 0 0 1
value=1k
}
C 22600 54300 1 0 0 resistor-2.sym
{
T 23000 54650 5 10 0 1 0 0 1
device=RESISTOR
T 22600 54300 5 10 0 1 0 0 1
footprint=0603
T 22700 54600 5 10 1 1 0 0 1
refdes=R7
T 23200 54600 5 10 1 1 0 0 1
value=2k
}
N 23800 55600 23500 55600 4
N 23800 54400 23500 54400 4
N 23800 54800 22300 54800 4
N 23800 55200 22300 55200 4
N 22000 55600 22600 55600 4
N 22300 55600 22300 55200 4
N 22000 54400 22600 54400 4
N 22300 54400 22300 54800 4
C 19000 55400 1 0 0 con_SMA.sym
{
T 19000 55400 5 10 0 1 0 0 1
footprint=IPX
T 19000 55400 5 10 0 1 0 0 1
device=IPX
T 19200 55650 5 10 1 1 0 0 1
refdes=IPX1
}
C 19000 54600 1 180 1 con_SMA.sym
{
T 19000 54600 5 10 0 1 0 0 1
footprint=IPX
T 19000 54600 5 10 0 1 0 0 1
device=IPX
T 19200 54350 5 10 1 1 180 6 1
refdes=IPX2
}
N 19100 54600 19100 55400 4
N 19100 55000 18700 55000 4
N 18700 55000 18700 54900 4
N 19800 55600 19450 55600 4
C 19800 55700 1 180 1 resistor-2.sym
{
T 20200 55350 5 10 0 1 180 6 1
device=RESISTOR
T 19800 55700 5 10 0 1 0 0 1
footprint=0603
T 19900 55800 5 10 1 1 0 0 1
refdes=R1
T 20400 55800 5 10 1 1 0 0 1
value=0
}
C 19800 54500 1 180 1 resistor-2.sym
{
T 20200 54150 5 10 0 1 180 6 1
device=RESISTOR
T 19800 54500 5 10 0 1 0 0 1
footprint=0603
T 19900 54600 5 10 1 1 0 0 1
refdes=R2
T 20400 54600 5 10 1 1 0 0 1
value=0
}
C 19800 53700 1 180 1 resistor-2.sym
{
T 20200 53350 5 10 0 1 180 6 1
device=RESISTOR
T 19800 53700 5 10 0 1 0 0 1
footprint=0603
T 19900 53800 5 10 1 1 0 0 1
refdes=R4
T 20400 53800 5 10 1 1 0 0 1
value=50
}
N 21100 54400 20700 54400 4
N 20700 53600 20900 53600 4
N 20900 53600 20900 54400 4
N 19800 53600 19500 53600 4
N 20700 55600 21100 55600 4
C 18600 54600 1 0 0 agnd.sym
C 19200 53700 1 270 0 agnd.sym
N 22300 49800 23800 49800 4
N 22300 50200 23800 50200 4
N 23500 50600 23800 50600 4
N 23800 49400 23500 49400 4
C 22800 48600 1 0 0 vcc.sym
{
T 22800 50300 5 8 0 0 0 0 1
footprint=none
T 22800 50100 5 8 0 0 0 0 1
symversion=1.0
T 22800 48600 5 10 0 1 0 0 1
net=+5VA:1
T 22800 48600 5 10 1 1 0 6 1
value=+5VA
}
C 23400 46600 1 0 0 agnd.sym
N 23500 47800 23500 49000 4
N 23500 49000 23800 49000 4
N 23500 47800 23800 47800 4
N 23500 48200 23800 48200 4
N 23500 48600 23800 48600 4
N 22900 48600 23500 48600 4
C 22800 53600 1 0 0 vcc.sym
{
T 22800 55300 5 8 0 0 0 0 1
footprint=none
T 22800 55100 5 8 0 0 0 0 1
symversion=1.0
T 22800 53600 5 10 0 1 0 0 1
net=+5VA:1
T 22800 53600 5 10 1 1 0 6 1
value=+5VA
}
C 23400 51600 1 0 0 agnd.sym
N 23500 52800 23500 54000 4
N 23500 54000 23800 54000 4
N 23500 52800 23800 52800 4
N 23500 53200 23800 53200 4
N 23500 53600 23800 53600 4
N 22900 53600 23500 53600 4
C 23700 51900 1 90 0 capacitor-1.sym
{
T 23000 52100 5 10 0 1 90 0 1
device=CAPACITOR
T 23700 51900 5 10 0 1 180 0 1
footprint=0603
T 23400 52600 5 10 1 1 180 0 1
refdes=C1
T 23400 52200 5 10 1 1 180 0 1
value=0.1u
}
C 23700 46900 1 90 0 capacitor-1.sym
{
T 23000 47100 5 10 0 1 90 0 1
device=CAPACITOR
T 23700 46900 5 10 0 1 180 0 1
footprint=0603
T 23400 47600 5 10 1 1 180 0 1
refdes=C3
T 23400 47200 5 10 1 1 180 0 1
value=0.1u
}
C 24700 46600 1 0 0 agnd.sym
N 24800 46900 24800 47100 4
C 24700 51600 1 0 0 agnd.sym
N 24800 51900 24800 52100 4
C 26000 51600 1 0 0 agnd.sym
N 25800 54000 26100 54000 4
N 26100 54000 26100 51900 4
N 25800 53600 26100 53600 4
N 25800 53200 26100 53200 4
N 25800 52800 26100 52800 4
C 26000 46600 1 0 0 agnd.sym
N 25800 49000 26100 49000 4
N 26100 49000 26100 46900 4
N 25800 48600 26100 48600 4
N 25800 48200 26100 48200 4
N 25800 47800 26100 47800 4
C 35600 52100 1 90 0 resistor-2.sym
{
T 35250 52500 5 10 0 1 90 0 1
device=RESISTOR
T 35600 52100 5 10 0 1 0 0 1
footprint=0603
T 35300 52700 5 10 1 1 180 0 1
refdes=R20
T 35300 52400 5 10 1 1 180 0 1
value=1k
}
C 35600 51000 1 90 0 resistor-2.sym
{
T 35250 51400 5 10 0 1 90 0 1
device=RESISTOR
T 35600 51000 5 10 0 1 0 0 1
footprint=0603
T 35300 51700 5 10 1 1 180 0 1
refdes=R21
T 35300 51300 5 10 1 1 180 0 1
value=1k
}
C 26000 54400 1 0 0 vcc.sym
{
T 26000 56100 5 8 0 0 0 0 1
footprint=none
T 26000 55900 5 8 0 0 0 0 1
symversion=1.0
T 26000 54400 5 10 0 1 0 0 1
net=+3V3VA:1
T 26200 54400 5 10 1 1 0 0 1
value=+3V3VA
}
N 26100 54400 25800 54400 4
C 26000 49400 1 0 0 vcc.sym
{
T 26000 51100 5 8 0 0 0 0 1
footprint=none
T 26000 50900 5 8 0 0 0 0 1
symversion=1.0
T 26000 49400 5 10 0 1 0 0 1
net=+3V3VA:1
T 26200 49400 5 10 1 1 0 0 1
value=+3V3VA
}
N 26100 49400 25800 49400 4
C 29100 55500 1 0 1 resistor-2.sym
{
T 28700 55850 5 10 0 1 0 6 1
device=RESISTOR
T 29100 55500 5 10 0 1 0 0 1
footprint=0603
T 28300 55400 5 10 1 1 180 6 1
refdes=R14
T 28800 55400 5 10 1 1 180 6 1
value=33
}
C 29100 54300 1 0 1 resistor-2.sym
{
T 28700 54650 5 10 0 1 0 6 1
device=RESISTOR
T 29100 54300 5 10 0 1 0 0 1
footprint=0603
T 28300 54600 5 10 1 1 0 0 1
refdes=R16
T 28800 54600 5 10 1 1 0 0 1
value=33
}
C 29600 54500 1 90 0 capacitor-1.sym
{
T 28900 54700 5 10 0 1 270 8 1
device=CAPACITOR
T 29600 54500 5 10 0 1 0 6 1
footprint=0603
T 29500 55100 5 10 1 1 0 0 1
refdes=C2
T 29500 54700 5 10 1 1 0 0 1
value=22p
}
N 29100 55600 29700 55600 4
N 29400 55600 29400 55400 4
N 35500 52100 35500 51900 4
N 38700 51300 38700 50900 4
N 35500 53100 35500 53000 4
N 35500 50900 35500 51000 4
C 35200 51900 1 0 1 output-1.sym
{
T 35100 52200 5 10 0 0 0 6 1
device=OUTPUT
T 35200 51900 5 10 0 0 180 6 1
net=VOCM:1
T 33700 52100 5 10 1 1 180 6 1
value=VOCM
}
N 35500 52000 35200 52000 4
C 26900 55700 1 180 0 input-1.sym
{
T 26900 55400 5 10 0 0 180 0 1
device=INPUT
T 26900 55700 5 10 0 0 180 0 1
net=VOCM:1
T 27500 55700 5 10 1 1 180 0 1
value=VOCM
}
N 26100 55600 25800 55600 4
C 26900 50700 1 180 0 input-1.sym
{
T 26900 50400 5 10 0 0 180 0 1
device=INPUT
T 26900 50700 5 10 0 0 180 0 1
net=VOCM:1
T 27500 50700 5 10 1 1 180 0 1
value=VOCM
}
N 26100 50600 25800 50600 4
N 29100 54400 29700 54400 4
N 29400 54400 29400 54500 4
N 25800 54800 27900 54800 4
N 27900 54800 27900 54400 4
N 27900 54400 28200 54400 4
N 25800 55200 27900 55200 4
N 27900 55200 27900 55600 4
N 27900 55600 28200 55600 4
C 29700 55500 1 0 0 output-1.sym
{
T 29800 55800 5 10 0 0 0 0 1
device=OUTPUT
T 29700 55500 5 10 0 0 180 0 1
net=A+:1
T 30800 55700 5 10 1 1 180 0 1
value=A+
}
C 29700 54300 1 0 0 output-1.sym
{
T 29800 54600 5 10 0 0 0 0 1
device=OUTPUT
T 29700 54300 5 10 0 0 180 0 1
net=A-:1
T 30800 54500 5 10 1 1 180 0 1
value=A-
}
C 29100 50500 1 0 1 resistor-2.sym
{
T 28700 50850 5 10 0 1 0 6 1
device=RESISTOR
T 29100 50500 5 10 0 1 0 0 1
footprint=0603
T 28300 50400 5 10 1 1 180 6 1
refdes=R17
T 28800 50400 5 10 1 1 180 6 1
value=33
}
C 29100 49300 1 0 1 resistor-2.sym
{
T 28700 49650 5 10 0 1 0 6 1
device=RESISTOR
T 29100 49300 5 10 0 1 0 0 1
footprint=0603
T 28300 49600 5 10 1 1 0 0 1
refdes=R18
T 28800 49600 5 10 1 1 0 0 1
value=33
}
C 29600 49500 1 90 0 capacitor-1.sym
{
T 28900 49700 5 10 0 1 270 8 1
device=CAPACITOR
T 29600 49500 5 10 0 1 0 6 1
footprint=0603
T 29500 50100 5 10 1 1 0 0 1
refdes=C5
T 29500 49700 5 10 1 1 0 0 1
value=22p
}
N 29100 50600 29700 50600 4
N 29400 50600 29400 50400 4
N 29100 49400 29700 49400 4
N 29400 49400 29400 49500 4
N 27900 49800 27900 49400 4
N 27900 49400 28200 49400 4
N 27900 50200 27900 50600 4
N 27900 50600 28200 50600 4
C 29700 50500 1 0 0 output-1.sym
{
T 29800 50800 5 10 0 0 0 0 1
device=OUTPUT
T 29700 50500 5 10 0 0 180 0 1
net=B-:1
T 30800 50700 5 10 1 1 180 0 1
value=B-
}
C 29700 49300 1 0 0 output-1.sym
{
T 29800 49600 5 10 0 0 0 0 1
device=OUTPUT
T 29700 49300 5 10 0 0 180 0 1
net=B+:1
T 30800 49500 5 10 1 1 180 0 1
value=B+
}
N 27900 49800 25800 49800 4
N 25800 50200 27900 50200 4
N 38700 50500 39000 50500 4
N 38700 50100 39000 50100 4
N 38700 49700 39000 49700 4
N 38700 49300 39000 49300 4
N 23500 44600 23000 44600 4
N 23000 44500 23000 44700 4
N 23800 45300 23500 45300 4
N 23500 45300 23500 45700 4
C 22800 45600 1 270 0 capacitor-1.sym
{
T 23500 45400 5 10 0 1 270 0 1
device=CAPACITOR
T 22800 45600 5 10 0 1 0 0 1
footprint=0603
T 22900 45400 5 10 1 1 180 0 1
refdes=C4
T 22900 45000 5 10 1 1 180 0 1
value=470n
}
N 23000 45600 23000 45700 4
N 25800 45700 28200 45700 4
N 25800 45300 26000 45300 4
C 26900 45500 1 180 0 capacitor-1.sym
{
T 26700 44800 5 10 0 1 180 0 1
device=CAPACITOR
T 26900 45500 5 10 0 1 270 0 1
footprint=0603
T 26000 45400 5 10 1 1 0 0 1
refdes=C7
T 26600 45400 5 10 1 1 0 0 1
value=470p
}
N 27200 44900 27200 45700 4
C 27600 45600 1 270 0 capacitor-1.sym
{
T 28300 45400 5 10 0 1 270 0 1
device=CAPACITOR
T 27600 45600 5 10 0 1 0 0 1
footprint=0603
T 27900 45400 5 10 1 1 180 6 1
refdes=C9
T 27900 45000 5 10 1 1 180 6 1
value=1u
}
N 27800 45700 27800 45600 4
N 23800 45700 22400 45700 4
C 28100 45700 1 0 0 vcc.sym
{
T 28100 47400 5 8 0 0 0 0 1
footprint=none
T 28100 47200 5 8 0 0 0 0 1
symversion=1.0
T 28100 45700 5 10 0 0 0 0 1
net=+5VA:1
T 28300 45800 5 10 1 1 0 0 1
value=+5VA
}
C 23700 44400 1 0 0 ADP3330.sym
{
T 24100 46400 5 10 0 0 0 0 1
device=ADP3330ARTZ
T 24100 46600 5 10 0 0 0 0 1
footprint=SOT26
T 25500 46200 5 10 1 1 0 6 1
refdes=U3
}
N 23500 44600 23500 44900 4
N 23500 44900 23800 44900 4
C 26000 44800 1 0 0 resistor-2.sym
{
T 26400 45150 5 10 0 1 0 0 1
device=RESISTOR
T 26000 44800 5 10 0 1 0 0 1
footprint=0603
T 26000 44600 5 10 1 1 0 0 1
refdes=R19
T 26600 44600 5 10 1 1 0 0 1
value=330k
}
N 26900 45300 27200 45300 4
N 26000 44900 25800 44900 4
N 26900 44900 27200 44900 4
C 27700 45700 1 0 0 testpt-1.sym
{
T 28100 46600 5 10 0 0 0 0 1
device=TESTPOINT
T 28100 46400 5 10 0 0 0 0 1
footprint=JUMPER1
T 27800 46100 5 10 1 1 0 0 1
refdes=TP2
}
N 22400 43700 22400 45700 4
C 49900 51300 1 0 1 led-2.sym
{
T 49800 51900 5 10 0 0 0 6 1
device=LED
T 49900 51300 5 10 0 1 90 2 1
footprint=0603
T 49300 51200 5 10 1 1 180 2 1
refdes=D2
}
C 51100 51500 1 180 0 resistor-2.sym
{
T 50700 51150 5 10 0 0 180 0 1
device=RESISTOR
T 51100 51500 5 10 0 1 90 0 1
footprint=0603
T 50600 51300 5 10 1 1 180 0 1
refdes=R26
T 51000 51300 5 10 1 1 180 0 1
value=3k3
}
N 50200 51400 49900 51400 4
N 51400 51400 51100 51400 4
N 49000 51400 48700 51400 4
C 51500 51400 1 0 1 vcc.sym
{
T 51500 53100 5 8 0 0 0 6 1
footprint=none
T 51500 52900 5 8 0 0 0 6 1
symversion=1.0
T 51500 51400 5 10 0 0 0 6 1
net=+3V3VD:1
T 52100 51400 5 10 1 1 0 6 1
value=+3V3VD
}
C 49900 50900 1 0 1 led-2.sym
{
T 49800 51500 5 10 0 0 0 6 1
device=LED
T 49900 50900 5 10 0 1 90 2 1
footprint=0603
T 49300 50800 5 10 1 1 180 2 1
refdes=D3
}
C 51100 51100 1 180 0 resistor-2.sym
{
T 50700 50750 5 10 0 0 180 0 1
device=RESISTOR
T 51100 51100 5 10 0 1 90 0 1
footprint=0603
T 50600 50900 5 10 1 1 180 0 1
refdes=R27
T 51000 50900 5 10 1 1 180 0 1
value=3k3
}
N 50200 51000 49900 51000 4
N 51400 51000 51100 51000 4
C 51500 51000 1 0 1 vcc.sym
{
T 51500 52700 5 8 0 0 0 6 1
footprint=none
T 51500 52500 5 8 0 0 0 6 1
symversion=1.0
T 51500 51000 5 10 0 0 0 6 1
net=+3V3VD:1
T 52100 51000 5 10 1 1 0 6 1
value=+3V3VD
}
N 49000 51000 48700 51000 4
C 37900 50200 1 180 1 input-1.sym
{
T 37900 49900 5 10 0 0 180 6 1
device=INPUT
T 37900 50200 5 10 0 0 180 6 1
net=A+:1
T 37800 50000 5 10 1 1 0 6 1
value=A+
}
C 37900 50600 1 180 1 input-1.sym
{
T 37900 50300 5 10 0 0 180 6 1
device=INPUT
T 37900 50600 5 10 0 0 180 6 1
net=A-:1
T 37800 50400 5 10 1 1 0 6 1
value=A-
}
C 37900 49400 1 180 1 input-1.sym
{
T 37900 49100 5 10 0 0 180 6 1
device=INPUT
T 37900 49400 5 10 0 0 180 6 1
net=B+:1
T 37800 49200 5 10 1 1 0 6 1
value=B+
}
C 37900 49800 1 180 1 input-1.sym
{
T 37900 49500 5 10 0 0 180 6 1
device=INPUT
T 37900 49800 5 10 0 0 180 6 1
net=B-:1
T 37800 49600 5 10 1 1 0 6 1
value=B-
}
C 49900 51900 1 0 1 led-2.sym
{
T 49800 52500 5 10 0 0 0 6 1
device=LED
T 49900 51900 5 10 0 1 90 2 1
footprint=0603
T 49300 51800 5 10 1 1 180 2 1
refdes=D1
}
C 51100 52100 1 180 0 resistor-2.sym
{
T 50700 51750 5 10 0 0 180 0 1
device=RESISTOR
T 51100 52100 5 10 0 1 90 0 1
footprint=0603
T 50600 51900 5 10 1 1 180 0 1
refdes=R25
T 51000 51900 5 10 1 1 180 0 1
value=3k3
}
N 50200 52000 49900 52000 4
N 51400 52000 51100 52000 4
C 51500 52000 1 0 1 vcc.sym
{
T 51500 53700 5 8 0 0 0 6 1
footprint=none
T 51500 53500 5 8 0 0 0 6 1
symversion=1.0
T 51500 52000 5 10 0 0 0 6 1
net=+3V3VD:1
T 52100 52000 5 10 1 1 0 6 1
value=+3V3VD
}
N 49000 52000 47000 52000 4
N 47000 52000 47000 51400 4
N 47000 51400 47300 51400 4
N 38700 41700 39000 41700 4
C 27700 44400 1 0 0 agnd.sym
C 22900 44200 1 0 0 agnd.sym
N 19800 54400 19450 54400 4
C 22600 50500 1 0 0 resistor-2.sym
{
T 23000 50850 5 10 0 1 0 0 1
device=RESISTOR
T 22600 50500 5 10 0 1 0 0 1
footprint=0603
T 22700 50800 5 10 1 1 0 0 1
refdes=R13
T 23200 50800 5 10 1 1 0 0 1
value=2k
}
C 22000 50500 1 0 1 resistor-2.sym
{
T 21600 50850 5 10 0 1 0 6 1
device=RESISTOR
T 22000 50500 5 10 0 1 0 0 1
footprint=0603
T 21200 50800 5 10 1 1 0 0 1
refdes=R10
T 21700 50800 5 10 1 1 0 0 1
value=1k
}
C 22000 49300 1 0 1 resistor-2.sym
{
T 21600 49650 5 10 0 1 0 6 1
device=RESISTOR
T 22000 49300 5 10 0 1 0 0 1
footprint=0603
T 21200 49600 5 10 1 1 0 0 1
refdes=R12
T 21700 49600 5 10 1 1 0 0 1
value=1k
}
C 22600 49300 1 0 0 resistor-2.sym
{
T 23000 49650 5 10 0 1 0 0 1
device=RESISTOR
T 22600 49300 5 10 0 1 0 0 1
footprint=0603
T 22700 49600 5 10 1 1 0 0 1
refdes=R15
T 23200 49600 5 10 1 1 0 0 1
value=2k
}
N 22000 50600 22600 50600 4
N 22300 50600 22300 50200 4
N 22000 49400 22600 49400 4
N 22300 49400 22300 49800 4
C 19000 50400 1 0 0 con_SMA.sym
{
T 19000 50400 5 10 0 1 0 0 1
footprint=IPX
T 19000 50400 5 10 0 1 0 0 1
device=IPX
T 19200 50650 5 10 1 1 0 0 1
refdes=IPX3
}
C 19000 49600 1 180 1 con_SMA.sym
{
T 19000 49600 5 10 0 1 0 0 1
footprint=IPX
T 19000 49600 5 10 0 1 0 0 1
device=IPX
T 19200 49350 5 10 1 1 180 6 1
refdes=IPX4
}
N 19100 49600 19100 50400 4
N 19100 50000 18700 50000 4
N 18700 50000 18700 49900 4
N 19800 50600 19450 50600 4
C 19800 50700 1 180 1 resistor-2.sym
{
T 20200 50350 5 10 0 1 180 6 1
device=RESISTOR
T 19800 50700 5 10 0 1 0 0 1
footprint=0603
T 19900 50800 5 10 1 1 0 0 1
refdes=R8
T 20400 50800 5 10 1 1 0 0 1
value=0
}
C 19800 49500 1 180 1 resistor-2.sym
{
T 20200 49150 5 10 0 1 180 6 1
device=RESISTOR
T 19800 49500 5 10 0 1 0 0 1
footprint=0603
T 19900 49600 5 10 1 1 0 0 1
refdes=R9
T 20400 49600 5 10 1 1 0 0 1
value=0
}
N 21100 49400 20700 49400 4
N 20700 50600 21100 50600 4
C 18600 49600 1 0 0 agnd.sym
N 19800 49400 19450 49400 4
C 19800 48700 1 180 1 resistor-2.sym
{
T 20200 48350 5 10 0 1 180 6 1
device=RESISTOR
T 19800 48700 5 10 0 1 0 0 1
footprint=0603
T 19900 48800 5 10 1 1 0 0 1
refdes=R11
T 20400 48800 5 10 1 1 0 0 1
value=50
}
N 20700 48600 20900 48600 4
N 19800 48600 19500 48600 4
C 19200 48700 1 270 0 agnd.sym
N 20900 48600 20900 49400 4
N 37400 45700 37400 45800 4
N 38400 42500 38700 42500 4
N 39000 42900 38700 42900 4
N 39000 40500 38700 40500 4
N 38400 40100 38700 40100 4
C 38100 47400 1 180 0 resistor-2.sym
{
T 37700 47050 5 10 0 1 180 0 1
device=RESISTOR
T 38100 47400 5 10 0 1 90 0 1
footprint=0603
T 37300 47000 5 10 1 1 0 0 1
refdes=R24
T 38000 47000 5 10 1 1 180 2 1
value=DNI
}
C 37200 47800 1 180 1 resistor-2.sym
{
T 37600 47450 5 10 0 1 0 2 1
device=RESISTOR
T 37200 47800 5 10 0 1 270 6 1
footprint=0603
T 37300 48000 5 10 1 1 0 2 1
refdes=R23
T 38000 48000 5 10 1 1 0 8 1
value=0
}
N 37100 47300 37200 47300 4
N 38100 47300 39000 47300 4
N 38100 47700 38400 47700 4
N 38400 47700 38400 47300 4
N 36900 47700 37200 47700 4
C 49800 47700 1 0 1 input-1.sym
{
T 49800 48000 5 10 0 0 0 6 1
device=INPUT
T 49800 47700 5 10 0 0 0 6 1
net=DA01:1
T 50300 47700 5 10 1 1 0 6 1
value=DA01
}
C 49800 48500 1 0 1 input-1.sym
{
T 49800 48800 5 10 0 0 0 6 1
device=INPUT
T 49800 48500 5 10 0 0 0 6 1
net=DA05:1
T 50300 48500 5 10 1 1 0 6 1
value=DA05
}
C 49800 48100 1 0 1 input-1.sym
{
T 49800 48400 5 10 0 0 0 6 1
device=INPUT
T 49800 48100 5 10 0 0 0 6 1
net=DA03:1
T 50300 48100 5 10 1 1 0 6 1
value=DA03
}
C 49800 48900 1 0 1 input-1.sym
{
T 49800 49200 5 10 0 0 0 6 1
device=INPUT
T 49800 48900 5 10 0 0 0 6 1
net=DA07:1
T 50300 48900 5 10 1 1 0 6 1
value=DA07
}
C 46200 47900 1 180 1 input-1.sym
{
T 46200 47600 5 10 0 0 180 6 1
device=INPUT
T 46200 47900 5 10 0 0 180 6 1
net=DA00:1
T 45700 47900 5 10 1 1 180 6 1
value=DA00
}
C 46200 48700 1 180 1 input-1.sym
{
T 46200 48400 5 10 0 0 180 6 1
device=INPUT
T 46200 48700 5 10 0 0 180 6 1
net=DA04:1
T 45700 48700 5 10 1 1 180 6 1
value=DA04
}
C 46200 48300 1 180 1 input-1.sym
{
T 46200 48000 5 10 0 0 180 6 1
device=INPUT
T 46200 48300 5 10 0 0 180 6 1
net=DA02:1
T 45700 48300 5 10 1 1 180 6 1
value=DA02
}
C 46200 49100 1 180 1 input-1.sym
{
T 46200 48800 5 10 0 0 180 6 1
device=INPUT
T 46200 49100 5 10 0 0 180 6 1
net=DA06:1
T 45700 49100 5 10 1 1 180 6 1
value=DA06
}
