# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab_9_v6.srcs/sources_1/imports/Lab9/Sandaru_200729V/DigiLab09-20220710T072741Z-001/DigiLab09/8-way 4-bit multiplexer with 3-to-8 decoder/Decoders/Decoder_2_to_4.vhd" \
"../../../../Lab_9_v6.srcs/sources_1/imports/new/Decoder_3_to_8.vhd" \
"../../../../Lab_9_v6.srcs/sources_1/imports/new/Reg.vhd" \
"../../../../Lab_9_v6.srcs/sources_1/imports/new/RegisterBank.vhd" \
"../../../../Lab_9_v6.srcs/sim_1/new/Reg_Bank_TB.vhd" \

# Do not sort compile order
nosort
