Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Apr 25 09:18:32 2019
| Host         : DESKTOP-D4VK0AO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Basys3_Top_timing_summary_routed.rpt -pb Basys3_Top_timing_summary_routed.pb -rpx Basys3_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Basys3_Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: cpu/ex_mem/mem_m_addr_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/ex_mem/mem_m_addr_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/ex_mem/mem_m_addr_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/ex_mem/mem_m_addr_reg[5]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.120       -1.659                     16                 1290        0.041        0.000                      0                 1290        3.750        0.000                       0                   539  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.120       -1.659                     16                 1290        0.041        0.000                      0                 1290        3.750        0.000                       0                   539  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           16  Failing Endpoints,  Worst Slack       -0.120ns,  Total Violation       -1.659ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.120ns  (required time - arrival time)
  Source:                 cpu/id_ex/ex_opr1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/pc/pc_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.884ns  (logic 3.164ns (32.012%)  route 6.720ns (67.988%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.549     5.070    cpu/id_ex/clk_IBUF_BUFG
    SLICE_X46Y23         FDCE                                         r  cpu/id_ex/ex_opr1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDCE (Prop_fdce_C_Q)         0.518     5.588 r  cpu/id_ex/ex_opr1_reg[3]/Q
                         net (fo=127, routed)         1.199     6.787    cpu/id_ex/mem_alures_reg[30][3]
    SLICE_X45Y22         LUT5 (Prop_lut5_I1_O)        0.150     6.937 r  cpu/id_ex/mem_alures[8]_i_13/O
                         net (fo=4, routed)           0.891     7.828    cpu/id_ex/mem_alures[8]_i_13_n_1
    SLICE_X41Y23         LUT6 (Prop_lut6_I0_O)        0.332     8.160 r  cpu/id_ex/mem_alures[2]_i_8/O
                         net (fo=2, routed)           0.565     8.726    cpu/id_ex/mem_alures[2]_i_8_n_1
    SLICE_X41Y24         LUT5 (Prop_lut5_I4_O)        0.124     8.850 r  cpu/id_ex/mem_alures[2]_i_4/O
                         net (fo=1, routed)           0.575     9.425    cpu/id_ex/mem_alures[2]_i_4_n_1
    SLICE_X41Y24         LUT6 (Prop_lut6_I1_O)        0.124     9.549 r  cpu/id_ex/mem_alures[2]_i_2/O
                         net (fo=3, routed)           0.752    10.301    cpu/if_id/ex_aluop_reg[3]_31
    SLICE_X45Y24         LUT3 (Prop_lut3_I0_O)        0.149    10.450 r  cpu/if_id/ex_opr1[2]_i_2/O
                         net (fo=4, routed)           0.922    11.372    cpu/if_id/ex_opr1[2]_i_2_n_1
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.332    11.704 r  cpu/if_id/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    11.704    cpu/id/S[0]
    SLICE_X44Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.236 r  cpu/id/br_flag0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009    12.245    cpu/id/br_flag0_inferred__0/i__carry_n_1
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.359 r  cpu/id/br_flag0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.359    cpu/id/br_flag0_inferred__0/i__carry__0_n_1
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.587 r  cpu/id/br_flag0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.425    13.012    cpu/if_id/CO[0]
    SLICE_X44Y27         LUT6 (Prop_lut6_I3_O)        0.313    13.325 r  cpu/if_id/pc[31]_i_7/O
                         net (fo=1, routed)           0.515    13.840    cpu/if_id/pc[31]_i_7_n_1
    SLICE_X48Y27         LUT5 (Prop_lut5_I0_O)        0.124    13.964 f  cpu/if_id/pc[31]_i_3/O
                         net (fo=33, routed)          0.230    14.194    cpu/id_ex/id_inst_reg[30]
    SLICE_X48Y27         LUT2 (Prop_lut2_I1_O)        0.124    14.318 r  cpu/id_ex/pc[31]_i_1/O
                         net (fo=32, routed)          0.636    14.954    cpu/pc/E[0]
    SLICE_X50Y23         FDCE                                         r  cpu/pc/pc_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.437    14.778    cpu/pc/clk_IBUF_BUFG
    SLICE_X50Y23         FDCE                                         r  cpu/pc/pc_reg[16]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X50Y23         FDCE (Setup_fdce_C_CE)      -0.169    14.834    cpu/pc/pc_reg[16]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                         -14.954    
  -------------------------------------------------------------------
                         slack                                 -0.120    

Slack (VIOLATED) :        -0.120ns  (required time - arrival time)
  Source:                 cpu/id_ex/ex_opr1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/pc/pc_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.884ns  (logic 3.164ns (32.012%)  route 6.720ns (67.988%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.549     5.070    cpu/id_ex/clk_IBUF_BUFG
    SLICE_X46Y23         FDCE                                         r  cpu/id_ex/ex_opr1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDCE (Prop_fdce_C_Q)         0.518     5.588 r  cpu/id_ex/ex_opr1_reg[3]/Q
                         net (fo=127, routed)         1.199     6.787    cpu/id_ex/mem_alures_reg[30][3]
    SLICE_X45Y22         LUT5 (Prop_lut5_I1_O)        0.150     6.937 r  cpu/id_ex/mem_alures[8]_i_13/O
                         net (fo=4, routed)           0.891     7.828    cpu/id_ex/mem_alures[8]_i_13_n_1
    SLICE_X41Y23         LUT6 (Prop_lut6_I0_O)        0.332     8.160 r  cpu/id_ex/mem_alures[2]_i_8/O
                         net (fo=2, routed)           0.565     8.726    cpu/id_ex/mem_alures[2]_i_8_n_1
    SLICE_X41Y24         LUT5 (Prop_lut5_I4_O)        0.124     8.850 r  cpu/id_ex/mem_alures[2]_i_4/O
                         net (fo=1, routed)           0.575     9.425    cpu/id_ex/mem_alures[2]_i_4_n_1
    SLICE_X41Y24         LUT6 (Prop_lut6_I1_O)        0.124     9.549 r  cpu/id_ex/mem_alures[2]_i_2/O
                         net (fo=3, routed)           0.752    10.301    cpu/if_id/ex_aluop_reg[3]_31
    SLICE_X45Y24         LUT3 (Prop_lut3_I0_O)        0.149    10.450 r  cpu/if_id/ex_opr1[2]_i_2/O
                         net (fo=4, routed)           0.922    11.372    cpu/if_id/ex_opr1[2]_i_2_n_1
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.332    11.704 r  cpu/if_id/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    11.704    cpu/id/S[0]
    SLICE_X44Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.236 r  cpu/id/br_flag0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009    12.245    cpu/id/br_flag0_inferred__0/i__carry_n_1
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.359 r  cpu/id/br_flag0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.359    cpu/id/br_flag0_inferred__0/i__carry__0_n_1
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.587 r  cpu/id/br_flag0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.425    13.012    cpu/if_id/CO[0]
    SLICE_X44Y27         LUT6 (Prop_lut6_I3_O)        0.313    13.325 r  cpu/if_id/pc[31]_i_7/O
                         net (fo=1, routed)           0.515    13.840    cpu/if_id/pc[31]_i_7_n_1
    SLICE_X48Y27         LUT5 (Prop_lut5_I0_O)        0.124    13.964 f  cpu/if_id/pc[31]_i_3/O
                         net (fo=33, routed)          0.230    14.194    cpu/id_ex/id_inst_reg[30]
    SLICE_X48Y27         LUT2 (Prop_lut2_I1_O)        0.124    14.318 r  cpu/id_ex/pc[31]_i_1/O
                         net (fo=32, routed)          0.636    14.954    cpu/pc/E[0]
    SLICE_X50Y23         FDCE                                         r  cpu/pc/pc_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.437    14.778    cpu/pc/clk_IBUF_BUFG
    SLICE_X50Y23         FDCE                                         r  cpu/pc/pc_reg[27]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X50Y23         FDCE (Setup_fdce_C_CE)      -0.169    14.834    cpu/pc/pc_reg[27]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                         -14.954    
  -------------------------------------------------------------------
                         slack                                 -0.120    

Slack (VIOLATED) :        -0.112ns  (required time - arrival time)
  Source:                 cpu/id_ex/ex_opr1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/pc/pc_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.838ns  (logic 3.164ns (32.163%)  route 6.674ns (67.837%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.549     5.070    cpu/id_ex/clk_IBUF_BUFG
    SLICE_X46Y23         FDCE                                         r  cpu/id_ex/ex_opr1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDCE (Prop_fdce_C_Q)         0.518     5.588 r  cpu/id_ex/ex_opr1_reg[3]/Q
                         net (fo=127, routed)         1.199     6.787    cpu/id_ex/mem_alures_reg[30][3]
    SLICE_X45Y22         LUT5 (Prop_lut5_I1_O)        0.150     6.937 r  cpu/id_ex/mem_alures[8]_i_13/O
                         net (fo=4, routed)           0.891     7.828    cpu/id_ex/mem_alures[8]_i_13_n_1
    SLICE_X41Y23         LUT6 (Prop_lut6_I0_O)        0.332     8.160 r  cpu/id_ex/mem_alures[2]_i_8/O
                         net (fo=2, routed)           0.565     8.726    cpu/id_ex/mem_alures[2]_i_8_n_1
    SLICE_X41Y24         LUT5 (Prop_lut5_I4_O)        0.124     8.850 r  cpu/id_ex/mem_alures[2]_i_4/O
                         net (fo=1, routed)           0.575     9.425    cpu/id_ex/mem_alures[2]_i_4_n_1
    SLICE_X41Y24         LUT6 (Prop_lut6_I1_O)        0.124     9.549 r  cpu/id_ex/mem_alures[2]_i_2/O
                         net (fo=3, routed)           0.752    10.301    cpu/if_id/ex_aluop_reg[3]_31
    SLICE_X45Y24         LUT3 (Prop_lut3_I0_O)        0.149    10.450 r  cpu/if_id/ex_opr1[2]_i_2/O
                         net (fo=4, routed)           0.922    11.372    cpu/if_id/ex_opr1[2]_i_2_n_1
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.332    11.704 r  cpu/if_id/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    11.704    cpu/id/S[0]
    SLICE_X44Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.236 r  cpu/id/br_flag0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009    12.245    cpu/id/br_flag0_inferred__0/i__carry_n_1
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.359 r  cpu/id/br_flag0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.359    cpu/id/br_flag0_inferred__0/i__carry__0_n_1
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.587 r  cpu/id/br_flag0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.425    13.012    cpu/if_id/CO[0]
    SLICE_X44Y27         LUT6 (Prop_lut6_I3_O)        0.313    13.325 r  cpu/if_id/pc[31]_i_7/O
                         net (fo=1, routed)           0.515    13.840    cpu/if_id/pc[31]_i_7_n_1
    SLICE_X48Y27         LUT5 (Prop_lut5_I0_O)        0.124    13.964 f  cpu/if_id/pc[31]_i_3/O
                         net (fo=33, routed)          0.230    14.194    cpu/id_ex/id_inst_reg[30]
    SLICE_X48Y27         LUT2 (Prop_lut2_I1_O)        0.124    14.318 r  cpu/id_ex/pc[31]_i_1/O
                         net (fo=32, routed)          0.590    14.908    cpu/pc/E[0]
    SLICE_X51Y25         FDCE                                         r  cpu/pc/pc_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.435    14.776    cpu/pc/clk_IBUF_BUFG
    SLICE_X51Y25         FDCE                                         r  cpu/pc/pc_reg[12]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X51Y25         FDCE (Setup_fdce_C_CE)      -0.205    14.796    cpu/pc/pc_reg[12]
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                         -14.908    
  -------------------------------------------------------------------
                         slack                                 -0.112    

Slack (VIOLATED) :        -0.112ns  (required time - arrival time)
  Source:                 cpu/id_ex/ex_opr1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/pc/pc_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.838ns  (logic 3.164ns (32.163%)  route 6.674ns (67.837%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.549     5.070    cpu/id_ex/clk_IBUF_BUFG
    SLICE_X46Y23         FDCE                                         r  cpu/id_ex/ex_opr1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDCE (Prop_fdce_C_Q)         0.518     5.588 r  cpu/id_ex/ex_opr1_reg[3]/Q
                         net (fo=127, routed)         1.199     6.787    cpu/id_ex/mem_alures_reg[30][3]
    SLICE_X45Y22         LUT5 (Prop_lut5_I1_O)        0.150     6.937 r  cpu/id_ex/mem_alures[8]_i_13/O
                         net (fo=4, routed)           0.891     7.828    cpu/id_ex/mem_alures[8]_i_13_n_1
    SLICE_X41Y23         LUT6 (Prop_lut6_I0_O)        0.332     8.160 r  cpu/id_ex/mem_alures[2]_i_8/O
                         net (fo=2, routed)           0.565     8.726    cpu/id_ex/mem_alures[2]_i_8_n_1
    SLICE_X41Y24         LUT5 (Prop_lut5_I4_O)        0.124     8.850 r  cpu/id_ex/mem_alures[2]_i_4/O
                         net (fo=1, routed)           0.575     9.425    cpu/id_ex/mem_alures[2]_i_4_n_1
    SLICE_X41Y24         LUT6 (Prop_lut6_I1_O)        0.124     9.549 r  cpu/id_ex/mem_alures[2]_i_2/O
                         net (fo=3, routed)           0.752    10.301    cpu/if_id/ex_aluop_reg[3]_31
    SLICE_X45Y24         LUT3 (Prop_lut3_I0_O)        0.149    10.450 r  cpu/if_id/ex_opr1[2]_i_2/O
                         net (fo=4, routed)           0.922    11.372    cpu/if_id/ex_opr1[2]_i_2_n_1
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.332    11.704 r  cpu/if_id/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    11.704    cpu/id/S[0]
    SLICE_X44Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.236 r  cpu/id/br_flag0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009    12.245    cpu/id/br_flag0_inferred__0/i__carry_n_1
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.359 r  cpu/id/br_flag0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.359    cpu/id/br_flag0_inferred__0/i__carry__0_n_1
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.587 r  cpu/id/br_flag0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.425    13.012    cpu/if_id/CO[0]
    SLICE_X44Y27         LUT6 (Prop_lut6_I3_O)        0.313    13.325 r  cpu/if_id/pc[31]_i_7/O
                         net (fo=1, routed)           0.515    13.840    cpu/if_id/pc[31]_i_7_n_1
    SLICE_X48Y27         LUT5 (Prop_lut5_I0_O)        0.124    13.964 f  cpu/if_id/pc[31]_i_3/O
                         net (fo=33, routed)          0.230    14.194    cpu/id_ex/id_inst_reg[30]
    SLICE_X48Y27         LUT2 (Prop_lut2_I1_O)        0.124    14.318 r  cpu/id_ex/pc[31]_i_1/O
                         net (fo=32, routed)          0.590    14.908    cpu/pc/E[0]
    SLICE_X51Y25         FDCE                                         r  cpu/pc/pc_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.435    14.776    cpu/pc/clk_IBUF_BUFG
    SLICE_X51Y25         FDCE                                         r  cpu/pc/pc_reg[14]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X51Y25         FDCE (Setup_fdce_C_CE)      -0.205    14.796    cpu/pc/pc_reg[14]
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                         -14.908    
  -------------------------------------------------------------------
                         slack                                 -0.112    

Slack (VIOLATED) :        -0.112ns  (required time - arrival time)
  Source:                 cpu/id_ex/ex_opr1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/pc/pc_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.838ns  (logic 3.164ns (32.163%)  route 6.674ns (67.837%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.549     5.070    cpu/id_ex/clk_IBUF_BUFG
    SLICE_X46Y23         FDCE                                         r  cpu/id_ex/ex_opr1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDCE (Prop_fdce_C_Q)         0.518     5.588 r  cpu/id_ex/ex_opr1_reg[3]/Q
                         net (fo=127, routed)         1.199     6.787    cpu/id_ex/mem_alures_reg[30][3]
    SLICE_X45Y22         LUT5 (Prop_lut5_I1_O)        0.150     6.937 r  cpu/id_ex/mem_alures[8]_i_13/O
                         net (fo=4, routed)           0.891     7.828    cpu/id_ex/mem_alures[8]_i_13_n_1
    SLICE_X41Y23         LUT6 (Prop_lut6_I0_O)        0.332     8.160 r  cpu/id_ex/mem_alures[2]_i_8/O
                         net (fo=2, routed)           0.565     8.726    cpu/id_ex/mem_alures[2]_i_8_n_1
    SLICE_X41Y24         LUT5 (Prop_lut5_I4_O)        0.124     8.850 r  cpu/id_ex/mem_alures[2]_i_4/O
                         net (fo=1, routed)           0.575     9.425    cpu/id_ex/mem_alures[2]_i_4_n_1
    SLICE_X41Y24         LUT6 (Prop_lut6_I1_O)        0.124     9.549 r  cpu/id_ex/mem_alures[2]_i_2/O
                         net (fo=3, routed)           0.752    10.301    cpu/if_id/ex_aluop_reg[3]_31
    SLICE_X45Y24         LUT3 (Prop_lut3_I0_O)        0.149    10.450 r  cpu/if_id/ex_opr1[2]_i_2/O
                         net (fo=4, routed)           0.922    11.372    cpu/if_id/ex_opr1[2]_i_2_n_1
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.332    11.704 r  cpu/if_id/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    11.704    cpu/id/S[0]
    SLICE_X44Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.236 r  cpu/id/br_flag0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009    12.245    cpu/id/br_flag0_inferred__0/i__carry_n_1
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.359 r  cpu/id/br_flag0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.359    cpu/id/br_flag0_inferred__0/i__carry__0_n_1
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.587 r  cpu/id/br_flag0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.425    13.012    cpu/if_id/CO[0]
    SLICE_X44Y27         LUT6 (Prop_lut6_I3_O)        0.313    13.325 r  cpu/if_id/pc[31]_i_7/O
                         net (fo=1, routed)           0.515    13.840    cpu/if_id/pc[31]_i_7_n_1
    SLICE_X48Y27         LUT5 (Prop_lut5_I0_O)        0.124    13.964 f  cpu/if_id/pc[31]_i_3/O
                         net (fo=33, routed)          0.230    14.194    cpu/id_ex/id_inst_reg[30]
    SLICE_X48Y27         LUT2 (Prop_lut2_I1_O)        0.124    14.318 r  cpu/id_ex/pc[31]_i_1/O
                         net (fo=32, routed)          0.590    14.908    cpu/pc/E[0]
    SLICE_X51Y25         FDCE                                         r  cpu/pc/pc_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.435    14.776    cpu/pc/clk_IBUF_BUFG
    SLICE_X51Y25         FDCE                                         r  cpu/pc/pc_reg[18]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X51Y25         FDCE (Setup_fdce_C_CE)      -0.205    14.796    cpu/pc/pc_reg[18]
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                         -14.908    
  -------------------------------------------------------------------
                         slack                                 -0.112    

Slack (VIOLATED) :        -0.112ns  (required time - arrival time)
  Source:                 cpu/id_ex/ex_opr1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/pc/pc_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.838ns  (logic 3.164ns (32.163%)  route 6.674ns (67.837%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.549     5.070    cpu/id_ex/clk_IBUF_BUFG
    SLICE_X46Y23         FDCE                                         r  cpu/id_ex/ex_opr1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDCE (Prop_fdce_C_Q)         0.518     5.588 r  cpu/id_ex/ex_opr1_reg[3]/Q
                         net (fo=127, routed)         1.199     6.787    cpu/id_ex/mem_alures_reg[30][3]
    SLICE_X45Y22         LUT5 (Prop_lut5_I1_O)        0.150     6.937 r  cpu/id_ex/mem_alures[8]_i_13/O
                         net (fo=4, routed)           0.891     7.828    cpu/id_ex/mem_alures[8]_i_13_n_1
    SLICE_X41Y23         LUT6 (Prop_lut6_I0_O)        0.332     8.160 r  cpu/id_ex/mem_alures[2]_i_8/O
                         net (fo=2, routed)           0.565     8.726    cpu/id_ex/mem_alures[2]_i_8_n_1
    SLICE_X41Y24         LUT5 (Prop_lut5_I4_O)        0.124     8.850 r  cpu/id_ex/mem_alures[2]_i_4/O
                         net (fo=1, routed)           0.575     9.425    cpu/id_ex/mem_alures[2]_i_4_n_1
    SLICE_X41Y24         LUT6 (Prop_lut6_I1_O)        0.124     9.549 r  cpu/id_ex/mem_alures[2]_i_2/O
                         net (fo=3, routed)           0.752    10.301    cpu/if_id/ex_aluop_reg[3]_31
    SLICE_X45Y24         LUT3 (Prop_lut3_I0_O)        0.149    10.450 r  cpu/if_id/ex_opr1[2]_i_2/O
                         net (fo=4, routed)           0.922    11.372    cpu/if_id/ex_opr1[2]_i_2_n_1
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.332    11.704 r  cpu/if_id/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    11.704    cpu/id/S[0]
    SLICE_X44Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.236 r  cpu/id/br_flag0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009    12.245    cpu/id/br_flag0_inferred__0/i__carry_n_1
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.359 r  cpu/id/br_flag0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.359    cpu/id/br_flag0_inferred__0/i__carry__0_n_1
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.587 r  cpu/id/br_flag0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.425    13.012    cpu/if_id/CO[0]
    SLICE_X44Y27         LUT6 (Prop_lut6_I3_O)        0.313    13.325 r  cpu/if_id/pc[31]_i_7/O
                         net (fo=1, routed)           0.515    13.840    cpu/if_id/pc[31]_i_7_n_1
    SLICE_X48Y27         LUT5 (Prop_lut5_I0_O)        0.124    13.964 f  cpu/if_id/pc[31]_i_3/O
                         net (fo=33, routed)          0.230    14.194    cpu/id_ex/id_inst_reg[30]
    SLICE_X48Y27         LUT2 (Prop_lut2_I1_O)        0.124    14.318 r  cpu/id_ex/pc[31]_i_1/O
                         net (fo=32, routed)          0.590    14.908    cpu/pc/E[0]
    SLICE_X51Y25         FDCE                                         r  cpu/pc/pc_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.435    14.776    cpu/pc/clk_IBUF_BUFG
    SLICE_X51Y25         FDCE                                         r  cpu/pc/pc_reg[25]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X51Y25         FDCE (Setup_fdce_C_CE)      -0.205    14.796    cpu/pc/pc_reg[25]
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                         -14.908    
  -------------------------------------------------------------------
                         slack                                 -0.112    

Slack (VIOLATED) :        -0.112ns  (required time - arrival time)
  Source:                 cpu/id_ex/ex_opr1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/pc/pc_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.836ns  (logic 3.164ns (32.166%)  route 6.672ns (67.834%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.549     5.070    cpu/id_ex/clk_IBUF_BUFG
    SLICE_X46Y23         FDCE                                         r  cpu/id_ex/ex_opr1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDCE (Prop_fdce_C_Q)         0.518     5.588 r  cpu/id_ex/ex_opr1_reg[3]/Q
                         net (fo=127, routed)         1.199     6.787    cpu/id_ex/mem_alures_reg[30][3]
    SLICE_X45Y22         LUT5 (Prop_lut5_I1_O)        0.150     6.937 r  cpu/id_ex/mem_alures[8]_i_13/O
                         net (fo=4, routed)           0.891     7.828    cpu/id_ex/mem_alures[8]_i_13_n_1
    SLICE_X41Y23         LUT6 (Prop_lut6_I0_O)        0.332     8.160 r  cpu/id_ex/mem_alures[2]_i_8/O
                         net (fo=2, routed)           0.565     8.726    cpu/id_ex/mem_alures[2]_i_8_n_1
    SLICE_X41Y24         LUT5 (Prop_lut5_I4_O)        0.124     8.850 r  cpu/id_ex/mem_alures[2]_i_4/O
                         net (fo=1, routed)           0.575     9.425    cpu/id_ex/mem_alures[2]_i_4_n_1
    SLICE_X41Y24         LUT6 (Prop_lut6_I1_O)        0.124     9.549 r  cpu/id_ex/mem_alures[2]_i_2/O
                         net (fo=3, routed)           0.752    10.301    cpu/if_id/ex_aluop_reg[3]_31
    SLICE_X45Y24         LUT3 (Prop_lut3_I0_O)        0.149    10.450 r  cpu/if_id/ex_opr1[2]_i_2/O
                         net (fo=4, routed)           0.922    11.372    cpu/if_id/ex_opr1[2]_i_2_n_1
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.332    11.704 r  cpu/if_id/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    11.704    cpu/id/S[0]
    SLICE_X44Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.236 r  cpu/id/br_flag0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009    12.245    cpu/id/br_flag0_inferred__0/i__carry_n_1
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.359 r  cpu/id/br_flag0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.359    cpu/id/br_flag0_inferred__0/i__carry__0_n_1
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.587 r  cpu/id/br_flag0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.425    13.012    cpu/if_id/CO[0]
    SLICE_X44Y27         LUT6 (Prop_lut6_I3_O)        0.313    13.325 r  cpu/if_id/pc[31]_i_7/O
                         net (fo=1, routed)           0.515    13.840    cpu/if_id/pc[31]_i_7_n_1
    SLICE_X48Y27         LUT5 (Prop_lut5_I0_O)        0.124    13.964 f  cpu/if_id/pc[31]_i_3/O
                         net (fo=33, routed)          0.230    14.194    cpu/id_ex/id_inst_reg[30]
    SLICE_X48Y27         LUT2 (Prop_lut2_I1_O)        0.124    14.318 r  cpu/id_ex/pc[31]_i_1/O
                         net (fo=32, routed)          0.589    14.907    cpu/pc/E[0]
    SLICE_X48Y24         FDCE                                         r  cpu/pc/pc_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.434    14.775    cpu/pc/clk_IBUF_BUFG
    SLICE_X48Y24         FDCE                                         r  cpu/pc/pc_reg[20]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X48Y24         FDCE (Setup_fdce_C_CE)      -0.205    14.795    cpu/pc/pc_reg[20]
  -------------------------------------------------------------------
                         required time                         14.795    
                         arrival time                         -14.907    
  -------------------------------------------------------------------
                         slack                                 -0.112    

Slack (VIOLATED) :        -0.112ns  (required time - arrival time)
  Source:                 cpu/id_ex/ex_opr1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/pc/pc_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.836ns  (logic 3.164ns (32.166%)  route 6.672ns (67.834%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.549     5.070    cpu/id_ex/clk_IBUF_BUFG
    SLICE_X46Y23         FDCE                                         r  cpu/id_ex/ex_opr1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDCE (Prop_fdce_C_Q)         0.518     5.588 r  cpu/id_ex/ex_opr1_reg[3]/Q
                         net (fo=127, routed)         1.199     6.787    cpu/id_ex/mem_alures_reg[30][3]
    SLICE_X45Y22         LUT5 (Prop_lut5_I1_O)        0.150     6.937 r  cpu/id_ex/mem_alures[8]_i_13/O
                         net (fo=4, routed)           0.891     7.828    cpu/id_ex/mem_alures[8]_i_13_n_1
    SLICE_X41Y23         LUT6 (Prop_lut6_I0_O)        0.332     8.160 r  cpu/id_ex/mem_alures[2]_i_8/O
                         net (fo=2, routed)           0.565     8.726    cpu/id_ex/mem_alures[2]_i_8_n_1
    SLICE_X41Y24         LUT5 (Prop_lut5_I4_O)        0.124     8.850 r  cpu/id_ex/mem_alures[2]_i_4/O
                         net (fo=1, routed)           0.575     9.425    cpu/id_ex/mem_alures[2]_i_4_n_1
    SLICE_X41Y24         LUT6 (Prop_lut6_I1_O)        0.124     9.549 r  cpu/id_ex/mem_alures[2]_i_2/O
                         net (fo=3, routed)           0.752    10.301    cpu/if_id/ex_aluop_reg[3]_31
    SLICE_X45Y24         LUT3 (Prop_lut3_I0_O)        0.149    10.450 r  cpu/if_id/ex_opr1[2]_i_2/O
                         net (fo=4, routed)           0.922    11.372    cpu/if_id/ex_opr1[2]_i_2_n_1
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.332    11.704 r  cpu/if_id/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    11.704    cpu/id/S[0]
    SLICE_X44Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.236 r  cpu/id/br_flag0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009    12.245    cpu/id/br_flag0_inferred__0/i__carry_n_1
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.359 r  cpu/id/br_flag0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.359    cpu/id/br_flag0_inferred__0/i__carry__0_n_1
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.587 r  cpu/id/br_flag0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.425    13.012    cpu/if_id/CO[0]
    SLICE_X44Y27         LUT6 (Prop_lut6_I3_O)        0.313    13.325 r  cpu/if_id/pc[31]_i_7/O
                         net (fo=1, routed)           0.515    13.840    cpu/if_id/pc[31]_i_7_n_1
    SLICE_X48Y27         LUT5 (Prop_lut5_I0_O)        0.124    13.964 f  cpu/if_id/pc[31]_i_3/O
                         net (fo=33, routed)          0.230    14.194    cpu/id_ex/id_inst_reg[30]
    SLICE_X48Y27         LUT2 (Prop_lut2_I1_O)        0.124    14.318 r  cpu/id_ex/pc[31]_i_1/O
                         net (fo=32, routed)          0.589    14.907    cpu/pc/E[0]
    SLICE_X48Y24         FDCE                                         r  cpu/pc/pc_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.434    14.775    cpu/pc/clk_IBUF_BUFG
    SLICE_X48Y24         FDCE                                         r  cpu/pc/pc_reg[22]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X48Y24         FDCE (Setup_fdce_C_CE)      -0.205    14.795    cpu/pc/pc_reg[22]
  -------------------------------------------------------------------
                         required time                         14.795    
                         arrival time                         -14.907    
  -------------------------------------------------------------------
                         slack                                 -0.112    

Slack (VIOLATED) :        -0.112ns  (required time - arrival time)
  Source:                 cpu/id_ex/ex_opr1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/pc/pc_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.836ns  (logic 3.164ns (32.166%)  route 6.672ns (67.834%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.549     5.070    cpu/id_ex/clk_IBUF_BUFG
    SLICE_X46Y23         FDCE                                         r  cpu/id_ex/ex_opr1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDCE (Prop_fdce_C_Q)         0.518     5.588 r  cpu/id_ex/ex_opr1_reg[3]/Q
                         net (fo=127, routed)         1.199     6.787    cpu/id_ex/mem_alures_reg[30][3]
    SLICE_X45Y22         LUT5 (Prop_lut5_I1_O)        0.150     6.937 r  cpu/id_ex/mem_alures[8]_i_13/O
                         net (fo=4, routed)           0.891     7.828    cpu/id_ex/mem_alures[8]_i_13_n_1
    SLICE_X41Y23         LUT6 (Prop_lut6_I0_O)        0.332     8.160 r  cpu/id_ex/mem_alures[2]_i_8/O
                         net (fo=2, routed)           0.565     8.726    cpu/id_ex/mem_alures[2]_i_8_n_1
    SLICE_X41Y24         LUT5 (Prop_lut5_I4_O)        0.124     8.850 r  cpu/id_ex/mem_alures[2]_i_4/O
                         net (fo=1, routed)           0.575     9.425    cpu/id_ex/mem_alures[2]_i_4_n_1
    SLICE_X41Y24         LUT6 (Prop_lut6_I1_O)        0.124     9.549 r  cpu/id_ex/mem_alures[2]_i_2/O
                         net (fo=3, routed)           0.752    10.301    cpu/if_id/ex_aluop_reg[3]_31
    SLICE_X45Y24         LUT3 (Prop_lut3_I0_O)        0.149    10.450 r  cpu/if_id/ex_opr1[2]_i_2/O
                         net (fo=4, routed)           0.922    11.372    cpu/if_id/ex_opr1[2]_i_2_n_1
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.332    11.704 r  cpu/if_id/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    11.704    cpu/id/S[0]
    SLICE_X44Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.236 r  cpu/id/br_flag0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009    12.245    cpu/id/br_flag0_inferred__0/i__carry_n_1
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.359 r  cpu/id/br_flag0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.359    cpu/id/br_flag0_inferred__0/i__carry__0_n_1
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.587 r  cpu/id/br_flag0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.425    13.012    cpu/if_id/CO[0]
    SLICE_X44Y27         LUT6 (Prop_lut6_I3_O)        0.313    13.325 r  cpu/if_id/pc[31]_i_7/O
                         net (fo=1, routed)           0.515    13.840    cpu/if_id/pc[31]_i_7_n_1
    SLICE_X48Y27         LUT5 (Prop_lut5_I0_O)        0.124    13.964 f  cpu/if_id/pc[31]_i_3/O
                         net (fo=33, routed)          0.230    14.194    cpu/id_ex/id_inst_reg[30]
    SLICE_X48Y27         LUT2 (Prop_lut2_I1_O)        0.124    14.318 r  cpu/id_ex/pc[31]_i_1/O
                         net (fo=32, routed)          0.589    14.907    cpu/pc/E[0]
    SLICE_X48Y24         FDCE                                         r  cpu/pc/pc_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.434    14.775    cpu/pc/clk_IBUF_BUFG
    SLICE_X48Y24         FDCE                                         r  cpu/pc/pc_reg[2]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X48Y24         FDCE (Setup_fdce_C_CE)      -0.205    14.795    cpu/pc/pc_reg[2]
  -------------------------------------------------------------------
                         required time                         14.795    
                         arrival time                         -14.907    
  -------------------------------------------------------------------
                         slack                                 -0.112    

Slack (VIOLATED) :        -0.112ns  (required time - arrival time)
  Source:                 cpu/id_ex/ex_opr1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/pc/pc_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.836ns  (logic 3.164ns (32.166%)  route 6.672ns (67.834%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.549     5.070    cpu/id_ex/clk_IBUF_BUFG
    SLICE_X46Y23         FDCE                                         r  cpu/id_ex/ex_opr1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDCE (Prop_fdce_C_Q)         0.518     5.588 r  cpu/id_ex/ex_opr1_reg[3]/Q
                         net (fo=127, routed)         1.199     6.787    cpu/id_ex/mem_alures_reg[30][3]
    SLICE_X45Y22         LUT5 (Prop_lut5_I1_O)        0.150     6.937 r  cpu/id_ex/mem_alures[8]_i_13/O
                         net (fo=4, routed)           0.891     7.828    cpu/id_ex/mem_alures[8]_i_13_n_1
    SLICE_X41Y23         LUT6 (Prop_lut6_I0_O)        0.332     8.160 r  cpu/id_ex/mem_alures[2]_i_8/O
                         net (fo=2, routed)           0.565     8.726    cpu/id_ex/mem_alures[2]_i_8_n_1
    SLICE_X41Y24         LUT5 (Prop_lut5_I4_O)        0.124     8.850 r  cpu/id_ex/mem_alures[2]_i_4/O
                         net (fo=1, routed)           0.575     9.425    cpu/id_ex/mem_alures[2]_i_4_n_1
    SLICE_X41Y24         LUT6 (Prop_lut6_I1_O)        0.124     9.549 r  cpu/id_ex/mem_alures[2]_i_2/O
                         net (fo=3, routed)           0.752    10.301    cpu/if_id/ex_aluop_reg[3]_31
    SLICE_X45Y24         LUT3 (Prop_lut3_I0_O)        0.149    10.450 r  cpu/if_id/ex_opr1[2]_i_2/O
                         net (fo=4, routed)           0.922    11.372    cpu/if_id/ex_opr1[2]_i_2_n_1
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.332    11.704 r  cpu/if_id/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    11.704    cpu/id/S[0]
    SLICE_X44Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.236 r  cpu/id/br_flag0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009    12.245    cpu/id/br_flag0_inferred__0/i__carry_n_1
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.359 r  cpu/id/br_flag0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.359    cpu/id/br_flag0_inferred__0/i__carry__0_n_1
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.587 r  cpu/id/br_flag0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.425    13.012    cpu/if_id/CO[0]
    SLICE_X44Y27         LUT6 (Prop_lut6_I3_O)        0.313    13.325 r  cpu/if_id/pc[31]_i_7/O
                         net (fo=1, routed)           0.515    13.840    cpu/if_id/pc[31]_i_7_n_1
    SLICE_X48Y27         LUT5 (Prop_lut5_I0_O)        0.124    13.964 f  cpu/if_id/pc[31]_i_3/O
                         net (fo=33, routed)          0.230    14.194    cpu/id_ex/id_inst_reg[30]
    SLICE_X48Y27         LUT2 (Prop_lut2_I1_O)        0.124    14.318 r  cpu/id_ex/pc[31]_i_1/O
                         net (fo=32, routed)          0.589    14.907    cpu/pc/E[0]
    SLICE_X48Y24         FDCE                                         r  cpu/pc/pc_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.434    14.775    cpu/pc/clk_IBUF_BUFG
    SLICE_X48Y24         FDCE                                         r  cpu/pc/pc_reg[9]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X48Y24         FDCE (Setup_fdce_C_CE)      -0.205    14.795    cpu/pc/pc_reg[9]
  -------------------------------------------------------------------
                         required time                         14.795    
                         arrival time                         -14.907    
  -------------------------------------------------------------------
                         slack                                 -0.112    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 cpu/ex_mem/mem_m_dout_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/timer_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.274ns (62.798%)  route 0.162ns (37.202%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.554     1.437    cpu/ex_mem/clk_IBUF_BUFG
    SLICE_X38Y20         FDCE                                         r  cpu/ex_mem/mem_m_dout_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDCE (Prop_fdce_C_Q)         0.164     1.601 r  cpu/ex_mem/mem_m_dout_reg[30]/Q
                         net (fo=1, routed)           0.162     1.763    cpu/ex_mem/data_dout[30]
    SLICE_X34Y20         LUT5 (Prop_lut5_I2_O)        0.045     1.808 r  cpu/ex_mem/timer[28]_i_3/O
                         net (fo=1, routed)           0.000     1.808    cpu/ex_mem/timer[28]_i_3_n_1
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.873 r  cpu/ex_mem/timer_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.873    ram/timer_reg[31]_0[2]
    SLICE_X34Y20         FDCE                                         r  ram/timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.820     1.947    ram/CLK
    SLICE_X34Y20         FDCE                                         r  ram/timer_reg[30]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X34Y20         FDCE (Hold_fdce_C_D)         0.134     1.832    ram/timer_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 cpu/ex_mem/mem_alures_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mem_wb/wb_alures_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.930%)  route 0.231ns (62.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.553     1.436    cpu/ex_mem/clk_IBUF_BUFG
    SLICE_X37Y21         FDCE                                         r  cpu/ex_mem/mem_alures_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  cpu/ex_mem/mem_alures_reg[16]/Q
                         net (fo=3, routed)           0.231     1.808    cpu/mem_wb/mem_alures[16]
    SLICE_X33Y22         FDCE                                         r  cpu/mem_wb/wb_alures_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.819     1.946    cpu/mem_wb/clk_IBUF_BUFG
    SLICE_X33Y22         FDCE                                         r  cpu/mem_wb/wb_alures_reg[16]/C
                         clock pessimism             -0.249     1.697    
    SLICE_X33Y22         FDCE (Hold_fdce_C_D)         0.066     1.763    cpu/mem_wb/wb_alures_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 cpu/ex_mem/mem_alures_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mem_wb/wb_alures_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.182%)  route 0.249ns (63.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.554     1.437    cpu/ex_mem/clk_IBUF_BUFG
    SLICE_X39Y20         FDCE                                         r  cpu/ex_mem/mem_alures_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  cpu/ex_mem/mem_alures_reg[12]/Q
                         net (fo=3, routed)           0.249     1.827    cpu/mem_wb/mem_alures[12]
    SLICE_X33Y20         FDCE                                         r  cpu/mem_wb/wb_alures_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.821     1.948    cpu/mem_wb/clk_IBUF_BUFG
    SLICE_X33Y20         FDCE                                         r  cpu/mem_wb/wb_alures_reg[12]/C
                         clock pessimism             -0.249     1.699    
    SLICE_X33Y20         FDCE (Hold_fdce_C_D)         0.070     1.769    cpu/mem_wb/wb_alures_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 cpu/ex_mem/mem_alures_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mem_wb/wb_alures_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.112%)  route 0.249ns (63.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.553     1.436    cpu/ex_mem/clk_IBUF_BUFG
    SLICE_X37Y28         FDCE                                         r  cpu/ex_mem/mem_alures_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  cpu/ex_mem/mem_alures_reg[22]/Q
                         net (fo=4, routed)           0.249     1.827    cpu/mem_wb/mem_alures[22]
    SLICE_X33Y26         FDCE                                         r  cpu/mem_wb/wb_alures_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.817     1.944    cpu/mem_wb/clk_IBUF_BUFG
    SLICE_X33Y26         FDCE                                         r  cpu/mem_wb/wb_alures_reg[22]/C
                         clock pessimism             -0.249     1.695    
    SLICE_X33Y26         FDCE (Hold_fdce_C_D)         0.066     1.761    cpu/mem_wb/wb_alures_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 cpu/ex_mem/mem_m_dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/led_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.508%)  route 0.268ns (65.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.557     1.440    cpu/ex_mem/clk_IBUF_BUFG
    SLICE_X39Y17         FDCE                                         r  cpu/ex_mem/mem_m_dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  cpu/ex_mem/mem_m_dout_reg[0]/Q
                         net (fo=4, routed)           0.268     1.849    ram/D[0]
    SLICE_X32Y15         FDCE                                         r  ram/led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.826     1.953    ram/CLK
    SLICE_X32Y15         FDCE                                         r  ram/led_reg[0]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X32Y15         FDCE (Hold_fdce_C_D)         0.070     1.774    ram/led_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 cpu/ex_mem/mem_m_dout_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/timer_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.310ns (65.633%)  route 0.162ns (34.367%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.554     1.437    cpu/ex_mem/clk_IBUF_BUFG
    SLICE_X38Y20         FDCE                                         r  cpu/ex_mem/mem_m_dout_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDCE (Prop_fdce_C_Q)         0.164     1.601 r  cpu/ex_mem/mem_m_dout_reg[30]/Q
                         net (fo=1, routed)           0.162     1.763    cpu/ex_mem/data_dout[30]
    SLICE_X34Y20         LUT5 (Prop_lut5_I2_O)        0.045     1.808 r  cpu/ex_mem/timer[28]_i_3/O
                         net (fo=1, routed)           0.000     1.808    cpu/ex_mem/timer[28]_i_3_n_1
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     1.909 r  cpu/ex_mem/timer_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.909    ram/timer_reg[31]_0[3]
    SLICE_X34Y20         FDCE                                         r  ram/timer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.820     1.947    ram/CLK
    SLICE_X34Y20         FDCE                                         r  ram/timer_reg[31]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X34Y20         FDCE (Hold_fdce_C_D)         0.134     1.832    ram/timer_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 cpu/ex_mem/mem_alures_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mem_wb/wb_alures_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.547%)  route 0.267ns (65.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.554     1.437    cpu/ex_mem/clk_IBUF_BUFG
    SLICE_X39Y29         FDCE                                         r  cpu/ex_mem/mem_alures_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  cpu/ex_mem/mem_alures_reg[31]/Q
                         net (fo=3, routed)           0.267     1.845    cpu/mem_wb/mem_alures[31]
    SLICE_X33Y25         FDCE                                         r  cpu/mem_wb/wb_alures_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.816     1.943    cpu/mem_wb/clk_IBUF_BUFG
    SLICE_X33Y25         FDCE                                         r  cpu/mem_wb/wb_alures_reg[31]/C
                         clock pessimism             -0.249     1.694    
    SLICE_X33Y25         FDCE (Hold_fdce_C_D)         0.070     1.764    cpu/mem_wb/wb_alures_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 cpu/mem_wb/wb_wraddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/rf/GPR_reg_r1_0_31_24_29/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.442%)  route 0.268ns (65.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.553     1.436    cpu/mem_wb/clk_IBUF_BUFG
    SLICE_X33Y27         FDCE                                         r  cpu/mem_wb/wb_wraddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  cpu/mem_wb/wb_wraddr_reg[1]/Q
                         net (fo=98, routed)          0.268     1.846    cpu/rf/GPR_reg_r1_0_31_24_29/ADDRD1
    SLICE_X30Y27         RAMD32                                       r  cpu/rf/GPR_reg_r1_0_31_24_29/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.819     1.946    cpu/rf/GPR_reg_r1_0_31_24_29/WCLK
    SLICE_X30Y27         RAMD32                                       r  cpu/rf/GPR_reg_r1_0_31_24_29/RAMA/CLK
                         clock pessimism             -0.497     1.449    
    SLICE_X30Y27         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.758    cpu/rf/GPR_reg_r1_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 cpu/mem_wb/wb_wraddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/rf/GPR_reg_r1_0_31_24_29/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.442%)  route 0.268ns (65.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.553     1.436    cpu/mem_wb/clk_IBUF_BUFG
    SLICE_X33Y27         FDCE                                         r  cpu/mem_wb/wb_wraddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  cpu/mem_wb/wb_wraddr_reg[1]/Q
                         net (fo=98, routed)          0.268     1.846    cpu/rf/GPR_reg_r1_0_31_24_29/ADDRD1
    SLICE_X30Y27         RAMD32                                       r  cpu/rf/GPR_reg_r1_0_31_24_29/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.819     1.946    cpu/rf/GPR_reg_r1_0_31_24_29/WCLK
    SLICE_X30Y27         RAMD32                                       r  cpu/rf/GPR_reg_r1_0_31_24_29/RAMA_D1/CLK
                         clock pessimism             -0.497     1.449    
    SLICE_X30Y27         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.758    cpu/rf/GPR_reg_r1_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 cpu/mem_wb/wb_wraddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/rf/GPR_reg_r1_0_31_24_29/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.442%)  route 0.268ns (65.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.553     1.436    cpu/mem_wb/clk_IBUF_BUFG
    SLICE_X33Y27         FDCE                                         r  cpu/mem_wb/wb_wraddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  cpu/mem_wb/wb_wraddr_reg[1]/Q
                         net (fo=98, routed)          0.268     1.846    cpu/rf/GPR_reg_r1_0_31_24_29/ADDRD1
    SLICE_X30Y27         RAMD32                                       r  cpu/rf/GPR_reg_r1_0_31_24_29/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.819     1.946    cpu/rf/GPR_reg_r1_0_31_24_29/WCLK
    SLICE_X30Y27         RAMD32                                       r  cpu/rf/GPR_reg_r1_0_31_24_29/RAMB/CLK
                         clock pessimism             -0.497     1.449    
    SLICE_X30Y27         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.758    cpu/rf/GPR_reg_r1_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X51Y19   cpu/ex_mem/mem_m_dout_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X50Y19   cpu/ex_mem/mem_m_dout_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X50Y19   cpu/ex_mem/mem_m_dout_reg[14]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X51Y19   cpu/ex_mem/mem_m_dout_reg[15]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X36Y18   cpu/ex_mem/mem_m_dout_reg[16]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X36Y17   cpu/ex_mem/mem_m_dout_reg[17]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X40Y17   cpu/ex_mem/mem_m_dout_reg[18]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X36Y18   cpu/ex_mem/mem_m_dout_reg[19]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X38Y17   cpu/ex_mem/mem_m_dout_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y25   cpu/rf/GPR_reg_r1_0_31_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y25   cpu/rf/GPR_reg_r1_0_31_18_23/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y25   cpu/rf/GPR_reg_r1_0_31_18_23/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y25   cpu/rf/GPR_reg_r1_0_31_18_23/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y25   cpu/rf/GPR_reg_r1_0_31_18_23/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y25   cpu/rf/GPR_reg_r1_0_31_18_23/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y25   cpu/rf/GPR_reg_r1_0_31_18_23/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y25   cpu/rf/GPR_reg_r1_0_31_18_23/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y24   cpu/rf/GPR_reg_r2_0_31_30_31/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y24   cpu/rf/GPR_reg_r2_0_31_30_31/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y22   cpu/rf/GPR_reg_r2_0_31_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y22   cpu/rf/GPR_reg_r2_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y22   cpu/rf/GPR_reg_r2_0_31_12_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y22   cpu/rf/GPR_reg_r2_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y22   cpu/rf/GPR_reg_r2_0_31_12_17/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y22   cpu/rf/GPR_reg_r2_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y22   cpu/rf/GPR_reg_r2_0_31_12_17/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y22   cpu/rf/GPR_reg_r2_0_31_12_17/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y27   cpu/rf/GPR_reg_r1_0_31_24_29/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y27   cpu/rf/GPR_reg_r1_0_31_24_29/RAMA_D1/CLK



