///Register `FILTER_CFG` reader
pub type R = crate::R<FILTER_CFG_SPEC>;
///Register `FILTER_CFG` writer
pub type W = crate::W<FILTER_CFG_SPEC>;
///Field `SCL_FILTER_THRES` reader - When a pulse on the SCL input has smaller width than this register value in I2C module clock cycles, the I2C controller will ignore that pulse.
pub type SCL_FILTER_THRES_R = crate::FieldReader;
///Field `SCL_FILTER_THRES` writer - When a pulse on the SCL input has smaller width than this register value in I2C module clock cycles, the I2C controller will ignore that pulse.
pub type SCL_FILTER_THRES_W<'a, REG> = crate::FieldWriter<'a, REG, 4>;
///Field `SDA_FILTER_THRES` reader - When a pulse on the SDA input has smaller width than this register value in I2C module clock cycles, the I2C controller will ignore that pulse.
pub type SDA_FILTER_THRES_R = crate::FieldReader;
///Field `SDA_FILTER_THRES` writer - When a pulse on the SDA input has smaller width than this register value in I2C module clock cycles, the I2C controller will ignore that pulse.
pub type SDA_FILTER_THRES_W<'a, REG> = crate::FieldWriter<'a, REG, 4>;
///Field `SCL_FILTER_EN` reader - This is the filter enable bit for SCL.
pub type SCL_FILTER_EN_R = crate::BitReader;
///Field `SCL_FILTER_EN` writer - This is the filter enable bit for SCL.
pub type SCL_FILTER_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SDA_FILTER_EN` reader - This is the filter enable bit for SDA.
pub type SDA_FILTER_EN_R = crate::BitReader;
///Field `SDA_FILTER_EN` writer - This is the filter enable bit for SDA.
pub type SDA_FILTER_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bits 0:3 - When a pulse on the SCL input has smaller width than this register value in I2C module clock cycles, the I2C controller will ignore that pulse.
    #[inline(always)]
    pub fn scl_filter_thres(&self) -> SCL_FILTER_THRES_R {
        SCL_FILTER_THRES_R::new((self.bits & 0x0f) as u8)
    }
    ///Bits 4:7 - When a pulse on the SDA input has smaller width than this register value in I2C module clock cycles, the I2C controller will ignore that pulse.
    #[inline(always)]
    pub fn sda_filter_thres(&self) -> SDA_FILTER_THRES_R {
        SDA_FILTER_THRES_R::new(((self.bits >> 4) & 0x0f) as u8)
    }
    ///Bit 8 - This is the filter enable bit for SCL.
    #[inline(always)]
    pub fn scl_filter_en(&self) -> SCL_FILTER_EN_R {
        SCL_FILTER_EN_R::new(((self.bits >> 8) & 1) != 0)
    }
    ///Bit 9 - This is the filter enable bit for SDA.
    #[inline(always)]
    pub fn sda_filter_en(&self) -> SDA_FILTER_EN_R {
        SDA_FILTER_EN_R::new(((self.bits >> 9) & 1) != 0)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("FILTER_CFG")
            .field("scl_filter_thres", &self.scl_filter_thres())
            .field("sda_filter_thres", &self.sda_filter_thres())
            .field("scl_filter_en", &self.scl_filter_en())
            .field("sda_filter_en", &self.sda_filter_en())
            .finish()
    }
}
impl W {
    ///Bits 0:3 - When a pulse on the SCL input has smaller width than this register value in I2C module clock cycles, the I2C controller will ignore that pulse.
    #[inline(always)]
    #[must_use]
    pub fn scl_filter_thres(&mut self) -> SCL_FILTER_THRES_W<FILTER_CFG_SPEC> {
        SCL_FILTER_THRES_W::new(self, 0)
    }
    ///Bits 4:7 - When a pulse on the SDA input has smaller width than this register value in I2C module clock cycles, the I2C controller will ignore that pulse.
    #[inline(always)]
    #[must_use]
    pub fn sda_filter_thres(&mut self) -> SDA_FILTER_THRES_W<FILTER_CFG_SPEC> {
        SDA_FILTER_THRES_W::new(self, 4)
    }
    ///Bit 8 - This is the filter enable bit for SCL.
    #[inline(always)]
    #[must_use]
    pub fn scl_filter_en(&mut self) -> SCL_FILTER_EN_W<FILTER_CFG_SPEC> {
        SCL_FILTER_EN_W::new(self, 8)
    }
    ///Bit 9 - This is the filter enable bit for SDA.
    #[inline(always)]
    #[must_use]
    pub fn sda_filter_en(&mut self) -> SDA_FILTER_EN_W<FILTER_CFG_SPEC> {
        SDA_FILTER_EN_W::new(self, 9)
    }
}
/**SCL and SDA filter configuration register

You can [`read`](crate::generic::Reg::read) this register and get [`filter_cfg::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`filter_cfg::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).*/
pub struct FILTER_CFG_SPEC;
impl crate::RegisterSpec for FILTER_CFG_SPEC {
    type Ux = u32;
}
///`read()` method returns [`filter_cfg::R`](R) reader structure
impl crate::Readable for FILTER_CFG_SPEC {}
///`write(|w| ..)` method takes [`filter_cfg::W`](W) writer structure
impl crate::Writable for FILTER_CFG_SPEC {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
///`reset()` method sets FILTER_CFG to value 0x0300
impl crate::Resettable for FILTER_CFG_SPEC {
    const RESET_VALUE: u32 = 0x0300;
}
