Classic Timing Analyzer report for PQP
Fri May 17 10:35:21 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------------------------+---------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                      ; To                                                ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------------------------+---------------------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 26.402 ns                        ; ControlUnit:ControlUnit|state.Slt         ; MaiorQue                                          ; clock      ; --       ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 63.96 MHz ( period = 15.634 ns ) ; ControlUnit:ControlUnit|nextstate.Sra_728 ; ControlUnit:ControlUnit|state.Sra                 ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; ControlUnit:ControlUnit|state.SllOp       ; ControlUnit:ControlUnit|nextstate.SllWriteReg_765 ; clock      ; clock    ; 103          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                           ;                                                   ;            ;          ; 103          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------------------------+---------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F672C5       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------+----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                 ; To                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------+----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 63.96 MHz ( period = 15.634 ns )                    ; ControlUnit:ControlUnit|nextstate.Sra_728            ; ControlUnit:ControlUnit|state.Sra            ; clock      ; clock    ; None                        ; None                      ; 0.897 ns                ;
; N/A                                     ; 65.53 MHz ( period = 15.260 ns )                    ; ControlUnit:ControlUnit|nextstate.Sll_776            ; ControlUnit:ControlUnit|state.Sll            ; clock      ; clock    ; None                        ; None                      ; 0.892 ns                ;
; N/A                                     ; 68.23 MHz ( period = 14.656 ns )                    ; ControlUnit:ControlUnit|nextstate.Srl_628            ; ControlUnit:ControlUnit|state.Srl            ; clock      ; clock    ; None                        ; None                      ; 0.877 ns                ;
; N/A                                     ; 71.38 MHz ( period = 14.010 ns )                    ; ControlUnit:ControlUnit|nextstate.SllvWriteReg_741   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; clock      ; clock    ; None                        ; None                      ; 0.691 ns                ;
; N/A                                     ; 71.99 MHz ( period = 13.890 ns )                    ; ControlUnit:ControlUnit|nextstate.Add_916            ; ControlUnit:ControlUnit|state.Add            ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 72.14 MHz ( period = 13.862 ns )                    ; ControlUnit:ControlUnit|nextstate.SrlWriteReg_604    ; ControlUnit:ControlUnit|state.SrlWriteReg    ; clock      ; clock    ; None                        ; None                      ; 0.719 ns                ;
; N/A                                     ; 72.16 MHz ( period = 13.858 ns )                    ; ControlUnit:ControlUnit|nextstate.SrlOp_617          ; ControlUnit:ControlUnit|state.SrlOp          ; clock      ; clock    ; None                        ; None                      ; 0.720 ns                ;
; N/A                                     ; 72.17 MHz ( period = 13.856 ns )                    ; ControlUnit:ControlUnit|nextstate.SllWriteReg_765    ; ControlUnit:ControlUnit|state.SllWriteReg    ; clock      ; clock    ; None                        ; None                      ; 0.712 ns                ;
; N/A                                     ; 72.22 MHz ( period = 13.846 ns )                    ; ControlUnit:ControlUnit|nextstate.SllOp_678          ; ControlUnit:ControlUnit|state.SllOp          ; clock      ; clock    ; None                        ; None                      ; 0.708 ns                ;
; N/A                                     ; 72.39 MHz ( period = 13.814 ns )                    ; ControlUnit:ControlUnit|nextstate.SravWriteReg_641   ; ControlUnit:ControlUnit|state.SravWriteReg   ; clock      ; clock    ; None                        ; None                      ; 0.732 ns                ;
; N/A                                     ; 72.73 MHz ( period = 13.750 ns )                    ; ControlUnit:ControlUnit|nextstate.Start_955          ; ControlUnit:ControlUnit|state.Start          ; clock      ; clock    ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 72.75 MHz ( period = 13.746 ns )                    ; ControlUnit:ControlUnit|nextstate.Addi_879           ; ControlUnit:ControlUnit|state.Addi           ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 74.74 MHz ( period = 13.380 ns )                    ; ControlUnit:ControlUnit|nextstate.And_844            ; ControlUnit:ControlUnit|state.And            ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 74.77 MHz ( period = 13.374 ns )                    ; ControlUnit:ControlUnit|nextstate.Break_822          ; ControlUnit:ControlUnit|state.Break          ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 74.79 MHz ( period = 13.370 ns )                    ; ControlUnit:ControlUnit|nextstate.Slt_591            ; ControlUnit:ControlUnit|state.Slt            ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 74.79 MHz ( period = 13.370 ns )                    ; ControlUnit:ControlUnit|nextstate.Sub_833            ; ControlUnit:ControlUnit|state.Sub            ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 75.04 MHz ( period = 13.326 ns )                    ; ControlUnit:ControlUnit|nextstate.Jr_787             ; ControlUnit:ControlUnit|state.Jr             ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 75.09 MHz ( period = 13.318 ns )                    ; ControlUnit:ControlUnit|nextstate.Srav_665           ; ControlUnit:ControlUnit|state.Srav           ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 75.12 MHz ( period = 13.312 ns )                    ; ControlUnit:ControlUnit|nextstate.Sllv_752           ; ControlUnit:ControlUnit|state.Sllv           ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 75.35 MHz ( period = 13.272 ns )                    ; ControlUnit:ControlUnit|nextstate.Rte_798            ; ControlUnit:ControlUnit|state.Rte            ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 75.51 MHz ( period = 13.244 ns )                    ; ControlUnit:ControlUnit|nextstate.Decode_929         ; ControlUnit:ControlUnit|state.Decode         ; clock      ; clock    ; None                        ; None                      ; 0.828 ns                ;
; N/A                                     ; 76.34 MHz ( period = 13.100 ns )                    ; ControlUnit:ControlUnit|state.Slt                    ; Banco_reg:BancoRegistradores|Reg19[0]        ; clock      ; clock    ; None                        ; None                      ; 12.833 ns               ;
; N/A                                     ; 77.17 MHz ( period = 12.959 ns )                    ; ControlUnit:ControlUnit|state.Slt                    ; Banco_reg:BancoRegistradores|Reg11[0]        ; clock      ; clock    ; None                        ; None                      ; 12.679 ns               ;
; N/A                                     ; 77.17 MHz ( period = 12.959 ns )                    ; ControlUnit:ControlUnit|state.Slt                    ; Banco_reg:BancoRegistradores|Reg9[0]         ; clock      ; clock    ; None                        ; None                      ; 12.679 ns               ;
; N/A                                     ; 77.19 MHz ( period = 12.955 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Banco_reg:BancoRegistradores|Reg19[0]        ; clock      ; clock    ; None                        ; None                      ; 12.688 ns               ;
; N/A                                     ; 77.20 MHz ( period = 12.953 ns )                    ; ControlUnit:ControlUnit|state.Slt                    ; Banco_reg:BancoRegistradores|Reg13[0]        ; clock      ; clock    ; None                        ; None                      ; 12.673 ns               ;
; N/A                                     ; 77.29 MHz ( period = 12.939 ns )                    ; ControlUnit:ControlUnit|state.Slt                    ; Banco_reg:BancoRegistradores|Reg15[0]        ; clock      ; clock    ; None                        ; None                      ; 12.657 ns               ;
; N/A                                     ; 77.52 MHz ( period = 12.900 ns )                    ; ControlUnit:ControlUnit|state.Slt                    ; Banco_reg:BancoRegistradores|Reg31[0]        ; clock      ; clock    ; None                        ; None                      ; 12.631 ns               ;
; N/A                                     ; 77.53 MHz ( period = 12.898 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Banco_reg:BancoRegistradores|Reg19[0]        ; clock      ; clock    ; None                        ; None                      ; 12.631 ns               ;
; N/A                                     ; 77.53 MHz ( period = 12.898 ns )                    ; ControlUnit:ControlUnit|state.Slt                    ; Banco_reg:BancoRegistradores|Reg27[0]        ; clock      ; clock    ; None                        ; None                      ; 12.629 ns               ;
; N/A                                     ; 77.54 MHz ( period = 12.897 ns )                    ; ControlUnit:ControlUnit|state.Slt                    ; Banco_reg:BancoRegistradores|Reg25[0]        ; clock      ; clock    ; None                        ; None                      ; 12.628 ns               ;
; N/A                                     ; 77.59 MHz ( period = 12.888 ns )                    ; ControlUnit:ControlUnit|state.Slt                    ; Banco_reg:BancoRegistradores|Reg12[0]        ; clock      ; clock    ; None                        ; None                      ; 12.616 ns               ;
; N/A                                     ; 77.60 MHz ( period = 12.886 ns )                    ; ControlUnit:ControlUnit|state.Slt                    ; Banco_reg:BancoRegistradores|Reg6[0]         ; clock      ; clock    ; None                        ; None                      ; 12.602 ns               ;
; N/A                                     ; 77.61 MHz ( period = 12.885 ns )                    ; ControlUnit:ControlUnit|state.Slt                    ; Banco_reg:BancoRegistradores|Reg30[0]        ; clock      ; clock    ; None                        ; None                      ; 12.613 ns               ;
; N/A                                     ; 77.61 MHz ( period = 12.885 ns )                    ; ControlUnit:ControlUnit|state.Slt                    ; Banco_reg:BancoRegistradores|Reg14[0]        ; clock      ; clock    ; None                        ; None                      ; 12.601 ns               ;
; N/A                                     ; 77.62 MHz ( period = 12.884 ns )                    ; ControlUnit:ControlUnit|state.Slt                    ; Banco_reg:BancoRegistradores|Reg28[0]        ; clock      ; clock    ; None                        ; None                      ; 12.612 ns               ;
; N/A                                     ; 77.63 MHz ( period = 12.882 ns )                    ; ControlUnit:ControlUnit|state.Slt                    ; Banco_reg:BancoRegistradores|Reg22[0]        ; clock      ; clock    ; None                        ; None                      ; 12.598 ns               ;
; N/A                                     ; 77.87 MHz ( period = 12.842 ns )                    ; ControlUnit:ControlUnit|nextstate.SraOp_717          ; ControlUnit:ControlUnit|state.SraOp          ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 77.93 MHz ( period = 12.832 ns )                    ; ControlUnit:ControlUnit|nextstate.SraWriteReg_704    ; ControlUnit:ControlUnit|state.SraWriteReg    ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 77.97 MHz ( period = 12.825 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Banco_reg:BancoRegistradores|Reg19[0]        ; clock      ; clock    ; None                        ; None                      ; 12.558 ns               ;
; N/A                                     ; 78.01 MHz ( period = 12.819 ns )                    ; ControlUnit:ControlUnit|state.Slt                    ; Banco_reg:BancoRegistradores|Reg21[0]        ; clock      ; clock    ; None                        ; None                      ; 12.552 ns               ;
; N/A                                     ; 78.03 MHz ( period = 12.815 ns )                    ; ControlUnit:ControlUnit|state.Slt                    ; Banco_reg:BancoRegistradores|Reg8[0]         ; clock      ; clock    ; None                        ; None                      ; 12.531 ns               ;
; N/A                                     ; 78.04 MHz ( period = 12.814 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Banco_reg:BancoRegistradores|Reg11[0]        ; clock      ; clock    ; None                        ; None                      ; 12.534 ns               ;
; N/A                                     ; 78.04 MHz ( period = 12.814 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Banco_reg:BancoRegistradores|Reg9[0]         ; clock      ; clock    ; None                        ; None                      ; 12.534 ns               ;
; N/A                                     ; 78.07 MHz ( period = 12.809 ns )                    ; ControlUnit:ControlUnit|state.Slt                    ; Banco_reg:BancoRegistradores|Reg17[0]        ; clock      ; clock    ; None                        ; None                      ; 12.542 ns               ;
; N/A                                     ; 78.08 MHz ( period = 12.808 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Banco_reg:BancoRegistradores|Reg13[0]        ; clock      ; clock    ; None                        ; None                      ; 12.528 ns               ;
; N/A                                     ; 78.16 MHz ( period = 12.794 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Banco_reg:BancoRegistradores|Reg15[0]        ; clock      ; clock    ; None                        ; None                      ; 12.512 ns               ;
; N/A                                     ; 78.22 MHz ( period = 12.784 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteInPC_811      ; ControlUnit:ControlUnit|state.WriteInPC      ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 78.22 MHz ( period = 12.784 ns )                    ; ControlUnit:ControlUnit|state.Slt                    ; Banco_reg:BancoRegistradores|Reg18[0]        ; clock      ; clock    ; None                        ; None                      ; 12.490 ns               ;
; N/A                                     ; 78.23 MHz ( period = 12.783 ns )                    ; ControlUnit:ControlUnit|state.Slt                    ; Banco_reg:BancoRegistradores|Reg26[0]        ; clock      ; clock    ; None                        ; None                      ; 12.489 ns               ;
; N/A                                     ; 78.24 MHz ( period = 12.782 ns )                    ; ControlUnit:ControlUnit|state.Slt                    ; Banco_reg:BancoRegistradores|Reg10[0]        ; clock      ; clock    ; None                        ; None                      ; 12.488 ns               ;
; N/A                                     ; 78.26 MHz ( period = 12.778 ns )                    ; ControlUnit:ControlUnit|nextstate.Wait_892           ; ControlUnit:ControlUnit|state.Wait           ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 78.30 MHz ( period = 12.772 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_870 ; ControlUnit:ControlUnit|state.WriteInRegAddi ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 78.34 MHz ( period = 12.765 ns )                    ; ControlUnit:ControlUnit|state.Slt                    ; Banco_reg:BancoRegistradores|Reg20[0]        ; clock      ; clock    ; None                        ; None                      ; 12.475 ns               ;
; N/A                                     ; 78.36 MHz ( period = 12.761 ns )                    ; ControlUnit:ControlUnit|state.Slt                    ; Banco_reg:BancoRegistradores|Reg2[0]         ; clock      ; clock    ; None                        ; None                      ; 12.471 ns               ;
; N/A                                     ; 78.38 MHz ( period = 12.758 ns )                    ; ControlUnit:ControlUnit|nextstate.SllvOp_691         ; ControlUnit:ControlUnit|state.SllvOp         ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 78.38 MHz ( period = 12.758 ns )                    ; ControlUnit:ControlUnit|state.Slt                    ; Banco_reg:BancoRegistradores|Reg4[0]         ; clock      ; clock    ; None                        ; None                      ; 12.468 ns               ;
; N/A                                     ; 78.39 MHz ( period = 12.757 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Banco_reg:BancoRegistradores|Reg11[0]        ; clock      ; clock    ; None                        ; None                      ; 12.477 ns               ;
; N/A                                     ; 78.39 MHz ( period = 12.757 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Banco_reg:BancoRegistradores|Reg9[0]         ; clock      ; clock    ; None                        ; None                      ; 12.477 ns               ;
; N/A                                     ; 78.39 MHz ( period = 12.756 ns )                    ; ControlUnit:ControlUnit|nextstate.SravOp_654         ; ControlUnit:ControlUnit|state.SravOp         ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 78.40 MHz ( period = 12.755 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Banco_reg:BancoRegistradores|Reg31[0]        ; clock      ; clock    ; None                        ; None                      ; 12.486 ns               ;
; N/A                                     ; 78.41 MHz ( period = 12.753 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Banco_reg:BancoRegistradores|Reg27[0]        ; clock      ; clock    ; None                        ; None                      ; 12.484 ns               ;
; N/A                                     ; 78.42 MHz ( period = 12.752 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Banco_reg:BancoRegistradores|Reg25[0]        ; clock      ; clock    ; None                        ; None                      ; 12.483 ns               ;
; N/A                                     ; 78.43 MHz ( period = 12.751 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Banco_reg:BancoRegistradores|Reg13[0]        ; clock      ; clock    ; None                        ; None                      ; 12.471 ns               ;
; N/A                                     ; 78.43 MHz ( period = 12.750 ns )                    ; ControlUnit:ControlUnit|state.Slt                    ; Banco_reg:BancoRegistradores|Reg7[0]         ; clock      ; clock    ; None                        ; None                      ; 12.460 ns               ;
; N/A                                     ; 78.47 MHz ( period = 12.744 ns )                    ; ControlUnit:ControlUnit|nextstate.WaitMemRead2_857   ; ControlUnit:ControlUnit|state.WaitMemRead2   ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 78.47 MHz ( period = 12.744 ns )                    ; ControlUnit:ControlUnit|state.Slt                    ; Banco_reg:BancoRegistradores|Reg3[0]         ; clock      ; clock    ; None                        ; None                      ; 12.454 ns               ;
; N/A                                     ; 78.47 MHz ( period = 12.743 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Banco_reg:BancoRegistradores|Reg12[0]        ; clock      ; clock    ; None                        ; None                      ; 12.471 ns               ;
; N/A                                     ; 78.49 MHz ( period = 12.741 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Banco_reg:BancoRegistradores|Reg6[0]         ; clock      ; clock    ; None                        ; None                      ; 12.457 ns               ;
; N/A                                     ; 78.49 MHz ( period = 12.740 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Banco_reg:BancoRegistradores|Reg30[0]        ; clock      ; clock    ; None                        ; None                      ; 12.468 ns               ;
; N/A                                     ; 78.49 MHz ( period = 12.740 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Banco_reg:BancoRegistradores|Reg14[0]        ; clock      ; clock    ; None                        ; None                      ; 12.456 ns               ;
; N/A                                     ; 78.50 MHz ( period = 12.739 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Banco_reg:BancoRegistradores|Reg28[0]        ; clock      ; clock    ; None                        ; None                      ; 12.467 ns               ;
; N/A                                     ; 78.51 MHz ( period = 12.737 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Banco_reg:BancoRegistradores|Reg22[0]        ; clock      ; clock    ; None                        ; None                      ; 12.453 ns               ;
; N/A                                     ; 78.51 MHz ( period = 12.737 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Banco_reg:BancoRegistradores|Reg15[0]        ; clock      ; clock    ; None                        ; None                      ; 12.455 ns               ;
; N/A                                     ; 78.52 MHz ( period = 12.736 ns )                    ; Registrador:A|Saida[0]                               ; Banco_reg:BancoRegistradores|Reg19[0]        ; clock      ; clock    ; None                        ; None                      ; 12.474 ns               ;
; N/A                                     ; 78.54 MHz ( period = 12.732 ns )                    ; ControlUnit:ControlUnit|nextstate.WaitMemRead_942    ; ControlUnit:ControlUnit|state.WaitMemRead    ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 78.57 MHz ( period = 12.727 ns )                    ; ControlUnit:ControlUnit|state.Slt                    ; Banco_reg:BancoRegistradores|Reg24[0]        ; clock      ; clock    ; None                        ; None                      ; 12.435 ns               ;
; N/A                                     ; 78.58 MHz ( period = 12.726 ns )                    ; ControlUnit:ControlUnit|state.Slt                    ; Banco_reg:BancoRegistradores|Reg0[0]         ; clock      ; clock    ; None                        ; None                      ; 12.434 ns               ;
; N/A                                     ; 78.59 MHz ( period = 12.725 ns )                    ; ControlUnit:ControlUnit|state.Slt                    ; Banco_reg:BancoRegistradores|Reg16[0]        ; clock      ; clock    ; None                        ; None                      ; 12.433 ns               ;
; N/A                                     ; 78.60 MHz ( period = 12.722 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteInReg_905     ; ControlUnit:ControlUnit|state.WriteInReg     ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 78.72 MHz ( period = 12.704 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Banco_reg:BancoRegistradores|Reg19[0]        ; clock      ; clock    ; None                        ; None                      ; 12.437 ns               ;
; N/A                                     ; 78.75 MHz ( period = 12.698 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Banco_reg:BancoRegistradores|Reg19[0]        ; clock      ; clock    ; None                        ; None                      ; 12.431 ns               ;
; N/A                                     ; 78.75 MHz ( period = 12.698 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Banco_reg:BancoRegistradores|Reg31[0]        ; clock      ; clock    ; None                        ; None                      ; 12.429 ns               ;
; N/A                                     ; 78.76 MHz ( period = 12.696 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Banco_reg:BancoRegistradores|Reg27[0]        ; clock      ; clock    ; None                        ; None                      ; 12.427 ns               ;
; N/A                                     ; 78.77 MHz ( period = 12.695 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Banco_reg:BancoRegistradores|Reg25[0]        ; clock      ; clock    ; None                        ; None                      ; 12.426 ns               ;
; N/A                                     ; 78.81 MHz ( period = 12.689 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Banco_reg:BancoRegistradores|Reg19[0]        ; clock      ; clock    ; None                        ; None                      ; 12.422 ns               ;
; N/A                                     ; 78.83 MHz ( period = 12.686 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Banco_reg:BancoRegistradores|Reg12[0]        ; clock      ; clock    ; None                        ; None                      ; 12.414 ns               ;
; N/A                                     ; 78.84 MHz ( period = 12.684 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Banco_reg:BancoRegistradores|Reg6[0]         ; clock      ; clock    ; None                        ; None                      ; 12.400 ns               ;
; N/A                                     ; 78.84 MHz ( period = 12.684 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Banco_reg:BancoRegistradores|Reg11[0]        ; clock      ; clock    ; None                        ; None                      ; 12.404 ns               ;
; N/A                                     ; 78.84 MHz ( period = 12.684 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Banco_reg:BancoRegistradores|Reg9[0]         ; clock      ; clock    ; None                        ; None                      ; 12.404 ns               ;
; N/A                                     ; 78.85 MHz ( period = 12.683 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Banco_reg:BancoRegistradores|Reg30[0]        ; clock      ; clock    ; None                        ; None                      ; 12.411 ns               ;
; N/A                                     ; 78.85 MHz ( period = 12.683 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Banco_reg:BancoRegistradores|Reg14[0]        ; clock      ; clock    ; None                        ; None                      ; 12.399 ns               ;
; N/A                                     ; 78.85 MHz ( period = 12.682 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Banco_reg:BancoRegistradores|Reg28[0]        ; clock      ; clock    ; None                        ; None                      ; 12.410 ns               ;
; N/A                                     ; 78.86 MHz ( period = 12.680 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Banco_reg:BancoRegistradores|Reg22[0]        ; clock      ; clock    ; None                        ; None                      ; 12.396 ns               ;
; N/A                                     ; 78.88 MHz ( period = 12.678 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Banco_reg:BancoRegistradores|Reg13[0]        ; clock      ; clock    ; None                        ; None                      ; 12.398 ns               ;
; N/A                                     ; 78.90 MHz ( period = 12.674 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Banco_reg:BancoRegistradores|Reg21[0]        ; clock      ; clock    ; None                        ; None                      ; 12.407 ns               ;
; N/A                                     ; 78.93 MHz ( period = 12.670 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Banco_reg:BancoRegistradores|Reg8[0]         ; clock      ; clock    ; None                        ; None                      ; 12.386 ns               ;
; N/A                                     ; 78.96 MHz ( period = 12.664 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Banco_reg:BancoRegistradores|Reg17[0]        ; clock      ; clock    ; None                        ; None                      ; 12.397 ns               ;
; N/A                                     ; 78.96 MHz ( period = 12.664 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Banco_reg:BancoRegistradores|Reg15[0]        ; clock      ; clock    ; None                        ; None                      ; 12.382 ns               ;
; N/A                                     ; 79.05 MHz ( period = 12.650 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[0]           ; Banco_reg:BancoRegistradores|Reg19[0]        ; clock      ; clock    ; None                        ; None                      ; 11.978 ns               ;
; N/A                                     ; 79.12 MHz ( period = 12.639 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Banco_reg:BancoRegistradores|Reg18[0]        ; clock      ; clock    ; None                        ; None                      ; 12.345 ns               ;
; N/A                                     ; 79.13 MHz ( period = 12.638 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Banco_reg:BancoRegistradores|Reg26[0]        ; clock      ; clock    ; None                        ; None                      ; 12.344 ns               ;
; N/A                                     ; 79.13 MHz ( period = 12.637 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Banco_reg:BancoRegistradores|Reg10[0]        ; clock      ; clock    ; None                        ; None                      ; 12.343 ns               ;
; N/A                                     ; 79.21 MHz ( period = 12.625 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Banco_reg:BancoRegistradores|Reg31[0]        ; clock      ; clock    ; None                        ; None                      ; 12.356 ns               ;
; N/A                                     ; 79.22 MHz ( period = 12.623 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Banco_reg:BancoRegistradores|Reg27[0]        ; clock      ; clock    ; None                        ; None                      ; 12.354 ns               ;
; N/A                                     ; 79.23 MHz ( period = 12.622 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Banco_reg:BancoRegistradores|Reg25[0]        ; clock      ; clock    ; None                        ; None                      ; 12.353 ns               ;
; N/A                                     ; 79.24 MHz ( period = 12.620 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Banco_reg:BancoRegistradores|Reg20[0]        ; clock      ; clock    ; None                        ; None                      ; 12.330 ns               ;
; N/A                                     ; 79.26 MHz ( period = 12.617 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Banco_reg:BancoRegistradores|Reg21[0]        ; clock      ; clock    ; None                        ; None                      ; 12.350 ns               ;
; N/A                                     ; 79.26 MHz ( period = 12.616 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Banco_reg:BancoRegistradores|Reg2[0]         ; clock      ; clock    ; None                        ; None                      ; 12.326 ns               ;
; N/A                                     ; 79.28 MHz ( period = 12.613 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Banco_reg:BancoRegistradores|Reg4[0]         ; clock      ; clock    ; None                        ; None                      ; 12.323 ns               ;
; N/A                                     ; 79.28 MHz ( period = 12.613 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Banco_reg:BancoRegistradores|Reg12[0]        ; clock      ; clock    ; None                        ; None                      ; 12.341 ns               ;
; N/A                                     ; 79.28 MHz ( period = 12.613 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Banco_reg:BancoRegistradores|Reg8[0]         ; clock      ; clock    ; None                        ; None                      ; 12.329 ns               ;
; N/A                                     ; 79.30 MHz ( period = 12.611 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Banco_reg:BancoRegistradores|Reg6[0]         ; clock      ; clock    ; None                        ; None                      ; 12.327 ns               ;
; N/A                                     ; 79.30 MHz ( period = 12.610 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Banco_reg:BancoRegistradores|Reg30[0]        ; clock      ; clock    ; None                        ; None                      ; 12.338 ns               ;
; N/A                                     ; 79.30 MHz ( period = 12.610 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Banco_reg:BancoRegistradores|Reg14[0]        ; clock      ; clock    ; None                        ; None                      ; 12.326 ns               ;
; N/A                                     ; 79.31 MHz ( period = 12.609 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Banco_reg:BancoRegistradores|Reg28[0]        ; clock      ; clock    ; None                        ; None                      ; 12.337 ns               ;
; N/A                                     ; 79.32 MHz ( period = 12.607 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Banco_reg:BancoRegistradores|Reg22[0]        ; clock      ; clock    ; None                        ; None                      ; 12.323 ns               ;
; N/A                                     ; 79.32 MHz ( period = 12.607 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Banco_reg:BancoRegistradores|Reg17[0]        ; clock      ; clock    ; None                        ; None                      ; 12.340 ns               ;
; N/A                                     ; 79.33 MHz ( period = 12.605 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Banco_reg:BancoRegistradores|Reg7[0]         ; clock      ; clock    ; None                        ; None                      ; 12.315 ns               ;
; N/A                                     ; 79.37 MHz ( period = 12.599 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Banco_reg:BancoRegistradores|Reg3[0]         ; clock      ; clock    ; None                        ; None                      ; 12.309 ns               ;
; N/A                                     ; 79.40 MHz ( period = 12.595 ns )                    ; Registrador:A|Saida[0]                               ; Banco_reg:BancoRegistradores|Reg11[0]        ; clock      ; clock    ; None                        ; None                      ; 12.320 ns               ;
; N/A                                     ; 79.40 MHz ( period = 12.595 ns )                    ; Registrador:A|Saida[0]                               ; Banco_reg:BancoRegistradores|Reg9[0]         ; clock      ; clock    ; None                        ; None                      ; 12.320 ns               ;
; N/A                                     ; 79.43 MHz ( period = 12.589 ns )                    ; Registrador:A|Saida[0]                               ; Banco_reg:BancoRegistradores|Reg13[0]        ; clock      ; clock    ; None                        ; None                      ; 12.314 ns               ;
; N/A                                     ; 79.48 MHz ( period = 12.582 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Banco_reg:BancoRegistradores|Reg18[0]        ; clock      ; clock    ; None                        ; None                      ; 12.288 ns               ;
; N/A                                     ; 79.48 MHz ( period = 12.582 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Banco_reg:BancoRegistradores|Reg24[0]        ; clock      ; clock    ; None                        ; None                      ; 12.290 ns               ;
; N/A                                     ; 79.48 MHz ( period = 12.581 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Banco_reg:BancoRegistradores|Reg26[0]        ; clock      ; clock    ; None                        ; None                      ; 12.287 ns               ;
; N/A                                     ; 79.48 MHz ( period = 12.581 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Banco_reg:BancoRegistradores|Reg0[0]         ; clock      ; clock    ; None                        ; None                      ; 12.289 ns               ;
; N/A                                     ; 79.49 MHz ( period = 12.580 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Banco_reg:BancoRegistradores|Reg10[0]        ; clock      ; clock    ; None                        ; None                      ; 12.286 ns               ;
; N/A                                     ; 79.49 MHz ( period = 12.580 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Banco_reg:BancoRegistradores|Reg16[0]        ; clock      ; clock    ; None                        ; None                      ; 12.288 ns               ;
; N/A                                     ; 79.52 MHz ( period = 12.575 ns )                    ; Registrador:A|Saida[0]                               ; Banco_reg:BancoRegistradores|Reg15[0]        ; clock      ; clock    ; None                        ; None                      ; 12.298 ns               ;
; N/A                                     ; 79.60 MHz ( period = 12.563 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Banco_reg:BancoRegistradores|Reg20[0]        ; clock      ; clock    ; None                        ; None                      ; 12.273 ns               ;
; N/A                                     ; 79.60 MHz ( period = 12.563 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Banco_reg:BancoRegistradores|Reg11[0]        ; clock      ; clock    ; None                        ; None                      ; 12.283 ns               ;
; N/A                                     ; 79.60 MHz ( period = 12.563 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Banco_reg:BancoRegistradores|Reg9[0]         ; clock      ; clock    ; None                        ; None                      ; 12.283 ns               ;
; N/A                                     ; 79.62 MHz ( period = 12.559 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Banco_reg:BancoRegistradores|Reg2[0]         ; clock      ; clock    ; None                        ; None                      ; 12.269 ns               ;
; N/A                                     ; 79.64 MHz ( period = 12.557 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Banco_reg:BancoRegistradores|Reg11[0]        ; clock      ; clock    ; None                        ; None                      ; 12.277 ns               ;
; N/A                                     ; 79.64 MHz ( period = 12.557 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Banco_reg:BancoRegistradores|Reg9[0]         ; clock      ; clock    ; None                        ; None                      ; 12.277 ns               ;
; N/A                                     ; 79.64 MHz ( period = 12.557 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Banco_reg:BancoRegistradores|Reg13[0]        ; clock      ; clock    ; None                        ; None                      ; 12.277 ns               ;
; N/A                                     ; 79.64 MHz ( period = 12.556 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Banco_reg:BancoRegistradores|Reg4[0]         ; clock      ; clock    ; None                        ; None                      ; 12.266 ns               ;
; N/A                                     ; 79.67 MHz ( period = 12.551 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Banco_reg:BancoRegistradores|Reg13[0]        ; clock      ; clock    ; None                        ; None                      ; 12.271 ns               ;
; N/A                                     ; 79.69 MHz ( period = 12.548 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Banco_reg:BancoRegistradores|Reg7[0]         ; clock      ; clock    ; None                        ; None                      ; 12.258 ns               ;
; N/A                                     ; 79.69 MHz ( period = 12.548 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Banco_reg:BancoRegistradores|Reg11[0]        ; clock      ; clock    ; None                        ; None                      ; 12.268 ns               ;
; N/A                                     ; 79.69 MHz ( period = 12.548 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Banco_reg:BancoRegistradores|Reg9[0]         ; clock      ; clock    ; None                        ; None                      ; 12.268 ns               ;
; N/A                                     ; 79.72 MHz ( period = 12.544 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Banco_reg:BancoRegistradores|Reg21[0]        ; clock      ; clock    ; None                        ; None                      ; 12.277 ns               ;
; N/A                                     ; 79.73 MHz ( period = 12.543 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Banco_reg:BancoRegistradores|Reg15[0]        ; clock      ; clock    ; None                        ; None                      ; 12.261 ns               ;
; N/A                                     ; 79.73 MHz ( period = 12.542 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Banco_reg:BancoRegistradores|Reg3[0]         ; clock      ; clock    ; None                        ; None                      ; 12.252 ns               ;
; N/A                                     ; 79.73 MHz ( period = 12.542 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Banco_reg:BancoRegistradores|Reg13[0]        ; clock      ; clock    ; None                        ; None                      ; 12.262 ns               ;
; N/A                                     ; 79.74 MHz ( period = 12.540 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Banco_reg:BancoRegistradores|Reg8[0]         ; clock      ; clock    ; None                        ; None                      ; 12.256 ns               ;
; N/A                                     ; 79.76 MHz ( period = 12.538 ns )                    ; Registrador:PC|Saida[0]                              ; Banco_reg:BancoRegistradores|Reg19[0]        ; clock      ; clock    ; None                        ; None                      ; 12.276 ns               ;
; N/A                                     ; 79.76 MHz ( period = 12.537 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Banco_reg:BancoRegistradores|Reg15[0]        ; clock      ; clock    ; None                        ; None                      ; 12.255 ns               ;
; N/A                                     ; 79.77 MHz ( period = 12.536 ns )                    ; Registrador:A|Saida[0]                               ; Banco_reg:BancoRegistradores|Reg31[0]        ; clock      ; clock    ; None                        ; None                      ; 12.272 ns               ;
; N/A                                     ; 79.78 MHz ( period = 12.534 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Banco_reg:BancoRegistradores|Reg17[0]        ; clock      ; clock    ; None                        ; None                      ; 12.267 ns               ;
; N/A                                     ; 79.78 MHz ( period = 12.534 ns )                    ; Registrador:A|Saida[0]                               ; Banco_reg:BancoRegistradores|Reg27[0]        ; clock      ; clock    ; None                        ; None                      ; 12.270 ns               ;
; N/A                                     ; 79.79 MHz ( period = 12.533 ns )                    ; Registrador:A|Saida[0]                               ; Banco_reg:BancoRegistradores|Reg25[0]        ; clock      ; clock    ; None                        ; None                      ; 12.269 ns               ;
; N/A                                     ; 79.82 MHz ( period = 12.528 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Banco_reg:BancoRegistradores|Reg15[0]        ; clock      ; clock    ; None                        ; None                      ; 12.246 ns               ;
; N/A                                     ; 79.84 MHz ( period = 12.525 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Banco_reg:BancoRegistradores|Reg24[0]        ; clock      ; clock    ; None                        ; None                      ; 12.233 ns               ;
; N/A                                     ; 79.85 MHz ( period = 12.524 ns )                    ; Registrador:A|Saida[0]                               ; Banco_reg:BancoRegistradores|Reg12[0]        ; clock      ; clock    ; None                        ; None                      ; 12.257 ns               ;
; N/A                                     ; 79.85 MHz ( period = 12.524 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Banco_reg:BancoRegistradores|Reg0[0]         ; clock      ; clock    ; None                        ; None                      ; 12.232 ns               ;
; N/A                                     ; 79.85 MHz ( period = 12.523 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Banco_reg:BancoRegistradores|Reg16[0]        ; clock      ; clock    ; None                        ; None                      ; 12.231 ns               ;
; N/A                                     ; 79.86 MHz ( period = 12.522 ns )                    ; Registrador:A|Saida[0]                               ; Banco_reg:BancoRegistradores|Reg6[0]         ; clock      ; clock    ; None                        ; None                      ; 12.243 ns               ;
; N/A                                     ; 79.87 MHz ( period = 12.521 ns )                    ; Registrador:A|Saida[0]                               ; Banco_reg:BancoRegistradores|Reg30[0]        ; clock      ; clock    ; None                        ; None                      ; 12.254 ns               ;
; N/A                                     ; 79.87 MHz ( period = 12.521 ns )                    ; Registrador:A|Saida[0]                               ; Banco_reg:BancoRegistradores|Reg14[0]        ; clock      ; clock    ; None                        ; None                      ; 12.242 ns               ;
; N/A                                     ; 79.87 MHz ( period = 12.520 ns )                    ; Registrador:A|Saida[0]                               ; Banco_reg:BancoRegistradores|Reg28[0]        ; clock      ; clock    ; None                        ; None                      ; 12.253 ns               ;
; N/A                                     ; 79.88 MHz ( period = 12.518 ns )                    ; Registrador:A|Saida[0]                               ; Banco_reg:BancoRegistradores|Reg22[0]        ; clock      ; clock    ; None                        ; None                      ; 12.239 ns               ;
; N/A                                     ; 79.94 MHz ( period = 12.509 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Banco_reg:BancoRegistradores|Reg18[0]        ; clock      ; clock    ; None                        ; None                      ; 12.215 ns               ;
; N/A                                     ; 79.94 MHz ( period = 12.509 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[0]           ; Banco_reg:BancoRegistradores|Reg11[0]        ; clock      ; clock    ; None                        ; None                      ; 11.824 ns               ;
; N/A                                     ; 79.94 MHz ( period = 12.509 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[0]           ; Banco_reg:BancoRegistradores|Reg9[0]         ; clock      ; clock    ; None                        ; None                      ; 11.824 ns               ;
; N/A                                     ; 79.95 MHz ( period = 12.508 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Banco_reg:BancoRegistradores|Reg26[0]        ; clock      ; clock    ; None                        ; None                      ; 12.214 ns               ;
; N/A                                     ; 79.96 MHz ( period = 12.507 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Banco_reg:BancoRegistradores|Reg10[0]        ; clock      ; clock    ; None                        ; None                      ; 12.213 ns               ;
; N/A                                     ; 79.96 MHz ( period = 12.507 ns )                    ; Registrador:PC|Saida[5]~DUPLICATE                    ; Banco_reg:BancoRegistradores|Reg19[0]        ; clock      ; clock    ; None                        ; None                      ; 12.244 ns               ;
; N/A                                     ; 79.97 MHz ( period = 12.504 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Banco_reg:BancoRegistradores|Reg31[0]        ; clock      ; clock    ; None                        ; None                      ; 12.235 ns               ;
; N/A                                     ; 79.98 MHz ( period = 12.503 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[0]           ; Banco_reg:BancoRegistradores|Reg13[0]        ; clock      ; clock    ; None                        ; None                      ; 11.818 ns               ;
; N/A                                     ; 79.99 MHz ( period = 12.502 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Banco_reg:BancoRegistradores|Reg27[0]        ; clock      ; clock    ; None                        ; None                      ; 12.233 ns               ;
; N/A                                     ; 79.99 MHz ( period = 12.501 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Banco_reg:BancoRegistradores|Reg25[0]        ; clock      ; clock    ; None                        ; None                      ; 12.232 ns               ;
; N/A                                     ; 80.01 MHz ( period = 12.498 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Banco_reg:BancoRegistradores|Reg31[0]        ; clock      ; clock    ; None                        ; None                      ; 12.229 ns               ;
; N/A                                     ; 80.03 MHz ( period = 12.496 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Banco_reg:BancoRegistradores|Reg27[0]        ; clock      ; clock    ; None                        ; None                      ; 12.227 ns               ;
; N/A                                     ; 80.03 MHz ( period = 12.495 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Banco_reg:BancoRegistradores|Reg25[0]        ; clock      ; clock    ; None                        ; None                      ; 12.226 ns               ;
; N/A                                     ; 80.05 MHz ( period = 12.492 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Banco_reg:BancoRegistradores|Reg12[0]        ; clock      ; clock    ; None                        ; None                      ; 12.220 ns               ;
; N/A                                     ; 80.06 MHz ( period = 12.490 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Banco_reg:BancoRegistradores|Reg20[0]        ; clock      ; clock    ; None                        ; None                      ; 12.200 ns               ;
; N/A                                     ; 80.06 MHz ( period = 12.490 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Banco_reg:BancoRegistradores|Reg6[0]         ; clock      ; clock    ; None                        ; None                      ; 12.206 ns               ;
; N/A                                     ; 80.07 MHz ( period = 12.489 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Banco_reg:BancoRegistradores|Reg30[0]        ; clock      ; clock    ; None                        ; None                      ; 12.217 ns               ;
; N/A                                     ; 80.07 MHz ( period = 12.489 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Banco_reg:BancoRegistradores|Reg14[0]        ; clock      ; clock    ; None                        ; None                      ; 12.205 ns               ;
; N/A                                     ; 80.07 MHz ( period = 12.489 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Banco_reg:BancoRegistradores|Reg31[0]        ; clock      ; clock    ; None                        ; None                      ; 12.220 ns               ;
; N/A                                     ; 80.07 MHz ( period = 12.489 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[0]           ; Banco_reg:BancoRegistradores|Reg15[0]        ; clock      ; clock    ; None                        ; None                      ; 11.802 ns               ;
; N/A                                     ; 80.08 MHz ( period = 12.488 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Banco_reg:BancoRegistradores|Reg28[0]        ; clock      ; clock    ; None                        ; None                      ; 12.216 ns               ;
; N/A                                     ; 80.08 MHz ( period = 12.487 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Banco_reg:BancoRegistradores|Reg27[0]        ; clock      ; clock    ; None                        ; None                      ; 12.218 ns               ;
; N/A                                     ; 80.09 MHz ( period = 12.486 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Banco_reg:BancoRegistradores|Reg12[0]        ; clock      ; clock    ; None                        ; None                      ; 12.214 ns               ;
; N/A                                     ; 80.09 MHz ( period = 12.486 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Banco_reg:BancoRegistradores|Reg22[0]        ; clock      ; clock    ; None                        ; None                      ; 12.202 ns               ;
; N/A                                     ; 80.09 MHz ( period = 12.486 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Banco_reg:BancoRegistradores|Reg2[0]         ; clock      ; clock    ; None                        ; None                      ; 12.196 ns               ;
; N/A                                     ; 80.09 MHz ( period = 12.486 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Banco_reg:BancoRegistradores|Reg25[0]        ; clock      ; clock    ; None                        ; None                      ; 12.217 ns               ;
; N/A                                     ; 80.10 MHz ( period = 12.484 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Banco_reg:BancoRegistradores|Reg6[0]         ; clock      ; clock    ; None                        ; None                      ; 12.200 ns               ;
; N/A                                     ; 80.11 MHz ( period = 12.483 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Banco_reg:BancoRegistradores|Reg4[0]         ; clock      ; clock    ; None                        ; None                      ; 12.193 ns               ;
; N/A                                     ; 80.11 MHz ( period = 12.483 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Banco_reg:BancoRegistradores|Reg30[0]        ; clock      ; clock    ; None                        ; None                      ; 12.211 ns               ;
; N/A                                     ; 80.11 MHz ( period = 12.483 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Banco_reg:BancoRegistradores|Reg14[0]        ; clock      ; clock    ; None                        ; None                      ; 12.199 ns               ;
; N/A                                     ; 80.12 MHz ( period = 12.482 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Banco_reg:BancoRegistradores|Reg28[0]        ; clock      ; clock    ; None                        ; None                      ; 12.210 ns               ;
; N/A                                     ; 80.12 MHz ( period = 12.481 ns )                    ; Registrador:B|Saida[0]                               ; Banco_reg:BancoRegistradores|Reg19[0]        ; clock      ; clock    ; None                        ; None                      ; 12.224 ns               ;
; N/A                                     ; 80.13 MHz ( period = 12.480 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Banco_reg:BancoRegistradores|Reg22[0]        ; clock      ; clock    ; None                        ; None                      ; 12.196 ns               ;
; N/A                                     ; 80.15 MHz ( period = 12.477 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Banco_reg:BancoRegistradores|Reg12[0]        ; clock      ; clock    ; None                        ; None                      ; 12.205 ns               ;
; N/A                                     ; 80.16 MHz ( period = 12.475 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Banco_reg:BancoRegistradores|Reg6[0]         ; clock      ; clock    ; None                        ; None                      ; 12.191 ns               ;
; N/A                                     ; 80.16 MHz ( period = 12.475 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Banco_reg:BancoRegistradores|Reg7[0]         ; clock      ; clock    ; None                        ; None                      ; 12.185 ns               ;
; N/A                                     ; 80.17 MHz ( period = 12.474 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Banco_reg:BancoRegistradores|Reg30[0]        ; clock      ; clock    ; None                        ; None                      ; 12.202 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                      ;                                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------+----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                                         ;
+------------------------------------------+----------------------------------------------+------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                         ; To                                                   ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------------------------+------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllOp          ; ControlUnit:ControlUnit|nextstate.SllWriteReg_765    ; clock      ; clock    ; None                       ; None                       ; 0.644 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sra            ; ControlUnit:ControlUnit|nextstate.SraOp_717          ; clock      ; clock    ; None                       ; None                       ; 0.730 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SravOp         ; ControlUnit:ControlUnit|nextstate.SravWriteReg_641   ; clock      ; clock    ; None                       ; None                       ; 0.754 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SraOp          ; ControlUnit:ControlUnit|nextstate.SraWriteReg_704    ; clock      ; clock    ; None                       ; None                       ; 0.799 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllvOp         ; ControlUnit:ControlUnit|nextstate.SllvWriteReg_741   ; clock      ; clock    ; None                       ; None                       ; 1.009 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sll            ; ControlUnit:ControlUnit|nextstate.SllOp_678          ; clock      ; clock    ; None                       ; None                       ; 0.944 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WaitMemRead    ; ControlUnit:ControlUnit|nextstate.WaitMemRead2_857   ; clock      ; clock    ; None                       ; None                       ; 0.939 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Srl            ; ControlUnit:ControlUnit|nextstate.SrlOp_617          ; clock      ; clock    ; None                       ; None                       ; 1.004 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Srav           ; ControlUnit:ControlUnit|nextstate.SravOp_654         ; clock      ; clock    ; None                       ; None                       ; 1.058 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SrlOp          ; ControlUnit:ControlUnit|nextstate.SrlWriteReg_604    ; clock      ; clock    ; None                       ; None                       ; 1.273 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Slt_591            ; clock      ; clock    ; None                       ; None                       ; 1.474 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Jr_787             ; clock      ; clock    ; None                       ; None                       ; 1.648 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Sra_728            ; clock      ; clock    ; None                       ; None                       ; 2.192 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sllv           ; ControlUnit:ControlUnit|nextstate.SllvOp_691         ; clock      ; clock    ; None                       ; None                       ; 1.655 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Rte_798            ; clock      ; clock    ; None                       ; None                       ; 1.819 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WaitMemRead2   ; ControlUnit:ControlUnit|nextstate.Decode_929         ; clock      ; clock    ; None                       ; None                       ; 1.706 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Rte_798            ; clock      ; clock    ; None                       ; None                       ; 2.018 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Break          ; ControlUnit:ControlUnit|nextstate.WriteInPC_811      ; clock      ; clock    ; None                       ; None                       ; 1.933 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Slt_591            ; clock      ; clock    ; None                       ; None                       ; 2.112 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteInReg     ; ControlUnit:ControlUnit|nextstate.Wait_892           ; clock      ; clock    ; None                       ; None                       ; 2.082 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Srav_665           ; clock      ; clock    ; None                       ; None                       ; 2.213 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteInPC      ; ControlUnit:ControlUnit|nextstate.Wait_892           ; clock      ; clock    ; None                       ; None                       ; 2.230 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Reset          ; ControlUnit:ControlUnit|nextstate.Start_955          ; clock      ; clock    ; None                       ; None                       ; 2.265 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Rte_798            ; clock      ; clock    ; None                       ; None                       ; 2.113 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Jr_787             ; clock      ; clock    ; None                       ; None                       ; 2.211 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Start          ; ControlUnit:ControlUnit|nextstate.WaitMemRead_942    ; clock      ; clock    ; None                       ; None                       ; 2.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Sllv_752           ; clock      ; clock    ; None                       ; None                       ; 2.269 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Jr_787             ; clock      ; clock    ; None                       ; None                       ; 2.541 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Jr             ; ControlUnit:ControlUnit|nextstate.Wait_892           ; clock      ; clock    ; None                       ; None                       ; 2.445 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Srav_665           ; clock      ; clock    ; None                       ; None                       ; 2.361 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllvWriteReg   ; ControlUnit:ControlUnit|nextstate.Wait_892           ; clock      ; clock    ; None                       ; None                       ; 2.509 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Sra_728            ; clock      ; clock    ; None                       ; None                       ; 2.870 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Sllv_752           ; clock      ; clock    ; None                       ; None                       ; 2.684 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Break_822          ; clock      ; clock    ; None                       ; None                       ; 2.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Slt_591            ; clock      ; clock    ; None                       ; None                       ; 2.504 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Rte            ; ControlUnit:ControlUnit|nextstate.Wait_892           ; clock      ; clock    ; None                       ; None                       ; 2.608 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Sra_728            ; clock      ; clock    ; None                       ; None                       ; 3.199 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Rte_798            ; clock      ; clock    ; None                       ; None                       ; 2.463 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Jr_787             ; clock      ; clock    ; None                       ; None                       ; 2.525 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Slt            ; ControlUnit:ControlUnit|nextstate.Wait_892           ; clock      ; clock    ; None                       ; None                       ; 2.654 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SraWriteReg    ; ControlUnit:ControlUnit|nextstate.Wait_892           ; clock      ; clock    ; None                       ; None                       ; 2.690 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteInRegAddi ; ControlUnit:ControlUnit|nextstate.Wait_892           ; clock      ; clock    ; None                       ; None                       ; 2.699 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Addi           ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_870 ; clock      ; clock    ; None                       ; None                       ; 2.720 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Sllv_752           ; clock      ; clock    ; None                       ; None                       ; 2.874 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Rte_798            ; clock      ; clock    ; None                       ; None                       ; 2.619 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Sra_728            ; clock      ; clock    ; None                       ; None                       ; 3.090 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Rte_798            ; clock      ; clock    ; None                       ; None                       ; 2.644 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Sllv_752           ; clock      ; clock    ; None                       ; None                       ; 2.670 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SravWriteReg   ; ControlUnit:ControlUnit|nextstate.Wait_892           ; clock      ; clock    ; None                       ; None                       ; 2.833 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Sllv_752           ; clock      ; clock    ; None                       ; None                       ; 2.704 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Slt_591            ; clock      ; clock    ; None                       ; None                       ; 2.753 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Jr_787             ; clock      ; clock    ; None                       ; None                       ; 2.729 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Jr_787             ; clock      ; clock    ; None                       ; None                       ; 2.746 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Slt_591            ; clock      ; clock    ; None                       ; None                       ; 2.822 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SrlWriteReg    ; ControlUnit:ControlUnit|nextstate.Wait_892           ; clock      ; clock    ; None                       ; None                       ; 2.939 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Add_916            ; clock      ; clock    ; None                       ; None                       ; 3.362 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Sllv_752           ; clock      ; clock    ; None                       ; None                       ; 2.834 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Wait           ; ControlUnit:ControlUnit|nextstate.Start_955          ; clock      ; clock    ; None                       ; None                       ; 2.989 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Sra_728            ; clock      ; clock    ; None                       ; None                       ; 3.354 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Slt_591            ; clock      ; clock    ; None                       ; None                       ; 2.953 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Add_916            ; clock      ; clock    ; None                       ; None                       ; 3.223 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Add_916            ; clock      ; clock    ; None                       ; None                       ; 3.552 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Srl_628            ; clock      ; clock    ; None                       ; None                       ; 3.260 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Srav_665           ; clock      ; clock    ; None                       ; None                       ; 3.295 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Add            ; ControlUnit:ControlUnit|nextstate.WriteInReg_905     ; clock      ; clock    ; None                       ; None                       ; 3.139 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Srav_665           ; clock      ; clock    ; None                       ; None                       ; 3.084 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Add_916            ; clock      ; clock    ; None                       ; None                       ; 3.382 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Sra_728            ; clock      ; clock    ; None                       ; None                       ; 3.615 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Break_822          ; clock      ; clock    ; None                       ; None                       ; 3.191 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Srl_628            ; clock      ; clock    ; None                       ; None                       ; 3.450 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Break_822          ; clock      ; clock    ; None                       ; None                       ; 3.562 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Srl_628            ; clock      ; clock    ; None                       ; None                       ; 3.280 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.And_844            ; clock      ; clock    ; None                       ; None                       ; 3.601 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Srav_665           ; clock      ; clock    ; None                       ; None                       ; 3.292 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllWriteReg    ; ControlUnit:ControlUnit|nextstate.Wait_892           ; clock      ; clock    ; None                       ; None                       ; 3.456 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Break_822          ; clock      ; clock    ; None                       ; None                       ; 3.351 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Sll_776            ; clock      ; clock    ; None                       ; None                       ; 3.889 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Srl_628            ; clock      ; clock    ; None                       ; None                       ; 3.332 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Srl_628            ; clock      ; clock    ; None                       ; None                       ; 3.341 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Srav_665           ; clock      ; clock    ; None                       ; None                       ; 3.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Add_916            ; clock      ; clock    ; None                       ; None                       ; 3.656 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Add_916            ; clock      ; clock    ; None                       ; None                       ; 3.720 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Sll_776            ; clock      ; clock    ; None                       ; None                       ; 3.704 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.And_844            ; clock      ; clock    ; None                       ; None                       ; 3.791 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Break_822          ; clock      ; clock    ; None                       ; None                       ; 3.559 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Sll_776            ; clock      ; clock    ; None                       ; None                       ; 4.079 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.And_844            ; clock      ; clock    ; None                       ; None                       ; 3.621 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Break_822          ; clock      ; clock    ; None                       ; None                       ; 3.623 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Sub_833            ; clock      ; clock    ; None                       ; None                       ; 3.900 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Srl_628            ; clock      ; clock    ; None                       ; None                       ; 3.618 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sub            ; ControlUnit:ControlUnit|nextstate.WriteInReg_905     ; clock      ; clock    ; None                       ; None                       ; 3.723 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Sll_776            ; clock      ; clock    ; None                       ; None                       ; 3.909 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.And_844            ; clock      ; clock    ; None                       ; None                       ; 3.678 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.And_844            ; clock      ; clock    ; None                       ; None                       ; 3.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Sll_776            ; clock      ; clock    ; None                       ; None                       ; 4.081 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Sub_833            ; clock      ; clock    ; None                       ; None                       ; 4.090 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Sub_833            ; clock      ; clock    ; None                       ; None                       ; 3.920 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Sll_776            ; clock      ; clock    ; None                       ; None                       ; 4.183 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.And_844            ; clock      ; clock    ; None                       ; None                       ; 3.978 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Sub_833            ; clock      ; clock    ; None                       ; None                       ; 3.977 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.And            ; ControlUnit:ControlUnit|nextstate.WriteInReg_905     ; clock      ; clock    ; None                       ; None                       ; 4.057 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Sub_833            ; clock      ; clock    ; None                       ; None                       ; 3.979 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Sub_833            ; clock      ; clock    ; None                       ; None                       ; 4.058 ns                 ;
+------------------------------------------+----------------------------------------------+------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------+---------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                        ; To                  ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------+---------------------+------------+
; N/A                                     ; None                                                ; 26.402 ns  ; ControlUnit:ControlUnit|state.Slt           ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 26.236 ns  ; ControlUnit:ControlUnit|state.And           ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 26.040 ns  ; ControlUnit:ControlUnit|state.Add           ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 26.014 ns  ; ControlUnit:ControlUnit|state.Addi          ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 25.988 ns  ; ControlUnit:ControlUnit|state.Sub           ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 25.857 ns  ; ControlUnit:ControlUnit|state.Slt           ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 25.691 ns  ; ControlUnit:ControlUnit|state.And           ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 25.495 ns  ; ControlUnit:ControlUnit|state.Add           ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 25.469 ns  ; ControlUnit:ControlUnit|state.Addi          ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 25.443 ns  ; ControlUnit:ControlUnit|state.Sub           ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 24.714 ns  ; ControlUnit:ControlUnit|state.Start         ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 24.409 ns  ; Instr_Reg:InstructionRegister|Instr15_0[0]  ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 24.240 ns  ; Registrador:B|Saida[0]                      ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 24.169 ns  ; ControlUnit:ControlUnit|state.Start         ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 24.095 ns  ; ControlUnit:ControlUnit|state.Break         ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 24.016 ns  ; Registrador:A|Saida[0]                      ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 23.864 ns  ; Instr_Reg:InstructionRegister|Instr15_0[0]  ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 23.818 ns  ; Registrador:PC|Saida[0]                     ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 23.730 ns  ; Registrador:B|Saida[1]                      ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 23.729 ns  ; Registrador:A|Saida[1]                      ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 23.725 ns  ; Registrador:PC|Saida[1]                     ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 23.695 ns  ; Registrador:B|Saida[0]                      ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 23.666 ns  ; Registrador:PC|Saida[5]~DUPLICATE           ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 23.654 ns  ; Instr_Reg:InstructionRegister|Instr15_0[1]  ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 23.550 ns  ; ControlUnit:ControlUnit|state.Break         ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 23.471 ns  ; Registrador:A|Saida[0]                      ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 23.462 ns  ; Registrador:A|Saida[3]                      ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 23.453 ns  ; Instr_Reg:InstructionRegister|Instr15_0[3]  ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 23.376 ns  ; Registrador:B|Saida[2]                      ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 23.354 ns  ; Registrador:B|Saida[5]                      ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 23.321 ns  ; Registrador:B|Saida[3]                      ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 23.286 ns  ; Instr_Reg:InstructionRegister|Instr15_0[2]  ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 23.273 ns  ; Registrador:PC|Saida[0]                     ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 23.262 ns  ; Instr_Reg:InstructionRegister|Instr15_0[5]  ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 23.185 ns  ; Registrador:B|Saida[1]                      ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 23.184 ns  ; Registrador:A|Saida[1]                      ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 23.180 ns  ; Registrador:PC|Saida[1]                     ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 23.121 ns  ; Registrador:PC|Saida[5]~DUPLICATE           ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 23.109 ns  ; Instr_Reg:InstructionRegister|Instr15_0[1]  ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 23.085 ns  ; Registrador:A|Saida[2]                      ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 23.079 ns  ; Registrador:B|Saida[9]                      ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 22.970 ns  ; Registrador:PC|Saida[2]                     ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 22.917 ns  ; Registrador:A|Saida[3]                      ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 22.908 ns  ; Instr_Reg:InstructionRegister|Instr15_0[3]  ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 22.885 ns  ; Registrador:B|Saida[4]                      ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 22.854 ns  ; Instr_Reg:InstructionRegister|Instr15_0[4]  ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 22.851 ns  ; Registrador:PC|Saida[3]                     ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 22.831 ns  ; Registrador:B|Saida[2]                      ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 22.809 ns  ; Registrador:B|Saida[5]                      ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 22.776 ns  ; Registrador:B|Saida[3]                      ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 22.751 ns  ; Registrador:A|Saida[5]                      ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 22.741 ns  ; Instr_Reg:InstructionRegister|Instr15_0[2]  ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 22.738 ns  ; Instr_Reg:InstructionRegister|Instr15_0[7]  ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 22.724 ns  ; Instr_Reg:InstructionRegister|Instr15_0[9]  ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 22.717 ns  ; Instr_Reg:InstructionRegister|Instr15_0[5]  ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 22.714 ns  ; Registrador:B|Saida[8]                      ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 22.685 ns  ; Registrador:B|Saida[7]                      ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 22.650 ns  ; Registrador:A|Saida[6]                      ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 22.540 ns  ; Registrador:A|Saida[2]                      ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 22.534 ns  ; Registrador:B|Saida[9]                      ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 22.493 ns  ; Instr_Reg:InstructionRegister|Instr15_0[6]  ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 22.475 ns  ; Registrador:B|Saida[6]~DUPLICATE            ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 22.439 ns  ; Registrador:PC|Saida[7]                     ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 22.425 ns  ; Registrador:PC|Saida[2]                     ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 22.340 ns  ; Registrador:B|Saida[4]                      ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 22.309 ns  ; Instr_Reg:InstructionRegister|Instr15_0[4]  ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 22.306 ns  ; Registrador:PC|Saida[3]                     ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 22.250 ns  ; Registrador:PC|Saida[4]                     ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 22.245 ns  ; Registrador:A|Saida[8]                      ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 22.206 ns  ; Registrador:A|Saida[5]                      ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 22.193 ns  ; Instr_Reg:InstructionRegister|Instr15_0[7]  ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 22.179 ns  ; Instr_Reg:InstructionRegister|Instr15_0[9]  ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 22.169 ns  ; Registrador:B|Saida[8]                      ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 22.140 ns  ; Registrador:B|Saida[7]                      ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 22.105 ns  ; Registrador:A|Saida[6]                      ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 22.096 ns  ; Registrador:PC|Saida[5]                     ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 22.076 ns  ; Registrador:A|Saida[7]                      ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 21.988 ns  ; Registrador:PC|Saida[6]                     ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 21.948 ns  ; Instr_Reg:InstructionRegister|Instr15_0[6]  ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 21.930 ns  ; Registrador:B|Saida[6]~DUPLICATE            ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 21.894 ns  ; Registrador:PC|Saida[7]                     ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 21.806 ns  ; Registrador:A|Saida[4]                      ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 21.759 ns  ; Registrador:PC|Saida[8]                     ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 21.754 ns  ; Instr_Reg:InstructionRegister|Instr15_0[11] ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 21.705 ns  ; Registrador:PC|Saida[4]                     ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 21.700 ns  ; Registrador:A|Saida[8]                      ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 21.690 ns  ; Registrador:B|Saida[10]                     ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 21.638 ns  ; Instr_Reg:InstructionRegister|Instr15_0[8]  ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 21.595 ns  ; Registrador:A|Saida[11]                     ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 21.562 ns  ; Instr_Reg:InstructionRegister|Instr15_0[10] ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 21.551 ns  ; Registrador:PC|Saida[9]                     ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 21.551 ns  ; Registrador:PC|Saida[5]                     ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 21.531 ns  ; Registrador:A|Saida[7]                      ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 21.443 ns  ; Registrador:PC|Saida[6]                     ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 21.412 ns  ; Registrador:B|Saida[11]                     ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 21.385 ns  ; Registrador:A|Saida[10]                     ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 21.279 ns  ; Registrador:A|Saida[9]                      ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 21.276 ns  ; Registrador:PC|Saida[11]                    ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 21.261 ns  ; Registrador:A|Saida[4]                      ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 21.214 ns  ; Registrador:PC|Saida[8]                     ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 21.209 ns  ; Instr_Reg:InstructionRegister|Instr15_0[11] ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 21.145 ns  ; Registrador:B|Saida[10]                     ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 21.104 ns  ; Instr_Reg:InstructionRegister|Instr15_0[13] ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 21.093 ns  ; Instr_Reg:InstructionRegister|Instr15_0[8]  ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 21.050 ns  ; Registrador:A|Saida[11]                     ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 21.017 ns  ; Instr_Reg:InstructionRegister|Instr15_0[10] ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 21.006 ns  ; Registrador:PC|Saida[9]                     ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 20.908 ns  ; Registrador:B|Saida[13]                     ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 20.867 ns  ; Registrador:B|Saida[11]                     ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 20.840 ns  ; Registrador:A|Saida[10]                     ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 20.773 ns  ; ControlUnit:ControlUnit|state.Slt           ; MenorQue            ; clock      ;
; N/A                                     ; None                                                ; 20.734 ns  ; Registrador:A|Saida[9]                      ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 20.731 ns  ; Registrador:PC|Saida[11]                    ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 20.693 ns  ; Registrador:PC|Saida[10]                    ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 20.677 ns  ; ControlUnit:ControlUnit|state.Slt           ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 20.628 ns  ; ControlUnit:ControlUnit|state.Start         ; MenorQue            ; clock      ;
; N/A                                     ; None                                                ; 20.602 ns  ; Registrador:B|Saida[17]                     ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 20.571 ns  ; ControlUnit:ControlUnit|state.Add           ; MenorQue            ; clock      ;
; N/A                                     ; None                                                ; 20.559 ns  ; Instr_Reg:InstructionRegister|Instr15_0[13] ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 20.532 ns  ; ControlUnit:ControlUnit|state.Start         ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 20.498 ns  ; ControlUnit:ControlUnit|state.And           ; MenorQue            ; clock      ;
; N/A                                     ; None                                                ; 20.475 ns  ; ControlUnit:ControlUnit|state.Add           ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 20.460 ns  ; Instr_Reg:InstructionRegister|Instr15_0[12] ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 20.409 ns  ; Registrador:A|Saida[0]                      ; MenorQue            ; clock      ;
; N/A                                     ; None                                                ; 20.402 ns  ; ControlUnit:ControlUnit|state.And           ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 20.377 ns  ; ControlUnit:ControlUnit|state.Break         ; MenorQue            ; clock      ;
; N/A                                     ; None                                                ; 20.371 ns  ; ControlUnit:ControlUnit|state.Sub           ; MenorQue            ; clock      ;
; N/A                                     ; None                                                ; 20.363 ns  ; Registrador:B|Saida[13]                     ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 20.362 ns  ; ControlUnit:ControlUnit|state.Addi          ; MenorQue            ; clock      ;
; N/A                                     ; None                                                ; 20.323 ns  ; Instr_Reg:InstructionRegister|Instr15_0[0]  ; MenorQue            ; clock      ;
; N/A                                     ; None                                                ; 20.313 ns  ; Registrador:A|Saida[0]                      ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 20.305 ns  ; Registrador:B|Saida[12]                     ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 20.284 ns  ; Registrador:B|Saida[16]                     ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 20.281 ns  ; ControlUnit:ControlUnit|state.Break         ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 20.280 ns  ; Registrador:A|Saida[15]                     ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 20.275 ns  ; ControlUnit:ControlUnit|state.Sub           ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 20.266 ns  ; ControlUnit:ControlUnit|state.Addi          ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 20.227 ns  ; Instr_Reg:InstructionRegister|Instr15_0[0]  ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 20.211 ns  ; Registrador:PC|Saida[0]                     ; MenorQue            ; clock      ;
; N/A                                     ; None                                                ; 20.180 ns  ; Registrador:PC|Saida[5]~DUPLICATE           ; MenorQue            ; clock      ;
; N/A                                     ; None                                                ; 20.154 ns  ; Registrador:B|Saida[0]                      ; MenorQue            ; clock      ;
; N/A                                     ; None                                                ; 20.148 ns  ; Registrador:PC|Saida[10]                    ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 20.115 ns  ; Registrador:PC|Saida[0]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 20.113 ns  ; Instr_Reg:InstructionRegister|Instr15_0[15] ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 20.084 ns  ; Registrador:PC|Saida[5]~DUPLICATE           ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 20.058 ns  ; Registrador:B|Saida[0]                      ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 20.057 ns  ; Registrador:B|Saida[17]                     ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 19.983 ns  ; Registrador:B|Saida[15]                     ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 19.976 ns  ; Registrador:A|Saida[3]                      ; MenorQue            ; clock      ;
; N/A                                     ; None                                                ; 19.967 ns  ; Instr_Reg:InstructionRegister|Instr15_0[3]  ; MenorQue            ; clock      ;
; N/A                                     ; None                                                ; 19.915 ns  ; Instr_Reg:InstructionRegister|Instr15_0[12] ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 19.890 ns  ; Registrador:B|Saida[2]                      ; MenorQue            ; clock      ;
; N/A                                     ; None                                                ; 19.880 ns  ; Registrador:A|Saida[3]                      ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 19.875 ns  ; Registrador:A|Saida[19]                     ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 19.871 ns  ; Instr_Reg:InstructionRegister|Instr15_0[3]  ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 19.868 ns  ; Registrador:B|Saida[5]                      ; MenorQue            ; clock      ;
; N/A                                     ; None                                                ; 19.861 ns  ; Registrador:B|Saida[18]                     ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 19.848 ns  ; Registrador:A|Saida[12]                     ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 19.835 ns  ; Registrador:B|Saida[3]                      ; MenorQue            ; clock      ;
; N/A                                     ; None                                                ; 19.800 ns  ; Instr_Reg:InstructionRegister|Instr15_0[2]  ; MenorQue            ; clock      ;
; N/A                                     ; None                                                ; 19.798 ns  ; Registrador:B|Saida[1]                      ; MenorQue            ; clock      ;
; N/A                                     ; None                                                ; 19.794 ns  ; Registrador:B|Saida[2]                      ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 19.776 ns  ; Instr_Reg:InstructionRegister|Instr15_0[5]  ; MenorQue            ; clock      ;
; N/A                                     ; None                                                ; 19.772 ns  ; Registrador:B|Saida[5]                      ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 19.760 ns  ; Registrador:B|Saida[12]                     ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 19.760 ns  ; Registrador:A|Saida[1]                      ; MenorQue            ; clock      ;
; N/A                                     ; None                                                ; 19.756 ns  ; Registrador:PC|Saida[1]                     ; MenorQue            ; clock      ;
; N/A                                     ; None                                                ; 19.739 ns  ; Registrador:B|Saida[16]                     ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 19.739 ns  ; Registrador:B|Saida[3]                      ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 19.735 ns  ; Registrador:A|Saida[15]                     ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 19.722 ns  ; Instr_Reg:InstructionRegister|Instr15_0[1]  ; MenorQue            ; clock      ;
; N/A                                     ; None                                                ; 19.704 ns  ; Instr_Reg:InstructionRegister|Instr15_0[2]  ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 19.702 ns  ; Registrador:B|Saida[1]                      ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 19.680 ns  ; Instr_Reg:InstructionRegister|Instr15_0[5]  ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 19.664 ns  ; Registrador:A|Saida[1]                      ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 19.660 ns  ; Registrador:PC|Saida[1]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 19.633 ns  ; Registrador:PC|Saida[12]                    ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 19.626 ns  ; Instr_Reg:InstructionRegister|Instr15_0[1]  ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 19.599 ns  ; Registrador:A|Saida[2]                      ; MenorQue            ; clock      ;
; N/A                                     ; None                                                ; 19.593 ns  ; Registrador:B|Saida[9]                      ; MenorQue            ; clock      ;
; N/A                                     ; None                                                ; 19.573 ns  ; Registrador:B|Saida[21]                     ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 19.568 ns  ; Instr_Reg:InstructionRegister|Instr15_0[15] ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 19.542 ns  ; Registrador:B|Saida[19]                     ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 19.516 ns  ; Registrador:A|Saida[14]                     ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 19.503 ns  ; Registrador:A|Saida[2]                      ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 19.499 ns  ; Instr_Reg:InstructionRegister|Instr15_0[14] ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 19.497 ns  ; Registrador:B|Saida[9]                      ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 19.484 ns  ; Registrador:PC|Saida[2]                     ; MenorQue            ; clock      ;
; N/A                                     ; None                                                ; 19.458 ns  ; Registrador:PC|Saida[13]                    ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 19.452 ns  ; Registrador:B|Saida[14]                     ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 19.438 ns  ; Registrador:B|Saida[15]                     ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 19.399 ns  ; Registrador:B|Saida[4]                      ; MenorQue            ; clock      ;
; N/A                                     ; None                                                ; 19.388 ns  ; Registrador:PC|Saida[2]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 19.368 ns  ; Instr_Reg:InstructionRegister|Instr15_0[4]  ; MenorQue            ; clock      ;
; N/A                                     ; None                                                ; 19.365 ns  ; Registrador:PC|Saida[3]                     ; MenorQue            ; clock      ;
; N/A                                     ; None                                                ; 19.345 ns  ; Registrador:A|Saida[13]                     ; MaiorQue            ; clock      ;
; N/A                                     ; None                                                ; 19.330 ns  ; Registrador:A|Saida[19]                     ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 19.316 ns  ; Registrador:B|Saida[18]                     ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 19.303 ns  ; Registrador:A|Saida[12]                     ; Igual               ; clock      ;
; N/A                                     ; None                                                ; 19.303 ns  ; Registrador:B|Saida[4]                      ; MenorQueExtended[0] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                             ;                     ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------+---------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri May 17 10:35:20 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PQP -c PQP --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "ControlUnit:ControlUnit|nextstate.SrlOp_617" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SravWriteReg_641" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SraOp_717" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SravOp_654" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SraWriteReg_704" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllvWriteReg_741" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SrlWriteReg_604" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllWriteReg_765" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Srav_665" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sllv_752" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WaitMemRead2_857" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sll_776" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sra_728" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Srl_628" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllvOp_691" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllOp_678" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Jr_787" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WaitMemRead_942" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Slt_591" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Decode_929" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Rte_798" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInPC_811" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Start_955" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.And_844" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Break_822" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sub_833" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Addi_879" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Add_916" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInReg_905" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInRegAddi_870" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Wait_892" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 20 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr15~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr15~1" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[2]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[4]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[5]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[0]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[1]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[0]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[4]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr15~2" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Decoder0~0" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[2]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[5]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|nextstate.SraWriteReg~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Equal0~0" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[3]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[1]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[3]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector59~0" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.Decode" as buffer
Info: Clock "clock" has Internal fmax of 63.96 MHz between source register "ControlUnit:ControlUnit|nextstate.Sra_728" and destination register "ControlUnit:ControlUnit|state.Sra" (period= 15.634 ns)
    Info: + Longest register to register delay is 0.897 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X5_Y14_N2; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.Sra_728'
        Info: 2: + IC(0.483 ns) + CELL(0.414 ns) = 0.897 ns; Loc. = LCFF_X5_Y14_N1; Fanout = 3; REG Node = 'ControlUnit:ControlUnit|state.Sra'
        Info: Total cell delay = 0.414 ns ( 46.15 % )
        Info: Total interconnect delay = 0.483 ns ( 53.85 % )
    Info: - Smallest clock skew is -6.799 ns
        Info: + Shortest clock path from clock "clock" to destination register is 3.310 ns
            Info: 1: + IC(0.000 ns) + CELL(1.127 ns) = 1.127 ns; Loc. = PIN_P23; Fanout = 14; CLK Node = 'clock'
            Info: 2: + IC(0.459 ns) + CELL(0.000 ns) = 1.586 ns; Loc. = CLKCTRL_G3; Fanout = 1397; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.896 ns) + CELL(0.828 ns) = 3.310 ns; Loc. = LCFF_X5_Y14_N1; Fanout = 3; REG Node = 'ControlUnit:ControlUnit|state.Sra'
            Info: Total cell delay = 1.955 ns ( 59.06 % )
            Info: Total interconnect delay = 1.355 ns ( 40.94 % )
        Info: - Longest clock path from clock "clock" to source register is 10.109 ns
            Info: 1: + IC(0.000 ns) + CELL(1.127 ns) = 1.127 ns; Loc. = PIN_P23; Fanout = 14; CLK Node = 'clock'
            Info: 2: + IC(1.785 ns) + CELL(0.955 ns) = 3.867 ns; Loc. = LCFF_X11_Y13_N15; Fanout = 16; REG Node = 'Instr_Reg:InstructionRegister|Instr15_0[2]'
            Info: 3: + IC(0.853 ns) + CELL(0.464 ns) = 5.184 ns; Loc. = LCCOMB_X7_Y13_N4; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|WideOr15~1'
            Info: 4: + IC(0.322 ns) + CELL(0.306 ns) = 5.812 ns; Loc. = LCCOMB_X7_Y13_N26; Fanout = 2; COMB Node = 'ControlUnit:ControlUnit|WideOr15~2'
            Info: 5: + IC(0.472 ns) + CELL(0.306 ns) = 6.590 ns; Loc. = LCCOMB_X6_Y13_N12; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|nextstate.SraWriteReg~0'
            Info: 6: + IC(1.743 ns) + CELL(0.000 ns) = 8.333 ns; Loc. = CLKCTRL_G2; Fanout = 13; COMB Node = 'ControlUnit:ControlUnit|nextstate.SraWriteReg~0clkctrl'
            Info: 7: + IC(1.312 ns) + CELL(0.464 ns) = 10.109 ns; Loc. = LCCOMB_X5_Y14_N2; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.Sra_728'
            Info: Total cell delay = 3.622 ns ( 35.83 % )
            Info: Total interconnect delay = 6.487 ns ( 64.17 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.121 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 103 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "ControlUnit:ControlUnit|state.SllOp" and destination pin or register "ControlUnit:ControlUnit|nextstate.SllWriteReg_765" for clock "clock" (Hold time is 5.324 ns)
    Info: + Largest clock skew is 6.095 ns
        Info: + Longest clock path from clock "clock" to destination register is 9.405 ns
            Info: 1: + IC(0.000 ns) + CELL(1.127 ns) = 1.127 ns; Loc. = PIN_P23; Fanout = 14; CLK Node = 'clock'
            Info: 2: + IC(1.785 ns) + CELL(0.955 ns) = 3.867 ns; Loc. = LCFF_X11_Y13_N15; Fanout = 16; REG Node = 'Instr_Reg:InstructionRegister|Instr15_0[2]'
            Info: 3: + IC(0.853 ns) + CELL(0.464 ns) = 5.184 ns; Loc. = LCCOMB_X7_Y13_N4; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|WideOr15~1'
            Info: 4: + IC(0.322 ns) + CELL(0.306 ns) = 5.812 ns; Loc. = LCCOMB_X7_Y13_N26; Fanout = 2; COMB Node = 'ControlUnit:ControlUnit|WideOr15~2'
            Info: 5: + IC(0.413 ns) + CELL(0.071 ns) = 6.296 ns; Loc. = LCCOMB_X6_Y13_N26; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|Selector59~0'
            Info: 6: + IC(1.770 ns) + CELL(0.000 ns) = 8.066 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'ControlUnit:ControlUnit|Selector59~0clkctrl'
            Info: 7: + IC(1.268 ns) + CELL(0.071 ns) = 9.405 ns; Loc. = LCCOMB_X5_Y14_N18; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.SllWriteReg_765'
            Info: Total cell delay = 2.994 ns ( 31.83 % )
            Info: Total interconnect delay = 6.411 ns ( 68.17 % )
        Info: - Shortest clock path from clock "clock" to source register is 3.310 ns
            Info: 1: + IC(0.000 ns) + CELL(1.127 ns) = 1.127 ns; Loc. = PIN_P23; Fanout = 14; CLK Node = 'clock'
            Info: 2: + IC(0.459 ns) + CELL(0.000 ns) = 1.586 ns; Loc. = CLKCTRL_G3; Fanout = 1397; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.896 ns) + CELL(0.828 ns) = 3.310 ns; Loc. = LCFF_X5_Y14_N11; Fanout = 4; REG Node = 'ControlUnit:ControlUnit|state.SllOp'
            Info: Total cell delay = 1.955 ns ( 59.06 % )
            Info: Total interconnect delay = 1.355 ns ( 40.94 % )
    Info: - Micro clock to output delay of source is 0.127 ns
    Info: - Shortest register to register delay is 0.644 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y14_N11; Fanout = 4; REG Node = 'ControlUnit:ControlUnit|state.SllOp'
        Info: 2: + IC(0.338 ns) + CELL(0.306 ns) = 0.644 ns; Loc. = LCCOMB_X5_Y14_N18; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.SllWriteReg_765'
        Info: Total cell delay = 0.306 ns ( 47.52 % )
        Info: Total interconnect delay = 0.338 ns ( 52.48 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tco from clock "clock" to destination pin "MaiorQue" through register "ControlUnit:ControlUnit|state.Slt" is 26.402 ns
    Info: + Longest clock path from clock "clock" to source register is 3.326 ns
        Info: 1: + IC(0.000 ns) + CELL(1.127 ns) = 1.127 ns; Loc. = PIN_P23; Fanout = 14; CLK Node = 'clock'
        Info: 2: + IC(0.459 ns) + CELL(0.000 ns) = 1.586 ns; Loc. = CLKCTRL_G3; Fanout = 1397; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.912 ns) + CELL(0.828 ns) = 3.326 ns; Loc. = LCFF_X10_Y13_N23; Fanout = 48; REG Node = 'ControlUnit:ControlUnit|state.Slt'
        Info: Total cell delay = 1.955 ns ( 58.78 % )
        Info: Total interconnect delay = 1.371 ns ( 41.22 % )
    Info: + Micro clock to output delay of source is 0.127 ns
    Info: + Longest register to pin delay is 22.949 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y13_N23; Fanout = 48; REG Node = 'ControlUnit:ControlUnit|state.Slt'
        Info: 2: + IC(0.528 ns) + CELL(0.490 ns) = 1.018 ns; Loc. = LCCOMB_X10_Y13_N6; Fanout = 40; COMB Node = 'ControlUnit:ControlUnit|WideOr19'
        Info: 3: + IC(2.339 ns) + CELL(0.071 ns) = 3.428 ns; Loc. = LCCOMB_X10_Y14_N2; Fanout = 3; COMB Node = 'MuxALUSrcA:MuxALUSrcA|Mux31~0'
        Info: 4: + IC(1.659 ns) + CELL(0.364 ns) = 5.451 ns; Loc. = LCCOMB_X18_Y12_N20; Fanout = 1; COMB Node = 'Ula32:ULA|Igual~0'
        Info: 5: + IC(0.982 ns) + CELL(0.306 ns) = 6.739 ns; Loc. = LCCOMB_X10_Y12_N24; Fanout = 1; COMB Node = 'Ula32:ULA|Igual~1'
        Info: 6: + IC(0.343 ns) + CELL(0.478 ns) = 7.560 ns; Loc. = LCCOMB_X10_Y12_N14; Fanout = 1; COMB Node = 'Ula32:ULA|Igual~2'
        Info: 7: + IC(1.518 ns) + CELL(0.490 ns) = 9.568 ns; Loc. = LCCOMB_X9_Y16_N8; Fanout = 1; COMB Node = 'Ula32:ULA|Igual~3'
        Info: 8: + IC(0.284 ns) + CELL(0.302 ns) = 10.154 ns; Loc. = LCCOMB_X9_Y16_N14; Fanout = 1; COMB Node = 'Ula32:ULA|Igual~4'
        Info: 9: + IC(0.859 ns) + CELL(0.490 ns) = 11.503 ns; Loc. = LCCOMB_X10_Y17_N18; Fanout = 1; COMB Node = 'Ula32:ULA|Igual~5'
        Info: 10: + IC(0.798 ns) + CELL(0.464 ns) = 12.765 ns; Loc. = LCCOMB_X10_Y18_N14; Fanout = 1; COMB Node = 'Ula32:ULA|Igual~6'
        Info: 11: + IC(0.806 ns) + CELL(0.306 ns) = 13.877 ns; Loc. = LCCOMB_X10_Y19_N14; Fanout = 1; COMB Node = 'Ula32:ULA|Igual~7'
        Info: 12: + IC(0.396 ns) + CELL(0.071 ns) = 14.344 ns; Loc. = LCCOMB_X9_Y19_N2; Fanout = 1; COMB Node = 'Ula32:ULA|Igual~8'
        Info: 13: + IC(1.284 ns) + CELL(0.071 ns) = 15.699 ns; Loc. = LCCOMB_X14_Y17_N12; Fanout = 1; COMB Node = 'Ula32:ULA|Igual~9'
        Info: 14: + IC(0.757 ns) + CELL(0.306 ns) = 16.762 ns; Loc. = LCCOMB_X11_Y17_N12; Fanout = 2; COMB Node = 'Ula32:ULA|Igual~10'
        Info: 15: + IC(0.753 ns) + CELL(0.364 ns) = 17.879 ns; Loc. = LCCOMB_X9_Y17_N30; Fanout = 1; COMB Node = 'Ula32:ULA|Maior~0'
        Info: 16: + IC(2.657 ns) + CELL(2.413 ns) = 22.949 ns; Loc. = PIN_AF21; Fanout = 0; PIN Node = 'MaiorQue'
        Info: Total cell delay = 6.986 ns ( 30.44 % )
        Info: Total interconnect delay = 15.963 ns ( 69.56 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 35 warnings
    Info: Peak virtual memory: 253 megabytes
    Info: Processing ended: Fri May 17 10:35:21 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


