// Seed: 298190769
`resetall `timescale 1 ps / 1 ps `timescale 1ps / 1ps
module module_0 #(
    parameter id_12 = 32'd57,
    parameter id_23 = 32'd24,
    parameter id_8  = 32'd95,
    parameter id_9  = 32'd82
) (
    output id_1,
    input reg id_2,
    input logic id_3,
    output id_4,
    output id_5,
    input logic id_6,
    input string id_7,
    input logic _id_8,
    input _id_9,
    input reg id_10
);
  assign id_9[id_8*1] = 1;
  logic id_11, _id_12, id_13;
  assign id_12 = 1;
  always if ("") @(1'b0) id_2 <= id_10[id_12 : id_9==id_8];
  reg id_14;
  logic id_15 (
      "",
      id_7,
      id_1 != 1,
      id_10
  );
  assign id_15 = 1;
  assign id_7  = id_14;
  always
    if (id_14);
    else id_10[1'b0||1] <= id_4;
  reg id_16, id_17, id_18;
  assign id_4[1] = id_4;
  always id_14 = id_5;
  assign id_3 = 1'b0;
  logic id_19, id_20, id_21;
  logic id_22, _id_23;
  logic id_24 = 1;
  logic id_25;
  assign id_16 = 1;
  logic id_26;
  logic id_27;
  logic id_28 = id_9;
  assign id_4[id_23/1'b0] = 1;
  reg id_29;
  always @(posedge id_2) id_29[1] <= id_18;
  type_47(
      .id_0(1), .id_1(1'b0), .id_2(1'b0)
  );
endmodule
`define pp_1 0
`define pp_2 0
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  output id_26;
  output id_25;
  output id_24;
  output id_23;
  input id_22;
  output id_21;
  output id_20;
  output id_19;
  output id_18;
  input id_17;
  output id_16;
  input id_15;
  input id_14;
  output id_13;
  output id_12;
  output id_11;
  output id_10;
  output id_9;
  input id_8;
  output id_7;
  input id_6;
  output id_5;
  output id_4;
  input id_3;
  output id_2;
  input id_1;
  assign id_16 = id_10;
endmodule
