/*
 Copyright 2007-2013 Broadcom Corp. All Rights Reserved.

 <:label-BRCM:2013:DUAL/GPL:standard
 
 This program is free software; you can redistribute it and/or modify
 it under the terms of the GNU General Public License, version 2, as published by
 the Free Software Foundation (the "GPL").
 
 This program is distributed in the hope that it will be useful,
 but WITHOUT ANY WARRANTY; without even the implied warranty of
 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 GNU General Public License for more details.
 
 
 A copy of the GPL is available at http://www.broadcom.com/licenses/GPLv2.php, or by
 writing to the Free Software Foundation, Inc., 59 Temple Place - Suite 330,
 Boston, MA 02111-1307, USA.
 
 :>
*/
#define _BCMENET_LOCAL_

#if defined(CONFIG_BCM963138) || defined(CONFIG_BCM963148) || defined(CONFIG_BCM96838) || defined(CONFIG_BCM96848)
#define CONFIG_BCM_UNIMAC_EEE
#endif

#if defined(CONFIG_BCM96318) || defined(CONFIG_BCM963381) || defined(CONFIG_BCM96848)
#define CONFIG_BCM_EPHY_EEE
#endif

#include <bcm_map_part.h>
#include "bcmenet.h"
#include "bcmmii.h"
#include "ethsw.h"
#include "bcmsw.h"
#if defined (CONFIG_BCM96838)
#include "egphy_drv_impl1.h"
#elif defined (CONFIG_BCM96848)
#include "egphy_drv_impl2.h"
#endif
#include "ethsw_phy.h"
#if defined(CONFIG_BCM_UNIMAC_EEE)
#include "unimac/unimac_drv.h"
#include "pmc/clk_rst.h"
#endif

#include "eth_pwrmngt.h"

extern struct semaphore bcm_ethlock_switch_config;
extern BcmEnet_devctrl *pVnetDev0_g;

#if !defined(CONFIG_BCM96838) && !defined(CONFIG_BCM96848)
static uint32 ephy_forced_pwr_down_status = 0;
extern atomic_t phy_write_ref_cnt;
extern atomic_t phy_read_ref_cnt;
#endif

#define CORE_SHD1C_05 0x15
#define CORE_SHD1C_0A 0x1a

#if defined(CONFIG_BCM963268)
#define NUM_INT_EPHYS 3
#define NUM_INT_GPHYS 1
#define EPHY_BASE_PHYID 1
#define GPHY_BASE_PHYID (EPHY_BASE_PHYID + NUM_INT_EPHYS)
#elif defined(CONFIG_BCM96838)
#define NUM_INT_EPHYS 0
#define NUM_INT_GPHYS 4
#define NUM_INT_UNIMAC     NUM_INT_GPHYS
#define GPHY_BASE_PHYID 1
#elif defined(CONFIG_BCM96848)
#define NUM_INT_EPHYS 2
#define NUM_INT_GPHYS 2
#define NUM_INT_UNIMAC  (NUM_INT_EPHYS + NUM_INT_GPHYS)
#define GPHY_BASE_PHYID 1
#define EPHY_BASE_PHYID (GPHY_BASE_PHYID + NUM_INT_GPHYS)
#elif defined(CONFIG_BCM963138) || defined(CONFIG_BCM963148)
#define NUM_INT_EPHYS 0
#define NUM_INT_GPHYS 1 // Only one can be associated with UNIMAC
#define NUM_INT_UNIMAC 1
#define GPHY_BASE_PHYID ((ETHSW_REG->sphy_ctrl&ETHSW_SPHY_CTRL_PHYAD_MASK)>>ETHSW_SPHY_CTRL_PHYAD_SHIFT)
#define QGPHY_CTRL_MASK 0xf
#define STARFIGHTER2_UNIT 1
#elif defined(CONFIG_BCM963381)
#define NUM_INT_EPHYS 4
#define NUM_INT_GPHYS 0
#define EPHY_BASE_PHYID (MISC_REG->EphyPhyAd & EPHY_PHYAD_MASK)
#else
#define NUM_INT_EPHYS 4
#define NUM_INT_GPHYS 0
#define EPHY_BASE_PHYID 1
#endif
#define NUM_INT_PHYS (NUM_INT_EPHYS + NUM_INT_GPHYS)


/*
 * Ethernet Auto-Power-Down Features
 */

#if defined(CONFIG_BCM_ETH_PWRSAVE)
static unsigned int  eth_auto_power_down_enabled = 1;
#else
static unsigned int  eth_auto_power_down_enabled = 0;
#endif

#if defined(CONFIG_BCM_ETH_PWRSAVE)
#if defined(CONFIG_BCM96362) ||  defined(CONFIG_BCM96328) ||   defined(CONFIG_BCM96318) ||    defined(CONFIG_BCM963268) ||     defined(CONFIG_BCM963381)
extern spinlock_t bcmsw_pll_control_lock;
#endif
#if !defined(CONFIG_BCM_ETH_HWAPD_PWRSAVE)
static uint32 ephy_pwr_down_status = 0;
#endif
#endif

/* Deep Green Mode enabled flag currently tied to the WebGUI's "Advanced Setup -> Power Management -> Ethernet Auto Power Down & Sleep" checkbox */
#if defined(CONFIG_BCM_ETH_DEEP_GREEN_MODE)
static int deep_green_mode_enabled = 1;      //Keep track of whether Deep Green Mode feature is enabled/disabled
static int deep_green_mode_activated = 0;    //Keep track of whether Deep Green Mode feature is activated/deactivated (DGM is activated when the feature is enabled and all ports are disconnected)
#endif


int ethsw_shutdown_unused_macs(BcmEnet_devctrl *pDevCtrl)
{
#if defined(STAR_FIGHTER2)
    unsigned int i;
    int phys_port;
    uint32 reg_val32, field_val32 = 0;

    /* Determine bitmask of unused ports */
    for (i = 0; i < MAX_SWITCH_PORTS; i++) {
        phys_port = i;
        /* Check if the port is not in the portmap */
        if ((pDevCtrl->EnetInfo[STARFIGHTER2_UNIT].sw.port_map & (1U<<phys_port)) == 0) {
            field_val32 |= (1U<<phys_port);
        }
        //printk("%s MAC TX/RX on unit=%d, port=%d\n", ((pDevCtrl->EnetInfo[unit].sw.port_map & (1U<<phys_port)) == 0)?"DISABLED":"enabled", unit, phys_port);
    }

    /* Disable unused ports' MAC TX/RX clocks via LOW POWER EXPANSION register */
    extsw_rreg_wrap(PAGE_CONTROL, REG_LOW_POWER_EXP1, &reg_val32, 4);
    reg_val32 &= ~REG_LOW_POWER_EXP1_SLEEP_MACCLK_PORT_MASK;
    reg_val32 |= (field_val32 << REG_LOW_POWER_EXP1_SLEEP_MACCLK_PORT_SHIFT);
    extsw_wreg_wrap(PAGE_CONTROL, REG_LOW_POWER_EXP1, &reg_val32, 4);

    //printk("REG_LOW_POWER_EXP1 reg_val32 = 0x%08X\n", (unsigned int)reg_val32);
#endif
    return 0;
}


int ethsw_shutdown_unused_phys(void)
{
#if defined(CONFIG_BCM963268) || defined(CONFIG_BCM96362) || defined(CONFIG_BCM96318) || defined(CONFIG_BCM963381)
    BcmEnet_devctrl *pVnetDev0 = (BcmEnet_devctrl *) netdev_priv(vnet_dev[0]);
    unsigned int portmap, i;
    unsigned int count = 0;

    portmap = pVnetDev0->EnetInfo[0].sw.port_map;

    for (i = 0; i < NUM_INT_EPHYS; i++) {
        if ((portmap & (1U<<i)) == 0) {
            /* Shut down unused EPHY ports completely */
#if defined(CONFIG_BCM963381)
            MISC_REG->EphyPwrMgnt |= EPHY_PWR_DOWN_ALL_0 >> (i*EPHY_PWR_DOWN_SHIFT_FACTOR);
#elif defined (EPHY_PWR_DOWN_ALL_1)
            GPIO->RoboswEphyCtrl |= EPHY_PWR_DOWN_ALL_1 << (i*EPHY_PWR_DOWN_SHIFT_FACTOR);
#endif
#if defined (CONFIG_BCM96318)
            PLL_PWR->PllPwrControlIddqCtrl |= IDDQ_EPHY0 << i;
#endif            
            count ++;
        }
    }
    if (count == NUM_INT_EPHYS) {
#if defined(CONFIG_BCM963381)
        MISC_REG->EphyPwrMgnt |= EPHY_PWR_DOWN_BIAS;
#elif defined(EPHY_PWR_DOWN_BIAS)
        GPIO->RoboswEphyCtrl |= EPHY_PWR_DOWN_BIAS;
#endif
    }
#elif defined(CONFIG_BCM963138) || defined(CONFIG_BCM963148)
    unsigned int port_map, unit, base_phy_id, sgphy_id, phy_ctrl, crossbar_port, phy_port;
    int phy_id;
    unsigned int qphy_map = QGPHY_CTRL_MASK;  //Keep track of which QGPHY ports are *not* in use (bitmask where 1: not in use, 0: in use)
    unsigned int sgphy_mask = 1;              //Keep track of if SGPHY port is *not* in use (1: not in use, 0: in use)
    ETHERNET_MAC_INFO *enetInfo = EnetGetEthernetMacInfo();

    //Search through boardparms to see which Quad-GPHY and SGPHY ports are unused
    base_phy_id = (ETHSW_REG->qphy_ctrl & ETHSW_QPHY_CTRL_PHYAD_BASE_MASK) >> ETHSW_QPHY_CTRL_PHYAD_BASE_SHIFT;
    sgphy_id    = (ETHSW_REG->sphy_ctrl & ETHSW_SPHY_CTRL_PHYAD_MASK) >> ETHSW_SPHY_CTRL_PHYAD_SHIFT;
    port_map = enet_get_consolidated_portmap();
    for (unit=0; unit < BP_MAX_ENET_MACS; unit++) {
        for (phy_port = 0; phy_port < BCMENET_MAX_PHY_PORTS; phy_port++) {
            phy_id = BP_PHY_ID_NOT_SPECIFIED;
            if (BP_IS_CROSSBAR_PORT(phy_port)) {
                crossbar_port = BP_PHY_PORT_TO_CROSSBAR_PORT(phy_port);
                if (!BP_IS_CROSSBAR_PORT_DEFINED(enetInfo[unit].sw, crossbar_port)) continue;
                phy_id = enetInfo[unit].sw.crossbar[crossbar_port].phy_id;
            } else {
                if (!(port_map & (1 << PHYSICAL_PORT_TO_LOGICAL_PORT(phy_port, unit)))) continue;
                phy_id = enetInfo[unit].sw.phy_id[phy_port];
                if (phy_id == BP_PHY_ID_NOT_SPECIFIED) continue; 
            }

            if (IsPhyConnected(phy_id) && !IsExtPhyId(phy_id)) {
                phy_id &= BCM_PHY_ID_M;
                //Found that we're using this QGPHY port's PHY_ID
                if (phy_id >= base_phy_id && phy_id < base_phy_id + 4) {
                    qphy_map &= ~(1<<(phy_id-base_phy_id));  //This port is in use, so zero the bit in bitmask
                }
                //Found that we're using the SGPHY port
                if (phy_id == sgphy_id) {
                    sgphy_mask = 0;                          //This port is in use
                }
            }
        }
    }

    //Power off unused Quad-GPHY ports (or entire Quad-GPHY if all ports are unused)
    phy_ctrl = ETHSW_REG->qphy_ctrl;
    if (qphy_map == QGPHY_CTRL_MASK) {
        //if all P0-3 ports unused then fully power down entire QGPHY
        phy_ctrl |= ETHSW_QPHY_CTRL_CK25_DIS_MASK | ETHSW_QPHY_CTRL_EXT_PWR_DOWN_MASK | ETHSW_QPHY_CTRL_IDDQ_BIAS_MASK;
    } else {
        //else just power down unused ports
        phy_ctrl |= (qphy_map << ETHSW_QPHY_CTRL_EXT_PWR_DOWN_SHIFT);
    }
    ETHSW_REG->qphy_ctrl = phy_ctrl;

    //Power off SGPHY if port is unused
    if (sgphy_mask) {
        ETHSW_REG->sphy_ctrl = ETHSW_REG->sphy_ctrl | ETHSW_SPHY_CTRL_EXT_PWR_DOWN_MASK | ETHSW_SPHY_CTRL_IDDQ_BIAS_MASK;
    }
#endif
    return 0;
}

#if (CONFIG_BCM_EXT_SWITCH_TYPE == 53115) && !defined(CONFIG_BCM963138) && !defined(CONFIG_BCM963148)
static int extsw_bus_contention(int operation, int retries)
{
   static int contention_req = 0;
   uint8 val;
   int i;

   if (operation) {
      if (!contention_req) {
         val=2;
         extsw_wreg_wrap(PAGE_CONTROL, 0xa0, &val , 1);
         contention_req = 1;
      }

      for (i=0;i<retries;++i) {
         extsw_rreg_wrap(PAGE_CONTROL, 0xa0, &val , 1);
         if (val == 3) {
            return 1;
         }
      }
   } else {
      contention_req = 0;
      val=0;
      extsw_wreg_wrap(PAGE_CONTROL, 0xa0, &val , 1);
      return 1;
   }

   return 0;
}


/* This code keeps the APD compatibility bit set (register 1c, shadow 0xa, bit 8)
   when the internal 8051 on the 53125 chip clears it. If the 8051 is disabled,
   then this code does not need to run. */
void extsw_apd_set_compatibility_mode(void)
{
   uint16 v16;
   int i;
   static int port = 0;
   static int contention_req = 0;

   if (pVnetDev0_g->extSwitch->switch_id != 0x53125)
      return;

   down(&bcm_ethlock_switch_config);
   /* Only check ports that don't have a link */
   if (!(pVnetDev0_g->linkState & (1 << port)) || contention_req) {

      /* Bus contention with 8051 */
      contention_req = 1;
      if (!extsw_bus_contention(1, 3)) {
         /* We'll get it next time around */
         up(&bcm_ethlock_switch_config);
         return;
      }

      /* Check if one of the ports needs to set APD compatibility */
      v16 = MII_1C_AUTO_POWER_DOWN_SV;
      ethsw_phyport_wreg(PHYSICAL_PORT_TO_LOGICAL_PORT(port, 1), MII_REGISTER_1C, &v16);
      ethsw_phyport_rreg(PHYSICAL_PORT_TO_LOGICAL_PORT(port, 1), MII_REGISTER_1C, &v16);

      /* If one of the ports needs to be set, process all the ports */
      if (v16 == 0x2821) {
         for (i=0;i<5;i++) {
            /* Don't need to process ports that have a link */
            if (pVnetDev0_g->linkState & (1 << i))
               continue;

            /* Only change the register if it is not correctly set */
            v16 = MII_1C_AUTO_POWER_DOWN_SV;
            ethsw_phyport_wreg(PHYSICAL_PORT_TO_LOGICAL_PORT(i, 1), MII_REGISTER_1C, &v16);
            ethsw_phyport_rreg(PHYSICAL_PORT_TO_LOGICAL_PORT(i, 1), MII_REGISTER_1C, &v16);
            if (v16 == 0x2821) {
               /* Change it to 0xa921 */
               v16 = MII_1C_WRITE_ENABLE | MII_1C_AUTO_POWER_DOWN_SV | MII_1C_WAKEUP_TIMER_SEL_84
                   | MII_1C_AUTO_POWER_DOWN | MII_1C_APD_COMPATIBILITY;
               ethsw_phyport_wreg(PHYSICAL_PORT_TO_LOGICAL_PORT(i, 1), MII_REGISTER_1C, &v16);
            }
         }
      }

      /* Release bus to 8051 */
      contention_req = 0;
      extsw_bus_contention(0, 0);
   }

   if (++port > 4) {
      port = 0;
   }
   up(&bcm_ethlock_switch_config);
}
#endif

#if defined(CONFIG_BCM_ETH_HWAPD_PWRSAVE)
void ethsw_ephy_enable_apd(int phy_id, int enable)
{
    uint16 v16 = 0x7001;

    if (enable) {
        v16 |= MII_1C_AUTO_POWER_DOWN;
    }
    ethsw_ephy_shadow_write(phy_id, 1, 0x1b, &v16); 
}

void ethsw_gphy_enable_apd(int phy_id, int apd_enable, int dllapd_enable)
{
    uint16 v16;

    v16 = MII_1C_WRITE_ENABLE | MII_1C_AUTO_POWER_DOWN_SV |
          MII_1C_WAKEUP_TIMER_SEL_84 | MII_1C_APD_COMPATIBILITY;
    if (apd_enable) {
        v16 |= MII_1C_AUTO_POWER_DOWN;
    }
    ethsw_phy_wreg(phy_id, MII_REGISTER_1C, &v16);

    // Also enable DLL APD if requested, no need to support disabling
    // since this setting is dependent on APD enable/disable
    if (dllapd_enable) {
        v16 = MII_1C_RESERVED_CTRL3_SV;
        ethsw_phy_wreg(phy_id, MII_REGISTER_1C, &v16);
        ethsw_phy_rreg(phy_id, MII_REGISTER_1C, &v16);
        v16 |= MII_1C_WRITE_ENABLE | MII_1C_CLK125_OUTPUT_DIS;
        v16 &= ~MII_1C_AUTO_PWRDN_DLL_DIS; 
        ethsw_phy_wreg(phy_id, MII_REGISTER_1C, &v16);
    }
}

void ethsw_setup_hw_apd(unsigned int enable)
{
    BcmEnet_devctrl *pVnetDev0 = (BcmEnet_devctrl *) netdev_priv(vnet_dev[0]);
    unsigned int phy_id, i;
    int unit, phys_port;
    uint16 v16;

    down(&bcm_ethlock_switch_config);

    /* For each configured external PHY, enable/disable APD */
    for (i = 0; i < MAX_TOTAL_SWITCH_PORTS; i++) {
        unit = LOGICAL_PORT_TO_UNIT_NUMBER(i);
        phys_port = LOGICAL_PORT_TO_PHYSICAL_PORT(i);
        /* Check if the port is in the portmap or not */
        if ((pVnetDev0->EnetInfo[unit].sw.port_map & (1U<<phys_port)) != 0) {
            /* Check if the port is connected to a PHY or not */
            phy_id = pVnetDev0->EnetInfo[unit].sw.phy_id[phys_port];
            /* If a Phy is connected, and is external, set APD */
            if(IsPhyConnected(phy_id) && IsExtPhyId(phy_id)) {
                /* Read MII Phy Identifier, process the AC201 differently */
                ethsw_phy_rreg(phy_id, MII_PHYSID2, &v16);
                if ((v16 & BCM_PHYID_M) == (BCMAC201_PHYID2 & BCM_PHYID_M)) {
                    ethsw_ephy_enable_apd(phy_id, enable);
                } else if ((v16 & BCM_PHYID_M) != (BCM54610_PHYID2 & BCM_PHYID_M)) {
                    /* Other PHYs */
                    ethsw_gphy_enable_apd(phy_id, enable, 1);
                }
            }
        }
    }

    /* For each internal PHY (including those not in boardparms), enable/disable APD */
#if NUM_INT_EPHYS > 0
    /* EPHYs */
    for (i = EPHY_BASE_PHYID; i < EPHY_BASE_PHYID+NUM_INT_EPHYS; i++) {
        ethsw_ephy_enable_apd(i, enable);
    }
#endif

#if NUM_INT_GPHYS > 0
    /* GPHYs */
    for (i = GPHY_BASE_PHYID; i < GPHY_BASE_PHYID+NUM_INT_GPHYS; i++) {
#if defined(CONFIG_BCM963148)
        // 63148 does not support disabling of DLL on single PHY core, only enable/disable APD
        ethsw_gphy_enable_apd(i, enable, 0);
#else
        ethsw_gphy_enable_apd(i, enable, 1);
#endif
    }
#endif

#if defined(CONFIG_BCM963138) || defined(CONFIG_BCM963148)
    phy_id = (ETHSW_REG->qphy_ctrl&ETHSW_QPHY_CTRL_PHYAD_BASE_MASK)>>ETHSW_QPHY_CTRL_PHYAD_BASE_SHIFT;
    for (i = phy_id; i < phy_id + 4; i++) {
#if defined(CONFIG_BCM963148)
        // 63148 workaround for a link-up issue when all QPHY ports are disconnected
        ethsw_gphy_enable_apd(i, enable, 0);
#else
        ethsw_gphy_enable_apd(i, enable, 1);
#endif
    }
#endif

    up(&bcm_ethlock_switch_config);
    printk("Ethernet Auto Power Down and Sleep: %s\n", enable?"Enabled":"Disabled");
}
#endif

void BcmPwrMngtSetEthAutoPwrDwn(unsigned int enable, int linkState)
{
   if (eth_auto_power_down_enabled != enable) {
      eth_auto_power_down_enabled = enable;
#if defined(CONFIG_BCM_ETH_HWAPD_PWRSAVE)
      ethsw_setup_hw_apd(enable);
#else
      printk("Ethernet Auto Power Down and Sleep changed to %s\n", enable?"enabled":"disabled");
#endif
   }
}

int BcmPwrMngtGetEthAutoPwrDwn(void)
{
   return (eth_auto_power_down_enabled);
}

/* Delay in miliseconds after enabling the EPHY PLL before reading the different EPHY status      */
/* The PLL requires 400 uSec to stabilize, but Energy detection on the ports requires more time. */
/* Normally, Energy detection works when PLL is down, but a long delay (minutes) is present     */
/* for ports that are in Auto Power Down mode. 40 mSec is chosen because this is the delay      */
/* that allows EPHY to send two link pulses (or series of pulses) at 16 mSec interval                  */
#define PHY_PLL_ENABLE_DELAY 1
#define PHY_PORT_ENABLE_DELAY 40

/* Describe internal PHYs */
#if defined(CONFIG_BCM_ETH_PWRSAVE)
#if defined(CONFIG_BCM96362) ||  defined(CONFIG_BCM96328) ||   defined(CONFIG_BCM96318)
static uint64 ephy_energy_det[NUM_INT_PHYS] = {1ULL<<(INTERRUPT_ID_EPHY_ENERGY_0-INTERNAL_ISR_TABLE_OFFSET),
                                               1ULL<<(INTERRUPT_ID_EPHY_ENERGY_1-INTERNAL_ISR_TABLE_OFFSET),
                                               1ULL<<(INTERRUPT_ID_EPHY_ENERGY_2-INTERNAL_ISR_TABLE_OFFSET),
                                               1ULL<<(INTERRUPT_ID_EPHY_ENERGY_3-INTERNAL_ISR_TABLE_OFFSET)};
#if !defined(CONFIG_BCM_ETH_HWAPD_PWRSAVE)
static uint32 mdix_manual_swap = 0;
#endif

#elif defined(CONFIG_BCM963268)
static uint64 ephy_energy_det[NUM_INT_PHYS] = {1<<(INTERRUPT_ID_EPHY_ENERGY_0-INTERNAL_ISR_TABLE_OFFSET),
                                               1<<(INTERRUPT_ID_EPHY_ENERGY_1-INTERNAL_ISR_TABLE_OFFSET),
                                               1<<(INTERRUPT_ID_EPHY_ENERGY_2-INTERNAL_ISR_TABLE_OFFSET),
                                               1<<(INTERRUPT_ID_GPHY_ENERGY_0-INTERNAL_ISR_TABLE_OFFSET)};
static uint32 gphy_pwr_dwn[NUM_INT_GPHYS] =   {GPHY_LOW_PWR};
#define ROBOSWGPHYCTRL RoboswGphyCtrl
#endif

int ethsw_phy_pll_up(int ephy_and_gphy)
{
#if defined(CONFIG_BCM96362) ||  defined(CONFIG_BCM96328) ||   defined(CONFIG_BCM96318) ||    defined(CONFIG_BCM963268)
    int ephy_status_changed = 0;

#if NUM_INT_GPHYS > 0
    if (ephy_and_gphy)
    {
        int i;
        uint32 roboswGphyCtrl = GPIO->ROBOSWGPHYCTRL;

        /* Bring up internal GPHY PLLs if they are down */
        for (i = 0; i < NUM_INT_GPHYS; i++)
        {
            if ((roboswGphyCtrl & gphy_pwr_dwn[i]) && !(ephy_forced_pwr_down_status & (1<<PHYSICAL_PORT_TO_LOGICAL_PORT(i+NUM_INT_EPHYS, 0))))
            {
                roboswGphyCtrl &= ~gphy_pwr_dwn[i];
                ephy_status_changed = 1;
            }
        }
        if (ephy_status_changed) {
            GPIO->ROBOSWGPHYCTRL = roboswGphyCtrl;
        }
    }
#endif

    /* This is a safety measure in case one tries to access the EPHY */
    /* while the PLL/RoboSw is powered down */
#if defined(CONFIG_BCM96362) ||  defined(CONFIG_BCM96328)
    if (GPIO->RoboswEphyCtrl & EPHY_PWR_DOWN_DLL)
    {
        /* Wait for PLL to stabilize before reading EPHY registers */
        GPIO->RoboswEphyCtrl &= ~EPHY_PWR_DOWN_DLL;
        ephy_status_changed = 1;
    }
#elif defined(ROBOSW250_CLK_EN)
    if (!(PERF->blkEnables & ROBOSW250_CLK_EN))
    {
        /* Enable robosw clock */
#if defined(ROBOSW025_CLK_EN)
        PERF->blkEnables |= ROBOSW250_CLK_EN | ROBOSW025_CLK_EN;
#else
        PERF->blkEnables |= ROBOSW250_CLK_EN;
#endif
        ephy_status_changed = 1;
    }
#endif

    if (ephy_status_changed) {
        if (irqs_disabled() || (preempt_count() != 0)) {
            mdelay(PHY_PLL_ENABLE_DELAY);
        } else {
            msleep(PHY_PLL_ENABLE_DELAY);
        }
        return (msecs_to_jiffies(PHY_PLL_ENABLE_DELAY));
    }
#endif
    return 0;
}

uint32 ethsw_ephy_auto_power_down_wakeup(void)
{
#if defined(CONFIG_BCM96362) ||   defined(CONFIG_BCM96328) ||      defined(CONFIG_BCM96318) ||          defined(CONFIG_BCM963268)
#if !defined(CONFIG_BCM_ETH_HWAPD_PWRSAVE)
    int phy_id;
    int ephy_sleep_delay = 0;
    int ephy_status_changed = 0;
    int i;
    uint16 v16;
    BcmEnet_devctrl *priv = (BcmEnet_devctrl *) netdev_priv(vnet_dev[0]);

    /* Ensure that only this thread accesses PHY registers in this interval */
    down(&bcm_ethlock_switch_config);
#if defined(CONFIG_BCM96362) ||  defined(CONFIG_BCM96328)
   /* Prevent accesses to EPHY registers while in shadow mode */
    atomic_inc(&phy_write_ref_cnt);
    atomic_inc(&phy_read_ref_cnt);
    BcmHalInterruptDisable(INTERRUPT_ID_EPHY);
#endif

    /* Make sure EPHY PLL is up */
    ephy_sleep_delay = ethsw_phy_pll_up(1);

#if defined(CONFIG_BCM96362) ||  defined(CONFIG_BCM96328)
    /* Update counter to toggle cross-over cable detection */
    mdix_manual_swap++;
#endif

    /* Make sure all PHY Ports are up */
    for (i = 0; i < NUM_INT_PHYS; i++)
    {
        if (ephy_pwr_down_status & (1<<i) && !(ephy_forced_pwr_down_status & (1<<PHYSICAL_PORT_TO_LOGICAL_PORT(i, 0))))
        {
#if NUM_INT_GPHYS > 0
            if (i >= NUM_INT_EPHYS)
            {
                // This GPHY port was down
                // Toggle pwr down bit, register 0, bit 11
                // if it was not already down, otherwise leave it down
                phy_id = priv->EnetInfo[0].sw.phy_id[i];
                ethsw_phy_rreg(phy_id, MII_CONTROL, &v16);
                if (!(v16 & MII_CONTROL_POWER_DOWN)) {
                    v16 |= MII_CONTROL_POWER_DOWN;
                    ethsw_phy_wreg(phy_id, MII_CONTROL, &v16);
                    v16 &= ~MII_CONTROL_POWER_DOWN;
                    ethsw_phy_wreg(phy_id, MII_CONTROL, &v16);
                    ephy_status_changed = 1;
                    ephy_sleep_delay += 3;
                }
                ephy_pwr_down_status &= ~(1<<i);
            }
#endif
#if defined(CONFIG_BCM96362) ||  defined(CONFIG_BCM96328)
            /* The following is a SW implementation of APD. It is preferable now to use HW APD when available */
            {
                /* This EPHY port is down, bring it up */
                phy_id = priv->EnetInfo[0].sw.phy_id[i];
                v16 = 0x008B;
                ethsw_phy_wreg(phy_id, MII_BRCM_TEST, &v16);
#if defined(CONFIG_BCM96362) || defined(CONFIG_BCM96328)
                /* Enable Rx first */
                v16 = 0x0008;
                ethsw_phy_wreg(phy_id, 0x14, &v16);
                /* Then Tx */
                v16 = 0x0400;
                ethsw_phy_wreg(phy_id, 0x10, &v16);
                ephy_sleep_delay += 1;
#endif
                v16 = 0x000B;
                ethsw_phy_wreg(phy_id, MII_BRCM_TEST, &v16);
                ephy_pwr_down_status &= ~(1<<i);
                ephy_status_changed = 1;
                ephy_sleep_delay += 3;

                /* If the port has no energy, swap MDIX control */
                /* (cross-over/straight-through support) every second */
                if (!(PERF->IrqControl[0].IrqStatus & ephy_energy_det[i]))
                {
                    ethsw_phy_rreg(phy_id, 0x1c, &v16);
                    v16 |= 0x0800 | (mdix_manual_swap&1)?0x1000:0x0000;
                    ethsw_phy_wreg(phy_id, 0x1c, &v16);
                    ephy_sleep_delay += 2;
                }
           }
#endif
        }
    }

#if defined(CONFIG_BCM96362) ||  defined(CONFIG_BCM96328)
    atomic_dec(&phy_write_ref_cnt);
    atomic_dec(&phy_read_ref_cnt);
    BcmHalInterruptEnable(INTERRUPT_ID_EPHY);
#endif
    up(&bcm_ethlock_switch_config);

    if (ephy_status_changed)
    {
        /* Allow the ports to be enabled and transmitting link pulses */
        msleep(PHY_PORT_ENABLE_DELAY);
        ephy_sleep_delay += msecs_to_jiffies(PHY_PORT_ENABLE_DELAY);
    }

    return ephy_sleep_delay;
#else
    return ethsw_phy_pll_up(1);
#endif
#else
    return 0;
#endif
}

uint32 ethsw_ephy_auto_power_down_sleep(void)
{
#if defined(CONFIG_BCM96362) ||   defined(CONFIG_BCM96328) ||      defined(CONFIG_BCM96318) ||          defined(CONFIG_BCM963268)
    int i;
    int ephy_sleep_delay = 0;
    uint64 irqStatus = PERF->IrqControl[0].IrqStatus;
    static uint64 prevIrqStatus[4] = {0};
    static int prevIrqStatusIndex = 0;
    uint64 lastIrqStatus = 0;
    int ephy_has_energy = 0;
    BcmEnet_devctrl *priv = (BcmEnet_devctrl *) netdev_priv(vnet_dev[0]);
    int map = priv->EnetInfo[0].sw.port_map;
    int phy_id;
    uint16 v16;

    prevIrqStatus[prevIrqStatusIndex] = irqStatus;
    prevIrqStatusIndex++;
    prevIrqStatusIndex &= 0x3;
    for (i=0;i<4;i++) {
        lastIrqStatus |= prevIrqStatus[i];
    }

    if (!eth_auto_power_down_enabled)
    {
        return ephy_sleep_delay;
    }

    /* Ensure that only this thread accesses PHY registers in this interval */
    down(&bcm_ethlock_switch_config);
#if defined(CONFIG_BCM96362) ||  defined(CONFIG_BCM96328)
   /* Prevent acceses to EPHY registers while in shadow mode */
    atomic_inc(&phy_write_ref_cnt);
    atomic_inc(&phy_read_ref_cnt);
    BcmHalInterruptDisable(INTERRUPT_ID_EPHY);
#endif

    /* Turn off EPHY Ports that have no energy */
    for (i = 0; i < NUM_INT_PHYS; i++)
    {
        if (map & (1<<i))
        {
            /* Verify if the link is down, don't want to force down while the link is still up */
            phy_id = priv->EnetInfo[0].sw.phy_id[i];
            ethsw_phy_rreg(phy_id, 0x1, &v16);
            if (!(lastIrqStatus & ephy_energy_det[i]) || (!(v16&0x4) && (ephy_forced_pwr_down_status & (1<<PHYSICAL_PORT_TO_LOGICAL_PORT(i, 0)))))
            {
#if !defined(CONFIG_BCM_ETH_HWAPD_PWRSAVE) && NUM_INT_GPHYS > 0
                if (i >= NUM_INT_EPHYS)
                {
                    /* This GPHY port has no energy, bring it down */
                    GPIO->ROBOSWGPHYCTRL |= gphy_pwr_dwn[i-NUM_INT_EPHYS];
                    ephy_pwr_down_status |= (1<<i);
                }
#endif
#if defined(CONFIG_BCM96362) ||  defined(CONFIG_BCM96328)
                /* The following is a SW implementation of APD. It is preferable now to use HW APD when available */
                {
                    /* This EPHY port has no energy, bring it down */
                    v16 = 0x008B;
                    ethsw_phy_wreg(phy_id, MII_BRCM_TEST, &v16);
#if defined(CONFIG_BCM96362) || defined(CONFIG_BCM96328)
                    v16 = 0x0700;
                    ethsw_phy_wreg(phy_id, 0x10, &v16);
                    v16 = 0x6008;
                    ethsw_phy_wreg(phy_id, 0x14, &v16);
                    ephy_sleep_delay += 1;
#endif
                    v16 = 0x000B;
                    ethsw_phy_wreg(phy_id, MII_BRCM_TEST, &v16);
                    ephy_pwr_down_status |= (1<<i);
                    ephy_sleep_delay += 3;
                }
#endif
            }
            else
            {
                ephy_has_energy = 1;
            }
        }
    }

    if (priv->extSwitch->brcm_tag_type != BRCM_TYPE2) {
        /* If no energy was found on any PHY and no other switch port is linked, bring down PLL to save power */
        if (!ephy_has_energy && !priv->linkState)
        {
            unsigned long flags;
            spin_lock_irqsave(&bcmsw_pll_control_lock, flags);
#if defined(CONFIG_BCM96362) ||  defined(CONFIG_BCM96328)
            GPIO->RoboswEphyCtrl |= EPHY_PWR_DOWN_DLL;
#elif defined(ROBOSW025_CLK_EN)
            PERF->blkEnables &= ~(ROBOSW250_CLK_EN | ROBOSW025_CLK_EN);
#elif defined(ROBOSW250_CLK_EN)
            // The following line of code is found to cause system freeze on some products
            // It needs to be commented out until a different solution is found for those who
            // need the extra power savings of about 150 mWatt at AC level
            // PERF->blkEnables &= ~ROBOSW250_CLK_EN;
#endif
            spin_unlock_irqrestore(&bcmsw_pll_control_lock, flags);
        }
    }

#if defined(CONFIG_BCM96362) ||  defined(CONFIG_BCM96328)
    atomic_dec(&phy_write_ref_cnt);
    atomic_dec(&phy_read_ref_cnt);
    BcmHalInterruptEnable(INTERRUPT_ID_EPHY);
#endif
    up(&bcm_ethlock_switch_config);

    return ephy_sleep_delay;
#else
    return 0;
#endif
}
#endif

#if !defined(CONFIG_BCM96838) && !defined(CONFIG_BCM96848)
static void ethsw_switch_manage_ext_phy_power_mode(int portnumber, int power_mode)
{
    uint16 reg = 0; /* MII reg 0x00 */
    uint16 v16 = 0;
    if(!power_mode) {
        /* MII Power Down enable, forces link down */
        ethsw_phyport_rreg(portnumber, reg, &v16);
        v16 |= 0x0800;
        ethsw_phyport_wreg(portnumber, reg, &v16);
        ephy_forced_pwr_down_status |= (1<<portnumber);
    }
    else {
        /* MII Power Down disable */
        ethsw_phyport_rreg(portnumber, reg, &v16);
        v16 &= ~0x0800;
        ethsw_phyport_wreg(portnumber, reg, &v16);
        ephy_forced_pwr_down_status &= ~(1<<portnumber);
    }
    return; 
}

#if defined(CONFIG_BCM963138) || defined(CONFIG_BCM963148)
void ethsw_switch_manage_port_power_mode(int portnumber, int power_mode)
{
   ethsw_switch_manage_ext_phy_power_mode(portnumber, power_mode);
}
#else
void ethsw_switch_manage_port_power_mode(int portnumber, int power_mode)
{
   int phy_id = enet_logport_to_phyid(portnumber);
#if NUM_INT_GPHYS > 0
   int phys_port = LOGICAL_PORT_TO_PHYSICAL_PORT(portnumber);
#endif

   down(&bcm_ethlock_switch_config);

   /* external ports, GPHYs and external PHYs */
   if (IsExternalSwitchPort(portnumber) ||
#if NUM_INT_GPHYS > 0
       ((phys_port >= NUM_INT_EPHYS) && (phys_port < NUM_INT_PHYS)) ||
#endif
       (IsExtPhyId(phy_id)))
   {
       if (power_mode) {
          ethsw_switch_manage_ext_phy_power_mode(portnumber, power_mode);
       }
       else {
          uint16 v16, u16;
          // Turn off DLL APD while powering down, as it interferes with power down
          v16 = MII_1C_RESERVED_CTRL3_SV;
          ethsw_phyport_wreg(portnumber, MII_REGISTER_1C, &v16);
          ethsw_phyport_rreg(portnumber, MII_REGISTER_1C, &v16);
          v16 |= MII_1C_WRITE_ENABLE;
          u16 = v16;
          v16 |= MII_1C_AUTO_PWRDN_DLL_DIS; 
          ethsw_phyport_wreg(portnumber, MII_REGISTER_1C, &v16);

          // Now power down the port
          ethsw_switch_manage_ext_phy_power_mode(portnumber, power_mode);
          // Give time for GPHY to detect power down
          up(&bcm_ethlock_switch_config);
          msleep(1000);
          down(&bcm_ethlock_switch_config);

          // Set DLL APD to its previous setting
          ethsw_phyport_wreg(portnumber, MII_REGISTER_1C, &u16);
       }       
   }
#if NUM_INT_EPHYS > 0
   else if (portnumber < NUM_INT_EPHYS) {  /* EPHYs */
       uint16 v16 = 0;
       /* When the link is being brought up or down, the link status interrupt may occur
          before this command is completed, where the PHY is configured in shadow mode.
          We need to prevent this by disabling EPHY interrupts. The problem does not exist
          for GPHY because the link status changes in a single command.
       */
       atomic_inc(&phy_write_ref_cnt);
       atomic_inc(&phy_read_ref_cnt);
       BcmHalInterruptDisable(INTERRUPT_ID_EPHY);

       if(!power_mode) {
          /* Bring it down */
          v16 = 0x008B;
          ethsw_phy_wreg(phy_id, MII_BRCM_TEST, &v16);
          v16 = 0x0700; /* tx pwr down */
          ethsw_phy_wreg(phy_id, 0x10, &v16);
          msleep(1); /* Without this, the speed LED on 63168 stays on */
          v16 = 0x7008; /* rx pwr down & link status disable */
          ethsw_phy_wreg(phy_id, 0x14, &v16);
          v16 = 0x000B;
          ethsw_phy_wreg(phy_id, MII_BRCM_TEST, &v16);
          ephy_forced_pwr_down_status |= (1<<portnumber);
       }
       else {
          /* Bring it up */
          v16 = 0x008B;
          ethsw_phy_wreg(phy_id, MII_BRCM_TEST, &v16);
          v16 = 0x0400;
          ethsw_phy_wreg(phy_id, 0x10, &v16);
          v16 = 0x0008;
          ethsw_phy_wreg(phy_id, 0x14, &v16);
          v16 = 0x000B;
          ethsw_phy_wreg(phy_id, MII_BRCM_TEST, &v16);
          /* Restart Autoneg in case the cable was unplugged or plugged while down */
          ethsw_phy_rreg(phy_id, MII_CONTROL, &v16);
          v16 |= MII_CONTROL_RESTART_AUTONEG;
          ethsw_phy_wreg(phy_id, MII_CONTROL, &v16);
          ephy_forced_pwr_down_status &= ~(1<<portnumber);
       }

       atomic_dec(&phy_write_ref_cnt);
       atomic_dec(&phy_read_ref_cnt);
       BcmHalInterruptEnable(INTERRUPT_ID_EPHY);
   }
#endif

   up(&bcm_ethlock_switch_config);
}
#endif
EXPORT_SYMBOL(ethsw_switch_manage_port_power_mode);

int ethsw_switch_get_port_power_mode(int portnumber)
{
   return (ephy_forced_pwr_down_status & (1<<portnumber));
}
EXPORT_SYMBOL(ethsw_switch_get_port_power_mode);

#else
void ethsw_switch_manage_port_power_mode(int portnumber, int power_mode)
{
}
EXPORT_SYMBOL(ethsw_switch_manage_port_power_mode);

int ethsw_switch_get_port_power_mode(int portnumber)
{
    return 0;
}
EXPORT_SYMBOL(ethsw_switch_get_port_power_mode);

#endif


/*
 * Ethernet Deep Green Mode Features
 */
#if defined(CONFIG_BCM_ETH_DEEP_GREEN_MODE)
#if defined(STAR_FIGHTER2)
static uint32 reg_low_power_exp1;  /* Store REG_LOW_POWER_EXP1 register value before enabling Deep Green Mode so that we can restore value when disabling Deep Green Mode */
#endif


void ethsw_deep_green_mode_activate(void)
{
#if defined(STAR_FIGHTER2)
    uint32 reg_val32;

    printk("===> Activate Deep Green Mode\n");

    /* Disable IMP port */
    extsw_rreg_wrap(PAGE_CONTROL, REG_MII_PORT_CONTROL, &reg_val32, 4);
    reg_val32 |= REG_MII_PORT_CONTROL_RX_DISABLE | REG_MII_PORT_CONTROL_TX_DISABLE;
    extsw_wreg_wrap(PAGE_CONTROL, REG_MII_PORT_CONTROL, &reg_val32, 4);

    /* Disable all ports' MAC TX/RX clocks (IMPORTANT: prevent all traffic into Switch while its clock is lowered) */
    extsw_rreg_wrap(PAGE_CONTROL, REG_LOW_POWER_EXP1, &reg_val32, 4);
    reg_low_power_exp1 = reg_val32;    //Store register's value so that we can restore this value when we disable Deep Green Mode
    reg_val32 |= REG_LOW_POWER_EXP1_SLEEP_MACCLK_PORT_MASK;
    extsw_wreg_wrap(PAGE_CONTROL, REG_LOW_POWER_EXP1, &reg_val32, 4);

    /* Slow down system clock, stop port5 and port 8 mac clock */
    extsw_rreg_wrap(PAGE_CONTROL, REG_LOW_POWER_CTRL, &reg_val32, 4);
    reg_val32 |= REG_LOW_POWER_CTR_SLEEP_P8     | REG_LOW_POWER_CTR_SLEEP_P5                 |
                 REG_LOW_POWER_CTR_SLEEP_P4     | REG_LOW_POWER_CTR_TIMER_DISABLE            |
                 REG_LOW_POWER_CTR_EN_LOW_POWER | REG_LOW_POWER_CTR_LOW_POWER_DIVIDER_6P25MHZ;
    extsw_wreg_wrap(PAGE_CONTROL, REG_LOW_POWER_CTRL, &reg_val32, 4);

    /* Shut Down Channel 2 PLL */
    reg_val32 = 0x1f;
    extsw_wreg_wrap(PAGE_CONTROL, 0xdc, &reg_val32, 4);
#endif
}

void ethsw_deep_green_mode_deactivate(void)
{
#if defined(STAR_FIGHTER2)
    uint32 reg_val32;

    printk("<=== Deactivate Deep Green Mode\n");

    /* From PLL low power mode to Normal mode */
    reg_val32 = 0xc0;
    extsw_wreg_wrap(PAGE_CONTROL, 0xdc, &reg_val32, 4);
    reg_val32 = 0x0;
    extsw_wreg_wrap(PAGE_CONTROL, 0xdc, &reg_val32, 4);

    /* Bring back system clock and mac clocks */
    extsw_rreg_wrap(PAGE_CONTROL, REG_LOW_POWER_CTRL, &reg_val32, 4);
    reg_val32 &= ~(REG_LOW_POWER_CTR_SLEEP_P8     | REG_LOW_POWER_CTR_SLEEP_P5                 |
                   REG_LOW_POWER_CTR_SLEEP_P4     | REG_LOW_POWER_CTR_TIMER_DISABLE            |
                   REG_LOW_POWER_CTR_EN_LOW_POWER | REG_LOW_POWER_CTR_LOW_POWER_DIVIDER_6P25MHZ);
    extsw_wreg_wrap(PAGE_CONTROL, REG_LOW_POWER_CTRL, &reg_val32, 4);

    /* Enable IMP port */
    extsw_rreg_wrap(PAGE_CONTROL, REG_MII_PORT_CONTROL, &reg_val32, 4);
    reg_val32 &= ~(REG_MII_PORT_CONTROL_RX_DISABLE | REG_MII_PORT_CONTROL_TX_DISABLE);
    extsw_wreg_wrap(PAGE_CONTROL, REG_MII_PORT_CONTROL, &reg_val32, 4);

    /* Set IMP port to link up */
    extsw_rreg_wrap(PAGE_CONTROL, REG_CONTROL_MII1_PORT_STATE_OVERRIDE, &reg_val32, 4);
    reg_val32 |= REG_CONTROL_MPSO_LINKPASS;
    extsw_wreg_wrap(PAGE_CONTROL, REG_CONTROL_MII1_PORT_STATE_OVERRIDE, &reg_val32, 4);

    /* Re-enable in-use ports' MAC TX/RX clocks (leave unused port's MAC TX/RX clock disabled) */
    reg_val32 = reg_low_power_exp1;    //Restore register's previous value from before we enabled Deep Green Mode
    extsw_wreg_wrap(PAGE_CONTROL, REG_LOW_POWER_EXP1, &reg_val32, 4);
#endif
}

void ethsw_deep_green_mode_handler(int linkState)
{
#if defined(STAR_FIGHTER2)
    //printk("%s(): linkState = 0x%08X\n", __FUNCTION__, linkState);

    /* (special case) If user uses WebGUI to disable Deep Green Mode feature then deactivate Deep Green Mode if necessary and exit function */
    if ( !deep_green_mode_enabled )  {
        //printk("Deep Green Mode feature is disabled in WebGUI.  Do nothing.\n");
        if (deep_green_mode_activated) {
            deep_green_mode_activated = 0;
            //printk("Deep Green Mode was activated.  Deactivating Deep Green Mode now...\n");
            ethsw_deep_green_mode_deactivate();
        }
        return;
    }

    /* Only activate Deep Green Mode if all ports are linked down and Deep Green Mode wasn't already enabled */
    if ( (linkState == 0x0) && (!deep_green_mode_activated) ) {
        deep_green_mode_activated = 1;
        ethsw_deep_green_mode_activate();
    /* Only deactivate Deep Green Mode if some ports are linked up and Deep Green Mode is currently enabled */
    } else if ( (linkState != 0x0) && (deep_green_mode_activated) )  {
        deep_green_mode_activated = 0;
        ethsw_deep_green_mode_deactivate();
    }
#endif
}

int BcmPwrMngtGetDeepGreenMode(int mode) {
    if (!mode) {
        return (deep_green_mode_enabled);
    } else {
        return (deep_green_mode_activated);
    }
}

void BcmPwrMngtSetDeepGreenMode(unsigned int enable, int linkState) {
    if (deep_green_mode_enabled != enable) {
        deep_green_mode_enabled = enable;
        ethsw_deep_green_mode_handler(linkState);
        printk("Deep Green Mode feature changed to %s (DGM status: %s)\n", enable?"enabled":"disabled", deep_green_mode_activated?"activated":"deactivated");
    }
}
#endif  /* defined(CONFIG_BCM_ETH_DEEP_GREEN_MODE) */

void ethsw_force_mac_up(int port)
{
#if defined(STAR_FIGHTER2)
    uint32 reg_val32;

    extsw_rreg_wrap(PAGE_CONTROL, REG_LOW_POWER_EXP1, &reg_val32, 4);
    reg_val32 &= ~((1<<port) << REG_LOW_POWER_EXP1_SLEEP_MACCLK_PORT_SHIFT);
    extsw_wreg_wrap(PAGE_CONTROL, REG_LOW_POWER_EXP1, &reg_val32, 4);
#if defined(CONFIG_BCM_ETH_DEEP_GREEN_MODE)
    reg_low_power_exp1 &= ~((1<<port) << REG_LOW_POWER_EXP1_SLEEP_MACCLK_PORT_SHIFT);
#endif
#endif
}


/*
 * Energy Efficient Ethernet Features
 */

// Note that if you want to force all interfaces to run with EEE disabled
// It is necessary to keep the CONFIG_BCM_ENERGY_EFFICIENT_ETHERNET set,
// But change eth_eee_enabled to 0 by defining CONFIG_BCM_ENERGY_EFFICIENT_ETHERNET_DISABLED
// at compile time or by modifying the code below.
// This is because some PHYs start with EEE enabled by default.
#if defined(CONFIG_BCM_ENERGY_EFFICIENT_ETHERNET)
#if defined(CONFIG_BCM_ENERGY_EFFICIENT_ETHERNET_DISABLED)
static unsigned int  eth_eee_enabled = 0;
#else
static unsigned int  eth_eee_enabled = 1;
#endif

static void ethsw_eee_all_enable(void);

void BcmPwrMngtSetEnergyEfficientEthernetEn(unsigned int enable)
{
   if (eth_eee_enabled != enable) {
         eth_eee_enabled = enable;
      ethsw_eee_all_enable();

      printk("Energy Efficient Ethernet changed to %s\n", enable?"enabled":"disabled");
   }
}

int BcmPwrMngtGetEnergyEfficientEthernetEn(void)
{
   return (eth_eee_enabled);
}

#if defined(CONFIG_BCM_EPHY_EEE)
static void ethsw_eee_ephy_enable(int phy_id, int enable)
{
   uint16 data16;

   if (!IsExtPhyId(phy_id)) {
      if (enable) {
         ethsw_ephy_write_bank3_reg(phy_id, 0x3, 0x0002);
         ethsw_ephy_write_bank3_reg(phy_id, 0x6, 0x4400);
         ethsw_ephy_write_bank3_reg(phy_id, 0xe, 0x0050);
         ethsw_ephy_write_bank3_reg(phy_id, 0xb, 0x0003);
         data16 = 0x3200;
         ethsw_phy_wreg(phy_id, 0x00, &data16);
      } else {
         ethsw_ephy_write_bank3_reg(phy_id, 0x3, 0x0000);
         ethsw_ephy_write_bank3_reg(phy_id, 0xb, 0x0000);
         data16 = 0x3200;
         ethsw_phy_wreg(phy_id, 0x00, &data16);
      }
   }
}
#endif

static void ethsw_eee_compatibility_set(int log_port, int enable)
{
   uint16 v16, apdv16;
   int apd_disabled;

   /* Disable APD if it was set */
   ethsw_phyport_rreg(log_port, MII_REGISTER_1C, &apdv16);
   if (apdv16 & MII_1C_AUTO_POWER_DOWN) {
      apdv16 &= ~MII_1C_AUTO_POWER_DOWN;
      ethsw_phyport_wreg(log_port, MII_REGISTER_1C, &apdv16);
      apd_disabled = 1;
   }

   /* Write a sequence specific for these GPHYs */
   v16 = 0x0C00;
   ethsw_phyport_wreg(log_port, 0x18, &v16);
   v16 = 0x001A;
   ethsw_phyport_wreg(log_port, 0x17, &v16);
   if (enable) {
      v16 = 0x0003;
   } else {
      v16 = 0x0007;
   }
   ethsw_phyport_wreg(log_port, 0x15, &v16);
   v16 = 0x0400;
   ethsw_phyport_wreg(log_port, 0x18, &v16);

   /* Re-enable APD if it was disabled by this code */
   if (apd_disabled) {
      apdv16 |= MII_1C_AUTO_POWER_DOWN;
      ethsw_phyport_wreg(log_port, MII_REGISTER_1C, &apdv16);
   }
}

void ethsw_eee_init_hw(void)
{
#if defined(GPHY_EEE_1000BASE_T_DEF)
    {
        uint16 v16;
        /* Configure EEE delays. In the bootloader, we already initialized EEE
           on the GPHY before it was taken out of reset, on 6318, nothing is needed in bootloader */
        v16 = 0x3F;
        ethsw_wreg(PAGE_CONTROL, REG_EEE_TW_SYS_TX_100, (uint8_t *)&v16, 2);
        v16 = 0x23;
        ethsw_wreg(PAGE_CONTROL, REG_EEE_TW_SYS_TX_1000, (uint8_t *)&v16, 2);
#if defined(CONFIG_BCM_GMAC)
        if (gmac_is_gmac_supported())
        {
            volatile GmacEEE_t *gmacEEEp = GMAC_EEE;
            // Reset EEE controller in GMAC
            gmacEEEp->eeeCtrl.softReset = 1;
            gmacEEEp->eeeCtrl.softReset = 0;
            // following are the default values(upon reset). If need to change, this 
            // is the place.
            gmacEEEp->eeeTx100WakeTime = 0x3F;
            gmacEEEp->eeeT1000WakeTime = 0x23;
            gmacEEEp->eeeLPIWaitTime   = 0xf424;
        }
#endif
    }
#elif defined(CONFIG_BCM_EPHY_EEE) && !defined(CONFIG_BCM_UNIMAC_EEE)
    {
        uint16 v16;
        /* Configure EEE delays */
#if defined(CONFIG_BCM96318)
        v16 = 0x3E;
#else
        v16 = 0x3F;
#endif
        ethsw_wreg(PAGE_CONTROL, REG_EEE_TW_SYS_TX_100, (uint8_t *)&v16, 2);
        v16 = 0x23;
        ethsw_wreg(PAGE_CONTROL, REG_EEE_TW_SYS_TX_1000, (uint8_t *)&v16, 2);
    }
#endif
}

#if defined(CONFIG_BCM_EXT_SWITCH)
void extsw_eee_init(void)
{
#if !defined(CONFIG_BCM963138) && !defined(CONFIG_BCM963148)
   uint32 v32;
   int i;

   down(&bcm_ethlock_switch_config);
   /* EEE requires initialization on 53125 */
   if (pVnetDev0_g->extSwitch->switch_id == 0x53125) {
      extsw_bus_contention(1,5);

      /* Change default settings */
      for (i=0; i<6; ++i) {
         /* Change the Giga EEE Sleep Timer default value from 4 uS to 400 uS */
         v32 = 0x00000190;
         extsw_wreg_wrap(PAGE_EEE, REG_EEE_SLEEP_TIMER_G+(i*4), (uint8 *)&v32, 4);
         /* Change the 100 Mbps EEE Sleep Timer default value from 40 uS to 4000 uS */
         v32 = 0x00000FA0;
         extsw_wreg_wrap(PAGE_EEE, REG_EEE_SLEEP_TIMER_FE+(i*4), (uint8 *)&v32, 4);

         /* Set the initial compatibility. This is also required in mdk, if mdk is used */
         ethsw_eee_compatibility_set(PHYSICAL_PORT_TO_LOGICAL_PORT(i, 1), 0);
      }

      extsw_bus_contention(0,0);
   }
   up(&bcm_ethlock_switch_config);
#endif
}
#endif

void ethsw_eee_port_enable(int log_port, int enable, int linkstate)
{
   int phys_port;
   int unit = LOGICAL_PORT_TO_UNIT_NUMBER(log_port);
   int phy_id = enet_logport_to_phyid(log_port);
   uint16 data16;

   /* Disable EEE if Ethernet power savings are disabled */
   if (!eth_eee_enabled) {
      enable = 0;
   }
   phys_port = LOGICAL_PORT_TO_PHYSICAL_PORT(log_port);

   if ((unit == 0) && IsPhyConnected(phy_id) && IsExtPhyId(phy_id)) {
      // Internal switch with an external PHY
      // Only apply these settings to the 50612, rev 1 and 2.
      ethsw_phy_rreg(phy_id, MII_PHYSID1, &data16);
      if (data16 == 0x0362) {
         ethsw_phy_rreg(phy_id, MII_PHYSID2, &data16);
         if ((data16 == 0x5e61) || (data16 == 0x5e62) || (data16 == 0x5e6a) || (data16 == 0x5f6a) ||
             (data16 == 0x5e6e) || (data16 == 0x5e66)) {
            ethsw_eee_compatibility_set(log_port, linkstate);
         }
      }
   }

#if defined(GPHY_EEE_1000BASE_T_DEF)
   if (unit == 0) {
      /* Integrated switch */
      /* Ensure that EEE was enabled in bootloader */
      #define EEE_BITS (GPHY_LPI_FEATURE_EN_DEF_MASK | \
         GPHY_EEE_1000BASE_T_DEF | GPHY_EEE_100BASE_TX_DEF | \
         GPHY_EEE_PCS_1000BASE_T_DEF | GPHY_EEE_PCS_100BASE_TX_DEF)

      if ( (GPIO->RoboswGphyCtrl & EEE_BITS) == EEE_BITS ) {
         /* Only the GPHY port supports EEE on 63268 */
         if ((phys_port >= NUM_INT_EPHYS) && (phys_port < NUM_INT_PHYS)) {
            uint16 v16 = 0;

            ethsw_eee_compatibility_set(log_port, linkstate);
            if (enable) {
               /* Check if 100Base-T Bit[1] or 1000Base-T EEE Bit[2] was advertised by the partner reg 7.61 */
               /* This step is not essential since the PHY does this already */
               ethsw_phyport_c45_rreg(log_port, 7, 61, &data16);
               if (data16 & 0x6) {
                  v16 = REG_EEE_CTRL_ENABLE;
               }
            }
#if defined(CONFIG_BCM_GMAC)
            BCM_ENET_DEBUG("%s: Checking port %d req %d v16 %d d16 0x%x\n",
                           __FUNCTION__,  phys_port, enable, v16, data16);
            if (IsGmacPort(log_port) && gmac_info_pg->active && (gmac_info_pg->link_speed == 1000)) { 
                volatile GmacEEE_t *gmacEEEp = GMAC_EEE;
                gmacEEEp->eeeCtrl.enable = v16? 1: 0;
                gmacEEEp->eeeCtrl.linkUp = v16? 1: 0;
            }
            else
#endif
            {
                ethsw_wreg(PAGE_CONTROL, REG_EEE_CTRL + (phys_port << 1), (uint8_t *)&v16, 2);
            }
         }
      }
   } 
#endif
#if defined(CONFIG_BCM_EPHY_EEE) && !defined(CONFIG_BCM_UNIMAC_EEE)
   if (unit == 0) {
      /* Integrated switch */
      if (phys_port < NUM_INT_PHYS) {
         uint16 v16 = 0;

         if (enable) {
            /* Check if AN EEE Resolution is set */
            ethsw_ephy_shadow_read(phy_id, 3, 0x000b, &data16);
            if (data16 & 0x100) {
               v16 = REG_EEE_CTRL_ENABLE;
            }
         }
         ethsw_wreg(PAGE_CONTROL, REG_EEE_CTRL + (phys_port << 1), (uint8_t *)&v16, 2);
      }
   } 
#endif
#if defined(CONFIG_BCM_UNIMAC_EEE)
   if (unit == 0 && phys_port < NUM_INT_UNIMAC) {
      S_UNIMAC_EEE_CTRL_REG eee_ctrl;

      /* Unimac */
      UNIMAC_READ32_REG(phys_port, EEE_CTRL, eee_ctrl);
      eee_ctrl.eee_en = 0;
      if (enable) {
         /* Check if 100Base-T Bit[1] or 1000Base-T EEE Bit[2] was advertised by the partner reg 7.61 */
         /* This step is not essential since the PHY does this already */
#if NUM_INT_GPHYS > 0
         if (((phy_id & BCM_PHY_ID_M) >= GPHY_BASE_PHYID) && ((phy_id & BCM_PHY_ID_M) < (GPHY_BASE_PHYID+NUM_INT_GPHYS))) {
            ethsw_phyport_c45_rreg(log_port, 7, 61, &data16);
            if (data16 & 0x6) {
               eee_ctrl.eee_en = 1;
            }
         }
#endif
#if NUM_INT_EPHYS > 0
         if (((phy_id & BCM_PHY_ID_M) >= EPHY_BASE_PHYID) && ((phy_id & BCM_PHY_ID_M) < (EPHY_BASE_PHYID+NUM_INT_EPHYS))) {
            /* Check if AN EEE Resolution is set */
            data16 = 0x000f;
            ethsw_phy_wreg(phy_id, 0x1f, &data16);
            data16 = 0x000b;
            ethsw_phy_wreg(phy_id, 0x0e, &data16);
            ethsw_phy_rreg(phy_id, 0x0f, &data16);
            if (data16 & 0x100) {
               if (data16 & 0x6) {
                  eee_ctrl.eee_en = 1;
               }
            }
            data16 = 0x000b;
            ethsw_phy_wreg(phy_id, 0x1f, &data16);
         }
#endif
      }
      UNIMAC_WRITE32_REG(phys_port, EEE_CTRL, eee_ctrl);
   }
#endif
#if defined(CONFIG_BCM963138) || defined(CONFIG_BCM963148)
   if (unit == 1 && !IsExtPhyId(phy_id)) {
      /* SF2 internal switch and internal PHYs */
      uint16 v16;

#if defined(CONFIG_BCM963148)
      /* EEE/APD workaround for 63148 QPHY */
      struct net_device *dev = vnet_dev[0];
      BcmEnet_devctrl *priv = (BcmEnet_devctrl *)netdev_priv(dev);
      int i;

      data16 = 0;
      for (i = 0; i < 4; i++) {
         int log_port = PHYSICAL_PORT_TO_LOGICAL_PORT(i, 1);
         if (priv->linkState & (1<<log_port)) {
            /* A link is up on QPHY, workaround needs to be enabled */
            data16 = 0x2000;
            break;
         }
      }
      for (i = 0; i < 4; i++) {
         int phy_id = enet_logport_to_phyid(PHYSICAL_PORT_TO_LOGICAL_PORT(i, 1)); 
         // Write to CORE_EXPFF (EEE LPI)
         v16 = 0xfff;
         ethsw_phy_wreg(phy_id, 0x17, &v16);
         ethsw_phy_wreg(phy_id, 0x15, &data16);
      }
#endif

      extsw_rreg_wrap(PAGE_EEE, REG_EEE_EN_CTRL, (uint8 *)&v16, 2);
      if (enable) {
         /* Check if 100Base-T Bit[1] or 1000Base-T EEE Bit[2] was advertised by the partner reg 7.61 */
         /* This step is not essential since the PHY does this already */
         ethsw_phyport_c45_rreg(log_port, 7, 61, &data16);
         if (data16 & 0x6) {
            v16 |= (1<<phys_port);
         }
      } else {
         v16 &= ~(1<<phys_port);
      }
      extsw_wreg_wrap(PAGE_EEE, REG_EEE_EN_CTRL, (uint8 *)&v16, 2);
   }
#endif
#if defined(CONFIG_BCM_EXT_SWITCH) && !defined(CONFIG_BCM963138) && !defined(CONFIG_BCM963148)
   if (unit == 1) {
      /* External switch GPHYs */
      if (pVnetDev0_g->extSwitch->switch_id == 0x53125) {
         uint16 v16;
         static int eee_strap = -1;

         extsw_bus_contention(1,5);

         /* Determine if eee strap is enabled (works when 8051 is disabled) */
         /* 8051 overwrites the strap setting with 0 at boot time, and overwrites it with 0x1f */
         /* the first time a link comes up, this is why we read the strap setting here */
         extsw_rreg_wrap(PAGE_EEE, REG_EEE_EN_CTRL, (uint8 *)&v16, 2);

         if ((eee_strap < 0) && linkstate) {
            eee_strap = v16;
            v16 = 0; /* Start with EEE disabled on all ports */
            extsw_wreg_wrap(PAGE_EEE, REG_EEE_EN_CTRL, (uint8 *)&v16, 2);
         }

         if (enable) {
            if (eee_strap > 0) {
               /* Check if 100Base-T Bit[1] or 1000Base-T EEE Bit[2] was advertised by the partner reg 7.61 */
               /* This step is not essential since the PHY does this already */
               ethsw_phyport_c45_rreg(log_port, 7, 61, &data16);
               if (data16 & 0x6) {
                  v16 |= (1<<phys_port);
               }
            }
         } else {
            v16 &= ~(1<<phys_port);
         }
         extsw_wreg_wrap(PAGE_EEE, REG_EEE_EN_CTRL, (uint8 *)&v16, 2);
         if (linkstate || eth_eee_enabled) {
            ethsw_eee_compatibility_set(log_port, linkstate);
         }

         extsw_bus_contention(0,0);
      }
   }
#endif
}

#if defined(CONFIG_BCM_UNIMAC_EEE)
void ethsw_eee_unimac_init(int phys_port)
{
   S_UNIMAC_EEE_CTRL_REG eee_ctrl;
   unsigned int eee_ref_count;

   get_rdp_freq(&eee_ref_count);
   eee_ref_count /= 2;

   UNIMAC_READ32_REG(phys_port, EEE_CTRL, eee_ctrl);
   eee_ctrl.eee_en = 0;
   UNIMAC_WRITE32_REG(phys_port, EEE_CTRL, eee_ctrl);
   UNIMAC_WRITE32_REG(phys_port, EEE_REF_COUNT, eee_ref_count);
}
#endif

#if defined(STAR_FIGHTER2)
void ethsw_eee_enable_phy_id(int phy_id)
{
   uint16 val16;

   val16 = (eth_eee_enabled)?0xc000:0;
   ethsw_phy_c45_wreg(phy_id, 7, 0x803d, &val16);

   val16 = (eth_eee_enabled)?6:0;
   ethsw_phy_c45_wreg(phy_id, 7, 60, &val16);

   /* Restart autoneg - Required on every PHY to activate the EEE settings */
   ethsw_phy_rreg(phy_id, MII_CONTROL, &val16);
   val16 |= MII_CONTROL_RESTART_AUTONEG;
   ethsw_phy_wreg(phy_id, MII_CONTROL, &val16);
}
#endif

void ethsw_eee_enable_phy(int log_port)
{
   uint16 val16;

#if defined(CONFIG_BCM_EPHY_EEE) && !defined(CONFIG_BCM_UNIMAC_EEE)
   int phy_id = enet_logport_to_phyid(log_port);
   ethsw_eee_ephy_enable(phy_id, eth_eee_enabled);
#elif defined(CONFIG_BCM_UNIMAC_EEE)
   int phy_id = enet_logport_to_phyid(log_port);
   int phys_port = LOGICAL_PORT_TO_PHYSICAL_PORT(log_port);
   int unit = LOGICAL_PORT_TO_UNIT_NUMBER(log_port);

   if (unit == 0 && phys_port < NUM_INT_UNIMAC) {
      ethsw_eee_unimac_init(phys_port);
   }

#if NUM_INT_GPHYS > 0
   if (((phy_id & BCM_PHY_ID_M) >= GPHY_BASE_PHYID) && ((phy_id & BCM_PHY_ID_M) < (GPHY_BASE_PHYID+NUM_INT_GPHYS))) {
      val16 = (eth_eee_enabled)?0xc000:0;
      ethsw_phyport_c45_wreg(log_port, 7, 0x803d, &val16);
      val16 = (eth_eee_enabled)?6:0;
      ethsw_phyport_c45_wreg(log_port, 7, 60, &val16);
   }
#endif
#if NUM_INT_EPHYS > 0
   if (((phy_id & BCM_PHY_ID_M) >= EPHY_BASE_PHYID) && ((phy_id & BCM_PHY_ID_M) < (EPHY_BASE_PHYID+NUM_INT_EPHYS))) {
      ethsw_eee_ephy_enable(phy_id, eth_eee_enabled);
   }
#endif
#else
   val16 = (eth_eee_enabled)?6:0;
   ethsw_phyport_c45_wreg(log_port, 7, 60, &val16);
#endif

   /* Restart autoneg - Required on every PHY to activate the EEE settings */
      ethsw_phyport_rreg(log_port, MII_CONTROL, &val16);
      val16 |= MII_CONTROL_RESTART_AUTONEG;
      ethsw_phyport_wreg(log_port, MII_CONTROL, &val16);
   }

static void ethsw_eee_all_enable(void)
{
#if defined(STAR_FIGHTER2)
   struct net_device *dev = vnet_dev[0];
   BcmEnet_devctrl *priv = (BcmEnet_devctrl *)netdev_priv(dev);
   int phy_id, crossbar_port;
   unsigned int port_map;
   int phy_port, unit;
   ETHERNET_MAC_INFO *EnetInfo = EnetGetEthernetMacInfo();

   down(&bcm_ethlock_switch_config);

   port_map = enet_get_consolidated_portmap();
   for (unit=0; unit < BP_MAX_ENET_MACS; unit++) {
      for(phy_port = 0; phy_port < BCMENET_MAX_PHY_PORTS; phy_port++) {
         if (BP_IS_CROSSBAR_PORT(phy_port)) {
            crossbar_port = BP_PHY_PORT_TO_CROSSBAR_PORT(phy_port);
            if (!BP_IS_CROSSBAR_PORT_DEFINED(EnetInfo[unit].sw, crossbar_port)) continue;
            phy_id = EnetInfo[unit].sw.crossbar[crossbar_port].phy_id;
         }
         else {
            if (!(port_map & (1 << PHYSICAL_PORT_TO_LOGICAL_PORT(phy_port, unit)))) continue;
            phy_id = EnetInfo[unit].sw.phy_id[phy_port];
            if (phy_id == BP_PHY_ID_NOT_SPECIFIED) continue; 
         }
         if (IsPhyConnected(phy_id) && !IsExtPhyId(phy_id)) {
            ethsw_eee_enable_phy_id(phy_id);
         }
      }
   }
   /* Clear the global variable since autoneg causes the interfaces to relink */
   priv->eee_enable_request_flag[0] = 0;
   priv->eee_enable_request_flag[1] = 0;
   up(&bcm_ethlock_switch_config);
#else
   struct net_device *dev = vnet_dev[0];
   BcmEnet_devctrl *priv = (BcmEnet_devctrl *)netdev_priv(dev);
   int i;
   int phys_port;
   int unit;

   down(&bcm_ethlock_switch_config);

   /* Enable/disable EEE in the PHYs */
   for ( i = LOGICAL_PORT_START; i <= LOGICAL_PORT_END; i++) {
      phys_port = LOGICAL_PORT_TO_PHYSICAL_PORT(i);
      unit = LOGICAL_PORT_TO_UNIT_NUMBER(i);

      if (pVnetDev0_g->EnetInfo[unit].sw.port_map & (1 << phys_port)) {
         ethsw_eee_enable_phy(i);
      }
   }

   /* Clear the global variable since autoneg causes the interfaces to relink */
   priv->eee_enable_request_flag[0] = 0;
   priv->eee_enable_request_flag[1] = 0;
   up(&bcm_ethlock_switch_config);
#endif
}

void ethsw_eee_init(void)
{
#if defined(CONFIG_BCM963138) || defined(CONFIG_BCM963148)
   uint16 v16 = 0;
   /* Start with EEE disabled on all switch ports */
   extsw_wreg_wrap(PAGE_EEE, REG_EEE_EN_CTRL, (uint8 *)&v16, 2);
   ethsw_eee_unimac_init(0);
#endif
   ethsw_eee_all_enable();
   printk("Energy Efficient Ethernet: %s\n", eth_eee_enabled?"Enabled":"Disabled");
}

void ethsw_eee_process_delayed_enable_requests(void)
{
   struct net_device *dev = vnet_dev[0];
   BcmEnet_devctrl *priv = (BcmEnet_devctrl *)netdev_priv(dev);
   int i;

   /* Process enable requests that have been here for more than 1 second */
   if (priv->eee_enable_request_flag[1]) {
     down(&bcm_ethlock_switch_config);
     for ( i = LOGICAL_PORT_START; i <= LOGICAL_PORT_END; i++) {
         if (priv->eee_enable_request_flag[1] & (1<<i)) {
            ethsw_eee_port_enable(i, 1, priv->linkState & (1 << i));
         }
      }
      up(&bcm_ethlock_switch_config);
   }

   /* Now delay recent requests by one polling interval (1 second) */
   priv->eee_enable_request_flag[1] = priv->eee_enable_request_flag[0];
   priv->eee_enable_request_flag[0] = 0;
}
#endif
