# Reading D:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do decoder3to8_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Admin/Documents/quartus/decoder3to8 {C:/Users/Admin/Documents/quartus/decoder3to8/decoder3to8.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:48 on Dec 01,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Admin/Documents/quartus/decoder3to8" C:/Users/Admin/Documents/quartus/decoder3to8/decoder3to8.v 
# -- Compiling module decoder3to8
# 
# Top level modules:
# 	decoder3to8
# End time: 22:19:48 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  decoder3to8_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" decoder3to8_tb 
# Start time: 22:19:48 on Dec 01,2021
# ** Error: (vsim-3170) Could not find 'decoder3to8_tb'.
#         Searched libraries:
#             D:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera
#             D:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/220model
#             D:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/sgate
#             D:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera_mf
#             D:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera_lnsim
#             D:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/cycloneive
#             C:/Users/Admin/Documents/quartus/decoder3to8/simulation/modelsim/rtl_work
#             C:/Users/Admin/Documents/quartus/decoder3to8/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./decoder3to8_run_msim_rtl_verilog.do PAUSED at line 11
vlog -reportprogress 300 -work work C:/Users/Admin/Documents/quartus/decoder3to8/decoder3to8.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:21 on Dec 01,2021
# vlog -reportprogress 300 -work work C:/Users/Admin/Documents/quartus/decoder3to8/decoder3to8.v 
# -- Compiling module decoder3to8
# 
# Top level modules:
# 	decoder3to8
# End time: 22:20:21 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Admin/Documents/quartus/decoder3to8/decoder3to8_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:21 on Dec 01,2021
# vlog -reportprogress 300 -work work C:/Users/Admin/Documents/quartus/decoder3to8/decoder3to8_tb.v 
# -- Compiling module decorder3to8_tb
# 
# Top level modules:
# 	decorder3to8_tb
# End time: 22:20:21 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.decorder3to8_tb
# vsim work.decorder3to8_tb 
# Start time: 22:19:48 on Dec 01,2021
# Loading work.decorder3to8_tb
# Loading work.decoder3to8
add wave  \
sim:/decorder3to8_tb/in \
sim:/decorder3to8_tb/out
run
run
run
run
run
run
run
run
# End time: 22:23:39 on Dec 01,2021, Elapsed time: 0:03:51
# Errors: 1, Warnings: 0
