Analysis & Synthesis report for IQMemo
Wed Jun 21 22:58:17 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+-----------------------------+-------------------------------------------------+
; Analysis & Synthesis Status ; Failed - Wed Jun 21 22:58:17 2023               ;
; Quartus II 64-Bit Version   ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name               ; IQMemo                                          ;
; Top-level Entity Name       ; topo                                            ;
; Family                      ; Cyclone V                                       ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                       ;
; Total registers             ; N/A until Partition Merge                       ;
; Total pins                  ; N/A until Partition Merge                       ;
; Total virtual pins          ; N/A until Partition Merge                       ;
; Total block memory bits     ; N/A until Partition Merge                       ;
; Total PLLs                  ; N/A until Partition Merge                       ;
; Total DLLs                  ; N/A until Partition Merge                       ;
+-----------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; topo               ; IQMemo             ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Jun 21 22:58:13 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off IQMemo -c IQMemo
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file topo.vhd
    Info (12022): Found design unit 1: topo-circuito
    Info (12023): Found entity 1: topo
Info (12021): Found 2 design units, including 1 entities, in source file rom0a.vhd
    Info (12022): Found design unit 1: ROM0a-arc_ROM0a
    Info (12023): Found entity 1: ROM0a
Info (12021): Found 2 design units, including 1 entities, in source file rom0.vhd
    Info (12022): Found design unit 1: ROM0-arc_ROM0
    Info (12023): Found entity 1: ROM0
Info (12021): Found 2 design units, including 1 entities, in source file fsm_clock_emu.vhd
    Info (12022): Found design unit 1: FSM_clock_emu-arc
    Info (12023): Found entity 1: FSM_clock_emu
Info (12021): Found 2 design units, including 1 entities, in source file fsm_clock_de2.vhd
    Info (12022): Found design unit 1: FSM_clock_de2-arc
    Info (12023): Found entity 1: FSM_clock_de2
Info (12021): Found 2 design units, including 1 entities, in source file decoder_termometrico.vhd
    Info (12022): Found design unit 1: decoder_termometrico-arc_decoder
    Info (12023): Found entity 1: decoder_termometrico
Error (10500): VHDL syntax error at datapath.vhd(286) near text "=";  expecting "(", or "'", or "." File: C:/Users/gusta/IQMemo/datapath.vhd Line: 286
Error (10500): VHDL syntax error at datapath.vhd(286) near text ";";  expecting "<=" File: C:/Users/gusta/IQMemo/datapath.vhd Line: 286
Info (12021): Found 0 design units, including 0 entities, in source file datapath.vhd
Info (12021): Found 2 design units, including 1 entities, in source file d_code.vhd
    Info (12022): Found design unit 1: d_code-circuito
    Info (12023): Found entity 1: d_code
Info (12021): Found 2 design units, including 1 entities, in source file buttonsync.vhd
    Info (12022): Found design unit 1: ButtonSync-ButtonSyncImpl
    Info (12023): Found entity 1: ButtonSync
Error (10500): VHDL syntax error at subtrator.vhd(14) near text "resultado";  expecting "begin", or a declaration statement File: C:/Users/gusta/IQMemo/subtrator.vhd Line: 14
Info (12021): Found 0 design units, including 0 entities, in source file subtrator.vhd
Info (12021): Found 2 design units, including 1 entities, in source file reg4.vhd
    Info (12022): Found design unit 1: registrador_sel-behv
    Info (12023): Found entity 1: registrador_sel
Error (10500): VHDL syntax error at Comp.vhd(14) near text "diferente";  expecting "begin", or a declaration statement File: C:/Users/gusta/IQMemo/Comp.vhd Line: 14
Info (12021): Found 0 design units, including 0 entities, in source file comp.vhd
Error (10500): VHDL syntax error at Result.vhd(15) near text "result";  expecting "begin", or a declaration statement File: C:/Users/gusta/IQMemo/Result.vhd Line: 15
Info (12021): Found 0 design units, including 0 entities, in source file result.vhd
Error (10500): VHDL syntax error at Counter_time.vhd(17) near text "process";  expecting "begin", or a declaration statement File: C:/Users/gusta/IQMemo/Counter_time.vhd Line: 17
Error (10500): VHDL syntax error at Counter_time.vhd(21) near text "elsif";  expecting ";" File: C:/Users/gusta/IQMemo/Counter_time.vhd Line: 21
Error (10500): VHDL syntax error at Counter_time.vhd(25) near text "tc";  expecting ";" File: C:/Users/gusta/IQMemo/Counter_time.vhd Line: 25
Error (10522): VHDL Syntax error at Counter_time.vhd(26): experienced unexpected end-of-file ;  expecting ";" File: C:/Users/gusta/IQMemo/Counter_time.vhd Line: 26
Info (12021): Found 0 design units, including 0 entities, in source file counter_time.vhd
Error (10396): VHDL syntax error at Counter_round.vhd(12): name used in construct must match previously specified name "counter_round" File: C:/Users/gusta/IQMemo/Counter_round.vhd Line: 12
Error (10523): Ignored construct counter_round at Counter_round.vhd(6) due to previous errors File: C:/Users/gusta/IQMemo/Counter_round.vhd Line: 6
Error (10500): VHDL syntax error at Counter_round.vhd(17) near text "process";  expecting "begin", or a declaration statement File: C:/Users/gusta/IQMemo/Counter_round.vhd Line: 17
Error (10500): VHDL syntax error at Counter_round.vhd(21) near text "elsif";  expecting ";" File: C:/Users/gusta/IQMemo/Counter_round.vhd Line: 21
Error (10500): VHDL syntax error at Counter_round.vhd(25) near text "tc";  expecting ";" File: C:/Users/gusta/IQMemo/Counter_round.vhd Line: 25
Error (10522): VHDL Syntax error at Counter_round.vhd(26): experienced unexpected end-of-file ;  expecting ";" File: C:/Users/gusta/IQMemo/Counter_round.vhd Line: 26
Info (12021): Found 0 design units, including 0 entities, in source file counter_round.vhd
Error (10500): VHDL syntax error at mux41.vhd(13) near text ":";  expecting ";", or ")" File: C:/Users/gusta/IQMemo/mux41.vhd Line: 13
Info (12021): Found 0 design units, including 0 entities, in source file mux41.vhd
Error (10500): VHDL syntax error at mux4132b.vhd(13) near text ":";  expecting ";", or ")" File: C:/Users/gusta/IQMemo/mux4132b.vhd Line: 13
Info (12021): Found 0 design units, including 0 entities, in source file mux4132b.vhd
Error (10500): VHDL syntax error at mux4115b.vhd(14) near text "architecture";  expecting "end", or "begin", or a declaration statement File: C:/Users/gusta/IQMemo/mux4115b.vhd Line: 14
Error (10396): VHDL syntax error at mux4115b.vhd(20): name used in construct must match previously specified name "mux4x1_15bits" File: C:/Users/gusta/IQMemo/mux4115b.vhd Line: 20
Error (10523): Ignored construct mux4x1_15bits at mux4115b.vhd(7) due to previous errors File: C:/Users/gusta/IQMemo/mux4115b.vhd Line: 7
Info (12021): Found 0 design units, including 0 entities, in source file mux4115b.vhd
Error (10500): VHDL syntax error at mux411b.vhd(13) near text "architecture";  expecting "end", or "begin", or a declaration statement File: C:/Users/gusta/IQMemo/mux411b.vhd Line: 13
Error (10396): VHDL syntax error at mux411b.vhd(19): name used in construct must match previously specified name "mux4x1_1bit" File: C:/Users/gusta/IQMemo/mux411b.vhd Line: 19
Error (10523): Ignored construct mux4x1_1bit at mux411b.vhd(7) due to previous errors File: C:/Users/gusta/IQMemo/mux411b.vhd Line: 7
Info (12021): Found 0 design units, including 0 entities, in source file mux411b.vhd
Error (10396): VHDL syntax error at dec7seg.vhd(7): name used in construct must match previously specified name "dec7seg" File: C:/Users/gusta/IQMemo/dec7seg.vhd Line: 7
Error (10523): Ignored construct dec7seg at dec7seg.vhd(3) due to previous errors File: C:/Users/gusta/IQMemo/dec7seg.vhd Line: 3
Info (12021): Found 0 design units, including 0 entities, in source file dec7seg.vhd
Error (10500): VHDL syntax error at mux217b.vhd(13) near text "architecture";  expecting "end", or "begin", or a declaration statement File: C:/Users/gusta/IQMemo/mux217b.vhd Line: 13
Error (10396): VHDL syntax error at mux217b.vhd(17): name used in construct must match previously specified name "mux2x1_7bits" File: C:/Users/gusta/IQMemo/mux217b.vhd Line: 17
Error (10523): Ignored construct mux2x1_7bits at mux217b.vhd(7) due to previous errors File: C:/Users/gusta/IQMemo/mux217b.vhd Line: 7
Info (12021): Found 0 design units, including 0 entities, in source file mux217b.vhd
Error (10500): VHDL syntax error at controle.vhd(4) near text "component";  expecting "entity", or "architecture", or "use", or "library", or "package", or "configuration" File: C:/Users/gusta/IQMemo/controle.vhd Line: 4
Error (10500): VHDL syntax error at controle.vhd(37) near text "when";  expecting "end", or "(", or an identifier ("when" is a reserved keyword), or a sequential statement File: C:/Users/gusta/IQMemo/controle.vhd Line: 37
Error (10500): VHDL syntax error at controle.vhd(46) near text "when";  expecting "end", or "(", or an identifier ("when" is a reserved keyword), or a sequential statement File: C:/Users/gusta/IQMemo/controle.vhd Line: 46
Error (10500): VHDL syntax error at controle.vhd(53) near text "when";  expecting "end", or "(", or an identifier ("when" is a reserved keyword), or a sequential statement File: C:/Users/gusta/IQMemo/controle.vhd Line: 53
Error (10500): VHDL syntax error at controle.vhd(62) near text "when";  expecting "end", or "(", or an identifier ("when" is a reserved keyword), or a sequential statement File: C:/Users/gusta/IQMemo/controle.vhd Line: 62
Error (10500): VHDL syntax error at controle.vhd(68) near text "when";  expecting "end", or "(", or an identifier ("when" is a reserved keyword), or a sequential statement File: C:/Users/gusta/IQMemo/controle.vhd Line: 68
Error (10500): VHDL syntax error at controle.vhd(76) near text "when";  expecting "end", or "(", or an identifier ("when" is a reserved keyword), or a sequential statement File: C:/Users/gusta/IQMemo/controle.vhd Line: 76
Error (10500): VHDL syntax error at controle.vhd(82) near text "when";  expecting "end", or "(", or an identifier ("when" is a reserved keyword), or a sequential statement File: C:/Users/gusta/IQMemo/controle.vhd Line: 82
Error (10500): VHDL syntax error at controle.vhd(91) near text "case";  expecting "if" File: C:/Users/gusta/IQMemo/controle.vhd Line: 91
Info (12021): Found 0 design units, including 0 entities, in source file controle.vhd
Info (12021): Found 2 design units, including 1 entities, in source file mux2x1_7bits.vhd
    Info (12022): Found design unit 1: mux2x1_7bits-aqtmux
    Info (12023): Found entity 1: mux2x1_7bits
Info (12021): Found 2 design units, including 1 entities, in source file mux4x1_1bit.vhd
    Info (12022): Found design unit 1: mux4x1_1bit-aqtmux
    Info (12023): Found entity 1: mux4x1_1bit
Info (12021): Found 2 design units, including 1 entities, in source file mux4x1_15bits.vhd
    Info (12022): Found design unit 1: mux4x1_15bits-aqtmux
    Info (12023): Found entity 1: mux4x1_15bits
Info (12021): Found 2 design units, including 1 entities, in source file mux4x1_32bits.vhd
    Info (12022): Found design unit 1: mux4x1_32bits-aqtmux
    Info (12023): Found entity 1: mux4x1_32bits
Error (10500): VHDL syntax error at logica.vhd(15) near text "points";  expecting "begin", or a declaration statement File: C:/Users/gusta/IQMemo/logica.vhd Line: 15
Info (12021): Found 0 design units, including 0 entities, in source file logica.vhd
Error (10430): VHDL Primary Unit Declaration error at registrador_sel.vhd(4): primary unit "registrador_sel" already exists in library "work" File: C:/Users/gusta/IQMemo/registrador_sel.vhd Line: 4
Error (10784): HDL error at Reg4.vhd(4): see declaration for object "registrador_sel" File: C:/Users/gusta/IQMemo/Reg4.vhd Line: 4
Info (12021): Found 0 design units, including 0 entities, in source file registrador_sel.vhd
Info (12021): Found 2 design units, including 1 entities, in source file registrador_user.vhd
    Info (12022): Found design unit 1: registrador_user-behv
    Info (12023): Found entity 1: registrador_user
Info (12021): Found 2 design units, including 1 entities, in source file registrador_bonus.vhd
    Info (12022): Found design unit 1: registrador_bonus-behv
    Info (12023): Found entity 1: registrador_bonus
Error (10430): VHDL Primary Unit Declaration error at COMP_erro.vhd(7): primary unit "COMP_erro" already exists in library "work" File: C:/Users/gusta/IQMemo/COMP_erro.vhd Line: 7
Error (10784): HDL error at Comp.vhd(7): see declaration for object "COMP_erro" File: C:/Users/gusta/IQMemo/Comp.vhd Line: 7
Error (10500): VHDL syntax error at COMP_erro.vhd(14) near text "diferente";  expecting "begin", or a declaration statement File: C:/Users/gusta/IQMemo/COMP_erro.vhd Line: 14
Info (12021): Found 0 design units, including 0 entities, in source file comp_erro.vhd
Error (10500): VHDL syntax error at COMP_end.vhd(14) near text "endgame";  expecting "begin", or a declaration statement File: C:/Users/gusta/IQMemo/COMP_end.vhd Line: 14
Info (12021): Found 0 design units, including 0 entities, in source file comp_end.vhd
Error (10430): VHDL Primary Unit Declaration error at subtracao.vhd(6): primary unit "subtracao" already exists in library "work" File: C:/Users/gusta/IQMemo/subtracao.vhd Line: 6
Error (10784): HDL error at subtrator.vhd(6): see declaration for object "subtracao" File: C:/Users/gusta/IQMemo/subtrator.vhd Line: 6
Error (10500): VHDL syntax error at subtracao.vhd(14) near text "resultado";  expecting "begin", or a declaration statement File: C:/Users/gusta/IQMemo/subtracao.vhd Line: 14
Info (12021): Found 0 design units, including 0 entities, in source file subtracao.vhd
Info (12021): Found 2 design units, including 1 entities, in source file rom1.vhd
    Info (12022): Found design unit 1: ROM1-arc_ROM1
    Info (12023): Found entity 1: ROM1
Info (12021): Found 2 design units, including 1 entities, in source file rom2.vhd
    Info (12022): Found design unit 1: ROM2-arc_ROM2
    Info (12023): Found entity 1: ROM2
Info (12021): Found 2 design units, including 1 entities, in source file rom3.vhd
    Info (12022): Found design unit 1: ROM3-arc_ROM3
    Info (12023): Found entity 1: ROM3
Info (12021): Found 2 design units, including 1 entities, in source file rom1a.vhd
    Info (12022): Found design unit 1: ROM1a-arc_ROM1a
    Info (12023): Found entity 1: ROM1a
Error (10430): VHDL Primary Unit Declaration error at ROM2a.vhd(5): primary unit "ROM1a" already exists in library "work" File: C:/Users/gusta/IQMemo/ROM2a.vhd Line: 5
Error (10784): HDL error at ROM1a.vhd(5): see declaration for object "ROM1a" File: C:/Users/gusta/IQMemo/ROM1a.vhd Line: 5
Info (12021): Found 0 design units, including 0 entities, in source file rom2a.vhd
Error (10430): VHDL Primary Unit Declaration error at ROM3a.vhd(5): primary unit "ROM1a" already exists in library "work" File: C:/Users/gusta/IQMemo/ROM3a.vhd Line: 5
Error (10784): HDL error at ROM1a.vhd(5): see declaration for object "ROM1a" File: C:/Users/gusta/IQMemo/ROM1a.vhd Line: 5
Info (12021): Found 0 design units, including 0 entities, in source file rom3a.vhd
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 51 errors, 1 warning
    Error: Peak virtual memory: 4665 megabytes
    Error: Processing ended: Wed Jun 21 22:58:17 2023
    Error: Elapsed time: 00:00:04
    Error: Total CPU time (on all processors): 00:00:01


