<stg><name>CNN</name>


<trans_list>

<trans id="320" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="64">
<![CDATA[
entry:0 %conv6_i_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv6_i_loc"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="64">
<![CDATA[
entry:8 %out_Dense = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_Dense"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="64">
<![CDATA[
entry:9 %OutPadConv0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="OutPadConv0"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="64">
<![CDATA[
entry:10 %OutConv0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="OutConv0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="64">
<![CDATA[
entry:11 %OutPadConv1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="OutPadConv1"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="64">
<![CDATA[
entry:12 %OutConv1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="OutConv1"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="64">
<![CDATA[
entry:13 %OutPool0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="OutPool0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="64">
<![CDATA[
entry:14 %OutPadConv2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="OutPadConv2"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="64">
<![CDATA[
entry:15 %OutConv2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="OutConv2"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="64">
<![CDATA[
entry:16 %OutPadConv3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="OutPadConv3"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="64">
<![CDATA[
entry:17 %OutConv3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="OutConv3"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="64">
<![CDATA[
entry:18 %OutPool1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="OutPool1"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="64">
<![CDATA[
entry:19 %OutPadConv4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="OutPadConv4"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="64">
<![CDATA[
entry:20 %OutConv4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="OutConv4"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="64">
<![CDATA[
entry:21 %OutPadConv5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="OutPadConv5"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="64">
<![CDATA[
entry:22 %OutConv5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="OutConv5"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="64">
<![CDATA[
entry:23 %OutPool2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="OutPool2"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="64">
<![CDATA[
entry:24 %OutPadConv6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="OutPadConv6"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="64">
<![CDATA[
entry:25 %OutConv6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="OutConv6"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="64">
<![CDATA[
entry:26 %OutPadConv7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="OutPadConv7"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="64">
<![CDATA[
entry:27 %OutConv7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="OutConv7"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="64">
<![CDATA[
entry:28 %OutPool3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="OutPool3"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="64">
<![CDATA[
entry:29 %OutGAP4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="OutGAP4"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="64">
<![CDATA[
entry:30 %OutDense0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="OutDense0"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:31 %call_ln0 = call void @CNN_Pipeline_loop_for_channel_pad_0, i32 %OutPadConv0, i32 %InModel

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="103" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:31 %call_ln0 = call void @CNN_Pipeline_loop_for_channel_pad_0, i32 %OutPadConv0, i32 %InModel

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="104" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:32 %call_ln0 = call void @CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0, i32 %Weights, i32 %OutPadConv0, i32 %OutConv0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="105" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:32 %call_ln0 = call void @CNN_Pipeline_VITIS_LOOP_13_1_loop_for_ap_0, i32 %Weights, i32 %OutPadConv0, i32 %OutConv0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="106" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:33 %call_ln0 = call void @CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1, i32 %OutPadConv1, i32 %OutConv0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="107" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:33 %call_ln0 = call void @CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1, i32 %OutPadConv1, i32 %OutConv0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="108" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:34 %call_ln0 = call void @CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1, i32 %Weights, i32 %OutPadConv1, i32 %OutConv1

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="109" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:34 %call_ln0 = call void @CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1, i32 %Weights, i32 %OutPadConv1, i32 %OutConv1

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="110" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:35 %call_ln0 = call void @CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0, i32 %OutConv1, i32 %OutPool0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="111" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:35 %call_ln0 = call void @CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0, i32 %OutConv1, i32 %OutPool0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="112" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:36 %call_ln0 = call void @CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2, i32 %OutPadConv2, i32 %OutPool0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="113" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:36 %call_ln0 = call void @CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2, i32 %OutPadConv2, i32 %OutPool0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="114" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:37 %call_ln0 = call void @CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2, i32 %Weights, i32 %OutPadConv2, i32 %OutConv2

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="115" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:37 %call_ln0 = call void @CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2, i32 %Weights, i32 %OutPadConv2, i32 %OutConv2

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="116" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:38 %call_ln0 = call void @CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3, i32 %OutPadConv3, i32 %OutConv2

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="117" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:38 %call_ln0 = call void @CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3, i32 %OutPadConv3, i32 %OutConv2

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="118" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:39 %call_ln0 = call void @CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3, i32 %Weights, i32 %OutPadConv3, i32 %OutConv3

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="119" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:39 %call_ln0 = call void @CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3, i32 %Weights, i32 %OutPadConv3, i32 %OutConv3

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="120" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:40 %call_ln0 = call void @CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1, i32 %OutConv3, i32 %OutPool1

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="121" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:40 %call_ln0 = call void @CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1, i32 %OutConv3, i32 %OutPool1

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="122" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:41 %call_ln0 = call void @CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4, i32 %OutPadConv4, i32 %OutPool1

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="123" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:41 %call_ln0 = call void @CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4, i32 %OutPadConv4, i32 %OutPool1

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="124" st_id="23" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:42 %call_ln0 = call void @CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4, i32 %Weights, i32 %OutPadConv4, i32 %OutConv4

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="125" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:42 %call_ln0 = call void @CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4, i32 %Weights, i32 %OutPadConv4, i32 %OutConv4

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="126" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:43 %call_ln0 = call void @CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5, i32 %OutPadConv5, i32 %OutConv4

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="127" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:43 %call_ln0 = call void @CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5, i32 %OutPadConv5, i32 %OutConv4

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="128" st_id="27" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:44 %call_ln0 = call void @CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5, i32 %Weights, i32 %OutPadConv5, i32 %OutConv5

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="129" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:44 %call_ln0 = call void @CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5, i32 %Weights, i32 %OutPadConv5, i32 %OutConv5

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="130" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:45 %call_ln0 = call void @CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2, i32 %OutConv5, i32 %OutPool2

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="131" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:45 %call_ln0 = call void @CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2, i32 %OutConv5, i32 %OutPool2

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="132" st_id="31" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:46 %call_ln0 = call void @CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6, i32 %OutPadConv6, i32 %OutPool2

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="133" st_id="32" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:46 %call_ln0 = call void @CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6, i32 %OutPadConv6, i32 %OutPool2

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="134" st_id="33" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:47 %call_ln0 = call void @CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6, i32 %Weights, i32 %OutPadConv6, i32 %OutConv6

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="135" st_id="34" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:47 %call_ln0 = call void @CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6, i32 %Weights, i32 %OutPadConv6, i32 %OutConv6

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="136" st_id="35" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:48 %call_ln0 = call void @CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7, i32 %OutPadConv7, i32 %OutConv6

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="137" st_id="36" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:48 %call_ln0 = call void @CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7, i32 %OutPadConv7, i32 %OutConv6

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="138" st_id="37" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:49 %call_ln0 = call void @CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7, i32 %Weights, i32 %OutPadConv7, i32 %OutConv7

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="139" st_id="38" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:49 %call_ln0 = call void @CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7, i32 %Weights, i32 %OutPadConv7, i32 %OutConv7

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="140" st_id="39" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:50 %call_ln0 = call void @CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3, i32 %OutConv7, i32 %OutPool3

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="141" st_id="40" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:50 %call_ln0 = call void @CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3, i32 %OutConv7, i32 %OutPool3

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="142" st_id="41" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:51 %call_ln0 = call void @CNN_Pipeline_loop_for_channel_gap_4, i32 %OutPool3, i32 %OutGAP4

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="143" st_id="42" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:51 %call_ln0 = call void @CNN_Pipeline_loop_for_channel_gap_4, i32 %OutPool3, i32 %OutGAP4

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="144" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:52 %OutGAP4_addr = getelementptr i32 %OutGAP4, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="OutGAP4_addr"/></StgValue>
</operation>

<operation id="145" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:53 %OutGAP4_load = load i5 %OutGAP4_addr

]]></Node>
<StgValue><ssdm name="OutGAP4_load"/></StgValue>
</operation>

<operation id="146" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:54 %OutGAP4_addr_1 = getelementptr i32 %OutGAP4, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="OutGAP4_addr_1"/></StgValue>
</operation>

<operation id="147" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:55 %OutGAP4_load_1 = load i5 %OutGAP4_addr_1

]]></Node>
<StgValue><ssdm name="OutGAP4_load_1"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="148" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:53 %OutGAP4_load = load i5 %OutGAP4_addr

]]></Node>
<StgValue><ssdm name="OutGAP4_load"/></StgValue>
</operation>

<operation id="149" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:55 %OutGAP4_load_1 = load i5 %OutGAP4_addr_1

]]></Node>
<StgValue><ssdm name="OutGAP4_load_1"/></StgValue>
</operation>

<operation id="150" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:56 %OutGAP4_addr_2 = getelementptr i32 %OutGAP4, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="OutGAP4_addr_2"/></StgValue>
</operation>

<operation id="151" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:57 %OutGAP4_load_2 = load i5 %OutGAP4_addr_2

]]></Node>
<StgValue><ssdm name="OutGAP4_load_2"/></StgValue>
</operation>

<operation id="152" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:58 %OutGAP4_addr_3 = getelementptr i32 %OutGAP4, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="OutGAP4_addr_3"/></StgValue>
</operation>

<operation id="153" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:59 %OutGAP4_load_3 = load i5 %OutGAP4_addr_3

]]></Node>
<StgValue><ssdm name="OutGAP4_load_3"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="154" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:57 %OutGAP4_load_2 = load i5 %OutGAP4_addr_2

]]></Node>
<StgValue><ssdm name="OutGAP4_load_2"/></StgValue>
</operation>

<operation id="155" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:59 %OutGAP4_load_3 = load i5 %OutGAP4_addr_3

]]></Node>
<StgValue><ssdm name="OutGAP4_load_3"/></StgValue>
</operation>

<operation id="156" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:60 %OutGAP4_addr_4 = getelementptr i32 %OutGAP4, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="OutGAP4_addr_4"/></StgValue>
</operation>

<operation id="157" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:61 %OutGAP4_load_4 = load i5 %OutGAP4_addr_4

]]></Node>
<StgValue><ssdm name="OutGAP4_load_4"/></StgValue>
</operation>

<operation id="158" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:62 %OutGAP4_addr_5 = getelementptr i32 %OutGAP4, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="OutGAP4_addr_5"/></StgValue>
</operation>

<operation id="159" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:63 %OutGAP4_load_5 = load i5 %OutGAP4_addr_5

]]></Node>
<StgValue><ssdm name="OutGAP4_load_5"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="160" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:61 %OutGAP4_load_4 = load i5 %OutGAP4_addr_4

]]></Node>
<StgValue><ssdm name="OutGAP4_load_4"/></StgValue>
</operation>

<operation id="161" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:63 %OutGAP4_load_5 = load i5 %OutGAP4_addr_5

]]></Node>
<StgValue><ssdm name="OutGAP4_load_5"/></StgValue>
</operation>

<operation id="162" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:64 %OutGAP4_addr_6 = getelementptr i32 %OutGAP4, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="OutGAP4_addr_6"/></StgValue>
</operation>

<operation id="163" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:65 %OutGAP4_load_6 = load i5 %OutGAP4_addr_6

]]></Node>
<StgValue><ssdm name="OutGAP4_load_6"/></StgValue>
</operation>

<operation id="164" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:66 %OutGAP4_addr_7 = getelementptr i32 %OutGAP4, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="OutGAP4_addr_7"/></StgValue>
</operation>

<operation id="165" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:67 %OutGAP4_load_7 = load i5 %OutGAP4_addr_7

]]></Node>
<StgValue><ssdm name="OutGAP4_load_7"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="166" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:65 %OutGAP4_load_6 = load i5 %OutGAP4_addr_6

]]></Node>
<StgValue><ssdm name="OutGAP4_load_6"/></StgValue>
</operation>

<operation id="167" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:67 %OutGAP4_load_7 = load i5 %OutGAP4_addr_7

]]></Node>
<StgValue><ssdm name="OutGAP4_load_7"/></StgValue>
</operation>

<operation id="168" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:68 %OutGAP4_addr_8 = getelementptr i32 %OutGAP4, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="OutGAP4_addr_8"/></StgValue>
</operation>

<operation id="169" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:69 %OutGAP4_load_8 = load i5 %OutGAP4_addr_8

]]></Node>
<StgValue><ssdm name="OutGAP4_load_8"/></StgValue>
</operation>

<operation id="170" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:70 %OutGAP4_addr_9 = getelementptr i32 %OutGAP4, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="OutGAP4_addr_9"/></StgValue>
</operation>

<operation id="171" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:71 %OutGAP4_load_9 = load i5 %OutGAP4_addr_9

]]></Node>
<StgValue><ssdm name="OutGAP4_load_9"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="172" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:69 %OutGAP4_load_8 = load i5 %OutGAP4_addr_8

]]></Node>
<StgValue><ssdm name="OutGAP4_load_8"/></StgValue>
</operation>

<operation id="173" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:71 %OutGAP4_load_9 = load i5 %OutGAP4_addr_9

]]></Node>
<StgValue><ssdm name="OutGAP4_load_9"/></StgValue>
</operation>

<operation id="174" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:72 %OutGAP4_addr_10 = getelementptr i32 %OutGAP4, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="OutGAP4_addr_10"/></StgValue>
</operation>

<operation id="175" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:73 %OutGAP4_load_10 = load i5 %OutGAP4_addr_10

]]></Node>
<StgValue><ssdm name="OutGAP4_load_10"/></StgValue>
</operation>

<operation id="176" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:74 %OutGAP4_addr_11 = getelementptr i32 %OutGAP4, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="OutGAP4_addr_11"/></StgValue>
</operation>

<operation id="177" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:75 %OutGAP4_load_11 = load i5 %OutGAP4_addr_11

]]></Node>
<StgValue><ssdm name="OutGAP4_load_11"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="178" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:73 %OutGAP4_load_10 = load i5 %OutGAP4_addr_10

]]></Node>
<StgValue><ssdm name="OutGAP4_load_10"/></StgValue>
</operation>

<operation id="179" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:75 %OutGAP4_load_11 = load i5 %OutGAP4_addr_11

]]></Node>
<StgValue><ssdm name="OutGAP4_load_11"/></StgValue>
</operation>

<operation id="180" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:76 %OutGAP4_addr_12 = getelementptr i32 %OutGAP4, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="OutGAP4_addr_12"/></StgValue>
</operation>

<operation id="181" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:77 %OutGAP4_load_12 = load i5 %OutGAP4_addr_12

]]></Node>
<StgValue><ssdm name="OutGAP4_load_12"/></StgValue>
</operation>

<operation id="182" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:78 %OutGAP4_addr_13 = getelementptr i32 %OutGAP4, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="OutGAP4_addr_13"/></StgValue>
</operation>

<operation id="183" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:79 %OutGAP4_load_13 = load i5 %OutGAP4_addr_13

]]></Node>
<StgValue><ssdm name="OutGAP4_load_13"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="184" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:77 %OutGAP4_load_12 = load i5 %OutGAP4_addr_12

]]></Node>
<StgValue><ssdm name="OutGAP4_load_12"/></StgValue>
</operation>

<operation id="185" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:79 %OutGAP4_load_13 = load i5 %OutGAP4_addr_13

]]></Node>
<StgValue><ssdm name="OutGAP4_load_13"/></StgValue>
</operation>

<operation id="186" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:80 %OutGAP4_addr_14 = getelementptr i32 %OutGAP4, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="OutGAP4_addr_14"/></StgValue>
</operation>

<operation id="187" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:81 %OutGAP4_load_14 = load i5 %OutGAP4_addr_14

]]></Node>
<StgValue><ssdm name="OutGAP4_load_14"/></StgValue>
</operation>

<operation id="188" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:82 %OutGAP4_addr_15 = getelementptr i32 %OutGAP4, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="OutGAP4_addr_15"/></StgValue>
</operation>

<operation id="189" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:83 %OutGAP4_load_15 = load i5 %OutGAP4_addr_15

]]></Node>
<StgValue><ssdm name="OutGAP4_load_15"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="190" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:81 %OutGAP4_load_14 = load i5 %OutGAP4_addr_14

]]></Node>
<StgValue><ssdm name="OutGAP4_load_14"/></StgValue>
</operation>

<operation id="191" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:83 %OutGAP4_load_15 = load i5 %OutGAP4_addr_15

]]></Node>
<StgValue><ssdm name="OutGAP4_load_15"/></StgValue>
</operation>

<operation id="192" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:84 %OutGAP4_addr_16 = getelementptr i32 %OutGAP4, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="OutGAP4_addr_16"/></StgValue>
</operation>

<operation id="193" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:85 %OutGAP4_load_16 = load i5 %OutGAP4_addr_16

]]></Node>
<StgValue><ssdm name="OutGAP4_load_16"/></StgValue>
</operation>

<operation id="194" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:86 %OutGAP4_addr_17 = getelementptr i32 %OutGAP4, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="OutGAP4_addr_17"/></StgValue>
</operation>

<operation id="195" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:87 %OutGAP4_load_17 = load i5 %OutGAP4_addr_17

]]></Node>
<StgValue><ssdm name="OutGAP4_load_17"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="196" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:85 %OutGAP4_load_16 = load i5 %OutGAP4_addr_16

]]></Node>
<StgValue><ssdm name="OutGAP4_load_16"/></StgValue>
</operation>

<operation id="197" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:87 %OutGAP4_load_17 = load i5 %OutGAP4_addr_17

]]></Node>
<StgValue><ssdm name="OutGAP4_load_17"/></StgValue>
</operation>

<operation id="198" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:88 %OutGAP4_addr_18 = getelementptr i32 %OutGAP4, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="OutGAP4_addr_18"/></StgValue>
</operation>

<operation id="199" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:89 %OutGAP4_load_18 = load i5 %OutGAP4_addr_18

]]></Node>
<StgValue><ssdm name="OutGAP4_load_18"/></StgValue>
</operation>

<operation id="200" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:90 %OutGAP4_addr_19 = getelementptr i32 %OutGAP4, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="OutGAP4_addr_19"/></StgValue>
</operation>

<operation id="201" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:91 %OutGAP4_load_19 = load i5 %OutGAP4_addr_19

]]></Node>
<StgValue><ssdm name="OutGAP4_load_19"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="202" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:89 %OutGAP4_load_18 = load i5 %OutGAP4_addr_18

]]></Node>
<StgValue><ssdm name="OutGAP4_load_18"/></StgValue>
</operation>

<operation id="203" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:91 %OutGAP4_load_19 = load i5 %OutGAP4_addr_19

]]></Node>
<StgValue><ssdm name="OutGAP4_load_19"/></StgValue>
</operation>

<operation id="204" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:92 %OutGAP4_addr_20 = getelementptr i32 %OutGAP4, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="OutGAP4_addr_20"/></StgValue>
</operation>

<operation id="205" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:93 %OutGAP4_load_20 = load i5 %OutGAP4_addr_20

]]></Node>
<StgValue><ssdm name="OutGAP4_load_20"/></StgValue>
</operation>

<operation id="206" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:94 %OutGAP4_addr_21 = getelementptr i32 %OutGAP4, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="OutGAP4_addr_21"/></StgValue>
</operation>

<operation id="207" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:95 %OutGAP4_load_21 = load i5 %OutGAP4_addr_21

]]></Node>
<StgValue><ssdm name="OutGAP4_load_21"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="208" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:93 %OutGAP4_load_20 = load i5 %OutGAP4_addr_20

]]></Node>
<StgValue><ssdm name="OutGAP4_load_20"/></StgValue>
</operation>

<operation id="209" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:95 %OutGAP4_load_21 = load i5 %OutGAP4_addr_21

]]></Node>
<StgValue><ssdm name="OutGAP4_load_21"/></StgValue>
</operation>

<operation id="210" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:96 %OutGAP4_addr_22 = getelementptr i32 %OutGAP4, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="OutGAP4_addr_22"/></StgValue>
</operation>

<operation id="211" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:97 %OutGAP4_load_22 = load i5 %OutGAP4_addr_22

]]></Node>
<StgValue><ssdm name="OutGAP4_load_22"/></StgValue>
</operation>

<operation id="212" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:98 %OutGAP4_addr_23 = getelementptr i32 %OutGAP4, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="OutGAP4_addr_23"/></StgValue>
</operation>

<operation id="213" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:99 %OutGAP4_load_23 = load i5 %OutGAP4_addr_23

]]></Node>
<StgValue><ssdm name="OutGAP4_load_23"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="214" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:97 %OutGAP4_load_22 = load i5 %OutGAP4_addr_22

]]></Node>
<StgValue><ssdm name="OutGAP4_load_22"/></StgValue>
</operation>

<operation id="215" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:99 %OutGAP4_load_23 = load i5 %OutGAP4_addr_23

]]></Node>
<StgValue><ssdm name="OutGAP4_load_23"/></StgValue>
</operation>

<operation id="216" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:100 %OutGAP4_addr_24 = getelementptr i32 %OutGAP4, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="OutGAP4_addr_24"/></StgValue>
</operation>

<operation id="217" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:101 %OutGAP4_load_24 = load i5 %OutGAP4_addr_24

]]></Node>
<StgValue><ssdm name="OutGAP4_load_24"/></StgValue>
</operation>

<operation id="218" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:102 %OutGAP4_addr_25 = getelementptr i32 %OutGAP4, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="OutGAP4_addr_25"/></StgValue>
</operation>

<operation id="219" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:103 %OutGAP4_load_25 = load i5 %OutGAP4_addr_25

]]></Node>
<StgValue><ssdm name="OutGAP4_load_25"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="220" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:101 %OutGAP4_load_24 = load i5 %OutGAP4_addr_24

]]></Node>
<StgValue><ssdm name="OutGAP4_load_24"/></StgValue>
</operation>

<operation id="221" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:103 %OutGAP4_load_25 = load i5 %OutGAP4_addr_25

]]></Node>
<StgValue><ssdm name="OutGAP4_load_25"/></StgValue>
</operation>

<operation id="222" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:104 %OutGAP4_addr_26 = getelementptr i32 %OutGAP4, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="OutGAP4_addr_26"/></StgValue>
</operation>

<operation id="223" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:105 %OutGAP4_load_26 = load i5 %OutGAP4_addr_26

]]></Node>
<StgValue><ssdm name="OutGAP4_load_26"/></StgValue>
</operation>

<operation id="224" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:106 %OutGAP4_addr_27 = getelementptr i32 %OutGAP4, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="OutGAP4_addr_27"/></StgValue>
</operation>

<operation id="225" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:107 %OutGAP4_load_27 = load i5 %OutGAP4_addr_27

]]></Node>
<StgValue><ssdm name="OutGAP4_load_27"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="226" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:105 %OutGAP4_load_26 = load i5 %OutGAP4_addr_26

]]></Node>
<StgValue><ssdm name="OutGAP4_load_26"/></StgValue>
</operation>

<operation id="227" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:107 %OutGAP4_load_27 = load i5 %OutGAP4_addr_27

]]></Node>
<StgValue><ssdm name="OutGAP4_load_27"/></StgValue>
</operation>

<operation id="228" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:108 %OutGAP4_addr_28 = getelementptr i32 %OutGAP4, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="OutGAP4_addr_28"/></StgValue>
</operation>

<operation id="229" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:109 %OutGAP4_load_28 = load i5 %OutGAP4_addr_28

]]></Node>
<StgValue><ssdm name="OutGAP4_load_28"/></StgValue>
</operation>

<operation id="230" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:110 %OutGAP4_addr_29 = getelementptr i32 %OutGAP4, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="OutGAP4_addr_29"/></StgValue>
</operation>

<operation id="231" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:111 %OutGAP4_load_29 = load i5 %OutGAP4_addr_29

]]></Node>
<StgValue><ssdm name="OutGAP4_load_29"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="232" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:109 %OutGAP4_load_28 = load i5 %OutGAP4_addr_28

]]></Node>
<StgValue><ssdm name="OutGAP4_load_28"/></StgValue>
</operation>

<operation id="233" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:111 %OutGAP4_load_29 = load i5 %OutGAP4_addr_29

]]></Node>
<StgValue><ssdm name="OutGAP4_load_29"/></StgValue>
</operation>

<operation id="234" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:112 %OutGAP4_addr_30 = getelementptr i32 %OutGAP4, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="OutGAP4_addr_30"/></StgValue>
</operation>

<operation id="235" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:113 %OutGAP4_load_30 = load i5 %OutGAP4_addr_30

]]></Node>
<StgValue><ssdm name="OutGAP4_load_30"/></StgValue>
</operation>

<operation id="236" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:114 %OutGAP4_addr_31 = getelementptr i32 %OutGAP4, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="OutGAP4_addr_31"/></StgValue>
</operation>

<operation id="237" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:115 %OutGAP4_load_31 = load i5 %OutGAP4_addr_31

]]></Node>
<StgValue><ssdm name="OutGAP4_load_31"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="238" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:113 %OutGAP4_load_30 = load i5 %OutGAP4_addr_30

]]></Node>
<StgValue><ssdm name="OutGAP4_load_30"/></StgValue>
</operation>

<operation id="239" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:115 %OutGAP4_load_31 = load i5 %OutGAP4_addr_31

]]></Node>
<StgValue><ssdm name="OutGAP4_load_31"/></StgValue>
</operation>

<operation id="240" st_id="59" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="0">
<![CDATA[
entry:116 %call_ln7 = call void @CNN_Pipeline_loop_for_a_Dense_0, i32 %Weights, i32 %OutGAP4_load, i32 %OutGAP4_load_1, i32 %OutGAP4_load_2, i32 %OutGAP4_load_3, i32 %OutGAP4_load_4, i32 %OutGAP4_load_5, i32 %OutGAP4_load_6, i32 %OutGAP4_load_7, i32 %OutGAP4_load_8, i32 %OutGAP4_load_9, i32 %OutGAP4_load_10, i32 %OutGAP4_load_11, i32 %OutGAP4_load_12, i32 %OutGAP4_load_13, i32 %OutGAP4_load_14, i32 %OutGAP4_load_15, i32 %OutGAP4_load_16, i32 %OutGAP4_load_17, i32 %OutGAP4_load_18, i32 %OutGAP4_load_19, i32 %OutGAP4_load_20, i32 %OutGAP4_load_21, i32 %OutGAP4_load_22, i32 %OutGAP4_load_23, i32 %OutGAP4_load_24, i32 %OutGAP4_load_25, i32 %OutGAP4_load_26, i32 %OutGAP4_load_27, i32 %OutGAP4_load_28, i32 %OutGAP4_load_29, i32 %OutGAP4_load_30, i32 %OutGAP4_load_31, i32 %OutDense0

]]></Node>
<StgValue><ssdm name="call_ln7"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="241" st_id="60" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="0">
<![CDATA[
entry:116 %call_ln7 = call void @CNN_Pipeline_loop_for_a_Dense_0, i32 %Weights, i32 %OutGAP4_load, i32 %OutGAP4_load_1, i32 %OutGAP4_load_2, i32 %OutGAP4_load_3, i32 %OutGAP4_load_4, i32 %OutGAP4_load_5, i32 %OutGAP4_load_6, i32 %OutGAP4_load_7, i32 %OutGAP4_load_8, i32 %OutGAP4_load_9, i32 %OutGAP4_load_10, i32 %OutGAP4_load_11, i32 %OutGAP4_load_12, i32 %OutGAP4_load_13, i32 %OutGAP4_load_14, i32 %OutGAP4_load_15, i32 %OutGAP4_load_16, i32 %OutGAP4_load_17, i32 %OutGAP4_load_18, i32 %OutGAP4_load_19, i32 %OutGAP4_load_20, i32 %OutGAP4_load_21, i32 %OutGAP4_load_22, i32 %OutGAP4_load_23, i32 %OutGAP4_load_24, i32 %OutGAP4_load_25, i32 %OutGAP4_load_26, i32 %OutGAP4_load_27, i32 %OutGAP4_load_28, i32 %OutGAP4_load_29, i32 %OutGAP4_load_30, i32 %OutGAP4_load_31, i32 %OutDense0

]]></Node>
<StgValue><ssdm name="call_ln7"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="242" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:117 %OutDense0_addr = getelementptr i32 %OutDense0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="OutDense0_addr"/></StgValue>
</operation>

<operation id="243" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:118 %OutDense0_load = load i5 %OutDense0_addr

]]></Node>
<StgValue><ssdm name="OutDense0_load"/></StgValue>
</operation>

<operation id="244" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:119 %OutDense0_addr_1 = getelementptr i32 %OutDense0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="OutDense0_addr_1"/></StgValue>
</operation>

<operation id="245" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:120 %OutDense0_load_1 = load i5 %OutDense0_addr_1

]]></Node>
<StgValue><ssdm name="OutDense0_load_1"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="246" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:118 %OutDense0_load = load i5 %OutDense0_addr

]]></Node>
<StgValue><ssdm name="OutDense0_load"/></StgValue>
</operation>

<operation id="247" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:120 %OutDense0_load_1 = load i5 %OutDense0_addr_1

]]></Node>
<StgValue><ssdm name="OutDense0_load_1"/></StgValue>
</operation>

<operation id="248" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:121 %OutDense0_addr_2 = getelementptr i32 %OutDense0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="OutDense0_addr_2"/></StgValue>
</operation>

<operation id="249" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:122 %OutDense0_load_2 = load i5 %OutDense0_addr_2

]]></Node>
<StgValue><ssdm name="OutDense0_load_2"/></StgValue>
</operation>

<operation id="250" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:123 %OutDense0_addr_3 = getelementptr i32 %OutDense0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="OutDense0_addr_3"/></StgValue>
</operation>

<operation id="251" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:124 %OutDense0_load_3 = load i5 %OutDense0_addr_3

]]></Node>
<StgValue><ssdm name="OutDense0_load_3"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="252" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:122 %OutDense0_load_2 = load i5 %OutDense0_addr_2

]]></Node>
<StgValue><ssdm name="OutDense0_load_2"/></StgValue>
</operation>

<operation id="253" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:124 %OutDense0_load_3 = load i5 %OutDense0_addr_3

]]></Node>
<StgValue><ssdm name="OutDense0_load_3"/></StgValue>
</operation>

<operation id="254" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:125 %OutDense0_addr_4 = getelementptr i32 %OutDense0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="OutDense0_addr_4"/></StgValue>
</operation>

<operation id="255" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:126 %OutDense0_load_4 = load i5 %OutDense0_addr_4

]]></Node>
<StgValue><ssdm name="OutDense0_load_4"/></StgValue>
</operation>

<operation id="256" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:127 %OutDense0_addr_5 = getelementptr i32 %OutDense0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="OutDense0_addr_5"/></StgValue>
</operation>

<operation id="257" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:128 %OutDense0_load_5 = load i5 %OutDense0_addr_5

]]></Node>
<StgValue><ssdm name="OutDense0_load_5"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="258" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:126 %OutDense0_load_4 = load i5 %OutDense0_addr_4

]]></Node>
<StgValue><ssdm name="OutDense0_load_4"/></StgValue>
</operation>

<operation id="259" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:128 %OutDense0_load_5 = load i5 %OutDense0_addr_5

]]></Node>
<StgValue><ssdm name="OutDense0_load_5"/></StgValue>
</operation>

<operation id="260" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:129 %OutDense0_addr_6 = getelementptr i32 %OutDense0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="OutDense0_addr_6"/></StgValue>
</operation>

<operation id="261" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:130 %OutDense0_load_6 = load i5 %OutDense0_addr_6

]]></Node>
<StgValue><ssdm name="OutDense0_load_6"/></StgValue>
</operation>

<operation id="262" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:131 %OutDense0_addr_7 = getelementptr i32 %OutDense0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="OutDense0_addr_7"/></StgValue>
</operation>

<operation id="263" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:132 %OutDense0_load_7 = load i5 %OutDense0_addr_7

]]></Node>
<StgValue><ssdm name="OutDense0_load_7"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="264" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:130 %OutDense0_load_6 = load i5 %OutDense0_addr_6

]]></Node>
<StgValue><ssdm name="OutDense0_load_6"/></StgValue>
</operation>

<operation id="265" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:132 %OutDense0_load_7 = load i5 %OutDense0_addr_7

]]></Node>
<StgValue><ssdm name="OutDense0_load_7"/></StgValue>
</operation>

<operation id="266" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:133 %OutDense0_addr_8 = getelementptr i32 %OutDense0, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="OutDense0_addr_8"/></StgValue>
</operation>

<operation id="267" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:134 %OutDense0_load_8 = load i5 %OutDense0_addr_8

]]></Node>
<StgValue><ssdm name="OutDense0_load_8"/></StgValue>
</operation>

<operation id="268" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:135 %OutDense0_addr_9 = getelementptr i32 %OutDense0, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="OutDense0_addr_9"/></StgValue>
</operation>

<operation id="269" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:136 %OutDense0_load_9 = load i5 %OutDense0_addr_9

]]></Node>
<StgValue><ssdm name="OutDense0_load_9"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="270" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:134 %OutDense0_load_8 = load i5 %OutDense0_addr_8

]]></Node>
<StgValue><ssdm name="OutDense0_load_8"/></StgValue>
</operation>

<operation id="271" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:136 %OutDense0_load_9 = load i5 %OutDense0_addr_9

]]></Node>
<StgValue><ssdm name="OutDense0_load_9"/></StgValue>
</operation>

<operation id="272" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:137 %OutDense0_addr_10 = getelementptr i32 %OutDense0, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="OutDense0_addr_10"/></StgValue>
</operation>

<operation id="273" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:138 %OutDense0_load_10 = load i5 %OutDense0_addr_10

]]></Node>
<StgValue><ssdm name="OutDense0_load_10"/></StgValue>
</operation>

<operation id="274" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:139 %OutDense0_addr_11 = getelementptr i32 %OutDense0, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="OutDense0_addr_11"/></StgValue>
</operation>

<operation id="275" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:140 %OutDense0_load_11 = load i5 %OutDense0_addr_11

]]></Node>
<StgValue><ssdm name="OutDense0_load_11"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="276" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:138 %OutDense0_load_10 = load i5 %OutDense0_addr_10

]]></Node>
<StgValue><ssdm name="OutDense0_load_10"/></StgValue>
</operation>

<operation id="277" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:140 %OutDense0_load_11 = load i5 %OutDense0_addr_11

]]></Node>
<StgValue><ssdm name="OutDense0_load_11"/></StgValue>
</operation>

<operation id="278" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:141 %OutDense0_addr_12 = getelementptr i32 %OutDense0, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="OutDense0_addr_12"/></StgValue>
</operation>

<operation id="279" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:142 %OutDense0_load_12 = load i5 %OutDense0_addr_12

]]></Node>
<StgValue><ssdm name="OutDense0_load_12"/></StgValue>
</operation>

<operation id="280" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:143 %OutDense0_addr_13 = getelementptr i32 %OutDense0, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="OutDense0_addr_13"/></StgValue>
</operation>

<operation id="281" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:144 %OutDense0_load_13 = load i5 %OutDense0_addr_13

]]></Node>
<StgValue><ssdm name="OutDense0_load_13"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="282" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:142 %OutDense0_load_12 = load i5 %OutDense0_addr_12

]]></Node>
<StgValue><ssdm name="OutDense0_load_12"/></StgValue>
</operation>

<operation id="283" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:144 %OutDense0_load_13 = load i5 %OutDense0_addr_13

]]></Node>
<StgValue><ssdm name="OutDense0_load_13"/></StgValue>
</operation>

<operation id="284" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:145 %OutDense0_addr_14 = getelementptr i32 %OutDense0, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="OutDense0_addr_14"/></StgValue>
</operation>

<operation id="285" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:146 %OutDense0_load_14 = load i5 %OutDense0_addr_14

]]></Node>
<StgValue><ssdm name="OutDense0_load_14"/></StgValue>
</operation>

<operation id="286" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:147 %OutDense0_addr_15 = getelementptr i32 %OutDense0, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="OutDense0_addr_15"/></StgValue>
</operation>

<operation id="287" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:148 %OutDense0_load_15 = load i5 %OutDense0_addr_15

]]></Node>
<StgValue><ssdm name="OutDense0_load_15"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="288" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:146 %OutDense0_load_14 = load i5 %OutDense0_addr_14

]]></Node>
<StgValue><ssdm name="OutDense0_load_14"/></StgValue>
</operation>

<operation id="289" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:148 %OutDense0_load_15 = load i5 %OutDense0_addr_15

]]></Node>
<StgValue><ssdm name="OutDense0_load_15"/></StgValue>
</operation>

<operation id="290" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:149 %OutDense0_addr_16 = getelementptr i32 %OutDense0, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="OutDense0_addr_16"/></StgValue>
</operation>

<operation id="291" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:150 %OutDense0_load_16 = load i5 %OutDense0_addr_16

]]></Node>
<StgValue><ssdm name="OutDense0_load_16"/></StgValue>
</operation>

<operation id="292" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:151 %OutDense0_addr_17 = getelementptr i32 %OutDense0, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="OutDense0_addr_17"/></StgValue>
</operation>

<operation id="293" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:152 %OutDense0_load_17 = load i5 %OutDense0_addr_17

]]></Node>
<StgValue><ssdm name="OutDense0_load_17"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="294" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:150 %OutDense0_load_16 = load i5 %OutDense0_addr_16

]]></Node>
<StgValue><ssdm name="OutDense0_load_16"/></StgValue>
</operation>

<operation id="295" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:152 %OutDense0_load_17 = load i5 %OutDense0_addr_17

]]></Node>
<StgValue><ssdm name="OutDense0_load_17"/></StgValue>
</operation>

<operation id="296" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:153 %OutDense0_addr_18 = getelementptr i32 %OutDense0, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="OutDense0_addr_18"/></StgValue>
</operation>

<operation id="297" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:154 %OutDense0_load_18 = load i5 %OutDense0_addr_18

]]></Node>
<StgValue><ssdm name="OutDense0_load_18"/></StgValue>
</operation>

<operation id="298" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:155 %OutDense0_addr_19 = getelementptr i32 %OutDense0, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="OutDense0_addr_19"/></StgValue>
</operation>

<operation id="299" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:156 %OutDense0_load_19 = load i5 %OutDense0_addr_19

]]></Node>
<StgValue><ssdm name="OutDense0_load_19"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="300" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:154 %OutDense0_load_18 = load i5 %OutDense0_addr_18

]]></Node>
<StgValue><ssdm name="OutDense0_load_18"/></StgValue>
</operation>

<operation id="301" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:156 %OutDense0_load_19 = load i5 %OutDense0_addr_19

]]></Node>
<StgValue><ssdm name="OutDense0_load_19"/></StgValue>
</operation>

<operation id="302" st_id="71" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="0">
<![CDATA[
entry:157 %call_ln19 = call void @CNN_Pipeline_loop_for_a_Dense_1, i32 %Weights, i32 %OutDense0_load, i32 %OutDense0_load_1, i32 %OutDense0_load_2, i32 %OutDense0_load_3, i32 %OutDense0_load_4, i32 %OutDense0_load_5, i32 %OutDense0_load_6, i32 %OutDense0_load_7, i32 %OutDense0_load_8, i32 %OutDense0_load_9, i32 %OutDense0_load_10, i32 %OutDense0_load_11, i32 %OutDense0_load_12, i32 %OutDense0_load_13, i32 %OutDense0_load_14, i32 %OutDense0_load_15, i32 %OutDense0_load_16, i32 %OutDense0_load_17, i32 %OutDense0_load_18, i32 %OutDense0_load_19, i32 %out_Dense

]]></Node>
<StgValue><ssdm name="call_ln19"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="303" st_id="72" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="0">
<![CDATA[
entry:157 %call_ln19 = call void @CNN_Pipeline_loop_for_a_Dense_1, i32 %Weights, i32 %OutDense0_load, i32 %OutDense0_load_1, i32 %OutDense0_load_2, i32 %OutDense0_load_3, i32 %OutDense0_load_4, i32 %OutDense0_load_5, i32 %OutDense0_load_6, i32 %OutDense0_load_7, i32 %OutDense0_load_8, i32 %OutDense0_load_9, i32 %OutDense0_load_10, i32 %OutDense0_load_11, i32 %OutDense0_load_12, i32 %OutDense0_load_13, i32 %OutDense0_load_14, i32 %OutDense0_load_15, i32 %OutDense0_load_16, i32 %OutDense0_load_17, i32 %OutDense0_load_18, i32 %OutDense0_load_19, i32 %out_Dense

]]></Node>
<StgValue><ssdm name="call_ln19"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="304" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:158 %out_Dense_addr = getelementptr i32 %out_Dense, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="out_Dense_addr"/></StgValue>
</operation>

<operation id="305" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="3" op_1_bw="0">
<![CDATA[
entry:159 %maxindex = load i3 %out_Dense_addr

]]></Node>
<StgValue><ssdm name="maxindex"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="306" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="3" op_1_bw="0">
<![CDATA[
entry:159 %maxindex = load i3 %out_Dense_addr

]]></Node>
<StgValue><ssdm name="maxindex"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="307" st_id="75" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
entry:160 %call_ln23 = call void @CNN_Pipeline_loop_detect, i32 %maxindex, i32 %out_Dense, i32 %conv6_i_loc

]]></Node>
<StgValue><ssdm name="call_ln23"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="308" st_id="76" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
entry:160 %call_ln23 = call void @CNN_Pipeline_loop_detect, i32 %maxindex, i32 %out_Dense, i32 %conv6_i_loc

]]></Node>
<StgValue><ssdm name="call_ln23"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="309" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_0

]]></Node>
<StgValue><ssdm name="spectopmodule_ln6"/></StgValue>
</operation>

<operation id="310" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %InModel, void @empty_5, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="311" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %InModel

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="312" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OutModel

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="313" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OutModel, void @empty, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="314" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Weights, void @empty_5, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="315" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Weights

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="316" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:161 %conv6_i_loc_load = load i32 %conv6_i_loc

]]></Node>
<StgValue><ssdm name="conv6_i_loc_load"/></StgValue>
</operation>

<operation id="317" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32">
<![CDATA[
entry:162 %bitcast_ln29 = bitcast i32 %conv6_i_loc_load

]]></Node>
<StgValue><ssdm name="bitcast_ln29"/></StgValue>
</operation>

<operation id="318" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:163 %write_ln29 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %OutModel, i32 %bitcast_ln29

]]></Node>
<StgValue><ssdm name="write_ln29"/></StgValue>
</operation>

<operation id="319" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0">
<![CDATA[
entry:164 %ret_ln52 = ret

]]></Node>
<StgValue><ssdm name="ret_ln52"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
