{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1500112823049 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.1 Build 598 06/07/2017 SJ Lite Edition " "Version 17.0.1 Build 598 06/07/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1500112823064 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 15 15:30:22 2017 " "Processing started: Sat Jul 15 15:30:22 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1500112823064 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500112823064 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final -c final " "Command: quartus_map --read_settings_files=on --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500112823064 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1500112823736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench-Behave " "Found design unit 1: testbench-Behave" {  } { { "../testbench.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/testbench.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836285 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "../testbench.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/testbench.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500112836285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/update_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/update_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 update_unit-UU " "Found design unit 1: update_unit-UU" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836300 ""} { "Info" "ISGN_ENTITY_NAME" "1 update_unit " "Found entity 1: update_unit" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500112836300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/rs_execute.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/rs_execute.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rs_execute-RS_ex " "Found design unit 1: rs_execute-RS_ex" {  } { { "../ALL Code Files/rs_execute.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/rs_execute.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836300 ""} { "Info" "ISGN_ENTITY_NAME" "1 rs_execute " "Found entity 1: rs_execute" {  } { { "../ALL Code Files/rs_execute.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/rs_execute.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500112836300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/rrf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/rrf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RRF-files " "Found design unit 1: RRF-files" {  } { { "../ALL Code Files/rrf.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/rrf.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836300 ""} { "Info" "ISGN_ENTITY_NAME" "1 RRF " "Found entity 1: RRF" {  } { { "../ALL Code Files/rrf.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/rrf.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500112836300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/rob.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/rob.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROB-files " "Found design unit 1: ROB-files" {  } { { "../ALL Code Files/ROB.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836300 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROB " "Found entity 1: ROB" {  } { { "../ALL Code Files/ROB.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500112836300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/reservation_station_complete.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/reservation_station_complete.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reservation_station_complete-RS " "Found design unit 1: reservation_station_complete-RS" {  } { { "../ALL Code Files/reservation_station_complete.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station_complete.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836300 ""} { "Info" "ISGN_ENTITY_NAME" "1 reservation_station_complete " "Found entity 1: reservation_station_complete" {  } { { "../ALL Code Files/reservation_station_complete.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station_complete.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500112836300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/reservation_station.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/reservation_station.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reservation_station-RS " "Found design unit 1: reservation_station-RS" {  } { { "../ALL Code Files/reservation_station.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836316 ""} { "Info" "ISGN_ENTITY_NAME" "1 reservation_station " "Found entity 1: reservation_station" {  } { { "../ALL Code Files/reservation_station.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500112836316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registers-reg " "Found design unit 1: registers-reg" {  } { { "../ALL Code Files/registers.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/registers.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836316 ""} { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "../ALL Code Files/registers.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/registers.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500112836316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-rFile " "Found design unit 1: register_file-rFile" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836316 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500112836316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/para_final.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/para_final.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 para_final-pfinal " "Found design unit 1: para_final-pfinal" {  } { { "../ALL Code Files/para_final.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/para_final.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836316 ""} { "Info" "ISGN_ENTITY_NAME" "1 para_final " "Found entity 1: para_final" {  } { { "../ALL Code Files/para_final.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/para_final.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500112836316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/nand_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/nand_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nand_unit-nand_arch " "Found design unit 1: nand_unit-nand_arch" {  } { { "../ALL Code Files/nand_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/nand_unit.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836332 ""} { "Info" "ISGN_ENTITY_NAME" "1 nand_unit " "Found entity 1: nand_unit" {  } { { "../ALL Code Files/nand_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/nand_unit.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500112836332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/mux8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/mux8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8-Behave " "Found design unit 1: mux8-Behave" {  } { { "../ALL Code Files/mux8.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/mux8.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836332 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8 " "Found entity 1: mux8" {  } { { "../ALL Code Files/mux8.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/mux8.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500112836332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-Behave " "Found design unit 1: mux2-Behave" {  } { { "../ALL Code Files/mux2.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/mux2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836332 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "../ALL Code Files/mux2.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/mux2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500112836332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/multiplexer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/multiplexer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer-m " "Found design unit 1: multiplexer-m" {  } { { "../ALL Code Files/multiplexer.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/multiplexer.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836332 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Found entity 1: multiplexer" {  } { { "../ALL Code Files/multiplexer.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/multiplexer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500112836332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/lst_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/lst_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lst_unit-lst_arch " "Found design unit 1: lst_unit-lst_arch" {  } { { "../ALL Code Files/lst_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/lst_unit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836332 ""} { "Info" "ISGN_ENTITY_NAME" "1 lst_unit " "Found entity 1: lst_unit" {  } { { "../ALL Code Files/lst_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/lst_unit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500112836332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/instruction_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/instruction_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_memory-SYN " "Found design unit 1: instruction_memory-SYN" {  } { { "../ALL Code Files/instruction_memory.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/instruction_memory.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836347 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "../ALL Code Files/instruction_memory.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/instruction_memory.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500112836347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/inc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/inc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inc-SYN " "Found design unit 1: inc-SYN" {  } { { "../ALL Code Files/inc.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/inc.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836347 ""} { "Info" "ISGN_ENTITY_NAME" "1 inc " "Found entity 1: inc" {  } { { "../ALL Code Files/inc.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/inc.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500112836347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/fetch_decode_rf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/fetch_decode_rf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch_decode_rf-fd " "Found design unit 1: fetch_decode_rf-fd" {  } { { "../ALL Code Files/fetch_decode_rf.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch_decode_rf.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836347 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetch_decode_rf " "Found entity 1: fetch_decode_rf" {  } { { "../ALL Code Files/fetch_decode_rf.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch_decode_rf.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500112836347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/fetch_decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/fetch_decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch_decode-fd " "Found design unit 1: fetch_decode-fd" {  } { { "../ALL Code Files/fetch_decode.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch_decode.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836347 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetch_decode " "Found entity 1: fetch_decode" {  } { { "../ALL Code Files/fetch_decode.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch_decode.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500112836347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch-fetching " "Found design unit 1: fetch-fetching" {  } { { "../ALL Code Files/fetch.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836347 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "../ALL Code Files/fetch.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500112836347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/execute_complete.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/execute_complete.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 execute_complete-ex_comp " "Found design unit 1: execute_complete-ex_comp" {  } { { "../ALL Code Files/execute_complete.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/execute_complete.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836363 ""} { "Info" "ISGN_ENTITY_NAME" "1 execute_complete " "Found entity 1: execute_complete" {  } { { "../ALL Code Files/execute_complete.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/execute_complete.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500112836363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/dispatch_unit_bch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/dispatch_unit_bch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dispatch_unit_bch-DU " "Found design unit 1: dispatch_unit_bch-DU" {  } { { "../ALL Code Files/dispatch_unit_bch.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836363 ""} { "Info" "ISGN_ENTITY_NAME" "1 dispatch_unit_bch " "Found entity 1: dispatch_unit_bch" {  } { { "../ALL Code Files/dispatch_unit_bch.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500112836363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/dispatch_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/dispatch_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dispatch_unit-DU " "Found design unit 1: dispatch_unit-DU" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836363 ""} { "Info" "ISGN_ENTITY_NAME" "1 dispatch_unit " "Found entity 1: dispatch_unit" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500112836363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/demux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/demux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux-dm " "Found design unit 1: demux-dm" {  } { { "../ALL Code Files/demux.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/demux.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836363 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux " "Found entity 1: demux" {  } { { "../ALL Code Files/demux.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/demux.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500112836363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode-DEC " "Found design unit 1: decode-DEC" {  } { { "../ALL Code Files/decode.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/decode.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836378 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "../ALL Code Files/decode.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/decode.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500112836378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-SYN " "Found design unit 1: counter-SYN" {  } { { "../ALL Code Files/counter.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/counter.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836378 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../ALL Code Files/counter.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/counter.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500112836378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 components " "Found design unit 1: components" {  } { { "../ALL Code Files/components.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/components.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500112836378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/complete.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/complete.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 complete-com " "Found design unit 1: complete-com" {  } { { "../ALL Code Files/complete.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/complete.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836378 ""} { "Info" "ISGN_ENTITY_NAME" "1 complete " "Found entity 1: complete" {  } { { "../ALL Code Files/complete.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/complete.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500112836378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-Comp " "Found design unit 1: comparator-Comp" {  } { { "../ALL Code Files/comparator.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/comparator.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836394 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "../ALL Code Files/comparator.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/comparator.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500112836394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/branch_predictor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/branch_predictor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 branch_predictor-BP " "Found design unit 1: branch_predictor-BP" {  } { { "../ALL Code Files/branch_predictor.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/branch_predictor.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836394 ""} { "Info" "ISGN_ENTITY_NAME" "1 branch_predictor " "Found entity 1: branch_predictor" {  } { { "../ALL Code Files/branch_predictor.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/branch_predictor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500112836394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/bch_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/bch_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bch_unit-bch_arch " "Found design unit 1: bch_unit-bch_arch" {  } { { "../ALL Code Files/bch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/bch_unit.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836394 ""} { "Info" "ISGN_ENTITY_NAME" "1 bch_unit " "Found entity 1: bch_unit" {  } { { "../ALL Code Files/bch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/bch_unit.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500112836394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/arf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/arf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ARF-files " "Found design unit 1: ARF-files" {  } { { "../ALL Code Files/ARF.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ARF.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836394 ""} { "Info" "ISGN_ENTITY_NAME" "1 ARF " "Found entity 1: ARF" {  } { { "../ALL Code Files/ARF.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ARF.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500112836394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/alu_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/alu_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_unit-alu_arch " "Found design unit 1: alu_unit-alu_arch" {  } { { "../ALL Code Files/alu_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/alu_unit.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836410 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_unit " "Found entity 1: alu_unit" {  } { { "../ALL Code Files/alu_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/alu_unit.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500112836410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/allocating_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/allocating_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 allocating_unit-AU " "Found design unit 1: allocating_unit-AU" {  } { { "../ALL Code Files/allocating_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836410 ""} { "Info" "ISGN_ENTITY_NAME" "1 allocating_unit " "Found entity 1: allocating_unit" {  } { { "../ALL Code Files/allocating_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500112836410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/adds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/adds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adds-files " "Found design unit 1: adds-files" {  } { { "../ALL Code Files/adds.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/adds.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836410 ""} { "Info" "ISGN_ENTITY_NAME" "1 adds " "Found entity 1: adds" {  } { { "../ALL Code Files/adds.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/adds.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500112836410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/add_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/add_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_unit-add_arch " "Found design unit 1: add_unit-add_arch" {  } { { "../ALL Code Files/add_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/add_unit.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836425 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_unit " "Found entity 1: add_unit" {  } { { "../ALL Code Files/add_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/add_unit.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500112836425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/final.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/final.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 final-fin " "Found design unit 1: final-fin" {  } { { "../ALL Code Files/final.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/final.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836425 ""} { "Info" "ISGN_ENTITY_NAME" "1 final " "Found entity 1: final" {  } { { "../ALL Code Files/final.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/final.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500112836425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/registers1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/registers1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registers1-reg " "Found design unit 1: registers1-reg" {  } { { "../ALL Code Files/registers1.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/registers1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836425 ""} { "Info" "ISGN_ENTITY_NAME" "1 registers1 " "Found entity 1: registers1" {  } { { "../ALL Code Files/registers1.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/registers1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500112836425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/registers3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/registers3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registers3-reg " "Found design unit 1: registers3-reg" {  } { { "../ALL Code Files/registers3.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/registers3.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836425 ""} { "Info" "ISGN_ENTITY_NAME" "1 registers3 " "Found entity 1: registers3" {  } { { "../ALL Code Files/registers3.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/registers3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112836425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500112836425 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final " "Elaborating entity \"final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1500112836722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "para_final para_final:PAR_FIN " "Elaborating entity \"para_final\" for hierarchy \"para_final:PAR_FIN\"" {  } { { "../ALL Code Files/final.vhd" "PAR_FIN" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/final.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500112836753 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "only_one_alu para_final.vhd(30) " "Verilog HDL or VHDL warning at para_final.vhd(30): object \"only_one_alu\" assigned a value but never read" {  } { { "../ALL Code Files/para_final.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/para_final.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1500112836753 "|final|para_final:PAR_FIN"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "only_one_bch para_final.vhd(30) " "Verilog HDL or VHDL warning at para_final.vhd(30): object \"only_one_bch\" assigned a value but never read" {  } { { "../ALL Code Files/para_final.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/para_final.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1500112836753 "|final|para_final:PAR_FIN"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "only_one_lst para_final.vhd(30) " "Verilog HDL or VHDL warning at para_final.vhd(30): object \"only_one_lst\" assigned a value but never read" {  } { { "../ALL Code Files/para_final.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/para_final.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1500112836753 "|final|para_final:PAR_FIN"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch_decode_rf para_final:PAR_FIN\|fetch_decode_rf:F_D_RF " "Elaborating entity \"fetch_decode_rf\" for hierarchy \"para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\"" {  } { { "../ALL Code Files/para_final.vhd" "F_D_RF" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/para_final.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500112836785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch_decode para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|fetch_decode:fetch_dec_unit " "Elaborating entity \"fetch_decode\" for hierarchy \"para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|fetch_decode:fetch_dec_unit\"" {  } { { "../ALL Code Files/fetch_decode_rf.vhd" "fetch_dec_unit" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch_decode_rf.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500112836800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|fetch_decode:fetch_dec_unit\|fetch:fetch_unit " "Elaborating entity \"fetch\" for hierarchy \"para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|fetch_decode:fetch_dec_unit\|fetch:fetch_unit\"" {  } { { "../ALL Code Files/fetch_decode.vhd" "fetch_unit" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch_decode.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500112836816 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "not_stall fetch.vhd(25) " "Verilog HDL or VHDL warning at fetch.vhd(25): object \"not_stall\" assigned a value but never read" {  } { { "../ALL Code Files/fetch.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1500112836816 "|final|para_final:PAR_FIN|fetch_decode_rf:F_D_RF|fetch_decode:fetch_dec_unit|fetch:fetch_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|fetch_decode:fetch_dec_unit\|fetch:fetch_unit\|instruction_memory:mem_map " "Elaborating entity \"instruction_memory\" for hierarchy \"para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|fetch_decode:fetch_dec_unit\|fetch:fetch_unit\|instruction_memory:mem_map\"" {  } { { "../ALL Code Files/fetch.vhd" "mem_map" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500112836832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|fetch_decode:fetch_dec_unit\|fetch:fetch_unit\|instruction_memory:mem_map\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|fetch_decode:fetch_dec_unit\|fetch:fetch_unit\|instruction_memory:mem_map\|altsyncram:altsyncram_component\"" {  } { { "../ALL Code Files/instruction_memory.vhd" "altsyncram_component" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/instruction_memory.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500112836957 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|fetch_decode:fetch_dec_unit\|fetch:fetch_unit\|instruction_memory:mem_map\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|fetch_decode:fetch_dec_unit\|fetch:fetch_unit\|instruction_memory:mem_map\|altsyncram:altsyncram_component\"" {  } { { "../ALL Code Files/instruction_memory.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/instruction_memory.vhd" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500112836972 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|fetch_decode:fetch_dec_unit\|fetch:fetch_unit\|instruction_memory:mem_map\|altsyncram:altsyncram_component " "Instantiated megafunction \"para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|fetch_decode:fetch_dec_unit\|fetch:fetch_unit\|instruction_memory:mem_map\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500112836972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500112836972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500112836972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500112836972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500112836972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500112836972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500112836972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500112836972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500112836972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500112836972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500112836972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500112836972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500112836972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500112836972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500112836972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500112836972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500112836972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500112836972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500112836972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500112836972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file instruction.hex " "Parameter \"init_file\" = \"instruction.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500112836972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500112836972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500112836972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500112836972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500112836972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500112836972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500112836972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500112836972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500112836972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500112836972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500112836972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500112836972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500112836972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500112836972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500112836972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500112836972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500112836972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500112836972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500112836972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500112836972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500112836972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500112836972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500112836972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500112836972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500112836972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500112836972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500112836972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500112836972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500112836972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500112836972 ""}  } { { "../ALL Code Files/instruction_memory.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/instruction_memory.vhd" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1500112836972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0vt3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0vt3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0vt3 " "Found entity 1: altsyncram_0vt3" {  } { { "db/altsyncram_0vt3.tdf" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/Final/db/altsyncram_0vt3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112837050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500112837050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0vt3 para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|fetch_decode:fetch_dec_unit\|fetch:fetch_unit\|instruction_memory:mem_map\|altsyncram:altsyncram_component\|altsyncram_0vt3:auto_generated " "Elaborating entity \"altsyncram_0vt3\" for hierarchy \"para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|fetch_decode:fetch_dec_unit\|fetch:fetch_unit\|instruction_memory:mem_map\|altsyncram:altsyncram_component\|altsyncram_0vt3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500112837066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|fetch_decode:fetch_dec_unit\|fetch:fetch_unit\|mux2:mux " "Elaborating entity \"mux2\" for hierarchy \"para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|fetch_decode:fetch_dec_unit\|fetch:fetch_unit\|mux2:mux\"" {  } { { "../ALL Code Files/fetch.vhd" "mux" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500112837066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inc para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|fetch_decode:fetch_dec_unit\|fetch:fetch_unit\|inc:adder " "Elaborating entity \"inc\" for hierarchy \"para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|fetch_decode:fetch_dec_unit\|fetch:fetch_unit\|inc:adder\"" {  } { { "../ALL Code Files/fetch.vhd" "adder" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500112837066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_add para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|fetch_decode:fetch_dec_unit\|fetch:fetch_unit\|inc:adder\|parallel_add:parallel_add_component " "Elaborating entity \"parallel_add\" for hierarchy \"para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|fetch_decode:fetch_dec_unit\|fetch:fetch_unit\|inc:adder\|parallel_add:parallel_add_component\"" {  } { { "../ALL Code Files/inc.vhd" "parallel_add_component" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/inc.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500112837113 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|fetch_decode:fetch_dec_unit\|fetch:fetch_unit\|inc:adder\|parallel_add:parallel_add_component " "Elaborated megafunction instantiation \"para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|fetch_decode:fetch_dec_unit\|fetch:fetch_unit\|inc:adder\|parallel_add:parallel_add_component\"" {  } { { "../ALL Code Files/inc.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/inc.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500112837113 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|fetch_decode:fetch_dec_unit\|fetch:fetch_unit\|inc:adder\|parallel_add:parallel_add_component " "Instantiated megafunction \"para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|fetch_decode:fetch_dec_unit\|fetch:fetch_unit\|inc:adder\|parallel_add:parallel_add_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 7 " "Parameter \"width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500112837113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "size 2 " "Parameter \"size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500112837113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthr 7 " "Parameter \"widthr\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500112837113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift 0 " "Parameter \"shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500112837113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "msw_subtract NO " "Parameter \"msw_subtract\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500112837113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation UNSIGNED " "Parameter \"representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500112837113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 0 " "Parameter \"pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500112837113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "result_alignment LSB " "Parameter \"result_alignment\" = \"LSB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500112837113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500112837113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type parallel_add " "Parameter \"lpm_type\" = \"parallel_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500112837113 ""}  } { { "../ALL Code Files/inc.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/inc.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1500112837113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/par_add_fse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/par_add_fse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 par_add_fse " "Found entity 1: par_add_fse" {  } { { "db/par_add_fse.tdf" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/Final/db/par_add_fse.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500112837175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500112837175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "par_add_fse para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|fetch_decode:fetch_dec_unit\|fetch:fetch_unit\|inc:adder\|parallel_add:parallel_add_component\|par_add_fse:auto_generated " "Elaborating entity \"par_add_fse\" for hierarchy \"para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|fetch_decode:fetch_dec_unit\|fetch:fetch_unit\|inc:adder\|parallel_add:parallel_add_component\|par_add_fse:auto_generated\"" {  } { { "parallel_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/parallel_add.tdf" 148 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500112837175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|fetch_decode:fetch_dec_unit\|fetch:fetch_unit\|registers:pc1_reg " "Elaborating entity \"registers\" for hierarchy \"para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|fetch_decode:fetch_dec_unit\|fetch:fetch_unit\|registers:pc1_reg\"" {  } { { "../ALL Code Files/fetch.vhd" "pc1_reg" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500112837191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers1 para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|fetch_decode:fetch_dec_unit\|fetch:fetch_unit\|registers1:pc2_reg " "Elaborating entity \"registers1\" for hierarchy \"para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|fetch_decode:fetch_dec_unit\|fetch:fetch_unit\|registers1:pc2_reg\"" {  } { { "../ALL Code Files/fetch.vhd" "pc2_reg" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500112837191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_predictor para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|fetch_decode:fetch_dec_unit\|fetch:fetch_unit\|branch_predictor:BP " "Elaborating entity \"branch_predictor\" for hierarchy \"para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|fetch_decode:fetch_dec_unit\|fetch:fetch_unit\|branch_predictor:BP\"" {  } { { "../ALL Code Files/fetch.vhd" "BP" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500112837207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|fetch_decode:fetch_dec_unit\|decode:decode_unt " "Elaborating entity \"decode\" for hierarchy \"para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|fetch_decode:fetch_dec_unit\|decode:decode_unt\"" {  } { { "../ALL Code Files/fetch_decode.vhd" "decode_unt" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch_decode.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500112837207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|fetch_decode:fetch_dec_unit\|decode:decode_unt\|registers:out_reg1 " "Elaborating entity \"registers\" for hierarchy \"para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|fetch_decode:fetch_dec_unit\|decode:decode_unt\|registers:out_reg1\"" {  } { { "../ALL Code Files/decode.vhd" "out_reg1" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/decode.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500112837222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|fetch_decode:fetch_dec_unit\|decode:decode_unt\|registers:out_reg_1 " "Elaborating entity \"registers\" for hierarchy \"para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|fetch_decode:fetch_dec_unit\|decode:decode_unt\|registers:out_reg_1\"" {  } { { "../ALL Code Files/decode.vhd" "out_reg_1" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/decode.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500112837238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|register_file:reg_file " "Elaborating entity \"register_file\" for hierarchy \"para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|register_file:reg_file\"" {  } { { "../ALL Code Files/fetch_decode_rf.vhd" "reg_file" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch_decode_rf.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500112837238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|register_file:reg_file\|registers:data_reg1 " "Elaborating entity \"registers\" for hierarchy \"para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|register_file:reg_file\|registers:data_reg1\"" {  } { { "../ALL Code Files/register_file.vhd" "data_reg1" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500112837269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ARF para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|register_file:reg_file\|ARF:ar_file " "Elaborating entity \"ARF\" for hierarchy \"para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|register_file:reg_file\|ARF:ar_file\"" {  } { { "../ALL Code Files/register_file.vhd" "ar_file" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500112837269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|register_file:reg_file\|ARF:ar_file\|registers:\\GEN_REG:0:REGX " "Elaborating entity \"registers\" for hierarchy \"para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|register_file:reg_file\|ARF:ar_file\|registers:\\GEN_REG:0:REGX\"" {  } { { "../ALL Code Files/ARF.vhd" "\\GEN_REG:0:REGX" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ARF.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500112837300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers1 para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|register_file:reg_file\|ARF:ar_file\|registers1:\\GEN_REG:0:VALD " "Elaborating entity \"registers1\" for hierarchy \"para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|register_file:reg_file\|ARF:ar_file\|registers1:\\GEN_REG:0:VALD\"" {  } { { "../ALL Code Files/ARF.vhd" "\\GEN_REG:0:VALD" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ARF.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500112837316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|register_file:reg_file\|ARF:ar_file\|multiplexer:mux1 " "Elaborating entity \"multiplexer\" for hierarchy \"para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|register_file:reg_file\|ARF:ar_file\|multiplexer:mux1\"" {  } { { "../ALL Code Files/ARF.vhd" "mux1" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ARF.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500112837332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROB para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|register_file:reg_file\|ROB:reorder " "Elaborating entity \"ROB\" for hierarchy \"para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|register_file:reg_file\|ROB:reorder\"" {  } { { "../ALL Code Files/register_file.vhd" "reorder" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500112837347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|register_file:reg_file\|ROB:reorder\|registers:\\GEN_REG:0:INSTRUCTION_TYPE " "Elaborating entity \"registers\" for hierarchy \"para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|register_file:reg_file\|ROB:reorder\|registers:\\GEN_REG:0:INSTRUCTION_TYPE\"" {  } { { "../ALL Code Files/ROB.vhd" "\\GEN_REG:0:INSTRUCTION_TYPE" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500112837550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|register_file:reg_file\|ROB:reorder\|registers:\\GEN_REG:0:R_AFFECTED " "Elaborating entity \"registers\" for hierarchy \"para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|register_file:reg_file\|ROB:reorder\|registers:\\GEN_REG:0:R_AFFECTED\"" {  } { { "../ALL Code Files/ROB.vhd" "\\GEN_REG:0:R_AFFECTED" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500112837550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|register_file:reg_file\|ROB:reorder\|registers:top_pointer " "Elaborating entity \"registers\" for hierarchy \"para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|register_file:reg_file\|ROB:reorder\|registers:top_pointer\"" {  } { { "../ALL Code Files/ROB.vhd" "top_pointer" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500112837863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adds para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|register_file:reg_file\|ROB:reorder\|adds:adder0 " "Elaborating entity \"adds\" for hierarchy \"para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|register_file:reg_file\|ROB:reorder\|adds:adder0\"" {  } { { "../ALL Code Files/ROB.vhd" "adder0" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500112837879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs_execute para_final:PAR_FIN\|rs_execute:RS_EX " "Elaborating entity \"rs_execute\" for hierarchy \"para_final:PAR_FIN\|rs_execute:RS_EX\"" {  } { { "../ALL Code Files/para_final.vhd" "RS_EX" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/para_final.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500112837894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reservation_station_complete para_final:PAR_FIN\|rs_execute:RS_EX\|reservation_station_complete:Reserv_Statn " "Elaborating entity \"reservation_station_complete\" for hierarchy \"para_final:PAR_FIN\|rs_execute:RS_EX\|reservation_station_complete:Reserv_Statn\"" {  } { { "../ALL Code Files/rs_execute.vhd" "Reserv_Statn" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/rs_execute.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500112837921 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ready_alu reservation_station_complete.vhd(70) " "Verilog HDL or VHDL warning at reservation_station_complete.vhd(70): object \"ready_alu\" assigned a value but never read" {  } { { "../ALL Code Files/reservation_station_complete.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station_complete.vhd" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1500112837921 "|final|para_final:PAR_FIN|rs_execute:RS_EX|reservation_station_complete:Reserv_Statn"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ready_bch reservation_station_complete.vhd(71) " "Verilog HDL or VHDL warning at reservation_station_complete.vhd(71): object \"ready_bch\" assigned a value but never read" {  } { { "../ALL Code Files/reservation_station_complete.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station_complete.vhd" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1500112837921 "|final|para_final:PAR_FIN|rs_execute:RS_EX|reservation_station_complete:Reserv_Statn"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ready_lst reservation_station_complete.vhd(72) " "Verilog HDL or VHDL warning at reservation_station_complete.vhd(72): object \"ready_lst\" assigned a value but never read" {  } { { "../ALL Code Files/reservation_station_complete.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station_complete.vhd" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1500112837921 "|final|para_final:PAR_FIN|rs_execute:RS_EX|reservation_station_complete:Reserv_Statn"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stall_out reservation_station_complete.vhd(77) " "Verilog HDL or VHDL warning at reservation_station_complete.vhd(77): object \"stall_out\" assigned a value but never read" {  } { { "../ALL Code Files/reservation_station_complete.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station_complete.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1500112837921 "|final|para_final:PAR_FIN|rs_execute:RS_EX|reservation_station_complete:Reserv_Statn"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "allocating_unit para_final:PAR_FIN\|rs_execute:RS_EX\|reservation_station_complete:Reserv_Statn\|allocating_unit:ALLOC_UNIT " "Elaborating entity \"allocating_unit\" for hierarchy \"para_final:PAR_FIN\|rs_execute:RS_EX\|reservation_station_complete:Reserv_Statn\|allocating_unit:ALLOC_UNIT\"" {  } { { "../ALL Code Files/reservation_station_complete.vhd" "ALLOC_UNIT" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station_complete.vhd" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500112838125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adds para_final:PAR_FIN\|rs_execute:RS_EX\|reservation_station_complete:Reserv_Statn\|allocating_unit:ALLOC_UNIT\|adds:adder0 " "Elaborating entity \"adds\" for hierarchy \"para_final:PAR_FIN\|rs_execute:RS_EX\|reservation_station_complete:Reserv_Statn\|allocating_unit:ALLOC_UNIT\|adds:adder0\"" {  } { { "../ALL Code Files/allocating_unit.vhd" "adder0" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500112838406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adds para_final:PAR_FIN\|rs_execute:RS_EX\|reservation_station_complete:Reserv_Statn\|allocating_unit:ALLOC_UNIT\|adds:adder4 " "Elaborating entity \"adds\" for hierarchy \"para_final:PAR_FIN\|rs_execute:RS_EX\|reservation_station_complete:Reserv_Statn\|allocating_unit:ALLOC_UNIT\|adds:adder4\"" {  } { { "../ALL Code Files/allocating_unit.vhd" "adder4" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500112838421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reservation_station para_final:PAR_FIN\|rs_execute:RS_EX\|reservation_station_complete:Reserv_Statn\|reservation_station:RESRV_ALU " "Elaborating entity \"reservation_station\" for hierarchy \"para_final:PAR_FIN\|rs_execute:RS_EX\|reservation_station_complete:Reserv_Statn\|reservation_station:RESRV_ALU\"" {  } { { "../ALL Code Files/reservation_station_complete.vhd" "RESRV_ALU" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station_complete.vhd" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500112838453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reservation_station para_final:PAR_FIN\|rs_execute:RS_EX\|reservation_station_complete:Reserv_Statn\|reservation_station:RESRV_BCH " "Elaborating entity \"reservation_station\" for hierarchy \"para_final:PAR_FIN\|rs_execute:RS_EX\|reservation_station_complete:Reserv_Statn\|reservation_station:RESRV_BCH\"" {  } { { "../ALL Code Files/reservation_station_complete.vhd" "RESRV_BCH" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station_complete.vhd" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500112838546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dispatch_unit para_final:PAR_FIN\|rs_execute:RS_EX\|reservation_station_complete:Reserv_Statn\|dispatch_unit:DISPATCH_ALU " "Elaborating entity \"dispatch_unit\" for hierarchy \"para_final:PAR_FIN\|rs_execute:RS_EX\|reservation_station_complete:Reserv_Statn\|dispatch_unit:DISPATCH_ALU\"" {  } { { "../ALL Code Files/reservation_station_complete.vhd" "DISPATCH_ALU" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station_complete.vhd" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500112838625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers1 para_final:PAR_FIN\|rs_execute:RS_EX\|reservation_station_complete:Reserv_Statn\|dispatch_unit:DISPATCH_ALU\|registers1:bottom_pointer " "Elaborating entity \"registers1\" for hierarchy \"para_final:PAR_FIN\|rs_execute:RS_EX\|reservation_station_complete:Reserv_Statn\|dispatch_unit:DISPATCH_ALU\|registers1:bottom_pointer\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "bottom_pointer" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500112838734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dispatch_unit_bch para_final:PAR_FIN\|rs_execute:RS_EX\|reservation_station_complete:Reserv_Statn\|dispatch_unit_bch:DISPATCH_BCH " "Elaborating entity \"dispatch_unit_bch\" for hierarchy \"para_final:PAR_FIN\|rs_execute:RS_EX\|reservation_station_complete:Reserv_Statn\|dispatch_unit_bch:DISPATCH_BCH\"" {  } { { "../ALL Code Files/reservation_station_complete.vhd" "DISPATCH_BCH" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station_complete.vhd" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500112838750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "update_unit para_final:PAR_FIN\|rs_execute:RS_EX\|reservation_station_complete:Reserv_Statn\|update_unit:UPDATE_ALU " "Elaborating entity \"update_unit\" for hierarchy \"para_final:PAR_FIN\|rs_execute:RS_EX\|reservation_station_complete:Reserv_Statn\|update_unit:UPDATE_ALU\"" {  } { { "../ALL Code Files/reservation_station_complete.vhd" "UPDATE_ALU" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station_complete.vhd" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500112838875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator para_final:PAR_FIN\|rs_execute:RS_EX\|reservation_station_complete:Reserv_Statn\|update_unit:UPDATE_ALU\|comparator:comparator1 " "Elaborating entity \"comparator\" for hierarchy \"para_final:PAR_FIN\|rs_execute:RS_EX\|reservation_station_complete:Reserv_Statn\|update_unit:UPDATE_ALU\|comparator:comparator1\"" {  } { { "../ALL Code Files/update_unit.vhd" "comparator1" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500112838937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "update_unit para_final:PAR_FIN\|rs_execute:RS_EX\|reservation_station_complete:Reserv_Statn\|update_unit:UPDATE_BCH " "Elaborating entity \"update_unit\" for hierarchy \"para_final:PAR_FIN\|rs_execute:RS_EX\|reservation_station_complete:Reserv_Statn\|update_unit:UPDATE_BCH\"" {  } { { "../ALL Code Files/reservation_station_complete.vhd" "UPDATE_BCH" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station_complete.vhd" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500112839093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator para_final:PAR_FIN\|rs_execute:RS_EX\|reservation_station_complete:Reserv_Statn\|update_unit:UPDATE_BCH\|comparator:comparator1 " "Elaborating entity \"comparator\" for hierarchy \"para_final:PAR_FIN\|rs_execute:RS_EX\|reservation_station_complete:Reserv_Statn\|update_unit:UPDATE_BCH\|comparator:comparator1\"" {  } { { "../ALL Code Files/update_unit.vhd" "comparator1" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500112839122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute_complete para_final:PAR_FIN\|rs_execute:RS_EX\|execute_complete:execute_units " "Elaborating entity \"execute_complete\" for hierarchy \"para_final:PAR_FIN\|rs_execute:RS_EX\|execute_complete:execute_units\"" {  } { { "../ALL Code Files/rs_execute.vhd" "execute_units" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/rs_execute.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500112839210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_unit para_final:PAR_FIN\|rs_execute:RS_EX\|execute_complete:execute_units\|alu_unit:alu_unit1 " "Elaborating entity \"alu_unit\" for hierarchy \"para_final:PAR_FIN\|rs_execute:RS_EX\|execute_complete:execute_units\|alu_unit:alu_unit1\"" {  } { { "../ALL Code Files/execute_complete.vhd" "alu_unit1" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/execute_complete.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500112839221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_unit para_final:PAR_FIN\|rs_execute:RS_EX\|execute_complete:execute_units\|alu_unit:alu_unit1\|add_unit:Adding_unit " "Elaborating entity \"add_unit\" for hierarchy \"para_final:PAR_FIN\|rs_execute:RS_EX\|execute_complete:execute_units\|alu_unit:alu_unit1\|add_unit:Adding_unit\"" {  } { { "../ALL Code Files/alu_unit.vhd" "Adding_unit" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/alu_unit.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500112839236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nand_unit para_final:PAR_FIN\|rs_execute:RS_EX\|execute_complete:execute_units\|alu_unit:alu_unit1\|nand_unit:Nanding_unit " "Elaborating entity \"nand_unit\" for hierarchy \"para_final:PAR_FIN\|rs_execute:RS_EX\|execute_complete:execute_units\|alu_unit:alu_unit1\|nand_unit:Nanding_unit\"" {  } { { "../ALL Code Files/alu_unit.vhd" "Nanding_unit" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/alu_unit.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500112839252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers para_final:PAR_FIN\|rs_execute:RS_EX\|execute_complete:execute_units\|alu_unit:alu_unit1\|registers:reg_out " "Elaborating entity \"registers\" for hierarchy \"para_final:PAR_FIN\|rs_execute:RS_EX\|execute_complete:execute_units\|alu_unit:alu_unit1\|registers:reg_out\"" {  } { { "../ALL Code Files/alu_unit.vhd" "reg_out" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/alu_unit.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500112839267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bch_unit para_final:PAR_FIN\|rs_execute:RS_EX\|execute_complete:execute_units\|bch_unit:bch_unit0 " "Elaborating entity \"bch_unit\" for hierarchy \"para_final:PAR_FIN\|rs_execute:RS_EX\|execute_complete:execute_units\|bch_unit:bch_unit0\"" {  } { { "../ALL Code Files/execute_complete.vhd" "bch_unit0" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/execute_complete.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500112839267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lst_unit para_final:PAR_FIN\|rs_execute:RS_EX\|execute_complete:execute_units\|lst_unit:lst_unit1 " "Elaborating entity \"lst_unit\" for hierarchy \"para_final:PAR_FIN\|rs_execute:RS_EX\|execute_complete:execute_units\|lst_unit:lst_unit1\"" {  } { { "../ALL Code Files/execute_complete.vhd" "lst_unit1" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/execute_complete.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500112839283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "complete complete:COMP " "Elaborating entity \"complete\" for hierarchy \"complete:COMP\"" {  } { { "../ALL Code Files/final.vhd" "COMP" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/final.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500112839299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers complete:COMP\|registers:COMP_REG1 " "Elaborating entity \"registers\" for hierarchy \"complete:COMP\|registers:COMP_REG1\"" {  } { { "../ALL Code Files/complete.vhd" "COMP_REG1" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/complete.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500112839314 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|fetch_decode:fetch_dec_unit\|fetch:fetch_unit\|instruction_memory:mem_map\|altsyncram:altsyncram_component\|altsyncram_0vt3:auto_generated\|q_a\[0\] " "Synthesized away node \"para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|fetch_decode:fetch_dec_unit\|fetch:fetch_unit\|instruction_memory:mem_map\|altsyncram:altsyncram_component\|altsyncram_0vt3:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_0vt3.tdf" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/Final/db/altsyncram_0vt3.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../ALL Code Files/instruction_memory.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/instruction_memory.vhd" 68 0 0 } } { "../ALL Code Files/fetch.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch.vhd" 33 0 0 } } { "../ALL Code Files/fetch_decode.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch_decode.vhd" 27 0 0 } } { "../ALL Code Files/fetch_decode_rf.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch_decode_rf.vhd" 53 0 0 } } { "../ALL Code Files/para_final.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/para_final.vhd" 34 0 0 } } { "../ALL Code Files/final.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/final.vhd" 22 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1500112840549 "|final|para_final:PAR_FIN|fetch_decode_rf:F_D_RF|fetch_decode:fetch_dec_unit|fetch:fetch_unit|instruction_memory:mem_map|altsyncram:altsyncram_component|altsyncram_0vt3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|fetch_decode:fetch_dec_unit\|fetch:fetch_unit\|instruction_memory:mem_map\|altsyncram:altsyncram_component\|altsyncram_0vt3:auto_generated\|q_a\[1\] " "Synthesized away node \"para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|fetch_decode:fetch_dec_unit\|fetch:fetch_unit\|instruction_memory:mem_map\|altsyncram:altsyncram_component\|altsyncram_0vt3:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_0vt3.tdf" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/Final/db/altsyncram_0vt3.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../ALL Code Files/instruction_memory.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/instruction_memory.vhd" 68 0 0 } } { "../ALL Code Files/fetch.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch.vhd" 33 0 0 } } { "../ALL Code Files/fetch_decode.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch_decode.vhd" 27 0 0 } } { "../ALL Code Files/fetch_decode_rf.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch_decode_rf.vhd" 53 0 0 } } { "../ALL Code Files/para_final.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/para_final.vhd" 34 0 0 } } { "../ALL Code Files/final.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/final.vhd" 22 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1500112840549 "|final|para_final:PAR_FIN|fetch_decode_rf:F_D_RF|fetch_decode:fetch_dec_unit|fetch:fetch_unit|instruction_memory:mem_map|altsyncram:altsyncram_component|altsyncram_0vt3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|fetch_decode:fetch_dec_unit\|fetch:fetch_unit\|instruction_memory:mem_map\|altsyncram:altsyncram_component\|altsyncram_0vt3:auto_generated\|q_a\[2\] " "Synthesized away node \"para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|fetch_decode:fetch_dec_unit\|fetch:fetch_unit\|instruction_memory:mem_map\|altsyncram:altsyncram_component\|altsyncram_0vt3:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_0vt3.tdf" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/Final/db/altsyncram_0vt3.tdf" 111 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../ALL Code Files/instruction_memory.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/instruction_memory.vhd" 68 0 0 } } { "../ALL Code Files/fetch.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch.vhd" 33 0 0 } } { "../ALL Code Files/fetch_decode.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch_decode.vhd" 27 0 0 } } { "../ALL Code Files/fetch_decode_rf.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch_decode_rf.vhd" 53 0 0 } } { "../ALL Code Files/para_final.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/para_final.vhd" 34 0 0 } } { "../ALL Code Files/final.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/final.vhd" 22 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1500112840549 "|final|para_final:PAR_FIN|fetch_decode_rf:F_D_RF|fetch_decode:fetch_dec_unit|fetch:fetch_unit|instruction_memory:mem_map|altsyncram:altsyncram_component|altsyncram_0vt3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|fetch_decode:fetch_dec_unit\|fetch:fetch_unit\|instruction_memory:mem_map\|altsyncram:altsyncram_component\|altsyncram_0vt3:auto_generated\|q_a\[3\] " "Synthesized away node \"para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|fetch_decode:fetch_dec_unit\|fetch:fetch_unit\|instruction_memory:mem_map\|altsyncram:altsyncram_component\|altsyncram_0vt3:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_0vt3.tdf" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/Final/db/altsyncram_0vt3.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../ALL Code Files/instruction_memory.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/instruction_memory.vhd" 68 0 0 } } { "../ALL Code Files/fetch.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch.vhd" 33 0 0 } } { "../ALL Code Files/fetch_decode.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch_decode.vhd" 27 0 0 } } { "../ALL Code Files/fetch_decode_rf.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch_decode_rf.vhd" 53 0 0 } } { "../ALL Code Files/para_final.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/para_final.vhd" 34 0 0 } } { "../ALL Code Files/final.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/final.vhd" 22 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1500112840549 "|final|para_final:PAR_FIN|fetch_decode_rf:F_D_RF|fetch_decode:fetch_dec_unit|fetch:fetch_unit|instruction_memory:mem_map|altsyncram:altsyncram_component|altsyncram_0vt3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|fetch_decode:fetch_dec_unit\|fetch:fetch_unit\|instruction_memory:mem_map\|altsyncram:altsyncram_component\|altsyncram_0vt3:auto_generated\|q_a\[4\] " "Synthesized away node \"para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|fetch_decode:fetch_dec_unit\|fetch:fetch_unit\|instruction_memory:mem_map\|altsyncram:altsyncram_component\|altsyncram_0vt3:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_0vt3.tdf" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/Final/db/altsyncram_0vt3.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../ALL Code Files/instruction_memory.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/instruction_memory.vhd" 68 0 0 } } { "../ALL Code Files/fetch.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch.vhd" 33 0 0 } } { "../ALL Code Files/fetch_decode.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch_decode.vhd" 27 0 0 } } { "../ALL Code Files/fetch_decode_rf.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch_decode_rf.vhd" 53 0 0 } } { "../ALL Code Files/para_final.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/para_final.vhd" 34 0 0 } } { "../ALL Code Files/final.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/final.vhd" 22 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1500112840549 "|final|para_final:PAR_FIN|fetch_decode_rf:F_D_RF|fetch_decode:fetch_dec_unit|fetch:fetch_unit|instruction_memory:mem_map|altsyncram:altsyncram_component|altsyncram_0vt3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|fetch_decode:fetch_dec_unit\|fetch:fetch_unit\|instruction_memory:mem_map\|altsyncram:altsyncram_component\|altsyncram_0vt3:auto_generated\|q_a\[5\] " "Synthesized away node \"para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|fetch_decode:fetch_dec_unit\|fetch:fetch_unit\|instruction_memory:mem_map\|altsyncram:altsyncram_component\|altsyncram_0vt3:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_0vt3.tdf" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/Final/db/altsyncram_0vt3.tdf" 216 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../ALL Code Files/instruction_memory.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/instruction_memory.vhd" 68 0 0 } } { "../ALL Code Files/fetch.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch.vhd" 33 0 0 } } { "../ALL Code Files/fetch_decode.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch_decode.vhd" 27 0 0 } } { "../ALL Code Files/fetch_decode_rf.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch_decode_rf.vhd" 53 0 0 } } { "../ALL Code Files/para_final.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/para_final.vhd" 34 0 0 } } { "../ALL Code Files/final.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/final.vhd" 22 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1500112840549 "|final|para_final:PAR_FIN|fetch_decode_rf:F_D_RF|fetch_decode:fetch_dec_unit|fetch:fetch_unit|instruction_memory:mem_map|altsyncram:altsyncram_component|altsyncram_0vt3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|fetch_decode:fetch_dec_unit\|fetch:fetch_unit\|instruction_memory:mem_map\|altsyncram:altsyncram_component\|altsyncram_0vt3:auto_generated\|q_a\[6\] " "Synthesized away node \"para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|fetch_decode:fetch_dec_unit\|fetch:fetch_unit\|instruction_memory:mem_map\|altsyncram:altsyncram_component\|altsyncram_0vt3:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_0vt3.tdf" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/Final/db/altsyncram_0vt3.tdf" 251 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../ALL Code Files/instruction_memory.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/instruction_memory.vhd" 68 0 0 } } { "../ALL Code Files/fetch.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch.vhd" 33 0 0 } } { "../ALL Code Files/fetch_decode.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch_decode.vhd" 27 0 0 } } { "../ALL Code Files/fetch_decode_rf.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch_decode_rf.vhd" 53 0 0 } } { "../ALL Code Files/para_final.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/para_final.vhd" 34 0 0 } } { "../ALL Code Files/final.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/final.vhd" 22 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1500112840549 "|final|para_final:PAR_FIN|fetch_decode_rf:F_D_RF|fetch_decode:fetch_dec_unit|fetch:fetch_unit|instruction_memory:mem_map|altsyncram:altsyncram_component|altsyncram_0vt3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|fetch_decode:fetch_dec_unit\|fetch:fetch_unit\|instruction_memory:mem_map\|altsyncram:altsyncram_component\|altsyncram_0vt3:auto_generated\|q_a\[7\] " "Synthesized away node \"para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|fetch_decode:fetch_dec_unit\|fetch:fetch_unit\|instruction_memory:mem_map\|altsyncram:altsyncram_component\|altsyncram_0vt3:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_0vt3.tdf" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/Final/db/altsyncram_0vt3.tdf" 286 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../ALL Code Files/instruction_memory.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/instruction_memory.vhd" 68 0 0 } } { "../ALL Code Files/fetch.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch.vhd" 33 0 0 } } { "../ALL Code Files/fetch_decode.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch_decode.vhd" 27 0 0 } } { "../ALL Code Files/fetch_decode_rf.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch_decode_rf.vhd" 53 0 0 } } { "../ALL Code Files/para_final.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/para_final.vhd" 34 0 0 } } { "../ALL Code Files/final.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/final.vhd" 22 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1500112840549 "|final|para_final:PAR_FIN|fetch_decode_rf:F_D_RF|fetch_decode:fetch_dec_unit|fetch:fetch_unit|instruction_memory:mem_map|altsyncram:altsyncram_component|altsyncram_0vt3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|fetch_decode:fetch_dec_unit\|fetch:fetch_unit\|instruction_memory:mem_map\|altsyncram:altsyncram_component\|altsyncram_0vt3:auto_generated\|q_a\[8\] " "Synthesized away node \"para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|fetch_decode:fetch_dec_unit\|fetch:fetch_unit\|instruction_memory:mem_map\|altsyncram:altsyncram_component\|altsyncram_0vt3:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_0vt3.tdf" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/Final/db/altsyncram_0vt3.tdf" 321 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../ALL Code Files/instruction_memory.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/instruction_memory.vhd" 68 0 0 } } { "../ALL Code Files/fetch.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch.vhd" 33 0 0 } } { "../ALL Code Files/fetch_decode.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch_decode.vhd" 27 0 0 } } { "../ALL Code Files/fetch_decode_rf.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch_decode_rf.vhd" 53 0 0 } } { "../ALL Code Files/para_final.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/para_final.vhd" 34 0 0 } } { "../ALL Code Files/final.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/final.vhd" 22 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1500112840549 "|final|para_final:PAR_FIN|fetch_decode_rf:F_D_RF|fetch_decode:fetch_dec_unit|fetch:fetch_unit|instruction_memory:mem_map|altsyncram:altsyncram_component|altsyncram_0vt3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|fetch_decode:fetch_dec_unit\|fetch:fetch_unit\|instruction_memory:mem_map\|altsyncram:altsyncram_component\|altsyncram_0vt3:auto_generated\|q_a\[9\] " "Synthesized away node \"para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|fetch_decode:fetch_dec_unit\|fetch:fetch_unit\|instruction_memory:mem_map\|altsyncram:altsyncram_component\|altsyncram_0vt3:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_0vt3.tdf" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/Final/db/altsyncram_0vt3.tdf" 356 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../ALL Code Files/instruction_memory.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/instruction_memory.vhd" 68 0 0 } } { "../ALL Code Files/fetch.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch.vhd" 33 0 0 } } { "../ALL Code Files/fetch_decode.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch_decode.vhd" 27 0 0 } } { "../ALL Code Files/fetch_decode_rf.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch_decode_rf.vhd" 53 0 0 } } { "../ALL Code Files/para_final.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/para_final.vhd" 34 0 0 } } { "../ALL Code Files/final.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/final.vhd" 22 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1500112840549 "|final|para_final:PAR_FIN|fetch_decode_rf:F_D_RF|fetch_decode:fetch_dec_unit|fetch:fetch_unit|instruction_memory:mem_map|altsyncram:altsyncram_component|altsyncram_0vt3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|fetch_decode:fetch_dec_unit\|fetch:fetch_unit\|instruction_memory:mem_map\|altsyncram:altsyncram_component\|altsyncram_0vt3:auto_generated\|q_a\[10\] " "Synthesized away node \"para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|fetch_decode:fetch_dec_unit\|fetch:fetch_unit\|instruction_memory:mem_map\|altsyncram:altsyncram_component\|altsyncram_0vt3:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_0vt3.tdf" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/Final/db/altsyncram_0vt3.tdf" 391 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../ALL Code Files/instruction_memory.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/instruction_memory.vhd" 68 0 0 } } { "../ALL Code Files/fetch.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch.vhd" 33 0 0 } } { "../ALL Code Files/fetch_decode.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch_decode.vhd" 27 0 0 } } { "../ALL Code Files/fetch_decode_rf.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch_decode_rf.vhd" 53 0 0 } } { "../ALL Code Files/para_final.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/para_final.vhd" 34 0 0 } } { "../ALL Code Files/final.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/final.vhd" 22 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1500112840549 "|final|para_final:PAR_FIN|fetch_decode_rf:F_D_RF|fetch_decode:fetch_dec_unit|fetch:fetch_unit|instruction_memory:mem_map|altsyncram:altsyncram_component|altsyncram_0vt3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|fetch_decode:fetch_dec_unit\|fetch:fetch_unit\|instruction_memory:mem_map\|altsyncram:altsyncram_component\|altsyncram_0vt3:auto_generated\|q_a\[11\] " "Synthesized away node \"para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|fetch_decode:fetch_dec_unit\|fetch:fetch_unit\|instruction_memory:mem_map\|altsyncram:altsyncram_component\|altsyncram_0vt3:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_0vt3.tdf" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/Final/db/altsyncram_0vt3.tdf" 426 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../ALL Code Files/instruction_memory.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/instruction_memory.vhd" 68 0 0 } } { "../ALL Code Files/fetch.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch.vhd" 33 0 0 } } { "../ALL Code Files/fetch_decode.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch_decode.vhd" 27 0 0 } } { "../ALL Code Files/fetch_decode_rf.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch_decode_rf.vhd" 53 0 0 } } { "../ALL Code Files/para_final.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/para_final.vhd" 34 0 0 } } { "../ALL Code Files/final.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/final.vhd" 22 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1500112840549 "|final|para_final:PAR_FIN|fetch_decode_rf:F_D_RF|fetch_decode:fetch_dec_unit|fetch:fetch_unit|instruction_memory:mem_map|altsyncram:altsyncram_component|altsyncram_0vt3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|fetch_decode:fetch_dec_unit\|fetch:fetch_unit\|instruction_memory:mem_map\|altsyncram:altsyncram_component\|altsyncram_0vt3:auto_generated\|q_a\[12\] " "Synthesized away node \"para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|fetch_decode:fetch_dec_unit\|fetch:fetch_unit\|instruction_memory:mem_map\|altsyncram:altsyncram_component\|altsyncram_0vt3:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_0vt3.tdf" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/Final/db/altsyncram_0vt3.tdf" 461 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../ALL Code Files/instruction_memory.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/instruction_memory.vhd" 68 0 0 } } { "../ALL Code Files/fetch.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch.vhd" 33 0 0 } } { "../ALL Code Files/fetch_decode.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch_decode.vhd" 27 0 0 } } { "../ALL Code Files/fetch_decode_rf.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch_decode_rf.vhd" 53 0 0 } } { "../ALL Code Files/para_final.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/para_final.vhd" 34 0 0 } } { "../ALL Code Files/final.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/final.vhd" 22 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1500112840549 "|final|para_final:PAR_FIN|fetch_decode_rf:F_D_RF|fetch_decode:fetch_dec_unit|fetch:fetch_unit|instruction_memory:mem_map|altsyncram:altsyncram_component|altsyncram_0vt3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|fetch_decode:fetch_dec_unit\|fetch:fetch_unit\|instruction_memory:mem_map\|altsyncram:altsyncram_component\|altsyncram_0vt3:auto_generated\|q_a\[13\] " "Synthesized away node \"para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|fetch_decode:fetch_dec_unit\|fetch:fetch_unit\|instruction_memory:mem_map\|altsyncram:altsyncram_component\|altsyncram_0vt3:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_0vt3.tdf" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/Final/db/altsyncram_0vt3.tdf" 496 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../ALL Code Files/instruction_memory.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/instruction_memory.vhd" 68 0 0 } } { "../ALL Code Files/fetch.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch.vhd" 33 0 0 } } { "../ALL Code Files/fetch_decode.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch_decode.vhd" 27 0 0 } } { "../ALL Code Files/fetch_decode_rf.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch_decode_rf.vhd" 53 0 0 } } { "../ALL Code Files/para_final.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/para_final.vhd" 34 0 0 } } { "../ALL Code Files/final.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/final.vhd" 22 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1500112840549 "|final|para_final:PAR_FIN|fetch_decode_rf:F_D_RF|fetch_decode:fetch_dec_unit|fetch:fetch_unit|instruction_memory:mem_map|altsyncram:altsyncram_component|altsyncram_0vt3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|fetch_decode:fetch_dec_unit\|fetch:fetch_unit\|instruction_memory:mem_map\|altsyncram:altsyncram_component\|altsyncram_0vt3:auto_generated\|q_a\[14\] " "Synthesized away node \"para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|fetch_decode:fetch_dec_unit\|fetch:fetch_unit\|instruction_memory:mem_map\|altsyncram:altsyncram_component\|altsyncram_0vt3:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_0vt3.tdf" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/Final/db/altsyncram_0vt3.tdf" 531 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../ALL Code Files/instruction_memory.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/instruction_memory.vhd" 68 0 0 } } { "../ALL Code Files/fetch.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch.vhd" 33 0 0 } } { "../ALL Code Files/fetch_decode.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch_decode.vhd" 27 0 0 } } { "../ALL Code Files/fetch_decode_rf.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch_decode_rf.vhd" 53 0 0 } } { "../ALL Code Files/para_final.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/para_final.vhd" 34 0 0 } } { "../ALL Code Files/final.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/final.vhd" 22 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1500112840549 "|final|para_final:PAR_FIN|fetch_decode_rf:F_D_RF|fetch_decode:fetch_dec_unit|fetch:fetch_unit|instruction_memory:mem_map|altsyncram:altsyncram_component|altsyncram_0vt3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|fetch_decode:fetch_dec_unit\|fetch:fetch_unit\|instruction_memory:mem_map\|altsyncram:altsyncram_component\|altsyncram_0vt3:auto_generated\|q_a\[15\] " "Synthesized away node \"para_final:PAR_FIN\|fetch_decode_rf:F_D_RF\|fetch_decode:fetch_dec_unit\|fetch:fetch_unit\|instruction_memory:mem_map\|altsyncram:altsyncram_component\|altsyncram_0vt3:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_0vt3.tdf" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/Final/db/altsyncram_0vt3.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../ALL Code Files/instruction_memory.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/instruction_memory.vhd" 68 0 0 } } { "../ALL Code Files/fetch.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch.vhd" 33 0 0 } } { "../ALL Code Files/fetch_decode.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch_decode.vhd" 27 0 0 } } { "../ALL Code Files/fetch_decode_rf.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch_decode_rf.vhd" 53 0 0 } } { "../ALL Code Files/para_final.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/para_final.vhd" 34 0 0 } } { "../ALL Code Files/final.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/final.vhd" 22 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1500112840549 "|final|para_final:PAR_FIN|fetch_decode_rf:F_D_RF|fetch_decode:fetch_dec_unit|fetch:fetch_unit|instruction_memory:mem_map|altsyncram:altsyncram_component|altsyncram_0vt3:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1500112840549 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1500112840549 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1500112841065 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1500112841205 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1500112841611 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500112841611 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../ALL Code Files/final.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/final.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1500112841783 "|final|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "../ALL Code Files/final.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/final.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1500112841783 "|final|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1500112841783 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1500112841799 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1500112841799 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1500112841799 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "754 " "Peak virtual memory: 754 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1500112841846 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 15 15:30:41 2017 " "Processing ended: Sat Jul 15 15:30:41 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1500112841846 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1500112841846 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1500112841846 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1500112841846 ""}
