<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SURF: mapping Architecture Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SURF
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('classSlaveAxiLiteIpIntegrator_1_1mapping.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#Attributes">Attributes</a> &#124;
<a href="#Signals">Signals</a> &#124;
<a href="#Instantiations">Instantiations</a>  </div>
  <div class="headertitle">
<div class="title">mapping Architecture Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Signals"></a>
Signals</h2></td></tr>
 <tr class="memitem:a542fefb85f836516a26a1b5c1096a5c2"><td class="memItemLeft" align="right" valign="top"><a id="a542fefb85f836516a26a1b5c1096a5c2"></a>
<a class="el" href="classSlaveAxiLiteIpIntegrator_1_1mapping.html#a542fefb85f836516a26a1b5c1096a5c2">S_AXI_ReadMaster</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiLiteReadMasterType</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXI_LITE_READ_MASTER_INIT_C</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a042a4a35eeeadfa5013b8df05644dca5"><td class="memItemLeft" align="right" valign="top"><a id="a042a4a35eeeadfa5013b8df05644dca5"></a>
<a class="el" href="classSlaveAxiLiteIpIntegrator_1_1mapping.html#a042a4a35eeeadfa5013b8df05644dca5">S_AXI_ReadSlave</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiLiteReadSlaveType</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXI_LITE_READ_SLAVE_INIT_C</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a1fceacaef54fc4db2d103bbe7552e41d"><td class="memItemLeft" align="right" valign="top"><a id="a1fceacaef54fc4db2d103bbe7552e41d"></a>
<a class="el" href="classSlaveAxiLiteIpIntegrator_1_1mapping.html#a1fceacaef54fc4db2d103bbe7552e41d">S_AXI_WriteMaster</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiLiteWriteMasterType</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXI_LITE_WRITE_MASTER_INIT_C</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a3716dcf9da28eb1ce1ca5b2f53950e6b"><td class="memItemLeft" align="right" valign="top"><a id="a3716dcf9da28eb1ce1ca5b2f53950e6b"></a>
<a class="el" href="classSlaveAxiLiteIpIntegrator_1_1mapping.html#a3716dcf9da28eb1ce1ca5b2f53950e6b">S_AXI_WriteSlave</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiLiteWriteSlaveType</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXI_LITE_WRITE_SLAVE_INIT_C</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Attributes"></a>
Attributes</h2></td></tr>
 <tr class="memitem:aebfa153a20b52acba2dd237cdd347b59"><td class="memItemLeft" align="right" valign="top"><a id="aebfa153a20b52acba2dd237cdd347b59"></a>
<a class="el" href="classSlaveAxiLiteIpIntegrator_1_1mapping.html#aebfa153a20b52acba2dd237cdd347b59">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">string</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:abf60fc0ffd2582b8f580330e90b480c0"><td class="memItemLeft" align="right" valign="top"><a id="abf60fc0ffd2582b8f580330e90b480c0"></a>
<a class="el" href="classSlaveAxiLiteIpIntegrator_1_1mapping.html#abf60fc0ffd2582b8f580330e90b480c0">X_INTERFACE_PARAMETER</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">string</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a1cfc055b39151b1ab8f18bfb09eb18bd"><td class="memItemLeft" align="right" valign="top"><a id="a1cfc055b39151b1ab8f18bfb09eb18bd"></a>
<a class="el" href="classSlaveAxiLiteIpIntegrator_1_1mapping.html#a1cfc055b39151b1ab8f18bfb09eb18bd">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">S_AXI_RREADY</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : aximm : 1.0 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot;  RREADY &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a0aff8b0ea9423aa3ea0a98402bafd9bd"><td class="memItemLeft" align="right" valign="top"><a id="a0aff8b0ea9423aa3ea0a98402bafd9bd"></a>
<a class="el" href="classSlaveAxiLiteIpIntegrator_1_1mapping.html#a0aff8b0ea9423aa3ea0a98402bafd9bd">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">S_AXI_RVALID</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : aximm : 1.0 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot;  RVALID &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ae16bd1d6a3eec3f28ece388f274cf9ec"><td class="memItemLeft" align="right" valign="top"><a id="ae16bd1d6a3eec3f28ece388f274cf9ec"></a>
<a class="el" href="classSlaveAxiLiteIpIntegrator_1_1mapping.html#ae16bd1d6a3eec3f28ece388f274cf9ec">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">S_AXI_RRESP</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : aximm : 1.0 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot;  RRESP &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a080481887287f4d483ec535c1767b33d"><td class="memItemLeft" align="right" valign="top"><a id="a080481887287f4d483ec535c1767b33d"></a>
<a class="el" href="classSlaveAxiLiteIpIntegrator_1_1mapping.html#a080481887287f4d483ec535c1767b33d">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">S_AXI_RDATA</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : aximm : 1.0 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot;  RDATA &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a6f7c6328bd0d724f8078ecb5296bf5c5"><td class="memItemLeft" align="right" valign="top"><a id="a6f7c6328bd0d724f8078ecb5296bf5c5"></a>
<a class="el" href="classSlaveAxiLiteIpIntegrator_1_1mapping.html#a6f7c6328bd0d724f8078ecb5296bf5c5">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">S_AXI_ARREADY</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : aximm : 1.0 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot;  ARREADY &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a596dce1855e65e2c70d67a05f06d37d7"><td class="memItemLeft" align="right" valign="top"><a id="a596dce1855e65e2c70d67a05f06d37d7"></a>
<a class="el" href="classSlaveAxiLiteIpIntegrator_1_1mapping.html#a596dce1855e65e2c70d67a05f06d37d7">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">S_AXI_ARVALID</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : aximm : 1.0 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot;  ARVALID &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aff4e4165c94751bfc80f98b87407b397"><td class="memItemLeft" align="right" valign="top"><a id="aff4e4165c94751bfc80f98b87407b397"></a>
<a class="el" href="classSlaveAxiLiteIpIntegrator_1_1mapping.html#aff4e4165c94751bfc80f98b87407b397">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">S_AXI_ARADDR</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : aximm : 1.0 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot;  ARADDR &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a968f078f8da87f43dc911e188e6288cb"><td class="memItemLeft" align="right" valign="top"><a id="a968f078f8da87f43dc911e188e6288cb"></a>
<a class="el" href="classSlaveAxiLiteIpIntegrator_1_1mapping.html#a968f078f8da87f43dc911e188e6288cb">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">S_AXI_ARPROT</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : aximm : 1.0 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot;  ARPROT &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a13e53dbedd8cbb89a5ac73c5d4c31cc4"><td class="memItemLeft" align="right" valign="top"><a id="a13e53dbedd8cbb89a5ac73c5d4c31cc4"></a>
<a class="el" href="classSlaveAxiLiteIpIntegrator_1_1mapping.html#a13e53dbedd8cbb89a5ac73c5d4c31cc4">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">S_AXI_BREADY</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : aximm : 1.0 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot;  BREADY &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a938a461a9f5bd1d81ebc5295c69281f9"><td class="memItemLeft" align="right" valign="top"><a id="a938a461a9f5bd1d81ebc5295c69281f9"></a>
<a class="el" href="classSlaveAxiLiteIpIntegrator_1_1mapping.html#a938a461a9f5bd1d81ebc5295c69281f9">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">S_AXI_BVALID</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : aximm : 1.0 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot;  BVALID &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a2490553e9e102a66f91a42a90d8ef4db"><td class="memItemLeft" align="right" valign="top"><a id="a2490553e9e102a66f91a42a90d8ef4db"></a>
<a class="el" href="classSlaveAxiLiteIpIntegrator_1_1mapping.html#a2490553e9e102a66f91a42a90d8ef4db">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">S_AXI_BRESP</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : aximm : 1.0 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot;  BRESP &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a9af46fe16d6cecd9a152dbe40b884b06"><td class="memItemLeft" align="right" valign="top"><a id="a9af46fe16d6cecd9a152dbe40b884b06"></a>
<a class="el" href="classSlaveAxiLiteIpIntegrator_1_1mapping.html#a9af46fe16d6cecd9a152dbe40b884b06">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">S_AXI_WREADY</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : aximm : 1.0 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot;  WREADY &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ab547b4deb6b0fb47302799b26f388ab8"><td class="memItemLeft" align="right" valign="top"><a id="ab547b4deb6b0fb47302799b26f388ab8"></a>
<a class="el" href="classSlaveAxiLiteIpIntegrator_1_1mapping.html#ab547b4deb6b0fb47302799b26f388ab8">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">S_AXI_WVALID</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : aximm : 1.0 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot;  WVALID &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af153bf0e6bc2ddbf80f5456241ac4bd3"><td class="memItemLeft" align="right" valign="top"><a id="af153bf0e6bc2ddbf80f5456241ac4bd3"></a>
<a class="el" href="classSlaveAxiLiteIpIntegrator_1_1mapping.html#af153bf0e6bc2ddbf80f5456241ac4bd3">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">S_AXI_WDATA</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : aximm : 1.0 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot;  WDATA &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a4b0ce554dce29ada4168f48ecc36856f"><td class="memItemLeft" align="right" valign="top"><a id="a4b0ce554dce29ada4168f48ecc36856f"></a>
<a class="el" href="classSlaveAxiLiteIpIntegrator_1_1mapping.html#a4b0ce554dce29ada4168f48ecc36856f">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">S_AXI_WSTRB</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : aximm : 1.0 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot;  WSTRB &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a57c8a880a50335d210c9b4e4b61badad"><td class="memItemLeft" align="right" valign="top"><a id="a57c8a880a50335d210c9b4e4b61badad"></a>
<a class="el" href="classSlaveAxiLiteIpIntegrator_1_1mapping.html#a57c8a880a50335d210c9b4e4b61badad">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">S_AXI_AWREADY</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : aximm : 1.0 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot;  AWREADY &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a0f99899592f024b70f21e13bef48901a"><td class="memItemLeft" align="right" valign="top"><a id="a0f99899592f024b70f21e13bef48901a"></a>
<a class="el" href="classSlaveAxiLiteIpIntegrator_1_1mapping.html#a0f99899592f024b70f21e13bef48901a">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">S_AXI_AWVALID</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : aximm : 1.0 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot;  AWVALID &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a024bd6a044d3cf64178cb694288c2b95"><td class="memItemLeft" align="right" valign="top"><a id="a024bd6a044d3cf64178cb694288c2b95"></a>
<a class="el" href="classSlaveAxiLiteIpIntegrator_1_1mapping.html#a024bd6a044d3cf64178cb694288c2b95">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">S_AXI_AWPROT</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : aximm : 1.0 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot;  AWPROT &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a7f496a81fe283a51d4f5004d29dc75c9"><td class="memItemLeft" align="right" valign="top"><a id="a7f496a81fe283a51d4f5004d29dc75c9"></a>
<a class="el" href="classSlaveAxiLiteIpIntegrator_1_1mapping.html#a7f496a81fe283a51d4f5004d29dc75c9">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">S_AXI_AWADDR</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : aximm : 1.0 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot;  AWADDR &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a6f878ef2ad15052aaed86e87bb7760c6"><td class="memItemLeft" align="right" valign="top"><a id="a6f878ef2ad15052aaed86e87bb7760c6"></a>
<a class="el" href="classSlaveAxiLiteIpIntegrator_1_1mapping.html#a6f878ef2ad15052aaed86e87bb7760c6">X_INTERFACE_PARAMETER</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">S_AXI_AWADDR</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; XIL_INTERFACENAME &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; ,  &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; PROTOCOL AXI4LITE ,  &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; DATA_WIDTH 32 ,  &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; HAS_PROT &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlkeyword">image</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">HAS_PROT</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; ,  &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; HAS_WSTRB &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlkeyword">image</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">HAS_WSTRB</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; ,  &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; MAX_BURST_LENGTH 1 ,  &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; ADDR_WIDTH &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlkeyword">image</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">ADDR_WIDTH</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; ,  &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; FREQ_HZ &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlkeyword">image</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">FREQ_HZ</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a464c2c638adbc74ec5a1fdd12115d6e8"><td class="memItemLeft" align="right" valign="top"><a id="a464c2c638adbc74ec5a1fdd12115d6e8"></a>
<a class="el" href="classSlaveAxiLiteIpIntegrator_1_1mapping.html#a464c2c638adbc74ec5a1fdd12115d6e8">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">S_AXI_ARESETN</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : signal : reset : 1.0 RST. &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; _ARESETN RST &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ae537443c8c8da25a5e2c779374e87398"><td class="memItemLeft" align="right" valign="top"><a id="ae537443c8c8da25a5e2c779374e87398"></a>
<a class="el" href="classSlaveAxiLiteIpIntegrator_1_1mapping.html#ae537443c8c8da25a5e2c779374e87398">X_INTERFACE_PARAMETER</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">S_AXI_ARESETN</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; XIL_INTERFACENAME RST. &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; _ARESETN ,  &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; POLARITY ACTIVE_LOW &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a42c05c13397acca4386a57961b18795a"><td class="memItemLeft" align="right" valign="top"><a id="a42c05c13397acca4386a57961b18795a"></a>
<a class="el" href="classSlaveAxiLiteIpIntegrator_1_1mapping.html#a42c05c13397acca4386a57961b18795a">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">S_AXI_ACLK</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : signal : clock : 1.0 CLK. &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; _ACLK CLK &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a3ae2a6115f2b66fafbf6fbce2e34ddcd"><td class="memItemLeft" align="right" valign="top"><a id="a3ae2a6115f2b66fafbf6fbce2e34ddcd"></a>
<a class="el" href="classSlaveAxiLiteIpIntegrator_1_1mapping.html#a3ae2a6115f2b66fafbf6fbce2e34ddcd">X_INTERFACE_PARAMETER</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">S_AXI_ACLK</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; XIL_INTERFACENAME CLK. &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; _ACLK ,  &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; ASSOCIATED_BUSIF &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; ,  &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; ASSOCIATED_RESET &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; _ARESETN ,  &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; FREQ_HZ &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlkeyword">image</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">FREQ_HZ</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Instantiations"></a>
Instantiations</h2></td></tr>
 <tr class="memitem:a6a6f7fa76563fff872b11b808a48227c"><td class="memItemLeft" align="right" valign="top"><a id="a6a6f7fa76563fff872b11b808a48227c"></a>
<a class="el" href="classSlaveAxiLiteIpIntegrator_1_1mapping.html#a6a6f7fa76563fff872b11b808a48227c">u_rstsync</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>RstSync</b>  <em><a class="el" href="classRstSync.html">&lt;Entity RstSync&gt;</a></em></td></tr>
</table>
<hr/>The documentation for this class was generated from the following file:<ul>
<li>axi/axi-lite/ip_integrator/SlaveAxiLiteIpIntegrator.vhd</li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="classSlaveAxiLiteIpIntegrator.html">SlaveAxiLiteIpIntegrator</a></li><li class="navelem"><a class="el" href="classSlaveAxiLiteIpIntegrator_1_1mapping.html">mapping</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.17 </li>
  </ul>
</div>
</body>
</html>
