ARM GAS  /tmp/ccyPqpNR.s 			page 1


   1              		.cpu cortex-m0
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f0xx_it.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.NMI_Handler,"ax",%progbits
  16              		.align	1
  17              		.global	NMI_Handler
  18              		.arch armv6s-m
  19              		.syntax unified
  20              		.code	16
  21              		.thumb_func
  22              		.fpu softvfp
  24              	NMI_Handler:
  25              	.LFB40:
  26              		.file 1 "Src/stm32f0xx_it.c"
   1:Src/stm32f0xx_it.c **** /* USER CODE BEGIN Header */
   2:Src/stm32f0xx_it.c **** /**
   3:Src/stm32f0xx_it.c ****   ******************************************************************************
   4:Src/stm32f0xx_it.c ****   * @file    stm32f0xx_it.c
   5:Src/stm32f0xx_it.c ****   * @brief   Interrupt Service Routines.
   6:Src/stm32f0xx_it.c ****   ******************************************************************************
   7:Src/stm32f0xx_it.c ****   * @attention
   8:Src/stm32f0xx_it.c ****   *
   9:Src/stm32f0xx_it.c ****   * <h2><center>&copy; Copyright (c) 2020 STMicroelectronics.
  10:Src/stm32f0xx_it.c ****   * All rights reserved.</center></h2>
  11:Src/stm32f0xx_it.c ****   *
  12:Src/stm32f0xx_it.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Src/stm32f0xx_it.c ****   * the "License"; You may not use this file except in compliance with the
  14:Src/stm32f0xx_it.c ****   * License. You may obtain a copy of the License at:
  15:Src/stm32f0xx_it.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Src/stm32f0xx_it.c ****   *
  17:Src/stm32f0xx_it.c ****   ******************************************************************************
  18:Src/stm32f0xx_it.c ****   */
  19:Src/stm32f0xx_it.c **** /* USER CODE END Header */
  20:Src/stm32f0xx_it.c **** 
  21:Src/stm32f0xx_it.c **** /* Includes ------------------------------------------------------------------*/
  22:Src/stm32f0xx_it.c **** #include "main.h"
  23:Src/stm32f0xx_it.c **** #include "stm32f0xx_it.h"
  24:Src/stm32f0xx_it.c **** /* Private includes ----------------------------------------------------------*/
  25:Src/stm32f0xx_it.c **** /* USER CODE BEGIN Includes */
  26:Src/stm32f0xx_it.c **** /* USER CODE END Includes */
  27:Src/stm32f0xx_it.c **** 
  28:Src/stm32f0xx_it.c **** /* Private typedef -----------------------------------------------------------*/
  29:Src/stm32f0xx_it.c **** /* USER CODE BEGIN TD */
  30:Src/stm32f0xx_it.c **** 
  31:Src/stm32f0xx_it.c **** /* USER CODE END TD */
  32:Src/stm32f0xx_it.c **** 
ARM GAS  /tmp/ccyPqpNR.s 			page 2


  33:Src/stm32f0xx_it.c **** /* Private define ------------------------------------------------------------*/
  34:Src/stm32f0xx_it.c **** /* USER CODE BEGIN PD */
  35:Src/stm32f0xx_it.c **** 
  36:Src/stm32f0xx_it.c **** /* USER CODE END PD */
  37:Src/stm32f0xx_it.c **** 
  38:Src/stm32f0xx_it.c **** /* Private macro -------------------------------------------------------------*/
  39:Src/stm32f0xx_it.c **** /* USER CODE BEGIN PM */
  40:Src/stm32f0xx_it.c **** 
  41:Src/stm32f0xx_it.c **** /* USER CODE END PM */
  42:Src/stm32f0xx_it.c **** 
  43:Src/stm32f0xx_it.c **** /* Private variables ---------------------------------------------------------*/
  44:Src/stm32f0xx_it.c **** /* USER CODE BEGIN PV */
  45:Src/stm32f0xx_it.c **** 
  46:Src/stm32f0xx_it.c **** /* USER CODE END PV */
  47:Src/stm32f0xx_it.c **** 
  48:Src/stm32f0xx_it.c **** /* Private function prototypes -----------------------------------------------*/
  49:Src/stm32f0xx_it.c **** /* USER CODE BEGIN PFP */
  50:Src/stm32f0xx_it.c **** 
  51:Src/stm32f0xx_it.c **** /* USER CODE END PFP */
  52:Src/stm32f0xx_it.c **** 
  53:Src/stm32f0xx_it.c **** /* Private user code ---------------------------------------------------------*/
  54:Src/stm32f0xx_it.c **** /* USER CODE BEGIN 0 */
  55:Src/stm32f0xx_it.c **** 
  56:Src/stm32f0xx_it.c **** /* USER CODE END 0 */
  57:Src/stm32f0xx_it.c **** 
  58:Src/stm32f0xx_it.c **** /* External variables --------------------------------------------------------*/
  59:Src/stm32f0xx_it.c **** extern DMA_HandleTypeDef hdma_spi1_tx;
  60:Src/stm32f0xx_it.c **** extern TSC_HandleTypeDef htsc;
  61:Src/stm32f0xx_it.c **** /* USER CODE BEGIN EV */
  62:Src/stm32f0xx_it.c **** extern void TSC_task(void);
  63:Src/stm32f0xx_it.c **** 
  64:Src/stm32f0xx_it.c **** /* USER CODE END EV */
  65:Src/stm32f0xx_it.c **** 
  66:Src/stm32f0xx_it.c **** /******************************************************************************/
  67:Src/stm32f0xx_it.c **** /*           Cortex-M0 Processor Interruption and Exception Handlers          */
  68:Src/stm32f0xx_it.c **** /******************************************************************************/
  69:Src/stm32f0xx_it.c **** /**
  70:Src/stm32f0xx_it.c ****   * @brief This function handles Non maskable interrupt.
  71:Src/stm32f0xx_it.c ****   */
  72:Src/stm32f0xx_it.c **** void NMI_Handler(void)
  73:Src/stm32f0xx_it.c **** {
  27              		.loc 1 73 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  74:Src/stm32f0xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  75:Src/stm32f0xx_it.c **** 
  76:Src/stm32f0xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 0 */
  77:Src/stm32f0xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  78:Src/stm32f0xx_it.c **** 
  79:Src/stm32f0xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 1 */
  80:Src/stm32f0xx_it.c **** }
  32              		.loc 1 80 1 view .LVU1
  33              		@ sp needed
  34 0000 7047     		bx	lr
  35              		.cfi_endproc
ARM GAS  /tmp/ccyPqpNR.s 			page 3


  36              	.LFE40:
  38              		.section	.text.HardFault_Handler,"ax",%progbits
  39              		.align	1
  40              		.global	HardFault_Handler
  41              		.syntax unified
  42              		.code	16
  43              		.thumb_func
  44              		.fpu softvfp
  46              	HardFault_Handler:
  47              	.LFB41:
  81:Src/stm32f0xx_it.c **** 
  82:Src/stm32f0xx_it.c **** /**
  83:Src/stm32f0xx_it.c ****   * @brief This function handles Hard fault interrupt.
  84:Src/stm32f0xx_it.c ****   */
  85:Src/stm32f0xx_it.c **** void HardFault_Handler(void)
  86:Src/stm32f0xx_it.c **** {
  48              		.loc 1 86 1 view -0
  49              		.cfi_startproc
  50              		@ Volatile: function does not return.
  51              		@ args = 0, pretend = 0, frame = 0
  52              		@ frame_needed = 0, uses_anonymous_args = 0
  53              		@ link register save eliminated.
  54              	.L3:
  87:Src/stm32f0xx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 0 */
  88:Src/stm32f0xx_it.c **** 
  89:Src/stm32f0xx_it.c ****   /* USER CODE END HardFault_IRQn 0 */
  90:Src/stm32f0xx_it.c ****   while (1)
  55              		.loc 1 90 3 discriminator 1 view .LVU3
  91:Src/stm32f0xx_it.c ****   {
  92:Src/stm32f0xx_it.c ****     /* USER CODE BEGIN W1_HardFault_IRQn 0 */
  93:Src/stm32f0xx_it.c ****     /* USER CODE END W1_HardFault_IRQn 0 */
  94:Src/stm32f0xx_it.c ****   }
  56              		.loc 1 94 3 discriminator 1 view .LVU4
  90:Src/stm32f0xx_it.c ****   {
  57              		.loc 1 90 9 discriminator 1 view .LVU5
  58 0000 FEE7     		b	.L3
  59              		.cfi_endproc
  60              	.LFE41:
  62              		.section	.text.SVC_Handler,"ax",%progbits
  63              		.align	1
  64              		.global	SVC_Handler
  65              		.syntax unified
  66              		.code	16
  67              		.thumb_func
  68              		.fpu softvfp
  70              	SVC_Handler:
  71              	.LFB42:
  95:Src/stm32f0xx_it.c **** }
  96:Src/stm32f0xx_it.c **** 
  97:Src/stm32f0xx_it.c **** /**
  98:Src/stm32f0xx_it.c ****   * @brief This function handles System service call via SWI instruction.
  99:Src/stm32f0xx_it.c ****   */
 100:Src/stm32f0xx_it.c **** void SVC_Handler(void)
 101:Src/stm32f0xx_it.c **** {
  72              		.loc 1 101 1 view -0
  73              		.cfi_startproc
  74              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccyPqpNR.s 			page 4


  75              		@ frame_needed = 0, uses_anonymous_args = 0
  76              		@ link register save eliminated.
 102:Src/stm32f0xx_it.c ****   /* USER CODE BEGIN SVC_IRQn 0 */
 103:Src/stm32f0xx_it.c **** 
 104:Src/stm32f0xx_it.c ****   /* USER CODE END SVC_IRQn 0 */
 105:Src/stm32f0xx_it.c ****   /* USER CODE BEGIN SVC_IRQn 1 */
 106:Src/stm32f0xx_it.c **** 
 107:Src/stm32f0xx_it.c ****   /* USER CODE END SVC_IRQn 1 */
 108:Src/stm32f0xx_it.c **** }
  77              		.loc 1 108 1 view .LVU7
  78              		@ sp needed
  79 0000 7047     		bx	lr
  80              		.cfi_endproc
  81              	.LFE42:
  83              		.section	.text.PendSV_Handler,"ax",%progbits
  84              		.align	1
  85              		.global	PendSV_Handler
  86              		.syntax unified
  87              		.code	16
  88              		.thumb_func
  89              		.fpu softvfp
  91              	PendSV_Handler:
  92              	.LFB43:
 109:Src/stm32f0xx_it.c **** 
 110:Src/stm32f0xx_it.c **** /**
 111:Src/stm32f0xx_it.c ****   * @brief This function handles Pendable request for system service.
 112:Src/stm32f0xx_it.c ****   */
 113:Src/stm32f0xx_it.c **** void PendSV_Handler(void)
 114:Src/stm32f0xx_it.c **** {
  93              		.loc 1 114 1 view -0
  94              		.cfi_startproc
  95              		@ args = 0, pretend = 0, frame = 0
  96              		@ frame_needed = 0, uses_anonymous_args = 0
  97              		@ link register save eliminated.
 115:Src/stm32f0xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 0 */
 116:Src/stm32f0xx_it.c **** 
 117:Src/stm32f0xx_it.c ****   /* USER CODE END PendSV_IRQn 0 */
 118:Src/stm32f0xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 1 */
 119:Src/stm32f0xx_it.c **** 
 120:Src/stm32f0xx_it.c ****   /* USER CODE END PendSV_IRQn 1 */
 121:Src/stm32f0xx_it.c **** }
  98              		.loc 1 121 1 view .LVU9
  99              		@ sp needed
 100 0000 7047     		bx	lr
 101              		.cfi_endproc
 102              	.LFE43:
 104              		.section	.text.SysTick_Handler,"ax",%progbits
 105              		.align	1
 106              		.global	SysTick_Handler
 107              		.syntax unified
 108              		.code	16
 109              		.thumb_func
 110              		.fpu softvfp
 112              	SysTick_Handler:
 113              	.LFB44:
 122:Src/stm32f0xx_it.c **** 
 123:Src/stm32f0xx_it.c **** /**
ARM GAS  /tmp/ccyPqpNR.s 			page 5


 124:Src/stm32f0xx_it.c ****   * @brief This function handles System tick timer.
 125:Src/stm32f0xx_it.c ****   */
 126:Src/stm32f0xx_it.c **** void SysTick_Handler(void)
 127:Src/stm32f0xx_it.c **** {
 114              		.loc 1 127 1 view -0
 115              		.cfi_startproc
 116              		@ args = 0, pretend = 0, frame = 0
 117              		@ frame_needed = 0, uses_anonymous_args = 0
 118 0000 10B5     		push	{r4, lr}
 119              	.LCFI0:
 120              		.cfi_def_cfa_offset 8
 121              		.cfi_offset 4, -8
 122              		.cfi_offset 14, -4
 128:Src/stm32f0xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 0 */
 129:Src/stm32f0xx_it.c **** 
 130:Src/stm32f0xx_it.c ****   /* USER CODE END SysTick_IRQn 0 */
 131:Src/stm32f0xx_it.c ****   HAL_IncTick();
 123              		.loc 1 131 3 view .LVU11
 124 0002 FFF7FEFF 		bl	HAL_IncTick
 125              	.LVL0:
 132:Src/stm32f0xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 1 */
 133:Src/stm32f0xx_it.c **** 
 134:Src/stm32f0xx_it.c ****   /* USER CODE END SysTick_IRQn 1 */
 135:Src/stm32f0xx_it.c **** }
 126              		.loc 1 135 1 is_stmt 0 view .LVU12
 127              		@ sp needed
 128 0006 10BD     		pop	{r4, pc}
 129              		.cfi_endproc
 130              	.LFE44:
 132              		.section	.text.TSC_IRQHandler,"ax",%progbits
 133              		.align	1
 134              		.global	TSC_IRQHandler
 135              		.syntax unified
 136              		.code	16
 137              		.thumb_func
 138              		.fpu softvfp
 140              	TSC_IRQHandler:
 141              	.LFB45:
 136:Src/stm32f0xx_it.c **** 
 137:Src/stm32f0xx_it.c **** /******************************************************************************/
 138:Src/stm32f0xx_it.c **** /* STM32F0xx Peripheral Interrupt Handlers                                    */
 139:Src/stm32f0xx_it.c **** /* Add here the Interrupt Handlers for the used peripherals.                  */
 140:Src/stm32f0xx_it.c **** /* For the available peripheral interrupt handler names,                      */
 141:Src/stm32f0xx_it.c **** /* please refer to the startup file (startup_stm32f0xx.s).                    */
 142:Src/stm32f0xx_it.c **** /******************************************************************************/
 143:Src/stm32f0xx_it.c **** 
 144:Src/stm32f0xx_it.c **** /**
 145:Src/stm32f0xx_it.c ****   * @brief This function handles Touch sensing controller interrupt.
 146:Src/stm32f0xx_it.c ****   */
 147:Src/stm32f0xx_it.c **** void TSC_IRQHandler(void)
 148:Src/stm32f0xx_it.c **** {
 142              		.loc 1 148 1 is_stmt 1 view -0
 143              		.cfi_startproc
 144              		@ args = 0, pretend = 0, frame = 0
 145              		@ frame_needed = 0, uses_anonymous_args = 0
 146 0000 10B5     		push	{r4, lr}
 147              	.LCFI1:
ARM GAS  /tmp/ccyPqpNR.s 			page 6


 148              		.cfi_def_cfa_offset 8
 149              		.cfi_offset 4, -8
 150              		.cfi_offset 14, -4
 149:Src/stm32f0xx_it.c ****   /* USER CODE BEGIN TSC_IRQn 0 */
 150:Src/stm32f0xx_it.c ****   TSC_task();
 151              		.loc 1 150 3 view .LVU14
 152 0002 FFF7FEFF 		bl	TSC_task
 153              	.LVL1:
 151:Src/stm32f0xx_it.c **** 
 152:Src/stm32f0xx_it.c ****   /* USER CODE END TSC_IRQn 0 */
 153:Src/stm32f0xx_it.c ****   HAL_TSC_IRQHandler(&htsc);
 154              		.loc 1 153 3 view .LVU15
 155 0006 0248     		ldr	r0, .L8
 156 0008 FFF7FEFF 		bl	HAL_TSC_IRQHandler
 157              	.LVL2:
 154:Src/stm32f0xx_it.c ****   /* USER CODE BEGIN TSC_IRQn 1 */
 155:Src/stm32f0xx_it.c **** 
 156:Src/stm32f0xx_it.c ****   /* USER CODE END TSC_IRQn 1 */
 157:Src/stm32f0xx_it.c **** }
 158              		.loc 1 157 1 is_stmt 0 view .LVU16
 159              		@ sp needed
 160 000c 10BD     		pop	{r4, pc}
 161              	.L9:
 162 000e C046     		.align	2
 163              	.L8:
 164 0010 00000000 		.word	htsc
 165              		.cfi_endproc
 166              	.LFE45:
 168              		.section	.text.DMA1_Channel2_3_IRQHandler,"ax",%progbits
 169              		.align	1
 170              		.global	DMA1_Channel2_3_IRQHandler
 171              		.syntax unified
 172              		.code	16
 173              		.thumb_func
 174              		.fpu softvfp
 176              	DMA1_Channel2_3_IRQHandler:
 177              	.LFB46:
 158:Src/stm32f0xx_it.c **** 
 159:Src/stm32f0xx_it.c **** /**
 160:Src/stm32f0xx_it.c ****   * @brief This function handles DMA1 channel 2 and 3 interrupts.
 161:Src/stm32f0xx_it.c ****   */
 162:Src/stm32f0xx_it.c **** void DMA1_Channel2_3_IRQHandler(void)
 163:Src/stm32f0xx_it.c **** {
 178              		.loc 1 163 1 is_stmt 1 view -0
 179              		.cfi_startproc
 180              		@ args = 0, pretend = 0, frame = 0
 181              		@ frame_needed = 0, uses_anonymous_args = 0
 182 0000 10B5     		push	{r4, lr}
 183              	.LCFI2:
 184              		.cfi_def_cfa_offset 8
 185              		.cfi_offset 4, -8
 186              		.cfi_offset 14, -4
 164:Src/stm32f0xx_it.c ****   /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */
 165:Src/stm32f0xx_it.c **** 
 166:Src/stm32f0xx_it.c ****   /* USER CODE END DMA1_Channel2_3_IRQn 0 */
 167:Src/stm32f0xx_it.c ****   HAL_DMA_IRQHandler(&hdma_spi1_tx);
 187              		.loc 1 167 3 view .LVU18
ARM GAS  /tmp/ccyPqpNR.s 			page 7


 188 0002 0248     		ldr	r0, .L11
 189 0004 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 190              	.LVL3:
 168:Src/stm32f0xx_it.c ****   /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */
 169:Src/stm32f0xx_it.c **** 
 170:Src/stm32f0xx_it.c ****   /* USER CODE END DMA1_Channel2_3_IRQn 1 */
 171:Src/stm32f0xx_it.c **** }
 191              		.loc 1 171 1 is_stmt 0 view .LVU19
 192              		@ sp needed
 193 0008 10BD     		pop	{r4, pc}
 194              	.L12:
 195 000a C046     		.align	2
 196              	.L11:
 197 000c 00000000 		.word	hdma_spi1_tx
 198              		.cfi_endproc
 199              	.LFE46:
 201              		.text
 202              	.Letext0:
 203              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 204              		.file 3 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h"
 205              		.file 4 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f072xb.h"
 206              		.file 5 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h"
 207              		.file 6 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
 208              		.file 7 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_dma.h"
 209              		.file 8 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_tsc.h"
 210              		.file 9 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal.h"
ARM GAS  /tmp/ccyPqpNR.s 			page 8


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f0xx_it.c
     /tmp/ccyPqpNR.s:16     .text.NMI_Handler:0000000000000000 $t
     /tmp/ccyPqpNR.s:24     .text.NMI_Handler:0000000000000000 NMI_Handler
     /tmp/ccyPqpNR.s:39     .text.HardFault_Handler:0000000000000000 $t
     /tmp/ccyPqpNR.s:46     .text.HardFault_Handler:0000000000000000 HardFault_Handler
     /tmp/ccyPqpNR.s:63     .text.SVC_Handler:0000000000000000 $t
     /tmp/ccyPqpNR.s:70     .text.SVC_Handler:0000000000000000 SVC_Handler
     /tmp/ccyPqpNR.s:84     .text.PendSV_Handler:0000000000000000 $t
     /tmp/ccyPqpNR.s:91     .text.PendSV_Handler:0000000000000000 PendSV_Handler
     /tmp/ccyPqpNR.s:105    .text.SysTick_Handler:0000000000000000 $t
     /tmp/ccyPqpNR.s:112    .text.SysTick_Handler:0000000000000000 SysTick_Handler
     /tmp/ccyPqpNR.s:133    .text.TSC_IRQHandler:0000000000000000 $t
     /tmp/ccyPqpNR.s:140    .text.TSC_IRQHandler:0000000000000000 TSC_IRQHandler
     /tmp/ccyPqpNR.s:164    .text.TSC_IRQHandler:0000000000000010 $d
     /tmp/ccyPqpNR.s:169    .text.DMA1_Channel2_3_IRQHandler:0000000000000000 $t
     /tmp/ccyPqpNR.s:176    .text.DMA1_Channel2_3_IRQHandler:0000000000000000 DMA1_Channel2_3_IRQHandler
     /tmp/ccyPqpNR.s:197    .text.DMA1_Channel2_3_IRQHandler:000000000000000c $d

UNDEFINED SYMBOLS
HAL_IncTick
TSC_task
HAL_TSC_IRQHandler
htsc
HAL_DMA_IRQHandler
hdma_spi1_tx
