INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kccistc/Desktop/Verilog_Project/20240508_Gate/20240508_Gate.srcs/sim_1/new/tb_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_gates
