library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

---- Uncomment the following library declaration if instantiating
---- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity half_adder is
    Port ( A : in  STD_LOGIC_VECTOR (1 downto 0);
           S : out  STD_LOGIC;
           C : out  STD_LOGIC);
end half_adder;

architecture Behavioral of half_adder is

begin
S<=A(0) XOR A(1);
C<=A(0) AND A(1);

end Behavioral;

