Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Jun 11 22:06:03 2023
| Host         : james-HP-245-G8-Notebook-PC running 64-bit Ubuntu 23.04
| Command      : report_utilization -hierarchical -hierarchical_depth 6 -file /home/james/Documents/IIS/FPGA/UART/source/modules/TranAndRecei/build/results/TranAndRecei_utilization_hierarchical_artix7_100t_Artycs324g_160.txt
| Design       : TranAndRecei
| Device       : 7a100tcsg324-1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+------------------+---------------------+------------+------------+---------+------+-----+--------+--------+--------------+
|     Instance     |        Module       | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | DSP48 Blocks |
+------------------+---------------------+------------+------------+---------+------+-----+--------+--------+--------------+
| TranAndRecei     |               (top) |        238 |        238 |       0 |    0 | 187 |      0 |      0 |            0 |
|   (TranAndRecei) |               (top) |        180 |        180 |       0 |    0 | 143 |      0 |      0 |            0 |
|   BAUD_RATE_GEN  | baud_rate_generator |          6 |          6 |       0 |    0 |   6 |      0 |      0 |            0 |
|   FA             |           fullAdder |          8 |          8 |       0 |    0 |   0 |      0 |      0 |            0 |
|   UART_RX_UNIT   |            Receiver |         26 |         26 |       0 |    0 |  19 |      0 |      0 |            0 |
|   UART_TX_UNIT   |         Transmitter |         18 |         18 |       0 |    0 |  19 |      0 |      0 |            0 |
+------------------+---------------------+------------+------------+---------+------+-----+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


