{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1526464217362 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1526464217365 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 16 17:50:17 2018 " "Processing started: Wed May 16 17:50:17 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1526464217365 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526464217365 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sobel -c sobel " "Command: quartus_map --read_settings_files=on --write_settings_files=off sobel -c sobel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526464217365 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1526464217862 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1526464217862 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "X1 x1 sobel.v(20) " "Verilog HDL Declaration information at sobel.v(20): object \"X1\" differs only in case from object \"x1\" in the same scope" {  } { { "sobel.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/sobel.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1526464227632 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "X2 x2 sobel.v(20) " "Verilog HDL Declaration information at sobel.v(20): object \"X2\" differs only in case from object \"x2\" in the same scope" {  } { { "sobel.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/sobel.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1526464227632 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Y1 y1 sobel.v(25) " "Verilog HDL Declaration information at sobel.v(25): object \"Y1\" differs only in case from object \"y1\" in the same scope" {  } { { "sobel.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/sobel.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1526464227632 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Y2 y2 sobel.v(25) " "Verilog HDL Declaration information at sobel.v(25): object \"Y2\" differs only in case from object \"y2\" in the same scope" {  } { { "sobel.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/sobel.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1526464227632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sobel.v 1 1 " "Found 1 design units, including 1 entities, in source file sobel.v" { { "Info" "ISGN_ENTITY_NAME" "1 sobel " "Found entity 1: sobel" {  } { { "sobel.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/sobel.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526464227634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526464227634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sqrt.v 1 1 " "Found 1 design units, including 1 entities, in source file sqrt.v" { { "Info" "ISGN_ENTITY_NAME" "1 SQRT " "Found entity 1: SQRT" {  } { { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526464227638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526464227638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pa_3.v 1 1 " "Found 1 design units, including 1 entities, in source file pa_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 PA_3 " "Found entity 1: PA_3" {  } { { "PA_3.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/PA_3.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526464227642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526464227642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac_3.v 1 1 " "Found 1 design units, including 1 entities, in source file mac_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAC_3 " "Found entity 1: MAC_3" {  } { { "MAC_3.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/MAC_3.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526464227646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526464227646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "linebuffer_3.v 1 1 " "Found 1 design units, including 1 entities, in source file linebuffer_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 LineBuffer_3 " "Found entity 1: LineBuffer_3" {  } { { "LineBuffer_3.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/LineBuffer_3.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526464227651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526464227651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file image_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_TB " "Found entity 1: image_TB" {  } { { "image_TB.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/image_TB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526464227656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526464227656 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sobel " "Elaborating entity \"sobel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1526464227917 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sobel.v(46) " "Verilog HDL assignment warning at sobel.v(46): truncated value with size 32 to match size of target (10)" {  } { { "sobel.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/sobel.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1526464227918 "|sobel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LineBuffer_3 LineBuffer_3:b0 " "Elaborating entity \"LineBuffer_3\" for hierarchy \"LineBuffer_3:b0\"" {  } { { "sobel.v" "b0" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/sobel.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464227919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps LineBuffer_3:b0\|altshift_taps:altshift_taps_component " "Elaborating entity \"altshift_taps\" for hierarchy \"LineBuffer_3:b0\|altshift_taps:altshift_taps_component\"" {  } { { "LineBuffer_3.v" "altshift_taps_component" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/LineBuffer_3.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464228047 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LineBuffer_3:b0\|altshift_taps:altshift_taps_component " "Elaborated megafunction instantiation \"LineBuffer_3:b0\|altshift_taps:altshift_taps_component\"" {  } { { "LineBuffer_3.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/LineBuffer_3.v" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464228048 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LineBuffer_3:b0\|altshift_taps:altshift_taps_component " "Instantiated megafunction \"LineBuffer_3:b0\|altshift_taps:altshift_taps_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464228049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 3 " "Parameter \"number_of_taps\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464228049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 640 " "Parameter \"tap_distance\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464228049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Parameter \"width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464228049 ""}  } { { "LineBuffer_3.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/LineBuffer_3.v" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526464228049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_9mn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_9mn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_9mn " "Found entity 1: shift_taps_9mn" {  } { { "db/shift_taps_9mn.tdf" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/shift_taps_9mn.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526464228100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526464228100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_9mn LineBuffer_3:b0\|altshift_taps:altshift_taps_component\|shift_taps_9mn:auto_generated " "Elaborating entity \"shift_taps_9mn\" for hierarchy \"LineBuffer_3:b0\|altshift_taps:altshift_taps_component\|shift_taps_9mn:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464228101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qn81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qn81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qn81 " "Found entity 1: altsyncram_qn81" {  } { { "db/altsyncram_qn81.tdf" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/altsyncram_qn81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526464228160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526464228160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qn81 LineBuffer_3:b0\|altshift_taps:altshift_taps_component\|shift_taps_9mn:auto_generated\|altsyncram_qn81:altsyncram2 " "Elaborating entity \"altsyncram_qn81\" for hierarchy \"LineBuffer_3:b0\|altshift_taps:altshift_taps_component\|shift_taps_9mn:auto_generated\|altsyncram_qn81:altsyncram2\"" {  } { { "db/shift_taps_9mn.tdf" "altsyncram2" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/shift_taps_9mn.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464228161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3uf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3uf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3uf " "Found entity 1: cntr_3uf" {  } { { "db/cntr_3uf.tdf" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/cntr_3uf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526464228216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526464228216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3uf LineBuffer_3:b0\|altshift_taps:altshift_taps_component\|shift_taps_9mn:auto_generated\|cntr_3uf:cntr1 " "Elaborating entity \"cntr_3uf\" for hierarchy \"LineBuffer_3:b0\|altshift_taps:altshift_taps_component\|shift_taps_9mn:auto_generated\|cntr_3uf:cntr1\"" {  } { { "db/shift_taps_9mn.tdf" "cntr1" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/shift_taps_9mn.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464228217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7ic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7ic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7ic " "Found entity 1: cmpr_7ic" {  } { { "db/cmpr_7ic.tdf" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/cmpr_7ic.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526464228271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526464228271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7ic LineBuffer_3:b0\|altshift_taps:altshift_taps_component\|shift_taps_9mn:auto_generated\|cntr_3uf:cntr1\|cmpr_7ic:cmpr4 " "Elaborating entity \"cmpr_7ic\" for hierarchy \"LineBuffer_3:b0\|altshift_taps:altshift_taps_component\|shift_taps_9mn:auto_generated\|cntr_3uf:cntr1\|cmpr_7ic:cmpr4\"" {  } { { "db/cntr_3uf.tdf" "cmpr4" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/cntr_3uf.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464228273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAC_3 MAC_3:x0 " "Elaborating entity \"MAC_3\" for hierarchy \"MAC_3:x0\"" {  } { { "sobel.v" "x0" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/sobel.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464228278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add MAC_3:x0\|altmult_add:ALTMULT_ADD_component " "Elaborating entity \"altmult_add\" for hierarchy \"MAC_3:x0\|altmult_add:ALTMULT_ADD_component\"" {  } { { "MAC_3.v" "ALTMULT_ADD_component" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/MAC_3.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464228327 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MAC_3:x0\|altmult_add:ALTMULT_ADD_component " "Elaborated megafunction instantiation \"MAC_3:x0\|altmult_add:ALTMULT_ADD_component\"" {  } { { "MAC_3.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/MAC_3.v" 113 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464228329 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MAC_3:x0\|altmult_add:ALTMULT_ADD_component " "Instantiated megafunction \"MAC_3:x0\|altmult_add:ALTMULT_ADD_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464228329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464228329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464228329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 CLOCK0 " "Parameter \"addnsub_multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464228329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry AUTO " "Parameter \"dedicated_multiplier_circuitry\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464228329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 ACLR0 " "Parameter \"input_aclr_a0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464228329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 ACLR0 " "Parameter \"input_aclr_a1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464228329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 ACLR0 " "Parameter \"input_aclr_a2\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464228329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 ACLR0 " "Parameter \"input_aclr_b0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464228329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 ACLR0 " "Parameter \"input_aclr_b1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464228329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 ACLR0 " "Parameter \"input_aclr_b2\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464228329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 CLOCK0 " "Parameter \"input_register_a0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464228329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 CLOCK0 " "Parameter \"input_register_a1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464228329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 CLOCK0 " "Parameter \"input_register_a2\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464228329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 CLOCK0 " "Parameter \"input_register_b0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464228329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 CLOCK0 " "Parameter \"input_register_b1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464228329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 CLOCK0 " "Parameter \"input_register_b2\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464228329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464228329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 SCANA " "Parameter \"input_source_a1\" = \"SCANA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464228329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 SCANA " "Parameter \"input_source_a2\" = \"SCANA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464228329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464228329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464228329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464228329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464228329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464228329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464228329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464228329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 ACLR0 " "Parameter \"multiplier_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464228329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 ACLR0 " "Parameter \"multiplier_aclr2\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464228329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464228329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 CLOCK0 " "Parameter \"multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464228329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 CLOCK0 " "Parameter \"multiplier_register2\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464228329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 3 " "Parameter \"number_of_multipliers\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464228329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr ACLR0 " "Parameter \"output_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464228329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register CLOCK0 " "Parameter \"output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464228329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464228329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464228329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464228329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464228329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b SIGNED " "Parameter \"representation_b\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464228329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a ACLR0 " "Parameter \"signed_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464228329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b ACLR0 " "Parameter \"signed_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464228329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464228329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464228329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464228329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464228329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a CLOCK0 " "Parameter \"signed_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464228329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b CLOCK0 " "Parameter \"signed_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464228329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464228329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464228329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 18 " "Parameter \"width_result\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464228329 ""}  } { { "MAC_3.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/MAC_3.v" 113 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526464228329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_si74.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_add_si74.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_si74 " "Found entity 1: mult_add_si74" {  } { { "db/mult_add_si74.tdf" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/mult_add_si74.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526464228387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526464228387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_si74 MAC_3:x0\|altmult_add:ALTMULT_ADD_component\|mult_add_si74:auto_generated " "Elaborating entity \"mult_add_si74\" for hierarchy \"MAC_3:x0\|altmult_add:ALTMULT_ADD_component\|mult_add_si74:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464228388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_oaa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ded_mult_oaa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_oaa1 " "Found entity 1: ded_mult_oaa1" {  } { { "db/ded_mult_oaa1.tdf" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/ded_mult_oaa1.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526464228405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526464228405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_oaa1 MAC_3:x0\|altmult_add:ALTMULT_ADD_component\|mult_add_si74:auto_generated\|ded_mult_oaa1:ded_mult1 " "Elaborating entity \"ded_mult_oaa1\" for hierarchy \"MAC_3:x0\|altmult_add:ALTMULT_ADD_component\|mult_add_si74:auto_generated\|ded_mult_oaa1:ded_mult1\"" {  } { { "db/mult_add_si74.tdf" "ded_mult1" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/mult_add_si74.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464228406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_b3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_b3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_b3c " "Found entity 1: dffpipe_b3c" {  } { { "db/dffpipe_b3c.tdf" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/dffpipe_b3c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526464228424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526464228424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_b3c MAC_3:x0\|altmult_add:ALTMULT_ADD_component\|mult_add_si74:auto_generated\|ded_mult_oaa1:ded_mult1\|dffpipe_b3c:pre_result " "Elaborating entity \"dffpipe_b3c\" for hierarchy \"MAC_3:x0\|altmult_add:ALTMULT_ADD_component\|mult_add_si74:auto_generated\|ded_mult_oaa1:ded_mult1\|dffpipe_b3c:pre_result\"" {  } { { "db/ded_mult_oaa1.tdf" "pre_result" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/ded_mult_oaa1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464228425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_qe91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ded_mult_qe91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_qe91 " "Found entity 1: ded_mult_qe91" {  } { { "db/ded_mult_qe91.tdf" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/ded_mult_qe91.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526464228447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526464228447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_qe91 MAC_3:x0\|altmult_add:ALTMULT_ADD_component\|mult_add_si74:auto_generated\|ded_mult_qe91:ded_mult3 " "Elaborating entity \"ded_mult_qe91\" for hierarchy \"MAC_3:x0\|altmult_add:ALTMULT_ADD_component\|mult_add_si74:auto_generated\|ded_mult_qe91:ded_mult3\"" {  } { { "db/mult_add_si74.tdf" "ded_mult3" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/mult_add_si74.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464228449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PA_3 PA_3:pa0 " "Elaborating entity \"PA_3\" for hierarchy \"PA_3:pa0\"" {  } { { "sobel.v" "pa0" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/sobel.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464228634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_add PA_3:pa0\|parallel_add:parallel_add_component " "Elaborating entity \"parallel_add\" for hierarchy \"PA_3:pa0\|parallel_add:parallel_add_component\"" {  } { { "PA_3.v" "parallel_add_component" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/PA_3.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464228668 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PA_3:pa0\|parallel_add:parallel_add_component " "Elaborated megafunction instantiation \"PA_3:pa0\|parallel_add:parallel_add_component\"" {  } { { "PA_3.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/PA_3.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464228669 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PA_3:pa0\|parallel_add:parallel_add_component " "Instantiated megafunction \"PA_3:pa0\|parallel_add:parallel_add_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "msw_subtract NO " "Parameter \"msw_subtract\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464228669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 2 " "Parameter \"pipeline\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464228669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation SIGNED " "Parameter \"representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464228669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "result_alignment LSB " "Parameter \"result_alignment\" = \"LSB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464228669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift 0 " "Parameter \"shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464228669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "size 3 " "Parameter \"size\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464228669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 18 " "Parameter \"width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464228669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthr 20 " "Parameter \"widthr\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464228669 ""}  } { { "PA_3.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/PA_3.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526464228669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/par_add_o9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/par_add_o9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 par_add_o9f " "Found entity 1: par_add_o9f" {  } { { "db/par_add_o9f.tdf" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/par_add_o9f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526464228725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526464228725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "par_add_o9f PA_3:pa0\|parallel_add:parallel_add_component\|par_add_o9f:auto_generated " "Elaborating entity \"par_add_o9f\" for hierarchy \"PA_3:pa0\|parallel_add:parallel_add_component\|par_add_o9f:auto_generated\"" {  } { { "parallel_add.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/parallel_add.tdf" 147 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464228726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQRT SQRT:sqrt0 " "Elaborating entity \"SQRT\" for hierarchy \"SQRT:sqrt0\"" {  } { { "sobel.v" "sqrt0" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/sobel.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464228744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsqrt SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborating entity \"altsqrt\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "SQRT.v" "altsqrt_component" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464228771 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464228774 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SQRT:sqrt0\|altsqrt:altsqrt_component " "Instantiated megafunction \"SQRT:sqrt0\|altsqrt:altsqrt_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 2 " "Parameter \"pipeline\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464228774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "q_port_width 16 " "Parameter \"q_port_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464228774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "r_port_width 17 " "Parameter \"r_port_width\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464228774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 32 " "Parameter \"width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464228774 ""}  } { { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526464228774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[15\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[15\]\"" {  } { { "altsqrt.tdf" "subtractors\[15\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464228818 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[15\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[15\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464228821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vqc " "Found entity 1: add_sub_vqc" {  } { { "db/add_sub_vqc.tdf" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/add_sub_vqc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526464228877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526464228877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_vqc SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[15\]\|add_sub_vqc:auto_generated " "Elaborating entity \"add_sub_vqc\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[15\]\|add_sub_vqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464228879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[14\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[14\]\"" {  } { { "altsqrt.tdf" "subtractors\[14\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464228894 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[14\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[14\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464228895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_uqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_uqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_uqc " "Found entity 1: add_sub_uqc" {  } { { "db/add_sub_uqc.tdf" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/add_sub_uqc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526464228951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526464228951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_uqc SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[14\]\|add_sub_uqc:auto_generated " "Elaborating entity \"add_sub_uqc\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[14\]\|add_sub_uqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464228953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[13\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[13\]\"" {  } { { "altsqrt.tdf" "subtractors\[13\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464228967 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[13\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[13\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464228968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_tqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_tqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_tqc " "Found entity 1: add_sub_tqc" {  } { { "db/add_sub_tqc.tdf" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/add_sub_tqc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526464229022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526464229022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_tqc SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[13\]\|add_sub_tqc:auto_generated " "Elaborating entity \"add_sub_tqc\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[13\]\|add_sub_tqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464229024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[12\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[12\]\"" {  } { { "altsqrt.tdf" "subtractors\[12\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464229036 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[12\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[12\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464229037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_sqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_sqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_sqc " "Found entity 1: add_sub_sqc" {  } { { "db/add_sub_sqc.tdf" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/add_sub_sqc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526464229093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526464229093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_sqc SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[12\]\|add_sub_sqc:auto_generated " "Elaborating entity \"add_sub_sqc\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[12\]\|add_sub_sqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464229095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[11\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[11\]\"" {  } { { "altsqrt.tdf" "subtractors\[11\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464229106 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[11\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[11\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464229107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rqc " "Found entity 1: add_sub_rqc" {  } { { "db/add_sub_rqc.tdf" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/add_sub_rqc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526464229163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526464229163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_rqc SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[11\]\|add_sub_rqc:auto_generated " "Elaborating entity \"add_sub_rqc\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[11\]\|add_sub_rqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464229165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[10\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[10\]\"" {  } { { "altsqrt.tdf" "subtractors\[10\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464229177 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[10\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[10\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464229178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qqc " "Found entity 1: add_sub_qqc" {  } { { "db/add_sub_qqc.tdf" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/add_sub_qqc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526464229236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526464229236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qqc SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[10\]\|add_sub_qqc:auto_generated " "Elaborating entity \"add_sub_qqc\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[10\]\|add_sub_qqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464229238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[9\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[9\]\"" {  } { { "altsqrt.tdf" "subtractors\[9\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464229249 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[9\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[9\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464229250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pqc " "Found entity 1: add_sub_pqc" {  } { { "db/add_sub_pqc.tdf" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/add_sub_pqc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526464229304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526464229304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_pqc SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[9\]\|add_sub_pqc:auto_generated " "Elaborating entity \"add_sub_pqc\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[9\]\|add_sub_pqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464229307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[8\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[8\]\"" {  } { { "altsqrt.tdf" "subtractors\[8\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464229318 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[8\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[8\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464229319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_oqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_oqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_oqc " "Found entity 1: add_sub_oqc" {  } { { "db/add_sub_oqc.tdf" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/add_sub_oqc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526464229373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526464229373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_oqc SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[8\]\|add_sub_oqc:auto_generated " "Elaborating entity \"add_sub_oqc\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[8\]\|add_sub_oqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464229375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[7\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[7\]\"" {  } { { "altsqrt.tdf" "subtractors\[7\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464229386 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[7\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[7\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464229387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_nqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_nqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_nqc " "Found entity 1: add_sub_nqc" {  } { { "db/add_sub_nqc.tdf" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/add_sub_nqc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526464229447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526464229447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_nqc SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[7\]\|add_sub_nqc:auto_generated " "Elaborating entity \"add_sub_nqc\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[7\]\|add_sub_nqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464229450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[6\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[6\]\"" {  } { { "altsqrt.tdf" "subtractors\[6\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464229461 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[6\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[6\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464229462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fpc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_fpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fpc " "Found entity 1: add_sub_fpc" {  } { { "db/add_sub_fpc.tdf" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/add_sub_fpc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526464229517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526464229517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_fpc SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[6\]\|add_sub_fpc:auto_generated " "Elaborating entity \"add_sub_fpc\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[6\]\|add_sub_fpc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464229519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[5\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[5\]\"" {  } { { "altsqrt.tdf" "subtractors\[5\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464229531 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[5\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[5\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464229532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_epc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_epc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_epc " "Found entity 1: add_sub_epc" {  } { { "db/add_sub_epc.tdf" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/add_sub_epc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526464229587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526464229587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_epc SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[5\]\|add_sub_epc:auto_generated " "Elaborating entity \"add_sub_epc\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[5\]\|add_sub_epc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464229589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[4\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[4\]\"" {  } { { "altsqrt.tdf" "subtractors\[4\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464229601 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[4\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[4\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464229602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dpc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dpc " "Found entity 1: add_sub_dpc" {  } { { "db/add_sub_dpc.tdf" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/add_sub_dpc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526464229659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526464229659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_dpc SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[4\]\|add_sub_dpc:auto_generated " "Elaborating entity \"add_sub_dpc\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[4\]\|add_sub_dpc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464229661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[3\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[3\]\"" {  } { { "altsqrt.tdf" "subtractors\[3\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464229673 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[3\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[3\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464229674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_cpc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_cpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_cpc " "Found entity 1: add_sub_cpc" {  } { { "db/add_sub_cpc.tdf" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/add_sub_cpc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526464229730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526464229730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_cpc SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[3\]\|add_sub_cpc:auto_generated " "Elaborating entity \"add_sub_cpc\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[3\]\|add_sub_cpc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464229733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[2\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[2\]\"" {  } { { "altsqrt.tdf" "subtractors\[2\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464229746 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[2\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[2\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464229747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bpc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bpc " "Found entity 1: add_sub_bpc" {  } { { "db/add_sub_bpc.tdf" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/add_sub_bpc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526464229801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526464229801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_bpc SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[2\]\|add_sub_bpc:auto_generated " "Elaborating entity \"add_sub_bpc\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[2\]\|add_sub_bpc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464229803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[1\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[1\]\"" {  } { { "altsqrt.tdf" "subtractors\[1\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464229814 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[1\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[1\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464229815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_apc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_apc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_apc " "Found entity 1: add_sub_apc" {  } { { "db/add_sub_apc.tdf" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/add_sub_apc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526464229872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526464229872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_apc SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[1\]\|add_sub_apc:auto_generated " "Elaborating entity \"add_sub_apc\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[1\]\|add_sub_apc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464229874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[0\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[0\]\"" {  } { { "altsqrt.tdf" "subtractors\[0\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464229885 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[0\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[0\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464229887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526464229941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526464229941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8pc SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[0\]\|add_sub_8pc:auto_generated " "Elaborating entity \"add_sub_8pc\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|lpm_add_sub:subtractors\[0\]\|add_sub_8pc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464229944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:a_delay " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:a_delay\"" {  } { { "altsqrt.tdf" "a_delay" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 99 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464229973 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:a_delay SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:a_delay\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 99 2 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464229974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[15\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[15\]\"" {  } { { "altsqrt.tdf" "b_dffe\[15\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464229979 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[15\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[15\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464229980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[14\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[14\]\"" {  } { { "altsqrt.tdf" "b_dffe\[14\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464229984 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[14\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[14\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464229985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[13\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[13\]\"" {  } { { "altsqrt.tdf" "b_dffe\[13\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464229990 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[13\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[13\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464229991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[12\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[12\]\"" {  } { { "altsqrt.tdf" "b_dffe\[12\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464229995 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[12\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[12\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464229996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[11\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[11\]\"" {  } { { "altsqrt.tdf" "b_dffe\[11\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464230001 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[11\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[11\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464230002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[10\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[10\]\"" {  } { { "altsqrt.tdf" "b_dffe\[10\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464230006 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[10\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[10\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464230007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[9\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[9\]\"" {  } { { "altsqrt.tdf" "b_dffe\[9\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464230012 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[9\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[9\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464230013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[8\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[8\]\"" {  } { { "altsqrt.tdf" "b_dffe\[8\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464230018 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[8\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[8\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464230019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[7\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[7\]\"" {  } { { "altsqrt.tdf" "b_dffe\[7\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464230023 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[7\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[7\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464230024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[6\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[6\]\"" {  } { { "altsqrt.tdf" "b_dffe\[6\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464230029 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[6\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[6\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464230030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[5\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[5\]\"" {  } { { "altsqrt.tdf" "b_dffe\[5\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464230034 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[5\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[5\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464230035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[4\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[4\]\"" {  } { { "altsqrt.tdf" "b_dffe\[4\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464230040 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[4\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[4\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464230041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[3\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[3\]\"" {  } { { "altsqrt.tdf" "b_dffe\[3\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464230047 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[3\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[3\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464230049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[2\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[2\]\"" {  } { { "altsqrt.tdf" "b_dffe\[2\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464230054 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[2\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[2\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464230055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[1\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[1\]\"" {  } { { "altsqrt.tdf" "b_dffe\[1\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464230060 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[1\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[1\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464230062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[0\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[0\]\"" {  } { { "altsqrt.tdf" "b_dffe\[0\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464230067 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[0\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:b_dffe\[0\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464230068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[15\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[15\]\"" {  } { { "altsqrt.tdf" "r_dffe\[15\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464230074 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[15\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[15\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464230076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[14\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[14\]\"" {  } { { "altsqrt.tdf" "r_dffe\[14\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464230080 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[14\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[14\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464230082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[13\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[13\]\"" {  } { { "altsqrt.tdf" "r_dffe\[13\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464230086 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[13\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[13\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464230089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[12\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[12\]\"" {  } { { "altsqrt.tdf" "r_dffe\[12\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464230094 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[12\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[12\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464230095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[11\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[11\]\"" {  } { { "altsqrt.tdf" "r_dffe\[11\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464230100 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[11\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[11\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464230101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[10\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[10\]\"" {  } { { "altsqrt.tdf" "r_dffe\[10\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464230106 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[10\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[10\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464230108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[9\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[9\]\"" {  } { { "altsqrt.tdf" "r_dffe\[9\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464230112 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[9\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[9\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464230114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[8\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[8\]\"" {  } { { "altsqrt.tdf" "r_dffe\[8\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464230119 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[8\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[8\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464230120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[7\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[7\]\"" {  } { { "altsqrt.tdf" "r_dffe\[7\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464230125 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[7\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[7\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464230126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[6\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[6\]\"" {  } { { "altsqrt.tdf" "r_dffe\[6\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464230131 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[6\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[6\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464230132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[5\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[5\]\"" {  } { { "altsqrt.tdf" "r_dffe\[5\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464230137 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[5\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[5\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464230139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[4\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[4\]\"" {  } { { "altsqrt.tdf" "r_dffe\[4\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464230143 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[4\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[4\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464230145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[3\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[3\]\"" {  } { { "altsqrt.tdf" "r_dffe\[3\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464230150 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[3\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[3\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464230152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[2\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[2\]\"" {  } { { "altsqrt.tdf" "r_dffe\[2\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464230157 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[2\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[2\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464230159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[1\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[1\]\"" {  } { { "altsqrt.tdf" "r_dffe\[1\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464230163 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[1\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[1\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464230165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[0\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[0\]\"" {  } { { "altsqrt.tdf" "r_dffe\[0\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464230171 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[0\] SQRT:sqrt0\|altsqrt:altsqrt_component " "Elaborated megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\|dffpipe:r_dffe\[0\]\", which is child of megafunction instantiation \"SQRT:sqrt0\|altsqrt:altsqrt_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "SQRT.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/SQRT.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464230174 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "359 " "Ignored 359 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "15 " "Ignored 15 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1526464230671 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "344 " "Ignored 344 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1526464230671 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1526464230671 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "sobel.v" "Mult1" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/sobel.v" 137 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1526464231017 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "sobel.v" "Mult0" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/sobel.v" 137 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1526464231017 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1526464231017 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "sobel.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/sobel.v" 137 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464231087 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1 " "Instantiated megafunction \"lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 20 " "Parameter \"LPM_WIDTHA\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464231087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 20 " "Parameter \"LPM_WIDTHB\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464231087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 40 " "Parameter \"LPM_WIDTHP\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464231087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 40 " "Parameter \"LPM_WIDTHR\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464231087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464231087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464231087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464231087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464231087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526464231087 ""}  } { { "sobel.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/sobel.v" 137 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526464231087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_rct.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_rct.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_rct " "Found entity 1: mult_rct" {  } { { "db/mult_rct.tdf" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/mult_rct.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526464231144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526464231144 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_rct:auto_generated\|mac_mult7 " "Synthesized away node \"lpm_mult:Mult0\|mult_rct:auto_generated\|mac_mult7\"" {  } { { "db/mult_rct.tdf" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/mult_rct.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "sobel.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/sobel.v" 137 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526464231204 "|sobel|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_rct:auto_generated\|mac_out8 " "Synthesized away node \"lpm_mult:Mult0\|mult_rct:auto_generated\|mac_out8\"" {  } { { "db/mult_rct.tdf" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/mult_rct.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "sobel.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/sobel.v" 137 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526464231204 "|sobel|lpm_mult:Mult0|mult_rct:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult1\|mult_rct:auto_generated\|mac_mult7 " "Synthesized away node \"lpm_mult:Mult1\|mult_rct:auto_generated\|mac_mult7\"" {  } { { "db/mult_rct.tdf" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/mult_rct.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "sobel.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/sobel.v" 137 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526464231204 "|sobel|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult1\|mult_rct:auto_generated\|mac_out8 " "Synthesized away node \"lpm_mult:Mult1\|mult_rct:auto_generated\|mac_out8\"" {  } { { "db/mult_rct.tdf" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/db/mult_rct.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "sobel.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/sobel.v" 137 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526464231204 "|sobel|lpm_mult:Mult1|mult_rct:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1526464231204 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1526464231204 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1526464231404 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "24 " "Ignored 24 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "24 " "Ignored 24 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1526464231426 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1526464231426 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1526464231641 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1526464232181 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/output_files/sobel.map.smsg " "Generated suppressed messages file C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/output_files/sobel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526464232251 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1526464232476 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526464232476 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iDATA\[0\] " "No output dependent on input pin \"iDATA\[0\]\"" {  } { { "sobel.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/sobel.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526464232597 "|sobel|iDATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iDATA\[1\] " "No output dependent on input pin \"iDATA\[1\]\"" {  } { { "sobel.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/sobel.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526464232597 "|sobel|iDATA[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1526464232597 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "752 " "Implemented 752 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1526464232597 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1526464232597 ""} { "Info" "ICUT_CUT_TM_LCELLS" "667 " "Implemented 667 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1526464232597 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1526464232597 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "30 " "Implemented 30 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1526464232597 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1526464232597 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "652 " "Peak virtual memory: 652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1526464232631 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 16 17:50:32 2018 " "Processing ended: Wed May 16 17:50:32 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1526464232631 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1526464232631 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1526464232631 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1526464232631 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1526464233980 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1526464233983 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 16 17:50:33 2018 " "Processing started: Wed May 16 17:50:33 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1526464233983 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1526464233983 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sobel -c sobel " "Command: quartus_fit --read_settings_files=off --write_settings_files=off sobel -c sobel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1526464233983 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1526464234133 ""}
{ "Info" "0" "" "Project  = sobel" {  } {  } 0 0 "Project  = sobel" 0 0 "Fitter" 0 0 1526464234134 ""}
{ "Info" "0" "" "Revision = sobel" {  } {  } 0 0 "Revision = sobel" 0 0 "Fitter" 0 0 1526464234134 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1526464234216 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1526464234216 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "sobel EP4CE6E22C6 " "Automatically selected device EP4CE6E22C6 for design sobel" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1526464234410 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1526464234494 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1526464234494 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1526464234629 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C6 " "Device EP4CE10E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1526464234922 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C6 " "Device EP4CE15E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1526464234922 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C6 " "Device EP4CE22E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1526464234922 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1526464234922 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/" { { 0 { 0 ""} 0 3447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1526464234925 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/" { { 0 { 0 ""} 0 3449 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1526464234925 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/" { { 0 { 0 ""} 0 3451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1526464234925 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/" { { 0 { 0 ""} 0 3453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1526464234925 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/" { { 0 { 0 ""} 0 3455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1526464234925 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1526464234925 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1526464234928 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1526464234947 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "31 31 " "No exact pin location assignment(s) for 31 pins of 31 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1526464235376 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sobel.sdc " "Synopsys Design Constraints File file not found: 'sobel.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1526464235629 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1526464235629 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1526464235646 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1526464235646 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1526464235646 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "iCLK~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node iCLK~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1526464235735 ""}  } { { "sobel.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/sobel.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/" { { 0 { 0 ""} 0 3434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1526464235735 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "iRST_N~input (placed in PIN 24 (CLK2, DIFFCLK_1p)) " "Automatically promoted node iRST_N~input (placed in PIN 24 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1526464235735 ""}  } { { "sobel.v" "" { Text "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/sobel.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/" { { 0 { 0 ""} 0 3435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1526464235735 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1526464236033 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1526464236034 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1526464236034 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1526464236036 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1526464236039 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1526464236041 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1526464236114 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "152 Embedded multiplier block " "Packed 152 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1526464236116 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "114 " "Created 114 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1526464236116 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1526464236116 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "29 unused 2.5V 19 10 0 " "Number of I/O pins in group: 29 (unused VREF, 2.5V VCCIO, 19 input, 10 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1526464236127 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1526464236127 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1526464236127 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1526464236128 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 7 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1526464236128 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1526464236128 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1526464236128 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1526464236128 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1526464236128 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1526464236128 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1526464236128 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1526464236128 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1526464236128 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1526464236174 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1526464236178 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1526464236695 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1526464236848 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1526464236870 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1526464239021 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1526464239021 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1526464239373 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1526464240016 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1526464240016 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1526464240818 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1526464240818 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1526464240823 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.66 " "Total time spent on timing analysis during the Fitter is 0.66 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1526464240973 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1526464240989 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1526464241227 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1526464241228 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1526464241403 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1526464241951 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/output_files/sobel.fit.smsg " "Generated suppressed messages file C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/output_files/sobel.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1526464242370 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1350 " "Peak virtual memory: 1350 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1526464242765 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 16 17:50:42 2018 " "Processing ended: Wed May 16 17:50:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1526464242765 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1526464242765 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1526464242765 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1526464242765 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1526464243975 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1526464243978 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 16 17:50:43 2018 " "Processing started: Wed May 16 17:50:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1526464243978 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1526464243978 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off sobel -c sobel " "Command: quartus_asm --read_settings_files=off --write_settings_files=off sobel -c sobel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1526464243978 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1526464244303 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1526464244650 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1526464244667 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "532 " "Peak virtual memory: 532 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1526464244860 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 16 17:50:44 2018 " "Processing ended: Wed May 16 17:50:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1526464244860 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1526464244860 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1526464244860 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1526464244860 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1526464245486 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1526464246159 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1526464246162 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 16 17:50:45 2018 " "Processing started: Wed May 16 17:50:45 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1526464246162 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526464246162 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta sobel -c sobel " "Command: quartus_sta sobel -c sobel" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526464246163 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1526464246282 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1526464246618 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526464246618 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1526464246696 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1526464246697 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sobel.sdc " "Synopsys Design Constraints File file not found: 'sobel.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1526464247056 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526464247056 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name iCLK iCLK " "create_clock -period 1.000 -name iCLK iCLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1526464247061 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526464247061 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526464247067 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526464247068 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1526464247069 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1526464247079 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1526464247192 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526464247192 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.404 " "Worst-case setup slack is -11.404" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526464247193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526464247193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.404           -1886.301 iCLK  " "  -11.404           -1886.301 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526464247193 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526464247193 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.347 " "Worst-case hold slack is 0.347" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526464247198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526464247198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 iCLK  " "    0.347               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526464247198 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526464247198 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526464247200 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526464247202 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526464247204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526464247204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1029.886 iCLK  " "   -3.000           -1029.886 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526464247204 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526464247204 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1526464247284 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526464247312 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526464247752 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526464247825 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1526464247840 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526464247840 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.954 " "Worst-case setup slack is -9.954" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526464247842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526464247842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.954           -1662.166 iCLK  " "   -9.954           -1662.166 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526464247842 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526464247842 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.340 " "Worst-case hold slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526464247847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526464247847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 iCLK  " "    0.340               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526464247847 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526464247847 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526464247850 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526464247852 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526464247854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526464247854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1022.814 iCLK  " "   -3.000           -1022.814 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526464247854 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526464247854 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1526464247941 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526464248050 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1526464248054 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526464248054 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.018 " "Worst-case setup slack is -6.018" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526464248058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526464248058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.018            -779.163 iCLK  " "   -6.018            -779.163 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526464248058 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526464248058 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.172 " "Worst-case hold slack is 0.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526464248064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526464248064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 iCLK  " "    0.172               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526464248064 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526464248064 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526464248066 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526464248069 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526464248072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526464248072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -695.684 iCLK  " "   -3.000            -695.684 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526464248072 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526464248072 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526464248551 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526464248554 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "626 " "Peak virtual memory: 626 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1526464248606 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 16 17:50:48 2018 " "Processing ended: Wed May 16 17:50:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1526464248606 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1526464248606 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1526464248606 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526464248606 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526464249747 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1526464249750 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 16 17:50:49 2018 " "Processing started: Wed May 16 17:50:49 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1526464249750 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1526464249750 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off sobel -c sobel " "Command: quartus_eda --read_settings_files=off --write_settings_files=off sobel -c sobel" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1526464249750 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1526464250367 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1526464250566 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sobel_6_1200mv_85c_slow.vo C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/simulation/modelsim/ simulation " "Generated file sobel_6_1200mv_85c_slow.vo in folder \"C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1526464250683 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1526464250743 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sobel_6_1200mv_0c_slow.vo C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/simulation/modelsim/ simulation " "Generated file sobel_6_1200mv_0c_slow.vo in folder \"C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1526464250859 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1526464250939 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sobel_min_1200mv_0c_fast.vo C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/simulation/modelsim/ simulation " "Generated file sobel_min_1200mv_0c_fast.vo in folder \"C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1526464251057 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1526464251115 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sobel.vo C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/simulation/modelsim/ simulation " "Generated file sobel.vo in folder \"C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1526464251231 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sobel_6_1200mv_85c_v_slow.sdo C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/simulation/modelsim/ simulation " "Generated file sobel_6_1200mv_85c_v_slow.sdo in folder \"C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1526464251337 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sobel_6_1200mv_0c_v_slow.sdo C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/simulation/modelsim/ simulation " "Generated file sobel_6_1200mv_0c_v_slow.sdo in folder \"C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1526464251437 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sobel_min_1200mv_0c_v_fast.sdo C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/simulation/modelsim/ simulation " "Generated file sobel_min_1200mv_0c_v_fast.sdo in folder \"C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1526464251535 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sobel_v.sdo C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/simulation/modelsim/ simulation " "Generated file sobel_v.sdo in folder \"C:/signal2/lab3_image_skeleton_code_v18/sobel/verilog/sobel_sim/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1526464251636 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 5 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "508 " "Peak virtual memory: 508 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1526464251676 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 16 17:50:51 2018 " "Processing ended: Wed May 16 17:50:51 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1526464251676 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1526464251676 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1526464251676 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1526464251676 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 27 s " "Quartus Prime Full Compilation was successful. 0 errors, 27 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1526464252351 ""}
