{"files":[{"patch":"@@ -931,0 +931,5 @@\n+\n+reg_class vmask_reg_no_v0 (\n+    V30,\n+    V31\n+);\n@@ -3654,0 +3659,1 @@\n+  match(vRegMaskNoV0);\n@@ -3660,0 +3666,10 @@\n+operand vRegMaskNoV0()\n+%{\n+  constraint(ALLOC_IN_RC(vmask_reg_no_v0));\n+  match(RegVectMask);\n+  match(vRegMask);\n+  op_cost(0);\n+  format %{ %}\n+  interface(REG_INTER);\n+%}\n+\n","filename":"src\/hotspot\/cpu\/riscv\/riscv.ad","additions":16,"deletions":0,"binary":false,"changes":16,"status":"modified"},{"patch":"@@ -181,1 +181,1 @@\n-instruct vmaskcmp_masked(vRegMask dst, vReg src1, vReg src2, immI cond, vRegMask_V0 v0) %{\n+instruct vmaskcmp_masked(vRegMaskNoV0 dst, vReg src1, vReg src2, immI cond, vRegMask_V0 v0) %{\n@@ -187,1 +187,0 @@\n-  effect(TEMP_DEF dst);\n@@ -219,1 +218,1 @@\n-instruct vmaskcmp_fp_masked(vRegMask dst, vReg src1, vReg src2, immI cond, vRegMask_V0 v0, vReg tmp1, vReg tmp2) %{\n+instruct vmaskcmp_fp_masked(vRegMaskNoV0 dst, vReg src1, vReg src2, immI cond, vRegMask_V0 v0, vReg tmp1, vReg tmp2) %{\n@@ -223,1 +222,1 @@\n-  effect(TEMP_DEF dst, TEMP tmp1, TEMP tmp2);\n+  effect(TEMP tmp1, TEMP tmp2);\n","filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad","additions":3,"deletions":4,"binary":false,"changes":7,"status":"modified"}]}