0.6
2019.1
May 24 2019
15:06:07
L:/VHDL/Vivado_Projects/uart_transmitter/uart_transmitter.srcs/sim_1/new/tb_pack.vhd,1695999109,vhdl,L:/VHDL/Vivado_Projects/uart_transmitter/uart_transmitter.srcs/sim_1/new/uart_tx_tb.vhd,,,tb_pack,,,,,,,,
L:/VHDL/Vivado_Projects/uart_transmitter/uart_transmitter.srcs/sim_1/new/uart_tx_tb.vhd,1696175921,vhdl,,,,uart_tx_tb,,,,,,,,
L:/VHDL/Vivado_Projects/uart_transmitter/uart_transmitter.srcs/sources_1/new/uart_tx.vhd,1696175806,vhdl,L:/VHDL/Vivado_Projects/uart_transmitter/uart_transmitter.srcs/sim_1/new/uart_tx_tb.vhd,,,uart_tx,,,,,,,,
