
do_an_tot_nghiep.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ca10  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000710  0800cbb0  0800cbb0  0001cbb0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d2c0  0800d2c0  000201e8  2**0
                  CONTENTS
  4 .ARM          00000008  0800d2c0  0800d2c0  0001d2c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d2c8  0800d2c8  000201e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d2c8  0800d2c8  0001d2c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d2cc  0800d2cc  0001d2cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e8  20000000  0800d2d0  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000474  200001e8  0800d4b8  000201e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000065c  0800d4b8  0002065c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020218  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000e7ad  00000000  00000000  0002025b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002265  00000000  00000000  0002ea08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e18  00000000  00000000  00030c70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000af2  00000000  00000000  00031a88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00017c0b  00000000  00000000  0003257a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00010027  00000000  00000000  0004a185  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00090b2b  00000000  00000000  0005a1ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000055dc  00000000  00000000  000eacd8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  000f02b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e8 	.word	0x200001e8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800cb98 	.word	0x0800cb98

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001ec 	.word	0x200001ec
 80001dc:	0800cb98 	.word	0x0800cb98

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_uldivmod>:
 8000cb8:	b953      	cbnz	r3, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cba:	b94a      	cbnz	r2, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bf08      	it	eq
 8000cc0:	2800      	cmpeq	r0, #0
 8000cc2:	bf1c      	itt	ne
 8000cc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000ccc:	f000 b9a6 	b.w	800101c <__aeabi_idiv0>
 8000cd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd8:	f000 f83c 	bl	8000d54 <__udivmoddi4>
 8000cdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce4:	b004      	add	sp, #16
 8000ce6:	4770      	bx	lr

08000ce8 <__aeabi_d2lz>:
 8000ce8:	b538      	push	{r3, r4, r5, lr}
 8000cea:	2200      	movs	r2, #0
 8000cec:	2300      	movs	r3, #0
 8000cee:	4604      	mov	r4, r0
 8000cf0:	460d      	mov	r5, r1
 8000cf2:	f7ff ff0b 	bl	8000b0c <__aeabi_dcmplt>
 8000cf6:	b928      	cbnz	r0, 8000d04 <__aeabi_d2lz+0x1c>
 8000cf8:	4620      	mov	r0, r4
 8000cfa:	4629      	mov	r1, r5
 8000cfc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d00:	f000 b80a 	b.w	8000d18 <__aeabi_d2ulz>
 8000d04:	4620      	mov	r0, r4
 8000d06:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d0a:	f000 f805 	bl	8000d18 <__aeabi_d2ulz>
 8000d0e:	4240      	negs	r0, r0
 8000d10:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d14:	bd38      	pop	{r3, r4, r5, pc}
 8000d16:	bf00      	nop

08000d18 <__aeabi_d2ulz>:
 8000d18:	b5d0      	push	{r4, r6, r7, lr}
 8000d1a:	4b0c      	ldr	r3, [pc, #48]	; (8000d4c <__aeabi_d2ulz+0x34>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	4606      	mov	r6, r0
 8000d20:	460f      	mov	r7, r1
 8000d22:	f7ff fc81 	bl	8000628 <__aeabi_dmul>
 8000d26:	f7ff ff57 	bl	8000bd8 <__aeabi_d2uiz>
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	f7ff fc02 	bl	8000534 <__aeabi_ui2d>
 8000d30:	4b07      	ldr	r3, [pc, #28]	; (8000d50 <__aeabi_d2ulz+0x38>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	f7ff fc78 	bl	8000628 <__aeabi_dmul>
 8000d38:	4602      	mov	r2, r0
 8000d3a:	460b      	mov	r3, r1
 8000d3c:	4630      	mov	r0, r6
 8000d3e:	4639      	mov	r1, r7
 8000d40:	f7ff faba 	bl	80002b8 <__aeabi_dsub>
 8000d44:	f7ff ff48 	bl	8000bd8 <__aeabi_d2uiz>
 8000d48:	4621      	mov	r1, r4
 8000d4a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d4c:	3df00000 	.word	0x3df00000
 8000d50:	41f00000 	.word	0x41f00000

08000d54 <__udivmoddi4>:
 8000d54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d58:	9e08      	ldr	r6, [sp, #32]
 8000d5a:	460d      	mov	r5, r1
 8000d5c:	4604      	mov	r4, r0
 8000d5e:	460f      	mov	r7, r1
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d14a      	bne.n	8000dfa <__udivmoddi4+0xa6>
 8000d64:	428a      	cmp	r2, r1
 8000d66:	4694      	mov	ip, r2
 8000d68:	d965      	bls.n	8000e36 <__udivmoddi4+0xe2>
 8000d6a:	fab2 f382 	clz	r3, r2
 8000d6e:	b143      	cbz	r3, 8000d82 <__udivmoddi4+0x2e>
 8000d70:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d74:	f1c3 0220 	rsb	r2, r3, #32
 8000d78:	409f      	lsls	r7, r3
 8000d7a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d7e:	4317      	orrs	r7, r2
 8000d80:	409c      	lsls	r4, r3
 8000d82:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d86:	fa1f f58c 	uxth.w	r5, ip
 8000d8a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d8e:	0c22      	lsrs	r2, r4, #16
 8000d90:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d94:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d98:	fb01 f005 	mul.w	r0, r1, r5
 8000d9c:	4290      	cmp	r0, r2
 8000d9e:	d90a      	bls.n	8000db6 <__udivmoddi4+0x62>
 8000da0:	eb1c 0202 	adds.w	r2, ip, r2
 8000da4:	f101 37ff 	add.w	r7, r1, #4294967295
 8000da8:	f080 811c 	bcs.w	8000fe4 <__udivmoddi4+0x290>
 8000dac:	4290      	cmp	r0, r2
 8000dae:	f240 8119 	bls.w	8000fe4 <__udivmoddi4+0x290>
 8000db2:	3902      	subs	r1, #2
 8000db4:	4462      	add	r2, ip
 8000db6:	1a12      	subs	r2, r2, r0
 8000db8:	b2a4      	uxth	r4, r4
 8000dba:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dbe:	fb0e 2210 	mls	r2, lr, r0, r2
 8000dc2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dc6:	fb00 f505 	mul.w	r5, r0, r5
 8000dca:	42a5      	cmp	r5, r4
 8000dcc:	d90a      	bls.n	8000de4 <__udivmoddi4+0x90>
 8000dce:	eb1c 0404 	adds.w	r4, ip, r4
 8000dd2:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dd6:	f080 8107 	bcs.w	8000fe8 <__udivmoddi4+0x294>
 8000dda:	42a5      	cmp	r5, r4
 8000ddc:	f240 8104 	bls.w	8000fe8 <__udivmoddi4+0x294>
 8000de0:	4464      	add	r4, ip
 8000de2:	3802      	subs	r0, #2
 8000de4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000de8:	1b64      	subs	r4, r4, r5
 8000dea:	2100      	movs	r1, #0
 8000dec:	b11e      	cbz	r6, 8000df6 <__udivmoddi4+0xa2>
 8000dee:	40dc      	lsrs	r4, r3
 8000df0:	2300      	movs	r3, #0
 8000df2:	e9c6 4300 	strd	r4, r3, [r6]
 8000df6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dfa:	428b      	cmp	r3, r1
 8000dfc:	d908      	bls.n	8000e10 <__udivmoddi4+0xbc>
 8000dfe:	2e00      	cmp	r6, #0
 8000e00:	f000 80ed 	beq.w	8000fde <__udivmoddi4+0x28a>
 8000e04:	2100      	movs	r1, #0
 8000e06:	e9c6 0500 	strd	r0, r5, [r6]
 8000e0a:	4608      	mov	r0, r1
 8000e0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e10:	fab3 f183 	clz	r1, r3
 8000e14:	2900      	cmp	r1, #0
 8000e16:	d149      	bne.n	8000eac <__udivmoddi4+0x158>
 8000e18:	42ab      	cmp	r3, r5
 8000e1a:	d302      	bcc.n	8000e22 <__udivmoddi4+0xce>
 8000e1c:	4282      	cmp	r2, r0
 8000e1e:	f200 80f8 	bhi.w	8001012 <__udivmoddi4+0x2be>
 8000e22:	1a84      	subs	r4, r0, r2
 8000e24:	eb65 0203 	sbc.w	r2, r5, r3
 8000e28:	2001      	movs	r0, #1
 8000e2a:	4617      	mov	r7, r2
 8000e2c:	2e00      	cmp	r6, #0
 8000e2e:	d0e2      	beq.n	8000df6 <__udivmoddi4+0xa2>
 8000e30:	e9c6 4700 	strd	r4, r7, [r6]
 8000e34:	e7df      	b.n	8000df6 <__udivmoddi4+0xa2>
 8000e36:	b902      	cbnz	r2, 8000e3a <__udivmoddi4+0xe6>
 8000e38:	deff      	udf	#255	; 0xff
 8000e3a:	fab2 f382 	clz	r3, r2
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	f040 8090 	bne.w	8000f64 <__udivmoddi4+0x210>
 8000e44:	1a8a      	subs	r2, r1, r2
 8000e46:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e4a:	fa1f fe8c 	uxth.w	lr, ip
 8000e4e:	2101      	movs	r1, #1
 8000e50:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e54:	fb07 2015 	mls	r0, r7, r5, r2
 8000e58:	0c22      	lsrs	r2, r4, #16
 8000e5a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e5e:	fb0e f005 	mul.w	r0, lr, r5
 8000e62:	4290      	cmp	r0, r2
 8000e64:	d908      	bls.n	8000e78 <__udivmoddi4+0x124>
 8000e66:	eb1c 0202 	adds.w	r2, ip, r2
 8000e6a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e6e:	d202      	bcs.n	8000e76 <__udivmoddi4+0x122>
 8000e70:	4290      	cmp	r0, r2
 8000e72:	f200 80cb 	bhi.w	800100c <__udivmoddi4+0x2b8>
 8000e76:	4645      	mov	r5, r8
 8000e78:	1a12      	subs	r2, r2, r0
 8000e7a:	b2a4      	uxth	r4, r4
 8000e7c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e80:	fb07 2210 	mls	r2, r7, r0, r2
 8000e84:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e88:	fb0e fe00 	mul.w	lr, lr, r0
 8000e8c:	45a6      	cmp	lr, r4
 8000e8e:	d908      	bls.n	8000ea2 <__udivmoddi4+0x14e>
 8000e90:	eb1c 0404 	adds.w	r4, ip, r4
 8000e94:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e98:	d202      	bcs.n	8000ea0 <__udivmoddi4+0x14c>
 8000e9a:	45a6      	cmp	lr, r4
 8000e9c:	f200 80bb 	bhi.w	8001016 <__udivmoddi4+0x2c2>
 8000ea0:	4610      	mov	r0, r2
 8000ea2:	eba4 040e 	sub.w	r4, r4, lr
 8000ea6:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000eaa:	e79f      	b.n	8000dec <__udivmoddi4+0x98>
 8000eac:	f1c1 0720 	rsb	r7, r1, #32
 8000eb0:	408b      	lsls	r3, r1
 8000eb2:	fa22 fc07 	lsr.w	ip, r2, r7
 8000eb6:	ea4c 0c03 	orr.w	ip, ip, r3
 8000eba:	fa05 f401 	lsl.w	r4, r5, r1
 8000ebe:	fa20 f307 	lsr.w	r3, r0, r7
 8000ec2:	40fd      	lsrs	r5, r7
 8000ec4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ec8:	4323      	orrs	r3, r4
 8000eca:	fbb5 f8f9 	udiv	r8, r5, r9
 8000ece:	fa1f fe8c 	uxth.w	lr, ip
 8000ed2:	fb09 5518 	mls	r5, r9, r8, r5
 8000ed6:	0c1c      	lsrs	r4, r3, #16
 8000ed8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000edc:	fb08 f50e 	mul.w	r5, r8, lr
 8000ee0:	42a5      	cmp	r5, r4
 8000ee2:	fa02 f201 	lsl.w	r2, r2, r1
 8000ee6:	fa00 f001 	lsl.w	r0, r0, r1
 8000eea:	d90b      	bls.n	8000f04 <__udivmoddi4+0x1b0>
 8000eec:	eb1c 0404 	adds.w	r4, ip, r4
 8000ef0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ef4:	f080 8088 	bcs.w	8001008 <__udivmoddi4+0x2b4>
 8000ef8:	42a5      	cmp	r5, r4
 8000efa:	f240 8085 	bls.w	8001008 <__udivmoddi4+0x2b4>
 8000efe:	f1a8 0802 	sub.w	r8, r8, #2
 8000f02:	4464      	add	r4, ip
 8000f04:	1b64      	subs	r4, r4, r5
 8000f06:	b29d      	uxth	r5, r3
 8000f08:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f0c:	fb09 4413 	mls	r4, r9, r3, r4
 8000f10:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000f14:	fb03 fe0e 	mul.w	lr, r3, lr
 8000f18:	45a6      	cmp	lr, r4
 8000f1a:	d908      	bls.n	8000f2e <__udivmoddi4+0x1da>
 8000f1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f20:	f103 35ff 	add.w	r5, r3, #4294967295
 8000f24:	d26c      	bcs.n	8001000 <__udivmoddi4+0x2ac>
 8000f26:	45a6      	cmp	lr, r4
 8000f28:	d96a      	bls.n	8001000 <__udivmoddi4+0x2ac>
 8000f2a:	3b02      	subs	r3, #2
 8000f2c:	4464      	add	r4, ip
 8000f2e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f32:	fba3 9502 	umull	r9, r5, r3, r2
 8000f36:	eba4 040e 	sub.w	r4, r4, lr
 8000f3a:	42ac      	cmp	r4, r5
 8000f3c:	46c8      	mov	r8, r9
 8000f3e:	46ae      	mov	lr, r5
 8000f40:	d356      	bcc.n	8000ff0 <__udivmoddi4+0x29c>
 8000f42:	d053      	beq.n	8000fec <__udivmoddi4+0x298>
 8000f44:	b156      	cbz	r6, 8000f5c <__udivmoddi4+0x208>
 8000f46:	ebb0 0208 	subs.w	r2, r0, r8
 8000f4a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f4e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f52:	40ca      	lsrs	r2, r1
 8000f54:	40cc      	lsrs	r4, r1
 8000f56:	4317      	orrs	r7, r2
 8000f58:	e9c6 7400 	strd	r7, r4, [r6]
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	2100      	movs	r1, #0
 8000f60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f64:	f1c3 0120 	rsb	r1, r3, #32
 8000f68:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f6c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f70:	fa25 f101 	lsr.w	r1, r5, r1
 8000f74:	409d      	lsls	r5, r3
 8000f76:	432a      	orrs	r2, r5
 8000f78:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f7c:	fa1f fe8c 	uxth.w	lr, ip
 8000f80:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f84:	fb07 1510 	mls	r5, r7, r0, r1
 8000f88:	0c11      	lsrs	r1, r2, #16
 8000f8a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f8e:	fb00 f50e 	mul.w	r5, r0, lr
 8000f92:	428d      	cmp	r5, r1
 8000f94:	fa04 f403 	lsl.w	r4, r4, r3
 8000f98:	d908      	bls.n	8000fac <__udivmoddi4+0x258>
 8000f9a:	eb1c 0101 	adds.w	r1, ip, r1
 8000f9e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000fa2:	d22f      	bcs.n	8001004 <__udivmoddi4+0x2b0>
 8000fa4:	428d      	cmp	r5, r1
 8000fa6:	d92d      	bls.n	8001004 <__udivmoddi4+0x2b0>
 8000fa8:	3802      	subs	r0, #2
 8000faa:	4461      	add	r1, ip
 8000fac:	1b49      	subs	r1, r1, r5
 8000fae:	b292      	uxth	r2, r2
 8000fb0:	fbb1 f5f7 	udiv	r5, r1, r7
 8000fb4:	fb07 1115 	mls	r1, r7, r5, r1
 8000fb8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fbc:	fb05 f10e 	mul.w	r1, r5, lr
 8000fc0:	4291      	cmp	r1, r2
 8000fc2:	d908      	bls.n	8000fd6 <__udivmoddi4+0x282>
 8000fc4:	eb1c 0202 	adds.w	r2, ip, r2
 8000fc8:	f105 38ff 	add.w	r8, r5, #4294967295
 8000fcc:	d216      	bcs.n	8000ffc <__udivmoddi4+0x2a8>
 8000fce:	4291      	cmp	r1, r2
 8000fd0:	d914      	bls.n	8000ffc <__udivmoddi4+0x2a8>
 8000fd2:	3d02      	subs	r5, #2
 8000fd4:	4462      	add	r2, ip
 8000fd6:	1a52      	subs	r2, r2, r1
 8000fd8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000fdc:	e738      	b.n	8000e50 <__udivmoddi4+0xfc>
 8000fde:	4631      	mov	r1, r6
 8000fe0:	4630      	mov	r0, r6
 8000fe2:	e708      	b.n	8000df6 <__udivmoddi4+0xa2>
 8000fe4:	4639      	mov	r1, r7
 8000fe6:	e6e6      	b.n	8000db6 <__udivmoddi4+0x62>
 8000fe8:	4610      	mov	r0, r2
 8000fea:	e6fb      	b.n	8000de4 <__udivmoddi4+0x90>
 8000fec:	4548      	cmp	r0, r9
 8000fee:	d2a9      	bcs.n	8000f44 <__udivmoddi4+0x1f0>
 8000ff0:	ebb9 0802 	subs.w	r8, r9, r2
 8000ff4:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000ff8:	3b01      	subs	r3, #1
 8000ffa:	e7a3      	b.n	8000f44 <__udivmoddi4+0x1f0>
 8000ffc:	4645      	mov	r5, r8
 8000ffe:	e7ea      	b.n	8000fd6 <__udivmoddi4+0x282>
 8001000:	462b      	mov	r3, r5
 8001002:	e794      	b.n	8000f2e <__udivmoddi4+0x1da>
 8001004:	4640      	mov	r0, r8
 8001006:	e7d1      	b.n	8000fac <__udivmoddi4+0x258>
 8001008:	46d0      	mov	r8, sl
 800100a:	e77b      	b.n	8000f04 <__udivmoddi4+0x1b0>
 800100c:	3d02      	subs	r5, #2
 800100e:	4462      	add	r2, ip
 8001010:	e732      	b.n	8000e78 <__udivmoddi4+0x124>
 8001012:	4608      	mov	r0, r1
 8001014:	e70a      	b.n	8000e2c <__udivmoddi4+0xd8>
 8001016:	4464      	add	r4, ip
 8001018:	3802      	subs	r0, #2
 800101a:	e742      	b.n	8000ea2 <__udivmoddi4+0x14e>

0800101c <__aeabi_idiv0>:
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop

08001020 <init_Robot>:



/// initial robot parameter

void init_Robot(Robot* robot){
 8001020:	b480      	push	{r7}
 8001022:	b083      	sub	sp, #12
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
    robot->x = 0;
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	f04f 0200 	mov.w	r2, #0
 800102e:	601a      	str	r2, [r3, #0]
    robot->y = 0;
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	f04f 0200 	mov.w	r2, #0
 8001036:	605a      	str	r2, [r3, #4]
    robot->theta = 0;
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	f04f 0200 	mov.w	r2, #0
 800103e:	609a      	str	r2, [r3, #8]
    robot->omega = 0;
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	f04f 0200 	mov.w	r2, #0
 8001046:	619a      	str	r2, [r3, #24]
    robot->v = 0.0;//60rpm = 0.2041 50 = 0.17
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	f04f 0200 	mov.w	r2, #0
 800104e:	60da      	str	r2, [r3, #12]
    robot->v_r = 0;
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	f04f 0200 	mov.w	r2, #0
 8001056:	615a      	str	r2, [r3, #20]
    robot->v_l = 0;
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	f04f 0200 	mov.w	r2, #0
 800105e:	611a      	str	r2, [r3, #16]
    robot->v_r_rpm = 0;
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	f04f 0200 	mov.w	r2, #0
 8001066:	625a      	str	r2, [r3, #36]	; 0x24
    robot->v_l_rpm = 0;
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	f04f 0200 	mov.w	r2, #0
 800106e:	621a      	str	r2, [r3, #32]
    robot->v_r_PWM = 0;
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	f04f 0200 	mov.w	r2, #0
 8001076:	62da      	str	r2, [r3, #44]	; 0x2c
    robot->v_l_PWM = 0;
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	f04f 0200 	mov.w	r2, #0
 800107e:	629a      	str	r2, [r3, #40]	; 0x28
    robot->S_distance = 0;
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	f04f 0200 	mov.w	r2, #0
 8001086:	631a      	str	r2, [r3, #48]	; 0x30
    strcpy(robot->cmd,"STP");
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	331c      	adds	r3, #28
 800108c:	4a04      	ldr	r2, [pc, #16]	; (80010a0 <init_Robot+0x80>)
 800108e:	6810      	ldr	r0, [r2, #0]
 8001090:	6018      	str	r0, [r3, #0]

}
 8001092:	bf00      	nop
 8001094:	370c      	adds	r7, #12
 8001096:	46bd      	mov	sp, r7
 8001098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109c:	4770      	bx	lr
 800109e:	bf00      	nop
 80010a0:	0800cbb0 	.word	0x0800cbb0
 80010a4:	00000000 	.word	0x00000000

080010a8 <update_Position_base_velocity>:

      robot->theta = atan2(sin(robot->theta),cos(robot->theta)) ;
//      if (robot->phi > 2 * pi) robot->phi -= 2 * pi;
//      else if (robot->phi < 0) robot->phi += 2 * pi;
}
void update_Position_base_velocity(Robot* robot, int encoder_difference_left, int encoder_difference_right,float delta_t){
 80010a8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80010ac:	ed2d 8b02 	vpush	{d8}
 80010b0:	b086      	sub	sp, #24
 80010b2:	af00      	add	r7, sp, #0
 80010b4:	60f8      	str	r0, [r7, #12]
 80010b6:	60b9      	str	r1, [r7, #8]
 80010b8:	607a      	str	r2, [r7, #4]
 80010ba:	ed87 0a00 	vstr	s0, [r7]
	float D_r  = (float) pi*d*(encoder_difference_right)/N;
 80010be:	6878      	ldr	r0, [r7, #4]
 80010c0:	f7ff fa48 	bl	8000554 <__aeabi_i2d>
 80010c4:	a38c      	add	r3, pc, #560	; (adr r3, 80012f8 <update_Position_base_velocity+0x250>)
 80010c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010ca:	f7ff faad 	bl	8000628 <__aeabi_dmul>
 80010ce:	4602      	mov	r2, r0
 80010d0:	460b      	mov	r3, r1
 80010d2:	4610      	mov	r0, r2
 80010d4:	4619      	mov	r1, r3
 80010d6:	a38a      	add	r3, pc, #552	; (adr r3, 8001300 <update_Position_base_velocity+0x258>)
 80010d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010dc:	f7ff fbce 	bl	800087c <__aeabi_ddiv>
 80010e0:	4602      	mov	r2, r0
 80010e2:	460b      	mov	r3, r1
 80010e4:	4610      	mov	r0, r2
 80010e6:	4619      	mov	r1, r3
 80010e8:	f7ff fd96 	bl	8000c18 <__aeabi_d2f>
 80010ec:	4603      	mov	r3, r0
 80010ee:	617b      	str	r3, [r7, #20]
	float D_l = (float) pi*d*(encoder_difference_left)/N;
 80010f0:	68b8      	ldr	r0, [r7, #8]
 80010f2:	f7ff fa2f 	bl	8000554 <__aeabi_i2d>
 80010f6:	a380      	add	r3, pc, #512	; (adr r3, 80012f8 <update_Position_base_velocity+0x250>)
 80010f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010fc:	f7ff fa94 	bl	8000628 <__aeabi_dmul>
 8001100:	4602      	mov	r2, r0
 8001102:	460b      	mov	r3, r1
 8001104:	4610      	mov	r0, r2
 8001106:	4619      	mov	r1, r3
 8001108:	a37d      	add	r3, pc, #500	; (adr r3, 8001300 <update_Position_base_velocity+0x258>)
 800110a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800110e:	f7ff fbb5 	bl	800087c <__aeabi_ddiv>
 8001112:	4602      	mov	r2, r0
 8001114:	460b      	mov	r3, r1
 8001116:	4610      	mov	r0, r2
 8001118:	4619      	mov	r1, r3
 800111a:	f7ff fd7d 	bl	8000c18 <__aeabi_d2f>
 800111e:	4603      	mov	r3, r0
 8001120:	613b      	str	r3, [r7, #16]
	robot->v_l = D_l/delta_t;
 8001122:	edd7 6a04 	vldr	s13, [r7, #16]
 8001126:	ed97 7a00 	vldr	s14, [r7]
 800112a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800112e:	68fb      	ldr	r3, [r7, #12]
 8001130:	edc3 7a04 	vstr	s15, [r3, #16]
	robot->v_r = D_r/delta_t;
 8001134:	edd7 6a05 	vldr	s13, [r7, #20]
 8001138:	ed97 7a00 	vldr	s14, [r7]
 800113c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	edc3 7a05 	vstr	s15, [r3, #20]
	robot->v = (robot->v_r + robot->v_l )/2;
 8001146:	68fb      	ldr	r3, [r7, #12]
 8001148:	ed93 7a05 	vldr	s14, [r3, #20]
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	edd3 7a04 	vldr	s15, [r3, #16]
 8001152:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001156:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800115a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800115e:	68fb      	ldr	r3, [r7, #12]
 8001160:	edc3 7a03 	vstr	s15, [r3, #12]
	robot->S_distance = (D_r + D_l)/2;
 8001164:	ed97 7a05 	vldr	s14, [r7, #20]
 8001168:	edd7 7a04 	vldr	s15, [r7, #16]
 800116c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001170:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001174:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
//	robot->x += D_c*cos(robot->phi);
//	robot->y += D_c*sin(robot->phi);
	robot->x += robot->v * cos(robot->theta)*delta_t;
 800117e:	68fb      	ldr	r3, [r7, #12]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	4618      	mov	r0, r3
 8001184:	f7ff f9f8 	bl	8000578 <__aeabi_f2d>
 8001188:	4604      	mov	r4, r0
 800118a:	460d      	mov	r5, r1
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	68db      	ldr	r3, [r3, #12]
 8001190:	4618      	mov	r0, r3
 8001192:	f7ff f9f1 	bl	8000578 <__aeabi_f2d>
 8001196:	4680      	mov	r8, r0
 8001198:	4689      	mov	r9, r1
 800119a:	68fb      	ldr	r3, [r7, #12]
 800119c:	689b      	ldr	r3, [r3, #8]
 800119e:	4618      	mov	r0, r3
 80011a0:	f7ff f9ea 	bl	8000578 <__aeabi_f2d>
 80011a4:	4602      	mov	r2, r0
 80011a6:	460b      	mov	r3, r1
 80011a8:	ec43 2b10 	vmov	d0, r2, r3
 80011ac:	f00a f918 	bl	800b3e0 <cos>
 80011b0:	ec53 2b10 	vmov	r2, r3, d0
 80011b4:	4640      	mov	r0, r8
 80011b6:	4649      	mov	r1, r9
 80011b8:	f7ff fa36 	bl	8000628 <__aeabi_dmul>
 80011bc:	4602      	mov	r2, r0
 80011be:	460b      	mov	r3, r1
 80011c0:	4690      	mov	r8, r2
 80011c2:	4699      	mov	r9, r3
 80011c4:	6838      	ldr	r0, [r7, #0]
 80011c6:	f7ff f9d7 	bl	8000578 <__aeabi_f2d>
 80011ca:	4602      	mov	r2, r0
 80011cc:	460b      	mov	r3, r1
 80011ce:	4640      	mov	r0, r8
 80011d0:	4649      	mov	r1, r9
 80011d2:	f7ff fa29 	bl	8000628 <__aeabi_dmul>
 80011d6:	4602      	mov	r2, r0
 80011d8:	460b      	mov	r3, r1
 80011da:	4620      	mov	r0, r4
 80011dc:	4629      	mov	r1, r5
 80011de:	f7ff f86d 	bl	80002bc <__adddf3>
 80011e2:	4602      	mov	r2, r0
 80011e4:	460b      	mov	r3, r1
 80011e6:	4610      	mov	r0, r2
 80011e8:	4619      	mov	r1, r3
 80011ea:	f7ff fd15 	bl	8000c18 <__aeabi_d2f>
 80011ee:	4602      	mov	r2, r0
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	601a      	str	r2, [r3, #0]
	robot->y +=	robot->v *sin(robot->theta)*delta_t;
 80011f4:	68fb      	ldr	r3, [r7, #12]
 80011f6:	685b      	ldr	r3, [r3, #4]
 80011f8:	4618      	mov	r0, r3
 80011fa:	f7ff f9bd 	bl	8000578 <__aeabi_f2d>
 80011fe:	4604      	mov	r4, r0
 8001200:	460d      	mov	r5, r1
 8001202:	68fb      	ldr	r3, [r7, #12]
 8001204:	68db      	ldr	r3, [r3, #12]
 8001206:	4618      	mov	r0, r3
 8001208:	f7ff f9b6 	bl	8000578 <__aeabi_f2d>
 800120c:	4680      	mov	r8, r0
 800120e:	4689      	mov	r9, r1
 8001210:	68fb      	ldr	r3, [r7, #12]
 8001212:	689b      	ldr	r3, [r3, #8]
 8001214:	4618      	mov	r0, r3
 8001216:	f7ff f9af 	bl	8000578 <__aeabi_f2d>
 800121a:	4602      	mov	r2, r0
 800121c:	460b      	mov	r3, r1
 800121e:	ec43 2b10 	vmov	d0, r2, r3
 8001222:	f00a f931 	bl	800b488 <sin>
 8001226:	ec53 2b10 	vmov	r2, r3, d0
 800122a:	4640      	mov	r0, r8
 800122c:	4649      	mov	r1, r9
 800122e:	f7ff f9fb 	bl	8000628 <__aeabi_dmul>
 8001232:	4602      	mov	r2, r0
 8001234:	460b      	mov	r3, r1
 8001236:	4690      	mov	r8, r2
 8001238:	4699      	mov	r9, r3
 800123a:	6838      	ldr	r0, [r7, #0]
 800123c:	f7ff f99c 	bl	8000578 <__aeabi_f2d>
 8001240:	4602      	mov	r2, r0
 8001242:	460b      	mov	r3, r1
 8001244:	4640      	mov	r0, r8
 8001246:	4649      	mov	r1, r9
 8001248:	f7ff f9ee 	bl	8000628 <__aeabi_dmul>
 800124c:	4602      	mov	r2, r0
 800124e:	460b      	mov	r3, r1
 8001250:	4620      	mov	r0, r4
 8001252:	4629      	mov	r1, r5
 8001254:	f7ff f832 	bl	80002bc <__adddf3>
 8001258:	4602      	mov	r2, r0
 800125a:	460b      	mov	r3, r1
 800125c:	4610      	mov	r0, r2
 800125e:	4619      	mov	r1, r3
 8001260:	f7ff fcda 	bl	8000c18 <__aeabi_d2f>
 8001264:	4602      	mov	r2, r0
 8001266:	68fb      	ldr	r3, [r7, #12]
 8001268:	605a      	str	r2, [r3, #4]
//		robot->theta += robot->omega*delta_t;
//	}
//	else{
//		robot->theta +=pi;
//	}
	robot->theta += robot->omega*delta_t;
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	ed93 7a02 	vldr	s14, [r3, #8]
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	edd3 6a06 	vldr	s13, [r3, #24]
 8001276:	edd7 7a00 	vldr	s15, [r7]
 800127a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800127e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001282:	68fb      	ldr	r3, [r7, #12]
 8001284:	edc3 7a02 	vstr	s15, [r3, #8]
	robot->theta= atan2(sin(robot->theta),cos(robot->theta)) ;
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	689b      	ldr	r3, [r3, #8]
 800128c:	4618      	mov	r0, r3
 800128e:	f7ff f973 	bl	8000578 <__aeabi_f2d>
 8001292:	4602      	mov	r2, r0
 8001294:	460b      	mov	r3, r1
 8001296:	ec43 2b10 	vmov	d0, r2, r3
 800129a:	f00a f8f5 	bl	800b488 <sin>
 800129e:	eeb0 8a40 	vmov.f32	s16, s0
 80012a2:	eef0 8a60 	vmov.f32	s17, s1
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	689b      	ldr	r3, [r3, #8]
 80012aa:	4618      	mov	r0, r3
 80012ac:	f7ff f964 	bl	8000578 <__aeabi_f2d>
 80012b0:	4602      	mov	r2, r0
 80012b2:	460b      	mov	r3, r1
 80012b4:	ec43 2b10 	vmov	d0, r2, r3
 80012b8:	f00a f892 	bl	800b3e0 <cos>
 80012bc:	eeb0 7a40 	vmov.f32	s14, s0
 80012c0:	eef0 7a60 	vmov.f32	s15, s1
 80012c4:	eeb0 1a47 	vmov.f32	s2, s14
 80012c8:	eef0 1a67 	vmov.f32	s3, s15
 80012cc:	eeb0 0a48 	vmov.f32	s0, s16
 80012d0:	eef0 0a68 	vmov.f32	s1, s17
 80012d4:	f00a f854 	bl	800b380 <atan2>
 80012d8:	ec53 2b10 	vmov	r2, r3, d0
 80012dc:	4610      	mov	r0, r2
 80012de:	4619      	mov	r1, r3
 80012e0:	f7ff fc9a 	bl	8000c18 <__aeabi_d2f>
 80012e4:	4602      	mov	r2, r0
 80012e6:	68fb      	ldr	r3, [r7, #12]
 80012e8:	609a      	str	r2, [r3, #8]
}
 80012ea:	bf00      	nop
 80012ec:	3718      	adds	r7, #24
 80012ee:	46bd      	mov	sp, r7
 80012f0:	ecbd 8b02 	vpop	{d8}
 80012f4:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80012f8:	c7ae147b 	.word	0xc7ae147b
 80012fc:	3fca2324 	.word	0x3fca2324
 8001300:	00000000 	.word	0x00000000
 8001304:	40901800 	.word	0x40901800

08001308 <desired_point_init>:
 *  Created on: Mar 31, 2024
 *      Author: Nghia
 */
#include "decoding_frame.h"
#include "string.h"
void desired_point_init(desired_point* my_desired_point){
 8001308:	b480      	push	{r7}
 800130a:	b083      	sub	sp, #12
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
	my_desired_point->x_d = 0;
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	f04f 0200 	mov.w	r2, #0
 8001316:	605a      	str	r2, [r3, #4]
	my_desired_point->y_d = 0;
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	f04f 0200 	mov.w	r2, #0
 800131e:	609a      	str	r2, [r3, #8]
	my_desired_point->phi_d = 0;
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	f04f 0200 	mov.w	r2, #0
 8001326:	60da      	str	r2, [r3, #12]
	strcpy(my_desired_point->cmd_d, "stp");
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	4a04      	ldr	r2, [pc, #16]	; (800133c <desired_point_init+0x34>)
 800132c:	6810      	ldr	r0, [r2, #0]
 800132e:	6018      	str	r0, [r3, #0]
}
 8001330:	bf00      	nop
 8001332:	370c      	adds	r7, #12
 8001334:	46bd      	mov	sp, r7
 8001336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133a:	4770      	bx	lr
 800133c:	0800cbb4 	.word	0x0800cbb4

08001340 <split_frame>:
void split_frame(char *frame, desired_point* my_desired_point) {
 8001340:	b580      	push	{r7, lr}
 8001342:	b084      	sub	sp, #16
 8001344:	af02      	add	r7, sp, #8
 8001346:	6078      	str	r0, [r7, #4]
 8001348:	6039      	str	r1, [r7, #0]
    // S dng sscanf  trch xut gi tr t chui
    sscanf(frame, "!cmd:%[^#]#x:%f#y:%f#phi:%f#\n", my_desired_point->cmd_d, &my_desired_point->x_d, &my_desired_point->y_d, &my_desired_point->phi_d);
 800134a:	6839      	ldr	r1, [r7, #0]
 800134c:	683b      	ldr	r3, [r7, #0]
 800134e:	1d18      	adds	r0, r3, #4
 8001350:	683b      	ldr	r3, [r7, #0]
 8001352:	3308      	adds	r3, #8
 8001354:	683a      	ldr	r2, [r7, #0]
 8001356:	320c      	adds	r2, #12
 8001358:	9201      	str	r2, [sp, #4]
 800135a:	9300      	str	r3, [sp, #0]
 800135c:	4603      	mov	r3, r0
 800135e:	460a      	mov	r2, r1
 8001360:	4903      	ldr	r1, [pc, #12]	; (8001370 <split_frame+0x30>)
 8001362:	6878      	ldr	r0, [r7, #4]
 8001364:	f005 ff4e 	bl	8007204 <siscanf>
}
 8001368:	bf00      	nop
 800136a:	3708      	adds	r7, #8
 800136c:	46bd      	mov	sp, r7
 800136e:	bd80      	pop	{r7, pc}
 8001370:	0800cbb8 	.word	0x0800cbb8

08001374 <HAL_UART_RxCpltCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8001374:	b580      	push	{r7, lr}
 8001376:	b082      	sub	sp, #8
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
	if(huart->Instance==huart2.Instance){
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681a      	ldr	r2, [r3, #0]
 8001380:	4b15      	ldr	r3, [pc, #84]	; (80013d8 <HAL_UART_RxCpltCallback+0x64>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	429a      	cmp	r2, r3
 8001386:	d122      	bne.n	80013ce <HAL_UART_RxCpltCallback+0x5a>
//		receive_data(Rx);
		if(Rx == '\n'){
 8001388:	4b14      	ldr	r3, [pc, #80]	; (80013dc <HAL_UART_RxCpltCallback+0x68>)
 800138a:	781b      	ldrb	r3, [r3, #0]
 800138c:	2b0a      	cmp	r3, #10
 800138e:	d10e      	bne.n	80013ae <HAL_UART_RxCpltCallback+0x3a>
			uart_flag =1;
 8001390:	4b13      	ldr	r3, [pc, #76]	; (80013e0 <HAL_UART_RxCpltCallback+0x6c>)
 8001392:	2201      	movs	r2, #1
 8001394:	601a      	str	r2, [r3, #0]
			uart_buff[uart_len++] = Rx;
 8001396:	4b13      	ldr	r3, [pc, #76]	; (80013e4 <HAL_UART_RxCpltCallback+0x70>)
 8001398:	781b      	ldrb	r3, [r3, #0]
 800139a:	1c5a      	adds	r2, r3, #1
 800139c:	b2d1      	uxtb	r1, r2
 800139e:	4a11      	ldr	r2, [pc, #68]	; (80013e4 <HAL_UART_RxCpltCallback+0x70>)
 80013a0:	7011      	strb	r1, [r2, #0]
 80013a2:	461a      	mov	r2, r3
 80013a4:	4b0d      	ldr	r3, [pc, #52]	; (80013dc <HAL_UART_RxCpltCallback+0x68>)
 80013a6:	7819      	ldrb	r1, [r3, #0]
 80013a8:	4b0f      	ldr	r3, [pc, #60]	; (80013e8 <HAL_UART_RxCpltCallback+0x74>)
 80013aa:	5499      	strb	r1, [r3, r2]
 80013ac:	e00a      	b.n	80013c4 <HAL_UART_RxCpltCallback+0x50>
		}

		else{
			uart_buff[uart_len++]= Rx;
 80013ae:	4b0d      	ldr	r3, [pc, #52]	; (80013e4 <HAL_UART_RxCpltCallback+0x70>)
 80013b0:	781b      	ldrb	r3, [r3, #0]
 80013b2:	1c5a      	adds	r2, r3, #1
 80013b4:	b2d1      	uxtb	r1, r2
 80013b6:	4a0b      	ldr	r2, [pc, #44]	; (80013e4 <HAL_UART_RxCpltCallback+0x70>)
 80013b8:	7011      	strb	r1, [r2, #0]
 80013ba:	461a      	mov	r2, r3
 80013bc:	4b07      	ldr	r3, [pc, #28]	; (80013dc <HAL_UART_RxCpltCallback+0x68>)
 80013be:	7819      	ldrb	r1, [r3, #0]
 80013c0:	4b09      	ldr	r3, [pc, #36]	; (80013e8 <HAL_UART_RxCpltCallback+0x74>)
 80013c2:	5499      	strb	r1, [r3, r2]
		}

		HAL_UART_Receive_IT(&huart2, &Rx, 1);
 80013c4:	2201      	movs	r2, #1
 80013c6:	4905      	ldr	r1, [pc, #20]	; (80013dc <HAL_UART_RxCpltCallback+0x68>)
 80013c8:	4803      	ldr	r0, [pc, #12]	; (80013d8 <HAL_UART_RxCpltCallback+0x64>)
 80013ca:	f003 ff59 	bl	8005280 <HAL_UART_Receive_IT>
	}
}
 80013ce:	bf00      	nop
 80013d0:	3708      	adds	r7, #8
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	bf00      	nop
 80013d8:	200003f4 	.word	0x200003f4
 80013dc:	20000204 	.word	0x20000204
 80013e0:	2000023c 	.word	0x2000023c
 80013e4:	20000240 	.word	0x20000240
 80013e8:	20000208 	.word	0x20000208
 80013ec:	00000000 	.word	0x00000000

080013f0 <HAL_TIM_PeriodElapsedCallback>:
// todo timer interuppt
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80013f0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80013f4:	b089      	sub	sp, #36	; 0x24
 80013f6:	af06      	add	r7, sp, #24
 80013f8:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM3){
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	4a86      	ldr	r2, [pc, #536]	; (8001618 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8001400:	4293      	cmp	r3, r2
 8001402:	f040 8100 	bne.w	8001606 <HAL_TIM_PeriodElapsedCallback+0x216>
		//doc encoder
		if(count >= 1 ){
 8001406:	4b85      	ldr	r3, [pc, #532]	; (800161c <HAL_TIM_PeriodElapsedCallback+0x22c>)
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	2b00      	cmp	r3, #0
 800140c:	f340 80f6 	ble.w	80015fc <HAL_TIM_PeriodElapsedCallback+0x20c>

			encoder_value_left = -1*__HAL_TIM_GET_COUNTER(&htim2);
 8001410:	4b83      	ldr	r3, [pc, #524]	; (8001620 <HAL_TIM_PeriodElapsedCallback+0x230>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001416:	425b      	negs	r3, r3
 8001418:	461a      	mov	r2, r3
 800141a:	4b82      	ldr	r3, [pc, #520]	; (8001624 <HAL_TIM_PeriodElapsedCallback+0x234>)
 800141c:	601a      	str	r2, [r3, #0]
			encoder_value_right =__HAL_TIM_GET_COUNTER(&htim5);
 800141e:	4b82      	ldr	r3, [pc, #520]	; (8001628 <HAL_TIM_PeriodElapsedCallback+0x238>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001424:	461a      	mov	r2, r3
 8001426:	4b81      	ldr	r3, [pc, #516]	; (800162c <HAL_TIM_PeriodElapsedCallback+0x23c>)
 8001428:	601a      	str	r2, [r3, #0]
			encoder_difference_left = encoder_value_left - pre_encoder_value_left;
 800142a:	4b7e      	ldr	r3, [pc, #504]	; (8001624 <HAL_TIM_PeriodElapsedCallback+0x234>)
 800142c:	681a      	ldr	r2, [r3, #0]
 800142e:	4b80      	ldr	r3, [pc, #512]	; (8001630 <HAL_TIM_PeriodElapsedCallback+0x240>)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	1ad3      	subs	r3, r2, r3
 8001434:	4a7f      	ldr	r2, [pc, #508]	; (8001634 <HAL_TIM_PeriodElapsedCallback+0x244>)
 8001436:	6013      	str	r3, [r2, #0]
			encoder_difference_right = encoder_value_right - pre_encoder_value_right;
 8001438:	4b7c      	ldr	r3, [pc, #496]	; (800162c <HAL_TIM_PeriodElapsedCallback+0x23c>)
 800143a:	681a      	ldr	r2, [r3, #0]
 800143c:	4b7e      	ldr	r3, [pc, #504]	; (8001638 <HAL_TIM_PeriodElapsedCallback+0x248>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	1ad3      	subs	r3, r2, r3
 8001442:	4a7e      	ldr	r2, [pc, #504]	; (800163c <HAL_TIM_PeriodElapsedCallback+0x24c>)
 8001444:	6013      	str	r3, [r2, #0]
			pre_encoder_value_right = encoder_value_right ;
 8001446:	4b79      	ldr	r3, [pc, #484]	; (800162c <HAL_TIM_PeriodElapsedCallback+0x23c>)
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	4a7b      	ldr	r2, [pc, #492]	; (8001638 <HAL_TIM_PeriodElapsedCallback+0x248>)
 800144c:	6013      	str	r3, [r2, #0]
			pre_encoder_value_left = encoder_value_left ;
 800144e:	4b75      	ldr	r3, [pc, #468]	; (8001624 <HAL_TIM_PeriodElapsedCallback+0x234>)
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	4a77      	ldr	r2, [pc, #476]	; (8001630 <HAL_TIM_PeriodElapsedCallback+0x240>)
 8001454:	6013      	str	r3, [r2, #0]

			//update_Position(&myRobot, encoder_difference_left, encoder_difference_right);
			update_Position_base_velocity(&myRobot, encoder_difference_left, encoder_difference_right,0.1);//delta time is 0.1
 8001456:	4b77      	ldr	r3, [pc, #476]	; (8001634 <HAL_TIM_PeriodElapsedCallback+0x244>)
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	4a78      	ldr	r2, [pc, #480]	; (800163c <HAL_TIM_PeriodElapsedCallback+0x24c>)
 800145c:	6812      	ldr	r2, [r2, #0]
 800145e:	ed9f 0a78 	vldr	s0, [pc, #480]	; 8001640 <HAL_TIM_PeriodElapsedCallback+0x250>
 8001462:	4619      	mov	r1, r3
 8001464:	4877      	ldr	r0, [pc, #476]	; (8001644 <HAL_TIM_PeriodElapsedCallback+0x254>)
 8001466:	f7ff fe1f 	bl	80010a8 <update_Position_base_velocity>
			//ennable PID calculation
			en_PID =1;
 800146a:	4b77      	ldr	r3, [pc, #476]	; (8001648 <HAL_TIM_PeriodElapsedCallback+0x258>)
 800146c:	2201      	movs	r2, #1
 800146e:	601a      	str	r2, [r3, #0]

			//end condition
			distance_to_goals =sqrt((myRobot.x-my_desired_point.x_d)*(myRobot.x - my_desired_point.x_d)+(myRobot.y - my_desired_point.y_d)*(myRobot.y-my_desired_point.y_d));
 8001470:	4b74      	ldr	r3, [pc, #464]	; (8001644 <HAL_TIM_PeriodElapsedCallback+0x254>)
 8001472:	ed93 7a00 	vldr	s14, [r3]
 8001476:	4b75      	ldr	r3, [pc, #468]	; (800164c <HAL_TIM_PeriodElapsedCallback+0x25c>)
 8001478:	edd3 7a01 	vldr	s15, [r3, #4]
 800147c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001480:	4b70      	ldr	r3, [pc, #448]	; (8001644 <HAL_TIM_PeriodElapsedCallback+0x254>)
 8001482:	edd3 6a00 	vldr	s13, [r3]
 8001486:	4b71      	ldr	r3, [pc, #452]	; (800164c <HAL_TIM_PeriodElapsedCallback+0x25c>)
 8001488:	edd3 7a01 	vldr	s15, [r3, #4]
 800148c:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001490:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001494:	4b6b      	ldr	r3, [pc, #428]	; (8001644 <HAL_TIM_PeriodElapsedCallback+0x254>)
 8001496:	edd3 6a01 	vldr	s13, [r3, #4]
 800149a:	4b6c      	ldr	r3, [pc, #432]	; (800164c <HAL_TIM_PeriodElapsedCallback+0x25c>)
 800149c:	edd3 7a02 	vldr	s15, [r3, #8]
 80014a0:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80014a4:	4b67      	ldr	r3, [pc, #412]	; (8001644 <HAL_TIM_PeriodElapsedCallback+0x254>)
 80014a6:	ed93 6a01 	vldr	s12, [r3, #4]
 80014aa:	4b68      	ldr	r3, [pc, #416]	; (800164c <HAL_TIM_PeriodElapsedCallback+0x25c>)
 80014ac:	edd3 7a02 	vldr	s15, [r3, #8]
 80014b0:	ee76 7a67 	vsub.f32	s15, s12, s15
 80014b4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80014b8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014bc:	ee17 0a90 	vmov	r0, s15
 80014c0:	f7ff f85a 	bl	8000578 <__aeabi_f2d>
 80014c4:	4602      	mov	r2, r0
 80014c6:	460b      	mov	r3, r1
 80014c8:	ec43 2b10 	vmov	d0, r2, r3
 80014cc:	f009 ff5a 	bl	800b384 <sqrt>
 80014d0:	ec53 2b10 	vmov	r2, r3, d0
 80014d4:	4610      	mov	r0, r2
 80014d6:	4619      	mov	r1, r3
 80014d8:	f7ff fb9e 	bl	8000c18 <__aeabi_d2f>
 80014dc:	4603      	mov	r3, r0
 80014de:	4a5c      	ldr	r2, [pc, #368]	; (8001650 <HAL_TIM_PeriodElapsedCallback+0x260>)
 80014e0:	6013      	str	r3, [r2, #0]
			//sprintf(data,"!distance:%.2f#\n",distance_to_goals);
			//HAL_UART_Transmit_DMA(&huart2, (uint8_t*)data,strlen(data));
			if((distance_to_goals < 0.01 ) || ((myRobot.x >= my_desired_point.x_d -0.01) &(myRobot.y >= my_desired_point.y_d -0.01))){
 80014e2:	4b5b      	ldr	r3, [pc, #364]	; (8001650 <HAL_TIM_PeriodElapsedCallback+0x260>)
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	4618      	mov	r0, r3
 80014e8:	f7ff f846 	bl	8000578 <__aeabi_f2d>
 80014ec:	a348      	add	r3, pc, #288	; (adr r3, 8001610 <HAL_TIM_PeriodElapsedCallback+0x220>)
 80014ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014f2:	f7ff fb0b 	bl	8000b0c <__aeabi_dcmplt>
 80014f6:	4603      	mov	r3, r0
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d142      	bne.n	8001582 <HAL_TIM_PeriodElapsedCallback+0x192>
 80014fc:	4b51      	ldr	r3, [pc, #324]	; (8001644 <HAL_TIM_PeriodElapsedCallback+0x254>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	4618      	mov	r0, r3
 8001502:	f7ff f839 	bl	8000578 <__aeabi_f2d>
 8001506:	4604      	mov	r4, r0
 8001508:	460d      	mov	r5, r1
 800150a:	4b50      	ldr	r3, [pc, #320]	; (800164c <HAL_TIM_PeriodElapsedCallback+0x25c>)
 800150c:	685b      	ldr	r3, [r3, #4]
 800150e:	4618      	mov	r0, r3
 8001510:	f7ff f832 	bl	8000578 <__aeabi_f2d>
 8001514:	a33e      	add	r3, pc, #248	; (adr r3, 8001610 <HAL_TIM_PeriodElapsedCallback+0x220>)
 8001516:	e9d3 2300 	ldrd	r2, r3, [r3]
 800151a:	f7fe fecd 	bl	80002b8 <__aeabi_dsub>
 800151e:	4602      	mov	r2, r0
 8001520:	460b      	mov	r3, r1
 8001522:	2101      	movs	r1, #1
 8001524:	460e      	mov	r6, r1
 8001526:	4620      	mov	r0, r4
 8001528:	4629      	mov	r1, r5
 800152a:	f7ff fb03 	bl	8000b34 <__aeabi_dcmpge>
 800152e:	4603      	mov	r3, r0
 8001530:	2b00      	cmp	r3, #0
 8001532:	d101      	bne.n	8001538 <HAL_TIM_PeriodElapsedCallback+0x148>
 8001534:	2300      	movs	r3, #0
 8001536:	461e      	mov	r6, r3
 8001538:	b2f6      	uxtb	r6, r6
 800153a:	4b42      	ldr	r3, [pc, #264]	; (8001644 <HAL_TIM_PeriodElapsedCallback+0x254>)
 800153c:	685b      	ldr	r3, [r3, #4]
 800153e:	4618      	mov	r0, r3
 8001540:	f7ff f81a 	bl	8000578 <__aeabi_f2d>
 8001544:	4604      	mov	r4, r0
 8001546:	460d      	mov	r5, r1
 8001548:	4b40      	ldr	r3, [pc, #256]	; (800164c <HAL_TIM_PeriodElapsedCallback+0x25c>)
 800154a:	689b      	ldr	r3, [r3, #8]
 800154c:	4618      	mov	r0, r3
 800154e:	f7ff f813 	bl	8000578 <__aeabi_f2d>
 8001552:	a32f      	add	r3, pc, #188	; (adr r3, 8001610 <HAL_TIM_PeriodElapsedCallback+0x220>)
 8001554:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001558:	f7fe feae 	bl	80002b8 <__aeabi_dsub>
 800155c:	4602      	mov	r2, r0
 800155e:	460b      	mov	r3, r1
 8001560:	2101      	movs	r1, #1
 8001562:	4688      	mov	r8, r1
 8001564:	4620      	mov	r0, r4
 8001566:	4629      	mov	r1, r5
 8001568:	f7ff fae4 	bl	8000b34 <__aeabi_dcmpge>
 800156c:	4603      	mov	r3, r0
 800156e:	2b00      	cmp	r3, #0
 8001570:	d101      	bne.n	8001576 <HAL_TIM_PeriodElapsedCallback+0x186>
 8001572:	2300      	movs	r3, #0
 8001574:	4698      	mov	r8, r3
 8001576:	fa5f f388 	uxtb.w	r3, r8
 800157a:	4033      	ands	r3, r6
 800157c:	b2db      	uxtb	r3, r3
 800157e:	2b00      	cmp	r3, #0
 8001580:	d008      	beq.n	8001594 <HAL_TIM_PeriodElapsedCallback+0x1a4>
				HAL_GPIO_WritePin(PE10_EN_DRIVER_GPIO_Port,PE10_EN_DRIVER_Pin,RESET);
 8001582:	2200      	movs	r2, #0
 8001584:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001588:	4832      	ldr	r0, [pc, #200]	; (8001654 <HAL_TIM_PeriodElapsedCallback+0x264>)
 800158a:	f002 f879 	bl	8003680 <HAL_GPIO_WritePin>
				en_run = 0;
 800158e:	4b32      	ldr	r3, [pc, #200]	; (8001658 <HAL_TIM_PeriodElapsedCallback+0x268>)
 8001590:	2200      	movs	r2, #0
 8001592:	601a      	str	r2, [r3, #0]
			//returm diff encoder value
//			sprintf(data,"!L_diff:%d#R_diff:%d#\n",encoder_difference_left,encoder_difference_right);
//			HAL_UART_Transmit_DMA(&huart2, (uint8_t*)data,strlen(data));

			//return x y phi; !cmd:RUN#x:0.00#y:0.00#phi:0.00#
			sprintf(data,"!cmd:%s#x:%.2f#y:%.2f#phi:%.2f#\n",myRobot.cmd,myRobot.x,myRobot.y,rad_to_degree(myRobot.theta));
 8001594:	4b2b      	ldr	r3, [pc, #172]	; (8001644 <HAL_TIM_PeriodElapsedCallback+0x254>)
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	4618      	mov	r0, r3
 800159a:	f7fe ffed 	bl	8000578 <__aeabi_f2d>
 800159e:	4604      	mov	r4, r0
 80015a0:	460d      	mov	r5, r1
 80015a2:	4b28      	ldr	r3, [pc, #160]	; (8001644 <HAL_TIM_PeriodElapsedCallback+0x254>)
 80015a4:	685b      	ldr	r3, [r3, #4]
 80015a6:	4618      	mov	r0, r3
 80015a8:	f7fe ffe6 	bl	8000578 <__aeabi_f2d>
 80015ac:	4680      	mov	r8, r0
 80015ae:	4689      	mov	r9, r1
 80015b0:	4b24      	ldr	r3, [pc, #144]	; (8001644 <HAL_TIM_PeriodElapsedCallback+0x254>)
 80015b2:	edd3 7a02 	vldr	s15, [r3, #8]
 80015b6:	eeb0 0a67 	vmov.f32	s0, s15
 80015ba:	f000 fcfd 	bl	8001fb8 <rad_to_degree>
 80015be:	ee10 3a10 	vmov	r3, s0
 80015c2:	4618      	mov	r0, r3
 80015c4:	f7fe ffd8 	bl	8000578 <__aeabi_f2d>
 80015c8:	4602      	mov	r2, r0
 80015ca:	460b      	mov	r3, r1
 80015cc:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80015d0:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80015d4:	e9cd 4500 	strd	r4, r5, [sp]
 80015d8:	4a20      	ldr	r2, [pc, #128]	; (800165c <HAL_TIM_PeriodElapsedCallback+0x26c>)
 80015da:	4921      	ldr	r1, [pc, #132]	; (8001660 <HAL_TIM_PeriodElapsedCallback+0x270>)
 80015dc:	4821      	ldr	r0, [pc, #132]	; (8001664 <HAL_TIM_PeriodElapsedCallback+0x274>)
 80015de:	f005 fdf1 	bl	80071c4 <siprintf>
			HAL_UART_Transmit_DMA(&huart2, (uint8_t*)data,strlen(data));
 80015e2:	4820      	ldr	r0, [pc, #128]	; (8001664 <HAL_TIM_PeriodElapsedCallback+0x274>)
 80015e4:	f7fe fe5c 	bl	80002a0 <strlen>
 80015e8:	4603      	mov	r3, r0
 80015ea:	b29b      	uxth	r3, r3
 80015ec:	461a      	mov	r2, r3
 80015ee:	491d      	ldr	r1, [pc, #116]	; (8001664 <HAL_TIM_PeriodElapsedCallback+0x274>)
 80015f0:	481d      	ldr	r0, [pc, #116]	; (8001668 <HAL_TIM_PeriodElapsedCallback+0x278>)
 80015f2:	f003 fe6b 	bl	80052cc <HAL_UART_Transmit_DMA>

			//return Omega
//			sprintf(data,"!omega:%.2f#phi:%.2f#\n",myRobot.omega,rad_to_degree(myRobot.phi));
//			HAL_UART_Transmit_DMA(&huart2, (uint8_t*)data,strlen(data));
			//reset count
			count=0;
 80015f6:	4b09      	ldr	r3, [pc, #36]	; (800161c <HAL_TIM_PeriodElapsedCallback+0x22c>)
 80015f8:	2200      	movs	r2, #0
 80015fa:	601a      	str	r2, [r3, #0]

		}
		count++;
 80015fc:	4b07      	ldr	r3, [pc, #28]	; (800161c <HAL_TIM_PeriodElapsedCallback+0x22c>)
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	3301      	adds	r3, #1
 8001602:	4a06      	ldr	r2, [pc, #24]	; (800161c <HAL_TIM_PeriodElapsedCallback+0x22c>)
 8001604:	6013      	str	r3, [r2, #0]
	}
}
 8001606:	bf00      	nop
 8001608:	370c      	adds	r7, #12
 800160a:	46bd      	mov	sp, r7
 800160c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001610:	47ae147b 	.word	0x47ae147b
 8001614:	3f847ae1 	.word	0x3f847ae1
 8001618:	40000400 	.word	0x40000400
 800161c:	200002c8 	.word	0x200002c8
 8001620:	2000031c 	.word	0x2000031c
 8001624:	20000244 	.word	0x20000244
 8001628:	200003ac 	.word	0x200003ac
 800162c:	20000248 	.word	0x20000248
 8001630:	2000024c 	.word	0x2000024c
 8001634:	20000254 	.word	0x20000254
 8001638:	20000250 	.word	0x20000250
 800163c:	20000258 	.word	0x20000258
 8001640:	3dcccccd 	.word	0x3dcccccd
 8001644:	2000049c 	.word	0x2000049c
 8001648:	200002c4 	.word	0x200002c4
 800164c:	200004f8 	.word	0x200004f8
 8001650:	200002d0 	.word	0x200002d0
 8001654:	40021000 	.word	0x40021000
 8001658:	200002c0 	.word	0x200002c0
 800165c:	200004b8 	.word	0x200004b8
 8001660:	0800cbd8 	.word	0x0800cbd8
 8001664:	2000025c 	.word	0x2000025c
 8001668:	200003f4 	.word	0x200003f4

0800166c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800166c:	b5b0      	push	{r4, r5, r7, lr}
 800166e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001670:	f001 f8d8 	bl	8002824 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001674:	f000 f9e6 	bl	8001a44 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001678:	f000 fc46 	bl	8001f08 <MX_GPIO_Init>
  MX_DMA_Init();
 800167c:	f000 fc24 	bl	8001ec8 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001680:	f000 fbf8 	bl	8001e74 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8001684:	f000 fa3c 	bl	8001b00 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001688:	f000 fafe 	bl	8001c88 <MX_TIM2_Init>
  MX_TIM3_Init();
 800168c:	f000 fb50 	bl	8001d30 <MX_TIM3_Init>
  MX_TIM5_Init();
 8001690:	f000 fb9c 	bl	8001dcc <MX_TIM5_Init>


  /* USER CODE BEGIN 2 */
  //start  uart2 interupt
  // todo
  init_Robot(&myRobot);
 8001694:	489c      	ldr	r0, [pc, #624]	; (8001908 <main+0x29c>)
 8001696:	f7ff fcc3 	bl	8001020 <init_Robot>
  desired_point_init(&my_desired_point);
 800169a:	489c      	ldr	r0, [pc, #624]	; (800190c <main+0x2a0>)
 800169c:	f7ff fe34 	bl	8001308 <desired_point_init>
  HAL_UART_Receive_IT(&huart2, &Rx, 1);
 80016a0:	2201      	movs	r2, #1
 80016a2:	499b      	ldr	r1, [pc, #620]	; (8001910 <main+0x2a4>)
 80016a4:	489b      	ldr	r0, [pc, #620]	; (8001914 <main+0x2a8>)
 80016a6:	f003 fdeb 	bl	8005280 <HAL_UART_Receive_IT>
  pid_set_Kp_Ki_Kd(&hpid, 1.56, 0.055, 0.025,0.1);
 80016aa:	eddf 1a9b 	vldr	s3, [pc, #620]	; 8001918 <main+0x2ac>
 80016ae:	ed9f 1a9b 	vldr	s2, [pc, #620]	; 800191c <main+0x2b0>
 80016b2:	eddf 0a9b 	vldr	s1, [pc, #620]	; 8001920 <main+0x2b4>
 80016b6:	ed9f 0a9b 	vldr	s0, [pc, #620]	; 8001924 <main+0x2b8>
 80016ba:	489b      	ldr	r0, [pc, #620]	; (8001928 <main+0x2bc>)
 80016bc:	f000 fccc 	bl	8002058 <pid_set_Kp_Ki_Kd>
//  pid_set_Kp_Ki_Kd(&hpid, 1.005, 0.3, 0.002,0.2);
  //start PWM TIM1; chanel 1,2 for left motor ; chanel 3,4 for right  motor
  //chanel 1 PE9 ;chanel 2 PE11; chanel 3 PE23 ; chanel 4 PE14;
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80016c0:	2100      	movs	r1, #0
 80016c2:	489a      	ldr	r0, [pc, #616]	; (800192c <main+0x2c0>)
 80016c4:	f002 fd5a 	bl	800417c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80016c8:	2104      	movs	r1, #4
 80016ca:	4898      	ldr	r0, [pc, #608]	; (800192c <main+0x2c0>)
 80016cc:	f002 fd56 	bl	800417c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 80016d0:	2108      	movs	r1, #8
 80016d2:	4896      	ldr	r0, [pc, #600]	; (800192c <main+0x2c0>)
 80016d4:	f002 fd52 	bl	800417c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 80016d8:	210c      	movs	r1, #12
 80016da:	4894      	ldr	r0, [pc, #592]	; (800192c <main+0x2c0>)
 80016dc:	f002 fd4e 	bl	800417c <HAL_TIM_PWM_Start>
  //start encoder Mode
  // TIM2 For encoder of left motor , TIM5 for encoder of Right motor
  // TIM2:PA5,PB3 ; TIM5 PA0,PA1
//  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_1|TIM_CHANNEL_2);
//  HAL_TIM_Encoder_Start(&htim5, TIM_CHANNEL_1|TIM_CHANNEL_2);
    HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_2);
 80016e0:	2104      	movs	r1, #4
 80016e2:	4893      	ldr	r0, [pc, #588]	; (8001930 <main+0x2c4>)
 80016e4:	f002 fea0 	bl	8004428 <HAL_TIM_Encoder_Start>
    HAL_TIM_Encoder_Start(&htim5, TIM_CHANNEL_1);
 80016e8:	2100      	movs	r1, #0
 80016ea:	4892      	ldr	r0, [pc, #584]	; (8001934 <main+0x2c8>)
 80016ec:	f002 fe9c 	bl	8004428 <HAL_TIM_Encoder_Start>
  //start interrupt timer 3
  HAL_TIM_Base_Start_IT(&htim3);
 80016f0:	4891      	ldr	r0, [pc, #580]	; (8001938 <main+0x2cc>)
 80016f2:	f002 fc87 	bl	8004004 <HAL_TIM_Base_Start_IT>
//	  HAL_UART_Transmit(&huart2, tx_buff, sizeof(tx_buff),100);
//	  HAL_Delay(100);
// todo pid

	  // transmit data when stm32 recieved data form PC
	  if(uart_flag == 1){
 80016f6:	4b91      	ldr	r3, [pc, #580]	; (800193c <main+0x2d0>)
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	2b01      	cmp	r3, #1
 80016fc:	d12a      	bne.n	8001754 <main+0xe8>
		  //decoding frame data;
		  split_frame((char*)uart_buff, &my_desired_point);
 80016fe:	4983      	ldr	r1, [pc, #524]	; (800190c <main+0x2a0>)
 8001700:	488f      	ldr	r0, [pc, #572]	; (8001940 <main+0x2d4>)
 8001702:	f7ff fe1d 	bl	8001340 <split_frame>

		  if(strcmp(my_desired_point.cmd_d, "RUN") == 0){
 8001706:	498f      	ldr	r1, [pc, #572]	; (8001944 <main+0x2d8>)
 8001708:	4880      	ldr	r0, [pc, #512]	; (800190c <main+0x2a0>)
 800170a:	f7fe fd69 	bl	80001e0 <strcmp>
 800170e:	4603      	mov	r3, r0
 8001710:	2b00      	cmp	r3, #0
 8001712:	d10d      	bne.n	8001730 <main+0xc4>
			  strcpy(myRobot.cmd,my_desired_point.cmd_d);
 8001714:	497d      	ldr	r1, [pc, #500]	; (800190c <main+0x2a0>)
 8001716:	488c      	ldr	r0, [pc, #560]	; (8001948 <main+0x2dc>)
 8001718:	f005 fe65 	bl	80073e6 <strcpy>
			  HAL_GPIO_WritePin(PE10_EN_DRIVER_GPIO_Port,PE10_EN_DRIVER_Pin,SET);
 800171c:	2201      	movs	r2, #1
 800171e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001722:	488a      	ldr	r0, [pc, #552]	; (800194c <main+0x2e0>)
 8001724:	f001 ffac 	bl	8003680 <HAL_GPIO_WritePin>
			  en_run = 1;
 8001728:	4b89      	ldr	r3, [pc, #548]	; (8001950 <main+0x2e4>)
 800172a:	2201      	movs	r2, #1
 800172c:	601a      	str	r2, [r3, #0]
 800172e:	e008      	b.n	8001742 <main+0xd6>
		  }
		  else{
			  HAL_GPIO_WritePin(PE10_EN_DRIVER_GPIO_Port,PE10_EN_DRIVER_Pin,RESET);
 8001730:	2200      	movs	r2, #0
 8001732:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001736:	4885      	ldr	r0, [pc, #532]	; (800194c <main+0x2e0>)
 8001738:	f001 ffa2 	bl	8003680 <HAL_GPIO_WritePin>
			  en_run = 0;
 800173c:	4b84      	ldr	r3, [pc, #528]	; (8001950 <main+0x2e4>)
 800173e:	2200      	movs	r2, #0
 8001740:	601a      	str	r2, [r3, #0]
//		  HAL_Delay(100);

		  //send data to check desire point: !cmd:RUN#x:0.00#y:0.00#phi:0.00#
//		  sprintf(data,"!cmd_d:%s#x_d:%.2f#y_d:%.2f#phi_d:%.2f#\n",my_desired_point.cmd_d,my_desired_point.x_d,my_desired_point.y_d,my_desired_point.phi_d);
//		  HAL_UART_Transmit_DMA(&huart2, (uint8_t*)data,strlen(data));
		  HAL_Delay(100);
 8001742:	2064      	movs	r0, #100	; 0x64
 8001744:	f001 f8e0 	bl	8002908 <HAL_Delay>
		  uart_len = 0;
 8001748:	4b82      	ldr	r3, [pc, #520]	; (8001954 <main+0x2e8>)
 800174a:	2200      	movs	r2, #0
 800174c:	701a      	strb	r2, [r3, #0]
		  uart_flag =0;
 800174e:	4b7b      	ldr	r3, [pc, #492]	; (800193c <main+0x2d0>)
 8001750:	2200      	movs	r2, #0
 8001752:	601a      	str	r2, [r3, #0]
	  }
		 // PID and control motor
	  	  if(en_PID ==1){
 8001754:	4b80      	ldr	r3, [pc, #512]	; (8001958 <main+0x2ec>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	2b01      	cmp	r3, #1
 800175a:	f040 8127 	bne.w	80019ac <main+0x340>
		  	  // cal phi desired (rad/s)
			  phid_pid = atan2((my_desired_point.y_d - myRobot.y),(my_desired_point.x_d - myRobot.x));
 800175e:	4b6b      	ldr	r3, [pc, #428]	; (800190c <main+0x2a0>)
 8001760:	ed93 7a02 	vldr	s14, [r3, #8]
 8001764:	4b68      	ldr	r3, [pc, #416]	; (8001908 <main+0x29c>)
 8001766:	edd3 7a01 	vldr	s15, [r3, #4]
 800176a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800176e:	ee17 0a90 	vmov	r0, s15
 8001772:	f7fe ff01 	bl	8000578 <__aeabi_f2d>
 8001776:	4604      	mov	r4, r0
 8001778:	460d      	mov	r5, r1
 800177a:	4b64      	ldr	r3, [pc, #400]	; (800190c <main+0x2a0>)
 800177c:	ed93 7a01 	vldr	s14, [r3, #4]
 8001780:	4b61      	ldr	r3, [pc, #388]	; (8001908 <main+0x29c>)
 8001782:	edd3 7a00 	vldr	s15, [r3]
 8001786:	ee77 7a67 	vsub.f32	s15, s14, s15
 800178a:	ee17 0a90 	vmov	r0, s15
 800178e:	f7fe fef3 	bl	8000578 <__aeabi_f2d>
 8001792:	4602      	mov	r2, r0
 8001794:	460b      	mov	r3, r1
 8001796:	ec43 2b11 	vmov	d1, r2, r3
 800179a:	ec45 4b10 	vmov	d0, r4, r5
 800179e:	f009 fdef 	bl	800b380 <atan2>
 80017a2:	ec53 2b10 	vmov	r2, r3, d0
 80017a6:	4610      	mov	r0, r2
 80017a8:	4619      	mov	r1, r3
 80017aa:	f7ff fa35 	bl	8000c18 <__aeabi_d2f>
 80017ae:	4603      	mov	r3, r0
 80017b0:	4a6a      	ldr	r2, [pc, #424]	; (800195c <main+0x2f0>)
 80017b2:	6013      	str	r3, [r2, #0]
			  hpid.setpoint = phid_pid;
 80017b4:	4b69      	ldr	r3, [pc, #420]	; (800195c <main+0x2f0>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	4a5b      	ldr	r2, [pc, #364]	; (8001928 <main+0x2bc>)
 80017ba:	6113      	str	r3, [r2, #16]
			  hpid.current = myRobot.theta;
 80017bc:	4b52      	ldr	r3, [pc, #328]	; (8001908 <main+0x29c>)
 80017be:	689b      	ldr	r3, [r3, #8]
 80017c0:	4a59      	ldr	r2, [pc, #356]	; (8001928 <main+0x2bc>)
 80017c2:	6153      	str	r3, [r2, #20]
		  	  //calculate output PID
		  	  myRobot.omega = calculate_pid_output(&hpid);//rad/s
 80017c4:	4858      	ldr	r0, [pc, #352]	; (8001928 <main+0x2bc>)
 80017c6:	f000 fc65 	bl	8002094 <calculate_pid_output>
 80017ca:	eef0 7a40 	vmov.f32	s15, s0
 80017ce:	4b4e      	ldr	r3, [pc, #312]	; (8001908 <main+0x29c>)
 80017d0:	edc3 7a06 	vstr	s15, [r3, #24]

		  	  //calspeed : write a function in pid_module to call angular vel of 2 motor anf convert it to PWM signal
		  	  myRobot.v_r = cal_speed_right_motor(myRobot.omega, myRobot.v);// m/s
 80017d4:	4b4c      	ldr	r3, [pc, #304]	; (8001908 <main+0x29c>)
 80017d6:	edd3 7a06 	vldr	s15, [r3, #24]
 80017da:	4b4b      	ldr	r3, [pc, #300]	; (8001908 <main+0x29c>)
 80017dc:	ed93 7a03 	vldr	s14, [r3, #12]
 80017e0:	eef0 0a47 	vmov.f32	s1, s14
 80017e4:	eeb0 0a67 	vmov.f32	s0, s15
 80017e8:	f000 fcde 	bl	80021a8 <cal_speed_right_motor>
 80017ec:	eef0 7a40 	vmov.f32	s15, s0
 80017f0:	4b45      	ldr	r3, [pc, #276]	; (8001908 <main+0x29c>)
 80017f2:	edc3 7a05 	vstr	s15, [r3, #20]
		  	  myRobot.v_l = cal_speed_left_motor(myRobot.omega, myRobot.v);//m/s
 80017f6:	4b44      	ldr	r3, [pc, #272]	; (8001908 <main+0x29c>)
 80017f8:	edd3 7a06 	vldr	s15, [r3, #24]
 80017fc:	4b42      	ldr	r3, [pc, #264]	; (8001908 <main+0x29c>)
 80017fe:	ed93 7a03 	vldr	s14, [r3, #12]
 8001802:	eef0 0a47 	vmov.f32	s1, s14
 8001806:	eeb0 0a67 	vmov.f32	s0, s15
 800180a:	f000 fc95 	bl	8002138 <cal_speed_left_motor>
 800180e:	eef0 7a40 	vmov.f32	s15, s0
 8001812:	4b3d      	ldr	r3, [pc, #244]	; (8001908 <main+0x29c>)
 8001814:	edc3 7a04 	vstr	s15, [r3, #16]

		  	  //limint vr vl

		  	  if(abs(myRobot.v_r) > v_max){
 8001818:	4b3b      	ldr	r3, [pc, #236]	; (8001908 <main+0x29c>)
 800181a:	edd3 7a05 	vldr	s15, [r3, #20]
 800181e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001822:	ee17 3a90 	vmov	r3, s15
 8001826:	2b00      	cmp	r3, #0
 8001828:	bfb8      	it	lt
 800182a:	425b      	neglt	r3, r3
 800182c:	2b00      	cmp	r3, #0
 800182e:	dd0f      	ble.n	8001850 <main+0x1e4>
		  		  if(myRobot.v_r >= 0 )
 8001830:	4b35      	ldr	r3, [pc, #212]	; (8001908 <main+0x29c>)
 8001832:	edd3 7a05 	vldr	s15, [r3, #20]
 8001836:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800183a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800183e:	db03      	blt.n	8001848 <main+0x1dc>
		  			  myRobot.v_r  = (float) v_max;
 8001840:	4b31      	ldr	r3, [pc, #196]	; (8001908 <main+0x29c>)
 8001842:	4a47      	ldr	r2, [pc, #284]	; (8001960 <main+0x2f4>)
 8001844:	615a      	str	r2, [r3, #20]
 8001846:	e024      	b.n	8001892 <main+0x226>
		  		  else
		  			  myRobot.v_r  = (float)-1* v_max;
 8001848:	4b2f      	ldr	r3, [pc, #188]	; (8001908 <main+0x29c>)
 800184a:	4a46      	ldr	r2, [pc, #280]	; (8001964 <main+0x2f8>)
 800184c:	615a      	str	r2, [r3, #20]
 800184e:	e020      	b.n	8001892 <main+0x226>
		  	  }
		  	  else if(abs(myRobot.v_r) <v_min ){
 8001850:	4b2d      	ldr	r3, [pc, #180]	; (8001908 <main+0x29c>)
 8001852:	edd3 7a05 	vldr	s15, [r3, #20]
 8001856:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800185a:	ee17 3a90 	vmov	r3, s15
 800185e:	2b00      	cmp	r3, #0
 8001860:	db17      	blt.n	8001892 <main+0x226>
 8001862:	4b29      	ldr	r3, [pc, #164]	; (8001908 <main+0x29c>)
 8001864:	edd3 7a05 	vldr	s15, [r3, #20]
 8001868:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800186c:	ee17 3a90 	vmov	r3, s15
 8001870:	2b00      	cmp	r3, #0
 8001872:	dc0e      	bgt.n	8001892 <main+0x226>
		  		  if(myRobot.v_r >= 0 )
 8001874:	4b24      	ldr	r3, [pc, #144]	; (8001908 <main+0x29c>)
 8001876:	edd3 7a05 	vldr	s15, [r3, #20]
 800187a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800187e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001882:	db03      	blt.n	800188c <main+0x220>
		  			  myRobot.v_r  = (float)v_min;
 8001884:	4b20      	ldr	r3, [pc, #128]	; (8001908 <main+0x29c>)
 8001886:	4a38      	ldr	r2, [pc, #224]	; (8001968 <main+0x2fc>)
 8001888:	615a      	str	r2, [r3, #20]
 800188a:	e002      	b.n	8001892 <main+0x226>
		  		  else
		  			  myRobot.v_r = (float)-v_min ;
 800188c:	4b1e      	ldr	r3, [pc, #120]	; (8001908 <main+0x29c>)
 800188e:	4a37      	ldr	r2, [pc, #220]	; (800196c <main+0x300>)
 8001890:	615a      	str	r2, [r3, #20]
		  	  }

		  	  if(abs(myRobot.v_l) > v_max){
 8001892:	4b1d      	ldr	r3, [pc, #116]	; (8001908 <main+0x29c>)
 8001894:	edd3 7a04 	vldr	s15, [r3, #16]
 8001898:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800189c:	ee17 3a90 	vmov	r3, s15
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	bfb8      	it	lt
 80018a4:	425b      	neglt	r3, r3
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	dd0f      	ble.n	80018ca <main+0x25e>
		  		  if(myRobot.v_l > 0 )
 80018aa:	4b17      	ldr	r3, [pc, #92]	; (8001908 <main+0x29c>)
 80018ac:	edd3 7a04 	vldr	s15, [r3, #16]
 80018b0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80018b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018b8:	dd03      	ble.n	80018c2 <main+0x256>
		  			  myRobot.v_l  = (float)v_max;
 80018ba:	4b13      	ldr	r3, [pc, #76]	; (8001908 <main+0x29c>)
 80018bc:	4a28      	ldr	r2, [pc, #160]	; (8001960 <main+0x2f4>)
 80018be:	611a      	str	r2, [r3, #16]
 80018c0:	e059      	b.n	8001976 <main+0x30a>
		  		  else
		  			  myRobot.v_l  = (float)-1* v_max;
 80018c2:	4b11      	ldr	r3, [pc, #68]	; (8001908 <main+0x29c>)
 80018c4:	4a27      	ldr	r2, [pc, #156]	; (8001964 <main+0x2f8>)
 80018c6:	611a      	str	r2, [r3, #16]
 80018c8:	e055      	b.n	8001976 <main+0x30a>
		  	  }
		  	  else if(abs(myRobot.v_l) < v_min ){
 80018ca:	4b0f      	ldr	r3, [pc, #60]	; (8001908 <main+0x29c>)
 80018cc:	edd3 7a04 	vldr	s15, [r3, #16]
 80018d0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80018d4:	ee17 3a90 	vmov	r3, s15
 80018d8:	2b00      	cmp	r3, #0
 80018da:	db4c      	blt.n	8001976 <main+0x30a>
 80018dc:	4b0a      	ldr	r3, [pc, #40]	; (8001908 <main+0x29c>)
 80018de:	edd3 7a04 	vldr	s15, [r3, #16]
 80018e2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80018e6:	ee17 3a90 	vmov	r3, s15
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	dc43      	bgt.n	8001976 <main+0x30a>
		  		  if(myRobot.v_l > 0 )
 80018ee:	4b06      	ldr	r3, [pc, #24]	; (8001908 <main+0x29c>)
 80018f0:	edd3 7a04 	vldr	s15, [r3, #16]
 80018f4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80018f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018fc:	dd38      	ble.n	8001970 <main+0x304>
		  			  myRobot.v_l  =(float) v_min;
 80018fe:	4b02      	ldr	r3, [pc, #8]	; (8001908 <main+0x29c>)
 8001900:	4a19      	ldr	r2, [pc, #100]	; (8001968 <main+0x2fc>)
 8001902:	611a      	str	r2, [r3, #16]
 8001904:	e037      	b.n	8001976 <main+0x30a>
 8001906:	bf00      	nop
 8001908:	2000049c 	.word	0x2000049c
 800190c:	200004f8 	.word	0x200004f8
 8001910:	20000204 	.word	0x20000204
 8001914:	200003f4 	.word	0x200003f4
 8001918:	3dcccccd 	.word	0x3dcccccd
 800191c:	3ccccccd 	.word	0x3ccccccd
 8001920:	3d6147ae 	.word	0x3d6147ae
 8001924:	3fc7ae14 	.word	0x3fc7ae14
 8001928:	200004d0 	.word	0x200004d0
 800192c:	200002d4 	.word	0x200002d4
 8001930:	2000031c 	.word	0x2000031c
 8001934:	200003ac 	.word	0x200003ac
 8001938:	20000364 	.word	0x20000364
 800193c:	2000023c 	.word	0x2000023c
 8001940:	20000208 	.word	0x20000208
 8001944:	0800cbfc 	.word	0x0800cbfc
 8001948:	200004b8 	.word	0x200004b8
 800194c:	40021000 	.word	0x40021000
 8001950:	200002c0 	.word	0x200002c0
 8001954:	20000240 	.word	0x20000240
 8001958:	200002c4 	.word	0x200002c4
 800195c:	200002cc 	.word	0x200002cc
 8001960:	3e4ccccd 	.word	0x3e4ccccd
 8001964:	be4ccccd 	.word	0xbe4ccccd
 8001968:	3df5c28f 	.word	0x3df5c28f
 800196c:	bdf5c28f 	.word	0xbdf5c28f
		  		  else
		  			  myRobot.v_l = (float)-v_min ;
 8001970:	4b2d      	ldr	r3, [pc, #180]	; (8001a28 <main+0x3bc>)
 8001972:	4a2e      	ldr	r2, [pc, #184]	; (8001a2c <main+0x3c0>)
 8001974:	611a      	str	r2, [r3, #16]
		  	  }

		  	  // limit max min PWM for motor
		  	  myRobot.v_l_PWM = mps_to_PWM(myRobot.v_l);
 8001976:	4b2c      	ldr	r3, [pc, #176]	; (8001a28 <main+0x3bc>)
 8001978:	edd3 7a04 	vldr	s15, [r3, #16]
 800197c:	eeb0 0a67 	vmov.f32	s0, s15
 8001980:	f000 fb3e 	bl	8002000 <mps_to_PWM>
 8001984:	eef0 7a40 	vmov.f32	s15, s0
 8001988:	4b27      	ldr	r3, [pc, #156]	; (8001a28 <main+0x3bc>)
 800198a:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
		  	  myRobot.v_r_PWM = mps_to_PWM(myRobot.v_r );
 800198e:	4b26      	ldr	r3, [pc, #152]	; (8001a28 <main+0x3bc>)
 8001990:	edd3 7a05 	vldr	s15, [r3, #20]
 8001994:	eeb0 0a67 	vmov.f32	s0, s15
 8001998:	f000 fb32 	bl	8002000 <mps_to_PWM>
 800199c:	eef0 7a40 	vmov.f32	s15, s0
 80019a0:	4b21      	ldr	r3, [pc, #132]	; (8001a28 <main+0x3bc>)
 80019a2:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
	  		  en_PID =0;
 80019a6:	4b22      	ldr	r3, [pc, #136]	; (8001a30 <main+0x3c4>)
 80019a8:	2200      	movs	r2, #0
 80019aa:	601a      	str	r2, [r3, #0]
	  	  }


		  // PWM cho 2 motor
		  if(en_run == 1){
 80019ac:	4b21      	ldr	r3, [pc, #132]	; (8001a34 <main+0x3c8>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	2b01      	cmp	r3, #1
 80019b2:	d124      	bne.n	80019fe <main+0x392>
//				  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,0);//
//				  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_4,(int)-1*myRobot.v_r_PWM);
//			  }
			  //this make my PID come true , i dont know why we use the code above but it didnt work
			  //left motor
			  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,abs(myRobot.v_l_PWM));//
 80019b4:	4b1c      	ldr	r3, [pc, #112]	; (8001a28 <main+0x3bc>)
 80019b6:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80019ba:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80019be:	ee17 3a90 	vmov	r3, s15
 80019c2:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 80019c6:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 80019ca:	4b1b      	ldr	r3, [pc, #108]	; (8001a38 <main+0x3cc>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	635a      	str	r2, [r3, #52]	; 0x34
			  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,0);
 80019d0:	4b19      	ldr	r3, [pc, #100]	; (8001a38 <main+0x3cc>)
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	2200      	movs	r2, #0
 80019d6:	639a      	str	r2, [r3, #56]	; 0x38
			  //right motor
			  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3, abs(myRobot.v_r_PWM));//
 80019d8:	4b13      	ldr	r3, [pc, #76]	; (8001a28 <main+0x3bc>)
 80019da:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 80019de:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80019e2:	ee17 3a90 	vmov	r3, s15
 80019e6:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 80019ea:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 80019ee:	4b12      	ldr	r3, [pc, #72]	; (8001a38 <main+0x3cc>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	63da      	str	r2, [r3, #60]	; 0x3c
			  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_4,0);
 80019f4:	4b10      	ldr	r3, [pc, #64]	; (8001a38 <main+0x3cc>)
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	2200      	movs	r2, #0
 80019fa:	641a      	str	r2, [r3, #64]	; 0x40
 80019fc:	e67b      	b.n	80016f6 <main+0x8a>

		  }
		  else{
			  strcpy(myRobot.cmd,"STP");
 80019fe:	4b0f      	ldr	r3, [pc, #60]	; (8001a3c <main+0x3d0>)
 8001a00:	4a0f      	ldr	r2, [pc, #60]	; (8001a40 <main+0x3d4>)
 8001a02:	601a      	str	r2, [r3, #0]
			  //left motor
			  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,0);//
 8001a04:	4b0c      	ldr	r3, [pc, #48]	; (8001a38 <main+0x3cc>)
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	2200      	movs	r2, #0
 8001a0a:	635a      	str	r2, [r3, #52]	; 0x34
			  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,0);
 8001a0c:	4b0a      	ldr	r3, [pc, #40]	; (8001a38 <main+0x3cc>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	2200      	movs	r2, #0
 8001a12:	639a      	str	r2, [r3, #56]	; 0x38
			  //right motor
			  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,0);//
 8001a14:	4b08      	ldr	r3, [pc, #32]	; (8001a38 <main+0x3cc>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	2200      	movs	r2, #0
 8001a1a:	63da      	str	r2, [r3, #60]	; 0x3c
			  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_4,0);
 8001a1c:	4b06      	ldr	r3, [pc, #24]	; (8001a38 <main+0x3cc>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	2200      	movs	r2, #0
 8001a22:	641a      	str	r2, [r3, #64]	; 0x40
	  if(uart_flag == 1){
 8001a24:	e667      	b.n	80016f6 <main+0x8a>
 8001a26:	bf00      	nop
 8001a28:	2000049c 	.word	0x2000049c
 8001a2c:	bdf5c28f 	.word	0xbdf5c28f
 8001a30:	200002c4 	.word	0x200002c4
 8001a34:	200002c0 	.word	0x200002c0
 8001a38:	200002d4 	.word	0x200002d4
 8001a3c:	200004b8 	.word	0x200004b8
 8001a40:	00505453 	.word	0x00505453

08001a44 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b094      	sub	sp, #80	; 0x50
 8001a48:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a4a:	f107 0320 	add.w	r3, r7, #32
 8001a4e:	2230      	movs	r2, #48	; 0x30
 8001a50:	2100      	movs	r1, #0
 8001a52:	4618      	mov	r0, r3
 8001a54:	f005 fc47 	bl	80072e6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a58:	f107 030c 	add.w	r3, r7, #12
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	601a      	str	r2, [r3, #0]
 8001a60:	605a      	str	r2, [r3, #4]
 8001a62:	609a      	str	r2, [r3, #8]
 8001a64:	60da      	str	r2, [r3, #12]
 8001a66:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a68:	2300      	movs	r3, #0
 8001a6a:	60bb      	str	r3, [r7, #8]
 8001a6c:	4b22      	ldr	r3, [pc, #136]	; (8001af8 <SystemClock_Config+0xb4>)
 8001a6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a70:	4a21      	ldr	r2, [pc, #132]	; (8001af8 <SystemClock_Config+0xb4>)
 8001a72:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a76:	6413      	str	r3, [r2, #64]	; 0x40
 8001a78:	4b1f      	ldr	r3, [pc, #124]	; (8001af8 <SystemClock_Config+0xb4>)
 8001a7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a7c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a80:	60bb      	str	r3, [r7, #8]
 8001a82:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001a84:	2300      	movs	r3, #0
 8001a86:	607b      	str	r3, [r7, #4]
 8001a88:	4b1c      	ldr	r3, [pc, #112]	; (8001afc <SystemClock_Config+0xb8>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	4a1b      	ldr	r2, [pc, #108]	; (8001afc <SystemClock_Config+0xb8>)
 8001a8e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001a92:	6013      	str	r3, [r2, #0]
 8001a94:	4b19      	ldr	r3, [pc, #100]	; (8001afc <SystemClock_Config+0xb8>)
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001a9c:	607b      	str	r3, [r7, #4]
 8001a9e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001aa0:	2302      	movs	r3, #2
 8001aa2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001aa4:	2301      	movs	r3, #1
 8001aa6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001aa8:	2310      	movs	r3, #16
 8001aaa:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001aac:	2300      	movs	r3, #0
 8001aae:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ab0:	f107 0320 	add.w	r3, r7, #32
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	f001 fdfd 	bl	80036b4 <HAL_RCC_OscConfig>
 8001aba:	4603      	mov	r3, r0
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d001      	beq.n	8001ac4 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8001ac0:	f000 fa74 	bl	8001fac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ac4:	230f      	movs	r3, #15
 8001ac6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001ac8:	2300      	movs	r3, #0
 8001aca:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001acc:	2300      	movs	r3, #0
 8001ace:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001ad8:	f107 030c 	add.w	r3, r7, #12
 8001adc:	2100      	movs	r1, #0
 8001ade:	4618      	mov	r0, r3
 8001ae0:	f002 f860 	bl	8003ba4 <HAL_RCC_ClockConfig>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d001      	beq.n	8001aee <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8001aea:	f000 fa5f 	bl	8001fac <Error_Handler>
  }
}
 8001aee:	bf00      	nop
 8001af0:	3750      	adds	r7, #80	; 0x50
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bd80      	pop	{r7, pc}
 8001af6:	bf00      	nop
 8001af8:	40023800 	.word	0x40023800
 8001afc:	40007000 	.word	0x40007000

08001b00 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b096      	sub	sp, #88	; 0x58
 8001b04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b06:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	601a      	str	r2, [r3, #0]
 8001b0e:	605a      	str	r2, [r3, #4]
 8001b10:	609a      	str	r2, [r3, #8]
 8001b12:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b14:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001b18:	2200      	movs	r2, #0
 8001b1a:	601a      	str	r2, [r3, #0]
 8001b1c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b1e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b22:	2200      	movs	r2, #0
 8001b24:	601a      	str	r2, [r3, #0]
 8001b26:	605a      	str	r2, [r3, #4]
 8001b28:	609a      	str	r2, [r3, #8]
 8001b2a:	60da      	str	r2, [r3, #12]
 8001b2c:	611a      	str	r2, [r3, #16]
 8001b2e:	615a      	str	r2, [r3, #20]
 8001b30:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001b32:	1d3b      	adds	r3, r7, #4
 8001b34:	2220      	movs	r2, #32
 8001b36:	2100      	movs	r1, #0
 8001b38:	4618      	mov	r0, r3
 8001b3a:	f005 fbd4 	bl	80072e6 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001b3e:	4b50      	ldr	r3, [pc, #320]	; (8001c80 <MX_TIM1_Init+0x180>)
 8001b40:	4a50      	ldr	r2, [pc, #320]	; (8001c84 <MX_TIM1_Init+0x184>)
 8001b42:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 15;
 8001b44:	4b4e      	ldr	r3, [pc, #312]	; (8001c80 <MX_TIM1_Init+0x180>)
 8001b46:	220f      	movs	r2, #15
 8001b48:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b4a:	4b4d      	ldr	r3, [pc, #308]	; (8001c80 <MX_TIM1_Init+0x180>)
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 8001b50:	4b4b      	ldr	r3, [pc, #300]	; (8001c80 <MX_TIM1_Init+0x180>)
 8001b52:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001b56:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b58:	4b49      	ldr	r3, [pc, #292]	; (8001c80 <MX_TIM1_Init+0x180>)
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001b5e:	4b48      	ldr	r3, [pc, #288]	; (8001c80 <MX_TIM1_Init+0x180>)
 8001b60:	2200      	movs	r2, #0
 8001b62:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b64:	4b46      	ldr	r3, [pc, #280]	; (8001c80 <MX_TIM1_Init+0x180>)
 8001b66:	2200      	movs	r2, #0
 8001b68:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001b6a:	4845      	ldr	r0, [pc, #276]	; (8001c80 <MX_TIM1_Init+0x180>)
 8001b6c:	f002 f9fa 	bl	8003f64 <HAL_TIM_Base_Init>
 8001b70:	4603      	mov	r3, r0
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d001      	beq.n	8001b7a <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001b76:	f000 fa19 	bl	8001fac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b7a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b7e:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001b80:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001b84:	4619      	mov	r1, r3
 8001b86:	483e      	ldr	r0, [pc, #248]	; (8001c80 <MX_TIM1_Init+0x180>)
 8001b88:	f002 fe8e 	bl	80048a8 <HAL_TIM_ConfigClockSource>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d001      	beq.n	8001b96 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001b92:	f000 fa0b 	bl	8001fac <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001b96:	483a      	ldr	r0, [pc, #232]	; (8001c80 <MX_TIM1_Init+0x180>)
 8001b98:	f002 fa96 	bl	80040c8 <HAL_TIM_PWM_Init>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d001      	beq.n	8001ba6 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001ba2:	f000 fa03 	bl	8001fac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001baa:	2300      	movs	r3, #0
 8001bac:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001bae:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001bb2:	4619      	mov	r1, r3
 8001bb4:	4832      	ldr	r0, [pc, #200]	; (8001c80 <MX_TIM1_Init+0x180>)
 8001bb6:	f003 fa3f 	bl	8005038 <HAL_TIMEx_MasterConfigSynchronization>
 8001bba:	4603      	mov	r3, r0
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d001      	beq.n	8001bc4 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001bc0:	f000 f9f4 	bl	8001fac <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001bc4:	2360      	movs	r3, #96	; 0x60
 8001bc6:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001bcc:	2300      	movs	r3, #0
 8001bce:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001bd8:	2300      	movs	r3, #0
 8001bda:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001be0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001be4:	2200      	movs	r2, #0
 8001be6:	4619      	mov	r1, r3
 8001be8:	4825      	ldr	r0, [pc, #148]	; (8001c80 <MX_TIM1_Init+0x180>)
 8001bea:	f002 fd9b 	bl	8004724 <HAL_TIM_PWM_ConfigChannel>
 8001bee:	4603      	mov	r3, r0
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d001      	beq.n	8001bf8 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8001bf4:	f000 f9da 	bl	8001fac <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001bf8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001bfc:	2204      	movs	r2, #4
 8001bfe:	4619      	mov	r1, r3
 8001c00:	481f      	ldr	r0, [pc, #124]	; (8001c80 <MX_TIM1_Init+0x180>)
 8001c02:	f002 fd8f 	bl	8004724 <HAL_TIM_PWM_ConfigChannel>
 8001c06:	4603      	mov	r3, r0
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d001      	beq.n	8001c10 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8001c0c:	f000 f9ce 	bl	8001fac <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001c10:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c14:	2208      	movs	r2, #8
 8001c16:	4619      	mov	r1, r3
 8001c18:	4819      	ldr	r0, [pc, #100]	; (8001c80 <MX_TIM1_Init+0x180>)
 8001c1a:	f002 fd83 	bl	8004724 <HAL_TIM_PWM_ConfigChannel>
 8001c1e:	4603      	mov	r3, r0
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d001      	beq.n	8001c28 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8001c24:	f000 f9c2 	bl	8001fac <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001c28:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c2c:	220c      	movs	r2, #12
 8001c2e:	4619      	mov	r1, r3
 8001c30:	4813      	ldr	r0, [pc, #76]	; (8001c80 <MX_TIM1_Init+0x180>)
 8001c32:	f002 fd77 	bl	8004724 <HAL_TIM_PWM_ConfigChannel>
 8001c36:	4603      	mov	r3, r0
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d001      	beq.n	8001c40 <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 8001c3c:	f000 f9b6 	bl	8001fac <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001c40:	2300      	movs	r3, #0
 8001c42:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001c44:	2300      	movs	r3, #0
 8001c46:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001c50:	2300      	movs	r3, #0
 8001c52:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001c54:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001c58:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001c5e:	1d3b      	adds	r3, r7, #4
 8001c60:	4619      	mov	r1, r3
 8001c62:	4807      	ldr	r0, [pc, #28]	; (8001c80 <MX_TIM1_Init+0x180>)
 8001c64:	f003 fa56 	bl	8005114 <HAL_TIMEx_ConfigBreakDeadTime>
 8001c68:	4603      	mov	r3, r0
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d001      	beq.n	8001c72 <MX_TIM1_Init+0x172>
  {
    Error_Handler();
 8001c6e:	f000 f99d 	bl	8001fac <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001c72:	4803      	ldr	r0, [pc, #12]	; (8001c80 <MX_TIM1_Init+0x180>)
 8001c74:	f000 fbd0 	bl	8002418 <HAL_TIM_MspPostInit>

}
 8001c78:	bf00      	nop
 8001c7a:	3758      	adds	r7, #88	; 0x58
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bd80      	pop	{r7, pc}
 8001c80:	200002d4 	.word	0x200002d4
 8001c84:	40010000 	.word	0x40010000

08001c88 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b08c      	sub	sp, #48	; 0x30
 8001c8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001c8e:	f107 030c 	add.w	r3, r7, #12
 8001c92:	2224      	movs	r2, #36	; 0x24
 8001c94:	2100      	movs	r1, #0
 8001c96:	4618      	mov	r0, r3
 8001c98:	f005 fb25 	bl	80072e6 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c9c:	1d3b      	adds	r3, r7, #4
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	601a      	str	r2, [r3, #0]
 8001ca2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001ca4:	4b21      	ldr	r3, [pc, #132]	; (8001d2c <MX_TIM2_Init+0xa4>)
 8001ca6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001caa:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001cac:	4b1f      	ldr	r3, [pc, #124]	; (8001d2c <MX_TIM2_Init+0xa4>)
 8001cae:	2200      	movs	r2, #0
 8001cb0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cb2:	4b1e      	ldr	r3, [pc, #120]	; (8001d2c <MX_TIM2_Init+0xa4>)
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001cb8:	4b1c      	ldr	r3, [pc, #112]	; (8001d2c <MX_TIM2_Init+0xa4>)
 8001cba:	f04f 32ff 	mov.w	r2, #4294967295
 8001cbe:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cc0:	4b1a      	ldr	r3, [pc, #104]	; (8001d2c <MX_TIM2_Init+0xa4>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cc6:	4b19      	ldr	r3, [pc, #100]	; (8001d2c <MX_TIM2_Init+0xa4>)
 8001cc8:	2200      	movs	r2, #0
 8001cca:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001ccc:	2301      	movs	r3, #1
 8001cce:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001cd4:	2301      	movs	r3, #1
 8001cd6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001cd8:	2300      	movs	r3, #0
 8001cda:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001ce4:	2301      	movs	r3, #1
 8001ce6:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001cec:	2300      	movs	r3, #0
 8001cee:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001cf0:	f107 030c 	add.w	r3, r7, #12
 8001cf4:	4619      	mov	r1, r3
 8001cf6:	480d      	ldr	r0, [pc, #52]	; (8001d2c <MX_TIM2_Init+0xa4>)
 8001cf8:	f002 faf0 	bl	80042dc <HAL_TIM_Encoder_Init>
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d001      	beq.n	8001d06 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001d02:	f000 f953 	bl	8001fac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d06:	2300      	movs	r3, #0
 8001d08:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001d0e:	1d3b      	adds	r3, r7, #4
 8001d10:	4619      	mov	r1, r3
 8001d12:	4806      	ldr	r0, [pc, #24]	; (8001d2c <MX_TIM2_Init+0xa4>)
 8001d14:	f003 f990 	bl	8005038 <HAL_TIMEx_MasterConfigSynchronization>
 8001d18:	4603      	mov	r3, r0
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d001      	beq.n	8001d22 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001d1e:	f000 f945 	bl	8001fac <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001d22:	bf00      	nop
 8001d24:	3730      	adds	r7, #48	; 0x30
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bd80      	pop	{r7, pc}
 8001d2a:	bf00      	nop
 8001d2c:	2000031c 	.word	0x2000031c

08001d30 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b086      	sub	sp, #24
 8001d34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d36:	f107 0308 	add.w	r3, r7, #8
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	601a      	str	r2, [r3, #0]
 8001d3e:	605a      	str	r2, [r3, #4]
 8001d40:	609a      	str	r2, [r3, #8]
 8001d42:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d44:	463b      	mov	r3, r7
 8001d46:	2200      	movs	r2, #0
 8001d48:	601a      	str	r2, [r3, #0]
 8001d4a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001d4c:	4b1d      	ldr	r3, [pc, #116]	; (8001dc4 <MX_TIM3_Init+0x94>)
 8001d4e:	4a1e      	ldr	r2, [pc, #120]	; (8001dc8 <MX_TIM3_Init+0x98>)
 8001d50:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 159;
 8001d52:	4b1c      	ldr	r3, [pc, #112]	; (8001dc4 <MX_TIM3_Init+0x94>)
 8001d54:	229f      	movs	r2, #159	; 0x9f
 8001d56:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d58:	4b1a      	ldr	r3, [pc, #104]	; (8001dc4 <MX_TIM3_Init+0x94>)
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9999;
 8001d5e:	4b19      	ldr	r3, [pc, #100]	; (8001dc4 <MX_TIM3_Init+0x94>)
 8001d60:	f242 720f 	movw	r2, #9999	; 0x270f
 8001d64:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d66:	4b17      	ldr	r3, [pc, #92]	; (8001dc4 <MX_TIM3_Init+0x94>)
 8001d68:	2200      	movs	r2, #0
 8001d6a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d6c:	4b15      	ldr	r3, [pc, #84]	; (8001dc4 <MX_TIM3_Init+0x94>)
 8001d6e:	2200      	movs	r2, #0
 8001d70:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001d72:	4814      	ldr	r0, [pc, #80]	; (8001dc4 <MX_TIM3_Init+0x94>)
 8001d74:	f002 f8f6 	bl	8003f64 <HAL_TIM_Base_Init>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d001      	beq.n	8001d82 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8001d7e:	f000 f915 	bl	8001fac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d82:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d86:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001d88:	f107 0308 	add.w	r3, r7, #8
 8001d8c:	4619      	mov	r1, r3
 8001d8e:	480d      	ldr	r0, [pc, #52]	; (8001dc4 <MX_TIM3_Init+0x94>)
 8001d90:	f002 fd8a 	bl	80048a8 <HAL_TIM_ConfigClockSource>
 8001d94:	4603      	mov	r3, r0
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d001      	beq.n	8001d9e <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8001d9a:	f000 f907 	bl	8001fac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001da2:	2300      	movs	r3, #0
 8001da4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001da6:	463b      	mov	r3, r7
 8001da8:	4619      	mov	r1, r3
 8001daa:	4806      	ldr	r0, [pc, #24]	; (8001dc4 <MX_TIM3_Init+0x94>)
 8001dac:	f003 f944 	bl	8005038 <HAL_TIMEx_MasterConfigSynchronization>
 8001db0:	4603      	mov	r3, r0
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d001      	beq.n	8001dba <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8001db6:	f000 f8f9 	bl	8001fac <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001dba:	bf00      	nop
 8001dbc:	3718      	adds	r7, #24
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	bd80      	pop	{r7, pc}
 8001dc2:	bf00      	nop
 8001dc4:	20000364 	.word	0x20000364
 8001dc8:	40000400 	.word	0x40000400

08001dcc <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b08c      	sub	sp, #48	; 0x30
 8001dd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001dd2:	f107 030c 	add.w	r3, r7, #12
 8001dd6:	2224      	movs	r2, #36	; 0x24
 8001dd8:	2100      	movs	r1, #0
 8001dda:	4618      	mov	r0, r3
 8001ddc:	f005 fa83 	bl	80072e6 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001de0:	1d3b      	adds	r3, r7, #4
 8001de2:	2200      	movs	r2, #0
 8001de4:	601a      	str	r2, [r3, #0]
 8001de6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001de8:	4b20      	ldr	r3, [pc, #128]	; (8001e6c <MX_TIM5_Init+0xa0>)
 8001dea:	4a21      	ldr	r2, [pc, #132]	; (8001e70 <MX_TIM5_Init+0xa4>)
 8001dec:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001dee:	4b1f      	ldr	r3, [pc, #124]	; (8001e6c <MX_TIM5_Init+0xa0>)
 8001df0:	2200      	movs	r2, #0
 8001df2:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001df4:	4b1d      	ldr	r3, [pc, #116]	; (8001e6c <MX_TIM5_Init+0xa0>)
 8001df6:	2200      	movs	r2, #0
 8001df8:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8001dfa:	4b1c      	ldr	r3, [pc, #112]	; (8001e6c <MX_TIM5_Init+0xa0>)
 8001dfc:	f04f 32ff 	mov.w	r2, #4294967295
 8001e00:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e02:	4b1a      	ldr	r3, [pc, #104]	; (8001e6c <MX_TIM5_Init+0xa0>)
 8001e04:	2200      	movs	r2, #0
 8001e06:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e08:	4b18      	ldr	r3, [pc, #96]	; (8001e6c <MX_TIM5_Init+0xa0>)
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001e0e:	2301      	movs	r3, #1
 8001e10:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001e12:	2300      	movs	r3, #0
 8001e14:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001e16:	2301      	movs	r3, #1
 8001e18:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001e22:	2300      	movs	r3, #0
 8001e24:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001e26:	2301      	movs	r3, #1
 8001e28:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8001e32:	f107 030c 	add.w	r3, r7, #12
 8001e36:	4619      	mov	r1, r3
 8001e38:	480c      	ldr	r0, [pc, #48]	; (8001e6c <MX_TIM5_Init+0xa0>)
 8001e3a:	f002 fa4f 	bl	80042dc <HAL_TIM_Encoder_Init>
 8001e3e:	4603      	mov	r3, r0
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d001      	beq.n	8001e48 <MX_TIM5_Init+0x7c>
  {
    Error_Handler();
 8001e44:	f000 f8b2 	bl	8001fac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e48:	2300      	movs	r3, #0
 8001e4a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001e50:	1d3b      	adds	r3, r7, #4
 8001e52:	4619      	mov	r1, r3
 8001e54:	4805      	ldr	r0, [pc, #20]	; (8001e6c <MX_TIM5_Init+0xa0>)
 8001e56:	f003 f8ef 	bl	8005038 <HAL_TIMEx_MasterConfigSynchronization>
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d001      	beq.n	8001e64 <MX_TIM5_Init+0x98>
  {
    Error_Handler();
 8001e60:	f000 f8a4 	bl	8001fac <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001e64:	bf00      	nop
 8001e66:	3730      	adds	r7, #48	; 0x30
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	bd80      	pop	{r7, pc}
 8001e6c:	200003ac 	.word	0x200003ac
 8001e70:	40000c00 	.word	0x40000c00

08001e74 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001e78:	4b11      	ldr	r3, [pc, #68]	; (8001ec0 <MX_USART2_UART_Init+0x4c>)
 8001e7a:	4a12      	ldr	r2, [pc, #72]	; (8001ec4 <MX_USART2_UART_Init+0x50>)
 8001e7c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001e7e:	4b10      	ldr	r3, [pc, #64]	; (8001ec0 <MX_USART2_UART_Init+0x4c>)
 8001e80:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001e84:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001e86:	4b0e      	ldr	r3, [pc, #56]	; (8001ec0 <MX_USART2_UART_Init+0x4c>)
 8001e88:	2200      	movs	r2, #0
 8001e8a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001e8c:	4b0c      	ldr	r3, [pc, #48]	; (8001ec0 <MX_USART2_UART_Init+0x4c>)
 8001e8e:	2200      	movs	r2, #0
 8001e90:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001e92:	4b0b      	ldr	r3, [pc, #44]	; (8001ec0 <MX_USART2_UART_Init+0x4c>)
 8001e94:	2200      	movs	r2, #0
 8001e96:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001e98:	4b09      	ldr	r3, [pc, #36]	; (8001ec0 <MX_USART2_UART_Init+0x4c>)
 8001e9a:	220c      	movs	r2, #12
 8001e9c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e9e:	4b08      	ldr	r3, [pc, #32]	; (8001ec0 <MX_USART2_UART_Init+0x4c>)
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ea4:	4b06      	ldr	r3, [pc, #24]	; (8001ec0 <MX_USART2_UART_Init+0x4c>)
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001eaa:	4805      	ldr	r0, [pc, #20]	; (8001ec0 <MX_USART2_UART_Init+0x4c>)
 8001eac:	f003 f998 	bl	80051e0 <HAL_UART_Init>
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d001      	beq.n	8001eba <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001eb6:	f000 f879 	bl	8001fac <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001eba:	bf00      	nop
 8001ebc:	bd80      	pop	{r7, pc}
 8001ebe:	bf00      	nop
 8001ec0:	200003f4 	.word	0x200003f4
 8001ec4:	40004400 	.word	0x40004400

08001ec8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b082      	sub	sp, #8
 8001ecc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001ece:	2300      	movs	r3, #0
 8001ed0:	607b      	str	r3, [r7, #4]
 8001ed2:	4b0c      	ldr	r3, [pc, #48]	; (8001f04 <MX_DMA_Init+0x3c>)
 8001ed4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ed6:	4a0b      	ldr	r2, [pc, #44]	; (8001f04 <MX_DMA_Init+0x3c>)
 8001ed8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001edc:	6313      	str	r3, [r2, #48]	; 0x30
 8001ede:	4b09      	ldr	r3, [pc, #36]	; (8001f04 <MX_DMA_Init+0x3c>)
 8001ee0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ee2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ee6:	607b      	str	r3, [r7, #4]
 8001ee8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8001eea:	2200      	movs	r2, #0
 8001eec:	2100      	movs	r1, #0
 8001eee:	2011      	movs	r0, #17
 8001ef0:	f000 fe09 	bl	8002b06 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001ef4:	2011      	movs	r0, #17
 8001ef6:	f000 fe22 	bl	8002b3e <HAL_NVIC_EnableIRQ>

}
 8001efa:	bf00      	nop
 8001efc:	3708      	adds	r7, #8
 8001efe:	46bd      	mov	sp, r7
 8001f00:	bd80      	pop	{r7, pc}
 8001f02:	bf00      	nop
 8001f04:	40023800 	.word	0x40023800

08001f08 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b088      	sub	sp, #32
 8001f0c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f0e:	f107 030c 	add.w	r3, r7, #12
 8001f12:	2200      	movs	r2, #0
 8001f14:	601a      	str	r2, [r3, #0]
 8001f16:	605a      	str	r2, [r3, #4]
 8001f18:	609a      	str	r2, [r3, #8]
 8001f1a:	60da      	str	r2, [r3, #12]
 8001f1c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f1e:	2300      	movs	r3, #0
 8001f20:	60bb      	str	r3, [r7, #8]
 8001f22:	4b20      	ldr	r3, [pc, #128]	; (8001fa4 <MX_GPIO_Init+0x9c>)
 8001f24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f26:	4a1f      	ldr	r2, [pc, #124]	; (8001fa4 <MX_GPIO_Init+0x9c>)
 8001f28:	f043 0301 	orr.w	r3, r3, #1
 8001f2c:	6313      	str	r3, [r2, #48]	; 0x30
 8001f2e:	4b1d      	ldr	r3, [pc, #116]	; (8001fa4 <MX_GPIO_Init+0x9c>)
 8001f30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f32:	f003 0301 	and.w	r3, r3, #1
 8001f36:	60bb      	str	r3, [r7, #8]
 8001f38:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	607b      	str	r3, [r7, #4]
 8001f3e:	4b19      	ldr	r3, [pc, #100]	; (8001fa4 <MX_GPIO_Init+0x9c>)
 8001f40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f42:	4a18      	ldr	r2, [pc, #96]	; (8001fa4 <MX_GPIO_Init+0x9c>)
 8001f44:	f043 0310 	orr.w	r3, r3, #16
 8001f48:	6313      	str	r3, [r2, #48]	; 0x30
 8001f4a:	4b16      	ldr	r3, [pc, #88]	; (8001fa4 <MX_GPIO_Init+0x9c>)
 8001f4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f4e:	f003 0310 	and.w	r3, r3, #16
 8001f52:	607b      	str	r3, [r7, #4]
 8001f54:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f56:	2300      	movs	r3, #0
 8001f58:	603b      	str	r3, [r7, #0]
 8001f5a:	4b12      	ldr	r3, [pc, #72]	; (8001fa4 <MX_GPIO_Init+0x9c>)
 8001f5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f5e:	4a11      	ldr	r2, [pc, #68]	; (8001fa4 <MX_GPIO_Init+0x9c>)
 8001f60:	f043 0302 	orr.w	r3, r3, #2
 8001f64:	6313      	str	r3, [r2, #48]	; 0x30
 8001f66:	4b0f      	ldr	r3, [pc, #60]	; (8001fa4 <MX_GPIO_Init+0x9c>)
 8001f68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f6a:	f003 0302 	and.w	r3, r3, #2
 8001f6e:	603b      	str	r3, [r7, #0]
 8001f70:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PE10_EN_DRIVER_GPIO_Port, PE10_EN_DRIVER_Pin, GPIO_PIN_RESET);
 8001f72:	2200      	movs	r2, #0
 8001f74:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001f78:	480b      	ldr	r0, [pc, #44]	; (8001fa8 <MX_GPIO_Init+0xa0>)
 8001f7a:	f001 fb81 	bl	8003680 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PE10_EN_DRIVER_Pin */
  GPIO_InitStruct.Pin = PE10_EN_DRIVER_Pin;
 8001f7e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001f82:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f84:	2301      	movs	r3, #1
 8001f86:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f88:	2300      	movs	r3, #0
 8001f8a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(PE10_EN_DRIVER_GPIO_Port, &GPIO_InitStruct);
 8001f90:	f107 030c 	add.w	r3, r7, #12
 8001f94:	4619      	mov	r1, r3
 8001f96:	4804      	ldr	r0, [pc, #16]	; (8001fa8 <MX_GPIO_Init+0xa0>)
 8001f98:	f001 f9ee 	bl	8003378 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001f9c:	bf00      	nop
 8001f9e:	3720      	adds	r7, #32
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	bd80      	pop	{r7, pc}
 8001fa4:	40023800 	.word	0x40023800
 8001fa8:	40021000 	.word	0x40021000

08001fac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001fac:	b480      	push	{r7}
 8001fae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001fb0:	b672      	cpsid	i
}
 8001fb2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001fb4:	e7fe      	b.n	8001fb4 <Error_Handler+0x8>
	...

08001fb8 <rad_to_degree>:
 *  Created on: Apr 1, 2024
 *      Author: Nghia
 */
#include "pid_module.h"
//convert unit
float rad_to_degree(float rad){
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b084      	sub	sp, #16
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	ed87 0a01 	vstr	s0, [r7, #4]
	float degree = rad *(180/  3.14);
 8001fc2:	6878      	ldr	r0, [r7, #4]
 8001fc4:	f7fe fad8 	bl	8000578 <__aeabi_f2d>
 8001fc8:	a30b      	add	r3, pc, #44	; (adr r3, 8001ff8 <rad_to_degree+0x40>)
 8001fca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fce:	f7fe fb2b 	bl	8000628 <__aeabi_dmul>
 8001fd2:	4602      	mov	r2, r0
 8001fd4:	460b      	mov	r3, r1
 8001fd6:	4610      	mov	r0, r2
 8001fd8:	4619      	mov	r1, r3
 8001fda:	f7fe fe1d 	bl	8000c18 <__aeabi_d2f>
 8001fde:	4603      	mov	r3, r0
 8001fe0:	60fb      	str	r3, [r7, #12]
	return degree;
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	ee07 3a90 	vmov	s15, r3
}
 8001fe8:	eeb0 0a67 	vmov.f32	s0, s15
 8001fec:	3710      	adds	r7, #16
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bd80      	pop	{r7, pc}
 8001ff2:	bf00      	nop
 8001ff4:	f3af 8000 	nop.w
 8001ff8:	61d59ae7 	.word	0x61d59ae7
 8001ffc:	404ca994 	.word	0x404ca994

08002000 <mps_to_PWM>:
	return (float)rpm*pi*d/60;
}
float rpm_to_pwm(float rpm){
	return (float)rpm*1000/80.167;
}
float mps_to_PWM(float mps){
 8002000:	b580      	push	{r7, lr}
 8002002:	b082      	sub	sp, #8
 8002004:	af00      	add	r7, sp, #0
 8002006:	ed87 0a01 	vstr	s0, [r7, #4]
	return (float) mps*(60/(3.14*d))*(1000/80.167);
 800200a:	6878      	ldr	r0, [r7, #4]
 800200c:	f7fe fab4 	bl	8000578 <__aeabi_f2d>
 8002010:	a30d      	add	r3, pc, #52	; (adr r3, 8002048 <mps_to_PWM+0x48>)
 8002012:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002016:	f7fe fb07 	bl	8000628 <__aeabi_dmul>
 800201a:	4602      	mov	r2, r0
 800201c:	460b      	mov	r3, r1
 800201e:	4610      	mov	r0, r2
 8002020:	4619      	mov	r1, r3
 8002022:	a30b      	add	r3, pc, #44	; (adr r3, 8002050 <mps_to_PWM+0x50>)
 8002024:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002028:	f7fe fafe 	bl	8000628 <__aeabi_dmul>
 800202c:	4602      	mov	r2, r0
 800202e:	460b      	mov	r3, r1
 8002030:	4610      	mov	r0, r2
 8002032:	4619      	mov	r1, r3
 8002034:	f7fe fdf0 	bl	8000c18 <__aeabi_d2f>
 8002038:	4603      	mov	r3, r0
 800203a:	ee07 3a90 	vmov	s15, r3
}
 800203e:	eeb0 0a67 	vmov.f32	s0, s15
 8002042:	3708      	adds	r7, #8
 8002044:	46bd      	mov	sp, r7
 8002046:	bd80      	pop	{r7, pc}
 8002048:	a12d0766 	.word	0xa12d0766
 800204c:	40725f93 	.word	0x40725f93
 8002050:	f6f74f9a 	.word	0xf6f74f9a
 8002054:	4028f2aa 	.word	0x4028f2aa

08002058 <pid_set_Kp_Ki_Kd>:

// initial pid
void pid_set_Kp_Ki_Kd(PID_handleTypedef* hpid,float Kp,float Ki,float Kd, float delta_t){
 8002058:	b480      	push	{r7}
 800205a:	b087      	sub	sp, #28
 800205c:	af00      	add	r7, sp, #0
 800205e:	6178      	str	r0, [r7, #20]
 8002060:	ed87 0a04 	vstr	s0, [r7, #16]
 8002064:	edc7 0a03 	vstr	s1, [r7, #12]
 8002068:	ed87 1a02 	vstr	s2, [r7, #8]
 800206c:	edc7 1a01 	vstr	s3, [r7, #4]
    hpid->Kp = Kp;
 8002070:	697b      	ldr	r3, [r7, #20]
 8002072:	693a      	ldr	r2, [r7, #16]
 8002074:	601a      	str	r2, [r3, #0]
    hpid->Ki = Ki;
 8002076:	697b      	ldr	r3, [r7, #20]
 8002078:	68fa      	ldr	r2, [r7, #12]
 800207a:	605a      	str	r2, [r3, #4]
    hpid->Kd = Kd;
 800207c:	697b      	ldr	r3, [r7, #20]
 800207e:	68ba      	ldr	r2, [r7, #8]
 8002080:	609a      	str	r2, [r3, #8]
    hpid->delta_t = delta_t;
 8002082:	697b      	ldr	r3, [r7, #20]
 8002084:	687a      	ldr	r2, [r7, #4]
 8002086:	60da      	str	r2, [r3, #12]
}
 8002088:	bf00      	nop
 800208a:	371c      	adds	r7, #28
 800208c:	46bd      	mov	sp, r7
 800208e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002092:	4770      	bx	lr

08002094 <calculate_pid_output>:

float calculate_pid_output(PID_handleTypedef* hpid){
 8002094:	b480      	push	{r7}
 8002096:	b085      	sub	sp, #20
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
    hpid->error = (hpid->setpoint -hpid->current);//rad
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	ed93 7a04 	vldr	s14, [r3, #16]
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	edd3 7a05 	vldr	s15, [r3, #20]
 80020a8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	edc3 7a06 	vstr	s15, [r3, #24]
    hpid->integral += hpid->error;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	ed93 7a08 	vldr	s14, [r3, #32]
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	edd3 7a06 	vldr	s15, [r3, #24]
 80020be:	ee77 7a27 	vadd.f32	s15, s14, s15
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	edc3 7a08 	vstr	s15, [r3, #32]
    hpid->derivative = hpid->error - hpid->pre_error;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	ed93 7a06 	vldr	s14, [r3, #24]
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	edd3 7a07 	vldr	s15, [r3, #28]
 80020d4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
    float output_pid = (hpid->Kp*hpid->error) + (hpid->Ki*hpid->integral)+ (hpid->Kd*hpid->derivative);
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	ed93 7a00 	vldr	s14, [r3]
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	edd3 7a06 	vldr	s15, [r3, #24]
 80020ea:	ee27 7a27 	vmul.f32	s14, s14, s15
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	edd3 6a01 	vldr	s13, [r3, #4]
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	edd3 7a08 	vldr	s15, [r3, #32]
 80020fa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80020fe:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	edd3 6a02 	vldr	s13, [r3, #8]
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800210e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002112:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002116:	edc7 7a03 	vstr	s15, [r7, #12]
    hpid->pre_error = hpid->error;
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	699a      	ldr	r2, [r3, #24]
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	61da      	str	r2, [r3, #28]
//    return degree_to_rad(ouput_pid);//rad/s
    return output_pid;
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	ee07 3a90 	vmov	s15, r3
}
 8002128:	eeb0 0a67 	vmov.f32	s0, s15
 800212c:	3714      	adds	r7, #20
 800212e:	46bd      	mov	sp, r7
 8002130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002134:	4770      	bx	lr
	...

08002138 <cal_speed_left_motor>:

float cal_speed_left_motor(float pid_output,float v_speed){
 8002138:	b5b0      	push	{r4, r5, r7, lr}
 800213a:	b082      	sub	sp, #8
 800213c:	af00      	add	r7, sp, #0
 800213e:	ed87 0a01 	vstr	s0, [r7, #4]
 8002142:	edc7 0a00 	vstr	s1, [r7]
	return (float)(2*v_speed - pid_output*L)/(2) ;
 8002146:	edd7 7a00 	vldr	s15, [r7]
 800214a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800214e:	ee17 0a90 	vmov	r0, s15
 8002152:	f7fe fa11 	bl	8000578 <__aeabi_f2d>
 8002156:	4604      	mov	r4, r0
 8002158:	460d      	mov	r5, r1
 800215a:	6878      	ldr	r0, [r7, #4]
 800215c:	f7fe fa0c 	bl	8000578 <__aeabi_f2d>
 8002160:	a30f      	add	r3, pc, #60	; (adr r3, 80021a0 <cal_speed_left_motor+0x68>)
 8002162:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002166:	f7fe fa5f 	bl	8000628 <__aeabi_dmul>
 800216a:	4602      	mov	r2, r0
 800216c:	460b      	mov	r3, r1
 800216e:	4620      	mov	r0, r4
 8002170:	4629      	mov	r1, r5
 8002172:	f7fe f8a1 	bl	80002b8 <__aeabi_dsub>
 8002176:	4602      	mov	r2, r0
 8002178:	460b      	mov	r3, r1
 800217a:	4610      	mov	r0, r2
 800217c:	4619      	mov	r1, r3
 800217e:	f7fe fd4b 	bl	8000c18 <__aeabi_d2f>
 8002182:	ee06 0a90 	vmov	s13, r0
 8002186:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 800218a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800218e:	eef0 7a47 	vmov.f32	s15, s14
}
 8002192:	eeb0 0a67 	vmov.f32	s0, s15
 8002196:	3708      	adds	r7, #8
 8002198:	46bd      	mov	sp, r7
 800219a:	bdb0      	pop	{r4, r5, r7, pc}
 800219c:	f3af 8000 	nop.w
 80021a0:	70a3d70a 	.word	0x70a3d70a
 80021a4:	3fc70a3d 	.word	0x3fc70a3d

080021a8 <cal_speed_right_motor>:
float cal_speed_right_motor(float pid_output,float v_speed){
 80021a8:	b5b0      	push	{r4, r5, r7, lr}
 80021aa:	b082      	sub	sp, #8
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	ed87 0a01 	vstr	s0, [r7, #4]
 80021b2:	edc7 0a00 	vstr	s1, [r7]
	return (float)(2*v_speed + pid_output*L)/(2) ;
 80021b6:	edd7 7a00 	vldr	s15, [r7]
 80021ba:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80021be:	ee17 0a90 	vmov	r0, s15
 80021c2:	f7fe f9d9 	bl	8000578 <__aeabi_f2d>
 80021c6:	4604      	mov	r4, r0
 80021c8:	460d      	mov	r5, r1
 80021ca:	6878      	ldr	r0, [r7, #4]
 80021cc:	f7fe f9d4 	bl	8000578 <__aeabi_f2d>
 80021d0:	a30f      	add	r3, pc, #60	; (adr r3, 8002210 <cal_speed_right_motor+0x68>)
 80021d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021d6:	f7fe fa27 	bl	8000628 <__aeabi_dmul>
 80021da:	4602      	mov	r2, r0
 80021dc:	460b      	mov	r3, r1
 80021de:	4620      	mov	r0, r4
 80021e0:	4629      	mov	r1, r5
 80021e2:	f7fe f86b 	bl	80002bc <__adddf3>
 80021e6:	4602      	mov	r2, r0
 80021e8:	460b      	mov	r3, r1
 80021ea:	4610      	mov	r0, r2
 80021ec:	4619      	mov	r1, r3
 80021ee:	f7fe fd13 	bl	8000c18 <__aeabi_d2f>
 80021f2:	ee06 0a90 	vmov	s13, r0
 80021f6:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 80021fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80021fe:	eef0 7a47 	vmov.f32	s15, s14
}
 8002202:	eeb0 0a67 	vmov.f32	s0, s15
 8002206:	3708      	adds	r7, #8
 8002208:	46bd      	mov	sp, r7
 800220a:	bdb0      	pop	{r4, r5, r7, pc}
 800220c:	f3af 8000 	nop.w
 8002210:	70a3d70a 	.word	0x70a3d70a
 8002214:	3fc70a3d 	.word	0x3fc70a3d

08002218 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002218:	b480      	push	{r7}
 800221a:	b083      	sub	sp, #12
 800221c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800221e:	2300      	movs	r3, #0
 8002220:	607b      	str	r3, [r7, #4]
 8002222:	4b10      	ldr	r3, [pc, #64]	; (8002264 <HAL_MspInit+0x4c>)
 8002224:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002226:	4a0f      	ldr	r2, [pc, #60]	; (8002264 <HAL_MspInit+0x4c>)
 8002228:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800222c:	6453      	str	r3, [r2, #68]	; 0x44
 800222e:	4b0d      	ldr	r3, [pc, #52]	; (8002264 <HAL_MspInit+0x4c>)
 8002230:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002232:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002236:	607b      	str	r3, [r7, #4]
 8002238:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800223a:	2300      	movs	r3, #0
 800223c:	603b      	str	r3, [r7, #0]
 800223e:	4b09      	ldr	r3, [pc, #36]	; (8002264 <HAL_MspInit+0x4c>)
 8002240:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002242:	4a08      	ldr	r2, [pc, #32]	; (8002264 <HAL_MspInit+0x4c>)
 8002244:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002248:	6413      	str	r3, [r2, #64]	; 0x40
 800224a:	4b06      	ldr	r3, [pc, #24]	; (8002264 <HAL_MspInit+0x4c>)
 800224c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800224e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002252:	603b      	str	r3, [r7, #0]
 8002254:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002256:	bf00      	nop
 8002258:	370c      	adds	r7, #12
 800225a:	46bd      	mov	sp, r7
 800225c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002260:	4770      	bx	lr
 8002262:	bf00      	nop
 8002264:	40023800 	.word	0x40023800

08002268 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	b084      	sub	sp, #16
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	4a18      	ldr	r2, [pc, #96]	; (80022d8 <HAL_TIM_Base_MspInit+0x70>)
 8002276:	4293      	cmp	r3, r2
 8002278:	d10e      	bne.n	8002298 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800227a:	2300      	movs	r3, #0
 800227c:	60fb      	str	r3, [r7, #12]
 800227e:	4b17      	ldr	r3, [pc, #92]	; (80022dc <HAL_TIM_Base_MspInit+0x74>)
 8002280:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002282:	4a16      	ldr	r2, [pc, #88]	; (80022dc <HAL_TIM_Base_MspInit+0x74>)
 8002284:	f043 0301 	orr.w	r3, r3, #1
 8002288:	6453      	str	r3, [r2, #68]	; 0x44
 800228a:	4b14      	ldr	r3, [pc, #80]	; (80022dc <HAL_TIM_Base_MspInit+0x74>)
 800228c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800228e:	f003 0301 	and.w	r3, r3, #1
 8002292:	60fb      	str	r3, [r7, #12]
 8002294:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002296:	e01a      	b.n	80022ce <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM3)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	4a10      	ldr	r2, [pc, #64]	; (80022e0 <HAL_TIM_Base_MspInit+0x78>)
 800229e:	4293      	cmp	r3, r2
 80022a0:	d115      	bne.n	80022ce <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80022a2:	2300      	movs	r3, #0
 80022a4:	60bb      	str	r3, [r7, #8]
 80022a6:	4b0d      	ldr	r3, [pc, #52]	; (80022dc <HAL_TIM_Base_MspInit+0x74>)
 80022a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022aa:	4a0c      	ldr	r2, [pc, #48]	; (80022dc <HAL_TIM_Base_MspInit+0x74>)
 80022ac:	f043 0302 	orr.w	r3, r3, #2
 80022b0:	6413      	str	r3, [r2, #64]	; 0x40
 80022b2:	4b0a      	ldr	r3, [pc, #40]	; (80022dc <HAL_TIM_Base_MspInit+0x74>)
 80022b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022b6:	f003 0302 	and.w	r3, r3, #2
 80022ba:	60bb      	str	r3, [r7, #8]
 80022bc:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 80022be:	2200      	movs	r2, #0
 80022c0:	2101      	movs	r1, #1
 80022c2:	201d      	movs	r0, #29
 80022c4:	f000 fc1f 	bl	8002b06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80022c8:	201d      	movs	r0, #29
 80022ca:	f000 fc38 	bl	8002b3e <HAL_NVIC_EnableIRQ>
}
 80022ce:	bf00      	nop
 80022d0:	3710      	adds	r7, #16
 80022d2:	46bd      	mov	sp, r7
 80022d4:	bd80      	pop	{r7, pc}
 80022d6:	bf00      	nop
 80022d8:	40010000 	.word	0x40010000
 80022dc:	40023800 	.word	0x40023800
 80022e0:	40000400 	.word	0x40000400

080022e4 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b08c      	sub	sp, #48	; 0x30
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022ec:	f107 031c 	add.w	r3, r7, #28
 80022f0:	2200      	movs	r2, #0
 80022f2:	601a      	str	r2, [r3, #0]
 80022f4:	605a      	str	r2, [r3, #4]
 80022f6:	609a      	str	r2, [r3, #8]
 80022f8:	60da      	str	r2, [r3, #12]
 80022fa:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002304:	d14a      	bne.n	800239c <HAL_TIM_Encoder_MspInit+0xb8>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002306:	2300      	movs	r3, #0
 8002308:	61bb      	str	r3, [r7, #24]
 800230a:	4b3f      	ldr	r3, [pc, #252]	; (8002408 <HAL_TIM_Encoder_MspInit+0x124>)
 800230c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800230e:	4a3e      	ldr	r2, [pc, #248]	; (8002408 <HAL_TIM_Encoder_MspInit+0x124>)
 8002310:	f043 0301 	orr.w	r3, r3, #1
 8002314:	6413      	str	r3, [r2, #64]	; 0x40
 8002316:	4b3c      	ldr	r3, [pc, #240]	; (8002408 <HAL_TIM_Encoder_MspInit+0x124>)
 8002318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800231a:	f003 0301 	and.w	r3, r3, #1
 800231e:	61bb      	str	r3, [r7, #24]
 8002320:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002322:	2300      	movs	r3, #0
 8002324:	617b      	str	r3, [r7, #20]
 8002326:	4b38      	ldr	r3, [pc, #224]	; (8002408 <HAL_TIM_Encoder_MspInit+0x124>)
 8002328:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800232a:	4a37      	ldr	r2, [pc, #220]	; (8002408 <HAL_TIM_Encoder_MspInit+0x124>)
 800232c:	f043 0301 	orr.w	r3, r3, #1
 8002330:	6313      	str	r3, [r2, #48]	; 0x30
 8002332:	4b35      	ldr	r3, [pc, #212]	; (8002408 <HAL_TIM_Encoder_MspInit+0x124>)
 8002334:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002336:	f003 0301 	and.w	r3, r3, #1
 800233a:	617b      	str	r3, [r7, #20]
 800233c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800233e:	2300      	movs	r3, #0
 8002340:	613b      	str	r3, [r7, #16]
 8002342:	4b31      	ldr	r3, [pc, #196]	; (8002408 <HAL_TIM_Encoder_MspInit+0x124>)
 8002344:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002346:	4a30      	ldr	r2, [pc, #192]	; (8002408 <HAL_TIM_Encoder_MspInit+0x124>)
 8002348:	f043 0302 	orr.w	r3, r3, #2
 800234c:	6313      	str	r3, [r2, #48]	; 0x30
 800234e:	4b2e      	ldr	r3, [pc, #184]	; (8002408 <HAL_TIM_Encoder_MspInit+0x124>)
 8002350:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002352:	f003 0302 	and.w	r3, r3, #2
 8002356:	613b      	str	r3, [r7, #16]
 8002358:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800235a:	2320      	movs	r3, #32
 800235c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800235e:	2302      	movs	r3, #2
 8002360:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002362:	2300      	movs	r3, #0
 8002364:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002366:	2300      	movs	r3, #0
 8002368:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800236a:	2301      	movs	r3, #1
 800236c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800236e:	f107 031c 	add.w	r3, r7, #28
 8002372:	4619      	mov	r1, r3
 8002374:	4825      	ldr	r0, [pc, #148]	; (800240c <HAL_TIM_Encoder_MspInit+0x128>)
 8002376:	f000 ffff 	bl	8003378 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800237a:	2308      	movs	r3, #8
 800237c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800237e:	2302      	movs	r3, #2
 8002380:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002382:	2300      	movs	r3, #0
 8002384:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002386:	2300      	movs	r3, #0
 8002388:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800238a:	2301      	movs	r3, #1
 800238c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800238e:	f107 031c 	add.w	r3, r7, #28
 8002392:	4619      	mov	r1, r3
 8002394:	481e      	ldr	r0, [pc, #120]	; (8002410 <HAL_TIM_Encoder_MspInit+0x12c>)
 8002396:	f000 ffef 	bl	8003378 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 800239a:	e030      	b.n	80023fe <HAL_TIM_Encoder_MspInit+0x11a>
  else if(htim_encoder->Instance==TIM5)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	4a1c      	ldr	r2, [pc, #112]	; (8002414 <HAL_TIM_Encoder_MspInit+0x130>)
 80023a2:	4293      	cmp	r3, r2
 80023a4:	d12b      	bne.n	80023fe <HAL_TIM_Encoder_MspInit+0x11a>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80023a6:	2300      	movs	r3, #0
 80023a8:	60fb      	str	r3, [r7, #12]
 80023aa:	4b17      	ldr	r3, [pc, #92]	; (8002408 <HAL_TIM_Encoder_MspInit+0x124>)
 80023ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ae:	4a16      	ldr	r2, [pc, #88]	; (8002408 <HAL_TIM_Encoder_MspInit+0x124>)
 80023b0:	f043 0308 	orr.w	r3, r3, #8
 80023b4:	6413      	str	r3, [r2, #64]	; 0x40
 80023b6:	4b14      	ldr	r3, [pc, #80]	; (8002408 <HAL_TIM_Encoder_MspInit+0x124>)
 80023b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ba:	f003 0308 	and.w	r3, r3, #8
 80023be:	60fb      	str	r3, [r7, #12]
 80023c0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023c2:	2300      	movs	r3, #0
 80023c4:	60bb      	str	r3, [r7, #8]
 80023c6:	4b10      	ldr	r3, [pc, #64]	; (8002408 <HAL_TIM_Encoder_MspInit+0x124>)
 80023c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ca:	4a0f      	ldr	r2, [pc, #60]	; (8002408 <HAL_TIM_Encoder_MspInit+0x124>)
 80023cc:	f043 0301 	orr.w	r3, r3, #1
 80023d0:	6313      	str	r3, [r2, #48]	; 0x30
 80023d2:	4b0d      	ldr	r3, [pc, #52]	; (8002408 <HAL_TIM_Encoder_MspInit+0x124>)
 80023d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023d6:	f003 0301 	and.w	r3, r3, #1
 80023da:	60bb      	str	r3, [r7, #8]
 80023dc:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80023de:	2303      	movs	r3, #3
 80023e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023e2:	2302      	movs	r3, #2
 80023e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023e6:	2300      	movs	r3, #0
 80023e8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023ea:	2300      	movs	r3, #0
 80023ec:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80023ee:	2302      	movs	r3, #2
 80023f0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023f2:	f107 031c 	add.w	r3, r7, #28
 80023f6:	4619      	mov	r1, r3
 80023f8:	4804      	ldr	r0, [pc, #16]	; (800240c <HAL_TIM_Encoder_MspInit+0x128>)
 80023fa:	f000 ffbd 	bl	8003378 <HAL_GPIO_Init>
}
 80023fe:	bf00      	nop
 8002400:	3730      	adds	r7, #48	; 0x30
 8002402:	46bd      	mov	sp, r7
 8002404:	bd80      	pop	{r7, pc}
 8002406:	bf00      	nop
 8002408:	40023800 	.word	0x40023800
 800240c:	40020000 	.word	0x40020000
 8002410:	40020400 	.word	0x40020400
 8002414:	40000c00 	.word	0x40000c00

08002418 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b088      	sub	sp, #32
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002420:	f107 030c 	add.w	r3, r7, #12
 8002424:	2200      	movs	r2, #0
 8002426:	601a      	str	r2, [r3, #0]
 8002428:	605a      	str	r2, [r3, #4]
 800242a:	609a      	str	r2, [r3, #8]
 800242c:	60da      	str	r2, [r3, #12]
 800242e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	4a12      	ldr	r2, [pc, #72]	; (8002480 <HAL_TIM_MspPostInit+0x68>)
 8002436:	4293      	cmp	r3, r2
 8002438:	d11e      	bne.n	8002478 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800243a:	2300      	movs	r3, #0
 800243c:	60bb      	str	r3, [r7, #8]
 800243e:	4b11      	ldr	r3, [pc, #68]	; (8002484 <HAL_TIM_MspPostInit+0x6c>)
 8002440:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002442:	4a10      	ldr	r2, [pc, #64]	; (8002484 <HAL_TIM_MspPostInit+0x6c>)
 8002444:	f043 0310 	orr.w	r3, r3, #16
 8002448:	6313      	str	r3, [r2, #48]	; 0x30
 800244a:	4b0e      	ldr	r3, [pc, #56]	; (8002484 <HAL_TIM_MspPostInit+0x6c>)
 800244c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800244e:	f003 0310 	and.w	r3, r3, #16
 8002452:	60bb      	str	r3, [r7, #8]
 8002454:	68bb      	ldr	r3, [r7, #8]
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_14;
 8002456:	f44f 43d4 	mov.w	r3, #27136	; 0x6a00
 800245a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800245c:	2302      	movs	r3, #2
 800245e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002460:	2300      	movs	r3, #0
 8002462:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002464:	2300      	movs	r3, #0
 8002466:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002468:	2301      	movs	r3, #1
 800246a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800246c:	f107 030c 	add.w	r3, r7, #12
 8002470:	4619      	mov	r1, r3
 8002472:	4805      	ldr	r0, [pc, #20]	; (8002488 <HAL_TIM_MspPostInit+0x70>)
 8002474:	f000 ff80 	bl	8003378 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002478:	bf00      	nop
 800247a:	3720      	adds	r7, #32
 800247c:	46bd      	mov	sp, r7
 800247e:	bd80      	pop	{r7, pc}
 8002480:	40010000 	.word	0x40010000
 8002484:	40023800 	.word	0x40023800
 8002488:	40021000 	.word	0x40021000

0800248c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b08a      	sub	sp, #40	; 0x28
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002494:	f107 0314 	add.w	r3, r7, #20
 8002498:	2200      	movs	r2, #0
 800249a:	601a      	str	r2, [r3, #0]
 800249c:	605a      	str	r2, [r3, #4]
 800249e:	609a      	str	r2, [r3, #8]
 80024a0:	60da      	str	r2, [r3, #12]
 80024a2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4a34      	ldr	r2, [pc, #208]	; (800257c <HAL_UART_MspInit+0xf0>)
 80024aa:	4293      	cmp	r3, r2
 80024ac:	d161      	bne.n	8002572 <HAL_UART_MspInit+0xe6>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80024ae:	2300      	movs	r3, #0
 80024b0:	613b      	str	r3, [r7, #16]
 80024b2:	4b33      	ldr	r3, [pc, #204]	; (8002580 <HAL_UART_MspInit+0xf4>)
 80024b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024b6:	4a32      	ldr	r2, [pc, #200]	; (8002580 <HAL_UART_MspInit+0xf4>)
 80024b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80024bc:	6413      	str	r3, [r2, #64]	; 0x40
 80024be:	4b30      	ldr	r3, [pc, #192]	; (8002580 <HAL_UART_MspInit+0xf4>)
 80024c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024c6:	613b      	str	r3, [r7, #16]
 80024c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024ca:	2300      	movs	r3, #0
 80024cc:	60fb      	str	r3, [r7, #12]
 80024ce:	4b2c      	ldr	r3, [pc, #176]	; (8002580 <HAL_UART_MspInit+0xf4>)
 80024d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024d2:	4a2b      	ldr	r2, [pc, #172]	; (8002580 <HAL_UART_MspInit+0xf4>)
 80024d4:	f043 0301 	orr.w	r3, r3, #1
 80024d8:	6313      	str	r3, [r2, #48]	; 0x30
 80024da:	4b29      	ldr	r3, [pc, #164]	; (8002580 <HAL_UART_MspInit+0xf4>)
 80024dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024de:	f003 0301 	and.w	r3, r3, #1
 80024e2:	60fb      	str	r3, [r7, #12]
 80024e4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80024e6:	230c      	movs	r3, #12
 80024e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024ea:	2302      	movs	r3, #2
 80024ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024ee:	2300      	movs	r3, #0
 80024f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024f2:	2303      	movs	r3, #3
 80024f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80024f6:	2307      	movs	r3, #7
 80024f8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024fa:	f107 0314 	add.w	r3, r7, #20
 80024fe:	4619      	mov	r1, r3
 8002500:	4820      	ldr	r0, [pc, #128]	; (8002584 <HAL_UART_MspInit+0xf8>)
 8002502:	f000 ff39 	bl	8003378 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8002506:	4b20      	ldr	r3, [pc, #128]	; (8002588 <HAL_UART_MspInit+0xfc>)
 8002508:	4a20      	ldr	r2, [pc, #128]	; (800258c <HAL_UART_MspInit+0x100>)
 800250a:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 800250c:	4b1e      	ldr	r3, [pc, #120]	; (8002588 <HAL_UART_MspInit+0xfc>)
 800250e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002512:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002514:	4b1c      	ldr	r3, [pc, #112]	; (8002588 <HAL_UART_MspInit+0xfc>)
 8002516:	2240      	movs	r2, #64	; 0x40
 8002518:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800251a:	4b1b      	ldr	r3, [pc, #108]	; (8002588 <HAL_UART_MspInit+0xfc>)
 800251c:	2200      	movs	r2, #0
 800251e:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002520:	4b19      	ldr	r3, [pc, #100]	; (8002588 <HAL_UART_MspInit+0xfc>)
 8002522:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002526:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002528:	4b17      	ldr	r3, [pc, #92]	; (8002588 <HAL_UART_MspInit+0xfc>)
 800252a:	2200      	movs	r2, #0
 800252c:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800252e:	4b16      	ldr	r3, [pc, #88]	; (8002588 <HAL_UART_MspInit+0xfc>)
 8002530:	2200      	movs	r2, #0
 8002532:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8002534:	4b14      	ldr	r3, [pc, #80]	; (8002588 <HAL_UART_MspInit+0xfc>)
 8002536:	2200      	movs	r2, #0
 8002538:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800253a:	4b13      	ldr	r3, [pc, #76]	; (8002588 <HAL_UART_MspInit+0xfc>)
 800253c:	2200      	movs	r2, #0
 800253e:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002540:	4b11      	ldr	r3, [pc, #68]	; (8002588 <HAL_UART_MspInit+0xfc>)
 8002542:	2200      	movs	r2, #0
 8002544:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002546:	4810      	ldr	r0, [pc, #64]	; (8002588 <HAL_UART_MspInit+0xfc>)
 8002548:	f000 fb14 	bl	8002b74 <HAL_DMA_Init>
 800254c:	4603      	mov	r3, r0
 800254e:	2b00      	cmp	r3, #0
 8002550:	d001      	beq.n	8002556 <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 8002552:	f7ff fd2b 	bl	8001fac <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	4a0b      	ldr	r2, [pc, #44]	; (8002588 <HAL_UART_MspInit+0xfc>)
 800255a:	639a      	str	r2, [r3, #56]	; 0x38
 800255c:	4a0a      	ldr	r2, [pc, #40]	; (8002588 <HAL_UART_MspInit+0xfc>)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002562:	2200      	movs	r2, #0
 8002564:	2100      	movs	r1, #0
 8002566:	2026      	movs	r0, #38	; 0x26
 8002568:	f000 facd 	bl	8002b06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800256c:	2026      	movs	r0, #38	; 0x26
 800256e:	f000 fae6 	bl	8002b3e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002572:	bf00      	nop
 8002574:	3728      	adds	r7, #40	; 0x28
 8002576:	46bd      	mov	sp, r7
 8002578:	bd80      	pop	{r7, pc}
 800257a:	bf00      	nop
 800257c:	40004400 	.word	0x40004400
 8002580:	40023800 	.word	0x40023800
 8002584:	40020000 	.word	0x40020000
 8002588:	2000043c 	.word	0x2000043c
 800258c:	400260a0 	.word	0x400260a0

08002590 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002590:	b480      	push	{r7}
 8002592:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002594:	e7fe      	b.n	8002594 <NMI_Handler+0x4>

08002596 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002596:	b480      	push	{r7}
 8002598:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800259a:	e7fe      	b.n	800259a <HardFault_Handler+0x4>

0800259c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800259c:	b480      	push	{r7}
 800259e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80025a0:	e7fe      	b.n	80025a0 <MemManage_Handler+0x4>

080025a2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80025a2:	b480      	push	{r7}
 80025a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80025a6:	e7fe      	b.n	80025a6 <BusFault_Handler+0x4>

080025a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80025a8:	b480      	push	{r7}
 80025aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80025ac:	e7fe      	b.n	80025ac <UsageFault_Handler+0x4>

080025ae <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80025ae:	b480      	push	{r7}
 80025b0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80025b2:	bf00      	nop
 80025b4:	46bd      	mov	sp, r7
 80025b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ba:	4770      	bx	lr

080025bc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80025bc:	b480      	push	{r7}
 80025be:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80025c0:	bf00      	nop
 80025c2:	46bd      	mov	sp, r7
 80025c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c8:	4770      	bx	lr

080025ca <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80025ca:	b480      	push	{r7}
 80025cc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80025ce:	bf00      	nop
 80025d0:	46bd      	mov	sp, r7
 80025d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d6:	4770      	bx	lr

080025d8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80025dc:	f000 f974 	bl	80028c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80025e0:	bf00      	nop
 80025e2:	bd80      	pop	{r7, pc}

080025e4 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80025e8:	4802      	ldr	r0, [pc, #8]	; (80025f4 <DMA1_Stream6_IRQHandler+0x10>)
 80025ea:	f000 fc5b 	bl	8002ea4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 80025ee:	bf00      	nop
 80025f0:	bd80      	pop	{r7, pc}
 80025f2:	bf00      	nop
 80025f4:	2000043c 	.word	0x2000043c

080025f8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80025fc:	4802      	ldr	r0, [pc, #8]	; (8002608 <TIM3_IRQHandler+0x10>)
 80025fe:	f001 ffa1 	bl	8004544 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002602:	bf00      	nop
 8002604:	bd80      	pop	{r7, pc}
 8002606:	bf00      	nop
 8002608:	20000364 	.word	0x20000364

0800260c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002610:	4802      	ldr	r0, [pc, #8]	; (800261c <USART2_IRQHandler+0x10>)
 8002612:	f002 fecb 	bl	80053ac <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002616:	bf00      	nop
 8002618:	bd80      	pop	{r7, pc}
 800261a:	bf00      	nop
 800261c:	200003f4 	.word	0x200003f4

08002620 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002620:	b480      	push	{r7}
 8002622:	af00      	add	r7, sp, #0
  return 1;
 8002624:	2301      	movs	r3, #1
}
 8002626:	4618      	mov	r0, r3
 8002628:	46bd      	mov	sp, r7
 800262a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262e:	4770      	bx	lr

08002630 <_kill>:

int _kill(int pid, int sig)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	b082      	sub	sp, #8
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
 8002638:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800263a:	f004 fea7 	bl	800738c <__errno>
 800263e:	4603      	mov	r3, r0
 8002640:	2216      	movs	r2, #22
 8002642:	601a      	str	r2, [r3, #0]
  return -1;
 8002644:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002648:	4618      	mov	r0, r3
 800264a:	3708      	adds	r7, #8
 800264c:	46bd      	mov	sp, r7
 800264e:	bd80      	pop	{r7, pc}

08002650 <_exit>:

void _exit (int status)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b082      	sub	sp, #8
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002658:	f04f 31ff 	mov.w	r1, #4294967295
 800265c:	6878      	ldr	r0, [r7, #4]
 800265e:	f7ff ffe7 	bl	8002630 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002662:	e7fe      	b.n	8002662 <_exit+0x12>

08002664 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b086      	sub	sp, #24
 8002668:	af00      	add	r7, sp, #0
 800266a:	60f8      	str	r0, [r7, #12]
 800266c:	60b9      	str	r1, [r7, #8]
 800266e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002670:	2300      	movs	r3, #0
 8002672:	617b      	str	r3, [r7, #20]
 8002674:	e00a      	b.n	800268c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002676:	f3af 8000 	nop.w
 800267a:	4601      	mov	r1, r0
 800267c:	68bb      	ldr	r3, [r7, #8]
 800267e:	1c5a      	adds	r2, r3, #1
 8002680:	60ba      	str	r2, [r7, #8]
 8002682:	b2ca      	uxtb	r2, r1
 8002684:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002686:	697b      	ldr	r3, [r7, #20]
 8002688:	3301      	adds	r3, #1
 800268a:	617b      	str	r3, [r7, #20]
 800268c:	697a      	ldr	r2, [r7, #20]
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	429a      	cmp	r2, r3
 8002692:	dbf0      	blt.n	8002676 <_read+0x12>
  }

  return len;
 8002694:	687b      	ldr	r3, [r7, #4]
}
 8002696:	4618      	mov	r0, r3
 8002698:	3718      	adds	r7, #24
 800269a:	46bd      	mov	sp, r7
 800269c:	bd80      	pop	{r7, pc}

0800269e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800269e:	b580      	push	{r7, lr}
 80026a0:	b086      	sub	sp, #24
 80026a2:	af00      	add	r7, sp, #0
 80026a4:	60f8      	str	r0, [r7, #12]
 80026a6:	60b9      	str	r1, [r7, #8]
 80026a8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026aa:	2300      	movs	r3, #0
 80026ac:	617b      	str	r3, [r7, #20]
 80026ae:	e009      	b.n	80026c4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80026b0:	68bb      	ldr	r3, [r7, #8]
 80026b2:	1c5a      	adds	r2, r3, #1
 80026b4:	60ba      	str	r2, [r7, #8]
 80026b6:	781b      	ldrb	r3, [r3, #0]
 80026b8:	4618      	mov	r0, r3
 80026ba:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026be:	697b      	ldr	r3, [r7, #20]
 80026c0:	3301      	adds	r3, #1
 80026c2:	617b      	str	r3, [r7, #20]
 80026c4:	697a      	ldr	r2, [r7, #20]
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	429a      	cmp	r2, r3
 80026ca:	dbf1      	blt.n	80026b0 <_write+0x12>
  }
  return len;
 80026cc:	687b      	ldr	r3, [r7, #4]
}
 80026ce:	4618      	mov	r0, r3
 80026d0:	3718      	adds	r7, #24
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bd80      	pop	{r7, pc}

080026d6 <_close>:

int _close(int file)
{
 80026d6:	b480      	push	{r7}
 80026d8:	b083      	sub	sp, #12
 80026da:	af00      	add	r7, sp, #0
 80026dc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80026de:	f04f 33ff 	mov.w	r3, #4294967295
}
 80026e2:	4618      	mov	r0, r3
 80026e4:	370c      	adds	r7, #12
 80026e6:	46bd      	mov	sp, r7
 80026e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ec:	4770      	bx	lr

080026ee <_fstat>:


int _fstat(int file, struct stat *st)
{
 80026ee:	b480      	push	{r7}
 80026f0:	b083      	sub	sp, #12
 80026f2:	af00      	add	r7, sp, #0
 80026f4:	6078      	str	r0, [r7, #4]
 80026f6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80026fe:	605a      	str	r2, [r3, #4]
  return 0;
 8002700:	2300      	movs	r3, #0
}
 8002702:	4618      	mov	r0, r3
 8002704:	370c      	adds	r7, #12
 8002706:	46bd      	mov	sp, r7
 8002708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270c:	4770      	bx	lr

0800270e <_isatty>:

int _isatty(int file)
{
 800270e:	b480      	push	{r7}
 8002710:	b083      	sub	sp, #12
 8002712:	af00      	add	r7, sp, #0
 8002714:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002716:	2301      	movs	r3, #1
}
 8002718:	4618      	mov	r0, r3
 800271a:	370c      	adds	r7, #12
 800271c:	46bd      	mov	sp, r7
 800271e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002722:	4770      	bx	lr

08002724 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002724:	b480      	push	{r7}
 8002726:	b085      	sub	sp, #20
 8002728:	af00      	add	r7, sp, #0
 800272a:	60f8      	str	r0, [r7, #12]
 800272c:	60b9      	str	r1, [r7, #8]
 800272e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002730:	2300      	movs	r3, #0
}
 8002732:	4618      	mov	r0, r3
 8002734:	3714      	adds	r7, #20
 8002736:	46bd      	mov	sp, r7
 8002738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273c:	4770      	bx	lr
	...

08002740 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b086      	sub	sp, #24
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002748:	4a14      	ldr	r2, [pc, #80]	; (800279c <_sbrk+0x5c>)
 800274a:	4b15      	ldr	r3, [pc, #84]	; (80027a0 <_sbrk+0x60>)
 800274c:	1ad3      	subs	r3, r2, r3
 800274e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002750:	697b      	ldr	r3, [r7, #20]
 8002752:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002754:	4b13      	ldr	r3, [pc, #76]	; (80027a4 <_sbrk+0x64>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	2b00      	cmp	r3, #0
 800275a:	d102      	bne.n	8002762 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800275c:	4b11      	ldr	r3, [pc, #68]	; (80027a4 <_sbrk+0x64>)
 800275e:	4a12      	ldr	r2, [pc, #72]	; (80027a8 <_sbrk+0x68>)
 8002760:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002762:	4b10      	ldr	r3, [pc, #64]	; (80027a4 <_sbrk+0x64>)
 8002764:	681a      	ldr	r2, [r3, #0]
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	4413      	add	r3, r2
 800276a:	693a      	ldr	r2, [r7, #16]
 800276c:	429a      	cmp	r2, r3
 800276e:	d207      	bcs.n	8002780 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002770:	f004 fe0c 	bl	800738c <__errno>
 8002774:	4603      	mov	r3, r0
 8002776:	220c      	movs	r2, #12
 8002778:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800277a:	f04f 33ff 	mov.w	r3, #4294967295
 800277e:	e009      	b.n	8002794 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002780:	4b08      	ldr	r3, [pc, #32]	; (80027a4 <_sbrk+0x64>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002786:	4b07      	ldr	r3, [pc, #28]	; (80027a4 <_sbrk+0x64>)
 8002788:	681a      	ldr	r2, [r3, #0]
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	4413      	add	r3, r2
 800278e:	4a05      	ldr	r2, [pc, #20]	; (80027a4 <_sbrk+0x64>)
 8002790:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002792:	68fb      	ldr	r3, [r7, #12]
}
 8002794:	4618      	mov	r0, r3
 8002796:	3718      	adds	r7, #24
 8002798:	46bd      	mov	sp, r7
 800279a:	bd80      	pop	{r7, pc}
 800279c:	20020000 	.word	0x20020000
 80027a0:	00000400 	.word	0x00000400
 80027a4:	20000508 	.word	0x20000508
 80027a8:	20000660 	.word	0x20000660

080027ac <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80027ac:	b480      	push	{r7}
 80027ae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80027b0:	4b06      	ldr	r3, [pc, #24]	; (80027cc <SystemInit+0x20>)
 80027b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027b6:	4a05      	ldr	r2, [pc, #20]	; (80027cc <SystemInit+0x20>)
 80027b8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80027bc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80027c0:	bf00      	nop
 80027c2:	46bd      	mov	sp, r7
 80027c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c8:	4770      	bx	lr
 80027ca:	bf00      	nop
 80027cc:	e000ed00 	.word	0xe000ed00

080027d0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80027d0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002808 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80027d4:	f7ff ffea 	bl	80027ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80027d8:	480c      	ldr	r0, [pc, #48]	; (800280c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80027da:	490d      	ldr	r1, [pc, #52]	; (8002810 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80027dc:	4a0d      	ldr	r2, [pc, #52]	; (8002814 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80027de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80027e0:	e002      	b.n	80027e8 <LoopCopyDataInit>

080027e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80027e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80027e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80027e6:	3304      	adds	r3, #4

080027e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80027e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80027ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80027ec:	d3f9      	bcc.n	80027e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80027ee:	4a0a      	ldr	r2, [pc, #40]	; (8002818 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80027f0:	4c0a      	ldr	r4, [pc, #40]	; (800281c <LoopFillZerobss+0x22>)
  movs r3, #0
 80027f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80027f4:	e001      	b.n	80027fa <LoopFillZerobss>

080027f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80027f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80027f8:	3204      	adds	r2, #4

080027fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80027fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80027fc:	d3fb      	bcc.n	80027f6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80027fe:	f004 fdcb 	bl	8007398 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002802:	f7fe ff33 	bl	800166c <main>
  bx  lr    
 8002806:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002808:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800280c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002810:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 8002814:	0800d2d0 	.word	0x0800d2d0
  ldr r2, =_sbss
 8002818:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 800281c:	2000065c 	.word	0x2000065c

08002820 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002820:	e7fe      	b.n	8002820 <ADC_IRQHandler>
	...

08002824 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002828:	4b0e      	ldr	r3, [pc, #56]	; (8002864 <HAL_Init+0x40>)
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	4a0d      	ldr	r2, [pc, #52]	; (8002864 <HAL_Init+0x40>)
 800282e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002832:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002834:	4b0b      	ldr	r3, [pc, #44]	; (8002864 <HAL_Init+0x40>)
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	4a0a      	ldr	r2, [pc, #40]	; (8002864 <HAL_Init+0x40>)
 800283a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800283e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002840:	4b08      	ldr	r3, [pc, #32]	; (8002864 <HAL_Init+0x40>)
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	4a07      	ldr	r2, [pc, #28]	; (8002864 <HAL_Init+0x40>)
 8002846:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800284a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800284c:	2003      	movs	r0, #3
 800284e:	f000 f94f 	bl	8002af0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002852:	200f      	movs	r0, #15
 8002854:	f000 f808 	bl	8002868 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002858:	f7ff fcde 	bl	8002218 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800285c:	2300      	movs	r3, #0
}
 800285e:	4618      	mov	r0, r3
 8002860:	bd80      	pop	{r7, pc}
 8002862:	bf00      	nop
 8002864:	40023c00 	.word	0x40023c00

08002868 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b082      	sub	sp, #8
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002870:	4b12      	ldr	r3, [pc, #72]	; (80028bc <HAL_InitTick+0x54>)
 8002872:	681a      	ldr	r2, [r3, #0]
 8002874:	4b12      	ldr	r3, [pc, #72]	; (80028c0 <HAL_InitTick+0x58>)
 8002876:	781b      	ldrb	r3, [r3, #0]
 8002878:	4619      	mov	r1, r3
 800287a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800287e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002882:	fbb2 f3f3 	udiv	r3, r2, r3
 8002886:	4618      	mov	r0, r3
 8002888:	f000 f967 	bl	8002b5a <HAL_SYSTICK_Config>
 800288c:	4603      	mov	r3, r0
 800288e:	2b00      	cmp	r3, #0
 8002890:	d001      	beq.n	8002896 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002892:	2301      	movs	r3, #1
 8002894:	e00e      	b.n	80028b4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	2b0f      	cmp	r3, #15
 800289a:	d80a      	bhi.n	80028b2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800289c:	2200      	movs	r2, #0
 800289e:	6879      	ldr	r1, [r7, #4]
 80028a0:	f04f 30ff 	mov.w	r0, #4294967295
 80028a4:	f000 f92f 	bl	8002b06 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80028a8:	4a06      	ldr	r2, [pc, #24]	; (80028c4 <HAL_InitTick+0x5c>)
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80028ae:	2300      	movs	r3, #0
 80028b0:	e000      	b.n	80028b4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80028b2:	2301      	movs	r3, #1
}
 80028b4:	4618      	mov	r0, r3
 80028b6:	3708      	adds	r7, #8
 80028b8:	46bd      	mov	sp, r7
 80028ba:	bd80      	pop	{r7, pc}
 80028bc:	20000000 	.word	0x20000000
 80028c0:	20000008 	.word	0x20000008
 80028c4:	20000004 	.word	0x20000004

080028c8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80028c8:	b480      	push	{r7}
 80028ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80028cc:	4b06      	ldr	r3, [pc, #24]	; (80028e8 <HAL_IncTick+0x20>)
 80028ce:	781b      	ldrb	r3, [r3, #0]
 80028d0:	461a      	mov	r2, r3
 80028d2:	4b06      	ldr	r3, [pc, #24]	; (80028ec <HAL_IncTick+0x24>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	4413      	add	r3, r2
 80028d8:	4a04      	ldr	r2, [pc, #16]	; (80028ec <HAL_IncTick+0x24>)
 80028da:	6013      	str	r3, [r2, #0]
}
 80028dc:	bf00      	nop
 80028de:	46bd      	mov	sp, r7
 80028e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e4:	4770      	bx	lr
 80028e6:	bf00      	nop
 80028e8:	20000008 	.word	0x20000008
 80028ec:	2000050c 	.word	0x2000050c

080028f0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80028f0:	b480      	push	{r7}
 80028f2:	af00      	add	r7, sp, #0
  return uwTick;
 80028f4:	4b03      	ldr	r3, [pc, #12]	; (8002904 <HAL_GetTick+0x14>)
 80028f6:	681b      	ldr	r3, [r3, #0]
}
 80028f8:	4618      	mov	r0, r3
 80028fa:	46bd      	mov	sp, r7
 80028fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002900:	4770      	bx	lr
 8002902:	bf00      	nop
 8002904:	2000050c 	.word	0x2000050c

08002908 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	b084      	sub	sp, #16
 800290c:	af00      	add	r7, sp, #0
 800290e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002910:	f7ff ffee 	bl	80028f0 <HAL_GetTick>
 8002914:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002920:	d005      	beq.n	800292e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002922:	4b0a      	ldr	r3, [pc, #40]	; (800294c <HAL_Delay+0x44>)
 8002924:	781b      	ldrb	r3, [r3, #0]
 8002926:	461a      	mov	r2, r3
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	4413      	add	r3, r2
 800292c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800292e:	bf00      	nop
 8002930:	f7ff ffde 	bl	80028f0 <HAL_GetTick>
 8002934:	4602      	mov	r2, r0
 8002936:	68bb      	ldr	r3, [r7, #8]
 8002938:	1ad3      	subs	r3, r2, r3
 800293a:	68fa      	ldr	r2, [r7, #12]
 800293c:	429a      	cmp	r2, r3
 800293e:	d8f7      	bhi.n	8002930 <HAL_Delay+0x28>
  {
  }
}
 8002940:	bf00      	nop
 8002942:	bf00      	nop
 8002944:	3710      	adds	r7, #16
 8002946:	46bd      	mov	sp, r7
 8002948:	bd80      	pop	{r7, pc}
 800294a:	bf00      	nop
 800294c:	20000008 	.word	0x20000008

08002950 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002950:	b480      	push	{r7}
 8002952:	b085      	sub	sp, #20
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	f003 0307 	and.w	r3, r3, #7
 800295e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002960:	4b0c      	ldr	r3, [pc, #48]	; (8002994 <__NVIC_SetPriorityGrouping+0x44>)
 8002962:	68db      	ldr	r3, [r3, #12]
 8002964:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002966:	68ba      	ldr	r2, [r7, #8]
 8002968:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800296c:	4013      	ands	r3, r2
 800296e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002974:	68bb      	ldr	r3, [r7, #8]
 8002976:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002978:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800297c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002980:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002982:	4a04      	ldr	r2, [pc, #16]	; (8002994 <__NVIC_SetPriorityGrouping+0x44>)
 8002984:	68bb      	ldr	r3, [r7, #8]
 8002986:	60d3      	str	r3, [r2, #12]
}
 8002988:	bf00      	nop
 800298a:	3714      	adds	r7, #20
 800298c:	46bd      	mov	sp, r7
 800298e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002992:	4770      	bx	lr
 8002994:	e000ed00 	.word	0xe000ed00

08002998 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002998:	b480      	push	{r7}
 800299a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800299c:	4b04      	ldr	r3, [pc, #16]	; (80029b0 <__NVIC_GetPriorityGrouping+0x18>)
 800299e:	68db      	ldr	r3, [r3, #12]
 80029a0:	0a1b      	lsrs	r3, r3, #8
 80029a2:	f003 0307 	and.w	r3, r3, #7
}
 80029a6:	4618      	mov	r0, r3
 80029a8:	46bd      	mov	sp, r7
 80029aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ae:	4770      	bx	lr
 80029b0:	e000ed00 	.word	0xe000ed00

080029b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029b4:	b480      	push	{r7}
 80029b6:	b083      	sub	sp, #12
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	4603      	mov	r3, r0
 80029bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	db0b      	blt.n	80029de <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80029c6:	79fb      	ldrb	r3, [r7, #7]
 80029c8:	f003 021f 	and.w	r2, r3, #31
 80029cc:	4907      	ldr	r1, [pc, #28]	; (80029ec <__NVIC_EnableIRQ+0x38>)
 80029ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029d2:	095b      	lsrs	r3, r3, #5
 80029d4:	2001      	movs	r0, #1
 80029d6:	fa00 f202 	lsl.w	r2, r0, r2
 80029da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80029de:	bf00      	nop
 80029e0:	370c      	adds	r7, #12
 80029e2:	46bd      	mov	sp, r7
 80029e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e8:	4770      	bx	lr
 80029ea:	bf00      	nop
 80029ec:	e000e100 	.word	0xe000e100

080029f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80029f0:	b480      	push	{r7}
 80029f2:	b083      	sub	sp, #12
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	4603      	mov	r3, r0
 80029f8:	6039      	str	r1, [r7, #0]
 80029fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	db0a      	blt.n	8002a1a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a04:	683b      	ldr	r3, [r7, #0]
 8002a06:	b2da      	uxtb	r2, r3
 8002a08:	490c      	ldr	r1, [pc, #48]	; (8002a3c <__NVIC_SetPriority+0x4c>)
 8002a0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a0e:	0112      	lsls	r2, r2, #4
 8002a10:	b2d2      	uxtb	r2, r2
 8002a12:	440b      	add	r3, r1
 8002a14:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002a18:	e00a      	b.n	8002a30 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a1a:	683b      	ldr	r3, [r7, #0]
 8002a1c:	b2da      	uxtb	r2, r3
 8002a1e:	4908      	ldr	r1, [pc, #32]	; (8002a40 <__NVIC_SetPriority+0x50>)
 8002a20:	79fb      	ldrb	r3, [r7, #7]
 8002a22:	f003 030f 	and.w	r3, r3, #15
 8002a26:	3b04      	subs	r3, #4
 8002a28:	0112      	lsls	r2, r2, #4
 8002a2a:	b2d2      	uxtb	r2, r2
 8002a2c:	440b      	add	r3, r1
 8002a2e:	761a      	strb	r2, [r3, #24]
}
 8002a30:	bf00      	nop
 8002a32:	370c      	adds	r7, #12
 8002a34:	46bd      	mov	sp, r7
 8002a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3a:	4770      	bx	lr
 8002a3c:	e000e100 	.word	0xe000e100
 8002a40:	e000ed00 	.word	0xe000ed00

08002a44 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a44:	b480      	push	{r7}
 8002a46:	b089      	sub	sp, #36	; 0x24
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	60f8      	str	r0, [r7, #12]
 8002a4c:	60b9      	str	r1, [r7, #8]
 8002a4e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	f003 0307 	and.w	r3, r3, #7
 8002a56:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a58:	69fb      	ldr	r3, [r7, #28]
 8002a5a:	f1c3 0307 	rsb	r3, r3, #7
 8002a5e:	2b04      	cmp	r3, #4
 8002a60:	bf28      	it	cs
 8002a62:	2304      	movcs	r3, #4
 8002a64:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a66:	69fb      	ldr	r3, [r7, #28]
 8002a68:	3304      	adds	r3, #4
 8002a6a:	2b06      	cmp	r3, #6
 8002a6c:	d902      	bls.n	8002a74 <NVIC_EncodePriority+0x30>
 8002a6e:	69fb      	ldr	r3, [r7, #28]
 8002a70:	3b03      	subs	r3, #3
 8002a72:	e000      	b.n	8002a76 <NVIC_EncodePriority+0x32>
 8002a74:	2300      	movs	r3, #0
 8002a76:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a78:	f04f 32ff 	mov.w	r2, #4294967295
 8002a7c:	69bb      	ldr	r3, [r7, #24]
 8002a7e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a82:	43da      	mvns	r2, r3
 8002a84:	68bb      	ldr	r3, [r7, #8]
 8002a86:	401a      	ands	r2, r3
 8002a88:	697b      	ldr	r3, [r7, #20]
 8002a8a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a8c:	f04f 31ff 	mov.w	r1, #4294967295
 8002a90:	697b      	ldr	r3, [r7, #20]
 8002a92:	fa01 f303 	lsl.w	r3, r1, r3
 8002a96:	43d9      	mvns	r1, r3
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a9c:	4313      	orrs	r3, r2
         );
}
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	3724      	adds	r7, #36	; 0x24
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa8:	4770      	bx	lr
	...

08002aac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b082      	sub	sp, #8
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	3b01      	subs	r3, #1
 8002ab8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002abc:	d301      	bcc.n	8002ac2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002abe:	2301      	movs	r3, #1
 8002ac0:	e00f      	b.n	8002ae2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002ac2:	4a0a      	ldr	r2, [pc, #40]	; (8002aec <SysTick_Config+0x40>)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	3b01      	subs	r3, #1
 8002ac8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002aca:	210f      	movs	r1, #15
 8002acc:	f04f 30ff 	mov.w	r0, #4294967295
 8002ad0:	f7ff ff8e 	bl	80029f0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002ad4:	4b05      	ldr	r3, [pc, #20]	; (8002aec <SysTick_Config+0x40>)
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002ada:	4b04      	ldr	r3, [pc, #16]	; (8002aec <SysTick_Config+0x40>)
 8002adc:	2207      	movs	r2, #7
 8002ade:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002ae0:	2300      	movs	r3, #0
}
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	3708      	adds	r7, #8
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	bd80      	pop	{r7, pc}
 8002aea:	bf00      	nop
 8002aec:	e000e010 	.word	0xe000e010

08002af0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002af0:	b580      	push	{r7, lr}
 8002af2:	b082      	sub	sp, #8
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002af8:	6878      	ldr	r0, [r7, #4]
 8002afa:	f7ff ff29 	bl	8002950 <__NVIC_SetPriorityGrouping>
}
 8002afe:	bf00      	nop
 8002b00:	3708      	adds	r7, #8
 8002b02:	46bd      	mov	sp, r7
 8002b04:	bd80      	pop	{r7, pc}

08002b06 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002b06:	b580      	push	{r7, lr}
 8002b08:	b086      	sub	sp, #24
 8002b0a:	af00      	add	r7, sp, #0
 8002b0c:	4603      	mov	r3, r0
 8002b0e:	60b9      	str	r1, [r7, #8]
 8002b10:	607a      	str	r2, [r7, #4]
 8002b12:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002b14:	2300      	movs	r3, #0
 8002b16:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002b18:	f7ff ff3e 	bl	8002998 <__NVIC_GetPriorityGrouping>
 8002b1c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002b1e:	687a      	ldr	r2, [r7, #4]
 8002b20:	68b9      	ldr	r1, [r7, #8]
 8002b22:	6978      	ldr	r0, [r7, #20]
 8002b24:	f7ff ff8e 	bl	8002a44 <NVIC_EncodePriority>
 8002b28:	4602      	mov	r2, r0
 8002b2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b2e:	4611      	mov	r1, r2
 8002b30:	4618      	mov	r0, r3
 8002b32:	f7ff ff5d 	bl	80029f0 <__NVIC_SetPriority>
}
 8002b36:	bf00      	nop
 8002b38:	3718      	adds	r7, #24
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	bd80      	pop	{r7, pc}

08002b3e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b3e:	b580      	push	{r7, lr}
 8002b40:	b082      	sub	sp, #8
 8002b42:	af00      	add	r7, sp, #0
 8002b44:	4603      	mov	r3, r0
 8002b46:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002b48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	f7ff ff31 	bl	80029b4 <__NVIC_EnableIRQ>
}
 8002b52:	bf00      	nop
 8002b54:	3708      	adds	r7, #8
 8002b56:	46bd      	mov	sp, r7
 8002b58:	bd80      	pop	{r7, pc}

08002b5a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002b5a:	b580      	push	{r7, lr}
 8002b5c:	b082      	sub	sp, #8
 8002b5e:	af00      	add	r7, sp, #0
 8002b60:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002b62:	6878      	ldr	r0, [r7, #4]
 8002b64:	f7ff ffa2 	bl	8002aac <SysTick_Config>
 8002b68:	4603      	mov	r3, r0
}
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	3708      	adds	r7, #8
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bd80      	pop	{r7, pc}
	...

08002b74 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b086      	sub	sp, #24
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002b80:	f7ff feb6 	bl	80028f0 <HAL_GetTick>
 8002b84:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d101      	bne.n	8002b90 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002b8c:	2301      	movs	r3, #1
 8002b8e:	e099      	b.n	8002cc4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	2202      	movs	r2, #2
 8002b94:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	681a      	ldr	r2, [r3, #0]
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f022 0201 	bic.w	r2, r2, #1
 8002bae:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002bb0:	e00f      	b.n	8002bd2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002bb2:	f7ff fe9d 	bl	80028f0 <HAL_GetTick>
 8002bb6:	4602      	mov	r2, r0
 8002bb8:	693b      	ldr	r3, [r7, #16]
 8002bba:	1ad3      	subs	r3, r2, r3
 8002bbc:	2b05      	cmp	r3, #5
 8002bbe:	d908      	bls.n	8002bd2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	2220      	movs	r2, #32
 8002bc4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	2203      	movs	r2, #3
 8002bca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002bce:	2303      	movs	r3, #3
 8002bd0:	e078      	b.n	8002cc4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f003 0301 	and.w	r3, r3, #1
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d1e8      	bne.n	8002bb2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002be8:	697a      	ldr	r2, [r7, #20]
 8002bea:	4b38      	ldr	r3, [pc, #224]	; (8002ccc <HAL_DMA_Init+0x158>)
 8002bec:	4013      	ands	r3, r2
 8002bee:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	685a      	ldr	r2, [r3, #4]
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	689b      	ldr	r3, [r3, #8]
 8002bf8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002bfe:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	691b      	ldr	r3, [r3, #16]
 8002c04:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c0a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	699b      	ldr	r3, [r3, #24]
 8002c10:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c16:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	6a1b      	ldr	r3, [r3, #32]
 8002c1c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002c1e:	697a      	ldr	r2, [r7, #20]
 8002c20:	4313      	orrs	r3, r2
 8002c22:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c28:	2b04      	cmp	r3, #4
 8002c2a:	d107      	bne.n	8002c3c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c34:	4313      	orrs	r3, r2
 8002c36:	697a      	ldr	r2, [r7, #20]
 8002c38:	4313      	orrs	r3, r2
 8002c3a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	697a      	ldr	r2, [r7, #20]
 8002c42:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	695b      	ldr	r3, [r3, #20]
 8002c4a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002c4c:	697b      	ldr	r3, [r7, #20]
 8002c4e:	f023 0307 	bic.w	r3, r3, #7
 8002c52:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c58:	697a      	ldr	r2, [r7, #20]
 8002c5a:	4313      	orrs	r3, r2
 8002c5c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c62:	2b04      	cmp	r3, #4
 8002c64:	d117      	bne.n	8002c96 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c6a:	697a      	ldr	r2, [r7, #20]
 8002c6c:	4313      	orrs	r3, r2
 8002c6e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d00e      	beq.n	8002c96 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002c78:	6878      	ldr	r0, [r7, #4]
 8002c7a:	f000 fb01 	bl	8003280 <DMA_CheckFifoParam>
 8002c7e:	4603      	mov	r3, r0
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d008      	beq.n	8002c96 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	2240      	movs	r2, #64	; 0x40
 8002c88:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	2201      	movs	r2, #1
 8002c8e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002c92:	2301      	movs	r3, #1
 8002c94:	e016      	b.n	8002cc4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	697a      	ldr	r2, [r7, #20]
 8002c9c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002c9e:	6878      	ldr	r0, [r7, #4]
 8002ca0:	f000 fab8 	bl	8003214 <DMA_CalcBaseAndBitshift>
 8002ca4:	4603      	mov	r3, r0
 8002ca6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cac:	223f      	movs	r2, #63	; 0x3f
 8002cae:	409a      	lsls	r2, r3
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	2201      	movs	r2, #1
 8002cbe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002cc2:	2300      	movs	r3, #0
}
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	3718      	adds	r7, #24
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	bd80      	pop	{r7, pc}
 8002ccc:	f010803f 	.word	0xf010803f

08002cd0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b086      	sub	sp, #24
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	60f8      	str	r0, [r7, #12]
 8002cd8:	60b9      	str	r1, [r7, #8]
 8002cda:	607a      	str	r2, [r7, #4]
 8002cdc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002cde:	2300      	movs	r3, #0
 8002ce0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ce6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002cee:	2b01      	cmp	r3, #1
 8002cf0:	d101      	bne.n	8002cf6 <HAL_DMA_Start_IT+0x26>
 8002cf2:	2302      	movs	r3, #2
 8002cf4:	e040      	b.n	8002d78 <HAL_DMA_Start_IT+0xa8>
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	2201      	movs	r2, #1
 8002cfa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002d04:	b2db      	uxtb	r3, r3
 8002d06:	2b01      	cmp	r3, #1
 8002d08:	d12f      	bne.n	8002d6a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	2202      	movs	r2, #2
 8002d0e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	2200      	movs	r2, #0
 8002d16:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	687a      	ldr	r2, [r7, #4]
 8002d1c:	68b9      	ldr	r1, [r7, #8]
 8002d1e:	68f8      	ldr	r0, [r7, #12]
 8002d20:	f000 fa4a 	bl	80031b8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d28:	223f      	movs	r2, #63	; 0x3f
 8002d2a:	409a      	lsls	r2, r3
 8002d2c:	693b      	ldr	r3, [r7, #16]
 8002d2e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	681a      	ldr	r2, [r3, #0]
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f042 0216 	orr.w	r2, r2, #22
 8002d3e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d007      	beq.n	8002d58 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	681a      	ldr	r2, [r3, #0]
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f042 0208 	orr.w	r2, r2, #8
 8002d56:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	681a      	ldr	r2, [r3, #0]
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f042 0201 	orr.w	r2, r2, #1
 8002d66:	601a      	str	r2, [r3, #0]
 8002d68:	e005      	b.n	8002d76 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002d72:	2302      	movs	r3, #2
 8002d74:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002d76:	7dfb      	ldrb	r3, [r7, #23]
}
 8002d78:	4618      	mov	r0, r3
 8002d7a:	3718      	adds	r7, #24
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	bd80      	pop	{r7, pc}

08002d80 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b084      	sub	sp, #16
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d8c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002d8e:	f7ff fdaf 	bl	80028f0 <HAL_GetTick>
 8002d92:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002d9a:	b2db      	uxtb	r3, r3
 8002d9c:	2b02      	cmp	r3, #2
 8002d9e:	d008      	beq.n	8002db2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	2280      	movs	r2, #128	; 0x80
 8002da4:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	2200      	movs	r2, #0
 8002daa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002dae:	2301      	movs	r3, #1
 8002db0:	e052      	b.n	8002e58 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	681a      	ldr	r2, [r3, #0]
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f022 0216 	bic.w	r2, r2, #22
 8002dc0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	695a      	ldr	r2, [r3, #20]
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002dd0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d103      	bne.n	8002de2 <HAL_DMA_Abort+0x62>
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d007      	beq.n	8002df2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	681a      	ldr	r2, [r3, #0]
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f022 0208 	bic.w	r2, r2, #8
 8002df0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	681a      	ldr	r2, [r3, #0]
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f022 0201 	bic.w	r2, r2, #1
 8002e00:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e02:	e013      	b.n	8002e2c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002e04:	f7ff fd74 	bl	80028f0 <HAL_GetTick>
 8002e08:	4602      	mov	r2, r0
 8002e0a:	68bb      	ldr	r3, [r7, #8]
 8002e0c:	1ad3      	subs	r3, r2, r3
 8002e0e:	2b05      	cmp	r3, #5
 8002e10:	d90c      	bls.n	8002e2c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	2220      	movs	r2, #32
 8002e16:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	2203      	movs	r2, #3
 8002e1c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	2200      	movs	r2, #0
 8002e24:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002e28:	2303      	movs	r3, #3
 8002e2a:	e015      	b.n	8002e58 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f003 0301 	and.w	r3, r3, #1
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d1e4      	bne.n	8002e04 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e3e:	223f      	movs	r2, #63	; 0x3f
 8002e40:	409a      	lsls	r2, r3
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	2201      	movs	r2, #1
 8002e4a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	2200      	movs	r2, #0
 8002e52:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002e56:	2300      	movs	r3, #0
}
 8002e58:	4618      	mov	r0, r3
 8002e5a:	3710      	adds	r7, #16
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	bd80      	pop	{r7, pc}

08002e60 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002e60:	b480      	push	{r7}
 8002e62:	b083      	sub	sp, #12
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002e6e:	b2db      	uxtb	r3, r3
 8002e70:	2b02      	cmp	r3, #2
 8002e72:	d004      	beq.n	8002e7e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	2280      	movs	r2, #128	; 0x80
 8002e78:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002e7a:	2301      	movs	r3, #1
 8002e7c:	e00c      	b.n	8002e98 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	2205      	movs	r2, #5
 8002e82:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	681a      	ldr	r2, [r3, #0]
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f022 0201 	bic.w	r2, r2, #1
 8002e94:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002e96:	2300      	movs	r3, #0
}
 8002e98:	4618      	mov	r0, r3
 8002e9a:	370c      	adds	r7, #12
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea2:	4770      	bx	lr

08002ea4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b086      	sub	sp, #24
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002eac:	2300      	movs	r3, #0
 8002eae:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002eb0:	4b8e      	ldr	r3, [pc, #568]	; (80030ec <HAL_DMA_IRQHandler+0x248>)
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	4a8e      	ldr	r2, [pc, #568]	; (80030f0 <HAL_DMA_IRQHandler+0x24c>)
 8002eb6:	fba2 2303 	umull	r2, r3, r2, r3
 8002eba:	0a9b      	lsrs	r3, r3, #10
 8002ebc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ec2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002ec4:	693b      	ldr	r3, [r7, #16]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ece:	2208      	movs	r2, #8
 8002ed0:	409a      	lsls	r2, r3
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	4013      	ands	r3, r2
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d01a      	beq.n	8002f10 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f003 0304 	and.w	r3, r3, #4
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d013      	beq.n	8002f10 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	681a      	ldr	r2, [r3, #0]
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f022 0204 	bic.w	r2, r2, #4
 8002ef6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002efc:	2208      	movs	r2, #8
 8002efe:	409a      	lsls	r2, r3
 8002f00:	693b      	ldr	r3, [r7, #16]
 8002f02:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f08:	f043 0201 	orr.w	r2, r3, #1
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f14:	2201      	movs	r2, #1
 8002f16:	409a      	lsls	r2, r3
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	4013      	ands	r3, r2
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d012      	beq.n	8002f46 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	695b      	ldr	r3, [r3, #20]
 8002f26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d00b      	beq.n	8002f46 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f32:	2201      	movs	r2, #1
 8002f34:	409a      	lsls	r2, r3
 8002f36:	693b      	ldr	r3, [r7, #16]
 8002f38:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f3e:	f043 0202 	orr.w	r2, r3, #2
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f4a:	2204      	movs	r2, #4
 8002f4c:	409a      	lsls	r2, r3
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	4013      	ands	r3, r2
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d012      	beq.n	8002f7c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f003 0302 	and.w	r3, r3, #2
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d00b      	beq.n	8002f7c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f68:	2204      	movs	r2, #4
 8002f6a:	409a      	lsls	r2, r3
 8002f6c:	693b      	ldr	r3, [r7, #16]
 8002f6e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f74:	f043 0204 	orr.w	r2, r3, #4
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f80:	2210      	movs	r2, #16
 8002f82:	409a      	lsls	r2, r3
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	4013      	ands	r3, r2
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d043      	beq.n	8003014 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f003 0308 	and.w	r3, r3, #8
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d03c      	beq.n	8003014 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f9e:	2210      	movs	r2, #16
 8002fa0:	409a      	lsls	r2, r3
 8002fa2:	693b      	ldr	r3, [r7, #16]
 8002fa4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d018      	beq.n	8002fe6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d108      	bne.n	8002fd4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d024      	beq.n	8003014 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fce:	6878      	ldr	r0, [r7, #4]
 8002fd0:	4798      	blx	r3
 8002fd2:	e01f      	b.n	8003014 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d01b      	beq.n	8003014 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002fe0:	6878      	ldr	r0, [r7, #4]
 8002fe2:	4798      	blx	r3
 8002fe4:	e016      	b.n	8003014 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d107      	bne.n	8003004 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	681a      	ldr	r2, [r3, #0]
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f022 0208 	bic.w	r2, r2, #8
 8003002:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003008:	2b00      	cmp	r3, #0
 800300a:	d003      	beq.n	8003014 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003010:	6878      	ldr	r0, [r7, #4]
 8003012:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003018:	2220      	movs	r2, #32
 800301a:	409a      	lsls	r2, r3
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	4013      	ands	r3, r2
 8003020:	2b00      	cmp	r3, #0
 8003022:	f000 808f 	beq.w	8003144 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f003 0310 	and.w	r3, r3, #16
 8003030:	2b00      	cmp	r3, #0
 8003032:	f000 8087 	beq.w	8003144 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800303a:	2220      	movs	r2, #32
 800303c:	409a      	lsls	r2, r3
 800303e:	693b      	ldr	r3, [r7, #16]
 8003040:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003048:	b2db      	uxtb	r3, r3
 800304a:	2b05      	cmp	r3, #5
 800304c:	d136      	bne.n	80030bc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	681a      	ldr	r2, [r3, #0]
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f022 0216 	bic.w	r2, r2, #22
 800305c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	695a      	ldr	r2, [r3, #20]
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800306c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003072:	2b00      	cmp	r3, #0
 8003074:	d103      	bne.n	800307e <HAL_DMA_IRQHandler+0x1da>
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800307a:	2b00      	cmp	r3, #0
 800307c:	d007      	beq.n	800308e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	681a      	ldr	r2, [r3, #0]
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f022 0208 	bic.w	r2, r2, #8
 800308c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003092:	223f      	movs	r2, #63	; 0x3f
 8003094:	409a      	lsls	r2, r3
 8003096:	693b      	ldr	r3, [r7, #16]
 8003098:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	2201      	movs	r2, #1
 800309e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	2200      	movs	r2, #0
 80030a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d07e      	beq.n	80031b0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80030b6:	6878      	ldr	r0, [r7, #4]
 80030b8:	4798      	blx	r3
        }
        return;
 80030ba:	e079      	b.n	80031b0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d01d      	beq.n	8003106 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d10d      	bne.n	80030f4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d031      	beq.n	8003144 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030e4:	6878      	ldr	r0, [r7, #4]
 80030e6:	4798      	blx	r3
 80030e8:	e02c      	b.n	8003144 <HAL_DMA_IRQHandler+0x2a0>
 80030ea:	bf00      	nop
 80030ec:	20000000 	.word	0x20000000
 80030f0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d023      	beq.n	8003144 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003100:	6878      	ldr	r0, [r7, #4]
 8003102:	4798      	blx	r3
 8003104:	e01e      	b.n	8003144 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003110:	2b00      	cmp	r3, #0
 8003112:	d10f      	bne.n	8003134 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	681a      	ldr	r2, [r3, #0]
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f022 0210 	bic.w	r2, r2, #16
 8003122:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	2201      	movs	r2, #1
 8003128:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	2200      	movs	r2, #0
 8003130:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003138:	2b00      	cmp	r3, #0
 800313a:	d003      	beq.n	8003144 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003140:	6878      	ldr	r0, [r7, #4]
 8003142:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003148:	2b00      	cmp	r3, #0
 800314a:	d032      	beq.n	80031b2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003150:	f003 0301 	and.w	r3, r3, #1
 8003154:	2b00      	cmp	r3, #0
 8003156:	d022      	beq.n	800319e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	2205      	movs	r2, #5
 800315c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	681a      	ldr	r2, [r3, #0]
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f022 0201 	bic.w	r2, r2, #1
 800316e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003170:	68bb      	ldr	r3, [r7, #8]
 8003172:	3301      	adds	r3, #1
 8003174:	60bb      	str	r3, [r7, #8]
 8003176:	697a      	ldr	r2, [r7, #20]
 8003178:	429a      	cmp	r2, r3
 800317a:	d307      	bcc.n	800318c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f003 0301 	and.w	r3, r3, #1
 8003186:	2b00      	cmp	r3, #0
 8003188:	d1f2      	bne.n	8003170 <HAL_DMA_IRQHandler+0x2cc>
 800318a:	e000      	b.n	800318e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800318c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	2201      	movs	r2, #1
 8003192:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	2200      	movs	r2, #0
 800319a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d005      	beq.n	80031b2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031aa:	6878      	ldr	r0, [r7, #4]
 80031ac:	4798      	blx	r3
 80031ae:	e000      	b.n	80031b2 <HAL_DMA_IRQHandler+0x30e>
        return;
 80031b0:	bf00      	nop
    }
  }
}
 80031b2:	3718      	adds	r7, #24
 80031b4:	46bd      	mov	sp, r7
 80031b6:	bd80      	pop	{r7, pc}

080031b8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80031b8:	b480      	push	{r7}
 80031ba:	b085      	sub	sp, #20
 80031bc:	af00      	add	r7, sp, #0
 80031be:	60f8      	str	r0, [r7, #12]
 80031c0:	60b9      	str	r1, [r7, #8]
 80031c2:	607a      	str	r2, [r7, #4]
 80031c4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	681a      	ldr	r2, [r3, #0]
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80031d4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	683a      	ldr	r2, [r7, #0]
 80031dc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	689b      	ldr	r3, [r3, #8]
 80031e2:	2b40      	cmp	r3, #64	; 0x40
 80031e4:	d108      	bne.n	80031f8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	687a      	ldr	r2, [r7, #4]
 80031ec:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	68ba      	ldr	r2, [r7, #8]
 80031f4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80031f6:	e007      	b.n	8003208 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	68ba      	ldr	r2, [r7, #8]
 80031fe:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	687a      	ldr	r2, [r7, #4]
 8003206:	60da      	str	r2, [r3, #12]
}
 8003208:	bf00      	nop
 800320a:	3714      	adds	r7, #20
 800320c:	46bd      	mov	sp, r7
 800320e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003212:	4770      	bx	lr

08003214 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003214:	b480      	push	{r7}
 8003216:	b085      	sub	sp, #20
 8003218:	af00      	add	r7, sp, #0
 800321a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	b2db      	uxtb	r3, r3
 8003222:	3b10      	subs	r3, #16
 8003224:	4a14      	ldr	r2, [pc, #80]	; (8003278 <DMA_CalcBaseAndBitshift+0x64>)
 8003226:	fba2 2303 	umull	r2, r3, r2, r3
 800322a:	091b      	lsrs	r3, r3, #4
 800322c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800322e:	4a13      	ldr	r2, [pc, #76]	; (800327c <DMA_CalcBaseAndBitshift+0x68>)
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	4413      	add	r3, r2
 8003234:	781b      	ldrb	r3, [r3, #0]
 8003236:	461a      	mov	r2, r3
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	2b03      	cmp	r3, #3
 8003240:	d909      	bls.n	8003256 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800324a:	f023 0303 	bic.w	r3, r3, #3
 800324e:	1d1a      	adds	r2, r3, #4
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	659a      	str	r2, [r3, #88]	; 0x58
 8003254:	e007      	b.n	8003266 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800325e:	f023 0303 	bic.w	r3, r3, #3
 8003262:	687a      	ldr	r2, [r7, #4]
 8003264:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800326a:	4618      	mov	r0, r3
 800326c:	3714      	adds	r7, #20
 800326e:	46bd      	mov	sp, r7
 8003270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003274:	4770      	bx	lr
 8003276:	bf00      	nop
 8003278:	aaaaaaab 	.word	0xaaaaaaab
 800327c:	0800cc24 	.word	0x0800cc24

08003280 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003280:	b480      	push	{r7}
 8003282:	b085      	sub	sp, #20
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003288:	2300      	movs	r3, #0
 800328a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003290:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	699b      	ldr	r3, [r3, #24]
 8003296:	2b00      	cmp	r3, #0
 8003298:	d11f      	bne.n	80032da <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800329a:	68bb      	ldr	r3, [r7, #8]
 800329c:	2b03      	cmp	r3, #3
 800329e:	d856      	bhi.n	800334e <DMA_CheckFifoParam+0xce>
 80032a0:	a201      	add	r2, pc, #4	; (adr r2, 80032a8 <DMA_CheckFifoParam+0x28>)
 80032a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032a6:	bf00      	nop
 80032a8:	080032b9 	.word	0x080032b9
 80032ac:	080032cb 	.word	0x080032cb
 80032b0:	080032b9 	.word	0x080032b9
 80032b4:	0800334f 	.word	0x0800334f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032bc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d046      	beq.n	8003352 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80032c4:	2301      	movs	r3, #1
 80032c6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80032c8:	e043      	b.n	8003352 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032ce:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80032d2:	d140      	bne.n	8003356 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80032d4:	2301      	movs	r3, #1
 80032d6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80032d8:	e03d      	b.n	8003356 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	699b      	ldr	r3, [r3, #24]
 80032de:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80032e2:	d121      	bne.n	8003328 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80032e4:	68bb      	ldr	r3, [r7, #8]
 80032e6:	2b03      	cmp	r3, #3
 80032e8:	d837      	bhi.n	800335a <DMA_CheckFifoParam+0xda>
 80032ea:	a201      	add	r2, pc, #4	; (adr r2, 80032f0 <DMA_CheckFifoParam+0x70>)
 80032ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032f0:	08003301 	.word	0x08003301
 80032f4:	08003307 	.word	0x08003307
 80032f8:	08003301 	.word	0x08003301
 80032fc:	08003319 	.word	0x08003319
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003300:	2301      	movs	r3, #1
 8003302:	73fb      	strb	r3, [r7, #15]
      break;
 8003304:	e030      	b.n	8003368 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800330a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800330e:	2b00      	cmp	r3, #0
 8003310:	d025      	beq.n	800335e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003312:	2301      	movs	r3, #1
 8003314:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003316:	e022      	b.n	800335e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800331c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003320:	d11f      	bne.n	8003362 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003322:	2301      	movs	r3, #1
 8003324:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003326:	e01c      	b.n	8003362 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003328:	68bb      	ldr	r3, [r7, #8]
 800332a:	2b02      	cmp	r3, #2
 800332c:	d903      	bls.n	8003336 <DMA_CheckFifoParam+0xb6>
 800332e:	68bb      	ldr	r3, [r7, #8]
 8003330:	2b03      	cmp	r3, #3
 8003332:	d003      	beq.n	800333c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003334:	e018      	b.n	8003368 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003336:	2301      	movs	r3, #1
 8003338:	73fb      	strb	r3, [r7, #15]
      break;
 800333a:	e015      	b.n	8003368 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003340:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003344:	2b00      	cmp	r3, #0
 8003346:	d00e      	beq.n	8003366 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003348:	2301      	movs	r3, #1
 800334a:	73fb      	strb	r3, [r7, #15]
      break;
 800334c:	e00b      	b.n	8003366 <DMA_CheckFifoParam+0xe6>
      break;
 800334e:	bf00      	nop
 8003350:	e00a      	b.n	8003368 <DMA_CheckFifoParam+0xe8>
      break;
 8003352:	bf00      	nop
 8003354:	e008      	b.n	8003368 <DMA_CheckFifoParam+0xe8>
      break;
 8003356:	bf00      	nop
 8003358:	e006      	b.n	8003368 <DMA_CheckFifoParam+0xe8>
      break;
 800335a:	bf00      	nop
 800335c:	e004      	b.n	8003368 <DMA_CheckFifoParam+0xe8>
      break;
 800335e:	bf00      	nop
 8003360:	e002      	b.n	8003368 <DMA_CheckFifoParam+0xe8>
      break;   
 8003362:	bf00      	nop
 8003364:	e000      	b.n	8003368 <DMA_CheckFifoParam+0xe8>
      break;
 8003366:	bf00      	nop
    }
  } 
  
  return status; 
 8003368:	7bfb      	ldrb	r3, [r7, #15]
}
 800336a:	4618      	mov	r0, r3
 800336c:	3714      	adds	r7, #20
 800336e:	46bd      	mov	sp, r7
 8003370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003374:	4770      	bx	lr
 8003376:	bf00      	nop

08003378 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003378:	b480      	push	{r7}
 800337a:	b089      	sub	sp, #36	; 0x24
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
 8003380:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003382:	2300      	movs	r3, #0
 8003384:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003386:	2300      	movs	r3, #0
 8003388:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800338a:	2300      	movs	r3, #0
 800338c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800338e:	2300      	movs	r3, #0
 8003390:	61fb      	str	r3, [r7, #28]
 8003392:	e159      	b.n	8003648 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003394:	2201      	movs	r2, #1
 8003396:	69fb      	ldr	r3, [r7, #28]
 8003398:	fa02 f303 	lsl.w	r3, r2, r3
 800339c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800339e:	683b      	ldr	r3, [r7, #0]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	697a      	ldr	r2, [r7, #20]
 80033a4:	4013      	ands	r3, r2
 80033a6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80033a8:	693a      	ldr	r2, [r7, #16]
 80033aa:	697b      	ldr	r3, [r7, #20]
 80033ac:	429a      	cmp	r2, r3
 80033ae:	f040 8148 	bne.w	8003642 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80033b2:	683b      	ldr	r3, [r7, #0]
 80033b4:	685b      	ldr	r3, [r3, #4]
 80033b6:	f003 0303 	and.w	r3, r3, #3
 80033ba:	2b01      	cmp	r3, #1
 80033bc:	d005      	beq.n	80033ca <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80033be:	683b      	ldr	r3, [r7, #0]
 80033c0:	685b      	ldr	r3, [r3, #4]
 80033c2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80033c6:	2b02      	cmp	r3, #2
 80033c8:	d130      	bne.n	800342c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	689b      	ldr	r3, [r3, #8]
 80033ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80033d0:	69fb      	ldr	r3, [r7, #28]
 80033d2:	005b      	lsls	r3, r3, #1
 80033d4:	2203      	movs	r2, #3
 80033d6:	fa02 f303 	lsl.w	r3, r2, r3
 80033da:	43db      	mvns	r3, r3
 80033dc:	69ba      	ldr	r2, [r7, #24]
 80033de:	4013      	ands	r3, r2
 80033e0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	68da      	ldr	r2, [r3, #12]
 80033e6:	69fb      	ldr	r3, [r7, #28]
 80033e8:	005b      	lsls	r3, r3, #1
 80033ea:	fa02 f303 	lsl.w	r3, r2, r3
 80033ee:	69ba      	ldr	r2, [r7, #24]
 80033f0:	4313      	orrs	r3, r2
 80033f2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	69ba      	ldr	r2, [r7, #24]
 80033f8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	685b      	ldr	r3, [r3, #4]
 80033fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003400:	2201      	movs	r2, #1
 8003402:	69fb      	ldr	r3, [r7, #28]
 8003404:	fa02 f303 	lsl.w	r3, r2, r3
 8003408:	43db      	mvns	r3, r3
 800340a:	69ba      	ldr	r2, [r7, #24]
 800340c:	4013      	ands	r3, r2
 800340e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003410:	683b      	ldr	r3, [r7, #0]
 8003412:	685b      	ldr	r3, [r3, #4]
 8003414:	091b      	lsrs	r3, r3, #4
 8003416:	f003 0201 	and.w	r2, r3, #1
 800341a:	69fb      	ldr	r3, [r7, #28]
 800341c:	fa02 f303 	lsl.w	r3, r2, r3
 8003420:	69ba      	ldr	r2, [r7, #24]
 8003422:	4313      	orrs	r3, r2
 8003424:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	69ba      	ldr	r2, [r7, #24]
 800342a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	685b      	ldr	r3, [r3, #4]
 8003430:	f003 0303 	and.w	r3, r3, #3
 8003434:	2b03      	cmp	r3, #3
 8003436:	d017      	beq.n	8003468 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	68db      	ldr	r3, [r3, #12]
 800343c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800343e:	69fb      	ldr	r3, [r7, #28]
 8003440:	005b      	lsls	r3, r3, #1
 8003442:	2203      	movs	r2, #3
 8003444:	fa02 f303 	lsl.w	r3, r2, r3
 8003448:	43db      	mvns	r3, r3
 800344a:	69ba      	ldr	r2, [r7, #24]
 800344c:	4013      	ands	r3, r2
 800344e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003450:	683b      	ldr	r3, [r7, #0]
 8003452:	689a      	ldr	r2, [r3, #8]
 8003454:	69fb      	ldr	r3, [r7, #28]
 8003456:	005b      	lsls	r3, r3, #1
 8003458:	fa02 f303 	lsl.w	r3, r2, r3
 800345c:	69ba      	ldr	r2, [r7, #24]
 800345e:	4313      	orrs	r3, r2
 8003460:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	69ba      	ldr	r2, [r7, #24]
 8003466:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003468:	683b      	ldr	r3, [r7, #0]
 800346a:	685b      	ldr	r3, [r3, #4]
 800346c:	f003 0303 	and.w	r3, r3, #3
 8003470:	2b02      	cmp	r3, #2
 8003472:	d123      	bne.n	80034bc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003474:	69fb      	ldr	r3, [r7, #28]
 8003476:	08da      	lsrs	r2, r3, #3
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	3208      	adds	r2, #8
 800347c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003480:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003482:	69fb      	ldr	r3, [r7, #28]
 8003484:	f003 0307 	and.w	r3, r3, #7
 8003488:	009b      	lsls	r3, r3, #2
 800348a:	220f      	movs	r2, #15
 800348c:	fa02 f303 	lsl.w	r3, r2, r3
 8003490:	43db      	mvns	r3, r3
 8003492:	69ba      	ldr	r2, [r7, #24]
 8003494:	4013      	ands	r3, r2
 8003496:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003498:	683b      	ldr	r3, [r7, #0]
 800349a:	691a      	ldr	r2, [r3, #16]
 800349c:	69fb      	ldr	r3, [r7, #28]
 800349e:	f003 0307 	and.w	r3, r3, #7
 80034a2:	009b      	lsls	r3, r3, #2
 80034a4:	fa02 f303 	lsl.w	r3, r2, r3
 80034a8:	69ba      	ldr	r2, [r7, #24]
 80034aa:	4313      	orrs	r3, r2
 80034ac:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80034ae:	69fb      	ldr	r3, [r7, #28]
 80034b0:	08da      	lsrs	r2, r3, #3
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	3208      	adds	r2, #8
 80034b6:	69b9      	ldr	r1, [r7, #24]
 80034b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80034c2:	69fb      	ldr	r3, [r7, #28]
 80034c4:	005b      	lsls	r3, r3, #1
 80034c6:	2203      	movs	r2, #3
 80034c8:	fa02 f303 	lsl.w	r3, r2, r3
 80034cc:	43db      	mvns	r3, r3
 80034ce:	69ba      	ldr	r2, [r7, #24]
 80034d0:	4013      	ands	r3, r2
 80034d2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	685b      	ldr	r3, [r3, #4]
 80034d8:	f003 0203 	and.w	r2, r3, #3
 80034dc:	69fb      	ldr	r3, [r7, #28]
 80034de:	005b      	lsls	r3, r3, #1
 80034e0:	fa02 f303 	lsl.w	r3, r2, r3
 80034e4:	69ba      	ldr	r2, [r7, #24]
 80034e6:	4313      	orrs	r3, r2
 80034e8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	69ba      	ldr	r2, [r7, #24]
 80034ee:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	685b      	ldr	r3, [r3, #4]
 80034f4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	f000 80a2 	beq.w	8003642 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80034fe:	2300      	movs	r3, #0
 8003500:	60fb      	str	r3, [r7, #12]
 8003502:	4b57      	ldr	r3, [pc, #348]	; (8003660 <HAL_GPIO_Init+0x2e8>)
 8003504:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003506:	4a56      	ldr	r2, [pc, #344]	; (8003660 <HAL_GPIO_Init+0x2e8>)
 8003508:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800350c:	6453      	str	r3, [r2, #68]	; 0x44
 800350e:	4b54      	ldr	r3, [pc, #336]	; (8003660 <HAL_GPIO_Init+0x2e8>)
 8003510:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003512:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003516:	60fb      	str	r3, [r7, #12]
 8003518:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800351a:	4a52      	ldr	r2, [pc, #328]	; (8003664 <HAL_GPIO_Init+0x2ec>)
 800351c:	69fb      	ldr	r3, [r7, #28]
 800351e:	089b      	lsrs	r3, r3, #2
 8003520:	3302      	adds	r3, #2
 8003522:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003526:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003528:	69fb      	ldr	r3, [r7, #28]
 800352a:	f003 0303 	and.w	r3, r3, #3
 800352e:	009b      	lsls	r3, r3, #2
 8003530:	220f      	movs	r2, #15
 8003532:	fa02 f303 	lsl.w	r3, r2, r3
 8003536:	43db      	mvns	r3, r3
 8003538:	69ba      	ldr	r2, [r7, #24]
 800353a:	4013      	ands	r3, r2
 800353c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	4a49      	ldr	r2, [pc, #292]	; (8003668 <HAL_GPIO_Init+0x2f0>)
 8003542:	4293      	cmp	r3, r2
 8003544:	d019      	beq.n	800357a <HAL_GPIO_Init+0x202>
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	4a48      	ldr	r2, [pc, #288]	; (800366c <HAL_GPIO_Init+0x2f4>)
 800354a:	4293      	cmp	r3, r2
 800354c:	d013      	beq.n	8003576 <HAL_GPIO_Init+0x1fe>
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	4a47      	ldr	r2, [pc, #284]	; (8003670 <HAL_GPIO_Init+0x2f8>)
 8003552:	4293      	cmp	r3, r2
 8003554:	d00d      	beq.n	8003572 <HAL_GPIO_Init+0x1fa>
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	4a46      	ldr	r2, [pc, #280]	; (8003674 <HAL_GPIO_Init+0x2fc>)
 800355a:	4293      	cmp	r3, r2
 800355c:	d007      	beq.n	800356e <HAL_GPIO_Init+0x1f6>
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	4a45      	ldr	r2, [pc, #276]	; (8003678 <HAL_GPIO_Init+0x300>)
 8003562:	4293      	cmp	r3, r2
 8003564:	d101      	bne.n	800356a <HAL_GPIO_Init+0x1f2>
 8003566:	2304      	movs	r3, #4
 8003568:	e008      	b.n	800357c <HAL_GPIO_Init+0x204>
 800356a:	2307      	movs	r3, #7
 800356c:	e006      	b.n	800357c <HAL_GPIO_Init+0x204>
 800356e:	2303      	movs	r3, #3
 8003570:	e004      	b.n	800357c <HAL_GPIO_Init+0x204>
 8003572:	2302      	movs	r3, #2
 8003574:	e002      	b.n	800357c <HAL_GPIO_Init+0x204>
 8003576:	2301      	movs	r3, #1
 8003578:	e000      	b.n	800357c <HAL_GPIO_Init+0x204>
 800357a:	2300      	movs	r3, #0
 800357c:	69fa      	ldr	r2, [r7, #28]
 800357e:	f002 0203 	and.w	r2, r2, #3
 8003582:	0092      	lsls	r2, r2, #2
 8003584:	4093      	lsls	r3, r2
 8003586:	69ba      	ldr	r2, [r7, #24]
 8003588:	4313      	orrs	r3, r2
 800358a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800358c:	4935      	ldr	r1, [pc, #212]	; (8003664 <HAL_GPIO_Init+0x2ec>)
 800358e:	69fb      	ldr	r3, [r7, #28]
 8003590:	089b      	lsrs	r3, r3, #2
 8003592:	3302      	adds	r3, #2
 8003594:	69ba      	ldr	r2, [r7, #24]
 8003596:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800359a:	4b38      	ldr	r3, [pc, #224]	; (800367c <HAL_GPIO_Init+0x304>)
 800359c:	689b      	ldr	r3, [r3, #8]
 800359e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80035a0:	693b      	ldr	r3, [r7, #16]
 80035a2:	43db      	mvns	r3, r3
 80035a4:	69ba      	ldr	r2, [r7, #24]
 80035a6:	4013      	ands	r3, r2
 80035a8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	685b      	ldr	r3, [r3, #4]
 80035ae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d003      	beq.n	80035be <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80035b6:	69ba      	ldr	r2, [r7, #24]
 80035b8:	693b      	ldr	r3, [r7, #16]
 80035ba:	4313      	orrs	r3, r2
 80035bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80035be:	4a2f      	ldr	r2, [pc, #188]	; (800367c <HAL_GPIO_Init+0x304>)
 80035c0:	69bb      	ldr	r3, [r7, #24]
 80035c2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80035c4:	4b2d      	ldr	r3, [pc, #180]	; (800367c <HAL_GPIO_Init+0x304>)
 80035c6:	68db      	ldr	r3, [r3, #12]
 80035c8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80035ca:	693b      	ldr	r3, [r7, #16]
 80035cc:	43db      	mvns	r3, r3
 80035ce:	69ba      	ldr	r2, [r7, #24]
 80035d0:	4013      	ands	r3, r2
 80035d2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80035d4:	683b      	ldr	r3, [r7, #0]
 80035d6:	685b      	ldr	r3, [r3, #4]
 80035d8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d003      	beq.n	80035e8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80035e0:	69ba      	ldr	r2, [r7, #24]
 80035e2:	693b      	ldr	r3, [r7, #16]
 80035e4:	4313      	orrs	r3, r2
 80035e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80035e8:	4a24      	ldr	r2, [pc, #144]	; (800367c <HAL_GPIO_Init+0x304>)
 80035ea:	69bb      	ldr	r3, [r7, #24]
 80035ec:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80035ee:	4b23      	ldr	r3, [pc, #140]	; (800367c <HAL_GPIO_Init+0x304>)
 80035f0:	685b      	ldr	r3, [r3, #4]
 80035f2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80035f4:	693b      	ldr	r3, [r7, #16]
 80035f6:	43db      	mvns	r3, r3
 80035f8:	69ba      	ldr	r2, [r7, #24]
 80035fa:	4013      	ands	r3, r2
 80035fc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80035fe:	683b      	ldr	r3, [r7, #0]
 8003600:	685b      	ldr	r3, [r3, #4]
 8003602:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003606:	2b00      	cmp	r3, #0
 8003608:	d003      	beq.n	8003612 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800360a:	69ba      	ldr	r2, [r7, #24]
 800360c:	693b      	ldr	r3, [r7, #16]
 800360e:	4313      	orrs	r3, r2
 8003610:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003612:	4a1a      	ldr	r2, [pc, #104]	; (800367c <HAL_GPIO_Init+0x304>)
 8003614:	69bb      	ldr	r3, [r7, #24]
 8003616:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003618:	4b18      	ldr	r3, [pc, #96]	; (800367c <HAL_GPIO_Init+0x304>)
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800361e:	693b      	ldr	r3, [r7, #16]
 8003620:	43db      	mvns	r3, r3
 8003622:	69ba      	ldr	r2, [r7, #24]
 8003624:	4013      	ands	r3, r2
 8003626:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003628:	683b      	ldr	r3, [r7, #0]
 800362a:	685b      	ldr	r3, [r3, #4]
 800362c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003630:	2b00      	cmp	r3, #0
 8003632:	d003      	beq.n	800363c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003634:	69ba      	ldr	r2, [r7, #24]
 8003636:	693b      	ldr	r3, [r7, #16]
 8003638:	4313      	orrs	r3, r2
 800363a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800363c:	4a0f      	ldr	r2, [pc, #60]	; (800367c <HAL_GPIO_Init+0x304>)
 800363e:	69bb      	ldr	r3, [r7, #24]
 8003640:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003642:	69fb      	ldr	r3, [r7, #28]
 8003644:	3301      	adds	r3, #1
 8003646:	61fb      	str	r3, [r7, #28]
 8003648:	69fb      	ldr	r3, [r7, #28]
 800364a:	2b0f      	cmp	r3, #15
 800364c:	f67f aea2 	bls.w	8003394 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003650:	bf00      	nop
 8003652:	bf00      	nop
 8003654:	3724      	adds	r7, #36	; 0x24
 8003656:	46bd      	mov	sp, r7
 8003658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365c:	4770      	bx	lr
 800365e:	bf00      	nop
 8003660:	40023800 	.word	0x40023800
 8003664:	40013800 	.word	0x40013800
 8003668:	40020000 	.word	0x40020000
 800366c:	40020400 	.word	0x40020400
 8003670:	40020800 	.word	0x40020800
 8003674:	40020c00 	.word	0x40020c00
 8003678:	40021000 	.word	0x40021000
 800367c:	40013c00 	.word	0x40013c00

08003680 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003680:	b480      	push	{r7}
 8003682:	b083      	sub	sp, #12
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
 8003688:	460b      	mov	r3, r1
 800368a:	807b      	strh	r3, [r7, #2]
 800368c:	4613      	mov	r3, r2
 800368e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003690:	787b      	ldrb	r3, [r7, #1]
 8003692:	2b00      	cmp	r3, #0
 8003694:	d003      	beq.n	800369e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003696:	887a      	ldrh	r2, [r7, #2]
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800369c:	e003      	b.n	80036a6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800369e:	887b      	ldrh	r3, [r7, #2]
 80036a0:	041a      	lsls	r2, r3, #16
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	619a      	str	r2, [r3, #24]
}
 80036a6:	bf00      	nop
 80036a8:	370c      	adds	r7, #12
 80036aa:	46bd      	mov	sp, r7
 80036ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b0:	4770      	bx	lr
	...

080036b4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	b086      	sub	sp, #24
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d101      	bne.n	80036c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80036c2:	2301      	movs	r3, #1
 80036c4:	e267      	b.n	8003b96 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f003 0301 	and.w	r3, r3, #1
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d075      	beq.n	80037be <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80036d2:	4b88      	ldr	r3, [pc, #544]	; (80038f4 <HAL_RCC_OscConfig+0x240>)
 80036d4:	689b      	ldr	r3, [r3, #8]
 80036d6:	f003 030c 	and.w	r3, r3, #12
 80036da:	2b04      	cmp	r3, #4
 80036dc:	d00c      	beq.n	80036f8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80036de:	4b85      	ldr	r3, [pc, #532]	; (80038f4 <HAL_RCC_OscConfig+0x240>)
 80036e0:	689b      	ldr	r3, [r3, #8]
 80036e2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80036e6:	2b08      	cmp	r3, #8
 80036e8:	d112      	bne.n	8003710 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80036ea:	4b82      	ldr	r3, [pc, #520]	; (80038f4 <HAL_RCC_OscConfig+0x240>)
 80036ec:	685b      	ldr	r3, [r3, #4]
 80036ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80036f2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80036f6:	d10b      	bne.n	8003710 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036f8:	4b7e      	ldr	r3, [pc, #504]	; (80038f4 <HAL_RCC_OscConfig+0x240>)
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003700:	2b00      	cmp	r3, #0
 8003702:	d05b      	beq.n	80037bc <HAL_RCC_OscConfig+0x108>
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	685b      	ldr	r3, [r3, #4]
 8003708:	2b00      	cmp	r3, #0
 800370a:	d157      	bne.n	80037bc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800370c:	2301      	movs	r3, #1
 800370e:	e242      	b.n	8003b96 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	685b      	ldr	r3, [r3, #4]
 8003714:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003718:	d106      	bne.n	8003728 <HAL_RCC_OscConfig+0x74>
 800371a:	4b76      	ldr	r3, [pc, #472]	; (80038f4 <HAL_RCC_OscConfig+0x240>)
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	4a75      	ldr	r2, [pc, #468]	; (80038f4 <HAL_RCC_OscConfig+0x240>)
 8003720:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003724:	6013      	str	r3, [r2, #0]
 8003726:	e01d      	b.n	8003764 <HAL_RCC_OscConfig+0xb0>
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	685b      	ldr	r3, [r3, #4]
 800372c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003730:	d10c      	bne.n	800374c <HAL_RCC_OscConfig+0x98>
 8003732:	4b70      	ldr	r3, [pc, #448]	; (80038f4 <HAL_RCC_OscConfig+0x240>)
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	4a6f      	ldr	r2, [pc, #444]	; (80038f4 <HAL_RCC_OscConfig+0x240>)
 8003738:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800373c:	6013      	str	r3, [r2, #0]
 800373e:	4b6d      	ldr	r3, [pc, #436]	; (80038f4 <HAL_RCC_OscConfig+0x240>)
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	4a6c      	ldr	r2, [pc, #432]	; (80038f4 <HAL_RCC_OscConfig+0x240>)
 8003744:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003748:	6013      	str	r3, [r2, #0]
 800374a:	e00b      	b.n	8003764 <HAL_RCC_OscConfig+0xb0>
 800374c:	4b69      	ldr	r3, [pc, #420]	; (80038f4 <HAL_RCC_OscConfig+0x240>)
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	4a68      	ldr	r2, [pc, #416]	; (80038f4 <HAL_RCC_OscConfig+0x240>)
 8003752:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003756:	6013      	str	r3, [r2, #0]
 8003758:	4b66      	ldr	r3, [pc, #408]	; (80038f4 <HAL_RCC_OscConfig+0x240>)
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	4a65      	ldr	r2, [pc, #404]	; (80038f4 <HAL_RCC_OscConfig+0x240>)
 800375e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003762:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	685b      	ldr	r3, [r3, #4]
 8003768:	2b00      	cmp	r3, #0
 800376a:	d013      	beq.n	8003794 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800376c:	f7ff f8c0 	bl	80028f0 <HAL_GetTick>
 8003770:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003772:	e008      	b.n	8003786 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003774:	f7ff f8bc 	bl	80028f0 <HAL_GetTick>
 8003778:	4602      	mov	r2, r0
 800377a:	693b      	ldr	r3, [r7, #16]
 800377c:	1ad3      	subs	r3, r2, r3
 800377e:	2b64      	cmp	r3, #100	; 0x64
 8003780:	d901      	bls.n	8003786 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003782:	2303      	movs	r3, #3
 8003784:	e207      	b.n	8003b96 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003786:	4b5b      	ldr	r3, [pc, #364]	; (80038f4 <HAL_RCC_OscConfig+0x240>)
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800378e:	2b00      	cmp	r3, #0
 8003790:	d0f0      	beq.n	8003774 <HAL_RCC_OscConfig+0xc0>
 8003792:	e014      	b.n	80037be <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003794:	f7ff f8ac 	bl	80028f0 <HAL_GetTick>
 8003798:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800379a:	e008      	b.n	80037ae <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800379c:	f7ff f8a8 	bl	80028f0 <HAL_GetTick>
 80037a0:	4602      	mov	r2, r0
 80037a2:	693b      	ldr	r3, [r7, #16]
 80037a4:	1ad3      	subs	r3, r2, r3
 80037a6:	2b64      	cmp	r3, #100	; 0x64
 80037a8:	d901      	bls.n	80037ae <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80037aa:	2303      	movs	r3, #3
 80037ac:	e1f3      	b.n	8003b96 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037ae:	4b51      	ldr	r3, [pc, #324]	; (80038f4 <HAL_RCC_OscConfig+0x240>)
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d1f0      	bne.n	800379c <HAL_RCC_OscConfig+0xe8>
 80037ba:	e000      	b.n	80037be <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f003 0302 	and.w	r3, r3, #2
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d063      	beq.n	8003892 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80037ca:	4b4a      	ldr	r3, [pc, #296]	; (80038f4 <HAL_RCC_OscConfig+0x240>)
 80037cc:	689b      	ldr	r3, [r3, #8]
 80037ce:	f003 030c 	and.w	r3, r3, #12
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d00b      	beq.n	80037ee <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80037d6:	4b47      	ldr	r3, [pc, #284]	; (80038f4 <HAL_RCC_OscConfig+0x240>)
 80037d8:	689b      	ldr	r3, [r3, #8]
 80037da:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80037de:	2b08      	cmp	r3, #8
 80037e0:	d11c      	bne.n	800381c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80037e2:	4b44      	ldr	r3, [pc, #272]	; (80038f4 <HAL_RCC_OscConfig+0x240>)
 80037e4:	685b      	ldr	r3, [r3, #4]
 80037e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d116      	bne.n	800381c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80037ee:	4b41      	ldr	r3, [pc, #260]	; (80038f4 <HAL_RCC_OscConfig+0x240>)
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f003 0302 	and.w	r3, r3, #2
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d005      	beq.n	8003806 <HAL_RCC_OscConfig+0x152>
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	68db      	ldr	r3, [r3, #12]
 80037fe:	2b01      	cmp	r3, #1
 8003800:	d001      	beq.n	8003806 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003802:	2301      	movs	r3, #1
 8003804:	e1c7      	b.n	8003b96 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003806:	4b3b      	ldr	r3, [pc, #236]	; (80038f4 <HAL_RCC_OscConfig+0x240>)
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	691b      	ldr	r3, [r3, #16]
 8003812:	00db      	lsls	r3, r3, #3
 8003814:	4937      	ldr	r1, [pc, #220]	; (80038f4 <HAL_RCC_OscConfig+0x240>)
 8003816:	4313      	orrs	r3, r2
 8003818:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800381a:	e03a      	b.n	8003892 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	68db      	ldr	r3, [r3, #12]
 8003820:	2b00      	cmp	r3, #0
 8003822:	d020      	beq.n	8003866 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003824:	4b34      	ldr	r3, [pc, #208]	; (80038f8 <HAL_RCC_OscConfig+0x244>)
 8003826:	2201      	movs	r2, #1
 8003828:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800382a:	f7ff f861 	bl	80028f0 <HAL_GetTick>
 800382e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003830:	e008      	b.n	8003844 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003832:	f7ff f85d 	bl	80028f0 <HAL_GetTick>
 8003836:	4602      	mov	r2, r0
 8003838:	693b      	ldr	r3, [r7, #16]
 800383a:	1ad3      	subs	r3, r2, r3
 800383c:	2b02      	cmp	r3, #2
 800383e:	d901      	bls.n	8003844 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003840:	2303      	movs	r3, #3
 8003842:	e1a8      	b.n	8003b96 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003844:	4b2b      	ldr	r3, [pc, #172]	; (80038f4 <HAL_RCC_OscConfig+0x240>)
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f003 0302 	and.w	r3, r3, #2
 800384c:	2b00      	cmp	r3, #0
 800384e:	d0f0      	beq.n	8003832 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003850:	4b28      	ldr	r3, [pc, #160]	; (80038f4 <HAL_RCC_OscConfig+0x240>)
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	691b      	ldr	r3, [r3, #16]
 800385c:	00db      	lsls	r3, r3, #3
 800385e:	4925      	ldr	r1, [pc, #148]	; (80038f4 <HAL_RCC_OscConfig+0x240>)
 8003860:	4313      	orrs	r3, r2
 8003862:	600b      	str	r3, [r1, #0]
 8003864:	e015      	b.n	8003892 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003866:	4b24      	ldr	r3, [pc, #144]	; (80038f8 <HAL_RCC_OscConfig+0x244>)
 8003868:	2200      	movs	r2, #0
 800386a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800386c:	f7ff f840 	bl	80028f0 <HAL_GetTick>
 8003870:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003872:	e008      	b.n	8003886 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003874:	f7ff f83c 	bl	80028f0 <HAL_GetTick>
 8003878:	4602      	mov	r2, r0
 800387a:	693b      	ldr	r3, [r7, #16]
 800387c:	1ad3      	subs	r3, r2, r3
 800387e:	2b02      	cmp	r3, #2
 8003880:	d901      	bls.n	8003886 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003882:	2303      	movs	r3, #3
 8003884:	e187      	b.n	8003b96 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003886:	4b1b      	ldr	r3, [pc, #108]	; (80038f4 <HAL_RCC_OscConfig+0x240>)
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f003 0302 	and.w	r3, r3, #2
 800388e:	2b00      	cmp	r3, #0
 8003890:	d1f0      	bne.n	8003874 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f003 0308 	and.w	r3, r3, #8
 800389a:	2b00      	cmp	r3, #0
 800389c:	d036      	beq.n	800390c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	695b      	ldr	r3, [r3, #20]
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d016      	beq.n	80038d4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80038a6:	4b15      	ldr	r3, [pc, #84]	; (80038fc <HAL_RCC_OscConfig+0x248>)
 80038a8:	2201      	movs	r2, #1
 80038aa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038ac:	f7ff f820 	bl	80028f0 <HAL_GetTick>
 80038b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80038b2:	e008      	b.n	80038c6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80038b4:	f7ff f81c 	bl	80028f0 <HAL_GetTick>
 80038b8:	4602      	mov	r2, r0
 80038ba:	693b      	ldr	r3, [r7, #16]
 80038bc:	1ad3      	subs	r3, r2, r3
 80038be:	2b02      	cmp	r3, #2
 80038c0:	d901      	bls.n	80038c6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80038c2:	2303      	movs	r3, #3
 80038c4:	e167      	b.n	8003b96 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80038c6:	4b0b      	ldr	r3, [pc, #44]	; (80038f4 <HAL_RCC_OscConfig+0x240>)
 80038c8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80038ca:	f003 0302 	and.w	r3, r3, #2
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d0f0      	beq.n	80038b4 <HAL_RCC_OscConfig+0x200>
 80038d2:	e01b      	b.n	800390c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80038d4:	4b09      	ldr	r3, [pc, #36]	; (80038fc <HAL_RCC_OscConfig+0x248>)
 80038d6:	2200      	movs	r2, #0
 80038d8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038da:	f7ff f809 	bl	80028f0 <HAL_GetTick>
 80038de:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80038e0:	e00e      	b.n	8003900 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80038e2:	f7ff f805 	bl	80028f0 <HAL_GetTick>
 80038e6:	4602      	mov	r2, r0
 80038e8:	693b      	ldr	r3, [r7, #16]
 80038ea:	1ad3      	subs	r3, r2, r3
 80038ec:	2b02      	cmp	r3, #2
 80038ee:	d907      	bls.n	8003900 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80038f0:	2303      	movs	r3, #3
 80038f2:	e150      	b.n	8003b96 <HAL_RCC_OscConfig+0x4e2>
 80038f4:	40023800 	.word	0x40023800
 80038f8:	42470000 	.word	0x42470000
 80038fc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003900:	4b88      	ldr	r3, [pc, #544]	; (8003b24 <HAL_RCC_OscConfig+0x470>)
 8003902:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003904:	f003 0302 	and.w	r3, r3, #2
 8003908:	2b00      	cmp	r3, #0
 800390a:	d1ea      	bne.n	80038e2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f003 0304 	and.w	r3, r3, #4
 8003914:	2b00      	cmp	r3, #0
 8003916:	f000 8097 	beq.w	8003a48 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800391a:	2300      	movs	r3, #0
 800391c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800391e:	4b81      	ldr	r3, [pc, #516]	; (8003b24 <HAL_RCC_OscConfig+0x470>)
 8003920:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003922:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003926:	2b00      	cmp	r3, #0
 8003928:	d10f      	bne.n	800394a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800392a:	2300      	movs	r3, #0
 800392c:	60bb      	str	r3, [r7, #8]
 800392e:	4b7d      	ldr	r3, [pc, #500]	; (8003b24 <HAL_RCC_OscConfig+0x470>)
 8003930:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003932:	4a7c      	ldr	r2, [pc, #496]	; (8003b24 <HAL_RCC_OscConfig+0x470>)
 8003934:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003938:	6413      	str	r3, [r2, #64]	; 0x40
 800393a:	4b7a      	ldr	r3, [pc, #488]	; (8003b24 <HAL_RCC_OscConfig+0x470>)
 800393c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800393e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003942:	60bb      	str	r3, [r7, #8]
 8003944:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003946:	2301      	movs	r3, #1
 8003948:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800394a:	4b77      	ldr	r3, [pc, #476]	; (8003b28 <HAL_RCC_OscConfig+0x474>)
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003952:	2b00      	cmp	r3, #0
 8003954:	d118      	bne.n	8003988 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003956:	4b74      	ldr	r3, [pc, #464]	; (8003b28 <HAL_RCC_OscConfig+0x474>)
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	4a73      	ldr	r2, [pc, #460]	; (8003b28 <HAL_RCC_OscConfig+0x474>)
 800395c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003960:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003962:	f7fe ffc5 	bl	80028f0 <HAL_GetTick>
 8003966:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003968:	e008      	b.n	800397c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800396a:	f7fe ffc1 	bl	80028f0 <HAL_GetTick>
 800396e:	4602      	mov	r2, r0
 8003970:	693b      	ldr	r3, [r7, #16]
 8003972:	1ad3      	subs	r3, r2, r3
 8003974:	2b02      	cmp	r3, #2
 8003976:	d901      	bls.n	800397c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003978:	2303      	movs	r3, #3
 800397a:	e10c      	b.n	8003b96 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800397c:	4b6a      	ldr	r3, [pc, #424]	; (8003b28 <HAL_RCC_OscConfig+0x474>)
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003984:	2b00      	cmp	r3, #0
 8003986:	d0f0      	beq.n	800396a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	689b      	ldr	r3, [r3, #8]
 800398c:	2b01      	cmp	r3, #1
 800398e:	d106      	bne.n	800399e <HAL_RCC_OscConfig+0x2ea>
 8003990:	4b64      	ldr	r3, [pc, #400]	; (8003b24 <HAL_RCC_OscConfig+0x470>)
 8003992:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003994:	4a63      	ldr	r2, [pc, #396]	; (8003b24 <HAL_RCC_OscConfig+0x470>)
 8003996:	f043 0301 	orr.w	r3, r3, #1
 800399a:	6713      	str	r3, [r2, #112]	; 0x70
 800399c:	e01c      	b.n	80039d8 <HAL_RCC_OscConfig+0x324>
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	689b      	ldr	r3, [r3, #8]
 80039a2:	2b05      	cmp	r3, #5
 80039a4:	d10c      	bne.n	80039c0 <HAL_RCC_OscConfig+0x30c>
 80039a6:	4b5f      	ldr	r3, [pc, #380]	; (8003b24 <HAL_RCC_OscConfig+0x470>)
 80039a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039aa:	4a5e      	ldr	r2, [pc, #376]	; (8003b24 <HAL_RCC_OscConfig+0x470>)
 80039ac:	f043 0304 	orr.w	r3, r3, #4
 80039b0:	6713      	str	r3, [r2, #112]	; 0x70
 80039b2:	4b5c      	ldr	r3, [pc, #368]	; (8003b24 <HAL_RCC_OscConfig+0x470>)
 80039b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039b6:	4a5b      	ldr	r2, [pc, #364]	; (8003b24 <HAL_RCC_OscConfig+0x470>)
 80039b8:	f043 0301 	orr.w	r3, r3, #1
 80039bc:	6713      	str	r3, [r2, #112]	; 0x70
 80039be:	e00b      	b.n	80039d8 <HAL_RCC_OscConfig+0x324>
 80039c0:	4b58      	ldr	r3, [pc, #352]	; (8003b24 <HAL_RCC_OscConfig+0x470>)
 80039c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039c4:	4a57      	ldr	r2, [pc, #348]	; (8003b24 <HAL_RCC_OscConfig+0x470>)
 80039c6:	f023 0301 	bic.w	r3, r3, #1
 80039ca:	6713      	str	r3, [r2, #112]	; 0x70
 80039cc:	4b55      	ldr	r3, [pc, #340]	; (8003b24 <HAL_RCC_OscConfig+0x470>)
 80039ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039d0:	4a54      	ldr	r2, [pc, #336]	; (8003b24 <HAL_RCC_OscConfig+0x470>)
 80039d2:	f023 0304 	bic.w	r3, r3, #4
 80039d6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	689b      	ldr	r3, [r3, #8]
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d015      	beq.n	8003a0c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039e0:	f7fe ff86 	bl	80028f0 <HAL_GetTick>
 80039e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039e6:	e00a      	b.n	80039fe <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80039e8:	f7fe ff82 	bl	80028f0 <HAL_GetTick>
 80039ec:	4602      	mov	r2, r0
 80039ee:	693b      	ldr	r3, [r7, #16]
 80039f0:	1ad3      	subs	r3, r2, r3
 80039f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80039f6:	4293      	cmp	r3, r2
 80039f8:	d901      	bls.n	80039fe <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80039fa:	2303      	movs	r3, #3
 80039fc:	e0cb      	b.n	8003b96 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039fe:	4b49      	ldr	r3, [pc, #292]	; (8003b24 <HAL_RCC_OscConfig+0x470>)
 8003a00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a02:	f003 0302 	and.w	r3, r3, #2
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d0ee      	beq.n	80039e8 <HAL_RCC_OscConfig+0x334>
 8003a0a:	e014      	b.n	8003a36 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a0c:	f7fe ff70 	bl	80028f0 <HAL_GetTick>
 8003a10:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a12:	e00a      	b.n	8003a2a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003a14:	f7fe ff6c 	bl	80028f0 <HAL_GetTick>
 8003a18:	4602      	mov	r2, r0
 8003a1a:	693b      	ldr	r3, [r7, #16]
 8003a1c:	1ad3      	subs	r3, r2, r3
 8003a1e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a22:	4293      	cmp	r3, r2
 8003a24:	d901      	bls.n	8003a2a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003a26:	2303      	movs	r3, #3
 8003a28:	e0b5      	b.n	8003b96 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a2a:	4b3e      	ldr	r3, [pc, #248]	; (8003b24 <HAL_RCC_OscConfig+0x470>)
 8003a2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a2e:	f003 0302 	and.w	r3, r3, #2
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d1ee      	bne.n	8003a14 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003a36:	7dfb      	ldrb	r3, [r7, #23]
 8003a38:	2b01      	cmp	r3, #1
 8003a3a:	d105      	bne.n	8003a48 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a3c:	4b39      	ldr	r3, [pc, #228]	; (8003b24 <HAL_RCC_OscConfig+0x470>)
 8003a3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a40:	4a38      	ldr	r2, [pc, #224]	; (8003b24 <HAL_RCC_OscConfig+0x470>)
 8003a42:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003a46:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	699b      	ldr	r3, [r3, #24]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	f000 80a1 	beq.w	8003b94 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003a52:	4b34      	ldr	r3, [pc, #208]	; (8003b24 <HAL_RCC_OscConfig+0x470>)
 8003a54:	689b      	ldr	r3, [r3, #8]
 8003a56:	f003 030c 	and.w	r3, r3, #12
 8003a5a:	2b08      	cmp	r3, #8
 8003a5c:	d05c      	beq.n	8003b18 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	699b      	ldr	r3, [r3, #24]
 8003a62:	2b02      	cmp	r3, #2
 8003a64:	d141      	bne.n	8003aea <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a66:	4b31      	ldr	r3, [pc, #196]	; (8003b2c <HAL_RCC_OscConfig+0x478>)
 8003a68:	2200      	movs	r2, #0
 8003a6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a6c:	f7fe ff40 	bl	80028f0 <HAL_GetTick>
 8003a70:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a72:	e008      	b.n	8003a86 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003a74:	f7fe ff3c 	bl	80028f0 <HAL_GetTick>
 8003a78:	4602      	mov	r2, r0
 8003a7a:	693b      	ldr	r3, [r7, #16]
 8003a7c:	1ad3      	subs	r3, r2, r3
 8003a7e:	2b02      	cmp	r3, #2
 8003a80:	d901      	bls.n	8003a86 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003a82:	2303      	movs	r3, #3
 8003a84:	e087      	b.n	8003b96 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a86:	4b27      	ldr	r3, [pc, #156]	; (8003b24 <HAL_RCC_OscConfig+0x470>)
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d1f0      	bne.n	8003a74 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	69da      	ldr	r2, [r3, #28]
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	6a1b      	ldr	r3, [r3, #32]
 8003a9a:	431a      	orrs	r2, r3
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003aa0:	019b      	lsls	r3, r3, #6
 8003aa2:	431a      	orrs	r2, r3
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003aa8:	085b      	lsrs	r3, r3, #1
 8003aaa:	3b01      	subs	r3, #1
 8003aac:	041b      	lsls	r3, r3, #16
 8003aae:	431a      	orrs	r2, r3
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ab4:	061b      	lsls	r3, r3, #24
 8003ab6:	491b      	ldr	r1, [pc, #108]	; (8003b24 <HAL_RCC_OscConfig+0x470>)
 8003ab8:	4313      	orrs	r3, r2
 8003aba:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003abc:	4b1b      	ldr	r3, [pc, #108]	; (8003b2c <HAL_RCC_OscConfig+0x478>)
 8003abe:	2201      	movs	r2, #1
 8003ac0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ac2:	f7fe ff15 	bl	80028f0 <HAL_GetTick>
 8003ac6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ac8:	e008      	b.n	8003adc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003aca:	f7fe ff11 	bl	80028f0 <HAL_GetTick>
 8003ace:	4602      	mov	r2, r0
 8003ad0:	693b      	ldr	r3, [r7, #16]
 8003ad2:	1ad3      	subs	r3, r2, r3
 8003ad4:	2b02      	cmp	r3, #2
 8003ad6:	d901      	bls.n	8003adc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003ad8:	2303      	movs	r3, #3
 8003ada:	e05c      	b.n	8003b96 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003adc:	4b11      	ldr	r3, [pc, #68]	; (8003b24 <HAL_RCC_OscConfig+0x470>)
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d0f0      	beq.n	8003aca <HAL_RCC_OscConfig+0x416>
 8003ae8:	e054      	b.n	8003b94 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003aea:	4b10      	ldr	r3, [pc, #64]	; (8003b2c <HAL_RCC_OscConfig+0x478>)
 8003aec:	2200      	movs	r2, #0
 8003aee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003af0:	f7fe fefe 	bl	80028f0 <HAL_GetTick>
 8003af4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003af6:	e008      	b.n	8003b0a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003af8:	f7fe fefa 	bl	80028f0 <HAL_GetTick>
 8003afc:	4602      	mov	r2, r0
 8003afe:	693b      	ldr	r3, [r7, #16]
 8003b00:	1ad3      	subs	r3, r2, r3
 8003b02:	2b02      	cmp	r3, #2
 8003b04:	d901      	bls.n	8003b0a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003b06:	2303      	movs	r3, #3
 8003b08:	e045      	b.n	8003b96 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b0a:	4b06      	ldr	r3, [pc, #24]	; (8003b24 <HAL_RCC_OscConfig+0x470>)
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d1f0      	bne.n	8003af8 <HAL_RCC_OscConfig+0x444>
 8003b16:	e03d      	b.n	8003b94 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	699b      	ldr	r3, [r3, #24]
 8003b1c:	2b01      	cmp	r3, #1
 8003b1e:	d107      	bne.n	8003b30 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003b20:	2301      	movs	r3, #1
 8003b22:	e038      	b.n	8003b96 <HAL_RCC_OscConfig+0x4e2>
 8003b24:	40023800 	.word	0x40023800
 8003b28:	40007000 	.word	0x40007000
 8003b2c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003b30:	4b1b      	ldr	r3, [pc, #108]	; (8003ba0 <HAL_RCC_OscConfig+0x4ec>)
 8003b32:	685b      	ldr	r3, [r3, #4]
 8003b34:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	699b      	ldr	r3, [r3, #24]
 8003b3a:	2b01      	cmp	r3, #1
 8003b3c:	d028      	beq.n	8003b90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003b48:	429a      	cmp	r2, r3
 8003b4a:	d121      	bne.n	8003b90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b56:	429a      	cmp	r2, r3
 8003b58:	d11a      	bne.n	8003b90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003b5a:	68fa      	ldr	r2, [r7, #12]
 8003b5c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003b60:	4013      	ands	r3, r2
 8003b62:	687a      	ldr	r2, [r7, #4]
 8003b64:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003b66:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003b68:	4293      	cmp	r3, r2
 8003b6a:	d111      	bne.n	8003b90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b76:	085b      	lsrs	r3, r3, #1
 8003b78:	3b01      	subs	r3, #1
 8003b7a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003b7c:	429a      	cmp	r2, r3
 8003b7e:	d107      	bne.n	8003b90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b8a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003b8c:	429a      	cmp	r2, r3
 8003b8e:	d001      	beq.n	8003b94 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003b90:	2301      	movs	r3, #1
 8003b92:	e000      	b.n	8003b96 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003b94:	2300      	movs	r3, #0
}
 8003b96:	4618      	mov	r0, r3
 8003b98:	3718      	adds	r7, #24
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	bd80      	pop	{r7, pc}
 8003b9e:	bf00      	nop
 8003ba0:	40023800 	.word	0x40023800

08003ba4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	b084      	sub	sp, #16
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	6078      	str	r0, [r7, #4]
 8003bac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d101      	bne.n	8003bb8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003bb4:	2301      	movs	r3, #1
 8003bb6:	e0cc      	b.n	8003d52 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003bb8:	4b68      	ldr	r3, [pc, #416]	; (8003d5c <HAL_RCC_ClockConfig+0x1b8>)
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f003 0307 	and.w	r3, r3, #7
 8003bc0:	683a      	ldr	r2, [r7, #0]
 8003bc2:	429a      	cmp	r2, r3
 8003bc4:	d90c      	bls.n	8003be0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003bc6:	4b65      	ldr	r3, [pc, #404]	; (8003d5c <HAL_RCC_ClockConfig+0x1b8>)
 8003bc8:	683a      	ldr	r2, [r7, #0]
 8003bca:	b2d2      	uxtb	r2, r2
 8003bcc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bce:	4b63      	ldr	r3, [pc, #396]	; (8003d5c <HAL_RCC_ClockConfig+0x1b8>)
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f003 0307 	and.w	r3, r3, #7
 8003bd6:	683a      	ldr	r2, [r7, #0]
 8003bd8:	429a      	cmp	r2, r3
 8003bda:	d001      	beq.n	8003be0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003bdc:	2301      	movs	r3, #1
 8003bde:	e0b8      	b.n	8003d52 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f003 0302 	and.w	r3, r3, #2
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d020      	beq.n	8003c2e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f003 0304 	and.w	r3, r3, #4
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d005      	beq.n	8003c04 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003bf8:	4b59      	ldr	r3, [pc, #356]	; (8003d60 <HAL_RCC_ClockConfig+0x1bc>)
 8003bfa:	689b      	ldr	r3, [r3, #8]
 8003bfc:	4a58      	ldr	r2, [pc, #352]	; (8003d60 <HAL_RCC_ClockConfig+0x1bc>)
 8003bfe:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003c02:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f003 0308 	and.w	r3, r3, #8
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d005      	beq.n	8003c1c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003c10:	4b53      	ldr	r3, [pc, #332]	; (8003d60 <HAL_RCC_ClockConfig+0x1bc>)
 8003c12:	689b      	ldr	r3, [r3, #8]
 8003c14:	4a52      	ldr	r2, [pc, #328]	; (8003d60 <HAL_RCC_ClockConfig+0x1bc>)
 8003c16:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003c1a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c1c:	4b50      	ldr	r3, [pc, #320]	; (8003d60 <HAL_RCC_ClockConfig+0x1bc>)
 8003c1e:	689b      	ldr	r3, [r3, #8]
 8003c20:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	689b      	ldr	r3, [r3, #8]
 8003c28:	494d      	ldr	r1, [pc, #308]	; (8003d60 <HAL_RCC_ClockConfig+0x1bc>)
 8003c2a:	4313      	orrs	r3, r2
 8003c2c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f003 0301 	and.w	r3, r3, #1
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d044      	beq.n	8003cc4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	685b      	ldr	r3, [r3, #4]
 8003c3e:	2b01      	cmp	r3, #1
 8003c40:	d107      	bne.n	8003c52 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c42:	4b47      	ldr	r3, [pc, #284]	; (8003d60 <HAL_RCC_ClockConfig+0x1bc>)
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d119      	bne.n	8003c82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c4e:	2301      	movs	r3, #1
 8003c50:	e07f      	b.n	8003d52 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	685b      	ldr	r3, [r3, #4]
 8003c56:	2b02      	cmp	r3, #2
 8003c58:	d003      	beq.n	8003c62 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003c5e:	2b03      	cmp	r3, #3
 8003c60:	d107      	bne.n	8003c72 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c62:	4b3f      	ldr	r3, [pc, #252]	; (8003d60 <HAL_RCC_ClockConfig+0x1bc>)
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d109      	bne.n	8003c82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c6e:	2301      	movs	r3, #1
 8003c70:	e06f      	b.n	8003d52 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c72:	4b3b      	ldr	r3, [pc, #236]	; (8003d60 <HAL_RCC_ClockConfig+0x1bc>)
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f003 0302 	and.w	r3, r3, #2
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d101      	bne.n	8003c82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c7e:	2301      	movs	r3, #1
 8003c80:	e067      	b.n	8003d52 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003c82:	4b37      	ldr	r3, [pc, #220]	; (8003d60 <HAL_RCC_ClockConfig+0x1bc>)
 8003c84:	689b      	ldr	r3, [r3, #8]
 8003c86:	f023 0203 	bic.w	r2, r3, #3
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	685b      	ldr	r3, [r3, #4]
 8003c8e:	4934      	ldr	r1, [pc, #208]	; (8003d60 <HAL_RCC_ClockConfig+0x1bc>)
 8003c90:	4313      	orrs	r3, r2
 8003c92:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003c94:	f7fe fe2c 	bl	80028f0 <HAL_GetTick>
 8003c98:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c9a:	e00a      	b.n	8003cb2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c9c:	f7fe fe28 	bl	80028f0 <HAL_GetTick>
 8003ca0:	4602      	mov	r2, r0
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	1ad3      	subs	r3, r2, r3
 8003ca6:	f241 3288 	movw	r2, #5000	; 0x1388
 8003caa:	4293      	cmp	r3, r2
 8003cac:	d901      	bls.n	8003cb2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003cae:	2303      	movs	r3, #3
 8003cb0:	e04f      	b.n	8003d52 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003cb2:	4b2b      	ldr	r3, [pc, #172]	; (8003d60 <HAL_RCC_ClockConfig+0x1bc>)
 8003cb4:	689b      	ldr	r3, [r3, #8]
 8003cb6:	f003 020c 	and.w	r2, r3, #12
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	685b      	ldr	r3, [r3, #4]
 8003cbe:	009b      	lsls	r3, r3, #2
 8003cc0:	429a      	cmp	r2, r3
 8003cc2:	d1eb      	bne.n	8003c9c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003cc4:	4b25      	ldr	r3, [pc, #148]	; (8003d5c <HAL_RCC_ClockConfig+0x1b8>)
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f003 0307 	and.w	r3, r3, #7
 8003ccc:	683a      	ldr	r2, [r7, #0]
 8003cce:	429a      	cmp	r2, r3
 8003cd0:	d20c      	bcs.n	8003cec <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003cd2:	4b22      	ldr	r3, [pc, #136]	; (8003d5c <HAL_RCC_ClockConfig+0x1b8>)
 8003cd4:	683a      	ldr	r2, [r7, #0]
 8003cd6:	b2d2      	uxtb	r2, r2
 8003cd8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003cda:	4b20      	ldr	r3, [pc, #128]	; (8003d5c <HAL_RCC_ClockConfig+0x1b8>)
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f003 0307 	and.w	r3, r3, #7
 8003ce2:	683a      	ldr	r2, [r7, #0]
 8003ce4:	429a      	cmp	r2, r3
 8003ce6:	d001      	beq.n	8003cec <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003ce8:	2301      	movs	r3, #1
 8003cea:	e032      	b.n	8003d52 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f003 0304 	and.w	r3, r3, #4
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d008      	beq.n	8003d0a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003cf8:	4b19      	ldr	r3, [pc, #100]	; (8003d60 <HAL_RCC_ClockConfig+0x1bc>)
 8003cfa:	689b      	ldr	r3, [r3, #8]
 8003cfc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	68db      	ldr	r3, [r3, #12]
 8003d04:	4916      	ldr	r1, [pc, #88]	; (8003d60 <HAL_RCC_ClockConfig+0x1bc>)
 8003d06:	4313      	orrs	r3, r2
 8003d08:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f003 0308 	and.w	r3, r3, #8
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d009      	beq.n	8003d2a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003d16:	4b12      	ldr	r3, [pc, #72]	; (8003d60 <HAL_RCC_ClockConfig+0x1bc>)
 8003d18:	689b      	ldr	r3, [r3, #8]
 8003d1a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	691b      	ldr	r3, [r3, #16]
 8003d22:	00db      	lsls	r3, r3, #3
 8003d24:	490e      	ldr	r1, [pc, #56]	; (8003d60 <HAL_RCC_ClockConfig+0x1bc>)
 8003d26:	4313      	orrs	r3, r2
 8003d28:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003d2a:	f000 f821 	bl	8003d70 <HAL_RCC_GetSysClockFreq>
 8003d2e:	4602      	mov	r2, r0
 8003d30:	4b0b      	ldr	r3, [pc, #44]	; (8003d60 <HAL_RCC_ClockConfig+0x1bc>)
 8003d32:	689b      	ldr	r3, [r3, #8]
 8003d34:	091b      	lsrs	r3, r3, #4
 8003d36:	f003 030f 	and.w	r3, r3, #15
 8003d3a:	490a      	ldr	r1, [pc, #40]	; (8003d64 <HAL_RCC_ClockConfig+0x1c0>)
 8003d3c:	5ccb      	ldrb	r3, [r1, r3]
 8003d3e:	fa22 f303 	lsr.w	r3, r2, r3
 8003d42:	4a09      	ldr	r2, [pc, #36]	; (8003d68 <HAL_RCC_ClockConfig+0x1c4>)
 8003d44:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003d46:	4b09      	ldr	r3, [pc, #36]	; (8003d6c <HAL_RCC_ClockConfig+0x1c8>)
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	4618      	mov	r0, r3
 8003d4c:	f7fe fd8c 	bl	8002868 <HAL_InitTick>

  return HAL_OK;
 8003d50:	2300      	movs	r3, #0
}
 8003d52:	4618      	mov	r0, r3
 8003d54:	3710      	adds	r7, #16
 8003d56:	46bd      	mov	sp, r7
 8003d58:	bd80      	pop	{r7, pc}
 8003d5a:	bf00      	nop
 8003d5c:	40023c00 	.word	0x40023c00
 8003d60:	40023800 	.word	0x40023800
 8003d64:	0800cc0c 	.word	0x0800cc0c
 8003d68:	20000000 	.word	0x20000000
 8003d6c:	20000004 	.word	0x20000004

08003d70 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003d70:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003d74:	b090      	sub	sp, #64	; 0x40
 8003d76:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003d78:	2300      	movs	r3, #0
 8003d7a:	637b      	str	r3, [r7, #52]	; 0x34
 8003d7c:	2300      	movs	r3, #0
 8003d7e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003d80:	2300      	movs	r3, #0
 8003d82:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8003d84:	2300      	movs	r3, #0
 8003d86:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003d88:	4b59      	ldr	r3, [pc, #356]	; (8003ef0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003d8a:	689b      	ldr	r3, [r3, #8]
 8003d8c:	f003 030c 	and.w	r3, r3, #12
 8003d90:	2b08      	cmp	r3, #8
 8003d92:	d00d      	beq.n	8003db0 <HAL_RCC_GetSysClockFreq+0x40>
 8003d94:	2b08      	cmp	r3, #8
 8003d96:	f200 80a1 	bhi.w	8003edc <HAL_RCC_GetSysClockFreq+0x16c>
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d002      	beq.n	8003da4 <HAL_RCC_GetSysClockFreq+0x34>
 8003d9e:	2b04      	cmp	r3, #4
 8003da0:	d003      	beq.n	8003daa <HAL_RCC_GetSysClockFreq+0x3a>
 8003da2:	e09b      	b.n	8003edc <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003da4:	4b53      	ldr	r3, [pc, #332]	; (8003ef4 <HAL_RCC_GetSysClockFreq+0x184>)
 8003da6:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8003da8:	e09b      	b.n	8003ee2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003daa:	4b53      	ldr	r3, [pc, #332]	; (8003ef8 <HAL_RCC_GetSysClockFreq+0x188>)
 8003dac:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003dae:	e098      	b.n	8003ee2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003db0:	4b4f      	ldr	r3, [pc, #316]	; (8003ef0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003db2:	685b      	ldr	r3, [r3, #4]
 8003db4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003db8:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003dba:	4b4d      	ldr	r3, [pc, #308]	; (8003ef0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003dbc:	685b      	ldr	r3, [r3, #4]
 8003dbe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d028      	beq.n	8003e18 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003dc6:	4b4a      	ldr	r3, [pc, #296]	; (8003ef0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003dc8:	685b      	ldr	r3, [r3, #4]
 8003dca:	099b      	lsrs	r3, r3, #6
 8003dcc:	2200      	movs	r2, #0
 8003dce:	623b      	str	r3, [r7, #32]
 8003dd0:	627a      	str	r2, [r7, #36]	; 0x24
 8003dd2:	6a3b      	ldr	r3, [r7, #32]
 8003dd4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003dd8:	2100      	movs	r1, #0
 8003dda:	4b47      	ldr	r3, [pc, #284]	; (8003ef8 <HAL_RCC_GetSysClockFreq+0x188>)
 8003ddc:	fb03 f201 	mul.w	r2, r3, r1
 8003de0:	2300      	movs	r3, #0
 8003de2:	fb00 f303 	mul.w	r3, r0, r3
 8003de6:	4413      	add	r3, r2
 8003de8:	4a43      	ldr	r2, [pc, #268]	; (8003ef8 <HAL_RCC_GetSysClockFreq+0x188>)
 8003dea:	fba0 1202 	umull	r1, r2, r0, r2
 8003dee:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003df0:	460a      	mov	r2, r1
 8003df2:	62ba      	str	r2, [r7, #40]	; 0x28
 8003df4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003df6:	4413      	add	r3, r2
 8003df8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003dfa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	61bb      	str	r3, [r7, #24]
 8003e00:	61fa      	str	r2, [r7, #28]
 8003e02:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003e06:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8003e0a:	f7fc ff55 	bl	8000cb8 <__aeabi_uldivmod>
 8003e0e:	4602      	mov	r2, r0
 8003e10:	460b      	mov	r3, r1
 8003e12:	4613      	mov	r3, r2
 8003e14:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003e16:	e053      	b.n	8003ec0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e18:	4b35      	ldr	r3, [pc, #212]	; (8003ef0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003e1a:	685b      	ldr	r3, [r3, #4]
 8003e1c:	099b      	lsrs	r3, r3, #6
 8003e1e:	2200      	movs	r2, #0
 8003e20:	613b      	str	r3, [r7, #16]
 8003e22:	617a      	str	r2, [r7, #20]
 8003e24:	693b      	ldr	r3, [r7, #16]
 8003e26:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003e2a:	f04f 0b00 	mov.w	fp, #0
 8003e2e:	4652      	mov	r2, sl
 8003e30:	465b      	mov	r3, fp
 8003e32:	f04f 0000 	mov.w	r0, #0
 8003e36:	f04f 0100 	mov.w	r1, #0
 8003e3a:	0159      	lsls	r1, r3, #5
 8003e3c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003e40:	0150      	lsls	r0, r2, #5
 8003e42:	4602      	mov	r2, r0
 8003e44:	460b      	mov	r3, r1
 8003e46:	ebb2 080a 	subs.w	r8, r2, sl
 8003e4a:	eb63 090b 	sbc.w	r9, r3, fp
 8003e4e:	f04f 0200 	mov.w	r2, #0
 8003e52:	f04f 0300 	mov.w	r3, #0
 8003e56:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003e5a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003e5e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003e62:	ebb2 0408 	subs.w	r4, r2, r8
 8003e66:	eb63 0509 	sbc.w	r5, r3, r9
 8003e6a:	f04f 0200 	mov.w	r2, #0
 8003e6e:	f04f 0300 	mov.w	r3, #0
 8003e72:	00eb      	lsls	r3, r5, #3
 8003e74:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003e78:	00e2      	lsls	r2, r4, #3
 8003e7a:	4614      	mov	r4, r2
 8003e7c:	461d      	mov	r5, r3
 8003e7e:	eb14 030a 	adds.w	r3, r4, sl
 8003e82:	603b      	str	r3, [r7, #0]
 8003e84:	eb45 030b 	adc.w	r3, r5, fp
 8003e88:	607b      	str	r3, [r7, #4]
 8003e8a:	f04f 0200 	mov.w	r2, #0
 8003e8e:	f04f 0300 	mov.w	r3, #0
 8003e92:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003e96:	4629      	mov	r1, r5
 8003e98:	028b      	lsls	r3, r1, #10
 8003e9a:	4621      	mov	r1, r4
 8003e9c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003ea0:	4621      	mov	r1, r4
 8003ea2:	028a      	lsls	r2, r1, #10
 8003ea4:	4610      	mov	r0, r2
 8003ea6:	4619      	mov	r1, r3
 8003ea8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003eaa:	2200      	movs	r2, #0
 8003eac:	60bb      	str	r3, [r7, #8]
 8003eae:	60fa      	str	r2, [r7, #12]
 8003eb0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003eb4:	f7fc ff00 	bl	8000cb8 <__aeabi_uldivmod>
 8003eb8:	4602      	mov	r2, r0
 8003eba:	460b      	mov	r3, r1
 8003ebc:	4613      	mov	r3, r2
 8003ebe:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003ec0:	4b0b      	ldr	r3, [pc, #44]	; (8003ef0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003ec2:	685b      	ldr	r3, [r3, #4]
 8003ec4:	0c1b      	lsrs	r3, r3, #16
 8003ec6:	f003 0303 	and.w	r3, r3, #3
 8003eca:	3301      	adds	r3, #1
 8003ecc:	005b      	lsls	r3, r3, #1
 8003ece:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8003ed0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003ed2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ed4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ed8:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003eda:	e002      	b.n	8003ee2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003edc:	4b05      	ldr	r3, [pc, #20]	; (8003ef4 <HAL_RCC_GetSysClockFreq+0x184>)
 8003ede:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003ee0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003ee2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	3740      	adds	r7, #64	; 0x40
 8003ee8:	46bd      	mov	sp, r7
 8003eea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003eee:	bf00      	nop
 8003ef0:	40023800 	.word	0x40023800
 8003ef4:	00f42400 	.word	0x00f42400
 8003ef8:	017d7840 	.word	0x017d7840

08003efc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003efc:	b480      	push	{r7}
 8003efe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003f00:	4b03      	ldr	r3, [pc, #12]	; (8003f10 <HAL_RCC_GetHCLKFreq+0x14>)
 8003f02:	681b      	ldr	r3, [r3, #0]
}
 8003f04:	4618      	mov	r0, r3
 8003f06:	46bd      	mov	sp, r7
 8003f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0c:	4770      	bx	lr
 8003f0e:	bf00      	nop
 8003f10:	20000000 	.word	0x20000000

08003f14 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003f14:	b580      	push	{r7, lr}
 8003f16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003f18:	f7ff fff0 	bl	8003efc <HAL_RCC_GetHCLKFreq>
 8003f1c:	4602      	mov	r2, r0
 8003f1e:	4b05      	ldr	r3, [pc, #20]	; (8003f34 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003f20:	689b      	ldr	r3, [r3, #8]
 8003f22:	0a9b      	lsrs	r3, r3, #10
 8003f24:	f003 0307 	and.w	r3, r3, #7
 8003f28:	4903      	ldr	r1, [pc, #12]	; (8003f38 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003f2a:	5ccb      	ldrb	r3, [r1, r3]
 8003f2c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f30:	4618      	mov	r0, r3
 8003f32:	bd80      	pop	{r7, pc}
 8003f34:	40023800 	.word	0x40023800
 8003f38:	0800cc1c 	.word	0x0800cc1c

08003f3c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003f3c:	b580      	push	{r7, lr}
 8003f3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003f40:	f7ff ffdc 	bl	8003efc <HAL_RCC_GetHCLKFreq>
 8003f44:	4602      	mov	r2, r0
 8003f46:	4b05      	ldr	r3, [pc, #20]	; (8003f5c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003f48:	689b      	ldr	r3, [r3, #8]
 8003f4a:	0b5b      	lsrs	r3, r3, #13
 8003f4c:	f003 0307 	and.w	r3, r3, #7
 8003f50:	4903      	ldr	r1, [pc, #12]	; (8003f60 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003f52:	5ccb      	ldrb	r3, [r1, r3]
 8003f54:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f58:	4618      	mov	r0, r3
 8003f5a:	bd80      	pop	{r7, pc}
 8003f5c:	40023800 	.word	0x40023800
 8003f60:	0800cc1c 	.word	0x0800cc1c

08003f64 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003f64:	b580      	push	{r7, lr}
 8003f66:	b082      	sub	sp, #8
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d101      	bne.n	8003f76 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003f72:	2301      	movs	r3, #1
 8003f74:	e041      	b.n	8003ffa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f7c:	b2db      	uxtb	r3, r3
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d106      	bne.n	8003f90 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	2200      	movs	r2, #0
 8003f86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003f8a:	6878      	ldr	r0, [r7, #4]
 8003f8c:	f7fe f96c 	bl	8002268 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2202      	movs	r2, #2
 8003f94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681a      	ldr	r2, [r3, #0]
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	3304      	adds	r3, #4
 8003fa0:	4619      	mov	r1, r3
 8003fa2:	4610      	mov	r0, r2
 8003fa4:	f000 fd70 	bl	8004a88 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2201      	movs	r2, #1
 8003fac:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2201      	movs	r2, #1
 8003fb4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	2201      	movs	r2, #1
 8003fbc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	2201      	movs	r2, #1
 8003fc4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2201      	movs	r2, #1
 8003fcc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2201      	movs	r2, #1
 8003fd4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2201      	movs	r2, #1
 8003fdc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2201      	movs	r2, #1
 8003fe4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2201      	movs	r2, #1
 8003fec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2201      	movs	r2, #1
 8003ff4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003ff8:	2300      	movs	r3, #0
}
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	3708      	adds	r7, #8
 8003ffe:	46bd      	mov	sp, r7
 8004000:	bd80      	pop	{r7, pc}
	...

08004004 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004004:	b480      	push	{r7}
 8004006:	b085      	sub	sp, #20
 8004008:	af00      	add	r7, sp, #0
 800400a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004012:	b2db      	uxtb	r3, r3
 8004014:	2b01      	cmp	r3, #1
 8004016:	d001      	beq.n	800401c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004018:	2301      	movs	r3, #1
 800401a:	e044      	b.n	80040a6 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	2202      	movs	r2, #2
 8004020:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	68da      	ldr	r2, [r3, #12]
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f042 0201 	orr.w	r2, r2, #1
 8004032:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	4a1e      	ldr	r2, [pc, #120]	; (80040b4 <HAL_TIM_Base_Start_IT+0xb0>)
 800403a:	4293      	cmp	r3, r2
 800403c:	d018      	beq.n	8004070 <HAL_TIM_Base_Start_IT+0x6c>
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004046:	d013      	beq.n	8004070 <HAL_TIM_Base_Start_IT+0x6c>
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	4a1a      	ldr	r2, [pc, #104]	; (80040b8 <HAL_TIM_Base_Start_IT+0xb4>)
 800404e:	4293      	cmp	r3, r2
 8004050:	d00e      	beq.n	8004070 <HAL_TIM_Base_Start_IT+0x6c>
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	4a19      	ldr	r2, [pc, #100]	; (80040bc <HAL_TIM_Base_Start_IT+0xb8>)
 8004058:	4293      	cmp	r3, r2
 800405a:	d009      	beq.n	8004070 <HAL_TIM_Base_Start_IT+0x6c>
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	4a17      	ldr	r2, [pc, #92]	; (80040c0 <HAL_TIM_Base_Start_IT+0xbc>)
 8004062:	4293      	cmp	r3, r2
 8004064:	d004      	beq.n	8004070 <HAL_TIM_Base_Start_IT+0x6c>
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	4a16      	ldr	r2, [pc, #88]	; (80040c4 <HAL_TIM_Base_Start_IT+0xc0>)
 800406c:	4293      	cmp	r3, r2
 800406e:	d111      	bne.n	8004094 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	689b      	ldr	r3, [r3, #8]
 8004076:	f003 0307 	and.w	r3, r3, #7
 800407a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	2b06      	cmp	r3, #6
 8004080:	d010      	beq.n	80040a4 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	681a      	ldr	r2, [r3, #0]
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f042 0201 	orr.w	r2, r2, #1
 8004090:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004092:	e007      	b.n	80040a4 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	681a      	ldr	r2, [r3, #0]
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f042 0201 	orr.w	r2, r2, #1
 80040a2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80040a4:	2300      	movs	r3, #0
}
 80040a6:	4618      	mov	r0, r3
 80040a8:	3714      	adds	r7, #20
 80040aa:	46bd      	mov	sp, r7
 80040ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b0:	4770      	bx	lr
 80040b2:	bf00      	nop
 80040b4:	40010000 	.word	0x40010000
 80040b8:	40000400 	.word	0x40000400
 80040bc:	40000800 	.word	0x40000800
 80040c0:	40000c00 	.word	0x40000c00
 80040c4:	40014000 	.word	0x40014000

080040c8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80040c8:	b580      	push	{r7, lr}
 80040ca:	b082      	sub	sp, #8
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d101      	bne.n	80040da <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80040d6:	2301      	movs	r3, #1
 80040d8:	e041      	b.n	800415e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80040e0:	b2db      	uxtb	r3, r3
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d106      	bne.n	80040f4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	2200      	movs	r2, #0
 80040ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80040ee:	6878      	ldr	r0, [r7, #4]
 80040f0:	f000 f839 	bl	8004166 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2202      	movs	r2, #2
 80040f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681a      	ldr	r2, [r3, #0]
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	3304      	adds	r3, #4
 8004104:	4619      	mov	r1, r3
 8004106:	4610      	mov	r0, r2
 8004108:	f000 fcbe 	bl	8004a88 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	2201      	movs	r2, #1
 8004110:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	2201      	movs	r2, #1
 8004118:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2201      	movs	r2, #1
 8004120:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	2201      	movs	r2, #1
 8004128:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	2201      	movs	r2, #1
 8004130:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	2201      	movs	r2, #1
 8004138:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	2201      	movs	r2, #1
 8004140:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2201      	movs	r2, #1
 8004148:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	2201      	movs	r2, #1
 8004150:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	2201      	movs	r2, #1
 8004158:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800415c:	2300      	movs	r3, #0
}
 800415e:	4618      	mov	r0, r3
 8004160:	3708      	adds	r7, #8
 8004162:	46bd      	mov	sp, r7
 8004164:	bd80      	pop	{r7, pc}

08004166 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004166:	b480      	push	{r7}
 8004168:	b083      	sub	sp, #12
 800416a:	af00      	add	r7, sp, #0
 800416c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800416e:	bf00      	nop
 8004170:	370c      	adds	r7, #12
 8004172:	46bd      	mov	sp, r7
 8004174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004178:	4770      	bx	lr
	...

0800417c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800417c:	b580      	push	{r7, lr}
 800417e:	b084      	sub	sp, #16
 8004180:	af00      	add	r7, sp, #0
 8004182:	6078      	str	r0, [r7, #4]
 8004184:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004186:	683b      	ldr	r3, [r7, #0]
 8004188:	2b00      	cmp	r3, #0
 800418a:	d109      	bne.n	80041a0 <HAL_TIM_PWM_Start+0x24>
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004192:	b2db      	uxtb	r3, r3
 8004194:	2b01      	cmp	r3, #1
 8004196:	bf14      	ite	ne
 8004198:	2301      	movne	r3, #1
 800419a:	2300      	moveq	r3, #0
 800419c:	b2db      	uxtb	r3, r3
 800419e:	e022      	b.n	80041e6 <HAL_TIM_PWM_Start+0x6a>
 80041a0:	683b      	ldr	r3, [r7, #0]
 80041a2:	2b04      	cmp	r3, #4
 80041a4:	d109      	bne.n	80041ba <HAL_TIM_PWM_Start+0x3e>
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80041ac:	b2db      	uxtb	r3, r3
 80041ae:	2b01      	cmp	r3, #1
 80041b0:	bf14      	ite	ne
 80041b2:	2301      	movne	r3, #1
 80041b4:	2300      	moveq	r3, #0
 80041b6:	b2db      	uxtb	r3, r3
 80041b8:	e015      	b.n	80041e6 <HAL_TIM_PWM_Start+0x6a>
 80041ba:	683b      	ldr	r3, [r7, #0]
 80041bc:	2b08      	cmp	r3, #8
 80041be:	d109      	bne.n	80041d4 <HAL_TIM_PWM_Start+0x58>
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80041c6:	b2db      	uxtb	r3, r3
 80041c8:	2b01      	cmp	r3, #1
 80041ca:	bf14      	ite	ne
 80041cc:	2301      	movne	r3, #1
 80041ce:	2300      	moveq	r3, #0
 80041d0:	b2db      	uxtb	r3, r3
 80041d2:	e008      	b.n	80041e6 <HAL_TIM_PWM_Start+0x6a>
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80041da:	b2db      	uxtb	r3, r3
 80041dc:	2b01      	cmp	r3, #1
 80041de:	bf14      	ite	ne
 80041e0:	2301      	movne	r3, #1
 80041e2:	2300      	moveq	r3, #0
 80041e4:	b2db      	uxtb	r3, r3
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d001      	beq.n	80041ee <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80041ea:	2301      	movs	r3, #1
 80041ec:	e068      	b.n	80042c0 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80041ee:	683b      	ldr	r3, [r7, #0]
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d104      	bne.n	80041fe <HAL_TIM_PWM_Start+0x82>
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2202      	movs	r2, #2
 80041f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80041fc:	e013      	b.n	8004226 <HAL_TIM_PWM_Start+0xaa>
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	2b04      	cmp	r3, #4
 8004202:	d104      	bne.n	800420e <HAL_TIM_PWM_Start+0x92>
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2202      	movs	r2, #2
 8004208:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800420c:	e00b      	b.n	8004226 <HAL_TIM_PWM_Start+0xaa>
 800420e:	683b      	ldr	r3, [r7, #0]
 8004210:	2b08      	cmp	r3, #8
 8004212:	d104      	bne.n	800421e <HAL_TIM_PWM_Start+0xa2>
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2202      	movs	r2, #2
 8004218:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800421c:	e003      	b.n	8004226 <HAL_TIM_PWM_Start+0xaa>
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	2202      	movs	r2, #2
 8004222:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	2201      	movs	r2, #1
 800422c:	6839      	ldr	r1, [r7, #0]
 800422e:	4618      	mov	r0, r3
 8004230:	f000 fedc 	bl	8004fec <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	4a23      	ldr	r2, [pc, #140]	; (80042c8 <HAL_TIM_PWM_Start+0x14c>)
 800423a:	4293      	cmp	r3, r2
 800423c:	d107      	bne.n	800424e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800424c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	4a1d      	ldr	r2, [pc, #116]	; (80042c8 <HAL_TIM_PWM_Start+0x14c>)
 8004254:	4293      	cmp	r3, r2
 8004256:	d018      	beq.n	800428a <HAL_TIM_PWM_Start+0x10e>
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004260:	d013      	beq.n	800428a <HAL_TIM_PWM_Start+0x10e>
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	4a19      	ldr	r2, [pc, #100]	; (80042cc <HAL_TIM_PWM_Start+0x150>)
 8004268:	4293      	cmp	r3, r2
 800426a:	d00e      	beq.n	800428a <HAL_TIM_PWM_Start+0x10e>
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	4a17      	ldr	r2, [pc, #92]	; (80042d0 <HAL_TIM_PWM_Start+0x154>)
 8004272:	4293      	cmp	r3, r2
 8004274:	d009      	beq.n	800428a <HAL_TIM_PWM_Start+0x10e>
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	4a16      	ldr	r2, [pc, #88]	; (80042d4 <HAL_TIM_PWM_Start+0x158>)
 800427c:	4293      	cmp	r3, r2
 800427e:	d004      	beq.n	800428a <HAL_TIM_PWM_Start+0x10e>
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	4a14      	ldr	r2, [pc, #80]	; (80042d8 <HAL_TIM_PWM_Start+0x15c>)
 8004286:	4293      	cmp	r3, r2
 8004288:	d111      	bne.n	80042ae <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	689b      	ldr	r3, [r3, #8]
 8004290:	f003 0307 	and.w	r3, r3, #7
 8004294:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	2b06      	cmp	r3, #6
 800429a:	d010      	beq.n	80042be <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	681a      	ldr	r2, [r3, #0]
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f042 0201 	orr.w	r2, r2, #1
 80042aa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042ac:	e007      	b.n	80042be <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	681a      	ldr	r2, [r3, #0]
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f042 0201 	orr.w	r2, r2, #1
 80042bc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80042be:	2300      	movs	r3, #0
}
 80042c0:	4618      	mov	r0, r3
 80042c2:	3710      	adds	r7, #16
 80042c4:	46bd      	mov	sp, r7
 80042c6:	bd80      	pop	{r7, pc}
 80042c8:	40010000 	.word	0x40010000
 80042cc:	40000400 	.word	0x40000400
 80042d0:	40000800 	.word	0x40000800
 80042d4:	40000c00 	.word	0x40000c00
 80042d8:	40014000 	.word	0x40014000

080042dc <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	b086      	sub	sp, #24
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
 80042e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d101      	bne.n	80042f0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80042ec:	2301      	movs	r3, #1
 80042ee:	e097      	b.n	8004420 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80042f6:	b2db      	uxtb	r3, r3
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d106      	bne.n	800430a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	2200      	movs	r2, #0
 8004300:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004304:	6878      	ldr	r0, [r7, #4]
 8004306:	f7fd ffed 	bl	80022e4 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	2202      	movs	r2, #2
 800430e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	689b      	ldr	r3, [r3, #8]
 8004318:	687a      	ldr	r2, [r7, #4]
 800431a:	6812      	ldr	r2, [r2, #0]
 800431c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004320:	f023 0307 	bic.w	r3, r3, #7
 8004324:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681a      	ldr	r2, [r3, #0]
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	3304      	adds	r3, #4
 800432e:	4619      	mov	r1, r3
 8004330:	4610      	mov	r0, r2
 8004332:	f000 fba9 	bl	8004a88 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	689b      	ldr	r3, [r3, #8]
 800433c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	699b      	ldr	r3, [r3, #24]
 8004344:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	6a1b      	ldr	r3, [r3, #32]
 800434c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800434e:	683b      	ldr	r3, [r7, #0]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	697a      	ldr	r2, [r7, #20]
 8004354:	4313      	orrs	r3, r2
 8004356:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004358:	693b      	ldr	r3, [r7, #16]
 800435a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800435e:	f023 0303 	bic.w	r3, r3, #3
 8004362:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004364:	683b      	ldr	r3, [r7, #0]
 8004366:	689a      	ldr	r2, [r3, #8]
 8004368:	683b      	ldr	r3, [r7, #0]
 800436a:	699b      	ldr	r3, [r3, #24]
 800436c:	021b      	lsls	r3, r3, #8
 800436e:	4313      	orrs	r3, r2
 8004370:	693a      	ldr	r2, [r7, #16]
 8004372:	4313      	orrs	r3, r2
 8004374:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8004376:	693b      	ldr	r3, [r7, #16]
 8004378:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800437c:	f023 030c 	bic.w	r3, r3, #12
 8004380:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004382:	693b      	ldr	r3, [r7, #16]
 8004384:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004388:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800438c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800438e:	683b      	ldr	r3, [r7, #0]
 8004390:	68da      	ldr	r2, [r3, #12]
 8004392:	683b      	ldr	r3, [r7, #0]
 8004394:	69db      	ldr	r3, [r3, #28]
 8004396:	021b      	lsls	r3, r3, #8
 8004398:	4313      	orrs	r3, r2
 800439a:	693a      	ldr	r2, [r7, #16]
 800439c:	4313      	orrs	r3, r2
 800439e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80043a0:	683b      	ldr	r3, [r7, #0]
 80043a2:	691b      	ldr	r3, [r3, #16]
 80043a4:	011a      	lsls	r2, r3, #4
 80043a6:	683b      	ldr	r3, [r7, #0]
 80043a8:	6a1b      	ldr	r3, [r3, #32]
 80043aa:	031b      	lsls	r3, r3, #12
 80043ac:	4313      	orrs	r3, r2
 80043ae:	693a      	ldr	r2, [r7, #16]
 80043b0:	4313      	orrs	r3, r2
 80043b2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80043ba:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80043c2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80043c4:	683b      	ldr	r3, [r7, #0]
 80043c6:	685a      	ldr	r2, [r3, #4]
 80043c8:	683b      	ldr	r3, [r7, #0]
 80043ca:	695b      	ldr	r3, [r3, #20]
 80043cc:	011b      	lsls	r3, r3, #4
 80043ce:	4313      	orrs	r3, r2
 80043d0:	68fa      	ldr	r2, [r7, #12]
 80043d2:	4313      	orrs	r3, r2
 80043d4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	697a      	ldr	r2, [r7, #20]
 80043dc:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	693a      	ldr	r2, [r7, #16]
 80043e4:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	68fa      	ldr	r2, [r7, #12]
 80043ec:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	2201      	movs	r2, #1
 80043f2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	2201      	movs	r2, #1
 80043fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	2201      	movs	r2, #1
 8004402:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	2201      	movs	r2, #1
 800440a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	2201      	movs	r2, #1
 8004412:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	2201      	movs	r2, #1
 800441a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800441e:	2300      	movs	r3, #0
}
 8004420:	4618      	mov	r0, r3
 8004422:	3718      	adds	r7, #24
 8004424:	46bd      	mov	sp, r7
 8004426:	bd80      	pop	{r7, pc}

08004428 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004428:	b580      	push	{r7, lr}
 800442a:	b084      	sub	sp, #16
 800442c:	af00      	add	r7, sp, #0
 800442e:	6078      	str	r0, [r7, #4]
 8004430:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004438:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004440:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004448:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004450:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8004452:	683b      	ldr	r3, [r7, #0]
 8004454:	2b00      	cmp	r3, #0
 8004456:	d110      	bne.n	800447a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004458:	7bfb      	ldrb	r3, [r7, #15]
 800445a:	2b01      	cmp	r3, #1
 800445c:	d102      	bne.n	8004464 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800445e:	7b7b      	ldrb	r3, [r7, #13]
 8004460:	2b01      	cmp	r3, #1
 8004462:	d001      	beq.n	8004468 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8004464:	2301      	movs	r3, #1
 8004466:	e069      	b.n	800453c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2202      	movs	r2, #2
 800446c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2202      	movs	r2, #2
 8004474:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004478:	e031      	b.n	80044de <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800447a:	683b      	ldr	r3, [r7, #0]
 800447c:	2b04      	cmp	r3, #4
 800447e:	d110      	bne.n	80044a2 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004480:	7bbb      	ldrb	r3, [r7, #14]
 8004482:	2b01      	cmp	r3, #1
 8004484:	d102      	bne.n	800448c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004486:	7b3b      	ldrb	r3, [r7, #12]
 8004488:	2b01      	cmp	r3, #1
 800448a:	d001      	beq.n	8004490 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800448c:	2301      	movs	r3, #1
 800448e:	e055      	b.n	800453c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2202      	movs	r2, #2
 8004494:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2202      	movs	r2, #2
 800449c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80044a0:	e01d      	b.n	80044de <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80044a2:	7bfb      	ldrb	r3, [r7, #15]
 80044a4:	2b01      	cmp	r3, #1
 80044a6:	d108      	bne.n	80044ba <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80044a8:	7bbb      	ldrb	r3, [r7, #14]
 80044aa:	2b01      	cmp	r3, #1
 80044ac:	d105      	bne.n	80044ba <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80044ae:	7b7b      	ldrb	r3, [r7, #13]
 80044b0:	2b01      	cmp	r3, #1
 80044b2:	d102      	bne.n	80044ba <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80044b4:	7b3b      	ldrb	r3, [r7, #12]
 80044b6:	2b01      	cmp	r3, #1
 80044b8:	d001      	beq.n	80044be <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80044ba:	2301      	movs	r3, #1
 80044bc:	e03e      	b.n	800453c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	2202      	movs	r2, #2
 80044c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	2202      	movs	r2, #2
 80044ca:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	2202      	movs	r2, #2
 80044d2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	2202      	movs	r2, #2
 80044da:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80044de:	683b      	ldr	r3, [r7, #0]
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d003      	beq.n	80044ec <HAL_TIM_Encoder_Start+0xc4>
 80044e4:	683b      	ldr	r3, [r7, #0]
 80044e6:	2b04      	cmp	r3, #4
 80044e8:	d008      	beq.n	80044fc <HAL_TIM_Encoder_Start+0xd4>
 80044ea:	e00f      	b.n	800450c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	2201      	movs	r2, #1
 80044f2:	2100      	movs	r1, #0
 80044f4:	4618      	mov	r0, r3
 80044f6:	f000 fd79 	bl	8004fec <TIM_CCxChannelCmd>
      break;
 80044fa:	e016      	b.n	800452a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	2201      	movs	r2, #1
 8004502:	2104      	movs	r1, #4
 8004504:	4618      	mov	r0, r3
 8004506:	f000 fd71 	bl	8004fec <TIM_CCxChannelCmd>
      break;
 800450a:	e00e      	b.n	800452a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	2201      	movs	r2, #1
 8004512:	2100      	movs	r1, #0
 8004514:	4618      	mov	r0, r3
 8004516:	f000 fd69 	bl	8004fec <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	2201      	movs	r2, #1
 8004520:	2104      	movs	r1, #4
 8004522:	4618      	mov	r0, r3
 8004524:	f000 fd62 	bl	8004fec <TIM_CCxChannelCmd>
      break;
 8004528:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	681a      	ldr	r2, [r3, #0]
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f042 0201 	orr.w	r2, r2, #1
 8004538:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800453a:	2300      	movs	r3, #0
}
 800453c:	4618      	mov	r0, r3
 800453e:	3710      	adds	r7, #16
 8004540:	46bd      	mov	sp, r7
 8004542:	bd80      	pop	{r7, pc}

08004544 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004544:	b580      	push	{r7, lr}
 8004546:	b084      	sub	sp, #16
 8004548:	af00      	add	r7, sp, #0
 800454a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	68db      	ldr	r3, [r3, #12]
 8004552:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	691b      	ldr	r3, [r3, #16]
 800455a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800455c:	68bb      	ldr	r3, [r7, #8]
 800455e:	f003 0302 	and.w	r3, r3, #2
 8004562:	2b00      	cmp	r3, #0
 8004564:	d020      	beq.n	80045a8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	f003 0302 	and.w	r3, r3, #2
 800456c:	2b00      	cmp	r3, #0
 800456e:	d01b      	beq.n	80045a8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f06f 0202 	mvn.w	r2, #2
 8004578:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	2201      	movs	r2, #1
 800457e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	699b      	ldr	r3, [r3, #24]
 8004586:	f003 0303 	and.w	r3, r3, #3
 800458a:	2b00      	cmp	r3, #0
 800458c:	d003      	beq.n	8004596 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800458e:	6878      	ldr	r0, [r7, #4]
 8004590:	f000 fa5b 	bl	8004a4a <HAL_TIM_IC_CaptureCallback>
 8004594:	e005      	b.n	80045a2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004596:	6878      	ldr	r0, [r7, #4]
 8004598:	f000 fa4d 	bl	8004a36 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800459c:	6878      	ldr	r0, [r7, #4]
 800459e:	f000 fa5e 	bl	8004a5e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	2200      	movs	r2, #0
 80045a6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80045a8:	68bb      	ldr	r3, [r7, #8]
 80045aa:	f003 0304 	and.w	r3, r3, #4
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d020      	beq.n	80045f4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	f003 0304 	and.w	r3, r3, #4
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d01b      	beq.n	80045f4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f06f 0204 	mvn.w	r2, #4
 80045c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	2202      	movs	r2, #2
 80045ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	699b      	ldr	r3, [r3, #24]
 80045d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d003      	beq.n	80045e2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80045da:	6878      	ldr	r0, [r7, #4]
 80045dc:	f000 fa35 	bl	8004a4a <HAL_TIM_IC_CaptureCallback>
 80045e0:	e005      	b.n	80045ee <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80045e2:	6878      	ldr	r0, [r7, #4]
 80045e4:	f000 fa27 	bl	8004a36 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045e8:	6878      	ldr	r0, [r7, #4]
 80045ea:	f000 fa38 	bl	8004a5e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	2200      	movs	r2, #0
 80045f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80045f4:	68bb      	ldr	r3, [r7, #8]
 80045f6:	f003 0308 	and.w	r3, r3, #8
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d020      	beq.n	8004640 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	f003 0308 	and.w	r3, r3, #8
 8004604:	2b00      	cmp	r3, #0
 8004606:	d01b      	beq.n	8004640 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f06f 0208 	mvn.w	r2, #8
 8004610:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	2204      	movs	r2, #4
 8004616:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	69db      	ldr	r3, [r3, #28]
 800461e:	f003 0303 	and.w	r3, r3, #3
 8004622:	2b00      	cmp	r3, #0
 8004624:	d003      	beq.n	800462e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004626:	6878      	ldr	r0, [r7, #4]
 8004628:	f000 fa0f 	bl	8004a4a <HAL_TIM_IC_CaptureCallback>
 800462c:	e005      	b.n	800463a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800462e:	6878      	ldr	r0, [r7, #4]
 8004630:	f000 fa01 	bl	8004a36 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004634:	6878      	ldr	r0, [r7, #4]
 8004636:	f000 fa12 	bl	8004a5e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	2200      	movs	r2, #0
 800463e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004640:	68bb      	ldr	r3, [r7, #8]
 8004642:	f003 0310 	and.w	r3, r3, #16
 8004646:	2b00      	cmp	r3, #0
 8004648:	d020      	beq.n	800468c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	f003 0310 	and.w	r3, r3, #16
 8004650:	2b00      	cmp	r3, #0
 8004652:	d01b      	beq.n	800468c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f06f 0210 	mvn.w	r2, #16
 800465c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	2208      	movs	r2, #8
 8004662:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	69db      	ldr	r3, [r3, #28]
 800466a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800466e:	2b00      	cmp	r3, #0
 8004670:	d003      	beq.n	800467a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004672:	6878      	ldr	r0, [r7, #4]
 8004674:	f000 f9e9 	bl	8004a4a <HAL_TIM_IC_CaptureCallback>
 8004678:	e005      	b.n	8004686 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800467a:	6878      	ldr	r0, [r7, #4]
 800467c:	f000 f9db 	bl	8004a36 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004680:	6878      	ldr	r0, [r7, #4]
 8004682:	f000 f9ec 	bl	8004a5e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	2200      	movs	r2, #0
 800468a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800468c:	68bb      	ldr	r3, [r7, #8]
 800468e:	f003 0301 	and.w	r3, r3, #1
 8004692:	2b00      	cmp	r3, #0
 8004694:	d00c      	beq.n	80046b0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	f003 0301 	and.w	r3, r3, #1
 800469c:	2b00      	cmp	r3, #0
 800469e:	d007      	beq.n	80046b0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f06f 0201 	mvn.w	r2, #1
 80046a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80046aa:	6878      	ldr	r0, [r7, #4]
 80046ac:	f7fc fea0 	bl	80013f0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80046b0:	68bb      	ldr	r3, [r7, #8]
 80046b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d00c      	beq.n	80046d4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d007      	beq.n	80046d4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80046cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80046ce:	6878      	ldr	r0, [r7, #4]
 80046d0:	f000 fd7c 	bl	80051cc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80046d4:	68bb      	ldr	r3, [r7, #8]
 80046d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d00c      	beq.n	80046f8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d007      	beq.n	80046f8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80046f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80046f2:	6878      	ldr	r0, [r7, #4]
 80046f4:	f000 f9bd 	bl	8004a72 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80046f8:	68bb      	ldr	r3, [r7, #8]
 80046fa:	f003 0320 	and.w	r3, r3, #32
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d00c      	beq.n	800471c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	f003 0320 	and.w	r3, r3, #32
 8004708:	2b00      	cmp	r3, #0
 800470a:	d007      	beq.n	800471c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f06f 0220 	mvn.w	r2, #32
 8004714:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004716:	6878      	ldr	r0, [r7, #4]
 8004718:	f000 fd4e 	bl	80051b8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800471c:	bf00      	nop
 800471e:	3710      	adds	r7, #16
 8004720:	46bd      	mov	sp, r7
 8004722:	bd80      	pop	{r7, pc}

08004724 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004724:	b580      	push	{r7, lr}
 8004726:	b086      	sub	sp, #24
 8004728:	af00      	add	r7, sp, #0
 800472a:	60f8      	str	r0, [r7, #12]
 800472c:	60b9      	str	r1, [r7, #8]
 800472e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004730:	2300      	movs	r3, #0
 8004732:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800473a:	2b01      	cmp	r3, #1
 800473c:	d101      	bne.n	8004742 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800473e:	2302      	movs	r3, #2
 8004740:	e0ae      	b.n	80048a0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	2201      	movs	r2, #1
 8004746:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	2b0c      	cmp	r3, #12
 800474e:	f200 809f 	bhi.w	8004890 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004752:	a201      	add	r2, pc, #4	; (adr r2, 8004758 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004754:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004758:	0800478d 	.word	0x0800478d
 800475c:	08004891 	.word	0x08004891
 8004760:	08004891 	.word	0x08004891
 8004764:	08004891 	.word	0x08004891
 8004768:	080047cd 	.word	0x080047cd
 800476c:	08004891 	.word	0x08004891
 8004770:	08004891 	.word	0x08004891
 8004774:	08004891 	.word	0x08004891
 8004778:	0800480f 	.word	0x0800480f
 800477c:	08004891 	.word	0x08004891
 8004780:	08004891 	.word	0x08004891
 8004784:	08004891 	.word	0x08004891
 8004788:	0800484f 	.word	0x0800484f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	68b9      	ldr	r1, [r7, #8]
 8004792:	4618      	mov	r0, r3
 8004794:	f000 fa04 	bl	8004ba0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	699a      	ldr	r2, [r3, #24]
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	f042 0208 	orr.w	r2, r2, #8
 80047a6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	699a      	ldr	r2, [r3, #24]
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f022 0204 	bic.w	r2, r2, #4
 80047b6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	6999      	ldr	r1, [r3, #24]
 80047be:	68bb      	ldr	r3, [r7, #8]
 80047c0:	691a      	ldr	r2, [r3, #16]
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	430a      	orrs	r2, r1
 80047c8:	619a      	str	r2, [r3, #24]
      break;
 80047ca:	e064      	b.n	8004896 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	68b9      	ldr	r1, [r7, #8]
 80047d2:	4618      	mov	r0, r3
 80047d4:	f000 fa4a 	bl	8004c6c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	699a      	ldr	r2, [r3, #24]
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80047e6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	699a      	ldr	r2, [r3, #24]
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80047f6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	6999      	ldr	r1, [r3, #24]
 80047fe:	68bb      	ldr	r3, [r7, #8]
 8004800:	691b      	ldr	r3, [r3, #16]
 8004802:	021a      	lsls	r2, r3, #8
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	430a      	orrs	r2, r1
 800480a:	619a      	str	r2, [r3, #24]
      break;
 800480c:	e043      	b.n	8004896 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	68b9      	ldr	r1, [r7, #8]
 8004814:	4618      	mov	r0, r3
 8004816:	f000 fa95 	bl	8004d44 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	69da      	ldr	r2, [r3, #28]
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	f042 0208 	orr.w	r2, r2, #8
 8004828:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	69da      	ldr	r2, [r3, #28]
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f022 0204 	bic.w	r2, r2, #4
 8004838:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	69d9      	ldr	r1, [r3, #28]
 8004840:	68bb      	ldr	r3, [r7, #8]
 8004842:	691a      	ldr	r2, [r3, #16]
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	430a      	orrs	r2, r1
 800484a:	61da      	str	r2, [r3, #28]
      break;
 800484c:	e023      	b.n	8004896 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	68b9      	ldr	r1, [r7, #8]
 8004854:	4618      	mov	r0, r3
 8004856:	f000 fadf 	bl	8004e18 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	69da      	ldr	r2, [r3, #28]
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004868:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	69da      	ldr	r2, [r3, #28]
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004878:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	69d9      	ldr	r1, [r3, #28]
 8004880:	68bb      	ldr	r3, [r7, #8]
 8004882:	691b      	ldr	r3, [r3, #16]
 8004884:	021a      	lsls	r2, r3, #8
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	430a      	orrs	r2, r1
 800488c:	61da      	str	r2, [r3, #28]
      break;
 800488e:	e002      	b.n	8004896 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004890:	2301      	movs	r3, #1
 8004892:	75fb      	strb	r3, [r7, #23]
      break;
 8004894:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	2200      	movs	r2, #0
 800489a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800489e:	7dfb      	ldrb	r3, [r7, #23]
}
 80048a0:	4618      	mov	r0, r3
 80048a2:	3718      	adds	r7, #24
 80048a4:	46bd      	mov	sp, r7
 80048a6:	bd80      	pop	{r7, pc}

080048a8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80048a8:	b580      	push	{r7, lr}
 80048aa:	b084      	sub	sp, #16
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	6078      	str	r0, [r7, #4]
 80048b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80048b2:	2300      	movs	r3, #0
 80048b4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80048bc:	2b01      	cmp	r3, #1
 80048be:	d101      	bne.n	80048c4 <HAL_TIM_ConfigClockSource+0x1c>
 80048c0:	2302      	movs	r3, #2
 80048c2:	e0b4      	b.n	8004a2e <HAL_TIM_ConfigClockSource+0x186>
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2201      	movs	r2, #1
 80048c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	2202      	movs	r2, #2
 80048d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	689b      	ldr	r3, [r3, #8]
 80048da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80048dc:	68bb      	ldr	r3, [r7, #8]
 80048de:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80048e2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80048e4:	68bb      	ldr	r3, [r7, #8]
 80048e6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80048ea:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	68ba      	ldr	r2, [r7, #8]
 80048f2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80048f4:	683b      	ldr	r3, [r7, #0]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80048fc:	d03e      	beq.n	800497c <HAL_TIM_ConfigClockSource+0xd4>
 80048fe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004902:	f200 8087 	bhi.w	8004a14 <HAL_TIM_ConfigClockSource+0x16c>
 8004906:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800490a:	f000 8086 	beq.w	8004a1a <HAL_TIM_ConfigClockSource+0x172>
 800490e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004912:	d87f      	bhi.n	8004a14 <HAL_TIM_ConfigClockSource+0x16c>
 8004914:	2b70      	cmp	r3, #112	; 0x70
 8004916:	d01a      	beq.n	800494e <HAL_TIM_ConfigClockSource+0xa6>
 8004918:	2b70      	cmp	r3, #112	; 0x70
 800491a:	d87b      	bhi.n	8004a14 <HAL_TIM_ConfigClockSource+0x16c>
 800491c:	2b60      	cmp	r3, #96	; 0x60
 800491e:	d050      	beq.n	80049c2 <HAL_TIM_ConfigClockSource+0x11a>
 8004920:	2b60      	cmp	r3, #96	; 0x60
 8004922:	d877      	bhi.n	8004a14 <HAL_TIM_ConfigClockSource+0x16c>
 8004924:	2b50      	cmp	r3, #80	; 0x50
 8004926:	d03c      	beq.n	80049a2 <HAL_TIM_ConfigClockSource+0xfa>
 8004928:	2b50      	cmp	r3, #80	; 0x50
 800492a:	d873      	bhi.n	8004a14 <HAL_TIM_ConfigClockSource+0x16c>
 800492c:	2b40      	cmp	r3, #64	; 0x40
 800492e:	d058      	beq.n	80049e2 <HAL_TIM_ConfigClockSource+0x13a>
 8004930:	2b40      	cmp	r3, #64	; 0x40
 8004932:	d86f      	bhi.n	8004a14 <HAL_TIM_ConfigClockSource+0x16c>
 8004934:	2b30      	cmp	r3, #48	; 0x30
 8004936:	d064      	beq.n	8004a02 <HAL_TIM_ConfigClockSource+0x15a>
 8004938:	2b30      	cmp	r3, #48	; 0x30
 800493a:	d86b      	bhi.n	8004a14 <HAL_TIM_ConfigClockSource+0x16c>
 800493c:	2b20      	cmp	r3, #32
 800493e:	d060      	beq.n	8004a02 <HAL_TIM_ConfigClockSource+0x15a>
 8004940:	2b20      	cmp	r3, #32
 8004942:	d867      	bhi.n	8004a14 <HAL_TIM_ConfigClockSource+0x16c>
 8004944:	2b00      	cmp	r3, #0
 8004946:	d05c      	beq.n	8004a02 <HAL_TIM_ConfigClockSource+0x15a>
 8004948:	2b10      	cmp	r3, #16
 800494a:	d05a      	beq.n	8004a02 <HAL_TIM_ConfigClockSource+0x15a>
 800494c:	e062      	b.n	8004a14 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004952:	683b      	ldr	r3, [r7, #0]
 8004954:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004956:	683b      	ldr	r3, [r7, #0]
 8004958:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800495a:	683b      	ldr	r3, [r7, #0]
 800495c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800495e:	f000 fb25 	bl	8004fac <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	689b      	ldr	r3, [r3, #8]
 8004968:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800496a:	68bb      	ldr	r3, [r7, #8]
 800496c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004970:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	68ba      	ldr	r2, [r7, #8]
 8004978:	609a      	str	r2, [r3, #8]
      break;
 800497a:	e04f      	b.n	8004a1c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004980:	683b      	ldr	r3, [r7, #0]
 8004982:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004984:	683b      	ldr	r3, [r7, #0]
 8004986:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004988:	683b      	ldr	r3, [r7, #0]
 800498a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800498c:	f000 fb0e 	bl	8004fac <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	689a      	ldr	r2, [r3, #8]
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800499e:	609a      	str	r2, [r3, #8]
      break;
 80049a0:	e03c      	b.n	8004a1c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80049a6:	683b      	ldr	r3, [r7, #0]
 80049a8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80049aa:	683b      	ldr	r3, [r7, #0]
 80049ac:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80049ae:	461a      	mov	r2, r3
 80049b0:	f000 fa82 	bl	8004eb8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	2150      	movs	r1, #80	; 0x50
 80049ba:	4618      	mov	r0, r3
 80049bc:	f000 fadb 	bl	8004f76 <TIM_ITRx_SetConfig>
      break;
 80049c0:	e02c      	b.n	8004a1c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80049c6:	683b      	ldr	r3, [r7, #0]
 80049c8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80049ca:	683b      	ldr	r3, [r7, #0]
 80049cc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80049ce:	461a      	mov	r2, r3
 80049d0:	f000 faa1 	bl	8004f16 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	2160      	movs	r1, #96	; 0x60
 80049da:	4618      	mov	r0, r3
 80049dc:	f000 facb 	bl	8004f76 <TIM_ITRx_SetConfig>
      break;
 80049e0:	e01c      	b.n	8004a1c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80049e6:	683b      	ldr	r3, [r7, #0]
 80049e8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80049ea:	683b      	ldr	r3, [r7, #0]
 80049ec:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80049ee:	461a      	mov	r2, r3
 80049f0:	f000 fa62 	bl	8004eb8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	2140      	movs	r1, #64	; 0x40
 80049fa:	4618      	mov	r0, r3
 80049fc:	f000 fabb 	bl	8004f76 <TIM_ITRx_SetConfig>
      break;
 8004a00:	e00c      	b.n	8004a1c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681a      	ldr	r2, [r3, #0]
 8004a06:	683b      	ldr	r3, [r7, #0]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	4619      	mov	r1, r3
 8004a0c:	4610      	mov	r0, r2
 8004a0e:	f000 fab2 	bl	8004f76 <TIM_ITRx_SetConfig>
      break;
 8004a12:	e003      	b.n	8004a1c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004a14:	2301      	movs	r3, #1
 8004a16:	73fb      	strb	r3, [r7, #15]
      break;
 8004a18:	e000      	b.n	8004a1c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004a1a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2201      	movs	r2, #1
 8004a20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2200      	movs	r2, #0
 8004a28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004a2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a2e:	4618      	mov	r0, r3
 8004a30:	3710      	adds	r7, #16
 8004a32:	46bd      	mov	sp, r7
 8004a34:	bd80      	pop	{r7, pc}

08004a36 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004a36:	b480      	push	{r7}
 8004a38:	b083      	sub	sp, #12
 8004a3a:	af00      	add	r7, sp, #0
 8004a3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004a3e:	bf00      	nop
 8004a40:	370c      	adds	r7, #12
 8004a42:	46bd      	mov	sp, r7
 8004a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a48:	4770      	bx	lr

08004a4a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004a4a:	b480      	push	{r7}
 8004a4c:	b083      	sub	sp, #12
 8004a4e:	af00      	add	r7, sp, #0
 8004a50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004a52:	bf00      	nop
 8004a54:	370c      	adds	r7, #12
 8004a56:	46bd      	mov	sp, r7
 8004a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a5c:	4770      	bx	lr

08004a5e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004a5e:	b480      	push	{r7}
 8004a60:	b083      	sub	sp, #12
 8004a62:	af00      	add	r7, sp, #0
 8004a64:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004a66:	bf00      	nop
 8004a68:	370c      	adds	r7, #12
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a70:	4770      	bx	lr

08004a72 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004a72:	b480      	push	{r7}
 8004a74:	b083      	sub	sp, #12
 8004a76:	af00      	add	r7, sp, #0
 8004a78:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004a7a:	bf00      	nop
 8004a7c:	370c      	adds	r7, #12
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a84:	4770      	bx	lr
	...

08004a88 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004a88:	b480      	push	{r7}
 8004a8a:	b085      	sub	sp, #20
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	6078      	str	r0, [r7, #4]
 8004a90:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	4a3a      	ldr	r2, [pc, #232]	; (8004b84 <TIM_Base_SetConfig+0xfc>)
 8004a9c:	4293      	cmp	r3, r2
 8004a9e:	d00f      	beq.n	8004ac0 <TIM_Base_SetConfig+0x38>
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004aa6:	d00b      	beq.n	8004ac0 <TIM_Base_SetConfig+0x38>
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	4a37      	ldr	r2, [pc, #220]	; (8004b88 <TIM_Base_SetConfig+0x100>)
 8004aac:	4293      	cmp	r3, r2
 8004aae:	d007      	beq.n	8004ac0 <TIM_Base_SetConfig+0x38>
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	4a36      	ldr	r2, [pc, #216]	; (8004b8c <TIM_Base_SetConfig+0x104>)
 8004ab4:	4293      	cmp	r3, r2
 8004ab6:	d003      	beq.n	8004ac0 <TIM_Base_SetConfig+0x38>
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	4a35      	ldr	r2, [pc, #212]	; (8004b90 <TIM_Base_SetConfig+0x108>)
 8004abc:	4293      	cmp	r3, r2
 8004abe:	d108      	bne.n	8004ad2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ac6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004ac8:	683b      	ldr	r3, [r7, #0]
 8004aca:	685b      	ldr	r3, [r3, #4]
 8004acc:	68fa      	ldr	r2, [r7, #12]
 8004ace:	4313      	orrs	r3, r2
 8004ad0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	4a2b      	ldr	r2, [pc, #172]	; (8004b84 <TIM_Base_SetConfig+0xfc>)
 8004ad6:	4293      	cmp	r3, r2
 8004ad8:	d01b      	beq.n	8004b12 <TIM_Base_SetConfig+0x8a>
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ae0:	d017      	beq.n	8004b12 <TIM_Base_SetConfig+0x8a>
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	4a28      	ldr	r2, [pc, #160]	; (8004b88 <TIM_Base_SetConfig+0x100>)
 8004ae6:	4293      	cmp	r3, r2
 8004ae8:	d013      	beq.n	8004b12 <TIM_Base_SetConfig+0x8a>
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	4a27      	ldr	r2, [pc, #156]	; (8004b8c <TIM_Base_SetConfig+0x104>)
 8004aee:	4293      	cmp	r3, r2
 8004af0:	d00f      	beq.n	8004b12 <TIM_Base_SetConfig+0x8a>
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	4a26      	ldr	r2, [pc, #152]	; (8004b90 <TIM_Base_SetConfig+0x108>)
 8004af6:	4293      	cmp	r3, r2
 8004af8:	d00b      	beq.n	8004b12 <TIM_Base_SetConfig+0x8a>
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	4a25      	ldr	r2, [pc, #148]	; (8004b94 <TIM_Base_SetConfig+0x10c>)
 8004afe:	4293      	cmp	r3, r2
 8004b00:	d007      	beq.n	8004b12 <TIM_Base_SetConfig+0x8a>
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	4a24      	ldr	r2, [pc, #144]	; (8004b98 <TIM_Base_SetConfig+0x110>)
 8004b06:	4293      	cmp	r3, r2
 8004b08:	d003      	beq.n	8004b12 <TIM_Base_SetConfig+0x8a>
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	4a23      	ldr	r2, [pc, #140]	; (8004b9c <TIM_Base_SetConfig+0x114>)
 8004b0e:	4293      	cmp	r3, r2
 8004b10:	d108      	bne.n	8004b24 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b18:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	68db      	ldr	r3, [r3, #12]
 8004b1e:	68fa      	ldr	r2, [r7, #12]
 8004b20:	4313      	orrs	r3, r2
 8004b22:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004b2a:	683b      	ldr	r3, [r7, #0]
 8004b2c:	695b      	ldr	r3, [r3, #20]
 8004b2e:	4313      	orrs	r3, r2
 8004b30:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	68fa      	ldr	r2, [r7, #12]
 8004b36:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004b38:	683b      	ldr	r3, [r7, #0]
 8004b3a:	689a      	ldr	r2, [r3, #8]
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004b40:	683b      	ldr	r3, [r7, #0]
 8004b42:	681a      	ldr	r2, [r3, #0]
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	4a0e      	ldr	r2, [pc, #56]	; (8004b84 <TIM_Base_SetConfig+0xfc>)
 8004b4c:	4293      	cmp	r3, r2
 8004b4e:	d103      	bne.n	8004b58 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004b50:	683b      	ldr	r3, [r7, #0]
 8004b52:	691a      	ldr	r2, [r3, #16]
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2201      	movs	r2, #1
 8004b5c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	691b      	ldr	r3, [r3, #16]
 8004b62:	f003 0301 	and.w	r3, r3, #1
 8004b66:	2b01      	cmp	r3, #1
 8004b68:	d105      	bne.n	8004b76 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	691b      	ldr	r3, [r3, #16]
 8004b6e:	f023 0201 	bic.w	r2, r3, #1
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	611a      	str	r2, [r3, #16]
  }
}
 8004b76:	bf00      	nop
 8004b78:	3714      	adds	r7, #20
 8004b7a:	46bd      	mov	sp, r7
 8004b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b80:	4770      	bx	lr
 8004b82:	bf00      	nop
 8004b84:	40010000 	.word	0x40010000
 8004b88:	40000400 	.word	0x40000400
 8004b8c:	40000800 	.word	0x40000800
 8004b90:	40000c00 	.word	0x40000c00
 8004b94:	40014000 	.word	0x40014000
 8004b98:	40014400 	.word	0x40014400
 8004b9c:	40014800 	.word	0x40014800

08004ba0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004ba0:	b480      	push	{r7}
 8004ba2:	b087      	sub	sp, #28
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	6078      	str	r0, [r7, #4]
 8004ba8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	6a1b      	ldr	r3, [r3, #32]
 8004bae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	6a1b      	ldr	r3, [r3, #32]
 8004bb4:	f023 0201 	bic.w	r2, r3, #1
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	685b      	ldr	r3, [r3, #4]
 8004bc0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	699b      	ldr	r3, [r3, #24]
 8004bc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004bce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	f023 0303 	bic.w	r3, r3, #3
 8004bd6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004bd8:	683b      	ldr	r3, [r7, #0]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	68fa      	ldr	r2, [r7, #12]
 8004bde:	4313      	orrs	r3, r2
 8004be0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004be2:	697b      	ldr	r3, [r7, #20]
 8004be4:	f023 0302 	bic.w	r3, r3, #2
 8004be8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004bea:	683b      	ldr	r3, [r7, #0]
 8004bec:	689b      	ldr	r3, [r3, #8]
 8004bee:	697a      	ldr	r2, [r7, #20]
 8004bf0:	4313      	orrs	r3, r2
 8004bf2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	4a1c      	ldr	r2, [pc, #112]	; (8004c68 <TIM_OC1_SetConfig+0xc8>)
 8004bf8:	4293      	cmp	r3, r2
 8004bfa:	d10c      	bne.n	8004c16 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004bfc:	697b      	ldr	r3, [r7, #20]
 8004bfe:	f023 0308 	bic.w	r3, r3, #8
 8004c02:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004c04:	683b      	ldr	r3, [r7, #0]
 8004c06:	68db      	ldr	r3, [r3, #12]
 8004c08:	697a      	ldr	r2, [r7, #20]
 8004c0a:	4313      	orrs	r3, r2
 8004c0c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004c0e:	697b      	ldr	r3, [r7, #20]
 8004c10:	f023 0304 	bic.w	r3, r3, #4
 8004c14:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	4a13      	ldr	r2, [pc, #76]	; (8004c68 <TIM_OC1_SetConfig+0xc8>)
 8004c1a:	4293      	cmp	r3, r2
 8004c1c:	d111      	bne.n	8004c42 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004c1e:	693b      	ldr	r3, [r7, #16]
 8004c20:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004c24:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004c26:	693b      	ldr	r3, [r7, #16]
 8004c28:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004c2c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004c2e:	683b      	ldr	r3, [r7, #0]
 8004c30:	695b      	ldr	r3, [r3, #20]
 8004c32:	693a      	ldr	r2, [r7, #16]
 8004c34:	4313      	orrs	r3, r2
 8004c36:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004c38:	683b      	ldr	r3, [r7, #0]
 8004c3a:	699b      	ldr	r3, [r3, #24]
 8004c3c:	693a      	ldr	r2, [r7, #16]
 8004c3e:	4313      	orrs	r3, r2
 8004c40:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	693a      	ldr	r2, [r7, #16]
 8004c46:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	68fa      	ldr	r2, [r7, #12]
 8004c4c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004c4e:	683b      	ldr	r3, [r7, #0]
 8004c50:	685a      	ldr	r2, [r3, #4]
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	697a      	ldr	r2, [r7, #20]
 8004c5a:	621a      	str	r2, [r3, #32]
}
 8004c5c:	bf00      	nop
 8004c5e:	371c      	adds	r7, #28
 8004c60:	46bd      	mov	sp, r7
 8004c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c66:	4770      	bx	lr
 8004c68:	40010000 	.word	0x40010000

08004c6c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004c6c:	b480      	push	{r7}
 8004c6e:	b087      	sub	sp, #28
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	6078      	str	r0, [r7, #4]
 8004c74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	6a1b      	ldr	r3, [r3, #32]
 8004c7a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	6a1b      	ldr	r3, [r3, #32]
 8004c80:	f023 0210 	bic.w	r2, r3, #16
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	685b      	ldr	r3, [r3, #4]
 8004c8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	699b      	ldr	r3, [r3, #24]
 8004c92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004c9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ca2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004ca4:	683b      	ldr	r3, [r7, #0]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	021b      	lsls	r3, r3, #8
 8004caa:	68fa      	ldr	r2, [r7, #12]
 8004cac:	4313      	orrs	r3, r2
 8004cae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004cb0:	697b      	ldr	r3, [r7, #20]
 8004cb2:	f023 0320 	bic.w	r3, r3, #32
 8004cb6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004cb8:	683b      	ldr	r3, [r7, #0]
 8004cba:	689b      	ldr	r3, [r3, #8]
 8004cbc:	011b      	lsls	r3, r3, #4
 8004cbe:	697a      	ldr	r2, [r7, #20]
 8004cc0:	4313      	orrs	r3, r2
 8004cc2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	4a1e      	ldr	r2, [pc, #120]	; (8004d40 <TIM_OC2_SetConfig+0xd4>)
 8004cc8:	4293      	cmp	r3, r2
 8004cca:	d10d      	bne.n	8004ce8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004ccc:	697b      	ldr	r3, [r7, #20]
 8004cce:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004cd2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004cd4:	683b      	ldr	r3, [r7, #0]
 8004cd6:	68db      	ldr	r3, [r3, #12]
 8004cd8:	011b      	lsls	r3, r3, #4
 8004cda:	697a      	ldr	r2, [r7, #20]
 8004cdc:	4313      	orrs	r3, r2
 8004cde:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004ce0:	697b      	ldr	r3, [r7, #20]
 8004ce2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004ce6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	4a15      	ldr	r2, [pc, #84]	; (8004d40 <TIM_OC2_SetConfig+0xd4>)
 8004cec:	4293      	cmp	r3, r2
 8004cee:	d113      	bne.n	8004d18 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004cf0:	693b      	ldr	r3, [r7, #16]
 8004cf2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004cf6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004cf8:	693b      	ldr	r3, [r7, #16]
 8004cfa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004cfe:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004d00:	683b      	ldr	r3, [r7, #0]
 8004d02:	695b      	ldr	r3, [r3, #20]
 8004d04:	009b      	lsls	r3, r3, #2
 8004d06:	693a      	ldr	r2, [r7, #16]
 8004d08:	4313      	orrs	r3, r2
 8004d0a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004d0c:	683b      	ldr	r3, [r7, #0]
 8004d0e:	699b      	ldr	r3, [r3, #24]
 8004d10:	009b      	lsls	r3, r3, #2
 8004d12:	693a      	ldr	r2, [r7, #16]
 8004d14:	4313      	orrs	r3, r2
 8004d16:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	693a      	ldr	r2, [r7, #16]
 8004d1c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	68fa      	ldr	r2, [r7, #12]
 8004d22:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004d24:	683b      	ldr	r3, [r7, #0]
 8004d26:	685a      	ldr	r2, [r3, #4]
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	697a      	ldr	r2, [r7, #20]
 8004d30:	621a      	str	r2, [r3, #32]
}
 8004d32:	bf00      	nop
 8004d34:	371c      	adds	r7, #28
 8004d36:	46bd      	mov	sp, r7
 8004d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d3c:	4770      	bx	lr
 8004d3e:	bf00      	nop
 8004d40:	40010000 	.word	0x40010000

08004d44 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004d44:	b480      	push	{r7}
 8004d46:	b087      	sub	sp, #28
 8004d48:	af00      	add	r7, sp, #0
 8004d4a:	6078      	str	r0, [r7, #4]
 8004d4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	6a1b      	ldr	r3, [r3, #32]
 8004d52:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	6a1b      	ldr	r3, [r3, #32]
 8004d58:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	685b      	ldr	r3, [r3, #4]
 8004d64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	69db      	ldr	r3, [r3, #28]
 8004d6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	f023 0303 	bic.w	r3, r3, #3
 8004d7a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004d7c:	683b      	ldr	r3, [r7, #0]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	68fa      	ldr	r2, [r7, #12]
 8004d82:	4313      	orrs	r3, r2
 8004d84:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004d86:	697b      	ldr	r3, [r7, #20]
 8004d88:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004d8c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004d8e:	683b      	ldr	r3, [r7, #0]
 8004d90:	689b      	ldr	r3, [r3, #8]
 8004d92:	021b      	lsls	r3, r3, #8
 8004d94:	697a      	ldr	r2, [r7, #20]
 8004d96:	4313      	orrs	r3, r2
 8004d98:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	4a1d      	ldr	r2, [pc, #116]	; (8004e14 <TIM_OC3_SetConfig+0xd0>)
 8004d9e:	4293      	cmp	r3, r2
 8004da0:	d10d      	bne.n	8004dbe <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004da2:	697b      	ldr	r3, [r7, #20]
 8004da4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004da8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004daa:	683b      	ldr	r3, [r7, #0]
 8004dac:	68db      	ldr	r3, [r3, #12]
 8004dae:	021b      	lsls	r3, r3, #8
 8004db0:	697a      	ldr	r2, [r7, #20]
 8004db2:	4313      	orrs	r3, r2
 8004db4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004db6:	697b      	ldr	r3, [r7, #20]
 8004db8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004dbc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	4a14      	ldr	r2, [pc, #80]	; (8004e14 <TIM_OC3_SetConfig+0xd0>)
 8004dc2:	4293      	cmp	r3, r2
 8004dc4:	d113      	bne.n	8004dee <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004dc6:	693b      	ldr	r3, [r7, #16]
 8004dc8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004dcc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004dce:	693b      	ldr	r3, [r7, #16]
 8004dd0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004dd4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004dd6:	683b      	ldr	r3, [r7, #0]
 8004dd8:	695b      	ldr	r3, [r3, #20]
 8004dda:	011b      	lsls	r3, r3, #4
 8004ddc:	693a      	ldr	r2, [r7, #16]
 8004dde:	4313      	orrs	r3, r2
 8004de0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004de2:	683b      	ldr	r3, [r7, #0]
 8004de4:	699b      	ldr	r3, [r3, #24]
 8004de6:	011b      	lsls	r3, r3, #4
 8004de8:	693a      	ldr	r2, [r7, #16]
 8004dea:	4313      	orrs	r3, r2
 8004dec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	693a      	ldr	r2, [r7, #16]
 8004df2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	68fa      	ldr	r2, [r7, #12]
 8004df8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004dfa:	683b      	ldr	r3, [r7, #0]
 8004dfc:	685a      	ldr	r2, [r3, #4]
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	697a      	ldr	r2, [r7, #20]
 8004e06:	621a      	str	r2, [r3, #32]
}
 8004e08:	bf00      	nop
 8004e0a:	371c      	adds	r7, #28
 8004e0c:	46bd      	mov	sp, r7
 8004e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e12:	4770      	bx	lr
 8004e14:	40010000 	.word	0x40010000

08004e18 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004e18:	b480      	push	{r7}
 8004e1a:	b087      	sub	sp, #28
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	6078      	str	r0, [r7, #4]
 8004e20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	6a1b      	ldr	r3, [r3, #32]
 8004e26:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	6a1b      	ldr	r3, [r3, #32]
 8004e2c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	685b      	ldr	r3, [r3, #4]
 8004e38:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	69db      	ldr	r3, [r3, #28]
 8004e3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004e46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e4e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004e50:	683b      	ldr	r3, [r7, #0]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	021b      	lsls	r3, r3, #8
 8004e56:	68fa      	ldr	r2, [r7, #12]
 8004e58:	4313      	orrs	r3, r2
 8004e5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004e5c:	693b      	ldr	r3, [r7, #16]
 8004e5e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004e62:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004e64:	683b      	ldr	r3, [r7, #0]
 8004e66:	689b      	ldr	r3, [r3, #8]
 8004e68:	031b      	lsls	r3, r3, #12
 8004e6a:	693a      	ldr	r2, [r7, #16]
 8004e6c:	4313      	orrs	r3, r2
 8004e6e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	4a10      	ldr	r2, [pc, #64]	; (8004eb4 <TIM_OC4_SetConfig+0x9c>)
 8004e74:	4293      	cmp	r3, r2
 8004e76:	d109      	bne.n	8004e8c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004e78:	697b      	ldr	r3, [r7, #20]
 8004e7a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004e7e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004e80:	683b      	ldr	r3, [r7, #0]
 8004e82:	695b      	ldr	r3, [r3, #20]
 8004e84:	019b      	lsls	r3, r3, #6
 8004e86:	697a      	ldr	r2, [r7, #20]
 8004e88:	4313      	orrs	r3, r2
 8004e8a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	697a      	ldr	r2, [r7, #20]
 8004e90:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	68fa      	ldr	r2, [r7, #12]
 8004e96:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004e98:	683b      	ldr	r3, [r7, #0]
 8004e9a:	685a      	ldr	r2, [r3, #4]
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	693a      	ldr	r2, [r7, #16]
 8004ea4:	621a      	str	r2, [r3, #32]
}
 8004ea6:	bf00      	nop
 8004ea8:	371c      	adds	r7, #28
 8004eaa:	46bd      	mov	sp, r7
 8004eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb0:	4770      	bx	lr
 8004eb2:	bf00      	nop
 8004eb4:	40010000 	.word	0x40010000

08004eb8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004eb8:	b480      	push	{r7}
 8004eba:	b087      	sub	sp, #28
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	60f8      	str	r0, [r7, #12]
 8004ec0:	60b9      	str	r1, [r7, #8]
 8004ec2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	6a1b      	ldr	r3, [r3, #32]
 8004ec8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	6a1b      	ldr	r3, [r3, #32]
 8004ece:	f023 0201 	bic.w	r2, r3, #1
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	699b      	ldr	r3, [r3, #24]
 8004eda:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004edc:	693b      	ldr	r3, [r7, #16]
 8004ede:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004ee2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	011b      	lsls	r3, r3, #4
 8004ee8:	693a      	ldr	r2, [r7, #16]
 8004eea:	4313      	orrs	r3, r2
 8004eec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004eee:	697b      	ldr	r3, [r7, #20]
 8004ef0:	f023 030a 	bic.w	r3, r3, #10
 8004ef4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004ef6:	697a      	ldr	r2, [r7, #20]
 8004ef8:	68bb      	ldr	r3, [r7, #8]
 8004efa:	4313      	orrs	r3, r2
 8004efc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	693a      	ldr	r2, [r7, #16]
 8004f02:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	697a      	ldr	r2, [r7, #20]
 8004f08:	621a      	str	r2, [r3, #32]
}
 8004f0a:	bf00      	nop
 8004f0c:	371c      	adds	r7, #28
 8004f0e:	46bd      	mov	sp, r7
 8004f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f14:	4770      	bx	lr

08004f16 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f16:	b480      	push	{r7}
 8004f18:	b087      	sub	sp, #28
 8004f1a:	af00      	add	r7, sp, #0
 8004f1c:	60f8      	str	r0, [r7, #12]
 8004f1e:	60b9      	str	r1, [r7, #8]
 8004f20:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	6a1b      	ldr	r3, [r3, #32]
 8004f26:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	6a1b      	ldr	r3, [r3, #32]
 8004f2c:	f023 0210 	bic.w	r2, r3, #16
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	699b      	ldr	r3, [r3, #24]
 8004f38:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004f3a:	693b      	ldr	r3, [r7, #16]
 8004f3c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004f40:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	031b      	lsls	r3, r3, #12
 8004f46:	693a      	ldr	r2, [r7, #16]
 8004f48:	4313      	orrs	r3, r2
 8004f4a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004f4c:	697b      	ldr	r3, [r7, #20]
 8004f4e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004f52:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004f54:	68bb      	ldr	r3, [r7, #8]
 8004f56:	011b      	lsls	r3, r3, #4
 8004f58:	697a      	ldr	r2, [r7, #20]
 8004f5a:	4313      	orrs	r3, r2
 8004f5c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	693a      	ldr	r2, [r7, #16]
 8004f62:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	697a      	ldr	r2, [r7, #20]
 8004f68:	621a      	str	r2, [r3, #32]
}
 8004f6a:	bf00      	nop
 8004f6c:	371c      	adds	r7, #28
 8004f6e:	46bd      	mov	sp, r7
 8004f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f74:	4770      	bx	lr

08004f76 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004f76:	b480      	push	{r7}
 8004f78:	b085      	sub	sp, #20
 8004f7a:	af00      	add	r7, sp, #0
 8004f7c:	6078      	str	r0, [r7, #4]
 8004f7e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	689b      	ldr	r3, [r3, #8]
 8004f84:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f8c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004f8e:	683a      	ldr	r2, [r7, #0]
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	4313      	orrs	r3, r2
 8004f94:	f043 0307 	orr.w	r3, r3, #7
 8004f98:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	68fa      	ldr	r2, [r7, #12]
 8004f9e:	609a      	str	r2, [r3, #8]
}
 8004fa0:	bf00      	nop
 8004fa2:	3714      	adds	r7, #20
 8004fa4:	46bd      	mov	sp, r7
 8004fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004faa:	4770      	bx	lr

08004fac <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004fac:	b480      	push	{r7}
 8004fae:	b087      	sub	sp, #28
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	60f8      	str	r0, [r7, #12]
 8004fb4:	60b9      	str	r1, [r7, #8]
 8004fb6:	607a      	str	r2, [r7, #4]
 8004fb8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	689b      	ldr	r3, [r3, #8]
 8004fbe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004fc0:	697b      	ldr	r3, [r7, #20]
 8004fc2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004fc6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004fc8:	683b      	ldr	r3, [r7, #0]
 8004fca:	021a      	lsls	r2, r3, #8
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	431a      	orrs	r2, r3
 8004fd0:	68bb      	ldr	r3, [r7, #8]
 8004fd2:	4313      	orrs	r3, r2
 8004fd4:	697a      	ldr	r2, [r7, #20]
 8004fd6:	4313      	orrs	r3, r2
 8004fd8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	697a      	ldr	r2, [r7, #20]
 8004fde:	609a      	str	r2, [r3, #8]
}
 8004fe0:	bf00      	nop
 8004fe2:	371c      	adds	r7, #28
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fea:	4770      	bx	lr

08004fec <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004fec:	b480      	push	{r7}
 8004fee:	b087      	sub	sp, #28
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	60f8      	str	r0, [r7, #12]
 8004ff4:	60b9      	str	r1, [r7, #8]
 8004ff6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004ff8:	68bb      	ldr	r3, [r7, #8]
 8004ffa:	f003 031f 	and.w	r3, r3, #31
 8004ffe:	2201      	movs	r2, #1
 8005000:	fa02 f303 	lsl.w	r3, r2, r3
 8005004:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	6a1a      	ldr	r2, [r3, #32]
 800500a:	697b      	ldr	r3, [r7, #20]
 800500c:	43db      	mvns	r3, r3
 800500e:	401a      	ands	r2, r3
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	6a1a      	ldr	r2, [r3, #32]
 8005018:	68bb      	ldr	r3, [r7, #8]
 800501a:	f003 031f 	and.w	r3, r3, #31
 800501e:	6879      	ldr	r1, [r7, #4]
 8005020:	fa01 f303 	lsl.w	r3, r1, r3
 8005024:	431a      	orrs	r2, r3
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	621a      	str	r2, [r3, #32]
}
 800502a:	bf00      	nop
 800502c:	371c      	adds	r7, #28
 800502e:	46bd      	mov	sp, r7
 8005030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005034:	4770      	bx	lr
	...

08005038 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005038:	b480      	push	{r7}
 800503a:	b085      	sub	sp, #20
 800503c:	af00      	add	r7, sp, #0
 800503e:	6078      	str	r0, [r7, #4]
 8005040:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005048:	2b01      	cmp	r3, #1
 800504a:	d101      	bne.n	8005050 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800504c:	2302      	movs	r3, #2
 800504e:	e050      	b.n	80050f2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2201      	movs	r2, #1
 8005054:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	2202      	movs	r2, #2
 800505c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	685b      	ldr	r3, [r3, #4]
 8005066:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	689b      	ldr	r3, [r3, #8]
 800506e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005076:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005078:	683b      	ldr	r3, [r7, #0]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	68fa      	ldr	r2, [r7, #12]
 800507e:	4313      	orrs	r3, r2
 8005080:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	68fa      	ldr	r2, [r7, #12]
 8005088:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	4a1c      	ldr	r2, [pc, #112]	; (8005100 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005090:	4293      	cmp	r3, r2
 8005092:	d018      	beq.n	80050c6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800509c:	d013      	beq.n	80050c6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	4a18      	ldr	r2, [pc, #96]	; (8005104 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80050a4:	4293      	cmp	r3, r2
 80050a6:	d00e      	beq.n	80050c6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	4a16      	ldr	r2, [pc, #88]	; (8005108 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80050ae:	4293      	cmp	r3, r2
 80050b0:	d009      	beq.n	80050c6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	4a15      	ldr	r2, [pc, #84]	; (800510c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80050b8:	4293      	cmp	r3, r2
 80050ba:	d004      	beq.n	80050c6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	4a13      	ldr	r2, [pc, #76]	; (8005110 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80050c2:	4293      	cmp	r3, r2
 80050c4:	d10c      	bne.n	80050e0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80050c6:	68bb      	ldr	r3, [r7, #8]
 80050c8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80050cc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80050ce:	683b      	ldr	r3, [r7, #0]
 80050d0:	685b      	ldr	r3, [r3, #4]
 80050d2:	68ba      	ldr	r2, [r7, #8]
 80050d4:	4313      	orrs	r3, r2
 80050d6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	68ba      	ldr	r2, [r7, #8]
 80050de:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2201      	movs	r2, #1
 80050e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2200      	movs	r2, #0
 80050ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80050f0:	2300      	movs	r3, #0
}
 80050f2:	4618      	mov	r0, r3
 80050f4:	3714      	adds	r7, #20
 80050f6:	46bd      	mov	sp, r7
 80050f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050fc:	4770      	bx	lr
 80050fe:	bf00      	nop
 8005100:	40010000 	.word	0x40010000
 8005104:	40000400 	.word	0x40000400
 8005108:	40000800 	.word	0x40000800
 800510c:	40000c00 	.word	0x40000c00
 8005110:	40014000 	.word	0x40014000

08005114 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005114:	b480      	push	{r7}
 8005116:	b085      	sub	sp, #20
 8005118:	af00      	add	r7, sp, #0
 800511a:	6078      	str	r0, [r7, #4]
 800511c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800511e:	2300      	movs	r3, #0
 8005120:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005128:	2b01      	cmp	r3, #1
 800512a:	d101      	bne.n	8005130 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800512c:	2302      	movs	r3, #2
 800512e:	e03d      	b.n	80051ac <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2201      	movs	r2, #1
 8005134:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	68db      	ldr	r3, [r3, #12]
 8005142:	4313      	orrs	r3, r2
 8005144:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800514c:	683b      	ldr	r3, [r7, #0]
 800514e:	689b      	ldr	r3, [r3, #8]
 8005150:	4313      	orrs	r3, r2
 8005152:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800515a:	683b      	ldr	r3, [r7, #0]
 800515c:	685b      	ldr	r3, [r3, #4]
 800515e:	4313      	orrs	r3, r2
 8005160:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005168:	683b      	ldr	r3, [r7, #0]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	4313      	orrs	r3, r2
 800516e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005176:	683b      	ldr	r3, [r7, #0]
 8005178:	691b      	ldr	r3, [r3, #16]
 800517a:	4313      	orrs	r3, r2
 800517c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005184:	683b      	ldr	r3, [r7, #0]
 8005186:	695b      	ldr	r3, [r3, #20]
 8005188:	4313      	orrs	r3, r2
 800518a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005192:	683b      	ldr	r3, [r7, #0]
 8005194:	69db      	ldr	r3, [r3, #28]
 8005196:	4313      	orrs	r3, r2
 8005198:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	68fa      	ldr	r2, [r7, #12]
 80051a0:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	2200      	movs	r2, #0
 80051a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80051aa:	2300      	movs	r3, #0
}
 80051ac:	4618      	mov	r0, r3
 80051ae:	3714      	adds	r7, #20
 80051b0:	46bd      	mov	sp, r7
 80051b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b6:	4770      	bx	lr

080051b8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80051b8:	b480      	push	{r7}
 80051ba:	b083      	sub	sp, #12
 80051bc:	af00      	add	r7, sp, #0
 80051be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80051c0:	bf00      	nop
 80051c2:	370c      	adds	r7, #12
 80051c4:	46bd      	mov	sp, r7
 80051c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ca:	4770      	bx	lr

080051cc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80051cc:	b480      	push	{r7}
 80051ce:	b083      	sub	sp, #12
 80051d0:	af00      	add	r7, sp, #0
 80051d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80051d4:	bf00      	nop
 80051d6:	370c      	adds	r7, #12
 80051d8:	46bd      	mov	sp, r7
 80051da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051de:	4770      	bx	lr

080051e0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80051e0:	b580      	push	{r7, lr}
 80051e2:	b082      	sub	sp, #8
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d101      	bne.n	80051f2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80051ee:	2301      	movs	r3, #1
 80051f0:	e042      	b.n	8005278 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80051f8:	b2db      	uxtb	r3, r3
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d106      	bne.n	800520c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	2200      	movs	r2, #0
 8005202:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005206:	6878      	ldr	r0, [r7, #4]
 8005208:	f7fd f940 	bl	800248c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	2224      	movs	r2, #36	; 0x24
 8005210:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	68da      	ldr	r2, [r3, #12]
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005222:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005224:	6878      	ldr	r0, [r7, #4]
 8005226:	f000 fe21 	bl	8005e6c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	691a      	ldr	r2, [r3, #16]
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005238:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	695a      	ldr	r2, [r3, #20]
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005248:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	68da      	ldr	r2, [r3, #12]
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005258:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	2200      	movs	r2, #0
 800525e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	2220      	movs	r2, #32
 8005264:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	2220      	movs	r2, #32
 800526c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2200      	movs	r2, #0
 8005274:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8005276:	2300      	movs	r3, #0
}
 8005278:	4618      	mov	r0, r3
 800527a:	3708      	adds	r7, #8
 800527c:	46bd      	mov	sp, r7
 800527e:	bd80      	pop	{r7, pc}

08005280 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005280:	b580      	push	{r7, lr}
 8005282:	b084      	sub	sp, #16
 8005284:	af00      	add	r7, sp, #0
 8005286:	60f8      	str	r0, [r7, #12]
 8005288:	60b9      	str	r1, [r7, #8]
 800528a:	4613      	mov	r3, r2
 800528c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005294:	b2db      	uxtb	r3, r3
 8005296:	2b20      	cmp	r3, #32
 8005298:	d112      	bne.n	80052c0 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800529a:	68bb      	ldr	r3, [r7, #8]
 800529c:	2b00      	cmp	r3, #0
 800529e:	d002      	beq.n	80052a6 <HAL_UART_Receive_IT+0x26>
 80052a0:	88fb      	ldrh	r3, [r7, #6]
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d101      	bne.n	80052aa <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80052a6:	2301      	movs	r3, #1
 80052a8:	e00b      	b.n	80052c2 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	2200      	movs	r2, #0
 80052ae:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80052b0:	88fb      	ldrh	r3, [r7, #6]
 80052b2:	461a      	mov	r2, r3
 80052b4:	68b9      	ldr	r1, [r7, #8]
 80052b6:	68f8      	ldr	r0, [r7, #12]
 80052b8:	f000 fbd9 	bl	8005a6e <UART_Start_Receive_IT>
 80052bc:	4603      	mov	r3, r0
 80052be:	e000      	b.n	80052c2 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80052c0:	2302      	movs	r3, #2
  }
}
 80052c2:	4618      	mov	r0, r3
 80052c4:	3710      	adds	r7, #16
 80052c6:	46bd      	mov	sp, r7
 80052c8:	bd80      	pop	{r7, pc}
	...

080052cc <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80052cc:	b580      	push	{r7, lr}
 80052ce:	b08c      	sub	sp, #48	; 0x30
 80052d0:	af00      	add	r7, sp, #0
 80052d2:	60f8      	str	r0, [r7, #12]
 80052d4:	60b9      	str	r1, [r7, #8]
 80052d6:	4613      	mov	r3, r2
 80052d8:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80052e0:	b2db      	uxtb	r3, r3
 80052e2:	2b20      	cmp	r3, #32
 80052e4:	d156      	bne.n	8005394 <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 80052e6:	68bb      	ldr	r3, [r7, #8]
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d002      	beq.n	80052f2 <HAL_UART_Transmit_DMA+0x26>
 80052ec:	88fb      	ldrh	r3, [r7, #6]
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d101      	bne.n	80052f6 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80052f2:	2301      	movs	r3, #1
 80052f4:	e04f      	b.n	8005396 <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 80052f6:	68ba      	ldr	r2, [r7, #8]
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	88fa      	ldrh	r2, [r7, #6]
 8005300:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	88fa      	ldrh	r2, [r7, #6]
 8005306:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	2200      	movs	r2, #0
 800530c:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	2221      	movs	r2, #33	; 0x21
 8005312:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800531a:	4a21      	ldr	r2, [pc, #132]	; (80053a0 <HAL_UART_Transmit_DMA+0xd4>)
 800531c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005322:	4a20      	ldr	r2, [pc, #128]	; (80053a4 <HAL_UART_Transmit_DMA+0xd8>)
 8005324:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800532a:	4a1f      	ldr	r2, [pc, #124]	; (80053a8 <HAL_UART_Transmit_DMA+0xdc>)
 800532c:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005332:	2200      	movs	r2, #0
 8005334:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8005336:	f107 0308 	add.w	r3, r7, #8
 800533a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8005340:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005342:	6819      	ldr	r1, [r3, #0]
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	3304      	adds	r3, #4
 800534a:	461a      	mov	r2, r3
 800534c:	88fb      	ldrh	r3, [r7, #6]
 800534e:	f7fd fcbf 	bl	8002cd0 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800535a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	3314      	adds	r3, #20
 8005362:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005364:	69bb      	ldr	r3, [r7, #24]
 8005366:	e853 3f00 	ldrex	r3, [r3]
 800536a:	617b      	str	r3, [r7, #20]
   return(result);
 800536c:	697b      	ldr	r3, [r7, #20]
 800536e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005372:	62bb      	str	r3, [r7, #40]	; 0x28
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	3314      	adds	r3, #20
 800537a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800537c:	627a      	str	r2, [r7, #36]	; 0x24
 800537e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005380:	6a39      	ldr	r1, [r7, #32]
 8005382:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005384:	e841 2300 	strex	r3, r2, [r1]
 8005388:	61fb      	str	r3, [r7, #28]
   return(result);
 800538a:	69fb      	ldr	r3, [r7, #28]
 800538c:	2b00      	cmp	r3, #0
 800538e:	d1e5      	bne.n	800535c <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 8005390:	2300      	movs	r3, #0
 8005392:	e000      	b.n	8005396 <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 8005394:	2302      	movs	r3, #2
  }
}
 8005396:	4618      	mov	r0, r3
 8005398:	3730      	adds	r7, #48	; 0x30
 800539a:	46bd      	mov	sp, r7
 800539c:	bd80      	pop	{r7, pc}
 800539e:	bf00      	nop
 80053a0:	08005925 	.word	0x08005925
 80053a4:	080059bf 	.word	0x080059bf
 80053a8:	080059db 	.word	0x080059db

080053ac <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80053ac:	b580      	push	{r7, lr}
 80053ae:	b0ba      	sub	sp, #232	; 0xe8
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	68db      	ldr	r3, [r3, #12]
 80053c4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	695b      	ldr	r3, [r3, #20]
 80053ce:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80053d2:	2300      	movs	r3, #0
 80053d4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80053d8:	2300      	movs	r3, #0
 80053da:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80053de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80053e2:	f003 030f 	and.w	r3, r3, #15
 80053e6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80053ea:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d10f      	bne.n	8005412 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80053f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80053f6:	f003 0320 	and.w	r3, r3, #32
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d009      	beq.n	8005412 <HAL_UART_IRQHandler+0x66>
 80053fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005402:	f003 0320 	and.w	r3, r3, #32
 8005406:	2b00      	cmp	r3, #0
 8005408:	d003      	beq.n	8005412 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800540a:	6878      	ldr	r0, [r7, #4]
 800540c:	f000 fc70 	bl	8005cf0 <UART_Receive_IT>
      return;
 8005410:	e25b      	b.n	80058ca <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005412:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005416:	2b00      	cmp	r3, #0
 8005418:	f000 80de 	beq.w	80055d8 <HAL_UART_IRQHandler+0x22c>
 800541c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005420:	f003 0301 	and.w	r3, r3, #1
 8005424:	2b00      	cmp	r3, #0
 8005426:	d106      	bne.n	8005436 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005428:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800542c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005430:	2b00      	cmp	r3, #0
 8005432:	f000 80d1 	beq.w	80055d8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005436:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800543a:	f003 0301 	and.w	r3, r3, #1
 800543e:	2b00      	cmp	r3, #0
 8005440:	d00b      	beq.n	800545a <HAL_UART_IRQHandler+0xae>
 8005442:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005446:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800544a:	2b00      	cmp	r3, #0
 800544c:	d005      	beq.n	800545a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005452:	f043 0201 	orr.w	r2, r3, #1
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800545a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800545e:	f003 0304 	and.w	r3, r3, #4
 8005462:	2b00      	cmp	r3, #0
 8005464:	d00b      	beq.n	800547e <HAL_UART_IRQHandler+0xd2>
 8005466:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800546a:	f003 0301 	and.w	r3, r3, #1
 800546e:	2b00      	cmp	r3, #0
 8005470:	d005      	beq.n	800547e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005476:	f043 0202 	orr.w	r2, r3, #2
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800547e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005482:	f003 0302 	and.w	r3, r3, #2
 8005486:	2b00      	cmp	r3, #0
 8005488:	d00b      	beq.n	80054a2 <HAL_UART_IRQHandler+0xf6>
 800548a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800548e:	f003 0301 	and.w	r3, r3, #1
 8005492:	2b00      	cmp	r3, #0
 8005494:	d005      	beq.n	80054a2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800549a:	f043 0204 	orr.w	r2, r3, #4
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80054a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80054a6:	f003 0308 	and.w	r3, r3, #8
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d011      	beq.n	80054d2 <HAL_UART_IRQHandler+0x126>
 80054ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80054b2:	f003 0320 	and.w	r3, r3, #32
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d105      	bne.n	80054c6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80054ba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80054be:	f003 0301 	and.w	r3, r3, #1
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d005      	beq.n	80054d2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054ca:	f043 0208 	orr.w	r2, r3, #8
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	f000 81f2 	beq.w	80058c0 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80054dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80054e0:	f003 0320 	and.w	r3, r3, #32
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d008      	beq.n	80054fa <HAL_UART_IRQHandler+0x14e>
 80054e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80054ec:	f003 0320 	and.w	r3, r3, #32
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d002      	beq.n	80054fa <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80054f4:	6878      	ldr	r0, [r7, #4]
 80054f6:	f000 fbfb 	bl	8005cf0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	695b      	ldr	r3, [r3, #20]
 8005500:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005504:	2b40      	cmp	r3, #64	; 0x40
 8005506:	bf0c      	ite	eq
 8005508:	2301      	moveq	r3, #1
 800550a:	2300      	movne	r3, #0
 800550c:	b2db      	uxtb	r3, r3
 800550e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005516:	f003 0308 	and.w	r3, r3, #8
 800551a:	2b00      	cmp	r3, #0
 800551c:	d103      	bne.n	8005526 <HAL_UART_IRQHandler+0x17a>
 800551e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005522:	2b00      	cmp	r3, #0
 8005524:	d04f      	beq.n	80055c6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005526:	6878      	ldr	r0, [r7, #4]
 8005528:	f000 fb03 	bl	8005b32 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	695b      	ldr	r3, [r3, #20]
 8005532:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005536:	2b40      	cmp	r3, #64	; 0x40
 8005538:	d141      	bne.n	80055be <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	3314      	adds	r3, #20
 8005540:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005544:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005548:	e853 3f00 	ldrex	r3, [r3]
 800554c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005550:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005554:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005558:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	3314      	adds	r3, #20
 8005562:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005566:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800556a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800556e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005572:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005576:	e841 2300 	strex	r3, r2, [r1]
 800557a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800557e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005582:	2b00      	cmp	r3, #0
 8005584:	d1d9      	bne.n	800553a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800558a:	2b00      	cmp	r3, #0
 800558c:	d013      	beq.n	80055b6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005592:	4a7e      	ldr	r2, [pc, #504]	; (800578c <HAL_UART_IRQHandler+0x3e0>)
 8005594:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800559a:	4618      	mov	r0, r3
 800559c:	f7fd fc60 	bl	8002e60 <HAL_DMA_Abort_IT>
 80055a0:	4603      	mov	r3, r0
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d016      	beq.n	80055d4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80055aa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80055ac:	687a      	ldr	r2, [r7, #4]
 80055ae:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80055b0:	4610      	mov	r0, r2
 80055b2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055b4:	e00e      	b.n	80055d4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80055b6:	6878      	ldr	r0, [r7, #4]
 80055b8:	f000 f99e 	bl	80058f8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055bc:	e00a      	b.n	80055d4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80055be:	6878      	ldr	r0, [r7, #4]
 80055c0:	f000 f99a 	bl	80058f8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055c4:	e006      	b.n	80055d4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80055c6:	6878      	ldr	r0, [r7, #4]
 80055c8:	f000 f996 	bl	80058f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	2200      	movs	r2, #0
 80055d0:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 80055d2:	e175      	b.n	80058c0 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055d4:	bf00      	nop
    return;
 80055d6:	e173      	b.n	80058c0 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055dc:	2b01      	cmp	r3, #1
 80055de:	f040 814f 	bne.w	8005880 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80055e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80055e6:	f003 0310 	and.w	r3, r3, #16
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	f000 8148 	beq.w	8005880 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80055f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80055f4:	f003 0310 	and.w	r3, r3, #16
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	f000 8141 	beq.w	8005880 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80055fe:	2300      	movs	r3, #0
 8005600:	60bb      	str	r3, [r7, #8]
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	60bb      	str	r3, [r7, #8]
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	685b      	ldr	r3, [r3, #4]
 8005610:	60bb      	str	r3, [r7, #8]
 8005612:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	695b      	ldr	r3, [r3, #20]
 800561a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800561e:	2b40      	cmp	r3, #64	; 0x40
 8005620:	f040 80b6 	bne.w	8005790 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	685b      	ldr	r3, [r3, #4]
 800562c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005630:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005634:	2b00      	cmp	r3, #0
 8005636:	f000 8145 	beq.w	80058c4 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800563e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005642:	429a      	cmp	r2, r3
 8005644:	f080 813e 	bcs.w	80058c4 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800564e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005654:	69db      	ldr	r3, [r3, #28]
 8005656:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800565a:	f000 8088 	beq.w	800576e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	330c      	adds	r3, #12
 8005664:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005668:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800566c:	e853 3f00 	ldrex	r3, [r3]
 8005670:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005674:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005678:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800567c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	330c      	adds	r3, #12
 8005686:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800568a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800568e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005692:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005696:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800569a:	e841 2300 	strex	r3, r2, [r1]
 800569e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80056a2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d1d9      	bne.n	800565e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	3314      	adds	r3, #20
 80056b0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056b2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80056b4:	e853 3f00 	ldrex	r3, [r3]
 80056b8:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80056ba:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80056bc:	f023 0301 	bic.w	r3, r3, #1
 80056c0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	3314      	adds	r3, #20
 80056ca:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80056ce:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80056d2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056d4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80056d6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80056da:	e841 2300 	strex	r3, r2, [r1]
 80056de:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80056e0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d1e1      	bne.n	80056aa <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	3314      	adds	r3, #20
 80056ec:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056ee:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80056f0:	e853 3f00 	ldrex	r3, [r3]
 80056f4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80056f6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80056f8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80056fc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	3314      	adds	r3, #20
 8005706:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800570a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800570c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800570e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005710:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005712:	e841 2300 	strex	r3, r2, [r1]
 8005716:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005718:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800571a:	2b00      	cmp	r3, #0
 800571c:	d1e3      	bne.n	80056e6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	2220      	movs	r2, #32
 8005722:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	2200      	movs	r2, #0
 800572a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	330c      	adds	r3, #12
 8005732:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005734:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005736:	e853 3f00 	ldrex	r3, [r3]
 800573a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800573c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800573e:	f023 0310 	bic.w	r3, r3, #16
 8005742:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	330c      	adds	r3, #12
 800574c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8005750:	65ba      	str	r2, [r7, #88]	; 0x58
 8005752:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005754:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005756:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005758:	e841 2300 	strex	r3, r2, [r1]
 800575c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800575e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005760:	2b00      	cmp	r3, #0
 8005762:	d1e3      	bne.n	800572c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005768:	4618      	mov	r0, r3
 800576a:	f7fd fb09 	bl	8002d80 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	2202      	movs	r2, #2
 8005772:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800577c:	b29b      	uxth	r3, r3
 800577e:	1ad3      	subs	r3, r2, r3
 8005780:	b29b      	uxth	r3, r3
 8005782:	4619      	mov	r1, r3
 8005784:	6878      	ldr	r0, [r7, #4]
 8005786:	f000 f8c1 	bl	800590c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800578a:	e09b      	b.n	80058c4 <HAL_UART_IRQHandler+0x518>
 800578c:	08005bf9 	.word	0x08005bf9
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005798:	b29b      	uxth	r3, r3
 800579a:	1ad3      	subs	r3, r2, r3
 800579c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80057a4:	b29b      	uxth	r3, r3
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	f000 808e 	beq.w	80058c8 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80057ac:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	f000 8089 	beq.w	80058c8 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	330c      	adds	r3, #12
 80057bc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057c0:	e853 3f00 	ldrex	r3, [r3]
 80057c4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80057c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80057c8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80057cc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	330c      	adds	r3, #12
 80057d6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80057da:	647a      	str	r2, [r7, #68]	; 0x44
 80057dc:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057de:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80057e0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80057e2:	e841 2300 	strex	r3, r2, [r1]
 80057e6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80057e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d1e3      	bne.n	80057b6 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	3314      	adds	r3, #20
 80057f4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057f8:	e853 3f00 	ldrex	r3, [r3]
 80057fc:	623b      	str	r3, [r7, #32]
   return(result);
 80057fe:	6a3b      	ldr	r3, [r7, #32]
 8005800:	f023 0301 	bic.w	r3, r3, #1
 8005804:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	3314      	adds	r3, #20
 800580e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005812:	633a      	str	r2, [r7, #48]	; 0x30
 8005814:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005816:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005818:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800581a:	e841 2300 	strex	r3, r2, [r1]
 800581e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005820:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005822:	2b00      	cmp	r3, #0
 8005824:	d1e3      	bne.n	80057ee <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	2220      	movs	r2, #32
 800582a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	2200      	movs	r2, #0
 8005832:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	330c      	adds	r3, #12
 800583a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800583c:	693b      	ldr	r3, [r7, #16]
 800583e:	e853 3f00 	ldrex	r3, [r3]
 8005842:	60fb      	str	r3, [r7, #12]
   return(result);
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	f023 0310 	bic.w	r3, r3, #16
 800584a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	330c      	adds	r3, #12
 8005854:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8005858:	61fa      	str	r2, [r7, #28]
 800585a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800585c:	69b9      	ldr	r1, [r7, #24]
 800585e:	69fa      	ldr	r2, [r7, #28]
 8005860:	e841 2300 	strex	r3, r2, [r1]
 8005864:	617b      	str	r3, [r7, #20]
   return(result);
 8005866:	697b      	ldr	r3, [r7, #20]
 8005868:	2b00      	cmp	r3, #0
 800586a:	d1e3      	bne.n	8005834 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2202      	movs	r2, #2
 8005870:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005872:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005876:	4619      	mov	r1, r3
 8005878:	6878      	ldr	r0, [r7, #4]
 800587a:	f000 f847 	bl	800590c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800587e:	e023      	b.n	80058c8 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005880:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005884:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005888:	2b00      	cmp	r3, #0
 800588a:	d009      	beq.n	80058a0 <HAL_UART_IRQHandler+0x4f4>
 800588c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005890:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005894:	2b00      	cmp	r3, #0
 8005896:	d003      	beq.n	80058a0 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8005898:	6878      	ldr	r0, [r7, #4]
 800589a:	f000 f9c1 	bl	8005c20 <UART_Transmit_IT>
    return;
 800589e:	e014      	b.n	80058ca <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80058a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80058a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d00e      	beq.n	80058ca <HAL_UART_IRQHandler+0x51e>
 80058ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80058b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d008      	beq.n	80058ca <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80058b8:	6878      	ldr	r0, [r7, #4]
 80058ba:	f000 fa01 	bl	8005cc0 <UART_EndTransmit_IT>
    return;
 80058be:	e004      	b.n	80058ca <HAL_UART_IRQHandler+0x51e>
    return;
 80058c0:	bf00      	nop
 80058c2:	e002      	b.n	80058ca <HAL_UART_IRQHandler+0x51e>
      return;
 80058c4:	bf00      	nop
 80058c6:	e000      	b.n	80058ca <HAL_UART_IRQHandler+0x51e>
      return;
 80058c8:	bf00      	nop
  }
}
 80058ca:	37e8      	adds	r7, #232	; 0xe8
 80058cc:	46bd      	mov	sp, r7
 80058ce:	bd80      	pop	{r7, pc}

080058d0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80058d0:	b480      	push	{r7}
 80058d2:	b083      	sub	sp, #12
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80058d8:	bf00      	nop
 80058da:	370c      	adds	r7, #12
 80058dc:	46bd      	mov	sp, r7
 80058de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e2:	4770      	bx	lr

080058e4 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80058e4:	b480      	push	{r7}
 80058e6:	b083      	sub	sp, #12
 80058e8:	af00      	add	r7, sp, #0
 80058ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 80058ec:	bf00      	nop
 80058ee:	370c      	adds	r7, #12
 80058f0:	46bd      	mov	sp, r7
 80058f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f6:	4770      	bx	lr

080058f8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80058f8:	b480      	push	{r7}
 80058fa:	b083      	sub	sp, #12
 80058fc:	af00      	add	r7, sp, #0
 80058fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005900:	bf00      	nop
 8005902:	370c      	adds	r7, #12
 8005904:	46bd      	mov	sp, r7
 8005906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800590a:	4770      	bx	lr

0800590c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800590c:	b480      	push	{r7}
 800590e:	b083      	sub	sp, #12
 8005910:	af00      	add	r7, sp, #0
 8005912:	6078      	str	r0, [r7, #4]
 8005914:	460b      	mov	r3, r1
 8005916:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005918:	bf00      	nop
 800591a:	370c      	adds	r7, #12
 800591c:	46bd      	mov	sp, r7
 800591e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005922:	4770      	bx	lr

08005924 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005924:	b580      	push	{r7, lr}
 8005926:	b090      	sub	sp, #64	; 0x40
 8005928:	af00      	add	r7, sp, #0
 800592a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005930:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800593c:	2b00      	cmp	r3, #0
 800593e:	d137      	bne.n	80059b0 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8005940:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005942:	2200      	movs	r2, #0
 8005944:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005946:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	3314      	adds	r3, #20
 800594c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800594e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005950:	e853 3f00 	ldrex	r3, [r3]
 8005954:	623b      	str	r3, [r7, #32]
   return(result);
 8005956:	6a3b      	ldr	r3, [r7, #32]
 8005958:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800595c:	63bb      	str	r3, [r7, #56]	; 0x38
 800595e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	3314      	adds	r3, #20
 8005964:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005966:	633a      	str	r2, [r7, #48]	; 0x30
 8005968:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800596a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800596c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800596e:	e841 2300 	strex	r3, r2, [r1]
 8005972:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005974:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005976:	2b00      	cmp	r3, #0
 8005978:	d1e5      	bne.n	8005946 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800597a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	330c      	adds	r3, #12
 8005980:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005982:	693b      	ldr	r3, [r7, #16]
 8005984:	e853 3f00 	ldrex	r3, [r3]
 8005988:	60fb      	str	r3, [r7, #12]
   return(result);
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005990:	637b      	str	r3, [r7, #52]	; 0x34
 8005992:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	330c      	adds	r3, #12
 8005998:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800599a:	61fa      	str	r2, [r7, #28]
 800599c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800599e:	69b9      	ldr	r1, [r7, #24]
 80059a0:	69fa      	ldr	r2, [r7, #28]
 80059a2:	e841 2300 	strex	r3, r2, [r1]
 80059a6:	617b      	str	r3, [r7, #20]
   return(result);
 80059a8:	697b      	ldr	r3, [r7, #20]
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d1e5      	bne.n	800597a <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80059ae:	e002      	b.n	80059b6 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 80059b0:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80059b2:	f7ff ff8d 	bl	80058d0 <HAL_UART_TxCpltCallback>
}
 80059b6:	bf00      	nop
 80059b8:	3740      	adds	r7, #64	; 0x40
 80059ba:	46bd      	mov	sp, r7
 80059bc:	bd80      	pop	{r7, pc}

080059be <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80059be:	b580      	push	{r7, lr}
 80059c0:	b084      	sub	sp, #16
 80059c2:	af00      	add	r7, sp, #0
 80059c4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059ca:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80059cc:	68f8      	ldr	r0, [r7, #12]
 80059ce:	f7ff ff89 	bl	80058e4 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80059d2:	bf00      	nop
 80059d4:	3710      	adds	r7, #16
 80059d6:	46bd      	mov	sp, r7
 80059d8:	bd80      	pop	{r7, pc}

080059da <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80059da:	b580      	push	{r7, lr}
 80059dc:	b084      	sub	sp, #16
 80059de:	af00      	add	r7, sp, #0
 80059e0:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80059e2:	2300      	movs	r3, #0
 80059e4:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059ea:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80059ec:	68bb      	ldr	r3, [r7, #8]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	695b      	ldr	r3, [r3, #20]
 80059f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059f6:	2b80      	cmp	r3, #128	; 0x80
 80059f8:	bf0c      	ite	eq
 80059fa:	2301      	moveq	r3, #1
 80059fc:	2300      	movne	r3, #0
 80059fe:	b2db      	uxtb	r3, r3
 8005a00:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005a02:	68bb      	ldr	r3, [r7, #8]
 8005a04:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005a08:	b2db      	uxtb	r3, r3
 8005a0a:	2b21      	cmp	r3, #33	; 0x21
 8005a0c:	d108      	bne.n	8005a20 <UART_DMAError+0x46>
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d005      	beq.n	8005a20 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8005a14:	68bb      	ldr	r3, [r7, #8]
 8005a16:	2200      	movs	r2, #0
 8005a18:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8005a1a:	68b8      	ldr	r0, [r7, #8]
 8005a1c:	f000 f861 	bl	8005ae2 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005a20:	68bb      	ldr	r3, [r7, #8]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	695b      	ldr	r3, [r3, #20]
 8005a26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a2a:	2b40      	cmp	r3, #64	; 0x40
 8005a2c:	bf0c      	ite	eq
 8005a2e:	2301      	moveq	r3, #1
 8005a30:	2300      	movne	r3, #0
 8005a32:	b2db      	uxtb	r3, r3
 8005a34:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005a36:	68bb      	ldr	r3, [r7, #8]
 8005a38:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005a3c:	b2db      	uxtb	r3, r3
 8005a3e:	2b22      	cmp	r3, #34	; 0x22
 8005a40:	d108      	bne.n	8005a54 <UART_DMAError+0x7a>
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d005      	beq.n	8005a54 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8005a48:	68bb      	ldr	r3, [r7, #8]
 8005a4a:	2200      	movs	r2, #0
 8005a4c:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8005a4e:	68b8      	ldr	r0, [r7, #8]
 8005a50:	f000 f86f 	bl	8005b32 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005a54:	68bb      	ldr	r3, [r7, #8]
 8005a56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a58:	f043 0210 	orr.w	r2, r3, #16
 8005a5c:	68bb      	ldr	r3, [r7, #8]
 8005a5e:	645a      	str	r2, [r3, #68]	; 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005a60:	68b8      	ldr	r0, [r7, #8]
 8005a62:	f7ff ff49 	bl	80058f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005a66:	bf00      	nop
 8005a68:	3710      	adds	r7, #16
 8005a6a:	46bd      	mov	sp, r7
 8005a6c:	bd80      	pop	{r7, pc}

08005a6e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005a6e:	b480      	push	{r7}
 8005a70:	b085      	sub	sp, #20
 8005a72:	af00      	add	r7, sp, #0
 8005a74:	60f8      	str	r0, [r7, #12]
 8005a76:	60b9      	str	r1, [r7, #8]
 8005a78:	4613      	mov	r3, r2
 8005a7a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	68ba      	ldr	r2, [r7, #8]
 8005a80:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	88fa      	ldrh	r2, [r7, #6]
 8005a86:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	88fa      	ldrh	r2, [r7, #6]
 8005a8c:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	2200      	movs	r2, #0
 8005a92:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	2222      	movs	r2, #34	; 0x22
 8005a98:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	691b      	ldr	r3, [r3, #16]
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d007      	beq.n	8005ab4 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	68da      	ldr	r2, [r3, #12]
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005ab2:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	695a      	ldr	r2, [r3, #20]
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	f042 0201 	orr.w	r2, r2, #1
 8005ac2:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	68da      	ldr	r2, [r3, #12]
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	f042 0220 	orr.w	r2, r2, #32
 8005ad2:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005ad4:	2300      	movs	r3, #0
}
 8005ad6:	4618      	mov	r0, r3
 8005ad8:	3714      	adds	r7, #20
 8005ada:	46bd      	mov	sp, r7
 8005adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae0:	4770      	bx	lr

08005ae2 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005ae2:	b480      	push	{r7}
 8005ae4:	b089      	sub	sp, #36	; 0x24
 8005ae6:	af00      	add	r7, sp, #0
 8005ae8:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	330c      	adds	r3, #12
 8005af0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	e853 3f00 	ldrex	r3, [r3]
 8005af8:	60bb      	str	r3, [r7, #8]
   return(result);
 8005afa:	68bb      	ldr	r3, [r7, #8]
 8005afc:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8005b00:	61fb      	str	r3, [r7, #28]
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	330c      	adds	r3, #12
 8005b08:	69fa      	ldr	r2, [r7, #28]
 8005b0a:	61ba      	str	r2, [r7, #24]
 8005b0c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b0e:	6979      	ldr	r1, [r7, #20]
 8005b10:	69ba      	ldr	r2, [r7, #24]
 8005b12:	e841 2300 	strex	r3, r2, [r1]
 8005b16:	613b      	str	r3, [r7, #16]
   return(result);
 8005b18:	693b      	ldr	r3, [r7, #16]
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d1e5      	bne.n	8005aea <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	2220      	movs	r2, #32
 8005b22:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
}
 8005b26:	bf00      	nop
 8005b28:	3724      	adds	r7, #36	; 0x24
 8005b2a:	46bd      	mov	sp, r7
 8005b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b30:	4770      	bx	lr

08005b32 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005b32:	b480      	push	{r7}
 8005b34:	b095      	sub	sp, #84	; 0x54
 8005b36:	af00      	add	r7, sp, #0
 8005b38:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	330c      	adds	r3, #12
 8005b40:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b44:	e853 3f00 	ldrex	r3, [r3]
 8005b48:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005b4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b4c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005b50:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	330c      	adds	r3, #12
 8005b58:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005b5a:	643a      	str	r2, [r7, #64]	; 0x40
 8005b5c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b5e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005b60:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005b62:	e841 2300 	strex	r3, r2, [r1]
 8005b66:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005b68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d1e5      	bne.n	8005b3a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	3314      	adds	r3, #20
 8005b74:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b76:	6a3b      	ldr	r3, [r7, #32]
 8005b78:	e853 3f00 	ldrex	r3, [r3]
 8005b7c:	61fb      	str	r3, [r7, #28]
   return(result);
 8005b7e:	69fb      	ldr	r3, [r7, #28]
 8005b80:	f023 0301 	bic.w	r3, r3, #1
 8005b84:	64bb      	str	r3, [r7, #72]	; 0x48
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	3314      	adds	r3, #20
 8005b8c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005b8e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005b90:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b92:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005b94:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005b96:	e841 2300 	strex	r3, r2, [r1]
 8005b9a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005b9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d1e5      	bne.n	8005b6e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ba6:	2b01      	cmp	r3, #1
 8005ba8:	d119      	bne.n	8005bde <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	330c      	adds	r3, #12
 8005bb0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	e853 3f00 	ldrex	r3, [r3]
 8005bb8:	60bb      	str	r3, [r7, #8]
   return(result);
 8005bba:	68bb      	ldr	r3, [r7, #8]
 8005bbc:	f023 0310 	bic.w	r3, r3, #16
 8005bc0:	647b      	str	r3, [r7, #68]	; 0x44
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	330c      	adds	r3, #12
 8005bc8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005bca:	61ba      	str	r2, [r7, #24]
 8005bcc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bce:	6979      	ldr	r1, [r7, #20]
 8005bd0:	69ba      	ldr	r2, [r7, #24]
 8005bd2:	e841 2300 	strex	r3, r2, [r1]
 8005bd6:	613b      	str	r3, [r7, #16]
   return(result);
 8005bd8:	693b      	ldr	r3, [r7, #16]
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d1e5      	bne.n	8005baa <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	2220      	movs	r2, #32
 8005be2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	2200      	movs	r2, #0
 8005bea:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005bec:	bf00      	nop
 8005bee:	3754      	adds	r7, #84	; 0x54
 8005bf0:	46bd      	mov	sp, r7
 8005bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf6:	4770      	bx	lr

08005bf8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005bf8:	b580      	push	{r7, lr}
 8005bfa:	b084      	sub	sp, #16
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c04:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	2200      	movs	r2, #0
 8005c0a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	2200      	movs	r2, #0
 8005c10:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005c12:	68f8      	ldr	r0, [r7, #12]
 8005c14:	f7ff fe70 	bl	80058f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005c18:	bf00      	nop
 8005c1a:	3710      	adds	r7, #16
 8005c1c:	46bd      	mov	sp, r7
 8005c1e:	bd80      	pop	{r7, pc}

08005c20 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005c20:	b480      	push	{r7}
 8005c22:	b085      	sub	sp, #20
 8005c24:	af00      	add	r7, sp, #0
 8005c26:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005c2e:	b2db      	uxtb	r3, r3
 8005c30:	2b21      	cmp	r3, #33	; 0x21
 8005c32:	d13e      	bne.n	8005cb2 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	689b      	ldr	r3, [r3, #8]
 8005c38:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c3c:	d114      	bne.n	8005c68 <UART_Transmit_IT+0x48>
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	691b      	ldr	r3, [r3, #16]
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d110      	bne.n	8005c68 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	6a1b      	ldr	r3, [r3, #32]
 8005c4a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	881b      	ldrh	r3, [r3, #0]
 8005c50:	461a      	mov	r2, r3
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005c5a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	6a1b      	ldr	r3, [r3, #32]
 8005c60:	1c9a      	adds	r2, r3, #2
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	621a      	str	r2, [r3, #32]
 8005c66:	e008      	b.n	8005c7a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	6a1b      	ldr	r3, [r3, #32]
 8005c6c:	1c59      	adds	r1, r3, #1
 8005c6e:	687a      	ldr	r2, [r7, #4]
 8005c70:	6211      	str	r1, [r2, #32]
 8005c72:	781a      	ldrb	r2, [r3, #0]
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005c7e:	b29b      	uxth	r3, r3
 8005c80:	3b01      	subs	r3, #1
 8005c82:	b29b      	uxth	r3, r3
 8005c84:	687a      	ldr	r2, [r7, #4]
 8005c86:	4619      	mov	r1, r3
 8005c88:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d10f      	bne.n	8005cae <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	68da      	ldr	r2, [r3, #12]
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005c9c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	68da      	ldr	r2, [r3, #12]
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005cac:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005cae:	2300      	movs	r3, #0
 8005cb0:	e000      	b.n	8005cb4 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005cb2:	2302      	movs	r3, #2
  }
}
 8005cb4:	4618      	mov	r0, r3
 8005cb6:	3714      	adds	r7, #20
 8005cb8:	46bd      	mov	sp, r7
 8005cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cbe:	4770      	bx	lr

08005cc0 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005cc0:	b580      	push	{r7, lr}
 8005cc2:	b082      	sub	sp, #8
 8005cc4:	af00      	add	r7, sp, #0
 8005cc6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	68da      	ldr	r2, [r3, #12]
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005cd6:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	2220      	movs	r2, #32
 8005cdc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005ce0:	6878      	ldr	r0, [r7, #4]
 8005ce2:	f7ff fdf5 	bl	80058d0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005ce6:	2300      	movs	r3, #0
}
 8005ce8:	4618      	mov	r0, r3
 8005cea:	3708      	adds	r7, #8
 8005cec:	46bd      	mov	sp, r7
 8005cee:	bd80      	pop	{r7, pc}

08005cf0 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005cf0:	b580      	push	{r7, lr}
 8005cf2:	b08c      	sub	sp, #48	; 0x30
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005cfe:	b2db      	uxtb	r3, r3
 8005d00:	2b22      	cmp	r3, #34	; 0x22
 8005d02:	f040 80ae 	bne.w	8005e62 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	689b      	ldr	r3, [r3, #8]
 8005d0a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d0e:	d117      	bne.n	8005d40 <UART_Receive_IT+0x50>
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	691b      	ldr	r3, [r3, #16]
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d113      	bne.n	8005d40 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005d18:	2300      	movs	r3, #0
 8005d1a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d20:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	685b      	ldr	r3, [r3, #4]
 8005d28:	b29b      	uxth	r3, r3
 8005d2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005d2e:	b29a      	uxth	r2, r3
 8005d30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d32:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d38:	1c9a      	adds	r2, r3, #2
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	629a      	str	r2, [r3, #40]	; 0x28
 8005d3e:	e026      	b.n	8005d8e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d44:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8005d46:	2300      	movs	r3, #0
 8005d48:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	689b      	ldr	r3, [r3, #8]
 8005d4e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d52:	d007      	beq.n	8005d64 <UART_Receive_IT+0x74>
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	689b      	ldr	r3, [r3, #8]
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d10a      	bne.n	8005d72 <UART_Receive_IT+0x82>
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	691b      	ldr	r3, [r3, #16]
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d106      	bne.n	8005d72 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	685b      	ldr	r3, [r3, #4]
 8005d6a:	b2da      	uxtb	r2, r3
 8005d6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d6e:	701a      	strb	r2, [r3, #0]
 8005d70:	e008      	b.n	8005d84 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	685b      	ldr	r3, [r3, #4]
 8005d78:	b2db      	uxtb	r3, r3
 8005d7a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005d7e:	b2da      	uxtb	r2, r3
 8005d80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d82:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d88:	1c5a      	adds	r2, r3, #1
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005d92:	b29b      	uxth	r3, r3
 8005d94:	3b01      	subs	r3, #1
 8005d96:	b29b      	uxth	r3, r3
 8005d98:	687a      	ldr	r2, [r7, #4]
 8005d9a:	4619      	mov	r1, r3
 8005d9c:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d15d      	bne.n	8005e5e <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	68da      	ldr	r2, [r3, #12]
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	f022 0220 	bic.w	r2, r2, #32
 8005db0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	68da      	ldr	r2, [r3, #12]
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005dc0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	695a      	ldr	r2, [r3, #20]
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	f022 0201 	bic.w	r2, r2, #1
 8005dd0:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	2220      	movs	r2, #32
 8005dd6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	2200      	movs	r2, #0
 8005dde:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005de4:	2b01      	cmp	r3, #1
 8005de6:	d135      	bne.n	8005e54 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	2200      	movs	r2, #0
 8005dec:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	330c      	adds	r3, #12
 8005df4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005df6:	697b      	ldr	r3, [r7, #20]
 8005df8:	e853 3f00 	ldrex	r3, [r3]
 8005dfc:	613b      	str	r3, [r7, #16]
   return(result);
 8005dfe:	693b      	ldr	r3, [r7, #16]
 8005e00:	f023 0310 	bic.w	r3, r3, #16
 8005e04:	627b      	str	r3, [r7, #36]	; 0x24
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	330c      	adds	r3, #12
 8005e0c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005e0e:	623a      	str	r2, [r7, #32]
 8005e10:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e12:	69f9      	ldr	r1, [r7, #28]
 8005e14:	6a3a      	ldr	r2, [r7, #32]
 8005e16:	e841 2300 	strex	r3, r2, [r1]
 8005e1a:	61bb      	str	r3, [r7, #24]
   return(result);
 8005e1c:	69bb      	ldr	r3, [r7, #24]
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d1e5      	bne.n	8005dee <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	f003 0310 	and.w	r3, r3, #16
 8005e2c:	2b10      	cmp	r3, #16
 8005e2e:	d10a      	bne.n	8005e46 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005e30:	2300      	movs	r3, #0
 8005e32:	60fb      	str	r3, [r7, #12]
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	60fb      	str	r3, [r7, #12]
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	685b      	ldr	r3, [r3, #4]
 8005e42:	60fb      	str	r3, [r7, #12]
 8005e44:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005e4a:	4619      	mov	r1, r3
 8005e4c:	6878      	ldr	r0, [r7, #4]
 8005e4e:	f7ff fd5d 	bl	800590c <HAL_UARTEx_RxEventCallback>
 8005e52:	e002      	b.n	8005e5a <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005e54:	6878      	ldr	r0, [r7, #4]
 8005e56:	f7fb fa8d 	bl	8001374 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005e5a:	2300      	movs	r3, #0
 8005e5c:	e002      	b.n	8005e64 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005e5e:	2300      	movs	r3, #0
 8005e60:	e000      	b.n	8005e64 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005e62:	2302      	movs	r3, #2
  }
}
 8005e64:	4618      	mov	r0, r3
 8005e66:	3730      	adds	r7, #48	; 0x30
 8005e68:	46bd      	mov	sp, r7
 8005e6a:	bd80      	pop	{r7, pc}

08005e6c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005e6c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005e70:	b0c0      	sub	sp, #256	; 0x100
 8005e72:	af00      	add	r7, sp, #0
 8005e74:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005e78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	691b      	ldr	r3, [r3, #16]
 8005e80:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005e84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e88:	68d9      	ldr	r1, [r3, #12]
 8005e8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e8e:	681a      	ldr	r2, [r3, #0]
 8005e90:	ea40 0301 	orr.w	r3, r0, r1
 8005e94:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005e96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e9a:	689a      	ldr	r2, [r3, #8]
 8005e9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ea0:	691b      	ldr	r3, [r3, #16]
 8005ea2:	431a      	orrs	r2, r3
 8005ea4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ea8:	695b      	ldr	r3, [r3, #20]
 8005eaa:	431a      	orrs	r2, r3
 8005eac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005eb0:	69db      	ldr	r3, [r3, #28]
 8005eb2:	4313      	orrs	r3, r2
 8005eb4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005eb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	68db      	ldr	r3, [r3, #12]
 8005ec0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005ec4:	f021 010c 	bic.w	r1, r1, #12
 8005ec8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ecc:	681a      	ldr	r2, [r3, #0]
 8005ece:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005ed2:	430b      	orrs	r3, r1
 8005ed4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005ed6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	695b      	ldr	r3, [r3, #20]
 8005ede:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005ee2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ee6:	6999      	ldr	r1, [r3, #24]
 8005ee8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005eec:	681a      	ldr	r2, [r3, #0]
 8005eee:	ea40 0301 	orr.w	r3, r0, r1
 8005ef2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005ef4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ef8:	681a      	ldr	r2, [r3, #0]
 8005efa:	4b8f      	ldr	r3, [pc, #572]	; (8006138 <UART_SetConfig+0x2cc>)
 8005efc:	429a      	cmp	r2, r3
 8005efe:	d005      	beq.n	8005f0c <UART_SetConfig+0xa0>
 8005f00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f04:	681a      	ldr	r2, [r3, #0]
 8005f06:	4b8d      	ldr	r3, [pc, #564]	; (800613c <UART_SetConfig+0x2d0>)
 8005f08:	429a      	cmp	r2, r3
 8005f0a:	d104      	bne.n	8005f16 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005f0c:	f7fe f816 	bl	8003f3c <HAL_RCC_GetPCLK2Freq>
 8005f10:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8005f14:	e003      	b.n	8005f1e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005f16:	f7fd fffd 	bl	8003f14 <HAL_RCC_GetPCLK1Freq>
 8005f1a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005f1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f22:	69db      	ldr	r3, [r3, #28]
 8005f24:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005f28:	f040 810c 	bne.w	8006144 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005f2c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005f30:	2200      	movs	r2, #0
 8005f32:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005f36:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005f3a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8005f3e:	4622      	mov	r2, r4
 8005f40:	462b      	mov	r3, r5
 8005f42:	1891      	adds	r1, r2, r2
 8005f44:	65b9      	str	r1, [r7, #88]	; 0x58
 8005f46:	415b      	adcs	r3, r3
 8005f48:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005f4a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005f4e:	4621      	mov	r1, r4
 8005f50:	eb12 0801 	adds.w	r8, r2, r1
 8005f54:	4629      	mov	r1, r5
 8005f56:	eb43 0901 	adc.w	r9, r3, r1
 8005f5a:	f04f 0200 	mov.w	r2, #0
 8005f5e:	f04f 0300 	mov.w	r3, #0
 8005f62:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005f66:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005f6a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005f6e:	4690      	mov	r8, r2
 8005f70:	4699      	mov	r9, r3
 8005f72:	4623      	mov	r3, r4
 8005f74:	eb18 0303 	adds.w	r3, r8, r3
 8005f78:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005f7c:	462b      	mov	r3, r5
 8005f7e:	eb49 0303 	adc.w	r3, r9, r3
 8005f82:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005f86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f8a:	685b      	ldr	r3, [r3, #4]
 8005f8c:	2200      	movs	r2, #0
 8005f8e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005f92:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005f96:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005f9a:	460b      	mov	r3, r1
 8005f9c:	18db      	adds	r3, r3, r3
 8005f9e:	653b      	str	r3, [r7, #80]	; 0x50
 8005fa0:	4613      	mov	r3, r2
 8005fa2:	eb42 0303 	adc.w	r3, r2, r3
 8005fa6:	657b      	str	r3, [r7, #84]	; 0x54
 8005fa8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005fac:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005fb0:	f7fa fe82 	bl	8000cb8 <__aeabi_uldivmod>
 8005fb4:	4602      	mov	r2, r0
 8005fb6:	460b      	mov	r3, r1
 8005fb8:	4b61      	ldr	r3, [pc, #388]	; (8006140 <UART_SetConfig+0x2d4>)
 8005fba:	fba3 2302 	umull	r2, r3, r3, r2
 8005fbe:	095b      	lsrs	r3, r3, #5
 8005fc0:	011c      	lsls	r4, r3, #4
 8005fc2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005fc6:	2200      	movs	r2, #0
 8005fc8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005fcc:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005fd0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005fd4:	4642      	mov	r2, r8
 8005fd6:	464b      	mov	r3, r9
 8005fd8:	1891      	adds	r1, r2, r2
 8005fda:	64b9      	str	r1, [r7, #72]	; 0x48
 8005fdc:	415b      	adcs	r3, r3
 8005fde:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005fe0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005fe4:	4641      	mov	r1, r8
 8005fe6:	eb12 0a01 	adds.w	sl, r2, r1
 8005fea:	4649      	mov	r1, r9
 8005fec:	eb43 0b01 	adc.w	fp, r3, r1
 8005ff0:	f04f 0200 	mov.w	r2, #0
 8005ff4:	f04f 0300 	mov.w	r3, #0
 8005ff8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005ffc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006000:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006004:	4692      	mov	sl, r2
 8006006:	469b      	mov	fp, r3
 8006008:	4643      	mov	r3, r8
 800600a:	eb1a 0303 	adds.w	r3, sl, r3
 800600e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006012:	464b      	mov	r3, r9
 8006014:	eb4b 0303 	adc.w	r3, fp, r3
 8006018:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800601c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006020:	685b      	ldr	r3, [r3, #4]
 8006022:	2200      	movs	r2, #0
 8006024:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006028:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800602c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8006030:	460b      	mov	r3, r1
 8006032:	18db      	adds	r3, r3, r3
 8006034:	643b      	str	r3, [r7, #64]	; 0x40
 8006036:	4613      	mov	r3, r2
 8006038:	eb42 0303 	adc.w	r3, r2, r3
 800603c:	647b      	str	r3, [r7, #68]	; 0x44
 800603e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006042:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8006046:	f7fa fe37 	bl	8000cb8 <__aeabi_uldivmod>
 800604a:	4602      	mov	r2, r0
 800604c:	460b      	mov	r3, r1
 800604e:	4611      	mov	r1, r2
 8006050:	4b3b      	ldr	r3, [pc, #236]	; (8006140 <UART_SetConfig+0x2d4>)
 8006052:	fba3 2301 	umull	r2, r3, r3, r1
 8006056:	095b      	lsrs	r3, r3, #5
 8006058:	2264      	movs	r2, #100	; 0x64
 800605a:	fb02 f303 	mul.w	r3, r2, r3
 800605e:	1acb      	subs	r3, r1, r3
 8006060:	00db      	lsls	r3, r3, #3
 8006062:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8006066:	4b36      	ldr	r3, [pc, #216]	; (8006140 <UART_SetConfig+0x2d4>)
 8006068:	fba3 2302 	umull	r2, r3, r3, r2
 800606c:	095b      	lsrs	r3, r3, #5
 800606e:	005b      	lsls	r3, r3, #1
 8006070:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006074:	441c      	add	r4, r3
 8006076:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800607a:	2200      	movs	r2, #0
 800607c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006080:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8006084:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8006088:	4642      	mov	r2, r8
 800608a:	464b      	mov	r3, r9
 800608c:	1891      	adds	r1, r2, r2
 800608e:	63b9      	str	r1, [r7, #56]	; 0x38
 8006090:	415b      	adcs	r3, r3
 8006092:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006094:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006098:	4641      	mov	r1, r8
 800609a:	1851      	adds	r1, r2, r1
 800609c:	6339      	str	r1, [r7, #48]	; 0x30
 800609e:	4649      	mov	r1, r9
 80060a0:	414b      	adcs	r3, r1
 80060a2:	637b      	str	r3, [r7, #52]	; 0x34
 80060a4:	f04f 0200 	mov.w	r2, #0
 80060a8:	f04f 0300 	mov.w	r3, #0
 80060ac:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80060b0:	4659      	mov	r1, fp
 80060b2:	00cb      	lsls	r3, r1, #3
 80060b4:	4651      	mov	r1, sl
 80060b6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80060ba:	4651      	mov	r1, sl
 80060bc:	00ca      	lsls	r2, r1, #3
 80060be:	4610      	mov	r0, r2
 80060c0:	4619      	mov	r1, r3
 80060c2:	4603      	mov	r3, r0
 80060c4:	4642      	mov	r2, r8
 80060c6:	189b      	adds	r3, r3, r2
 80060c8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80060cc:	464b      	mov	r3, r9
 80060ce:	460a      	mov	r2, r1
 80060d0:	eb42 0303 	adc.w	r3, r2, r3
 80060d4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80060d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060dc:	685b      	ldr	r3, [r3, #4]
 80060de:	2200      	movs	r2, #0
 80060e0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80060e4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80060e8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80060ec:	460b      	mov	r3, r1
 80060ee:	18db      	adds	r3, r3, r3
 80060f0:	62bb      	str	r3, [r7, #40]	; 0x28
 80060f2:	4613      	mov	r3, r2
 80060f4:	eb42 0303 	adc.w	r3, r2, r3
 80060f8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80060fa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80060fe:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8006102:	f7fa fdd9 	bl	8000cb8 <__aeabi_uldivmod>
 8006106:	4602      	mov	r2, r0
 8006108:	460b      	mov	r3, r1
 800610a:	4b0d      	ldr	r3, [pc, #52]	; (8006140 <UART_SetConfig+0x2d4>)
 800610c:	fba3 1302 	umull	r1, r3, r3, r2
 8006110:	095b      	lsrs	r3, r3, #5
 8006112:	2164      	movs	r1, #100	; 0x64
 8006114:	fb01 f303 	mul.w	r3, r1, r3
 8006118:	1ad3      	subs	r3, r2, r3
 800611a:	00db      	lsls	r3, r3, #3
 800611c:	3332      	adds	r3, #50	; 0x32
 800611e:	4a08      	ldr	r2, [pc, #32]	; (8006140 <UART_SetConfig+0x2d4>)
 8006120:	fba2 2303 	umull	r2, r3, r2, r3
 8006124:	095b      	lsrs	r3, r3, #5
 8006126:	f003 0207 	and.w	r2, r3, #7
 800612a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	4422      	add	r2, r4
 8006132:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006134:	e106      	b.n	8006344 <UART_SetConfig+0x4d8>
 8006136:	bf00      	nop
 8006138:	40011000 	.word	0x40011000
 800613c:	40011400 	.word	0x40011400
 8006140:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006144:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006148:	2200      	movs	r2, #0
 800614a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800614e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8006152:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8006156:	4642      	mov	r2, r8
 8006158:	464b      	mov	r3, r9
 800615a:	1891      	adds	r1, r2, r2
 800615c:	6239      	str	r1, [r7, #32]
 800615e:	415b      	adcs	r3, r3
 8006160:	627b      	str	r3, [r7, #36]	; 0x24
 8006162:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006166:	4641      	mov	r1, r8
 8006168:	1854      	adds	r4, r2, r1
 800616a:	4649      	mov	r1, r9
 800616c:	eb43 0501 	adc.w	r5, r3, r1
 8006170:	f04f 0200 	mov.w	r2, #0
 8006174:	f04f 0300 	mov.w	r3, #0
 8006178:	00eb      	lsls	r3, r5, #3
 800617a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800617e:	00e2      	lsls	r2, r4, #3
 8006180:	4614      	mov	r4, r2
 8006182:	461d      	mov	r5, r3
 8006184:	4643      	mov	r3, r8
 8006186:	18e3      	adds	r3, r4, r3
 8006188:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800618c:	464b      	mov	r3, r9
 800618e:	eb45 0303 	adc.w	r3, r5, r3
 8006192:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006196:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800619a:	685b      	ldr	r3, [r3, #4]
 800619c:	2200      	movs	r2, #0
 800619e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80061a2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80061a6:	f04f 0200 	mov.w	r2, #0
 80061aa:	f04f 0300 	mov.w	r3, #0
 80061ae:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80061b2:	4629      	mov	r1, r5
 80061b4:	008b      	lsls	r3, r1, #2
 80061b6:	4621      	mov	r1, r4
 80061b8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80061bc:	4621      	mov	r1, r4
 80061be:	008a      	lsls	r2, r1, #2
 80061c0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80061c4:	f7fa fd78 	bl	8000cb8 <__aeabi_uldivmod>
 80061c8:	4602      	mov	r2, r0
 80061ca:	460b      	mov	r3, r1
 80061cc:	4b60      	ldr	r3, [pc, #384]	; (8006350 <UART_SetConfig+0x4e4>)
 80061ce:	fba3 2302 	umull	r2, r3, r3, r2
 80061d2:	095b      	lsrs	r3, r3, #5
 80061d4:	011c      	lsls	r4, r3, #4
 80061d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80061da:	2200      	movs	r2, #0
 80061dc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80061e0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80061e4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80061e8:	4642      	mov	r2, r8
 80061ea:	464b      	mov	r3, r9
 80061ec:	1891      	adds	r1, r2, r2
 80061ee:	61b9      	str	r1, [r7, #24]
 80061f0:	415b      	adcs	r3, r3
 80061f2:	61fb      	str	r3, [r7, #28]
 80061f4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80061f8:	4641      	mov	r1, r8
 80061fa:	1851      	adds	r1, r2, r1
 80061fc:	6139      	str	r1, [r7, #16]
 80061fe:	4649      	mov	r1, r9
 8006200:	414b      	adcs	r3, r1
 8006202:	617b      	str	r3, [r7, #20]
 8006204:	f04f 0200 	mov.w	r2, #0
 8006208:	f04f 0300 	mov.w	r3, #0
 800620c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006210:	4659      	mov	r1, fp
 8006212:	00cb      	lsls	r3, r1, #3
 8006214:	4651      	mov	r1, sl
 8006216:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800621a:	4651      	mov	r1, sl
 800621c:	00ca      	lsls	r2, r1, #3
 800621e:	4610      	mov	r0, r2
 8006220:	4619      	mov	r1, r3
 8006222:	4603      	mov	r3, r0
 8006224:	4642      	mov	r2, r8
 8006226:	189b      	adds	r3, r3, r2
 8006228:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800622c:	464b      	mov	r3, r9
 800622e:	460a      	mov	r2, r1
 8006230:	eb42 0303 	adc.w	r3, r2, r3
 8006234:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006238:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800623c:	685b      	ldr	r3, [r3, #4]
 800623e:	2200      	movs	r2, #0
 8006240:	67bb      	str	r3, [r7, #120]	; 0x78
 8006242:	67fa      	str	r2, [r7, #124]	; 0x7c
 8006244:	f04f 0200 	mov.w	r2, #0
 8006248:	f04f 0300 	mov.w	r3, #0
 800624c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8006250:	4649      	mov	r1, r9
 8006252:	008b      	lsls	r3, r1, #2
 8006254:	4641      	mov	r1, r8
 8006256:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800625a:	4641      	mov	r1, r8
 800625c:	008a      	lsls	r2, r1, #2
 800625e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8006262:	f7fa fd29 	bl	8000cb8 <__aeabi_uldivmod>
 8006266:	4602      	mov	r2, r0
 8006268:	460b      	mov	r3, r1
 800626a:	4611      	mov	r1, r2
 800626c:	4b38      	ldr	r3, [pc, #224]	; (8006350 <UART_SetConfig+0x4e4>)
 800626e:	fba3 2301 	umull	r2, r3, r3, r1
 8006272:	095b      	lsrs	r3, r3, #5
 8006274:	2264      	movs	r2, #100	; 0x64
 8006276:	fb02 f303 	mul.w	r3, r2, r3
 800627a:	1acb      	subs	r3, r1, r3
 800627c:	011b      	lsls	r3, r3, #4
 800627e:	3332      	adds	r3, #50	; 0x32
 8006280:	4a33      	ldr	r2, [pc, #204]	; (8006350 <UART_SetConfig+0x4e4>)
 8006282:	fba2 2303 	umull	r2, r3, r2, r3
 8006286:	095b      	lsrs	r3, r3, #5
 8006288:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800628c:	441c      	add	r4, r3
 800628e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006292:	2200      	movs	r2, #0
 8006294:	673b      	str	r3, [r7, #112]	; 0x70
 8006296:	677a      	str	r2, [r7, #116]	; 0x74
 8006298:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800629c:	4642      	mov	r2, r8
 800629e:	464b      	mov	r3, r9
 80062a0:	1891      	adds	r1, r2, r2
 80062a2:	60b9      	str	r1, [r7, #8]
 80062a4:	415b      	adcs	r3, r3
 80062a6:	60fb      	str	r3, [r7, #12]
 80062a8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80062ac:	4641      	mov	r1, r8
 80062ae:	1851      	adds	r1, r2, r1
 80062b0:	6039      	str	r1, [r7, #0]
 80062b2:	4649      	mov	r1, r9
 80062b4:	414b      	adcs	r3, r1
 80062b6:	607b      	str	r3, [r7, #4]
 80062b8:	f04f 0200 	mov.w	r2, #0
 80062bc:	f04f 0300 	mov.w	r3, #0
 80062c0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80062c4:	4659      	mov	r1, fp
 80062c6:	00cb      	lsls	r3, r1, #3
 80062c8:	4651      	mov	r1, sl
 80062ca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80062ce:	4651      	mov	r1, sl
 80062d0:	00ca      	lsls	r2, r1, #3
 80062d2:	4610      	mov	r0, r2
 80062d4:	4619      	mov	r1, r3
 80062d6:	4603      	mov	r3, r0
 80062d8:	4642      	mov	r2, r8
 80062da:	189b      	adds	r3, r3, r2
 80062dc:	66bb      	str	r3, [r7, #104]	; 0x68
 80062de:	464b      	mov	r3, r9
 80062e0:	460a      	mov	r2, r1
 80062e2:	eb42 0303 	adc.w	r3, r2, r3
 80062e6:	66fb      	str	r3, [r7, #108]	; 0x6c
 80062e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80062ec:	685b      	ldr	r3, [r3, #4]
 80062ee:	2200      	movs	r2, #0
 80062f0:	663b      	str	r3, [r7, #96]	; 0x60
 80062f2:	667a      	str	r2, [r7, #100]	; 0x64
 80062f4:	f04f 0200 	mov.w	r2, #0
 80062f8:	f04f 0300 	mov.w	r3, #0
 80062fc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8006300:	4649      	mov	r1, r9
 8006302:	008b      	lsls	r3, r1, #2
 8006304:	4641      	mov	r1, r8
 8006306:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800630a:	4641      	mov	r1, r8
 800630c:	008a      	lsls	r2, r1, #2
 800630e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8006312:	f7fa fcd1 	bl	8000cb8 <__aeabi_uldivmod>
 8006316:	4602      	mov	r2, r0
 8006318:	460b      	mov	r3, r1
 800631a:	4b0d      	ldr	r3, [pc, #52]	; (8006350 <UART_SetConfig+0x4e4>)
 800631c:	fba3 1302 	umull	r1, r3, r3, r2
 8006320:	095b      	lsrs	r3, r3, #5
 8006322:	2164      	movs	r1, #100	; 0x64
 8006324:	fb01 f303 	mul.w	r3, r1, r3
 8006328:	1ad3      	subs	r3, r2, r3
 800632a:	011b      	lsls	r3, r3, #4
 800632c:	3332      	adds	r3, #50	; 0x32
 800632e:	4a08      	ldr	r2, [pc, #32]	; (8006350 <UART_SetConfig+0x4e4>)
 8006330:	fba2 2303 	umull	r2, r3, r2, r3
 8006334:	095b      	lsrs	r3, r3, #5
 8006336:	f003 020f 	and.w	r2, r3, #15
 800633a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	4422      	add	r2, r4
 8006342:	609a      	str	r2, [r3, #8]
}
 8006344:	bf00      	nop
 8006346:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800634a:	46bd      	mov	sp, r7
 800634c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006350:	51eb851f 	.word	0x51eb851f

08006354 <__cvt>:
 8006354:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006358:	ec55 4b10 	vmov	r4, r5, d0
 800635c:	2d00      	cmp	r5, #0
 800635e:	460e      	mov	r6, r1
 8006360:	4619      	mov	r1, r3
 8006362:	462b      	mov	r3, r5
 8006364:	bfbb      	ittet	lt
 8006366:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800636a:	461d      	movlt	r5, r3
 800636c:	2300      	movge	r3, #0
 800636e:	232d      	movlt	r3, #45	; 0x2d
 8006370:	700b      	strb	r3, [r1, #0]
 8006372:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006374:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006378:	4691      	mov	r9, r2
 800637a:	f023 0820 	bic.w	r8, r3, #32
 800637e:	bfbc      	itt	lt
 8006380:	4622      	movlt	r2, r4
 8006382:	4614      	movlt	r4, r2
 8006384:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006388:	d005      	beq.n	8006396 <__cvt+0x42>
 800638a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800638e:	d100      	bne.n	8006392 <__cvt+0x3e>
 8006390:	3601      	adds	r6, #1
 8006392:	2102      	movs	r1, #2
 8006394:	e000      	b.n	8006398 <__cvt+0x44>
 8006396:	2103      	movs	r1, #3
 8006398:	ab03      	add	r3, sp, #12
 800639a:	9301      	str	r3, [sp, #4]
 800639c:	ab02      	add	r3, sp, #8
 800639e:	9300      	str	r3, [sp, #0]
 80063a0:	ec45 4b10 	vmov	d0, r4, r5
 80063a4:	4653      	mov	r3, sl
 80063a6:	4632      	mov	r2, r6
 80063a8:	f001 f8b6 	bl	8007518 <_dtoa_r>
 80063ac:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80063b0:	4607      	mov	r7, r0
 80063b2:	d102      	bne.n	80063ba <__cvt+0x66>
 80063b4:	f019 0f01 	tst.w	r9, #1
 80063b8:	d022      	beq.n	8006400 <__cvt+0xac>
 80063ba:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80063be:	eb07 0906 	add.w	r9, r7, r6
 80063c2:	d110      	bne.n	80063e6 <__cvt+0x92>
 80063c4:	783b      	ldrb	r3, [r7, #0]
 80063c6:	2b30      	cmp	r3, #48	; 0x30
 80063c8:	d10a      	bne.n	80063e0 <__cvt+0x8c>
 80063ca:	2200      	movs	r2, #0
 80063cc:	2300      	movs	r3, #0
 80063ce:	4620      	mov	r0, r4
 80063d0:	4629      	mov	r1, r5
 80063d2:	f7fa fb91 	bl	8000af8 <__aeabi_dcmpeq>
 80063d6:	b918      	cbnz	r0, 80063e0 <__cvt+0x8c>
 80063d8:	f1c6 0601 	rsb	r6, r6, #1
 80063dc:	f8ca 6000 	str.w	r6, [sl]
 80063e0:	f8da 3000 	ldr.w	r3, [sl]
 80063e4:	4499      	add	r9, r3
 80063e6:	2200      	movs	r2, #0
 80063e8:	2300      	movs	r3, #0
 80063ea:	4620      	mov	r0, r4
 80063ec:	4629      	mov	r1, r5
 80063ee:	f7fa fb83 	bl	8000af8 <__aeabi_dcmpeq>
 80063f2:	b108      	cbz	r0, 80063f8 <__cvt+0xa4>
 80063f4:	f8cd 900c 	str.w	r9, [sp, #12]
 80063f8:	2230      	movs	r2, #48	; 0x30
 80063fa:	9b03      	ldr	r3, [sp, #12]
 80063fc:	454b      	cmp	r3, r9
 80063fe:	d307      	bcc.n	8006410 <__cvt+0xbc>
 8006400:	9b03      	ldr	r3, [sp, #12]
 8006402:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006404:	1bdb      	subs	r3, r3, r7
 8006406:	4638      	mov	r0, r7
 8006408:	6013      	str	r3, [r2, #0]
 800640a:	b004      	add	sp, #16
 800640c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006410:	1c59      	adds	r1, r3, #1
 8006412:	9103      	str	r1, [sp, #12]
 8006414:	701a      	strb	r2, [r3, #0]
 8006416:	e7f0      	b.n	80063fa <__cvt+0xa6>

08006418 <__exponent>:
 8006418:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800641a:	4603      	mov	r3, r0
 800641c:	2900      	cmp	r1, #0
 800641e:	bfb8      	it	lt
 8006420:	4249      	neglt	r1, r1
 8006422:	f803 2b02 	strb.w	r2, [r3], #2
 8006426:	bfb4      	ite	lt
 8006428:	222d      	movlt	r2, #45	; 0x2d
 800642a:	222b      	movge	r2, #43	; 0x2b
 800642c:	2909      	cmp	r1, #9
 800642e:	7042      	strb	r2, [r0, #1]
 8006430:	dd2a      	ble.n	8006488 <__exponent+0x70>
 8006432:	f10d 0207 	add.w	r2, sp, #7
 8006436:	4617      	mov	r7, r2
 8006438:	260a      	movs	r6, #10
 800643a:	4694      	mov	ip, r2
 800643c:	fb91 f5f6 	sdiv	r5, r1, r6
 8006440:	fb06 1415 	mls	r4, r6, r5, r1
 8006444:	3430      	adds	r4, #48	; 0x30
 8006446:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800644a:	460c      	mov	r4, r1
 800644c:	2c63      	cmp	r4, #99	; 0x63
 800644e:	f102 32ff 	add.w	r2, r2, #4294967295
 8006452:	4629      	mov	r1, r5
 8006454:	dcf1      	bgt.n	800643a <__exponent+0x22>
 8006456:	3130      	adds	r1, #48	; 0x30
 8006458:	f1ac 0402 	sub.w	r4, ip, #2
 800645c:	f802 1c01 	strb.w	r1, [r2, #-1]
 8006460:	1c41      	adds	r1, r0, #1
 8006462:	4622      	mov	r2, r4
 8006464:	42ba      	cmp	r2, r7
 8006466:	d30a      	bcc.n	800647e <__exponent+0x66>
 8006468:	f10d 0209 	add.w	r2, sp, #9
 800646c:	eba2 020c 	sub.w	r2, r2, ip
 8006470:	42bc      	cmp	r4, r7
 8006472:	bf88      	it	hi
 8006474:	2200      	movhi	r2, #0
 8006476:	4413      	add	r3, r2
 8006478:	1a18      	subs	r0, r3, r0
 800647a:	b003      	add	sp, #12
 800647c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800647e:	f812 5b01 	ldrb.w	r5, [r2], #1
 8006482:	f801 5f01 	strb.w	r5, [r1, #1]!
 8006486:	e7ed      	b.n	8006464 <__exponent+0x4c>
 8006488:	2330      	movs	r3, #48	; 0x30
 800648a:	3130      	adds	r1, #48	; 0x30
 800648c:	7083      	strb	r3, [r0, #2]
 800648e:	70c1      	strb	r1, [r0, #3]
 8006490:	1d03      	adds	r3, r0, #4
 8006492:	e7f1      	b.n	8006478 <__exponent+0x60>

08006494 <_printf_float>:
 8006494:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006498:	ed2d 8b02 	vpush	{d8}
 800649c:	b08d      	sub	sp, #52	; 0x34
 800649e:	460c      	mov	r4, r1
 80064a0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80064a4:	4616      	mov	r6, r2
 80064a6:	461f      	mov	r7, r3
 80064a8:	4605      	mov	r5, r0
 80064aa:	f000 ff25 	bl	80072f8 <_localeconv_r>
 80064ae:	f8d0 a000 	ldr.w	sl, [r0]
 80064b2:	4650      	mov	r0, sl
 80064b4:	f7f9 fef4 	bl	80002a0 <strlen>
 80064b8:	2300      	movs	r3, #0
 80064ba:	930a      	str	r3, [sp, #40]	; 0x28
 80064bc:	6823      	ldr	r3, [r4, #0]
 80064be:	9305      	str	r3, [sp, #20]
 80064c0:	f8d8 3000 	ldr.w	r3, [r8]
 80064c4:	f894 b018 	ldrb.w	fp, [r4, #24]
 80064c8:	3307      	adds	r3, #7
 80064ca:	f023 0307 	bic.w	r3, r3, #7
 80064ce:	f103 0208 	add.w	r2, r3, #8
 80064d2:	f8c8 2000 	str.w	r2, [r8]
 80064d6:	e9d3 8900 	ldrd	r8, r9, [r3]
 80064da:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80064de:	9307      	str	r3, [sp, #28]
 80064e0:	f8cd 8018 	str.w	r8, [sp, #24]
 80064e4:	ee08 0a10 	vmov	s16, r0
 80064e8:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 80064ec:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80064f0:	4b9e      	ldr	r3, [pc, #632]	; (800676c <_printf_float+0x2d8>)
 80064f2:	f04f 32ff 	mov.w	r2, #4294967295
 80064f6:	f7fa fb31 	bl	8000b5c <__aeabi_dcmpun>
 80064fa:	bb88      	cbnz	r0, 8006560 <_printf_float+0xcc>
 80064fc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006500:	4b9a      	ldr	r3, [pc, #616]	; (800676c <_printf_float+0x2d8>)
 8006502:	f04f 32ff 	mov.w	r2, #4294967295
 8006506:	f7fa fb0b 	bl	8000b20 <__aeabi_dcmple>
 800650a:	bb48      	cbnz	r0, 8006560 <_printf_float+0xcc>
 800650c:	2200      	movs	r2, #0
 800650e:	2300      	movs	r3, #0
 8006510:	4640      	mov	r0, r8
 8006512:	4649      	mov	r1, r9
 8006514:	f7fa fafa 	bl	8000b0c <__aeabi_dcmplt>
 8006518:	b110      	cbz	r0, 8006520 <_printf_float+0x8c>
 800651a:	232d      	movs	r3, #45	; 0x2d
 800651c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006520:	4a93      	ldr	r2, [pc, #588]	; (8006770 <_printf_float+0x2dc>)
 8006522:	4b94      	ldr	r3, [pc, #592]	; (8006774 <_printf_float+0x2e0>)
 8006524:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006528:	bf94      	ite	ls
 800652a:	4690      	movls	r8, r2
 800652c:	4698      	movhi	r8, r3
 800652e:	2303      	movs	r3, #3
 8006530:	6123      	str	r3, [r4, #16]
 8006532:	9b05      	ldr	r3, [sp, #20]
 8006534:	f023 0304 	bic.w	r3, r3, #4
 8006538:	6023      	str	r3, [r4, #0]
 800653a:	f04f 0900 	mov.w	r9, #0
 800653e:	9700      	str	r7, [sp, #0]
 8006540:	4633      	mov	r3, r6
 8006542:	aa0b      	add	r2, sp, #44	; 0x2c
 8006544:	4621      	mov	r1, r4
 8006546:	4628      	mov	r0, r5
 8006548:	f000 f9da 	bl	8006900 <_printf_common>
 800654c:	3001      	adds	r0, #1
 800654e:	f040 8090 	bne.w	8006672 <_printf_float+0x1de>
 8006552:	f04f 30ff 	mov.w	r0, #4294967295
 8006556:	b00d      	add	sp, #52	; 0x34
 8006558:	ecbd 8b02 	vpop	{d8}
 800655c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006560:	4642      	mov	r2, r8
 8006562:	464b      	mov	r3, r9
 8006564:	4640      	mov	r0, r8
 8006566:	4649      	mov	r1, r9
 8006568:	f7fa faf8 	bl	8000b5c <__aeabi_dcmpun>
 800656c:	b140      	cbz	r0, 8006580 <_printf_float+0xec>
 800656e:	464b      	mov	r3, r9
 8006570:	2b00      	cmp	r3, #0
 8006572:	bfbc      	itt	lt
 8006574:	232d      	movlt	r3, #45	; 0x2d
 8006576:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800657a:	4a7f      	ldr	r2, [pc, #508]	; (8006778 <_printf_float+0x2e4>)
 800657c:	4b7f      	ldr	r3, [pc, #508]	; (800677c <_printf_float+0x2e8>)
 800657e:	e7d1      	b.n	8006524 <_printf_float+0x90>
 8006580:	6863      	ldr	r3, [r4, #4]
 8006582:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006586:	9206      	str	r2, [sp, #24]
 8006588:	1c5a      	adds	r2, r3, #1
 800658a:	d13f      	bne.n	800660c <_printf_float+0x178>
 800658c:	2306      	movs	r3, #6
 800658e:	6063      	str	r3, [r4, #4]
 8006590:	9b05      	ldr	r3, [sp, #20]
 8006592:	6861      	ldr	r1, [r4, #4]
 8006594:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006598:	2300      	movs	r3, #0
 800659a:	9303      	str	r3, [sp, #12]
 800659c:	ab0a      	add	r3, sp, #40	; 0x28
 800659e:	e9cd b301 	strd	fp, r3, [sp, #4]
 80065a2:	ab09      	add	r3, sp, #36	; 0x24
 80065a4:	ec49 8b10 	vmov	d0, r8, r9
 80065a8:	9300      	str	r3, [sp, #0]
 80065aa:	6022      	str	r2, [r4, #0]
 80065ac:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80065b0:	4628      	mov	r0, r5
 80065b2:	f7ff fecf 	bl	8006354 <__cvt>
 80065b6:	9b06      	ldr	r3, [sp, #24]
 80065b8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80065ba:	2b47      	cmp	r3, #71	; 0x47
 80065bc:	4680      	mov	r8, r0
 80065be:	d108      	bne.n	80065d2 <_printf_float+0x13e>
 80065c0:	1cc8      	adds	r0, r1, #3
 80065c2:	db02      	blt.n	80065ca <_printf_float+0x136>
 80065c4:	6863      	ldr	r3, [r4, #4]
 80065c6:	4299      	cmp	r1, r3
 80065c8:	dd41      	ble.n	800664e <_printf_float+0x1ba>
 80065ca:	f1ab 0302 	sub.w	r3, fp, #2
 80065ce:	fa5f fb83 	uxtb.w	fp, r3
 80065d2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80065d6:	d820      	bhi.n	800661a <_printf_float+0x186>
 80065d8:	3901      	subs	r1, #1
 80065da:	465a      	mov	r2, fp
 80065dc:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80065e0:	9109      	str	r1, [sp, #36]	; 0x24
 80065e2:	f7ff ff19 	bl	8006418 <__exponent>
 80065e6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80065e8:	1813      	adds	r3, r2, r0
 80065ea:	2a01      	cmp	r2, #1
 80065ec:	4681      	mov	r9, r0
 80065ee:	6123      	str	r3, [r4, #16]
 80065f0:	dc02      	bgt.n	80065f8 <_printf_float+0x164>
 80065f2:	6822      	ldr	r2, [r4, #0]
 80065f4:	07d2      	lsls	r2, r2, #31
 80065f6:	d501      	bpl.n	80065fc <_printf_float+0x168>
 80065f8:	3301      	adds	r3, #1
 80065fa:	6123      	str	r3, [r4, #16]
 80065fc:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006600:	2b00      	cmp	r3, #0
 8006602:	d09c      	beq.n	800653e <_printf_float+0xaa>
 8006604:	232d      	movs	r3, #45	; 0x2d
 8006606:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800660a:	e798      	b.n	800653e <_printf_float+0xaa>
 800660c:	9a06      	ldr	r2, [sp, #24]
 800660e:	2a47      	cmp	r2, #71	; 0x47
 8006610:	d1be      	bne.n	8006590 <_printf_float+0xfc>
 8006612:	2b00      	cmp	r3, #0
 8006614:	d1bc      	bne.n	8006590 <_printf_float+0xfc>
 8006616:	2301      	movs	r3, #1
 8006618:	e7b9      	b.n	800658e <_printf_float+0xfa>
 800661a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800661e:	d118      	bne.n	8006652 <_printf_float+0x1be>
 8006620:	2900      	cmp	r1, #0
 8006622:	6863      	ldr	r3, [r4, #4]
 8006624:	dd0b      	ble.n	800663e <_printf_float+0x1aa>
 8006626:	6121      	str	r1, [r4, #16]
 8006628:	b913      	cbnz	r3, 8006630 <_printf_float+0x19c>
 800662a:	6822      	ldr	r2, [r4, #0]
 800662c:	07d0      	lsls	r0, r2, #31
 800662e:	d502      	bpl.n	8006636 <_printf_float+0x1a2>
 8006630:	3301      	adds	r3, #1
 8006632:	440b      	add	r3, r1
 8006634:	6123      	str	r3, [r4, #16]
 8006636:	65a1      	str	r1, [r4, #88]	; 0x58
 8006638:	f04f 0900 	mov.w	r9, #0
 800663c:	e7de      	b.n	80065fc <_printf_float+0x168>
 800663e:	b913      	cbnz	r3, 8006646 <_printf_float+0x1b2>
 8006640:	6822      	ldr	r2, [r4, #0]
 8006642:	07d2      	lsls	r2, r2, #31
 8006644:	d501      	bpl.n	800664a <_printf_float+0x1b6>
 8006646:	3302      	adds	r3, #2
 8006648:	e7f4      	b.n	8006634 <_printf_float+0x1a0>
 800664a:	2301      	movs	r3, #1
 800664c:	e7f2      	b.n	8006634 <_printf_float+0x1a0>
 800664e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006652:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006654:	4299      	cmp	r1, r3
 8006656:	db05      	blt.n	8006664 <_printf_float+0x1d0>
 8006658:	6823      	ldr	r3, [r4, #0]
 800665a:	6121      	str	r1, [r4, #16]
 800665c:	07d8      	lsls	r0, r3, #31
 800665e:	d5ea      	bpl.n	8006636 <_printf_float+0x1a2>
 8006660:	1c4b      	adds	r3, r1, #1
 8006662:	e7e7      	b.n	8006634 <_printf_float+0x1a0>
 8006664:	2900      	cmp	r1, #0
 8006666:	bfd4      	ite	le
 8006668:	f1c1 0202 	rsble	r2, r1, #2
 800666c:	2201      	movgt	r2, #1
 800666e:	4413      	add	r3, r2
 8006670:	e7e0      	b.n	8006634 <_printf_float+0x1a0>
 8006672:	6823      	ldr	r3, [r4, #0]
 8006674:	055a      	lsls	r2, r3, #21
 8006676:	d407      	bmi.n	8006688 <_printf_float+0x1f4>
 8006678:	6923      	ldr	r3, [r4, #16]
 800667a:	4642      	mov	r2, r8
 800667c:	4631      	mov	r1, r6
 800667e:	4628      	mov	r0, r5
 8006680:	47b8      	blx	r7
 8006682:	3001      	adds	r0, #1
 8006684:	d12c      	bne.n	80066e0 <_printf_float+0x24c>
 8006686:	e764      	b.n	8006552 <_printf_float+0xbe>
 8006688:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800668c:	f240 80e0 	bls.w	8006850 <_printf_float+0x3bc>
 8006690:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006694:	2200      	movs	r2, #0
 8006696:	2300      	movs	r3, #0
 8006698:	f7fa fa2e 	bl	8000af8 <__aeabi_dcmpeq>
 800669c:	2800      	cmp	r0, #0
 800669e:	d034      	beq.n	800670a <_printf_float+0x276>
 80066a0:	4a37      	ldr	r2, [pc, #220]	; (8006780 <_printf_float+0x2ec>)
 80066a2:	2301      	movs	r3, #1
 80066a4:	4631      	mov	r1, r6
 80066a6:	4628      	mov	r0, r5
 80066a8:	47b8      	blx	r7
 80066aa:	3001      	adds	r0, #1
 80066ac:	f43f af51 	beq.w	8006552 <_printf_float+0xbe>
 80066b0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80066b4:	429a      	cmp	r2, r3
 80066b6:	db02      	blt.n	80066be <_printf_float+0x22a>
 80066b8:	6823      	ldr	r3, [r4, #0]
 80066ba:	07d8      	lsls	r0, r3, #31
 80066bc:	d510      	bpl.n	80066e0 <_printf_float+0x24c>
 80066be:	ee18 3a10 	vmov	r3, s16
 80066c2:	4652      	mov	r2, sl
 80066c4:	4631      	mov	r1, r6
 80066c6:	4628      	mov	r0, r5
 80066c8:	47b8      	blx	r7
 80066ca:	3001      	adds	r0, #1
 80066cc:	f43f af41 	beq.w	8006552 <_printf_float+0xbe>
 80066d0:	f04f 0800 	mov.w	r8, #0
 80066d4:	f104 091a 	add.w	r9, r4, #26
 80066d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80066da:	3b01      	subs	r3, #1
 80066dc:	4543      	cmp	r3, r8
 80066de:	dc09      	bgt.n	80066f4 <_printf_float+0x260>
 80066e0:	6823      	ldr	r3, [r4, #0]
 80066e2:	079b      	lsls	r3, r3, #30
 80066e4:	f100 8107 	bmi.w	80068f6 <_printf_float+0x462>
 80066e8:	68e0      	ldr	r0, [r4, #12]
 80066ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80066ec:	4298      	cmp	r0, r3
 80066ee:	bfb8      	it	lt
 80066f0:	4618      	movlt	r0, r3
 80066f2:	e730      	b.n	8006556 <_printf_float+0xc2>
 80066f4:	2301      	movs	r3, #1
 80066f6:	464a      	mov	r2, r9
 80066f8:	4631      	mov	r1, r6
 80066fa:	4628      	mov	r0, r5
 80066fc:	47b8      	blx	r7
 80066fe:	3001      	adds	r0, #1
 8006700:	f43f af27 	beq.w	8006552 <_printf_float+0xbe>
 8006704:	f108 0801 	add.w	r8, r8, #1
 8006708:	e7e6      	b.n	80066d8 <_printf_float+0x244>
 800670a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800670c:	2b00      	cmp	r3, #0
 800670e:	dc39      	bgt.n	8006784 <_printf_float+0x2f0>
 8006710:	4a1b      	ldr	r2, [pc, #108]	; (8006780 <_printf_float+0x2ec>)
 8006712:	2301      	movs	r3, #1
 8006714:	4631      	mov	r1, r6
 8006716:	4628      	mov	r0, r5
 8006718:	47b8      	blx	r7
 800671a:	3001      	adds	r0, #1
 800671c:	f43f af19 	beq.w	8006552 <_printf_float+0xbe>
 8006720:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006724:	4313      	orrs	r3, r2
 8006726:	d102      	bne.n	800672e <_printf_float+0x29a>
 8006728:	6823      	ldr	r3, [r4, #0]
 800672a:	07d9      	lsls	r1, r3, #31
 800672c:	d5d8      	bpl.n	80066e0 <_printf_float+0x24c>
 800672e:	ee18 3a10 	vmov	r3, s16
 8006732:	4652      	mov	r2, sl
 8006734:	4631      	mov	r1, r6
 8006736:	4628      	mov	r0, r5
 8006738:	47b8      	blx	r7
 800673a:	3001      	adds	r0, #1
 800673c:	f43f af09 	beq.w	8006552 <_printf_float+0xbe>
 8006740:	f04f 0900 	mov.w	r9, #0
 8006744:	f104 0a1a 	add.w	sl, r4, #26
 8006748:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800674a:	425b      	negs	r3, r3
 800674c:	454b      	cmp	r3, r9
 800674e:	dc01      	bgt.n	8006754 <_printf_float+0x2c0>
 8006750:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006752:	e792      	b.n	800667a <_printf_float+0x1e6>
 8006754:	2301      	movs	r3, #1
 8006756:	4652      	mov	r2, sl
 8006758:	4631      	mov	r1, r6
 800675a:	4628      	mov	r0, r5
 800675c:	47b8      	blx	r7
 800675e:	3001      	adds	r0, #1
 8006760:	f43f aef7 	beq.w	8006552 <_printf_float+0xbe>
 8006764:	f109 0901 	add.w	r9, r9, #1
 8006768:	e7ee      	b.n	8006748 <_printf_float+0x2b4>
 800676a:	bf00      	nop
 800676c:	7fefffff 	.word	0x7fefffff
 8006770:	0800cc2c 	.word	0x0800cc2c
 8006774:	0800cc30 	.word	0x0800cc30
 8006778:	0800cc34 	.word	0x0800cc34
 800677c:	0800cc38 	.word	0x0800cc38
 8006780:	0800cfc8 	.word	0x0800cfc8
 8006784:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006786:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006788:	429a      	cmp	r2, r3
 800678a:	bfa8      	it	ge
 800678c:	461a      	movge	r2, r3
 800678e:	2a00      	cmp	r2, #0
 8006790:	4691      	mov	r9, r2
 8006792:	dc37      	bgt.n	8006804 <_printf_float+0x370>
 8006794:	f04f 0b00 	mov.w	fp, #0
 8006798:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800679c:	f104 021a 	add.w	r2, r4, #26
 80067a0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80067a2:	9305      	str	r3, [sp, #20]
 80067a4:	eba3 0309 	sub.w	r3, r3, r9
 80067a8:	455b      	cmp	r3, fp
 80067aa:	dc33      	bgt.n	8006814 <_printf_float+0x380>
 80067ac:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80067b0:	429a      	cmp	r2, r3
 80067b2:	db3b      	blt.n	800682c <_printf_float+0x398>
 80067b4:	6823      	ldr	r3, [r4, #0]
 80067b6:	07da      	lsls	r2, r3, #31
 80067b8:	d438      	bmi.n	800682c <_printf_float+0x398>
 80067ba:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80067be:	eba2 0903 	sub.w	r9, r2, r3
 80067c2:	9b05      	ldr	r3, [sp, #20]
 80067c4:	1ad2      	subs	r2, r2, r3
 80067c6:	4591      	cmp	r9, r2
 80067c8:	bfa8      	it	ge
 80067ca:	4691      	movge	r9, r2
 80067cc:	f1b9 0f00 	cmp.w	r9, #0
 80067d0:	dc35      	bgt.n	800683e <_printf_float+0x3aa>
 80067d2:	f04f 0800 	mov.w	r8, #0
 80067d6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80067da:	f104 0a1a 	add.w	sl, r4, #26
 80067de:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80067e2:	1a9b      	subs	r3, r3, r2
 80067e4:	eba3 0309 	sub.w	r3, r3, r9
 80067e8:	4543      	cmp	r3, r8
 80067ea:	f77f af79 	ble.w	80066e0 <_printf_float+0x24c>
 80067ee:	2301      	movs	r3, #1
 80067f0:	4652      	mov	r2, sl
 80067f2:	4631      	mov	r1, r6
 80067f4:	4628      	mov	r0, r5
 80067f6:	47b8      	blx	r7
 80067f8:	3001      	adds	r0, #1
 80067fa:	f43f aeaa 	beq.w	8006552 <_printf_float+0xbe>
 80067fe:	f108 0801 	add.w	r8, r8, #1
 8006802:	e7ec      	b.n	80067de <_printf_float+0x34a>
 8006804:	4613      	mov	r3, r2
 8006806:	4631      	mov	r1, r6
 8006808:	4642      	mov	r2, r8
 800680a:	4628      	mov	r0, r5
 800680c:	47b8      	blx	r7
 800680e:	3001      	adds	r0, #1
 8006810:	d1c0      	bne.n	8006794 <_printf_float+0x300>
 8006812:	e69e      	b.n	8006552 <_printf_float+0xbe>
 8006814:	2301      	movs	r3, #1
 8006816:	4631      	mov	r1, r6
 8006818:	4628      	mov	r0, r5
 800681a:	9205      	str	r2, [sp, #20]
 800681c:	47b8      	blx	r7
 800681e:	3001      	adds	r0, #1
 8006820:	f43f ae97 	beq.w	8006552 <_printf_float+0xbe>
 8006824:	9a05      	ldr	r2, [sp, #20]
 8006826:	f10b 0b01 	add.w	fp, fp, #1
 800682a:	e7b9      	b.n	80067a0 <_printf_float+0x30c>
 800682c:	ee18 3a10 	vmov	r3, s16
 8006830:	4652      	mov	r2, sl
 8006832:	4631      	mov	r1, r6
 8006834:	4628      	mov	r0, r5
 8006836:	47b8      	blx	r7
 8006838:	3001      	adds	r0, #1
 800683a:	d1be      	bne.n	80067ba <_printf_float+0x326>
 800683c:	e689      	b.n	8006552 <_printf_float+0xbe>
 800683e:	9a05      	ldr	r2, [sp, #20]
 8006840:	464b      	mov	r3, r9
 8006842:	4442      	add	r2, r8
 8006844:	4631      	mov	r1, r6
 8006846:	4628      	mov	r0, r5
 8006848:	47b8      	blx	r7
 800684a:	3001      	adds	r0, #1
 800684c:	d1c1      	bne.n	80067d2 <_printf_float+0x33e>
 800684e:	e680      	b.n	8006552 <_printf_float+0xbe>
 8006850:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006852:	2a01      	cmp	r2, #1
 8006854:	dc01      	bgt.n	800685a <_printf_float+0x3c6>
 8006856:	07db      	lsls	r3, r3, #31
 8006858:	d53a      	bpl.n	80068d0 <_printf_float+0x43c>
 800685a:	2301      	movs	r3, #1
 800685c:	4642      	mov	r2, r8
 800685e:	4631      	mov	r1, r6
 8006860:	4628      	mov	r0, r5
 8006862:	47b8      	blx	r7
 8006864:	3001      	adds	r0, #1
 8006866:	f43f ae74 	beq.w	8006552 <_printf_float+0xbe>
 800686a:	ee18 3a10 	vmov	r3, s16
 800686e:	4652      	mov	r2, sl
 8006870:	4631      	mov	r1, r6
 8006872:	4628      	mov	r0, r5
 8006874:	47b8      	blx	r7
 8006876:	3001      	adds	r0, #1
 8006878:	f43f ae6b 	beq.w	8006552 <_printf_float+0xbe>
 800687c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006880:	2200      	movs	r2, #0
 8006882:	2300      	movs	r3, #0
 8006884:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8006888:	f7fa f936 	bl	8000af8 <__aeabi_dcmpeq>
 800688c:	b9d8      	cbnz	r0, 80068c6 <_printf_float+0x432>
 800688e:	f10a 33ff 	add.w	r3, sl, #4294967295
 8006892:	f108 0201 	add.w	r2, r8, #1
 8006896:	4631      	mov	r1, r6
 8006898:	4628      	mov	r0, r5
 800689a:	47b8      	blx	r7
 800689c:	3001      	adds	r0, #1
 800689e:	d10e      	bne.n	80068be <_printf_float+0x42a>
 80068a0:	e657      	b.n	8006552 <_printf_float+0xbe>
 80068a2:	2301      	movs	r3, #1
 80068a4:	4652      	mov	r2, sl
 80068a6:	4631      	mov	r1, r6
 80068a8:	4628      	mov	r0, r5
 80068aa:	47b8      	blx	r7
 80068ac:	3001      	adds	r0, #1
 80068ae:	f43f ae50 	beq.w	8006552 <_printf_float+0xbe>
 80068b2:	f108 0801 	add.w	r8, r8, #1
 80068b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80068b8:	3b01      	subs	r3, #1
 80068ba:	4543      	cmp	r3, r8
 80068bc:	dcf1      	bgt.n	80068a2 <_printf_float+0x40e>
 80068be:	464b      	mov	r3, r9
 80068c0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80068c4:	e6da      	b.n	800667c <_printf_float+0x1e8>
 80068c6:	f04f 0800 	mov.w	r8, #0
 80068ca:	f104 0a1a 	add.w	sl, r4, #26
 80068ce:	e7f2      	b.n	80068b6 <_printf_float+0x422>
 80068d0:	2301      	movs	r3, #1
 80068d2:	4642      	mov	r2, r8
 80068d4:	e7df      	b.n	8006896 <_printf_float+0x402>
 80068d6:	2301      	movs	r3, #1
 80068d8:	464a      	mov	r2, r9
 80068da:	4631      	mov	r1, r6
 80068dc:	4628      	mov	r0, r5
 80068de:	47b8      	blx	r7
 80068e0:	3001      	adds	r0, #1
 80068e2:	f43f ae36 	beq.w	8006552 <_printf_float+0xbe>
 80068e6:	f108 0801 	add.w	r8, r8, #1
 80068ea:	68e3      	ldr	r3, [r4, #12]
 80068ec:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80068ee:	1a5b      	subs	r3, r3, r1
 80068f0:	4543      	cmp	r3, r8
 80068f2:	dcf0      	bgt.n	80068d6 <_printf_float+0x442>
 80068f4:	e6f8      	b.n	80066e8 <_printf_float+0x254>
 80068f6:	f04f 0800 	mov.w	r8, #0
 80068fa:	f104 0919 	add.w	r9, r4, #25
 80068fe:	e7f4      	b.n	80068ea <_printf_float+0x456>

08006900 <_printf_common>:
 8006900:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006904:	4616      	mov	r6, r2
 8006906:	4699      	mov	r9, r3
 8006908:	688a      	ldr	r2, [r1, #8]
 800690a:	690b      	ldr	r3, [r1, #16]
 800690c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006910:	4293      	cmp	r3, r2
 8006912:	bfb8      	it	lt
 8006914:	4613      	movlt	r3, r2
 8006916:	6033      	str	r3, [r6, #0]
 8006918:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800691c:	4607      	mov	r7, r0
 800691e:	460c      	mov	r4, r1
 8006920:	b10a      	cbz	r2, 8006926 <_printf_common+0x26>
 8006922:	3301      	adds	r3, #1
 8006924:	6033      	str	r3, [r6, #0]
 8006926:	6823      	ldr	r3, [r4, #0]
 8006928:	0699      	lsls	r1, r3, #26
 800692a:	bf42      	ittt	mi
 800692c:	6833      	ldrmi	r3, [r6, #0]
 800692e:	3302      	addmi	r3, #2
 8006930:	6033      	strmi	r3, [r6, #0]
 8006932:	6825      	ldr	r5, [r4, #0]
 8006934:	f015 0506 	ands.w	r5, r5, #6
 8006938:	d106      	bne.n	8006948 <_printf_common+0x48>
 800693a:	f104 0a19 	add.w	sl, r4, #25
 800693e:	68e3      	ldr	r3, [r4, #12]
 8006940:	6832      	ldr	r2, [r6, #0]
 8006942:	1a9b      	subs	r3, r3, r2
 8006944:	42ab      	cmp	r3, r5
 8006946:	dc26      	bgt.n	8006996 <_printf_common+0x96>
 8006948:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800694c:	1e13      	subs	r3, r2, #0
 800694e:	6822      	ldr	r2, [r4, #0]
 8006950:	bf18      	it	ne
 8006952:	2301      	movne	r3, #1
 8006954:	0692      	lsls	r2, r2, #26
 8006956:	d42b      	bmi.n	80069b0 <_printf_common+0xb0>
 8006958:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800695c:	4649      	mov	r1, r9
 800695e:	4638      	mov	r0, r7
 8006960:	47c0      	blx	r8
 8006962:	3001      	adds	r0, #1
 8006964:	d01e      	beq.n	80069a4 <_printf_common+0xa4>
 8006966:	6823      	ldr	r3, [r4, #0]
 8006968:	6922      	ldr	r2, [r4, #16]
 800696a:	f003 0306 	and.w	r3, r3, #6
 800696e:	2b04      	cmp	r3, #4
 8006970:	bf02      	ittt	eq
 8006972:	68e5      	ldreq	r5, [r4, #12]
 8006974:	6833      	ldreq	r3, [r6, #0]
 8006976:	1aed      	subeq	r5, r5, r3
 8006978:	68a3      	ldr	r3, [r4, #8]
 800697a:	bf0c      	ite	eq
 800697c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006980:	2500      	movne	r5, #0
 8006982:	4293      	cmp	r3, r2
 8006984:	bfc4      	itt	gt
 8006986:	1a9b      	subgt	r3, r3, r2
 8006988:	18ed      	addgt	r5, r5, r3
 800698a:	2600      	movs	r6, #0
 800698c:	341a      	adds	r4, #26
 800698e:	42b5      	cmp	r5, r6
 8006990:	d11a      	bne.n	80069c8 <_printf_common+0xc8>
 8006992:	2000      	movs	r0, #0
 8006994:	e008      	b.n	80069a8 <_printf_common+0xa8>
 8006996:	2301      	movs	r3, #1
 8006998:	4652      	mov	r2, sl
 800699a:	4649      	mov	r1, r9
 800699c:	4638      	mov	r0, r7
 800699e:	47c0      	blx	r8
 80069a0:	3001      	adds	r0, #1
 80069a2:	d103      	bne.n	80069ac <_printf_common+0xac>
 80069a4:	f04f 30ff 	mov.w	r0, #4294967295
 80069a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069ac:	3501      	adds	r5, #1
 80069ae:	e7c6      	b.n	800693e <_printf_common+0x3e>
 80069b0:	18e1      	adds	r1, r4, r3
 80069b2:	1c5a      	adds	r2, r3, #1
 80069b4:	2030      	movs	r0, #48	; 0x30
 80069b6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80069ba:	4422      	add	r2, r4
 80069bc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80069c0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80069c4:	3302      	adds	r3, #2
 80069c6:	e7c7      	b.n	8006958 <_printf_common+0x58>
 80069c8:	2301      	movs	r3, #1
 80069ca:	4622      	mov	r2, r4
 80069cc:	4649      	mov	r1, r9
 80069ce:	4638      	mov	r0, r7
 80069d0:	47c0      	blx	r8
 80069d2:	3001      	adds	r0, #1
 80069d4:	d0e6      	beq.n	80069a4 <_printf_common+0xa4>
 80069d6:	3601      	adds	r6, #1
 80069d8:	e7d9      	b.n	800698e <_printf_common+0x8e>
	...

080069dc <_printf_i>:
 80069dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80069e0:	7e0f      	ldrb	r7, [r1, #24]
 80069e2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80069e4:	2f78      	cmp	r7, #120	; 0x78
 80069e6:	4691      	mov	r9, r2
 80069e8:	4680      	mov	r8, r0
 80069ea:	460c      	mov	r4, r1
 80069ec:	469a      	mov	sl, r3
 80069ee:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80069f2:	d807      	bhi.n	8006a04 <_printf_i+0x28>
 80069f4:	2f62      	cmp	r7, #98	; 0x62
 80069f6:	d80a      	bhi.n	8006a0e <_printf_i+0x32>
 80069f8:	2f00      	cmp	r7, #0
 80069fa:	f000 80d4 	beq.w	8006ba6 <_printf_i+0x1ca>
 80069fe:	2f58      	cmp	r7, #88	; 0x58
 8006a00:	f000 80c0 	beq.w	8006b84 <_printf_i+0x1a8>
 8006a04:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006a08:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006a0c:	e03a      	b.n	8006a84 <_printf_i+0xa8>
 8006a0e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006a12:	2b15      	cmp	r3, #21
 8006a14:	d8f6      	bhi.n	8006a04 <_printf_i+0x28>
 8006a16:	a101      	add	r1, pc, #4	; (adr r1, 8006a1c <_printf_i+0x40>)
 8006a18:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006a1c:	08006a75 	.word	0x08006a75
 8006a20:	08006a89 	.word	0x08006a89
 8006a24:	08006a05 	.word	0x08006a05
 8006a28:	08006a05 	.word	0x08006a05
 8006a2c:	08006a05 	.word	0x08006a05
 8006a30:	08006a05 	.word	0x08006a05
 8006a34:	08006a89 	.word	0x08006a89
 8006a38:	08006a05 	.word	0x08006a05
 8006a3c:	08006a05 	.word	0x08006a05
 8006a40:	08006a05 	.word	0x08006a05
 8006a44:	08006a05 	.word	0x08006a05
 8006a48:	08006b8d 	.word	0x08006b8d
 8006a4c:	08006ab5 	.word	0x08006ab5
 8006a50:	08006b47 	.word	0x08006b47
 8006a54:	08006a05 	.word	0x08006a05
 8006a58:	08006a05 	.word	0x08006a05
 8006a5c:	08006baf 	.word	0x08006baf
 8006a60:	08006a05 	.word	0x08006a05
 8006a64:	08006ab5 	.word	0x08006ab5
 8006a68:	08006a05 	.word	0x08006a05
 8006a6c:	08006a05 	.word	0x08006a05
 8006a70:	08006b4f 	.word	0x08006b4f
 8006a74:	682b      	ldr	r3, [r5, #0]
 8006a76:	1d1a      	adds	r2, r3, #4
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	602a      	str	r2, [r5, #0]
 8006a7c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006a80:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006a84:	2301      	movs	r3, #1
 8006a86:	e09f      	b.n	8006bc8 <_printf_i+0x1ec>
 8006a88:	6820      	ldr	r0, [r4, #0]
 8006a8a:	682b      	ldr	r3, [r5, #0]
 8006a8c:	0607      	lsls	r7, r0, #24
 8006a8e:	f103 0104 	add.w	r1, r3, #4
 8006a92:	6029      	str	r1, [r5, #0]
 8006a94:	d501      	bpl.n	8006a9a <_printf_i+0xbe>
 8006a96:	681e      	ldr	r6, [r3, #0]
 8006a98:	e003      	b.n	8006aa2 <_printf_i+0xc6>
 8006a9a:	0646      	lsls	r6, r0, #25
 8006a9c:	d5fb      	bpl.n	8006a96 <_printf_i+0xba>
 8006a9e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8006aa2:	2e00      	cmp	r6, #0
 8006aa4:	da03      	bge.n	8006aae <_printf_i+0xd2>
 8006aa6:	232d      	movs	r3, #45	; 0x2d
 8006aa8:	4276      	negs	r6, r6
 8006aaa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006aae:	485a      	ldr	r0, [pc, #360]	; (8006c18 <_printf_i+0x23c>)
 8006ab0:	230a      	movs	r3, #10
 8006ab2:	e012      	b.n	8006ada <_printf_i+0xfe>
 8006ab4:	682b      	ldr	r3, [r5, #0]
 8006ab6:	6820      	ldr	r0, [r4, #0]
 8006ab8:	1d19      	adds	r1, r3, #4
 8006aba:	6029      	str	r1, [r5, #0]
 8006abc:	0605      	lsls	r5, r0, #24
 8006abe:	d501      	bpl.n	8006ac4 <_printf_i+0xe8>
 8006ac0:	681e      	ldr	r6, [r3, #0]
 8006ac2:	e002      	b.n	8006aca <_printf_i+0xee>
 8006ac4:	0641      	lsls	r1, r0, #25
 8006ac6:	d5fb      	bpl.n	8006ac0 <_printf_i+0xe4>
 8006ac8:	881e      	ldrh	r6, [r3, #0]
 8006aca:	4853      	ldr	r0, [pc, #332]	; (8006c18 <_printf_i+0x23c>)
 8006acc:	2f6f      	cmp	r7, #111	; 0x6f
 8006ace:	bf0c      	ite	eq
 8006ad0:	2308      	moveq	r3, #8
 8006ad2:	230a      	movne	r3, #10
 8006ad4:	2100      	movs	r1, #0
 8006ad6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006ada:	6865      	ldr	r5, [r4, #4]
 8006adc:	60a5      	str	r5, [r4, #8]
 8006ade:	2d00      	cmp	r5, #0
 8006ae0:	bfa2      	ittt	ge
 8006ae2:	6821      	ldrge	r1, [r4, #0]
 8006ae4:	f021 0104 	bicge.w	r1, r1, #4
 8006ae8:	6021      	strge	r1, [r4, #0]
 8006aea:	b90e      	cbnz	r6, 8006af0 <_printf_i+0x114>
 8006aec:	2d00      	cmp	r5, #0
 8006aee:	d04b      	beq.n	8006b88 <_printf_i+0x1ac>
 8006af0:	4615      	mov	r5, r2
 8006af2:	fbb6 f1f3 	udiv	r1, r6, r3
 8006af6:	fb03 6711 	mls	r7, r3, r1, r6
 8006afa:	5dc7      	ldrb	r7, [r0, r7]
 8006afc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006b00:	4637      	mov	r7, r6
 8006b02:	42bb      	cmp	r3, r7
 8006b04:	460e      	mov	r6, r1
 8006b06:	d9f4      	bls.n	8006af2 <_printf_i+0x116>
 8006b08:	2b08      	cmp	r3, #8
 8006b0a:	d10b      	bne.n	8006b24 <_printf_i+0x148>
 8006b0c:	6823      	ldr	r3, [r4, #0]
 8006b0e:	07de      	lsls	r6, r3, #31
 8006b10:	d508      	bpl.n	8006b24 <_printf_i+0x148>
 8006b12:	6923      	ldr	r3, [r4, #16]
 8006b14:	6861      	ldr	r1, [r4, #4]
 8006b16:	4299      	cmp	r1, r3
 8006b18:	bfde      	ittt	le
 8006b1a:	2330      	movle	r3, #48	; 0x30
 8006b1c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006b20:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006b24:	1b52      	subs	r2, r2, r5
 8006b26:	6122      	str	r2, [r4, #16]
 8006b28:	f8cd a000 	str.w	sl, [sp]
 8006b2c:	464b      	mov	r3, r9
 8006b2e:	aa03      	add	r2, sp, #12
 8006b30:	4621      	mov	r1, r4
 8006b32:	4640      	mov	r0, r8
 8006b34:	f7ff fee4 	bl	8006900 <_printf_common>
 8006b38:	3001      	adds	r0, #1
 8006b3a:	d14a      	bne.n	8006bd2 <_printf_i+0x1f6>
 8006b3c:	f04f 30ff 	mov.w	r0, #4294967295
 8006b40:	b004      	add	sp, #16
 8006b42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b46:	6823      	ldr	r3, [r4, #0]
 8006b48:	f043 0320 	orr.w	r3, r3, #32
 8006b4c:	6023      	str	r3, [r4, #0]
 8006b4e:	4833      	ldr	r0, [pc, #204]	; (8006c1c <_printf_i+0x240>)
 8006b50:	2778      	movs	r7, #120	; 0x78
 8006b52:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006b56:	6823      	ldr	r3, [r4, #0]
 8006b58:	6829      	ldr	r1, [r5, #0]
 8006b5a:	061f      	lsls	r7, r3, #24
 8006b5c:	f851 6b04 	ldr.w	r6, [r1], #4
 8006b60:	d402      	bmi.n	8006b68 <_printf_i+0x18c>
 8006b62:	065f      	lsls	r7, r3, #25
 8006b64:	bf48      	it	mi
 8006b66:	b2b6      	uxthmi	r6, r6
 8006b68:	07df      	lsls	r7, r3, #31
 8006b6a:	bf48      	it	mi
 8006b6c:	f043 0320 	orrmi.w	r3, r3, #32
 8006b70:	6029      	str	r1, [r5, #0]
 8006b72:	bf48      	it	mi
 8006b74:	6023      	strmi	r3, [r4, #0]
 8006b76:	b91e      	cbnz	r6, 8006b80 <_printf_i+0x1a4>
 8006b78:	6823      	ldr	r3, [r4, #0]
 8006b7a:	f023 0320 	bic.w	r3, r3, #32
 8006b7e:	6023      	str	r3, [r4, #0]
 8006b80:	2310      	movs	r3, #16
 8006b82:	e7a7      	b.n	8006ad4 <_printf_i+0xf8>
 8006b84:	4824      	ldr	r0, [pc, #144]	; (8006c18 <_printf_i+0x23c>)
 8006b86:	e7e4      	b.n	8006b52 <_printf_i+0x176>
 8006b88:	4615      	mov	r5, r2
 8006b8a:	e7bd      	b.n	8006b08 <_printf_i+0x12c>
 8006b8c:	682b      	ldr	r3, [r5, #0]
 8006b8e:	6826      	ldr	r6, [r4, #0]
 8006b90:	6961      	ldr	r1, [r4, #20]
 8006b92:	1d18      	adds	r0, r3, #4
 8006b94:	6028      	str	r0, [r5, #0]
 8006b96:	0635      	lsls	r5, r6, #24
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	d501      	bpl.n	8006ba0 <_printf_i+0x1c4>
 8006b9c:	6019      	str	r1, [r3, #0]
 8006b9e:	e002      	b.n	8006ba6 <_printf_i+0x1ca>
 8006ba0:	0670      	lsls	r0, r6, #25
 8006ba2:	d5fb      	bpl.n	8006b9c <_printf_i+0x1c0>
 8006ba4:	8019      	strh	r1, [r3, #0]
 8006ba6:	2300      	movs	r3, #0
 8006ba8:	6123      	str	r3, [r4, #16]
 8006baa:	4615      	mov	r5, r2
 8006bac:	e7bc      	b.n	8006b28 <_printf_i+0x14c>
 8006bae:	682b      	ldr	r3, [r5, #0]
 8006bb0:	1d1a      	adds	r2, r3, #4
 8006bb2:	602a      	str	r2, [r5, #0]
 8006bb4:	681d      	ldr	r5, [r3, #0]
 8006bb6:	6862      	ldr	r2, [r4, #4]
 8006bb8:	2100      	movs	r1, #0
 8006bba:	4628      	mov	r0, r5
 8006bbc:	f7f9 fb20 	bl	8000200 <memchr>
 8006bc0:	b108      	cbz	r0, 8006bc6 <_printf_i+0x1ea>
 8006bc2:	1b40      	subs	r0, r0, r5
 8006bc4:	6060      	str	r0, [r4, #4]
 8006bc6:	6863      	ldr	r3, [r4, #4]
 8006bc8:	6123      	str	r3, [r4, #16]
 8006bca:	2300      	movs	r3, #0
 8006bcc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006bd0:	e7aa      	b.n	8006b28 <_printf_i+0x14c>
 8006bd2:	6923      	ldr	r3, [r4, #16]
 8006bd4:	462a      	mov	r2, r5
 8006bd6:	4649      	mov	r1, r9
 8006bd8:	4640      	mov	r0, r8
 8006bda:	47d0      	blx	sl
 8006bdc:	3001      	adds	r0, #1
 8006bde:	d0ad      	beq.n	8006b3c <_printf_i+0x160>
 8006be0:	6823      	ldr	r3, [r4, #0]
 8006be2:	079b      	lsls	r3, r3, #30
 8006be4:	d413      	bmi.n	8006c0e <_printf_i+0x232>
 8006be6:	68e0      	ldr	r0, [r4, #12]
 8006be8:	9b03      	ldr	r3, [sp, #12]
 8006bea:	4298      	cmp	r0, r3
 8006bec:	bfb8      	it	lt
 8006bee:	4618      	movlt	r0, r3
 8006bf0:	e7a6      	b.n	8006b40 <_printf_i+0x164>
 8006bf2:	2301      	movs	r3, #1
 8006bf4:	4632      	mov	r2, r6
 8006bf6:	4649      	mov	r1, r9
 8006bf8:	4640      	mov	r0, r8
 8006bfa:	47d0      	blx	sl
 8006bfc:	3001      	adds	r0, #1
 8006bfe:	d09d      	beq.n	8006b3c <_printf_i+0x160>
 8006c00:	3501      	adds	r5, #1
 8006c02:	68e3      	ldr	r3, [r4, #12]
 8006c04:	9903      	ldr	r1, [sp, #12]
 8006c06:	1a5b      	subs	r3, r3, r1
 8006c08:	42ab      	cmp	r3, r5
 8006c0a:	dcf2      	bgt.n	8006bf2 <_printf_i+0x216>
 8006c0c:	e7eb      	b.n	8006be6 <_printf_i+0x20a>
 8006c0e:	2500      	movs	r5, #0
 8006c10:	f104 0619 	add.w	r6, r4, #25
 8006c14:	e7f5      	b.n	8006c02 <_printf_i+0x226>
 8006c16:	bf00      	nop
 8006c18:	0800cc3c 	.word	0x0800cc3c
 8006c1c:	0800cc4d 	.word	0x0800cc4d

08006c20 <_scanf_float>:
 8006c20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c24:	b087      	sub	sp, #28
 8006c26:	4617      	mov	r7, r2
 8006c28:	9303      	str	r3, [sp, #12]
 8006c2a:	688b      	ldr	r3, [r1, #8]
 8006c2c:	1e5a      	subs	r2, r3, #1
 8006c2e:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8006c32:	bf83      	ittte	hi
 8006c34:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8006c38:	195b      	addhi	r3, r3, r5
 8006c3a:	9302      	strhi	r3, [sp, #8]
 8006c3c:	2300      	movls	r3, #0
 8006c3e:	bf86      	itte	hi
 8006c40:	f240 135d 	movwhi	r3, #349	; 0x15d
 8006c44:	608b      	strhi	r3, [r1, #8]
 8006c46:	9302      	strls	r3, [sp, #8]
 8006c48:	680b      	ldr	r3, [r1, #0]
 8006c4a:	468b      	mov	fp, r1
 8006c4c:	2500      	movs	r5, #0
 8006c4e:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8006c52:	f84b 3b1c 	str.w	r3, [fp], #28
 8006c56:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8006c5a:	4680      	mov	r8, r0
 8006c5c:	460c      	mov	r4, r1
 8006c5e:	465e      	mov	r6, fp
 8006c60:	46aa      	mov	sl, r5
 8006c62:	46a9      	mov	r9, r5
 8006c64:	9501      	str	r5, [sp, #4]
 8006c66:	68a2      	ldr	r2, [r4, #8]
 8006c68:	b152      	cbz	r2, 8006c80 <_scanf_float+0x60>
 8006c6a:	683b      	ldr	r3, [r7, #0]
 8006c6c:	781b      	ldrb	r3, [r3, #0]
 8006c6e:	2b4e      	cmp	r3, #78	; 0x4e
 8006c70:	d864      	bhi.n	8006d3c <_scanf_float+0x11c>
 8006c72:	2b40      	cmp	r3, #64	; 0x40
 8006c74:	d83c      	bhi.n	8006cf0 <_scanf_float+0xd0>
 8006c76:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8006c7a:	b2c8      	uxtb	r0, r1
 8006c7c:	280e      	cmp	r0, #14
 8006c7e:	d93a      	bls.n	8006cf6 <_scanf_float+0xd6>
 8006c80:	f1b9 0f00 	cmp.w	r9, #0
 8006c84:	d003      	beq.n	8006c8e <_scanf_float+0x6e>
 8006c86:	6823      	ldr	r3, [r4, #0]
 8006c88:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006c8c:	6023      	str	r3, [r4, #0]
 8006c8e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006c92:	f1ba 0f01 	cmp.w	sl, #1
 8006c96:	f200 8113 	bhi.w	8006ec0 <_scanf_float+0x2a0>
 8006c9a:	455e      	cmp	r6, fp
 8006c9c:	f200 8105 	bhi.w	8006eaa <_scanf_float+0x28a>
 8006ca0:	2501      	movs	r5, #1
 8006ca2:	4628      	mov	r0, r5
 8006ca4:	b007      	add	sp, #28
 8006ca6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006caa:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8006cae:	2a0d      	cmp	r2, #13
 8006cb0:	d8e6      	bhi.n	8006c80 <_scanf_float+0x60>
 8006cb2:	a101      	add	r1, pc, #4	; (adr r1, 8006cb8 <_scanf_float+0x98>)
 8006cb4:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006cb8:	08006df7 	.word	0x08006df7
 8006cbc:	08006c81 	.word	0x08006c81
 8006cc0:	08006c81 	.word	0x08006c81
 8006cc4:	08006c81 	.word	0x08006c81
 8006cc8:	08006e57 	.word	0x08006e57
 8006ccc:	08006e2f 	.word	0x08006e2f
 8006cd0:	08006c81 	.word	0x08006c81
 8006cd4:	08006c81 	.word	0x08006c81
 8006cd8:	08006e05 	.word	0x08006e05
 8006cdc:	08006c81 	.word	0x08006c81
 8006ce0:	08006c81 	.word	0x08006c81
 8006ce4:	08006c81 	.word	0x08006c81
 8006ce8:	08006c81 	.word	0x08006c81
 8006cec:	08006dbd 	.word	0x08006dbd
 8006cf0:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8006cf4:	e7db      	b.n	8006cae <_scanf_float+0x8e>
 8006cf6:	290e      	cmp	r1, #14
 8006cf8:	d8c2      	bhi.n	8006c80 <_scanf_float+0x60>
 8006cfa:	a001      	add	r0, pc, #4	; (adr r0, 8006d00 <_scanf_float+0xe0>)
 8006cfc:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006d00:	08006daf 	.word	0x08006daf
 8006d04:	08006c81 	.word	0x08006c81
 8006d08:	08006daf 	.word	0x08006daf
 8006d0c:	08006e43 	.word	0x08006e43
 8006d10:	08006c81 	.word	0x08006c81
 8006d14:	08006d5d 	.word	0x08006d5d
 8006d18:	08006d99 	.word	0x08006d99
 8006d1c:	08006d99 	.word	0x08006d99
 8006d20:	08006d99 	.word	0x08006d99
 8006d24:	08006d99 	.word	0x08006d99
 8006d28:	08006d99 	.word	0x08006d99
 8006d2c:	08006d99 	.word	0x08006d99
 8006d30:	08006d99 	.word	0x08006d99
 8006d34:	08006d99 	.word	0x08006d99
 8006d38:	08006d99 	.word	0x08006d99
 8006d3c:	2b6e      	cmp	r3, #110	; 0x6e
 8006d3e:	d809      	bhi.n	8006d54 <_scanf_float+0x134>
 8006d40:	2b60      	cmp	r3, #96	; 0x60
 8006d42:	d8b2      	bhi.n	8006caa <_scanf_float+0x8a>
 8006d44:	2b54      	cmp	r3, #84	; 0x54
 8006d46:	d077      	beq.n	8006e38 <_scanf_float+0x218>
 8006d48:	2b59      	cmp	r3, #89	; 0x59
 8006d4a:	d199      	bne.n	8006c80 <_scanf_float+0x60>
 8006d4c:	2d07      	cmp	r5, #7
 8006d4e:	d197      	bne.n	8006c80 <_scanf_float+0x60>
 8006d50:	2508      	movs	r5, #8
 8006d52:	e029      	b.n	8006da8 <_scanf_float+0x188>
 8006d54:	2b74      	cmp	r3, #116	; 0x74
 8006d56:	d06f      	beq.n	8006e38 <_scanf_float+0x218>
 8006d58:	2b79      	cmp	r3, #121	; 0x79
 8006d5a:	e7f6      	b.n	8006d4a <_scanf_float+0x12a>
 8006d5c:	6821      	ldr	r1, [r4, #0]
 8006d5e:	05c8      	lsls	r0, r1, #23
 8006d60:	d51a      	bpl.n	8006d98 <_scanf_float+0x178>
 8006d62:	9b02      	ldr	r3, [sp, #8]
 8006d64:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8006d68:	6021      	str	r1, [r4, #0]
 8006d6a:	f109 0901 	add.w	r9, r9, #1
 8006d6e:	b11b      	cbz	r3, 8006d78 <_scanf_float+0x158>
 8006d70:	3b01      	subs	r3, #1
 8006d72:	3201      	adds	r2, #1
 8006d74:	9302      	str	r3, [sp, #8]
 8006d76:	60a2      	str	r2, [r4, #8]
 8006d78:	68a3      	ldr	r3, [r4, #8]
 8006d7a:	3b01      	subs	r3, #1
 8006d7c:	60a3      	str	r3, [r4, #8]
 8006d7e:	6923      	ldr	r3, [r4, #16]
 8006d80:	3301      	adds	r3, #1
 8006d82:	6123      	str	r3, [r4, #16]
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	3b01      	subs	r3, #1
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	607b      	str	r3, [r7, #4]
 8006d8c:	f340 8084 	ble.w	8006e98 <_scanf_float+0x278>
 8006d90:	683b      	ldr	r3, [r7, #0]
 8006d92:	3301      	adds	r3, #1
 8006d94:	603b      	str	r3, [r7, #0]
 8006d96:	e766      	b.n	8006c66 <_scanf_float+0x46>
 8006d98:	eb1a 0f05 	cmn.w	sl, r5
 8006d9c:	f47f af70 	bne.w	8006c80 <_scanf_float+0x60>
 8006da0:	6822      	ldr	r2, [r4, #0]
 8006da2:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8006da6:	6022      	str	r2, [r4, #0]
 8006da8:	f806 3b01 	strb.w	r3, [r6], #1
 8006dac:	e7e4      	b.n	8006d78 <_scanf_float+0x158>
 8006dae:	6822      	ldr	r2, [r4, #0]
 8006db0:	0610      	lsls	r0, r2, #24
 8006db2:	f57f af65 	bpl.w	8006c80 <_scanf_float+0x60>
 8006db6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006dba:	e7f4      	b.n	8006da6 <_scanf_float+0x186>
 8006dbc:	f1ba 0f00 	cmp.w	sl, #0
 8006dc0:	d10e      	bne.n	8006de0 <_scanf_float+0x1c0>
 8006dc2:	f1b9 0f00 	cmp.w	r9, #0
 8006dc6:	d10e      	bne.n	8006de6 <_scanf_float+0x1c6>
 8006dc8:	6822      	ldr	r2, [r4, #0]
 8006dca:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006dce:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006dd2:	d108      	bne.n	8006de6 <_scanf_float+0x1c6>
 8006dd4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006dd8:	6022      	str	r2, [r4, #0]
 8006dda:	f04f 0a01 	mov.w	sl, #1
 8006dde:	e7e3      	b.n	8006da8 <_scanf_float+0x188>
 8006de0:	f1ba 0f02 	cmp.w	sl, #2
 8006de4:	d055      	beq.n	8006e92 <_scanf_float+0x272>
 8006de6:	2d01      	cmp	r5, #1
 8006de8:	d002      	beq.n	8006df0 <_scanf_float+0x1d0>
 8006dea:	2d04      	cmp	r5, #4
 8006dec:	f47f af48 	bne.w	8006c80 <_scanf_float+0x60>
 8006df0:	3501      	adds	r5, #1
 8006df2:	b2ed      	uxtb	r5, r5
 8006df4:	e7d8      	b.n	8006da8 <_scanf_float+0x188>
 8006df6:	f1ba 0f01 	cmp.w	sl, #1
 8006dfa:	f47f af41 	bne.w	8006c80 <_scanf_float+0x60>
 8006dfe:	f04f 0a02 	mov.w	sl, #2
 8006e02:	e7d1      	b.n	8006da8 <_scanf_float+0x188>
 8006e04:	b97d      	cbnz	r5, 8006e26 <_scanf_float+0x206>
 8006e06:	f1b9 0f00 	cmp.w	r9, #0
 8006e0a:	f47f af3c 	bne.w	8006c86 <_scanf_float+0x66>
 8006e0e:	6822      	ldr	r2, [r4, #0]
 8006e10:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006e14:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006e18:	f47f af39 	bne.w	8006c8e <_scanf_float+0x6e>
 8006e1c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006e20:	6022      	str	r2, [r4, #0]
 8006e22:	2501      	movs	r5, #1
 8006e24:	e7c0      	b.n	8006da8 <_scanf_float+0x188>
 8006e26:	2d03      	cmp	r5, #3
 8006e28:	d0e2      	beq.n	8006df0 <_scanf_float+0x1d0>
 8006e2a:	2d05      	cmp	r5, #5
 8006e2c:	e7de      	b.n	8006dec <_scanf_float+0x1cc>
 8006e2e:	2d02      	cmp	r5, #2
 8006e30:	f47f af26 	bne.w	8006c80 <_scanf_float+0x60>
 8006e34:	2503      	movs	r5, #3
 8006e36:	e7b7      	b.n	8006da8 <_scanf_float+0x188>
 8006e38:	2d06      	cmp	r5, #6
 8006e3a:	f47f af21 	bne.w	8006c80 <_scanf_float+0x60>
 8006e3e:	2507      	movs	r5, #7
 8006e40:	e7b2      	b.n	8006da8 <_scanf_float+0x188>
 8006e42:	6822      	ldr	r2, [r4, #0]
 8006e44:	0591      	lsls	r1, r2, #22
 8006e46:	f57f af1b 	bpl.w	8006c80 <_scanf_float+0x60>
 8006e4a:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8006e4e:	6022      	str	r2, [r4, #0]
 8006e50:	f8cd 9004 	str.w	r9, [sp, #4]
 8006e54:	e7a8      	b.n	8006da8 <_scanf_float+0x188>
 8006e56:	6822      	ldr	r2, [r4, #0]
 8006e58:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8006e5c:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8006e60:	d006      	beq.n	8006e70 <_scanf_float+0x250>
 8006e62:	0550      	lsls	r0, r2, #21
 8006e64:	f57f af0c 	bpl.w	8006c80 <_scanf_float+0x60>
 8006e68:	f1b9 0f00 	cmp.w	r9, #0
 8006e6c:	f43f af0f 	beq.w	8006c8e <_scanf_float+0x6e>
 8006e70:	0591      	lsls	r1, r2, #22
 8006e72:	bf58      	it	pl
 8006e74:	9901      	ldrpl	r1, [sp, #4]
 8006e76:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006e7a:	bf58      	it	pl
 8006e7c:	eba9 0101 	subpl.w	r1, r9, r1
 8006e80:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8006e84:	bf58      	it	pl
 8006e86:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006e8a:	6022      	str	r2, [r4, #0]
 8006e8c:	f04f 0900 	mov.w	r9, #0
 8006e90:	e78a      	b.n	8006da8 <_scanf_float+0x188>
 8006e92:	f04f 0a03 	mov.w	sl, #3
 8006e96:	e787      	b.n	8006da8 <_scanf_float+0x188>
 8006e98:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8006e9c:	4639      	mov	r1, r7
 8006e9e:	4640      	mov	r0, r8
 8006ea0:	4798      	blx	r3
 8006ea2:	2800      	cmp	r0, #0
 8006ea4:	f43f aedf 	beq.w	8006c66 <_scanf_float+0x46>
 8006ea8:	e6ea      	b.n	8006c80 <_scanf_float+0x60>
 8006eaa:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006eae:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006eb2:	463a      	mov	r2, r7
 8006eb4:	4640      	mov	r0, r8
 8006eb6:	4798      	blx	r3
 8006eb8:	6923      	ldr	r3, [r4, #16]
 8006eba:	3b01      	subs	r3, #1
 8006ebc:	6123      	str	r3, [r4, #16]
 8006ebe:	e6ec      	b.n	8006c9a <_scanf_float+0x7a>
 8006ec0:	1e6b      	subs	r3, r5, #1
 8006ec2:	2b06      	cmp	r3, #6
 8006ec4:	d825      	bhi.n	8006f12 <_scanf_float+0x2f2>
 8006ec6:	2d02      	cmp	r5, #2
 8006ec8:	d836      	bhi.n	8006f38 <_scanf_float+0x318>
 8006eca:	455e      	cmp	r6, fp
 8006ecc:	f67f aee8 	bls.w	8006ca0 <_scanf_float+0x80>
 8006ed0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006ed4:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006ed8:	463a      	mov	r2, r7
 8006eda:	4640      	mov	r0, r8
 8006edc:	4798      	blx	r3
 8006ede:	6923      	ldr	r3, [r4, #16]
 8006ee0:	3b01      	subs	r3, #1
 8006ee2:	6123      	str	r3, [r4, #16]
 8006ee4:	e7f1      	b.n	8006eca <_scanf_float+0x2aa>
 8006ee6:	9802      	ldr	r0, [sp, #8]
 8006ee8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006eec:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8006ef0:	9002      	str	r0, [sp, #8]
 8006ef2:	463a      	mov	r2, r7
 8006ef4:	4640      	mov	r0, r8
 8006ef6:	4798      	blx	r3
 8006ef8:	6923      	ldr	r3, [r4, #16]
 8006efa:	3b01      	subs	r3, #1
 8006efc:	6123      	str	r3, [r4, #16]
 8006efe:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006f02:	fa5f fa8a 	uxtb.w	sl, sl
 8006f06:	f1ba 0f02 	cmp.w	sl, #2
 8006f0a:	d1ec      	bne.n	8006ee6 <_scanf_float+0x2c6>
 8006f0c:	3d03      	subs	r5, #3
 8006f0e:	b2ed      	uxtb	r5, r5
 8006f10:	1b76      	subs	r6, r6, r5
 8006f12:	6823      	ldr	r3, [r4, #0]
 8006f14:	05da      	lsls	r2, r3, #23
 8006f16:	d52f      	bpl.n	8006f78 <_scanf_float+0x358>
 8006f18:	055b      	lsls	r3, r3, #21
 8006f1a:	d510      	bpl.n	8006f3e <_scanf_float+0x31e>
 8006f1c:	455e      	cmp	r6, fp
 8006f1e:	f67f aebf 	bls.w	8006ca0 <_scanf_float+0x80>
 8006f22:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006f26:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006f2a:	463a      	mov	r2, r7
 8006f2c:	4640      	mov	r0, r8
 8006f2e:	4798      	blx	r3
 8006f30:	6923      	ldr	r3, [r4, #16]
 8006f32:	3b01      	subs	r3, #1
 8006f34:	6123      	str	r3, [r4, #16]
 8006f36:	e7f1      	b.n	8006f1c <_scanf_float+0x2fc>
 8006f38:	46aa      	mov	sl, r5
 8006f3a:	9602      	str	r6, [sp, #8]
 8006f3c:	e7df      	b.n	8006efe <_scanf_float+0x2de>
 8006f3e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8006f42:	6923      	ldr	r3, [r4, #16]
 8006f44:	2965      	cmp	r1, #101	; 0x65
 8006f46:	f103 33ff 	add.w	r3, r3, #4294967295
 8006f4a:	f106 35ff 	add.w	r5, r6, #4294967295
 8006f4e:	6123      	str	r3, [r4, #16]
 8006f50:	d00c      	beq.n	8006f6c <_scanf_float+0x34c>
 8006f52:	2945      	cmp	r1, #69	; 0x45
 8006f54:	d00a      	beq.n	8006f6c <_scanf_float+0x34c>
 8006f56:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006f5a:	463a      	mov	r2, r7
 8006f5c:	4640      	mov	r0, r8
 8006f5e:	4798      	blx	r3
 8006f60:	6923      	ldr	r3, [r4, #16]
 8006f62:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006f66:	3b01      	subs	r3, #1
 8006f68:	1eb5      	subs	r5, r6, #2
 8006f6a:	6123      	str	r3, [r4, #16]
 8006f6c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006f70:	463a      	mov	r2, r7
 8006f72:	4640      	mov	r0, r8
 8006f74:	4798      	blx	r3
 8006f76:	462e      	mov	r6, r5
 8006f78:	6825      	ldr	r5, [r4, #0]
 8006f7a:	f015 0510 	ands.w	r5, r5, #16
 8006f7e:	d158      	bne.n	8007032 <_scanf_float+0x412>
 8006f80:	7035      	strb	r5, [r6, #0]
 8006f82:	6823      	ldr	r3, [r4, #0]
 8006f84:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006f88:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006f8c:	d11c      	bne.n	8006fc8 <_scanf_float+0x3a8>
 8006f8e:	9b01      	ldr	r3, [sp, #4]
 8006f90:	454b      	cmp	r3, r9
 8006f92:	eba3 0209 	sub.w	r2, r3, r9
 8006f96:	d124      	bne.n	8006fe2 <_scanf_float+0x3c2>
 8006f98:	2200      	movs	r2, #0
 8006f9a:	4659      	mov	r1, fp
 8006f9c:	4640      	mov	r0, r8
 8006f9e:	f002 fc67 	bl	8009870 <_strtod_r>
 8006fa2:	9b03      	ldr	r3, [sp, #12]
 8006fa4:	6821      	ldr	r1, [r4, #0]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	f011 0f02 	tst.w	r1, #2
 8006fac:	ec57 6b10 	vmov	r6, r7, d0
 8006fb0:	f103 0204 	add.w	r2, r3, #4
 8006fb4:	d020      	beq.n	8006ff8 <_scanf_float+0x3d8>
 8006fb6:	9903      	ldr	r1, [sp, #12]
 8006fb8:	600a      	str	r2, [r1, #0]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	e9c3 6700 	strd	r6, r7, [r3]
 8006fc0:	68e3      	ldr	r3, [r4, #12]
 8006fc2:	3301      	adds	r3, #1
 8006fc4:	60e3      	str	r3, [r4, #12]
 8006fc6:	e66c      	b.n	8006ca2 <_scanf_float+0x82>
 8006fc8:	9b04      	ldr	r3, [sp, #16]
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d0e4      	beq.n	8006f98 <_scanf_float+0x378>
 8006fce:	9905      	ldr	r1, [sp, #20]
 8006fd0:	230a      	movs	r3, #10
 8006fd2:	462a      	mov	r2, r5
 8006fd4:	3101      	adds	r1, #1
 8006fd6:	4640      	mov	r0, r8
 8006fd8:	f002 fcd2 	bl	8009980 <_strtol_r>
 8006fdc:	9b04      	ldr	r3, [sp, #16]
 8006fde:	9e05      	ldr	r6, [sp, #20]
 8006fe0:	1ac2      	subs	r2, r0, r3
 8006fe2:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8006fe6:	429e      	cmp	r6, r3
 8006fe8:	bf28      	it	cs
 8006fea:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8006fee:	4912      	ldr	r1, [pc, #72]	; (8007038 <_scanf_float+0x418>)
 8006ff0:	4630      	mov	r0, r6
 8006ff2:	f000 f8e7 	bl	80071c4 <siprintf>
 8006ff6:	e7cf      	b.n	8006f98 <_scanf_float+0x378>
 8006ff8:	f011 0f04 	tst.w	r1, #4
 8006ffc:	9903      	ldr	r1, [sp, #12]
 8006ffe:	600a      	str	r2, [r1, #0]
 8007000:	d1db      	bne.n	8006fba <_scanf_float+0x39a>
 8007002:	f8d3 8000 	ldr.w	r8, [r3]
 8007006:	ee10 2a10 	vmov	r2, s0
 800700a:	ee10 0a10 	vmov	r0, s0
 800700e:	463b      	mov	r3, r7
 8007010:	4639      	mov	r1, r7
 8007012:	f7f9 fda3 	bl	8000b5c <__aeabi_dcmpun>
 8007016:	b128      	cbz	r0, 8007024 <_scanf_float+0x404>
 8007018:	4808      	ldr	r0, [pc, #32]	; (800703c <_scanf_float+0x41c>)
 800701a:	f000 f9ed 	bl	80073f8 <nanf>
 800701e:	ed88 0a00 	vstr	s0, [r8]
 8007022:	e7cd      	b.n	8006fc0 <_scanf_float+0x3a0>
 8007024:	4630      	mov	r0, r6
 8007026:	4639      	mov	r1, r7
 8007028:	f7f9 fdf6 	bl	8000c18 <__aeabi_d2f>
 800702c:	f8c8 0000 	str.w	r0, [r8]
 8007030:	e7c6      	b.n	8006fc0 <_scanf_float+0x3a0>
 8007032:	2500      	movs	r5, #0
 8007034:	e635      	b.n	8006ca2 <_scanf_float+0x82>
 8007036:	bf00      	nop
 8007038:	0800cc5e 	.word	0x0800cc5e
 800703c:	0800d010 	.word	0x0800d010

08007040 <std>:
 8007040:	2300      	movs	r3, #0
 8007042:	b510      	push	{r4, lr}
 8007044:	4604      	mov	r4, r0
 8007046:	e9c0 3300 	strd	r3, r3, [r0]
 800704a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800704e:	6083      	str	r3, [r0, #8]
 8007050:	8181      	strh	r1, [r0, #12]
 8007052:	6643      	str	r3, [r0, #100]	; 0x64
 8007054:	81c2      	strh	r2, [r0, #14]
 8007056:	6183      	str	r3, [r0, #24]
 8007058:	4619      	mov	r1, r3
 800705a:	2208      	movs	r2, #8
 800705c:	305c      	adds	r0, #92	; 0x5c
 800705e:	f000 f942 	bl	80072e6 <memset>
 8007062:	4b0d      	ldr	r3, [pc, #52]	; (8007098 <std+0x58>)
 8007064:	6263      	str	r3, [r4, #36]	; 0x24
 8007066:	4b0d      	ldr	r3, [pc, #52]	; (800709c <std+0x5c>)
 8007068:	62a3      	str	r3, [r4, #40]	; 0x28
 800706a:	4b0d      	ldr	r3, [pc, #52]	; (80070a0 <std+0x60>)
 800706c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800706e:	4b0d      	ldr	r3, [pc, #52]	; (80070a4 <std+0x64>)
 8007070:	6323      	str	r3, [r4, #48]	; 0x30
 8007072:	4b0d      	ldr	r3, [pc, #52]	; (80070a8 <std+0x68>)
 8007074:	6224      	str	r4, [r4, #32]
 8007076:	429c      	cmp	r4, r3
 8007078:	d006      	beq.n	8007088 <std+0x48>
 800707a:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800707e:	4294      	cmp	r4, r2
 8007080:	d002      	beq.n	8007088 <std+0x48>
 8007082:	33d0      	adds	r3, #208	; 0xd0
 8007084:	429c      	cmp	r4, r3
 8007086:	d105      	bne.n	8007094 <std+0x54>
 8007088:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800708c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007090:	f000 b9a6 	b.w	80073e0 <__retarget_lock_init_recursive>
 8007094:	bd10      	pop	{r4, pc}
 8007096:	bf00      	nop
 8007098:	0800725d 	.word	0x0800725d
 800709c:	08007283 	.word	0x08007283
 80070a0:	080072bb 	.word	0x080072bb
 80070a4:	080072df 	.word	0x080072df
 80070a8:	20000510 	.word	0x20000510

080070ac <stdio_exit_handler>:
 80070ac:	4a02      	ldr	r2, [pc, #8]	; (80070b8 <stdio_exit_handler+0xc>)
 80070ae:	4903      	ldr	r1, [pc, #12]	; (80070bc <stdio_exit_handler+0x10>)
 80070b0:	4803      	ldr	r0, [pc, #12]	; (80070c0 <stdio_exit_handler+0x14>)
 80070b2:	f000 b869 	b.w	8007188 <_fwalk_sglue>
 80070b6:	bf00      	nop
 80070b8:	2000000c 	.word	0x2000000c
 80070bc:	0800a381 	.word	0x0800a381
 80070c0:	20000018 	.word	0x20000018

080070c4 <cleanup_stdio>:
 80070c4:	6841      	ldr	r1, [r0, #4]
 80070c6:	4b0c      	ldr	r3, [pc, #48]	; (80070f8 <cleanup_stdio+0x34>)
 80070c8:	4299      	cmp	r1, r3
 80070ca:	b510      	push	{r4, lr}
 80070cc:	4604      	mov	r4, r0
 80070ce:	d001      	beq.n	80070d4 <cleanup_stdio+0x10>
 80070d0:	f003 f956 	bl	800a380 <_fflush_r>
 80070d4:	68a1      	ldr	r1, [r4, #8]
 80070d6:	4b09      	ldr	r3, [pc, #36]	; (80070fc <cleanup_stdio+0x38>)
 80070d8:	4299      	cmp	r1, r3
 80070da:	d002      	beq.n	80070e2 <cleanup_stdio+0x1e>
 80070dc:	4620      	mov	r0, r4
 80070de:	f003 f94f 	bl	800a380 <_fflush_r>
 80070e2:	68e1      	ldr	r1, [r4, #12]
 80070e4:	4b06      	ldr	r3, [pc, #24]	; (8007100 <cleanup_stdio+0x3c>)
 80070e6:	4299      	cmp	r1, r3
 80070e8:	d004      	beq.n	80070f4 <cleanup_stdio+0x30>
 80070ea:	4620      	mov	r0, r4
 80070ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80070f0:	f003 b946 	b.w	800a380 <_fflush_r>
 80070f4:	bd10      	pop	{r4, pc}
 80070f6:	bf00      	nop
 80070f8:	20000510 	.word	0x20000510
 80070fc:	20000578 	.word	0x20000578
 8007100:	200005e0 	.word	0x200005e0

08007104 <global_stdio_init.part.0>:
 8007104:	b510      	push	{r4, lr}
 8007106:	4b0b      	ldr	r3, [pc, #44]	; (8007134 <global_stdio_init.part.0+0x30>)
 8007108:	4c0b      	ldr	r4, [pc, #44]	; (8007138 <global_stdio_init.part.0+0x34>)
 800710a:	4a0c      	ldr	r2, [pc, #48]	; (800713c <global_stdio_init.part.0+0x38>)
 800710c:	601a      	str	r2, [r3, #0]
 800710e:	4620      	mov	r0, r4
 8007110:	2200      	movs	r2, #0
 8007112:	2104      	movs	r1, #4
 8007114:	f7ff ff94 	bl	8007040 <std>
 8007118:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800711c:	2201      	movs	r2, #1
 800711e:	2109      	movs	r1, #9
 8007120:	f7ff ff8e 	bl	8007040 <std>
 8007124:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8007128:	2202      	movs	r2, #2
 800712a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800712e:	2112      	movs	r1, #18
 8007130:	f7ff bf86 	b.w	8007040 <std>
 8007134:	20000648 	.word	0x20000648
 8007138:	20000510 	.word	0x20000510
 800713c:	080070ad 	.word	0x080070ad

08007140 <__sfp_lock_acquire>:
 8007140:	4801      	ldr	r0, [pc, #4]	; (8007148 <__sfp_lock_acquire+0x8>)
 8007142:	f000 b94e 	b.w	80073e2 <__retarget_lock_acquire_recursive>
 8007146:	bf00      	nop
 8007148:	20000651 	.word	0x20000651

0800714c <__sfp_lock_release>:
 800714c:	4801      	ldr	r0, [pc, #4]	; (8007154 <__sfp_lock_release+0x8>)
 800714e:	f000 b949 	b.w	80073e4 <__retarget_lock_release_recursive>
 8007152:	bf00      	nop
 8007154:	20000651 	.word	0x20000651

08007158 <__sinit>:
 8007158:	b510      	push	{r4, lr}
 800715a:	4604      	mov	r4, r0
 800715c:	f7ff fff0 	bl	8007140 <__sfp_lock_acquire>
 8007160:	6a23      	ldr	r3, [r4, #32]
 8007162:	b11b      	cbz	r3, 800716c <__sinit+0x14>
 8007164:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007168:	f7ff bff0 	b.w	800714c <__sfp_lock_release>
 800716c:	4b04      	ldr	r3, [pc, #16]	; (8007180 <__sinit+0x28>)
 800716e:	6223      	str	r3, [r4, #32]
 8007170:	4b04      	ldr	r3, [pc, #16]	; (8007184 <__sinit+0x2c>)
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	2b00      	cmp	r3, #0
 8007176:	d1f5      	bne.n	8007164 <__sinit+0xc>
 8007178:	f7ff ffc4 	bl	8007104 <global_stdio_init.part.0>
 800717c:	e7f2      	b.n	8007164 <__sinit+0xc>
 800717e:	bf00      	nop
 8007180:	080070c5 	.word	0x080070c5
 8007184:	20000648 	.word	0x20000648

08007188 <_fwalk_sglue>:
 8007188:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800718c:	4607      	mov	r7, r0
 800718e:	4688      	mov	r8, r1
 8007190:	4614      	mov	r4, r2
 8007192:	2600      	movs	r6, #0
 8007194:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007198:	f1b9 0901 	subs.w	r9, r9, #1
 800719c:	d505      	bpl.n	80071aa <_fwalk_sglue+0x22>
 800719e:	6824      	ldr	r4, [r4, #0]
 80071a0:	2c00      	cmp	r4, #0
 80071a2:	d1f7      	bne.n	8007194 <_fwalk_sglue+0xc>
 80071a4:	4630      	mov	r0, r6
 80071a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80071aa:	89ab      	ldrh	r3, [r5, #12]
 80071ac:	2b01      	cmp	r3, #1
 80071ae:	d907      	bls.n	80071c0 <_fwalk_sglue+0x38>
 80071b0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80071b4:	3301      	adds	r3, #1
 80071b6:	d003      	beq.n	80071c0 <_fwalk_sglue+0x38>
 80071b8:	4629      	mov	r1, r5
 80071ba:	4638      	mov	r0, r7
 80071bc:	47c0      	blx	r8
 80071be:	4306      	orrs	r6, r0
 80071c0:	3568      	adds	r5, #104	; 0x68
 80071c2:	e7e9      	b.n	8007198 <_fwalk_sglue+0x10>

080071c4 <siprintf>:
 80071c4:	b40e      	push	{r1, r2, r3}
 80071c6:	b500      	push	{lr}
 80071c8:	b09c      	sub	sp, #112	; 0x70
 80071ca:	ab1d      	add	r3, sp, #116	; 0x74
 80071cc:	9002      	str	r0, [sp, #8]
 80071ce:	9006      	str	r0, [sp, #24]
 80071d0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80071d4:	4809      	ldr	r0, [pc, #36]	; (80071fc <siprintf+0x38>)
 80071d6:	9107      	str	r1, [sp, #28]
 80071d8:	9104      	str	r1, [sp, #16]
 80071da:	4909      	ldr	r1, [pc, #36]	; (8007200 <siprintf+0x3c>)
 80071dc:	f853 2b04 	ldr.w	r2, [r3], #4
 80071e0:	9105      	str	r1, [sp, #20]
 80071e2:	6800      	ldr	r0, [r0, #0]
 80071e4:	9301      	str	r3, [sp, #4]
 80071e6:	a902      	add	r1, sp, #8
 80071e8:	f002 fc26 	bl	8009a38 <_svfiprintf_r>
 80071ec:	9b02      	ldr	r3, [sp, #8]
 80071ee:	2200      	movs	r2, #0
 80071f0:	701a      	strb	r2, [r3, #0]
 80071f2:	b01c      	add	sp, #112	; 0x70
 80071f4:	f85d eb04 	ldr.w	lr, [sp], #4
 80071f8:	b003      	add	sp, #12
 80071fa:	4770      	bx	lr
 80071fc:	20000064 	.word	0x20000064
 8007200:	ffff0208 	.word	0xffff0208

08007204 <siscanf>:
 8007204:	b40e      	push	{r1, r2, r3}
 8007206:	b510      	push	{r4, lr}
 8007208:	b09f      	sub	sp, #124	; 0x7c
 800720a:	ac21      	add	r4, sp, #132	; 0x84
 800720c:	f44f 7101 	mov.w	r1, #516	; 0x204
 8007210:	f854 2b04 	ldr.w	r2, [r4], #4
 8007214:	9201      	str	r2, [sp, #4]
 8007216:	f8ad 101c 	strh.w	r1, [sp, #28]
 800721a:	9004      	str	r0, [sp, #16]
 800721c:	9008      	str	r0, [sp, #32]
 800721e:	f7f9 f83f 	bl	80002a0 <strlen>
 8007222:	4b0c      	ldr	r3, [pc, #48]	; (8007254 <siscanf+0x50>)
 8007224:	9005      	str	r0, [sp, #20]
 8007226:	9009      	str	r0, [sp, #36]	; 0x24
 8007228:	930d      	str	r3, [sp, #52]	; 0x34
 800722a:	480b      	ldr	r0, [pc, #44]	; (8007258 <siscanf+0x54>)
 800722c:	9a01      	ldr	r2, [sp, #4]
 800722e:	6800      	ldr	r0, [r0, #0]
 8007230:	9403      	str	r4, [sp, #12]
 8007232:	2300      	movs	r3, #0
 8007234:	9311      	str	r3, [sp, #68]	; 0x44
 8007236:	9316      	str	r3, [sp, #88]	; 0x58
 8007238:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800723c:	f8ad 301e 	strh.w	r3, [sp, #30]
 8007240:	a904      	add	r1, sp, #16
 8007242:	4623      	mov	r3, r4
 8007244:	f002 fd50 	bl	8009ce8 <__ssvfiscanf_r>
 8007248:	b01f      	add	sp, #124	; 0x7c
 800724a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800724e:	b003      	add	sp, #12
 8007250:	4770      	bx	lr
 8007252:	bf00      	nop
 8007254:	0800727f 	.word	0x0800727f
 8007258:	20000064 	.word	0x20000064

0800725c <__sread>:
 800725c:	b510      	push	{r4, lr}
 800725e:	460c      	mov	r4, r1
 8007260:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007264:	f000 f86e 	bl	8007344 <_read_r>
 8007268:	2800      	cmp	r0, #0
 800726a:	bfab      	itete	ge
 800726c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800726e:	89a3      	ldrhlt	r3, [r4, #12]
 8007270:	181b      	addge	r3, r3, r0
 8007272:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007276:	bfac      	ite	ge
 8007278:	6563      	strge	r3, [r4, #84]	; 0x54
 800727a:	81a3      	strhlt	r3, [r4, #12]
 800727c:	bd10      	pop	{r4, pc}

0800727e <__seofread>:
 800727e:	2000      	movs	r0, #0
 8007280:	4770      	bx	lr

08007282 <__swrite>:
 8007282:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007286:	461f      	mov	r7, r3
 8007288:	898b      	ldrh	r3, [r1, #12]
 800728a:	05db      	lsls	r3, r3, #23
 800728c:	4605      	mov	r5, r0
 800728e:	460c      	mov	r4, r1
 8007290:	4616      	mov	r6, r2
 8007292:	d505      	bpl.n	80072a0 <__swrite+0x1e>
 8007294:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007298:	2302      	movs	r3, #2
 800729a:	2200      	movs	r2, #0
 800729c:	f000 f840 	bl	8007320 <_lseek_r>
 80072a0:	89a3      	ldrh	r3, [r4, #12]
 80072a2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80072a6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80072aa:	81a3      	strh	r3, [r4, #12]
 80072ac:	4632      	mov	r2, r6
 80072ae:	463b      	mov	r3, r7
 80072b0:	4628      	mov	r0, r5
 80072b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80072b6:	f000 b857 	b.w	8007368 <_write_r>

080072ba <__sseek>:
 80072ba:	b510      	push	{r4, lr}
 80072bc:	460c      	mov	r4, r1
 80072be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80072c2:	f000 f82d 	bl	8007320 <_lseek_r>
 80072c6:	1c43      	adds	r3, r0, #1
 80072c8:	89a3      	ldrh	r3, [r4, #12]
 80072ca:	bf15      	itete	ne
 80072cc:	6560      	strne	r0, [r4, #84]	; 0x54
 80072ce:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80072d2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80072d6:	81a3      	strheq	r3, [r4, #12]
 80072d8:	bf18      	it	ne
 80072da:	81a3      	strhne	r3, [r4, #12]
 80072dc:	bd10      	pop	{r4, pc}

080072de <__sclose>:
 80072de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80072e2:	f000 b80d 	b.w	8007300 <_close_r>

080072e6 <memset>:
 80072e6:	4402      	add	r2, r0
 80072e8:	4603      	mov	r3, r0
 80072ea:	4293      	cmp	r3, r2
 80072ec:	d100      	bne.n	80072f0 <memset+0xa>
 80072ee:	4770      	bx	lr
 80072f0:	f803 1b01 	strb.w	r1, [r3], #1
 80072f4:	e7f9      	b.n	80072ea <memset+0x4>
	...

080072f8 <_localeconv_r>:
 80072f8:	4800      	ldr	r0, [pc, #0]	; (80072fc <_localeconv_r+0x4>)
 80072fa:	4770      	bx	lr
 80072fc:	20000158 	.word	0x20000158

08007300 <_close_r>:
 8007300:	b538      	push	{r3, r4, r5, lr}
 8007302:	4d06      	ldr	r5, [pc, #24]	; (800731c <_close_r+0x1c>)
 8007304:	2300      	movs	r3, #0
 8007306:	4604      	mov	r4, r0
 8007308:	4608      	mov	r0, r1
 800730a:	602b      	str	r3, [r5, #0]
 800730c:	f7fb f9e3 	bl	80026d6 <_close>
 8007310:	1c43      	adds	r3, r0, #1
 8007312:	d102      	bne.n	800731a <_close_r+0x1a>
 8007314:	682b      	ldr	r3, [r5, #0]
 8007316:	b103      	cbz	r3, 800731a <_close_r+0x1a>
 8007318:	6023      	str	r3, [r4, #0]
 800731a:	bd38      	pop	{r3, r4, r5, pc}
 800731c:	2000064c 	.word	0x2000064c

08007320 <_lseek_r>:
 8007320:	b538      	push	{r3, r4, r5, lr}
 8007322:	4d07      	ldr	r5, [pc, #28]	; (8007340 <_lseek_r+0x20>)
 8007324:	4604      	mov	r4, r0
 8007326:	4608      	mov	r0, r1
 8007328:	4611      	mov	r1, r2
 800732a:	2200      	movs	r2, #0
 800732c:	602a      	str	r2, [r5, #0]
 800732e:	461a      	mov	r2, r3
 8007330:	f7fb f9f8 	bl	8002724 <_lseek>
 8007334:	1c43      	adds	r3, r0, #1
 8007336:	d102      	bne.n	800733e <_lseek_r+0x1e>
 8007338:	682b      	ldr	r3, [r5, #0]
 800733a:	b103      	cbz	r3, 800733e <_lseek_r+0x1e>
 800733c:	6023      	str	r3, [r4, #0]
 800733e:	bd38      	pop	{r3, r4, r5, pc}
 8007340:	2000064c 	.word	0x2000064c

08007344 <_read_r>:
 8007344:	b538      	push	{r3, r4, r5, lr}
 8007346:	4d07      	ldr	r5, [pc, #28]	; (8007364 <_read_r+0x20>)
 8007348:	4604      	mov	r4, r0
 800734a:	4608      	mov	r0, r1
 800734c:	4611      	mov	r1, r2
 800734e:	2200      	movs	r2, #0
 8007350:	602a      	str	r2, [r5, #0]
 8007352:	461a      	mov	r2, r3
 8007354:	f7fb f986 	bl	8002664 <_read>
 8007358:	1c43      	adds	r3, r0, #1
 800735a:	d102      	bne.n	8007362 <_read_r+0x1e>
 800735c:	682b      	ldr	r3, [r5, #0]
 800735e:	b103      	cbz	r3, 8007362 <_read_r+0x1e>
 8007360:	6023      	str	r3, [r4, #0]
 8007362:	bd38      	pop	{r3, r4, r5, pc}
 8007364:	2000064c 	.word	0x2000064c

08007368 <_write_r>:
 8007368:	b538      	push	{r3, r4, r5, lr}
 800736a:	4d07      	ldr	r5, [pc, #28]	; (8007388 <_write_r+0x20>)
 800736c:	4604      	mov	r4, r0
 800736e:	4608      	mov	r0, r1
 8007370:	4611      	mov	r1, r2
 8007372:	2200      	movs	r2, #0
 8007374:	602a      	str	r2, [r5, #0]
 8007376:	461a      	mov	r2, r3
 8007378:	f7fb f991 	bl	800269e <_write>
 800737c:	1c43      	adds	r3, r0, #1
 800737e:	d102      	bne.n	8007386 <_write_r+0x1e>
 8007380:	682b      	ldr	r3, [r5, #0]
 8007382:	b103      	cbz	r3, 8007386 <_write_r+0x1e>
 8007384:	6023      	str	r3, [r4, #0]
 8007386:	bd38      	pop	{r3, r4, r5, pc}
 8007388:	2000064c 	.word	0x2000064c

0800738c <__errno>:
 800738c:	4b01      	ldr	r3, [pc, #4]	; (8007394 <__errno+0x8>)
 800738e:	6818      	ldr	r0, [r3, #0]
 8007390:	4770      	bx	lr
 8007392:	bf00      	nop
 8007394:	20000064 	.word	0x20000064

08007398 <__libc_init_array>:
 8007398:	b570      	push	{r4, r5, r6, lr}
 800739a:	4d0d      	ldr	r5, [pc, #52]	; (80073d0 <__libc_init_array+0x38>)
 800739c:	4c0d      	ldr	r4, [pc, #52]	; (80073d4 <__libc_init_array+0x3c>)
 800739e:	1b64      	subs	r4, r4, r5
 80073a0:	10a4      	asrs	r4, r4, #2
 80073a2:	2600      	movs	r6, #0
 80073a4:	42a6      	cmp	r6, r4
 80073a6:	d109      	bne.n	80073bc <__libc_init_array+0x24>
 80073a8:	4d0b      	ldr	r5, [pc, #44]	; (80073d8 <__libc_init_array+0x40>)
 80073aa:	4c0c      	ldr	r4, [pc, #48]	; (80073dc <__libc_init_array+0x44>)
 80073ac:	f005 fbf4 	bl	800cb98 <_init>
 80073b0:	1b64      	subs	r4, r4, r5
 80073b2:	10a4      	asrs	r4, r4, #2
 80073b4:	2600      	movs	r6, #0
 80073b6:	42a6      	cmp	r6, r4
 80073b8:	d105      	bne.n	80073c6 <__libc_init_array+0x2e>
 80073ba:	bd70      	pop	{r4, r5, r6, pc}
 80073bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80073c0:	4798      	blx	r3
 80073c2:	3601      	adds	r6, #1
 80073c4:	e7ee      	b.n	80073a4 <__libc_init_array+0xc>
 80073c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80073ca:	4798      	blx	r3
 80073cc:	3601      	adds	r6, #1
 80073ce:	e7f2      	b.n	80073b6 <__libc_init_array+0x1e>
 80073d0:	0800d2c8 	.word	0x0800d2c8
 80073d4:	0800d2c8 	.word	0x0800d2c8
 80073d8:	0800d2c8 	.word	0x0800d2c8
 80073dc:	0800d2cc 	.word	0x0800d2cc

080073e0 <__retarget_lock_init_recursive>:
 80073e0:	4770      	bx	lr

080073e2 <__retarget_lock_acquire_recursive>:
 80073e2:	4770      	bx	lr

080073e4 <__retarget_lock_release_recursive>:
 80073e4:	4770      	bx	lr

080073e6 <strcpy>:
 80073e6:	4603      	mov	r3, r0
 80073e8:	f811 2b01 	ldrb.w	r2, [r1], #1
 80073ec:	f803 2b01 	strb.w	r2, [r3], #1
 80073f0:	2a00      	cmp	r2, #0
 80073f2:	d1f9      	bne.n	80073e8 <strcpy+0x2>
 80073f4:	4770      	bx	lr
	...

080073f8 <nanf>:
 80073f8:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8007400 <nanf+0x8>
 80073fc:	4770      	bx	lr
 80073fe:	bf00      	nop
 8007400:	7fc00000 	.word	0x7fc00000

08007404 <quorem>:
 8007404:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007408:	6903      	ldr	r3, [r0, #16]
 800740a:	690c      	ldr	r4, [r1, #16]
 800740c:	42a3      	cmp	r3, r4
 800740e:	4607      	mov	r7, r0
 8007410:	db7e      	blt.n	8007510 <quorem+0x10c>
 8007412:	3c01      	subs	r4, #1
 8007414:	f101 0814 	add.w	r8, r1, #20
 8007418:	f100 0514 	add.w	r5, r0, #20
 800741c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007420:	9301      	str	r3, [sp, #4]
 8007422:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007426:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800742a:	3301      	adds	r3, #1
 800742c:	429a      	cmp	r2, r3
 800742e:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007432:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007436:	fbb2 f6f3 	udiv	r6, r2, r3
 800743a:	d331      	bcc.n	80074a0 <quorem+0x9c>
 800743c:	f04f 0e00 	mov.w	lr, #0
 8007440:	4640      	mov	r0, r8
 8007442:	46ac      	mov	ip, r5
 8007444:	46f2      	mov	sl, lr
 8007446:	f850 2b04 	ldr.w	r2, [r0], #4
 800744a:	b293      	uxth	r3, r2
 800744c:	fb06 e303 	mla	r3, r6, r3, lr
 8007450:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007454:	0c1a      	lsrs	r2, r3, #16
 8007456:	b29b      	uxth	r3, r3
 8007458:	ebaa 0303 	sub.w	r3, sl, r3
 800745c:	f8dc a000 	ldr.w	sl, [ip]
 8007460:	fa13 f38a 	uxtah	r3, r3, sl
 8007464:	fb06 220e 	mla	r2, r6, lr, r2
 8007468:	9300      	str	r3, [sp, #0]
 800746a:	9b00      	ldr	r3, [sp, #0]
 800746c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007470:	b292      	uxth	r2, r2
 8007472:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8007476:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800747a:	f8bd 3000 	ldrh.w	r3, [sp]
 800747e:	4581      	cmp	r9, r0
 8007480:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007484:	f84c 3b04 	str.w	r3, [ip], #4
 8007488:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800748c:	d2db      	bcs.n	8007446 <quorem+0x42>
 800748e:	f855 300b 	ldr.w	r3, [r5, fp]
 8007492:	b92b      	cbnz	r3, 80074a0 <quorem+0x9c>
 8007494:	9b01      	ldr	r3, [sp, #4]
 8007496:	3b04      	subs	r3, #4
 8007498:	429d      	cmp	r5, r3
 800749a:	461a      	mov	r2, r3
 800749c:	d32c      	bcc.n	80074f8 <quorem+0xf4>
 800749e:	613c      	str	r4, [r7, #16]
 80074a0:	4638      	mov	r0, r7
 80074a2:	f001 f9f1 	bl	8008888 <__mcmp>
 80074a6:	2800      	cmp	r0, #0
 80074a8:	db22      	blt.n	80074f0 <quorem+0xec>
 80074aa:	3601      	adds	r6, #1
 80074ac:	4629      	mov	r1, r5
 80074ae:	2000      	movs	r0, #0
 80074b0:	f858 2b04 	ldr.w	r2, [r8], #4
 80074b4:	f8d1 c000 	ldr.w	ip, [r1]
 80074b8:	b293      	uxth	r3, r2
 80074ba:	1ac3      	subs	r3, r0, r3
 80074bc:	0c12      	lsrs	r2, r2, #16
 80074be:	fa13 f38c 	uxtah	r3, r3, ip
 80074c2:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80074c6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80074ca:	b29b      	uxth	r3, r3
 80074cc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80074d0:	45c1      	cmp	r9, r8
 80074d2:	f841 3b04 	str.w	r3, [r1], #4
 80074d6:	ea4f 4022 	mov.w	r0, r2, asr #16
 80074da:	d2e9      	bcs.n	80074b0 <quorem+0xac>
 80074dc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80074e0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80074e4:	b922      	cbnz	r2, 80074f0 <quorem+0xec>
 80074e6:	3b04      	subs	r3, #4
 80074e8:	429d      	cmp	r5, r3
 80074ea:	461a      	mov	r2, r3
 80074ec:	d30a      	bcc.n	8007504 <quorem+0x100>
 80074ee:	613c      	str	r4, [r7, #16]
 80074f0:	4630      	mov	r0, r6
 80074f2:	b003      	add	sp, #12
 80074f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074f8:	6812      	ldr	r2, [r2, #0]
 80074fa:	3b04      	subs	r3, #4
 80074fc:	2a00      	cmp	r2, #0
 80074fe:	d1ce      	bne.n	800749e <quorem+0x9a>
 8007500:	3c01      	subs	r4, #1
 8007502:	e7c9      	b.n	8007498 <quorem+0x94>
 8007504:	6812      	ldr	r2, [r2, #0]
 8007506:	3b04      	subs	r3, #4
 8007508:	2a00      	cmp	r2, #0
 800750a:	d1f0      	bne.n	80074ee <quorem+0xea>
 800750c:	3c01      	subs	r4, #1
 800750e:	e7eb      	b.n	80074e8 <quorem+0xe4>
 8007510:	2000      	movs	r0, #0
 8007512:	e7ee      	b.n	80074f2 <quorem+0xee>
 8007514:	0000      	movs	r0, r0
	...

08007518 <_dtoa_r>:
 8007518:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800751c:	ed2d 8b04 	vpush	{d8-d9}
 8007520:	69c5      	ldr	r5, [r0, #28]
 8007522:	b093      	sub	sp, #76	; 0x4c
 8007524:	ed8d 0b02 	vstr	d0, [sp, #8]
 8007528:	ec57 6b10 	vmov	r6, r7, d0
 800752c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007530:	9107      	str	r1, [sp, #28]
 8007532:	4604      	mov	r4, r0
 8007534:	920a      	str	r2, [sp, #40]	; 0x28
 8007536:	930d      	str	r3, [sp, #52]	; 0x34
 8007538:	b975      	cbnz	r5, 8007558 <_dtoa_r+0x40>
 800753a:	2010      	movs	r0, #16
 800753c:	f000 fe2a 	bl	8008194 <malloc>
 8007540:	4602      	mov	r2, r0
 8007542:	61e0      	str	r0, [r4, #28]
 8007544:	b920      	cbnz	r0, 8007550 <_dtoa_r+0x38>
 8007546:	4bae      	ldr	r3, [pc, #696]	; (8007800 <_dtoa_r+0x2e8>)
 8007548:	21ef      	movs	r1, #239	; 0xef
 800754a:	48ae      	ldr	r0, [pc, #696]	; (8007804 <_dtoa_r+0x2ec>)
 800754c:	f003 f808 	bl	800a560 <__assert_func>
 8007550:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007554:	6005      	str	r5, [r0, #0]
 8007556:	60c5      	str	r5, [r0, #12]
 8007558:	69e3      	ldr	r3, [r4, #28]
 800755a:	6819      	ldr	r1, [r3, #0]
 800755c:	b151      	cbz	r1, 8007574 <_dtoa_r+0x5c>
 800755e:	685a      	ldr	r2, [r3, #4]
 8007560:	604a      	str	r2, [r1, #4]
 8007562:	2301      	movs	r3, #1
 8007564:	4093      	lsls	r3, r2
 8007566:	608b      	str	r3, [r1, #8]
 8007568:	4620      	mov	r0, r4
 800756a:	f000 ff07 	bl	800837c <_Bfree>
 800756e:	69e3      	ldr	r3, [r4, #28]
 8007570:	2200      	movs	r2, #0
 8007572:	601a      	str	r2, [r3, #0]
 8007574:	1e3b      	subs	r3, r7, #0
 8007576:	bfbb      	ittet	lt
 8007578:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800757c:	9303      	strlt	r3, [sp, #12]
 800757e:	2300      	movge	r3, #0
 8007580:	2201      	movlt	r2, #1
 8007582:	bfac      	ite	ge
 8007584:	f8c8 3000 	strge.w	r3, [r8]
 8007588:	f8c8 2000 	strlt.w	r2, [r8]
 800758c:	4b9e      	ldr	r3, [pc, #632]	; (8007808 <_dtoa_r+0x2f0>)
 800758e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8007592:	ea33 0308 	bics.w	r3, r3, r8
 8007596:	d11b      	bne.n	80075d0 <_dtoa_r+0xb8>
 8007598:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800759a:	f242 730f 	movw	r3, #9999	; 0x270f
 800759e:	6013      	str	r3, [r2, #0]
 80075a0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80075a4:	4333      	orrs	r3, r6
 80075a6:	f000 8593 	beq.w	80080d0 <_dtoa_r+0xbb8>
 80075aa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80075ac:	b963      	cbnz	r3, 80075c8 <_dtoa_r+0xb0>
 80075ae:	4b97      	ldr	r3, [pc, #604]	; (800780c <_dtoa_r+0x2f4>)
 80075b0:	e027      	b.n	8007602 <_dtoa_r+0xea>
 80075b2:	4b97      	ldr	r3, [pc, #604]	; (8007810 <_dtoa_r+0x2f8>)
 80075b4:	9300      	str	r3, [sp, #0]
 80075b6:	3308      	adds	r3, #8
 80075b8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80075ba:	6013      	str	r3, [r2, #0]
 80075bc:	9800      	ldr	r0, [sp, #0]
 80075be:	b013      	add	sp, #76	; 0x4c
 80075c0:	ecbd 8b04 	vpop	{d8-d9}
 80075c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075c8:	4b90      	ldr	r3, [pc, #576]	; (800780c <_dtoa_r+0x2f4>)
 80075ca:	9300      	str	r3, [sp, #0]
 80075cc:	3303      	adds	r3, #3
 80075ce:	e7f3      	b.n	80075b8 <_dtoa_r+0xa0>
 80075d0:	ed9d 7b02 	vldr	d7, [sp, #8]
 80075d4:	2200      	movs	r2, #0
 80075d6:	ec51 0b17 	vmov	r0, r1, d7
 80075da:	eeb0 8a47 	vmov.f32	s16, s14
 80075de:	eef0 8a67 	vmov.f32	s17, s15
 80075e2:	2300      	movs	r3, #0
 80075e4:	f7f9 fa88 	bl	8000af8 <__aeabi_dcmpeq>
 80075e8:	4681      	mov	r9, r0
 80075ea:	b160      	cbz	r0, 8007606 <_dtoa_r+0xee>
 80075ec:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80075ee:	2301      	movs	r3, #1
 80075f0:	6013      	str	r3, [r2, #0]
 80075f2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	f000 8568 	beq.w	80080ca <_dtoa_r+0xbb2>
 80075fa:	4b86      	ldr	r3, [pc, #536]	; (8007814 <_dtoa_r+0x2fc>)
 80075fc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80075fe:	6013      	str	r3, [r2, #0]
 8007600:	3b01      	subs	r3, #1
 8007602:	9300      	str	r3, [sp, #0]
 8007604:	e7da      	b.n	80075bc <_dtoa_r+0xa4>
 8007606:	aa10      	add	r2, sp, #64	; 0x40
 8007608:	a911      	add	r1, sp, #68	; 0x44
 800760a:	4620      	mov	r0, r4
 800760c:	eeb0 0a48 	vmov.f32	s0, s16
 8007610:	eef0 0a68 	vmov.f32	s1, s17
 8007614:	f001 fa4e 	bl	8008ab4 <__d2b>
 8007618:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800761c:	4682      	mov	sl, r0
 800761e:	2d00      	cmp	r5, #0
 8007620:	d07f      	beq.n	8007722 <_dtoa_r+0x20a>
 8007622:	ee18 3a90 	vmov	r3, s17
 8007626:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800762a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800762e:	ec51 0b18 	vmov	r0, r1, d8
 8007632:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8007636:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800763a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800763e:	4619      	mov	r1, r3
 8007640:	2200      	movs	r2, #0
 8007642:	4b75      	ldr	r3, [pc, #468]	; (8007818 <_dtoa_r+0x300>)
 8007644:	f7f8 fe38 	bl	80002b8 <__aeabi_dsub>
 8007648:	a367      	add	r3, pc, #412	; (adr r3, 80077e8 <_dtoa_r+0x2d0>)
 800764a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800764e:	f7f8 ffeb 	bl	8000628 <__aeabi_dmul>
 8007652:	a367      	add	r3, pc, #412	; (adr r3, 80077f0 <_dtoa_r+0x2d8>)
 8007654:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007658:	f7f8 fe30 	bl	80002bc <__adddf3>
 800765c:	4606      	mov	r6, r0
 800765e:	4628      	mov	r0, r5
 8007660:	460f      	mov	r7, r1
 8007662:	f7f8 ff77 	bl	8000554 <__aeabi_i2d>
 8007666:	a364      	add	r3, pc, #400	; (adr r3, 80077f8 <_dtoa_r+0x2e0>)
 8007668:	e9d3 2300 	ldrd	r2, r3, [r3]
 800766c:	f7f8 ffdc 	bl	8000628 <__aeabi_dmul>
 8007670:	4602      	mov	r2, r0
 8007672:	460b      	mov	r3, r1
 8007674:	4630      	mov	r0, r6
 8007676:	4639      	mov	r1, r7
 8007678:	f7f8 fe20 	bl	80002bc <__adddf3>
 800767c:	4606      	mov	r6, r0
 800767e:	460f      	mov	r7, r1
 8007680:	f7f9 fa82 	bl	8000b88 <__aeabi_d2iz>
 8007684:	2200      	movs	r2, #0
 8007686:	4683      	mov	fp, r0
 8007688:	2300      	movs	r3, #0
 800768a:	4630      	mov	r0, r6
 800768c:	4639      	mov	r1, r7
 800768e:	f7f9 fa3d 	bl	8000b0c <__aeabi_dcmplt>
 8007692:	b148      	cbz	r0, 80076a8 <_dtoa_r+0x190>
 8007694:	4658      	mov	r0, fp
 8007696:	f7f8 ff5d 	bl	8000554 <__aeabi_i2d>
 800769a:	4632      	mov	r2, r6
 800769c:	463b      	mov	r3, r7
 800769e:	f7f9 fa2b 	bl	8000af8 <__aeabi_dcmpeq>
 80076a2:	b908      	cbnz	r0, 80076a8 <_dtoa_r+0x190>
 80076a4:	f10b 3bff 	add.w	fp, fp, #4294967295
 80076a8:	f1bb 0f16 	cmp.w	fp, #22
 80076ac:	d857      	bhi.n	800775e <_dtoa_r+0x246>
 80076ae:	4b5b      	ldr	r3, [pc, #364]	; (800781c <_dtoa_r+0x304>)
 80076b0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80076b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076b8:	ec51 0b18 	vmov	r0, r1, d8
 80076bc:	f7f9 fa26 	bl	8000b0c <__aeabi_dcmplt>
 80076c0:	2800      	cmp	r0, #0
 80076c2:	d04e      	beq.n	8007762 <_dtoa_r+0x24a>
 80076c4:	f10b 3bff 	add.w	fp, fp, #4294967295
 80076c8:	2300      	movs	r3, #0
 80076ca:	930c      	str	r3, [sp, #48]	; 0x30
 80076cc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80076ce:	1b5b      	subs	r3, r3, r5
 80076d0:	1e5a      	subs	r2, r3, #1
 80076d2:	bf45      	ittet	mi
 80076d4:	f1c3 0301 	rsbmi	r3, r3, #1
 80076d8:	9305      	strmi	r3, [sp, #20]
 80076da:	2300      	movpl	r3, #0
 80076dc:	2300      	movmi	r3, #0
 80076de:	9206      	str	r2, [sp, #24]
 80076e0:	bf54      	ite	pl
 80076e2:	9305      	strpl	r3, [sp, #20]
 80076e4:	9306      	strmi	r3, [sp, #24]
 80076e6:	f1bb 0f00 	cmp.w	fp, #0
 80076ea:	db3c      	blt.n	8007766 <_dtoa_r+0x24e>
 80076ec:	9b06      	ldr	r3, [sp, #24]
 80076ee:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 80076f2:	445b      	add	r3, fp
 80076f4:	9306      	str	r3, [sp, #24]
 80076f6:	2300      	movs	r3, #0
 80076f8:	9308      	str	r3, [sp, #32]
 80076fa:	9b07      	ldr	r3, [sp, #28]
 80076fc:	2b09      	cmp	r3, #9
 80076fe:	d868      	bhi.n	80077d2 <_dtoa_r+0x2ba>
 8007700:	2b05      	cmp	r3, #5
 8007702:	bfc4      	itt	gt
 8007704:	3b04      	subgt	r3, #4
 8007706:	9307      	strgt	r3, [sp, #28]
 8007708:	9b07      	ldr	r3, [sp, #28]
 800770a:	f1a3 0302 	sub.w	r3, r3, #2
 800770e:	bfcc      	ite	gt
 8007710:	2500      	movgt	r5, #0
 8007712:	2501      	movle	r5, #1
 8007714:	2b03      	cmp	r3, #3
 8007716:	f200 8085 	bhi.w	8007824 <_dtoa_r+0x30c>
 800771a:	e8df f003 	tbb	[pc, r3]
 800771e:	3b2e      	.short	0x3b2e
 8007720:	5839      	.short	0x5839
 8007722:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8007726:	441d      	add	r5, r3
 8007728:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800772c:	2b20      	cmp	r3, #32
 800772e:	bfc1      	itttt	gt
 8007730:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007734:	fa08 f803 	lslgt.w	r8, r8, r3
 8007738:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800773c:	fa26 f303 	lsrgt.w	r3, r6, r3
 8007740:	bfd6      	itet	le
 8007742:	f1c3 0320 	rsble	r3, r3, #32
 8007746:	ea48 0003 	orrgt.w	r0, r8, r3
 800774a:	fa06 f003 	lslle.w	r0, r6, r3
 800774e:	f7f8 fef1 	bl	8000534 <__aeabi_ui2d>
 8007752:	2201      	movs	r2, #1
 8007754:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8007758:	3d01      	subs	r5, #1
 800775a:	920e      	str	r2, [sp, #56]	; 0x38
 800775c:	e76f      	b.n	800763e <_dtoa_r+0x126>
 800775e:	2301      	movs	r3, #1
 8007760:	e7b3      	b.n	80076ca <_dtoa_r+0x1b2>
 8007762:	900c      	str	r0, [sp, #48]	; 0x30
 8007764:	e7b2      	b.n	80076cc <_dtoa_r+0x1b4>
 8007766:	9b05      	ldr	r3, [sp, #20]
 8007768:	eba3 030b 	sub.w	r3, r3, fp
 800776c:	9305      	str	r3, [sp, #20]
 800776e:	f1cb 0300 	rsb	r3, fp, #0
 8007772:	9308      	str	r3, [sp, #32]
 8007774:	2300      	movs	r3, #0
 8007776:	930b      	str	r3, [sp, #44]	; 0x2c
 8007778:	e7bf      	b.n	80076fa <_dtoa_r+0x1e2>
 800777a:	2300      	movs	r3, #0
 800777c:	9309      	str	r3, [sp, #36]	; 0x24
 800777e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007780:	2b00      	cmp	r3, #0
 8007782:	dc52      	bgt.n	800782a <_dtoa_r+0x312>
 8007784:	2301      	movs	r3, #1
 8007786:	9301      	str	r3, [sp, #4]
 8007788:	9304      	str	r3, [sp, #16]
 800778a:	461a      	mov	r2, r3
 800778c:	920a      	str	r2, [sp, #40]	; 0x28
 800778e:	e00b      	b.n	80077a8 <_dtoa_r+0x290>
 8007790:	2301      	movs	r3, #1
 8007792:	e7f3      	b.n	800777c <_dtoa_r+0x264>
 8007794:	2300      	movs	r3, #0
 8007796:	9309      	str	r3, [sp, #36]	; 0x24
 8007798:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800779a:	445b      	add	r3, fp
 800779c:	9301      	str	r3, [sp, #4]
 800779e:	3301      	adds	r3, #1
 80077a0:	2b01      	cmp	r3, #1
 80077a2:	9304      	str	r3, [sp, #16]
 80077a4:	bfb8      	it	lt
 80077a6:	2301      	movlt	r3, #1
 80077a8:	69e0      	ldr	r0, [r4, #28]
 80077aa:	2100      	movs	r1, #0
 80077ac:	2204      	movs	r2, #4
 80077ae:	f102 0614 	add.w	r6, r2, #20
 80077b2:	429e      	cmp	r6, r3
 80077b4:	d93d      	bls.n	8007832 <_dtoa_r+0x31a>
 80077b6:	6041      	str	r1, [r0, #4]
 80077b8:	4620      	mov	r0, r4
 80077ba:	f000 fd9f 	bl	80082fc <_Balloc>
 80077be:	9000      	str	r0, [sp, #0]
 80077c0:	2800      	cmp	r0, #0
 80077c2:	d139      	bne.n	8007838 <_dtoa_r+0x320>
 80077c4:	4b16      	ldr	r3, [pc, #88]	; (8007820 <_dtoa_r+0x308>)
 80077c6:	4602      	mov	r2, r0
 80077c8:	f240 11af 	movw	r1, #431	; 0x1af
 80077cc:	e6bd      	b.n	800754a <_dtoa_r+0x32>
 80077ce:	2301      	movs	r3, #1
 80077d0:	e7e1      	b.n	8007796 <_dtoa_r+0x27e>
 80077d2:	2501      	movs	r5, #1
 80077d4:	2300      	movs	r3, #0
 80077d6:	9307      	str	r3, [sp, #28]
 80077d8:	9509      	str	r5, [sp, #36]	; 0x24
 80077da:	f04f 33ff 	mov.w	r3, #4294967295
 80077de:	9301      	str	r3, [sp, #4]
 80077e0:	9304      	str	r3, [sp, #16]
 80077e2:	2200      	movs	r2, #0
 80077e4:	2312      	movs	r3, #18
 80077e6:	e7d1      	b.n	800778c <_dtoa_r+0x274>
 80077e8:	636f4361 	.word	0x636f4361
 80077ec:	3fd287a7 	.word	0x3fd287a7
 80077f0:	8b60c8b3 	.word	0x8b60c8b3
 80077f4:	3fc68a28 	.word	0x3fc68a28
 80077f8:	509f79fb 	.word	0x509f79fb
 80077fc:	3fd34413 	.word	0x3fd34413
 8007800:	0800cc70 	.word	0x0800cc70
 8007804:	0800cc87 	.word	0x0800cc87
 8007808:	7ff00000 	.word	0x7ff00000
 800780c:	0800cc6c 	.word	0x0800cc6c
 8007810:	0800cc63 	.word	0x0800cc63
 8007814:	0800cfc9 	.word	0x0800cfc9
 8007818:	3ff80000 	.word	0x3ff80000
 800781c:	0800cd78 	.word	0x0800cd78
 8007820:	0800ccdf 	.word	0x0800ccdf
 8007824:	2301      	movs	r3, #1
 8007826:	9309      	str	r3, [sp, #36]	; 0x24
 8007828:	e7d7      	b.n	80077da <_dtoa_r+0x2c2>
 800782a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800782c:	9301      	str	r3, [sp, #4]
 800782e:	9304      	str	r3, [sp, #16]
 8007830:	e7ba      	b.n	80077a8 <_dtoa_r+0x290>
 8007832:	3101      	adds	r1, #1
 8007834:	0052      	lsls	r2, r2, #1
 8007836:	e7ba      	b.n	80077ae <_dtoa_r+0x296>
 8007838:	69e3      	ldr	r3, [r4, #28]
 800783a:	9a00      	ldr	r2, [sp, #0]
 800783c:	601a      	str	r2, [r3, #0]
 800783e:	9b04      	ldr	r3, [sp, #16]
 8007840:	2b0e      	cmp	r3, #14
 8007842:	f200 80a8 	bhi.w	8007996 <_dtoa_r+0x47e>
 8007846:	2d00      	cmp	r5, #0
 8007848:	f000 80a5 	beq.w	8007996 <_dtoa_r+0x47e>
 800784c:	f1bb 0f00 	cmp.w	fp, #0
 8007850:	dd38      	ble.n	80078c4 <_dtoa_r+0x3ac>
 8007852:	4bc0      	ldr	r3, [pc, #768]	; (8007b54 <_dtoa_r+0x63c>)
 8007854:	f00b 020f 	and.w	r2, fp, #15
 8007858:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800785c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8007860:	e9d3 6700 	ldrd	r6, r7, [r3]
 8007864:	ea4f 182b 	mov.w	r8, fp, asr #4
 8007868:	d019      	beq.n	800789e <_dtoa_r+0x386>
 800786a:	4bbb      	ldr	r3, [pc, #748]	; (8007b58 <_dtoa_r+0x640>)
 800786c:	ec51 0b18 	vmov	r0, r1, d8
 8007870:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007874:	f7f9 f802 	bl	800087c <__aeabi_ddiv>
 8007878:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800787c:	f008 080f 	and.w	r8, r8, #15
 8007880:	2503      	movs	r5, #3
 8007882:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8007b58 <_dtoa_r+0x640>
 8007886:	f1b8 0f00 	cmp.w	r8, #0
 800788a:	d10a      	bne.n	80078a2 <_dtoa_r+0x38a>
 800788c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007890:	4632      	mov	r2, r6
 8007892:	463b      	mov	r3, r7
 8007894:	f7f8 fff2 	bl	800087c <__aeabi_ddiv>
 8007898:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800789c:	e02b      	b.n	80078f6 <_dtoa_r+0x3de>
 800789e:	2502      	movs	r5, #2
 80078a0:	e7ef      	b.n	8007882 <_dtoa_r+0x36a>
 80078a2:	f018 0f01 	tst.w	r8, #1
 80078a6:	d008      	beq.n	80078ba <_dtoa_r+0x3a2>
 80078a8:	4630      	mov	r0, r6
 80078aa:	4639      	mov	r1, r7
 80078ac:	e9d9 2300 	ldrd	r2, r3, [r9]
 80078b0:	f7f8 feba 	bl	8000628 <__aeabi_dmul>
 80078b4:	3501      	adds	r5, #1
 80078b6:	4606      	mov	r6, r0
 80078b8:	460f      	mov	r7, r1
 80078ba:	ea4f 0868 	mov.w	r8, r8, asr #1
 80078be:	f109 0908 	add.w	r9, r9, #8
 80078c2:	e7e0      	b.n	8007886 <_dtoa_r+0x36e>
 80078c4:	f000 809f 	beq.w	8007a06 <_dtoa_r+0x4ee>
 80078c8:	f1cb 0600 	rsb	r6, fp, #0
 80078cc:	4ba1      	ldr	r3, [pc, #644]	; (8007b54 <_dtoa_r+0x63c>)
 80078ce:	4fa2      	ldr	r7, [pc, #648]	; (8007b58 <_dtoa_r+0x640>)
 80078d0:	f006 020f 	and.w	r2, r6, #15
 80078d4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80078d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078dc:	ec51 0b18 	vmov	r0, r1, d8
 80078e0:	f7f8 fea2 	bl	8000628 <__aeabi_dmul>
 80078e4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80078e8:	1136      	asrs	r6, r6, #4
 80078ea:	2300      	movs	r3, #0
 80078ec:	2502      	movs	r5, #2
 80078ee:	2e00      	cmp	r6, #0
 80078f0:	d17e      	bne.n	80079f0 <_dtoa_r+0x4d8>
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d1d0      	bne.n	8007898 <_dtoa_r+0x380>
 80078f6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80078f8:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	f000 8084 	beq.w	8007a0a <_dtoa_r+0x4f2>
 8007902:	4b96      	ldr	r3, [pc, #600]	; (8007b5c <_dtoa_r+0x644>)
 8007904:	2200      	movs	r2, #0
 8007906:	4640      	mov	r0, r8
 8007908:	4649      	mov	r1, r9
 800790a:	f7f9 f8ff 	bl	8000b0c <__aeabi_dcmplt>
 800790e:	2800      	cmp	r0, #0
 8007910:	d07b      	beq.n	8007a0a <_dtoa_r+0x4f2>
 8007912:	9b04      	ldr	r3, [sp, #16]
 8007914:	2b00      	cmp	r3, #0
 8007916:	d078      	beq.n	8007a0a <_dtoa_r+0x4f2>
 8007918:	9b01      	ldr	r3, [sp, #4]
 800791a:	2b00      	cmp	r3, #0
 800791c:	dd39      	ble.n	8007992 <_dtoa_r+0x47a>
 800791e:	4b90      	ldr	r3, [pc, #576]	; (8007b60 <_dtoa_r+0x648>)
 8007920:	2200      	movs	r2, #0
 8007922:	4640      	mov	r0, r8
 8007924:	4649      	mov	r1, r9
 8007926:	f7f8 fe7f 	bl	8000628 <__aeabi_dmul>
 800792a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800792e:	9e01      	ldr	r6, [sp, #4]
 8007930:	f10b 37ff 	add.w	r7, fp, #4294967295
 8007934:	3501      	adds	r5, #1
 8007936:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800793a:	4628      	mov	r0, r5
 800793c:	f7f8 fe0a 	bl	8000554 <__aeabi_i2d>
 8007940:	4642      	mov	r2, r8
 8007942:	464b      	mov	r3, r9
 8007944:	f7f8 fe70 	bl	8000628 <__aeabi_dmul>
 8007948:	4b86      	ldr	r3, [pc, #536]	; (8007b64 <_dtoa_r+0x64c>)
 800794a:	2200      	movs	r2, #0
 800794c:	f7f8 fcb6 	bl	80002bc <__adddf3>
 8007950:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8007954:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007958:	9303      	str	r3, [sp, #12]
 800795a:	2e00      	cmp	r6, #0
 800795c:	d158      	bne.n	8007a10 <_dtoa_r+0x4f8>
 800795e:	4b82      	ldr	r3, [pc, #520]	; (8007b68 <_dtoa_r+0x650>)
 8007960:	2200      	movs	r2, #0
 8007962:	4640      	mov	r0, r8
 8007964:	4649      	mov	r1, r9
 8007966:	f7f8 fca7 	bl	80002b8 <__aeabi_dsub>
 800796a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800796e:	4680      	mov	r8, r0
 8007970:	4689      	mov	r9, r1
 8007972:	f7f9 f8e9 	bl	8000b48 <__aeabi_dcmpgt>
 8007976:	2800      	cmp	r0, #0
 8007978:	f040 8296 	bne.w	8007ea8 <_dtoa_r+0x990>
 800797c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8007980:	4640      	mov	r0, r8
 8007982:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007986:	4649      	mov	r1, r9
 8007988:	f7f9 f8c0 	bl	8000b0c <__aeabi_dcmplt>
 800798c:	2800      	cmp	r0, #0
 800798e:	f040 8289 	bne.w	8007ea4 <_dtoa_r+0x98c>
 8007992:	ed8d 8b02 	vstr	d8, [sp, #8]
 8007996:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007998:	2b00      	cmp	r3, #0
 800799a:	f2c0 814e 	blt.w	8007c3a <_dtoa_r+0x722>
 800799e:	f1bb 0f0e 	cmp.w	fp, #14
 80079a2:	f300 814a 	bgt.w	8007c3a <_dtoa_r+0x722>
 80079a6:	4b6b      	ldr	r3, [pc, #428]	; (8007b54 <_dtoa_r+0x63c>)
 80079a8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80079ac:	e9d3 8900 	ldrd	r8, r9, [r3]
 80079b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	f280 80dc 	bge.w	8007b70 <_dtoa_r+0x658>
 80079b8:	9b04      	ldr	r3, [sp, #16]
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	f300 80d8 	bgt.w	8007b70 <_dtoa_r+0x658>
 80079c0:	f040 826f 	bne.w	8007ea2 <_dtoa_r+0x98a>
 80079c4:	4b68      	ldr	r3, [pc, #416]	; (8007b68 <_dtoa_r+0x650>)
 80079c6:	2200      	movs	r2, #0
 80079c8:	4640      	mov	r0, r8
 80079ca:	4649      	mov	r1, r9
 80079cc:	f7f8 fe2c 	bl	8000628 <__aeabi_dmul>
 80079d0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80079d4:	f7f9 f8ae 	bl	8000b34 <__aeabi_dcmpge>
 80079d8:	9e04      	ldr	r6, [sp, #16]
 80079da:	4637      	mov	r7, r6
 80079dc:	2800      	cmp	r0, #0
 80079de:	f040 8245 	bne.w	8007e6c <_dtoa_r+0x954>
 80079e2:	9d00      	ldr	r5, [sp, #0]
 80079e4:	2331      	movs	r3, #49	; 0x31
 80079e6:	f805 3b01 	strb.w	r3, [r5], #1
 80079ea:	f10b 0b01 	add.w	fp, fp, #1
 80079ee:	e241      	b.n	8007e74 <_dtoa_r+0x95c>
 80079f0:	07f2      	lsls	r2, r6, #31
 80079f2:	d505      	bpl.n	8007a00 <_dtoa_r+0x4e8>
 80079f4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80079f8:	f7f8 fe16 	bl	8000628 <__aeabi_dmul>
 80079fc:	3501      	adds	r5, #1
 80079fe:	2301      	movs	r3, #1
 8007a00:	1076      	asrs	r6, r6, #1
 8007a02:	3708      	adds	r7, #8
 8007a04:	e773      	b.n	80078ee <_dtoa_r+0x3d6>
 8007a06:	2502      	movs	r5, #2
 8007a08:	e775      	b.n	80078f6 <_dtoa_r+0x3de>
 8007a0a:	9e04      	ldr	r6, [sp, #16]
 8007a0c:	465f      	mov	r7, fp
 8007a0e:	e792      	b.n	8007936 <_dtoa_r+0x41e>
 8007a10:	9900      	ldr	r1, [sp, #0]
 8007a12:	4b50      	ldr	r3, [pc, #320]	; (8007b54 <_dtoa_r+0x63c>)
 8007a14:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007a18:	4431      	add	r1, r6
 8007a1a:	9102      	str	r1, [sp, #8]
 8007a1c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007a1e:	eeb0 9a47 	vmov.f32	s18, s14
 8007a22:	eef0 9a67 	vmov.f32	s19, s15
 8007a26:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007a2a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007a2e:	2900      	cmp	r1, #0
 8007a30:	d044      	beq.n	8007abc <_dtoa_r+0x5a4>
 8007a32:	494e      	ldr	r1, [pc, #312]	; (8007b6c <_dtoa_r+0x654>)
 8007a34:	2000      	movs	r0, #0
 8007a36:	f7f8 ff21 	bl	800087c <__aeabi_ddiv>
 8007a3a:	ec53 2b19 	vmov	r2, r3, d9
 8007a3e:	f7f8 fc3b 	bl	80002b8 <__aeabi_dsub>
 8007a42:	9d00      	ldr	r5, [sp, #0]
 8007a44:	ec41 0b19 	vmov	d9, r0, r1
 8007a48:	4649      	mov	r1, r9
 8007a4a:	4640      	mov	r0, r8
 8007a4c:	f7f9 f89c 	bl	8000b88 <__aeabi_d2iz>
 8007a50:	4606      	mov	r6, r0
 8007a52:	f7f8 fd7f 	bl	8000554 <__aeabi_i2d>
 8007a56:	4602      	mov	r2, r0
 8007a58:	460b      	mov	r3, r1
 8007a5a:	4640      	mov	r0, r8
 8007a5c:	4649      	mov	r1, r9
 8007a5e:	f7f8 fc2b 	bl	80002b8 <__aeabi_dsub>
 8007a62:	3630      	adds	r6, #48	; 0x30
 8007a64:	f805 6b01 	strb.w	r6, [r5], #1
 8007a68:	ec53 2b19 	vmov	r2, r3, d9
 8007a6c:	4680      	mov	r8, r0
 8007a6e:	4689      	mov	r9, r1
 8007a70:	f7f9 f84c 	bl	8000b0c <__aeabi_dcmplt>
 8007a74:	2800      	cmp	r0, #0
 8007a76:	d164      	bne.n	8007b42 <_dtoa_r+0x62a>
 8007a78:	4642      	mov	r2, r8
 8007a7a:	464b      	mov	r3, r9
 8007a7c:	4937      	ldr	r1, [pc, #220]	; (8007b5c <_dtoa_r+0x644>)
 8007a7e:	2000      	movs	r0, #0
 8007a80:	f7f8 fc1a 	bl	80002b8 <__aeabi_dsub>
 8007a84:	ec53 2b19 	vmov	r2, r3, d9
 8007a88:	f7f9 f840 	bl	8000b0c <__aeabi_dcmplt>
 8007a8c:	2800      	cmp	r0, #0
 8007a8e:	f040 80b6 	bne.w	8007bfe <_dtoa_r+0x6e6>
 8007a92:	9b02      	ldr	r3, [sp, #8]
 8007a94:	429d      	cmp	r5, r3
 8007a96:	f43f af7c 	beq.w	8007992 <_dtoa_r+0x47a>
 8007a9a:	4b31      	ldr	r3, [pc, #196]	; (8007b60 <_dtoa_r+0x648>)
 8007a9c:	ec51 0b19 	vmov	r0, r1, d9
 8007aa0:	2200      	movs	r2, #0
 8007aa2:	f7f8 fdc1 	bl	8000628 <__aeabi_dmul>
 8007aa6:	4b2e      	ldr	r3, [pc, #184]	; (8007b60 <_dtoa_r+0x648>)
 8007aa8:	ec41 0b19 	vmov	d9, r0, r1
 8007aac:	2200      	movs	r2, #0
 8007aae:	4640      	mov	r0, r8
 8007ab0:	4649      	mov	r1, r9
 8007ab2:	f7f8 fdb9 	bl	8000628 <__aeabi_dmul>
 8007ab6:	4680      	mov	r8, r0
 8007ab8:	4689      	mov	r9, r1
 8007aba:	e7c5      	b.n	8007a48 <_dtoa_r+0x530>
 8007abc:	ec51 0b17 	vmov	r0, r1, d7
 8007ac0:	f7f8 fdb2 	bl	8000628 <__aeabi_dmul>
 8007ac4:	9b02      	ldr	r3, [sp, #8]
 8007ac6:	9d00      	ldr	r5, [sp, #0]
 8007ac8:	930f      	str	r3, [sp, #60]	; 0x3c
 8007aca:	ec41 0b19 	vmov	d9, r0, r1
 8007ace:	4649      	mov	r1, r9
 8007ad0:	4640      	mov	r0, r8
 8007ad2:	f7f9 f859 	bl	8000b88 <__aeabi_d2iz>
 8007ad6:	4606      	mov	r6, r0
 8007ad8:	f7f8 fd3c 	bl	8000554 <__aeabi_i2d>
 8007adc:	3630      	adds	r6, #48	; 0x30
 8007ade:	4602      	mov	r2, r0
 8007ae0:	460b      	mov	r3, r1
 8007ae2:	4640      	mov	r0, r8
 8007ae4:	4649      	mov	r1, r9
 8007ae6:	f7f8 fbe7 	bl	80002b8 <__aeabi_dsub>
 8007aea:	f805 6b01 	strb.w	r6, [r5], #1
 8007aee:	9b02      	ldr	r3, [sp, #8]
 8007af0:	429d      	cmp	r5, r3
 8007af2:	4680      	mov	r8, r0
 8007af4:	4689      	mov	r9, r1
 8007af6:	f04f 0200 	mov.w	r2, #0
 8007afa:	d124      	bne.n	8007b46 <_dtoa_r+0x62e>
 8007afc:	4b1b      	ldr	r3, [pc, #108]	; (8007b6c <_dtoa_r+0x654>)
 8007afe:	ec51 0b19 	vmov	r0, r1, d9
 8007b02:	f7f8 fbdb 	bl	80002bc <__adddf3>
 8007b06:	4602      	mov	r2, r0
 8007b08:	460b      	mov	r3, r1
 8007b0a:	4640      	mov	r0, r8
 8007b0c:	4649      	mov	r1, r9
 8007b0e:	f7f9 f81b 	bl	8000b48 <__aeabi_dcmpgt>
 8007b12:	2800      	cmp	r0, #0
 8007b14:	d173      	bne.n	8007bfe <_dtoa_r+0x6e6>
 8007b16:	ec53 2b19 	vmov	r2, r3, d9
 8007b1a:	4914      	ldr	r1, [pc, #80]	; (8007b6c <_dtoa_r+0x654>)
 8007b1c:	2000      	movs	r0, #0
 8007b1e:	f7f8 fbcb 	bl	80002b8 <__aeabi_dsub>
 8007b22:	4602      	mov	r2, r0
 8007b24:	460b      	mov	r3, r1
 8007b26:	4640      	mov	r0, r8
 8007b28:	4649      	mov	r1, r9
 8007b2a:	f7f8 ffef 	bl	8000b0c <__aeabi_dcmplt>
 8007b2e:	2800      	cmp	r0, #0
 8007b30:	f43f af2f 	beq.w	8007992 <_dtoa_r+0x47a>
 8007b34:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8007b36:	1e6b      	subs	r3, r5, #1
 8007b38:	930f      	str	r3, [sp, #60]	; 0x3c
 8007b3a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007b3e:	2b30      	cmp	r3, #48	; 0x30
 8007b40:	d0f8      	beq.n	8007b34 <_dtoa_r+0x61c>
 8007b42:	46bb      	mov	fp, r7
 8007b44:	e04a      	b.n	8007bdc <_dtoa_r+0x6c4>
 8007b46:	4b06      	ldr	r3, [pc, #24]	; (8007b60 <_dtoa_r+0x648>)
 8007b48:	f7f8 fd6e 	bl	8000628 <__aeabi_dmul>
 8007b4c:	4680      	mov	r8, r0
 8007b4e:	4689      	mov	r9, r1
 8007b50:	e7bd      	b.n	8007ace <_dtoa_r+0x5b6>
 8007b52:	bf00      	nop
 8007b54:	0800cd78 	.word	0x0800cd78
 8007b58:	0800cd50 	.word	0x0800cd50
 8007b5c:	3ff00000 	.word	0x3ff00000
 8007b60:	40240000 	.word	0x40240000
 8007b64:	401c0000 	.word	0x401c0000
 8007b68:	40140000 	.word	0x40140000
 8007b6c:	3fe00000 	.word	0x3fe00000
 8007b70:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007b74:	9d00      	ldr	r5, [sp, #0]
 8007b76:	4642      	mov	r2, r8
 8007b78:	464b      	mov	r3, r9
 8007b7a:	4630      	mov	r0, r6
 8007b7c:	4639      	mov	r1, r7
 8007b7e:	f7f8 fe7d 	bl	800087c <__aeabi_ddiv>
 8007b82:	f7f9 f801 	bl	8000b88 <__aeabi_d2iz>
 8007b86:	9001      	str	r0, [sp, #4]
 8007b88:	f7f8 fce4 	bl	8000554 <__aeabi_i2d>
 8007b8c:	4642      	mov	r2, r8
 8007b8e:	464b      	mov	r3, r9
 8007b90:	f7f8 fd4a 	bl	8000628 <__aeabi_dmul>
 8007b94:	4602      	mov	r2, r0
 8007b96:	460b      	mov	r3, r1
 8007b98:	4630      	mov	r0, r6
 8007b9a:	4639      	mov	r1, r7
 8007b9c:	f7f8 fb8c 	bl	80002b8 <__aeabi_dsub>
 8007ba0:	9e01      	ldr	r6, [sp, #4]
 8007ba2:	9f04      	ldr	r7, [sp, #16]
 8007ba4:	3630      	adds	r6, #48	; 0x30
 8007ba6:	f805 6b01 	strb.w	r6, [r5], #1
 8007baa:	9e00      	ldr	r6, [sp, #0]
 8007bac:	1bae      	subs	r6, r5, r6
 8007bae:	42b7      	cmp	r7, r6
 8007bb0:	4602      	mov	r2, r0
 8007bb2:	460b      	mov	r3, r1
 8007bb4:	d134      	bne.n	8007c20 <_dtoa_r+0x708>
 8007bb6:	f7f8 fb81 	bl	80002bc <__adddf3>
 8007bba:	4642      	mov	r2, r8
 8007bbc:	464b      	mov	r3, r9
 8007bbe:	4606      	mov	r6, r0
 8007bc0:	460f      	mov	r7, r1
 8007bc2:	f7f8 ffc1 	bl	8000b48 <__aeabi_dcmpgt>
 8007bc6:	b9c8      	cbnz	r0, 8007bfc <_dtoa_r+0x6e4>
 8007bc8:	4642      	mov	r2, r8
 8007bca:	464b      	mov	r3, r9
 8007bcc:	4630      	mov	r0, r6
 8007bce:	4639      	mov	r1, r7
 8007bd0:	f7f8 ff92 	bl	8000af8 <__aeabi_dcmpeq>
 8007bd4:	b110      	cbz	r0, 8007bdc <_dtoa_r+0x6c4>
 8007bd6:	9b01      	ldr	r3, [sp, #4]
 8007bd8:	07db      	lsls	r3, r3, #31
 8007bda:	d40f      	bmi.n	8007bfc <_dtoa_r+0x6e4>
 8007bdc:	4651      	mov	r1, sl
 8007bde:	4620      	mov	r0, r4
 8007be0:	f000 fbcc 	bl	800837c <_Bfree>
 8007be4:	2300      	movs	r3, #0
 8007be6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007be8:	702b      	strb	r3, [r5, #0]
 8007bea:	f10b 0301 	add.w	r3, fp, #1
 8007bee:	6013      	str	r3, [r2, #0]
 8007bf0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	f43f ace2 	beq.w	80075bc <_dtoa_r+0xa4>
 8007bf8:	601d      	str	r5, [r3, #0]
 8007bfa:	e4df      	b.n	80075bc <_dtoa_r+0xa4>
 8007bfc:	465f      	mov	r7, fp
 8007bfe:	462b      	mov	r3, r5
 8007c00:	461d      	mov	r5, r3
 8007c02:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007c06:	2a39      	cmp	r2, #57	; 0x39
 8007c08:	d106      	bne.n	8007c18 <_dtoa_r+0x700>
 8007c0a:	9a00      	ldr	r2, [sp, #0]
 8007c0c:	429a      	cmp	r2, r3
 8007c0e:	d1f7      	bne.n	8007c00 <_dtoa_r+0x6e8>
 8007c10:	9900      	ldr	r1, [sp, #0]
 8007c12:	2230      	movs	r2, #48	; 0x30
 8007c14:	3701      	adds	r7, #1
 8007c16:	700a      	strb	r2, [r1, #0]
 8007c18:	781a      	ldrb	r2, [r3, #0]
 8007c1a:	3201      	adds	r2, #1
 8007c1c:	701a      	strb	r2, [r3, #0]
 8007c1e:	e790      	b.n	8007b42 <_dtoa_r+0x62a>
 8007c20:	4ba3      	ldr	r3, [pc, #652]	; (8007eb0 <_dtoa_r+0x998>)
 8007c22:	2200      	movs	r2, #0
 8007c24:	f7f8 fd00 	bl	8000628 <__aeabi_dmul>
 8007c28:	2200      	movs	r2, #0
 8007c2a:	2300      	movs	r3, #0
 8007c2c:	4606      	mov	r6, r0
 8007c2e:	460f      	mov	r7, r1
 8007c30:	f7f8 ff62 	bl	8000af8 <__aeabi_dcmpeq>
 8007c34:	2800      	cmp	r0, #0
 8007c36:	d09e      	beq.n	8007b76 <_dtoa_r+0x65e>
 8007c38:	e7d0      	b.n	8007bdc <_dtoa_r+0x6c4>
 8007c3a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007c3c:	2a00      	cmp	r2, #0
 8007c3e:	f000 80ca 	beq.w	8007dd6 <_dtoa_r+0x8be>
 8007c42:	9a07      	ldr	r2, [sp, #28]
 8007c44:	2a01      	cmp	r2, #1
 8007c46:	f300 80ad 	bgt.w	8007da4 <_dtoa_r+0x88c>
 8007c4a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007c4c:	2a00      	cmp	r2, #0
 8007c4e:	f000 80a5 	beq.w	8007d9c <_dtoa_r+0x884>
 8007c52:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007c56:	9e08      	ldr	r6, [sp, #32]
 8007c58:	9d05      	ldr	r5, [sp, #20]
 8007c5a:	9a05      	ldr	r2, [sp, #20]
 8007c5c:	441a      	add	r2, r3
 8007c5e:	9205      	str	r2, [sp, #20]
 8007c60:	9a06      	ldr	r2, [sp, #24]
 8007c62:	2101      	movs	r1, #1
 8007c64:	441a      	add	r2, r3
 8007c66:	4620      	mov	r0, r4
 8007c68:	9206      	str	r2, [sp, #24]
 8007c6a:	f000 fc87 	bl	800857c <__i2b>
 8007c6e:	4607      	mov	r7, r0
 8007c70:	b165      	cbz	r5, 8007c8c <_dtoa_r+0x774>
 8007c72:	9b06      	ldr	r3, [sp, #24]
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	dd09      	ble.n	8007c8c <_dtoa_r+0x774>
 8007c78:	42ab      	cmp	r3, r5
 8007c7a:	9a05      	ldr	r2, [sp, #20]
 8007c7c:	bfa8      	it	ge
 8007c7e:	462b      	movge	r3, r5
 8007c80:	1ad2      	subs	r2, r2, r3
 8007c82:	9205      	str	r2, [sp, #20]
 8007c84:	9a06      	ldr	r2, [sp, #24]
 8007c86:	1aed      	subs	r5, r5, r3
 8007c88:	1ad3      	subs	r3, r2, r3
 8007c8a:	9306      	str	r3, [sp, #24]
 8007c8c:	9b08      	ldr	r3, [sp, #32]
 8007c8e:	b1f3      	cbz	r3, 8007cce <_dtoa_r+0x7b6>
 8007c90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	f000 80a3 	beq.w	8007dde <_dtoa_r+0x8c6>
 8007c98:	2e00      	cmp	r6, #0
 8007c9a:	dd10      	ble.n	8007cbe <_dtoa_r+0x7a6>
 8007c9c:	4639      	mov	r1, r7
 8007c9e:	4632      	mov	r2, r6
 8007ca0:	4620      	mov	r0, r4
 8007ca2:	f000 fd2b 	bl	80086fc <__pow5mult>
 8007ca6:	4652      	mov	r2, sl
 8007ca8:	4601      	mov	r1, r0
 8007caa:	4607      	mov	r7, r0
 8007cac:	4620      	mov	r0, r4
 8007cae:	f000 fc7b 	bl	80085a8 <__multiply>
 8007cb2:	4651      	mov	r1, sl
 8007cb4:	4680      	mov	r8, r0
 8007cb6:	4620      	mov	r0, r4
 8007cb8:	f000 fb60 	bl	800837c <_Bfree>
 8007cbc:	46c2      	mov	sl, r8
 8007cbe:	9b08      	ldr	r3, [sp, #32]
 8007cc0:	1b9a      	subs	r2, r3, r6
 8007cc2:	d004      	beq.n	8007cce <_dtoa_r+0x7b6>
 8007cc4:	4651      	mov	r1, sl
 8007cc6:	4620      	mov	r0, r4
 8007cc8:	f000 fd18 	bl	80086fc <__pow5mult>
 8007ccc:	4682      	mov	sl, r0
 8007cce:	2101      	movs	r1, #1
 8007cd0:	4620      	mov	r0, r4
 8007cd2:	f000 fc53 	bl	800857c <__i2b>
 8007cd6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	4606      	mov	r6, r0
 8007cdc:	f340 8081 	ble.w	8007de2 <_dtoa_r+0x8ca>
 8007ce0:	461a      	mov	r2, r3
 8007ce2:	4601      	mov	r1, r0
 8007ce4:	4620      	mov	r0, r4
 8007ce6:	f000 fd09 	bl	80086fc <__pow5mult>
 8007cea:	9b07      	ldr	r3, [sp, #28]
 8007cec:	2b01      	cmp	r3, #1
 8007cee:	4606      	mov	r6, r0
 8007cf0:	dd7a      	ble.n	8007de8 <_dtoa_r+0x8d0>
 8007cf2:	f04f 0800 	mov.w	r8, #0
 8007cf6:	6933      	ldr	r3, [r6, #16]
 8007cf8:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007cfc:	6918      	ldr	r0, [r3, #16]
 8007cfe:	f000 fbef 	bl	80084e0 <__hi0bits>
 8007d02:	f1c0 0020 	rsb	r0, r0, #32
 8007d06:	9b06      	ldr	r3, [sp, #24]
 8007d08:	4418      	add	r0, r3
 8007d0a:	f010 001f 	ands.w	r0, r0, #31
 8007d0e:	f000 8094 	beq.w	8007e3a <_dtoa_r+0x922>
 8007d12:	f1c0 0320 	rsb	r3, r0, #32
 8007d16:	2b04      	cmp	r3, #4
 8007d18:	f340 8085 	ble.w	8007e26 <_dtoa_r+0x90e>
 8007d1c:	9b05      	ldr	r3, [sp, #20]
 8007d1e:	f1c0 001c 	rsb	r0, r0, #28
 8007d22:	4403      	add	r3, r0
 8007d24:	9305      	str	r3, [sp, #20]
 8007d26:	9b06      	ldr	r3, [sp, #24]
 8007d28:	4403      	add	r3, r0
 8007d2a:	4405      	add	r5, r0
 8007d2c:	9306      	str	r3, [sp, #24]
 8007d2e:	9b05      	ldr	r3, [sp, #20]
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	dd05      	ble.n	8007d40 <_dtoa_r+0x828>
 8007d34:	4651      	mov	r1, sl
 8007d36:	461a      	mov	r2, r3
 8007d38:	4620      	mov	r0, r4
 8007d3a:	f000 fd39 	bl	80087b0 <__lshift>
 8007d3e:	4682      	mov	sl, r0
 8007d40:	9b06      	ldr	r3, [sp, #24]
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	dd05      	ble.n	8007d52 <_dtoa_r+0x83a>
 8007d46:	4631      	mov	r1, r6
 8007d48:	461a      	mov	r2, r3
 8007d4a:	4620      	mov	r0, r4
 8007d4c:	f000 fd30 	bl	80087b0 <__lshift>
 8007d50:	4606      	mov	r6, r0
 8007d52:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d072      	beq.n	8007e3e <_dtoa_r+0x926>
 8007d58:	4631      	mov	r1, r6
 8007d5a:	4650      	mov	r0, sl
 8007d5c:	f000 fd94 	bl	8008888 <__mcmp>
 8007d60:	2800      	cmp	r0, #0
 8007d62:	da6c      	bge.n	8007e3e <_dtoa_r+0x926>
 8007d64:	2300      	movs	r3, #0
 8007d66:	4651      	mov	r1, sl
 8007d68:	220a      	movs	r2, #10
 8007d6a:	4620      	mov	r0, r4
 8007d6c:	f000 fb28 	bl	80083c0 <__multadd>
 8007d70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d72:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007d76:	4682      	mov	sl, r0
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	f000 81b0 	beq.w	80080de <_dtoa_r+0xbc6>
 8007d7e:	2300      	movs	r3, #0
 8007d80:	4639      	mov	r1, r7
 8007d82:	220a      	movs	r2, #10
 8007d84:	4620      	mov	r0, r4
 8007d86:	f000 fb1b 	bl	80083c0 <__multadd>
 8007d8a:	9b01      	ldr	r3, [sp, #4]
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	4607      	mov	r7, r0
 8007d90:	f300 8096 	bgt.w	8007ec0 <_dtoa_r+0x9a8>
 8007d94:	9b07      	ldr	r3, [sp, #28]
 8007d96:	2b02      	cmp	r3, #2
 8007d98:	dc59      	bgt.n	8007e4e <_dtoa_r+0x936>
 8007d9a:	e091      	b.n	8007ec0 <_dtoa_r+0x9a8>
 8007d9c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007d9e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007da2:	e758      	b.n	8007c56 <_dtoa_r+0x73e>
 8007da4:	9b04      	ldr	r3, [sp, #16]
 8007da6:	1e5e      	subs	r6, r3, #1
 8007da8:	9b08      	ldr	r3, [sp, #32]
 8007daa:	42b3      	cmp	r3, r6
 8007dac:	bfbf      	itttt	lt
 8007dae:	9b08      	ldrlt	r3, [sp, #32]
 8007db0:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8007db2:	9608      	strlt	r6, [sp, #32]
 8007db4:	1af3      	sublt	r3, r6, r3
 8007db6:	bfb4      	ite	lt
 8007db8:	18d2      	addlt	r2, r2, r3
 8007dba:	1b9e      	subge	r6, r3, r6
 8007dbc:	9b04      	ldr	r3, [sp, #16]
 8007dbe:	bfbc      	itt	lt
 8007dc0:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8007dc2:	2600      	movlt	r6, #0
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	bfb7      	itett	lt
 8007dc8:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8007dcc:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8007dd0:	1a9d      	sublt	r5, r3, r2
 8007dd2:	2300      	movlt	r3, #0
 8007dd4:	e741      	b.n	8007c5a <_dtoa_r+0x742>
 8007dd6:	9e08      	ldr	r6, [sp, #32]
 8007dd8:	9d05      	ldr	r5, [sp, #20]
 8007dda:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8007ddc:	e748      	b.n	8007c70 <_dtoa_r+0x758>
 8007dde:	9a08      	ldr	r2, [sp, #32]
 8007de0:	e770      	b.n	8007cc4 <_dtoa_r+0x7ac>
 8007de2:	9b07      	ldr	r3, [sp, #28]
 8007de4:	2b01      	cmp	r3, #1
 8007de6:	dc19      	bgt.n	8007e1c <_dtoa_r+0x904>
 8007de8:	9b02      	ldr	r3, [sp, #8]
 8007dea:	b9bb      	cbnz	r3, 8007e1c <_dtoa_r+0x904>
 8007dec:	9b03      	ldr	r3, [sp, #12]
 8007dee:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007df2:	b99b      	cbnz	r3, 8007e1c <_dtoa_r+0x904>
 8007df4:	9b03      	ldr	r3, [sp, #12]
 8007df6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007dfa:	0d1b      	lsrs	r3, r3, #20
 8007dfc:	051b      	lsls	r3, r3, #20
 8007dfe:	b183      	cbz	r3, 8007e22 <_dtoa_r+0x90a>
 8007e00:	9b05      	ldr	r3, [sp, #20]
 8007e02:	3301      	adds	r3, #1
 8007e04:	9305      	str	r3, [sp, #20]
 8007e06:	9b06      	ldr	r3, [sp, #24]
 8007e08:	3301      	adds	r3, #1
 8007e0a:	9306      	str	r3, [sp, #24]
 8007e0c:	f04f 0801 	mov.w	r8, #1
 8007e10:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	f47f af6f 	bne.w	8007cf6 <_dtoa_r+0x7de>
 8007e18:	2001      	movs	r0, #1
 8007e1a:	e774      	b.n	8007d06 <_dtoa_r+0x7ee>
 8007e1c:	f04f 0800 	mov.w	r8, #0
 8007e20:	e7f6      	b.n	8007e10 <_dtoa_r+0x8f8>
 8007e22:	4698      	mov	r8, r3
 8007e24:	e7f4      	b.n	8007e10 <_dtoa_r+0x8f8>
 8007e26:	d082      	beq.n	8007d2e <_dtoa_r+0x816>
 8007e28:	9a05      	ldr	r2, [sp, #20]
 8007e2a:	331c      	adds	r3, #28
 8007e2c:	441a      	add	r2, r3
 8007e2e:	9205      	str	r2, [sp, #20]
 8007e30:	9a06      	ldr	r2, [sp, #24]
 8007e32:	441a      	add	r2, r3
 8007e34:	441d      	add	r5, r3
 8007e36:	9206      	str	r2, [sp, #24]
 8007e38:	e779      	b.n	8007d2e <_dtoa_r+0x816>
 8007e3a:	4603      	mov	r3, r0
 8007e3c:	e7f4      	b.n	8007e28 <_dtoa_r+0x910>
 8007e3e:	9b04      	ldr	r3, [sp, #16]
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	dc37      	bgt.n	8007eb4 <_dtoa_r+0x99c>
 8007e44:	9b07      	ldr	r3, [sp, #28]
 8007e46:	2b02      	cmp	r3, #2
 8007e48:	dd34      	ble.n	8007eb4 <_dtoa_r+0x99c>
 8007e4a:	9b04      	ldr	r3, [sp, #16]
 8007e4c:	9301      	str	r3, [sp, #4]
 8007e4e:	9b01      	ldr	r3, [sp, #4]
 8007e50:	b963      	cbnz	r3, 8007e6c <_dtoa_r+0x954>
 8007e52:	4631      	mov	r1, r6
 8007e54:	2205      	movs	r2, #5
 8007e56:	4620      	mov	r0, r4
 8007e58:	f000 fab2 	bl	80083c0 <__multadd>
 8007e5c:	4601      	mov	r1, r0
 8007e5e:	4606      	mov	r6, r0
 8007e60:	4650      	mov	r0, sl
 8007e62:	f000 fd11 	bl	8008888 <__mcmp>
 8007e66:	2800      	cmp	r0, #0
 8007e68:	f73f adbb 	bgt.w	80079e2 <_dtoa_r+0x4ca>
 8007e6c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e6e:	9d00      	ldr	r5, [sp, #0]
 8007e70:	ea6f 0b03 	mvn.w	fp, r3
 8007e74:	f04f 0800 	mov.w	r8, #0
 8007e78:	4631      	mov	r1, r6
 8007e7a:	4620      	mov	r0, r4
 8007e7c:	f000 fa7e 	bl	800837c <_Bfree>
 8007e80:	2f00      	cmp	r7, #0
 8007e82:	f43f aeab 	beq.w	8007bdc <_dtoa_r+0x6c4>
 8007e86:	f1b8 0f00 	cmp.w	r8, #0
 8007e8a:	d005      	beq.n	8007e98 <_dtoa_r+0x980>
 8007e8c:	45b8      	cmp	r8, r7
 8007e8e:	d003      	beq.n	8007e98 <_dtoa_r+0x980>
 8007e90:	4641      	mov	r1, r8
 8007e92:	4620      	mov	r0, r4
 8007e94:	f000 fa72 	bl	800837c <_Bfree>
 8007e98:	4639      	mov	r1, r7
 8007e9a:	4620      	mov	r0, r4
 8007e9c:	f000 fa6e 	bl	800837c <_Bfree>
 8007ea0:	e69c      	b.n	8007bdc <_dtoa_r+0x6c4>
 8007ea2:	2600      	movs	r6, #0
 8007ea4:	4637      	mov	r7, r6
 8007ea6:	e7e1      	b.n	8007e6c <_dtoa_r+0x954>
 8007ea8:	46bb      	mov	fp, r7
 8007eaa:	4637      	mov	r7, r6
 8007eac:	e599      	b.n	80079e2 <_dtoa_r+0x4ca>
 8007eae:	bf00      	nop
 8007eb0:	40240000 	.word	0x40240000
 8007eb4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	f000 80c8 	beq.w	800804c <_dtoa_r+0xb34>
 8007ebc:	9b04      	ldr	r3, [sp, #16]
 8007ebe:	9301      	str	r3, [sp, #4]
 8007ec0:	2d00      	cmp	r5, #0
 8007ec2:	dd05      	ble.n	8007ed0 <_dtoa_r+0x9b8>
 8007ec4:	4639      	mov	r1, r7
 8007ec6:	462a      	mov	r2, r5
 8007ec8:	4620      	mov	r0, r4
 8007eca:	f000 fc71 	bl	80087b0 <__lshift>
 8007ece:	4607      	mov	r7, r0
 8007ed0:	f1b8 0f00 	cmp.w	r8, #0
 8007ed4:	d05b      	beq.n	8007f8e <_dtoa_r+0xa76>
 8007ed6:	6879      	ldr	r1, [r7, #4]
 8007ed8:	4620      	mov	r0, r4
 8007eda:	f000 fa0f 	bl	80082fc <_Balloc>
 8007ede:	4605      	mov	r5, r0
 8007ee0:	b928      	cbnz	r0, 8007eee <_dtoa_r+0x9d6>
 8007ee2:	4b83      	ldr	r3, [pc, #524]	; (80080f0 <_dtoa_r+0xbd8>)
 8007ee4:	4602      	mov	r2, r0
 8007ee6:	f240 21ef 	movw	r1, #751	; 0x2ef
 8007eea:	f7ff bb2e 	b.w	800754a <_dtoa_r+0x32>
 8007eee:	693a      	ldr	r2, [r7, #16]
 8007ef0:	3202      	adds	r2, #2
 8007ef2:	0092      	lsls	r2, r2, #2
 8007ef4:	f107 010c 	add.w	r1, r7, #12
 8007ef8:	300c      	adds	r0, #12
 8007efa:	f002 fb19 	bl	800a530 <memcpy>
 8007efe:	2201      	movs	r2, #1
 8007f00:	4629      	mov	r1, r5
 8007f02:	4620      	mov	r0, r4
 8007f04:	f000 fc54 	bl	80087b0 <__lshift>
 8007f08:	9b00      	ldr	r3, [sp, #0]
 8007f0a:	3301      	adds	r3, #1
 8007f0c:	9304      	str	r3, [sp, #16]
 8007f0e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007f12:	4413      	add	r3, r2
 8007f14:	9308      	str	r3, [sp, #32]
 8007f16:	9b02      	ldr	r3, [sp, #8]
 8007f18:	f003 0301 	and.w	r3, r3, #1
 8007f1c:	46b8      	mov	r8, r7
 8007f1e:	9306      	str	r3, [sp, #24]
 8007f20:	4607      	mov	r7, r0
 8007f22:	9b04      	ldr	r3, [sp, #16]
 8007f24:	4631      	mov	r1, r6
 8007f26:	3b01      	subs	r3, #1
 8007f28:	4650      	mov	r0, sl
 8007f2a:	9301      	str	r3, [sp, #4]
 8007f2c:	f7ff fa6a 	bl	8007404 <quorem>
 8007f30:	4641      	mov	r1, r8
 8007f32:	9002      	str	r0, [sp, #8]
 8007f34:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007f38:	4650      	mov	r0, sl
 8007f3a:	f000 fca5 	bl	8008888 <__mcmp>
 8007f3e:	463a      	mov	r2, r7
 8007f40:	9005      	str	r0, [sp, #20]
 8007f42:	4631      	mov	r1, r6
 8007f44:	4620      	mov	r0, r4
 8007f46:	f000 fcbb 	bl	80088c0 <__mdiff>
 8007f4a:	68c2      	ldr	r2, [r0, #12]
 8007f4c:	4605      	mov	r5, r0
 8007f4e:	bb02      	cbnz	r2, 8007f92 <_dtoa_r+0xa7a>
 8007f50:	4601      	mov	r1, r0
 8007f52:	4650      	mov	r0, sl
 8007f54:	f000 fc98 	bl	8008888 <__mcmp>
 8007f58:	4602      	mov	r2, r0
 8007f5a:	4629      	mov	r1, r5
 8007f5c:	4620      	mov	r0, r4
 8007f5e:	9209      	str	r2, [sp, #36]	; 0x24
 8007f60:	f000 fa0c 	bl	800837c <_Bfree>
 8007f64:	9b07      	ldr	r3, [sp, #28]
 8007f66:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007f68:	9d04      	ldr	r5, [sp, #16]
 8007f6a:	ea43 0102 	orr.w	r1, r3, r2
 8007f6e:	9b06      	ldr	r3, [sp, #24]
 8007f70:	4319      	orrs	r1, r3
 8007f72:	d110      	bne.n	8007f96 <_dtoa_r+0xa7e>
 8007f74:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007f78:	d029      	beq.n	8007fce <_dtoa_r+0xab6>
 8007f7a:	9b05      	ldr	r3, [sp, #20]
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	dd02      	ble.n	8007f86 <_dtoa_r+0xa6e>
 8007f80:	9b02      	ldr	r3, [sp, #8]
 8007f82:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8007f86:	9b01      	ldr	r3, [sp, #4]
 8007f88:	f883 9000 	strb.w	r9, [r3]
 8007f8c:	e774      	b.n	8007e78 <_dtoa_r+0x960>
 8007f8e:	4638      	mov	r0, r7
 8007f90:	e7ba      	b.n	8007f08 <_dtoa_r+0x9f0>
 8007f92:	2201      	movs	r2, #1
 8007f94:	e7e1      	b.n	8007f5a <_dtoa_r+0xa42>
 8007f96:	9b05      	ldr	r3, [sp, #20]
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	db04      	blt.n	8007fa6 <_dtoa_r+0xa8e>
 8007f9c:	9907      	ldr	r1, [sp, #28]
 8007f9e:	430b      	orrs	r3, r1
 8007fa0:	9906      	ldr	r1, [sp, #24]
 8007fa2:	430b      	orrs	r3, r1
 8007fa4:	d120      	bne.n	8007fe8 <_dtoa_r+0xad0>
 8007fa6:	2a00      	cmp	r2, #0
 8007fa8:	dded      	ble.n	8007f86 <_dtoa_r+0xa6e>
 8007faa:	4651      	mov	r1, sl
 8007fac:	2201      	movs	r2, #1
 8007fae:	4620      	mov	r0, r4
 8007fb0:	f000 fbfe 	bl	80087b0 <__lshift>
 8007fb4:	4631      	mov	r1, r6
 8007fb6:	4682      	mov	sl, r0
 8007fb8:	f000 fc66 	bl	8008888 <__mcmp>
 8007fbc:	2800      	cmp	r0, #0
 8007fbe:	dc03      	bgt.n	8007fc8 <_dtoa_r+0xab0>
 8007fc0:	d1e1      	bne.n	8007f86 <_dtoa_r+0xa6e>
 8007fc2:	f019 0f01 	tst.w	r9, #1
 8007fc6:	d0de      	beq.n	8007f86 <_dtoa_r+0xa6e>
 8007fc8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007fcc:	d1d8      	bne.n	8007f80 <_dtoa_r+0xa68>
 8007fce:	9a01      	ldr	r2, [sp, #4]
 8007fd0:	2339      	movs	r3, #57	; 0x39
 8007fd2:	7013      	strb	r3, [r2, #0]
 8007fd4:	462b      	mov	r3, r5
 8007fd6:	461d      	mov	r5, r3
 8007fd8:	3b01      	subs	r3, #1
 8007fda:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007fde:	2a39      	cmp	r2, #57	; 0x39
 8007fe0:	d06c      	beq.n	80080bc <_dtoa_r+0xba4>
 8007fe2:	3201      	adds	r2, #1
 8007fe4:	701a      	strb	r2, [r3, #0]
 8007fe6:	e747      	b.n	8007e78 <_dtoa_r+0x960>
 8007fe8:	2a00      	cmp	r2, #0
 8007fea:	dd07      	ble.n	8007ffc <_dtoa_r+0xae4>
 8007fec:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007ff0:	d0ed      	beq.n	8007fce <_dtoa_r+0xab6>
 8007ff2:	9a01      	ldr	r2, [sp, #4]
 8007ff4:	f109 0301 	add.w	r3, r9, #1
 8007ff8:	7013      	strb	r3, [r2, #0]
 8007ffa:	e73d      	b.n	8007e78 <_dtoa_r+0x960>
 8007ffc:	9b04      	ldr	r3, [sp, #16]
 8007ffe:	9a08      	ldr	r2, [sp, #32]
 8008000:	f803 9c01 	strb.w	r9, [r3, #-1]
 8008004:	4293      	cmp	r3, r2
 8008006:	d043      	beq.n	8008090 <_dtoa_r+0xb78>
 8008008:	4651      	mov	r1, sl
 800800a:	2300      	movs	r3, #0
 800800c:	220a      	movs	r2, #10
 800800e:	4620      	mov	r0, r4
 8008010:	f000 f9d6 	bl	80083c0 <__multadd>
 8008014:	45b8      	cmp	r8, r7
 8008016:	4682      	mov	sl, r0
 8008018:	f04f 0300 	mov.w	r3, #0
 800801c:	f04f 020a 	mov.w	r2, #10
 8008020:	4641      	mov	r1, r8
 8008022:	4620      	mov	r0, r4
 8008024:	d107      	bne.n	8008036 <_dtoa_r+0xb1e>
 8008026:	f000 f9cb 	bl	80083c0 <__multadd>
 800802a:	4680      	mov	r8, r0
 800802c:	4607      	mov	r7, r0
 800802e:	9b04      	ldr	r3, [sp, #16]
 8008030:	3301      	adds	r3, #1
 8008032:	9304      	str	r3, [sp, #16]
 8008034:	e775      	b.n	8007f22 <_dtoa_r+0xa0a>
 8008036:	f000 f9c3 	bl	80083c0 <__multadd>
 800803a:	4639      	mov	r1, r7
 800803c:	4680      	mov	r8, r0
 800803e:	2300      	movs	r3, #0
 8008040:	220a      	movs	r2, #10
 8008042:	4620      	mov	r0, r4
 8008044:	f000 f9bc 	bl	80083c0 <__multadd>
 8008048:	4607      	mov	r7, r0
 800804a:	e7f0      	b.n	800802e <_dtoa_r+0xb16>
 800804c:	9b04      	ldr	r3, [sp, #16]
 800804e:	9301      	str	r3, [sp, #4]
 8008050:	9d00      	ldr	r5, [sp, #0]
 8008052:	4631      	mov	r1, r6
 8008054:	4650      	mov	r0, sl
 8008056:	f7ff f9d5 	bl	8007404 <quorem>
 800805a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800805e:	9b00      	ldr	r3, [sp, #0]
 8008060:	f805 9b01 	strb.w	r9, [r5], #1
 8008064:	1aea      	subs	r2, r5, r3
 8008066:	9b01      	ldr	r3, [sp, #4]
 8008068:	4293      	cmp	r3, r2
 800806a:	dd07      	ble.n	800807c <_dtoa_r+0xb64>
 800806c:	4651      	mov	r1, sl
 800806e:	2300      	movs	r3, #0
 8008070:	220a      	movs	r2, #10
 8008072:	4620      	mov	r0, r4
 8008074:	f000 f9a4 	bl	80083c0 <__multadd>
 8008078:	4682      	mov	sl, r0
 800807a:	e7ea      	b.n	8008052 <_dtoa_r+0xb3a>
 800807c:	9b01      	ldr	r3, [sp, #4]
 800807e:	2b00      	cmp	r3, #0
 8008080:	bfc8      	it	gt
 8008082:	461d      	movgt	r5, r3
 8008084:	9b00      	ldr	r3, [sp, #0]
 8008086:	bfd8      	it	le
 8008088:	2501      	movle	r5, #1
 800808a:	441d      	add	r5, r3
 800808c:	f04f 0800 	mov.w	r8, #0
 8008090:	4651      	mov	r1, sl
 8008092:	2201      	movs	r2, #1
 8008094:	4620      	mov	r0, r4
 8008096:	f000 fb8b 	bl	80087b0 <__lshift>
 800809a:	4631      	mov	r1, r6
 800809c:	4682      	mov	sl, r0
 800809e:	f000 fbf3 	bl	8008888 <__mcmp>
 80080a2:	2800      	cmp	r0, #0
 80080a4:	dc96      	bgt.n	8007fd4 <_dtoa_r+0xabc>
 80080a6:	d102      	bne.n	80080ae <_dtoa_r+0xb96>
 80080a8:	f019 0f01 	tst.w	r9, #1
 80080ac:	d192      	bne.n	8007fd4 <_dtoa_r+0xabc>
 80080ae:	462b      	mov	r3, r5
 80080b0:	461d      	mov	r5, r3
 80080b2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80080b6:	2a30      	cmp	r2, #48	; 0x30
 80080b8:	d0fa      	beq.n	80080b0 <_dtoa_r+0xb98>
 80080ba:	e6dd      	b.n	8007e78 <_dtoa_r+0x960>
 80080bc:	9a00      	ldr	r2, [sp, #0]
 80080be:	429a      	cmp	r2, r3
 80080c0:	d189      	bne.n	8007fd6 <_dtoa_r+0xabe>
 80080c2:	f10b 0b01 	add.w	fp, fp, #1
 80080c6:	2331      	movs	r3, #49	; 0x31
 80080c8:	e796      	b.n	8007ff8 <_dtoa_r+0xae0>
 80080ca:	4b0a      	ldr	r3, [pc, #40]	; (80080f4 <_dtoa_r+0xbdc>)
 80080cc:	f7ff ba99 	b.w	8007602 <_dtoa_r+0xea>
 80080d0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	f47f aa6d 	bne.w	80075b2 <_dtoa_r+0x9a>
 80080d8:	4b07      	ldr	r3, [pc, #28]	; (80080f8 <_dtoa_r+0xbe0>)
 80080da:	f7ff ba92 	b.w	8007602 <_dtoa_r+0xea>
 80080de:	9b01      	ldr	r3, [sp, #4]
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	dcb5      	bgt.n	8008050 <_dtoa_r+0xb38>
 80080e4:	9b07      	ldr	r3, [sp, #28]
 80080e6:	2b02      	cmp	r3, #2
 80080e8:	f73f aeb1 	bgt.w	8007e4e <_dtoa_r+0x936>
 80080ec:	e7b0      	b.n	8008050 <_dtoa_r+0xb38>
 80080ee:	bf00      	nop
 80080f0:	0800ccdf 	.word	0x0800ccdf
 80080f4:	0800cfc8 	.word	0x0800cfc8
 80080f8:	0800cc63 	.word	0x0800cc63

080080fc <_free_r>:
 80080fc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80080fe:	2900      	cmp	r1, #0
 8008100:	d044      	beq.n	800818c <_free_r+0x90>
 8008102:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008106:	9001      	str	r0, [sp, #4]
 8008108:	2b00      	cmp	r3, #0
 800810a:	f1a1 0404 	sub.w	r4, r1, #4
 800810e:	bfb8      	it	lt
 8008110:	18e4      	addlt	r4, r4, r3
 8008112:	f000 f8e7 	bl	80082e4 <__malloc_lock>
 8008116:	4a1e      	ldr	r2, [pc, #120]	; (8008190 <_free_r+0x94>)
 8008118:	9801      	ldr	r0, [sp, #4]
 800811a:	6813      	ldr	r3, [r2, #0]
 800811c:	b933      	cbnz	r3, 800812c <_free_r+0x30>
 800811e:	6063      	str	r3, [r4, #4]
 8008120:	6014      	str	r4, [r2, #0]
 8008122:	b003      	add	sp, #12
 8008124:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008128:	f000 b8e2 	b.w	80082f0 <__malloc_unlock>
 800812c:	42a3      	cmp	r3, r4
 800812e:	d908      	bls.n	8008142 <_free_r+0x46>
 8008130:	6825      	ldr	r5, [r4, #0]
 8008132:	1961      	adds	r1, r4, r5
 8008134:	428b      	cmp	r3, r1
 8008136:	bf01      	itttt	eq
 8008138:	6819      	ldreq	r1, [r3, #0]
 800813a:	685b      	ldreq	r3, [r3, #4]
 800813c:	1949      	addeq	r1, r1, r5
 800813e:	6021      	streq	r1, [r4, #0]
 8008140:	e7ed      	b.n	800811e <_free_r+0x22>
 8008142:	461a      	mov	r2, r3
 8008144:	685b      	ldr	r3, [r3, #4]
 8008146:	b10b      	cbz	r3, 800814c <_free_r+0x50>
 8008148:	42a3      	cmp	r3, r4
 800814a:	d9fa      	bls.n	8008142 <_free_r+0x46>
 800814c:	6811      	ldr	r1, [r2, #0]
 800814e:	1855      	adds	r5, r2, r1
 8008150:	42a5      	cmp	r5, r4
 8008152:	d10b      	bne.n	800816c <_free_r+0x70>
 8008154:	6824      	ldr	r4, [r4, #0]
 8008156:	4421      	add	r1, r4
 8008158:	1854      	adds	r4, r2, r1
 800815a:	42a3      	cmp	r3, r4
 800815c:	6011      	str	r1, [r2, #0]
 800815e:	d1e0      	bne.n	8008122 <_free_r+0x26>
 8008160:	681c      	ldr	r4, [r3, #0]
 8008162:	685b      	ldr	r3, [r3, #4]
 8008164:	6053      	str	r3, [r2, #4]
 8008166:	440c      	add	r4, r1
 8008168:	6014      	str	r4, [r2, #0]
 800816a:	e7da      	b.n	8008122 <_free_r+0x26>
 800816c:	d902      	bls.n	8008174 <_free_r+0x78>
 800816e:	230c      	movs	r3, #12
 8008170:	6003      	str	r3, [r0, #0]
 8008172:	e7d6      	b.n	8008122 <_free_r+0x26>
 8008174:	6825      	ldr	r5, [r4, #0]
 8008176:	1961      	adds	r1, r4, r5
 8008178:	428b      	cmp	r3, r1
 800817a:	bf04      	itt	eq
 800817c:	6819      	ldreq	r1, [r3, #0]
 800817e:	685b      	ldreq	r3, [r3, #4]
 8008180:	6063      	str	r3, [r4, #4]
 8008182:	bf04      	itt	eq
 8008184:	1949      	addeq	r1, r1, r5
 8008186:	6021      	streq	r1, [r4, #0]
 8008188:	6054      	str	r4, [r2, #4]
 800818a:	e7ca      	b.n	8008122 <_free_r+0x26>
 800818c:	b003      	add	sp, #12
 800818e:	bd30      	pop	{r4, r5, pc}
 8008190:	20000654 	.word	0x20000654

08008194 <malloc>:
 8008194:	4b02      	ldr	r3, [pc, #8]	; (80081a0 <malloc+0xc>)
 8008196:	4601      	mov	r1, r0
 8008198:	6818      	ldr	r0, [r3, #0]
 800819a:	f000 b823 	b.w	80081e4 <_malloc_r>
 800819e:	bf00      	nop
 80081a0:	20000064 	.word	0x20000064

080081a4 <sbrk_aligned>:
 80081a4:	b570      	push	{r4, r5, r6, lr}
 80081a6:	4e0e      	ldr	r6, [pc, #56]	; (80081e0 <sbrk_aligned+0x3c>)
 80081a8:	460c      	mov	r4, r1
 80081aa:	6831      	ldr	r1, [r6, #0]
 80081ac:	4605      	mov	r5, r0
 80081ae:	b911      	cbnz	r1, 80081b6 <sbrk_aligned+0x12>
 80081b0:	f002 f9ae 	bl	800a510 <_sbrk_r>
 80081b4:	6030      	str	r0, [r6, #0]
 80081b6:	4621      	mov	r1, r4
 80081b8:	4628      	mov	r0, r5
 80081ba:	f002 f9a9 	bl	800a510 <_sbrk_r>
 80081be:	1c43      	adds	r3, r0, #1
 80081c0:	d00a      	beq.n	80081d8 <sbrk_aligned+0x34>
 80081c2:	1cc4      	adds	r4, r0, #3
 80081c4:	f024 0403 	bic.w	r4, r4, #3
 80081c8:	42a0      	cmp	r0, r4
 80081ca:	d007      	beq.n	80081dc <sbrk_aligned+0x38>
 80081cc:	1a21      	subs	r1, r4, r0
 80081ce:	4628      	mov	r0, r5
 80081d0:	f002 f99e 	bl	800a510 <_sbrk_r>
 80081d4:	3001      	adds	r0, #1
 80081d6:	d101      	bne.n	80081dc <sbrk_aligned+0x38>
 80081d8:	f04f 34ff 	mov.w	r4, #4294967295
 80081dc:	4620      	mov	r0, r4
 80081de:	bd70      	pop	{r4, r5, r6, pc}
 80081e0:	20000658 	.word	0x20000658

080081e4 <_malloc_r>:
 80081e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80081e8:	1ccd      	adds	r5, r1, #3
 80081ea:	f025 0503 	bic.w	r5, r5, #3
 80081ee:	3508      	adds	r5, #8
 80081f0:	2d0c      	cmp	r5, #12
 80081f2:	bf38      	it	cc
 80081f4:	250c      	movcc	r5, #12
 80081f6:	2d00      	cmp	r5, #0
 80081f8:	4607      	mov	r7, r0
 80081fa:	db01      	blt.n	8008200 <_malloc_r+0x1c>
 80081fc:	42a9      	cmp	r1, r5
 80081fe:	d905      	bls.n	800820c <_malloc_r+0x28>
 8008200:	230c      	movs	r3, #12
 8008202:	603b      	str	r3, [r7, #0]
 8008204:	2600      	movs	r6, #0
 8008206:	4630      	mov	r0, r6
 8008208:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800820c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80082e0 <_malloc_r+0xfc>
 8008210:	f000 f868 	bl	80082e4 <__malloc_lock>
 8008214:	f8d8 3000 	ldr.w	r3, [r8]
 8008218:	461c      	mov	r4, r3
 800821a:	bb5c      	cbnz	r4, 8008274 <_malloc_r+0x90>
 800821c:	4629      	mov	r1, r5
 800821e:	4638      	mov	r0, r7
 8008220:	f7ff ffc0 	bl	80081a4 <sbrk_aligned>
 8008224:	1c43      	adds	r3, r0, #1
 8008226:	4604      	mov	r4, r0
 8008228:	d155      	bne.n	80082d6 <_malloc_r+0xf2>
 800822a:	f8d8 4000 	ldr.w	r4, [r8]
 800822e:	4626      	mov	r6, r4
 8008230:	2e00      	cmp	r6, #0
 8008232:	d145      	bne.n	80082c0 <_malloc_r+0xdc>
 8008234:	2c00      	cmp	r4, #0
 8008236:	d048      	beq.n	80082ca <_malloc_r+0xe6>
 8008238:	6823      	ldr	r3, [r4, #0]
 800823a:	4631      	mov	r1, r6
 800823c:	4638      	mov	r0, r7
 800823e:	eb04 0903 	add.w	r9, r4, r3
 8008242:	f002 f965 	bl	800a510 <_sbrk_r>
 8008246:	4581      	cmp	r9, r0
 8008248:	d13f      	bne.n	80082ca <_malloc_r+0xe6>
 800824a:	6821      	ldr	r1, [r4, #0]
 800824c:	1a6d      	subs	r5, r5, r1
 800824e:	4629      	mov	r1, r5
 8008250:	4638      	mov	r0, r7
 8008252:	f7ff ffa7 	bl	80081a4 <sbrk_aligned>
 8008256:	3001      	adds	r0, #1
 8008258:	d037      	beq.n	80082ca <_malloc_r+0xe6>
 800825a:	6823      	ldr	r3, [r4, #0]
 800825c:	442b      	add	r3, r5
 800825e:	6023      	str	r3, [r4, #0]
 8008260:	f8d8 3000 	ldr.w	r3, [r8]
 8008264:	2b00      	cmp	r3, #0
 8008266:	d038      	beq.n	80082da <_malloc_r+0xf6>
 8008268:	685a      	ldr	r2, [r3, #4]
 800826a:	42a2      	cmp	r2, r4
 800826c:	d12b      	bne.n	80082c6 <_malloc_r+0xe2>
 800826e:	2200      	movs	r2, #0
 8008270:	605a      	str	r2, [r3, #4]
 8008272:	e00f      	b.n	8008294 <_malloc_r+0xb0>
 8008274:	6822      	ldr	r2, [r4, #0]
 8008276:	1b52      	subs	r2, r2, r5
 8008278:	d41f      	bmi.n	80082ba <_malloc_r+0xd6>
 800827a:	2a0b      	cmp	r2, #11
 800827c:	d917      	bls.n	80082ae <_malloc_r+0xca>
 800827e:	1961      	adds	r1, r4, r5
 8008280:	42a3      	cmp	r3, r4
 8008282:	6025      	str	r5, [r4, #0]
 8008284:	bf18      	it	ne
 8008286:	6059      	strne	r1, [r3, #4]
 8008288:	6863      	ldr	r3, [r4, #4]
 800828a:	bf08      	it	eq
 800828c:	f8c8 1000 	streq.w	r1, [r8]
 8008290:	5162      	str	r2, [r4, r5]
 8008292:	604b      	str	r3, [r1, #4]
 8008294:	4638      	mov	r0, r7
 8008296:	f104 060b 	add.w	r6, r4, #11
 800829a:	f000 f829 	bl	80082f0 <__malloc_unlock>
 800829e:	f026 0607 	bic.w	r6, r6, #7
 80082a2:	1d23      	adds	r3, r4, #4
 80082a4:	1af2      	subs	r2, r6, r3
 80082a6:	d0ae      	beq.n	8008206 <_malloc_r+0x22>
 80082a8:	1b9b      	subs	r3, r3, r6
 80082aa:	50a3      	str	r3, [r4, r2]
 80082ac:	e7ab      	b.n	8008206 <_malloc_r+0x22>
 80082ae:	42a3      	cmp	r3, r4
 80082b0:	6862      	ldr	r2, [r4, #4]
 80082b2:	d1dd      	bne.n	8008270 <_malloc_r+0x8c>
 80082b4:	f8c8 2000 	str.w	r2, [r8]
 80082b8:	e7ec      	b.n	8008294 <_malloc_r+0xb0>
 80082ba:	4623      	mov	r3, r4
 80082bc:	6864      	ldr	r4, [r4, #4]
 80082be:	e7ac      	b.n	800821a <_malloc_r+0x36>
 80082c0:	4634      	mov	r4, r6
 80082c2:	6876      	ldr	r6, [r6, #4]
 80082c4:	e7b4      	b.n	8008230 <_malloc_r+0x4c>
 80082c6:	4613      	mov	r3, r2
 80082c8:	e7cc      	b.n	8008264 <_malloc_r+0x80>
 80082ca:	230c      	movs	r3, #12
 80082cc:	603b      	str	r3, [r7, #0]
 80082ce:	4638      	mov	r0, r7
 80082d0:	f000 f80e 	bl	80082f0 <__malloc_unlock>
 80082d4:	e797      	b.n	8008206 <_malloc_r+0x22>
 80082d6:	6025      	str	r5, [r4, #0]
 80082d8:	e7dc      	b.n	8008294 <_malloc_r+0xb0>
 80082da:	605b      	str	r3, [r3, #4]
 80082dc:	deff      	udf	#255	; 0xff
 80082de:	bf00      	nop
 80082e0:	20000654 	.word	0x20000654

080082e4 <__malloc_lock>:
 80082e4:	4801      	ldr	r0, [pc, #4]	; (80082ec <__malloc_lock+0x8>)
 80082e6:	f7ff b87c 	b.w	80073e2 <__retarget_lock_acquire_recursive>
 80082ea:	bf00      	nop
 80082ec:	20000650 	.word	0x20000650

080082f0 <__malloc_unlock>:
 80082f0:	4801      	ldr	r0, [pc, #4]	; (80082f8 <__malloc_unlock+0x8>)
 80082f2:	f7ff b877 	b.w	80073e4 <__retarget_lock_release_recursive>
 80082f6:	bf00      	nop
 80082f8:	20000650 	.word	0x20000650

080082fc <_Balloc>:
 80082fc:	b570      	push	{r4, r5, r6, lr}
 80082fe:	69c6      	ldr	r6, [r0, #28]
 8008300:	4604      	mov	r4, r0
 8008302:	460d      	mov	r5, r1
 8008304:	b976      	cbnz	r6, 8008324 <_Balloc+0x28>
 8008306:	2010      	movs	r0, #16
 8008308:	f7ff ff44 	bl	8008194 <malloc>
 800830c:	4602      	mov	r2, r0
 800830e:	61e0      	str	r0, [r4, #28]
 8008310:	b920      	cbnz	r0, 800831c <_Balloc+0x20>
 8008312:	4b18      	ldr	r3, [pc, #96]	; (8008374 <_Balloc+0x78>)
 8008314:	4818      	ldr	r0, [pc, #96]	; (8008378 <_Balloc+0x7c>)
 8008316:	216b      	movs	r1, #107	; 0x6b
 8008318:	f002 f922 	bl	800a560 <__assert_func>
 800831c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008320:	6006      	str	r6, [r0, #0]
 8008322:	60c6      	str	r6, [r0, #12]
 8008324:	69e6      	ldr	r6, [r4, #28]
 8008326:	68f3      	ldr	r3, [r6, #12]
 8008328:	b183      	cbz	r3, 800834c <_Balloc+0x50>
 800832a:	69e3      	ldr	r3, [r4, #28]
 800832c:	68db      	ldr	r3, [r3, #12]
 800832e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008332:	b9b8      	cbnz	r0, 8008364 <_Balloc+0x68>
 8008334:	2101      	movs	r1, #1
 8008336:	fa01 f605 	lsl.w	r6, r1, r5
 800833a:	1d72      	adds	r2, r6, #5
 800833c:	0092      	lsls	r2, r2, #2
 800833e:	4620      	mov	r0, r4
 8008340:	f002 f92c 	bl	800a59c <_calloc_r>
 8008344:	b160      	cbz	r0, 8008360 <_Balloc+0x64>
 8008346:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800834a:	e00e      	b.n	800836a <_Balloc+0x6e>
 800834c:	2221      	movs	r2, #33	; 0x21
 800834e:	2104      	movs	r1, #4
 8008350:	4620      	mov	r0, r4
 8008352:	f002 f923 	bl	800a59c <_calloc_r>
 8008356:	69e3      	ldr	r3, [r4, #28]
 8008358:	60f0      	str	r0, [r6, #12]
 800835a:	68db      	ldr	r3, [r3, #12]
 800835c:	2b00      	cmp	r3, #0
 800835e:	d1e4      	bne.n	800832a <_Balloc+0x2e>
 8008360:	2000      	movs	r0, #0
 8008362:	bd70      	pop	{r4, r5, r6, pc}
 8008364:	6802      	ldr	r2, [r0, #0]
 8008366:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800836a:	2300      	movs	r3, #0
 800836c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008370:	e7f7      	b.n	8008362 <_Balloc+0x66>
 8008372:	bf00      	nop
 8008374:	0800cc70 	.word	0x0800cc70
 8008378:	0800ccf0 	.word	0x0800ccf0

0800837c <_Bfree>:
 800837c:	b570      	push	{r4, r5, r6, lr}
 800837e:	69c6      	ldr	r6, [r0, #28]
 8008380:	4605      	mov	r5, r0
 8008382:	460c      	mov	r4, r1
 8008384:	b976      	cbnz	r6, 80083a4 <_Bfree+0x28>
 8008386:	2010      	movs	r0, #16
 8008388:	f7ff ff04 	bl	8008194 <malloc>
 800838c:	4602      	mov	r2, r0
 800838e:	61e8      	str	r0, [r5, #28]
 8008390:	b920      	cbnz	r0, 800839c <_Bfree+0x20>
 8008392:	4b09      	ldr	r3, [pc, #36]	; (80083b8 <_Bfree+0x3c>)
 8008394:	4809      	ldr	r0, [pc, #36]	; (80083bc <_Bfree+0x40>)
 8008396:	218f      	movs	r1, #143	; 0x8f
 8008398:	f002 f8e2 	bl	800a560 <__assert_func>
 800839c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80083a0:	6006      	str	r6, [r0, #0]
 80083a2:	60c6      	str	r6, [r0, #12]
 80083a4:	b13c      	cbz	r4, 80083b6 <_Bfree+0x3a>
 80083a6:	69eb      	ldr	r3, [r5, #28]
 80083a8:	6862      	ldr	r2, [r4, #4]
 80083aa:	68db      	ldr	r3, [r3, #12]
 80083ac:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80083b0:	6021      	str	r1, [r4, #0]
 80083b2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80083b6:	bd70      	pop	{r4, r5, r6, pc}
 80083b8:	0800cc70 	.word	0x0800cc70
 80083bc:	0800ccf0 	.word	0x0800ccf0

080083c0 <__multadd>:
 80083c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80083c4:	690d      	ldr	r5, [r1, #16]
 80083c6:	4607      	mov	r7, r0
 80083c8:	460c      	mov	r4, r1
 80083ca:	461e      	mov	r6, r3
 80083cc:	f101 0c14 	add.w	ip, r1, #20
 80083d0:	2000      	movs	r0, #0
 80083d2:	f8dc 3000 	ldr.w	r3, [ip]
 80083d6:	b299      	uxth	r1, r3
 80083d8:	fb02 6101 	mla	r1, r2, r1, r6
 80083dc:	0c1e      	lsrs	r6, r3, #16
 80083de:	0c0b      	lsrs	r3, r1, #16
 80083e0:	fb02 3306 	mla	r3, r2, r6, r3
 80083e4:	b289      	uxth	r1, r1
 80083e6:	3001      	adds	r0, #1
 80083e8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80083ec:	4285      	cmp	r5, r0
 80083ee:	f84c 1b04 	str.w	r1, [ip], #4
 80083f2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80083f6:	dcec      	bgt.n	80083d2 <__multadd+0x12>
 80083f8:	b30e      	cbz	r6, 800843e <__multadd+0x7e>
 80083fa:	68a3      	ldr	r3, [r4, #8]
 80083fc:	42ab      	cmp	r3, r5
 80083fe:	dc19      	bgt.n	8008434 <__multadd+0x74>
 8008400:	6861      	ldr	r1, [r4, #4]
 8008402:	4638      	mov	r0, r7
 8008404:	3101      	adds	r1, #1
 8008406:	f7ff ff79 	bl	80082fc <_Balloc>
 800840a:	4680      	mov	r8, r0
 800840c:	b928      	cbnz	r0, 800841a <__multadd+0x5a>
 800840e:	4602      	mov	r2, r0
 8008410:	4b0c      	ldr	r3, [pc, #48]	; (8008444 <__multadd+0x84>)
 8008412:	480d      	ldr	r0, [pc, #52]	; (8008448 <__multadd+0x88>)
 8008414:	21ba      	movs	r1, #186	; 0xba
 8008416:	f002 f8a3 	bl	800a560 <__assert_func>
 800841a:	6922      	ldr	r2, [r4, #16]
 800841c:	3202      	adds	r2, #2
 800841e:	f104 010c 	add.w	r1, r4, #12
 8008422:	0092      	lsls	r2, r2, #2
 8008424:	300c      	adds	r0, #12
 8008426:	f002 f883 	bl	800a530 <memcpy>
 800842a:	4621      	mov	r1, r4
 800842c:	4638      	mov	r0, r7
 800842e:	f7ff ffa5 	bl	800837c <_Bfree>
 8008432:	4644      	mov	r4, r8
 8008434:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008438:	3501      	adds	r5, #1
 800843a:	615e      	str	r6, [r3, #20]
 800843c:	6125      	str	r5, [r4, #16]
 800843e:	4620      	mov	r0, r4
 8008440:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008444:	0800ccdf 	.word	0x0800ccdf
 8008448:	0800ccf0 	.word	0x0800ccf0

0800844c <__s2b>:
 800844c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008450:	460c      	mov	r4, r1
 8008452:	4615      	mov	r5, r2
 8008454:	461f      	mov	r7, r3
 8008456:	2209      	movs	r2, #9
 8008458:	3308      	adds	r3, #8
 800845a:	4606      	mov	r6, r0
 800845c:	fb93 f3f2 	sdiv	r3, r3, r2
 8008460:	2100      	movs	r1, #0
 8008462:	2201      	movs	r2, #1
 8008464:	429a      	cmp	r2, r3
 8008466:	db09      	blt.n	800847c <__s2b+0x30>
 8008468:	4630      	mov	r0, r6
 800846a:	f7ff ff47 	bl	80082fc <_Balloc>
 800846e:	b940      	cbnz	r0, 8008482 <__s2b+0x36>
 8008470:	4602      	mov	r2, r0
 8008472:	4b19      	ldr	r3, [pc, #100]	; (80084d8 <__s2b+0x8c>)
 8008474:	4819      	ldr	r0, [pc, #100]	; (80084dc <__s2b+0x90>)
 8008476:	21d3      	movs	r1, #211	; 0xd3
 8008478:	f002 f872 	bl	800a560 <__assert_func>
 800847c:	0052      	lsls	r2, r2, #1
 800847e:	3101      	adds	r1, #1
 8008480:	e7f0      	b.n	8008464 <__s2b+0x18>
 8008482:	9b08      	ldr	r3, [sp, #32]
 8008484:	6143      	str	r3, [r0, #20]
 8008486:	2d09      	cmp	r5, #9
 8008488:	f04f 0301 	mov.w	r3, #1
 800848c:	6103      	str	r3, [r0, #16]
 800848e:	dd16      	ble.n	80084be <__s2b+0x72>
 8008490:	f104 0909 	add.w	r9, r4, #9
 8008494:	46c8      	mov	r8, r9
 8008496:	442c      	add	r4, r5
 8008498:	f818 3b01 	ldrb.w	r3, [r8], #1
 800849c:	4601      	mov	r1, r0
 800849e:	3b30      	subs	r3, #48	; 0x30
 80084a0:	220a      	movs	r2, #10
 80084a2:	4630      	mov	r0, r6
 80084a4:	f7ff ff8c 	bl	80083c0 <__multadd>
 80084a8:	45a0      	cmp	r8, r4
 80084aa:	d1f5      	bne.n	8008498 <__s2b+0x4c>
 80084ac:	f1a5 0408 	sub.w	r4, r5, #8
 80084b0:	444c      	add	r4, r9
 80084b2:	1b2d      	subs	r5, r5, r4
 80084b4:	1963      	adds	r3, r4, r5
 80084b6:	42bb      	cmp	r3, r7
 80084b8:	db04      	blt.n	80084c4 <__s2b+0x78>
 80084ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80084be:	340a      	adds	r4, #10
 80084c0:	2509      	movs	r5, #9
 80084c2:	e7f6      	b.n	80084b2 <__s2b+0x66>
 80084c4:	f814 3b01 	ldrb.w	r3, [r4], #1
 80084c8:	4601      	mov	r1, r0
 80084ca:	3b30      	subs	r3, #48	; 0x30
 80084cc:	220a      	movs	r2, #10
 80084ce:	4630      	mov	r0, r6
 80084d0:	f7ff ff76 	bl	80083c0 <__multadd>
 80084d4:	e7ee      	b.n	80084b4 <__s2b+0x68>
 80084d6:	bf00      	nop
 80084d8:	0800ccdf 	.word	0x0800ccdf
 80084dc:	0800ccf0 	.word	0x0800ccf0

080084e0 <__hi0bits>:
 80084e0:	0c03      	lsrs	r3, r0, #16
 80084e2:	041b      	lsls	r3, r3, #16
 80084e4:	b9d3      	cbnz	r3, 800851c <__hi0bits+0x3c>
 80084e6:	0400      	lsls	r0, r0, #16
 80084e8:	2310      	movs	r3, #16
 80084ea:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80084ee:	bf04      	itt	eq
 80084f0:	0200      	lsleq	r0, r0, #8
 80084f2:	3308      	addeq	r3, #8
 80084f4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80084f8:	bf04      	itt	eq
 80084fa:	0100      	lsleq	r0, r0, #4
 80084fc:	3304      	addeq	r3, #4
 80084fe:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008502:	bf04      	itt	eq
 8008504:	0080      	lsleq	r0, r0, #2
 8008506:	3302      	addeq	r3, #2
 8008508:	2800      	cmp	r0, #0
 800850a:	db05      	blt.n	8008518 <__hi0bits+0x38>
 800850c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008510:	f103 0301 	add.w	r3, r3, #1
 8008514:	bf08      	it	eq
 8008516:	2320      	moveq	r3, #32
 8008518:	4618      	mov	r0, r3
 800851a:	4770      	bx	lr
 800851c:	2300      	movs	r3, #0
 800851e:	e7e4      	b.n	80084ea <__hi0bits+0xa>

08008520 <__lo0bits>:
 8008520:	6803      	ldr	r3, [r0, #0]
 8008522:	f013 0207 	ands.w	r2, r3, #7
 8008526:	d00c      	beq.n	8008542 <__lo0bits+0x22>
 8008528:	07d9      	lsls	r1, r3, #31
 800852a:	d422      	bmi.n	8008572 <__lo0bits+0x52>
 800852c:	079a      	lsls	r2, r3, #30
 800852e:	bf49      	itett	mi
 8008530:	085b      	lsrmi	r3, r3, #1
 8008532:	089b      	lsrpl	r3, r3, #2
 8008534:	6003      	strmi	r3, [r0, #0]
 8008536:	2201      	movmi	r2, #1
 8008538:	bf5c      	itt	pl
 800853a:	6003      	strpl	r3, [r0, #0]
 800853c:	2202      	movpl	r2, #2
 800853e:	4610      	mov	r0, r2
 8008540:	4770      	bx	lr
 8008542:	b299      	uxth	r1, r3
 8008544:	b909      	cbnz	r1, 800854a <__lo0bits+0x2a>
 8008546:	0c1b      	lsrs	r3, r3, #16
 8008548:	2210      	movs	r2, #16
 800854a:	b2d9      	uxtb	r1, r3
 800854c:	b909      	cbnz	r1, 8008552 <__lo0bits+0x32>
 800854e:	3208      	adds	r2, #8
 8008550:	0a1b      	lsrs	r3, r3, #8
 8008552:	0719      	lsls	r1, r3, #28
 8008554:	bf04      	itt	eq
 8008556:	091b      	lsreq	r3, r3, #4
 8008558:	3204      	addeq	r2, #4
 800855a:	0799      	lsls	r1, r3, #30
 800855c:	bf04      	itt	eq
 800855e:	089b      	lsreq	r3, r3, #2
 8008560:	3202      	addeq	r2, #2
 8008562:	07d9      	lsls	r1, r3, #31
 8008564:	d403      	bmi.n	800856e <__lo0bits+0x4e>
 8008566:	085b      	lsrs	r3, r3, #1
 8008568:	f102 0201 	add.w	r2, r2, #1
 800856c:	d003      	beq.n	8008576 <__lo0bits+0x56>
 800856e:	6003      	str	r3, [r0, #0]
 8008570:	e7e5      	b.n	800853e <__lo0bits+0x1e>
 8008572:	2200      	movs	r2, #0
 8008574:	e7e3      	b.n	800853e <__lo0bits+0x1e>
 8008576:	2220      	movs	r2, #32
 8008578:	e7e1      	b.n	800853e <__lo0bits+0x1e>
	...

0800857c <__i2b>:
 800857c:	b510      	push	{r4, lr}
 800857e:	460c      	mov	r4, r1
 8008580:	2101      	movs	r1, #1
 8008582:	f7ff febb 	bl	80082fc <_Balloc>
 8008586:	4602      	mov	r2, r0
 8008588:	b928      	cbnz	r0, 8008596 <__i2b+0x1a>
 800858a:	4b05      	ldr	r3, [pc, #20]	; (80085a0 <__i2b+0x24>)
 800858c:	4805      	ldr	r0, [pc, #20]	; (80085a4 <__i2b+0x28>)
 800858e:	f240 1145 	movw	r1, #325	; 0x145
 8008592:	f001 ffe5 	bl	800a560 <__assert_func>
 8008596:	2301      	movs	r3, #1
 8008598:	6144      	str	r4, [r0, #20]
 800859a:	6103      	str	r3, [r0, #16]
 800859c:	bd10      	pop	{r4, pc}
 800859e:	bf00      	nop
 80085a0:	0800ccdf 	.word	0x0800ccdf
 80085a4:	0800ccf0 	.word	0x0800ccf0

080085a8 <__multiply>:
 80085a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085ac:	4691      	mov	r9, r2
 80085ae:	690a      	ldr	r2, [r1, #16]
 80085b0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80085b4:	429a      	cmp	r2, r3
 80085b6:	bfb8      	it	lt
 80085b8:	460b      	movlt	r3, r1
 80085ba:	460c      	mov	r4, r1
 80085bc:	bfbc      	itt	lt
 80085be:	464c      	movlt	r4, r9
 80085c0:	4699      	movlt	r9, r3
 80085c2:	6927      	ldr	r7, [r4, #16]
 80085c4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80085c8:	68a3      	ldr	r3, [r4, #8]
 80085ca:	6861      	ldr	r1, [r4, #4]
 80085cc:	eb07 060a 	add.w	r6, r7, sl
 80085d0:	42b3      	cmp	r3, r6
 80085d2:	b085      	sub	sp, #20
 80085d4:	bfb8      	it	lt
 80085d6:	3101      	addlt	r1, #1
 80085d8:	f7ff fe90 	bl	80082fc <_Balloc>
 80085dc:	b930      	cbnz	r0, 80085ec <__multiply+0x44>
 80085de:	4602      	mov	r2, r0
 80085e0:	4b44      	ldr	r3, [pc, #272]	; (80086f4 <__multiply+0x14c>)
 80085e2:	4845      	ldr	r0, [pc, #276]	; (80086f8 <__multiply+0x150>)
 80085e4:	f44f 71b1 	mov.w	r1, #354	; 0x162
 80085e8:	f001 ffba 	bl	800a560 <__assert_func>
 80085ec:	f100 0514 	add.w	r5, r0, #20
 80085f0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80085f4:	462b      	mov	r3, r5
 80085f6:	2200      	movs	r2, #0
 80085f8:	4543      	cmp	r3, r8
 80085fa:	d321      	bcc.n	8008640 <__multiply+0x98>
 80085fc:	f104 0314 	add.w	r3, r4, #20
 8008600:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008604:	f109 0314 	add.w	r3, r9, #20
 8008608:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800860c:	9202      	str	r2, [sp, #8]
 800860e:	1b3a      	subs	r2, r7, r4
 8008610:	3a15      	subs	r2, #21
 8008612:	f022 0203 	bic.w	r2, r2, #3
 8008616:	3204      	adds	r2, #4
 8008618:	f104 0115 	add.w	r1, r4, #21
 800861c:	428f      	cmp	r7, r1
 800861e:	bf38      	it	cc
 8008620:	2204      	movcc	r2, #4
 8008622:	9201      	str	r2, [sp, #4]
 8008624:	9a02      	ldr	r2, [sp, #8]
 8008626:	9303      	str	r3, [sp, #12]
 8008628:	429a      	cmp	r2, r3
 800862a:	d80c      	bhi.n	8008646 <__multiply+0x9e>
 800862c:	2e00      	cmp	r6, #0
 800862e:	dd03      	ble.n	8008638 <__multiply+0x90>
 8008630:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008634:	2b00      	cmp	r3, #0
 8008636:	d05b      	beq.n	80086f0 <__multiply+0x148>
 8008638:	6106      	str	r6, [r0, #16]
 800863a:	b005      	add	sp, #20
 800863c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008640:	f843 2b04 	str.w	r2, [r3], #4
 8008644:	e7d8      	b.n	80085f8 <__multiply+0x50>
 8008646:	f8b3 a000 	ldrh.w	sl, [r3]
 800864a:	f1ba 0f00 	cmp.w	sl, #0
 800864e:	d024      	beq.n	800869a <__multiply+0xf2>
 8008650:	f104 0e14 	add.w	lr, r4, #20
 8008654:	46a9      	mov	r9, r5
 8008656:	f04f 0c00 	mov.w	ip, #0
 800865a:	f85e 2b04 	ldr.w	r2, [lr], #4
 800865e:	f8d9 1000 	ldr.w	r1, [r9]
 8008662:	fa1f fb82 	uxth.w	fp, r2
 8008666:	b289      	uxth	r1, r1
 8008668:	fb0a 110b 	mla	r1, sl, fp, r1
 800866c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8008670:	f8d9 2000 	ldr.w	r2, [r9]
 8008674:	4461      	add	r1, ip
 8008676:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800867a:	fb0a c20b 	mla	r2, sl, fp, ip
 800867e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008682:	b289      	uxth	r1, r1
 8008684:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008688:	4577      	cmp	r7, lr
 800868a:	f849 1b04 	str.w	r1, [r9], #4
 800868e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008692:	d8e2      	bhi.n	800865a <__multiply+0xb2>
 8008694:	9a01      	ldr	r2, [sp, #4]
 8008696:	f845 c002 	str.w	ip, [r5, r2]
 800869a:	9a03      	ldr	r2, [sp, #12]
 800869c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80086a0:	3304      	adds	r3, #4
 80086a2:	f1b9 0f00 	cmp.w	r9, #0
 80086a6:	d021      	beq.n	80086ec <__multiply+0x144>
 80086a8:	6829      	ldr	r1, [r5, #0]
 80086aa:	f104 0c14 	add.w	ip, r4, #20
 80086ae:	46ae      	mov	lr, r5
 80086b0:	f04f 0a00 	mov.w	sl, #0
 80086b4:	f8bc b000 	ldrh.w	fp, [ip]
 80086b8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80086bc:	fb09 220b 	mla	r2, r9, fp, r2
 80086c0:	4452      	add	r2, sl
 80086c2:	b289      	uxth	r1, r1
 80086c4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80086c8:	f84e 1b04 	str.w	r1, [lr], #4
 80086cc:	f85c 1b04 	ldr.w	r1, [ip], #4
 80086d0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80086d4:	f8be 1000 	ldrh.w	r1, [lr]
 80086d8:	fb09 110a 	mla	r1, r9, sl, r1
 80086dc:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 80086e0:	4567      	cmp	r7, ip
 80086e2:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80086e6:	d8e5      	bhi.n	80086b4 <__multiply+0x10c>
 80086e8:	9a01      	ldr	r2, [sp, #4]
 80086ea:	50a9      	str	r1, [r5, r2]
 80086ec:	3504      	adds	r5, #4
 80086ee:	e799      	b.n	8008624 <__multiply+0x7c>
 80086f0:	3e01      	subs	r6, #1
 80086f2:	e79b      	b.n	800862c <__multiply+0x84>
 80086f4:	0800ccdf 	.word	0x0800ccdf
 80086f8:	0800ccf0 	.word	0x0800ccf0

080086fc <__pow5mult>:
 80086fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008700:	4615      	mov	r5, r2
 8008702:	f012 0203 	ands.w	r2, r2, #3
 8008706:	4606      	mov	r6, r0
 8008708:	460f      	mov	r7, r1
 800870a:	d007      	beq.n	800871c <__pow5mult+0x20>
 800870c:	4c25      	ldr	r4, [pc, #148]	; (80087a4 <__pow5mult+0xa8>)
 800870e:	3a01      	subs	r2, #1
 8008710:	2300      	movs	r3, #0
 8008712:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008716:	f7ff fe53 	bl	80083c0 <__multadd>
 800871a:	4607      	mov	r7, r0
 800871c:	10ad      	asrs	r5, r5, #2
 800871e:	d03d      	beq.n	800879c <__pow5mult+0xa0>
 8008720:	69f4      	ldr	r4, [r6, #28]
 8008722:	b97c      	cbnz	r4, 8008744 <__pow5mult+0x48>
 8008724:	2010      	movs	r0, #16
 8008726:	f7ff fd35 	bl	8008194 <malloc>
 800872a:	4602      	mov	r2, r0
 800872c:	61f0      	str	r0, [r6, #28]
 800872e:	b928      	cbnz	r0, 800873c <__pow5mult+0x40>
 8008730:	4b1d      	ldr	r3, [pc, #116]	; (80087a8 <__pow5mult+0xac>)
 8008732:	481e      	ldr	r0, [pc, #120]	; (80087ac <__pow5mult+0xb0>)
 8008734:	f240 11b3 	movw	r1, #435	; 0x1b3
 8008738:	f001 ff12 	bl	800a560 <__assert_func>
 800873c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008740:	6004      	str	r4, [r0, #0]
 8008742:	60c4      	str	r4, [r0, #12]
 8008744:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8008748:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800874c:	b94c      	cbnz	r4, 8008762 <__pow5mult+0x66>
 800874e:	f240 2171 	movw	r1, #625	; 0x271
 8008752:	4630      	mov	r0, r6
 8008754:	f7ff ff12 	bl	800857c <__i2b>
 8008758:	2300      	movs	r3, #0
 800875a:	f8c8 0008 	str.w	r0, [r8, #8]
 800875e:	4604      	mov	r4, r0
 8008760:	6003      	str	r3, [r0, #0]
 8008762:	f04f 0900 	mov.w	r9, #0
 8008766:	07eb      	lsls	r3, r5, #31
 8008768:	d50a      	bpl.n	8008780 <__pow5mult+0x84>
 800876a:	4639      	mov	r1, r7
 800876c:	4622      	mov	r2, r4
 800876e:	4630      	mov	r0, r6
 8008770:	f7ff ff1a 	bl	80085a8 <__multiply>
 8008774:	4639      	mov	r1, r7
 8008776:	4680      	mov	r8, r0
 8008778:	4630      	mov	r0, r6
 800877a:	f7ff fdff 	bl	800837c <_Bfree>
 800877e:	4647      	mov	r7, r8
 8008780:	106d      	asrs	r5, r5, #1
 8008782:	d00b      	beq.n	800879c <__pow5mult+0xa0>
 8008784:	6820      	ldr	r0, [r4, #0]
 8008786:	b938      	cbnz	r0, 8008798 <__pow5mult+0x9c>
 8008788:	4622      	mov	r2, r4
 800878a:	4621      	mov	r1, r4
 800878c:	4630      	mov	r0, r6
 800878e:	f7ff ff0b 	bl	80085a8 <__multiply>
 8008792:	6020      	str	r0, [r4, #0]
 8008794:	f8c0 9000 	str.w	r9, [r0]
 8008798:	4604      	mov	r4, r0
 800879a:	e7e4      	b.n	8008766 <__pow5mult+0x6a>
 800879c:	4638      	mov	r0, r7
 800879e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80087a2:	bf00      	nop
 80087a4:	0800ce40 	.word	0x0800ce40
 80087a8:	0800cc70 	.word	0x0800cc70
 80087ac:	0800ccf0 	.word	0x0800ccf0

080087b0 <__lshift>:
 80087b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80087b4:	460c      	mov	r4, r1
 80087b6:	6849      	ldr	r1, [r1, #4]
 80087b8:	6923      	ldr	r3, [r4, #16]
 80087ba:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80087be:	68a3      	ldr	r3, [r4, #8]
 80087c0:	4607      	mov	r7, r0
 80087c2:	4691      	mov	r9, r2
 80087c4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80087c8:	f108 0601 	add.w	r6, r8, #1
 80087cc:	42b3      	cmp	r3, r6
 80087ce:	db0b      	blt.n	80087e8 <__lshift+0x38>
 80087d0:	4638      	mov	r0, r7
 80087d2:	f7ff fd93 	bl	80082fc <_Balloc>
 80087d6:	4605      	mov	r5, r0
 80087d8:	b948      	cbnz	r0, 80087ee <__lshift+0x3e>
 80087da:	4602      	mov	r2, r0
 80087dc:	4b28      	ldr	r3, [pc, #160]	; (8008880 <__lshift+0xd0>)
 80087de:	4829      	ldr	r0, [pc, #164]	; (8008884 <__lshift+0xd4>)
 80087e0:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80087e4:	f001 febc 	bl	800a560 <__assert_func>
 80087e8:	3101      	adds	r1, #1
 80087ea:	005b      	lsls	r3, r3, #1
 80087ec:	e7ee      	b.n	80087cc <__lshift+0x1c>
 80087ee:	2300      	movs	r3, #0
 80087f0:	f100 0114 	add.w	r1, r0, #20
 80087f4:	f100 0210 	add.w	r2, r0, #16
 80087f8:	4618      	mov	r0, r3
 80087fa:	4553      	cmp	r3, sl
 80087fc:	db33      	blt.n	8008866 <__lshift+0xb6>
 80087fe:	6920      	ldr	r0, [r4, #16]
 8008800:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008804:	f104 0314 	add.w	r3, r4, #20
 8008808:	f019 091f 	ands.w	r9, r9, #31
 800880c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008810:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008814:	d02b      	beq.n	800886e <__lshift+0xbe>
 8008816:	f1c9 0e20 	rsb	lr, r9, #32
 800881a:	468a      	mov	sl, r1
 800881c:	2200      	movs	r2, #0
 800881e:	6818      	ldr	r0, [r3, #0]
 8008820:	fa00 f009 	lsl.w	r0, r0, r9
 8008824:	4310      	orrs	r0, r2
 8008826:	f84a 0b04 	str.w	r0, [sl], #4
 800882a:	f853 2b04 	ldr.w	r2, [r3], #4
 800882e:	459c      	cmp	ip, r3
 8008830:	fa22 f20e 	lsr.w	r2, r2, lr
 8008834:	d8f3      	bhi.n	800881e <__lshift+0x6e>
 8008836:	ebac 0304 	sub.w	r3, ip, r4
 800883a:	3b15      	subs	r3, #21
 800883c:	f023 0303 	bic.w	r3, r3, #3
 8008840:	3304      	adds	r3, #4
 8008842:	f104 0015 	add.w	r0, r4, #21
 8008846:	4584      	cmp	ip, r0
 8008848:	bf38      	it	cc
 800884a:	2304      	movcc	r3, #4
 800884c:	50ca      	str	r2, [r1, r3]
 800884e:	b10a      	cbz	r2, 8008854 <__lshift+0xa4>
 8008850:	f108 0602 	add.w	r6, r8, #2
 8008854:	3e01      	subs	r6, #1
 8008856:	4638      	mov	r0, r7
 8008858:	612e      	str	r6, [r5, #16]
 800885a:	4621      	mov	r1, r4
 800885c:	f7ff fd8e 	bl	800837c <_Bfree>
 8008860:	4628      	mov	r0, r5
 8008862:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008866:	f842 0f04 	str.w	r0, [r2, #4]!
 800886a:	3301      	adds	r3, #1
 800886c:	e7c5      	b.n	80087fa <__lshift+0x4a>
 800886e:	3904      	subs	r1, #4
 8008870:	f853 2b04 	ldr.w	r2, [r3], #4
 8008874:	f841 2f04 	str.w	r2, [r1, #4]!
 8008878:	459c      	cmp	ip, r3
 800887a:	d8f9      	bhi.n	8008870 <__lshift+0xc0>
 800887c:	e7ea      	b.n	8008854 <__lshift+0xa4>
 800887e:	bf00      	nop
 8008880:	0800ccdf 	.word	0x0800ccdf
 8008884:	0800ccf0 	.word	0x0800ccf0

08008888 <__mcmp>:
 8008888:	b530      	push	{r4, r5, lr}
 800888a:	6902      	ldr	r2, [r0, #16]
 800888c:	690c      	ldr	r4, [r1, #16]
 800888e:	1b12      	subs	r2, r2, r4
 8008890:	d10e      	bne.n	80088b0 <__mcmp+0x28>
 8008892:	f100 0314 	add.w	r3, r0, #20
 8008896:	3114      	adds	r1, #20
 8008898:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800889c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80088a0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80088a4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80088a8:	42a5      	cmp	r5, r4
 80088aa:	d003      	beq.n	80088b4 <__mcmp+0x2c>
 80088ac:	d305      	bcc.n	80088ba <__mcmp+0x32>
 80088ae:	2201      	movs	r2, #1
 80088b0:	4610      	mov	r0, r2
 80088b2:	bd30      	pop	{r4, r5, pc}
 80088b4:	4283      	cmp	r3, r0
 80088b6:	d3f3      	bcc.n	80088a0 <__mcmp+0x18>
 80088b8:	e7fa      	b.n	80088b0 <__mcmp+0x28>
 80088ba:	f04f 32ff 	mov.w	r2, #4294967295
 80088be:	e7f7      	b.n	80088b0 <__mcmp+0x28>

080088c0 <__mdiff>:
 80088c0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088c4:	460c      	mov	r4, r1
 80088c6:	4606      	mov	r6, r0
 80088c8:	4611      	mov	r1, r2
 80088ca:	4620      	mov	r0, r4
 80088cc:	4690      	mov	r8, r2
 80088ce:	f7ff ffdb 	bl	8008888 <__mcmp>
 80088d2:	1e05      	subs	r5, r0, #0
 80088d4:	d110      	bne.n	80088f8 <__mdiff+0x38>
 80088d6:	4629      	mov	r1, r5
 80088d8:	4630      	mov	r0, r6
 80088da:	f7ff fd0f 	bl	80082fc <_Balloc>
 80088de:	b930      	cbnz	r0, 80088ee <__mdiff+0x2e>
 80088e0:	4b3a      	ldr	r3, [pc, #232]	; (80089cc <__mdiff+0x10c>)
 80088e2:	4602      	mov	r2, r0
 80088e4:	f240 2137 	movw	r1, #567	; 0x237
 80088e8:	4839      	ldr	r0, [pc, #228]	; (80089d0 <__mdiff+0x110>)
 80088ea:	f001 fe39 	bl	800a560 <__assert_func>
 80088ee:	2301      	movs	r3, #1
 80088f0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80088f4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088f8:	bfa4      	itt	ge
 80088fa:	4643      	movge	r3, r8
 80088fc:	46a0      	movge	r8, r4
 80088fe:	4630      	mov	r0, r6
 8008900:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008904:	bfa6      	itte	ge
 8008906:	461c      	movge	r4, r3
 8008908:	2500      	movge	r5, #0
 800890a:	2501      	movlt	r5, #1
 800890c:	f7ff fcf6 	bl	80082fc <_Balloc>
 8008910:	b920      	cbnz	r0, 800891c <__mdiff+0x5c>
 8008912:	4b2e      	ldr	r3, [pc, #184]	; (80089cc <__mdiff+0x10c>)
 8008914:	4602      	mov	r2, r0
 8008916:	f240 2145 	movw	r1, #581	; 0x245
 800891a:	e7e5      	b.n	80088e8 <__mdiff+0x28>
 800891c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008920:	6926      	ldr	r6, [r4, #16]
 8008922:	60c5      	str	r5, [r0, #12]
 8008924:	f104 0914 	add.w	r9, r4, #20
 8008928:	f108 0514 	add.w	r5, r8, #20
 800892c:	f100 0e14 	add.w	lr, r0, #20
 8008930:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8008934:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008938:	f108 0210 	add.w	r2, r8, #16
 800893c:	46f2      	mov	sl, lr
 800893e:	2100      	movs	r1, #0
 8008940:	f859 3b04 	ldr.w	r3, [r9], #4
 8008944:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008948:	fa11 f88b 	uxtah	r8, r1, fp
 800894c:	b299      	uxth	r1, r3
 800894e:	0c1b      	lsrs	r3, r3, #16
 8008950:	eba8 0801 	sub.w	r8, r8, r1
 8008954:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008958:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800895c:	fa1f f888 	uxth.w	r8, r8
 8008960:	1419      	asrs	r1, r3, #16
 8008962:	454e      	cmp	r6, r9
 8008964:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8008968:	f84a 3b04 	str.w	r3, [sl], #4
 800896c:	d8e8      	bhi.n	8008940 <__mdiff+0x80>
 800896e:	1b33      	subs	r3, r6, r4
 8008970:	3b15      	subs	r3, #21
 8008972:	f023 0303 	bic.w	r3, r3, #3
 8008976:	3304      	adds	r3, #4
 8008978:	3415      	adds	r4, #21
 800897a:	42a6      	cmp	r6, r4
 800897c:	bf38      	it	cc
 800897e:	2304      	movcc	r3, #4
 8008980:	441d      	add	r5, r3
 8008982:	4473      	add	r3, lr
 8008984:	469e      	mov	lr, r3
 8008986:	462e      	mov	r6, r5
 8008988:	4566      	cmp	r6, ip
 800898a:	d30e      	bcc.n	80089aa <__mdiff+0xea>
 800898c:	f10c 0203 	add.w	r2, ip, #3
 8008990:	1b52      	subs	r2, r2, r5
 8008992:	f022 0203 	bic.w	r2, r2, #3
 8008996:	3d03      	subs	r5, #3
 8008998:	45ac      	cmp	ip, r5
 800899a:	bf38      	it	cc
 800899c:	2200      	movcc	r2, #0
 800899e:	4413      	add	r3, r2
 80089a0:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80089a4:	b17a      	cbz	r2, 80089c6 <__mdiff+0x106>
 80089a6:	6107      	str	r7, [r0, #16]
 80089a8:	e7a4      	b.n	80088f4 <__mdiff+0x34>
 80089aa:	f856 8b04 	ldr.w	r8, [r6], #4
 80089ae:	fa11 f288 	uxtah	r2, r1, r8
 80089b2:	1414      	asrs	r4, r2, #16
 80089b4:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80089b8:	b292      	uxth	r2, r2
 80089ba:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80089be:	f84e 2b04 	str.w	r2, [lr], #4
 80089c2:	1421      	asrs	r1, r4, #16
 80089c4:	e7e0      	b.n	8008988 <__mdiff+0xc8>
 80089c6:	3f01      	subs	r7, #1
 80089c8:	e7ea      	b.n	80089a0 <__mdiff+0xe0>
 80089ca:	bf00      	nop
 80089cc:	0800ccdf 	.word	0x0800ccdf
 80089d0:	0800ccf0 	.word	0x0800ccf0

080089d4 <__ulp>:
 80089d4:	b082      	sub	sp, #8
 80089d6:	ed8d 0b00 	vstr	d0, [sp]
 80089da:	9a01      	ldr	r2, [sp, #4]
 80089dc:	4b0f      	ldr	r3, [pc, #60]	; (8008a1c <__ulp+0x48>)
 80089de:	4013      	ands	r3, r2
 80089e0:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	dc08      	bgt.n	80089fa <__ulp+0x26>
 80089e8:	425b      	negs	r3, r3
 80089ea:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 80089ee:	ea4f 5223 	mov.w	r2, r3, asr #20
 80089f2:	da04      	bge.n	80089fe <__ulp+0x2a>
 80089f4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80089f8:	4113      	asrs	r3, r2
 80089fa:	2200      	movs	r2, #0
 80089fc:	e008      	b.n	8008a10 <__ulp+0x3c>
 80089fe:	f1a2 0314 	sub.w	r3, r2, #20
 8008a02:	2b1e      	cmp	r3, #30
 8008a04:	bfda      	itte	le
 8008a06:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8008a0a:	40da      	lsrle	r2, r3
 8008a0c:	2201      	movgt	r2, #1
 8008a0e:	2300      	movs	r3, #0
 8008a10:	4619      	mov	r1, r3
 8008a12:	4610      	mov	r0, r2
 8008a14:	ec41 0b10 	vmov	d0, r0, r1
 8008a18:	b002      	add	sp, #8
 8008a1a:	4770      	bx	lr
 8008a1c:	7ff00000 	.word	0x7ff00000

08008a20 <__b2d>:
 8008a20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a24:	6906      	ldr	r6, [r0, #16]
 8008a26:	f100 0814 	add.w	r8, r0, #20
 8008a2a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8008a2e:	1f37      	subs	r7, r6, #4
 8008a30:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8008a34:	4610      	mov	r0, r2
 8008a36:	f7ff fd53 	bl	80084e0 <__hi0bits>
 8008a3a:	f1c0 0320 	rsb	r3, r0, #32
 8008a3e:	280a      	cmp	r0, #10
 8008a40:	600b      	str	r3, [r1, #0]
 8008a42:	491b      	ldr	r1, [pc, #108]	; (8008ab0 <__b2d+0x90>)
 8008a44:	dc15      	bgt.n	8008a72 <__b2d+0x52>
 8008a46:	f1c0 0c0b 	rsb	ip, r0, #11
 8008a4a:	fa22 f30c 	lsr.w	r3, r2, ip
 8008a4e:	45b8      	cmp	r8, r7
 8008a50:	ea43 0501 	orr.w	r5, r3, r1
 8008a54:	bf34      	ite	cc
 8008a56:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8008a5a:	2300      	movcs	r3, #0
 8008a5c:	3015      	adds	r0, #21
 8008a5e:	fa02 f000 	lsl.w	r0, r2, r0
 8008a62:	fa23 f30c 	lsr.w	r3, r3, ip
 8008a66:	4303      	orrs	r3, r0
 8008a68:	461c      	mov	r4, r3
 8008a6a:	ec45 4b10 	vmov	d0, r4, r5
 8008a6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008a72:	45b8      	cmp	r8, r7
 8008a74:	bf3a      	itte	cc
 8008a76:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8008a7a:	f1a6 0708 	subcc.w	r7, r6, #8
 8008a7e:	2300      	movcs	r3, #0
 8008a80:	380b      	subs	r0, #11
 8008a82:	d012      	beq.n	8008aaa <__b2d+0x8a>
 8008a84:	f1c0 0120 	rsb	r1, r0, #32
 8008a88:	fa23 f401 	lsr.w	r4, r3, r1
 8008a8c:	4082      	lsls	r2, r0
 8008a8e:	4322      	orrs	r2, r4
 8008a90:	4547      	cmp	r7, r8
 8008a92:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 8008a96:	bf8c      	ite	hi
 8008a98:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8008a9c:	2200      	movls	r2, #0
 8008a9e:	4083      	lsls	r3, r0
 8008aa0:	40ca      	lsrs	r2, r1
 8008aa2:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8008aa6:	4313      	orrs	r3, r2
 8008aa8:	e7de      	b.n	8008a68 <__b2d+0x48>
 8008aaa:	ea42 0501 	orr.w	r5, r2, r1
 8008aae:	e7db      	b.n	8008a68 <__b2d+0x48>
 8008ab0:	3ff00000 	.word	0x3ff00000

08008ab4 <__d2b>:
 8008ab4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008ab8:	460f      	mov	r7, r1
 8008aba:	2101      	movs	r1, #1
 8008abc:	ec59 8b10 	vmov	r8, r9, d0
 8008ac0:	4616      	mov	r6, r2
 8008ac2:	f7ff fc1b 	bl	80082fc <_Balloc>
 8008ac6:	4604      	mov	r4, r0
 8008ac8:	b930      	cbnz	r0, 8008ad8 <__d2b+0x24>
 8008aca:	4602      	mov	r2, r0
 8008acc:	4b24      	ldr	r3, [pc, #144]	; (8008b60 <__d2b+0xac>)
 8008ace:	4825      	ldr	r0, [pc, #148]	; (8008b64 <__d2b+0xb0>)
 8008ad0:	f240 310f 	movw	r1, #783	; 0x30f
 8008ad4:	f001 fd44 	bl	800a560 <__assert_func>
 8008ad8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008adc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008ae0:	bb2d      	cbnz	r5, 8008b2e <__d2b+0x7a>
 8008ae2:	9301      	str	r3, [sp, #4]
 8008ae4:	f1b8 0300 	subs.w	r3, r8, #0
 8008ae8:	d026      	beq.n	8008b38 <__d2b+0x84>
 8008aea:	4668      	mov	r0, sp
 8008aec:	9300      	str	r3, [sp, #0]
 8008aee:	f7ff fd17 	bl	8008520 <__lo0bits>
 8008af2:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008af6:	b1e8      	cbz	r0, 8008b34 <__d2b+0x80>
 8008af8:	f1c0 0320 	rsb	r3, r0, #32
 8008afc:	fa02 f303 	lsl.w	r3, r2, r3
 8008b00:	430b      	orrs	r3, r1
 8008b02:	40c2      	lsrs	r2, r0
 8008b04:	6163      	str	r3, [r4, #20]
 8008b06:	9201      	str	r2, [sp, #4]
 8008b08:	9b01      	ldr	r3, [sp, #4]
 8008b0a:	61a3      	str	r3, [r4, #24]
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	bf14      	ite	ne
 8008b10:	2202      	movne	r2, #2
 8008b12:	2201      	moveq	r2, #1
 8008b14:	6122      	str	r2, [r4, #16]
 8008b16:	b1bd      	cbz	r5, 8008b48 <__d2b+0x94>
 8008b18:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008b1c:	4405      	add	r5, r0
 8008b1e:	603d      	str	r5, [r7, #0]
 8008b20:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008b24:	6030      	str	r0, [r6, #0]
 8008b26:	4620      	mov	r0, r4
 8008b28:	b003      	add	sp, #12
 8008b2a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008b2e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008b32:	e7d6      	b.n	8008ae2 <__d2b+0x2e>
 8008b34:	6161      	str	r1, [r4, #20]
 8008b36:	e7e7      	b.n	8008b08 <__d2b+0x54>
 8008b38:	a801      	add	r0, sp, #4
 8008b3a:	f7ff fcf1 	bl	8008520 <__lo0bits>
 8008b3e:	9b01      	ldr	r3, [sp, #4]
 8008b40:	6163      	str	r3, [r4, #20]
 8008b42:	3020      	adds	r0, #32
 8008b44:	2201      	movs	r2, #1
 8008b46:	e7e5      	b.n	8008b14 <__d2b+0x60>
 8008b48:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008b4c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008b50:	6038      	str	r0, [r7, #0]
 8008b52:	6918      	ldr	r0, [r3, #16]
 8008b54:	f7ff fcc4 	bl	80084e0 <__hi0bits>
 8008b58:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008b5c:	e7e2      	b.n	8008b24 <__d2b+0x70>
 8008b5e:	bf00      	nop
 8008b60:	0800ccdf 	.word	0x0800ccdf
 8008b64:	0800ccf0 	.word	0x0800ccf0

08008b68 <__ratio>:
 8008b68:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b6c:	4688      	mov	r8, r1
 8008b6e:	4669      	mov	r1, sp
 8008b70:	4681      	mov	r9, r0
 8008b72:	f7ff ff55 	bl	8008a20 <__b2d>
 8008b76:	a901      	add	r1, sp, #4
 8008b78:	4640      	mov	r0, r8
 8008b7a:	ec55 4b10 	vmov	r4, r5, d0
 8008b7e:	f7ff ff4f 	bl	8008a20 <__b2d>
 8008b82:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008b86:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8008b8a:	eba3 0c02 	sub.w	ip, r3, r2
 8008b8e:	e9dd 3200 	ldrd	r3, r2, [sp]
 8008b92:	1a9b      	subs	r3, r3, r2
 8008b94:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8008b98:	ec51 0b10 	vmov	r0, r1, d0
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	bfd6      	itet	le
 8008ba0:	460a      	movle	r2, r1
 8008ba2:	462a      	movgt	r2, r5
 8008ba4:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8008ba8:	468b      	mov	fp, r1
 8008baa:	462f      	mov	r7, r5
 8008bac:	bfd4      	ite	le
 8008bae:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8008bb2:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8008bb6:	4620      	mov	r0, r4
 8008bb8:	ee10 2a10 	vmov	r2, s0
 8008bbc:	465b      	mov	r3, fp
 8008bbe:	4639      	mov	r1, r7
 8008bc0:	f7f7 fe5c 	bl	800087c <__aeabi_ddiv>
 8008bc4:	ec41 0b10 	vmov	d0, r0, r1
 8008bc8:	b003      	add	sp, #12
 8008bca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008bce <__copybits>:
 8008bce:	3901      	subs	r1, #1
 8008bd0:	b570      	push	{r4, r5, r6, lr}
 8008bd2:	1149      	asrs	r1, r1, #5
 8008bd4:	6914      	ldr	r4, [r2, #16]
 8008bd6:	3101      	adds	r1, #1
 8008bd8:	f102 0314 	add.w	r3, r2, #20
 8008bdc:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008be0:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008be4:	1f05      	subs	r5, r0, #4
 8008be6:	42a3      	cmp	r3, r4
 8008be8:	d30c      	bcc.n	8008c04 <__copybits+0x36>
 8008bea:	1aa3      	subs	r3, r4, r2
 8008bec:	3b11      	subs	r3, #17
 8008bee:	f023 0303 	bic.w	r3, r3, #3
 8008bf2:	3211      	adds	r2, #17
 8008bf4:	42a2      	cmp	r2, r4
 8008bf6:	bf88      	it	hi
 8008bf8:	2300      	movhi	r3, #0
 8008bfa:	4418      	add	r0, r3
 8008bfc:	2300      	movs	r3, #0
 8008bfe:	4288      	cmp	r0, r1
 8008c00:	d305      	bcc.n	8008c0e <__copybits+0x40>
 8008c02:	bd70      	pop	{r4, r5, r6, pc}
 8008c04:	f853 6b04 	ldr.w	r6, [r3], #4
 8008c08:	f845 6f04 	str.w	r6, [r5, #4]!
 8008c0c:	e7eb      	b.n	8008be6 <__copybits+0x18>
 8008c0e:	f840 3b04 	str.w	r3, [r0], #4
 8008c12:	e7f4      	b.n	8008bfe <__copybits+0x30>

08008c14 <__any_on>:
 8008c14:	f100 0214 	add.w	r2, r0, #20
 8008c18:	6900      	ldr	r0, [r0, #16]
 8008c1a:	114b      	asrs	r3, r1, #5
 8008c1c:	4298      	cmp	r0, r3
 8008c1e:	b510      	push	{r4, lr}
 8008c20:	db11      	blt.n	8008c46 <__any_on+0x32>
 8008c22:	dd0a      	ble.n	8008c3a <__any_on+0x26>
 8008c24:	f011 011f 	ands.w	r1, r1, #31
 8008c28:	d007      	beq.n	8008c3a <__any_on+0x26>
 8008c2a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008c2e:	fa24 f001 	lsr.w	r0, r4, r1
 8008c32:	fa00 f101 	lsl.w	r1, r0, r1
 8008c36:	428c      	cmp	r4, r1
 8008c38:	d10b      	bne.n	8008c52 <__any_on+0x3e>
 8008c3a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008c3e:	4293      	cmp	r3, r2
 8008c40:	d803      	bhi.n	8008c4a <__any_on+0x36>
 8008c42:	2000      	movs	r0, #0
 8008c44:	bd10      	pop	{r4, pc}
 8008c46:	4603      	mov	r3, r0
 8008c48:	e7f7      	b.n	8008c3a <__any_on+0x26>
 8008c4a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008c4e:	2900      	cmp	r1, #0
 8008c50:	d0f5      	beq.n	8008c3e <__any_on+0x2a>
 8008c52:	2001      	movs	r0, #1
 8008c54:	e7f6      	b.n	8008c44 <__any_on+0x30>

08008c56 <sulp>:
 8008c56:	b570      	push	{r4, r5, r6, lr}
 8008c58:	4604      	mov	r4, r0
 8008c5a:	460d      	mov	r5, r1
 8008c5c:	ec45 4b10 	vmov	d0, r4, r5
 8008c60:	4616      	mov	r6, r2
 8008c62:	f7ff feb7 	bl	80089d4 <__ulp>
 8008c66:	ec51 0b10 	vmov	r0, r1, d0
 8008c6a:	b17e      	cbz	r6, 8008c8c <sulp+0x36>
 8008c6c:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8008c70:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	dd09      	ble.n	8008c8c <sulp+0x36>
 8008c78:	051b      	lsls	r3, r3, #20
 8008c7a:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8008c7e:	2400      	movs	r4, #0
 8008c80:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8008c84:	4622      	mov	r2, r4
 8008c86:	462b      	mov	r3, r5
 8008c88:	f7f7 fcce 	bl	8000628 <__aeabi_dmul>
 8008c8c:	bd70      	pop	{r4, r5, r6, pc}
	...

08008c90 <_strtod_l>:
 8008c90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c94:	ed2d 8b02 	vpush	{d8}
 8008c98:	b09b      	sub	sp, #108	; 0x6c
 8008c9a:	4604      	mov	r4, r0
 8008c9c:	9213      	str	r2, [sp, #76]	; 0x4c
 8008c9e:	2200      	movs	r2, #0
 8008ca0:	9216      	str	r2, [sp, #88]	; 0x58
 8008ca2:	460d      	mov	r5, r1
 8008ca4:	f04f 0800 	mov.w	r8, #0
 8008ca8:	f04f 0900 	mov.w	r9, #0
 8008cac:	460a      	mov	r2, r1
 8008cae:	9215      	str	r2, [sp, #84]	; 0x54
 8008cb0:	7811      	ldrb	r1, [r2, #0]
 8008cb2:	292b      	cmp	r1, #43	; 0x2b
 8008cb4:	d04c      	beq.n	8008d50 <_strtod_l+0xc0>
 8008cb6:	d83a      	bhi.n	8008d2e <_strtod_l+0x9e>
 8008cb8:	290d      	cmp	r1, #13
 8008cba:	d834      	bhi.n	8008d26 <_strtod_l+0x96>
 8008cbc:	2908      	cmp	r1, #8
 8008cbe:	d834      	bhi.n	8008d2a <_strtod_l+0x9a>
 8008cc0:	2900      	cmp	r1, #0
 8008cc2:	d03d      	beq.n	8008d40 <_strtod_l+0xb0>
 8008cc4:	2200      	movs	r2, #0
 8008cc6:	920a      	str	r2, [sp, #40]	; 0x28
 8008cc8:	9e15      	ldr	r6, [sp, #84]	; 0x54
 8008cca:	7832      	ldrb	r2, [r6, #0]
 8008ccc:	2a30      	cmp	r2, #48	; 0x30
 8008cce:	f040 80b4 	bne.w	8008e3a <_strtod_l+0x1aa>
 8008cd2:	7872      	ldrb	r2, [r6, #1]
 8008cd4:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8008cd8:	2a58      	cmp	r2, #88	; 0x58
 8008cda:	d170      	bne.n	8008dbe <_strtod_l+0x12e>
 8008cdc:	9302      	str	r3, [sp, #8]
 8008cde:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ce0:	9301      	str	r3, [sp, #4]
 8008ce2:	ab16      	add	r3, sp, #88	; 0x58
 8008ce4:	9300      	str	r3, [sp, #0]
 8008ce6:	4a8e      	ldr	r2, [pc, #568]	; (8008f20 <_strtod_l+0x290>)
 8008ce8:	ab17      	add	r3, sp, #92	; 0x5c
 8008cea:	a915      	add	r1, sp, #84	; 0x54
 8008cec:	4620      	mov	r0, r4
 8008cee:	f001 fcd3 	bl	800a698 <__gethex>
 8008cf2:	f010 070f 	ands.w	r7, r0, #15
 8008cf6:	4605      	mov	r5, r0
 8008cf8:	d005      	beq.n	8008d06 <_strtod_l+0x76>
 8008cfa:	2f06      	cmp	r7, #6
 8008cfc:	d12a      	bne.n	8008d54 <_strtod_l+0xc4>
 8008cfe:	3601      	adds	r6, #1
 8008d00:	2300      	movs	r3, #0
 8008d02:	9615      	str	r6, [sp, #84]	; 0x54
 8008d04:	930a      	str	r3, [sp, #40]	; 0x28
 8008d06:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	f040 857f 	bne.w	800980c <_strtod_l+0xb7c>
 8008d0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008d10:	b1db      	cbz	r3, 8008d4a <_strtod_l+0xba>
 8008d12:	4642      	mov	r2, r8
 8008d14:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8008d18:	ec43 2b10 	vmov	d0, r2, r3
 8008d1c:	b01b      	add	sp, #108	; 0x6c
 8008d1e:	ecbd 8b02 	vpop	{d8}
 8008d22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d26:	2920      	cmp	r1, #32
 8008d28:	d1cc      	bne.n	8008cc4 <_strtod_l+0x34>
 8008d2a:	3201      	adds	r2, #1
 8008d2c:	e7bf      	b.n	8008cae <_strtod_l+0x1e>
 8008d2e:	292d      	cmp	r1, #45	; 0x2d
 8008d30:	d1c8      	bne.n	8008cc4 <_strtod_l+0x34>
 8008d32:	2101      	movs	r1, #1
 8008d34:	910a      	str	r1, [sp, #40]	; 0x28
 8008d36:	1c51      	adds	r1, r2, #1
 8008d38:	9115      	str	r1, [sp, #84]	; 0x54
 8008d3a:	7852      	ldrb	r2, [r2, #1]
 8008d3c:	2a00      	cmp	r2, #0
 8008d3e:	d1c3      	bne.n	8008cc8 <_strtod_l+0x38>
 8008d40:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008d42:	9515      	str	r5, [sp, #84]	; 0x54
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	f040 855f 	bne.w	8009808 <_strtod_l+0xb78>
 8008d4a:	4642      	mov	r2, r8
 8008d4c:	464b      	mov	r3, r9
 8008d4e:	e7e3      	b.n	8008d18 <_strtod_l+0x88>
 8008d50:	2100      	movs	r1, #0
 8008d52:	e7ef      	b.n	8008d34 <_strtod_l+0xa4>
 8008d54:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008d56:	b13a      	cbz	r2, 8008d68 <_strtod_l+0xd8>
 8008d58:	2135      	movs	r1, #53	; 0x35
 8008d5a:	a818      	add	r0, sp, #96	; 0x60
 8008d5c:	f7ff ff37 	bl	8008bce <__copybits>
 8008d60:	9916      	ldr	r1, [sp, #88]	; 0x58
 8008d62:	4620      	mov	r0, r4
 8008d64:	f7ff fb0a 	bl	800837c <_Bfree>
 8008d68:	3f01      	subs	r7, #1
 8008d6a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008d6c:	2f04      	cmp	r7, #4
 8008d6e:	d806      	bhi.n	8008d7e <_strtod_l+0xee>
 8008d70:	e8df f007 	tbb	[pc, r7]
 8008d74:	201d0314 	.word	0x201d0314
 8008d78:	14          	.byte	0x14
 8008d79:	00          	.byte	0x00
 8008d7a:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 8008d7e:	05e9      	lsls	r1, r5, #23
 8008d80:	bf48      	it	mi
 8008d82:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 8008d86:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008d8a:	0d1b      	lsrs	r3, r3, #20
 8008d8c:	051b      	lsls	r3, r3, #20
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	d1b9      	bne.n	8008d06 <_strtod_l+0x76>
 8008d92:	f7fe fafb 	bl	800738c <__errno>
 8008d96:	2322      	movs	r3, #34	; 0x22
 8008d98:	6003      	str	r3, [r0, #0]
 8008d9a:	e7b4      	b.n	8008d06 <_strtod_l+0x76>
 8008d9c:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 8008da0:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8008da4:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8008da8:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8008dac:	e7e7      	b.n	8008d7e <_strtod_l+0xee>
 8008dae:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8008f28 <_strtod_l+0x298>
 8008db2:	e7e4      	b.n	8008d7e <_strtod_l+0xee>
 8008db4:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8008db8:	f04f 38ff 	mov.w	r8, #4294967295
 8008dbc:	e7df      	b.n	8008d7e <_strtod_l+0xee>
 8008dbe:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008dc0:	1c5a      	adds	r2, r3, #1
 8008dc2:	9215      	str	r2, [sp, #84]	; 0x54
 8008dc4:	785b      	ldrb	r3, [r3, #1]
 8008dc6:	2b30      	cmp	r3, #48	; 0x30
 8008dc8:	d0f9      	beq.n	8008dbe <_strtod_l+0x12e>
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d09b      	beq.n	8008d06 <_strtod_l+0x76>
 8008dce:	2301      	movs	r3, #1
 8008dd0:	f04f 0a00 	mov.w	sl, #0
 8008dd4:	9304      	str	r3, [sp, #16]
 8008dd6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008dd8:	930b      	str	r3, [sp, #44]	; 0x2c
 8008dda:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8008dde:	46d3      	mov	fp, sl
 8008de0:	220a      	movs	r2, #10
 8008de2:	9815      	ldr	r0, [sp, #84]	; 0x54
 8008de4:	7806      	ldrb	r6, [r0, #0]
 8008de6:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8008dea:	b2d9      	uxtb	r1, r3
 8008dec:	2909      	cmp	r1, #9
 8008dee:	d926      	bls.n	8008e3e <_strtod_l+0x1ae>
 8008df0:	494c      	ldr	r1, [pc, #304]	; (8008f24 <_strtod_l+0x294>)
 8008df2:	2201      	movs	r2, #1
 8008df4:	f001 fb79 	bl	800a4ea <strncmp>
 8008df8:	2800      	cmp	r0, #0
 8008dfa:	d030      	beq.n	8008e5e <_strtod_l+0x1ce>
 8008dfc:	2000      	movs	r0, #0
 8008dfe:	4632      	mov	r2, r6
 8008e00:	9005      	str	r0, [sp, #20]
 8008e02:	465e      	mov	r6, fp
 8008e04:	4603      	mov	r3, r0
 8008e06:	2a65      	cmp	r2, #101	; 0x65
 8008e08:	d001      	beq.n	8008e0e <_strtod_l+0x17e>
 8008e0a:	2a45      	cmp	r2, #69	; 0x45
 8008e0c:	d113      	bne.n	8008e36 <_strtod_l+0x1a6>
 8008e0e:	b91e      	cbnz	r6, 8008e18 <_strtod_l+0x188>
 8008e10:	9a04      	ldr	r2, [sp, #16]
 8008e12:	4302      	orrs	r2, r0
 8008e14:	d094      	beq.n	8008d40 <_strtod_l+0xb0>
 8008e16:	2600      	movs	r6, #0
 8008e18:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8008e1a:	1c6a      	adds	r2, r5, #1
 8008e1c:	9215      	str	r2, [sp, #84]	; 0x54
 8008e1e:	786a      	ldrb	r2, [r5, #1]
 8008e20:	2a2b      	cmp	r2, #43	; 0x2b
 8008e22:	d074      	beq.n	8008f0e <_strtod_l+0x27e>
 8008e24:	2a2d      	cmp	r2, #45	; 0x2d
 8008e26:	d078      	beq.n	8008f1a <_strtod_l+0x28a>
 8008e28:	f04f 0c00 	mov.w	ip, #0
 8008e2c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8008e30:	2909      	cmp	r1, #9
 8008e32:	d97f      	bls.n	8008f34 <_strtod_l+0x2a4>
 8008e34:	9515      	str	r5, [sp, #84]	; 0x54
 8008e36:	2700      	movs	r7, #0
 8008e38:	e09e      	b.n	8008f78 <_strtod_l+0x2e8>
 8008e3a:	2300      	movs	r3, #0
 8008e3c:	e7c8      	b.n	8008dd0 <_strtod_l+0x140>
 8008e3e:	f1bb 0f08 	cmp.w	fp, #8
 8008e42:	bfd8      	it	le
 8008e44:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8008e46:	f100 0001 	add.w	r0, r0, #1
 8008e4a:	bfda      	itte	le
 8008e4c:	fb02 3301 	mlale	r3, r2, r1, r3
 8008e50:	9309      	strle	r3, [sp, #36]	; 0x24
 8008e52:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 8008e56:	f10b 0b01 	add.w	fp, fp, #1
 8008e5a:	9015      	str	r0, [sp, #84]	; 0x54
 8008e5c:	e7c1      	b.n	8008de2 <_strtod_l+0x152>
 8008e5e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008e60:	1c5a      	adds	r2, r3, #1
 8008e62:	9215      	str	r2, [sp, #84]	; 0x54
 8008e64:	785a      	ldrb	r2, [r3, #1]
 8008e66:	f1bb 0f00 	cmp.w	fp, #0
 8008e6a:	d037      	beq.n	8008edc <_strtod_l+0x24c>
 8008e6c:	9005      	str	r0, [sp, #20]
 8008e6e:	465e      	mov	r6, fp
 8008e70:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8008e74:	2b09      	cmp	r3, #9
 8008e76:	d912      	bls.n	8008e9e <_strtod_l+0x20e>
 8008e78:	2301      	movs	r3, #1
 8008e7a:	e7c4      	b.n	8008e06 <_strtod_l+0x176>
 8008e7c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008e7e:	1c5a      	adds	r2, r3, #1
 8008e80:	9215      	str	r2, [sp, #84]	; 0x54
 8008e82:	785a      	ldrb	r2, [r3, #1]
 8008e84:	3001      	adds	r0, #1
 8008e86:	2a30      	cmp	r2, #48	; 0x30
 8008e88:	d0f8      	beq.n	8008e7c <_strtod_l+0x1ec>
 8008e8a:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8008e8e:	2b08      	cmp	r3, #8
 8008e90:	f200 84c1 	bhi.w	8009816 <_strtod_l+0xb86>
 8008e94:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008e96:	9005      	str	r0, [sp, #20]
 8008e98:	2000      	movs	r0, #0
 8008e9a:	930b      	str	r3, [sp, #44]	; 0x2c
 8008e9c:	4606      	mov	r6, r0
 8008e9e:	3a30      	subs	r2, #48	; 0x30
 8008ea0:	f100 0301 	add.w	r3, r0, #1
 8008ea4:	d014      	beq.n	8008ed0 <_strtod_l+0x240>
 8008ea6:	9905      	ldr	r1, [sp, #20]
 8008ea8:	4419      	add	r1, r3
 8008eaa:	9105      	str	r1, [sp, #20]
 8008eac:	4633      	mov	r3, r6
 8008eae:	eb00 0c06 	add.w	ip, r0, r6
 8008eb2:	210a      	movs	r1, #10
 8008eb4:	4563      	cmp	r3, ip
 8008eb6:	d113      	bne.n	8008ee0 <_strtod_l+0x250>
 8008eb8:	1833      	adds	r3, r6, r0
 8008eba:	2b08      	cmp	r3, #8
 8008ebc:	f106 0601 	add.w	r6, r6, #1
 8008ec0:	4406      	add	r6, r0
 8008ec2:	dc1a      	bgt.n	8008efa <_strtod_l+0x26a>
 8008ec4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008ec6:	230a      	movs	r3, #10
 8008ec8:	fb03 2301 	mla	r3, r3, r1, r2
 8008ecc:	9309      	str	r3, [sp, #36]	; 0x24
 8008ece:	2300      	movs	r3, #0
 8008ed0:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008ed2:	1c51      	adds	r1, r2, #1
 8008ed4:	9115      	str	r1, [sp, #84]	; 0x54
 8008ed6:	7852      	ldrb	r2, [r2, #1]
 8008ed8:	4618      	mov	r0, r3
 8008eda:	e7c9      	b.n	8008e70 <_strtod_l+0x1e0>
 8008edc:	4658      	mov	r0, fp
 8008ede:	e7d2      	b.n	8008e86 <_strtod_l+0x1f6>
 8008ee0:	2b08      	cmp	r3, #8
 8008ee2:	f103 0301 	add.w	r3, r3, #1
 8008ee6:	dc03      	bgt.n	8008ef0 <_strtod_l+0x260>
 8008ee8:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8008eea:	434f      	muls	r7, r1
 8008eec:	9709      	str	r7, [sp, #36]	; 0x24
 8008eee:	e7e1      	b.n	8008eb4 <_strtod_l+0x224>
 8008ef0:	2b10      	cmp	r3, #16
 8008ef2:	bfd8      	it	le
 8008ef4:	fb01 fa0a 	mulle.w	sl, r1, sl
 8008ef8:	e7dc      	b.n	8008eb4 <_strtod_l+0x224>
 8008efa:	2e10      	cmp	r6, #16
 8008efc:	bfdc      	itt	le
 8008efe:	230a      	movle	r3, #10
 8008f00:	fb03 2a0a 	mlale	sl, r3, sl, r2
 8008f04:	e7e3      	b.n	8008ece <_strtod_l+0x23e>
 8008f06:	2300      	movs	r3, #0
 8008f08:	9305      	str	r3, [sp, #20]
 8008f0a:	2301      	movs	r3, #1
 8008f0c:	e780      	b.n	8008e10 <_strtod_l+0x180>
 8008f0e:	f04f 0c00 	mov.w	ip, #0
 8008f12:	1caa      	adds	r2, r5, #2
 8008f14:	9215      	str	r2, [sp, #84]	; 0x54
 8008f16:	78aa      	ldrb	r2, [r5, #2]
 8008f18:	e788      	b.n	8008e2c <_strtod_l+0x19c>
 8008f1a:	f04f 0c01 	mov.w	ip, #1
 8008f1e:	e7f8      	b.n	8008f12 <_strtod_l+0x282>
 8008f20:	0800ce50 	.word	0x0800ce50
 8008f24:	0800ce4c 	.word	0x0800ce4c
 8008f28:	7ff00000 	.word	0x7ff00000
 8008f2c:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008f2e:	1c51      	adds	r1, r2, #1
 8008f30:	9115      	str	r1, [sp, #84]	; 0x54
 8008f32:	7852      	ldrb	r2, [r2, #1]
 8008f34:	2a30      	cmp	r2, #48	; 0x30
 8008f36:	d0f9      	beq.n	8008f2c <_strtod_l+0x29c>
 8008f38:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8008f3c:	2908      	cmp	r1, #8
 8008f3e:	f63f af7a 	bhi.w	8008e36 <_strtod_l+0x1a6>
 8008f42:	3a30      	subs	r2, #48	; 0x30
 8008f44:	9208      	str	r2, [sp, #32]
 8008f46:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008f48:	920c      	str	r2, [sp, #48]	; 0x30
 8008f4a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008f4c:	1c57      	adds	r7, r2, #1
 8008f4e:	9715      	str	r7, [sp, #84]	; 0x54
 8008f50:	7852      	ldrb	r2, [r2, #1]
 8008f52:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8008f56:	f1be 0f09 	cmp.w	lr, #9
 8008f5a:	d938      	bls.n	8008fce <_strtod_l+0x33e>
 8008f5c:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008f5e:	1a7f      	subs	r7, r7, r1
 8008f60:	2f08      	cmp	r7, #8
 8008f62:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8008f66:	dc03      	bgt.n	8008f70 <_strtod_l+0x2e0>
 8008f68:	9908      	ldr	r1, [sp, #32]
 8008f6a:	428f      	cmp	r7, r1
 8008f6c:	bfa8      	it	ge
 8008f6e:	460f      	movge	r7, r1
 8008f70:	f1bc 0f00 	cmp.w	ip, #0
 8008f74:	d000      	beq.n	8008f78 <_strtod_l+0x2e8>
 8008f76:	427f      	negs	r7, r7
 8008f78:	2e00      	cmp	r6, #0
 8008f7a:	d14f      	bne.n	800901c <_strtod_l+0x38c>
 8008f7c:	9904      	ldr	r1, [sp, #16]
 8008f7e:	4301      	orrs	r1, r0
 8008f80:	f47f aec1 	bne.w	8008d06 <_strtod_l+0x76>
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	f47f aedb 	bne.w	8008d40 <_strtod_l+0xb0>
 8008f8a:	2a69      	cmp	r2, #105	; 0x69
 8008f8c:	d029      	beq.n	8008fe2 <_strtod_l+0x352>
 8008f8e:	dc26      	bgt.n	8008fde <_strtod_l+0x34e>
 8008f90:	2a49      	cmp	r2, #73	; 0x49
 8008f92:	d026      	beq.n	8008fe2 <_strtod_l+0x352>
 8008f94:	2a4e      	cmp	r2, #78	; 0x4e
 8008f96:	f47f aed3 	bne.w	8008d40 <_strtod_l+0xb0>
 8008f9a:	499b      	ldr	r1, [pc, #620]	; (8009208 <_strtod_l+0x578>)
 8008f9c:	a815      	add	r0, sp, #84	; 0x54
 8008f9e:	f001 fdbb 	bl	800ab18 <__match>
 8008fa2:	2800      	cmp	r0, #0
 8008fa4:	f43f aecc 	beq.w	8008d40 <_strtod_l+0xb0>
 8008fa8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008faa:	781b      	ldrb	r3, [r3, #0]
 8008fac:	2b28      	cmp	r3, #40	; 0x28
 8008fae:	d12f      	bne.n	8009010 <_strtod_l+0x380>
 8008fb0:	4996      	ldr	r1, [pc, #600]	; (800920c <_strtod_l+0x57c>)
 8008fb2:	aa18      	add	r2, sp, #96	; 0x60
 8008fb4:	a815      	add	r0, sp, #84	; 0x54
 8008fb6:	f001 fdc3 	bl	800ab40 <__hexnan>
 8008fba:	2805      	cmp	r0, #5
 8008fbc:	d128      	bne.n	8009010 <_strtod_l+0x380>
 8008fbe:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008fc0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8008fc4:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8008fc8:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8008fcc:	e69b      	b.n	8008d06 <_strtod_l+0x76>
 8008fce:	9f08      	ldr	r7, [sp, #32]
 8008fd0:	210a      	movs	r1, #10
 8008fd2:	fb01 2107 	mla	r1, r1, r7, r2
 8008fd6:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8008fda:	9208      	str	r2, [sp, #32]
 8008fdc:	e7b5      	b.n	8008f4a <_strtod_l+0x2ba>
 8008fde:	2a6e      	cmp	r2, #110	; 0x6e
 8008fe0:	e7d9      	b.n	8008f96 <_strtod_l+0x306>
 8008fe2:	498b      	ldr	r1, [pc, #556]	; (8009210 <_strtod_l+0x580>)
 8008fe4:	a815      	add	r0, sp, #84	; 0x54
 8008fe6:	f001 fd97 	bl	800ab18 <__match>
 8008fea:	2800      	cmp	r0, #0
 8008fec:	f43f aea8 	beq.w	8008d40 <_strtod_l+0xb0>
 8008ff0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008ff2:	4988      	ldr	r1, [pc, #544]	; (8009214 <_strtod_l+0x584>)
 8008ff4:	3b01      	subs	r3, #1
 8008ff6:	a815      	add	r0, sp, #84	; 0x54
 8008ff8:	9315      	str	r3, [sp, #84]	; 0x54
 8008ffa:	f001 fd8d 	bl	800ab18 <__match>
 8008ffe:	b910      	cbnz	r0, 8009006 <_strtod_l+0x376>
 8009000:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009002:	3301      	adds	r3, #1
 8009004:	9315      	str	r3, [sp, #84]	; 0x54
 8009006:	f8df 921c 	ldr.w	r9, [pc, #540]	; 8009224 <_strtod_l+0x594>
 800900a:	f04f 0800 	mov.w	r8, #0
 800900e:	e67a      	b.n	8008d06 <_strtod_l+0x76>
 8009010:	4881      	ldr	r0, [pc, #516]	; (8009218 <_strtod_l+0x588>)
 8009012:	f001 fa9d 	bl	800a550 <nan>
 8009016:	ec59 8b10 	vmov	r8, r9, d0
 800901a:	e674      	b.n	8008d06 <_strtod_l+0x76>
 800901c:	9b05      	ldr	r3, [sp, #20]
 800901e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009020:	1afb      	subs	r3, r7, r3
 8009022:	f1bb 0f00 	cmp.w	fp, #0
 8009026:	bf08      	it	eq
 8009028:	46b3      	moveq	fp, r6
 800902a:	2e10      	cmp	r6, #16
 800902c:	9308      	str	r3, [sp, #32]
 800902e:	4635      	mov	r5, r6
 8009030:	bfa8      	it	ge
 8009032:	2510      	movge	r5, #16
 8009034:	f7f7 fa7e 	bl	8000534 <__aeabi_ui2d>
 8009038:	2e09      	cmp	r6, #9
 800903a:	4680      	mov	r8, r0
 800903c:	4689      	mov	r9, r1
 800903e:	dd13      	ble.n	8009068 <_strtod_l+0x3d8>
 8009040:	4b76      	ldr	r3, [pc, #472]	; (800921c <_strtod_l+0x58c>)
 8009042:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8009046:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800904a:	f7f7 faed 	bl	8000628 <__aeabi_dmul>
 800904e:	4680      	mov	r8, r0
 8009050:	4650      	mov	r0, sl
 8009052:	4689      	mov	r9, r1
 8009054:	f7f7 fa6e 	bl	8000534 <__aeabi_ui2d>
 8009058:	4602      	mov	r2, r0
 800905a:	460b      	mov	r3, r1
 800905c:	4640      	mov	r0, r8
 800905e:	4649      	mov	r1, r9
 8009060:	f7f7 f92c 	bl	80002bc <__adddf3>
 8009064:	4680      	mov	r8, r0
 8009066:	4689      	mov	r9, r1
 8009068:	2e0f      	cmp	r6, #15
 800906a:	dc38      	bgt.n	80090de <_strtod_l+0x44e>
 800906c:	9b08      	ldr	r3, [sp, #32]
 800906e:	2b00      	cmp	r3, #0
 8009070:	f43f ae49 	beq.w	8008d06 <_strtod_l+0x76>
 8009074:	dd24      	ble.n	80090c0 <_strtod_l+0x430>
 8009076:	2b16      	cmp	r3, #22
 8009078:	dc0b      	bgt.n	8009092 <_strtod_l+0x402>
 800907a:	4968      	ldr	r1, [pc, #416]	; (800921c <_strtod_l+0x58c>)
 800907c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009080:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009084:	4642      	mov	r2, r8
 8009086:	464b      	mov	r3, r9
 8009088:	f7f7 face 	bl	8000628 <__aeabi_dmul>
 800908c:	4680      	mov	r8, r0
 800908e:	4689      	mov	r9, r1
 8009090:	e639      	b.n	8008d06 <_strtod_l+0x76>
 8009092:	9a08      	ldr	r2, [sp, #32]
 8009094:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 8009098:	4293      	cmp	r3, r2
 800909a:	db20      	blt.n	80090de <_strtod_l+0x44e>
 800909c:	4c5f      	ldr	r4, [pc, #380]	; (800921c <_strtod_l+0x58c>)
 800909e:	f1c6 060f 	rsb	r6, r6, #15
 80090a2:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 80090a6:	4642      	mov	r2, r8
 80090a8:	464b      	mov	r3, r9
 80090aa:	e9d1 0100 	ldrd	r0, r1, [r1]
 80090ae:	f7f7 fabb 	bl	8000628 <__aeabi_dmul>
 80090b2:	9b08      	ldr	r3, [sp, #32]
 80090b4:	1b9e      	subs	r6, r3, r6
 80090b6:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 80090ba:	e9d4 2300 	ldrd	r2, r3, [r4]
 80090be:	e7e3      	b.n	8009088 <_strtod_l+0x3f8>
 80090c0:	9b08      	ldr	r3, [sp, #32]
 80090c2:	3316      	adds	r3, #22
 80090c4:	db0b      	blt.n	80090de <_strtod_l+0x44e>
 80090c6:	9b05      	ldr	r3, [sp, #20]
 80090c8:	1bdf      	subs	r7, r3, r7
 80090ca:	4b54      	ldr	r3, [pc, #336]	; (800921c <_strtod_l+0x58c>)
 80090cc:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 80090d0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80090d4:	4640      	mov	r0, r8
 80090d6:	4649      	mov	r1, r9
 80090d8:	f7f7 fbd0 	bl	800087c <__aeabi_ddiv>
 80090dc:	e7d6      	b.n	800908c <_strtod_l+0x3fc>
 80090de:	9b08      	ldr	r3, [sp, #32]
 80090e0:	1b75      	subs	r5, r6, r5
 80090e2:	441d      	add	r5, r3
 80090e4:	2d00      	cmp	r5, #0
 80090e6:	dd70      	ble.n	80091ca <_strtod_l+0x53a>
 80090e8:	f015 030f 	ands.w	r3, r5, #15
 80090ec:	d00a      	beq.n	8009104 <_strtod_l+0x474>
 80090ee:	494b      	ldr	r1, [pc, #300]	; (800921c <_strtod_l+0x58c>)
 80090f0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80090f4:	4642      	mov	r2, r8
 80090f6:	464b      	mov	r3, r9
 80090f8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80090fc:	f7f7 fa94 	bl	8000628 <__aeabi_dmul>
 8009100:	4680      	mov	r8, r0
 8009102:	4689      	mov	r9, r1
 8009104:	f035 050f 	bics.w	r5, r5, #15
 8009108:	d04d      	beq.n	80091a6 <_strtod_l+0x516>
 800910a:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 800910e:	dd22      	ble.n	8009156 <_strtod_l+0x4c6>
 8009110:	2500      	movs	r5, #0
 8009112:	46ab      	mov	fp, r5
 8009114:	9509      	str	r5, [sp, #36]	; 0x24
 8009116:	9505      	str	r5, [sp, #20]
 8009118:	2322      	movs	r3, #34	; 0x22
 800911a:	f8df 9108 	ldr.w	r9, [pc, #264]	; 8009224 <_strtod_l+0x594>
 800911e:	6023      	str	r3, [r4, #0]
 8009120:	f04f 0800 	mov.w	r8, #0
 8009124:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009126:	2b00      	cmp	r3, #0
 8009128:	f43f aded 	beq.w	8008d06 <_strtod_l+0x76>
 800912c:	9916      	ldr	r1, [sp, #88]	; 0x58
 800912e:	4620      	mov	r0, r4
 8009130:	f7ff f924 	bl	800837c <_Bfree>
 8009134:	9905      	ldr	r1, [sp, #20]
 8009136:	4620      	mov	r0, r4
 8009138:	f7ff f920 	bl	800837c <_Bfree>
 800913c:	4659      	mov	r1, fp
 800913e:	4620      	mov	r0, r4
 8009140:	f7ff f91c 	bl	800837c <_Bfree>
 8009144:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009146:	4620      	mov	r0, r4
 8009148:	f7ff f918 	bl	800837c <_Bfree>
 800914c:	4629      	mov	r1, r5
 800914e:	4620      	mov	r0, r4
 8009150:	f7ff f914 	bl	800837c <_Bfree>
 8009154:	e5d7      	b.n	8008d06 <_strtod_l+0x76>
 8009156:	4b32      	ldr	r3, [pc, #200]	; (8009220 <_strtod_l+0x590>)
 8009158:	9304      	str	r3, [sp, #16]
 800915a:	2300      	movs	r3, #0
 800915c:	112d      	asrs	r5, r5, #4
 800915e:	4640      	mov	r0, r8
 8009160:	4649      	mov	r1, r9
 8009162:	469a      	mov	sl, r3
 8009164:	2d01      	cmp	r5, #1
 8009166:	dc21      	bgt.n	80091ac <_strtod_l+0x51c>
 8009168:	b10b      	cbz	r3, 800916e <_strtod_l+0x4de>
 800916a:	4680      	mov	r8, r0
 800916c:	4689      	mov	r9, r1
 800916e:	492c      	ldr	r1, [pc, #176]	; (8009220 <_strtod_l+0x590>)
 8009170:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8009174:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8009178:	4642      	mov	r2, r8
 800917a:	464b      	mov	r3, r9
 800917c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009180:	f7f7 fa52 	bl	8000628 <__aeabi_dmul>
 8009184:	4b27      	ldr	r3, [pc, #156]	; (8009224 <_strtod_l+0x594>)
 8009186:	460a      	mov	r2, r1
 8009188:	400b      	ands	r3, r1
 800918a:	4927      	ldr	r1, [pc, #156]	; (8009228 <_strtod_l+0x598>)
 800918c:	428b      	cmp	r3, r1
 800918e:	4680      	mov	r8, r0
 8009190:	d8be      	bhi.n	8009110 <_strtod_l+0x480>
 8009192:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8009196:	428b      	cmp	r3, r1
 8009198:	bf86      	itte	hi
 800919a:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 800922c <_strtod_l+0x59c>
 800919e:	f04f 38ff 	movhi.w	r8, #4294967295
 80091a2:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 80091a6:	2300      	movs	r3, #0
 80091a8:	9304      	str	r3, [sp, #16]
 80091aa:	e07b      	b.n	80092a4 <_strtod_l+0x614>
 80091ac:	07ea      	lsls	r2, r5, #31
 80091ae:	d505      	bpl.n	80091bc <_strtod_l+0x52c>
 80091b0:	9b04      	ldr	r3, [sp, #16]
 80091b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091b6:	f7f7 fa37 	bl	8000628 <__aeabi_dmul>
 80091ba:	2301      	movs	r3, #1
 80091bc:	9a04      	ldr	r2, [sp, #16]
 80091be:	3208      	adds	r2, #8
 80091c0:	f10a 0a01 	add.w	sl, sl, #1
 80091c4:	106d      	asrs	r5, r5, #1
 80091c6:	9204      	str	r2, [sp, #16]
 80091c8:	e7cc      	b.n	8009164 <_strtod_l+0x4d4>
 80091ca:	d0ec      	beq.n	80091a6 <_strtod_l+0x516>
 80091cc:	426d      	negs	r5, r5
 80091ce:	f015 020f 	ands.w	r2, r5, #15
 80091d2:	d00a      	beq.n	80091ea <_strtod_l+0x55a>
 80091d4:	4b11      	ldr	r3, [pc, #68]	; (800921c <_strtod_l+0x58c>)
 80091d6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80091da:	4640      	mov	r0, r8
 80091dc:	4649      	mov	r1, r9
 80091de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091e2:	f7f7 fb4b 	bl	800087c <__aeabi_ddiv>
 80091e6:	4680      	mov	r8, r0
 80091e8:	4689      	mov	r9, r1
 80091ea:	112d      	asrs	r5, r5, #4
 80091ec:	d0db      	beq.n	80091a6 <_strtod_l+0x516>
 80091ee:	2d1f      	cmp	r5, #31
 80091f0:	dd1e      	ble.n	8009230 <_strtod_l+0x5a0>
 80091f2:	2500      	movs	r5, #0
 80091f4:	46ab      	mov	fp, r5
 80091f6:	9509      	str	r5, [sp, #36]	; 0x24
 80091f8:	9505      	str	r5, [sp, #20]
 80091fa:	2322      	movs	r3, #34	; 0x22
 80091fc:	f04f 0800 	mov.w	r8, #0
 8009200:	f04f 0900 	mov.w	r9, #0
 8009204:	6023      	str	r3, [r4, #0]
 8009206:	e78d      	b.n	8009124 <_strtod_l+0x494>
 8009208:	0800cc39 	.word	0x0800cc39
 800920c:	0800ce64 	.word	0x0800ce64
 8009210:	0800cc31 	.word	0x0800cc31
 8009214:	0800cc66 	.word	0x0800cc66
 8009218:	0800d010 	.word	0x0800d010
 800921c:	0800cd78 	.word	0x0800cd78
 8009220:	0800cd50 	.word	0x0800cd50
 8009224:	7ff00000 	.word	0x7ff00000
 8009228:	7ca00000 	.word	0x7ca00000
 800922c:	7fefffff 	.word	0x7fefffff
 8009230:	f015 0310 	ands.w	r3, r5, #16
 8009234:	bf18      	it	ne
 8009236:	236a      	movne	r3, #106	; 0x6a
 8009238:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 80095dc <_strtod_l+0x94c>
 800923c:	9304      	str	r3, [sp, #16]
 800923e:	4640      	mov	r0, r8
 8009240:	4649      	mov	r1, r9
 8009242:	2300      	movs	r3, #0
 8009244:	07ea      	lsls	r2, r5, #31
 8009246:	d504      	bpl.n	8009252 <_strtod_l+0x5c2>
 8009248:	e9da 2300 	ldrd	r2, r3, [sl]
 800924c:	f7f7 f9ec 	bl	8000628 <__aeabi_dmul>
 8009250:	2301      	movs	r3, #1
 8009252:	106d      	asrs	r5, r5, #1
 8009254:	f10a 0a08 	add.w	sl, sl, #8
 8009258:	d1f4      	bne.n	8009244 <_strtod_l+0x5b4>
 800925a:	b10b      	cbz	r3, 8009260 <_strtod_l+0x5d0>
 800925c:	4680      	mov	r8, r0
 800925e:	4689      	mov	r9, r1
 8009260:	9b04      	ldr	r3, [sp, #16]
 8009262:	b1bb      	cbz	r3, 8009294 <_strtod_l+0x604>
 8009264:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8009268:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800926c:	2b00      	cmp	r3, #0
 800926e:	4649      	mov	r1, r9
 8009270:	dd10      	ble.n	8009294 <_strtod_l+0x604>
 8009272:	2b1f      	cmp	r3, #31
 8009274:	f340 811e 	ble.w	80094b4 <_strtod_l+0x824>
 8009278:	2b34      	cmp	r3, #52	; 0x34
 800927a:	bfde      	ittt	le
 800927c:	f04f 33ff 	movle.w	r3, #4294967295
 8009280:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8009284:	4093      	lslle	r3, r2
 8009286:	f04f 0800 	mov.w	r8, #0
 800928a:	bfcc      	ite	gt
 800928c:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8009290:	ea03 0901 	andle.w	r9, r3, r1
 8009294:	2200      	movs	r2, #0
 8009296:	2300      	movs	r3, #0
 8009298:	4640      	mov	r0, r8
 800929a:	4649      	mov	r1, r9
 800929c:	f7f7 fc2c 	bl	8000af8 <__aeabi_dcmpeq>
 80092a0:	2800      	cmp	r0, #0
 80092a2:	d1a6      	bne.n	80091f2 <_strtod_l+0x562>
 80092a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80092a6:	9300      	str	r3, [sp, #0]
 80092a8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80092aa:	4633      	mov	r3, r6
 80092ac:	465a      	mov	r2, fp
 80092ae:	4620      	mov	r0, r4
 80092b0:	f7ff f8cc 	bl	800844c <__s2b>
 80092b4:	9009      	str	r0, [sp, #36]	; 0x24
 80092b6:	2800      	cmp	r0, #0
 80092b8:	f43f af2a 	beq.w	8009110 <_strtod_l+0x480>
 80092bc:	9a08      	ldr	r2, [sp, #32]
 80092be:	9b05      	ldr	r3, [sp, #20]
 80092c0:	2a00      	cmp	r2, #0
 80092c2:	eba3 0307 	sub.w	r3, r3, r7
 80092c6:	bfa8      	it	ge
 80092c8:	2300      	movge	r3, #0
 80092ca:	930c      	str	r3, [sp, #48]	; 0x30
 80092cc:	2500      	movs	r5, #0
 80092ce:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80092d2:	9312      	str	r3, [sp, #72]	; 0x48
 80092d4:	46ab      	mov	fp, r5
 80092d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80092d8:	4620      	mov	r0, r4
 80092da:	6859      	ldr	r1, [r3, #4]
 80092dc:	f7ff f80e 	bl	80082fc <_Balloc>
 80092e0:	9005      	str	r0, [sp, #20]
 80092e2:	2800      	cmp	r0, #0
 80092e4:	f43f af18 	beq.w	8009118 <_strtod_l+0x488>
 80092e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80092ea:	691a      	ldr	r2, [r3, #16]
 80092ec:	3202      	adds	r2, #2
 80092ee:	f103 010c 	add.w	r1, r3, #12
 80092f2:	0092      	lsls	r2, r2, #2
 80092f4:	300c      	adds	r0, #12
 80092f6:	f001 f91b 	bl	800a530 <memcpy>
 80092fa:	ec49 8b10 	vmov	d0, r8, r9
 80092fe:	aa18      	add	r2, sp, #96	; 0x60
 8009300:	a917      	add	r1, sp, #92	; 0x5c
 8009302:	4620      	mov	r0, r4
 8009304:	f7ff fbd6 	bl	8008ab4 <__d2b>
 8009308:	ec49 8b18 	vmov	d8, r8, r9
 800930c:	9016      	str	r0, [sp, #88]	; 0x58
 800930e:	2800      	cmp	r0, #0
 8009310:	f43f af02 	beq.w	8009118 <_strtod_l+0x488>
 8009314:	2101      	movs	r1, #1
 8009316:	4620      	mov	r0, r4
 8009318:	f7ff f930 	bl	800857c <__i2b>
 800931c:	4683      	mov	fp, r0
 800931e:	2800      	cmp	r0, #0
 8009320:	f43f aefa 	beq.w	8009118 <_strtod_l+0x488>
 8009324:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8009326:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8009328:	2e00      	cmp	r6, #0
 800932a:	bfab      	itete	ge
 800932c:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 800932e:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 8009330:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8009332:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 8009336:	bfac      	ite	ge
 8009338:	eb06 0a03 	addge.w	sl, r6, r3
 800933c:	1b9f      	sublt	r7, r3, r6
 800933e:	9b04      	ldr	r3, [sp, #16]
 8009340:	1af6      	subs	r6, r6, r3
 8009342:	4416      	add	r6, r2
 8009344:	4ba0      	ldr	r3, [pc, #640]	; (80095c8 <_strtod_l+0x938>)
 8009346:	3e01      	subs	r6, #1
 8009348:	429e      	cmp	r6, r3
 800934a:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800934e:	f280 80c4 	bge.w	80094da <_strtod_l+0x84a>
 8009352:	1b9b      	subs	r3, r3, r6
 8009354:	2b1f      	cmp	r3, #31
 8009356:	eba2 0203 	sub.w	r2, r2, r3
 800935a:	f04f 0101 	mov.w	r1, #1
 800935e:	f300 80b0 	bgt.w	80094c2 <_strtod_l+0x832>
 8009362:	fa01 f303 	lsl.w	r3, r1, r3
 8009366:	930e      	str	r3, [sp, #56]	; 0x38
 8009368:	2300      	movs	r3, #0
 800936a:	930d      	str	r3, [sp, #52]	; 0x34
 800936c:	eb0a 0602 	add.w	r6, sl, r2
 8009370:	9b04      	ldr	r3, [sp, #16]
 8009372:	45b2      	cmp	sl, r6
 8009374:	4417      	add	r7, r2
 8009376:	441f      	add	r7, r3
 8009378:	4653      	mov	r3, sl
 800937a:	bfa8      	it	ge
 800937c:	4633      	movge	r3, r6
 800937e:	42bb      	cmp	r3, r7
 8009380:	bfa8      	it	ge
 8009382:	463b      	movge	r3, r7
 8009384:	2b00      	cmp	r3, #0
 8009386:	bfc2      	ittt	gt
 8009388:	1af6      	subgt	r6, r6, r3
 800938a:	1aff      	subgt	r7, r7, r3
 800938c:	ebaa 0a03 	subgt.w	sl, sl, r3
 8009390:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009392:	2b00      	cmp	r3, #0
 8009394:	dd17      	ble.n	80093c6 <_strtod_l+0x736>
 8009396:	4659      	mov	r1, fp
 8009398:	461a      	mov	r2, r3
 800939a:	4620      	mov	r0, r4
 800939c:	f7ff f9ae 	bl	80086fc <__pow5mult>
 80093a0:	4683      	mov	fp, r0
 80093a2:	2800      	cmp	r0, #0
 80093a4:	f43f aeb8 	beq.w	8009118 <_strtod_l+0x488>
 80093a8:	4601      	mov	r1, r0
 80093aa:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80093ac:	4620      	mov	r0, r4
 80093ae:	f7ff f8fb 	bl	80085a8 <__multiply>
 80093b2:	900b      	str	r0, [sp, #44]	; 0x2c
 80093b4:	2800      	cmp	r0, #0
 80093b6:	f43f aeaf 	beq.w	8009118 <_strtod_l+0x488>
 80093ba:	9916      	ldr	r1, [sp, #88]	; 0x58
 80093bc:	4620      	mov	r0, r4
 80093be:	f7fe ffdd 	bl	800837c <_Bfree>
 80093c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80093c4:	9316      	str	r3, [sp, #88]	; 0x58
 80093c6:	2e00      	cmp	r6, #0
 80093c8:	f300 808c 	bgt.w	80094e4 <_strtod_l+0x854>
 80093cc:	9b08      	ldr	r3, [sp, #32]
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	dd08      	ble.n	80093e4 <_strtod_l+0x754>
 80093d2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80093d4:	9905      	ldr	r1, [sp, #20]
 80093d6:	4620      	mov	r0, r4
 80093d8:	f7ff f990 	bl	80086fc <__pow5mult>
 80093dc:	9005      	str	r0, [sp, #20]
 80093de:	2800      	cmp	r0, #0
 80093e0:	f43f ae9a 	beq.w	8009118 <_strtod_l+0x488>
 80093e4:	2f00      	cmp	r7, #0
 80093e6:	dd08      	ble.n	80093fa <_strtod_l+0x76a>
 80093e8:	9905      	ldr	r1, [sp, #20]
 80093ea:	463a      	mov	r2, r7
 80093ec:	4620      	mov	r0, r4
 80093ee:	f7ff f9df 	bl	80087b0 <__lshift>
 80093f2:	9005      	str	r0, [sp, #20]
 80093f4:	2800      	cmp	r0, #0
 80093f6:	f43f ae8f 	beq.w	8009118 <_strtod_l+0x488>
 80093fa:	f1ba 0f00 	cmp.w	sl, #0
 80093fe:	dd08      	ble.n	8009412 <_strtod_l+0x782>
 8009400:	4659      	mov	r1, fp
 8009402:	4652      	mov	r2, sl
 8009404:	4620      	mov	r0, r4
 8009406:	f7ff f9d3 	bl	80087b0 <__lshift>
 800940a:	4683      	mov	fp, r0
 800940c:	2800      	cmp	r0, #0
 800940e:	f43f ae83 	beq.w	8009118 <_strtod_l+0x488>
 8009412:	9a05      	ldr	r2, [sp, #20]
 8009414:	9916      	ldr	r1, [sp, #88]	; 0x58
 8009416:	4620      	mov	r0, r4
 8009418:	f7ff fa52 	bl	80088c0 <__mdiff>
 800941c:	4605      	mov	r5, r0
 800941e:	2800      	cmp	r0, #0
 8009420:	f43f ae7a 	beq.w	8009118 <_strtod_l+0x488>
 8009424:	68c3      	ldr	r3, [r0, #12]
 8009426:	930b      	str	r3, [sp, #44]	; 0x2c
 8009428:	2300      	movs	r3, #0
 800942a:	60c3      	str	r3, [r0, #12]
 800942c:	4659      	mov	r1, fp
 800942e:	f7ff fa2b 	bl	8008888 <__mcmp>
 8009432:	2800      	cmp	r0, #0
 8009434:	da60      	bge.n	80094f8 <_strtod_l+0x868>
 8009436:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009438:	ea53 0308 	orrs.w	r3, r3, r8
 800943c:	f040 8084 	bne.w	8009548 <_strtod_l+0x8b8>
 8009440:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009444:	2b00      	cmp	r3, #0
 8009446:	d17f      	bne.n	8009548 <_strtod_l+0x8b8>
 8009448:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800944c:	0d1b      	lsrs	r3, r3, #20
 800944e:	051b      	lsls	r3, r3, #20
 8009450:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8009454:	d978      	bls.n	8009548 <_strtod_l+0x8b8>
 8009456:	696b      	ldr	r3, [r5, #20]
 8009458:	b913      	cbnz	r3, 8009460 <_strtod_l+0x7d0>
 800945a:	692b      	ldr	r3, [r5, #16]
 800945c:	2b01      	cmp	r3, #1
 800945e:	dd73      	ble.n	8009548 <_strtod_l+0x8b8>
 8009460:	4629      	mov	r1, r5
 8009462:	2201      	movs	r2, #1
 8009464:	4620      	mov	r0, r4
 8009466:	f7ff f9a3 	bl	80087b0 <__lshift>
 800946a:	4659      	mov	r1, fp
 800946c:	4605      	mov	r5, r0
 800946e:	f7ff fa0b 	bl	8008888 <__mcmp>
 8009472:	2800      	cmp	r0, #0
 8009474:	dd68      	ble.n	8009548 <_strtod_l+0x8b8>
 8009476:	9904      	ldr	r1, [sp, #16]
 8009478:	4a54      	ldr	r2, [pc, #336]	; (80095cc <_strtod_l+0x93c>)
 800947a:	464b      	mov	r3, r9
 800947c:	2900      	cmp	r1, #0
 800947e:	f000 8084 	beq.w	800958a <_strtod_l+0x8fa>
 8009482:	ea02 0109 	and.w	r1, r2, r9
 8009486:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800948a:	dc7e      	bgt.n	800958a <_strtod_l+0x8fa>
 800948c:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8009490:	f77f aeb3 	ble.w	80091fa <_strtod_l+0x56a>
 8009494:	4b4e      	ldr	r3, [pc, #312]	; (80095d0 <_strtod_l+0x940>)
 8009496:	4640      	mov	r0, r8
 8009498:	4649      	mov	r1, r9
 800949a:	2200      	movs	r2, #0
 800949c:	f7f7 f8c4 	bl	8000628 <__aeabi_dmul>
 80094a0:	4b4a      	ldr	r3, [pc, #296]	; (80095cc <_strtod_l+0x93c>)
 80094a2:	400b      	ands	r3, r1
 80094a4:	4680      	mov	r8, r0
 80094a6:	4689      	mov	r9, r1
 80094a8:	2b00      	cmp	r3, #0
 80094aa:	f47f ae3f 	bne.w	800912c <_strtod_l+0x49c>
 80094ae:	2322      	movs	r3, #34	; 0x22
 80094b0:	6023      	str	r3, [r4, #0]
 80094b2:	e63b      	b.n	800912c <_strtod_l+0x49c>
 80094b4:	f04f 32ff 	mov.w	r2, #4294967295
 80094b8:	fa02 f303 	lsl.w	r3, r2, r3
 80094bc:	ea03 0808 	and.w	r8, r3, r8
 80094c0:	e6e8      	b.n	8009294 <_strtod_l+0x604>
 80094c2:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 80094c6:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 80094ca:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 80094ce:	36e2      	adds	r6, #226	; 0xe2
 80094d0:	fa01 f306 	lsl.w	r3, r1, r6
 80094d4:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 80094d8:	e748      	b.n	800936c <_strtod_l+0x6dc>
 80094da:	2100      	movs	r1, #0
 80094dc:	2301      	movs	r3, #1
 80094de:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 80094e2:	e743      	b.n	800936c <_strtod_l+0x6dc>
 80094e4:	9916      	ldr	r1, [sp, #88]	; 0x58
 80094e6:	4632      	mov	r2, r6
 80094e8:	4620      	mov	r0, r4
 80094ea:	f7ff f961 	bl	80087b0 <__lshift>
 80094ee:	9016      	str	r0, [sp, #88]	; 0x58
 80094f0:	2800      	cmp	r0, #0
 80094f2:	f47f af6b 	bne.w	80093cc <_strtod_l+0x73c>
 80094f6:	e60f      	b.n	8009118 <_strtod_l+0x488>
 80094f8:	46ca      	mov	sl, r9
 80094fa:	d171      	bne.n	80095e0 <_strtod_l+0x950>
 80094fc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80094fe:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009502:	b352      	cbz	r2, 800955a <_strtod_l+0x8ca>
 8009504:	4a33      	ldr	r2, [pc, #204]	; (80095d4 <_strtod_l+0x944>)
 8009506:	4293      	cmp	r3, r2
 8009508:	d12a      	bne.n	8009560 <_strtod_l+0x8d0>
 800950a:	9b04      	ldr	r3, [sp, #16]
 800950c:	4641      	mov	r1, r8
 800950e:	b1fb      	cbz	r3, 8009550 <_strtod_l+0x8c0>
 8009510:	4b2e      	ldr	r3, [pc, #184]	; (80095cc <_strtod_l+0x93c>)
 8009512:	ea09 0303 	and.w	r3, r9, r3
 8009516:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800951a:	f04f 32ff 	mov.w	r2, #4294967295
 800951e:	d81a      	bhi.n	8009556 <_strtod_l+0x8c6>
 8009520:	0d1b      	lsrs	r3, r3, #20
 8009522:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8009526:	fa02 f303 	lsl.w	r3, r2, r3
 800952a:	4299      	cmp	r1, r3
 800952c:	d118      	bne.n	8009560 <_strtod_l+0x8d0>
 800952e:	4b2a      	ldr	r3, [pc, #168]	; (80095d8 <_strtod_l+0x948>)
 8009530:	459a      	cmp	sl, r3
 8009532:	d102      	bne.n	800953a <_strtod_l+0x8aa>
 8009534:	3101      	adds	r1, #1
 8009536:	f43f adef 	beq.w	8009118 <_strtod_l+0x488>
 800953a:	4b24      	ldr	r3, [pc, #144]	; (80095cc <_strtod_l+0x93c>)
 800953c:	ea0a 0303 	and.w	r3, sl, r3
 8009540:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 8009544:	f04f 0800 	mov.w	r8, #0
 8009548:	9b04      	ldr	r3, [sp, #16]
 800954a:	2b00      	cmp	r3, #0
 800954c:	d1a2      	bne.n	8009494 <_strtod_l+0x804>
 800954e:	e5ed      	b.n	800912c <_strtod_l+0x49c>
 8009550:	f04f 33ff 	mov.w	r3, #4294967295
 8009554:	e7e9      	b.n	800952a <_strtod_l+0x89a>
 8009556:	4613      	mov	r3, r2
 8009558:	e7e7      	b.n	800952a <_strtod_l+0x89a>
 800955a:	ea53 0308 	orrs.w	r3, r3, r8
 800955e:	d08a      	beq.n	8009476 <_strtod_l+0x7e6>
 8009560:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009562:	b1e3      	cbz	r3, 800959e <_strtod_l+0x90e>
 8009564:	ea13 0f0a 	tst.w	r3, sl
 8009568:	d0ee      	beq.n	8009548 <_strtod_l+0x8b8>
 800956a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800956c:	9a04      	ldr	r2, [sp, #16]
 800956e:	4640      	mov	r0, r8
 8009570:	4649      	mov	r1, r9
 8009572:	b1c3      	cbz	r3, 80095a6 <_strtod_l+0x916>
 8009574:	f7ff fb6f 	bl	8008c56 <sulp>
 8009578:	4602      	mov	r2, r0
 800957a:	460b      	mov	r3, r1
 800957c:	ec51 0b18 	vmov	r0, r1, d8
 8009580:	f7f6 fe9c 	bl	80002bc <__adddf3>
 8009584:	4680      	mov	r8, r0
 8009586:	4689      	mov	r9, r1
 8009588:	e7de      	b.n	8009548 <_strtod_l+0x8b8>
 800958a:	4013      	ands	r3, r2
 800958c:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8009590:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8009594:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8009598:	f04f 38ff 	mov.w	r8, #4294967295
 800959c:	e7d4      	b.n	8009548 <_strtod_l+0x8b8>
 800959e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80095a0:	ea13 0f08 	tst.w	r3, r8
 80095a4:	e7e0      	b.n	8009568 <_strtod_l+0x8d8>
 80095a6:	f7ff fb56 	bl	8008c56 <sulp>
 80095aa:	4602      	mov	r2, r0
 80095ac:	460b      	mov	r3, r1
 80095ae:	ec51 0b18 	vmov	r0, r1, d8
 80095b2:	f7f6 fe81 	bl	80002b8 <__aeabi_dsub>
 80095b6:	2200      	movs	r2, #0
 80095b8:	2300      	movs	r3, #0
 80095ba:	4680      	mov	r8, r0
 80095bc:	4689      	mov	r9, r1
 80095be:	f7f7 fa9b 	bl	8000af8 <__aeabi_dcmpeq>
 80095c2:	2800      	cmp	r0, #0
 80095c4:	d0c0      	beq.n	8009548 <_strtod_l+0x8b8>
 80095c6:	e618      	b.n	80091fa <_strtod_l+0x56a>
 80095c8:	fffffc02 	.word	0xfffffc02
 80095cc:	7ff00000 	.word	0x7ff00000
 80095d0:	39500000 	.word	0x39500000
 80095d4:	000fffff 	.word	0x000fffff
 80095d8:	7fefffff 	.word	0x7fefffff
 80095dc:	0800ce78 	.word	0x0800ce78
 80095e0:	4659      	mov	r1, fp
 80095e2:	4628      	mov	r0, r5
 80095e4:	f7ff fac0 	bl	8008b68 <__ratio>
 80095e8:	ec57 6b10 	vmov	r6, r7, d0
 80095ec:	ee10 0a10 	vmov	r0, s0
 80095f0:	2200      	movs	r2, #0
 80095f2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80095f6:	4639      	mov	r1, r7
 80095f8:	f7f7 fa92 	bl	8000b20 <__aeabi_dcmple>
 80095fc:	2800      	cmp	r0, #0
 80095fe:	d071      	beq.n	80096e4 <_strtod_l+0xa54>
 8009600:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009602:	2b00      	cmp	r3, #0
 8009604:	d17c      	bne.n	8009700 <_strtod_l+0xa70>
 8009606:	f1b8 0f00 	cmp.w	r8, #0
 800960a:	d15a      	bne.n	80096c2 <_strtod_l+0xa32>
 800960c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009610:	2b00      	cmp	r3, #0
 8009612:	d15d      	bne.n	80096d0 <_strtod_l+0xa40>
 8009614:	4b90      	ldr	r3, [pc, #576]	; (8009858 <_strtod_l+0xbc8>)
 8009616:	2200      	movs	r2, #0
 8009618:	4630      	mov	r0, r6
 800961a:	4639      	mov	r1, r7
 800961c:	f7f7 fa76 	bl	8000b0c <__aeabi_dcmplt>
 8009620:	2800      	cmp	r0, #0
 8009622:	d15c      	bne.n	80096de <_strtod_l+0xa4e>
 8009624:	4630      	mov	r0, r6
 8009626:	4639      	mov	r1, r7
 8009628:	4b8c      	ldr	r3, [pc, #560]	; (800985c <_strtod_l+0xbcc>)
 800962a:	2200      	movs	r2, #0
 800962c:	f7f6 fffc 	bl	8000628 <__aeabi_dmul>
 8009630:	4606      	mov	r6, r0
 8009632:	460f      	mov	r7, r1
 8009634:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8009638:	9606      	str	r6, [sp, #24]
 800963a:	9307      	str	r3, [sp, #28]
 800963c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009640:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8009644:	4b86      	ldr	r3, [pc, #536]	; (8009860 <_strtod_l+0xbd0>)
 8009646:	ea0a 0303 	and.w	r3, sl, r3
 800964a:	930d      	str	r3, [sp, #52]	; 0x34
 800964c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800964e:	4b85      	ldr	r3, [pc, #532]	; (8009864 <_strtod_l+0xbd4>)
 8009650:	429a      	cmp	r2, r3
 8009652:	f040 8090 	bne.w	8009776 <_strtod_l+0xae6>
 8009656:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 800965a:	ec49 8b10 	vmov	d0, r8, r9
 800965e:	f7ff f9b9 	bl	80089d4 <__ulp>
 8009662:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009666:	ec51 0b10 	vmov	r0, r1, d0
 800966a:	f7f6 ffdd 	bl	8000628 <__aeabi_dmul>
 800966e:	4642      	mov	r2, r8
 8009670:	464b      	mov	r3, r9
 8009672:	f7f6 fe23 	bl	80002bc <__adddf3>
 8009676:	460b      	mov	r3, r1
 8009678:	4979      	ldr	r1, [pc, #484]	; (8009860 <_strtod_l+0xbd0>)
 800967a:	4a7b      	ldr	r2, [pc, #492]	; (8009868 <_strtod_l+0xbd8>)
 800967c:	4019      	ands	r1, r3
 800967e:	4291      	cmp	r1, r2
 8009680:	4680      	mov	r8, r0
 8009682:	d944      	bls.n	800970e <_strtod_l+0xa7e>
 8009684:	ee18 2a90 	vmov	r2, s17
 8009688:	4b78      	ldr	r3, [pc, #480]	; (800986c <_strtod_l+0xbdc>)
 800968a:	429a      	cmp	r2, r3
 800968c:	d104      	bne.n	8009698 <_strtod_l+0xa08>
 800968e:	ee18 3a10 	vmov	r3, s16
 8009692:	3301      	adds	r3, #1
 8009694:	f43f ad40 	beq.w	8009118 <_strtod_l+0x488>
 8009698:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 800986c <_strtod_l+0xbdc>
 800969c:	f04f 38ff 	mov.w	r8, #4294967295
 80096a0:	9916      	ldr	r1, [sp, #88]	; 0x58
 80096a2:	4620      	mov	r0, r4
 80096a4:	f7fe fe6a 	bl	800837c <_Bfree>
 80096a8:	9905      	ldr	r1, [sp, #20]
 80096aa:	4620      	mov	r0, r4
 80096ac:	f7fe fe66 	bl	800837c <_Bfree>
 80096b0:	4659      	mov	r1, fp
 80096b2:	4620      	mov	r0, r4
 80096b4:	f7fe fe62 	bl	800837c <_Bfree>
 80096b8:	4629      	mov	r1, r5
 80096ba:	4620      	mov	r0, r4
 80096bc:	f7fe fe5e 	bl	800837c <_Bfree>
 80096c0:	e609      	b.n	80092d6 <_strtod_l+0x646>
 80096c2:	f1b8 0f01 	cmp.w	r8, #1
 80096c6:	d103      	bne.n	80096d0 <_strtod_l+0xa40>
 80096c8:	f1b9 0f00 	cmp.w	r9, #0
 80096cc:	f43f ad95 	beq.w	80091fa <_strtod_l+0x56a>
 80096d0:	ed9f 7b55 	vldr	d7, [pc, #340]	; 8009828 <_strtod_l+0xb98>
 80096d4:	4f60      	ldr	r7, [pc, #384]	; (8009858 <_strtod_l+0xbc8>)
 80096d6:	ed8d 7b06 	vstr	d7, [sp, #24]
 80096da:	2600      	movs	r6, #0
 80096dc:	e7ae      	b.n	800963c <_strtod_l+0x9ac>
 80096de:	4f5f      	ldr	r7, [pc, #380]	; (800985c <_strtod_l+0xbcc>)
 80096e0:	2600      	movs	r6, #0
 80096e2:	e7a7      	b.n	8009634 <_strtod_l+0x9a4>
 80096e4:	4b5d      	ldr	r3, [pc, #372]	; (800985c <_strtod_l+0xbcc>)
 80096e6:	4630      	mov	r0, r6
 80096e8:	4639      	mov	r1, r7
 80096ea:	2200      	movs	r2, #0
 80096ec:	f7f6 ff9c 	bl	8000628 <__aeabi_dmul>
 80096f0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80096f2:	4606      	mov	r6, r0
 80096f4:	460f      	mov	r7, r1
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	d09c      	beq.n	8009634 <_strtod_l+0x9a4>
 80096fa:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80096fe:	e79d      	b.n	800963c <_strtod_l+0x9ac>
 8009700:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 8009830 <_strtod_l+0xba0>
 8009704:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009708:	ec57 6b17 	vmov	r6, r7, d7
 800970c:	e796      	b.n	800963c <_strtod_l+0x9ac>
 800970e:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8009712:	9b04      	ldr	r3, [sp, #16]
 8009714:	46ca      	mov	sl, r9
 8009716:	2b00      	cmp	r3, #0
 8009718:	d1c2      	bne.n	80096a0 <_strtod_l+0xa10>
 800971a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800971e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009720:	0d1b      	lsrs	r3, r3, #20
 8009722:	051b      	lsls	r3, r3, #20
 8009724:	429a      	cmp	r2, r3
 8009726:	d1bb      	bne.n	80096a0 <_strtod_l+0xa10>
 8009728:	4630      	mov	r0, r6
 800972a:	4639      	mov	r1, r7
 800972c:	f7f7 fadc 	bl	8000ce8 <__aeabi_d2lz>
 8009730:	f7f6 ff4c 	bl	80005cc <__aeabi_l2d>
 8009734:	4602      	mov	r2, r0
 8009736:	460b      	mov	r3, r1
 8009738:	4630      	mov	r0, r6
 800973a:	4639      	mov	r1, r7
 800973c:	f7f6 fdbc 	bl	80002b8 <__aeabi_dsub>
 8009740:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009742:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009746:	ea43 0308 	orr.w	r3, r3, r8
 800974a:	4313      	orrs	r3, r2
 800974c:	4606      	mov	r6, r0
 800974e:	460f      	mov	r7, r1
 8009750:	d054      	beq.n	80097fc <_strtod_l+0xb6c>
 8009752:	a339      	add	r3, pc, #228	; (adr r3, 8009838 <_strtod_l+0xba8>)
 8009754:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009758:	f7f7 f9d8 	bl	8000b0c <__aeabi_dcmplt>
 800975c:	2800      	cmp	r0, #0
 800975e:	f47f ace5 	bne.w	800912c <_strtod_l+0x49c>
 8009762:	a337      	add	r3, pc, #220	; (adr r3, 8009840 <_strtod_l+0xbb0>)
 8009764:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009768:	4630      	mov	r0, r6
 800976a:	4639      	mov	r1, r7
 800976c:	f7f7 f9ec 	bl	8000b48 <__aeabi_dcmpgt>
 8009770:	2800      	cmp	r0, #0
 8009772:	d095      	beq.n	80096a0 <_strtod_l+0xa10>
 8009774:	e4da      	b.n	800912c <_strtod_l+0x49c>
 8009776:	9b04      	ldr	r3, [sp, #16]
 8009778:	b333      	cbz	r3, 80097c8 <_strtod_l+0xb38>
 800977a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800977c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8009780:	d822      	bhi.n	80097c8 <_strtod_l+0xb38>
 8009782:	a331      	add	r3, pc, #196	; (adr r3, 8009848 <_strtod_l+0xbb8>)
 8009784:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009788:	4630      	mov	r0, r6
 800978a:	4639      	mov	r1, r7
 800978c:	f7f7 f9c8 	bl	8000b20 <__aeabi_dcmple>
 8009790:	b1a0      	cbz	r0, 80097bc <_strtod_l+0xb2c>
 8009792:	4639      	mov	r1, r7
 8009794:	4630      	mov	r0, r6
 8009796:	f7f7 fa1f 	bl	8000bd8 <__aeabi_d2uiz>
 800979a:	2801      	cmp	r0, #1
 800979c:	bf38      	it	cc
 800979e:	2001      	movcc	r0, #1
 80097a0:	f7f6 fec8 	bl	8000534 <__aeabi_ui2d>
 80097a4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80097a6:	4606      	mov	r6, r0
 80097a8:	460f      	mov	r7, r1
 80097aa:	bb23      	cbnz	r3, 80097f6 <_strtod_l+0xb66>
 80097ac:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80097b0:	9010      	str	r0, [sp, #64]	; 0x40
 80097b2:	9311      	str	r3, [sp, #68]	; 0x44
 80097b4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80097b8:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 80097bc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80097be:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80097c0:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80097c4:	1a9b      	subs	r3, r3, r2
 80097c6:	930f      	str	r3, [sp, #60]	; 0x3c
 80097c8:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80097cc:	eeb0 0a48 	vmov.f32	s0, s16
 80097d0:	eef0 0a68 	vmov.f32	s1, s17
 80097d4:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 80097d8:	f7ff f8fc 	bl	80089d4 <__ulp>
 80097dc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80097e0:	ec53 2b10 	vmov	r2, r3, d0
 80097e4:	f7f6 ff20 	bl	8000628 <__aeabi_dmul>
 80097e8:	ec53 2b18 	vmov	r2, r3, d8
 80097ec:	f7f6 fd66 	bl	80002bc <__adddf3>
 80097f0:	4680      	mov	r8, r0
 80097f2:	4689      	mov	r9, r1
 80097f4:	e78d      	b.n	8009712 <_strtod_l+0xa82>
 80097f6:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 80097fa:	e7db      	b.n	80097b4 <_strtod_l+0xb24>
 80097fc:	a314      	add	r3, pc, #80	; (adr r3, 8009850 <_strtod_l+0xbc0>)
 80097fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009802:	f7f7 f983 	bl	8000b0c <__aeabi_dcmplt>
 8009806:	e7b3      	b.n	8009770 <_strtod_l+0xae0>
 8009808:	2300      	movs	r3, #0
 800980a:	930a      	str	r3, [sp, #40]	; 0x28
 800980c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800980e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009810:	6013      	str	r3, [r2, #0]
 8009812:	f7ff ba7c 	b.w	8008d0e <_strtod_l+0x7e>
 8009816:	2a65      	cmp	r2, #101	; 0x65
 8009818:	f43f ab75 	beq.w	8008f06 <_strtod_l+0x276>
 800981c:	2a45      	cmp	r2, #69	; 0x45
 800981e:	f43f ab72 	beq.w	8008f06 <_strtod_l+0x276>
 8009822:	2301      	movs	r3, #1
 8009824:	f7ff bbaa 	b.w	8008f7c <_strtod_l+0x2ec>
 8009828:	00000000 	.word	0x00000000
 800982c:	bff00000 	.word	0xbff00000
 8009830:	00000000 	.word	0x00000000
 8009834:	3ff00000 	.word	0x3ff00000
 8009838:	94a03595 	.word	0x94a03595
 800983c:	3fdfffff 	.word	0x3fdfffff
 8009840:	35afe535 	.word	0x35afe535
 8009844:	3fe00000 	.word	0x3fe00000
 8009848:	ffc00000 	.word	0xffc00000
 800984c:	41dfffff 	.word	0x41dfffff
 8009850:	94a03595 	.word	0x94a03595
 8009854:	3fcfffff 	.word	0x3fcfffff
 8009858:	3ff00000 	.word	0x3ff00000
 800985c:	3fe00000 	.word	0x3fe00000
 8009860:	7ff00000 	.word	0x7ff00000
 8009864:	7fe00000 	.word	0x7fe00000
 8009868:	7c9fffff 	.word	0x7c9fffff
 800986c:	7fefffff 	.word	0x7fefffff

08009870 <_strtod_r>:
 8009870:	4b01      	ldr	r3, [pc, #4]	; (8009878 <_strtod_r+0x8>)
 8009872:	f7ff ba0d 	b.w	8008c90 <_strtod_l>
 8009876:	bf00      	nop
 8009878:	20000068 	.word	0x20000068

0800987c <_strtol_l.constprop.0>:
 800987c:	2b01      	cmp	r3, #1
 800987e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009882:	d001      	beq.n	8009888 <_strtol_l.constprop.0+0xc>
 8009884:	2b24      	cmp	r3, #36	; 0x24
 8009886:	d906      	bls.n	8009896 <_strtol_l.constprop.0+0x1a>
 8009888:	f7fd fd80 	bl	800738c <__errno>
 800988c:	2316      	movs	r3, #22
 800988e:	6003      	str	r3, [r0, #0]
 8009890:	2000      	movs	r0, #0
 8009892:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009896:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800997c <_strtol_l.constprop.0+0x100>
 800989a:	460d      	mov	r5, r1
 800989c:	462e      	mov	r6, r5
 800989e:	f815 4b01 	ldrb.w	r4, [r5], #1
 80098a2:	f81c 7004 	ldrb.w	r7, [ip, r4]
 80098a6:	f017 0708 	ands.w	r7, r7, #8
 80098aa:	d1f7      	bne.n	800989c <_strtol_l.constprop.0+0x20>
 80098ac:	2c2d      	cmp	r4, #45	; 0x2d
 80098ae:	d132      	bne.n	8009916 <_strtol_l.constprop.0+0x9a>
 80098b0:	782c      	ldrb	r4, [r5, #0]
 80098b2:	2701      	movs	r7, #1
 80098b4:	1cb5      	adds	r5, r6, #2
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	d05b      	beq.n	8009972 <_strtol_l.constprop.0+0xf6>
 80098ba:	2b10      	cmp	r3, #16
 80098bc:	d109      	bne.n	80098d2 <_strtol_l.constprop.0+0x56>
 80098be:	2c30      	cmp	r4, #48	; 0x30
 80098c0:	d107      	bne.n	80098d2 <_strtol_l.constprop.0+0x56>
 80098c2:	782c      	ldrb	r4, [r5, #0]
 80098c4:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80098c8:	2c58      	cmp	r4, #88	; 0x58
 80098ca:	d14d      	bne.n	8009968 <_strtol_l.constprop.0+0xec>
 80098cc:	786c      	ldrb	r4, [r5, #1]
 80098ce:	2310      	movs	r3, #16
 80098d0:	3502      	adds	r5, #2
 80098d2:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 80098d6:	f108 38ff 	add.w	r8, r8, #4294967295
 80098da:	f04f 0e00 	mov.w	lr, #0
 80098de:	fbb8 f9f3 	udiv	r9, r8, r3
 80098e2:	4676      	mov	r6, lr
 80098e4:	fb03 8a19 	mls	sl, r3, r9, r8
 80098e8:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 80098ec:	f1bc 0f09 	cmp.w	ip, #9
 80098f0:	d816      	bhi.n	8009920 <_strtol_l.constprop.0+0xa4>
 80098f2:	4664      	mov	r4, ip
 80098f4:	42a3      	cmp	r3, r4
 80098f6:	dd24      	ble.n	8009942 <_strtol_l.constprop.0+0xc6>
 80098f8:	f1be 3fff 	cmp.w	lr, #4294967295
 80098fc:	d008      	beq.n	8009910 <_strtol_l.constprop.0+0x94>
 80098fe:	45b1      	cmp	r9, r6
 8009900:	d31c      	bcc.n	800993c <_strtol_l.constprop.0+0xc0>
 8009902:	d101      	bne.n	8009908 <_strtol_l.constprop.0+0x8c>
 8009904:	45a2      	cmp	sl, r4
 8009906:	db19      	blt.n	800993c <_strtol_l.constprop.0+0xc0>
 8009908:	fb06 4603 	mla	r6, r6, r3, r4
 800990c:	f04f 0e01 	mov.w	lr, #1
 8009910:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009914:	e7e8      	b.n	80098e8 <_strtol_l.constprop.0+0x6c>
 8009916:	2c2b      	cmp	r4, #43	; 0x2b
 8009918:	bf04      	itt	eq
 800991a:	782c      	ldrbeq	r4, [r5, #0]
 800991c:	1cb5      	addeq	r5, r6, #2
 800991e:	e7ca      	b.n	80098b6 <_strtol_l.constprop.0+0x3a>
 8009920:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8009924:	f1bc 0f19 	cmp.w	ip, #25
 8009928:	d801      	bhi.n	800992e <_strtol_l.constprop.0+0xb2>
 800992a:	3c37      	subs	r4, #55	; 0x37
 800992c:	e7e2      	b.n	80098f4 <_strtol_l.constprop.0+0x78>
 800992e:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8009932:	f1bc 0f19 	cmp.w	ip, #25
 8009936:	d804      	bhi.n	8009942 <_strtol_l.constprop.0+0xc6>
 8009938:	3c57      	subs	r4, #87	; 0x57
 800993a:	e7db      	b.n	80098f4 <_strtol_l.constprop.0+0x78>
 800993c:	f04f 3eff 	mov.w	lr, #4294967295
 8009940:	e7e6      	b.n	8009910 <_strtol_l.constprop.0+0x94>
 8009942:	f1be 3fff 	cmp.w	lr, #4294967295
 8009946:	d105      	bne.n	8009954 <_strtol_l.constprop.0+0xd8>
 8009948:	2322      	movs	r3, #34	; 0x22
 800994a:	6003      	str	r3, [r0, #0]
 800994c:	4646      	mov	r6, r8
 800994e:	b942      	cbnz	r2, 8009962 <_strtol_l.constprop.0+0xe6>
 8009950:	4630      	mov	r0, r6
 8009952:	e79e      	b.n	8009892 <_strtol_l.constprop.0+0x16>
 8009954:	b107      	cbz	r7, 8009958 <_strtol_l.constprop.0+0xdc>
 8009956:	4276      	negs	r6, r6
 8009958:	2a00      	cmp	r2, #0
 800995a:	d0f9      	beq.n	8009950 <_strtol_l.constprop.0+0xd4>
 800995c:	f1be 0f00 	cmp.w	lr, #0
 8009960:	d000      	beq.n	8009964 <_strtol_l.constprop.0+0xe8>
 8009962:	1e69      	subs	r1, r5, #1
 8009964:	6011      	str	r1, [r2, #0]
 8009966:	e7f3      	b.n	8009950 <_strtol_l.constprop.0+0xd4>
 8009968:	2430      	movs	r4, #48	; 0x30
 800996a:	2b00      	cmp	r3, #0
 800996c:	d1b1      	bne.n	80098d2 <_strtol_l.constprop.0+0x56>
 800996e:	2308      	movs	r3, #8
 8009970:	e7af      	b.n	80098d2 <_strtol_l.constprop.0+0x56>
 8009972:	2c30      	cmp	r4, #48	; 0x30
 8009974:	d0a5      	beq.n	80098c2 <_strtol_l.constprop.0+0x46>
 8009976:	230a      	movs	r3, #10
 8009978:	e7ab      	b.n	80098d2 <_strtol_l.constprop.0+0x56>
 800997a:	bf00      	nop
 800997c:	0800cea1 	.word	0x0800cea1

08009980 <_strtol_r>:
 8009980:	f7ff bf7c 	b.w	800987c <_strtol_l.constprop.0>

08009984 <__ssputs_r>:
 8009984:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009988:	688e      	ldr	r6, [r1, #8]
 800998a:	461f      	mov	r7, r3
 800998c:	42be      	cmp	r6, r7
 800998e:	680b      	ldr	r3, [r1, #0]
 8009990:	4682      	mov	sl, r0
 8009992:	460c      	mov	r4, r1
 8009994:	4690      	mov	r8, r2
 8009996:	d82c      	bhi.n	80099f2 <__ssputs_r+0x6e>
 8009998:	898a      	ldrh	r2, [r1, #12]
 800999a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800999e:	d026      	beq.n	80099ee <__ssputs_r+0x6a>
 80099a0:	6965      	ldr	r5, [r4, #20]
 80099a2:	6909      	ldr	r1, [r1, #16]
 80099a4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80099a8:	eba3 0901 	sub.w	r9, r3, r1
 80099ac:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80099b0:	1c7b      	adds	r3, r7, #1
 80099b2:	444b      	add	r3, r9
 80099b4:	106d      	asrs	r5, r5, #1
 80099b6:	429d      	cmp	r5, r3
 80099b8:	bf38      	it	cc
 80099ba:	461d      	movcc	r5, r3
 80099bc:	0553      	lsls	r3, r2, #21
 80099be:	d527      	bpl.n	8009a10 <__ssputs_r+0x8c>
 80099c0:	4629      	mov	r1, r5
 80099c2:	f7fe fc0f 	bl	80081e4 <_malloc_r>
 80099c6:	4606      	mov	r6, r0
 80099c8:	b360      	cbz	r0, 8009a24 <__ssputs_r+0xa0>
 80099ca:	6921      	ldr	r1, [r4, #16]
 80099cc:	464a      	mov	r2, r9
 80099ce:	f000 fdaf 	bl	800a530 <memcpy>
 80099d2:	89a3      	ldrh	r3, [r4, #12]
 80099d4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80099d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80099dc:	81a3      	strh	r3, [r4, #12]
 80099de:	6126      	str	r6, [r4, #16]
 80099e0:	6165      	str	r5, [r4, #20]
 80099e2:	444e      	add	r6, r9
 80099e4:	eba5 0509 	sub.w	r5, r5, r9
 80099e8:	6026      	str	r6, [r4, #0]
 80099ea:	60a5      	str	r5, [r4, #8]
 80099ec:	463e      	mov	r6, r7
 80099ee:	42be      	cmp	r6, r7
 80099f0:	d900      	bls.n	80099f4 <__ssputs_r+0x70>
 80099f2:	463e      	mov	r6, r7
 80099f4:	6820      	ldr	r0, [r4, #0]
 80099f6:	4632      	mov	r2, r6
 80099f8:	4641      	mov	r1, r8
 80099fa:	f000 fd5c 	bl	800a4b6 <memmove>
 80099fe:	68a3      	ldr	r3, [r4, #8]
 8009a00:	1b9b      	subs	r3, r3, r6
 8009a02:	60a3      	str	r3, [r4, #8]
 8009a04:	6823      	ldr	r3, [r4, #0]
 8009a06:	4433      	add	r3, r6
 8009a08:	6023      	str	r3, [r4, #0]
 8009a0a:	2000      	movs	r0, #0
 8009a0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a10:	462a      	mov	r2, r5
 8009a12:	f001 f942 	bl	800ac9a <_realloc_r>
 8009a16:	4606      	mov	r6, r0
 8009a18:	2800      	cmp	r0, #0
 8009a1a:	d1e0      	bne.n	80099de <__ssputs_r+0x5a>
 8009a1c:	6921      	ldr	r1, [r4, #16]
 8009a1e:	4650      	mov	r0, sl
 8009a20:	f7fe fb6c 	bl	80080fc <_free_r>
 8009a24:	230c      	movs	r3, #12
 8009a26:	f8ca 3000 	str.w	r3, [sl]
 8009a2a:	89a3      	ldrh	r3, [r4, #12]
 8009a2c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009a30:	81a3      	strh	r3, [r4, #12]
 8009a32:	f04f 30ff 	mov.w	r0, #4294967295
 8009a36:	e7e9      	b.n	8009a0c <__ssputs_r+0x88>

08009a38 <_svfiprintf_r>:
 8009a38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a3c:	4698      	mov	r8, r3
 8009a3e:	898b      	ldrh	r3, [r1, #12]
 8009a40:	061b      	lsls	r3, r3, #24
 8009a42:	b09d      	sub	sp, #116	; 0x74
 8009a44:	4607      	mov	r7, r0
 8009a46:	460d      	mov	r5, r1
 8009a48:	4614      	mov	r4, r2
 8009a4a:	d50e      	bpl.n	8009a6a <_svfiprintf_r+0x32>
 8009a4c:	690b      	ldr	r3, [r1, #16]
 8009a4e:	b963      	cbnz	r3, 8009a6a <_svfiprintf_r+0x32>
 8009a50:	2140      	movs	r1, #64	; 0x40
 8009a52:	f7fe fbc7 	bl	80081e4 <_malloc_r>
 8009a56:	6028      	str	r0, [r5, #0]
 8009a58:	6128      	str	r0, [r5, #16]
 8009a5a:	b920      	cbnz	r0, 8009a66 <_svfiprintf_r+0x2e>
 8009a5c:	230c      	movs	r3, #12
 8009a5e:	603b      	str	r3, [r7, #0]
 8009a60:	f04f 30ff 	mov.w	r0, #4294967295
 8009a64:	e0d0      	b.n	8009c08 <_svfiprintf_r+0x1d0>
 8009a66:	2340      	movs	r3, #64	; 0x40
 8009a68:	616b      	str	r3, [r5, #20]
 8009a6a:	2300      	movs	r3, #0
 8009a6c:	9309      	str	r3, [sp, #36]	; 0x24
 8009a6e:	2320      	movs	r3, #32
 8009a70:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009a74:	f8cd 800c 	str.w	r8, [sp, #12]
 8009a78:	2330      	movs	r3, #48	; 0x30
 8009a7a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8009c20 <_svfiprintf_r+0x1e8>
 8009a7e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009a82:	f04f 0901 	mov.w	r9, #1
 8009a86:	4623      	mov	r3, r4
 8009a88:	469a      	mov	sl, r3
 8009a8a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009a8e:	b10a      	cbz	r2, 8009a94 <_svfiprintf_r+0x5c>
 8009a90:	2a25      	cmp	r2, #37	; 0x25
 8009a92:	d1f9      	bne.n	8009a88 <_svfiprintf_r+0x50>
 8009a94:	ebba 0b04 	subs.w	fp, sl, r4
 8009a98:	d00b      	beq.n	8009ab2 <_svfiprintf_r+0x7a>
 8009a9a:	465b      	mov	r3, fp
 8009a9c:	4622      	mov	r2, r4
 8009a9e:	4629      	mov	r1, r5
 8009aa0:	4638      	mov	r0, r7
 8009aa2:	f7ff ff6f 	bl	8009984 <__ssputs_r>
 8009aa6:	3001      	adds	r0, #1
 8009aa8:	f000 80a9 	beq.w	8009bfe <_svfiprintf_r+0x1c6>
 8009aac:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009aae:	445a      	add	r2, fp
 8009ab0:	9209      	str	r2, [sp, #36]	; 0x24
 8009ab2:	f89a 3000 	ldrb.w	r3, [sl]
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	f000 80a1 	beq.w	8009bfe <_svfiprintf_r+0x1c6>
 8009abc:	2300      	movs	r3, #0
 8009abe:	f04f 32ff 	mov.w	r2, #4294967295
 8009ac2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009ac6:	f10a 0a01 	add.w	sl, sl, #1
 8009aca:	9304      	str	r3, [sp, #16]
 8009acc:	9307      	str	r3, [sp, #28]
 8009ace:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009ad2:	931a      	str	r3, [sp, #104]	; 0x68
 8009ad4:	4654      	mov	r4, sl
 8009ad6:	2205      	movs	r2, #5
 8009ad8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009adc:	4850      	ldr	r0, [pc, #320]	; (8009c20 <_svfiprintf_r+0x1e8>)
 8009ade:	f7f6 fb8f 	bl	8000200 <memchr>
 8009ae2:	9a04      	ldr	r2, [sp, #16]
 8009ae4:	b9d8      	cbnz	r0, 8009b1e <_svfiprintf_r+0xe6>
 8009ae6:	06d0      	lsls	r0, r2, #27
 8009ae8:	bf44      	itt	mi
 8009aea:	2320      	movmi	r3, #32
 8009aec:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009af0:	0711      	lsls	r1, r2, #28
 8009af2:	bf44      	itt	mi
 8009af4:	232b      	movmi	r3, #43	; 0x2b
 8009af6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009afa:	f89a 3000 	ldrb.w	r3, [sl]
 8009afe:	2b2a      	cmp	r3, #42	; 0x2a
 8009b00:	d015      	beq.n	8009b2e <_svfiprintf_r+0xf6>
 8009b02:	9a07      	ldr	r2, [sp, #28]
 8009b04:	4654      	mov	r4, sl
 8009b06:	2000      	movs	r0, #0
 8009b08:	f04f 0c0a 	mov.w	ip, #10
 8009b0c:	4621      	mov	r1, r4
 8009b0e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009b12:	3b30      	subs	r3, #48	; 0x30
 8009b14:	2b09      	cmp	r3, #9
 8009b16:	d94d      	bls.n	8009bb4 <_svfiprintf_r+0x17c>
 8009b18:	b1b0      	cbz	r0, 8009b48 <_svfiprintf_r+0x110>
 8009b1a:	9207      	str	r2, [sp, #28]
 8009b1c:	e014      	b.n	8009b48 <_svfiprintf_r+0x110>
 8009b1e:	eba0 0308 	sub.w	r3, r0, r8
 8009b22:	fa09 f303 	lsl.w	r3, r9, r3
 8009b26:	4313      	orrs	r3, r2
 8009b28:	9304      	str	r3, [sp, #16]
 8009b2a:	46a2      	mov	sl, r4
 8009b2c:	e7d2      	b.n	8009ad4 <_svfiprintf_r+0x9c>
 8009b2e:	9b03      	ldr	r3, [sp, #12]
 8009b30:	1d19      	adds	r1, r3, #4
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	9103      	str	r1, [sp, #12]
 8009b36:	2b00      	cmp	r3, #0
 8009b38:	bfbb      	ittet	lt
 8009b3a:	425b      	neglt	r3, r3
 8009b3c:	f042 0202 	orrlt.w	r2, r2, #2
 8009b40:	9307      	strge	r3, [sp, #28]
 8009b42:	9307      	strlt	r3, [sp, #28]
 8009b44:	bfb8      	it	lt
 8009b46:	9204      	strlt	r2, [sp, #16]
 8009b48:	7823      	ldrb	r3, [r4, #0]
 8009b4a:	2b2e      	cmp	r3, #46	; 0x2e
 8009b4c:	d10c      	bne.n	8009b68 <_svfiprintf_r+0x130>
 8009b4e:	7863      	ldrb	r3, [r4, #1]
 8009b50:	2b2a      	cmp	r3, #42	; 0x2a
 8009b52:	d134      	bne.n	8009bbe <_svfiprintf_r+0x186>
 8009b54:	9b03      	ldr	r3, [sp, #12]
 8009b56:	1d1a      	adds	r2, r3, #4
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	9203      	str	r2, [sp, #12]
 8009b5c:	2b00      	cmp	r3, #0
 8009b5e:	bfb8      	it	lt
 8009b60:	f04f 33ff 	movlt.w	r3, #4294967295
 8009b64:	3402      	adds	r4, #2
 8009b66:	9305      	str	r3, [sp, #20]
 8009b68:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8009c30 <_svfiprintf_r+0x1f8>
 8009b6c:	7821      	ldrb	r1, [r4, #0]
 8009b6e:	2203      	movs	r2, #3
 8009b70:	4650      	mov	r0, sl
 8009b72:	f7f6 fb45 	bl	8000200 <memchr>
 8009b76:	b138      	cbz	r0, 8009b88 <_svfiprintf_r+0x150>
 8009b78:	9b04      	ldr	r3, [sp, #16]
 8009b7a:	eba0 000a 	sub.w	r0, r0, sl
 8009b7e:	2240      	movs	r2, #64	; 0x40
 8009b80:	4082      	lsls	r2, r0
 8009b82:	4313      	orrs	r3, r2
 8009b84:	3401      	adds	r4, #1
 8009b86:	9304      	str	r3, [sp, #16]
 8009b88:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b8c:	4825      	ldr	r0, [pc, #148]	; (8009c24 <_svfiprintf_r+0x1ec>)
 8009b8e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009b92:	2206      	movs	r2, #6
 8009b94:	f7f6 fb34 	bl	8000200 <memchr>
 8009b98:	2800      	cmp	r0, #0
 8009b9a:	d038      	beq.n	8009c0e <_svfiprintf_r+0x1d6>
 8009b9c:	4b22      	ldr	r3, [pc, #136]	; (8009c28 <_svfiprintf_r+0x1f0>)
 8009b9e:	bb1b      	cbnz	r3, 8009be8 <_svfiprintf_r+0x1b0>
 8009ba0:	9b03      	ldr	r3, [sp, #12]
 8009ba2:	3307      	adds	r3, #7
 8009ba4:	f023 0307 	bic.w	r3, r3, #7
 8009ba8:	3308      	adds	r3, #8
 8009baa:	9303      	str	r3, [sp, #12]
 8009bac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009bae:	4433      	add	r3, r6
 8009bb0:	9309      	str	r3, [sp, #36]	; 0x24
 8009bb2:	e768      	b.n	8009a86 <_svfiprintf_r+0x4e>
 8009bb4:	fb0c 3202 	mla	r2, ip, r2, r3
 8009bb8:	460c      	mov	r4, r1
 8009bba:	2001      	movs	r0, #1
 8009bbc:	e7a6      	b.n	8009b0c <_svfiprintf_r+0xd4>
 8009bbe:	2300      	movs	r3, #0
 8009bc0:	3401      	adds	r4, #1
 8009bc2:	9305      	str	r3, [sp, #20]
 8009bc4:	4619      	mov	r1, r3
 8009bc6:	f04f 0c0a 	mov.w	ip, #10
 8009bca:	4620      	mov	r0, r4
 8009bcc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009bd0:	3a30      	subs	r2, #48	; 0x30
 8009bd2:	2a09      	cmp	r2, #9
 8009bd4:	d903      	bls.n	8009bde <_svfiprintf_r+0x1a6>
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d0c6      	beq.n	8009b68 <_svfiprintf_r+0x130>
 8009bda:	9105      	str	r1, [sp, #20]
 8009bdc:	e7c4      	b.n	8009b68 <_svfiprintf_r+0x130>
 8009bde:	fb0c 2101 	mla	r1, ip, r1, r2
 8009be2:	4604      	mov	r4, r0
 8009be4:	2301      	movs	r3, #1
 8009be6:	e7f0      	b.n	8009bca <_svfiprintf_r+0x192>
 8009be8:	ab03      	add	r3, sp, #12
 8009bea:	9300      	str	r3, [sp, #0]
 8009bec:	462a      	mov	r2, r5
 8009bee:	4b0f      	ldr	r3, [pc, #60]	; (8009c2c <_svfiprintf_r+0x1f4>)
 8009bf0:	a904      	add	r1, sp, #16
 8009bf2:	4638      	mov	r0, r7
 8009bf4:	f7fc fc4e 	bl	8006494 <_printf_float>
 8009bf8:	1c42      	adds	r2, r0, #1
 8009bfa:	4606      	mov	r6, r0
 8009bfc:	d1d6      	bne.n	8009bac <_svfiprintf_r+0x174>
 8009bfe:	89ab      	ldrh	r3, [r5, #12]
 8009c00:	065b      	lsls	r3, r3, #25
 8009c02:	f53f af2d 	bmi.w	8009a60 <_svfiprintf_r+0x28>
 8009c06:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009c08:	b01d      	add	sp, #116	; 0x74
 8009c0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c0e:	ab03      	add	r3, sp, #12
 8009c10:	9300      	str	r3, [sp, #0]
 8009c12:	462a      	mov	r2, r5
 8009c14:	4b05      	ldr	r3, [pc, #20]	; (8009c2c <_svfiprintf_r+0x1f4>)
 8009c16:	a904      	add	r1, sp, #16
 8009c18:	4638      	mov	r0, r7
 8009c1a:	f7fc fedf 	bl	80069dc <_printf_i>
 8009c1e:	e7eb      	b.n	8009bf8 <_svfiprintf_r+0x1c0>
 8009c20:	0800cfa1 	.word	0x0800cfa1
 8009c24:	0800cfab 	.word	0x0800cfab
 8009c28:	08006495 	.word	0x08006495
 8009c2c:	08009985 	.word	0x08009985
 8009c30:	0800cfa7 	.word	0x0800cfa7

08009c34 <_sungetc_r>:
 8009c34:	b538      	push	{r3, r4, r5, lr}
 8009c36:	1c4b      	adds	r3, r1, #1
 8009c38:	4614      	mov	r4, r2
 8009c3a:	d103      	bne.n	8009c44 <_sungetc_r+0x10>
 8009c3c:	f04f 35ff 	mov.w	r5, #4294967295
 8009c40:	4628      	mov	r0, r5
 8009c42:	bd38      	pop	{r3, r4, r5, pc}
 8009c44:	8993      	ldrh	r3, [r2, #12]
 8009c46:	f023 0320 	bic.w	r3, r3, #32
 8009c4a:	8193      	strh	r3, [r2, #12]
 8009c4c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009c4e:	6852      	ldr	r2, [r2, #4]
 8009c50:	b2cd      	uxtb	r5, r1
 8009c52:	b18b      	cbz	r3, 8009c78 <_sungetc_r+0x44>
 8009c54:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8009c56:	4293      	cmp	r3, r2
 8009c58:	dd08      	ble.n	8009c6c <_sungetc_r+0x38>
 8009c5a:	6823      	ldr	r3, [r4, #0]
 8009c5c:	1e5a      	subs	r2, r3, #1
 8009c5e:	6022      	str	r2, [r4, #0]
 8009c60:	f803 5c01 	strb.w	r5, [r3, #-1]
 8009c64:	6863      	ldr	r3, [r4, #4]
 8009c66:	3301      	adds	r3, #1
 8009c68:	6063      	str	r3, [r4, #4]
 8009c6a:	e7e9      	b.n	8009c40 <_sungetc_r+0xc>
 8009c6c:	4621      	mov	r1, r4
 8009c6e:	f000 fbe8 	bl	800a442 <__submore>
 8009c72:	2800      	cmp	r0, #0
 8009c74:	d0f1      	beq.n	8009c5a <_sungetc_r+0x26>
 8009c76:	e7e1      	b.n	8009c3c <_sungetc_r+0x8>
 8009c78:	6921      	ldr	r1, [r4, #16]
 8009c7a:	6823      	ldr	r3, [r4, #0]
 8009c7c:	b151      	cbz	r1, 8009c94 <_sungetc_r+0x60>
 8009c7e:	4299      	cmp	r1, r3
 8009c80:	d208      	bcs.n	8009c94 <_sungetc_r+0x60>
 8009c82:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8009c86:	42a9      	cmp	r1, r5
 8009c88:	d104      	bne.n	8009c94 <_sungetc_r+0x60>
 8009c8a:	3b01      	subs	r3, #1
 8009c8c:	3201      	adds	r2, #1
 8009c8e:	6023      	str	r3, [r4, #0]
 8009c90:	6062      	str	r2, [r4, #4]
 8009c92:	e7d5      	b.n	8009c40 <_sungetc_r+0xc>
 8009c94:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8009c98:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009c9c:	6363      	str	r3, [r4, #52]	; 0x34
 8009c9e:	2303      	movs	r3, #3
 8009ca0:	63a3      	str	r3, [r4, #56]	; 0x38
 8009ca2:	4623      	mov	r3, r4
 8009ca4:	f803 5f46 	strb.w	r5, [r3, #70]!
 8009ca8:	6023      	str	r3, [r4, #0]
 8009caa:	2301      	movs	r3, #1
 8009cac:	e7dc      	b.n	8009c68 <_sungetc_r+0x34>

08009cae <__ssrefill_r>:
 8009cae:	b510      	push	{r4, lr}
 8009cb0:	460c      	mov	r4, r1
 8009cb2:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8009cb4:	b169      	cbz	r1, 8009cd2 <__ssrefill_r+0x24>
 8009cb6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009cba:	4299      	cmp	r1, r3
 8009cbc:	d001      	beq.n	8009cc2 <__ssrefill_r+0x14>
 8009cbe:	f7fe fa1d 	bl	80080fc <_free_r>
 8009cc2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009cc4:	6063      	str	r3, [r4, #4]
 8009cc6:	2000      	movs	r0, #0
 8009cc8:	6360      	str	r0, [r4, #52]	; 0x34
 8009cca:	b113      	cbz	r3, 8009cd2 <__ssrefill_r+0x24>
 8009ccc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8009cce:	6023      	str	r3, [r4, #0]
 8009cd0:	bd10      	pop	{r4, pc}
 8009cd2:	6923      	ldr	r3, [r4, #16]
 8009cd4:	6023      	str	r3, [r4, #0]
 8009cd6:	2300      	movs	r3, #0
 8009cd8:	6063      	str	r3, [r4, #4]
 8009cda:	89a3      	ldrh	r3, [r4, #12]
 8009cdc:	f043 0320 	orr.w	r3, r3, #32
 8009ce0:	81a3      	strh	r3, [r4, #12]
 8009ce2:	f04f 30ff 	mov.w	r0, #4294967295
 8009ce6:	e7f3      	b.n	8009cd0 <__ssrefill_r+0x22>

08009ce8 <__ssvfiscanf_r>:
 8009ce8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009cec:	460c      	mov	r4, r1
 8009cee:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 8009cf2:	2100      	movs	r1, #0
 8009cf4:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 8009cf8:	49a6      	ldr	r1, [pc, #664]	; (8009f94 <__ssvfiscanf_r+0x2ac>)
 8009cfa:	91a0      	str	r1, [sp, #640]	; 0x280
 8009cfc:	f10d 0804 	add.w	r8, sp, #4
 8009d00:	49a5      	ldr	r1, [pc, #660]	; (8009f98 <__ssvfiscanf_r+0x2b0>)
 8009d02:	4fa6      	ldr	r7, [pc, #664]	; (8009f9c <__ssvfiscanf_r+0x2b4>)
 8009d04:	f8df 9298 	ldr.w	r9, [pc, #664]	; 8009fa0 <__ssvfiscanf_r+0x2b8>
 8009d08:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8009d0c:	4606      	mov	r6, r0
 8009d0e:	91a1      	str	r1, [sp, #644]	; 0x284
 8009d10:	9300      	str	r3, [sp, #0]
 8009d12:	7813      	ldrb	r3, [r2, #0]
 8009d14:	2b00      	cmp	r3, #0
 8009d16:	f000 815a 	beq.w	8009fce <__ssvfiscanf_r+0x2e6>
 8009d1a:	5cf9      	ldrb	r1, [r7, r3]
 8009d1c:	f011 0108 	ands.w	r1, r1, #8
 8009d20:	f102 0501 	add.w	r5, r2, #1
 8009d24:	d019      	beq.n	8009d5a <__ssvfiscanf_r+0x72>
 8009d26:	6863      	ldr	r3, [r4, #4]
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	dd0f      	ble.n	8009d4c <__ssvfiscanf_r+0x64>
 8009d2c:	6823      	ldr	r3, [r4, #0]
 8009d2e:	781a      	ldrb	r2, [r3, #0]
 8009d30:	5cba      	ldrb	r2, [r7, r2]
 8009d32:	0712      	lsls	r2, r2, #28
 8009d34:	d401      	bmi.n	8009d3a <__ssvfiscanf_r+0x52>
 8009d36:	462a      	mov	r2, r5
 8009d38:	e7eb      	b.n	8009d12 <__ssvfiscanf_r+0x2a>
 8009d3a:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8009d3c:	3201      	adds	r2, #1
 8009d3e:	9245      	str	r2, [sp, #276]	; 0x114
 8009d40:	6862      	ldr	r2, [r4, #4]
 8009d42:	3301      	adds	r3, #1
 8009d44:	3a01      	subs	r2, #1
 8009d46:	6062      	str	r2, [r4, #4]
 8009d48:	6023      	str	r3, [r4, #0]
 8009d4a:	e7ec      	b.n	8009d26 <__ssvfiscanf_r+0x3e>
 8009d4c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8009d4e:	4621      	mov	r1, r4
 8009d50:	4630      	mov	r0, r6
 8009d52:	4798      	blx	r3
 8009d54:	2800      	cmp	r0, #0
 8009d56:	d0e9      	beq.n	8009d2c <__ssvfiscanf_r+0x44>
 8009d58:	e7ed      	b.n	8009d36 <__ssvfiscanf_r+0x4e>
 8009d5a:	2b25      	cmp	r3, #37	; 0x25
 8009d5c:	d012      	beq.n	8009d84 <__ssvfiscanf_r+0x9c>
 8009d5e:	469a      	mov	sl, r3
 8009d60:	6863      	ldr	r3, [r4, #4]
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	f340 8091 	ble.w	8009e8a <__ssvfiscanf_r+0x1a2>
 8009d68:	6822      	ldr	r2, [r4, #0]
 8009d6a:	7813      	ldrb	r3, [r2, #0]
 8009d6c:	4553      	cmp	r3, sl
 8009d6e:	f040 812e 	bne.w	8009fce <__ssvfiscanf_r+0x2e6>
 8009d72:	6863      	ldr	r3, [r4, #4]
 8009d74:	3b01      	subs	r3, #1
 8009d76:	6063      	str	r3, [r4, #4]
 8009d78:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8009d7a:	3201      	adds	r2, #1
 8009d7c:	3301      	adds	r3, #1
 8009d7e:	6022      	str	r2, [r4, #0]
 8009d80:	9345      	str	r3, [sp, #276]	; 0x114
 8009d82:	e7d8      	b.n	8009d36 <__ssvfiscanf_r+0x4e>
 8009d84:	9141      	str	r1, [sp, #260]	; 0x104
 8009d86:	9143      	str	r1, [sp, #268]	; 0x10c
 8009d88:	7853      	ldrb	r3, [r2, #1]
 8009d8a:	2b2a      	cmp	r3, #42	; 0x2a
 8009d8c:	bf02      	ittt	eq
 8009d8e:	2310      	moveq	r3, #16
 8009d90:	1c95      	addeq	r5, r2, #2
 8009d92:	9341      	streq	r3, [sp, #260]	; 0x104
 8009d94:	220a      	movs	r2, #10
 8009d96:	46aa      	mov	sl, r5
 8009d98:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8009d9c:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8009da0:	2b09      	cmp	r3, #9
 8009da2:	d91c      	bls.n	8009dde <__ssvfiscanf_r+0xf6>
 8009da4:	487e      	ldr	r0, [pc, #504]	; (8009fa0 <__ssvfiscanf_r+0x2b8>)
 8009da6:	2203      	movs	r2, #3
 8009da8:	f7f6 fa2a 	bl	8000200 <memchr>
 8009dac:	b138      	cbz	r0, 8009dbe <__ssvfiscanf_r+0xd6>
 8009dae:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8009db0:	eba0 0009 	sub.w	r0, r0, r9
 8009db4:	2301      	movs	r3, #1
 8009db6:	4083      	lsls	r3, r0
 8009db8:	4313      	orrs	r3, r2
 8009dba:	9341      	str	r3, [sp, #260]	; 0x104
 8009dbc:	4655      	mov	r5, sl
 8009dbe:	f815 3b01 	ldrb.w	r3, [r5], #1
 8009dc2:	2b78      	cmp	r3, #120	; 0x78
 8009dc4:	d806      	bhi.n	8009dd4 <__ssvfiscanf_r+0xec>
 8009dc6:	2b57      	cmp	r3, #87	; 0x57
 8009dc8:	d810      	bhi.n	8009dec <__ssvfiscanf_r+0x104>
 8009dca:	2b25      	cmp	r3, #37	; 0x25
 8009dcc:	d0c7      	beq.n	8009d5e <__ssvfiscanf_r+0x76>
 8009dce:	d857      	bhi.n	8009e80 <__ssvfiscanf_r+0x198>
 8009dd0:	2b00      	cmp	r3, #0
 8009dd2:	d065      	beq.n	8009ea0 <__ssvfiscanf_r+0x1b8>
 8009dd4:	2303      	movs	r3, #3
 8009dd6:	9347      	str	r3, [sp, #284]	; 0x11c
 8009dd8:	230a      	movs	r3, #10
 8009dda:	9342      	str	r3, [sp, #264]	; 0x108
 8009ddc:	e076      	b.n	8009ecc <__ssvfiscanf_r+0x1e4>
 8009dde:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8009de0:	fb02 1103 	mla	r1, r2, r3, r1
 8009de4:	3930      	subs	r1, #48	; 0x30
 8009de6:	9143      	str	r1, [sp, #268]	; 0x10c
 8009de8:	4655      	mov	r5, sl
 8009dea:	e7d4      	b.n	8009d96 <__ssvfiscanf_r+0xae>
 8009dec:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 8009df0:	2a20      	cmp	r2, #32
 8009df2:	d8ef      	bhi.n	8009dd4 <__ssvfiscanf_r+0xec>
 8009df4:	a101      	add	r1, pc, #4	; (adr r1, 8009dfc <__ssvfiscanf_r+0x114>)
 8009df6:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8009dfa:	bf00      	nop
 8009dfc:	08009eaf 	.word	0x08009eaf
 8009e00:	08009dd5 	.word	0x08009dd5
 8009e04:	08009dd5 	.word	0x08009dd5
 8009e08:	08009f0d 	.word	0x08009f0d
 8009e0c:	08009dd5 	.word	0x08009dd5
 8009e10:	08009dd5 	.word	0x08009dd5
 8009e14:	08009dd5 	.word	0x08009dd5
 8009e18:	08009dd5 	.word	0x08009dd5
 8009e1c:	08009dd5 	.word	0x08009dd5
 8009e20:	08009dd5 	.word	0x08009dd5
 8009e24:	08009dd5 	.word	0x08009dd5
 8009e28:	08009f23 	.word	0x08009f23
 8009e2c:	08009f09 	.word	0x08009f09
 8009e30:	08009e87 	.word	0x08009e87
 8009e34:	08009e87 	.word	0x08009e87
 8009e38:	08009e87 	.word	0x08009e87
 8009e3c:	08009dd5 	.word	0x08009dd5
 8009e40:	08009ec5 	.word	0x08009ec5
 8009e44:	08009dd5 	.word	0x08009dd5
 8009e48:	08009dd5 	.word	0x08009dd5
 8009e4c:	08009dd5 	.word	0x08009dd5
 8009e50:	08009dd5 	.word	0x08009dd5
 8009e54:	08009f33 	.word	0x08009f33
 8009e58:	08009f01 	.word	0x08009f01
 8009e5c:	08009ea7 	.word	0x08009ea7
 8009e60:	08009dd5 	.word	0x08009dd5
 8009e64:	08009dd5 	.word	0x08009dd5
 8009e68:	08009f2f 	.word	0x08009f2f
 8009e6c:	08009dd5 	.word	0x08009dd5
 8009e70:	08009f09 	.word	0x08009f09
 8009e74:	08009dd5 	.word	0x08009dd5
 8009e78:	08009dd5 	.word	0x08009dd5
 8009e7c:	08009eaf 	.word	0x08009eaf
 8009e80:	3b45      	subs	r3, #69	; 0x45
 8009e82:	2b02      	cmp	r3, #2
 8009e84:	d8a6      	bhi.n	8009dd4 <__ssvfiscanf_r+0xec>
 8009e86:	2305      	movs	r3, #5
 8009e88:	e01f      	b.n	8009eca <__ssvfiscanf_r+0x1e2>
 8009e8a:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8009e8c:	4621      	mov	r1, r4
 8009e8e:	4630      	mov	r0, r6
 8009e90:	4798      	blx	r3
 8009e92:	2800      	cmp	r0, #0
 8009e94:	f43f af68 	beq.w	8009d68 <__ssvfiscanf_r+0x80>
 8009e98:	9844      	ldr	r0, [sp, #272]	; 0x110
 8009e9a:	2800      	cmp	r0, #0
 8009e9c:	f040 808d 	bne.w	8009fba <__ssvfiscanf_r+0x2d2>
 8009ea0:	f04f 30ff 	mov.w	r0, #4294967295
 8009ea4:	e08f      	b.n	8009fc6 <__ssvfiscanf_r+0x2de>
 8009ea6:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8009ea8:	f042 0220 	orr.w	r2, r2, #32
 8009eac:	9241      	str	r2, [sp, #260]	; 0x104
 8009eae:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8009eb0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009eb4:	9241      	str	r2, [sp, #260]	; 0x104
 8009eb6:	2210      	movs	r2, #16
 8009eb8:	2b6f      	cmp	r3, #111	; 0x6f
 8009eba:	9242      	str	r2, [sp, #264]	; 0x108
 8009ebc:	bf34      	ite	cc
 8009ebe:	2303      	movcc	r3, #3
 8009ec0:	2304      	movcs	r3, #4
 8009ec2:	e002      	b.n	8009eca <__ssvfiscanf_r+0x1e2>
 8009ec4:	2300      	movs	r3, #0
 8009ec6:	9342      	str	r3, [sp, #264]	; 0x108
 8009ec8:	2303      	movs	r3, #3
 8009eca:	9347      	str	r3, [sp, #284]	; 0x11c
 8009ecc:	6863      	ldr	r3, [r4, #4]
 8009ece:	2b00      	cmp	r3, #0
 8009ed0:	dd3d      	ble.n	8009f4e <__ssvfiscanf_r+0x266>
 8009ed2:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8009ed4:	0659      	lsls	r1, r3, #25
 8009ed6:	d404      	bmi.n	8009ee2 <__ssvfiscanf_r+0x1fa>
 8009ed8:	6823      	ldr	r3, [r4, #0]
 8009eda:	781a      	ldrb	r2, [r3, #0]
 8009edc:	5cba      	ldrb	r2, [r7, r2]
 8009ede:	0712      	lsls	r2, r2, #28
 8009ee0:	d43c      	bmi.n	8009f5c <__ssvfiscanf_r+0x274>
 8009ee2:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8009ee4:	2b02      	cmp	r3, #2
 8009ee6:	dc4b      	bgt.n	8009f80 <__ssvfiscanf_r+0x298>
 8009ee8:	466b      	mov	r3, sp
 8009eea:	4622      	mov	r2, r4
 8009eec:	a941      	add	r1, sp, #260	; 0x104
 8009eee:	4630      	mov	r0, r6
 8009ef0:	f000 f872 	bl	8009fd8 <_scanf_chars>
 8009ef4:	2801      	cmp	r0, #1
 8009ef6:	d06a      	beq.n	8009fce <__ssvfiscanf_r+0x2e6>
 8009ef8:	2802      	cmp	r0, #2
 8009efa:	f47f af1c 	bne.w	8009d36 <__ssvfiscanf_r+0x4e>
 8009efe:	e7cb      	b.n	8009e98 <__ssvfiscanf_r+0x1b0>
 8009f00:	2308      	movs	r3, #8
 8009f02:	9342      	str	r3, [sp, #264]	; 0x108
 8009f04:	2304      	movs	r3, #4
 8009f06:	e7e0      	b.n	8009eca <__ssvfiscanf_r+0x1e2>
 8009f08:	220a      	movs	r2, #10
 8009f0a:	e7d5      	b.n	8009eb8 <__ssvfiscanf_r+0x1d0>
 8009f0c:	4629      	mov	r1, r5
 8009f0e:	4640      	mov	r0, r8
 8009f10:	f000 fa5e 	bl	800a3d0 <__sccl>
 8009f14:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8009f16:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009f1a:	9341      	str	r3, [sp, #260]	; 0x104
 8009f1c:	4605      	mov	r5, r0
 8009f1e:	2301      	movs	r3, #1
 8009f20:	e7d3      	b.n	8009eca <__ssvfiscanf_r+0x1e2>
 8009f22:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8009f24:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009f28:	9341      	str	r3, [sp, #260]	; 0x104
 8009f2a:	2300      	movs	r3, #0
 8009f2c:	e7cd      	b.n	8009eca <__ssvfiscanf_r+0x1e2>
 8009f2e:	2302      	movs	r3, #2
 8009f30:	e7cb      	b.n	8009eca <__ssvfiscanf_r+0x1e2>
 8009f32:	9841      	ldr	r0, [sp, #260]	; 0x104
 8009f34:	06c3      	lsls	r3, r0, #27
 8009f36:	f53f aefe 	bmi.w	8009d36 <__ssvfiscanf_r+0x4e>
 8009f3a:	9b00      	ldr	r3, [sp, #0]
 8009f3c:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8009f3e:	1d19      	adds	r1, r3, #4
 8009f40:	9100      	str	r1, [sp, #0]
 8009f42:	681b      	ldr	r3, [r3, #0]
 8009f44:	07c0      	lsls	r0, r0, #31
 8009f46:	bf4c      	ite	mi
 8009f48:	801a      	strhmi	r2, [r3, #0]
 8009f4a:	601a      	strpl	r2, [r3, #0]
 8009f4c:	e6f3      	b.n	8009d36 <__ssvfiscanf_r+0x4e>
 8009f4e:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8009f50:	4621      	mov	r1, r4
 8009f52:	4630      	mov	r0, r6
 8009f54:	4798      	blx	r3
 8009f56:	2800      	cmp	r0, #0
 8009f58:	d0bb      	beq.n	8009ed2 <__ssvfiscanf_r+0x1ea>
 8009f5a:	e79d      	b.n	8009e98 <__ssvfiscanf_r+0x1b0>
 8009f5c:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8009f5e:	3201      	adds	r2, #1
 8009f60:	9245      	str	r2, [sp, #276]	; 0x114
 8009f62:	6862      	ldr	r2, [r4, #4]
 8009f64:	3a01      	subs	r2, #1
 8009f66:	2a00      	cmp	r2, #0
 8009f68:	6062      	str	r2, [r4, #4]
 8009f6a:	dd02      	ble.n	8009f72 <__ssvfiscanf_r+0x28a>
 8009f6c:	3301      	adds	r3, #1
 8009f6e:	6023      	str	r3, [r4, #0]
 8009f70:	e7b2      	b.n	8009ed8 <__ssvfiscanf_r+0x1f0>
 8009f72:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8009f74:	4621      	mov	r1, r4
 8009f76:	4630      	mov	r0, r6
 8009f78:	4798      	blx	r3
 8009f7a:	2800      	cmp	r0, #0
 8009f7c:	d0ac      	beq.n	8009ed8 <__ssvfiscanf_r+0x1f0>
 8009f7e:	e78b      	b.n	8009e98 <__ssvfiscanf_r+0x1b0>
 8009f80:	2b04      	cmp	r3, #4
 8009f82:	dc0f      	bgt.n	8009fa4 <__ssvfiscanf_r+0x2bc>
 8009f84:	466b      	mov	r3, sp
 8009f86:	4622      	mov	r2, r4
 8009f88:	a941      	add	r1, sp, #260	; 0x104
 8009f8a:	4630      	mov	r0, r6
 8009f8c:	f000 f87e 	bl	800a08c <_scanf_i>
 8009f90:	e7b0      	b.n	8009ef4 <__ssvfiscanf_r+0x20c>
 8009f92:	bf00      	nop
 8009f94:	08009c35 	.word	0x08009c35
 8009f98:	08009caf 	.word	0x08009caf
 8009f9c:	0800cea1 	.word	0x0800cea1
 8009fa0:	0800cfa7 	.word	0x0800cfa7
 8009fa4:	4b0b      	ldr	r3, [pc, #44]	; (8009fd4 <__ssvfiscanf_r+0x2ec>)
 8009fa6:	2b00      	cmp	r3, #0
 8009fa8:	f43f aec5 	beq.w	8009d36 <__ssvfiscanf_r+0x4e>
 8009fac:	466b      	mov	r3, sp
 8009fae:	4622      	mov	r2, r4
 8009fb0:	a941      	add	r1, sp, #260	; 0x104
 8009fb2:	4630      	mov	r0, r6
 8009fb4:	f7fc fe34 	bl	8006c20 <_scanf_float>
 8009fb8:	e79c      	b.n	8009ef4 <__ssvfiscanf_r+0x20c>
 8009fba:	89a3      	ldrh	r3, [r4, #12]
 8009fbc:	f013 0f40 	tst.w	r3, #64	; 0x40
 8009fc0:	bf18      	it	ne
 8009fc2:	f04f 30ff 	movne.w	r0, #4294967295
 8009fc6:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 8009fca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009fce:	9844      	ldr	r0, [sp, #272]	; 0x110
 8009fd0:	e7f9      	b.n	8009fc6 <__ssvfiscanf_r+0x2de>
 8009fd2:	bf00      	nop
 8009fd4:	08006c21 	.word	0x08006c21

08009fd8 <_scanf_chars>:
 8009fd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009fdc:	4615      	mov	r5, r2
 8009fde:	688a      	ldr	r2, [r1, #8]
 8009fe0:	4680      	mov	r8, r0
 8009fe2:	460c      	mov	r4, r1
 8009fe4:	b932      	cbnz	r2, 8009ff4 <_scanf_chars+0x1c>
 8009fe6:	698a      	ldr	r2, [r1, #24]
 8009fe8:	2a00      	cmp	r2, #0
 8009fea:	bf0c      	ite	eq
 8009fec:	2201      	moveq	r2, #1
 8009fee:	f04f 32ff 	movne.w	r2, #4294967295
 8009ff2:	608a      	str	r2, [r1, #8]
 8009ff4:	6822      	ldr	r2, [r4, #0]
 8009ff6:	f8df 9090 	ldr.w	r9, [pc, #144]	; 800a088 <_scanf_chars+0xb0>
 8009ffa:	06d1      	lsls	r1, r2, #27
 8009ffc:	bf5f      	itttt	pl
 8009ffe:	681a      	ldrpl	r2, [r3, #0]
 800a000:	1d11      	addpl	r1, r2, #4
 800a002:	6019      	strpl	r1, [r3, #0]
 800a004:	6816      	ldrpl	r6, [r2, #0]
 800a006:	2700      	movs	r7, #0
 800a008:	69a0      	ldr	r0, [r4, #24]
 800a00a:	b188      	cbz	r0, 800a030 <_scanf_chars+0x58>
 800a00c:	2801      	cmp	r0, #1
 800a00e:	d107      	bne.n	800a020 <_scanf_chars+0x48>
 800a010:	682a      	ldr	r2, [r5, #0]
 800a012:	7811      	ldrb	r1, [r2, #0]
 800a014:	6962      	ldr	r2, [r4, #20]
 800a016:	5c52      	ldrb	r2, [r2, r1]
 800a018:	b952      	cbnz	r2, 800a030 <_scanf_chars+0x58>
 800a01a:	2f00      	cmp	r7, #0
 800a01c:	d031      	beq.n	800a082 <_scanf_chars+0xaa>
 800a01e:	e022      	b.n	800a066 <_scanf_chars+0x8e>
 800a020:	2802      	cmp	r0, #2
 800a022:	d120      	bne.n	800a066 <_scanf_chars+0x8e>
 800a024:	682b      	ldr	r3, [r5, #0]
 800a026:	781b      	ldrb	r3, [r3, #0]
 800a028:	f819 3003 	ldrb.w	r3, [r9, r3]
 800a02c:	071b      	lsls	r3, r3, #28
 800a02e:	d41a      	bmi.n	800a066 <_scanf_chars+0x8e>
 800a030:	6823      	ldr	r3, [r4, #0]
 800a032:	06da      	lsls	r2, r3, #27
 800a034:	bf5e      	ittt	pl
 800a036:	682b      	ldrpl	r3, [r5, #0]
 800a038:	781b      	ldrbpl	r3, [r3, #0]
 800a03a:	f806 3b01 	strbpl.w	r3, [r6], #1
 800a03e:	682a      	ldr	r2, [r5, #0]
 800a040:	686b      	ldr	r3, [r5, #4]
 800a042:	3201      	adds	r2, #1
 800a044:	602a      	str	r2, [r5, #0]
 800a046:	68a2      	ldr	r2, [r4, #8]
 800a048:	3b01      	subs	r3, #1
 800a04a:	3a01      	subs	r2, #1
 800a04c:	606b      	str	r3, [r5, #4]
 800a04e:	3701      	adds	r7, #1
 800a050:	60a2      	str	r2, [r4, #8]
 800a052:	b142      	cbz	r2, 800a066 <_scanf_chars+0x8e>
 800a054:	2b00      	cmp	r3, #0
 800a056:	dcd7      	bgt.n	800a008 <_scanf_chars+0x30>
 800a058:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800a05c:	4629      	mov	r1, r5
 800a05e:	4640      	mov	r0, r8
 800a060:	4798      	blx	r3
 800a062:	2800      	cmp	r0, #0
 800a064:	d0d0      	beq.n	800a008 <_scanf_chars+0x30>
 800a066:	6823      	ldr	r3, [r4, #0]
 800a068:	f013 0310 	ands.w	r3, r3, #16
 800a06c:	d105      	bne.n	800a07a <_scanf_chars+0xa2>
 800a06e:	68e2      	ldr	r2, [r4, #12]
 800a070:	3201      	adds	r2, #1
 800a072:	60e2      	str	r2, [r4, #12]
 800a074:	69a2      	ldr	r2, [r4, #24]
 800a076:	b102      	cbz	r2, 800a07a <_scanf_chars+0xa2>
 800a078:	7033      	strb	r3, [r6, #0]
 800a07a:	6923      	ldr	r3, [r4, #16]
 800a07c:	443b      	add	r3, r7
 800a07e:	6123      	str	r3, [r4, #16]
 800a080:	2000      	movs	r0, #0
 800a082:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a086:	bf00      	nop
 800a088:	0800cea1 	.word	0x0800cea1

0800a08c <_scanf_i>:
 800a08c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a090:	4698      	mov	r8, r3
 800a092:	4b74      	ldr	r3, [pc, #464]	; (800a264 <_scanf_i+0x1d8>)
 800a094:	460c      	mov	r4, r1
 800a096:	4682      	mov	sl, r0
 800a098:	4616      	mov	r6, r2
 800a09a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800a09e:	b087      	sub	sp, #28
 800a0a0:	ab03      	add	r3, sp, #12
 800a0a2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800a0a6:	4b70      	ldr	r3, [pc, #448]	; (800a268 <_scanf_i+0x1dc>)
 800a0a8:	69a1      	ldr	r1, [r4, #24]
 800a0aa:	4a70      	ldr	r2, [pc, #448]	; (800a26c <_scanf_i+0x1e0>)
 800a0ac:	2903      	cmp	r1, #3
 800a0ae:	bf18      	it	ne
 800a0b0:	461a      	movne	r2, r3
 800a0b2:	68a3      	ldr	r3, [r4, #8]
 800a0b4:	9201      	str	r2, [sp, #4]
 800a0b6:	1e5a      	subs	r2, r3, #1
 800a0b8:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800a0bc:	bf88      	it	hi
 800a0be:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800a0c2:	4627      	mov	r7, r4
 800a0c4:	bf82      	ittt	hi
 800a0c6:	eb03 0905 	addhi.w	r9, r3, r5
 800a0ca:	f240 135d 	movwhi	r3, #349	; 0x15d
 800a0ce:	60a3      	strhi	r3, [r4, #8]
 800a0d0:	f857 3b1c 	ldr.w	r3, [r7], #28
 800a0d4:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800a0d8:	bf98      	it	ls
 800a0da:	f04f 0900 	movls.w	r9, #0
 800a0de:	6023      	str	r3, [r4, #0]
 800a0e0:	463d      	mov	r5, r7
 800a0e2:	f04f 0b00 	mov.w	fp, #0
 800a0e6:	6831      	ldr	r1, [r6, #0]
 800a0e8:	ab03      	add	r3, sp, #12
 800a0ea:	7809      	ldrb	r1, [r1, #0]
 800a0ec:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800a0f0:	2202      	movs	r2, #2
 800a0f2:	f7f6 f885 	bl	8000200 <memchr>
 800a0f6:	b328      	cbz	r0, 800a144 <_scanf_i+0xb8>
 800a0f8:	f1bb 0f01 	cmp.w	fp, #1
 800a0fc:	d159      	bne.n	800a1b2 <_scanf_i+0x126>
 800a0fe:	6862      	ldr	r2, [r4, #4]
 800a100:	b92a      	cbnz	r2, 800a10e <_scanf_i+0x82>
 800a102:	6822      	ldr	r2, [r4, #0]
 800a104:	2308      	movs	r3, #8
 800a106:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a10a:	6063      	str	r3, [r4, #4]
 800a10c:	6022      	str	r2, [r4, #0]
 800a10e:	6822      	ldr	r2, [r4, #0]
 800a110:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800a114:	6022      	str	r2, [r4, #0]
 800a116:	68a2      	ldr	r2, [r4, #8]
 800a118:	1e51      	subs	r1, r2, #1
 800a11a:	60a1      	str	r1, [r4, #8]
 800a11c:	b192      	cbz	r2, 800a144 <_scanf_i+0xb8>
 800a11e:	6832      	ldr	r2, [r6, #0]
 800a120:	1c51      	adds	r1, r2, #1
 800a122:	6031      	str	r1, [r6, #0]
 800a124:	7812      	ldrb	r2, [r2, #0]
 800a126:	f805 2b01 	strb.w	r2, [r5], #1
 800a12a:	6872      	ldr	r2, [r6, #4]
 800a12c:	3a01      	subs	r2, #1
 800a12e:	2a00      	cmp	r2, #0
 800a130:	6072      	str	r2, [r6, #4]
 800a132:	dc07      	bgt.n	800a144 <_scanf_i+0xb8>
 800a134:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800a138:	4631      	mov	r1, r6
 800a13a:	4650      	mov	r0, sl
 800a13c:	4790      	blx	r2
 800a13e:	2800      	cmp	r0, #0
 800a140:	f040 8085 	bne.w	800a24e <_scanf_i+0x1c2>
 800a144:	f10b 0b01 	add.w	fp, fp, #1
 800a148:	f1bb 0f03 	cmp.w	fp, #3
 800a14c:	d1cb      	bne.n	800a0e6 <_scanf_i+0x5a>
 800a14e:	6863      	ldr	r3, [r4, #4]
 800a150:	b90b      	cbnz	r3, 800a156 <_scanf_i+0xca>
 800a152:	230a      	movs	r3, #10
 800a154:	6063      	str	r3, [r4, #4]
 800a156:	6863      	ldr	r3, [r4, #4]
 800a158:	4945      	ldr	r1, [pc, #276]	; (800a270 <_scanf_i+0x1e4>)
 800a15a:	6960      	ldr	r0, [r4, #20]
 800a15c:	1ac9      	subs	r1, r1, r3
 800a15e:	f000 f937 	bl	800a3d0 <__sccl>
 800a162:	f04f 0b00 	mov.w	fp, #0
 800a166:	68a3      	ldr	r3, [r4, #8]
 800a168:	6822      	ldr	r2, [r4, #0]
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	d03d      	beq.n	800a1ea <_scanf_i+0x15e>
 800a16e:	6831      	ldr	r1, [r6, #0]
 800a170:	6960      	ldr	r0, [r4, #20]
 800a172:	f891 c000 	ldrb.w	ip, [r1]
 800a176:	f810 000c 	ldrb.w	r0, [r0, ip]
 800a17a:	2800      	cmp	r0, #0
 800a17c:	d035      	beq.n	800a1ea <_scanf_i+0x15e>
 800a17e:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800a182:	d124      	bne.n	800a1ce <_scanf_i+0x142>
 800a184:	0510      	lsls	r0, r2, #20
 800a186:	d522      	bpl.n	800a1ce <_scanf_i+0x142>
 800a188:	f10b 0b01 	add.w	fp, fp, #1
 800a18c:	f1b9 0f00 	cmp.w	r9, #0
 800a190:	d003      	beq.n	800a19a <_scanf_i+0x10e>
 800a192:	3301      	adds	r3, #1
 800a194:	f109 39ff 	add.w	r9, r9, #4294967295
 800a198:	60a3      	str	r3, [r4, #8]
 800a19a:	6873      	ldr	r3, [r6, #4]
 800a19c:	3b01      	subs	r3, #1
 800a19e:	2b00      	cmp	r3, #0
 800a1a0:	6073      	str	r3, [r6, #4]
 800a1a2:	dd1b      	ble.n	800a1dc <_scanf_i+0x150>
 800a1a4:	6833      	ldr	r3, [r6, #0]
 800a1a6:	3301      	adds	r3, #1
 800a1a8:	6033      	str	r3, [r6, #0]
 800a1aa:	68a3      	ldr	r3, [r4, #8]
 800a1ac:	3b01      	subs	r3, #1
 800a1ae:	60a3      	str	r3, [r4, #8]
 800a1b0:	e7d9      	b.n	800a166 <_scanf_i+0xda>
 800a1b2:	f1bb 0f02 	cmp.w	fp, #2
 800a1b6:	d1ae      	bne.n	800a116 <_scanf_i+0x8a>
 800a1b8:	6822      	ldr	r2, [r4, #0]
 800a1ba:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800a1be:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800a1c2:	d1bf      	bne.n	800a144 <_scanf_i+0xb8>
 800a1c4:	2310      	movs	r3, #16
 800a1c6:	6063      	str	r3, [r4, #4]
 800a1c8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a1cc:	e7a2      	b.n	800a114 <_scanf_i+0x88>
 800a1ce:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800a1d2:	6022      	str	r2, [r4, #0]
 800a1d4:	780b      	ldrb	r3, [r1, #0]
 800a1d6:	f805 3b01 	strb.w	r3, [r5], #1
 800a1da:	e7de      	b.n	800a19a <_scanf_i+0x10e>
 800a1dc:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800a1e0:	4631      	mov	r1, r6
 800a1e2:	4650      	mov	r0, sl
 800a1e4:	4798      	blx	r3
 800a1e6:	2800      	cmp	r0, #0
 800a1e8:	d0df      	beq.n	800a1aa <_scanf_i+0x11e>
 800a1ea:	6823      	ldr	r3, [r4, #0]
 800a1ec:	05d9      	lsls	r1, r3, #23
 800a1ee:	d50d      	bpl.n	800a20c <_scanf_i+0x180>
 800a1f0:	42bd      	cmp	r5, r7
 800a1f2:	d909      	bls.n	800a208 <_scanf_i+0x17c>
 800a1f4:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800a1f8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a1fc:	4632      	mov	r2, r6
 800a1fe:	4650      	mov	r0, sl
 800a200:	4798      	blx	r3
 800a202:	f105 39ff 	add.w	r9, r5, #4294967295
 800a206:	464d      	mov	r5, r9
 800a208:	42bd      	cmp	r5, r7
 800a20a:	d028      	beq.n	800a25e <_scanf_i+0x1d2>
 800a20c:	6822      	ldr	r2, [r4, #0]
 800a20e:	f012 0210 	ands.w	r2, r2, #16
 800a212:	d113      	bne.n	800a23c <_scanf_i+0x1b0>
 800a214:	702a      	strb	r2, [r5, #0]
 800a216:	6863      	ldr	r3, [r4, #4]
 800a218:	9e01      	ldr	r6, [sp, #4]
 800a21a:	4639      	mov	r1, r7
 800a21c:	4650      	mov	r0, sl
 800a21e:	47b0      	blx	r6
 800a220:	f8d8 3000 	ldr.w	r3, [r8]
 800a224:	6821      	ldr	r1, [r4, #0]
 800a226:	1d1a      	adds	r2, r3, #4
 800a228:	f8c8 2000 	str.w	r2, [r8]
 800a22c:	f011 0f20 	tst.w	r1, #32
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	d00f      	beq.n	800a254 <_scanf_i+0x1c8>
 800a234:	6018      	str	r0, [r3, #0]
 800a236:	68e3      	ldr	r3, [r4, #12]
 800a238:	3301      	adds	r3, #1
 800a23a:	60e3      	str	r3, [r4, #12]
 800a23c:	6923      	ldr	r3, [r4, #16]
 800a23e:	1bed      	subs	r5, r5, r7
 800a240:	445d      	add	r5, fp
 800a242:	442b      	add	r3, r5
 800a244:	6123      	str	r3, [r4, #16]
 800a246:	2000      	movs	r0, #0
 800a248:	b007      	add	sp, #28
 800a24a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a24e:	f04f 0b00 	mov.w	fp, #0
 800a252:	e7ca      	b.n	800a1ea <_scanf_i+0x15e>
 800a254:	07ca      	lsls	r2, r1, #31
 800a256:	bf4c      	ite	mi
 800a258:	8018      	strhmi	r0, [r3, #0]
 800a25a:	6018      	strpl	r0, [r3, #0]
 800a25c:	e7eb      	b.n	800a236 <_scanf_i+0x1aa>
 800a25e:	2001      	movs	r0, #1
 800a260:	e7f2      	b.n	800a248 <_scanf_i+0x1bc>
 800a262:	bf00      	nop
 800a264:	0800cc00 	.word	0x0800cc00
 800a268:	0800addd 	.word	0x0800addd
 800a26c:	08009981 	.word	0x08009981
 800a270:	0800cfc2 	.word	0x0800cfc2

0800a274 <__sflush_r>:
 800a274:	898a      	ldrh	r2, [r1, #12]
 800a276:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a27a:	4605      	mov	r5, r0
 800a27c:	0710      	lsls	r0, r2, #28
 800a27e:	460c      	mov	r4, r1
 800a280:	d458      	bmi.n	800a334 <__sflush_r+0xc0>
 800a282:	684b      	ldr	r3, [r1, #4]
 800a284:	2b00      	cmp	r3, #0
 800a286:	dc05      	bgt.n	800a294 <__sflush_r+0x20>
 800a288:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	dc02      	bgt.n	800a294 <__sflush_r+0x20>
 800a28e:	2000      	movs	r0, #0
 800a290:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a294:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a296:	2e00      	cmp	r6, #0
 800a298:	d0f9      	beq.n	800a28e <__sflush_r+0x1a>
 800a29a:	2300      	movs	r3, #0
 800a29c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a2a0:	682f      	ldr	r7, [r5, #0]
 800a2a2:	6a21      	ldr	r1, [r4, #32]
 800a2a4:	602b      	str	r3, [r5, #0]
 800a2a6:	d032      	beq.n	800a30e <__sflush_r+0x9a>
 800a2a8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a2aa:	89a3      	ldrh	r3, [r4, #12]
 800a2ac:	075a      	lsls	r2, r3, #29
 800a2ae:	d505      	bpl.n	800a2bc <__sflush_r+0x48>
 800a2b0:	6863      	ldr	r3, [r4, #4]
 800a2b2:	1ac0      	subs	r0, r0, r3
 800a2b4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a2b6:	b10b      	cbz	r3, 800a2bc <__sflush_r+0x48>
 800a2b8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a2ba:	1ac0      	subs	r0, r0, r3
 800a2bc:	2300      	movs	r3, #0
 800a2be:	4602      	mov	r2, r0
 800a2c0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a2c2:	6a21      	ldr	r1, [r4, #32]
 800a2c4:	4628      	mov	r0, r5
 800a2c6:	47b0      	blx	r6
 800a2c8:	1c43      	adds	r3, r0, #1
 800a2ca:	89a3      	ldrh	r3, [r4, #12]
 800a2cc:	d106      	bne.n	800a2dc <__sflush_r+0x68>
 800a2ce:	6829      	ldr	r1, [r5, #0]
 800a2d0:	291d      	cmp	r1, #29
 800a2d2:	d82b      	bhi.n	800a32c <__sflush_r+0xb8>
 800a2d4:	4a29      	ldr	r2, [pc, #164]	; (800a37c <__sflush_r+0x108>)
 800a2d6:	410a      	asrs	r2, r1
 800a2d8:	07d6      	lsls	r6, r2, #31
 800a2da:	d427      	bmi.n	800a32c <__sflush_r+0xb8>
 800a2dc:	2200      	movs	r2, #0
 800a2de:	6062      	str	r2, [r4, #4]
 800a2e0:	04d9      	lsls	r1, r3, #19
 800a2e2:	6922      	ldr	r2, [r4, #16]
 800a2e4:	6022      	str	r2, [r4, #0]
 800a2e6:	d504      	bpl.n	800a2f2 <__sflush_r+0x7e>
 800a2e8:	1c42      	adds	r2, r0, #1
 800a2ea:	d101      	bne.n	800a2f0 <__sflush_r+0x7c>
 800a2ec:	682b      	ldr	r3, [r5, #0]
 800a2ee:	b903      	cbnz	r3, 800a2f2 <__sflush_r+0x7e>
 800a2f0:	6560      	str	r0, [r4, #84]	; 0x54
 800a2f2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a2f4:	602f      	str	r7, [r5, #0]
 800a2f6:	2900      	cmp	r1, #0
 800a2f8:	d0c9      	beq.n	800a28e <__sflush_r+0x1a>
 800a2fa:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a2fe:	4299      	cmp	r1, r3
 800a300:	d002      	beq.n	800a308 <__sflush_r+0x94>
 800a302:	4628      	mov	r0, r5
 800a304:	f7fd fefa 	bl	80080fc <_free_r>
 800a308:	2000      	movs	r0, #0
 800a30a:	6360      	str	r0, [r4, #52]	; 0x34
 800a30c:	e7c0      	b.n	800a290 <__sflush_r+0x1c>
 800a30e:	2301      	movs	r3, #1
 800a310:	4628      	mov	r0, r5
 800a312:	47b0      	blx	r6
 800a314:	1c41      	adds	r1, r0, #1
 800a316:	d1c8      	bne.n	800a2aa <__sflush_r+0x36>
 800a318:	682b      	ldr	r3, [r5, #0]
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	d0c5      	beq.n	800a2aa <__sflush_r+0x36>
 800a31e:	2b1d      	cmp	r3, #29
 800a320:	d001      	beq.n	800a326 <__sflush_r+0xb2>
 800a322:	2b16      	cmp	r3, #22
 800a324:	d101      	bne.n	800a32a <__sflush_r+0xb6>
 800a326:	602f      	str	r7, [r5, #0]
 800a328:	e7b1      	b.n	800a28e <__sflush_r+0x1a>
 800a32a:	89a3      	ldrh	r3, [r4, #12]
 800a32c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a330:	81a3      	strh	r3, [r4, #12]
 800a332:	e7ad      	b.n	800a290 <__sflush_r+0x1c>
 800a334:	690f      	ldr	r7, [r1, #16]
 800a336:	2f00      	cmp	r7, #0
 800a338:	d0a9      	beq.n	800a28e <__sflush_r+0x1a>
 800a33a:	0793      	lsls	r3, r2, #30
 800a33c:	680e      	ldr	r6, [r1, #0]
 800a33e:	bf08      	it	eq
 800a340:	694b      	ldreq	r3, [r1, #20]
 800a342:	600f      	str	r7, [r1, #0]
 800a344:	bf18      	it	ne
 800a346:	2300      	movne	r3, #0
 800a348:	eba6 0807 	sub.w	r8, r6, r7
 800a34c:	608b      	str	r3, [r1, #8]
 800a34e:	f1b8 0f00 	cmp.w	r8, #0
 800a352:	dd9c      	ble.n	800a28e <__sflush_r+0x1a>
 800a354:	6a21      	ldr	r1, [r4, #32]
 800a356:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a358:	4643      	mov	r3, r8
 800a35a:	463a      	mov	r2, r7
 800a35c:	4628      	mov	r0, r5
 800a35e:	47b0      	blx	r6
 800a360:	2800      	cmp	r0, #0
 800a362:	dc06      	bgt.n	800a372 <__sflush_r+0xfe>
 800a364:	89a3      	ldrh	r3, [r4, #12]
 800a366:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a36a:	81a3      	strh	r3, [r4, #12]
 800a36c:	f04f 30ff 	mov.w	r0, #4294967295
 800a370:	e78e      	b.n	800a290 <__sflush_r+0x1c>
 800a372:	4407      	add	r7, r0
 800a374:	eba8 0800 	sub.w	r8, r8, r0
 800a378:	e7e9      	b.n	800a34e <__sflush_r+0xda>
 800a37a:	bf00      	nop
 800a37c:	dfbffffe 	.word	0xdfbffffe

0800a380 <_fflush_r>:
 800a380:	b538      	push	{r3, r4, r5, lr}
 800a382:	690b      	ldr	r3, [r1, #16]
 800a384:	4605      	mov	r5, r0
 800a386:	460c      	mov	r4, r1
 800a388:	b913      	cbnz	r3, 800a390 <_fflush_r+0x10>
 800a38a:	2500      	movs	r5, #0
 800a38c:	4628      	mov	r0, r5
 800a38e:	bd38      	pop	{r3, r4, r5, pc}
 800a390:	b118      	cbz	r0, 800a39a <_fflush_r+0x1a>
 800a392:	6a03      	ldr	r3, [r0, #32]
 800a394:	b90b      	cbnz	r3, 800a39a <_fflush_r+0x1a>
 800a396:	f7fc fedf 	bl	8007158 <__sinit>
 800a39a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	d0f3      	beq.n	800a38a <_fflush_r+0xa>
 800a3a2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a3a4:	07d0      	lsls	r0, r2, #31
 800a3a6:	d404      	bmi.n	800a3b2 <_fflush_r+0x32>
 800a3a8:	0599      	lsls	r1, r3, #22
 800a3aa:	d402      	bmi.n	800a3b2 <_fflush_r+0x32>
 800a3ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a3ae:	f7fd f818 	bl	80073e2 <__retarget_lock_acquire_recursive>
 800a3b2:	4628      	mov	r0, r5
 800a3b4:	4621      	mov	r1, r4
 800a3b6:	f7ff ff5d 	bl	800a274 <__sflush_r>
 800a3ba:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a3bc:	07da      	lsls	r2, r3, #31
 800a3be:	4605      	mov	r5, r0
 800a3c0:	d4e4      	bmi.n	800a38c <_fflush_r+0xc>
 800a3c2:	89a3      	ldrh	r3, [r4, #12]
 800a3c4:	059b      	lsls	r3, r3, #22
 800a3c6:	d4e1      	bmi.n	800a38c <_fflush_r+0xc>
 800a3c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a3ca:	f7fd f80b 	bl	80073e4 <__retarget_lock_release_recursive>
 800a3ce:	e7dd      	b.n	800a38c <_fflush_r+0xc>

0800a3d0 <__sccl>:
 800a3d0:	b570      	push	{r4, r5, r6, lr}
 800a3d2:	780b      	ldrb	r3, [r1, #0]
 800a3d4:	4604      	mov	r4, r0
 800a3d6:	2b5e      	cmp	r3, #94	; 0x5e
 800a3d8:	bf0b      	itete	eq
 800a3da:	784b      	ldrbeq	r3, [r1, #1]
 800a3dc:	1c4a      	addne	r2, r1, #1
 800a3de:	1c8a      	addeq	r2, r1, #2
 800a3e0:	2100      	movne	r1, #0
 800a3e2:	bf08      	it	eq
 800a3e4:	2101      	moveq	r1, #1
 800a3e6:	3801      	subs	r0, #1
 800a3e8:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800a3ec:	f800 1f01 	strb.w	r1, [r0, #1]!
 800a3f0:	42a8      	cmp	r0, r5
 800a3f2:	d1fb      	bne.n	800a3ec <__sccl+0x1c>
 800a3f4:	b90b      	cbnz	r3, 800a3fa <__sccl+0x2a>
 800a3f6:	1e50      	subs	r0, r2, #1
 800a3f8:	bd70      	pop	{r4, r5, r6, pc}
 800a3fa:	f081 0101 	eor.w	r1, r1, #1
 800a3fe:	54e1      	strb	r1, [r4, r3]
 800a400:	4610      	mov	r0, r2
 800a402:	4602      	mov	r2, r0
 800a404:	f812 5b01 	ldrb.w	r5, [r2], #1
 800a408:	2d2d      	cmp	r5, #45	; 0x2d
 800a40a:	d005      	beq.n	800a418 <__sccl+0x48>
 800a40c:	2d5d      	cmp	r5, #93	; 0x5d
 800a40e:	d016      	beq.n	800a43e <__sccl+0x6e>
 800a410:	2d00      	cmp	r5, #0
 800a412:	d0f1      	beq.n	800a3f8 <__sccl+0x28>
 800a414:	462b      	mov	r3, r5
 800a416:	e7f2      	b.n	800a3fe <__sccl+0x2e>
 800a418:	7846      	ldrb	r6, [r0, #1]
 800a41a:	2e5d      	cmp	r6, #93	; 0x5d
 800a41c:	d0fa      	beq.n	800a414 <__sccl+0x44>
 800a41e:	42b3      	cmp	r3, r6
 800a420:	dcf8      	bgt.n	800a414 <__sccl+0x44>
 800a422:	3002      	adds	r0, #2
 800a424:	461a      	mov	r2, r3
 800a426:	3201      	adds	r2, #1
 800a428:	4296      	cmp	r6, r2
 800a42a:	54a1      	strb	r1, [r4, r2]
 800a42c:	dcfb      	bgt.n	800a426 <__sccl+0x56>
 800a42e:	1af2      	subs	r2, r6, r3
 800a430:	3a01      	subs	r2, #1
 800a432:	1c5d      	adds	r5, r3, #1
 800a434:	42b3      	cmp	r3, r6
 800a436:	bfa8      	it	ge
 800a438:	2200      	movge	r2, #0
 800a43a:	18ab      	adds	r3, r5, r2
 800a43c:	e7e1      	b.n	800a402 <__sccl+0x32>
 800a43e:	4610      	mov	r0, r2
 800a440:	e7da      	b.n	800a3f8 <__sccl+0x28>

0800a442 <__submore>:
 800a442:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a446:	460c      	mov	r4, r1
 800a448:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800a44a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a44e:	4299      	cmp	r1, r3
 800a450:	d11d      	bne.n	800a48e <__submore+0x4c>
 800a452:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800a456:	f7fd fec5 	bl	80081e4 <_malloc_r>
 800a45a:	b918      	cbnz	r0, 800a464 <__submore+0x22>
 800a45c:	f04f 30ff 	mov.w	r0, #4294967295
 800a460:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a464:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a468:	63a3      	str	r3, [r4, #56]	; 0x38
 800a46a:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800a46e:	6360      	str	r0, [r4, #52]	; 0x34
 800a470:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800a474:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800a478:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800a47c:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800a480:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800a484:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800a488:	6020      	str	r0, [r4, #0]
 800a48a:	2000      	movs	r0, #0
 800a48c:	e7e8      	b.n	800a460 <__submore+0x1e>
 800a48e:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800a490:	0077      	lsls	r7, r6, #1
 800a492:	463a      	mov	r2, r7
 800a494:	f000 fc01 	bl	800ac9a <_realloc_r>
 800a498:	4605      	mov	r5, r0
 800a49a:	2800      	cmp	r0, #0
 800a49c:	d0de      	beq.n	800a45c <__submore+0x1a>
 800a49e:	eb00 0806 	add.w	r8, r0, r6
 800a4a2:	4601      	mov	r1, r0
 800a4a4:	4632      	mov	r2, r6
 800a4a6:	4640      	mov	r0, r8
 800a4a8:	f000 f842 	bl	800a530 <memcpy>
 800a4ac:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800a4b0:	f8c4 8000 	str.w	r8, [r4]
 800a4b4:	e7e9      	b.n	800a48a <__submore+0x48>

0800a4b6 <memmove>:
 800a4b6:	4288      	cmp	r0, r1
 800a4b8:	b510      	push	{r4, lr}
 800a4ba:	eb01 0402 	add.w	r4, r1, r2
 800a4be:	d902      	bls.n	800a4c6 <memmove+0x10>
 800a4c0:	4284      	cmp	r4, r0
 800a4c2:	4623      	mov	r3, r4
 800a4c4:	d807      	bhi.n	800a4d6 <memmove+0x20>
 800a4c6:	1e43      	subs	r3, r0, #1
 800a4c8:	42a1      	cmp	r1, r4
 800a4ca:	d008      	beq.n	800a4de <memmove+0x28>
 800a4cc:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a4d0:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a4d4:	e7f8      	b.n	800a4c8 <memmove+0x12>
 800a4d6:	4402      	add	r2, r0
 800a4d8:	4601      	mov	r1, r0
 800a4da:	428a      	cmp	r2, r1
 800a4dc:	d100      	bne.n	800a4e0 <memmove+0x2a>
 800a4de:	bd10      	pop	{r4, pc}
 800a4e0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a4e4:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a4e8:	e7f7      	b.n	800a4da <memmove+0x24>

0800a4ea <strncmp>:
 800a4ea:	b510      	push	{r4, lr}
 800a4ec:	b16a      	cbz	r2, 800a50a <strncmp+0x20>
 800a4ee:	3901      	subs	r1, #1
 800a4f0:	1884      	adds	r4, r0, r2
 800a4f2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a4f6:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800a4fa:	429a      	cmp	r2, r3
 800a4fc:	d103      	bne.n	800a506 <strncmp+0x1c>
 800a4fe:	42a0      	cmp	r0, r4
 800a500:	d001      	beq.n	800a506 <strncmp+0x1c>
 800a502:	2a00      	cmp	r2, #0
 800a504:	d1f5      	bne.n	800a4f2 <strncmp+0x8>
 800a506:	1ad0      	subs	r0, r2, r3
 800a508:	bd10      	pop	{r4, pc}
 800a50a:	4610      	mov	r0, r2
 800a50c:	e7fc      	b.n	800a508 <strncmp+0x1e>
	...

0800a510 <_sbrk_r>:
 800a510:	b538      	push	{r3, r4, r5, lr}
 800a512:	4d06      	ldr	r5, [pc, #24]	; (800a52c <_sbrk_r+0x1c>)
 800a514:	2300      	movs	r3, #0
 800a516:	4604      	mov	r4, r0
 800a518:	4608      	mov	r0, r1
 800a51a:	602b      	str	r3, [r5, #0]
 800a51c:	f7f8 f910 	bl	8002740 <_sbrk>
 800a520:	1c43      	adds	r3, r0, #1
 800a522:	d102      	bne.n	800a52a <_sbrk_r+0x1a>
 800a524:	682b      	ldr	r3, [r5, #0]
 800a526:	b103      	cbz	r3, 800a52a <_sbrk_r+0x1a>
 800a528:	6023      	str	r3, [r4, #0]
 800a52a:	bd38      	pop	{r3, r4, r5, pc}
 800a52c:	2000064c 	.word	0x2000064c

0800a530 <memcpy>:
 800a530:	440a      	add	r2, r1
 800a532:	4291      	cmp	r1, r2
 800a534:	f100 33ff 	add.w	r3, r0, #4294967295
 800a538:	d100      	bne.n	800a53c <memcpy+0xc>
 800a53a:	4770      	bx	lr
 800a53c:	b510      	push	{r4, lr}
 800a53e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a542:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a546:	4291      	cmp	r1, r2
 800a548:	d1f9      	bne.n	800a53e <memcpy+0xe>
 800a54a:	bd10      	pop	{r4, pc}
 800a54c:	0000      	movs	r0, r0
	...

0800a550 <nan>:
 800a550:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800a558 <nan+0x8>
 800a554:	4770      	bx	lr
 800a556:	bf00      	nop
 800a558:	00000000 	.word	0x00000000
 800a55c:	7ff80000 	.word	0x7ff80000

0800a560 <__assert_func>:
 800a560:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a562:	4614      	mov	r4, r2
 800a564:	461a      	mov	r2, r3
 800a566:	4b09      	ldr	r3, [pc, #36]	; (800a58c <__assert_func+0x2c>)
 800a568:	681b      	ldr	r3, [r3, #0]
 800a56a:	4605      	mov	r5, r0
 800a56c:	68d8      	ldr	r0, [r3, #12]
 800a56e:	b14c      	cbz	r4, 800a584 <__assert_func+0x24>
 800a570:	4b07      	ldr	r3, [pc, #28]	; (800a590 <__assert_func+0x30>)
 800a572:	9100      	str	r1, [sp, #0]
 800a574:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a578:	4906      	ldr	r1, [pc, #24]	; (800a594 <__assert_func+0x34>)
 800a57a:	462b      	mov	r3, r5
 800a57c:	f000 fc3e 	bl	800adfc <fiprintf>
 800a580:	f000 fc4e 	bl	800ae20 <abort>
 800a584:	4b04      	ldr	r3, [pc, #16]	; (800a598 <__assert_func+0x38>)
 800a586:	461c      	mov	r4, r3
 800a588:	e7f3      	b.n	800a572 <__assert_func+0x12>
 800a58a:	bf00      	nop
 800a58c:	20000064 	.word	0x20000064
 800a590:	0800cfd5 	.word	0x0800cfd5
 800a594:	0800cfe2 	.word	0x0800cfe2
 800a598:	0800d010 	.word	0x0800d010

0800a59c <_calloc_r>:
 800a59c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a59e:	fba1 2402 	umull	r2, r4, r1, r2
 800a5a2:	b94c      	cbnz	r4, 800a5b8 <_calloc_r+0x1c>
 800a5a4:	4611      	mov	r1, r2
 800a5a6:	9201      	str	r2, [sp, #4]
 800a5a8:	f7fd fe1c 	bl	80081e4 <_malloc_r>
 800a5ac:	9a01      	ldr	r2, [sp, #4]
 800a5ae:	4605      	mov	r5, r0
 800a5b0:	b930      	cbnz	r0, 800a5c0 <_calloc_r+0x24>
 800a5b2:	4628      	mov	r0, r5
 800a5b4:	b003      	add	sp, #12
 800a5b6:	bd30      	pop	{r4, r5, pc}
 800a5b8:	220c      	movs	r2, #12
 800a5ba:	6002      	str	r2, [r0, #0]
 800a5bc:	2500      	movs	r5, #0
 800a5be:	e7f8      	b.n	800a5b2 <_calloc_r+0x16>
 800a5c0:	4621      	mov	r1, r4
 800a5c2:	f7fc fe90 	bl	80072e6 <memset>
 800a5c6:	e7f4      	b.n	800a5b2 <_calloc_r+0x16>

0800a5c8 <rshift>:
 800a5c8:	6903      	ldr	r3, [r0, #16]
 800a5ca:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800a5ce:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a5d2:	ea4f 1261 	mov.w	r2, r1, asr #5
 800a5d6:	f100 0414 	add.w	r4, r0, #20
 800a5da:	dd45      	ble.n	800a668 <rshift+0xa0>
 800a5dc:	f011 011f 	ands.w	r1, r1, #31
 800a5e0:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800a5e4:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800a5e8:	d10c      	bne.n	800a604 <rshift+0x3c>
 800a5ea:	f100 0710 	add.w	r7, r0, #16
 800a5ee:	4629      	mov	r1, r5
 800a5f0:	42b1      	cmp	r1, r6
 800a5f2:	d334      	bcc.n	800a65e <rshift+0x96>
 800a5f4:	1a9b      	subs	r3, r3, r2
 800a5f6:	009b      	lsls	r3, r3, #2
 800a5f8:	1eea      	subs	r2, r5, #3
 800a5fa:	4296      	cmp	r6, r2
 800a5fc:	bf38      	it	cc
 800a5fe:	2300      	movcc	r3, #0
 800a600:	4423      	add	r3, r4
 800a602:	e015      	b.n	800a630 <rshift+0x68>
 800a604:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800a608:	f1c1 0820 	rsb	r8, r1, #32
 800a60c:	40cf      	lsrs	r7, r1
 800a60e:	f105 0e04 	add.w	lr, r5, #4
 800a612:	46a1      	mov	r9, r4
 800a614:	4576      	cmp	r6, lr
 800a616:	46f4      	mov	ip, lr
 800a618:	d815      	bhi.n	800a646 <rshift+0x7e>
 800a61a:	1a9a      	subs	r2, r3, r2
 800a61c:	0092      	lsls	r2, r2, #2
 800a61e:	3a04      	subs	r2, #4
 800a620:	3501      	adds	r5, #1
 800a622:	42ae      	cmp	r6, r5
 800a624:	bf38      	it	cc
 800a626:	2200      	movcc	r2, #0
 800a628:	18a3      	adds	r3, r4, r2
 800a62a:	50a7      	str	r7, [r4, r2]
 800a62c:	b107      	cbz	r7, 800a630 <rshift+0x68>
 800a62e:	3304      	adds	r3, #4
 800a630:	1b1a      	subs	r2, r3, r4
 800a632:	42a3      	cmp	r3, r4
 800a634:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800a638:	bf08      	it	eq
 800a63a:	2300      	moveq	r3, #0
 800a63c:	6102      	str	r2, [r0, #16]
 800a63e:	bf08      	it	eq
 800a640:	6143      	streq	r3, [r0, #20]
 800a642:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a646:	f8dc c000 	ldr.w	ip, [ip]
 800a64a:	fa0c fc08 	lsl.w	ip, ip, r8
 800a64e:	ea4c 0707 	orr.w	r7, ip, r7
 800a652:	f849 7b04 	str.w	r7, [r9], #4
 800a656:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a65a:	40cf      	lsrs	r7, r1
 800a65c:	e7da      	b.n	800a614 <rshift+0x4c>
 800a65e:	f851 cb04 	ldr.w	ip, [r1], #4
 800a662:	f847 cf04 	str.w	ip, [r7, #4]!
 800a666:	e7c3      	b.n	800a5f0 <rshift+0x28>
 800a668:	4623      	mov	r3, r4
 800a66a:	e7e1      	b.n	800a630 <rshift+0x68>

0800a66c <__hexdig_fun>:
 800a66c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800a670:	2b09      	cmp	r3, #9
 800a672:	d802      	bhi.n	800a67a <__hexdig_fun+0xe>
 800a674:	3820      	subs	r0, #32
 800a676:	b2c0      	uxtb	r0, r0
 800a678:	4770      	bx	lr
 800a67a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800a67e:	2b05      	cmp	r3, #5
 800a680:	d801      	bhi.n	800a686 <__hexdig_fun+0x1a>
 800a682:	3847      	subs	r0, #71	; 0x47
 800a684:	e7f7      	b.n	800a676 <__hexdig_fun+0xa>
 800a686:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800a68a:	2b05      	cmp	r3, #5
 800a68c:	d801      	bhi.n	800a692 <__hexdig_fun+0x26>
 800a68e:	3827      	subs	r0, #39	; 0x27
 800a690:	e7f1      	b.n	800a676 <__hexdig_fun+0xa>
 800a692:	2000      	movs	r0, #0
 800a694:	4770      	bx	lr
	...

0800a698 <__gethex>:
 800a698:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a69c:	4617      	mov	r7, r2
 800a69e:	680a      	ldr	r2, [r1, #0]
 800a6a0:	b085      	sub	sp, #20
 800a6a2:	f102 0b02 	add.w	fp, r2, #2
 800a6a6:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800a6aa:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800a6ae:	4681      	mov	r9, r0
 800a6b0:	468a      	mov	sl, r1
 800a6b2:	9302      	str	r3, [sp, #8]
 800a6b4:	32fe      	adds	r2, #254	; 0xfe
 800a6b6:	eb02 030b 	add.w	r3, r2, fp
 800a6ba:	46d8      	mov	r8, fp
 800a6bc:	f81b 0b01 	ldrb.w	r0, [fp], #1
 800a6c0:	9301      	str	r3, [sp, #4]
 800a6c2:	2830      	cmp	r0, #48	; 0x30
 800a6c4:	d0f7      	beq.n	800a6b6 <__gethex+0x1e>
 800a6c6:	f7ff ffd1 	bl	800a66c <__hexdig_fun>
 800a6ca:	4604      	mov	r4, r0
 800a6cc:	2800      	cmp	r0, #0
 800a6ce:	d138      	bne.n	800a742 <__gethex+0xaa>
 800a6d0:	49a7      	ldr	r1, [pc, #668]	; (800a970 <__gethex+0x2d8>)
 800a6d2:	2201      	movs	r2, #1
 800a6d4:	4640      	mov	r0, r8
 800a6d6:	f7ff ff08 	bl	800a4ea <strncmp>
 800a6da:	4606      	mov	r6, r0
 800a6dc:	2800      	cmp	r0, #0
 800a6de:	d169      	bne.n	800a7b4 <__gethex+0x11c>
 800a6e0:	f898 0001 	ldrb.w	r0, [r8, #1]
 800a6e4:	465d      	mov	r5, fp
 800a6e6:	f7ff ffc1 	bl	800a66c <__hexdig_fun>
 800a6ea:	2800      	cmp	r0, #0
 800a6ec:	d064      	beq.n	800a7b8 <__gethex+0x120>
 800a6ee:	465a      	mov	r2, fp
 800a6f0:	7810      	ldrb	r0, [r2, #0]
 800a6f2:	2830      	cmp	r0, #48	; 0x30
 800a6f4:	4690      	mov	r8, r2
 800a6f6:	f102 0201 	add.w	r2, r2, #1
 800a6fa:	d0f9      	beq.n	800a6f0 <__gethex+0x58>
 800a6fc:	f7ff ffb6 	bl	800a66c <__hexdig_fun>
 800a700:	2301      	movs	r3, #1
 800a702:	fab0 f480 	clz	r4, r0
 800a706:	0964      	lsrs	r4, r4, #5
 800a708:	465e      	mov	r6, fp
 800a70a:	9301      	str	r3, [sp, #4]
 800a70c:	4642      	mov	r2, r8
 800a70e:	4615      	mov	r5, r2
 800a710:	3201      	adds	r2, #1
 800a712:	7828      	ldrb	r0, [r5, #0]
 800a714:	f7ff ffaa 	bl	800a66c <__hexdig_fun>
 800a718:	2800      	cmp	r0, #0
 800a71a:	d1f8      	bne.n	800a70e <__gethex+0x76>
 800a71c:	4994      	ldr	r1, [pc, #592]	; (800a970 <__gethex+0x2d8>)
 800a71e:	2201      	movs	r2, #1
 800a720:	4628      	mov	r0, r5
 800a722:	f7ff fee2 	bl	800a4ea <strncmp>
 800a726:	b978      	cbnz	r0, 800a748 <__gethex+0xb0>
 800a728:	b946      	cbnz	r6, 800a73c <__gethex+0xa4>
 800a72a:	1c6e      	adds	r6, r5, #1
 800a72c:	4632      	mov	r2, r6
 800a72e:	4615      	mov	r5, r2
 800a730:	3201      	adds	r2, #1
 800a732:	7828      	ldrb	r0, [r5, #0]
 800a734:	f7ff ff9a 	bl	800a66c <__hexdig_fun>
 800a738:	2800      	cmp	r0, #0
 800a73a:	d1f8      	bne.n	800a72e <__gethex+0x96>
 800a73c:	1b73      	subs	r3, r6, r5
 800a73e:	009e      	lsls	r6, r3, #2
 800a740:	e004      	b.n	800a74c <__gethex+0xb4>
 800a742:	2400      	movs	r4, #0
 800a744:	4626      	mov	r6, r4
 800a746:	e7e1      	b.n	800a70c <__gethex+0x74>
 800a748:	2e00      	cmp	r6, #0
 800a74a:	d1f7      	bne.n	800a73c <__gethex+0xa4>
 800a74c:	782b      	ldrb	r3, [r5, #0]
 800a74e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800a752:	2b50      	cmp	r3, #80	; 0x50
 800a754:	d13d      	bne.n	800a7d2 <__gethex+0x13a>
 800a756:	786b      	ldrb	r3, [r5, #1]
 800a758:	2b2b      	cmp	r3, #43	; 0x2b
 800a75a:	d02f      	beq.n	800a7bc <__gethex+0x124>
 800a75c:	2b2d      	cmp	r3, #45	; 0x2d
 800a75e:	d031      	beq.n	800a7c4 <__gethex+0x12c>
 800a760:	1c69      	adds	r1, r5, #1
 800a762:	f04f 0b00 	mov.w	fp, #0
 800a766:	7808      	ldrb	r0, [r1, #0]
 800a768:	f7ff ff80 	bl	800a66c <__hexdig_fun>
 800a76c:	1e42      	subs	r2, r0, #1
 800a76e:	b2d2      	uxtb	r2, r2
 800a770:	2a18      	cmp	r2, #24
 800a772:	d82e      	bhi.n	800a7d2 <__gethex+0x13a>
 800a774:	f1a0 0210 	sub.w	r2, r0, #16
 800a778:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800a77c:	f7ff ff76 	bl	800a66c <__hexdig_fun>
 800a780:	f100 3cff 	add.w	ip, r0, #4294967295
 800a784:	fa5f fc8c 	uxtb.w	ip, ip
 800a788:	f1bc 0f18 	cmp.w	ip, #24
 800a78c:	d91d      	bls.n	800a7ca <__gethex+0x132>
 800a78e:	f1bb 0f00 	cmp.w	fp, #0
 800a792:	d000      	beq.n	800a796 <__gethex+0xfe>
 800a794:	4252      	negs	r2, r2
 800a796:	4416      	add	r6, r2
 800a798:	f8ca 1000 	str.w	r1, [sl]
 800a79c:	b1dc      	cbz	r4, 800a7d6 <__gethex+0x13e>
 800a79e:	9b01      	ldr	r3, [sp, #4]
 800a7a0:	2b00      	cmp	r3, #0
 800a7a2:	bf14      	ite	ne
 800a7a4:	f04f 0800 	movne.w	r8, #0
 800a7a8:	f04f 0806 	moveq.w	r8, #6
 800a7ac:	4640      	mov	r0, r8
 800a7ae:	b005      	add	sp, #20
 800a7b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a7b4:	4645      	mov	r5, r8
 800a7b6:	4626      	mov	r6, r4
 800a7b8:	2401      	movs	r4, #1
 800a7ba:	e7c7      	b.n	800a74c <__gethex+0xb4>
 800a7bc:	f04f 0b00 	mov.w	fp, #0
 800a7c0:	1ca9      	adds	r1, r5, #2
 800a7c2:	e7d0      	b.n	800a766 <__gethex+0xce>
 800a7c4:	f04f 0b01 	mov.w	fp, #1
 800a7c8:	e7fa      	b.n	800a7c0 <__gethex+0x128>
 800a7ca:	230a      	movs	r3, #10
 800a7cc:	fb03 0002 	mla	r0, r3, r2, r0
 800a7d0:	e7d0      	b.n	800a774 <__gethex+0xdc>
 800a7d2:	4629      	mov	r1, r5
 800a7d4:	e7e0      	b.n	800a798 <__gethex+0x100>
 800a7d6:	eba5 0308 	sub.w	r3, r5, r8
 800a7da:	3b01      	subs	r3, #1
 800a7dc:	4621      	mov	r1, r4
 800a7de:	2b07      	cmp	r3, #7
 800a7e0:	dc0a      	bgt.n	800a7f8 <__gethex+0x160>
 800a7e2:	4648      	mov	r0, r9
 800a7e4:	f7fd fd8a 	bl	80082fc <_Balloc>
 800a7e8:	4604      	mov	r4, r0
 800a7ea:	b940      	cbnz	r0, 800a7fe <__gethex+0x166>
 800a7ec:	4b61      	ldr	r3, [pc, #388]	; (800a974 <__gethex+0x2dc>)
 800a7ee:	4602      	mov	r2, r0
 800a7f0:	21e4      	movs	r1, #228	; 0xe4
 800a7f2:	4861      	ldr	r0, [pc, #388]	; (800a978 <__gethex+0x2e0>)
 800a7f4:	f7ff feb4 	bl	800a560 <__assert_func>
 800a7f8:	3101      	adds	r1, #1
 800a7fa:	105b      	asrs	r3, r3, #1
 800a7fc:	e7ef      	b.n	800a7de <__gethex+0x146>
 800a7fe:	f100 0a14 	add.w	sl, r0, #20
 800a802:	2300      	movs	r3, #0
 800a804:	495a      	ldr	r1, [pc, #360]	; (800a970 <__gethex+0x2d8>)
 800a806:	f8cd a004 	str.w	sl, [sp, #4]
 800a80a:	469b      	mov	fp, r3
 800a80c:	45a8      	cmp	r8, r5
 800a80e:	d342      	bcc.n	800a896 <__gethex+0x1fe>
 800a810:	9801      	ldr	r0, [sp, #4]
 800a812:	f840 bb04 	str.w	fp, [r0], #4
 800a816:	eba0 000a 	sub.w	r0, r0, sl
 800a81a:	1080      	asrs	r0, r0, #2
 800a81c:	6120      	str	r0, [r4, #16]
 800a81e:	ea4f 1840 	mov.w	r8, r0, lsl #5
 800a822:	4658      	mov	r0, fp
 800a824:	f7fd fe5c 	bl	80084e0 <__hi0bits>
 800a828:	683d      	ldr	r5, [r7, #0]
 800a82a:	eba8 0000 	sub.w	r0, r8, r0
 800a82e:	42a8      	cmp	r0, r5
 800a830:	dd59      	ble.n	800a8e6 <__gethex+0x24e>
 800a832:	eba0 0805 	sub.w	r8, r0, r5
 800a836:	4641      	mov	r1, r8
 800a838:	4620      	mov	r0, r4
 800a83a:	f7fe f9eb 	bl	8008c14 <__any_on>
 800a83e:	4683      	mov	fp, r0
 800a840:	b1b8      	cbz	r0, 800a872 <__gethex+0x1da>
 800a842:	f108 33ff 	add.w	r3, r8, #4294967295
 800a846:	1159      	asrs	r1, r3, #5
 800a848:	f003 021f 	and.w	r2, r3, #31
 800a84c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800a850:	f04f 0b01 	mov.w	fp, #1
 800a854:	fa0b f202 	lsl.w	r2, fp, r2
 800a858:	420a      	tst	r2, r1
 800a85a:	d00a      	beq.n	800a872 <__gethex+0x1da>
 800a85c:	455b      	cmp	r3, fp
 800a85e:	dd06      	ble.n	800a86e <__gethex+0x1d6>
 800a860:	f1a8 0102 	sub.w	r1, r8, #2
 800a864:	4620      	mov	r0, r4
 800a866:	f7fe f9d5 	bl	8008c14 <__any_on>
 800a86a:	2800      	cmp	r0, #0
 800a86c:	d138      	bne.n	800a8e0 <__gethex+0x248>
 800a86e:	f04f 0b02 	mov.w	fp, #2
 800a872:	4641      	mov	r1, r8
 800a874:	4620      	mov	r0, r4
 800a876:	f7ff fea7 	bl	800a5c8 <rshift>
 800a87a:	4446      	add	r6, r8
 800a87c:	68bb      	ldr	r3, [r7, #8]
 800a87e:	42b3      	cmp	r3, r6
 800a880:	da41      	bge.n	800a906 <__gethex+0x26e>
 800a882:	4621      	mov	r1, r4
 800a884:	4648      	mov	r0, r9
 800a886:	f7fd fd79 	bl	800837c <_Bfree>
 800a88a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a88c:	2300      	movs	r3, #0
 800a88e:	6013      	str	r3, [r2, #0]
 800a890:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 800a894:	e78a      	b.n	800a7ac <__gethex+0x114>
 800a896:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800a89a:	2a2e      	cmp	r2, #46	; 0x2e
 800a89c:	d014      	beq.n	800a8c8 <__gethex+0x230>
 800a89e:	2b20      	cmp	r3, #32
 800a8a0:	d106      	bne.n	800a8b0 <__gethex+0x218>
 800a8a2:	9b01      	ldr	r3, [sp, #4]
 800a8a4:	f843 bb04 	str.w	fp, [r3], #4
 800a8a8:	f04f 0b00 	mov.w	fp, #0
 800a8ac:	9301      	str	r3, [sp, #4]
 800a8ae:	465b      	mov	r3, fp
 800a8b0:	7828      	ldrb	r0, [r5, #0]
 800a8b2:	9303      	str	r3, [sp, #12]
 800a8b4:	f7ff feda 	bl	800a66c <__hexdig_fun>
 800a8b8:	9b03      	ldr	r3, [sp, #12]
 800a8ba:	f000 000f 	and.w	r0, r0, #15
 800a8be:	4098      	lsls	r0, r3
 800a8c0:	ea4b 0b00 	orr.w	fp, fp, r0
 800a8c4:	3304      	adds	r3, #4
 800a8c6:	e7a1      	b.n	800a80c <__gethex+0x174>
 800a8c8:	45a8      	cmp	r8, r5
 800a8ca:	d8e8      	bhi.n	800a89e <__gethex+0x206>
 800a8cc:	2201      	movs	r2, #1
 800a8ce:	4628      	mov	r0, r5
 800a8d0:	9303      	str	r3, [sp, #12]
 800a8d2:	f7ff fe0a 	bl	800a4ea <strncmp>
 800a8d6:	4926      	ldr	r1, [pc, #152]	; (800a970 <__gethex+0x2d8>)
 800a8d8:	9b03      	ldr	r3, [sp, #12]
 800a8da:	2800      	cmp	r0, #0
 800a8dc:	d1df      	bne.n	800a89e <__gethex+0x206>
 800a8de:	e795      	b.n	800a80c <__gethex+0x174>
 800a8e0:	f04f 0b03 	mov.w	fp, #3
 800a8e4:	e7c5      	b.n	800a872 <__gethex+0x1da>
 800a8e6:	da0b      	bge.n	800a900 <__gethex+0x268>
 800a8e8:	eba5 0800 	sub.w	r8, r5, r0
 800a8ec:	4621      	mov	r1, r4
 800a8ee:	4642      	mov	r2, r8
 800a8f0:	4648      	mov	r0, r9
 800a8f2:	f7fd ff5d 	bl	80087b0 <__lshift>
 800a8f6:	eba6 0608 	sub.w	r6, r6, r8
 800a8fa:	4604      	mov	r4, r0
 800a8fc:	f100 0a14 	add.w	sl, r0, #20
 800a900:	f04f 0b00 	mov.w	fp, #0
 800a904:	e7ba      	b.n	800a87c <__gethex+0x1e4>
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	42b3      	cmp	r3, r6
 800a90a:	dd73      	ble.n	800a9f4 <__gethex+0x35c>
 800a90c:	1b9e      	subs	r6, r3, r6
 800a90e:	42b5      	cmp	r5, r6
 800a910:	dc34      	bgt.n	800a97c <__gethex+0x2e4>
 800a912:	68fb      	ldr	r3, [r7, #12]
 800a914:	2b02      	cmp	r3, #2
 800a916:	d023      	beq.n	800a960 <__gethex+0x2c8>
 800a918:	2b03      	cmp	r3, #3
 800a91a:	d025      	beq.n	800a968 <__gethex+0x2d0>
 800a91c:	2b01      	cmp	r3, #1
 800a91e:	d115      	bne.n	800a94c <__gethex+0x2b4>
 800a920:	42b5      	cmp	r5, r6
 800a922:	d113      	bne.n	800a94c <__gethex+0x2b4>
 800a924:	2d01      	cmp	r5, #1
 800a926:	d10b      	bne.n	800a940 <__gethex+0x2a8>
 800a928:	9a02      	ldr	r2, [sp, #8]
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	6013      	str	r3, [r2, #0]
 800a92e:	2301      	movs	r3, #1
 800a930:	6123      	str	r3, [r4, #16]
 800a932:	f8ca 3000 	str.w	r3, [sl]
 800a936:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a938:	f04f 0862 	mov.w	r8, #98	; 0x62
 800a93c:	601c      	str	r4, [r3, #0]
 800a93e:	e735      	b.n	800a7ac <__gethex+0x114>
 800a940:	1e69      	subs	r1, r5, #1
 800a942:	4620      	mov	r0, r4
 800a944:	f7fe f966 	bl	8008c14 <__any_on>
 800a948:	2800      	cmp	r0, #0
 800a94a:	d1ed      	bne.n	800a928 <__gethex+0x290>
 800a94c:	4621      	mov	r1, r4
 800a94e:	4648      	mov	r0, r9
 800a950:	f7fd fd14 	bl	800837c <_Bfree>
 800a954:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a956:	2300      	movs	r3, #0
 800a958:	6013      	str	r3, [r2, #0]
 800a95a:	f04f 0850 	mov.w	r8, #80	; 0x50
 800a95e:	e725      	b.n	800a7ac <__gethex+0x114>
 800a960:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a962:	2b00      	cmp	r3, #0
 800a964:	d1f2      	bne.n	800a94c <__gethex+0x2b4>
 800a966:	e7df      	b.n	800a928 <__gethex+0x290>
 800a968:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	d1dc      	bne.n	800a928 <__gethex+0x290>
 800a96e:	e7ed      	b.n	800a94c <__gethex+0x2b4>
 800a970:	0800ce4c 	.word	0x0800ce4c
 800a974:	0800ccdf 	.word	0x0800ccdf
 800a978:	0800d011 	.word	0x0800d011
 800a97c:	f106 38ff 	add.w	r8, r6, #4294967295
 800a980:	f1bb 0f00 	cmp.w	fp, #0
 800a984:	d133      	bne.n	800a9ee <__gethex+0x356>
 800a986:	f1b8 0f00 	cmp.w	r8, #0
 800a98a:	d004      	beq.n	800a996 <__gethex+0x2fe>
 800a98c:	4641      	mov	r1, r8
 800a98e:	4620      	mov	r0, r4
 800a990:	f7fe f940 	bl	8008c14 <__any_on>
 800a994:	4683      	mov	fp, r0
 800a996:	ea4f 1268 	mov.w	r2, r8, asr #5
 800a99a:	2301      	movs	r3, #1
 800a99c:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800a9a0:	f008 081f 	and.w	r8, r8, #31
 800a9a4:	fa03 f308 	lsl.w	r3, r3, r8
 800a9a8:	4213      	tst	r3, r2
 800a9aa:	4631      	mov	r1, r6
 800a9ac:	4620      	mov	r0, r4
 800a9ae:	bf18      	it	ne
 800a9b0:	f04b 0b02 	orrne.w	fp, fp, #2
 800a9b4:	1bad      	subs	r5, r5, r6
 800a9b6:	f7ff fe07 	bl	800a5c8 <rshift>
 800a9ba:	687e      	ldr	r6, [r7, #4]
 800a9bc:	f04f 0802 	mov.w	r8, #2
 800a9c0:	f1bb 0f00 	cmp.w	fp, #0
 800a9c4:	d04a      	beq.n	800aa5c <__gethex+0x3c4>
 800a9c6:	68fb      	ldr	r3, [r7, #12]
 800a9c8:	2b02      	cmp	r3, #2
 800a9ca:	d016      	beq.n	800a9fa <__gethex+0x362>
 800a9cc:	2b03      	cmp	r3, #3
 800a9ce:	d018      	beq.n	800aa02 <__gethex+0x36a>
 800a9d0:	2b01      	cmp	r3, #1
 800a9d2:	d109      	bne.n	800a9e8 <__gethex+0x350>
 800a9d4:	f01b 0f02 	tst.w	fp, #2
 800a9d8:	d006      	beq.n	800a9e8 <__gethex+0x350>
 800a9da:	f8da 3000 	ldr.w	r3, [sl]
 800a9de:	ea4b 0b03 	orr.w	fp, fp, r3
 800a9e2:	f01b 0f01 	tst.w	fp, #1
 800a9e6:	d10f      	bne.n	800aa08 <__gethex+0x370>
 800a9e8:	f048 0810 	orr.w	r8, r8, #16
 800a9ec:	e036      	b.n	800aa5c <__gethex+0x3c4>
 800a9ee:	f04f 0b01 	mov.w	fp, #1
 800a9f2:	e7d0      	b.n	800a996 <__gethex+0x2fe>
 800a9f4:	f04f 0801 	mov.w	r8, #1
 800a9f8:	e7e2      	b.n	800a9c0 <__gethex+0x328>
 800a9fa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a9fc:	f1c3 0301 	rsb	r3, r3, #1
 800aa00:	930f      	str	r3, [sp, #60]	; 0x3c
 800aa02:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800aa04:	2b00      	cmp	r3, #0
 800aa06:	d0ef      	beq.n	800a9e8 <__gethex+0x350>
 800aa08:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800aa0c:	f104 0214 	add.w	r2, r4, #20
 800aa10:	ea4f 038b 	mov.w	r3, fp, lsl #2
 800aa14:	9301      	str	r3, [sp, #4]
 800aa16:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 800aa1a:	2300      	movs	r3, #0
 800aa1c:	4694      	mov	ip, r2
 800aa1e:	f852 1b04 	ldr.w	r1, [r2], #4
 800aa22:	f1b1 3fff 	cmp.w	r1, #4294967295
 800aa26:	d01e      	beq.n	800aa66 <__gethex+0x3ce>
 800aa28:	3101      	adds	r1, #1
 800aa2a:	f8cc 1000 	str.w	r1, [ip]
 800aa2e:	f1b8 0f02 	cmp.w	r8, #2
 800aa32:	f104 0214 	add.w	r2, r4, #20
 800aa36:	d13d      	bne.n	800aab4 <__gethex+0x41c>
 800aa38:	683b      	ldr	r3, [r7, #0]
 800aa3a:	3b01      	subs	r3, #1
 800aa3c:	42ab      	cmp	r3, r5
 800aa3e:	d10b      	bne.n	800aa58 <__gethex+0x3c0>
 800aa40:	1169      	asrs	r1, r5, #5
 800aa42:	2301      	movs	r3, #1
 800aa44:	f005 051f 	and.w	r5, r5, #31
 800aa48:	fa03 f505 	lsl.w	r5, r3, r5
 800aa4c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800aa50:	421d      	tst	r5, r3
 800aa52:	bf18      	it	ne
 800aa54:	f04f 0801 	movne.w	r8, #1
 800aa58:	f048 0820 	orr.w	r8, r8, #32
 800aa5c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800aa5e:	601c      	str	r4, [r3, #0]
 800aa60:	9b02      	ldr	r3, [sp, #8]
 800aa62:	601e      	str	r6, [r3, #0]
 800aa64:	e6a2      	b.n	800a7ac <__gethex+0x114>
 800aa66:	4290      	cmp	r0, r2
 800aa68:	f842 3c04 	str.w	r3, [r2, #-4]
 800aa6c:	d8d6      	bhi.n	800aa1c <__gethex+0x384>
 800aa6e:	68a2      	ldr	r2, [r4, #8]
 800aa70:	4593      	cmp	fp, r2
 800aa72:	db17      	blt.n	800aaa4 <__gethex+0x40c>
 800aa74:	6861      	ldr	r1, [r4, #4]
 800aa76:	4648      	mov	r0, r9
 800aa78:	3101      	adds	r1, #1
 800aa7a:	f7fd fc3f 	bl	80082fc <_Balloc>
 800aa7e:	4682      	mov	sl, r0
 800aa80:	b918      	cbnz	r0, 800aa8a <__gethex+0x3f2>
 800aa82:	4b1b      	ldr	r3, [pc, #108]	; (800aaf0 <__gethex+0x458>)
 800aa84:	4602      	mov	r2, r0
 800aa86:	2184      	movs	r1, #132	; 0x84
 800aa88:	e6b3      	b.n	800a7f2 <__gethex+0x15a>
 800aa8a:	6922      	ldr	r2, [r4, #16]
 800aa8c:	3202      	adds	r2, #2
 800aa8e:	f104 010c 	add.w	r1, r4, #12
 800aa92:	0092      	lsls	r2, r2, #2
 800aa94:	300c      	adds	r0, #12
 800aa96:	f7ff fd4b 	bl	800a530 <memcpy>
 800aa9a:	4621      	mov	r1, r4
 800aa9c:	4648      	mov	r0, r9
 800aa9e:	f7fd fc6d 	bl	800837c <_Bfree>
 800aaa2:	4654      	mov	r4, sl
 800aaa4:	6922      	ldr	r2, [r4, #16]
 800aaa6:	1c51      	adds	r1, r2, #1
 800aaa8:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800aaac:	6121      	str	r1, [r4, #16]
 800aaae:	2101      	movs	r1, #1
 800aab0:	6151      	str	r1, [r2, #20]
 800aab2:	e7bc      	b.n	800aa2e <__gethex+0x396>
 800aab4:	6921      	ldr	r1, [r4, #16]
 800aab6:	4559      	cmp	r1, fp
 800aab8:	dd0b      	ble.n	800aad2 <__gethex+0x43a>
 800aaba:	2101      	movs	r1, #1
 800aabc:	4620      	mov	r0, r4
 800aabe:	f7ff fd83 	bl	800a5c8 <rshift>
 800aac2:	68bb      	ldr	r3, [r7, #8]
 800aac4:	3601      	adds	r6, #1
 800aac6:	42b3      	cmp	r3, r6
 800aac8:	f6ff aedb 	blt.w	800a882 <__gethex+0x1ea>
 800aacc:	f04f 0801 	mov.w	r8, #1
 800aad0:	e7c2      	b.n	800aa58 <__gethex+0x3c0>
 800aad2:	f015 051f 	ands.w	r5, r5, #31
 800aad6:	d0f9      	beq.n	800aacc <__gethex+0x434>
 800aad8:	9b01      	ldr	r3, [sp, #4]
 800aada:	441a      	add	r2, r3
 800aadc:	f1c5 0520 	rsb	r5, r5, #32
 800aae0:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800aae4:	f7fd fcfc 	bl	80084e0 <__hi0bits>
 800aae8:	42a8      	cmp	r0, r5
 800aaea:	dbe6      	blt.n	800aaba <__gethex+0x422>
 800aaec:	e7ee      	b.n	800aacc <__gethex+0x434>
 800aaee:	bf00      	nop
 800aaf0:	0800ccdf 	.word	0x0800ccdf

0800aaf4 <L_shift>:
 800aaf4:	f1c2 0208 	rsb	r2, r2, #8
 800aaf8:	0092      	lsls	r2, r2, #2
 800aafa:	b570      	push	{r4, r5, r6, lr}
 800aafc:	f1c2 0620 	rsb	r6, r2, #32
 800ab00:	6843      	ldr	r3, [r0, #4]
 800ab02:	6804      	ldr	r4, [r0, #0]
 800ab04:	fa03 f506 	lsl.w	r5, r3, r6
 800ab08:	432c      	orrs	r4, r5
 800ab0a:	40d3      	lsrs	r3, r2
 800ab0c:	6004      	str	r4, [r0, #0]
 800ab0e:	f840 3f04 	str.w	r3, [r0, #4]!
 800ab12:	4288      	cmp	r0, r1
 800ab14:	d3f4      	bcc.n	800ab00 <L_shift+0xc>
 800ab16:	bd70      	pop	{r4, r5, r6, pc}

0800ab18 <__match>:
 800ab18:	b530      	push	{r4, r5, lr}
 800ab1a:	6803      	ldr	r3, [r0, #0]
 800ab1c:	3301      	adds	r3, #1
 800ab1e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ab22:	b914      	cbnz	r4, 800ab2a <__match+0x12>
 800ab24:	6003      	str	r3, [r0, #0]
 800ab26:	2001      	movs	r0, #1
 800ab28:	bd30      	pop	{r4, r5, pc}
 800ab2a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ab2e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800ab32:	2d19      	cmp	r5, #25
 800ab34:	bf98      	it	ls
 800ab36:	3220      	addls	r2, #32
 800ab38:	42a2      	cmp	r2, r4
 800ab3a:	d0f0      	beq.n	800ab1e <__match+0x6>
 800ab3c:	2000      	movs	r0, #0
 800ab3e:	e7f3      	b.n	800ab28 <__match+0x10>

0800ab40 <__hexnan>:
 800ab40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab44:	680b      	ldr	r3, [r1, #0]
 800ab46:	6801      	ldr	r1, [r0, #0]
 800ab48:	115e      	asrs	r6, r3, #5
 800ab4a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800ab4e:	f013 031f 	ands.w	r3, r3, #31
 800ab52:	b087      	sub	sp, #28
 800ab54:	bf18      	it	ne
 800ab56:	3604      	addne	r6, #4
 800ab58:	2500      	movs	r5, #0
 800ab5a:	1f37      	subs	r7, r6, #4
 800ab5c:	4682      	mov	sl, r0
 800ab5e:	4690      	mov	r8, r2
 800ab60:	9301      	str	r3, [sp, #4]
 800ab62:	f846 5c04 	str.w	r5, [r6, #-4]
 800ab66:	46b9      	mov	r9, r7
 800ab68:	463c      	mov	r4, r7
 800ab6a:	9502      	str	r5, [sp, #8]
 800ab6c:	46ab      	mov	fp, r5
 800ab6e:	784a      	ldrb	r2, [r1, #1]
 800ab70:	1c4b      	adds	r3, r1, #1
 800ab72:	9303      	str	r3, [sp, #12]
 800ab74:	b342      	cbz	r2, 800abc8 <__hexnan+0x88>
 800ab76:	4610      	mov	r0, r2
 800ab78:	9105      	str	r1, [sp, #20]
 800ab7a:	9204      	str	r2, [sp, #16]
 800ab7c:	f7ff fd76 	bl	800a66c <__hexdig_fun>
 800ab80:	2800      	cmp	r0, #0
 800ab82:	d14f      	bne.n	800ac24 <__hexnan+0xe4>
 800ab84:	9a04      	ldr	r2, [sp, #16]
 800ab86:	9905      	ldr	r1, [sp, #20]
 800ab88:	2a20      	cmp	r2, #32
 800ab8a:	d818      	bhi.n	800abbe <__hexnan+0x7e>
 800ab8c:	9b02      	ldr	r3, [sp, #8]
 800ab8e:	459b      	cmp	fp, r3
 800ab90:	dd13      	ble.n	800abba <__hexnan+0x7a>
 800ab92:	454c      	cmp	r4, r9
 800ab94:	d206      	bcs.n	800aba4 <__hexnan+0x64>
 800ab96:	2d07      	cmp	r5, #7
 800ab98:	dc04      	bgt.n	800aba4 <__hexnan+0x64>
 800ab9a:	462a      	mov	r2, r5
 800ab9c:	4649      	mov	r1, r9
 800ab9e:	4620      	mov	r0, r4
 800aba0:	f7ff ffa8 	bl	800aaf4 <L_shift>
 800aba4:	4544      	cmp	r4, r8
 800aba6:	d950      	bls.n	800ac4a <__hexnan+0x10a>
 800aba8:	2300      	movs	r3, #0
 800abaa:	f1a4 0904 	sub.w	r9, r4, #4
 800abae:	f844 3c04 	str.w	r3, [r4, #-4]
 800abb2:	f8cd b008 	str.w	fp, [sp, #8]
 800abb6:	464c      	mov	r4, r9
 800abb8:	461d      	mov	r5, r3
 800abba:	9903      	ldr	r1, [sp, #12]
 800abbc:	e7d7      	b.n	800ab6e <__hexnan+0x2e>
 800abbe:	2a29      	cmp	r2, #41	; 0x29
 800abc0:	d155      	bne.n	800ac6e <__hexnan+0x12e>
 800abc2:	3102      	adds	r1, #2
 800abc4:	f8ca 1000 	str.w	r1, [sl]
 800abc8:	f1bb 0f00 	cmp.w	fp, #0
 800abcc:	d04f      	beq.n	800ac6e <__hexnan+0x12e>
 800abce:	454c      	cmp	r4, r9
 800abd0:	d206      	bcs.n	800abe0 <__hexnan+0xa0>
 800abd2:	2d07      	cmp	r5, #7
 800abd4:	dc04      	bgt.n	800abe0 <__hexnan+0xa0>
 800abd6:	462a      	mov	r2, r5
 800abd8:	4649      	mov	r1, r9
 800abda:	4620      	mov	r0, r4
 800abdc:	f7ff ff8a 	bl	800aaf4 <L_shift>
 800abe0:	4544      	cmp	r4, r8
 800abe2:	d934      	bls.n	800ac4e <__hexnan+0x10e>
 800abe4:	f1a8 0204 	sub.w	r2, r8, #4
 800abe8:	4623      	mov	r3, r4
 800abea:	f853 1b04 	ldr.w	r1, [r3], #4
 800abee:	f842 1f04 	str.w	r1, [r2, #4]!
 800abf2:	429f      	cmp	r7, r3
 800abf4:	d2f9      	bcs.n	800abea <__hexnan+0xaa>
 800abf6:	1b3b      	subs	r3, r7, r4
 800abf8:	f023 0303 	bic.w	r3, r3, #3
 800abfc:	3304      	adds	r3, #4
 800abfe:	3e03      	subs	r6, #3
 800ac00:	3401      	adds	r4, #1
 800ac02:	42a6      	cmp	r6, r4
 800ac04:	bf38      	it	cc
 800ac06:	2304      	movcc	r3, #4
 800ac08:	4443      	add	r3, r8
 800ac0a:	2200      	movs	r2, #0
 800ac0c:	f843 2b04 	str.w	r2, [r3], #4
 800ac10:	429f      	cmp	r7, r3
 800ac12:	d2fb      	bcs.n	800ac0c <__hexnan+0xcc>
 800ac14:	683b      	ldr	r3, [r7, #0]
 800ac16:	b91b      	cbnz	r3, 800ac20 <__hexnan+0xe0>
 800ac18:	4547      	cmp	r7, r8
 800ac1a:	d126      	bne.n	800ac6a <__hexnan+0x12a>
 800ac1c:	2301      	movs	r3, #1
 800ac1e:	603b      	str	r3, [r7, #0]
 800ac20:	2005      	movs	r0, #5
 800ac22:	e025      	b.n	800ac70 <__hexnan+0x130>
 800ac24:	3501      	adds	r5, #1
 800ac26:	2d08      	cmp	r5, #8
 800ac28:	f10b 0b01 	add.w	fp, fp, #1
 800ac2c:	dd06      	ble.n	800ac3c <__hexnan+0xfc>
 800ac2e:	4544      	cmp	r4, r8
 800ac30:	d9c3      	bls.n	800abba <__hexnan+0x7a>
 800ac32:	2300      	movs	r3, #0
 800ac34:	f844 3c04 	str.w	r3, [r4, #-4]
 800ac38:	2501      	movs	r5, #1
 800ac3a:	3c04      	subs	r4, #4
 800ac3c:	6822      	ldr	r2, [r4, #0]
 800ac3e:	f000 000f 	and.w	r0, r0, #15
 800ac42:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800ac46:	6020      	str	r0, [r4, #0]
 800ac48:	e7b7      	b.n	800abba <__hexnan+0x7a>
 800ac4a:	2508      	movs	r5, #8
 800ac4c:	e7b5      	b.n	800abba <__hexnan+0x7a>
 800ac4e:	9b01      	ldr	r3, [sp, #4]
 800ac50:	2b00      	cmp	r3, #0
 800ac52:	d0df      	beq.n	800ac14 <__hexnan+0xd4>
 800ac54:	f1c3 0320 	rsb	r3, r3, #32
 800ac58:	f04f 32ff 	mov.w	r2, #4294967295
 800ac5c:	40da      	lsrs	r2, r3
 800ac5e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800ac62:	4013      	ands	r3, r2
 800ac64:	f846 3c04 	str.w	r3, [r6, #-4]
 800ac68:	e7d4      	b.n	800ac14 <__hexnan+0xd4>
 800ac6a:	3f04      	subs	r7, #4
 800ac6c:	e7d2      	b.n	800ac14 <__hexnan+0xd4>
 800ac6e:	2004      	movs	r0, #4
 800ac70:	b007      	add	sp, #28
 800ac72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ac76 <__ascii_mbtowc>:
 800ac76:	b082      	sub	sp, #8
 800ac78:	b901      	cbnz	r1, 800ac7c <__ascii_mbtowc+0x6>
 800ac7a:	a901      	add	r1, sp, #4
 800ac7c:	b142      	cbz	r2, 800ac90 <__ascii_mbtowc+0x1a>
 800ac7e:	b14b      	cbz	r3, 800ac94 <__ascii_mbtowc+0x1e>
 800ac80:	7813      	ldrb	r3, [r2, #0]
 800ac82:	600b      	str	r3, [r1, #0]
 800ac84:	7812      	ldrb	r2, [r2, #0]
 800ac86:	1e10      	subs	r0, r2, #0
 800ac88:	bf18      	it	ne
 800ac8a:	2001      	movne	r0, #1
 800ac8c:	b002      	add	sp, #8
 800ac8e:	4770      	bx	lr
 800ac90:	4610      	mov	r0, r2
 800ac92:	e7fb      	b.n	800ac8c <__ascii_mbtowc+0x16>
 800ac94:	f06f 0001 	mvn.w	r0, #1
 800ac98:	e7f8      	b.n	800ac8c <__ascii_mbtowc+0x16>

0800ac9a <_realloc_r>:
 800ac9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ac9e:	4680      	mov	r8, r0
 800aca0:	4614      	mov	r4, r2
 800aca2:	460e      	mov	r6, r1
 800aca4:	b921      	cbnz	r1, 800acb0 <_realloc_r+0x16>
 800aca6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800acaa:	4611      	mov	r1, r2
 800acac:	f7fd ba9a 	b.w	80081e4 <_malloc_r>
 800acb0:	b92a      	cbnz	r2, 800acbe <_realloc_r+0x24>
 800acb2:	f7fd fa23 	bl	80080fc <_free_r>
 800acb6:	4625      	mov	r5, r4
 800acb8:	4628      	mov	r0, r5
 800acba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800acbe:	f000 f8b6 	bl	800ae2e <_malloc_usable_size_r>
 800acc2:	4284      	cmp	r4, r0
 800acc4:	4607      	mov	r7, r0
 800acc6:	d802      	bhi.n	800acce <_realloc_r+0x34>
 800acc8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800accc:	d812      	bhi.n	800acf4 <_realloc_r+0x5a>
 800acce:	4621      	mov	r1, r4
 800acd0:	4640      	mov	r0, r8
 800acd2:	f7fd fa87 	bl	80081e4 <_malloc_r>
 800acd6:	4605      	mov	r5, r0
 800acd8:	2800      	cmp	r0, #0
 800acda:	d0ed      	beq.n	800acb8 <_realloc_r+0x1e>
 800acdc:	42bc      	cmp	r4, r7
 800acde:	4622      	mov	r2, r4
 800ace0:	4631      	mov	r1, r6
 800ace2:	bf28      	it	cs
 800ace4:	463a      	movcs	r2, r7
 800ace6:	f7ff fc23 	bl	800a530 <memcpy>
 800acea:	4631      	mov	r1, r6
 800acec:	4640      	mov	r0, r8
 800acee:	f7fd fa05 	bl	80080fc <_free_r>
 800acf2:	e7e1      	b.n	800acb8 <_realloc_r+0x1e>
 800acf4:	4635      	mov	r5, r6
 800acf6:	e7df      	b.n	800acb8 <_realloc_r+0x1e>

0800acf8 <_strtoul_l.constprop.0>:
 800acf8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800acfc:	4f36      	ldr	r7, [pc, #216]	; (800add8 <_strtoul_l.constprop.0+0xe0>)
 800acfe:	4686      	mov	lr, r0
 800ad00:	460d      	mov	r5, r1
 800ad02:	4628      	mov	r0, r5
 800ad04:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ad08:	5d3e      	ldrb	r6, [r7, r4]
 800ad0a:	f016 0608 	ands.w	r6, r6, #8
 800ad0e:	d1f8      	bne.n	800ad02 <_strtoul_l.constprop.0+0xa>
 800ad10:	2c2d      	cmp	r4, #45	; 0x2d
 800ad12:	d130      	bne.n	800ad76 <_strtoul_l.constprop.0+0x7e>
 800ad14:	782c      	ldrb	r4, [r5, #0]
 800ad16:	2601      	movs	r6, #1
 800ad18:	1c85      	adds	r5, r0, #2
 800ad1a:	2b00      	cmp	r3, #0
 800ad1c:	d057      	beq.n	800adce <_strtoul_l.constprop.0+0xd6>
 800ad1e:	2b10      	cmp	r3, #16
 800ad20:	d109      	bne.n	800ad36 <_strtoul_l.constprop.0+0x3e>
 800ad22:	2c30      	cmp	r4, #48	; 0x30
 800ad24:	d107      	bne.n	800ad36 <_strtoul_l.constprop.0+0x3e>
 800ad26:	7828      	ldrb	r0, [r5, #0]
 800ad28:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800ad2c:	2858      	cmp	r0, #88	; 0x58
 800ad2e:	d149      	bne.n	800adc4 <_strtoul_l.constprop.0+0xcc>
 800ad30:	786c      	ldrb	r4, [r5, #1]
 800ad32:	2310      	movs	r3, #16
 800ad34:	3502      	adds	r5, #2
 800ad36:	f04f 38ff 	mov.w	r8, #4294967295
 800ad3a:	2700      	movs	r7, #0
 800ad3c:	fbb8 f8f3 	udiv	r8, r8, r3
 800ad40:	fb03 f908 	mul.w	r9, r3, r8
 800ad44:	ea6f 0909 	mvn.w	r9, r9
 800ad48:	4638      	mov	r0, r7
 800ad4a:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800ad4e:	f1bc 0f09 	cmp.w	ip, #9
 800ad52:	d815      	bhi.n	800ad80 <_strtoul_l.constprop.0+0x88>
 800ad54:	4664      	mov	r4, ip
 800ad56:	42a3      	cmp	r3, r4
 800ad58:	dd23      	ble.n	800ada2 <_strtoul_l.constprop.0+0xaa>
 800ad5a:	f1b7 3fff 	cmp.w	r7, #4294967295
 800ad5e:	d007      	beq.n	800ad70 <_strtoul_l.constprop.0+0x78>
 800ad60:	4580      	cmp	r8, r0
 800ad62:	d31b      	bcc.n	800ad9c <_strtoul_l.constprop.0+0xa4>
 800ad64:	d101      	bne.n	800ad6a <_strtoul_l.constprop.0+0x72>
 800ad66:	45a1      	cmp	r9, r4
 800ad68:	db18      	blt.n	800ad9c <_strtoul_l.constprop.0+0xa4>
 800ad6a:	fb00 4003 	mla	r0, r0, r3, r4
 800ad6e:	2701      	movs	r7, #1
 800ad70:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ad74:	e7e9      	b.n	800ad4a <_strtoul_l.constprop.0+0x52>
 800ad76:	2c2b      	cmp	r4, #43	; 0x2b
 800ad78:	bf04      	itt	eq
 800ad7a:	782c      	ldrbeq	r4, [r5, #0]
 800ad7c:	1c85      	addeq	r5, r0, #2
 800ad7e:	e7cc      	b.n	800ad1a <_strtoul_l.constprop.0+0x22>
 800ad80:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800ad84:	f1bc 0f19 	cmp.w	ip, #25
 800ad88:	d801      	bhi.n	800ad8e <_strtoul_l.constprop.0+0x96>
 800ad8a:	3c37      	subs	r4, #55	; 0x37
 800ad8c:	e7e3      	b.n	800ad56 <_strtoul_l.constprop.0+0x5e>
 800ad8e:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800ad92:	f1bc 0f19 	cmp.w	ip, #25
 800ad96:	d804      	bhi.n	800ada2 <_strtoul_l.constprop.0+0xaa>
 800ad98:	3c57      	subs	r4, #87	; 0x57
 800ad9a:	e7dc      	b.n	800ad56 <_strtoul_l.constprop.0+0x5e>
 800ad9c:	f04f 37ff 	mov.w	r7, #4294967295
 800ada0:	e7e6      	b.n	800ad70 <_strtoul_l.constprop.0+0x78>
 800ada2:	1c7b      	adds	r3, r7, #1
 800ada4:	d106      	bne.n	800adb4 <_strtoul_l.constprop.0+0xbc>
 800ada6:	2322      	movs	r3, #34	; 0x22
 800ada8:	f8ce 3000 	str.w	r3, [lr]
 800adac:	4638      	mov	r0, r7
 800adae:	b932      	cbnz	r2, 800adbe <_strtoul_l.constprop.0+0xc6>
 800adb0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800adb4:	b106      	cbz	r6, 800adb8 <_strtoul_l.constprop.0+0xc0>
 800adb6:	4240      	negs	r0, r0
 800adb8:	2a00      	cmp	r2, #0
 800adba:	d0f9      	beq.n	800adb0 <_strtoul_l.constprop.0+0xb8>
 800adbc:	b107      	cbz	r7, 800adc0 <_strtoul_l.constprop.0+0xc8>
 800adbe:	1e69      	subs	r1, r5, #1
 800adc0:	6011      	str	r1, [r2, #0]
 800adc2:	e7f5      	b.n	800adb0 <_strtoul_l.constprop.0+0xb8>
 800adc4:	2430      	movs	r4, #48	; 0x30
 800adc6:	2b00      	cmp	r3, #0
 800adc8:	d1b5      	bne.n	800ad36 <_strtoul_l.constprop.0+0x3e>
 800adca:	2308      	movs	r3, #8
 800adcc:	e7b3      	b.n	800ad36 <_strtoul_l.constprop.0+0x3e>
 800adce:	2c30      	cmp	r4, #48	; 0x30
 800add0:	d0a9      	beq.n	800ad26 <_strtoul_l.constprop.0+0x2e>
 800add2:	230a      	movs	r3, #10
 800add4:	e7af      	b.n	800ad36 <_strtoul_l.constprop.0+0x3e>
 800add6:	bf00      	nop
 800add8:	0800cea1 	.word	0x0800cea1

0800addc <_strtoul_r>:
 800addc:	f7ff bf8c 	b.w	800acf8 <_strtoul_l.constprop.0>

0800ade0 <__ascii_wctomb>:
 800ade0:	b149      	cbz	r1, 800adf6 <__ascii_wctomb+0x16>
 800ade2:	2aff      	cmp	r2, #255	; 0xff
 800ade4:	bf85      	ittet	hi
 800ade6:	238a      	movhi	r3, #138	; 0x8a
 800ade8:	6003      	strhi	r3, [r0, #0]
 800adea:	700a      	strbls	r2, [r1, #0]
 800adec:	f04f 30ff 	movhi.w	r0, #4294967295
 800adf0:	bf98      	it	ls
 800adf2:	2001      	movls	r0, #1
 800adf4:	4770      	bx	lr
 800adf6:	4608      	mov	r0, r1
 800adf8:	4770      	bx	lr
	...

0800adfc <fiprintf>:
 800adfc:	b40e      	push	{r1, r2, r3}
 800adfe:	b503      	push	{r0, r1, lr}
 800ae00:	4601      	mov	r1, r0
 800ae02:	ab03      	add	r3, sp, #12
 800ae04:	4805      	ldr	r0, [pc, #20]	; (800ae1c <fiprintf+0x20>)
 800ae06:	f853 2b04 	ldr.w	r2, [r3], #4
 800ae0a:	6800      	ldr	r0, [r0, #0]
 800ae0c:	9301      	str	r3, [sp, #4]
 800ae0e:	f000 f83f 	bl	800ae90 <_vfiprintf_r>
 800ae12:	b002      	add	sp, #8
 800ae14:	f85d eb04 	ldr.w	lr, [sp], #4
 800ae18:	b003      	add	sp, #12
 800ae1a:	4770      	bx	lr
 800ae1c:	20000064 	.word	0x20000064

0800ae20 <abort>:
 800ae20:	b508      	push	{r3, lr}
 800ae22:	2006      	movs	r0, #6
 800ae24:	f000 fa0c 	bl	800b240 <raise>
 800ae28:	2001      	movs	r0, #1
 800ae2a:	f7f7 fc11 	bl	8002650 <_exit>

0800ae2e <_malloc_usable_size_r>:
 800ae2e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ae32:	1f18      	subs	r0, r3, #4
 800ae34:	2b00      	cmp	r3, #0
 800ae36:	bfbc      	itt	lt
 800ae38:	580b      	ldrlt	r3, [r1, r0]
 800ae3a:	18c0      	addlt	r0, r0, r3
 800ae3c:	4770      	bx	lr

0800ae3e <__sfputc_r>:
 800ae3e:	6893      	ldr	r3, [r2, #8]
 800ae40:	3b01      	subs	r3, #1
 800ae42:	2b00      	cmp	r3, #0
 800ae44:	b410      	push	{r4}
 800ae46:	6093      	str	r3, [r2, #8]
 800ae48:	da08      	bge.n	800ae5c <__sfputc_r+0x1e>
 800ae4a:	6994      	ldr	r4, [r2, #24]
 800ae4c:	42a3      	cmp	r3, r4
 800ae4e:	db01      	blt.n	800ae54 <__sfputc_r+0x16>
 800ae50:	290a      	cmp	r1, #10
 800ae52:	d103      	bne.n	800ae5c <__sfputc_r+0x1e>
 800ae54:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ae58:	f000 b934 	b.w	800b0c4 <__swbuf_r>
 800ae5c:	6813      	ldr	r3, [r2, #0]
 800ae5e:	1c58      	adds	r0, r3, #1
 800ae60:	6010      	str	r0, [r2, #0]
 800ae62:	7019      	strb	r1, [r3, #0]
 800ae64:	4608      	mov	r0, r1
 800ae66:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ae6a:	4770      	bx	lr

0800ae6c <__sfputs_r>:
 800ae6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae6e:	4606      	mov	r6, r0
 800ae70:	460f      	mov	r7, r1
 800ae72:	4614      	mov	r4, r2
 800ae74:	18d5      	adds	r5, r2, r3
 800ae76:	42ac      	cmp	r4, r5
 800ae78:	d101      	bne.n	800ae7e <__sfputs_r+0x12>
 800ae7a:	2000      	movs	r0, #0
 800ae7c:	e007      	b.n	800ae8e <__sfputs_r+0x22>
 800ae7e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ae82:	463a      	mov	r2, r7
 800ae84:	4630      	mov	r0, r6
 800ae86:	f7ff ffda 	bl	800ae3e <__sfputc_r>
 800ae8a:	1c43      	adds	r3, r0, #1
 800ae8c:	d1f3      	bne.n	800ae76 <__sfputs_r+0xa>
 800ae8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ae90 <_vfiprintf_r>:
 800ae90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae94:	460d      	mov	r5, r1
 800ae96:	b09d      	sub	sp, #116	; 0x74
 800ae98:	4614      	mov	r4, r2
 800ae9a:	4698      	mov	r8, r3
 800ae9c:	4606      	mov	r6, r0
 800ae9e:	b118      	cbz	r0, 800aea8 <_vfiprintf_r+0x18>
 800aea0:	6a03      	ldr	r3, [r0, #32]
 800aea2:	b90b      	cbnz	r3, 800aea8 <_vfiprintf_r+0x18>
 800aea4:	f7fc f958 	bl	8007158 <__sinit>
 800aea8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800aeaa:	07d9      	lsls	r1, r3, #31
 800aeac:	d405      	bmi.n	800aeba <_vfiprintf_r+0x2a>
 800aeae:	89ab      	ldrh	r3, [r5, #12]
 800aeb0:	059a      	lsls	r2, r3, #22
 800aeb2:	d402      	bmi.n	800aeba <_vfiprintf_r+0x2a>
 800aeb4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800aeb6:	f7fc fa94 	bl	80073e2 <__retarget_lock_acquire_recursive>
 800aeba:	89ab      	ldrh	r3, [r5, #12]
 800aebc:	071b      	lsls	r3, r3, #28
 800aebe:	d501      	bpl.n	800aec4 <_vfiprintf_r+0x34>
 800aec0:	692b      	ldr	r3, [r5, #16]
 800aec2:	b99b      	cbnz	r3, 800aeec <_vfiprintf_r+0x5c>
 800aec4:	4629      	mov	r1, r5
 800aec6:	4630      	mov	r0, r6
 800aec8:	f000 f93a 	bl	800b140 <__swsetup_r>
 800aecc:	b170      	cbz	r0, 800aeec <_vfiprintf_r+0x5c>
 800aece:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800aed0:	07dc      	lsls	r4, r3, #31
 800aed2:	d504      	bpl.n	800aede <_vfiprintf_r+0x4e>
 800aed4:	f04f 30ff 	mov.w	r0, #4294967295
 800aed8:	b01d      	add	sp, #116	; 0x74
 800aeda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aede:	89ab      	ldrh	r3, [r5, #12]
 800aee0:	0598      	lsls	r0, r3, #22
 800aee2:	d4f7      	bmi.n	800aed4 <_vfiprintf_r+0x44>
 800aee4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800aee6:	f7fc fa7d 	bl	80073e4 <__retarget_lock_release_recursive>
 800aeea:	e7f3      	b.n	800aed4 <_vfiprintf_r+0x44>
 800aeec:	2300      	movs	r3, #0
 800aeee:	9309      	str	r3, [sp, #36]	; 0x24
 800aef0:	2320      	movs	r3, #32
 800aef2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800aef6:	f8cd 800c 	str.w	r8, [sp, #12]
 800aefa:	2330      	movs	r3, #48	; 0x30
 800aefc:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800b0b0 <_vfiprintf_r+0x220>
 800af00:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800af04:	f04f 0901 	mov.w	r9, #1
 800af08:	4623      	mov	r3, r4
 800af0a:	469a      	mov	sl, r3
 800af0c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800af10:	b10a      	cbz	r2, 800af16 <_vfiprintf_r+0x86>
 800af12:	2a25      	cmp	r2, #37	; 0x25
 800af14:	d1f9      	bne.n	800af0a <_vfiprintf_r+0x7a>
 800af16:	ebba 0b04 	subs.w	fp, sl, r4
 800af1a:	d00b      	beq.n	800af34 <_vfiprintf_r+0xa4>
 800af1c:	465b      	mov	r3, fp
 800af1e:	4622      	mov	r2, r4
 800af20:	4629      	mov	r1, r5
 800af22:	4630      	mov	r0, r6
 800af24:	f7ff ffa2 	bl	800ae6c <__sfputs_r>
 800af28:	3001      	adds	r0, #1
 800af2a:	f000 80a9 	beq.w	800b080 <_vfiprintf_r+0x1f0>
 800af2e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800af30:	445a      	add	r2, fp
 800af32:	9209      	str	r2, [sp, #36]	; 0x24
 800af34:	f89a 3000 	ldrb.w	r3, [sl]
 800af38:	2b00      	cmp	r3, #0
 800af3a:	f000 80a1 	beq.w	800b080 <_vfiprintf_r+0x1f0>
 800af3e:	2300      	movs	r3, #0
 800af40:	f04f 32ff 	mov.w	r2, #4294967295
 800af44:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800af48:	f10a 0a01 	add.w	sl, sl, #1
 800af4c:	9304      	str	r3, [sp, #16]
 800af4e:	9307      	str	r3, [sp, #28]
 800af50:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800af54:	931a      	str	r3, [sp, #104]	; 0x68
 800af56:	4654      	mov	r4, sl
 800af58:	2205      	movs	r2, #5
 800af5a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800af5e:	4854      	ldr	r0, [pc, #336]	; (800b0b0 <_vfiprintf_r+0x220>)
 800af60:	f7f5 f94e 	bl	8000200 <memchr>
 800af64:	9a04      	ldr	r2, [sp, #16]
 800af66:	b9d8      	cbnz	r0, 800afa0 <_vfiprintf_r+0x110>
 800af68:	06d1      	lsls	r1, r2, #27
 800af6a:	bf44      	itt	mi
 800af6c:	2320      	movmi	r3, #32
 800af6e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800af72:	0713      	lsls	r3, r2, #28
 800af74:	bf44      	itt	mi
 800af76:	232b      	movmi	r3, #43	; 0x2b
 800af78:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800af7c:	f89a 3000 	ldrb.w	r3, [sl]
 800af80:	2b2a      	cmp	r3, #42	; 0x2a
 800af82:	d015      	beq.n	800afb0 <_vfiprintf_r+0x120>
 800af84:	9a07      	ldr	r2, [sp, #28]
 800af86:	4654      	mov	r4, sl
 800af88:	2000      	movs	r0, #0
 800af8a:	f04f 0c0a 	mov.w	ip, #10
 800af8e:	4621      	mov	r1, r4
 800af90:	f811 3b01 	ldrb.w	r3, [r1], #1
 800af94:	3b30      	subs	r3, #48	; 0x30
 800af96:	2b09      	cmp	r3, #9
 800af98:	d94d      	bls.n	800b036 <_vfiprintf_r+0x1a6>
 800af9a:	b1b0      	cbz	r0, 800afca <_vfiprintf_r+0x13a>
 800af9c:	9207      	str	r2, [sp, #28]
 800af9e:	e014      	b.n	800afca <_vfiprintf_r+0x13a>
 800afa0:	eba0 0308 	sub.w	r3, r0, r8
 800afa4:	fa09 f303 	lsl.w	r3, r9, r3
 800afa8:	4313      	orrs	r3, r2
 800afaa:	9304      	str	r3, [sp, #16]
 800afac:	46a2      	mov	sl, r4
 800afae:	e7d2      	b.n	800af56 <_vfiprintf_r+0xc6>
 800afb0:	9b03      	ldr	r3, [sp, #12]
 800afb2:	1d19      	adds	r1, r3, #4
 800afb4:	681b      	ldr	r3, [r3, #0]
 800afb6:	9103      	str	r1, [sp, #12]
 800afb8:	2b00      	cmp	r3, #0
 800afba:	bfbb      	ittet	lt
 800afbc:	425b      	neglt	r3, r3
 800afbe:	f042 0202 	orrlt.w	r2, r2, #2
 800afc2:	9307      	strge	r3, [sp, #28]
 800afc4:	9307      	strlt	r3, [sp, #28]
 800afc6:	bfb8      	it	lt
 800afc8:	9204      	strlt	r2, [sp, #16]
 800afca:	7823      	ldrb	r3, [r4, #0]
 800afcc:	2b2e      	cmp	r3, #46	; 0x2e
 800afce:	d10c      	bne.n	800afea <_vfiprintf_r+0x15a>
 800afd0:	7863      	ldrb	r3, [r4, #1]
 800afd2:	2b2a      	cmp	r3, #42	; 0x2a
 800afd4:	d134      	bne.n	800b040 <_vfiprintf_r+0x1b0>
 800afd6:	9b03      	ldr	r3, [sp, #12]
 800afd8:	1d1a      	adds	r2, r3, #4
 800afda:	681b      	ldr	r3, [r3, #0]
 800afdc:	9203      	str	r2, [sp, #12]
 800afde:	2b00      	cmp	r3, #0
 800afe0:	bfb8      	it	lt
 800afe2:	f04f 33ff 	movlt.w	r3, #4294967295
 800afe6:	3402      	adds	r4, #2
 800afe8:	9305      	str	r3, [sp, #20]
 800afea:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800b0c0 <_vfiprintf_r+0x230>
 800afee:	7821      	ldrb	r1, [r4, #0]
 800aff0:	2203      	movs	r2, #3
 800aff2:	4650      	mov	r0, sl
 800aff4:	f7f5 f904 	bl	8000200 <memchr>
 800aff8:	b138      	cbz	r0, 800b00a <_vfiprintf_r+0x17a>
 800affa:	9b04      	ldr	r3, [sp, #16]
 800affc:	eba0 000a 	sub.w	r0, r0, sl
 800b000:	2240      	movs	r2, #64	; 0x40
 800b002:	4082      	lsls	r2, r0
 800b004:	4313      	orrs	r3, r2
 800b006:	3401      	adds	r4, #1
 800b008:	9304      	str	r3, [sp, #16]
 800b00a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b00e:	4829      	ldr	r0, [pc, #164]	; (800b0b4 <_vfiprintf_r+0x224>)
 800b010:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b014:	2206      	movs	r2, #6
 800b016:	f7f5 f8f3 	bl	8000200 <memchr>
 800b01a:	2800      	cmp	r0, #0
 800b01c:	d03f      	beq.n	800b09e <_vfiprintf_r+0x20e>
 800b01e:	4b26      	ldr	r3, [pc, #152]	; (800b0b8 <_vfiprintf_r+0x228>)
 800b020:	bb1b      	cbnz	r3, 800b06a <_vfiprintf_r+0x1da>
 800b022:	9b03      	ldr	r3, [sp, #12]
 800b024:	3307      	adds	r3, #7
 800b026:	f023 0307 	bic.w	r3, r3, #7
 800b02a:	3308      	adds	r3, #8
 800b02c:	9303      	str	r3, [sp, #12]
 800b02e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b030:	443b      	add	r3, r7
 800b032:	9309      	str	r3, [sp, #36]	; 0x24
 800b034:	e768      	b.n	800af08 <_vfiprintf_r+0x78>
 800b036:	fb0c 3202 	mla	r2, ip, r2, r3
 800b03a:	460c      	mov	r4, r1
 800b03c:	2001      	movs	r0, #1
 800b03e:	e7a6      	b.n	800af8e <_vfiprintf_r+0xfe>
 800b040:	2300      	movs	r3, #0
 800b042:	3401      	adds	r4, #1
 800b044:	9305      	str	r3, [sp, #20]
 800b046:	4619      	mov	r1, r3
 800b048:	f04f 0c0a 	mov.w	ip, #10
 800b04c:	4620      	mov	r0, r4
 800b04e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b052:	3a30      	subs	r2, #48	; 0x30
 800b054:	2a09      	cmp	r2, #9
 800b056:	d903      	bls.n	800b060 <_vfiprintf_r+0x1d0>
 800b058:	2b00      	cmp	r3, #0
 800b05a:	d0c6      	beq.n	800afea <_vfiprintf_r+0x15a>
 800b05c:	9105      	str	r1, [sp, #20]
 800b05e:	e7c4      	b.n	800afea <_vfiprintf_r+0x15a>
 800b060:	fb0c 2101 	mla	r1, ip, r1, r2
 800b064:	4604      	mov	r4, r0
 800b066:	2301      	movs	r3, #1
 800b068:	e7f0      	b.n	800b04c <_vfiprintf_r+0x1bc>
 800b06a:	ab03      	add	r3, sp, #12
 800b06c:	9300      	str	r3, [sp, #0]
 800b06e:	462a      	mov	r2, r5
 800b070:	4b12      	ldr	r3, [pc, #72]	; (800b0bc <_vfiprintf_r+0x22c>)
 800b072:	a904      	add	r1, sp, #16
 800b074:	4630      	mov	r0, r6
 800b076:	f7fb fa0d 	bl	8006494 <_printf_float>
 800b07a:	4607      	mov	r7, r0
 800b07c:	1c78      	adds	r0, r7, #1
 800b07e:	d1d6      	bne.n	800b02e <_vfiprintf_r+0x19e>
 800b080:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b082:	07d9      	lsls	r1, r3, #31
 800b084:	d405      	bmi.n	800b092 <_vfiprintf_r+0x202>
 800b086:	89ab      	ldrh	r3, [r5, #12]
 800b088:	059a      	lsls	r2, r3, #22
 800b08a:	d402      	bmi.n	800b092 <_vfiprintf_r+0x202>
 800b08c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b08e:	f7fc f9a9 	bl	80073e4 <__retarget_lock_release_recursive>
 800b092:	89ab      	ldrh	r3, [r5, #12]
 800b094:	065b      	lsls	r3, r3, #25
 800b096:	f53f af1d 	bmi.w	800aed4 <_vfiprintf_r+0x44>
 800b09a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b09c:	e71c      	b.n	800aed8 <_vfiprintf_r+0x48>
 800b09e:	ab03      	add	r3, sp, #12
 800b0a0:	9300      	str	r3, [sp, #0]
 800b0a2:	462a      	mov	r2, r5
 800b0a4:	4b05      	ldr	r3, [pc, #20]	; (800b0bc <_vfiprintf_r+0x22c>)
 800b0a6:	a904      	add	r1, sp, #16
 800b0a8:	4630      	mov	r0, r6
 800b0aa:	f7fb fc97 	bl	80069dc <_printf_i>
 800b0ae:	e7e4      	b.n	800b07a <_vfiprintf_r+0x1ea>
 800b0b0:	0800cfa1 	.word	0x0800cfa1
 800b0b4:	0800cfab 	.word	0x0800cfab
 800b0b8:	08006495 	.word	0x08006495
 800b0bc:	0800ae6d 	.word	0x0800ae6d
 800b0c0:	0800cfa7 	.word	0x0800cfa7

0800b0c4 <__swbuf_r>:
 800b0c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b0c6:	460e      	mov	r6, r1
 800b0c8:	4614      	mov	r4, r2
 800b0ca:	4605      	mov	r5, r0
 800b0cc:	b118      	cbz	r0, 800b0d6 <__swbuf_r+0x12>
 800b0ce:	6a03      	ldr	r3, [r0, #32]
 800b0d0:	b90b      	cbnz	r3, 800b0d6 <__swbuf_r+0x12>
 800b0d2:	f7fc f841 	bl	8007158 <__sinit>
 800b0d6:	69a3      	ldr	r3, [r4, #24]
 800b0d8:	60a3      	str	r3, [r4, #8]
 800b0da:	89a3      	ldrh	r3, [r4, #12]
 800b0dc:	071a      	lsls	r2, r3, #28
 800b0de:	d525      	bpl.n	800b12c <__swbuf_r+0x68>
 800b0e0:	6923      	ldr	r3, [r4, #16]
 800b0e2:	b31b      	cbz	r3, 800b12c <__swbuf_r+0x68>
 800b0e4:	6823      	ldr	r3, [r4, #0]
 800b0e6:	6922      	ldr	r2, [r4, #16]
 800b0e8:	1a98      	subs	r0, r3, r2
 800b0ea:	6963      	ldr	r3, [r4, #20]
 800b0ec:	b2f6      	uxtb	r6, r6
 800b0ee:	4283      	cmp	r3, r0
 800b0f0:	4637      	mov	r7, r6
 800b0f2:	dc04      	bgt.n	800b0fe <__swbuf_r+0x3a>
 800b0f4:	4621      	mov	r1, r4
 800b0f6:	4628      	mov	r0, r5
 800b0f8:	f7ff f942 	bl	800a380 <_fflush_r>
 800b0fc:	b9e0      	cbnz	r0, 800b138 <__swbuf_r+0x74>
 800b0fe:	68a3      	ldr	r3, [r4, #8]
 800b100:	3b01      	subs	r3, #1
 800b102:	60a3      	str	r3, [r4, #8]
 800b104:	6823      	ldr	r3, [r4, #0]
 800b106:	1c5a      	adds	r2, r3, #1
 800b108:	6022      	str	r2, [r4, #0]
 800b10a:	701e      	strb	r6, [r3, #0]
 800b10c:	6962      	ldr	r2, [r4, #20]
 800b10e:	1c43      	adds	r3, r0, #1
 800b110:	429a      	cmp	r2, r3
 800b112:	d004      	beq.n	800b11e <__swbuf_r+0x5a>
 800b114:	89a3      	ldrh	r3, [r4, #12]
 800b116:	07db      	lsls	r3, r3, #31
 800b118:	d506      	bpl.n	800b128 <__swbuf_r+0x64>
 800b11a:	2e0a      	cmp	r6, #10
 800b11c:	d104      	bne.n	800b128 <__swbuf_r+0x64>
 800b11e:	4621      	mov	r1, r4
 800b120:	4628      	mov	r0, r5
 800b122:	f7ff f92d 	bl	800a380 <_fflush_r>
 800b126:	b938      	cbnz	r0, 800b138 <__swbuf_r+0x74>
 800b128:	4638      	mov	r0, r7
 800b12a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b12c:	4621      	mov	r1, r4
 800b12e:	4628      	mov	r0, r5
 800b130:	f000 f806 	bl	800b140 <__swsetup_r>
 800b134:	2800      	cmp	r0, #0
 800b136:	d0d5      	beq.n	800b0e4 <__swbuf_r+0x20>
 800b138:	f04f 37ff 	mov.w	r7, #4294967295
 800b13c:	e7f4      	b.n	800b128 <__swbuf_r+0x64>
	...

0800b140 <__swsetup_r>:
 800b140:	b538      	push	{r3, r4, r5, lr}
 800b142:	4b2a      	ldr	r3, [pc, #168]	; (800b1ec <__swsetup_r+0xac>)
 800b144:	4605      	mov	r5, r0
 800b146:	6818      	ldr	r0, [r3, #0]
 800b148:	460c      	mov	r4, r1
 800b14a:	b118      	cbz	r0, 800b154 <__swsetup_r+0x14>
 800b14c:	6a03      	ldr	r3, [r0, #32]
 800b14e:	b90b      	cbnz	r3, 800b154 <__swsetup_r+0x14>
 800b150:	f7fc f802 	bl	8007158 <__sinit>
 800b154:	89a3      	ldrh	r3, [r4, #12]
 800b156:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b15a:	0718      	lsls	r0, r3, #28
 800b15c:	d422      	bmi.n	800b1a4 <__swsetup_r+0x64>
 800b15e:	06d9      	lsls	r1, r3, #27
 800b160:	d407      	bmi.n	800b172 <__swsetup_r+0x32>
 800b162:	2309      	movs	r3, #9
 800b164:	602b      	str	r3, [r5, #0]
 800b166:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b16a:	81a3      	strh	r3, [r4, #12]
 800b16c:	f04f 30ff 	mov.w	r0, #4294967295
 800b170:	e034      	b.n	800b1dc <__swsetup_r+0x9c>
 800b172:	0758      	lsls	r0, r3, #29
 800b174:	d512      	bpl.n	800b19c <__swsetup_r+0x5c>
 800b176:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b178:	b141      	cbz	r1, 800b18c <__swsetup_r+0x4c>
 800b17a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b17e:	4299      	cmp	r1, r3
 800b180:	d002      	beq.n	800b188 <__swsetup_r+0x48>
 800b182:	4628      	mov	r0, r5
 800b184:	f7fc ffba 	bl	80080fc <_free_r>
 800b188:	2300      	movs	r3, #0
 800b18a:	6363      	str	r3, [r4, #52]	; 0x34
 800b18c:	89a3      	ldrh	r3, [r4, #12]
 800b18e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b192:	81a3      	strh	r3, [r4, #12]
 800b194:	2300      	movs	r3, #0
 800b196:	6063      	str	r3, [r4, #4]
 800b198:	6923      	ldr	r3, [r4, #16]
 800b19a:	6023      	str	r3, [r4, #0]
 800b19c:	89a3      	ldrh	r3, [r4, #12]
 800b19e:	f043 0308 	orr.w	r3, r3, #8
 800b1a2:	81a3      	strh	r3, [r4, #12]
 800b1a4:	6923      	ldr	r3, [r4, #16]
 800b1a6:	b94b      	cbnz	r3, 800b1bc <__swsetup_r+0x7c>
 800b1a8:	89a3      	ldrh	r3, [r4, #12]
 800b1aa:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b1ae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b1b2:	d003      	beq.n	800b1bc <__swsetup_r+0x7c>
 800b1b4:	4621      	mov	r1, r4
 800b1b6:	4628      	mov	r0, r5
 800b1b8:	f000 f884 	bl	800b2c4 <__smakebuf_r>
 800b1bc:	89a0      	ldrh	r0, [r4, #12]
 800b1be:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b1c2:	f010 0301 	ands.w	r3, r0, #1
 800b1c6:	d00a      	beq.n	800b1de <__swsetup_r+0x9e>
 800b1c8:	2300      	movs	r3, #0
 800b1ca:	60a3      	str	r3, [r4, #8]
 800b1cc:	6963      	ldr	r3, [r4, #20]
 800b1ce:	425b      	negs	r3, r3
 800b1d0:	61a3      	str	r3, [r4, #24]
 800b1d2:	6923      	ldr	r3, [r4, #16]
 800b1d4:	b943      	cbnz	r3, 800b1e8 <__swsetup_r+0xa8>
 800b1d6:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b1da:	d1c4      	bne.n	800b166 <__swsetup_r+0x26>
 800b1dc:	bd38      	pop	{r3, r4, r5, pc}
 800b1de:	0781      	lsls	r1, r0, #30
 800b1e0:	bf58      	it	pl
 800b1e2:	6963      	ldrpl	r3, [r4, #20]
 800b1e4:	60a3      	str	r3, [r4, #8]
 800b1e6:	e7f4      	b.n	800b1d2 <__swsetup_r+0x92>
 800b1e8:	2000      	movs	r0, #0
 800b1ea:	e7f7      	b.n	800b1dc <__swsetup_r+0x9c>
 800b1ec:	20000064 	.word	0x20000064

0800b1f0 <_raise_r>:
 800b1f0:	291f      	cmp	r1, #31
 800b1f2:	b538      	push	{r3, r4, r5, lr}
 800b1f4:	4604      	mov	r4, r0
 800b1f6:	460d      	mov	r5, r1
 800b1f8:	d904      	bls.n	800b204 <_raise_r+0x14>
 800b1fa:	2316      	movs	r3, #22
 800b1fc:	6003      	str	r3, [r0, #0]
 800b1fe:	f04f 30ff 	mov.w	r0, #4294967295
 800b202:	bd38      	pop	{r3, r4, r5, pc}
 800b204:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800b206:	b112      	cbz	r2, 800b20e <_raise_r+0x1e>
 800b208:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b20c:	b94b      	cbnz	r3, 800b222 <_raise_r+0x32>
 800b20e:	4620      	mov	r0, r4
 800b210:	f000 f830 	bl	800b274 <_getpid_r>
 800b214:	462a      	mov	r2, r5
 800b216:	4601      	mov	r1, r0
 800b218:	4620      	mov	r0, r4
 800b21a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b21e:	f000 b817 	b.w	800b250 <_kill_r>
 800b222:	2b01      	cmp	r3, #1
 800b224:	d00a      	beq.n	800b23c <_raise_r+0x4c>
 800b226:	1c59      	adds	r1, r3, #1
 800b228:	d103      	bne.n	800b232 <_raise_r+0x42>
 800b22a:	2316      	movs	r3, #22
 800b22c:	6003      	str	r3, [r0, #0]
 800b22e:	2001      	movs	r0, #1
 800b230:	e7e7      	b.n	800b202 <_raise_r+0x12>
 800b232:	2400      	movs	r4, #0
 800b234:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b238:	4628      	mov	r0, r5
 800b23a:	4798      	blx	r3
 800b23c:	2000      	movs	r0, #0
 800b23e:	e7e0      	b.n	800b202 <_raise_r+0x12>

0800b240 <raise>:
 800b240:	4b02      	ldr	r3, [pc, #8]	; (800b24c <raise+0xc>)
 800b242:	4601      	mov	r1, r0
 800b244:	6818      	ldr	r0, [r3, #0]
 800b246:	f7ff bfd3 	b.w	800b1f0 <_raise_r>
 800b24a:	bf00      	nop
 800b24c:	20000064 	.word	0x20000064

0800b250 <_kill_r>:
 800b250:	b538      	push	{r3, r4, r5, lr}
 800b252:	4d07      	ldr	r5, [pc, #28]	; (800b270 <_kill_r+0x20>)
 800b254:	2300      	movs	r3, #0
 800b256:	4604      	mov	r4, r0
 800b258:	4608      	mov	r0, r1
 800b25a:	4611      	mov	r1, r2
 800b25c:	602b      	str	r3, [r5, #0]
 800b25e:	f7f7 f9e7 	bl	8002630 <_kill>
 800b262:	1c43      	adds	r3, r0, #1
 800b264:	d102      	bne.n	800b26c <_kill_r+0x1c>
 800b266:	682b      	ldr	r3, [r5, #0]
 800b268:	b103      	cbz	r3, 800b26c <_kill_r+0x1c>
 800b26a:	6023      	str	r3, [r4, #0]
 800b26c:	bd38      	pop	{r3, r4, r5, pc}
 800b26e:	bf00      	nop
 800b270:	2000064c 	.word	0x2000064c

0800b274 <_getpid_r>:
 800b274:	f7f7 b9d4 	b.w	8002620 <_getpid>

0800b278 <__swhatbuf_r>:
 800b278:	b570      	push	{r4, r5, r6, lr}
 800b27a:	460c      	mov	r4, r1
 800b27c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b280:	2900      	cmp	r1, #0
 800b282:	b096      	sub	sp, #88	; 0x58
 800b284:	4615      	mov	r5, r2
 800b286:	461e      	mov	r6, r3
 800b288:	da0d      	bge.n	800b2a6 <__swhatbuf_r+0x2e>
 800b28a:	89a3      	ldrh	r3, [r4, #12]
 800b28c:	f013 0f80 	tst.w	r3, #128	; 0x80
 800b290:	f04f 0100 	mov.w	r1, #0
 800b294:	bf0c      	ite	eq
 800b296:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800b29a:	2340      	movne	r3, #64	; 0x40
 800b29c:	2000      	movs	r0, #0
 800b29e:	6031      	str	r1, [r6, #0]
 800b2a0:	602b      	str	r3, [r5, #0]
 800b2a2:	b016      	add	sp, #88	; 0x58
 800b2a4:	bd70      	pop	{r4, r5, r6, pc}
 800b2a6:	466a      	mov	r2, sp
 800b2a8:	f000 f848 	bl	800b33c <_fstat_r>
 800b2ac:	2800      	cmp	r0, #0
 800b2ae:	dbec      	blt.n	800b28a <__swhatbuf_r+0x12>
 800b2b0:	9901      	ldr	r1, [sp, #4]
 800b2b2:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800b2b6:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800b2ba:	4259      	negs	r1, r3
 800b2bc:	4159      	adcs	r1, r3
 800b2be:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b2c2:	e7eb      	b.n	800b29c <__swhatbuf_r+0x24>

0800b2c4 <__smakebuf_r>:
 800b2c4:	898b      	ldrh	r3, [r1, #12]
 800b2c6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b2c8:	079d      	lsls	r5, r3, #30
 800b2ca:	4606      	mov	r6, r0
 800b2cc:	460c      	mov	r4, r1
 800b2ce:	d507      	bpl.n	800b2e0 <__smakebuf_r+0x1c>
 800b2d0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b2d4:	6023      	str	r3, [r4, #0]
 800b2d6:	6123      	str	r3, [r4, #16]
 800b2d8:	2301      	movs	r3, #1
 800b2da:	6163      	str	r3, [r4, #20]
 800b2dc:	b002      	add	sp, #8
 800b2de:	bd70      	pop	{r4, r5, r6, pc}
 800b2e0:	ab01      	add	r3, sp, #4
 800b2e2:	466a      	mov	r2, sp
 800b2e4:	f7ff ffc8 	bl	800b278 <__swhatbuf_r>
 800b2e8:	9900      	ldr	r1, [sp, #0]
 800b2ea:	4605      	mov	r5, r0
 800b2ec:	4630      	mov	r0, r6
 800b2ee:	f7fc ff79 	bl	80081e4 <_malloc_r>
 800b2f2:	b948      	cbnz	r0, 800b308 <__smakebuf_r+0x44>
 800b2f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b2f8:	059a      	lsls	r2, r3, #22
 800b2fa:	d4ef      	bmi.n	800b2dc <__smakebuf_r+0x18>
 800b2fc:	f023 0303 	bic.w	r3, r3, #3
 800b300:	f043 0302 	orr.w	r3, r3, #2
 800b304:	81a3      	strh	r3, [r4, #12]
 800b306:	e7e3      	b.n	800b2d0 <__smakebuf_r+0xc>
 800b308:	89a3      	ldrh	r3, [r4, #12]
 800b30a:	6020      	str	r0, [r4, #0]
 800b30c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b310:	81a3      	strh	r3, [r4, #12]
 800b312:	9b00      	ldr	r3, [sp, #0]
 800b314:	6163      	str	r3, [r4, #20]
 800b316:	9b01      	ldr	r3, [sp, #4]
 800b318:	6120      	str	r0, [r4, #16]
 800b31a:	b15b      	cbz	r3, 800b334 <__smakebuf_r+0x70>
 800b31c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b320:	4630      	mov	r0, r6
 800b322:	f000 f81d 	bl	800b360 <_isatty_r>
 800b326:	b128      	cbz	r0, 800b334 <__smakebuf_r+0x70>
 800b328:	89a3      	ldrh	r3, [r4, #12]
 800b32a:	f023 0303 	bic.w	r3, r3, #3
 800b32e:	f043 0301 	orr.w	r3, r3, #1
 800b332:	81a3      	strh	r3, [r4, #12]
 800b334:	89a3      	ldrh	r3, [r4, #12]
 800b336:	431d      	orrs	r5, r3
 800b338:	81a5      	strh	r5, [r4, #12]
 800b33a:	e7cf      	b.n	800b2dc <__smakebuf_r+0x18>

0800b33c <_fstat_r>:
 800b33c:	b538      	push	{r3, r4, r5, lr}
 800b33e:	4d07      	ldr	r5, [pc, #28]	; (800b35c <_fstat_r+0x20>)
 800b340:	2300      	movs	r3, #0
 800b342:	4604      	mov	r4, r0
 800b344:	4608      	mov	r0, r1
 800b346:	4611      	mov	r1, r2
 800b348:	602b      	str	r3, [r5, #0]
 800b34a:	f7f7 f9d0 	bl	80026ee <_fstat>
 800b34e:	1c43      	adds	r3, r0, #1
 800b350:	d102      	bne.n	800b358 <_fstat_r+0x1c>
 800b352:	682b      	ldr	r3, [r5, #0]
 800b354:	b103      	cbz	r3, 800b358 <_fstat_r+0x1c>
 800b356:	6023      	str	r3, [r4, #0]
 800b358:	bd38      	pop	{r3, r4, r5, pc}
 800b35a:	bf00      	nop
 800b35c:	2000064c 	.word	0x2000064c

0800b360 <_isatty_r>:
 800b360:	b538      	push	{r3, r4, r5, lr}
 800b362:	4d06      	ldr	r5, [pc, #24]	; (800b37c <_isatty_r+0x1c>)
 800b364:	2300      	movs	r3, #0
 800b366:	4604      	mov	r4, r0
 800b368:	4608      	mov	r0, r1
 800b36a:	602b      	str	r3, [r5, #0]
 800b36c:	f7f7 f9cf 	bl	800270e <_isatty>
 800b370:	1c43      	adds	r3, r0, #1
 800b372:	d102      	bne.n	800b37a <_isatty_r+0x1a>
 800b374:	682b      	ldr	r3, [r5, #0]
 800b376:	b103      	cbz	r3, 800b37a <_isatty_r+0x1a>
 800b378:	6023      	str	r3, [r4, #0]
 800b37a:	bd38      	pop	{r3, r4, r5, pc}
 800b37c:	2000064c 	.word	0x2000064c

0800b380 <atan2>:
 800b380:	f000 bb3e 	b.w	800ba00 <__ieee754_atan2>

0800b384 <sqrt>:
 800b384:	b538      	push	{r3, r4, r5, lr}
 800b386:	ed2d 8b02 	vpush	{d8}
 800b38a:	ec55 4b10 	vmov	r4, r5, d0
 800b38e:	f000 f8d3 	bl	800b538 <__ieee754_sqrt>
 800b392:	4622      	mov	r2, r4
 800b394:	462b      	mov	r3, r5
 800b396:	4620      	mov	r0, r4
 800b398:	4629      	mov	r1, r5
 800b39a:	eeb0 8a40 	vmov.f32	s16, s0
 800b39e:	eef0 8a60 	vmov.f32	s17, s1
 800b3a2:	f7f5 fbdb 	bl	8000b5c <__aeabi_dcmpun>
 800b3a6:	b990      	cbnz	r0, 800b3ce <sqrt+0x4a>
 800b3a8:	2200      	movs	r2, #0
 800b3aa:	2300      	movs	r3, #0
 800b3ac:	4620      	mov	r0, r4
 800b3ae:	4629      	mov	r1, r5
 800b3b0:	f7f5 fbac 	bl	8000b0c <__aeabi_dcmplt>
 800b3b4:	b158      	cbz	r0, 800b3ce <sqrt+0x4a>
 800b3b6:	f7fb ffe9 	bl	800738c <__errno>
 800b3ba:	2321      	movs	r3, #33	; 0x21
 800b3bc:	6003      	str	r3, [r0, #0]
 800b3be:	2200      	movs	r2, #0
 800b3c0:	2300      	movs	r3, #0
 800b3c2:	4610      	mov	r0, r2
 800b3c4:	4619      	mov	r1, r3
 800b3c6:	f7f5 fa59 	bl	800087c <__aeabi_ddiv>
 800b3ca:	ec41 0b18 	vmov	d8, r0, r1
 800b3ce:	eeb0 0a48 	vmov.f32	s0, s16
 800b3d2:	eef0 0a68 	vmov.f32	s1, s17
 800b3d6:	ecbd 8b02 	vpop	{d8}
 800b3da:	bd38      	pop	{r3, r4, r5, pc}
 800b3dc:	0000      	movs	r0, r0
	...

0800b3e0 <cos>:
 800b3e0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b3e2:	ec53 2b10 	vmov	r2, r3, d0
 800b3e6:	4826      	ldr	r0, [pc, #152]	; (800b480 <cos+0xa0>)
 800b3e8:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800b3ec:	4281      	cmp	r1, r0
 800b3ee:	dc06      	bgt.n	800b3fe <cos+0x1e>
 800b3f0:	ed9f 1b21 	vldr	d1, [pc, #132]	; 800b478 <cos+0x98>
 800b3f4:	b005      	add	sp, #20
 800b3f6:	f85d eb04 	ldr.w	lr, [sp], #4
 800b3fa:	f000 b979 	b.w	800b6f0 <__kernel_cos>
 800b3fe:	4821      	ldr	r0, [pc, #132]	; (800b484 <cos+0xa4>)
 800b400:	4281      	cmp	r1, r0
 800b402:	dd09      	ble.n	800b418 <cos+0x38>
 800b404:	ee10 0a10 	vmov	r0, s0
 800b408:	4619      	mov	r1, r3
 800b40a:	f7f4 ff55 	bl	80002b8 <__aeabi_dsub>
 800b40e:	ec41 0b10 	vmov	d0, r0, r1
 800b412:	b005      	add	sp, #20
 800b414:	f85d fb04 	ldr.w	pc, [sp], #4
 800b418:	4668      	mov	r0, sp
 800b41a:	f000 fbb9 	bl	800bb90 <__ieee754_rem_pio2>
 800b41e:	f000 0003 	and.w	r0, r0, #3
 800b422:	2801      	cmp	r0, #1
 800b424:	d00b      	beq.n	800b43e <cos+0x5e>
 800b426:	2802      	cmp	r0, #2
 800b428:	d016      	beq.n	800b458 <cos+0x78>
 800b42a:	b9e0      	cbnz	r0, 800b466 <cos+0x86>
 800b42c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b430:	ed9d 0b00 	vldr	d0, [sp]
 800b434:	f000 f95c 	bl	800b6f0 <__kernel_cos>
 800b438:	ec51 0b10 	vmov	r0, r1, d0
 800b43c:	e7e7      	b.n	800b40e <cos+0x2e>
 800b43e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b442:	ed9d 0b00 	vldr	d0, [sp]
 800b446:	f000 fa1b 	bl	800b880 <__kernel_sin>
 800b44a:	ec53 2b10 	vmov	r2, r3, d0
 800b44e:	ee10 0a10 	vmov	r0, s0
 800b452:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800b456:	e7da      	b.n	800b40e <cos+0x2e>
 800b458:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b45c:	ed9d 0b00 	vldr	d0, [sp]
 800b460:	f000 f946 	bl	800b6f0 <__kernel_cos>
 800b464:	e7f1      	b.n	800b44a <cos+0x6a>
 800b466:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b46a:	ed9d 0b00 	vldr	d0, [sp]
 800b46e:	2001      	movs	r0, #1
 800b470:	f000 fa06 	bl	800b880 <__kernel_sin>
 800b474:	e7e0      	b.n	800b438 <cos+0x58>
 800b476:	bf00      	nop
	...
 800b480:	3fe921fb 	.word	0x3fe921fb
 800b484:	7fefffff 	.word	0x7fefffff

0800b488 <sin>:
 800b488:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b48a:	ec53 2b10 	vmov	r2, r3, d0
 800b48e:	4828      	ldr	r0, [pc, #160]	; (800b530 <sin+0xa8>)
 800b490:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800b494:	4281      	cmp	r1, r0
 800b496:	dc07      	bgt.n	800b4a8 <sin+0x20>
 800b498:	ed9f 1b23 	vldr	d1, [pc, #140]	; 800b528 <sin+0xa0>
 800b49c:	2000      	movs	r0, #0
 800b49e:	b005      	add	sp, #20
 800b4a0:	f85d eb04 	ldr.w	lr, [sp], #4
 800b4a4:	f000 b9ec 	b.w	800b880 <__kernel_sin>
 800b4a8:	4822      	ldr	r0, [pc, #136]	; (800b534 <sin+0xac>)
 800b4aa:	4281      	cmp	r1, r0
 800b4ac:	dd09      	ble.n	800b4c2 <sin+0x3a>
 800b4ae:	ee10 0a10 	vmov	r0, s0
 800b4b2:	4619      	mov	r1, r3
 800b4b4:	f7f4 ff00 	bl	80002b8 <__aeabi_dsub>
 800b4b8:	ec41 0b10 	vmov	d0, r0, r1
 800b4bc:	b005      	add	sp, #20
 800b4be:	f85d fb04 	ldr.w	pc, [sp], #4
 800b4c2:	4668      	mov	r0, sp
 800b4c4:	f000 fb64 	bl	800bb90 <__ieee754_rem_pio2>
 800b4c8:	f000 0003 	and.w	r0, r0, #3
 800b4cc:	2801      	cmp	r0, #1
 800b4ce:	d00c      	beq.n	800b4ea <sin+0x62>
 800b4d0:	2802      	cmp	r0, #2
 800b4d2:	d011      	beq.n	800b4f8 <sin+0x70>
 800b4d4:	b9f0      	cbnz	r0, 800b514 <sin+0x8c>
 800b4d6:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b4da:	ed9d 0b00 	vldr	d0, [sp]
 800b4de:	2001      	movs	r0, #1
 800b4e0:	f000 f9ce 	bl	800b880 <__kernel_sin>
 800b4e4:	ec51 0b10 	vmov	r0, r1, d0
 800b4e8:	e7e6      	b.n	800b4b8 <sin+0x30>
 800b4ea:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b4ee:	ed9d 0b00 	vldr	d0, [sp]
 800b4f2:	f000 f8fd 	bl	800b6f0 <__kernel_cos>
 800b4f6:	e7f5      	b.n	800b4e4 <sin+0x5c>
 800b4f8:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b4fc:	ed9d 0b00 	vldr	d0, [sp]
 800b500:	2001      	movs	r0, #1
 800b502:	f000 f9bd 	bl	800b880 <__kernel_sin>
 800b506:	ec53 2b10 	vmov	r2, r3, d0
 800b50a:	ee10 0a10 	vmov	r0, s0
 800b50e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800b512:	e7d1      	b.n	800b4b8 <sin+0x30>
 800b514:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b518:	ed9d 0b00 	vldr	d0, [sp]
 800b51c:	f000 f8e8 	bl	800b6f0 <__kernel_cos>
 800b520:	e7f1      	b.n	800b506 <sin+0x7e>
 800b522:	bf00      	nop
 800b524:	f3af 8000 	nop.w
	...
 800b530:	3fe921fb 	.word	0x3fe921fb
 800b534:	7fefffff 	.word	0x7fefffff

0800b538 <__ieee754_sqrt>:
 800b538:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b53c:	ec55 4b10 	vmov	r4, r5, d0
 800b540:	4e67      	ldr	r6, [pc, #412]	; (800b6e0 <__ieee754_sqrt+0x1a8>)
 800b542:	43ae      	bics	r6, r5
 800b544:	ee10 0a10 	vmov	r0, s0
 800b548:	ee10 2a10 	vmov	r2, s0
 800b54c:	4629      	mov	r1, r5
 800b54e:	462b      	mov	r3, r5
 800b550:	d10d      	bne.n	800b56e <__ieee754_sqrt+0x36>
 800b552:	f7f5 f869 	bl	8000628 <__aeabi_dmul>
 800b556:	4602      	mov	r2, r0
 800b558:	460b      	mov	r3, r1
 800b55a:	4620      	mov	r0, r4
 800b55c:	4629      	mov	r1, r5
 800b55e:	f7f4 fead 	bl	80002bc <__adddf3>
 800b562:	4604      	mov	r4, r0
 800b564:	460d      	mov	r5, r1
 800b566:	ec45 4b10 	vmov	d0, r4, r5
 800b56a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b56e:	2d00      	cmp	r5, #0
 800b570:	dc0b      	bgt.n	800b58a <__ieee754_sqrt+0x52>
 800b572:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800b576:	4326      	orrs	r6, r4
 800b578:	d0f5      	beq.n	800b566 <__ieee754_sqrt+0x2e>
 800b57a:	b135      	cbz	r5, 800b58a <__ieee754_sqrt+0x52>
 800b57c:	f7f4 fe9c 	bl	80002b8 <__aeabi_dsub>
 800b580:	4602      	mov	r2, r0
 800b582:	460b      	mov	r3, r1
 800b584:	f7f5 f97a 	bl	800087c <__aeabi_ddiv>
 800b588:	e7eb      	b.n	800b562 <__ieee754_sqrt+0x2a>
 800b58a:	1509      	asrs	r1, r1, #20
 800b58c:	f000 808d 	beq.w	800b6aa <__ieee754_sqrt+0x172>
 800b590:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b594:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 800b598:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b59c:	07c9      	lsls	r1, r1, #31
 800b59e:	bf5c      	itt	pl
 800b5a0:	005b      	lslpl	r3, r3, #1
 800b5a2:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 800b5a6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800b5aa:	bf58      	it	pl
 800b5ac:	0052      	lslpl	r2, r2, #1
 800b5ae:	2500      	movs	r5, #0
 800b5b0:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800b5b4:	1076      	asrs	r6, r6, #1
 800b5b6:	0052      	lsls	r2, r2, #1
 800b5b8:	f04f 0e16 	mov.w	lr, #22
 800b5bc:	46ac      	mov	ip, r5
 800b5be:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800b5c2:	eb0c 0001 	add.w	r0, ip, r1
 800b5c6:	4298      	cmp	r0, r3
 800b5c8:	bfde      	ittt	le
 800b5ca:	1a1b      	suble	r3, r3, r0
 800b5cc:	eb00 0c01 	addle.w	ip, r0, r1
 800b5d0:	186d      	addle	r5, r5, r1
 800b5d2:	005b      	lsls	r3, r3, #1
 800b5d4:	f1be 0e01 	subs.w	lr, lr, #1
 800b5d8:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800b5dc:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800b5e0:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800b5e4:	d1ed      	bne.n	800b5c2 <__ieee754_sqrt+0x8a>
 800b5e6:	4674      	mov	r4, lr
 800b5e8:	2720      	movs	r7, #32
 800b5ea:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800b5ee:	4563      	cmp	r3, ip
 800b5f0:	eb01 000e 	add.w	r0, r1, lr
 800b5f4:	dc02      	bgt.n	800b5fc <__ieee754_sqrt+0xc4>
 800b5f6:	d113      	bne.n	800b620 <__ieee754_sqrt+0xe8>
 800b5f8:	4290      	cmp	r0, r2
 800b5fa:	d811      	bhi.n	800b620 <__ieee754_sqrt+0xe8>
 800b5fc:	2800      	cmp	r0, #0
 800b5fe:	eb00 0e01 	add.w	lr, r0, r1
 800b602:	da57      	bge.n	800b6b4 <__ieee754_sqrt+0x17c>
 800b604:	f1be 0f00 	cmp.w	lr, #0
 800b608:	db54      	blt.n	800b6b4 <__ieee754_sqrt+0x17c>
 800b60a:	f10c 0801 	add.w	r8, ip, #1
 800b60e:	eba3 030c 	sub.w	r3, r3, ip
 800b612:	4290      	cmp	r0, r2
 800b614:	bf88      	it	hi
 800b616:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800b61a:	1a12      	subs	r2, r2, r0
 800b61c:	440c      	add	r4, r1
 800b61e:	46c4      	mov	ip, r8
 800b620:	005b      	lsls	r3, r3, #1
 800b622:	3f01      	subs	r7, #1
 800b624:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800b628:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800b62c:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800b630:	d1dd      	bne.n	800b5ee <__ieee754_sqrt+0xb6>
 800b632:	4313      	orrs	r3, r2
 800b634:	d01b      	beq.n	800b66e <__ieee754_sqrt+0x136>
 800b636:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 800b6e4 <__ieee754_sqrt+0x1ac>
 800b63a:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 800b6e8 <__ieee754_sqrt+0x1b0>
 800b63e:	e9da 0100 	ldrd	r0, r1, [sl]
 800b642:	e9db 2300 	ldrd	r2, r3, [fp]
 800b646:	f7f4 fe37 	bl	80002b8 <__aeabi_dsub>
 800b64a:	e9da 8900 	ldrd	r8, r9, [sl]
 800b64e:	4602      	mov	r2, r0
 800b650:	460b      	mov	r3, r1
 800b652:	4640      	mov	r0, r8
 800b654:	4649      	mov	r1, r9
 800b656:	f7f5 fa63 	bl	8000b20 <__aeabi_dcmple>
 800b65a:	b140      	cbz	r0, 800b66e <__ieee754_sqrt+0x136>
 800b65c:	f1b4 3fff 	cmp.w	r4, #4294967295
 800b660:	e9da 0100 	ldrd	r0, r1, [sl]
 800b664:	e9db 2300 	ldrd	r2, r3, [fp]
 800b668:	d126      	bne.n	800b6b8 <__ieee754_sqrt+0x180>
 800b66a:	3501      	adds	r5, #1
 800b66c:	463c      	mov	r4, r7
 800b66e:	106a      	asrs	r2, r5, #1
 800b670:	0863      	lsrs	r3, r4, #1
 800b672:	07e9      	lsls	r1, r5, #31
 800b674:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800b678:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800b67c:	bf48      	it	mi
 800b67e:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800b682:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 800b686:	461c      	mov	r4, r3
 800b688:	e76d      	b.n	800b566 <__ieee754_sqrt+0x2e>
 800b68a:	0ad3      	lsrs	r3, r2, #11
 800b68c:	3815      	subs	r0, #21
 800b68e:	0552      	lsls	r2, r2, #21
 800b690:	2b00      	cmp	r3, #0
 800b692:	d0fa      	beq.n	800b68a <__ieee754_sqrt+0x152>
 800b694:	02dc      	lsls	r4, r3, #11
 800b696:	d50a      	bpl.n	800b6ae <__ieee754_sqrt+0x176>
 800b698:	f1c1 0420 	rsb	r4, r1, #32
 800b69c:	fa22 f404 	lsr.w	r4, r2, r4
 800b6a0:	1e4d      	subs	r5, r1, #1
 800b6a2:	408a      	lsls	r2, r1
 800b6a4:	4323      	orrs	r3, r4
 800b6a6:	1b41      	subs	r1, r0, r5
 800b6a8:	e772      	b.n	800b590 <__ieee754_sqrt+0x58>
 800b6aa:	4608      	mov	r0, r1
 800b6ac:	e7f0      	b.n	800b690 <__ieee754_sqrt+0x158>
 800b6ae:	005b      	lsls	r3, r3, #1
 800b6b0:	3101      	adds	r1, #1
 800b6b2:	e7ef      	b.n	800b694 <__ieee754_sqrt+0x15c>
 800b6b4:	46e0      	mov	r8, ip
 800b6b6:	e7aa      	b.n	800b60e <__ieee754_sqrt+0xd6>
 800b6b8:	f7f4 fe00 	bl	80002bc <__adddf3>
 800b6bc:	e9da 8900 	ldrd	r8, r9, [sl]
 800b6c0:	4602      	mov	r2, r0
 800b6c2:	460b      	mov	r3, r1
 800b6c4:	4640      	mov	r0, r8
 800b6c6:	4649      	mov	r1, r9
 800b6c8:	f7f5 fa20 	bl	8000b0c <__aeabi_dcmplt>
 800b6cc:	b120      	cbz	r0, 800b6d8 <__ieee754_sqrt+0x1a0>
 800b6ce:	1ca0      	adds	r0, r4, #2
 800b6d0:	bf08      	it	eq
 800b6d2:	3501      	addeq	r5, #1
 800b6d4:	3402      	adds	r4, #2
 800b6d6:	e7ca      	b.n	800b66e <__ieee754_sqrt+0x136>
 800b6d8:	3401      	adds	r4, #1
 800b6da:	f024 0401 	bic.w	r4, r4, #1
 800b6de:	e7c6      	b.n	800b66e <__ieee754_sqrt+0x136>
 800b6e0:	7ff00000 	.word	0x7ff00000
 800b6e4:	200001d8 	.word	0x200001d8
 800b6e8:	200001e0 	.word	0x200001e0
 800b6ec:	00000000 	.word	0x00000000

0800b6f0 <__kernel_cos>:
 800b6f0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6f4:	ec57 6b10 	vmov	r6, r7, d0
 800b6f8:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800b6fc:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 800b700:	ed8d 1b00 	vstr	d1, [sp]
 800b704:	da07      	bge.n	800b716 <__kernel_cos+0x26>
 800b706:	ee10 0a10 	vmov	r0, s0
 800b70a:	4639      	mov	r1, r7
 800b70c:	f7f5 fa3c 	bl	8000b88 <__aeabi_d2iz>
 800b710:	2800      	cmp	r0, #0
 800b712:	f000 8088 	beq.w	800b826 <__kernel_cos+0x136>
 800b716:	4632      	mov	r2, r6
 800b718:	463b      	mov	r3, r7
 800b71a:	4630      	mov	r0, r6
 800b71c:	4639      	mov	r1, r7
 800b71e:	f7f4 ff83 	bl	8000628 <__aeabi_dmul>
 800b722:	4b51      	ldr	r3, [pc, #324]	; (800b868 <__kernel_cos+0x178>)
 800b724:	2200      	movs	r2, #0
 800b726:	4604      	mov	r4, r0
 800b728:	460d      	mov	r5, r1
 800b72a:	f7f4 ff7d 	bl	8000628 <__aeabi_dmul>
 800b72e:	a340      	add	r3, pc, #256	; (adr r3, 800b830 <__kernel_cos+0x140>)
 800b730:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b734:	4682      	mov	sl, r0
 800b736:	468b      	mov	fp, r1
 800b738:	4620      	mov	r0, r4
 800b73a:	4629      	mov	r1, r5
 800b73c:	f7f4 ff74 	bl	8000628 <__aeabi_dmul>
 800b740:	a33d      	add	r3, pc, #244	; (adr r3, 800b838 <__kernel_cos+0x148>)
 800b742:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b746:	f7f4 fdb9 	bl	80002bc <__adddf3>
 800b74a:	4622      	mov	r2, r4
 800b74c:	462b      	mov	r3, r5
 800b74e:	f7f4 ff6b 	bl	8000628 <__aeabi_dmul>
 800b752:	a33b      	add	r3, pc, #236	; (adr r3, 800b840 <__kernel_cos+0x150>)
 800b754:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b758:	f7f4 fdae 	bl	80002b8 <__aeabi_dsub>
 800b75c:	4622      	mov	r2, r4
 800b75e:	462b      	mov	r3, r5
 800b760:	f7f4 ff62 	bl	8000628 <__aeabi_dmul>
 800b764:	a338      	add	r3, pc, #224	; (adr r3, 800b848 <__kernel_cos+0x158>)
 800b766:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b76a:	f7f4 fda7 	bl	80002bc <__adddf3>
 800b76e:	4622      	mov	r2, r4
 800b770:	462b      	mov	r3, r5
 800b772:	f7f4 ff59 	bl	8000628 <__aeabi_dmul>
 800b776:	a336      	add	r3, pc, #216	; (adr r3, 800b850 <__kernel_cos+0x160>)
 800b778:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b77c:	f7f4 fd9c 	bl	80002b8 <__aeabi_dsub>
 800b780:	4622      	mov	r2, r4
 800b782:	462b      	mov	r3, r5
 800b784:	f7f4 ff50 	bl	8000628 <__aeabi_dmul>
 800b788:	a333      	add	r3, pc, #204	; (adr r3, 800b858 <__kernel_cos+0x168>)
 800b78a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b78e:	f7f4 fd95 	bl	80002bc <__adddf3>
 800b792:	4622      	mov	r2, r4
 800b794:	462b      	mov	r3, r5
 800b796:	f7f4 ff47 	bl	8000628 <__aeabi_dmul>
 800b79a:	4622      	mov	r2, r4
 800b79c:	462b      	mov	r3, r5
 800b79e:	f7f4 ff43 	bl	8000628 <__aeabi_dmul>
 800b7a2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b7a6:	4604      	mov	r4, r0
 800b7a8:	460d      	mov	r5, r1
 800b7aa:	4630      	mov	r0, r6
 800b7ac:	4639      	mov	r1, r7
 800b7ae:	f7f4 ff3b 	bl	8000628 <__aeabi_dmul>
 800b7b2:	460b      	mov	r3, r1
 800b7b4:	4602      	mov	r2, r0
 800b7b6:	4629      	mov	r1, r5
 800b7b8:	4620      	mov	r0, r4
 800b7ba:	f7f4 fd7d 	bl	80002b8 <__aeabi_dsub>
 800b7be:	4b2b      	ldr	r3, [pc, #172]	; (800b86c <__kernel_cos+0x17c>)
 800b7c0:	4598      	cmp	r8, r3
 800b7c2:	4606      	mov	r6, r0
 800b7c4:	460f      	mov	r7, r1
 800b7c6:	dc10      	bgt.n	800b7ea <__kernel_cos+0xfa>
 800b7c8:	4602      	mov	r2, r0
 800b7ca:	460b      	mov	r3, r1
 800b7cc:	4650      	mov	r0, sl
 800b7ce:	4659      	mov	r1, fp
 800b7d0:	f7f4 fd72 	bl	80002b8 <__aeabi_dsub>
 800b7d4:	460b      	mov	r3, r1
 800b7d6:	4926      	ldr	r1, [pc, #152]	; (800b870 <__kernel_cos+0x180>)
 800b7d8:	4602      	mov	r2, r0
 800b7da:	2000      	movs	r0, #0
 800b7dc:	f7f4 fd6c 	bl	80002b8 <__aeabi_dsub>
 800b7e0:	ec41 0b10 	vmov	d0, r0, r1
 800b7e4:	b003      	add	sp, #12
 800b7e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b7ea:	4b22      	ldr	r3, [pc, #136]	; (800b874 <__kernel_cos+0x184>)
 800b7ec:	4920      	ldr	r1, [pc, #128]	; (800b870 <__kernel_cos+0x180>)
 800b7ee:	4598      	cmp	r8, r3
 800b7f0:	bfcc      	ite	gt
 800b7f2:	4d21      	ldrgt	r5, [pc, #132]	; (800b878 <__kernel_cos+0x188>)
 800b7f4:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 800b7f8:	2400      	movs	r4, #0
 800b7fa:	4622      	mov	r2, r4
 800b7fc:	462b      	mov	r3, r5
 800b7fe:	2000      	movs	r0, #0
 800b800:	f7f4 fd5a 	bl	80002b8 <__aeabi_dsub>
 800b804:	4622      	mov	r2, r4
 800b806:	4680      	mov	r8, r0
 800b808:	4689      	mov	r9, r1
 800b80a:	462b      	mov	r3, r5
 800b80c:	4650      	mov	r0, sl
 800b80e:	4659      	mov	r1, fp
 800b810:	f7f4 fd52 	bl	80002b8 <__aeabi_dsub>
 800b814:	4632      	mov	r2, r6
 800b816:	463b      	mov	r3, r7
 800b818:	f7f4 fd4e 	bl	80002b8 <__aeabi_dsub>
 800b81c:	4602      	mov	r2, r0
 800b81e:	460b      	mov	r3, r1
 800b820:	4640      	mov	r0, r8
 800b822:	4649      	mov	r1, r9
 800b824:	e7da      	b.n	800b7dc <__kernel_cos+0xec>
 800b826:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 800b860 <__kernel_cos+0x170>
 800b82a:	e7db      	b.n	800b7e4 <__kernel_cos+0xf4>
 800b82c:	f3af 8000 	nop.w
 800b830:	be8838d4 	.word	0xbe8838d4
 800b834:	bda8fae9 	.word	0xbda8fae9
 800b838:	bdb4b1c4 	.word	0xbdb4b1c4
 800b83c:	3e21ee9e 	.word	0x3e21ee9e
 800b840:	809c52ad 	.word	0x809c52ad
 800b844:	3e927e4f 	.word	0x3e927e4f
 800b848:	19cb1590 	.word	0x19cb1590
 800b84c:	3efa01a0 	.word	0x3efa01a0
 800b850:	16c15177 	.word	0x16c15177
 800b854:	3f56c16c 	.word	0x3f56c16c
 800b858:	5555554c 	.word	0x5555554c
 800b85c:	3fa55555 	.word	0x3fa55555
 800b860:	00000000 	.word	0x00000000
 800b864:	3ff00000 	.word	0x3ff00000
 800b868:	3fe00000 	.word	0x3fe00000
 800b86c:	3fd33332 	.word	0x3fd33332
 800b870:	3ff00000 	.word	0x3ff00000
 800b874:	3fe90000 	.word	0x3fe90000
 800b878:	3fd20000 	.word	0x3fd20000
 800b87c:	00000000 	.word	0x00000000

0800b880 <__kernel_sin>:
 800b880:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b884:	ed2d 8b04 	vpush	{d8-d9}
 800b888:	eeb0 8a41 	vmov.f32	s16, s2
 800b88c:	eef0 8a61 	vmov.f32	s17, s3
 800b890:	ec55 4b10 	vmov	r4, r5, d0
 800b894:	b083      	sub	sp, #12
 800b896:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800b89a:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800b89e:	9001      	str	r0, [sp, #4]
 800b8a0:	da06      	bge.n	800b8b0 <__kernel_sin+0x30>
 800b8a2:	ee10 0a10 	vmov	r0, s0
 800b8a6:	4629      	mov	r1, r5
 800b8a8:	f7f5 f96e 	bl	8000b88 <__aeabi_d2iz>
 800b8ac:	2800      	cmp	r0, #0
 800b8ae:	d051      	beq.n	800b954 <__kernel_sin+0xd4>
 800b8b0:	4622      	mov	r2, r4
 800b8b2:	462b      	mov	r3, r5
 800b8b4:	4620      	mov	r0, r4
 800b8b6:	4629      	mov	r1, r5
 800b8b8:	f7f4 feb6 	bl	8000628 <__aeabi_dmul>
 800b8bc:	4682      	mov	sl, r0
 800b8be:	468b      	mov	fp, r1
 800b8c0:	4602      	mov	r2, r0
 800b8c2:	460b      	mov	r3, r1
 800b8c4:	4620      	mov	r0, r4
 800b8c6:	4629      	mov	r1, r5
 800b8c8:	f7f4 feae 	bl	8000628 <__aeabi_dmul>
 800b8cc:	a341      	add	r3, pc, #260	; (adr r3, 800b9d4 <__kernel_sin+0x154>)
 800b8ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8d2:	4680      	mov	r8, r0
 800b8d4:	4689      	mov	r9, r1
 800b8d6:	4650      	mov	r0, sl
 800b8d8:	4659      	mov	r1, fp
 800b8da:	f7f4 fea5 	bl	8000628 <__aeabi_dmul>
 800b8de:	a33f      	add	r3, pc, #252	; (adr r3, 800b9dc <__kernel_sin+0x15c>)
 800b8e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8e4:	f7f4 fce8 	bl	80002b8 <__aeabi_dsub>
 800b8e8:	4652      	mov	r2, sl
 800b8ea:	465b      	mov	r3, fp
 800b8ec:	f7f4 fe9c 	bl	8000628 <__aeabi_dmul>
 800b8f0:	a33c      	add	r3, pc, #240	; (adr r3, 800b9e4 <__kernel_sin+0x164>)
 800b8f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8f6:	f7f4 fce1 	bl	80002bc <__adddf3>
 800b8fa:	4652      	mov	r2, sl
 800b8fc:	465b      	mov	r3, fp
 800b8fe:	f7f4 fe93 	bl	8000628 <__aeabi_dmul>
 800b902:	a33a      	add	r3, pc, #232	; (adr r3, 800b9ec <__kernel_sin+0x16c>)
 800b904:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b908:	f7f4 fcd6 	bl	80002b8 <__aeabi_dsub>
 800b90c:	4652      	mov	r2, sl
 800b90e:	465b      	mov	r3, fp
 800b910:	f7f4 fe8a 	bl	8000628 <__aeabi_dmul>
 800b914:	a337      	add	r3, pc, #220	; (adr r3, 800b9f4 <__kernel_sin+0x174>)
 800b916:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b91a:	f7f4 fccf 	bl	80002bc <__adddf3>
 800b91e:	9b01      	ldr	r3, [sp, #4]
 800b920:	4606      	mov	r6, r0
 800b922:	460f      	mov	r7, r1
 800b924:	b9eb      	cbnz	r3, 800b962 <__kernel_sin+0xe2>
 800b926:	4602      	mov	r2, r0
 800b928:	460b      	mov	r3, r1
 800b92a:	4650      	mov	r0, sl
 800b92c:	4659      	mov	r1, fp
 800b92e:	f7f4 fe7b 	bl	8000628 <__aeabi_dmul>
 800b932:	a325      	add	r3, pc, #148	; (adr r3, 800b9c8 <__kernel_sin+0x148>)
 800b934:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b938:	f7f4 fcbe 	bl	80002b8 <__aeabi_dsub>
 800b93c:	4642      	mov	r2, r8
 800b93e:	464b      	mov	r3, r9
 800b940:	f7f4 fe72 	bl	8000628 <__aeabi_dmul>
 800b944:	4602      	mov	r2, r0
 800b946:	460b      	mov	r3, r1
 800b948:	4620      	mov	r0, r4
 800b94a:	4629      	mov	r1, r5
 800b94c:	f7f4 fcb6 	bl	80002bc <__adddf3>
 800b950:	4604      	mov	r4, r0
 800b952:	460d      	mov	r5, r1
 800b954:	ec45 4b10 	vmov	d0, r4, r5
 800b958:	b003      	add	sp, #12
 800b95a:	ecbd 8b04 	vpop	{d8-d9}
 800b95e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b962:	4b1b      	ldr	r3, [pc, #108]	; (800b9d0 <__kernel_sin+0x150>)
 800b964:	ec51 0b18 	vmov	r0, r1, d8
 800b968:	2200      	movs	r2, #0
 800b96a:	f7f4 fe5d 	bl	8000628 <__aeabi_dmul>
 800b96e:	4632      	mov	r2, r6
 800b970:	ec41 0b19 	vmov	d9, r0, r1
 800b974:	463b      	mov	r3, r7
 800b976:	4640      	mov	r0, r8
 800b978:	4649      	mov	r1, r9
 800b97a:	f7f4 fe55 	bl	8000628 <__aeabi_dmul>
 800b97e:	4602      	mov	r2, r0
 800b980:	460b      	mov	r3, r1
 800b982:	ec51 0b19 	vmov	r0, r1, d9
 800b986:	f7f4 fc97 	bl	80002b8 <__aeabi_dsub>
 800b98a:	4652      	mov	r2, sl
 800b98c:	465b      	mov	r3, fp
 800b98e:	f7f4 fe4b 	bl	8000628 <__aeabi_dmul>
 800b992:	ec53 2b18 	vmov	r2, r3, d8
 800b996:	f7f4 fc8f 	bl	80002b8 <__aeabi_dsub>
 800b99a:	a30b      	add	r3, pc, #44	; (adr r3, 800b9c8 <__kernel_sin+0x148>)
 800b99c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9a0:	4606      	mov	r6, r0
 800b9a2:	460f      	mov	r7, r1
 800b9a4:	4640      	mov	r0, r8
 800b9a6:	4649      	mov	r1, r9
 800b9a8:	f7f4 fe3e 	bl	8000628 <__aeabi_dmul>
 800b9ac:	4602      	mov	r2, r0
 800b9ae:	460b      	mov	r3, r1
 800b9b0:	4630      	mov	r0, r6
 800b9b2:	4639      	mov	r1, r7
 800b9b4:	f7f4 fc82 	bl	80002bc <__adddf3>
 800b9b8:	4602      	mov	r2, r0
 800b9ba:	460b      	mov	r3, r1
 800b9bc:	4620      	mov	r0, r4
 800b9be:	4629      	mov	r1, r5
 800b9c0:	f7f4 fc7a 	bl	80002b8 <__aeabi_dsub>
 800b9c4:	e7c4      	b.n	800b950 <__kernel_sin+0xd0>
 800b9c6:	bf00      	nop
 800b9c8:	55555549 	.word	0x55555549
 800b9cc:	3fc55555 	.word	0x3fc55555
 800b9d0:	3fe00000 	.word	0x3fe00000
 800b9d4:	5acfd57c 	.word	0x5acfd57c
 800b9d8:	3de5d93a 	.word	0x3de5d93a
 800b9dc:	8a2b9ceb 	.word	0x8a2b9ceb
 800b9e0:	3e5ae5e6 	.word	0x3e5ae5e6
 800b9e4:	57b1fe7d 	.word	0x57b1fe7d
 800b9e8:	3ec71de3 	.word	0x3ec71de3
 800b9ec:	19c161d5 	.word	0x19c161d5
 800b9f0:	3f2a01a0 	.word	0x3f2a01a0
 800b9f4:	1110f8a6 	.word	0x1110f8a6
 800b9f8:	3f811111 	.word	0x3f811111
 800b9fc:	00000000 	.word	0x00000000

0800ba00 <__ieee754_atan2>:
 800ba00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ba04:	ec57 6b11 	vmov	r6, r7, d1
 800ba08:	4273      	negs	r3, r6
 800ba0a:	f8df 817c 	ldr.w	r8, [pc, #380]	; 800bb88 <__ieee754_atan2+0x188>
 800ba0e:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 800ba12:	4333      	orrs	r3, r6
 800ba14:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800ba18:	4543      	cmp	r3, r8
 800ba1a:	ec51 0b10 	vmov	r0, r1, d0
 800ba1e:	ee11 5a10 	vmov	r5, s2
 800ba22:	d80a      	bhi.n	800ba3a <__ieee754_atan2+0x3a>
 800ba24:	4244      	negs	r4, r0
 800ba26:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800ba2a:	4304      	orrs	r4, r0
 800ba2c:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800ba30:	4544      	cmp	r4, r8
 800ba32:	ee10 9a10 	vmov	r9, s0
 800ba36:	468e      	mov	lr, r1
 800ba38:	d907      	bls.n	800ba4a <__ieee754_atan2+0x4a>
 800ba3a:	4632      	mov	r2, r6
 800ba3c:	463b      	mov	r3, r7
 800ba3e:	f7f4 fc3d 	bl	80002bc <__adddf3>
 800ba42:	ec41 0b10 	vmov	d0, r0, r1
 800ba46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ba4a:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 800ba4e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800ba52:	4334      	orrs	r4, r6
 800ba54:	d103      	bne.n	800ba5e <__ieee754_atan2+0x5e>
 800ba56:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ba5a:	f000 baa1 	b.w	800bfa0 <atan>
 800ba5e:	17bc      	asrs	r4, r7, #30
 800ba60:	f004 0402 	and.w	r4, r4, #2
 800ba64:	ea53 0909 	orrs.w	r9, r3, r9
 800ba68:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800ba6c:	d107      	bne.n	800ba7e <__ieee754_atan2+0x7e>
 800ba6e:	2c02      	cmp	r4, #2
 800ba70:	d05f      	beq.n	800bb32 <__ieee754_atan2+0x132>
 800ba72:	2c03      	cmp	r4, #3
 800ba74:	d1e5      	bne.n	800ba42 <__ieee754_atan2+0x42>
 800ba76:	a140      	add	r1, pc, #256	; (adr r1, 800bb78 <__ieee754_atan2+0x178>)
 800ba78:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ba7c:	e7e1      	b.n	800ba42 <__ieee754_atan2+0x42>
 800ba7e:	4315      	orrs	r5, r2
 800ba80:	d106      	bne.n	800ba90 <__ieee754_atan2+0x90>
 800ba82:	f1be 0f00 	cmp.w	lr, #0
 800ba86:	da5f      	bge.n	800bb48 <__ieee754_atan2+0x148>
 800ba88:	a13d      	add	r1, pc, #244	; (adr r1, 800bb80 <__ieee754_atan2+0x180>)
 800ba8a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ba8e:	e7d8      	b.n	800ba42 <__ieee754_atan2+0x42>
 800ba90:	4542      	cmp	r2, r8
 800ba92:	d10f      	bne.n	800bab4 <__ieee754_atan2+0xb4>
 800ba94:	4293      	cmp	r3, r2
 800ba96:	f104 34ff 	add.w	r4, r4, #4294967295
 800ba9a:	d107      	bne.n	800baac <__ieee754_atan2+0xac>
 800ba9c:	2c02      	cmp	r4, #2
 800ba9e:	d84c      	bhi.n	800bb3a <__ieee754_atan2+0x13a>
 800baa0:	4b33      	ldr	r3, [pc, #204]	; (800bb70 <__ieee754_atan2+0x170>)
 800baa2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800baa6:	e9d3 0100 	ldrd	r0, r1, [r3]
 800baaa:	e7ca      	b.n	800ba42 <__ieee754_atan2+0x42>
 800baac:	2c02      	cmp	r4, #2
 800baae:	d848      	bhi.n	800bb42 <__ieee754_atan2+0x142>
 800bab0:	4b30      	ldr	r3, [pc, #192]	; (800bb74 <__ieee754_atan2+0x174>)
 800bab2:	e7f6      	b.n	800baa2 <__ieee754_atan2+0xa2>
 800bab4:	4543      	cmp	r3, r8
 800bab6:	d0e4      	beq.n	800ba82 <__ieee754_atan2+0x82>
 800bab8:	1a9b      	subs	r3, r3, r2
 800baba:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 800babe:	ea4f 5223 	mov.w	r2, r3, asr #20
 800bac2:	da1e      	bge.n	800bb02 <__ieee754_atan2+0x102>
 800bac4:	2f00      	cmp	r7, #0
 800bac6:	da01      	bge.n	800bacc <__ieee754_atan2+0xcc>
 800bac8:	323c      	adds	r2, #60	; 0x3c
 800baca:	db1e      	blt.n	800bb0a <__ieee754_atan2+0x10a>
 800bacc:	4632      	mov	r2, r6
 800bace:	463b      	mov	r3, r7
 800bad0:	f7f4 fed4 	bl	800087c <__aeabi_ddiv>
 800bad4:	ec41 0b10 	vmov	d0, r0, r1
 800bad8:	f000 fc02 	bl	800c2e0 <fabs>
 800badc:	f000 fa60 	bl	800bfa0 <atan>
 800bae0:	ec51 0b10 	vmov	r0, r1, d0
 800bae4:	2c01      	cmp	r4, #1
 800bae6:	d013      	beq.n	800bb10 <__ieee754_atan2+0x110>
 800bae8:	2c02      	cmp	r4, #2
 800baea:	d015      	beq.n	800bb18 <__ieee754_atan2+0x118>
 800baec:	2c00      	cmp	r4, #0
 800baee:	d0a8      	beq.n	800ba42 <__ieee754_atan2+0x42>
 800baf0:	a317      	add	r3, pc, #92	; (adr r3, 800bb50 <__ieee754_atan2+0x150>)
 800baf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800baf6:	f7f4 fbdf 	bl	80002b8 <__aeabi_dsub>
 800bafa:	a317      	add	r3, pc, #92	; (adr r3, 800bb58 <__ieee754_atan2+0x158>)
 800bafc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb00:	e014      	b.n	800bb2c <__ieee754_atan2+0x12c>
 800bb02:	a117      	add	r1, pc, #92	; (adr r1, 800bb60 <__ieee754_atan2+0x160>)
 800bb04:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bb08:	e7ec      	b.n	800bae4 <__ieee754_atan2+0xe4>
 800bb0a:	2000      	movs	r0, #0
 800bb0c:	2100      	movs	r1, #0
 800bb0e:	e7e9      	b.n	800bae4 <__ieee754_atan2+0xe4>
 800bb10:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bb14:	4619      	mov	r1, r3
 800bb16:	e794      	b.n	800ba42 <__ieee754_atan2+0x42>
 800bb18:	a30d      	add	r3, pc, #52	; (adr r3, 800bb50 <__ieee754_atan2+0x150>)
 800bb1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb1e:	f7f4 fbcb 	bl	80002b8 <__aeabi_dsub>
 800bb22:	4602      	mov	r2, r0
 800bb24:	460b      	mov	r3, r1
 800bb26:	a10c      	add	r1, pc, #48	; (adr r1, 800bb58 <__ieee754_atan2+0x158>)
 800bb28:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bb2c:	f7f4 fbc4 	bl	80002b8 <__aeabi_dsub>
 800bb30:	e787      	b.n	800ba42 <__ieee754_atan2+0x42>
 800bb32:	a109      	add	r1, pc, #36	; (adr r1, 800bb58 <__ieee754_atan2+0x158>)
 800bb34:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bb38:	e783      	b.n	800ba42 <__ieee754_atan2+0x42>
 800bb3a:	a10b      	add	r1, pc, #44	; (adr r1, 800bb68 <__ieee754_atan2+0x168>)
 800bb3c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bb40:	e77f      	b.n	800ba42 <__ieee754_atan2+0x42>
 800bb42:	2000      	movs	r0, #0
 800bb44:	2100      	movs	r1, #0
 800bb46:	e77c      	b.n	800ba42 <__ieee754_atan2+0x42>
 800bb48:	a105      	add	r1, pc, #20	; (adr r1, 800bb60 <__ieee754_atan2+0x160>)
 800bb4a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bb4e:	e778      	b.n	800ba42 <__ieee754_atan2+0x42>
 800bb50:	33145c07 	.word	0x33145c07
 800bb54:	3ca1a626 	.word	0x3ca1a626
 800bb58:	54442d18 	.word	0x54442d18
 800bb5c:	400921fb 	.word	0x400921fb
 800bb60:	54442d18 	.word	0x54442d18
 800bb64:	3ff921fb 	.word	0x3ff921fb
 800bb68:	54442d18 	.word	0x54442d18
 800bb6c:	3fe921fb 	.word	0x3fe921fb
 800bb70:	0800d078 	.word	0x0800d078
 800bb74:	0800d090 	.word	0x0800d090
 800bb78:	54442d18 	.word	0x54442d18
 800bb7c:	c00921fb 	.word	0xc00921fb
 800bb80:	54442d18 	.word	0x54442d18
 800bb84:	bff921fb 	.word	0xbff921fb
 800bb88:	7ff00000 	.word	0x7ff00000
 800bb8c:	00000000 	.word	0x00000000

0800bb90 <__ieee754_rem_pio2>:
 800bb90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb94:	ed2d 8b02 	vpush	{d8}
 800bb98:	ec55 4b10 	vmov	r4, r5, d0
 800bb9c:	4bca      	ldr	r3, [pc, #808]	; (800bec8 <__ieee754_rem_pio2+0x338>)
 800bb9e:	b08b      	sub	sp, #44	; 0x2c
 800bba0:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800bba4:	4598      	cmp	r8, r3
 800bba6:	4682      	mov	sl, r0
 800bba8:	9502      	str	r5, [sp, #8]
 800bbaa:	dc08      	bgt.n	800bbbe <__ieee754_rem_pio2+0x2e>
 800bbac:	2200      	movs	r2, #0
 800bbae:	2300      	movs	r3, #0
 800bbb0:	ed80 0b00 	vstr	d0, [r0]
 800bbb4:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800bbb8:	f04f 0b00 	mov.w	fp, #0
 800bbbc:	e028      	b.n	800bc10 <__ieee754_rem_pio2+0x80>
 800bbbe:	4bc3      	ldr	r3, [pc, #780]	; (800becc <__ieee754_rem_pio2+0x33c>)
 800bbc0:	4598      	cmp	r8, r3
 800bbc2:	dc78      	bgt.n	800bcb6 <__ieee754_rem_pio2+0x126>
 800bbc4:	9b02      	ldr	r3, [sp, #8]
 800bbc6:	4ec2      	ldr	r6, [pc, #776]	; (800bed0 <__ieee754_rem_pio2+0x340>)
 800bbc8:	2b00      	cmp	r3, #0
 800bbca:	ee10 0a10 	vmov	r0, s0
 800bbce:	a3b0      	add	r3, pc, #704	; (adr r3, 800be90 <__ieee754_rem_pio2+0x300>)
 800bbd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbd4:	4629      	mov	r1, r5
 800bbd6:	dd39      	ble.n	800bc4c <__ieee754_rem_pio2+0xbc>
 800bbd8:	f7f4 fb6e 	bl	80002b8 <__aeabi_dsub>
 800bbdc:	45b0      	cmp	r8, r6
 800bbde:	4604      	mov	r4, r0
 800bbe0:	460d      	mov	r5, r1
 800bbe2:	d01b      	beq.n	800bc1c <__ieee754_rem_pio2+0x8c>
 800bbe4:	a3ac      	add	r3, pc, #688	; (adr r3, 800be98 <__ieee754_rem_pio2+0x308>)
 800bbe6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbea:	f7f4 fb65 	bl	80002b8 <__aeabi_dsub>
 800bbee:	4602      	mov	r2, r0
 800bbf0:	460b      	mov	r3, r1
 800bbf2:	e9ca 2300 	strd	r2, r3, [sl]
 800bbf6:	4620      	mov	r0, r4
 800bbf8:	4629      	mov	r1, r5
 800bbfa:	f7f4 fb5d 	bl	80002b8 <__aeabi_dsub>
 800bbfe:	a3a6      	add	r3, pc, #664	; (adr r3, 800be98 <__ieee754_rem_pio2+0x308>)
 800bc00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc04:	f7f4 fb58 	bl	80002b8 <__aeabi_dsub>
 800bc08:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800bc0c:	f04f 0b01 	mov.w	fp, #1
 800bc10:	4658      	mov	r0, fp
 800bc12:	b00b      	add	sp, #44	; 0x2c
 800bc14:	ecbd 8b02 	vpop	{d8}
 800bc18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc1c:	a3a0      	add	r3, pc, #640	; (adr r3, 800bea0 <__ieee754_rem_pio2+0x310>)
 800bc1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc22:	f7f4 fb49 	bl	80002b8 <__aeabi_dsub>
 800bc26:	a3a0      	add	r3, pc, #640	; (adr r3, 800bea8 <__ieee754_rem_pio2+0x318>)
 800bc28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc2c:	4604      	mov	r4, r0
 800bc2e:	460d      	mov	r5, r1
 800bc30:	f7f4 fb42 	bl	80002b8 <__aeabi_dsub>
 800bc34:	4602      	mov	r2, r0
 800bc36:	460b      	mov	r3, r1
 800bc38:	e9ca 2300 	strd	r2, r3, [sl]
 800bc3c:	4620      	mov	r0, r4
 800bc3e:	4629      	mov	r1, r5
 800bc40:	f7f4 fb3a 	bl	80002b8 <__aeabi_dsub>
 800bc44:	a398      	add	r3, pc, #608	; (adr r3, 800bea8 <__ieee754_rem_pio2+0x318>)
 800bc46:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc4a:	e7db      	b.n	800bc04 <__ieee754_rem_pio2+0x74>
 800bc4c:	f7f4 fb36 	bl	80002bc <__adddf3>
 800bc50:	45b0      	cmp	r8, r6
 800bc52:	4604      	mov	r4, r0
 800bc54:	460d      	mov	r5, r1
 800bc56:	d016      	beq.n	800bc86 <__ieee754_rem_pio2+0xf6>
 800bc58:	a38f      	add	r3, pc, #572	; (adr r3, 800be98 <__ieee754_rem_pio2+0x308>)
 800bc5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc5e:	f7f4 fb2d 	bl	80002bc <__adddf3>
 800bc62:	4602      	mov	r2, r0
 800bc64:	460b      	mov	r3, r1
 800bc66:	e9ca 2300 	strd	r2, r3, [sl]
 800bc6a:	4620      	mov	r0, r4
 800bc6c:	4629      	mov	r1, r5
 800bc6e:	f7f4 fb23 	bl	80002b8 <__aeabi_dsub>
 800bc72:	a389      	add	r3, pc, #548	; (adr r3, 800be98 <__ieee754_rem_pio2+0x308>)
 800bc74:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc78:	f7f4 fb20 	bl	80002bc <__adddf3>
 800bc7c:	f04f 3bff 	mov.w	fp, #4294967295
 800bc80:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800bc84:	e7c4      	b.n	800bc10 <__ieee754_rem_pio2+0x80>
 800bc86:	a386      	add	r3, pc, #536	; (adr r3, 800bea0 <__ieee754_rem_pio2+0x310>)
 800bc88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc8c:	f7f4 fb16 	bl	80002bc <__adddf3>
 800bc90:	a385      	add	r3, pc, #532	; (adr r3, 800bea8 <__ieee754_rem_pio2+0x318>)
 800bc92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc96:	4604      	mov	r4, r0
 800bc98:	460d      	mov	r5, r1
 800bc9a:	f7f4 fb0f 	bl	80002bc <__adddf3>
 800bc9e:	4602      	mov	r2, r0
 800bca0:	460b      	mov	r3, r1
 800bca2:	e9ca 2300 	strd	r2, r3, [sl]
 800bca6:	4620      	mov	r0, r4
 800bca8:	4629      	mov	r1, r5
 800bcaa:	f7f4 fb05 	bl	80002b8 <__aeabi_dsub>
 800bcae:	a37e      	add	r3, pc, #504	; (adr r3, 800bea8 <__ieee754_rem_pio2+0x318>)
 800bcb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcb4:	e7e0      	b.n	800bc78 <__ieee754_rem_pio2+0xe8>
 800bcb6:	4b87      	ldr	r3, [pc, #540]	; (800bed4 <__ieee754_rem_pio2+0x344>)
 800bcb8:	4598      	cmp	r8, r3
 800bcba:	f300 80d8 	bgt.w	800be6e <__ieee754_rem_pio2+0x2de>
 800bcbe:	f000 fb0f 	bl	800c2e0 <fabs>
 800bcc2:	ec55 4b10 	vmov	r4, r5, d0
 800bcc6:	ee10 0a10 	vmov	r0, s0
 800bcca:	a379      	add	r3, pc, #484	; (adr r3, 800beb0 <__ieee754_rem_pio2+0x320>)
 800bccc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcd0:	4629      	mov	r1, r5
 800bcd2:	f7f4 fca9 	bl	8000628 <__aeabi_dmul>
 800bcd6:	4b80      	ldr	r3, [pc, #512]	; (800bed8 <__ieee754_rem_pio2+0x348>)
 800bcd8:	2200      	movs	r2, #0
 800bcda:	f7f4 faef 	bl	80002bc <__adddf3>
 800bcde:	f7f4 ff53 	bl	8000b88 <__aeabi_d2iz>
 800bce2:	4683      	mov	fp, r0
 800bce4:	f7f4 fc36 	bl	8000554 <__aeabi_i2d>
 800bce8:	4602      	mov	r2, r0
 800bcea:	460b      	mov	r3, r1
 800bcec:	ec43 2b18 	vmov	d8, r2, r3
 800bcf0:	a367      	add	r3, pc, #412	; (adr r3, 800be90 <__ieee754_rem_pio2+0x300>)
 800bcf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcf6:	f7f4 fc97 	bl	8000628 <__aeabi_dmul>
 800bcfa:	4602      	mov	r2, r0
 800bcfc:	460b      	mov	r3, r1
 800bcfe:	4620      	mov	r0, r4
 800bd00:	4629      	mov	r1, r5
 800bd02:	f7f4 fad9 	bl	80002b8 <__aeabi_dsub>
 800bd06:	a364      	add	r3, pc, #400	; (adr r3, 800be98 <__ieee754_rem_pio2+0x308>)
 800bd08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd0c:	4606      	mov	r6, r0
 800bd0e:	460f      	mov	r7, r1
 800bd10:	ec51 0b18 	vmov	r0, r1, d8
 800bd14:	f7f4 fc88 	bl	8000628 <__aeabi_dmul>
 800bd18:	f1bb 0f1f 	cmp.w	fp, #31
 800bd1c:	4604      	mov	r4, r0
 800bd1e:	460d      	mov	r5, r1
 800bd20:	dc0d      	bgt.n	800bd3e <__ieee754_rem_pio2+0x1ae>
 800bd22:	4b6e      	ldr	r3, [pc, #440]	; (800bedc <__ieee754_rem_pio2+0x34c>)
 800bd24:	f10b 32ff 	add.w	r2, fp, #4294967295
 800bd28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bd2c:	4543      	cmp	r3, r8
 800bd2e:	d006      	beq.n	800bd3e <__ieee754_rem_pio2+0x1ae>
 800bd30:	4622      	mov	r2, r4
 800bd32:	462b      	mov	r3, r5
 800bd34:	4630      	mov	r0, r6
 800bd36:	4639      	mov	r1, r7
 800bd38:	f7f4 fabe 	bl	80002b8 <__aeabi_dsub>
 800bd3c:	e00e      	b.n	800bd5c <__ieee754_rem_pio2+0x1cc>
 800bd3e:	462b      	mov	r3, r5
 800bd40:	4622      	mov	r2, r4
 800bd42:	4630      	mov	r0, r6
 800bd44:	4639      	mov	r1, r7
 800bd46:	f7f4 fab7 	bl	80002b8 <__aeabi_dsub>
 800bd4a:	ea4f 5328 	mov.w	r3, r8, asr #20
 800bd4e:	9303      	str	r3, [sp, #12]
 800bd50:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800bd54:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800bd58:	2b10      	cmp	r3, #16
 800bd5a:	dc02      	bgt.n	800bd62 <__ieee754_rem_pio2+0x1d2>
 800bd5c:	e9ca 0100 	strd	r0, r1, [sl]
 800bd60:	e039      	b.n	800bdd6 <__ieee754_rem_pio2+0x246>
 800bd62:	a34f      	add	r3, pc, #316	; (adr r3, 800bea0 <__ieee754_rem_pio2+0x310>)
 800bd64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd68:	ec51 0b18 	vmov	r0, r1, d8
 800bd6c:	f7f4 fc5c 	bl	8000628 <__aeabi_dmul>
 800bd70:	4604      	mov	r4, r0
 800bd72:	460d      	mov	r5, r1
 800bd74:	4602      	mov	r2, r0
 800bd76:	460b      	mov	r3, r1
 800bd78:	4630      	mov	r0, r6
 800bd7a:	4639      	mov	r1, r7
 800bd7c:	f7f4 fa9c 	bl	80002b8 <__aeabi_dsub>
 800bd80:	4602      	mov	r2, r0
 800bd82:	460b      	mov	r3, r1
 800bd84:	4680      	mov	r8, r0
 800bd86:	4689      	mov	r9, r1
 800bd88:	4630      	mov	r0, r6
 800bd8a:	4639      	mov	r1, r7
 800bd8c:	f7f4 fa94 	bl	80002b8 <__aeabi_dsub>
 800bd90:	4622      	mov	r2, r4
 800bd92:	462b      	mov	r3, r5
 800bd94:	f7f4 fa90 	bl	80002b8 <__aeabi_dsub>
 800bd98:	a343      	add	r3, pc, #268	; (adr r3, 800bea8 <__ieee754_rem_pio2+0x318>)
 800bd9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd9e:	4604      	mov	r4, r0
 800bda0:	460d      	mov	r5, r1
 800bda2:	ec51 0b18 	vmov	r0, r1, d8
 800bda6:	f7f4 fc3f 	bl	8000628 <__aeabi_dmul>
 800bdaa:	4622      	mov	r2, r4
 800bdac:	462b      	mov	r3, r5
 800bdae:	f7f4 fa83 	bl	80002b8 <__aeabi_dsub>
 800bdb2:	4602      	mov	r2, r0
 800bdb4:	460b      	mov	r3, r1
 800bdb6:	4604      	mov	r4, r0
 800bdb8:	460d      	mov	r5, r1
 800bdba:	4640      	mov	r0, r8
 800bdbc:	4649      	mov	r1, r9
 800bdbe:	f7f4 fa7b 	bl	80002b8 <__aeabi_dsub>
 800bdc2:	9a03      	ldr	r2, [sp, #12]
 800bdc4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800bdc8:	1ad3      	subs	r3, r2, r3
 800bdca:	2b31      	cmp	r3, #49	; 0x31
 800bdcc:	dc24      	bgt.n	800be18 <__ieee754_rem_pio2+0x288>
 800bdce:	e9ca 0100 	strd	r0, r1, [sl]
 800bdd2:	4646      	mov	r6, r8
 800bdd4:	464f      	mov	r7, r9
 800bdd6:	e9da 8900 	ldrd	r8, r9, [sl]
 800bdda:	4630      	mov	r0, r6
 800bddc:	4642      	mov	r2, r8
 800bdde:	464b      	mov	r3, r9
 800bde0:	4639      	mov	r1, r7
 800bde2:	f7f4 fa69 	bl	80002b8 <__aeabi_dsub>
 800bde6:	462b      	mov	r3, r5
 800bde8:	4622      	mov	r2, r4
 800bdea:	f7f4 fa65 	bl	80002b8 <__aeabi_dsub>
 800bdee:	9b02      	ldr	r3, [sp, #8]
 800bdf0:	2b00      	cmp	r3, #0
 800bdf2:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800bdf6:	f6bf af0b 	bge.w	800bc10 <__ieee754_rem_pio2+0x80>
 800bdfa:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800bdfe:	f8ca 3004 	str.w	r3, [sl, #4]
 800be02:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800be06:	f8ca 8000 	str.w	r8, [sl]
 800be0a:	f8ca 0008 	str.w	r0, [sl, #8]
 800be0e:	f8ca 300c 	str.w	r3, [sl, #12]
 800be12:	f1cb 0b00 	rsb	fp, fp, #0
 800be16:	e6fb      	b.n	800bc10 <__ieee754_rem_pio2+0x80>
 800be18:	a327      	add	r3, pc, #156	; (adr r3, 800beb8 <__ieee754_rem_pio2+0x328>)
 800be1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be1e:	ec51 0b18 	vmov	r0, r1, d8
 800be22:	f7f4 fc01 	bl	8000628 <__aeabi_dmul>
 800be26:	4604      	mov	r4, r0
 800be28:	460d      	mov	r5, r1
 800be2a:	4602      	mov	r2, r0
 800be2c:	460b      	mov	r3, r1
 800be2e:	4640      	mov	r0, r8
 800be30:	4649      	mov	r1, r9
 800be32:	f7f4 fa41 	bl	80002b8 <__aeabi_dsub>
 800be36:	4602      	mov	r2, r0
 800be38:	460b      	mov	r3, r1
 800be3a:	4606      	mov	r6, r0
 800be3c:	460f      	mov	r7, r1
 800be3e:	4640      	mov	r0, r8
 800be40:	4649      	mov	r1, r9
 800be42:	f7f4 fa39 	bl	80002b8 <__aeabi_dsub>
 800be46:	4622      	mov	r2, r4
 800be48:	462b      	mov	r3, r5
 800be4a:	f7f4 fa35 	bl	80002b8 <__aeabi_dsub>
 800be4e:	a31c      	add	r3, pc, #112	; (adr r3, 800bec0 <__ieee754_rem_pio2+0x330>)
 800be50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be54:	4604      	mov	r4, r0
 800be56:	460d      	mov	r5, r1
 800be58:	ec51 0b18 	vmov	r0, r1, d8
 800be5c:	f7f4 fbe4 	bl	8000628 <__aeabi_dmul>
 800be60:	4622      	mov	r2, r4
 800be62:	462b      	mov	r3, r5
 800be64:	f7f4 fa28 	bl	80002b8 <__aeabi_dsub>
 800be68:	4604      	mov	r4, r0
 800be6a:	460d      	mov	r5, r1
 800be6c:	e760      	b.n	800bd30 <__ieee754_rem_pio2+0x1a0>
 800be6e:	4b1c      	ldr	r3, [pc, #112]	; (800bee0 <__ieee754_rem_pio2+0x350>)
 800be70:	4598      	cmp	r8, r3
 800be72:	dd37      	ble.n	800bee4 <__ieee754_rem_pio2+0x354>
 800be74:	ee10 2a10 	vmov	r2, s0
 800be78:	462b      	mov	r3, r5
 800be7a:	4620      	mov	r0, r4
 800be7c:	4629      	mov	r1, r5
 800be7e:	f7f4 fa1b 	bl	80002b8 <__aeabi_dsub>
 800be82:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800be86:	e9ca 0100 	strd	r0, r1, [sl]
 800be8a:	e695      	b.n	800bbb8 <__ieee754_rem_pio2+0x28>
 800be8c:	f3af 8000 	nop.w
 800be90:	54400000 	.word	0x54400000
 800be94:	3ff921fb 	.word	0x3ff921fb
 800be98:	1a626331 	.word	0x1a626331
 800be9c:	3dd0b461 	.word	0x3dd0b461
 800bea0:	1a600000 	.word	0x1a600000
 800bea4:	3dd0b461 	.word	0x3dd0b461
 800bea8:	2e037073 	.word	0x2e037073
 800beac:	3ba3198a 	.word	0x3ba3198a
 800beb0:	6dc9c883 	.word	0x6dc9c883
 800beb4:	3fe45f30 	.word	0x3fe45f30
 800beb8:	2e000000 	.word	0x2e000000
 800bebc:	3ba3198a 	.word	0x3ba3198a
 800bec0:	252049c1 	.word	0x252049c1
 800bec4:	397b839a 	.word	0x397b839a
 800bec8:	3fe921fb 	.word	0x3fe921fb
 800becc:	4002d97b 	.word	0x4002d97b
 800bed0:	3ff921fb 	.word	0x3ff921fb
 800bed4:	413921fb 	.word	0x413921fb
 800bed8:	3fe00000 	.word	0x3fe00000
 800bedc:	0800d0a8 	.word	0x0800d0a8
 800bee0:	7fefffff 	.word	0x7fefffff
 800bee4:	ea4f 5628 	mov.w	r6, r8, asr #20
 800bee8:	f2a6 4616 	subw	r6, r6, #1046	; 0x416
 800beec:	eba8 5106 	sub.w	r1, r8, r6, lsl #20
 800bef0:	4620      	mov	r0, r4
 800bef2:	460d      	mov	r5, r1
 800bef4:	f7f4 fe48 	bl	8000b88 <__aeabi_d2iz>
 800bef8:	f7f4 fb2c 	bl	8000554 <__aeabi_i2d>
 800befc:	4602      	mov	r2, r0
 800befe:	460b      	mov	r3, r1
 800bf00:	4620      	mov	r0, r4
 800bf02:	4629      	mov	r1, r5
 800bf04:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800bf08:	f7f4 f9d6 	bl	80002b8 <__aeabi_dsub>
 800bf0c:	4b21      	ldr	r3, [pc, #132]	; (800bf94 <__ieee754_rem_pio2+0x404>)
 800bf0e:	2200      	movs	r2, #0
 800bf10:	f7f4 fb8a 	bl	8000628 <__aeabi_dmul>
 800bf14:	460d      	mov	r5, r1
 800bf16:	4604      	mov	r4, r0
 800bf18:	f7f4 fe36 	bl	8000b88 <__aeabi_d2iz>
 800bf1c:	f7f4 fb1a 	bl	8000554 <__aeabi_i2d>
 800bf20:	4602      	mov	r2, r0
 800bf22:	460b      	mov	r3, r1
 800bf24:	4620      	mov	r0, r4
 800bf26:	4629      	mov	r1, r5
 800bf28:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800bf2c:	f7f4 f9c4 	bl	80002b8 <__aeabi_dsub>
 800bf30:	4b18      	ldr	r3, [pc, #96]	; (800bf94 <__ieee754_rem_pio2+0x404>)
 800bf32:	2200      	movs	r2, #0
 800bf34:	f7f4 fb78 	bl	8000628 <__aeabi_dmul>
 800bf38:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800bf3c:	f10d 0828 	add.w	r8, sp, #40	; 0x28
 800bf40:	2703      	movs	r7, #3
 800bf42:	2400      	movs	r4, #0
 800bf44:	2500      	movs	r5, #0
 800bf46:	e978 0102 	ldrd	r0, r1, [r8, #-8]!
 800bf4a:	4622      	mov	r2, r4
 800bf4c:	462b      	mov	r3, r5
 800bf4e:	46b9      	mov	r9, r7
 800bf50:	3f01      	subs	r7, #1
 800bf52:	f7f4 fdd1 	bl	8000af8 <__aeabi_dcmpeq>
 800bf56:	2800      	cmp	r0, #0
 800bf58:	d1f5      	bne.n	800bf46 <__ieee754_rem_pio2+0x3b6>
 800bf5a:	4b0f      	ldr	r3, [pc, #60]	; (800bf98 <__ieee754_rem_pio2+0x408>)
 800bf5c:	9301      	str	r3, [sp, #4]
 800bf5e:	2302      	movs	r3, #2
 800bf60:	9300      	str	r3, [sp, #0]
 800bf62:	4632      	mov	r2, r6
 800bf64:	464b      	mov	r3, r9
 800bf66:	4651      	mov	r1, sl
 800bf68:	a804      	add	r0, sp, #16
 800bf6a:	f000 f9c5 	bl	800c2f8 <__kernel_rem_pio2>
 800bf6e:	9b02      	ldr	r3, [sp, #8]
 800bf70:	2b00      	cmp	r3, #0
 800bf72:	4683      	mov	fp, r0
 800bf74:	f6bf ae4c 	bge.w	800bc10 <__ieee754_rem_pio2+0x80>
 800bf78:	e9da 2100 	ldrd	r2, r1, [sl]
 800bf7c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bf80:	e9ca 2300 	strd	r2, r3, [sl]
 800bf84:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 800bf88:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bf8c:	e9ca 2302 	strd	r2, r3, [sl, #8]
 800bf90:	e73f      	b.n	800be12 <__ieee754_rem_pio2+0x282>
 800bf92:	bf00      	nop
 800bf94:	41700000 	.word	0x41700000
 800bf98:	0800d128 	.word	0x0800d128
 800bf9c:	00000000 	.word	0x00000000

0800bfa0 <atan>:
 800bfa0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bfa4:	ec55 4b10 	vmov	r4, r5, d0
 800bfa8:	4bc3      	ldr	r3, [pc, #780]	; (800c2b8 <atan+0x318>)
 800bfaa:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800bfae:	429e      	cmp	r6, r3
 800bfb0:	46ab      	mov	fp, r5
 800bfb2:	dd18      	ble.n	800bfe6 <atan+0x46>
 800bfb4:	4bc1      	ldr	r3, [pc, #772]	; (800c2bc <atan+0x31c>)
 800bfb6:	429e      	cmp	r6, r3
 800bfb8:	dc01      	bgt.n	800bfbe <atan+0x1e>
 800bfba:	d109      	bne.n	800bfd0 <atan+0x30>
 800bfbc:	b144      	cbz	r4, 800bfd0 <atan+0x30>
 800bfbe:	4622      	mov	r2, r4
 800bfc0:	462b      	mov	r3, r5
 800bfc2:	4620      	mov	r0, r4
 800bfc4:	4629      	mov	r1, r5
 800bfc6:	f7f4 f979 	bl	80002bc <__adddf3>
 800bfca:	4604      	mov	r4, r0
 800bfcc:	460d      	mov	r5, r1
 800bfce:	e006      	b.n	800bfde <atan+0x3e>
 800bfd0:	f1bb 0f00 	cmp.w	fp, #0
 800bfd4:	f300 8131 	bgt.w	800c23a <atan+0x29a>
 800bfd8:	a59b      	add	r5, pc, #620	; (adr r5, 800c248 <atan+0x2a8>)
 800bfda:	e9d5 4500 	ldrd	r4, r5, [r5]
 800bfde:	ec45 4b10 	vmov	d0, r4, r5
 800bfe2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bfe6:	4bb6      	ldr	r3, [pc, #728]	; (800c2c0 <atan+0x320>)
 800bfe8:	429e      	cmp	r6, r3
 800bfea:	dc14      	bgt.n	800c016 <atan+0x76>
 800bfec:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800bff0:	429e      	cmp	r6, r3
 800bff2:	dc0d      	bgt.n	800c010 <atan+0x70>
 800bff4:	a396      	add	r3, pc, #600	; (adr r3, 800c250 <atan+0x2b0>)
 800bff6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bffa:	ee10 0a10 	vmov	r0, s0
 800bffe:	4629      	mov	r1, r5
 800c000:	f7f4 f95c 	bl	80002bc <__adddf3>
 800c004:	4baf      	ldr	r3, [pc, #700]	; (800c2c4 <atan+0x324>)
 800c006:	2200      	movs	r2, #0
 800c008:	f7f4 fd9e 	bl	8000b48 <__aeabi_dcmpgt>
 800c00c:	2800      	cmp	r0, #0
 800c00e:	d1e6      	bne.n	800bfde <atan+0x3e>
 800c010:	f04f 3aff 	mov.w	sl, #4294967295
 800c014:	e02b      	b.n	800c06e <atan+0xce>
 800c016:	f000 f963 	bl	800c2e0 <fabs>
 800c01a:	4bab      	ldr	r3, [pc, #684]	; (800c2c8 <atan+0x328>)
 800c01c:	429e      	cmp	r6, r3
 800c01e:	ec55 4b10 	vmov	r4, r5, d0
 800c022:	f300 80bf 	bgt.w	800c1a4 <atan+0x204>
 800c026:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800c02a:	429e      	cmp	r6, r3
 800c02c:	f300 80a0 	bgt.w	800c170 <atan+0x1d0>
 800c030:	ee10 2a10 	vmov	r2, s0
 800c034:	ee10 0a10 	vmov	r0, s0
 800c038:	462b      	mov	r3, r5
 800c03a:	4629      	mov	r1, r5
 800c03c:	f7f4 f93e 	bl	80002bc <__adddf3>
 800c040:	4ba0      	ldr	r3, [pc, #640]	; (800c2c4 <atan+0x324>)
 800c042:	2200      	movs	r2, #0
 800c044:	f7f4 f938 	bl	80002b8 <__aeabi_dsub>
 800c048:	2200      	movs	r2, #0
 800c04a:	4606      	mov	r6, r0
 800c04c:	460f      	mov	r7, r1
 800c04e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c052:	4620      	mov	r0, r4
 800c054:	4629      	mov	r1, r5
 800c056:	f7f4 f931 	bl	80002bc <__adddf3>
 800c05a:	4602      	mov	r2, r0
 800c05c:	460b      	mov	r3, r1
 800c05e:	4630      	mov	r0, r6
 800c060:	4639      	mov	r1, r7
 800c062:	f7f4 fc0b 	bl	800087c <__aeabi_ddiv>
 800c066:	f04f 0a00 	mov.w	sl, #0
 800c06a:	4604      	mov	r4, r0
 800c06c:	460d      	mov	r5, r1
 800c06e:	4622      	mov	r2, r4
 800c070:	462b      	mov	r3, r5
 800c072:	4620      	mov	r0, r4
 800c074:	4629      	mov	r1, r5
 800c076:	f7f4 fad7 	bl	8000628 <__aeabi_dmul>
 800c07a:	4602      	mov	r2, r0
 800c07c:	460b      	mov	r3, r1
 800c07e:	4680      	mov	r8, r0
 800c080:	4689      	mov	r9, r1
 800c082:	f7f4 fad1 	bl	8000628 <__aeabi_dmul>
 800c086:	a374      	add	r3, pc, #464	; (adr r3, 800c258 <atan+0x2b8>)
 800c088:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c08c:	4606      	mov	r6, r0
 800c08e:	460f      	mov	r7, r1
 800c090:	f7f4 faca 	bl	8000628 <__aeabi_dmul>
 800c094:	a372      	add	r3, pc, #456	; (adr r3, 800c260 <atan+0x2c0>)
 800c096:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c09a:	f7f4 f90f 	bl	80002bc <__adddf3>
 800c09e:	4632      	mov	r2, r6
 800c0a0:	463b      	mov	r3, r7
 800c0a2:	f7f4 fac1 	bl	8000628 <__aeabi_dmul>
 800c0a6:	a370      	add	r3, pc, #448	; (adr r3, 800c268 <atan+0x2c8>)
 800c0a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0ac:	f7f4 f906 	bl	80002bc <__adddf3>
 800c0b0:	4632      	mov	r2, r6
 800c0b2:	463b      	mov	r3, r7
 800c0b4:	f7f4 fab8 	bl	8000628 <__aeabi_dmul>
 800c0b8:	a36d      	add	r3, pc, #436	; (adr r3, 800c270 <atan+0x2d0>)
 800c0ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0be:	f7f4 f8fd 	bl	80002bc <__adddf3>
 800c0c2:	4632      	mov	r2, r6
 800c0c4:	463b      	mov	r3, r7
 800c0c6:	f7f4 faaf 	bl	8000628 <__aeabi_dmul>
 800c0ca:	a36b      	add	r3, pc, #428	; (adr r3, 800c278 <atan+0x2d8>)
 800c0cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0d0:	f7f4 f8f4 	bl	80002bc <__adddf3>
 800c0d4:	4632      	mov	r2, r6
 800c0d6:	463b      	mov	r3, r7
 800c0d8:	f7f4 faa6 	bl	8000628 <__aeabi_dmul>
 800c0dc:	a368      	add	r3, pc, #416	; (adr r3, 800c280 <atan+0x2e0>)
 800c0de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0e2:	f7f4 f8eb 	bl	80002bc <__adddf3>
 800c0e6:	4642      	mov	r2, r8
 800c0e8:	464b      	mov	r3, r9
 800c0ea:	f7f4 fa9d 	bl	8000628 <__aeabi_dmul>
 800c0ee:	a366      	add	r3, pc, #408	; (adr r3, 800c288 <atan+0x2e8>)
 800c0f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0f4:	4680      	mov	r8, r0
 800c0f6:	4689      	mov	r9, r1
 800c0f8:	4630      	mov	r0, r6
 800c0fa:	4639      	mov	r1, r7
 800c0fc:	f7f4 fa94 	bl	8000628 <__aeabi_dmul>
 800c100:	a363      	add	r3, pc, #396	; (adr r3, 800c290 <atan+0x2f0>)
 800c102:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c106:	f7f4 f8d7 	bl	80002b8 <__aeabi_dsub>
 800c10a:	4632      	mov	r2, r6
 800c10c:	463b      	mov	r3, r7
 800c10e:	f7f4 fa8b 	bl	8000628 <__aeabi_dmul>
 800c112:	a361      	add	r3, pc, #388	; (adr r3, 800c298 <atan+0x2f8>)
 800c114:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c118:	f7f4 f8ce 	bl	80002b8 <__aeabi_dsub>
 800c11c:	4632      	mov	r2, r6
 800c11e:	463b      	mov	r3, r7
 800c120:	f7f4 fa82 	bl	8000628 <__aeabi_dmul>
 800c124:	a35e      	add	r3, pc, #376	; (adr r3, 800c2a0 <atan+0x300>)
 800c126:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c12a:	f7f4 f8c5 	bl	80002b8 <__aeabi_dsub>
 800c12e:	4632      	mov	r2, r6
 800c130:	463b      	mov	r3, r7
 800c132:	f7f4 fa79 	bl	8000628 <__aeabi_dmul>
 800c136:	a35c      	add	r3, pc, #368	; (adr r3, 800c2a8 <atan+0x308>)
 800c138:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c13c:	f7f4 f8bc 	bl	80002b8 <__aeabi_dsub>
 800c140:	4632      	mov	r2, r6
 800c142:	463b      	mov	r3, r7
 800c144:	f7f4 fa70 	bl	8000628 <__aeabi_dmul>
 800c148:	4602      	mov	r2, r0
 800c14a:	460b      	mov	r3, r1
 800c14c:	4640      	mov	r0, r8
 800c14e:	4649      	mov	r1, r9
 800c150:	f7f4 f8b4 	bl	80002bc <__adddf3>
 800c154:	4622      	mov	r2, r4
 800c156:	462b      	mov	r3, r5
 800c158:	f7f4 fa66 	bl	8000628 <__aeabi_dmul>
 800c15c:	f1ba 3fff 	cmp.w	sl, #4294967295
 800c160:	4602      	mov	r2, r0
 800c162:	460b      	mov	r3, r1
 800c164:	d14b      	bne.n	800c1fe <atan+0x25e>
 800c166:	4620      	mov	r0, r4
 800c168:	4629      	mov	r1, r5
 800c16a:	f7f4 f8a5 	bl	80002b8 <__aeabi_dsub>
 800c16e:	e72c      	b.n	800bfca <atan+0x2a>
 800c170:	ee10 0a10 	vmov	r0, s0
 800c174:	4b53      	ldr	r3, [pc, #332]	; (800c2c4 <atan+0x324>)
 800c176:	2200      	movs	r2, #0
 800c178:	4629      	mov	r1, r5
 800c17a:	f7f4 f89d 	bl	80002b8 <__aeabi_dsub>
 800c17e:	4b51      	ldr	r3, [pc, #324]	; (800c2c4 <atan+0x324>)
 800c180:	4606      	mov	r6, r0
 800c182:	460f      	mov	r7, r1
 800c184:	2200      	movs	r2, #0
 800c186:	4620      	mov	r0, r4
 800c188:	4629      	mov	r1, r5
 800c18a:	f7f4 f897 	bl	80002bc <__adddf3>
 800c18e:	4602      	mov	r2, r0
 800c190:	460b      	mov	r3, r1
 800c192:	4630      	mov	r0, r6
 800c194:	4639      	mov	r1, r7
 800c196:	f7f4 fb71 	bl	800087c <__aeabi_ddiv>
 800c19a:	f04f 0a01 	mov.w	sl, #1
 800c19e:	4604      	mov	r4, r0
 800c1a0:	460d      	mov	r5, r1
 800c1a2:	e764      	b.n	800c06e <atan+0xce>
 800c1a4:	4b49      	ldr	r3, [pc, #292]	; (800c2cc <atan+0x32c>)
 800c1a6:	429e      	cmp	r6, r3
 800c1a8:	da1d      	bge.n	800c1e6 <atan+0x246>
 800c1aa:	ee10 0a10 	vmov	r0, s0
 800c1ae:	4b48      	ldr	r3, [pc, #288]	; (800c2d0 <atan+0x330>)
 800c1b0:	2200      	movs	r2, #0
 800c1b2:	4629      	mov	r1, r5
 800c1b4:	f7f4 f880 	bl	80002b8 <__aeabi_dsub>
 800c1b8:	4b45      	ldr	r3, [pc, #276]	; (800c2d0 <atan+0x330>)
 800c1ba:	4606      	mov	r6, r0
 800c1bc:	460f      	mov	r7, r1
 800c1be:	2200      	movs	r2, #0
 800c1c0:	4620      	mov	r0, r4
 800c1c2:	4629      	mov	r1, r5
 800c1c4:	f7f4 fa30 	bl	8000628 <__aeabi_dmul>
 800c1c8:	4b3e      	ldr	r3, [pc, #248]	; (800c2c4 <atan+0x324>)
 800c1ca:	2200      	movs	r2, #0
 800c1cc:	f7f4 f876 	bl	80002bc <__adddf3>
 800c1d0:	4602      	mov	r2, r0
 800c1d2:	460b      	mov	r3, r1
 800c1d4:	4630      	mov	r0, r6
 800c1d6:	4639      	mov	r1, r7
 800c1d8:	f7f4 fb50 	bl	800087c <__aeabi_ddiv>
 800c1dc:	f04f 0a02 	mov.w	sl, #2
 800c1e0:	4604      	mov	r4, r0
 800c1e2:	460d      	mov	r5, r1
 800c1e4:	e743      	b.n	800c06e <atan+0xce>
 800c1e6:	462b      	mov	r3, r5
 800c1e8:	ee10 2a10 	vmov	r2, s0
 800c1ec:	4939      	ldr	r1, [pc, #228]	; (800c2d4 <atan+0x334>)
 800c1ee:	2000      	movs	r0, #0
 800c1f0:	f7f4 fb44 	bl	800087c <__aeabi_ddiv>
 800c1f4:	f04f 0a03 	mov.w	sl, #3
 800c1f8:	4604      	mov	r4, r0
 800c1fa:	460d      	mov	r5, r1
 800c1fc:	e737      	b.n	800c06e <atan+0xce>
 800c1fe:	4b36      	ldr	r3, [pc, #216]	; (800c2d8 <atan+0x338>)
 800c200:	4e36      	ldr	r6, [pc, #216]	; (800c2dc <atan+0x33c>)
 800c202:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800c206:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c20a:	f7f4 f855 	bl	80002b8 <__aeabi_dsub>
 800c20e:	4622      	mov	r2, r4
 800c210:	462b      	mov	r3, r5
 800c212:	f7f4 f851 	bl	80002b8 <__aeabi_dsub>
 800c216:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800c21a:	4602      	mov	r2, r0
 800c21c:	460b      	mov	r3, r1
 800c21e:	e9d6 0100 	ldrd	r0, r1, [r6]
 800c222:	f7f4 f849 	bl	80002b8 <__aeabi_dsub>
 800c226:	f1bb 0f00 	cmp.w	fp, #0
 800c22a:	4604      	mov	r4, r0
 800c22c:	460d      	mov	r5, r1
 800c22e:	f6bf aed6 	bge.w	800bfde <atan+0x3e>
 800c232:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c236:	461d      	mov	r5, r3
 800c238:	e6d1      	b.n	800bfde <atan+0x3e>
 800c23a:	a51d      	add	r5, pc, #116	; (adr r5, 800c2b0 <atan+0x310>)
 800c23c:	e9d5 4500 	ldrd	r4, r5, [r5]
 800c240:	e6cd      	b.n	800bfde <atan+0x3e>
 800c242:	bf00      	nop
 800c244:	f3af 8000 	nop.w
 800c248:	54442d18 	.word	0x54442d18
 800c24c:	bff921fb 	.word	0xbff921fb
 800c250:	8800759c 	.word	0x8800759c
 800c254:	7e37e43c 	.word	0x7e37e43c
 800c258:	e322da11 	.word	0xe322da11
 800c25c:	3f90ad3a 	.word	0x3f90ad3a
 800c260:	24760deb 	.word	0x24760deb
 800c264:	3fa97b4b 	.word	0x3fa97b4b
 800c268:	a0d03d51 	.word	0xa0d03d51
 800c26c:	3fb10d66 	.word	0x3fb10d66
 800c270:	c54c206e 	.word	0xc54c206e
 800c274:	3fb745cd 	.word	0x3fb745cd
 800c278:	920083ff 	.word	0x920083ff
 800c27c:	3fc24924 	.word	0x3fc24924
 800c280:	5555550d 	.word	0x5555550d
 800c284:	3fd55555 	.word	0x3fd55555
 800c288:	2c6a6c2f 	.word	0x2c6a6c2f
 800c28c:	bfa2b444 	.word	0xbfa2b444
 800c290:	52defd9a 	.word	0x52defd9a
 800c294:	3fadde2d 	.word	0x3fadde2d
 800c298:	af749a6d 	.word	0xaf749a6d
 800c29c:	3fb3b0f2 	.word	0x3fb3b0f2
 800c2a0:	fe231671 	.word	0xfe231671
 800c2a4:	3fbc71c6 	.word	0x3fbc71c6
 800c2a8:	9998ebc4 	.word	0x9998ebc4
 800c2ac:	3fc99999 	.word	0x3fc99999
 800c2b0:	54442d18 	.word	0x54442d18
 800c2b4:	3ff921fb 	.word	0x3ff921fb
 800c2b8:	440fffff 	.word	0x440fffff
 800c2bc:	7ff00000 	.word	0x7ff00000
 800c2c0:	3fdbffff 	.word	0x3fdbffff
 800c2c4:	3ff00000 	.word	0x3ff00000
 800c2c8:	3ff2ffff 	.word	0x3ff2ffff
 800c2cc:	40038000 	.word	0x40038000
 800c2d0:	3ff80000 	.word	0x3ff80000
 800c2d4:	bff00000 	.word	0xbff00000
 800c2d8:	0800d250 	.word	0x0800d250
 800c2dc:	0800d230 	.word	0x0800d230

0800c2e0 <fabs>:
 800c2e0:	ec51 0b10 	vmov	r0, r1, d0
 800c2e4:	ee10 2a10 	vmov	r2, s0
 800c2e8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c2ec:	ec43 2b10 	vmov	d0, r2, r3
 800c2f0:	4770      	bx	lr
 800c2f2:	0000      	movs	r0, r0
 800c2f4:	0000      	movs	r0, r0
	...

0800c2f8 <__kernel_rem_pio2>:
 800c2f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c2fc:	ed2d 8b02 	vpush	{d8}
 800c300:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 800c304:	f112 0f14 	cmn.w	r2, #20
 800c308:	9306      	str	r3, [sp, #24]
 800c30a:	9104      	str	r1, [sp, #16]
 800c30c:	4bc2      	ldr	r3, [pc, #776]	; (800c618 <__kernel_rem_pio2+0x320>)
 800c30e:	99a4      	ldr	r1, [sp, #656]	; 0x290
 800c310:	9009      	str	r0, [sp, #36]	; 0x24
 800c312:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c316:	9300      	str	r3, [sp, #0]
 800c318:	9b06      	ldr	r3, [sp, #24]
 800c31a:	f103 33ff 	add.w	r3, r3, #4294967295
 800c31e:	bfa8      	it	ge
 800c320:	1ed4      	subge	r4, r2, #3
 800c322:	9305      	str	r3, [sp, #20]
 800c324:	bfb2      	itee	lt
 800c326:	2400      	movlt	r4, #0
 800c328:	2318      	movge	r3, #24
 800c32a:	fb94 f4f3 	sdivge	r4, r4, r3
 800c32e:	f06f 0317 	mvn.w	r3, #23
 800c332:	fb04 3303 	mla	r3, r4, r3, r3
 800c336:	eb03 0a02 	add.w	sl, r3, r2
 800c33a:	9b00      	ldr	r3, [sp, #0]
 800c33c:	9a05      	ldr	r2, [sp, #20]
 800c33e:	ed9f 8bb2 	vldr	d8, [pc, #712]	; 800c608 <__kernel_rem_pio2+0x310>
 800c342:	eb03 0802 	add.w	r8, r3, r2
 800c346:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800c348:	1aa7      	subs	r7, r4, r2
 800c34a:	ae20      	add	r6, sp, #128	; 0x80
 800c34c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800c350:	2500      	movs	r5, #0
 800c352:	4545      	cmp	r5, r8
 800c354:	dd13      	ble.n	800c37e <__kernel_rem_pio2+0x86>
 800c356:	9b06      	ldr	r3, [sp, #24]
 800c358:	aa20      	add	r2, sp, #128	; 0x80
 800c35a:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800c35e:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 800c362:	f04f 0800 	mov.w	r8, #0
 800c366:	9b00      	ldr	r3, [sp, #0]
 800c368:	4598      	cmp	r8, r3
 800c36a:	dc31      	bgt.n	800c3d0 <__kernel_rem_pio2+0xd8>
 800c36c:	ed9f 7ba6 	vldr	d7, [pc, #664]	; 800c608 <__kernel_rem_pio2+0x310>
 800c370:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800c374:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c378:	462f      	mov	r7, r5
 800c37a:	2600      	movs	r6, #0
 800c37c:	e01b      	b.n	800c3b6 <__kernel_rem_pio2+0xbe>
 800c37e:	42ef      	cmn	r7, r5
 800c380:	d407      	bmi.n	800c392 <__kernel_rem_pio2+0x9a>
 800c382:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800c386:	f7f4 f8e5 	bl	8000554 <__aeabi_i2d>
 800c38a:	e8e6 0102 	strd	r0, r1, [r6], #8
 800c38e:	3501      	adds	r5, #1
 800c390:	e7df      	b.n	800c352 <__kernel_rem_pio2+0x5a>
 800c392:	ec51 0b18 	vmov	r0, r1, d8
 800c396:	e7f8      	b.n	800c38a <__kernel_rem_pio2+0x92>
 800c398:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c39c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800c3a0:	f7f4 f942 	bl	8000628 <__aeabi_dmul>
 800c3a4:	4602      	mov	r2, r0
 800c3a6:	460b      	mov	r3, r1
 800c3a8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c3ac:	f7f3 ff86 	bl	80002bc <__adddf3>
 800c3b0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c3b4:	3601      	adds	r6, #1
 800c3b6:	9b05      	ldr	r3, [sp, #20]
 800c3b8:	429e      	cmp	r6, r3
 800c3ba:	f1a7 0708 	sub.w	r7, r7, #8
 800c3be:	ddeb      	ble.n	800c398 <__kernel_rem_pio2+0xa0>
 800c3c0:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c3c4:	f108 0801 	add.w	r8, r8, #1
 800c3c8:	ecab 7b02 	vstmia	fp!, {d7}
 800c3cc:	3508      	adds	r5, #8
 800c3ce:	e7ca      	b.n	800c366 <__kernel_rem_pio2+0x6e>
 800c3d0:	9b00      	ldr	r3, [sp, #0]
 800c3d2:	aa0c      	add	r2, sp, #48	; 0x30
 800c3d4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c3d8:	930b      	str	r3, [sp, #44]	; 0x2c
 800c3da:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800c3dc:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800c3e0:	9c00      	ldr	r4, [sp, #0]
 800c3e2:	930a      	str	r3, [sp, #40]	; 0x28
 800c3e4:	00e3      	lsls	r3, r4, #3
 800c3e6:	9308      	str	r3, [sp, #32]
 800c3e8:	ab98      	add	r3, sp, #608	; 0x260
 800c3ea:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c3ee:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800c3f2:	f10d 0830 	add.w	r8, sp, #48	; 0x30
 800c3f6:	ab70      	add	r3, sp, #448	; 0x1c0
 800c3f8:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 800c3fc:	46c3      	mov	fp, r8
 800c3fe:	46a1      	mov	r9, r4
 800c400:	f1b9 0f00 	cmp.w	r9, #0
 800c404:	f1a5 0508 	sub.w	r5, r5, #8
 800c408:	dc77      	bgt.n	800c4fa <__kernel_rem_pio2+0x202>
 800c40a:	ec47 6b10 	vmov	d0, r6, r7
 800c40e:	4650      	mov	r0, sl
 800c410:	f000 fac2 	bl	800c998 <scalbn>
 800c414:	ec57 6b10 	vmov	r6, r7, d0
 800c418:	2200      	movs	r2, #0
 800c41a:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800c41e:	ee10 0a10 	vmov	r0, s0
 800c422:	4639      	mov	r1, r7
 800c424:	f7f4 f900 	bl	8000628 <__aeabi_dmul>
 800c428:	ec41 0b10 	vmov	d0, r0, r1
 800c42c:	f000 fb34 	bl	800ca98 <floor>
 800c430:	4b7a      	ldr	r3, [pc, #488]	; (800c61c <__kernel_rem_pio2+0x324>)
 800c432:	ec51 0b10 	vmov	r0, r1, d0
 800c436:	2200      	movs	r2, #0
 800c438:	f7f4 f8f6 	bl	8000628 <__aeabi_dmul>
 800c43c:	4602      	mov	r2, r0
 800c43e:	460b      	mov	r3, r1
 800c440:	4630      	mov	r0, r6
 800c442:	4639      	mov	r1, r7
 800c444:	f7f3 ff38 	bl	80002b8 <__aeabi_dsub>
 800c448:	460f      	mov	r7, r1
 800c44a:	4606      	mov	r6, r0
 800c44c:	f7f4 fb9c 	bl	8000b88 <__aeabi_d2iz>
 800c450:	9002      	str	r0, [sp, #8]
 800c452:	f7f4 f87f 	bl	8000554 <__aeabi_i2d>
 800c456:	4602      	mov	r2, r0
 800c458:	460b      	mov	r3, r1
 800c45a:	4630      	mov	r0, r6
 800c45c:	4639      	mov	r1, r7
 800c45e:	f7f3 ff2b 	bl	80002b8 <__aeabi_dsub>
 800c462:	f1ba 0f00 	cmp.w	sl, #0
 800c466:	4606      	mov	r6, r0
 800c468:	460f      	mov	r7, r1
 800c46a:	dd6d      	ble.n	800c548 <__kernel_rem_pio2+0x250>
 800c46c:	1e61      	subs	r1, r4, #1
 800c46e:	ab0c      	add	r3, sp, #48	; 0x30
 800c470:	9d02      	ldr	r5, [sp, #8]
 800c472:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c476:	f1ca 0018 	rsb	r0, sl, #24
 800c47a:	fa43 f200 	asr.w	r2, r3, r0
 800c47e:	4415      	add	r5, r2
 800c480:	4082      	lsls	r2, r0
 800c482:	1a9b      	subs	r3, r3, r2
 800c484:	aa0c      	add	r2, sp, #48	; 0x30
 800c486:	9502      	str	r5, [sp, #8]
 800c488:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800c48c:	f1ca 0217 	rsb	r2, sl, #23
 800c490:	fa43 fb02 	asr.w	fp, r3, r2
 800c494:	f1bb 0f00 	cmp.w	fp, #0
 800c498:	dd65      	ble.n	800c566 <__kernel_rem_pio2+0x26e>
 800c49a:	9b02      	ldr	r3, [sp, #8]
 800c49c:	2200      	movs	r2, #0
 800c49e:	3301      	adds	r3, #1
 800c4a0:	9302      	str	r3, [sp, #8]
 800c4a2:	4615      	mov	r5, r2
 800c4a4:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800c4a8:	4294      	cmp	r4, r2
 800c4aa:	f300 809f 	bgt.w	800c5ec <__kernel_rem_pio2+0x2f4>
 800c4ae:	f1ba 0f00 	cmp.w	sl, #0
 800c4b2:	dd07      	ble.n	800c4c4 <__kernel_rem_pio2+0x1cc>
 800c4b4:	f1ba 0f01 	cmp.w	sl, #1
 800c4b8:	f000 80c1 	beq.w	800c63e <__kernel_rem_pio2+0x346>
 800c4bc:	f1ba 0f02 	cmp.w	sl, #2
 800c4c0:	f000 80c7 	beq.w	800c652 <__kernel_rem_pio2+0x35a>
 800c4c4:	f1bb 0f02 	cmp.w	fp, #2
 800c4c8:	d14d      	bne.n	800c566 <__kernel_rem_pio2+0x26e>
 800c4ca:	4632      	mov	r2, r6
 800c4cc:	463b      	mov	r3, r7
 800c4ce:	4954      	ldr	r1, [pc, #336]	; (800c620 <__kernel_rem_pio2+0x328>)
 800c4d0:	2000      	movs	r0, #0
 800c4d2:	f7f3 fef1 	bl	80002b8 <__aeabi_dsub>
 800c4d6:	4606      	mov	r6, r0
 800c4d8:	460f      	mov	r7, r1
 800c4da:	2d00      	cmp	r5, #0
 800c4dc:	d043      	beq.n	800c566 <__kernel_rem_pio2+0x26e>
 800c4de:	4650      	mov	r0, sl
 800c4e0:	ed9f 0b4b 	vldr	d0, [pc, #300]	; 800c610 <__kernel_rem_pio2+0x318>
 800c4e4:	f000 fa58 	bl	800c998 <scalbn>
 800c4e8:	4630      	mov	r0, r6
 800c4ea:	4639      	mov	r1, r7
 800c4ec:	ec53 2b10 	vmov	r2, r3, d0
 800c4f0:	f7f3 fee2 	bl	80002b8 <__aeabi_dsub>
 800c4f4:	4606      	mov	r6, r0
 800c4f6:	460f      	mov	r7, r1
 800c4f8:	e035      	b.n	800c566 <__kernel_rem_pio2+0x26e>
 800c4fa:	4b4a      	ldr	r3, [pc, #296]	; (800c624 <__kernel_rem_pio2+0x32c>)
 800c4fc:	2200      	movs	r2, #0
 800c4fe:	4630      	mov	r0, r6
 800c500:	4639      	mov	r1, r7
 800c502:	f7f4 f891 	bl	8000628 <__aeabi_dmul>
 800c506:	f7f4 fb3f 	bl	8000b88 <__aeabi_d2iz>
 800c50a:	f7f4 f823 	bl	8000554 <__aeabi_i2d>
 800c50e:	4602      	mov	r2, r0
 800c510:	460b      	mov	r3, r1
 800c512:	ec43 2b18 	vmov	d8, r2, r3
 800c516:	4b44      	ldr	r3, [pc, #272]	; (800c628 <__kernel_rem_pio2+0x330>)
 800c518:	2200      	movs	r2, #0
 800c51a:	f7f4 f885 	bl	8000628 <__aeabi_dmul>
 800c51e:	4602      	mov	r2, r0
 800c520:	460b      	mov	r3, r1
 800c522:	4630      	mov	r0, r6
 800c524:	4639      	mov	r1, r7
 800c526:	f7f3 fec7 	bl	80002b8 <__aeabi_dsub>
 800c52a:	f7f4 fb2d 	bl	8000b88 <__aeabi_d2iz>
 800c52e:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c532:	f84b 0b04 	str.w	r0, [fp], #4
 800c536:	ec51 0b18 	vmov	r0, r1, d8
 800c53a:	f7f3 febf 	bl	80002bc <__adddf3>
 800c53e:	f109 39ff 	add.w	r9, r9, #4294967295
 800c542:	4606      	mov	r6, r0
 800c544:	460f      	mov	r7, r1
 800c546:	e75b      	b.n	800c400 <__kernel_rem_pio2+0x108>
 800c548:	d106      	bne.n	800c558 <__kernel_rem_pio2+0x260>
 800c54a:	1e63      	subs	r3, r4, #1
 800c54c:	aa0c      	add	r2, sp, #48	; 0x30
 800c54e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c552:	ea4f 5be3 	mov.w	fp, r3, asr #23
 800c556:	e79d      	b.n	800c494 <__kernel_rem_pio2+0x19c>
 800c558:	4b34      	ldr	r3, [pc, #208]	; (800c62c <__kernel_rem_pio2+0x334>)
 800c55a:	2200      	movs	r2, #0
 800c55c:	f7f4 faea 	bl	8000b34 <__aeabi_dcmpge>
 800c560:	2800      	cmp	r0, #0
 800c562:	d140      	bne.n	800c5e6 <__kernel_rem_pio2+0x2ee>
 800c564:	4683      	mov	fp, r0
 800c566:	2200      	movs	r2, #0
 800c568:	2300      	movs	r3, #0
 800c56a:	4630      	mov	r0, r6
 800c56c:	4639      	mov	r1, r7
 800c56e:	f7f4 fac3 	bl	8000af8 <__aeabi_dcmpeq>
 800c572:	2800      	cmp	r0, #0
 800c574:	f000 80c1 	beq.w	800c6fa <__kernel_rem_pio2+0x402>
 800c578:	1e65      	subs	r5, r4, #1
 800c57a:	462b      	mov	r3, r5
 800c57c:	2200      	movs	r2, #0
 800c57e:	9900      	ldr	r1, [sp, #0]
 800c580:	428b      	cmp	r3, r1
 800c582:	da6d      	bge.n	800c660 <__kernel_rem_pio2+0x368>
 800c584:	2a00      	cmp	r2, #0
 800c586:	f000 808a 	beq.w	800c69e <__kernel_rem_pio2+0x3a6>
 800c58a:	ab0c      	add	r3, sp, #48	; 0x30
 800c58c:	f1aa 0a18 	sub.w	sl, sl, #24
 800c590:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800c594:	2b00      	cmp	r3, #0
 800c596:	f000 80ae 	beq.w	800c6f6 <__kernel_rem_pio2+0x3fe>
 800c59a:	4650      	mov	r0, sl
 800c59c:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 800c610 <__kernel_rem_pio2+0x318>
 800c5a0:	f000 f9fa 	bl	800c998 <scalbn>
 800c5a4:	1c6b      	adds	r3, r5, #1
 800c5a6:	00da      	lsls	r2, r3, #3
 800c5a8:	9205      	str	r2, [sp, #20]
 800c5aa:	ec57 6b10 	vmov	r6, r7, d0
 800c5ae:	aa70      	add	r2, sp, #448	; 0x1c0
 800c5b0:	f8df 9070 	ldr.w	r9, [pc, #112]	; 800c624 <__kernel_rem_pio2+0x32c>
 800c5b4:	eb02 0ac3 	add.w	sl, r2, r3, lsl #3
 800c5b8:	462c      	mov	r4, r5
 800c5ba:	f04f 0800 	mov.w	r8, #0
 800c5be:	2c00      	cmp	r4, #0
 800c5c0:	f280 80d4 	bge.w	800c76c <__kernel_rem_pio2+0x474>
 800c5c4:	462c      	mov	r4, r5
 800c5c6:	2c00      	cmp	r4, #0
 800c5c8:	f2c0 8102 	blt.w	800c7d0 <__kernel_rem_pio2+0x4d8>
 800c5cc:	4b18      	ldr	r3, [pc, #96]	; (800c630 <__kernel_rem_pio2+0x338>)
 800c5ce:	461e      	mov	r6, r3
 800c5d0:	ab70      	add	r3, sp, #448	; 0x1c0
 800c5d2:	eb03 08c4 	add.w	r8, r3, r4, lsl #3
 800c5d6:	1b2b      	subs	r3, r5, r4
 800c5d8:	f04f 0900 	mov.w	r9, #0
 800c5dc:	f04f 0a00 	mov.w	sl, #0
 800c5e0:	2700      	movs	r7, #0
 800c5e2:	9306      	str	r3, [sp, #24]
 800c5e4:	e0e6      	b.n	800c7b4 <__kernel_rem_pio2+0x4bc>
 800c5e6:	f04f 0b02 	mov.w	fp, #2
 800c5ea:	e756      	b.n	800c49a <__kernel_rem_pio2+0x1a2>
 800c5ec:	f8d8 3000 	ldr.w	r3, [r8]
 800c5f0:	bb05      	cbnz	r5, 800c634 <__kernel_rem_pio2+0x33c>
 800c5f2:	b123      	cbz	r3, 800c5fe <__kernel_rem_pio2+0x306>
 800c5f4:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800c5f8:	f8c8 3000 	str.w	r3, [r8]
 800c5fc:	2301      	movs	r3, #1
 800c5fe:	3201      	adds	r2, #1
 800c600:	f108 0804 	add.w	r8, r8, #4
 800c604:	461d      	mov	r5, r3
 800c606:	e74f      	b.n	800c4a8 <__kernel_rem_pio2+0x1b0>
	...
 800c614:	3ff00000 	.word	0x3ff00000
 800c618:	0800d2b0 	.word	0x0800d2b0
 800c61c:	40200000 	.word	0x40200000
 800c620:	3ff00000 	.word	0x3ff00000
 800c624:	3e700000 	.word	0x3e700000
 800c628:	41700000 	.word	0x41700000
 800c62c:	3fe00000 	.word	0x3fe00000
 800c630:	0800d270 	.word	0x0800d270
 800c634:	1acb      	subs	r3, r1, r3
 800c636:	f8c8 3000 	str.w	r3, [r8]
 800c63a:	462b      	mov	r3, r5
 800c63c:	e7df      	b.n	800c5fe <__kernel_rem_pio2+0x306>
 800c63e:	1e62      	subs	r2, r4, #1
 800c640:	ab0c      	add	r3, sp, #48	; 0x30
 800c642:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c646:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800c64a:	a90c      	add	r1, sp, #48	; 0x30
 800c64c:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800c650:	e738      	b.n	800c4c4 <__kernel_rem_pio2+0x1cc>
 800c652:	1e62      	subs	r2, r4, #1
 800c654:	ab0c      	add	r3, sp, #48	; 0x30
 800c656:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c65a:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800c65e:	e7f4      	b.n	800c64a <__kernel_rem_pio2+0x352>
 800c660:	a90c      	add	r1, sp, #48	; 0x30
 800c662:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800c666:	3b01      	subs	r3, #1
 800c668:	430a      	orrs	r2, r1
 800c66a:	e788      	b.n	800c57e <__kernel_rem_pio2+0x286>
 800c66c:	3301      	adds	r3, #1
 800c66e:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800c672:	2900      	cmp	r1, #0
 800c674:	d0fa      	beq.n	800c66c <__kernel_rem_pio2+0x374>
 800c676:	9a08      	ldr	r2, [sp, #32]
 800c678:	f502 7218 	add.w	r2, r2, #608	; 0x260
 800c67c:	446a      	add	r2, sp
 800c67e:	3a98      	subs	r2, #152	; 0x98
 800c680:	9208      	str	r2, [sp, #32]
 800c682:	9a06      	ldr	r2, [sp, #24]
 800c684:	a920      	add	r1, sp, #128	; 0x80
 800c686:	18a2      	adds	r2, r4, r2
 800c688:	18e3      	adds	r3, r4, r3
 800c68a:	f104 0801 	add.w	r8, r4, #1
 800c68e:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 800c692:	9302      	str	r3, [sp, #8]
 800c694:	9b02      	ldr	r3, [sp, #8]
 800c696:	4543      	cmp	r3, r8
 800c698:	da04      	bge.n	800c6a4 <__kernel_rem_pio2+0x3ac>
 800c69a:	461c      	mov	r4, r3
 800c69c:	e6a2      	b.n	800c3e4 <__kernel_rem_pio2+0xec>
 800c69e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c6a0:	2301      	movs	r3, #1
 800c6a2:	e7e4      	b.n	800c66e <__kernel_rem_pio2+0x376>
 800c6a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c6a6:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800c6aa:	f7f3 ff53 	bl	8000554 <__aeabi_i2d>
 800c6ae:	e8e5 0102 	strd	r0, r1, [r5], #8
 800c6b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c6b4:	46ab      	mov	fp, r5
 800c6b6:	461c      	mov	r4, r3
 800c6b8:	f04f 0900 	mov.w	r9, #0
 800c6bc:	2600      	movs	r6, #0
 800c6be:	2700      	movs	r7, #0
 800c6c0:	9b05      	ldr	r3, [sp, #20]
 800c6c2:	4599      	cmp	r9, r3
 800c6c4:	dd06      	ble.n	800c6d4 <__kernel_rem_pio2+0x3dc>
 800c6c6:	9b08      	ldr	r3, [sp, #32]
 800c6c8:	e8e3 6702 	strd	r6, r7, [r3], #8
 800c6cc:	f108 0801 	add.w	r8, r8, #1
 800c6d0:	9308      	str	r3, [sp, #32]
 800c6d2:	e7df      	b.n	800c694 <__kernel_rem_pio2+0x39c>
 800c6d4:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800c6d8:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800c6dc:	f7f3 ffa4 	bl	8000628 <__aeabi_dmul>
 800c6e0:	4602      	mov	r2, r0
 800c6e2:	460b      	mov	r3, r1
 800c6e4:	4630      	mov	r0, r6
 800c6e6:	4639      	mov	r1, r7
 800c6e8:	f7f3 fde8 	bl	80002bc <__adddf3>
 800c6ec:	f109 0901 	add.w	r9, r9, #1
 800c6f0:	4606      	mov	r6, r0
 800c6f2:	460f      	mov	r7, r1
 800c6f4:	e7e4      	b.n	800c6c0 <__kernel_rem_pio2+0x3c8>
 800c6f6:	3d01      	subs	r5, #1
 800c6f8:	e747      	b.n	800c58a <__kernel_rem_pio2+0x292>
 800c6fa:	ec47 6b10 	vmov	d0, r6, r7
 800c6fe:	f1ca 0000 	rsb	r0, sl, #0
 800c702:	f000 f949 	bl	800c998 <scalbn>
 800c706:	ec57 6b10 	vmov	r6, r7, d0
 800c70a:	4ba0      	ldr	r3, [pc, #640]	; (800c98c <__kernel_rem_pio2+0x694>)
 800c70c:	ee10 0a10 	vmov	r0, s0
 800c710:	2200      	movs	r2, #0
 800c712:	4639      	mov	r1, r7
 800c714:	f7f4 fa0e 	bl	8000b34 <__aeabi_dcmpge>
 800c718:	b1f8      	cbz	r0, 800c75a <__kernel_rem_pio2+0x462>
 800c71a:	4b9d      	ldr	r3, [pc, #628]	; (800c990 <__kernel_rem_pio2+0x698>)
 800c71c:	2200      	movs	r2, #0
 800c71e:	4630      	mov	r0, r6
 800c720:	4639      	mov	r1, r7
 800c722:	f7f3 ff81 	bl	8000628 <__aeabi_dmul>
 800c726:	f7f4 fa2f 	bl	8000b88 <__aeabi_d2iz>
 800c72a:	4680      	mov	r8, r0
 800c72c:	f7f3 ff12 	bl	8000554 <__aeabi_i2d>
 800c730:	4b96      	ldr	r3, [pc, #600]	; (800c98c <__kernel_rem_pio2+0x694>)
 800c732:	2200      	movs	r2, #0
 800c734:	f7f3 ff78 	bl	8000628 <__aeabi_dmul>
 800c738:	460b      	mov	r3, r1
 800c73a:	4602      	mov	r2, r0
 800c73c:	4639      	mov	r1, r7
 800c73e:	4630      	mov	r0, r6
 800c740:	f7f3 fdba 	bl	80002b8 <__aeabi_dsub>
 800c744:	f7f4 fa20 	bl	8000b88 <__aeabi_d2iz>
 800c748:	1c65      	adds	r5, r4, #1
 800c74a:	ab0c      	add	r3, sp, #48	; 0x30
 800c74c:	f10a 0a18 	add.w	sl, sl, #24
 800c750:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800c754:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800c758:	e71f      	b.n	800c59a <__kernel_rem_pio2+0x2a2>
 800c75a:	4630      	mov	r0, r6
 800c75c:	4639      	mov	r1, r7
 800c75e:	f7f4 fa13 	bl	8000b88 <__aeabi_d2iz>
 800c762:	ab0c      	add	r3, sp, #48	; 0x30
 800c764:	4625      	mov	r5, r4
 800c766:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800c76a:	e716      	b.n	800c59a <__kernel_rem_pio2+0x2a2>
 800c76c:	ab0c      	add	r3, sp, #48	; 0x30
 800c76e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800c772:	f7f3 feef 	bl	8000554 <__aeabi_i2d>
 800c776:	4632      	mov	r2, r6
 800c778:	463b      	mov	r3, r7
 800c77a:	f7f3 ff55 	bl	8000628 <__aeabi_dmul>
 800c77e:	4642      	mov	r2, r8
 800c780:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 800c784:	464b      	mov	r3, r9
 800c786:	4630      	mov	r0, r6
 800c788:	4639      	mov	r1, r7
 800c78a:	f7f3 ff4d 	bl	8000628 <__aeabi_dmul>
 800c78e:	3c01      	subs	r4, #1
 800c790:	4606      	mov	r6, r0
 800c792:	460f      	mov	r7, r1
 800c794:	e713      	b.n	800c5be <__kernel_rem_pio2+0x2c6>
 800c796:	e8f8 2302 	ldrd	r2, r3, [r8], #8
 800c79a:	e8f6 0102 	ldrd	r0, r1, [r6], #8
 800c79e:	f7f3 ff43 	bl	8000628 <__aeabi_dmul>
 800c7a2:	4602      	mov	r2, r0
 800c7a4:	460b      	mov	r3, r1
 800c7a6:	4648      	mov	r0, r9
 800c7a8:	4651      	mov	r1, sl
 800c7aa:	f7f3 fd87 	bl	80002bc <__adddf3>
 800c7ae:	3701      	adds	r7, #1
 800c7b0:	4681      	mov	r9, r0
 800c7b2:	468a      	mov	sl, r1
 800c7b4:	9b00      	ldr	r3, [sp, #0]
 800c7b6:	429f      	cmp	r7, r3
 800c7b8:	dc02      	bgt.n	800c7c0 <__kernel_rem_pio2+0x4c8>
 800c7ba:	9b06      	ldr	r3, [sp, #24]
 800c7bc:	429f      	cmp	r7, r3
 800c7be:	ddea      	ble.n	800c796 <__kernel_rem_pio2+0x49e>
 800c7c0:	9a06      	ldr	r2, [sp, #24]
 800c7c2:	ab48      	add	r3, sp, #288	; 0x120
 800c7c4:	eb03 06c2 	add.w	r6, r3, r2, lsl #3
 800c7c8:	e9c6 9a00 	strd	r9, sl, [r6]
 800c7cc:	3c01      	subs	r4, #1
 800c7ce:	e6fa      	b.n	800c5c6 <__kernel_rem_pio2+0x2ce>
 800c7d0:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800c7d2:	2b02      	cmp	r3, #2
 800c7d4:	dc0b      	bgt.n	800c7ee <__kernel_rem_pio2+0x4f6>
 800c7d6:	2b00      	cmp	r3, #0
 800c7d8:	dc39      	bgt.n	800c84e <__kernel_rem_pio2+0x556>
 800c7da:	d05d      	beq.n	800c898 <__kernel_rem_pio2+0x5a0>
 800c7dc:	9b02      	ldr	r3, [sp, #8]
 800c7de:	f003 0007 	and.w	r0, r3, #7
 800c7e2:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800c7e6:	ecbd 8b02 	vpop	{d8}
 800c7ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c7ee:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800c7f0:	2b03      	cmp	r3, #3
 800c7f2:	d1f3      	bne.n	800c7dc <__kernel_rem_pio2+0x4e4>
 800c7f4:	9b05      	ldr	r3, [sp, #20]
 800c7f6:	9500      	str	r5, [sp, #0]
 800c7f8:	f503 7318 	add.w	r3, r3, #608	; 0x260
 800c7fc:	eb0d 0403 	add.w	r4, sp, r3
 800c800:	f5a4 74a4 	sub.w	r4, r4, #328	; 0x148
 800c804:	46a2      	mov	sl, r4
 800c806:	9b00      	ldr	r3, [sp, #0]
 800c808:	2b00      	cmp	r3, #0
 800c80a:	f1aa 0a08 	sub.w	sl, sl, #8
 800c80e:	dc69      	bgt.n	800c8e4 <__kernel_rem_pio2+0x5ec>
 800c810:	46aa      	mov	sl, r5
 800c812:	f1ba 0f01 	cmp.w	sl, #1
 800c816:	f1a4 0408 	sub.w	r4, r4, #8
 800c81a:	f300 8083 	bgt.w	800c924 <__kernel_rem_pio2+0x62c>
 800c81e:	9c05      	ldr	r4, [sp, #20]
 800c820:	ab48      	add	r3, sp, #288	; 0x120
 800c822:	441c      	add	r4, r3
 800c824:	2000      	movs	r0, #0
 800c826:	2100      	movs	r1, #0
 800c828:	2d01      	cmp	r5, #1
 800c82a:	f300 809a 	bgt.w	800c962 <__kernel_rem_pio2+0x66a>
 800c82e:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	; 0x120
 800c832:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 800c836:	f1bb 0f00 	cmp.w	fp, #0
 800c83a:	f040 8098 	bne.w	800c96e <__kernel_rem_pio2+0x676>
 800c83e:	9b04      	ldr	r3, [sp, #16]
 800c840:	e9c3 7800 	strd	r7, r8, [r3]
 800c844:	e9c3 5602 	strd	r5, r6, [r3, #8]
 800c848:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800c84c:	e7c6      	b.n	800c7dc <__kernel_rem_pio2+0x4e4>
 800c84e:	9e05      	ldr	r6, [sp, #20]
 800c850:	ab48      	add	r3, sp, #288	; 0x120
 800c852:	441e      	add	r6, r3
 800c854:	462c      	mov	r4, r5
 800c856:	2000      	movs	r0, #0
 800c858:	2100      	movs	r1, #0
 800c85a:	2c00      	cmp	r4, #0
 800c85c:	da33      	bge.n	800c8c6 <__kernel_rem_pio2+0x5ce>
 800c85e:	f1bb 0f00 	cmp.w	fp, #0
 800c862:	d036      	beq.n	800c8d2 <__kernel_rem_pio2+0x5da>
 800c864:	4602      	mov	r2, r0
 800c866:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c86a:	9c04      	ldr	r4, [sp, #16]
 800c86c:	e9c4 2300 	strd	r2, r3, [r4]
 800c870:	4602      	mov	r2, r0
 800c872:	460b      	mov	r3, r1
 800c874:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 800c878:	f7f3 fd1e 	bl	80002b8 <__aeabi_dsub>
 800c87c:	ae4a      	add	r6, sp, #296	; 0x128
 800c87e:	2401      	movs	r4, #1
 800c880:	42a5      	cmp	r5, r4
 800c882:	da29      	bge.n	800c8d8 <__kernel_rem_pio2+0x5e0>
 800c884:	f1bb 0f00 	cmp.w	fp, #0
 800c888:	d002      	beq.n	800c890 <__kernel_rem_pio2+0x598>
 800c88a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c88e:	4619      	mov	r1, r3
 800c890:	9b04      	ldr	r3, [sp, #16]
 800c892:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800c896:	e7a1      	b.n	800c7dc <__kernel_rem_pio2+0x4e4>
 800c898:	9c05      	ldr	r4, [sp, #20]
 800c89a:	ab48      	add	r3, sp, #288	; 0x120
 800c89c:	441c      	add	r4, r3
 800c89e:	2000      	movs	r0, #0
 800c8a0:	2100      	movs	r1, #0
 800c8a2:	2d00      	cmp	r5, #0
 800c8a4:	da09      	bge.n	800c8ba <__kernel_rem_pio2+0x5c2>
 800c8a6:	f1bb 0f00 	cmp.w	fp, #0
 800c8aa:	d002      	beq.n	800c8b2 <__kernel_rem_pio2+0x5ba>
 800c8ac:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c8b0:	4619      	mov	r1, r3
 800c8b2:	9b04      	ldr	r3, [sp, #16]
 800c8b4:	e9c3 0100 	strd	r0, r1, [r3]
 800c8b8:	e790      	b.n	800c7dc <__kernel_rem_pio2+0x4e4>
 800c8ba:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800c8be:	f7f3 fcfd 	bl	80002bc <__adddf3>
 800c8c2:	3d01      	subs	r5, #1
 800c8c4:	e7ed      	b.n	800c8a2 <__kernel_rem_pio2+0x5aa>
 800c8c6:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 800c8ca:	f7f3 fcf7 	bl	80002bc <__adddf3>
 800c8ce:	3c01      	subs	r4, #1
 800c8d0:	e7c3      	b.n	800c85a <__kernel_rem_pio2+0x562>
 800c8d2:	4602      	mov	r2, r0
 800c8d4:	460b      	mov	r3, r1
 800c8d6:	e7c8      	b.n	800c86a <__kernel_rem_pio2+0x572>
 800c8d8:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800c8dc:	f7f3 fcee 	bl	80002bc <__adddf3>
 800c8e0:	3401      	adds	r4, #1
 800c8e2:	e7cd      	b.n	800c880 <__kernel_rem_pio2+0x588>
 800c8e4:	e9da 8900 	ldrd	r8, r9, [sl]
 800c8e8:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 800c8ec:	9b00      	ldr	r3, [sp, #0]
 800c8ee:	3b01      	subs	r3, #1
 800c8f0:	9300      	str	r3, [sp, #0]
 800c8f2:	4632      	mov	r2, r6
 800c8f4:	463b      	mov	r3, r7
 800c8f6:	4640      	mov	r0, r8
 800c8f8:	4649      	mov	r1, r9
 800c8fa:	f7f3 fcdf 	bl	80002bc <__adddf3>
 800c8fe:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800c902:	4602      	mov	r2, r0
 800c904:	460b      	mov	r3, r1
 800c906:	4640      	mov	r0, r8
 800c908:	4649      	mov	r1, r9
 800c90a:	f7f3 fcd5 	bl	80002b8 <__aeabi_dsub>
 800c90e:	4632      	mov	r2, r6
 800c910:	463b      	mov	r3, r7
 800c912:	f7f3 fcd3 	bl	80002bc <__adddf3>
 800c916:	ed9d 7b06 	vldr	d7, [sp, #24]
 800c91a:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800c91e:	ed8a 7b00 	vstr	d7, [sl]
 800c922:	e770      	b.n	800c806 <__kernel_rem_pio2+0x50e>
 800c924:	e9d4 8900 	ldrd	r8, r9, [r4]
 800c928:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 800c92c:	4640      	mov	r0, r8
 800c92e:	4632      	mov	r2, r6
 800c930:	463b      	mov	r3, r7
 800c932:	4649      	mov	r1, r9
 800c934:	f7f3 fcc2 	bl	80002bc <__adddf3>
 800c938:	e9cd 0100 	strd	r0, r1, [sp]
 800c93c:	4602      	mov	r2, r0
 800c93e:	460b      	mov	r3, r1
 800c940:	4640      	mov	r0, r8
 800c942:	4649      	mov	r1, r9
 800c944:	f7f3 fcb8 	bl	80002b8 <__aeabi_dsub>
 800c948:	4632      	mov	r2, r6
 800c94a:	463b      	mov	r3, r7
 800c94c:	f7f3 fcb6 	bl	80002bc <__adddf3>
 800c950:	ed9d 7b00 	vldr	d7, [sp]
 800c954:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800c958:	ed84 7b00 	vstr	d7, [r4]
 800c95c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c960:	e757      	b.n	800c812 <__kernel_rem_pio2+0x51a>
 800c962:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800c966:	f7f3 fca9 	bl	80002bc <__adddf3>
 800c96a:	3d01      	subs	r5, #1
 800c96c:	e75c      	b.n	800c828 <__kernel_rem_pio2+0x530>
 800c96e:	9b04      	ldr	r3, [sp, #16]
 800c970:	9a04      	ldr	r2, [sp, #16]
 800c972:	601f      	str	r7, [r3, #0]
 800c974:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 800c978:	605c      	str	r4, [r3, #4]
 800c97a:	609d      	str	r5, [r3, #8]
 800c97c:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800c980:	60d3      	str	r3, [r2, #12]
 800c982:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c986:	6110      	str	r0, [r2, #16]
 800c988:	6153      	str	r3, [r2, #20]
 800c98a:	e727      	b.n	800c7dc <__kernel_rem_pio2+0x4e4>
 800c98c:	41700000 	.word	0x41700000
 800c990:	3e700000 	.word	0x3e700000
 800c994:	00000000 	.word	0x00000000

0800c998 <scalbn>:
 800c998:	b570      	push	{r4, r5, r6, lr}
 800c99a:	ec55 4b10 	vmov	r4, r5, d0
 800c99e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800c9a2:	4606      	mov	r6, r0
 800c9a4:	462b      	mov	r3, r5
 800c9a6:	b999      	cbnz	r1, 800c9d0 <scalbn+0x38>
 800c9a8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800c9ac:	4323      	orrs	r3, r4
 800c9ae:	d03f      	beq.n	800ca30 <scalbn+0x98>
 800c9b0:	4b35      	ldr	r3, [pc, #212]	; (800ca88 <scalbn+0xf0>)
 800c9b2:	4629      	mov	r1, r5
 800c9b4:	ee10 0a10 	vmov	r0, s0
 800c9b8:	2200      	movs	r2, #0
 800c9ba:	f7f3 fe35 	bl	8000628 <__aeabi_dmul>
 800c9be:	4b33      	ldr	r3, [pc, #204]	; (800ca8c <scalbn+0xf4>)
 800c9c0:	429e      	cmp	r6, r3
 800c9c2:	4604      	mov	r4, r0
 800c9c4:	460d      	mov	r5, r1
 800c9c6:	da10      	bge.n	800c9ea <scalbn+0x52>
 800c9c8:	a327      	add	r3, pc, #156	; (adr r3, 800ca68 <scalbn+0xd0>)
 800c9ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9ce:	e01f      	b.n	800ca10 <scalbn+0x78>
 800c9d0:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800c9d4:	4291      	cmp	r1, r2
 800c9d6:	d10c      	bne.n	800c9f2 <scalbn+0x5a>
 800c9d8:	ee10 2a10 	vmov	r2, s0
 800c9dc:	4620      	mov	r0, r4
 800c9de:	4629      	mov	r1, r5
 800c9e0:	f7f3 fc6c 	bl	80002bc <__adddf3>
 800c9e4:	4604      	mov	r4, r0
 800c9e6:	460d      	mov	r5, r1
 800c9e8:	e022      	b.n	800ca30 <scalbn+0x98>
 800c9ea:	460b      	mov	r3, r1
 800c9ec:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800c9f0:	3936      	subs	r1, #54	; 0x36
 800c9f2:	f24c 3250 	movw	r2, #50000	; 0xc350
 800c9f6:	4296      	cmp	r6, r2
 800c9f8:	dd0d      	ble.n	800ca16 <scalbn+0x7e>
 800c9fa:	2d00      	cmp	r5, #0
 800c9fc:	a11c      	add	r1, pc, #112	; (adr r1, 800ca70 <scalbn+0xd8>)
 800c9fe:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ca02:	da02      	bge.n	800ca0a <scalbn+0x72>
 800ca04:	a11c      	add	r1, pc, #112	; (adr r1, 800ca78 <scalbn+0xe0>)
 800ca06:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ca0a:	a319      	add	r3, pc, #100	; (adr r3, 800ca70 <scalbn+0xd8>)
 800ca0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca10:	f7f3 fe0a 	bl	8000628 <__aeabi_dmul>
 800ca14:	e7e6      	b.n	800c9e4 <scalbn+0x4c>
 800ca16:	1872      	adds	r2, r6, r1
 800ca18:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800ca1c:	428a      	cmp	r2, r1
 800ca1e:	dcec      	bgt.n	800c9fa <scalbn+0x62>
 800ca20:	2a00      	cmp	r2, #0
 800ca22:	dd08      	ble.n	800ca36 <scalbn+0x9e>
 800ca24:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800ca28:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800ca2c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800ca30:	ec45 4b10 	vmov	d0, r4, r5
 800ca34:	bd70      	pop	{r4, r5, r6, pc}
 800ca36:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800ca3a:	da08      	bge.n	800ca4e <scalbn+0xb6>
 800ca3c:	2d00      	cmp	r5, #0
 800ca3e:	a10a      	add	r1, pc, #40	; (adr r1, 800ca68 <scalbn+0xd0>)
 800ca40:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ca44:	dac0      	bge.n	800c9c8 <scalbn+0x30>
 800ca46:	a10e      	add	r1, pc, #56	; (adr r1, 800ca80 <scalbn+0xe8>)
 800ca48:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ca4c:	e7bc      	b.n	800c9c8 <scalbn+0x30>
 800ca4e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800ca52:	3236      	adds	r2, #54	; 0x36
 800ca54:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800ca58:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800ca5c:	4620      	mov	r0, r4
 800ca5e:	4b0c      	ldr	r3, [pc, #48]	; (800ca90 <scalbn+0xf8>)
 800ca60:	2200      	movs	r2, #0
 800ca62:	e7d5      	b.n	800ca10 <scalbn+0x78>
 800ca64:	f3af 8000 	nop.w
 800ca68:	c2f8f359 	.word	0xc2f8f359
 800ca6c:	01a56e1f 	.word	0x01a56e1f
 800ca70:	8800759c 	.word	0x8800759c
 800ca74:	7e37e43c 	.word	0x7e37e43c
 800ca78:	8800759c 	.word	0x8800759c
 800ca7c:	fe37e43c 	.word	0xfe37e43c
 800ca80:	c2f8f359 	.word	0xc2f8f359
 800ca84:	81a56e1f 	.word	0x81a56e1f
 800ca88:	43500000 	.word	0x43500000
 800ca8c:	ffff3cb0 	.word	0xffff3cb0
 800ca90:	3c900000 	.word	0x3c900000
 800ca94:	00000000 	.word	0x00000000

0800ca98 <floor>:
 800ca98:	ec51 0b10 	vmov	r0, r1, d0
 800ca9c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800caa0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800caa4:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
 800caa8:	2e13      	cmp	r6, #19
 800caaa:	ee10 5a10 	vmov	r5, s0
 800caae:	ee10 8a10 	vmov	r8, s0
 800cab2:	460c      	mov	r4, r1
 800cab4:	dc31      	bgt.n	800cb1a <floor+0x82>
 800cab6:	2e00      	cmp	r6, #0
 800cab8:	da14      	bge.n	800cae4 <floor+0x4c>
 800caba:	a333      	add	r3, pc, #204	; (adr r3, 800cb88 <floor+0xf0>)
 800cabc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cac0:	f7f3 fbfc 	bl	80002bc <__adddf3>
 800cac4:	2200      	movs	r2, #0
 800cac6:	2300      	movs	r3, #0
 800cac8:	f7f4 f83e 	bl	8000b48 <__aeabi_dcmpgt>
 800cacc:	b138      	cbz	r0, 800cade <floor+0x46>
 800cace:	2c00      	cmp	r4, #0
 800cad0:	da53      	bge.n	800cb7a <floor+0xe2>
 800cad2:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 800cad6:	4325      	orrs	r5, r4
 800cad8:	d052      	beq.n	800cb80 <floor+0xe8>
 800cada:	4c2d      	ldr	r4, [pc, #180]	; (800cb90 <floor+0xf8>)
 800cadc:	2500      	movs	r5, #0
 800cade:	4621      	mov	r1, r4
 800cae0:	4628      	mov	r0, r5
 800cae2:	e024      	b.n	800cb2e <floor+0x96>
 800cae4:	4f2b      	ldr	r7, [pc, #172]	; (800cb94 <floor+0xfc>)
 800cae6:	4137      	asrs	r7, r6
 800cae8:	ea01 0307 	and.w	r3, r1, r7
 800caec:	4303      	orrs	r3, r0
 800caee:	d01e      	beq.n	800cb2e <floor+0x96>
 800caf0:	a325      	add	r3, pc, #148	; (adr r3, 800cb88 <floor+0xf0>)
 800caf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800caf6:	f7f3 fbe1 	bl	80002bc <__adddf3>
 800cafa:	2200      	movs	r2, #0
 800cafc:	2300      	movs	r3, #0
 800cafe:	f7f4 f823 	bl	8000b48 <__aeabi_dcmpgt>
 800cb02:	2800      	cmp	r0, #0
 800cb04:	d0eb      	beq.n	800cade <floor+0x46>
 800cb06:	2c00      	cmp	r4, #0
 800cb08:	bfbe      	ittt	lt
 800cb0a:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800cb0e:	4133      	asrlt	r3, r6
 800cb10:	18e4      	addlt	r4, r4, r3
 800cb12:	ea24 0407 	bic.w	r4, r4, r7
 800cb16:	2500      	movs	r5, #0
 800cb18:	e7e1      	b.n	800cade <floor+0x46>
 800cb1a:	2e33      	cmp	r6, #51	; 0x33
 800cb1c:	dd0b      	ble.n	800cb36 <floor+0x9e>
 800cb1e:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800cb22:	d104      	bne.n	800cb2e <floor+0x96>
 800cb24:	ee10 2a10 	vmov	r2, s0
 800cb28:	460b      	mov	r3, r1
 800cb2a:	f7f3 fbc7 	bl	80002bc <__adddf3>
 800cb2e:	ec41 0b10 	vmov	d0, r0, r1
 800cb32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cb36:	f2a3 4313 	subw	r3, r3, #1043	; 0x413
 800cb3a:	f04f 37ff 	mov.w	r7, #4294967295
 800cb3e:	40df      	lsrs	r7, r3
 800cb40:	4238      	tst	r0, r7
 800cb42:	d0f4      	beq.n	800cb2e <floor+0x96>
 800cb44:	a310      	add	r3, pc, #64	; (adr r3, 800cb88 <floor+0xf0>)
 800cb46:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb4a:	f7f3 fbb7 	bl	80002bc <__adddf3>
 800cb4e:	2200      	movs	r2, #0
 800cb50:	2300      	movs	r3, #0
 800cb52:	f7f3 fff9 	bl	8000b48 <__aeabi_dcmpgt>
 800cb56:	2800      	cmp	r0, #0
 800cb58:	d0c1      	beq.n	800cade <floor+0x46>
 800cb5a:	2c00      	cmp	r4, #0
 800cb5c:	da0a      	bge.n	800cb74 <floor+0xdc>
 800cb5e:	2e14      	cmp	r6, #20
 800cb60:	d101      	bne.n	800cb66 <floor+0xce>
 800cb62:	3401      	adds	r4, #1
 800cb64:	e006      	b.n	800cb74 <floor+0xdc>
 800cb66:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800cb6a:	2301      	movs	r3, #1
 800cb6c:	40b3      	lsls	r3, r6
 800cb6e:	441d      	add	r5, r3
 800cb70:	45a8      	cmp	r8, r5
 800cb72:	d8f6      	bhi.n	800cb62 <floor+0xca>
 800cb74:	ea25 0507 	bic.w	r5, r5, r7
 800cb78:	e7b1      	b.n	800cade <floor+0x46>
 800cb7a:	2500      	movs	r5, #0
 800cb7c:	462c      	mov	r4, r5
 800cb7e:	e7ae      	b.n	800cade <floor+0x46>
 800cb80:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800cb84:	e7ab      	b.n	800cade <floor+0x46>
 800cb86:	bf00      	nop
 800cb88:	8800759c 	.word	0x8800759c
 800cb8c:	7e37e43c 	.word	0x7e37e43c
 800cb90:	bff00000 	.word	0xbff00000
 800cb94:	000fffff 	.word	0x000fffff

0800cb98 <_init>:
 800cb98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb9a:	bf00      	nop
 800cb9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cb9e:	bc08      	pop	{r3}
 800cba0:	469e      	mov	lr, r3
 800cba2:	4770      	bx	lr

0800cba4 <_fini>:
 800cba4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cba6:	bf00      	nop
 800cba8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cbaa:	bc08      	pop	{r3}
 800cbac:	469e      	mov	lr, r3
 800cbae:	4770      	bx	lr
