<stg><name>compute_near_Pipeline_L1_VITIS_LOOP_32_1</name>


<trans_list>

<trans id="37" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="40" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="22" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:1 %sext_ln31_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln31

]]></Node>
<StgValue><ssdm name="sext_ln31_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:2 %sext_ln31_cast = sext i62 %sext_ln31_read

]]></Node>
<StgValue><ssdm name="sext_ln31_cast"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %searchStream, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_12, void @empty_9, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i22 0, i22 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="22" op_0_bw="22" op_1_bw="0">
<![CDATA[
for.inc:0 %indvar_flatten_load = load i22 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc:4 %icmp_ln31 = icmp_eq  i22 %indvar_flatten_load, i22 2097152

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc:5 %add_ln31 = add i22 %indvar_flatten_load, i22 1

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:6 %br_ln31 = br i1 %icmp_ln31, void %for.inc5, void %VITIS_LOOP_41_2.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="22" op_1_bw="22" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc5:6 %store_ln32 = store i22 %add_ln31, i22 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc:2 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln31_cast

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc5:4 %gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0">
<![CDATA[
VITIS_LOOP_41_2.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc5:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @L1_VITIS_LOOP_32_1_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc5:1 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2097152, i64 2097152, i64 2097152

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc5:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc5:3 %specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln32"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc5:5 %write_ln33 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %searchStream, i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
for.inc5:7 %br_ln32 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="41" name="gmem" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
<port id="42" name="sext_ln31" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln31"/></StgValue>
</port>
<port id="43" name="searchStream" dir="1" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="searchStream"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="45" from="StgValue_44" to="indvar_flatten" fromId="44" toId="6">
</dataflow>
<dataflow id="47" from="_ssdm_op_Read.ap_auto.i62" to="sext_ln31_read" fromId="46" toId="7">
</dataflow>
<dataflow id="48" from="sext_ln31" to="sext_ln31_read" fromId="42" toId="7">
</dataflow>
<dataflow id="49" from="sext_ln31_read" to="sext_ln31_cast" fromId="7" toId="8">
</dataflow>
<dataflow id="51" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="50" toId="9">
</dataflow>
<dataflow id="52" from="searchStream" to="specinterface_ln0" fromId="43" toId="9">
</dataflow>
<dataflow id="54" from="empty_4" to="specinterface_ln0" fromId="53" toId="9">
</dataflow>
<dataflow id="56" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="9">
</dataflow>
<dataflow id="57" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="9">
</dataflow>
<dataflow id="59" from="empty_3" to="specinterface_ln0" fromId="58" toId="9">
</dataflow>
<dataflow id="60" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="9">
</dataflow>
<dataflow id="61" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="9">
</dataflow>
<dataflow id="62" from="empty_3" to="specinterface_ln0" fromId="58" toId="9">
</dataflow>
<dataflow id="63" from="empty_3" to="specinterface_ln0" fromId="58" toId="9">
</dataflow>
<dataflow id="64" from="empty_3" to="specinterface_ln0" fromId="58" toId="9">
</dataflow>
<dataflow id="65" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="9">
</dataflow>
<dataflow id="66" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="9">
</dataflow>
<dataflow id="67" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="9">
</dataflow>
<dataflow id="68" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="9">
</dataflow>
<dataflow id="69" from="empty_3" to="specinterface_ln0" fromId="58" toId="9">
</dataflow>
<dataflow id="70" from="empty_3" to="specinterface_ln0" fromId="58" toId="9">
</dataflow>
<dataflow id="72" from="StgValue_71" to="specinterface_ln0" fromId="71" toId="9">
</dataflow>
<dataflow id="73" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="9">
</dataflow>
<dataflow id="74" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="50" toId="10">
</dataflow>
<dataflow id="75" from="gmem" to="specinterface_ln0" fromId="41" toId="10">
</dataflow>
<dataflow id="77" from="empty_2" to="specinterface_ln0" fromId="76" toId="10">
</dataflow>
<dataflow id="78" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="10">
</dataflow>
<dataflow id="79" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="10">
</dataflow>
<dataflow id="80" from="empty_3" to="specinterface_ln0" fromId="58" toId="10">
</dataflow>
<dataflow id="81" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="10">
</dataflow>
<dataflow id="82" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="10">
</dataflow>
<dataflow id="84" from="empty_12" to="specinterface_ln0" fromId="83" toId="10">
</dataflow>
<dataflow id="86" from="empty_9" to="specinterface_ln0" fromId="85" toId="10">
</dataflow>
<dataflow id="87" from="empty_3" to="specinterface_ln0" fromId="58" toId="10">
</dataflow>
<dataflow id="89" from="StgValue_88" to="specinterface_ln0" fromId="88" toId="10">
</dataflow>
<dataflow id="90" from="StgValue_88" to="specinterface_ln0" fromId="88" toId="10">
</dataflow>
<dataflow id="91" from="StgValue_88" to="specinterface_ln0" fromId="88" toId="10">
</dataflow>
<dataflow id="92" from="StgValue_88" to="specinterface_ln0" fromId="88" toId="10">
</dataflow>
<dataflow id="93" from="empty_3" to="specinterface_ln0" fromId="58" toId="10">
</dataflow>
<dataflow id="94" from="empty_3" to="specinterface_ln0" fromId="58" toId="10">
</dataflow>
<dataflow id="95" from="StgValue_71" to="specinterface_ln0" fromId="71" toId="10">
</dataflow>
<dataflow id="96" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="10">
</dataflow>
<dataflow id="98" from="StgValue_97" to="store_ln0" fromId="97" toId="11">
</dataflow>
<dataflow id="99" from="indvar_flatten" to="store_ln0" fromId="6" toId="11">
</dataflow>
<dataflow id="100" from="indvar_flatten" to="indvar_flatten_load" fromId="6" toId="13">
</dataflow>
<dataflow id="101" from="indvar_flatten_load" to="icmp_ln31" fromId="13" toId="14">
</dataflow>
<dataflow id="103" from="StgValue_102" to="icmp_ln31" fromId="102" toId="14">
</dataflow>
<dataflow id="104" from="indvar_flatten_load" to="add_ln31" fromId="13" toId="15">
</dataflow>
<dataflow id="106" from="StgValue_105" to="add_ln31" fromId="105" toId="15">
</dataflow>
<dataflow id="107" from="icmp_ln31" to="br_ln31" fromId="14" toId="16">
</dataflow>
<dataflow id="108" from="add_ln31" to="store_ln32" fromId="15" toId="17">
</dataflow>
<dataflow id="109" from="indvar_flatten" to="store_ln32" fromId="6" toId="17">
</dataflow>
<dataflow id="111" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="110" toId="18">
</dataflow>
<dataflow id="112" from="gmem" to="specbitsmap_ln0" fromId="41" toId="18">
</dataflow>
<dataflow id="113" from="gmem" to="gmem_addr" fromId="41" toId="19">
</dataflow>
<dataflow id="114" from="sext_ln31_cast" to="gmem_addr" fromId="8" toId="19">
</dataflow>
<dataflow id="116" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="115" toId="20">
</dataflow>
<dataflow id="117" from="StgValue_71" to="specpipeline_ln0" fromId="71" toId="20">
</dataflow>
<dataflow id="118" from="StgValue_55" to="specpipeline_ln0" fromId="55" toId="20">
</dataflow>
<dataflow id="119" from="StgValue_44" to="specpipeline_ln0" fromId="44" toId="20">
</dataflow>
<dataflow id="120" from="StgValue_55" to="specpipeline_ln0" fromId="55" toId="20">
</dataflow>
<dataflow id="122" from="p_str" to="specpipeline_ln0" fromId="121" toId="20">
</dataflow>
<dataflow id="124" from="_ssdm_op_Read.m_axi.p1i32" to="gmem_addr_read" fromId="123" toId="21">
</dataflow>
<dataflow id="125" from="gmem_addr" to="gmem_addr_read" fromId="19" toId="21">
</dataflow>
<dataflow id="127" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="126" toId="22">
</dataflow>
<dataflow id="129" from="L1_VITIS_LOOP_32_1_str" to="specloopname_ln0" fromId="128" toId="22">
</dataflow>
<dataflow id="131" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="130" toId="23">
</dataflow>
<dataflow id="133" from="StgValue_132" to="empty" fromId="132" toId="23">
</dataflow>
<dataflow id="134" from="StgValue_132" to="empty" fromId="132" toId="23">
</dataflow>
<dataflow id="135" from="StgValue_132" to="empty" fromId="132" toId="23">
</dataflow>
<dataflow id="136" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="115" toId="24">
</dataflow>
<dataflow id="137" from="StgValue_71" to="specpipeline_ln0" fromId="71" toId="24">
</dataflow>
<dataflow id="138" from="StgValue_55" to="specpipeline_ln0" fromId="55" toId="24">
</dataflow>
<dataflow id="139" from="StgValue_44" to="specpipeline_ln0" fromId="44" toId="24">
</dataflow>
<dataflow id="140" from="StgValue_55" to="specpipeline_ln0" fromId="55" toId="24">
</dataflow>
<dataflow id="141" from="p_str" to="specpipeline_ln0" fromId="121" toId="24">
</dataflow>
<dataflow id="142" from="_ssdm_op_SpecLoopName" to="specloopname_ln32" fromId="126" toId="25">
</dataflow>
<dataflow id="144" from="empty_10" to="specloopname_ln32" fromId="143" toId="25">
</dataflow>
<dataflow id="146" from="_ssdm_op_Write.ap_fifo.volatile.i32P0A" to="write_ln33" fromId="145" toId="26">
</dataflow>
<dataflow id="147" from="searchStream" to="write_ln33" fromId="43" toId="26">
</dataflow>
<dataflow id="148" from="gmem_addr_read" to="write_ln33" fromId="21" toId="26">
</dataflow>
<dataflow id="149" from="icmp_ln31" to="StgValue_2" fromId="14" toId="2">
</dataflow>
<dataflow id="150" from="icmp_ln31" to="StgValue_3" fromId="14" toId="3">
</dataflow>
</dataflows>


</stg>
