

================================================================
== Vitis HLS Report for 'Linear_layer_qkv_Pipeline_l_j'
================================================================
* Date:           Sun Sep  3 07:02:55 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.424 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2307|     2307|  23.070 us|  23.070 us|  2307|  2307|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_j     |     2305|     2305|         5|          3|          1|   768|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 3, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.06>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%v17 = alloca i32 1"   --->   Operation 8 'alloca' 'v17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 9 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sub_ln40_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %sub_ln40"   --->   Operation 10 'read' 'sub_ln40_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln38_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln38"   --->   Operation 11 'read' 'zext_ln38_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%max_inp_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %max_inp_load"   --->   Operation 12 'read' 'max_inp_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln38_cast = zext i4 %zext_ln38_read"   --->   Operation 13 'zext' 'zext_ln38_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v552, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %j"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %max_inp_load_read, i32 %v17"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body56"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%j_1 = load i10 %j" [kernel.cpp:39]   --->   Operation 18 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%max_inp_addr = getelementptr i32 %max_inp, i64 0, i64 %zext_ln38_cast"   --->   Operation 19 'getelementptr' 'max_inp_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 20 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.77ns)   --->   "%icmp_ln39 = icmp_eq  i10 %j_1, i10 768" [kernel.cpp:39]   --->   Operation 21 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.73ns)   --->   "%add_ln39 = add i10 %j_1, i10 1" [kernel.cpp:39]   --->   Operation 23 'add' 'add_ln39' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %for.body56.split_ifconv, void %for.inc100.exitStub" [kernel.cpp:39]   --->   Operation 24 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i10 %j_1" [kernel.cpp:40]   --->   Operation 25 'zext' 'zext_ln40' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.81ns)   --->   "%add_ln40 = add i14 %sub_ln40_read, i14 %zext_ln40" [kernel.cpp:40]   --->   Operation 26 'add' 'add_ln40' <Predicate = (!icmp_ln39)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i14 %add_ln40" [kernel.cpp:40]   --->   Operation 27 'zext' 'zext_ln40_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%v552_addr = getelementptr i32 %v552, i64 0, i64 %zext_ln40_1" [kernel.cpp:40]   --->   Operation 28 'getelementptr' 'v552_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (3.25ns)   --->   "%v552_load = load i14 %v552_addr" [kernel.cpp:40]   --->   Operation 29 'load' 'v552_load' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 30 [1/1] (1.77ns)   --->   "%ifzero = icmp_eq  i10 %add_ln39, i10 768" [kernel.cpp:39]   --->   Operation 30 'icmp' 'ifzero' <Predicate = (!icmp_ln39)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %ifzero, void %ifFalse, void %ifTrue" [kernel.cpp:39]   --->   Operation 31 'br' 'br_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.70>
ST_2 : Operation 32 [1/2] (3.25ns)   --->   "%v552_load = load i14 %v552_addr" [kernel.cpp:40]   --->   Operation 32 'load' 'v552_load' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %v552_load, i32 23, i32 30" [kernel.cpp:41]   --->   Operation 33 'partselect' 'tmp_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i32 %v552_load" [kernel.cpp:41]   --->   Operation 34 'trunc' 'trunc_ln41' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.55ns)   --->   "%icmp_ln41 = icmp_ne  i8 %tmp_1, i8 255" [kernel.cpp:41]   --->   Operation 35 'icmp' 'icmp_ln41' <Predicate = (!icmp_ln39)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (2.44ns)   --->   "%icmp_ln41_1 = icmp_eq  i23 %trunc_ln41, i23 0" [kernel.cpp:41]   --->   Operation 36 'icmp' 'icmp_ln41_1' <Predicate = (!icmp_ln39)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 71 'ret' 'ret_ln0' <Predicate = (icmp_ln39)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.42>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%v17_load = load i32 %v17" [kernel.cpp:46]   --->   Operation 37 'load' 'v17_load' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%v15 = bitcast i32 %v552_load" [kernel.cpp:53]   --->   Operation 38 'bitcast' 'v15' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 39 [2/2] (5.43ns)   --->   "%tmp_2 = fcmp_oge  i32 %v15, i32 0" [kernel.cpp:41]   --->   Operation 39 'fcmp' 'tmp_2' <Predicate = (!icmp_ln39)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.99ns)   --->   "%xor_ln53 = xor i32 %v552_load, i32 2147483648" [kernel.cpp:53]   --->   Operation 40 'xor' 'xor_ln53' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%v23 = bitcast i32 %xor_ln53" [kernel.cpp:53]   --->   Operation 41 'bitcast' 'v23' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln53, i32 23, i32 30" [kernel.cpp:54]   --->   Operation 42 'partselect' 'tmp_4' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.55ns)   --->   "%icmp_ln54_2 = icmp_ne  i8 %tmp_4, i8 255" [kernel.cpp:54]   --->   Operation 43 'icmp' 'icmp_ln54_2' <Predicate = (!icmp_ln39)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [2/2] (5.43ns)   --->   "%tmp_5 = fcmp_olt  i32 %v17_load, i32 %v23" [kernel.cpp:54]   --->   Operation 44 'fcmp' 'tmp_5' <Predicate = (!icmp_ln39)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [2/2] (5.43ns)   --->   "%tmp_7 = fcmp_olt  i32 %v17_load, i32 %v15" [kernel.cpp:45]   --->   Operation 45 'fcmp' 'tmp_7' <Predicate = (!icmp_ln39)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln39 = store i10 %add_ln39, i10 %j" [kernel.cpp:39]   --->   Operation 46 'store' 'store_ln39' <Predicate = (!icmp_ln39)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 6.40>
ST_4 : Operation 47 [1/1] (0.97ns)   --->   "%or_ln41 = or i1 %icmp_ln41_1, i1 %icmp_ln41" [kernel.cpp:41]   --->   Operation 47 'or' 'or_ln41' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/2] (5.43ns)   --->   "%tmp_2 = fcmp_oge  i32 %v15, i32 0" [kernel.cpp:41]   --->   Operation 48 'fcmp' 'tmp_2' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%bitcast_ln54 = bitcast i32 %v17_load" [kernel.cpp:54]   --->   Operation 49 'bitcast' 'bitcast_ln54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln54, i32 23, i32 30" [kernel.cpp:54]   --->   Operation 50 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i32 %bitcast_ln54" [kernel.cpp:54]   --->   Operation 51 'trunc' 'trunc_ln54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.55ns)   --->   "%icmp_ln54 = icmp_ne  i8 %tmp_3, i8 255" [kernel.cpp:54]   --->   Operation 52 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (2.44ns)   --->   "%icmp_ln54_1 = icmp_eq  i23 %trunc_ln54, i23 0" [kernel.cpp:54]   --->   Operation 53 'icmp' 'icmp_ln54_1' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.97ns)   --->   "%or_ln54 = or i1 %icmp_ln54_1, i1 %icmp_ln54" [kernel.cpp:54]   --->   Operation 54 'or' 'or_ln54' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node select_ln55)   --->   "%or_ln54_1 = or i1 %icmp_ln41_1, i1 %icmp_ln54_2" [kernel.cpp:54]   --->   Operation 55 'or' 'or_ln54_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/2] (5.43ns)   --->   "%tmp_5 = fcmp_olt  i32 %v17_load, i32 %v23" [kernel.cpp:54]   --->   Operation 56 'fcmp' 'tmp_5' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node select_ln55)   --->   "%and_ln54 = and i1 %tmp_5, i1 %or_ln54" [kernel.cpp:54]   --->   Operation 57 'and' 'and_ln54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln55)   --->   "%v24 = and i1 %and_ln54, i1 %or_ln54_1" [kernel.cpp:54]   --->   Operation 58 'and' 'v24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln55 = select i1 %v24, i32 %v23, i32 %v17_load" [kernel.cpp:55]   --->   Operation 59 'select' 'select_ln55' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 60 [1/2] (5.43ns)   --->   "%tmp_7 = fcmp_olt  i32 %v17_load, i32 %v15" [kernel.cpp:45]   --->   Operation 60 'fcmp' 'tmp_7' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln46)   --->   "%and_ln45 = and i1 %tmp_7, i1 %or_ln54" [kernel.cpp:45]   --->   Operation 61 'and' 'and_ln45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln46)   --->   "%v19 = and i1 %and_ln45, i1 %or_ln41" [kernel.cpp:45]   --->   Operation 62 'and' 'v19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln46 = select i1 %v19, i32 %v15, i32 %v17_load" [kernel.cpp:46]   --->   Operation 63 'select' 'select_ln46' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.30>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%specloopname_ln39 = specloopname void @_ssdm_op_SpecLoopName, void @empty_47" [kernel.cpp:39]   --->   Operation 64 'specloopname' 'specloopname_ln39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln41)   --->   "%and_ln41 = and i1 %or_ln41, i1 %tmp_2" [kernel.cpp:41]   --->   Operation 65 'and' 'and_ln41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln41 = select i1 %and_ln41, i32 %select_ln46, i32 %select_ln55" [kernel.cpp:41]   --->   Operation 66 'select' 'select_ln41' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (2.32ns)   --->   "%store_ln58 = store i32 %select_ln41, i4 %max_inp_addr" [kernel.cpp:58]   --->   Operation 67 'store' 'store_ln58' <Predicate = (ifzero)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 68 'br' 'br_ln0' <Predicate = (ifzero)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (1.58ns)   --->   "%store_ln41 = store i32 %select_ln41, i32 %v17" [kernel.cpp:41]   --->   Operation 69 'store' 'store_ln41' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body56"   --->   Operation 70 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ max_inp_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ max_inp]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ zext_ln38]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub_ln40]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v552]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
v17               (alloca           ) [ 011111]
j                 (alloca           ) [ 011100]
sub_ln40_read     (read             ) [ 000000]
zext_ln38_read    (read             ) [ 000000]
max_inp_load_read (read             ) [ 000000]
zext_ln38_cast    (zext             ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
store_ln0         (store            ) [ 000000]
store_ln0         (store            ) [ 000000]
br_ln0            (br               ) [ 000000]
j_1               (load             ) [ 000000]
max_inp_addr      (getelementptr    ) [ 011111]
specpipeline_ln0  (specpipeline     ) [ 000000]
icmp_ln39         (icmp             ) [ 011100]
empty             (speclooptripcount) [ 000000]
add_ln39          (add              ) [ 001100]
br_ln39           (br               ) [ 000000]
zext_ln40         (zext             ) [ 000000]
add_ln40          (add              ) [ 000000]
zext_ln40_1       (zext             ) [ 000000]
v552_addr         (getelementptr    ) [ 001000]
ifzero            (icmp             ) [ 011111]
br_ln39           (br               ) [ 000000]
v552_load         (load             ) [ 000100]
tmp_1             (partselect       ) [ 000000]
trunc_ln41        (trunc            ) [ 000000]
icmp_ln41         (icmp             ) [ 010110]
icmp_ln41_1       (icmp             ) [ 010110]
v17_load          (load             ) [ 010010]
v15               (bitcast          ) [ 010010]
xor_ln53          (xor              ) [ 000000]
v23               (bitcast          ) [ 010010]
tmp_4             (partselect       ) [ 000000]
icmp_ln54_2       (icmp             ) [ 010010]
store_ln39        (store            ) [ 000000]
or_ln41           (or               ) [ 001001]
tmp_2             (fcmp             ) [ 001001]
bitcast_ln54      (bitcast          ) [ 000000]
tmp_3             (partselect       ) [ 000000]
trunc_ln54        (trunc            ) [ 000000]
icmp_ln54         (icmp             ) [ 000000]
icmp_ln54_1       (icmp             ) [ 000000]
or_ln54           (or               ) [ 000000]
or_ln54_1         (or               ) [ 000000]
tmp_5             (fcmp             ) [ 000000]
and_ln54          (and              ) [ 000000]
v24               (and              ) [ 000000]
select_ln55       (select           ) [ 001001]
tmp_7             (fcmp             ) [ 000000]
and_ln45          (and              ) [ 000000]
v19               (and              ) [ 000000]
select_ln46       (select           ) [ 001001]
specloopname_ln39 (specloopname     ) [ 000000]
and_ln41          (and              ) [ 000000]
select_ln41       (select           ) [ 000000]
store_ln58        (store            ) [ 000000]
br_ln0            (br               ) [ 000000]
store_ln41        (store            ) [ 000000]
br_ln0            (br               ) [ 000000]
ret_ln0           (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="max_inp_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_inp_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="max_inp">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_inp"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zext_ln38">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln38"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sub_ln40">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_ln40"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="v552">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v552"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_47"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="v17_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v17/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="j_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="sub_ln40_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="14" slack="0"/>
<pin id="72" dir="0" index="1" bw="14" slack="0"/>
<pin id="73" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_ln40_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="zext_ln38_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="4" slack="0"/>
<pin id="78" dir="0" index="1" bw="4" slack="0"/>
<pin id="79" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln38_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="max_inp_load_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="max_inp_load_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="max_inp_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="4" slack="0"/>
<pin id="92" dir="1" index="3" bw="4" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_inp_addr/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="v552_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="14" slack="0"/>
<pin id="99" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v552_addr/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="14" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v552_load/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln58_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="4" slack="4"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/5 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="0"/>
<pin id="116" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="zext_ln38_cast_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="4" slack="0"/>
<pin id="128" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38_cast/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="store_ln0_store_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="0"/>
<pin id="133" dir="0" index="1" bw="10" slack="0"/>
<pin id="134" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln0_store_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="j_1_load_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="10" slack="0"/>
<pin id="143" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="icmp_ln39_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="10" slack="0"/>
<pin id="146" dir="0" index="1" bw="9" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="add_ln39_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="10" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="zext_ln40_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="10" slack="0"/>
<pin id="158" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="add_ln40_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="14" slack="0"/>
<pin id="162" dir="0" index="1" bw="10" slack="0"/>
<pin id="163" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="zext_ln40_1_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="14" slack="0"/>
<pin id="168" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_1/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="ifzero_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="10" slack="0"/>
<pin id="173" dir="0" index="1" bw="9" slack="0"/>
<pin id="174" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ifzero/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_1_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="0"/>
<pin id="180" dir="0" index="2" bw="6" slack="0"/>
<pin id="181" dir="0" index="3" bw="6" slack="0"/>
<pin id="182" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="trunc_ln41_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln41/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="icmp_ln41_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="icmp_ln41_1_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="23" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41_1/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="v17_load_load_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="2"/>
<pin id="205" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v17_load/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="v15_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="1"/>
<pin id="210" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="v15/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="xor_ln53_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="1"/>
<pin id="215" dir="0" index="1" bw="32" slack="0"/>
<pin id="216" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln53/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="v23_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="v23/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_4_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="0"/>
<pin id="226" dir="0" index="2" bw="6" slack="0"/>
<pin id="227" dir="0" index="3" bw="6" slack="0"/>
<pin id="228" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="icmp_ln54_2_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="8" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54_2/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="store_ln39_store_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="10" slack="2"/>
<pin id="241" dir="0" index="1" bw="10" slack="2"/>
<pin id="242" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="or_ln41_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="2"/>
<pin id="245" dir="0" index="1" bw="1" slack="2"/>
<pin id="246" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln41/4 "/>
</bind>
</comp>

<comp id="247" class="1004" name="bitcast_ln54_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="1"/>
<pin id="249" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln54/4 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_3_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="0" index="2" bw="6" slack="0"/>
<pin id="254" dir="0" index="3" bw="6" slack="0"/>
<pin id="255" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="260" class="1004" name="trunc_ln54_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54/4 "/>
</bind>
</comp>

<comp id="264" class="1004" name="icmp_ln54_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/4 "/>
</bind>
</comp>

<comp id="270" class="1004" name="icmp_ln54_1_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="23" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54_1/4 "/>
</bind>
</comp>

<comp id="276" class="1004" name="or_ln54_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln54/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="or_ln54_1_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="2"/>
<pin id="284" dir="0" index="1" bw="1" slack="1"/>
<pin id="285" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln54_1/4 "/>
</bind>
</comp>

<comp id="286" class="1004" name="and_ln54_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln54/4 "/>
</bind>
</comp>

<comp id="292" class="1004" name="v24_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="v24/4 "/>
</bind>
</comp>

<comp id="298" class="1004" name="select_ln55_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="1"/>
<pin id="301" dir="0" index="2" bw="32" slack="1"/>
<pin id="302" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln55/4 "/>
</bind>
</comp>

<comp id="304" class="1004" name="and_ln45_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln45/4 "/>
</bind>
</comp>

<comp id="310" class="1004" name="v19_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="v19/4 "/>
</bind>
</comp>

<comp id="316" class="1004" name="select_ln46_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="1"/>
<pin id="319" dir="0" index="2" bw="32" slack="1"/>
<pin id="320" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46/4 "/>
</bind>
</comp>

<comp id="322" class="1004" name="and_ln41_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="1"/>
<pin id="324" dir="0" index="1" bw="1" slack="1"/>
<pin id="325" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln41/5 "/>
</bind>
</comp>

<comp id="326" class="1004" name="select_ln41_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="1"/>
<pin id="329" dir="0" index="2" bw="32" slack="1"/>
<pin id="330" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln41/5 "/>
</bind>
</comp>

<comp id="333" class="1004" name="store_ln41_store_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="0" index="1" bw="32" slack="4"/>
<pin id="336" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/5 "/>
</bind>
</comp>

<comp id="338" class="1005" name="v17_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="v17 "/>
</bind>
</comp>

<comp id="345" class="1005" name="j_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="10" slack="0"/>
<pin id="347" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="352" class="1005" name="max_inp_addr_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="4" slack="4"/>
<pin id="354" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="max_inp_addr "/>
</bind>
</comp>

<comp id="357" class="1005" name="icmp_ln39_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="1"/>
<pin id="359" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln39 "/>
</bind>
</comp>

<comp id="361" class="1005" name="add_ln39_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="10" slack="2"/>
<pin id="363" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="add_ln39 "/>
</bind>
</comp>

<comp id="366" class="1005" name="v552_addr_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="14" slack="1"/>
<pin id="368" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="v552_addr "/>
</bind>
</comp>

<comp id="371" class="1005" name="ifzero_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="4"/>
<pin id="373" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="ifzero "/>
</bind>
</comp>

<comp id="375" class="1005" name="v552_load_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="1"/>
<pin id="377" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v552_load "/>
</bind>
</comp>

<comp id="381" class="1005" name="icmp_ln41_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="2"/>
<pin id="383" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln41 "/>
</bind>
</comp>

<comp id="386" class="1005" name="icmp_ln41_1_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="2"/>
<pin id="388" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln41_1 "/>
</bind>
</comp>

<comp id="392" class="1005" name="v17_load_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="1"/>
<pin id="394" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v17_load "/>
</bind>
</comp>

<comp id="401" class="1005" name="v15_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="1"/>
<pin id="403" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v15 "/>
</bind>
</comp>

<comp id="408" class="1005" name="v23_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="1"/>
<pin id="410" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v23 "/>
</bind>
</comp>

<comp id="414" class="1005" name="icmp_ln54_2_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="1"/>
<pin id="416" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln54_2 "/>
</bind>
</comp>

<comp id="419" class="1005" name="or_ln41_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="1"/>
<pin id="421" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln41 "/>
</bind>
</comp>

<comp id="424" class="1005" name="tmp_2_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="1"/>
<pin id="426" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="429" class="1005" name="select_ln55_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="1"/>
<pin id="431" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln55 "/>
</bind>
</comp>

<comp id="434" class="1005" name="select_ln46_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="1"/>
<pin id="436" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln46 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="10" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="12" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="14" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="16" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="30" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="8" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="30" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="95" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="117"><net_src comp="54" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="129"><net_src comp="76" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="135"><net_src comp="28" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="140"><net_src comp="82" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="148"><net_src comp="141" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="36" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="141" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="42" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="159"><net_src comp="141" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="164"><net_src comp="70" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="156" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="169"><net_src comp="160" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="175"><net_src comp="150" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="36" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="44" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="102" pin="3"/><net_sink comp="177" pin=1"/></net>

<net id="185"><net_src comp="46" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="186"><net_src comp="48" pin="0"/><net_sink comp="177" pin=3"/></net>

<net id="190"><net_src comp="102" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="195"><net_src comp="177" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="50" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="187" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="52" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="206"><net_src comp="203" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="211"><net_src comp="208" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="217"><net_src comp="56" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="221"><net_src comp="213" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="229"><net_src comp="44" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="213" pin="2"/><net_sink comp="223" pin=1"/></net>

<net id="231"><net_src comp="46" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="232"><net_src comp="48" pin="0"/><net_sink comp="223" pin=3"/></net>

<net id="237"><net_src comp="223" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="50" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="256"><net_src comp="44" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="247" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="258"><net_src comp="46" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="259"><net_src comp="48" pin="0"/><net_sink comp="250" pin=3"/></net>

<net id="263"><net_src comp="247" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="250" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="50" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="260" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="52" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="270" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="264" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="290"><net_src comp="118" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="276" pin="2"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="286" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="282" pin="2"/><net_sink comp="292" pin=1"/></net>

<net id="303"><net_src comp="292" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="308"><net_src comp="122" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="276" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="304" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="243" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="321"><net_src comp="310" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="331"><net_src comp="322" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="326" pin="3"/><net_sink comp="108" pin=1"/></net>

<net id="337"><net_src comp="326" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="341"><net_src comp="62" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="343"><net_src comp="338" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="344"><net_src comp="338" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="348"><net_src comp="66" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="350"><net_src comp="345" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="351"><net_src comp="345" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="355"><net_src comp="88" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="360"><net_src comp="144" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="150" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="369"><net_src comp="95" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="374"><net_src comp="171" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="378"><net_src comp="102" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="380"><net_src comp="375" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="384"><net_src comp="191" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="389"><net_src comp="197" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="391"><net_src comp="386" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="395"><net_src comp="203" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="397"><net_src comp="392" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="398"><net_src comp="392" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="399"><net_src comp="392" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="400"><net_src comp="392" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="404"><net_src comp="208" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="406"><net_src comp="401" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="407"><net_src comp="401" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="411"><net_src comp="218" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="413"><net_src comp="408" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="417"><net_src comp="233" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="422"><net_src comp="243" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="427"><net_src comp="113" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="432"><net_src comp="298" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="437"><net_src comp="316" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="326" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: max_inp | {5 }
 - Input state : 
	Port: Linear_layer_qkv_Pipeline_l_j : max_inp_load | {1 }
	Port: Linear_layer_qkv_Pipeline_l_j : zext_ln38 | {1 }
	Port: Linear_layer_qkv_Pipeline_l_j : sub_ln40 | {1 }
	Port: Linear_layer_qkv_Pipeline_l_j : v552 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		j_1 : 1
		max_inp_addr : 1
		icmp_ln39 : 2
		add_ln39 : 2
		br_ln39 : 3
		zext_ln40 : 2
		add_ln40 : 3
		zext_ln40_1 : 4
		v552_addr : 5
		v552_load : 6
		ifzero : 3
		br_ln39 : 4
	State 2
		tmp_1 : 1
		trunc_ln41 : 1
		icmp_ln41 : 2
		icmp_ln41_1 : 2
	State 3
		tmp_2 : 1
		icmp_ln54_2 : 1
		tmp_5 : 1
		tmp_7 : 1
	State 4
		tmp_3 : 1
		trunc_ln54 : 1
		icmp_ln54 : 2
		icmp_ln54_1 : 2
		or_ln54 : 3
		and_ln54 : 3
		v24 : 3
		select_ln55 : 3
		and_ln45 : 3
		v19 : 3
		select_ln46 : 3
	State 5
		store_ln58 : 1
		store_ln41 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |      select_ln55_fu_298      |    0    |    32   |
|  select  |      select_ln46_fu_316      |    0    |    32   |
|          |      select_ln41_fu_326      |    0    |    32   |
|----------|------------------------------|---------|---------|
|          |       icmp_ln39_fu_144       |    0    |    11   |
|          |         ifzero_fu_171        |    0    |    11   |
|          |       icmp_ln41_fu_191       |    0    |    11   |
|   icmp   |      icmp_ln41_1_fu_197      |    0    |    15   |
|          |      icmp_ln54_2_fu_233      |    0    |    11   |
|          |       icmp_ln54_fu_264       |    0    |    11   |
|          |      icmp_ln54_1_fu_270      |    0    |    15   |
|----------|------------------------------|---------|---------|
|    xor   |        xor_ln53_fu_213       |    0    |    32   |
|----------|------------------------------|---------|---------|
|    add   |        add_ln39_fu_150       |    0    |    13   |
|          |        add_ln40_fu_160       |    0    |    17   |
|----------|------------------------------|---------|---------|
|          |        and_ln54_fu_286       |    0    |    2    |
|          |          v24_fu_292          |    0    |    2    |
|    and   |        and_ln45_fu_304       |    0    |    2    |
|          |          v19_fu_310          |    0    |    2    |
|          |        and_ln41_fu_322       |    0    |    2    |
|----------|------------------------------|---------|---------|
|          |        or_ln41_fu_243        |    0    |    2    |
|    or    |        or_ln54_fu_276        |    0    |    2    |
|          |       or_ln54_1_fu_282       |    0    |    2    |
|----------|------------------------------|---------|---------|
|          |   sub_ln40_read_read_fu_70   |    0    |    0    |
|   read   |   zext_ln38_read_read_fu_76  |    0    |    0    |
|          | max_inp_load_read_read_fu_82 |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |          grp_fu_113          |    0    |    0    |
|   fcmp   |          grp_fu_118          |    0    |    0    |
|          |          grp_fu_122          |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |     zext_ln38_cast_fu_126    |    0    |    0    |
|   zext   |       zext_ln40_fu_156       |    0    |    0    |
|          |      zext_ln40_1_fu_166      |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |         tmp_1_fu_177         |    0    |    0    |
|partselect|         tmp_4_fu_223         |    0    |    0    |
|          |         tmp_3_fu_250         |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |       trunc_ln41_fu_187      |    0    |    0    |
|          |       trunc_ln54_fu_260      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   259   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  add_ln39_reg_361  |   10   |
|  icmp_ln39_reg_357 |    1   |
| icmp_ln41_1_reg_386|    1   |
|  icmp_ln41_reg_381 |    1   |
| icmp_ln54_2_reg_414|    1   |
|   ifzero_reg_371   |    1   |
|      j_reg_345     |   10   |
|max_inp_addr_reg_352|    4   |
|   or_ln41_reg_419  |    1   |
| select_ln46_reg_434|   32   |
| select_ln55_reg_429|   32   |
|    tmp_2_reg_424   |    1   |
|     v15_reg_401    |   32   |
|  v17_load_reg_392  |   32   |
|     v17_reg_338    |   32   |
|     v23_reg_408    |   32   |
|  v552_addr_reg_366 |   14   |
|  v552_load_reg_375 |   32   |
+--------------------+--------+
|        Total       |   269  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_102 |  p0  |   2  |  14  |   28   ||    9    |
|     grp_fu_113    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_118    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_118    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_122    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_122    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   348  ||  9.528  ||    54   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   259  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    9   |    -   |   54   |
|  Register |    -   |   269  |    -   |
+-----------+--------+--------+--------+
|   Total   |    9   |   269  |   313  |
+-----------+--------+--------+--------+
