// SPDX-License-Identifier: BSD-3-Clause
// SPDX-FileCopyrightText: 2025 Rachel Mant <git@dragonmux.network>
#include <array>
#include <memory>
#include <substrate/indexed_iterator>
#include <crunch++.h>
#include "emulator/cpu/m68k.hxx"
#include "emulator/ram.hxx"
#include "emulator/unitsHelpers.hxx"

constexpr std::array<decodedOperation_t, 65536U> instructionMap
{{
	{instruction_t::ori, 0U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::ori, 0U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::ori, 0U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::ori, 0U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::ori, 0U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::ori, 0U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::ori, 0U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::ori, 0U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::ori, 0U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::ori, 0U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::ori, 0U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::ori, 0U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::ori, 0U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::ori, 0U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::ori, 0U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::ori, 0U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::ori, 0U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::ori, 0U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::ori, 0U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::ori, 0U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::ori, 0U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::ori, 0U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::ori, 0U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::ori, 0U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::ori, 0U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::ori, 0U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::ori, 0U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::ori, 0U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::ori, 0U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::ori, 0U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::ori, 0U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::ori, 0U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::ori, 0U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::ori, 0U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::ori, 0U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::ori, 0U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::ori, 0U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::ori, 0U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::ori, 0U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::ori, 0U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::ori, 0U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::ori, 0U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::ori, 0U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::ori, 0U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::ori, 0U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::ori, 0U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::ori, 0U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::ori, 0U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::ori, 0U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::ori, 0U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::ori, 0U, 8U, {}, 1U, 0U, 0U, 2U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::ori, 0U, 0U, {}, 1U, 0U, 0U},
	{instruction_t::ori, 0U, 1U, {}, 1U, 0U, 0U},
	{instruction_t::ori, 0U, 2U, {}, 1U, 0U, 0U},
	{instruction_t::ori, 0U, 3U, {}, 1U, 0U, 0U},
	{instruction_t::ori, 0U, 4U, {}, 1U, 0U, 0U},
	{instruction_t::ori, 0U, 5U, {}, 1U, 0U, 0U},
	{instruction_t::ori, 0U, 6U, {}, 1U, 0U, 0U},
	{instruction_t::ori, 0U, 7U, {}, 1U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::ori, 0U, 0U, {}, 1U, 0U, 2U},
	{instruction_t::ori, 0U, 1U, {}, 1U, 0U, 2U},
	{instruction_t::ori, 0U, 2U, {}, 1U, 0U, 2U},
	{instruction_t::ori, 0U, 3U, {}, 1U, 0U, 2U},
	{instruction_t::ori, 0U, 4U, {}, 1U, 0U, 2U},
	{instruction_t::ori, 0U, 5U, {}, 1U, 0U, 2U},
	{instruction_t::ori, 0U, 6U, {}, 1U, 0U, 2U},
	{instruction_t::ori, 0U, 7U, {}, 1U, 0U, 2U},
	{instruction_t::ori, 0U, 0U, {}, 1U, 0U, 3U},
	{instruction_t::ori, 0U, 1U, {}, 1U, 0U, 3U},
	{instruction_t::ori, 0U, 2U, {}, 1U, 0U, 3U},
	{instruction_t::ori, 0U, 3U, {}, 1U, 0U, 3U},
	{instruction_t::ori, 0U, 4U, {}, 1U, 0U, 3U},
	{instruction_t::ori, 0U, 5U, {}, 1U, 0U, 3U},
	{instruction_t::ori, 0U, 6U, {}, 1U, 0U, 3U},
	{instruction_t::ori, 0U, 7U, {}, 1U, 0U, 3U},
	{instruction_t::ori, 0U, 0U, {}, 1U, 0U, 4U},
	{instruction_t::ori, 0U, 1U, {}, 1U, 0U, 4U},
	{instruction_t::ori, 0U, 2U, {}, 1U, 0U, 4U},
	{instruction_t::ori, 0U, 3U, {}, 1U, 0U, 4U},
	{instruction_t::ori, 0U, 4U, {}, 1U, 0U, 4U},
	{instruction_t::ori, 0U, 5U, {}, 1U, 0U, 4U},
	{instruction_t::ori, 0U, 6U, {}, 1U, 0U, 4U},
	{instruction_t::ori, 0U, 7U, {}, 1U, 0U, 4U},
	{instruction_t::ori, 0U, 0U, {}, 1U, 0U, 5U},
	{instruction_t::ori, 0U, 1U, {}, 1U, 0U, 5U},
	{instruction_t::ori, 0U, 2U, {}, 1U, 0U, 5U},
	{instruction_t::ori, 0U, 3U, {}, 1U, 0U, 5U},
	{instruction_t::ori, 0U, 4U, {}, 1U, 0U, 5U},
	{instruction_t::ori, 0U, 5U, {}, 1U, 0U, 5U},
	{instruction_t::ori, 0U, 6U, {}, 1U, 0U, 5U},
	{instruction_t::ori, 0U, 7U, {}, 1U, 0U, 5U},
	{instruction_t::ori, 0U, 0U, {}, 1U, 0U, 6U},
	{instruction_t::ori, 0U, 1U, {}, 1U, 0U, 6U},
	{instruction_t::ori, 0U, 2U, {}, 1U, 0U, 6U},
	{instruction_t::ori, 0U, 3U, {}, 1U, 0U, 6U},
	{instruction_t::ori, 0U, 4U, {}, 1U, 0U, 6U},
	{instruction_t::ori, 0U, 5U, {}, 1U, 0U, 6U},
	{instruction_t::ori, 0U, 6U, {}, 1U, 0U, 6U},
	{instruction_t::ori, 0U, 7U, {}, 1U, 0U, 6U},
	{instruction_t::ori, 0U, 0U, {}, 1U, 0U, 7U},
	{instruction_t::ori, 0U, 1U, {}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::ori, 0U, 9U, {}, 1U, 0U, 0U, 2U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::ori, 0U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::ori, 0U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::ori, 0U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::ori, 0U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::ori, 0U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::ori, 0U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::ori, 0U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::ori, 0U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::ori, 0U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::ori, 0U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::ori, 0U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::ori, 0U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::ori, 0U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::ori, 0U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::ori, 0U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::ori, 0U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::ori, 0U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::ori, 0U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::ori, 0U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::ori, 0U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::ori, 0U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::ori, 0U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::ori, 0U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::ori, 0U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::ori, 0U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::ori, 0U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::ori, 0U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::ori, 0U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::ori, 0U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::ori, 0U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::ori, 0U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::ori, 0U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::ori, 0U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::ori, 0U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::ori, 0U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::ori, 0U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::ori, 0U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::ori, 0U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::ori, 0U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::ori, 0U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::ori, 0U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::ori, 0U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::ori, 0U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::ori, 0U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::ori, 0U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::ori, 0U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::ori, 0U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::ori, 0U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::ori, 0U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::ori, 0U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::chk2_cmp2, 0U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U, 2U},
	{instruction_t::chk2_cmp2, 0U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U, 2U},
	{instruction_t::chk2_cmp2, 0U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U, 2U},
	{instruction_t::chk2_cmp2, 0U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U, 2U},
	{instruction_t::chk2_cmp2, 0U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U, 2U},
	{instruction_t::chk2_cmp2, 0U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U, 2U},
	{instruction_t::chk2_cmp2, 0U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U, 2U},
	{instruction_t::chk2_cmp2, 0U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U, 2U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::chk2_cmp2, 0U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U, 2U},
	{instruction_t::chk2_cmp2, 0U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U, 2U},
	{instruction_t::chk2_cmp2, 0U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U, 2U},
	{instruction_t::chk2_cmp2, 0U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U, 2U},
	{instruction_t::chk2_cmp2, 0U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U, 2U},
	{instruction_t::chk2_cmp2, 0U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U, 2U},
	{instruction_t::chk2_cmp2, 0U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U, 2U},
	{instruction_t::chk2_cmp2, 0U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U, 2U},
	{instruction_t::chk2_cmp2, 0U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U, 2U},
	{instruction_t::chk2_cmp2, 0U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U, 2U},
	{instruction_t::chk2_cmp2, 0U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U, 2U},
	{instruction_t::chk2_cmp2, 0U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U, 2U},
	{instruction_t::chk2_cmp2, 0U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U, 2U},
	{instruction_t::chk2_cmp2, 0U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U, 2U},
	{instruction_t::chk2_cmp2, 0U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U, 2U},
	{instruction_t::chk2_cmp2, 0U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U, 2U},
	{instruction_t::chk2_cmp2, 0U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 7U, 2U},
	{instruction_t::chk2_cmp2, 0U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 7U, 2U},
	{instruction_t::chk2_cmp2, 0U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 7U, 2U},
	{instruction_t::chk2_cmp2, 0U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 7U, 2U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::btst, 0U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::btst, 0U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::btst, 0U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::btst, 0U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::btst, 0U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::btst, 0U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::btst, 0U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::btst, 0U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::movep, 0U, 0U, {operationFlags_t::memoryNotRegister}, 2U, 0U, 0U, 2U},
	{instruction_t::movep, 0U, 1U, {operationFlags_t::memoryNotRegister}, 2U, 0U, 0U, 2U},
	{instruction_t::movep, 0U, 2U, {operationFlags_t::memoryNotRegister}, 2U, 0U, 0U, 2U},
	{instruction_t::movep, 0U, 3U, {operationFlags_t::memoryNotRegister}, 2U, 0U, 0U, 2U},
	{instruction_t::movep, 0U, 4U, {operationFlags_t::memoryNotRegister}, 2U, 0U, 0U, 2U},
	{instruction_t::movep, 0U, 5U, {operationFlags_t::memoryNotRegister}, 2U, 0U, 0U, 2U},
	{instruction_t::movep, 0U, 6U, {operationFlags_t::memoryNotRegister}, 2U, 0U, 0U, 2U},
	{instruction_t::movep, 0U, 7U, {operationFlags_t::memoryNotRegister}, 2U, 0U, 0U, 2U},
	{instruction_t::btst, 0U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::btst, 0U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::btst, 0U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::btst, 0U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::btst, 0U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::btst, 0U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::btst, 0U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::btst, 0U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::btst, 0U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::btst, 0U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::btst, 0U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::btst, 0U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::btst, 0U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::btst, 0U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::btst, 0U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::btst, 0U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::btst, 0U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::btst, 0U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::btst, 0U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::btst, 0U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::btst, 0U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::btst, 0U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::btst, 0U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::btst, 0U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::btst, 0U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::btst, 0U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::btst, 0U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::btst, 0U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::btst, 0U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::btst, 0U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::btst, 0U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::btst, 0U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::btst, 0U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::btst, 0U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::btst, 0U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::btst, 0U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::btst, 0U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::btst, 0U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::btst, 0U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::btst, 0U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::btst, 0U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::btst, 0U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::btst, 0U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::btst, 0U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::btst, 0U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::bchg, 0U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::bchg, 0U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::bchg, 0U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::bchg, 0U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::bchg, 0U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::bchg, 0U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::bchg, 0U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::bchg, 0U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::movep, 0U, 0U, {operationFlags_t::memoryNotRegister}, 4U, 0U, 0U, 2U},
	{instruction_t::movep, 0U, 1U, {operationFlags_t::memoryNotRegister}, 4U, 0U, 0U, 2U},
	{instruction_t::movep, 0U, 2U, {operationFlags_t::memoryNotRegister}, 4U, 0U, 0U, 2U},
	{instruction_t::movep, 0U, 3U, {operationFlags_t::memoryNotRegister}, 4U, 0U, 0U, 2U},
	{instruction_t::movep, 0U, 4U, {operationFlags_t::memoryNotRegister}, 4U, 0U, 0U, 2U},
	{instruction_t::movep, 0U, 5U, {operationFlags_t::memoryNotRegister}, 4U, 0U, 0U, 2U},
	{instruction_t::movep, 0U, 6U, {operationFlags_t::memoryNotRegister}, 4U, 0U, 0U, 2U},
	{instruction_t::movep, 0U, 7U, {operationFlags_t::memoryNotRegister}, 4U, 0U, 0U, 2U},
	{instruction_t::bchg, 0U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::bchg, 0U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::bchg, 0U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::bchg, 0U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::bchg, 0U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::bchg, 0U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::bchg, 0U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::bchg, 0U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::bchg, 0U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::bchg, 0U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::bchg, 0U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::bchg, 0U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::bchg, 0U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::bchg, 0U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::bchg, 0U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::bchg, 0U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::bchg, 0U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::bchg, 0U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::bchg, 0U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::bchg, 0U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::bchg, 0U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::bchg, 0U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::bchg, 0U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::bchg, 0U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::bchg, 0U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::bchg, 0U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::bchg, 0U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::bchg, 0U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::bchg, 0U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::bchg, 0U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::bchg, 0U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::bchg, 0U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::bchg, 0U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::bchg, 0U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::bchg, 0U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::bchg, 0U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::bchg, 0U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::bchg, 0U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::bchg, 0U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::bchg, 0U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::bchg, 0U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::bchg, 0U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::bclr, 0U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::bclr, 0U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::bclr, 0U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::bclr, 0U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::bclr, 0U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::bclr, 0U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::bclr, 0U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::bclr, 0U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::movep, 0U, 0U, {operationFlags_t::memoryNotRegister}, 2U, 1U, 0U, 2U},
	{instruction_t::movep, 0U, 1U, {operationFlags_t::memoryNotRegister}, 2U, 1U, 0U, 2U},
	{instruction_t::movep, 0U, 2U, {operationFlags_t::memoryNotRegister}, 2U, 1U, 0U, 2U},
	{instruction_t::movep, 0U, 3U, {operationFlags_t::memoryNotRegister}, 2U, 1U, 0U, 2U},
	{instruction_t::movep, 0U, 4U, {operationFlags_t::memoryNotRegister}, 2U, 1U, 0U, 2U},
	{instruction_t::movep, 0U, 5U, {operationFlags_t::memoryNotRegister}, 2U, 1U, 0U, 2U},
	{instruction_t::movep, 0U, 6U, {operationFlags_t::memoryNotRegister}, 2U, 1U, 0U, 2U},
	{instruction_t::movep, 0U, 7U, {operationFlags_t::memoryNotRegister}, 2U, 1U, 0U, 2U},
	{instruction_t::bclr, 0U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::bclr, 0U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::bclr, 0U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::bclr, 0U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::bclr, 0U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::bclr, 0U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::bclr, 0U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::bclr, 0U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::bclr, 0U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::bclr, 0U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::bclr, 0U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::bclr, 0U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::bclr, 0U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::bclr, 0U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::bclr, 0U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::bclr, 0U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::bclr, 0U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::bclr, 0U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::bclr, 0U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::bclr, 0U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::bclr, 0U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::bclr, 0U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::bclr, 0U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::bclr, 0U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::bclr, 0U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::bclr, 0U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::bclr, 0U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::bclr, 0U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::bclr, 0U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::bclr, 0U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::bclr, 0U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::bclr, 0U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::bclr, 0U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::bclr, 0U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::bclr, 0U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::bclr, 0U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::bclr, 0U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::bclr, 0U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::bclr, 0U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::bclr, 0U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::bclr, 0U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::bclr, 0U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::bset, 0U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::bset, 0U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::bset, 0U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::bset, 0U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::bset, 0U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::bset, 0U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::bset, 0U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::bset, 0U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::movep, 0U, 0U, {operationFlags_t::memoryNotRegister}, 4U, 1U, 0U, 2U},
	{instruction_t::movep, 0U, 1U, {operationFlags_t::memoryNotRegister}, 4U, 1U, 0U, 2U},
	{instruction_t::movep, 0U, 2U, {operationFlags_t::memoryNotRegister}, 4U, 1U, 0U, 2U},
	{instruction_t::movep, 0U, 3U, {operationFlags_t::memoryNotRegister}, 4U, 1U, 0U, 2U},
	{instruction_t::movep, 0U, 4U, {operationFlags_t::memoryNotRegister}, 4U, 1U, 0U, 2U},
	{instruction_t::movep, 0U, 5U, {operationFlags_t::memoryNotRegister}, 4U, 1U, 0U, 2U},
	{instruction_t::movep, 0U, 6U, {operationFlags_t::memoryNotRegister}, 4U, 1U, 0U, 2U},
	{instruction_t::movep, 0U, 7U, {operationFlags_t::memoryNotRegister}, 4U, 1U, 0U, 2U},
	{instruction_t::bset, 0U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::bset, 0U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::bset, 0U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::bset, 0U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::bset, 0U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::bset, 0U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::bset, 0U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::bset, 0U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::bset, 0U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::bset, 0U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::bset, 0U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::bset, 0U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::bset, 0U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::bset, 0U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::bset, 0U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::bset, 0U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::bset, 0U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::bset, 0U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::bset, 0U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::bset, 0U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::bset, 0U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::bset, 0U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::bset, 0U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::bset, 0U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::bset, 0U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::bset, 0U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::bset, 0U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::bset, 0U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::bset, 0U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::bset, 0U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::bset, 0U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::bset, 0U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::bset, 0U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::bset, 0U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::bset, 0U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::bset, 0U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::bset, 0U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::bset, 0U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::bset, 0U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::bset, 0U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::bset, 0U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::bset, 0U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::andi, 0U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::andi, 0U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::andi, 0U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::andi, 0U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::andi, 0U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::andi, 0U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::andi, 0U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::andi, 0U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::andi, 0U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::andi, 0U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::andi, 0U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::andi, 0U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::andi, 0U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::andi, 0U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::andi, 0U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::andi, 0U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::andi, 0U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::andi, 0U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::andi, 0U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::andi, 0U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::andi, 0U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::andi, 0U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::andi, 0U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::andi, 0U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::andi, 0U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::andi, 0U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::andi, 0U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::andi, 0U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::andi, 0U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::andi, 0U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::andi, 0U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::andi, 0U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::andi, 0U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::andi, 0U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::andi, 0U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::andi, 0U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::andi, 0U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::andi, 0U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::andi, 0U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::andi, 0U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::andi, 0U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::andi, 0U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::andi, 0U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::andi, 0U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::andi, 0U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::andi, 0U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::andi, 0U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::andi, 0U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::andi, 0U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::andi, 0U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::andi, 0U, 8U, {}, 1U, 0U, 0U, 2U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::andi, 0U, 0U, {}, 1U, 0U, 0U},
	{instruction_t::andi, 0U, 1U, {}, 1U, 0U, 0U},
	{instruction_t::andi, 0U, 2U, {}, 1U, 0U, 0U},
	{instruction_t::andi, 0U, 3U, {}, 1U, 0U, 0U},
	{instruction_t::andi, 0U, 4U, {}, 1U, 0U, 0U},
	{instruction_t::andi, 0U, 5U, {}, 1U, 0U, 0U},
	{instruction_t::andi, 0U, 6U, {}, 1U, 0U, 0U},
	{instruction_t::andi, 0U, 7U, {}, 1U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::andi, 0U, 0U, {}, 1U, 0U, 2U},
	{instruction_t::andi, 0U, 1U, {}, 1U, 0U, 2U},
	{instruction_t::andi, 0U, 2U, {}, 1U, 0U, 2U},
	{instruction_t::andi, 0U, 3U, {}, 1U, 0U, 2U},
	{instruction_t::andi, 0U, 4U, {}, 1U, 0U, 2U},
	{instruction_t::andi, 0U, 5U, {}, 1U, 0U, 2U},
	{instruction_t::andi, 0U, 6U, {}, 1U, 0U, 2U},
	{instruction_t::andi, 0U, 7U, {}, 1U, 0U, 2U},
	{instruction_t::andi, 0U, 0U, {}, 1U, 0U, 3U},
	{instruction_t::andi, 0U, 1U, {}, 1U, 0U, 3U},
	{instruction_t::andi, 0U, 2U, {}, 1U, 0U, 3U},
	{instruction_t::andi, 0U, 3U, {}, 1U, 0U, 3U},
	{instruction_t::andi, 0U, 4U, {}, 1U, 0U, 3U},
	{instruction_t::andi, 0U, 5U, {}, 1U, 0U, 3U},
	{instruction_t::andi, 0U, 6U, {}, 1U, 0U, 3U},
	{instruction_t::andi, 0U, 7U, {}, 1U, 0U, 3U},
	{instruction_t::andi, 0U, 0U, {}, 1U, 0U, 4U},
	{instruction_t::andi, 0U, 1U, {}, 1U, 0U, 4U},
	{instruction_t::andi, 0U, 2U, {}, 1U, 0U, 4U},
	{instruction_t::andi, 0U, 3U, {}, 1U, 0U, 4U},
	{instruction_t::andi, 0U, 4U, {}, 1U, 0U, 4U},
	{instruction_t::andi, 0U, 5U, {}, 1U, 0U, 4U},
	{instruction_t::andi, 0U, 6U, {}, 1U, 0U, 4U},
	{instruction_t::andi, 0U, 7U, {}, 1U, 0U, 4U},
	{instruction_t::andi, 0U, 0U, {}, 1U, 0U, 5U},
	{instruction_t::andi, 0U, 1U, {}, 1U, 0U, 5U},
	{instruction_t::andi, 0U, 2U, {}, 1U, 0U, 5U},
	{instruction_t::andi, 0U, 3U, {}, 1U, 0U, 5U},
	{instruction_t::andi, 0U, 4U, {}, 1U, 0U, 5U},
	{instruction_t::andi, 0U, 5U, {}, 1U, 0U, 5U},
	{instruction_t::andi, 0U, 6U, {}, 1U, 0U, 5U},
	{instruction_t::andi, 0U, 7U, {}, 1U, 0U, 5U},
	{instruction_t::andi, 0U, 0U, {}, 1U, 0U, 6U},
	{instruction_t::andi, 0U, 1U, {}, 1U, 0U, 6U},
	{instruction_t::andi, 0U, 2U, {}, 1U, 0U, 6U},
	{instruction_t::andi, 0U, 3U, {}, 1U, 0U, 6U},
	{instruction_t::andi, 0U, 4U, {}, 1U, 0U, 6U},
	{instruction_t::andi, 0U, 5U, {}, 1U, 0U, 6U},
	{instruction_t::andi, 0U, 6U, {}, 1U, 0U, 6U},
	{instruction_t::andi, 0U, 7U, {}, 1U, 0U, 6U},
	{instruction_t::andi, 0U, 0U, {}, 1U, 0U, 7U},
	{instruction_t::andi, 0U, 1U, {}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::andi, 0U, 9U, {}, 1U, 0U, 0U, 2U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::andi, 0U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::andi, 0U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::andi, 0U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::andi, 0U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::andi, 0U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::andi, 0U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::andi, 0U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::andi, 0U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::andi, 0U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::andi, 0U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::andi, 0U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::andi, 0U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::andi, 0U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::andi, 0U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::andi, 0U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::andi, 0U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::andi, 0U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::andi, 0U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::andi, 0U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::andi, 0U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::andi, 0U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::andi, 0U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::andi, 0U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::andi, 0U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::andi, 0U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::andi, 0U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::andi, 0U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::andi, 0U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::andi, 0U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::andi, 0U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::andi, 0U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::andi, 0U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::andi, 0U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::andi, 0U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::andi, 0U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::andi, 0U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::andi, 0U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::andi, 0U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::andi, 0U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::andi, 0U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::andi, 0U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::andi, 0U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::andi, 0U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::andi, 0U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::andi, 0U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::andi, 0U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::andi, 0U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::andi, 0U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::andi, 0U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::andi, 0U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::chk2_cmp2, 0U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U, 2U},
	{instruction_t::chk2_cmp2, 0U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U, 2U},
	{instruction_t::chk2_cmp2, 0U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U, 2U},
	{instruction_t::chk2_cmp2, 0U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U, 2U},
	{instruction_t::chk2_cmp2, 0U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U, 2U},
	{instruction_t::chk2_cmp2, 0U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U, 2U},
	{instruction_t::chk2_cmp2, 0U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U, 2U},
	{instruction_t::chk2_cmp2, 0U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U, 2U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::chk2_cmp2, 0U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U, 2U},
	{instruction_t::chk2_cmp2, 0U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U, 2U},
	{instruction_t::chk2_cmp2, 0U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U, 2U},
	{instruction_t::chk2_cmp2, 0U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U, 2U},
	{instruction_t::chk2_cmp2, 0U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U, 2U},
	{instruction_t::chk2_cmp2, 0U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U, 2U},
	{instruction_t::chk2_cmp2, 0U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U, 2U},
	{instruction_t::chk2_cmp2, 0U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U, 2U},
	{instruction_t::chk2_cmp2, 0U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U, 2U},
	{instruction_t::chk2_cmp2, 0U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U, 2U},
	{instruction_t::chk2_cmp2, 0U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U, 2U},
	{instruction_t::chk2_cmp2, 0U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U, 2U},
	{instruction_t::chk2_cmp2, 0U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U, 2U},
	{instruction_t::chk2_cmp2, 0U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U, 2U},
	{instruction_t::chk2_cmp2, 0U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U, 2U},
	{instruction_t::chk2_cmp2, 0U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U, 2U},
	{instruction_t::chk2_cmp2, 0U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 7U, 2U},
	{instruction_t::chk2_cmp2, 0U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 7U, 2U},
	{instruction_t::chk2_cmp2, 0U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 7U, 2U},
	{instruction_t::chk2_cmp2, 0U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 7U, 2U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::btst, 1U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::btst, 1U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::btst, 1U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::btst, 1U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::btst, 1U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::btst, 1U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::btst, 1U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::btst, 1U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::movep, 1U, 0U, {operationFlags_t::memoryNotRegister}, 2U, 0U, 0U, 2U},
	{instruction_t::movep, 1U, 1U, {operationFlags_t::memoryNotRegister}, 2U, 0U, 0U, 2U},
	{instruction_t::movep, 1U, 2U, {operationFlags_t::memoryNotRegister}, 2U, 0U, 0U, 2U},
	{instruction_t::movep, 1U, 3U, {operationFlags_t::memoryNotRegister}, 2U, 0U, 0U, 2U},
	{instruction_t::movep, 1U, 4U, {operationFlags_t::memoryNotRegister}, 2U, 0U, 0U, 2U},
	{instruction_t::movep, 1U, 5U, {operationFlags_t::memoryNotRegister}, 2U, 0U, 0U, 2U},
	{instruction_t::movep, 1U, 6U, {operationFlags_t::memoryNotRegister}, 2U, 0U, 0U, 2U},
	{instruction_t::movep, 1U, 7U, {operationFlags_t::memoryNotRegister}, 2U, 0U, 0U, 2U},
	{instruction_t::btst, 1U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::btst, 1U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::btst, 1U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::btst, 1U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::btst, 1U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::btst, 1U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::btst, 1U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::btst, 1U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::btst, 1U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::btst, 1U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::btst, 1U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::btst, 1U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::btst, 1U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::btst, 1U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::btst, 1U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::btst, 1U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::btst, 1U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::btst, 1U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::btst, 1U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::btst, 1U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::btst, 1U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::btst, 1U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::btst, 1U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::btst, 1U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::btst, 1U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::btst, 1U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::btst, 1U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::btst, 1U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::btst, 1U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::btst, 1U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::btst, 1U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::btst, 1U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::btst, 1U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::btst, 1U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::btst, 1U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::btst, 1U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::btst, 1U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::btst, 1U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::btst, 1U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::btst, 1U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::btst, 1U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::btst, 1U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::btst, 1U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::btst, 1U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::btst, 1U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::bchg, 1U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::bchg, 1U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::bchg, 1U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::bchg, 1U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::bchg, 1U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::bchg, 1U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::bchg, 1U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::bchg, 1U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::movep, 1U, 0U, {operationFlags_t::memoryNotRegister}, 4U, 0U, 0U, 2U},
	{instruction_t::movep, 1U, 1U, {operationFlags_t::memoryNotRegister}, 4U, 0U, 0U, 2U},
	{instruction_t::movep, 1U, 2U, {operationFlags_t::memoryNotRegister}, 4U, 0U, 0U, 2U},
	{instruction_t::movep, 1U, 3U, {operationFlags_t::memoryNotRegister}, 4U, 0U, 0U, 2U},
	{instruction_t::movep, 1U, 4U, {operationFlags_t::memoryNotRegister}, 4U, 0U, 0U, 2U},
	{instruction_t::movep, 1U, 5U, {operationFlags_t::memoryNotRegister}, 4U, 0U, 0U, 2U},
	{instruction_t::movep, 1U, 6U, {operationFlags_t::memoryNotRegister}, 4U, 0U, 0U, 2U},
	{instruction_t::movep, 1U, 7U, {operationFlags_t::memoryNotRegister}, 4U, 0U, 0U, 2U},
	{instruction_t::bchg, 1U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::bchg, 1U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::bchg, 1U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::bchg, 1U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::bchg, 1U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::bchg, 1U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::bchg, 1U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::bchg, 1U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::bchg, 1U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::bchg, 1U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::bchg, 1U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::bchg, 1U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::bchg, 1U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::bchg, 1U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::bchg, 1U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::bchg, 1U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::bchg, 1U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::bchg, 1U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::bchg, 1U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::bchg, 1U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::bchg, 1U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::bchg, 1U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::bchg, 1U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::bchg, 1U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::bchg, 1U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::bchg, 1U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::bchg, 1U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::bchg, 1U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::bchg, 1U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::bchg, 1U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::bchg, 1U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::bchg, 1U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::bchg, 1U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::bchg, 1U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::bchg, 1U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::bchg, 1U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::bchg, 1U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::bchg, 1U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::bchg, 1U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::bchg, 1U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::bchg, 1U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::bchg, 1U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::bclr, 1U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::bclr, 1U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::bclr, 1U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::bclr, 1U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::bclr, 1U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::bclr, 1U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::bclr, 1U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::bclr, 1U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::movep, 1U, 0U, {operationFlags_t::memoryNotRegister}, 2U, 1U, 0U, 2U},
	{instruction_t::movep, 1U, 1U, {operationFlags_t::memoryNotRegister}, 2U, 1U, 0U, 2U},
	{instruction_t::movep, 1U, 2U, {operationFlags_t::memoryNotRegister}, 2U, 1U, 0U, 2U},
	{instruction_t::movep, 1U, 3U, {operationFlags_t::memoryNotRegister}, 2U, 1U, 0U, 2U},
	{instruction_t::movep, 1U, 4U, {operationFlags_t::memoryNotRegister}, 2U, 1U, 0U, 2U},
	{instruction_t::movep, 1U, 5U, {operationFlags_t::memoryNotRegister}, 2U, 1U, 0U, 2U},
	{instruction_t::movep, 1U, 6U, {operationFlags_t::memoryNotRegister}, 2U, 1U, 0U, 2U},
	{instruction_t::movep, 1U, 7U, {operationFlags_t::memoryNotRegister}, 2U, 1U, 0U, 2U},
	{instruction_t::bclr, 1U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::bclr, 1U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::bclr, 1U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::bclr, 1U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::bclr, 1U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::bclr, 1U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::bclr, 1U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::bclr, 1U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::bclr, 1U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::bclr, 1U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::bclr, 1U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::bclr, 1U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::bclr, 1U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::bclr, 1U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::bclr, 1U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::bclr, 1U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::bclr, 1U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::bclr, 1U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::bclr, 1U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::bclr, 1U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::bclr, 1U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::bclr, 1U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::bclr, 1U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::bclr, 1U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::bclr, 1U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::bclr, 1U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::bclr, 1U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::bclr, 1U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::bclr, 1U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::bclr, 1U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::bclr, 1U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::bclr, 1U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::bclr, 1U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::bclr, 1U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::bclr, 1U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::bclr, 1U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::bclr, 1U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::bclr, 1U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::bclr, 1U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::bclr, 1U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::bclr, 1U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::bclr, 1U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::bset, 1U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::bset, 1U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::bset, 1U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::bset, 1U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::bset, 1U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::bset, 1U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::bset, 1U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::bset, 1U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::movep, 1U, 0U, {operationFlags_t::memoryNotRegister}, 4U, 1U, 0U, 2U},
	{instruction_t::movep, 1U, 1U, {operationFlags_t::memoryNotRegister}, 4U, 1U, 0U, 2U},
	{instruction_t::movep, 1U, 2U, {operationFlags_t::memoryNotRegister}, 4U, 1U, 0U, 2U},
	{instruction_t::movep, 1U, 3U, {operationFlags_t::memoryNotRegister}, 4U, 1U, 0U, 2U},
	{instruction_t::movep, 1U, 4U, {operationFlags_t::memoryNotRegister}, 4U, 1U, 0U, 2U},
	{instruction_t::movep, 1U, 5U, {operationFlags_t::memoryNotRegister}, 4U, 1U, 0U, 2U},
	{instruction_t::movep, 1U, 6U, {operationFlags_t::memoryNotRegister}, 4U, 1U, 0U, 2U},
	{instruction_t::movep, 1U, 7U, {operationFlags_t::memoryNotRegister}, 4U, 1U, 0U, 2U},
	{instruction_t::bset, 1U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::bset, 1U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::bset, 1U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::bset, 1U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::bset, 1U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::bset, 1U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::bset, 1U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::bset, 1U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::bset, 1U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::bset, 1U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::bset, 1U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::bset, 1U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::bset, 1U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::bset, 1U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::bset, 1U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::bset, 1U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::bset, 1U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::bset, 1U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::bset, 1U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::bset, 1U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::bset, 1U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::bset, 1U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::bset, 1U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::bset, 1U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::bset, 1U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::bset, 1U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::bset, 1U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::bset, 1U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::bset, 1U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::bset, 1U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::bset, 1U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::bset, 1U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::bset, 1U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::bset, 1U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::bset, 1U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::bset, 1U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::bset, 1U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::bset, 1U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::bset, 1U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::bset, 1U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::bset, 1U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::bset, 1U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::subi, 0U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::subi, 0U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::subi, 0U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::subi, 0U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::subi, 0U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::subi, 0U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::subi, 0U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::subi, 0U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::subi, 0U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::subi, 0U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::subi, 0U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::subi, 0U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::subi, 0U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::subi, 0U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::subi, 0U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::subi, 0U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::subi, 0U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::subi, 0U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::subi, 0U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::subi, 0U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::subi, 0U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::subi, 0U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::subi, 0U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::subi, 0U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::subi, 0U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::subi, 0U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::subi, 0U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::subi, 0U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::subi, 0U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::subi, 0U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::subi, 0U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::subi, 0U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::subi, 0U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::subi, 0U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::subi, 0U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::subi, 0U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::subi, 0U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::subi, 0U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::subi, 0U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::subi, 0U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::subi, 0U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::subi, 0U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::subi, 0U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::subi, 0U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::subi, 0U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::subi, 0U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::subi, 0U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::subi, 0U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::subi, 0U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::subi, 0U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::subi, 0U, 0U, {}, 1U, 0U, 0U},
	{instruction_t::subi, 0U, 1U, {}, 1U, 0U, 0U},
	{instruction_t::subi, 0U, 2U, {}, 1U, 0U, 0U},
	{instruction_t::subi, 0U, 3U, {}, 1U, 0U, 0U},
	{instruction_t::subi, 0U, 4U, {}, 1U, 0U, 0U},
	{instruction_t::subi, 0U, 5U, {}, 1U, 0U, 0U},
	{instruction_t::subi, 0U, 6U, {}, 1U, 0U, 0U},
	{instruction_t::subi, 0U, 7U, {}, 1U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::subi, 0U, 0U, {}, 1U, 0U, 2U},
	{instruction_t::subi, 0U, 1U, {}, 1U, 0U, 2U},
	{instruction_t::subi, 0U, 2U, {}, 1U, 0U, 2U},
	{instruction_t::subi, 0U, 3U, {}, 1U, 0U, 2U},
	{instruction_t::subi, 0U, 4U, {}, 1U, 0U, 2U},
	{instruction_t::subi, 0U, 5U, {}, 1U, 0U, 2U},
	{instruction_t::subi, 0U, 6U, {}, 1U, 0U, 2U},
	{instruction_t::subi, 0U, 7U, {}, 1U, 0U, 2U},
	{instruction_t::subi, 0U, 0U, {}, 1U, 0U, 3U},
	{instruction_t::subi, 0U, 1U, {}, 1U, 0U, 3U},
	{instruction_t::subi, 0U, 2U, {}, 1U, 0U, 3U},
	{instruction_t::subi, 0U, 3U, {}, 1U, 0U, 3U},
	{instruction_t::subi, 0U, 4U, {}, 1U, 0U, 3U},
	{instruction_t::subi, 0U, 5U, {}, 1U, 0U, 3U},
	{instruction_t::subi, 0U, 6U, {}, 1U, 0U, 3U},
	{instruction_t::subi, 0U, 7U, {}, 1U, 0U, 3U},
	{instruction_t::subi, 0U, 0U, {}, 1U, 0U, 4U},
	{instruction_t::subi, 0U, 1U, {}, 1U, 0U, 4U},
	{instruction_t::subi, 0U, 2U, {}, 1U, 0U, 4U},
	{instruction_t::subi, 0U, 3U, {}, 1U, 0U, 4U},
	{instruction_t::subi, 0U, 4U, {}, 1U, 0U, 4U},
	{instruction_t::subi, 0U, 5U, {}, 1U, 0U, 4U},
	{instruction_t::subi, 0U, 6U, {}, 1U, 0U, 4U},
	{instruction_t::subi, 0U, 7U, {}, 1U, 0U, 4U},
	{instruction_t::subi, 0U, 0U, {}, 1U, 0U, 5U},
	{instruction_t::subi, 0U, 1U, {}, 1U, 0U, 5U},
	{instruction_t::subi, 0U, 2U, {}, 1U, 0U, 5U},
	{instruction_t::subi, 0U, 3U, {}, 1U, 0U, 5U},
	{instruction_t::subi, 0U, 4U, {}, 1U, 0U, 5U},
	{instruction_t::subi, 0U, 5U, {}, 1U, 0U, 5U},
	{instruction_t::subi, 0U, 6U, {}, 1U, 0U, 5U},
	{instruction_t::subi, 0U, 7U, {}, 1U, 0U, 5U},
	{instruction_t::subi, 0U, 0U, {}, 1U, 0U, 6U},
	{instruction_t::subi, 0U, 1U, {}, 1U, 0U, 6U},
	{instruction_t::subi, 0U, 2U, {}, 1U, 0U, 6U},
	{instruction_t::subi, 0U, 3U, {}, 1U, 0U, 6U},
	{instruction_t::subi, 0U, 4U, {}, 1U, 0U, 6U},
	{instruction_t::subi, 0U, 5U, {}, 1U, 0U, 6U},
	{instruction_t::subi, 0U, 6U, {}, 1U, 0U, 6U},
	{instruction_t::subi, 0U, 7U, {}, 1U, 0U, 6U},
	{instruction_t::subi, 0U, 0U, {}, 1U, 0U, 7U},
	{instruction_t::subi, 0U, 1U, {}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::subi, 0U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::subi, 0U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::subi, 0U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::subi, 0U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::subi, 0U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::subi, 0U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::subi, 0U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::subi, 0U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::subi, 0U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::subi, 0U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::subi, 0U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::subi, 0U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::subi, 0U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::subi, 0U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::subi, 0U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::subi, 0U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::subi, 0U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::subi, 0U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::subi, 0U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::subi, 0U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::subi, 0U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::subi, 0U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::subi, 0U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::subi, 0U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::subi, 0U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::subi, 0U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::subi, 0U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::subi, 0U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::subi, 0U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::subi, 0U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::subi, 0U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::subi, 0U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::subi, 0U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::subi, 0U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::subi, 0U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::subi, 0U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::subi, 0U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::subi, 0U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::subi, 0U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::subi, 0U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::subi, 0U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::subi, 0U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::subi, 0U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::subi, 0U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::subi, 0U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::subi, 0U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::subi, 0U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::subi, 0U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::subi, 0U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::subi, 0U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::chk2_cmp2, 0U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U, 2U},
	{instruction_t::chk2_cmp2, 0U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U, 2U},
	{instruction_t::chk2_cmp2, 0U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U, 2U},
	{instruction_t::chk2_cmp2, 0U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U, 2U},
	{instruction_t::chk2_cmp2, 0U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U, 2U},
	{instruction_t::chk2_cmp2, 0U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U, 2U},
	{instruction_t::chk2_cmp2, 0U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U, 2U},
	{instruction_t::chk2_cmp2, 0U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U, 2U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::chk2_cmp2, 0U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U, 2U},
	{instruction_t::chk2_cmp2, 0U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U, 2U},
	{instruction_t::chk2_cmp2, 0U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U, 2U},
	{instruction_t::chk2_cmp2, 0U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U, 2U},
	{instruction_t::chk2_cmp2, 0U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U, 2U},
	{instruction_t::chk2_cmp2, 0U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U, 2U},
	{instruction_t::chk2_cmp2, 0U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U, 2U},
	{instruction_t::chk2_cmp2, 0U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U, 2U},
	{instruction_t::chk2_cmp2, 0U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U, 2U},
	{instruction_t::chk2_cmp2, 0U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U, 2U},
	{instruction_t::chk2_cmp2, 0U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U, 2U},
	{instruction_t::chk2_cmp2, 0U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U, 2U},
	{instruction_t::chk2_cmp2, 0U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U, 2U},
	{instruction_t::chk2_cmp2, 0U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U, 2U},
	{instruction_t::chk2_cmp2, 0U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U, 2U},
	{instruction_t::chk2_cmp2, 0U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U, 2U},
	{instruction_t::chk2_cmp2, 0U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 7U, 2U},
	{instruction_t::chk2_cmp2, 0U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 7U, 2U},
	{instruction_t::chk2_cmp2, 0U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 7U, 2U},
	{instruction_t::chk2_cmp2, 0U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 7U, 2U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::btst, 2U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::btst, 2U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::btst, 2U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::btst, 2U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::btst, 2U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::btst, 2U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::btst, 2U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::btst, 2U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::movep, 2U, 0U, {operationFlags_t::memoryNotRegister}, 2U, 0U, 0U, 2U},
	{instruction_t::movep, 2U, 1U, {operationFlags_t::memoryNotRegister}, 2U, 0U, 0U, 2U},
	{instruction_t::movep, 2U, 2U, {operationFlags_t::memoryNotRegister}, 2U, 0U, 0U, 2U},
	{instruction_t::movep, 2U, 3U, {operationFlags_t::memoryNotRegister}, 2U, 0U, 0U, 2U},
	{instruction_t::movep, 2U, 4U, {operationFlags_t::memoryNotRegister}, 2U, 0U, 0U, 2U},
	{instruction_t::movep, 2U, 5U, {operationFlags_t::memoryNotRegister}, 2U, 0U, 0U, 2U},
	{instruction_t::movep, 2U, 6U, {operationFlags_t::memoryNotRegister}, 2U, 0U, 0U, 2U},
	{instruction_t::movep, 2U, 7U, {operationFlags_t::memoryNotRegister}, 2U, 0U, 0U, 2U},
	{instruction_t::btst, 2U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::btst, 2U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::btst, 2U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::btst, 2U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::btst, 2U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::btst, 2U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::btst, 2U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::btst, 2U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::btst, 2U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::btst, 2U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::btst, 2U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::btst, 2U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::btst, 2U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::btst, 2U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::btst, 2U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::btst, 2U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::btst, 2U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::btst, 2U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::btst, 2U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::btst, 2U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::btst, 2U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::btst, 2U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::btst, 2U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::btst, 2U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::btst, 2U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::btst, 2U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::btst, 2U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::btst, 2U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::btst, 2U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::btst, 2U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::btst, 2U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::btst, 2U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::btst, 2U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::btst, 2U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::btst, 2U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::btst, 2U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::btst, 2U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::btst, 2U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::btst, 2U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::btst, 2U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::btst, 2U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::btst, 2U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::btst, 2U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::btst, 2U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::btst, 2U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::bchg, 2U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::bchg, 2U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::bchg, 2U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::bchg, 2U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::bchg, 2U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::bchg, 2U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::bchg, 2U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::bchg, 2U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::movep, 2U, 0U, {operationFlags_t::memoryNotRegister}, 4U, 0U, 0U, 2U},
	{instruction_t::movep, 2U, 1U, {operationFlags_t::memoryNotRegister}, 4U, 0U, 0U, 2U},
	{instruction_t::movep, 2U, 2U, {operationFlags_t::memoryNotRegister}, 4U, 0U, 0U, 2U},
	{instruction_t::movep, 2U, 3U, {operationFlags_t::memoryNotRegister}, 4U, 0U, 0U, 2U},
	{instruction_t::movep, 2U, 4U, {operationFlags_t::memoryNotRegister}, 4U, 0U, 0U, 2U},
	{instruction_t::movep, 2U, 5U, {operationFlags_t::memoryNotRegister}, 4U, 0U, 0U, 2U},
	{instruction_t::movep, 2U, 6U, {operationFlags_t::memoryNotRegister}, 4U, 0U, 0U, 2U},
	{instruction_t::movep, 2U, 7U, {operationFlags_t::memoryNotRegister}, 4U, 0U, 0U, 2U},
	{instruction_t::bchg, 2U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::bchg, 2U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::bchg, 2U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::bchg, 2U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::bchg, 2U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::bchg, 2U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::bchg, 2U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::bchg, 2U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::bchg, 2U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::bchg, 2U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::bchg, 2U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::bchg, 2U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::bchg, 2U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::bchg, 2U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::bchg, 2U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::bchg, 2U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::bchg, 2U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::bchg, 2U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::bchg, 2U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::bchg, 2U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::bchg, 2U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::bchg, 2U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::bchg, 2U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::bchg, 2U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::bchg, 2U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::bchg, 2U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::bchg, 2U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::bchg, 2U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::bchg, 2U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::bchg, 2U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::bchg, 2U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::bchg, 2U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::bchg, 2U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::bchg, 2U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::bchg, 2U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::bchg, 2U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::bchg, 2U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::bchg, 2U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::bchg, 2U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::bchg, 2U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::bchg, 2U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::bchg, 2U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::bclr, 2U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::bclr, 2U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::bclr, 2U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::bclr, 2U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::bclr, 2U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::bclr, 2U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::bclr, 2U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::bclr, 2U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::movep, 2U, 0U, {operationFlags_t::memoryNotRegister}, 2U, 1U, 0U, 2U},
	{instruction_t::movep, 2U, 1U, {operationFlags_t::memoryNotRegister}, 2U, 1U, 0U, 2U},
	{instruction_t::movep, 2U, 2U, {operationFlags_t::memoryNotRegister}, 2U, 1U, 0U, 2U},
	{instruction_t::movep, 2U, 3U, {operationFlags_t::memoryNotRegister}, 2U, 1U, 0U, 2U},
	{instruction_t::movep, 2U, 4U, {operationFlags_t::memoryNotRegister}, 2U, 1U, 0U, 2U},
	{instruction_t::movep, 2U, 5U, {operationFlags_t::memoryNotRegister}, 2U, 1U, 0U, 2U},
	{instruction_t::movep, 2U, 6U, {operationFlags_t::memoryNotRegister}, 2U, 1U, 0U, 2U},
	{instruction_t::movep, 2U, 7U, {operationFlags_t::memoryNotRegister}, 2U, 1U, 0U, 2U},
	{instruction_t::bclr, 2U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::bclr, 2U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::bclr, 2U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::bclr, 2U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::bclr, 2U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::bclr, 2U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::bclr, 2U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::bclr, 2U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::bclr, 2U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::bclr, 2U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::bclr, 2U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::bclr, 2U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::bclr, 2U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::bclr, 2U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::bclr, 2U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::bclr, 2U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::bclr, 2U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::bclr, 2U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::bclr, 2U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::bclr, 2U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::bclr, 2U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::bclr, 2U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::bclr, 2U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::bclr, 2U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::bclr, 2U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::bclr, 2U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::bclr, 2U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::bclr, 2U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::bclr, 2U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::bclr, 2U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::bclr, 2U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::bclr, 2U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::bclr, 2U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::bclr, 2U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::bclr, 2U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::bclr, 2U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::bclr, 2U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::bclr, 2U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::bclr, 2U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::bclr, 2U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::bclr, 2U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::bclr, 2U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::bset, 2U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::bset, 2U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::bset, 2U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::bset, 2U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::bset, 2U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::bset, 2U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::bset, 2U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::bset, 2U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::movep, 2U, 0U, {operationFlags_t::memoryNotRegister}, 4U, 1U, 0U, 2U},
	{instruction_t::movep, 2U, 1U, {operationFlags_t::memoryNotRegister}, 4U, 1U, 0U, 2U},
	{instruction_t::movep, 2U, 2U, {operationFlags_t::memoryNotRegister}, 4U, 1U, 0U, 2U},
	{instruction_t::movep, 2U, 3U, {operationFlags_t::memoryNotRegister}, 4U, 1U, 0U, 2U},
	{instruction_t::movep, 2U, 4U, {operationFlags_t::memoryNotRegister}, 4U, 1U, 0U, 2U},
	{instruction_t::movep, 2U, 5U, {operationFlags_t::memoryNotRegister}, 4U, 1U, 0U, 2U},
	{instruction_t::movep, 2U, 6U, {operationFlags_t::memoryNotRegister}, 4U, 1U, 0U, 2U},
	{instruction_t::movep, 2U, 7U, {operationFlags_t::memoryNotRegister}, 4U, 1U, 0U, 2U},
	{instruction_t::bset, 2U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::bset, 2U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::bset, 2U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::bset, 2U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::bset, 2U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::bset, 2U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::bset, 2U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::bset, 2U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::bset, 2U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::bset, 2U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::bset, 2U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::bset, 2U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::bset, 2U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::bset, 2U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::bset, 2U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::bset, 2U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::bset, 2U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::bset, 2U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::bset, 2U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::bset, 2U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::bset, 2U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::bset, 2U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::bset, 2U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::bset, 2U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::bset, 2U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::bset, 2U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::bset, 2U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::bset, 2U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::bset, 2U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::bset, 2U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::bset, 2U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::bset, 2U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::bset, 2U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::bset, 2U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::bset, 2U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::bset, 2U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::bset, 2U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::bset, 2U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::bset, 2U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::bset, 2U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::bset, 2U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::bset, 2U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::addi, 0U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::addi, 0U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::addi, 0U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::addi, 0U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::addi, 0U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::addi, 0U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::addi, 0U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::addi, 0U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::addi, 0U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::addi, 0U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::addi, 0U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::addi, 0U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::addi, 0U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::addi, 0U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::addi, 0U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::addi, 0U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::addi, 0U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::addi, 0U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::addi, 0U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::addi, 0U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::addi, 0U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::addi, 0U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::addi, 0U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::addi, 0U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::addi, 0U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::addi, 0U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::addi, 0U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::addi, 0U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::addi, 0U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::addi, 0U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::addi, 0U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::addi, 0U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::addi, 0U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::addi, 0U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::addi, 0U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::addi, 0U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::addi, 0U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::addi, 0U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::addi, 0U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::addi, 0U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::addi, 0U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::addi, 0U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::addi, 0U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::addi, 0U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::addi, 0U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::addi, 0U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::addi, 0U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::addi, 0U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::addi, 0U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::addi, 0U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::addi, 0U, 0U, {}, 1U, 0U, 0U},
	{instruction_t::addi, 0U, 1U, {}, 1U, 0U, 0U},
	{instruction_t::addi, 0U, 2U, {}, 1U, 0U, 0U},
	{instruction_t::addi, 0U, 3U, {}, 1U, 0U, 0U},
	{instruction_t::addi, 0U, 4U, {}, 1U, 0U, 0U},
	{instruction_t::addi, 0U, 5U, {}, 1U, 0U, 0U},
	{instruction_t::addi, 0U, 6U, {}, 1U, 0U, 0U},
	{instruction_t::addi, 0U, 7U, {}, 1U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::addi, 0U, 0U, {}, 1U, 0U, 2U},
	{instruction_t::addi, 0U, 1U, {}, 1U, 0U, 2U},
	{instruction_t::addi, 0U, 2U, {}, 1U, 0U, 2U},
	{instruction_t::addi, 0U, 3U, {}, 1U, 0U, 2U},
	{instruction_t::addi, 0U, 4U, {}, 1U, 0U, 2U},
	{instruction_t::addi, 0U, 5U, {}, 1U, 0U, 2U},
	{instruction_t::addi, 0U, 6U, {}, 1U, 0U, 2U},
	{instruction_t::addi, 0U, 7U, {}, 1U, 0U, 2U},
	{instruction_t::addi, 0U, 0U, {}, 1U, 0U, 3U},
	{instruction_t::addi, 0U, 1U, {}, 1U, 0U, 3U},
	{instruction_t::addi, 0U, 2U, {}, 1U, 0U, 3U},
	{instruction_t::addi, 0U, 3U, {}, 1U, 0U, 3U},
	{instruction_t::addi, 0U, 4U, {}, 1U, 0U, 3U},
	{instruction_t::addi, 0U, 5U, {}, 1U, 0U, 3U},
	{instruction_t::addi, 0U, 6U, {}, 1U, 0U, 3U},
	{instruction_t::addi, 0U, 7U, {}, 1U, 0U, 3U},
	{instruction_t::addi, 0U, 0U, {}, 1U, 0U, 4U},
	{instruction_t::addi, 0U, 1U, {}, 1U, 0U, 4U},
	{instruction_t::addi, 0U, 2U, {}, 1U, 0U, 4U},
	{instruction_t::addi, 0U, 3U, {}, 1U, 0U, 4U},
	{instruction_t::addi, 0U, 4U, {}, 1U, 0U, 4U},
	{instruction_t::addi, 0U, 5U, {}, 1U, 0U, 4U},
	{instruction_t::addi, 0U, 6U, {}, 1U, 0U, 4U},
	{instruction_t::addi, 0U, 7U, {}, 1U, 0U, 4U},
	{instruction_t::addi, 0U, 0U, {}, 1U, 0U, 5U},
	{instruction_t::addi, 0U, 1U, {}, 1U, 0U, 5U},
	{instruction_t::addi, 0U, 2U, {}, 1U, 0U, 5U},
	{instruction_t::addi, 0U, 3U, {}, 1U, 0U, 5U},
	{instruction_t::addi, 0U, 4U, {}, 1U, 0U, 5U},
	{instruction_t::addi, 0U, 5U, {}, 1U, 0U, 5U},
	{instruction_t::addi, 0U, 6U, {}, 1U, 0U, 5U},
	{instruction_t::addi, 0U, 7U, {}, 1U, 0U, 5U},
	{instruction_t::addi, 0U, 0U, {}, 1U, 0U, 6U},
	{instruction_t::addi, 0U, 1U, {}, 1U, 0U, 6U},
	{instruction_t::addi, 0U, 2U, {}, 1U, 0U, 6U},
	{instruction_t::addi, 0U, 3U, {}, 1U, 0U, 6U},
	{instruction_t::addi, 0U, 4U, {}, 1U, 0U, 6U},
	{instruction_t::addi, 0U, 5U, {}, 1U, 0U, 6U},
	{instruction_t::addi, 0U, 6U, {}, 1U, 0U, 6U},
	{instruction_t::addi, 0U, 7U, {}, 1U, 0U, 6U},
	{instruction_t::addi, 0U, 0U, {}, 1U, 0U, 7U},
	{instruction_t::addi, 0U, 1U, {}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::addi, 0U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::addi, 0U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::addi, 0U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::addi, 0U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::addi, 0U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::addi, 0U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::addi, 0U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::addi, 0U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::addi, 0U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::addi, 0U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::addi, 0U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::addi, 0U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::addi, 0U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::addi, 0U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::addi, 0U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::addi, 0U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::addi, 0U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::addi, 0U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::addi, 0U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::addi, 0U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::addi, 0U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::addi, 0U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::addi, 0U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::addi, 0U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::addi, 0U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::addi, 0U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::addi, 0U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::addi, 0U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::addi, 0U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::addi, 0U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::addi, 0U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::addi, 0U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::addi, 0U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::addi, 0U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::addi, 0U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::addi, 0U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::addi, 0U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::addi, 0U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::addi, 0U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::addi, 0U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::addi, 0U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::addi, 0U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::addi, 0U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::addi, 0U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::addi, 0U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::addi, 0U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::addi, 0U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::addi, 0U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::addi, 0U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::addi, 0U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::rtm, 0U, 0U, {}, 0U, 0U},
	{instruction_t::rtm, 0U, 1U, {}, 0U, 0U},
	{instruction_t::rtm, 0U, 2U, {}, 0U, 0U},
	{instruction_t::rtm, 0U, 3U, {}, 0U, 0U},
	{instruction_t::rtm, 0U, 4U, {}, 0U, 0U},
	{instruction_t::rtm, 0U, 5U, {}, 0U, 0U},
	{instruction_t::rtm, 0U, 6U, {}, 0U, 0U},
	{instruction_t::rtm, 0U, 7U, {}, 0U, 0U},
	{instruction_t::rtm, 0U, 0U, {}, 0U, 1U},
	{instruction_t::rtm, 0U, 1U, {}, 0U, 1U},
	{instruction_t::rtm, 0U, 2U, {}, 0U, 1U},
	{instruction_t::rtm, 0U, 3U, {}, 0U, 1U},
	{instruction_t::rtm, 0U, 4U, {}, 0U, 1U},
	{instruction_t::rtm, 0U, 5U, {}, 0U, 1U},
	{instruction_t::rtm, 0U, 6U, {}, 0U, 1U},
	{instruction_t::rtm, 0U, 7U, {}, 0U, 1U},
	{instruction_t::callm, 0U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U, 2U},
	{instruction_t::callm, 0U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U, 2U},
	{instruction_t::callm, 0U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U, 2U},
	{instruction_t::callm, 0U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U, 2U},
	{instruction_t::callm, 0U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U, 2U},
	{instruction_t::callm, 0U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U, 2U},
	{instruction_t::callm, 0U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U, 2U},
	{instruction_t::callm, 0U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U, 2U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::callm, 0U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U, 2U},
	{instruction_t::callm, 0U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U, 2U},
	{instruction_t::callm, 0U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U, 2U},
	{instruction_t::callm, 0U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U, 2U},
	{instruction_t::callm, 0U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U, 2U},
	{instruction_t::callm, 0U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U, 2U},
	{instruction_t::callm, 0U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U, 2U},
	{instruction_t::callm, 0U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U, 2U},
	{instruction_t::callm, 0U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U, 2U},
	{instruction_t::callm, 0U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U, 2U},
	{instruction_t::callm, 0U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U, 2U},
	{instruction_t::callm, 0U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U, 2U},
	{instruction_t::callm, 0U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U, 2U},
	{instruction_t::callm, 0U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U, 2U},
	{instruction_t::callm, 0U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U, 2U},
	{instruction_t::callm, 0U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U, 2U},
	{instruction_t::callm, 0U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 7U, 2U},
	{instruction_t::callm, 0U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 7U, 2U},
	{instruction_t::callm, 0U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 7U, 2U},
	{instruction_t::callm, 0U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 7U, 2U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::btst, 3U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::btst, 3U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::btst, 3U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::btst, 3U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::btst, 3U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::btst, 3U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::btst, 3U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::btst, 3U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::movep, 3U, 0U, {operationFlags_t::memoryNotRegister}, 2U, 0U, 0U, 2U},
	{instruction_t::movep, 3U, 1U, {operationFlags_t::memoryNotRegister}, 2U, 0U, 0U, 2U},
	{instruction_t::movep, 3U, 2U, {operationFlags_t::memoryNotRegister}, 2U, 0U, 0U, 2U},
	{instruction_t::movep, 3U, 3U, {operationFlags_t::memoryNotRegister}, 2U, 0U, 0U, 2U},
	{instruction_t::movep, 3U, 4U, {operationFlags_t::memoryNotRegister}, 2U, 0U, 0U, 2U},
	{instruction_t::movep, 3U, 5U, {operationFlags_t::memoryNotRegister}, 2U, 0U, 0U, 2U},
	{instruction_t::movep, 3U, 6U, {operationFlags_t::memoryNotRegister}, 2U, 0U, 0U, 2U},
	{instruction_t::movep, 3U, 7U, {operationFlags_t::memoryNotRegister}, 2U, 0U, 0U, 2U},
	{instruction_t::btst, 3U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::btst, 3U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::btst, 3U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::btst, 3U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::btst, 3U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::btst, 3U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::btst, 3U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::btst, 3U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::btst, 3U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::btst, 3U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::btst, 3U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::btst, 3U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::btst, 3U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::btst, 3U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::btst, 3U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::btst, 3U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::btst, 3U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::btst, 3U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::btst, 3U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::btst, 3U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::btst, 3U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::btst, 3U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::btst, 3U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::btst, 3U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::btst, 3U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::btst, 3U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::btst, 3U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::btst, 3U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::btst, 3U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::btst, 3U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::btst, 3U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::btst, 3U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::btst, 3U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::btst, 3U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::btst, 3U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::btst, 3U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::btst, 3U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::btst, 3U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::btst, 3U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::btst, 3U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::btst, 3U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::btst, 3U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::btst, 3U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::btst, 3U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::btst, 3U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::bchg, 3U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::bchg, 3U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::bchg, 3U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::bchg, 3U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::bchg, 3U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::bchg, 3U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::bchg, 3U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::bchg, 3U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::movep, 3U, 0U, {operationFlags_t::memoryNotRegister}, 4U, 0U, 0U, 2U},
	{instruction_t::movep, 3U, 1U, {operationFlags_t::memoryNotRegister}, 4U, 0U, 0U, 2U},
	{instruction_t::movep, 3U, 2U, {operationFlags_t::memoryNotRegister}, 4U, 0U, 0U, 2U},
	{instruction_t::movep, 3U, 3U, {operationFlags_t::memoryNotRegister}, 4U, 0U, 0U, 2U},
	{instruction_t::movep, 3U, 4U, {operationFlags_t::memoryNotRegister}, 4U, 0U, 0U, 2U},
	{instruction_t::movep, 3U, 5U, {operationFlags_t::memoryNotRegister}, 4U, 0U, 0U, 2U},
	{instruction_t::movep, 3U, 6U, {operationFlags_t::memoryNotRegister}, 4U, 0U, 0U, 2U},
	{instruction_t::movep, 3U, 7U, {operationFlags_t::memoryNotRegister}, 4U, 0U, 0U, 2U},
	{instruction_t::bchg, 3U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::bchg, 3U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::bchg, 3U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::bchg, 3U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::bchg, 3U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::bchg, 3U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::bchg, 3U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::bchg, 3U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::bchg, 3U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::bchg, 3U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::bchg, 3U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::bchg, 3U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::bchg, 3U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::bchg, 3U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::bchg, 3U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::bchg, 3U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::bchg, 3U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::bchg, 3U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::bchg, 3U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::bchg, 3U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::bchg, 3U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::bchg, 3U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::bchg, 3U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::bchg, 3U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::bchg, 3U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::bchg, 3U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::bchg, 3U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::bchg, 3U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::bchg, 3U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::bchg, 3U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::bchg, 3U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::bchg, 3U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::bchg, 3U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::bchg, 3U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::bchg, 3U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::bchg, 3U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::bchg, 3U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::bchg, 3U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::bchg, 3U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::bchg, 3U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::bchg, 3U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::bchg, 3U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::bclr, 3U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::bclr, 3U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::bclr, 3U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::bclr, 3U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::bclr, 3U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::bclr, 3U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::bclr, 3U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::bclr, 3U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::movep, 3U, 0U, {operationFlags_t::memoryNotRegister}, 2U, 1U, 0U, 2U},
	{instruction_t::movep, 3U, 1U, {operationFlags_t::memoryNotRegister}, 2U, 1U, 0U, 2U},
	{instruction_t::movep, 3U, 2U, {operationFlags_t::memoryNotRegister}, 2U, 1U, 0U, 2U},
	{instruction_t::movep, 3U, 3U, {operationFlags_t::memoryNotRegister}, 2U, 1U, 0U, 2U},
	{instruction_t::movep, 3U, 4U, {operationFlags_t::memoryNotRegister}, 2U, 1U, 0U, 2U},
	{instruction_t::movep, 3U, 5U, {operationFlags_t::memoryNotRegister}, 2U, 1U, 0U, 2U},
	{instruction_t::movep, 3U, 6U, {operationFlags_t::memoryNotRegister}, 2U, 1U, 0U, 2U},
	{instruction_t::movep, 3U, 7U, {operationFlags_t::memoryNotRegister}, 2U, 1U, 0U, 2U},
	{instruction_t::bclr, 3U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::bclr, 3U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::bclr, 3U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::bclr, 3U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::bclr, 3U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::bclr, 3U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::bclr, 3U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::bclr, 3U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::bclr, 3U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::bclr, 3U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::bclr, 3U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::bclr, 3U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::bclr, 3U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::bclr, 3U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::bclr, 3U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::bclr, 3U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::bclr, 3U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::bclr, 3U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::bclr, 3U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::bclr, 3U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::bclr, 3U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::bclr, 3U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::bclr, 3U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::bclr, 3U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::bclr, 3U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::bclr, 3U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::bclr, 3U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::bclr, 3U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::bclr, 3U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::bclr, 3U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::bclr, 3U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::bclr, 3U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::bclr, 3U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::bclr, 3U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::bclr, 3U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::bclr, 3U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::bclr, 3U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::bclr, 3U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::bclr, 3U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::bclr, 3U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::bclr, 3U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::bclr, 3U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::bset, 3U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::bset, 3U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::bset, 3U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::bset, 3U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::bset, 3U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::bset, 3U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::bset, 3U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::bset, 3U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::movep, 3U, 0U, {operationFlags_t::memoryNotRegister}, 4U, 1U, 0U, 2U},
	{instruction_t::movep, 3U, 1U, {operationFlags_t::memoryNotRegister}, 4U, 1U, 0U, 2U},
	{instruction_t::movep, 3U, 2U, {operationFlags_t::memoryNotRegister}, 4U, 1U, 0U, 2U},
	{instruction_t::movep, 3U, 3U, {operationFlags_t::memoryNotRegister}, 4U, 1U, 0U, 2U},
	{instruction_t::movep, 3U, 4U, {operationFlags_t::memoryNotRegister}, 4U, 1U, 0U, 2U},
	{instruction_t::movep, 3U, 5U, {operationFlags_t::memoryNotRegister}, 4U, 1U, 0U, 2U},
	{instruction_t::movep, 3U, 6U, {operationFlags_t::memoryNotRegister}, 4U, 1U, 0U, 2U},
	{instruction_t::movep, 3U, 7U, {operationFlags_t::memoryNotRegister}, 4U, 1U, 0U, 2U},
	{instruction_t::bset, 3U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::bset, 3U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::bset, 3U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::bset, 3U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::bset, 3U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::bset, 3U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::bset, 3U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::bset, 3U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::bset, 3U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::bset, 3U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::bset, 3U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::bset, 3U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::bset, 3U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::bset, 3U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::bset, 3U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::bset, 3U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::bset, 3U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::bset, 3U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::bset, 3U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::bset, 3U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::bset, 3U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::bset, 3U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::bset, 3U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::bset, 3U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::bset, 3U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::bset, 3U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::bset, 3U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::bset, 3U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::bset, 3U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::bset, 3U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::bset, 3U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::bset, 3U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::bset, 3U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::bset, 3U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::bset, 3U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::bset, 3U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::bset, 3U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::bset, 3U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::bset, 3U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::bset, 3U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::bset, 3U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::bset, 3U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::btst, 0U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::btst, 0U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::btst, 0U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::btst, 0U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::btst, 0U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::btst, 0U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::btst, 0U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::btst, 0U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::btst, 0U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U, 2U},
	{instruction_t::btst, 0U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U, 2U},
	{instruction_t::btst, 0U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U, 2U},
	{instruction_t::btst, 0U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U, 2U},
	{instruction_t::btst, 0U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U, 2U},
	{instruction_t::btst, 0U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U, 2U},
	{instruction_t::btst, 0U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U, 2U},
	{instruction_t::btst, 0U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U, 2U},
	{instruction_t::btst, 0U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U, 2U},
	{instruction_t::btst, 0U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U, 2U},
	{instruction_t::btst, 0U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U, 2U},
	{instruction_t::btst, 0U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U, 2U},
	{instruction_t::btst, 0U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U, 2U},
	{instruction_t::btst, 0U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U, 2U},
	{instruction_t::btst, 0U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U, 2U},
	{instruction_t::btst, 0U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U, 2U},
	{instruction_t::btst, 0U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U, 2U},
	{instruction_t::btst, 0U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U, 2U},
	{instruction_t::btst, 0U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U, 2U},
	{instruction_t::btst, 0U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U, 2U},
	{instruction_t::btst, 0U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U, 2U},
	{instruction_t::btst, 0U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U, 2U},
	{instruction_t::btst, 0U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U, 2U},
	{instruction_t::btst, 0U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U, 2U},
	{instruction_t::btst, 0U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U, 2U},
	{instruction_t::btst, 0U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U, 2U},
	{instruction_t::btst, 0U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U, 2U},
	{instruction_t::btst, 0U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U, 2U},
	{instruction_t::btst, 0U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U, 2U},
	{instruction_t::btst, 0U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U, 2U},
	{instruction_t::btst, 0U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U, 2U},
	{instruction_t::btst, 0U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U, 2U},
	{instruction_t::btst, 0U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U, 2U},
	{instruction_t::btst, 0U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U, 2U},
	{instruction_t::btst, 0U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U, 2U},
	{instruction_t::btst, 0U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U, 2U},
	{instruction_t::btst, 0U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U, 2U},
	{instruction_t::btst, 0U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U, 2U},
	{instruction_t::btst, 0U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U, 2U},
	{instruction_t::btst, 0U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U, 2U},
	{instruction_t::btst, 0U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 7U, 2U},
	{instruction_t::btst, 0U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 7U, 2U},
	{instruction_t::btst, 0U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 7U, 2U},
	{instruction_t::btst, 0U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 7U, 2U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::bchg, 0U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::bchg, 0U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::bchg, 0U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::bchg, 0U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::bchg, 0U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::bchg, 0U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::bchg, 0U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::bchg, 0U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::bchg, 0U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U, 2U},
	{instruction_t::bchg, 0U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U, 2U},
	{instruction_t::bchg, 0U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U, 2U},
	{instruction_t::bchg, 0U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U, 2U},
	{instruction_t::bchg, 0U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U, 2U},
	{instruction_t::bchg, 0U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U, 2U},
	{instruction_t::bchg, 0U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U, 2U},
	{instruction_t::bchg, 0U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U, 2U},
	{instruction_t::bchg, 0U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U, 2U},
	{instruction_t::bchg, 0U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U, 2U},
	{instruction_t::bchg, 0U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U, 2U},
	{instruction_t::bchg, 0U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U, 2U},
	{instruction_t::bchg, 0U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U, 2U},
	{instruction_t::bchg, 0U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U, 2U},
	{instruction_t::bchg, 0U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U, 2U},
	{instruction_t::bchg, 0U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U, 2U},
	{instruction_t::bchg, 0U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U, 2U},
	{instruction_t::bchg, 0U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U, 2U},
	{instruction_t::bchg, 0U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U, 2U},
	{instruction_t::bchg, 0U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U, 2U},
	{instruction_t::bchg, 0U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U, 2U},
	{instruction_t::bchg, 0U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U, 2U},
	{instruction_t::bchg, 0U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U, 2U},
	{instruction_t::bchg, 0U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U, 2U},
	{instruction_t::bchg, 0U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U, 2U},
	{instruction_t::bchg, 0U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U, 2U},
	{instruction_t::bchg, 0U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U, 2U},
	{instruction_t::bchg, 0U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U, 2U},
	{instruction_t::bchg, 0U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U, 2U},
	{instruction_t::bchg, 0U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U, 2U},
	{instruction_t::bchg, 0U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U, 2U},
	{instruction_t::bchg, 0U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U, 2U},
	{instruction_t::bchg, 0U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U, 2U},
	{instruction_t::bchg, 0U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U, 2U},
	{instruction_t::bchg, 0U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U, 2U},
	{instruction_t::bchg, 0U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U, 2U},
	{instruction_t::bchg, 0U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U, 2U},
	{instruction_t::bchg, 0U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U, 2U},
	{instruction_t::bchg, 0U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U, 2U},
	{instruction_t::bchg, 0U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U, 2U},
	{instruction_t::bchg, 0U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 7U, 2U},
	{instruction_t::bchg, 0U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 7U, 2U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::bclr, 0U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::bclr, 0U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::bclr, 0U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::bclr, 0U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::bclr, 0U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::bclr, 0U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::bclr, 0U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::bclr, 0U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::bclr, 0U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U, 2U},
	{instruction_t::bclr, 0U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U, 2U},
	{instruction_t::bclr, 0U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U, 2U},
	{instruction_t::bclr, 0U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U, 2U},
	{instruction_t::bclr, 0U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U, 2U},
	{instruction_t::bclr, 0U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U, 2U},
	{instruction_t::bclr, 0U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U, 2U},
	{instruction_t::bclr, 0U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U, 2U},
	{instruction_t::bclr, 0U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U, 2U},
	{instruction_t::bclr, 0U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U, 2U},
	{instruction_t::bclr, 0U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U, 2U},
	{instruction_t::bclr, 0U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U, 2U},
	{instruction_t::bclr, 0U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U, 2U},
	{instruction_t::bclr, 0U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U, 2U},
	{instruction_t::bclr, 0U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U, 2U},
	{instruction_t::bclr, 0U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U, 2U},
	{instruction_t::bclr, 0U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U, 2U},
	{instruction_t::bclr, 0U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U, 2U},
	{instruction_t::bclr, 0U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U, 2U},
	{instruction_t::bclr, 0U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U, 2U},
	{instruction_t::bclr, 0U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U, 2U},
	{instruction_t::bclr, 0U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U, 2U},
	{instruction_t::bclr, 0U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U, 2U},
	{instruction_t::bclr, 0U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U, 2U},
	{instruction_t::bclr, 0U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U, 2U},
	{instruction_t::bclr, 0U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U, 2U},
	{instruction_t::bclr, 0U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U, 2U},
	{instruction_t::bclr, 0U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U, 2U},
	{instruction_t::bclr, 0U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U, 2U},
	{instruction_t::bclr, 0U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U, 2U},
	{instruction_t::bclr, 0U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U, 2U},
	{instruction_t::bclr, 0U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U, 2U},
	{instruction_t::bclr, 0U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U, 2U},
	{instruction_t::bclr, 0U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U, 2U},
	{instruction_t::bclr, 0U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U, 2U},
	{instruction_t::bclr, 0U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U, 2U},
	{instruction_t::bclr, 0U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U, 2U},
	{instruction_t::bclr, 0U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U, 2U},
	{instruction_t::bclr, 0U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U, 2U},
	{instruction_t::bclr, 0U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U, 2U},
	{instruction_t::bclr, 0U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 7U, 2U},
	{instruction_t::bclr, 0U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 7U, 2U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::bset, 0U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::bset, 0U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::bset, 0U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::bset, 0U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::bset, 0U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::bset, 0U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::bset, 0U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::bset, 0U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::bset, 0U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U, 2U},
	{instruction_t::bset, 0U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U, 2U},
	{instruction_t::bset, 0U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U, 2U},
	{instruction_t::bset, 0U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U, 2U},
	{instruction_t::bset, 0U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U, 2U},
	{instruction_t::bset, 0U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U, 2U},
	{instruction_t::bset, 0U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U, 2U},
	{instruction_t::bset, 0U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U, 2U},
	{instruction_t::bset, 0U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U, 2U},
	{instruction_t::bset, 0U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U, 2U},
	{instruction_t::bset, 0U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U, 2U},
	{instruction_t::bset, 0U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U, 2U},
	{instruction_t::bset, 0U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U, 2U},
	{instruction_t::bset, 0U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U, 2U},
	{instruction_t::bset, 0U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U, 2U},
	{instruction_t::bset, 0U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U, 2U},
	{instruction_t::bset, 0U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U, 2U},
	{instruction_t::bset, 0U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U, 2U},
	{instruction_t::bset, 0U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U, 2U},
	{instruction_t::bset, 0U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U, 2U},
	{instruction_t::bset, 0U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U, 2U},
	{instruction_t::bset, 0U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U, 2U},
	{instruction_t::bset, 0U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U, 2U},
	{instruction_t::bset, 0U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U, 2U},
	{instruction_t::bset, 0U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U, 2U},
	{instruction_t::bset, 0U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U, 2U},
	{instruction_t::bset, 0U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U, 2U},
	{instruction_t::bset, 0U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U, 2U},
	{instruction_t::bset, 0U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U, 2U},
	{instruction_t::bset, 0U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U, 2U},
	{instruction_t::bset, 0U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U, 2U},
	{instruction_t::bset, 0U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U, 2U},
	{instruction_t::bset, 0U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U, 2U},
	{instruction_t::bset, 0U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U, 2U},
	{instruction_t::bset, 0U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U, 2U},
	{instruction_t::bset, 0U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U, 2U},
	{instruction_t::bset, 0U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U, 2U},
	{instruction_t::bset, 0U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U, 2U},
	{instruction_t::bset, 0U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U, 2U},
	{instruction_t::bset, 0U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U, 2U},
	{instruction_t::bset, 0U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 7U, 2U},
	{instruction_t::bset, 0U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 7U, 2U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::btst, 4U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::btst, 4U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::btst, 4U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::btst, 4U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::btst, 4U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::btst, 4U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::btst, 4U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::btst, 4U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::movep, 4U, 0U, {operationFlags_t::memoryNotRegister}, 2U, 0U, 0U, 2U},
	{instruction_t::movep, 4U, 1U, {operationFlags_t::memoryNotRegister}, 2U, 0U, 0U, 2U},
	{instruction_t::movep, 4U, 2U, {operationFlags_t::memoryNotRegister}, 2U, 0U, 0U, 2U},
	{instruction_t::movep, 4U, 3U, {operationFlags_t::memoryNotRegister}, 2U, 0U, 0U, 2U},
	{instruction_t::movep, 4U, 4U, {operationFlags_t::memoryNotRegister}, 2U, 0U, 0U, 2U},
	{instruction_t::movep, 4U, 5U, {operationFlags_t::memoryNotRegister}, 2U, 0U, 0U, 2U},
	{instruction_t::movep, 4U, 6U, {operationFlags_t::memoryNotRegister}, 2U, 0U, 0U, 2U},
	{instruction_t::movep, 4U, 7U, {operationFlags_t::memoryNotRegister}, 2U, 0U, 0U, 2U},
	{instruction_t::btst, 4U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::btst, 4U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::btst, 4U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::btst, 4U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::btst, 4U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::btst, 4U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::btst, 4U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::btst, 4U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::btst, 4U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::btst, 4U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::btst, 4U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::btst, 4U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::btst, 4U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::btst, 4U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::btst, 4U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::btst, 4U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::btst, 4U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::btst, 4U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::btst, 4U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::btst, 4U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::btst, 4U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::btst, 4U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::btst, 4U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::btst, 4U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::btst, 4U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::btst, 4U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::btst, 4U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::btst, 4U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::btst, 4U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::btst, 4U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::btst, 4U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::btst, 4U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::btst, 4U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::btst, 4U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::btst, 4U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::btst, 4U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::btst, 4U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::btst, 4U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::btst, 4U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::btst, 4U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::btst, 4U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::btst, 4U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::btst, 4U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::btst, 4U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::btst, 4U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::bchg, 4U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::bchg, 4U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::bchg, 4U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::bchg, 4U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::bchg, 4U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::bchg, 4U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::bchg, 4U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::bchg, 4U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::movep, 4U, 0U, {operationFlags_t::memoryNotRegister}, 4U, 0U, 0U, 2U},
	{instruction_t::movep, 4U, 1U, {operationFlags_t::memoryNotRegister}, 4U, 0U, 0U, 2U},
	{instruction_t::movep, 4U, 2U, {operationFlags_t::memoryNotRegister}, 4U, 0U, 0U, 2U},
	{instruction_t::movep, 4U, 3U, {operationFlags_t::memoryNotRegister}, 4U, 0U, 0U, 2U},
	{instruction_t::movep, 4U, 4U, {operationFlags_t::memoryNotRegister}, 4U, 0U, 0U, 2U},
	{instruction_t::movep, 4U, 5U, {operationFlags_t::memoryNotRegister}, 4U, 0U, 0U, 2U},
	{instruction_t::movep, 4U, 6U, {operationFlags_t::memoryNotRegister}, 4U, 0U, 0U, 2U},
	{instruction_t::movep, 4U, 7U, {operationFlags_t::memoryNotRegister}, 4U, 0U, 0U, 2U},
	{instruction_t::bchg, 4U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::bchg, 4U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::bchg, 4U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::bchg, 4U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::bchg, 4U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::bchg, 4U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::bchg, 4U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::bchg, 4U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::bchg, 4U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::bchg, 4U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::bchg, 4U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::bchg, 4U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::bchg, 4U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::bchg, 4U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::bchg, 4U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::bchg, 4U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::bchg, 4U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::bchg, 4U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::bchg, 4U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::bchg, 4U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::bchg, 4U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::bchg, 4U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::bchg, 4U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::bchg, 4U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::bchg, 4U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::bchg, 4U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::bchg, 4U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::bchg, 4U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::bchg, 4U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::bchg, 4U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::bchg, 4U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::bchg, 4U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::bchg, 4U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::bchg, 4U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::bchg, 4U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::bchg, 4U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::bchg, 4U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::bchg, 4U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::bchg, 4U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::bchg, 4U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::bchg, 4U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::bchg, 4U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::bclr, 4U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::bclr, 4U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::bclr, 4U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::bclr, 4U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::bclr, 4U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::bclr, 4U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::bclr, 4U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::bclr, 4U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::movep, 4U, 0U, {operationFlags_t::memoryNotRegister}, 2U, 1U, 0U, 2U},
	{instruction_t::movep, 4U, 1U, {operationFlags_t::memoryNotRegister}, 2U, 1U, 0U, 2U},
	{instruction_t::movep, 4U, 2U, {operationFlags_t::memoryNotRegister}, 2U, 1U, 0U, 2U},
	{instruction_t::movep, 4U, 3U, {operationFlags_t::memoryNotRegister}, 2U, 1U, 0U, 2U},
	{instruction_t::movep, 4U, 4U, {operationFlags_t::memoryNotRegister}, 2U, 1U, 0U, 2U},
	{instruction_t::movep, 4U, 5U, {operationFlags_t::memoryNotRegister}, 2U, 1U, 0U, 2U},
	{instruction_t::movep, 4U, 6U, {operationFlags_t::memoryNotRegister}, 2U, 1U, 0U, 2U},
	{instruction_t::movep, 4U, 7U, {operationFlags_t::memoryNotRegister}, 2U, 1U, 0U, 2U},
	{instruction_t::bclr, 4U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::bclr, 4U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::bclr, 4U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::bclr, 4U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::bclr, 4U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::bclr, 4U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::bclr, 4U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::bclr, 4U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::bclr, 4U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::bclr, 4U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::bclr, 4U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::bclr, 4U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::bclr, 4U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::bclr, 4U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::bclr, 4U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::bclr, 4U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::bclr, 4U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::bclr, 4U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::bclr, 4U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::bclr, 4U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::bclr, 4U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::bclr, 4U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::bclr, 4U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::bclr, 4U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::bclr, 4U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::bclr, 4U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::bclr, 4U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::bclr, 4U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::bclr, 4U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::bclr, 4U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::bclr, 4U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::bclr, 4U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::bclr, 4U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::bclr, 4U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::bclr, 4U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::bclr, 4U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::bclr, 4U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::bclr, 4U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::bclr, 4U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::bclr, 4U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::bclr, 4U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::bclr, 4U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::bset, 4U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::bset, 4U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::bset, 4U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::bset, 4U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::bset, 4U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::bset, 4U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::bset, 4U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::bset, 4U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::movep, 4U, 0U, {operationFlags_t::memoryNotRegister}, 4U, 1U, 0U, 2U},
	{instruction_t::movep, 4U, 1U, {operationFlags_t::memoryNotRegister}, 4U, 1U, 0U, 2U},
	{instruction_t::movep, 4U, 2U, {operationFlags_t::memoryNotRegister}, 4U, 1U, 0U, 2U},
	{instruction_t::movep, 4U, 3U, {operationFlags_t::memoryNotRegister}, 4U, 1U, 0U, 2U},
	{instruction_t::movep, 4U, 4U, {operationFlags_t::memoryNotRegister}, 4U, 1U, 0U, 2U},
	{instruction_t::movep, 4U, 5U, {operationFlags_t::memoryNotRegister}, 4U, 1U, 0U, 2U},
	{instruction_t::movep, 4U, 6U, {operationFlags_t::memoryNotRegister}, 4U, 1U, 0U, 2U},
	{instruction_t::movep, 4U, 7U, {operationFlags_t::memoryNotRegister}, 4U, 1U, 0U, 2U},
	{instruction_t::bset, 4U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::bset, 4U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::bset, 4U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::bset, 4U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::bset, 4U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::bset, 4U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::bset, 4U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::bset, 4U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::bset, 4U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::bset, 4U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::bset, 4U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::bset, 4U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::bset, 4U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::bset, 4U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::bset, 4U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::bset, 4U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::bset, 4U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::bset, 4U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::bset, 4U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::bset, 4U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::bset, 4U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::bset, 4U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::bset, 4U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::bset, 4U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::bset, 4U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::bset, 4U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::bset, 4U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::bset, 4U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::bset, 4U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::bset, 4U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::bset, 4U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::bset, 4U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::bset, 4U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::bset, 4U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::bset, 4U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::bset, 4U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::bset, 4U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::bset, 4U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::bset, 4U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::bset, 4U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::bset, 4U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::bset, 4U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::eori, 0U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::eori, 0U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::eori, 0U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::eori, 0U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::eori, 0U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::eori, 0U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::eori, 0U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::eori, 0U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::eori, 0U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::eori, 0U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::eori, 0U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::eori, 0U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::eori, 0U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::eori, 0U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::eori, 0U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::eori, 0U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::eori, 0U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::eori, 0U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::eori, 0U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::eori, 0U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::eori, 0U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::eori, 0U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::eori, 0U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::eori, 0U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::eori, 0U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::eori, 0U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::eori, 0U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::eori, 0U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::eori, 0U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::eori, 0U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::eori, 0U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::eori, 0U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::eori, 0U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::eori, 0U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::eori, 0U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::eori, 0U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::eori, 0U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::eori, 0U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::eori, 0U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::eori, 0U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::eori, 0U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::eori, 0U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::eori, 0U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::eori, 0U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::eori, 0U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::eori, 0U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::eori, 0U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::eori, 0U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::eori, 0U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::eori, 0U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::eori, 0U, 8U, {}, 1U, 0U, 0U, 2U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::eori, 0U, 0U, {}, 1U, 0U, 0U},
	{instruction_t::eori, 0U, 1U, {}, 1U, 0U, 0U},
	{instruction_t::eori, 0U, 2U, {}, 1U, 0U, 0U},
	{instruction_t::eori, 0U, 3U, {}, 1U, 0U, 0U},
	{instruction_t::eori, 0U, 4U, {}, 1U, 0U, 0U},
	{instruction_t::eori, 0U, 5U, {}, 1U, 0U, 0U},
	{instruction_t::eori, 0U, 6U, {}, 1U, 0U, 0U},
	{instruction_t::eori, 0U, 7U, {}, 1U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::eori, 0U, 0U, {}, 1U, 0U, 2U},
	{instruction_t::eori, 0U, 1U, {}, 1U, 0U, 2U},
	{instruction_t::eori, 0U, 2U, {}, 1U, 0U, 2U},
	{instruction_t::eori, 0U, 3U, {}, 1U, 0U, 2U},
	{instruction_t::eori, 0U, 4U, {}, 1U, 0U, 2U},
	{instruction_t::eori, 0U, 5U, {}, 1U, 0U, 2U},
	{instruction_t::eori, 0U, 6U, {}, 1U, 0U, 2U},
	{instruction_t::eori, 0U, 7U, {}, 1U, 0U, 2U},
	{instruction_t::eori, 0U, 0U, {}, 1U, 0U, 3U},
	{instruction_t::eori, 0U, 1U, {}, 1U, 0U, 3U},
	{instruction_t::eori, 0U, 2U, {}, 1U, 0U, 3U},
	{instruction_t::eori, 0U, 3U, {}, 1U, 0U, 3U},
	{instruction_t::eori, 0U, 4U, {}, 1U, 0U, 3U},
	{instruction_t::eori, 0U, 5U, {}, 1U, 0U, 3U},
	{instruction_t::eori, 0U, 6U, {}, 1U, 0U, 3U},
	{instruction_t::eori, 0U, 7U, {}, 1U, 0U, 3U},
	{instruction_t::eori, 0U, 0U, {}, 1U, 0U, 4U},
	{instruction_t::eori, 0U, 1U, {}, 1U, 0U, 4U},
	{instruction_t::eori, 0U, 2U, {}, 1U, 0U, 4U},
	{instruction_t::eori, 0U, 3U, {}, 1U, 0U, 4U},
	{instruction_t::eori, 0U, 4U, {}, 1U, 0U, 4U},
	{instruction_t::eori, 0U, 5U, {}, 1U, 0U, 4U},
	{instruction_t::eori, 0U, 6U, {}, 1U, 0U, 4U},
	{instruction_t::eori, 0U, 7U, {}, 1U, 0U, 4U},
	{instruction_t::eori, 0U, 0U, {}, 1U, 0U, 5U},
	{instruction_t::eori, 0U, 1U, {}, 1U, 0U, 5U},
	{instruction_t::eori, 0U, 2U, {}, 1U, 0U, 5U},
	{instruction_t::eori, 0U, 3U, {}, 1U, 0U, 5U},
	{instruction_t::eori, 0U, 4U, {}, 1U, 0U, 5U},
	{instruction_t::eori, 0U, 5U, {}, 1U, 0U, 5U},
	{instruction_t::eori, 0U, 6U, {}, 1U, 0U, 5U},
	{instruction_t::eori, 0U, 7U, {}, 1U, 0U, 5U},
	{instruction_t::eori, 0U, 0U, {}, 1U, 0U, 6U},
	{instruction_t::eori, 0U, 1U, {}, 1U, 0U, 6U},
	{instruction_t::eori, 0U, 2U, {}, 1U, 0U, 6U},
	{instruction_t::eori, 0U, 3U, {}, 1U, 0U, 6U},
	{instruction_t::eori, 0U, 4U, {}, 1U, 0U, 6U},
	{instruction_t::eori, 0U, 5U, {}, 1U, 0U, 6U},
	{instruction_t::eori, 0U, 6U, {}, 1U, 0U, 6U},
	{instruction_t::eori, 0U, 7U, {}, 1U, 0U, 6U},
	{instruction_t::eori, 0U, 0U, {}, 1U, 0U, 7U},
	{instruction_t::eori, 0U, 1U, {}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal}, // XXX: Should be EORI to SR
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::eori, 0U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::eori, 0U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::eori, 0U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::eori, 0U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::eori, 0U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::eori, 0U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::eori, 0U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::eori, 0U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::eori, 0U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::eori, 0U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::eori, 0U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::eori, 0U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::eori, 0U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::eori, 0U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::eori, 0U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::eori, 0U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::eori, 0U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::eori, 0U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::eori, 0U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::eori, 0U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::eori, 0U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::eori, 0U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::eori, 0U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::eori, 0U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::eori, 0U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::eori, 0U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::eori, 0U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::eori, 0U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::eori, 0U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::eori, 0U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::eori, 0U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::eori, 0U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::eori, 0U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::eori, 0U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::eori, 0U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::eori, 0U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::eori, 0U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::eori, 0U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::eori, 0U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::eori, 0U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::eori, 0U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::eori, 0U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::eori, 0U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::eori, 0U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::eori, 0U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::eori, 0U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::eori, 0U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::eori, 0U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::eori, 0U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::eori, 0U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::cas, 0U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U, 2U},
	{instruction_t::cas, 0U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U, 2U},
	{instruction_t::cas, 0U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U, 2U},
	{instruction_t::cas, 0U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U, 2U},
	{instruction_t::cas, 0U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U, 2U},
	{instruction_t::cas, 0U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U, 2U},
	{instruction_t::cas, 0U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U, 2U},
	{instruction_t::cas, 0U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U, 2U},
	{instruction_t::cas, 0U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U, 2U},
	{instruction_t::cas, 0U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U, 2U},
	{instruction_t::cas, 0U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U, 2U},
	{instruction_t::cas, 0U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U, 2U},
	{instruction_t::cas, 0U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U, 2U},
	{instruction_t::cas, 0U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U, 2U},
	{instruction_t::cas, 0U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U, 2U},
	{instruction_t::cas, 0U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U, 2U},
	{instruction_t::cas, 0U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U, 2U},
	{instruction_t::cas, 0U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U, 2U},
	{instruction_t::cas, 0U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U, 2U},
	{instruction_t::cas, 0U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U, 2U},
	{instruction_t::cas, 0U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U, 2U},
	{instruction_t::cas, 0U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U, 2U},
	{instruction_t::cas, 0U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U, 2U},
	{instruction_t::cas, 0U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U, 2U},
	{instruction_t::cas, 0U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U, 2U},
	{instruction_t::cas, 0U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U, 2U},
	{instruction_t::cas, 0U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U, 2U},
	{instruction_t::cas, 0U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U, 2U},
	{instruction_t::cas, 0U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U, 2U},
	{instruction_t::cas, 0U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U, 2U},
	{instruction_t::cas, 0U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U, 2U},
	{instruction_t::cas, 0U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U, 2U},
	{instruction_t::cas, 0U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U, 2U},
	{instruction_t::cas, 0U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U, 2U},
	{instruction_t::cas, 0U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U, 2U},
	{instruction_t::cas, 0U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U, 2U},
	{instruction_t::cas, 0U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U, 2U},
	{instruction_t::cas, 0U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U, 2U},
	{instruction_t::cas, 0U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U, 2U},
	{instruction_t::cas, 0U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U, 2U},
	{instruction_t::cas, 0U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 7U, 2U},
	{instruction_t::cas, 0U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 7U, 2U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::btst, 5U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::btst, 5U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::btst, 5U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::btst, 5U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::btst, 5U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::btst, 5U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::btst, 5U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::btst, 5U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::movep, 5U, 0U, {operationFlags_t::memoryNotRegister}, 2U, 0U, 0U, 2U},
	{instruction_t::movep, 5U, 1U, {operationFlags_t::memoryNotRegister}, 2U, 0U, 0U, 2U},
	{instruction_t::movep, 5U, 2U, {operationFlags_t::memoryNotRegister}, 2U, 0U, 0U, 2U},
	{instruction_t::movep, 5U, 3U, {operationFlags_t::memoryNotRegister}, 2U, 0U, 0U, 2U},
	{instruction_t::movep, 5U, 4U, {operationFlags_t::memoryNotRegister}, 2U, 0U, 0U, 2U},
	{instruction_t::movep, 5U, 5U, {operationFlags_t::memoryNotRegister}, 2U, 0U, 0U, 2U},
	{instruction_t::movep, 5U, 6U, {operationFlags_t::memoryNotRegister}, 2U, 0U, 0U, 2U},
	{instruction_t::movep, 5U, 7U, {operationFlags_t::memoryNotRegister}, 2U, 0U, 0U, 2U},
	{instruction_t::btst, 5U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::btst, 5U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::btst, 5U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::btst, 5U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::btst, 5U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::btst, 5U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::btst, 5U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::btst, 5U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::btst, 5U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::btst, 5U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::btst, 5U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::btst, 5U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::btst, 5U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::btst, 5U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::btst, 5U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::btst, 5U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::btst, 5U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::btst, 5U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::btst, 5U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::btst, 5U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::btst, 5U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::btst, 5U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::btst, 5U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::btst, 5U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::btst, 5U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::btst, 5U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::btst, 5U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::btst, 5U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::btst, 5U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::btst, 5U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::btst, 5U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::btst, 5U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::btst, 5U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::btst, 5U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::btst, 5U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::btst, 5U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::btst, 5U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::btst, 5U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::btst, 5U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::btst, 5U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::btst, 5U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::btst, 5U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::btst, 5U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::btst, 5U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::btst, 5U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::bchg, 5U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::bchg, 5U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::bchg, 5U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::bchg, 5U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::bchg, 5U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::bchg, 5U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::bchg, 5U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::bchg, 5U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::movep, 5U, 0U, {operationFlags_t::memoryNotRegister}, 4U, 0U, 0U, 2U},
	{instruction_t::movep, 5U, 1U, {operationFlags_t::memoryNotRegister}, 4U, 0U, 0U, 2U},
	{instruction_t::movep, 5U, 2U, {operationFlags_t::memoryNotRegister}, 4U, 0U, 0U, 2U},
	{instruction_t::movep, 5U, 3U, {operationFlags_t::memoryNotRegister}, 4U, 0U, 0U, 2U},
	{instruction_t::movep, 5U, 4U, {operationFlags_t::memoryNotRegister}, 4U, 0U, 0U, 2U},
	{instruction_t::movep, 5U, 5U, {operationFlags_t::memoryNotRegister}, 4U, 0U, 0U, 2U},
	{instruction_t::movep, 5U, 6U, {operationFlags_t::memoryNotRegister}, 4U, 0U, 0U, 2U},
	{instruction_t::movep, 5U, 7U, {operationFlags_t::memoryNotRegister}, 4U, 0U, 0U, 2U},
	{instruction_t::bchg, 5U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::bchg, 5U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::bchg, 5U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::bchg, 5U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::bchg, 5U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::bchg, 5U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::bchg, 5U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::bchg, 5U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::bchg, 5U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::bchg, 5U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::bchg, 5U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::bchg, 5U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::bchg, 5U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::bchg, 5U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::bchg, 5U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::bchg, 5U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::bchg, 5U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::bchg, 5U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::bchg, 5U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::bchg, 5U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::bchg, 5U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::bchg, 5U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::bchg, 5U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::bchg, 5U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::bchg, 5U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::bchg, 5U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::bchg, 5U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::bchg, 5U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::bchg, 5U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::bchg, 5U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::bchg, 5U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::bchg, 5U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::bchg, 5U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::bchg, 5U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::bchg, 5U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::bchg, 5U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::bchg, 5U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::bchg, 5U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::bchg, 5U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::bchg, 5U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::bchg, 5U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::bchg, 5U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::bclr, 5U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::bclr, 5U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::bclr, 5U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::bclr, 5U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::bclr, 5U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::bclr, 5U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::bclr, 5U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::bclr, 5U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::movep, 5U, 0U, {operationFlags_t::memoryNotRegister}, 2U, 1U, 0U, 2U},
	{instruction_t::movep, 5U, 1U, {operationFlags_t::memoryNotRegister}, 2U, 1U, 0U, 2U},
	{instruction_t::movep, 5U, 2U, {operationFlags_t::memoryNotRegister}, 2U, 1U, 0U, 2U},
	{instruction_t::movep, 5U, 3U, {operationFlags_t::memoryNotRegister}, 2U, 1U, 0U, 2U},
	{instruction_t::movep, 5U, 4U, {operationFlags_t::memoryNotRegister}, 2U, 1U, 0U, 2U},
	{instruction_t::movep, 5U, 5U, {operationFlags_t::memoryNotRegister}, 2U, 1U, 0U, 2U},
	{instruction_t::movep, 5U, 6U, {operationFlags_t::memoryNotRegister}, 2U, 1U, 0U, 2U},
	{instruction_t::movep, 5U, 7U, {operationFlags_t::memoryNotRegister}, 2U, 1U, 0U, 2U},
	{instruction_t::bclr, 5U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::bclr, 5U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::bclr, 5U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::bclr, 5U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::bclr, 5U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::bclr, 5U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::bclr, 5U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::bclr, 5U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::bclr, 5U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::bclr, 5U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::bclr, 5U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::bclr, 5U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::bclr, 5U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::bclr, 5U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::bclr, 5U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::bclr, 5U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::bclr, 5U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::bclr, 5U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::bclr, 5U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::bclr, 5U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::bclr, 5U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::bclr, 5U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::bclr, 5U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::bclr, 5U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::bclr, 5U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::bclr, 5U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::bclr, 5U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::bclr, 5U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::bclr, 5U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::bclr, 5U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::bclr, 5U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::bclr, 5U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::bclr, 5U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::bclr, 5U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::bclr, 5U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::bclr, 5U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::bclr, 5U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::bclr, 5U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::bclr, 5U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::bclr, 5U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::bclr, 5U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::bclr, 5U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::bset, 5U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::bset, 5U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::bset, 5U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::bset, 5U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::bset, 5U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::bset, 5U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::bset, 5U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::bset, 5U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::movep, 5U, 0U, {operationFlags_t::memoryNotRegister}, 4U, 1U, 0U, 2U},
	{instruction_t::movep, 5U, 1U, {operationFlags_t::memoryNotRegister}, 4U, 1U, 0U, 2U},
	{instruction_t::movep, 5U, 2U, {operationFlags_t::memoryNotRegister}, 4U, 1U, 0U, 2U},
	{instruction_t::movep, 5U, 3U, {operationFlags_t::memoryNotRegister}, 4U, 1U, 0U, 2U},
	{instruction_t::movep, 5U, 4U, {operationFlags_t::memoryNotRegister}, 4U, 1U, 0U, 2U},
	{instruction_t::movep, 5U, 5U, {operationFlags_t::memoryNotRegister}, 4U, 1U, 0U, 2U},
	{instruction_t::movep, 5U, 6U, {operationFlags_t::memoryNotRegister}, 4U, 1U, 0U, 2U},
	{instruction_t::movep, 5U, 7U, {operationFlags_t::memoryNotRegister}, 4U, 1U, 0U, 2U},
	{instruction_t::bset, 5U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::bset, 5U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::bset, 5U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::bset, 5U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::bset, 5U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::bset, 5U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::bset, 5U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::bset, 5U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::bset, 5U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::bset, 5U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::bset, 5U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::bset, 5U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::bset, 5U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::bset, 5U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::bset, 5U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::bset, 5U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::bset, 5U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::bset, 5U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::bset, 5U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::bset, 5U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::bset, 5U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::bset, 5U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::bset, 5U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::bset, 5U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::bset, 5U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::bset, 5U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::bset, 5U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::bset, 5U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::bset, 5U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::bset, 5U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::bset, 5U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::bset, 5U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::bset, 5U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::bset, 5U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::bset, 5U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::bset, 5U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::bset, 5U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::bset, 5U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::bset, 5U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::bset, 5U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::bset, 5U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::bset, 5U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::cmpi, 0U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::cmpi, 0U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::cmpi, 0U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::cmpi, 0U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::cmpi, 0U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::cmpi, 0U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::cmpi, 0U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::cmpi, 0U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::cmpi, 0U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::cmpi, 0U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::cmpi, 0U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::cmpi, 0U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::cmpi, 0U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::cmpi, 0U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::cmpi, 0U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::cmpi, 0U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::cmpi, 0U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::cmpi, 0U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::cmpi, 0U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::cmpi, 0U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::cmpi, 0U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::cmpi, 0U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::cmpi, 0U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::cmpi, 0U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::cmpi, 0U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::cmpi, 0U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::cmpi, 0U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::cmpi, 0U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::cmpi, 0U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::cmpi, 0U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::cmpi, 0U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::cmpi, 0U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::cmpi, 0U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::cmpi, 0U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::cmpi, 0U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::cmpi, 0U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::cmpi, 0U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::cmpi, 0U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::cmpi, 0U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::cmpi, 0U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::cmpi, 0U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::cmpi, 0U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::cmpi, 0U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::cmpi, 0U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::cmpi, 0U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::cmpi, 0U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::cmpi, 0U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::cmpi, 0U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::cmpi, 0U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::cmpi, 0U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::cmpi, 0U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::cmpi, 0U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::cmpi, 0U, 0U, {}, 1U, 0U, 0U},
	{instruction_t::cmpi, 0U, 1U, {}, 1U, 0U, 0U},
	{instruction_t::cmpi, 0U, 2U, {}, 1U, 0U, 0U},
	{instruction_t::cmpi, 0U, 3U, {}, 1U, 0U, 0U},
	{instruction_t::cmpi, 0U, 4U, {}, 1U, 0U, 0U},
	{instruction_t::cmpi, 0U, 5U, {}, 1U, 0U, 0U},
	{instruction_t::cmpi, 0U, 6U, {}, 1U, 0U, 0U},
	{instruction_t::cmpi, 0U, 7U, {}, 1U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::cmpi, 0U, 0U, {}, 1U, 0U, 2U},
	{instruction_t::cmpi, 0U, 1U, {}, 1U, 0U, 2U},
	{instruction_t::cmpi, 0U, 2U, {}, 1U, 0U, 2U},
	{instruction_t::cmpi, 0U, 3U, {}, 1U, 0U, 2U},
	{instruction_t::cmpi, 0U, 4U, {}, 1U, 0U, 2U},
	{instruction_t::cmpi, 0U, 5U, {}, 1U, 0U, 2U},
	{instruction_t::cmpi, 0U, 6U, {}, 1U, 0U, 2U},
	{instruction_t::cmpi, 0U, 7U, {}, 1U, 0U, 2U},
	{instruction_t::cmpi, 0U, 0U, {}, 1U, 0U, 3U},
	{instruction_t::cmpi, 0U, 1U, {}, 1U, 0U, 3U},
	{instruction_t::cmpi, 0U, 2U, {}, 1U, 0U, 3U},
	{instruction_t::cmpi, 0U, 3U, {}, 1U, 0U, 3U},
	{instruction_t::cmpi, 0U, 4U, {}, 1U, 0U, 3U},
	{instruction_t::cmpi, 0U, 5U, {}, 1U, 0U, 3U},
	{instruction_t::cmpi, 0U, 6U, {}, 1U, 0U, 3U},
	{instruction_t::cmpi, 0U, 7U, {}, 1U, 0U, 3U},
	{instruction_t::cmpi, 0U, 0U, {}, 1U, 0U, 4U},
	{instruction_t::cmpi, 0U, 1U, {}, 1U, 0U, 4U},
	{instruction_t::cmpi, 0U, 2U, {}, 1U, 0U, 4U},
	{instruction_t::cmpi, 0U, 3U, {}, 1U, 0U, 4U},
	{instruction_t::cmpi, 0U, 4U, {}, 1U, 0U, 4U},
	{instruction_t::cmpi, 0U, 5U, {}, 1U, 0U, 4U},
	{instruction_t::cmpi, 0U, 6U, {}, 1U, 0U, 4U},
	{instruction_t::cmpi, 0U, 7U, {}, 1U, 0U, 4U},
	{instruction_t::cmpi, 0U, 0U, {}, 1U, 0U, 5U},
	{instruction_t::cmpi, 0U, 1U, {}, 1U, 0U, 5U},
	{instruction_t::cmpi, 0U, 2U, {}, 1U, 0U, 5U},
	{instruction_t::cmpi, 0U, 3U, {}, 1U, 0U, 5U},
	{instruction_t::cmpi, 0U, 4U, {}, 1U, 0U, 5U},
	{instruction_t::cmpi, 0U, 5U, {}, 1U, 0U, 5U},
	{instruction_t::cmpi, 0U, 6U, {}, 1U, 0U, 5U},
	{instruction_t::cmpi, 0U, 7U, {}, 1U, 0U, 5U},
	{instruction_t::cmpi, 0U, 0U, {}, 1U, 0U, 6U},
	{instruction_t::cmpi, 0U, 1U, {}, 1U, 0U, 6U},
	{instruction_t::cmpi, 0U, 2U, {}, 1U, 0U, 6U},
	{instruction_t::cmpi, 0U, 3U, {}, 1U, 0U, 6U},
	{instruction_t::cmpi, 0U, 4U, {}, 1U, 0U, 6U},
	{instruction_t::cmpi, 0U, 5U, {}, 1U, 0U, 6U},
	{instruction_t::cmpi, 0U, 6U, {}, 1U, 0U, 6U},
	{instruction_t::cmpi, 0U, 7U, {}, 1U, 0U, 6U},
	{instruction_t::cmpi, 0U, 0U, {}, 1U, 0U, 7U},
	{instruction_t::cmpi, 0U, 1U, {}, 1U, 0U, 7U},
	{instruction_t::cmpi, 0U, 2U, {}, 1U, 0U, 7U},
	{instruction_t::cmpi, 0U, 3U, {}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::cmpi, 0U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::cmpi, 0U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::cmpi, 0U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::cmpi, 0U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::cmpi, 0U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::cmpi, 0U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::cmpi, 0U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::cmpi, 0U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::cmpi, 0U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::cmpi, 0U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::cmpi, 0U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::cmpi, 0U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::cmpi, 0U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::cmpi, 0U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::cmpi, 0U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::cmpi, 0U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::cmpi, 0U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::cmpi, 0U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::cmpi, 0U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::cmpi, 0U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::cmpi, 0U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::cmpi, 0U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::cmpi, 0U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::cmpi, 0U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::cmpi, 0U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::cmpi, 0U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::cmpi, 0U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::cmpi, 0U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::cmpi, 0U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::cmpi, 0U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::cmpi, 0U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::cmpi, 0U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::cmpi, 0U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::cmpi, 0U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::cmpi, 0U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::cmpi, 0U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::cmpi, 0U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::cmpi, 0U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::cmpi, 0U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::cmpi, 0U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::cmpi, 0U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::cmpi, 0U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::cmpi, 0U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::cmpi, 0U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::cmpi, 0U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::cmpi, 0U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::cmpi, 0U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::cmpi, 0U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::cmpi, 0U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::cmpi, 0U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::cmpi, 0U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::cmpi, 0U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::cas, 0U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U, 2U},
	{instruction_t::cas, 0U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U, 2U},
	{instruction_t::cas, 0U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U, 2U},
	{instruction_t::cas, 0U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U, 2U},
	{instruction_t::cas, 0U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U, 2U},
	{instruction_t::cas, 0U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U, 2U},
	{instruction_t::cas, 0U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U, 2U},
	{instruction_t::cas, 0U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U, 2U},
	{instruction_t::cas, 0U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U, 2U},
	{instruction_t::cas, 0U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U, 2U},
	{instruction_t::cas, 0U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U, 2U},
	{instruction_t::cas, 0U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U, 2U},
	{instruction_t::cas, 0U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U, 2U},
	{instruction_t::cas, 0U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U, 2U},
	{instruction_t::cas, 0U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U, 2U},
	{instruction_t::cas, 0U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U, 2U},
	{instruction_t::cas, 0U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U, 2U},
	{instruction_t::cas, 0U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U, 2U},
	{instruction_t::cas, 0U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U, 2U},
	{instruction_t::cas, 0U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U, 2U},
	{instruction_t::cas, 0U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U, 2U},
	{instruction_t::cas, 0U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U, 2U},
	{instruction_t::cas, 0U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U, 2U},
	{instruction_t::cas, 0U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U, 2U},
	{instruction_t::cas, 0U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U, 2U},
	{instruction_t::cas, 0U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U, 2U},
	{instruction_t::cas, 0U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U, 2U},
	{instruction_t::cas, 0U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U, 2U},
	{instruction_t::cas, 0U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U, 2U},
	{instruction_t::cas, 0U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U, 2U},
	{instruction_t::cas, 0U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U, 2U},
	{instruction_t::cas, 0U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U, 2U},
	{instruction_t::cas, 0U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U, 2U},
	{instruction_t::cas, 0U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U, 2U},
	{instruction_t::cas, 0U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U, 2U},
	{instruction_t::cas, 0U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U, 2U},
	{instruction_t::cas, 0U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U, 2U},
	{instruction_t::cas, 0U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U, 2U},
	{instruction_t::cas, 0U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U, 2U},
	{instruction_t::cas, 0U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U, 2U},
	{instruction_t::cas, 0U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 7U, 2U},
	{instruction_t::cas, 0U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 7U, 2U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::cas2, 0U, 0U, {}, 2U, 0U, 0U, 4U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::btst, 6U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::btst, 6U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::btst, 6U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::btst, 6U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::btst, 6U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::btst, 6U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::btst, 6U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::btst, 6U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::movep, 6U, 0U, {operationFlags_t::memoryNotRegister}, 2U, 0U, 0U, 2U},
	{instruction_t::movep, 6U, 1U, {operationFlags_t::memoryNotRegister}, 2U, 0U, 0U, 2U},
	{instruction_t::movep, 6U, 2U, {operationFlags_t::memoryNotRegister}, 2U, 0U, 0U, 2U},
	{instruction_t::movep, 6U, 3U, {operationFlags_t::memoryNotRegister}, 2U, 0U, 0U, 2U},
	{instruction_t::movep, 6U, 4U, {operationFlags_t::memoryNotRegister}, 2U, 0U, 0U, 2U},
	{instruction_t::movep, 6U, 5U, {operationFlags_t::memoryNotRegister}, 2U, 0U, 0U, 2U},
	{instruction_t::movep, 6U, 6U, {operationFlags_t::memoryNotRegister}, 2U, 0U, 0U, 2U},
	{instruction_t::movep, 6U, 7U, {operationFlags_t::memoryNotRegister}, 2U, 0U, 0U, 2U},
	{instruction_t::btst, 6U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::btst, 6U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::btst, 6U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::btst, 6U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::btst, 6U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::btst, 6U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::btst, 6U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::btst, 6U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::btst, 6U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::btst, 6U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::btst, 6U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::btst, 6U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::btst, 6U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::btst, 6U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::btst, 6U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::btst, 6U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::btst, 6U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::btst, 6U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::btst, 6U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::btst, 6U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::btst, 6U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::btst, 6U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::btst, 6U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::btst, 6U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::btst, 6U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::btst, 6U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::btst, 6U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::btst, 6U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::btst, 6U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::btst, 6U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::btst, 6U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::btst, 6U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::btst, 6U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::btst, 6U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::btst, 6U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::btst, 6U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::btst, 6U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::btst, 6U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::btst, 6U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::btst, 6U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::btst, 6U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::btst, 6U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::btst, 6U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::btst, 6U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::btst, 6U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::bchg, 6U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::bchg, 6U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::bchg, 6U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::bchg, 6U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::bchg, 6U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::bchg, 6U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::bchg, 6U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::bchg, 6U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::movep, 6U, 0U, {operationFlags_t::memoryNotRegister}, 4U, 0U, 0U, 2U},
	{instruction_t::movep, 6U, 1U, {operationFlags_t::memoryNotRegister}, 4U, 0U, 0U, 2U},
	{instruction_t::movep, 6U, 2U, {operationFlags_t::memoryNotRegister}, 4U, 0U, 0U, 2U},
	{instruction_t::movep, 6U, 3U, {operationFlags_t::memoryNotRegister}, 4U, 0U, 0U, 2U},
	{instruction_t::movep, 6U, 4U, {operationFlags_t::memoryNotRegister}, 4U, 0U, 0U, 2U},
	{instruction_t::movep, 6U, 5U, {operationFlags_t::memoryNotRegister}, 4U, 0U, 0U, 2U},
	{instruction_t::movep, 6U, 6U, {operationFlags_t::memoryNotRegister}, 4U, 0U, 0U, 2U},
	{instruction_t::movep, 6U, 7U, {operationFlags_t::memoryNotRegister}, 4U, 0U, 0U, 2U},
	{instruction_t::bchg, 6U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::bchg, 6U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::bchg, 6U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::bchg, 6U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::bchg, 6U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::bchg, 6U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::bchg, 6U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::bchg, 6U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::bchg, 6U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::bchg, 6U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::bchg, 6U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::bchg, 6U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::bchg, 6U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::bchg, 6U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::bchg, 6U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::bchg, 6U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::bchg, 6U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::bchg, 6U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::bchg, 6U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::bchg, 6U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::bchg, 6U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::bchg, 6U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::bchg, 6U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::bchg, 6U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::bchg, 6U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::bchg, 6U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::bchg, 6U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::bchg, 6U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::bchg, 6U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::bchg, 6U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::bchg, 6U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::bchg, 6U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::bchg, 6U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::bchg, 6U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::bchg, 6U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::bchg, 6U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::bchg, 6U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::bchg, 6U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::bchg, 6U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::bchg, 6U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::bchg, 6U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::bchg, 6U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::bclr, 6U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::bclr, 6U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::bclr, 6U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::bclr, 6U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::bclr, 6U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::bclr, 6U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::bclr, 6U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::bclr, 6U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::movep, 6U, 0U, {operationFlags_t::memoryNotRegister}, 2U, 1U, 0U, 2U},
	{instruction_t::movep, 6U, 1U, {operationFlags_t::memoryNotRegister}, 2U, 1U, 0U, 2U},
	{instruction_t::movep, 6U, 2U, {operationFlags_t::memoryNotRegister}, 2U, 1U, 0U, 2U},
	{instruction_t::movep, 6U, 3U, {operationFlags_t::memoryNotRegister}, 2U, 1U, 0U, 2U},
	{instruction_t::movep, 6U, 4U, {operationFlags_t::memoryNotRegister}, 2U, 1U, 0U, 2U},
	{instruction_t::movep, 6U, 5U, {operationFlags_t::memoryNotRegister}, 2U, 1U, 0U, 2U},
	{instruction_t::movep, 6U, 6U, {operationFlags_t::memoryNotRegister}, 2U, 1U, 0U, 2U},
	{instruction_t::movep, 6U, 7U, {operationFlags_t::memoryNotRegister}, 2U, 1U, 0U, 2U},
	{instruction_t::bclr, 6U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::bclr, 6U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::bclr, 6U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::bclr, 6U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::bclr, 6U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::bclr, 6U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::bclr, 6U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::bclr, 6U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::bclr, 6U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::bclr, 6U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::bclr, 6U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::bclr, 6U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::bclr, 6U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::bclr, 6U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::bclr, 6U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::bclr, 6U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::bclr, 6U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::bclr, 6U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::bclr, 6U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::bclr, 6U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::bclr, 6U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::bclr, 6U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::bclr, 6U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::bclr, 6U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::bclr, 6U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::bclr, 6U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::bclr, 6U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::bclr, 6U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::bclr, 6U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::bclr, 6U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::bclr, 6U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::bclr, 6U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::bclr, 6U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::bclr, 6U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::bclr, 6U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::bclr, 6U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::bclr, 6U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::bclr, 6U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::bclr, 6U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::bclr, 6U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::bclr, 6U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::bclr, 6U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::bset, 6U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::bset, 6U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::bset, 6U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::bset, 6U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::bset, 6U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::bset, 6U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::bset, 6U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::bset, 6U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::movep, 6U, 0U, {operationFlags_t::memoryNotRegister}, 4U, 1U, 0U, 2U},
	{instruction_t::movep, 6U, 1U, {operationFlags_t::memoryNotRegister}, 4U, 1U, 0U, 2U},
	{instruction_t::movep, 6U, 2U, {operationFlags_t::memoryNotRegister}, 4U, 1U, 0U, 2U},
	{instruction_t::movep, 6U, 3U, {operationFlags_t::memoryNotRegister}, 4U, 1U, 0U, 2U},
	{instruction_t::movep, 6U, 4U, {operationFlags_t::memoryNotRegister}, 4U, 1U, 0U, 2U},
	{instruction_t::movep, 6U, 5U, {operationFlags_t::memoryNotRegister}, 4U, 1U, 0U, 2U},
	{instruction_t::movep, 6U, 6U, {operationFlags_t::memoryNotRegister}, 4U, 1U, 0U, 2U},
	{instruction_t::movep, 6U, 7U, {operationFlags_t::memoryNotRegister}, 4U, 1U, 0U, 2U},
	{instruction_t::bset, 6U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::bset, 6U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::bset, 6U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::bset, 6U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::bset, 6U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::bset, 6U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::bset, 6U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::bset, 6U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::bset, 6U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::bset, 6U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::bset, 6U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::bset, 6U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::bset, 6U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::bset, 6U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::bset, 6U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::bset, 6U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::bset, 6U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::bset, 6U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::bset, 6U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::bset, 6U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::bset, 6U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::bset, 6U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::bset, 6U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::bset, 6U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::bset, 6U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::bset, 6U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::bset, 6U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::bset, 6U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::bset, 6U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::bset, 6U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::bset, 6U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::bset, 6U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::bset, 6U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::bset, 6U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::bset, 6U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::bset, 6U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::bset, 6U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::bset, 6U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::bset, 6U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::bset, 6U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::bset, 6U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::bset, 6U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::moves, 0U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::moves, 0U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::moves, 0U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::moves, 0U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::moves, 0U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::moves, 0U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::moves, 0U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::moves, 0U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::moves, 0U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::moves, 0U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::moves, 0U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::moves, 0U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::moves, 0U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::moves, 0U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::moves, 0U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::moves, 0U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::moves, 0U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::moves, 0U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::moves, 0U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::moves, 0U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::moves, 0U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::moves, 0U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::moves, 0U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::moves, 0U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::moves, 0U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::moves, 0U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::moves, 0U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::moves, 0U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::moves, 0U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::moves, 0U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::moves, 0U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::moves, 0U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::moves, 0U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::moves, 0U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::moves, 0U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::moves, 0U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::moves, 0U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::moves, 0U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::moves, 0U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::moves, 0U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::moves, 0U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::moves, 0U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::moves, 0U, 0U, {}, 1U, 0U, 2U},
	{instruction_t::moves, 0U, 1U, {}, 1U, 0U, 2U},
	{instruction_t::moves, 0U, 2U, {}, 1U, 0U, 2U},
	{instruction_t::moves, 0U, 3U, {}, 1U, 0U, 2U},
	{instruction_t::moves, 0U, 4U, {}, 1U, 0U, 2U},
	{instruction_t::moves, 0U, 5U, {}, 1U, 0U, 2U},
	{instruction_t::moves, 0U, 6U, {}, 1U, 0U, 2U},
	{instruction_t::moves, 0U, 7U, {}, 1U, 0U, 2U},
	{instruction_t::moves, 0U, 0U, {}, 1U, 0U, 3U},
	{instruction_t::moves, 0U, 1U, {}, 1U, 0U, 3U},
	{instruction_t::moves, 0U, 2U, {}, 1U, 0U, 3U},
	{instruction_t::moves, 0U, 3U, {}, 1U, 0U, 3U},
	{instruction_t::moves, 0U, 4U, {}, 1U, 0U, 3U},
	{instruction_t::moves, 0U, 5U, {}, 1U, 0U, 3U},
	{instruction_t::moves, 0U, 6U, {}, 1U, 0U, 3U},
	{instruction_t::moves, 0U, 7U, {}, 1U, 0U, 3U},
	{instruction_t::moves, 0U, 0U, {}, 1U, 0U, 4U},
	{instruction_t::moves, 0U, 1U, {}, 1U, 0U, 4U},
	{instruction_t::moves, 0U, 2U, {}, 1U, 0U, 4U},
	{instruction_t::moves, 0U, 3U, {}, 1U, 0U, 4U},
	{instruction_t::moves, 0U, 4U, {}, 1U, 0U, 4U},
	{instruction_t::moves, 0U, 5U, {}, 1U, 0U, 4U},
	{instruction_t::moves, 0U, 6U, {}, 1U, 0U, 4U},
	{instruction_t::moves, 0U, 7U, {}, 1U, 0U, 4U},
	{instruction_t::moves, 0U, 0U, {}, 1U, 0U, 5U},
	{instruction_t::moves, 0U, 1U, {}, 1U, 0U, 5U},
	{instruction_t::moves, 0U, 2U, {}, 1U, 0U, 5U},
	{instruction_t::moves, 0U, 3U, {}, 1U, 0U, 5U},
	{instruction_t::moves, 0U, 4U, {}, 1U, 0U, 5U},
	{instruction_t::moves, 0U, 5U, {}, 1U, 0U, 5U},
	{instruction_t::moves, 0U, 6U, {}, 1U, 0U, 5U},
	{instruction_t::moves, 0U, 7U, {}, 1U, 0U, 5U},
	{instruction_t::moves, 0U, 0U, {}, 1U, 0U, 6U},
	{instruction_t::moves, 0U, 1U, {}, 1U, 0U, 6U},
	{instruction_t::moves, 0U, 2U, {}, 1U, 0U, 6U},
	{instruction_t::moves, 0U, 3U, {}, 1U, 0U, 6U},
	{instruction_t::moves, 0U, 4U, {}, 1U, 0U, 6U},
	{instruction_t::moves, 0U, 5U, {}, 1U, 0U, 6U},
	{instruction_t::moves, 0U, 6U, {}, 1U, 0U, 6U},
	{instruction_t::moves, 0U, 7U, {}, 1U, 0U, 6U},
	{instruction_t::moves, 0U, 0U, {}, 1U, 0U, 7U},
	{instruction_t::moves, 0U, 1U, {}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::moves, 0U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::moves, 0U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::moves, 0U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::moves, 0U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::moves, 0U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::moves, 0U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::moves, 0U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::moves, 0U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::moves, 0U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::moves, 0U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::moves, 0U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::moves, 0U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::moves, 0U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::moves, 0U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::moves, 0U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::moves, 0U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::moves, 0U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::moves, 0U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::moves, 0U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::moves, 0U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::moves, 0U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::moves, 0U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::moves, 0U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::moves, 0U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::moves, 0U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::moves, 0U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::moves, 0U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::moves, 0U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::moves, 0U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::moves, 0U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::moves, 0U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::moves, 0U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::moves, 0U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::moves, 0U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::moves, 0U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::moves, 0U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::moves, 0U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::moves, 0U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::moves, 0U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::moves, 0U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::moves, 0U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::moves, 0U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::cas, 0U, 0U, {operationFlags_t::immediateNotRegister}, 3U, 0U, 2U, 2U},
	{instruction_t::cas, 0U, 1U, {operationFlags_t::immediateNotRegister}, 3U, 0U, 2U, 2U},
	{instruction_t::cas, 0U, 2U, {operationFlags_t::immediateNotRegister}, 3U, 0U, 2U, 2U},
	{instruction_t::cas, 0U, 3U, {operationFlags_t::immediateNotRegister}, 3U, 0U, 2U, 2U},
	{instruction_t::cas, 0U, 4U, {operationFlags_t::immediateNotRegister}, 3U, 0U, 2U, 2U},
	{instruction_t::cas, 0U, 5U, {operationFlags_t::immediateNotRegister}, 3U, 0U, 2U, 2U},
	{instruction_t::cas, 0U, 6U, {operationFlags_t::immediateNotRegister}, 3U, 0U, 2U, 2U},
	{instruction_t::cas, 0U, 7U, {operationFlags_t::immediateNotRegister}, 3U, 0U, 2U, 2U},
	{instruction_t::cas, 0U, 0U, {operationFlags_t::immediateNotRegister}, 3U, 0U, 3U, 2U},
	{instruction_t::cas, 0U, 1U, {operationFlags_t::immediateNotRegister}, 3U, 0U, 3U, 2U},
	{instruction_t::cas, 0U, 2U, {operationFlags_t::immediateNotRegister}, 3U, 0U, 3U, 2U},
	{instruction_t::cas, 0U, 3U, {operationFlags_t::immediateNotRegister}, 3U, 0U, 3U, 2U},
	{instruction_t::cas, 0U, 4U, {operationFlags_t::immediateNotRegister}, 3U, 0U, 3U, 2U},
	{instruction_t::cas, 0U, 5U, {operationFlags_t::immediateNotRegister}, 3U, 0U, 3U, 2U},
	{instruction_t::cas, 0U, 6U, {operationFlags_t::immediateNotRegister}, 3U, 0U, 3U, 2U},
	{instruction_t::cas, 0U, 7U, {operationFlags_t::immediateNotRegister}, 3U, 0U, 3U, 2U},
	{instruction_t::cas, 0U, 0U, {operationFlags_t::immediateNotRegister}, 3U, 0U, 4U, 2U},
	{instruction_t::cas, 0U, 1U, {operationFlags_t::immediateNotRegister}, 3U, 0U, 4U, 2U},
	{instruction_t::cas, 0U, 2U, {operationFlags_t::immediateNotRegister}, 3U, 0U, 4U, 2U},
	{instruction_t::cas, 0U, 3U, {operationFlags_t::immediateNotRegister}, 3U, 0U, 4U, 2U},
	{instruction_t::cas, 0U, 4U, {operationFlags_t::immediateNotRegister}, 3U, 0U, 4U, 2U},
	{instruction_t::cas, 0U, 5U, {operationFlags_t::immediateNotRegister}, 3U, 0U, 4U, 2U},
	{instruction_t::cas, 0U, 6U, {operationFlags_t::immediateNotRegister}, 3U, 0U, 4U, 2U},
	{instruction_t::cas, 0U, 7U, {operationFlags_t::immediateNotRegister}, 3U, 0U, 4U, 2U},
	{instruction_t::cas, 0U, 0U, {operationFlags_t::immediateNotRegister}, 3U, 0U, 5U, 2U},
	{instruction_t::cas, 0U, 1U, {operationFlags_t::immediateNotRegister}, 3U, 0U, 5U, 2U},
	{instruction_t::cas, 0U, 2U, {operationFlags_t::immediateNotRegister}, 3U, 0U, 5U, 2U},
	{instruction_t::cas, 0U, 3U, {operationFlags_t::immediateNotRegister}, 3U, 0U, 5U, 2U},
	{instruction_t::cas, 0U, 4U, {operationFlags_t::immediateNotRegister}, 3U, 0U, 5U, 2U},
	{instruction_t::cas, 0U, 5U, {operationFlags_t::immediateNotRegister}, 3U, 0U, 5U, 2U},
	{instruction_t::cas, 0U, 6U, {operationFlags_t::immediateNotRegister}, 3U, 0U, 5U, 2U},
	{instruction_t::cas, 0U, 7U, {operationFlags_t::immediateNotRegister}, 3U, 0U, 5U, 2U},
	{instruction_t::cas, 0U, 0U, {operationFlags_t::immediateNotRegister}, 3U, 0U, 6U, 2U},
	{instruction_t::cas, 0U, 1U, {operationFlags_t::immediateNotRegister}, 3U, 0U, 6U, 2U},
	{instruction_t::cas, 0U, 2U, {operationFlags_t::immediateNotRegister}, 3U, 0U, 6U, 2U},
	{instruction_t::cas, 0U, 3U, {operationFlags_t::immediateNotRegister}, 3U, 0U, 6U, 2U},
	{instruction_t::cas, 0U, 4U, {operationFlags_t::immediateNotRegister}, 3U, 0U, 6U, 2U},
	{instruction_t::cas, 0U, 5U, {operationFlags_t::immediateNotRegister}, 3U, 0U, 6U, 2U},
	{instruction_t::cas, 0U, 6U, {operationFlags_t::immediateNotRegister}, 3U, 0U, 6U, 2U},
	{instruction_t::cas, 0U, 7U, {operationFlags_t::immediateNotRegister}, 3U, 0U, 6U, 2U},
	{instruction_t::cas, 0U, 0U, {operationFlags_t::immediateNotRegister}, 3U, 0U, 7U, 2U},
	{instruction_t::cas, 0U, 1U, {operationFlags_t::immediateNotRegister}, 3U, 0U, 7U, 2U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::cas2, 0U, 0U, {}, 4U, 0U, 0U, 4U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::btst, 7U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::btst, 7U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::btst, 7U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::btst, 7U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::btst, 7U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::btst, 7U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::btst, 7U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::btst, 7U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::movep, 7U, 0U, {operationFlags_t::memoryNotRegister}, 2U, 0U, 0U, 2U},
	{instruction_t::movep, 7U, 1U, {operationFlags_t::memoryNotRegister}, 2U, 0U, 0U, 2U},
	{instruction_t::movep, 7U, 2U, {operationFlags_t::memoryNotRegister}, 2U, 0U, 0U, 2U},
	{instruction_t::movep, 7U, 3U, {operationFlags_t::memoryNotRegister}, 2U, 0U, 0U, 2U},
	{instruction_t::movep, 7U, 4U, {operationFlags_t::memoryNotRegister}, 2U, 0U, 0U, 2U},
	{instruction_t::movep, 7U, 5U, {operationFlags_t::memoryNotRegister}, 2U, 0U, 0U, 2U},
	{instruction_t::movep, 7U, 6U, {operationFlags_t::memoryNotRegister}, 2U, 0U, 0U, 2U},
	{instruction_t::movep, 7U, 7U, {operationFlags_t::memoryNotRegister}, 2U, 0U, 0U, 2U},
	{instruction_t::btst, 7U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::btst, 7U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::btst, 7U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::btst, 7U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::btst, 7U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::btst, 7U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::btst, 7U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::btst, 7U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::btst, 7U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::btst, 7U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::btst, 7U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::btst, 7U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::btst, 7U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::btst, 7U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::btst, 7U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::btst, 7U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::btst, 7U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::btst, 7U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::btst, 7U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::btst, 7U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::btst, 7U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::btst, 7U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::btst, 7U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::btst, 7U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::btst, 7U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::btst, 7U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::btst, 7U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::btst, 7U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::btst, 7U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::btst, 7U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::btst, 7U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::btst, 7U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::btst, 7U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::btst, 7U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::btst, 7U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::btst, 7U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::btst, 7U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::btst, 7U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::btst, 7U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::btst, 7U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::btst, 7U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::btst, 7U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::btst, 7U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::btst, 7U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::btst, 7U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::bchg, 7U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::bchg, 7U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::bchg, 7U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::bchg, 7U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::bchg, 7U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::bchg, 7U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::bchg, 7U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::bchg, 7U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::movep, 7U, 0U, {operationFlags_t::memoryNotRegister}, 4U, 0U, 0U, 2U},
	{instruction_t::movep, 7U, 1U, {operationFlags_t::memoryNotRegister}, 4U, 0U, 0U, 2U},
	{instruction_t::movep, 7U, 2U, {operationFlags_t::memoryNotRegister}, 4U, 0U, 0U, 2U},
	{instruction_t::movep, 7U, 3U, {operationFlags_t::memoryNotRegister}, 4U, 0U, 0U, 2U},
	{instruction_t::movep, 7U, 4U, {operationFlags_t::memoryNotRegister}, 4U, 0U, 0U, 2U},
	{instruction_t::movep, 7U, 5U, {operationFlags_t::memoryNotRegister}, 4U, 0U, 0U, 2U},
	{instruction_t::movep, 7U, 6U, {operationFlags_t::memoryNotRegister}, 4U, 0U, 0U, 2U},
	{instruction_t::movep, 7U, 7U, {operationFlags_t::memoryNotRegister}, 4U, 0U, 0U, 2U},
	{instruction_t::bchg, 7U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::bchg, 7U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::bchg, 7U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::bchg, 7U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::bchg, 7U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::bchg, 7U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::bchg, 7U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::bchg, 7U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::bchg, 7U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::bchg, 7U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::bchg, 7U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::bchg, 7U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::bchg, 7U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::bchg, 7U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::bchg, 7U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::bchg, 7U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::bchg, 7U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::bchg, 7U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::bchg, 7U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::bchg, 7U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::bchg, 7U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::bchg, 7U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::bchg, 7U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::bchg, 7U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::bchg, 7U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::bchg, 7U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::bchg, 7U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::bchg, 7U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::bchg, 7U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::bchg, 7U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::bchg, 7U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::bchg, 7U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::bchg, 7U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::bchg, 7U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::bchg, 7U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::bchg, 7U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::bchg, 7U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::bchg, 7U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::bchg, 7U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::bchg, 7U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::bchg, 7U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::bchg, 7U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::bclr, 7U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::bclr, 7U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::bclr, 7U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::bclr, 7U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::bclr, 7U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::bclr, 7U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::bclr, 7U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::bclr, 7U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::movep, 7U, 0U, {operationFlags_t::memoryNotRegister}, 2U, 1U, 0U, 2U},
	{instruction_t::movep, 7U, 1U, {operationFlags_t::memoryNotRegister}, 2U, 1U, 0U, 2U},
	{instruction_t::movep, 7U, 2U, {operationFlags_t::memoryNotRegister}, 2U, 1U, 0U, 2U},
	{instruction_t::movep, 7U, 3U, {operationFlags_t::memoryNotRegister}, 2U, 1U, 0U, 2U},
	{instruction_t::movep, 7U, 4U, {operationFlags_t::memoryNotRegister}, 2U, 1U, 0U, 2U},
	{instruction_t::movep, 7U, 5U, {operationFlags_t::memoryNotRegister}, 2U, 1U, 0U, 2U},
	{instruction_t::movep, 7U, 6U, {operationFlags_t::memoryNotRegister}, 2U, 1U, 0U, 2U},
	{instruction_t::movep, 7U, 7U, {operationFlags_t::memoryNotRegister}, 2U, 1U, 0U, 2U},
	{instruction_t::bclr, 7U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::bclr, 7U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::bclr, 7U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::bclr, 7U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::bclr, 7U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::bclr, 7U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::bclr, 7U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::bclr, 7U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::bclr, 7U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::bclr, 7U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::bclr, 7U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::bclr, 7U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::bclr, 7U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::bclr, 7U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::bclr, 7U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::bclr, 7U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::bclr, 7U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::bclr, 7U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::bclr, 7U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::bclr, 7U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::bclr, 7U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::bclr, 7U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::bclr, 7U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::bclr, 7U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::bclr, 7U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::bclr, 7U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::bclr, 7U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::bclr, 7U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::bclr, 7U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::bclr, 7U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::bclr, 7U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::bclr, 7U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::bclr, 7U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::bclr, 7U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::bclr, 7U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::bclr, 7U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::bclr, 7U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::bclr, 7U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::bclr, 7U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::bclr, 7U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::bclr, 7U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::bclr, 7U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::bset, 7U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::bset, 7U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::bset, 7U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::bset, 7U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::bset, 7U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::bset, 7U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::bset, 7U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::bset, 7U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::movep, 7U, 0U, {operationFlags_t::memoryNotRegister}, 4U, 1U, 0U, 2U},
	{instruction_t::movep, 7U, 1U, {operationFlags_t::memoryNotRegister}, 4U, 1U, 0U, 2U},
	{instruction_t::movep, 7U, 2U, {operationFlags_t::memoryNotRegister}, 4U, 1U, 0U, 2U},
	{instruction_t::movep, 7U, 3U, {operationFlags_t::memoryNotRegister}, 4U, 1U, 0U, 2U},
	{instruction_t::movep, 7U, 4U, {operationFlags_t::memoryNotRegister}, 4U, 1U, 0U, 2U},
	{instruction_t::movep, 7U, 5U, {operationFlags_t::memoryNotRegister}, 4U, 1U, 0U, 2U},
	{instruction_t::movep, 7U, 6U, {operationFlags_t::memoryNotRegister}, 4U, 1U, 0U, 2U},
	{instruction_t::movep, 7U, 7U, {operationFlags_t::memoryNotRegister}, 4U, 1U, 0U, 2U},
	{instruction_t::bset, 7U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::bset, 7U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::bset, 7U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::bset, 7U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::bset, 7U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::bset, 7U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::bset, 7U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::bset, 7U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::bset, 7U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::bset, 7U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::bset, 7U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::bset, 7U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::bset, 7U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::bset, 7U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::bset, 7U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::bset, 7U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::bset, 7U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::bset, 7U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::bset, 7U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::bset, 7U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::bset, 7U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::bset, 7U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::bset, 7U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::bset, 7U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::bset, 7U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::bset, 7U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::bset, 7U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::bset, 7U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::bset, 7U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::bset, 7U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::bset, 7U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::bset, 7U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::bset, 7U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::bset, 7U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::bset, 7U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::bset, 7U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::bset, 7U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::bset, 7U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::bset, 7U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::bset, 7U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::bset, 7U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::bset, 7U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 0U, 0U, {}, 1U, 0U, 0x00U},
	{instruction_t::move, 0U, 1U, {}, 1U, 0U, 0x00U},
	{instruction_t::move, 0U, 2U, {}, 1U, 0U, 0x00U},
	{instruction_t::move, 0U, 3U, {}, 1U, 0U, 0x00U},
	{instruction_t::move, 0U, 4U, {}, 1U, 0U, 0x00U},
	{instruction_t::move, 0U, 5U, {}, 1U, 0U, 0x00U},
	{instruction_t::move, 0U, 6U, {}, 1U, 0U, 0x00U},
	{instruction_t::move, 0U, 7U, {}, 1U, 0U, 0x00U},
	{instruction_t::move, 0U, 0U, {}, 1U, 0U, 0x01U},
	{instruction_t::move, 0U, 1U, {}, 1U, 0U, 0x01U},
	{instruction_t::move, 0U, 2U, {}, 1U, 0U, 0x01U},
	{instruction_t::move, 0U, 3U, {}, 1U, 0U, 0x01U},
	{instruction_t::move, 0U, 4U, {}, 1U, 0U, 0x01U},
	{instruction_t::move, 0U, 5U, {}, 1U, 0U, 0x01U},
	{instruction_t::move, 0U, 6U, {}, 1U, 0U, 0x01U},
	{instruction_t::move, 0U, 7U, {}, 1U, 0U, 0x01U},
	{instruction_t::move, 0U, 0U, {}, 1U, 0U, 0x02U},
	{instruction_t::move, 0U, 1U, {}, 1U, 0U, 0x02U},
	{instruction_t::move, 0U, 2U, {}, 1U, 0U, 0x02U},
	{instruction_t::move, 0U, 3U, {}, 1U, 0U, 0x02U},
	{instruction_t::move, 0U, 4U, {}, 1U, 0U, 0x02U},
	{instruction_t::move, 0U, 5U, {}, 1U, 0U, 0x02U},
	{instruction_t::move, 0U, 6U, {}, 1U, 0U, 0x02U},
	{instruction_t::move, 0U, 7U, {}, 1U, 0U, 0x02U},
	{instruction_t::move, 0U, 0U, {}, 1U, 0U, 0x03U},
	{instruction_t::move, 0U, 1U, {}, 1U, 0U, 0x03U},
	{instruction_t::move, 0U, 2U, {}, 1U, 0U, 0x03U},
	{instruction_t::move, 0U, 3U, {}, 1U, 0U, 0x03U},
	{instruction_t::move, 0U, 4U, {}, 1U, 0U, 0x03U},
	{instruction_t::move, 0U, 5U, {}, 1U, 0U, 0x03U},
	{instruction_t::move, 0U, 6U, {}, 1U, 0U, 0x03U},
	{instruction_t::move, 0U, 7U, {}, 1U, 0U, 0x03U},
	{instruction_t::move, 0U, 0U, {}, 1U, 0U, 0x04U},
	{instruction_t::move, 0U, 1U, {}, 1U, 0U, 0x04U},
	{instruction_t::move, 0U, 2U, {}, 1U, 0U, 0x04U},
	{instruction_t::move, 0U, 3U, {}, 1U, 0U, 0x04U},
	{instruction_t::move, 0U, 4U, {}, 1U, 0U, 0x04U},
	{instruction_t::move, 0U, 5U, {}, 1U, 0U, 0x04U},
	{instruction_t::move, 0U, 6U, {}, 1U, 0U, 0x04U},
	{instruction_t::move, 0U, 7U, {}, 1U, 0U, 0x04U},
	{instruction_t::move, 0U, 0U, {}, 1U, 0U, 0x05U},
	{instruction_t::move, 0U, 1U, {}, 1U, 0U, 0x05U},
	{instruction_t::move, 0U, 2U, {}, 1U, 0U, 0x05U},
	{instruction_t::move, 0U, 3U, {}, 1U, 0U, 0x05U},
	{instruction_t::move, 0U, 4U, {}, 1U, 0U, 0x05U},
	{instruction_t::move, 0U, 5U, {}, 1U, 0U, 0x05U},
	{instruction_t::move, 0U, 6U, {}, 1U, 0U, 0x05U},
	{instruction_t::move, 0U, 7U, {}, 1U, 0U, 0x05U},
	{instruction_t::move, 0U, 0U, {}, 1U, 0U, 0x06U},
	{instruction_t::move, 0U, 1U, {}, 1U, 0U, 0x06U},
	{instruction_t::move, 0U, 2U, {}, 1U, 0U, 0x06U},
	{instruction_t::move, 0U, 3U, {}, 1U, 0U, 0x06U},
	{instruction_t::move, 0U, 4U, {}, 1U, 0U, 0x06U},
	{instruction_t::move, 0U, 5U, {}, 1U, 0U, 0x06U},
	{instruction_t::move, 0U, 6U, {}, 1U, 0U, 0x06U},
	{instruction_t::move, 0U, 7U, {}, 1U, 0U, 0x06U},
	{instruction_t::move, 0U, 0U, {}, 1U, 0U, 0x07U},
	{instruction_t::move, 0U, 1U, {}, 1U, 0U, 0x07U},
	{instruction_t::move, 0U, 2U, {}, 1U, 0U, 0x07U},
	{instruction_t::move, 0U, 3U, {}, 1U, 0U, 0x07U},
	{instruction_t::move, 0U, 4U, {}, 1U, 0U, 0x07U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 0U, 0U, {}, 1U, 0U, 0x10U},
	{instruction_t::move, 0U, 1U, {}, 1U, 0U, 0x10U},
	{instruction_t::move, 0U, 2U, {}, 1U, 0U, 0x10U},
	{instruction_t::move, 0U, 3U, {}, 1U, 0U, 0x10U},
	{instruction_t::move, 0U, 4U, {}, 1U, 0U, 0x10U},
	{instruction_t::move, 0U, 5U, {}, 1U, 0U, 0x10U},
	{instruction_t::move, 0U, 6U, {}, 1U, 0U, 0x10U},
	{instruction_t::move, 0U, 7U, {}, 1U, 0U, 0x10U},
	{instruction_t::move, 0U, 0U, {}, 1U, 0U, 0x11U},
	{instruction_t::move, 0U, 1U, {}, 1U, 0U, 0x11U},
	{instruction_t::move, 0U, 2U, {}, 1U, 0U, 0x11U},
	{instruction_t::move, 0U, 3U, {}, 1U, 0U, 0x11U},
	{instruction_t::move, 0U, 4U, {}, 1U, 0U, 0x11U},
	{instruction_t::move, 0U, 5U, {}, 1U, 0U, 0x11U},
	{instruction_t::move, 0U, 6U, {}, 1U, 0U, 0x11U},
	{instruction_t::move, 0U, 7U, {}, 1U, 0U, 0x11U},
	{instruction_t::move, 0U, 0U, {}, 1U, 0U, 0x12U},
	{instruction_t::move, 0U, 1U, {}, 1U, 0U, 0x12U},
	{instruction_t::move, 0U, 2U, {}, 1U, 0U, 0x12U},
	{instruction_t::move, 0U, 3U, {}, 1U, 0U, 0x12U},
	{instruction_t::move, 0U, 4U, {}, 1U, 0U, 0x12U},
	{instruction_t::move, 0U, 5U, {}, 1U, 0U, 0x12U},
	{instruction_t::move, 0U, 6U, {}, 1U, 0U, 0x12U},
	{instruction_t::move, 0U, 7U, {}, 1U, 0U, 0x12U},
	{instruction_t::move, 0U, 0U, {}, 1U, 0U, 0x13U},
	{instruction_t::move, 0U, 1U, {}, 1U, 0U, 0x13U},
	{instruction_t::move, 0U, 2U, {}, 1U, 0U, 0x13U},
	{instruction_t::move, 0U, 3U, {}, 1U, 0U, 0x13U},
	{instruction_t::move, 0U, 4U, {}, 1U, 0U, 0x13U},
	{instruction_t::move, 0U, 5U, {}, 1U, 0U, 0x13U},
	{instruction_t::move, 0U, 6U, {}, 1U, 0U, 0x13U},
	{instruction_t::move, 0U, 7U, {}, 1U, 0U, 0x13U},
	{instruction_t::move, 0U, 0U, {}, 1U, 0U, 0x14U},
	{instruction_t::move, 0U, 1U, {}, 1U, 0U, 0x14U},
	{instruction_t::move, 0U, 2U, {}, 1U, 0U, 0x14U},
	{instruction_t::move, 0U, 3U, {}, 1U, 0U, 0x14U},
	{instruction_t::move, 0U, 4U, {}, 1U, 0U, 0x14U},
	{instruction_t::move, 0U, 5U, {}, 1U, 0U, 0x14U},
	{instruction_t::move, 0U, 6U, {}, 1U, 0U, 0x14U},
	{instruction_t::move, 0U, 7U, {}, 1U, 0U, 0x14U},
	{instruction_t::move, 0U, 0U, {}, 1U, 0U, 0x15U},
	{instruction_t::move, 0U, 1U, {}, 1U, 0U, 0x15U},
	{instruction_t::move, 0U, 2U, {}, 1U, 0U, 0x15U},
	{instruction_t::move, 0U, 3U, {}, 1U, 0U, 0x15U},
	{instruction_t::move, 0U, 4U, {}, 1U, 0U, 0x15U},
	{instruction_t::move, 0U, 5U, {}, 1U, 0U, 0x15U},
	{instruction_t::move, 0U, 6U, {}, 1U, 0U, 0x15U},
	{instruction_t::move, 0U, 7U, {}, 1U, 0U, 0x15U},
	{instruction_t::move, 0U, 0U, {}, 1U, 0U, 0x16U},
	{instruction_t::move, 0U, 1U, {}, 1U, 0U, 0x16U},
	{instruction_t::move, 0U, 2U, {}, 1U, 0U, 0x16U},
	{instruction_t::move, 0U, 3U, {}, 1U, 0U, 0x16U},
	{instruction_t::move, 0U, 4U, {}, 1U, 0U, 0x16U},
	{instruction_t::move, 0U, 5U, {}, 1U, 0U, 0x16U},
	{instruction_t::move, 0U, 6U, {}, 1U, 0U, 0x16U},
	{instruction_t::move, 0U, 7U, {}, 1U, 0U, 0x16U},
	{instruction_t::move, 0U, 0U, {}, 1U, 0U, 0x17U},
	{instruction_t::move, 0U, 1U, {}, 1U, 0U, 0x17U},
	{instruction_t::move, 0U, 2U, {}, 1U, 0U, 0x17U},
	{instruction_t::move, 0U, 3U, {}, 1U, 0U, 0x17U},
	{instruction_t::move, 0U, 4U, {}, 1U, 0U, 0x17U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 0U, 0U, {}, 1U, 0U, 0x18U},
	{instruction_t::move, 0U, 1U, {}, 1U, 0U, 0x18U},
	{instruction_t::move, 0U, 2U, {}, 1U, 0U, 0x18U},
	{instruction_t::move, 0U, 3U, {}, 1U, 0U, 0x18U},
	{instruction_t::move, 0U, 4U, {}, 1U, 0U, 0x18U},
	{instruction_t::move, 0U, 5U, {}, 1U, 0U, 0x18U},
	{instruction_t::move, 0U, 6U, {}, 1U, 0U, 0x18U},
	{instruction_t::move, 0U, 7U, {}, 1U, 0U, 0x18U},
	{instruction_t::move, 0U, 0U, {}, 1U, 0U, 0x19U},
	{instruction_t::move, 0U, 1U, {}, 1U, 0U, 0x19U},
	{instruction_t::move, 0U, 2U, {}, 1U, 0U, 0x19U},
	{instruction_t::move, 0U, 3U, {}, 1U, 0U, 0x19U},
	{instruction_t::move, 0U, 4U, {}, 1U, 0U, 0x19U},
	{instruction_t::move, 0U, 5U, {}, 1U, 0U, 0x19U},
	{instruction_t::move, 0U, 6U, {}, 1U, 0U, 0x19U},
	{instruction_t::move, 0U, 7U, {}, 1U, 0U, 0x19U},
	{instruction_t::move, 0U, 0U, {}, 1U, 0U, 0x1aU},
	{instruction_t::move, 0U, 1U, {}, 1U, 0U, 0x1aU},
	{instruction_t::move, 0U, 2U, {}, 1U, 0U, 0x1aU},
	{instruction_t::move, 0U, 3U, {}, 1U, 0U, 0x1aU},
	{instruction_t::move, 0U, 4U, {}, 1U, 0U, 0x1aU},
	{instruction_t::move, 0U, 5U, {}, 1U, 0U, 0x1aU},
	{instruction_t::move, 0U, 6U, {}, 1U, 0U, 0x1aU},
	{instruction_t::move, 0U, 7U, {}, 1U, 0U, 0x1aU},
	{instruction_t::move, 0U, 0U, {}, 1U, 0U, 0x1bU},
	{instruction_t::move, 0U, 1U, {}, 1U, 0U, 0x1bU},
	{instruction_t::move, 0U, 2U, {}, 1U, 0U, 0x1bU},
	{instruction_t::move, 0U, 3U, {}, 1U, 0U, 0x1bU},
	{instruction_t::move, 0U, 4U, {}, 1U, 0U, 0x1bU},
	{instruction_t::move, 0U, 5U, {}, 1U, 0U, 0x1bU},
	{instruction_t::move, 0U, 6U, {}, 1U, 0U, 0x1bU},
	{instruction_t::move, 0U, 7U, {}, 1U, 0U, 0x1bU},
	{instruction_t::move, 0U, 0U, {}, 1U, 0U, 0x1cU},
	{instruction_t::move, 0U, 1U, {}, 1U, 0U, 0x1cU},
	{instruction_t::move, 0U, 2U, {}, 1U, 0U, 0x1cU},
	{instruction_t::move, 0U, 3U, {}, 1U, 0U, 0x1cU},
	{instruction_t::move, 0U, 4U, {}, 1U, 0U, 0x1cU},
	{instruction_t::move, 0U, 5U, {}, 1U, 0U, 0x1cU},
	{instruction_t::move, 0U, 6U, {}, 1U, 0U, 0x1cU},
	{instruction_t::move, 0U, 7U, {}, 1U, 0U, 0x1cU},
	{instruction_t::move, 0U, 0U, {}, 1U, 0U, 0x1dU},
	{instruction_t::move, 0U, 1U, {}, 1U, 0U, 0x1dU},
	{instruction_t::move, 0U, 2U, {}, 1U, 0U, 0x1dU},
	{instruction_t::move, 0U, 3U, {}, 1U, 0U, 0x1dU},
	{instruction_t::move, 0U, 4U, {}, 1U, 0U, 0x1dU},
	{instruction_t::move, 0U, 5U, {}, 1U, 0U, 0x1dU},
	{instruction_t::move, 0U, 6U, {}, 1U, 0U, 0x1dU},
	{instruction_t::move, 0U, 7U, {}, 1U, 0U, 0x1dU},
	{instruction_t::move, 0U, 0U, {}, 1U, 0U, 0x1eU},
	{instruction_t::move, 0U, 1U, {}, 1U, 0U, 0x1eU},
	{instruction_t::move, 0U, 2U, {}, 1U, 0U, 0x1eU},
	{instruction_t::move, 0U, 3U, {}, 1U, 0U, 0x1eU},
	{instruction_t::move, 0U, 4U, {}, 1U, 0U, 0x1eU},
	{instruction_t::move, 0U, 5U, {}, 1U, 0U, 0x1eU},
	{instruction_t::move, 0U, 6U, {}, 1U, 0U, 0x1eU},
	{instruction_t::move, 0U, 7U, {}, 1U, 0U, 0x1eU},
	{instruction_t::move, 0U, 0U, {}, 1U, 0U, 0x1fU},
	{instruction_t::move, 0U, 1U, {}, 1U, 0U, 0x1fU},
	{instruction_t::move, 0U, 2U, {}, 1U, 0U, 0x1fU},
	{instruction_t::move, 0U, 3U, {}, 1U, 0U, 0x1fU},
	{instruction_t::move, 0U, 4U, {}, 1U, 0U, 0x1fU},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 0U, 0U, {}, 1U, 0U, 0x20U},
	{instruction_t::move, 0U, 1U, {}, 1U, 0U, 0x20U},
	{instruction_t::move, 0U, 2U, {}, 1U, 0U, 0x20U},
	{instruction_t::move, 0U, 3U, {}, 1U, 0U, 0x20U},
	{instruction_t::move, 0U, 4U, {}, 1U, 0U, 0x20U},
	{instruction_t::move, 0U, 5U, {}, 1U, 0U, 0x20U},
	{instruction_t::move, 0U, 6U, {}, 1U, 0U, 0x20U},
	{instruction_t::move, 0U, 7U, {}, 1U, 0U, 0x20U},
	{instruction_t::move, 0U, 0U, {}, 1U, 0U, 0x21U},
	{instruction_t::move, 0U, 1U, {}, 1U, 0U, 0x21U},
	{instruction_t::move, 0U, 2U, {}, 1U, 0U, 0x21U},
	{instruction_t::move, 0U, 3U, {}, 1U, 0U, 0x21U},
	{instruction_t::move, 0U, 4U, {}, 1U, 0U, 0x21U},
	{instruction_t::move, 0U, 5U, {}, 1U, 0U, 0x21U},
	{instruction_t::move, 0U, 6U, {}, 1U, 0U, 0x21U},
	{instruction_t::move, 0U, 7U, {}, 1U, 0U, 0x21U},
	{instruction_t::move, 0U, 0U, {}, 1U, 0U, 0x22U},
	{instruction_t::move, 0U, 1U, {}, 1U, 0U, 0x22U},
	{instruction_t::move, 0U, 2U, {}, 1U, 0U, 0x22U},
	{instruction_t::move, 0U, 3U, {}, 1U, 0U, 0x22U},
	{instruction_t::move, 0U, 4U, {}, 1U, 0U, 0x22U},
	{instruction_t::move, 0U, 5U, {}, 1U, 0U, 0x22U},
	{instruction_t::move, 0U, 6U, {}, 1U, 0U, 0x22U},
	{instruction_t::move, 0U, 7U, {}, 1U, 0U, 0x22U},
	{instruction_t::move, 0U, 0U, {}, 1U, 0U, 0x23U},
	{instruction_t::move, 0U, 1U, {}, 1U, 0U, 0x23U},
	{instruction_t::move, 0U, 2U, {}, 1U, 0U, 0x23U},
	{instruction_t::move, 0U, 3U, {}, 1U, 0U, 0x23U},
	{instruction_t::move, 0U, 4U, {}, 1U, 0U, 0x23U},
	{instruction_t::move, 0U, 5U, {}, 1U, 0U, 0x23U},
	{instruction_t::move, 0U, 6U, {}, 1U, 0U, 0x23U},
	{instruction_t::move, 0U, 7U, {}, 1U, 0U, 0x23U},
	{instruction_t::move, 0U, 0U, {}, 1U, 0U, 0x24U},
	{instruction_t::move, 0U, 1U, {}, 1U, 0U, 0x24U},
	{instruction_t::move, 0U, 2U, {}, 1U, 0U, 0x24U},
	{instruction_t::move, 0U, 3U, {}, 1U, 0U, 0x24U},
	{instruction_t::move, 0U, 4U, {}, 1U, 0U, 0x24U},
	{instruction_t::move, 0U, 5U, {}, 1U, 0U, 0x24U},
	{instruction_t::move, 0U, 6U, {}, 1U, 0U, 0x24U},
	{instruction_t::move, 0U, 7U, {}, 1U, 0U, 0x24U},
	{instruction_t::move, 0U, 0U, {}, 1U, 0U, 0x25U},
	{instruction_t::move, 0U, 1U, {}, 1U, 0U, 0x25U},
	{instruction_t::move, 0U, 2U, {}, 1U, 0U, 0x25U},
	{instruction_t::move, 0U, 3U, {}, 1U, 0U, 0x25U},
	{instruction_t::move, 0U, 4U, {}, 1U, 0U, 0x25U},
	{instruction_t::move, 0U, 5U, {}, 1U, 0U, 0x25U},
	{instruction_t::move, 0U, 6U, {}, 1U, 0U, 0x25U},
	{instruction_t::move, 0U, 7U, {}, 1U, 0U, 0x25U},
	{instruction_t::move, 0U, 0U, {}, 1U, 0U, 0x26U},
	{instruction_t::move, 0U, 1U, {}, 1U, 0U, 0x26U},
	{instruction_t::move, 0U, 2U, {}, 1U, 0U, 0x26U},
	{instruction_t::move, 0U, 3U, {}, 1U, 0U, 0x26U},
	{instruction_t::move, 0U, 4U, {}, 1U, 0U, 0x26U},
	{instruction_t::move, 0U, 5U, {}, 1U, 0U, 0x26U},
	{instruction_t::move, 0U, 6U, {}, 1U, 0U, 0x26U},
	{instruction_t::move, 0U, 7U, {}, 1U, 0U, 0x26U},
	{instruction_t::move, 0U, 0U, {}, 1U, 0U, 0x27U},
	{instruction_t::move, 0U, 1U, {}, 1U, 0U, 0x27U},
	{instruction_t::move, 0U, 2U, {}, 1U, 0U, 0x27U},
	{instruction_t::move, 0U, 3U, {}, 1U, 0U, 0x27U},
	{instruction_t::move, 0U, 4U, {}, 1U, 0U, 0x27U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 0U, 0U, {}, 1U, 0U, 0x28U},
	{instruction_t::move, 0U, 1U, {}, 1U, 0U, 0x28U},
	{instruction_t::move, 0U, 2U, {}, 1U, 0U, 0x28U},
	{instruction_t::move, 0U, 3U, {}, 1U, 0U, 0x28U},
	{instruction_t::move, 0U, 4U, {}, 1U, 0U, 0x28U},
	{instruction_t::move, 0U, 5U, {}, 1U, 0U, 0x28U},
	{instruction_t::move, 0U, 6U, {}, 1U, 0U, 0x28U},
	{instruction_t::move, 0U, 7U, {}, 1U, 0U, 0x28U},
	{instruction_t::move, 0U, 0U, {}, 1U, 0U, 0x29U},
	{instruction_t::move, 0U, 1U, {}, 1U, 0U, 0x29U},
	{instruction_t::move, 0U, 2U, {}, 1U, 0U, 0x29U},
	{instruction_t::move, 0U, 3U, {}, 1U, 0U, 0x29U},
	{instruction_t::move, 0U, 4U, {}, 1U, 0U, 0x29U},
	{instruction_t::move, 0U, 5U, {}, 1U, 0U, 0x29U},
	{instruction_t::move, 0U, 6U, {}, 1U, 0U, 0x29U},
	{instruction_t::move, 0U, 7U, {}, 1U, 0U, 0x29U},
	{instruction_t::move, 0U, 0U, {}, 1U, 0U, 0x2aU},
	{instruction_t::move, 0U, 1U, {}, 1U, 0U, 0x2aU},
	{instruction_t::move, 0U, 2U, {}, 1U, 0U, 0x2aU},
	{instruction_t::move, 0U, 3U, {}, 1U, 0U, 0x2aU},
	{instruction_t::move, 0U, 4U, {}, 1U, 0U, 0x2aU},
	{instruction_t::move, 0U, 5U, {}, 1U, 0U, 0x2aU},
	{instruction_t::move, 0U, 6U, {}, 1U, 0U, 0x2aU},
	{instruction_t::move, 0U, 7U, {}, 1U, 0U, 0x2aU},
	{instruction_t::move, 0U, 0U, {}, 1U, 0U, 0x2bU},
	{instruction_t::move, 0U, 1U, {}, 1U, 0U, 0x2bU},
	{instruction_t::move, 0U, 2U, {}, 1U, 0U, 0x2bU},
	{instruction_t::move, 0U, 3U, {}, 1U, 0U, 0x2bU},
	{instruction_t::move, 0U, 4U, {}, 1U, 0U, 0x2bU},
	{instruction_t::move, 0U, 5U, {}, 1U, 0U, 0x2bU},
	{instruction_t::move, 0U, 6U, {}, 1U, 0U, 0x2bU},
	{instruction_t::move, 0U, 7U, {}, 1U, 0U, 0x2bU},
	{instruction_t::move, 0U, 0U, {}, 1U, 0U, 0x2cU},
	{instruction_t::move, 0U, 1U, {}, 1U, 0U, 0x2cU},
	{instruction_t::move, 0U, 2U, {}, 1U, 0U, 0x2cU},
	{instruction_t::move, 0U, 3U, {}, 1U, 0U, 0x2cU},
	{instruction_t::move, 0U, 4U, {}, 1U, 0U, 0x2cU},
	{instruction_t::move, 0U, 5U, {}, 1U, 0U, 0x2cU},
	{instruction_t::move, 0U, 6U, {}, 1U, 0U, 0x2cU},
	{instruction_t::move, 0U, 7U, {}, 1U, 0U, 0x2cU},
	{instruction_t::move, 0U, 0U, {}, 1U, 0U, 0x2dU},
	{instruction_t::move, 0U, 1U, {}, 1U, 0U, 0x2dU},
	{instruction_t::move, 0U, 2U, {}, 1U, 0U, 0x2dU},
	{instruction_t::move, 0U, 3U, {}, 1U, 0U, 0x2dU},
	{instruction_t::move, 0U, 4U, {}, 1U, 0U, 0x2dU},
	{instruction_t::move, 0U, 5U, {}, 1U, 0U, 0x2dU},
	{instruction_t::move, 0U, 6U, {}, 1U, 0U, 0x2dU},
	{instruction_t::move, 0U, 7U, {}, 1U, 0U, 0x2dU},
	{instruction_t::move, 0U, 0U, {}, 1U, 0U, 0x2eU},
	{instruction_t::move, 0U, 1U, {}, 1U, 0U, 0x2eU},
	{instruction_t::move, 0U, 2U, {}, 1U, 0U, 0x2eU},
	{instruction_t::move, 0U, 3U, {}, 1U, 0U, 0x2eU},
	{instruction_t::move, 0U, 4U, {}, 1U, 0U, 0x2eU},
	{instruction_t::move, 0U, 5U, {}, 1U, 0U, 0x2eU},
	{instruction_t::move, 0U, 6U, {}, 1U, 0U, 0x2eU},
	{instruction_t::move, 0U, 7U, {}, 1U, 0U, 0x2eU},
	{instruction_t::move, 0U, 0U, {}, 1U, 0U, 0x2fU},
	{instruction_t::move, 0U, 1U, {}, 1U, 0U, 0x2fU},
	{instruction_t::move, 0U, 2U, {}, 1U, 0U, 0x2fU},
	{instruction_t::move, 0U, 3U, {}, 1U, 0U, 0x2fU},
	{instruction_t::move, 0U, 4U, {}, 1U, 0U, 0x2fU},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 0U, 0U, {}, 1U, 0U, 0x30U},
	{instruction_t::move, 0U, 1U, {}, 1U, 0U, 0x30U},
	{instruction_t::move, 0U, 2U, {}, 1U, 0U, 0x30U},
	{instruction_t::move, 0U, 3U, {}, 1U, 0U, 0x30U},
	{instruction_t::move, 0U, 4U, {}, 1U, 0U, 0x30U},
	{instruction_t::move, 0U, 5U, {}, 1U, 0U, 0x30U},
	{instruction_t::move, 0U, 6U, {}, 1U, 0U, 0x30U},
	{instruction_t::move, 0U, 7U, {}, 1U, 0U, 0x30U},
	{instruction_t::move, 0U, 0U, {}, 1U, 0U, 0x31U},
	{instruction_t::move, 0U, 1U, {}, 1U, 0U, 0x31U},
	{instruction_t::move, 0U, 2U, {}, 1U, 0U, 0x31U},
	{instruction_t::move, 0U, 3U, {}, 1U, 0U, 0x31U},
	{instruction_t::move, 0U, 4U, {}, 1U, 0U, 0x31U},
	{instruction_t::move, 0U, 5U, {}, 1U, 0U, 0x31U},
	{instruction_t::move, 0U, 6U, {}, 1U, 0U, 0x31U},
	{instruction_t::move, 0U, 7U, {}, 1U, 0U, 0x31U},
	{instruction_t::move, 0U, 0U, {}, 1U, 0U, 0x32U},
	{instruction_t::move, 0U, 1U, {}, 1U, 0U, 0x32U},
	{instruction_t::move, 0U, 2U, {}, 1U, 0U, 0x32U},
	{instruction_t::move, 0U, 3U, {}, 1U, 0U, 0x32U},
	{instruction_t::move, 0U, 4U, {}, 1U, 0U, 0x32U},
	{instruction_t::move, 0U, 5U, {}, 1U, 0U, 0x32U},
	{instruction_t::move, 0U, 6U, {}, 1U, 0U, 0x32U},
	{instruction_t::move, 0U, 7U, {}, 1U, 0U, 0x32U},
	{instruction_t::move, 0U, 0U, {}, 1U, 0U, 0x33U},
	{instruction_t::move, 0U, 1U, {}, 1U, 0U, 0x33U},
	{instruction_t::move, 0U, 2U, {}, 1U, 0U, 0x33U},
	{instruction_t::move, 0U, 3U, {}, 1U, 0U, 0x33U},
	{instruction_t::move, 0U, 4U, {}, 1U, 0U, 0x33U},
	{instruction_t::move, 0U, 5U, {}, 1U, 0U, 0x33U},
	{instruction_t::move, 0U, 6U, {}, 1U, 0U, 0x33U},
	{instruction_t::move, 0U, 7U, {}, 1U, 0U, 0x33U},
	{instruction_t::move, 0U, 0U, {}, 1U, 0U, 0x34U},
	{instruction_t::move, 0U, 1U, {}, 1U, 0U, 0x34U},
	{instruction_t::move, 0U, 2U, {}, 1U, 0U, 0x34U},
	{instruction_t::move, 0U, 3U, {}, 1U, 0U, 0x34U},
	{instruction_t::move, 0U, 4U, {}, 1U, 0U, 0x34U},
	{instruction_t::move, 0U, 5U, {}, 1U, 0U, 0x34U},
	{instruction_t::move, 0U, 6U, {}, 1U, 0U, 0x34U},
	{instruction_t::move, 0U, 7U, {}, 1U, 0U, 0x34U},
	{instruction_t::move, 0U, 0U, {}, 1U, 0U, 0x35U},
	{instruction_t::move, 0U, 1U, {}, 1U, 0U, 0x35U},
	{instruction_t::move, 0U, 2U, {}, 1U, 0U, 0x35U},
	{instruction_t::move, 0U, 3U, {}, 1U, 0U, 0x35U},
	{instruction_t::move, 0U, 4U, {}, 1U, 0U, 0x35U},
	{instruction_t::move, 0U, 5U, {}, 1U, 0U, 0x35U},
	{instruction_t::move, 0U, 6U, {}, 1U, 0U, 0x35U},
	{instruction_t::move, 0U, 7U, {}, 1U, 0U, 0x35U},
	{instruction_t::move, 0U, 0U, {}, 1U, 0U, 0x36U},
	{instruction_t::move, 0U, 1U, {}, 1U, 0U, 0x36U},
	{instruction_t::move, 0U, 2U, {}, 1U, 0U, 0x36U},
	{instruction_t::move, 0U, 3U, {}, 1U, 0U, 0x36U},
	{instruction_t::move, 0U, 4U, {}, 1U, 0U, 0x36U},
	{instruction_t::move, 0U, 5U, {}, 1U, 0U, 0x36U},
	{instruction_t::move, 0U, 6U, {}, 1U, 0U, 0x36U},
	{instruction_t::move, 0U, 7U, {}, 1U, 0U, 0x36U},
	{instruction_t::move, 0U, 0U, {}, 1U, 0U, 0x37U},
	{instruction_t::move, 0U, 1U, {}, 1U, 0U, 0x37U},
	{instruction_t::move, 0U, 2U, {}, 1U, 0U, 0x37U},
	{instruction_t::move, 0U, 3U, {}, 1U, 0U, 0x37U},
	{instruction_t::move, 0U, 4U, {}, 1U, 0U, 0x37U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 0U, 0U, {}, 1U, 0U, 0x38U},
	{instruction_t::move, 0U, 1U, {}, 1U, 0U, 0x38U},
	{instruction_t::move, 0U, 2U, {}, 1U, 0U, 0x38U},
	{instruction_t::move, 0U, 3U, {}, 1U, 0U, 0x38U},
	{instruction_t::move, 0U, 4U, {}, 1U, 0U, 0x38U},
	{instruction_t::move, 0U, 5U, {}, 1U, 0U, 0x38U},
	{instruction_t::move, 0U, 6U, {}, 1U, 0U, 0x38U},
	{instruction_t::move, 0U, 7U, {}, 1U, 0U, 0x38U},
	{instruction_t::move, 0U, 0U, {}, 1U, 0U, 0x39U},
	{instruction_t::move, 0U, 1U, {}, 1U, 0U, 0x39U},
	{instruction_t::move, 0U, 2U, {}, 1U, 0U, 0x39U},
	{instruction_t::move, 0U, 3U, {}, 1U, 0U, 0x39U},
	{instruction_t::move, 0U, 4U, {}, 1U, 0U, 0x39U},
	{instruction_t::move, 0U, 5U, {}, 1U, 0U, 0x39U},
	{instruction_t::move, 0U, 6U, {}, 1U, 0U, 0x39U},
	{instruction_t::move, 0U, 7U, {}, 1U, 0U, 0x39U},
	{instruction_t::move, 0U, 0U, {}, 1U, 0U, 0x3aU},
	{instruction_t::move, 0U, 1U, {}, 1U, 0U, 0x3aU},
	{instruction_t::move, 0U, 2U, {}, 1U, 0U, 0x3aU},
	{instruction_t::move, 0U, 3U, {}, 1U, 0U, 0x3aU},
	{instruction_t::move, 0U, 4U, {}, 1U, 0U, 0x3aU},
	{instruction_t::move, 0U, 5U, {}, 1U, 0U, 0x3aU},
	{instruction_t::move, 0U, 6U, {}, 1U, 0U, 0x3aU},
	{instruction_t::move, 0U, 7U, {}, 1U, 0U, 0x3aU},
	{instruction_t::move, 0U, 0U, {}, 1U, 0U, 0x3bU},
	{instruction_t::move, 0U, 1U, {}, 1U, 0U, 0x3bU},
	{instruction_t::move, 0U, 2U, {}, 1U, 0U, 0x3bU},
	{instruction_t::move, 0U, 3U, {}, 1U, 0U, 0x3bU},
	{instruction_t::move, 0U, 4U, {}, 1U, 0U, 0x3bU},
	{instruction_t::move, 0U, 5U, {}, 1U, 0U, 0x3bU},
	{instruction_t::move, 0U, 6U, {}, 1U, 0U, 0x3bU},
	{instruction_t::move, 0U, 7U, {}, 1U, 0U, 0x3bU},
	{instruction_t::move, 0U, 0U, {}, 1U, 0U, 0x3cU},
	{instruction_t::move, 0U, 1U, {}, 1U, 0U, 0x3cU},
	{instruction_t::move, 0U, 2U, {}, 1U, 0U, 0x3cU},
	{instruction_t::move, 0U, 3U, {}, 1U, 0U, 0x3cU},
	{instruction_t::move, 0U, 4U, {}, 1U, 0U, 0x3cU},
	{instruction_t::move, 0U, 5U, {}, 1U, 0U, 0x3cU},
	{instruction_t::move, 0U, 6U, {}, 1U, 0U, 0x3cU},
	{instruction_t::move, 0U, 7U, {}, 1U, 0U, 0x3cU},
	{instruction_t::move, 0U, 0U, {}, 1U, 0U, 0x3dU},
	{instruction_t::move, 0U, 1U, {}, 1U, 0U, 0x3dU},
	{instruction_t::move, 0U, 2U, {}, 1U, 0U, 0x3dU},
	{instruction_t::move, 0U, 3U, {}, 1U, 0U, 0x3dU},
	{instruction_t::move, 0U, 4U, {}, 1U, 0U, 0x3dU},
	{instruction_t::move, 0U, 5U, {}, 1U, 0U, 0x3dU},
	{instruction_t::move, 0U, 6U, {}, 1U, 0U, 0x3dU},
	{instruction_t::move, 0U, 7U, {}, 1U, 0U, 0x3dU},
	{instruction_t::move, 0U, 0U, {}, 1U, 0U, 0x3eU},
	{instruction_t::move, 0U, 1U, {}, 1U, 0U, 0x3eU},
	{instruction_t::move, 0U, 2U, {}, 1U, 0U, 0x3eU},
	{instruction_t::move, 0U, 3U, {}, 1U, 0U, 0x3eU},
	{instruction_t::move, 0U, 4U, {}, 1U, 0U, 0x3eU},
	{instruction_t::move, 0U, 5U, {}, 1U, 0U, 0x3eU},
	{instruction_t::move, 0U, 6U, {}, 1U, 0U, 0x3eU},
	{instruction_t::move, 0U, 7U, {}, 1U, 0U, 0x3eU},
	{instruction_t::move, 0U, 0U, {}, 1U, 0U, 0x3fU},
	{instruction_t::move, 0U, 1U, {}, 1U, 0U, 0x3fU},
	{instruction_t::move, 0U, 2U, {}, 1U, 0U, 0x3fU},
	{instruction_t::move, 0U, 3U, {}, 1U, 0U, 0x3fU},
	{instruction_t::move, 0U, 4U, {}, 1U, 0U, 0x3fU},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 1U, 0U, {}, 1U, 0U, 0x00U},
	{instruction_t::move, 1U, 1U, {}, 1U, 0U, 0x00U},
	{instruction_t::move, 1U, 2U, {}, 1U, 0U, 0x00U},
	{instruction_t::move, 1U, 3U, {}, 1U, 0U, 0x00U},
	{instruction_t::move, 1U, 4U, {}, 1U, 0U, 0x00U},
	{instruction_t::move, 1U, 5U, {}, 1U, 0U, 0x00U},
	{instruction_t::move, 1U, 6U, {}, 1U, 0U, 0x00U},
	{instruction_t::move, 1U, 7U, {}, 1U, 0U, 0x00U},
	{instruction_t::move, 1U, 0U, {}, 1U, 0U, 0x01U},
	{instruction_t::move, 1U, 1U, {}, 1U, 0U, 0x01U},
	{instruction_t::move, 1U, 2U, {}, 1U, 0U, 0x01U},
	{instruction_t::move, 1U, 3U, {}, 1U, 0U, 0x01U},
	{instruction_t::move, 1U, 4U, {}, 1U, 0U, 0x01U},
	{instruction_t::move, 1U, 5U, {}, 1U, 0U, 0x01U},
	{instruction_t::move, 1U, 6U, {}, 1U, 0U, 0x01U},
	{instruction_t::move, 1U, 7U, {}, 1U, 0U, 0x01U},
	{instruction_t::move, 1U, 0U, {}, 1U, 0U, 0x02U},
	{instruction_t::move, 1U, 1U, {}, 1U, 0U, 0x02U},
	{instruction_t::move, 1U, 2U, {}, 1U, 0U, 0x02U},
	{instruction_t::move, 1U, 3U, {}, 1U, 0U, 0x02U},
	{instruction_t::move, 1U, 4U, {}, 1U, 0U, 0x02U},
	{instruction_t::move, 1U, 5U, {}, 1U, 0U, 0x02U},
	{instruction_t::move, 1U, 6U, {}, 1U, 0U, 0x02U},
	{instruction_t::move, 1U, 7U, {}, 1U, 0U, 0x02U},
	{instruction_t::move, 1U, 0U, {}, 1U, 0U, 0x03U},
	{instruction_t::move, 1U, 1U, {}, 1U, 0U, 0x03U},
	{instruction_t::move, 1U, 2U, {}, 1U, 0U, 0x03U},
	{instruction_t::move, 1U, 3U, {}, 1U, 0U, 0x03U},
	{instruction_t::move, 1U, 4U, {}, 1U, 0U, 0x03U},
	{instruction_t::move, 1U, 5U, {}, 1U, 0U, 0x03U},
	{instruction_t::move, 1U, 6U, {}, 1U, 0U, 0x03U},
	{instruction_t::move, 1U, 7U, {}, 1U, 0U, 0x03U},
	{instruction_t::move, 1U, 0U, {}, 1U, 0U, 0x04U},
	{instruction_t::move, 1U, 1U, {}, 1U, 0U, 0x04U},
	{instruction_t::move, 1U, 2U, {}, 1U, 0U, 0x04U},
	{instruction_t::move, 1U, 3U, {}, 1U, 0U, 0x04U},
	{instruction_t::move, 1U, 4U, {}, 1U, 0U, 0x04U},
	{instruction_t::move, 1U, 5U, {}, 1U, 0U, 0x04U},
	{instruction_t::move, 1U, 6U, {}, 1U, 0U, 0x04U},
	{instruction_t::move, 1U, 7U, {}, 1U, 0U, 0x04U},
	{instruction_t::move, 1U, 0U, {}, 1U, 0U, 0x05U},
	{instruction_t::move, 1U, 1U, {}, 1U, 0U, 0x05U},
	{instruction_t::move, 1U, 2U, {}, 1U, 0U, 0x05U},
	{instruction_t::move, 1U, 3U, {}, 1U, 0U, 0x05U},
	{instruction_t::move, 1U, 4U, {}, 1U, 0U, 0x05U},
	{instruction_t::move, 1U, 5U, {}, 1U, 0U, 0x05U},
	{instruction_t::move, 1U, 6U, {}, 1U, 0U, 0x05U},
	{instruction_t::move, 1U, 7U, {}, 1U, 0U, 0x05U},
	{instruction_t::move, 1U, 0U, {}, 1U, 0U, 0x06U},
	{instruction_t::move, 1U, 1U, {}, 1U, 0U, 0x06U},
	{instruction_t::move, 1U, 2U, {}, 1U, 0U, 0x06U},
	{instruction_t::move, 1U, 3U, {}, 1U, 0U, 0x06U},
	{instruction_t::move, 1U, 4U, {}, 1U, 0U, 0x06U},
	{instruction_t::move, 1U, 5U, {}, 1U, 0U, 0x06U},
	{instruction_t::move, 1U, 6U, {}, 1U, 0U, 0x06U},
	{instruction_t::move, 1U, 7U, {}, 1U, 0U, 0x06U},
	{instruction_t::move, 1U, 0U, {}, 1U, 0U, 0x07U},
	{instruction_t::move, 1U, 1U, {}, 1U, 0U, 0x07U},
	{instruction_t::move, 1U, 2U, {}, 1U, 0U, 0x07U},
	{instruction_t::move, 1U, 3U, {}, 1U, 0U, 0x07U},
	{instruction_t::move, 1U, 4U, {}, 1U, 0U, 0x07U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 1U, 0U, {}, 1U, 0U, 0x10U},
	{instruction_t::move, 1U, 1U, {}, 1U, 0U, 0x10U},
	{instruction_t::move, 1U, 2U, {}, 1U, 0U, 0x10U},
	{instruction_t::move, 1U, 3U, {}, 1U, 0U, 0x10U},
	{instruction_t::move, 1U, 4U, {}, 1U, 0U, 0x10U},
	{instruction_t::move, 1U, 5U, {}, 1U, 0U, 0x10U},
	{instruction_t::move, 1U, 6U, {}, 1U, 0U, 0x10U},
	{instruction_t::move, 1U, 7U, {}, 1U, 0U, 0x10U},
	{instruction_t::move, 1U, 0U, {}, 1U, 0U, 0x11U},
	{instruction_t::move, 1U, 1U, {}, 1U, 0U, 0x11U},
	{instruction_t::move, 1U, 2U, {}, 1U, 0U, 0x11U},
	{instruction_t::move, 1U, 3U, {}, 1U, 0U, 0x11U},
	{instruction_t::move, 1U, 4U, {}, 1U, 0U, 0x11U},
	{instruction_t::move, 1U, 5U, {}, 1U, 0U, 0x11U},
	{instruction_t::move, 1U, 6U, {}, 1U, 0U, 0x11U},
	{instruction_t::move, 1U, 7U, {}, 1U, 0U, 0x11U},
	{instruction_t::move, 1U, 0U, {}, 1U, 0U, 0x12U},
	{instruction_t::move, 1U, 1U, {}, 1U, 0U, 0x12U},
	{instruction_t::move, 1U, 2U, {}, 1U, 0U, 0x12U},
	{instruction_t::move, 1U, 3U, {}, 1U, 0U, 0x12U},
	{instruction_t::move, 1U, 4U, {}, 1U, 0U, 0x12U},
	{instruction_t::move, 1U, 5U, {}, 1U, 0U, 0x12U},
	{instruction_t::move, 1U, 6U, {}, 1U, 0U, 0x12U},
	{instruction_t::move, 1U, 7U, {}, 1U, 0U, 0x12U},
	{instruction_t::move, 1U, 0U, {}, 1U, 0U, 0x13U},
	{instruction_t::move, 1U, 1U, {}, 1U, 0U, 0x13U},
	{instruction_t::move, 1U, 2U, {}, 1U, 0U, 0x13U},
	{instruction_t::move, 1U, 3U, {}, 1U, 0U, 0x13U},
	{instruction_t::move, 1U, 4U, {}, 1U, 0U, 0x13U},
	{instruction_t::move, 1U, 5U, {}, 1U, 0U, 0x13U},
	{instruction_t::move, 1U, 6U, {}, 1U, 0U, 0x13U},
	{instruction_t::move, 1U, 7U, {}, 1U, 0U, 0x13U},
	{instruction_t::move, 1U, 0U, {}, 1U, 0U, 0x14U},
	{instruction_t::move, 1U, 1U, {}, 1U, 0U, 0x14U},
	{instruction_t::move, 1U, 2U, {}, 1U, 0U, 0x14U},
	{instruction_t::move, 1U, 3U, {}, 1U, 0U, 0x14U},
	{instruction_t::move, 1U, 4U, {}, 1U, 0U, 0x14U},
	{instruction_t::move, 1U, 5U, {}, 1U, 0U, 0x14U},
	{instruction_t::move, 1U, 6U, {}, 1U, 0U, 0x14U},
	{instruction_t::move, 1U, 7U, {}, 1U, 0U, 0x14U},
	{instruction_t::move, 1U, 0U, {}, 1U, 0U, 0x15U},
	{instruction_t::move, 1U, 1U, {}, 1U, 0U, 0x15U},
	{instruction_t::move, 1U, 2U, {}, 1U, 0U, 0x15U},
	{instruction_t::move, 1U, 3U, {}, 1U, 0U, 0x15U},
	{instruction_t::move, 1U, 4U, {}, 1U, 0U, 0x15U},
	{instruction_t::move, 1U, 5U, {}, 1U, 0U, 0x15U},
	{instruction_t::move, 1U, 6U, {}, 1U, 0U, 0x15U},
	{instruction_t::move, 1U, 7U, {}, 1U, 0U, 0x15U},
	{instruction_t::move, 1U, 0U, {}, 1U, 0U, 0x16U},
	{instruction_t::move, 1U, 1U, {}, 1U, 0U, 0x16U},
	{instruction_t::move, 1U, 2U, {}, 1U, 0U, 0x16U},
	{instruction_t::move, 1U, 3U, {}, 1U, 0U, 0x16U},
	{instruction_t::move, 1U, 4U, {}, 1U, 0U, 0x16U},
	{instruction_t::move, 1U, 5U, {}, 1U, 0U, 0x16U},
	{instruction_t::move, 1U, 6U, {}, 1U, 0U, 0x16U},
	{instruction_t::move, 1U, 7U, {}, 1U, 0U, 0x16U},
	{instruction_t::move, 1U, 0U, {}, 1U, 0U, 0x17U},
	{instruction_t::move, 1U, 1U, {}, 1U, 0U, 0x17U},
	{instruction_t::move, 1U, 2U, {}, 1U, 0U, 0x17U},
	{instruction_t::move, 1U, 3U, {}, 1U, 0U, 0x17U},
	{instruction_t::move, 1U, 4U, {}, 1U, 0U, 0x17U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 1U, 0U, {}, 1U, 0U, 0x18U},
	{instruction_t::move, 1U, 1U, {}, 1U, 0U, 0x18U},
	{instruction_t::move, 1U, 2U, {}, 1U, 0U, 0x18U},
	{instruction_t::move, 1U, 3U, {}, 1U, 0U, 0x18U},
	{instruction_t::move, 1U, 4U, {}, 1U, 0U, 0x18U},
	{instruction_t::move, 1U, 5U, {}, 1U, 0U, 0x18U},
	{instruction_t::move, 1U, 6U, {}, 1U, 0U, 0x18U},
	{instruction_t::move, 1U, 7U, {}, 1U, 0U, 0x18U},
	{instruction_t::move, 1U, 0U, {}, 1U, 0U, 0x19U},
	{instruction_t::move, 1U, 1U, {}, 1U, 0U, 0x19U},
	{instruction_t::move, 1U, 2U, {}, 1U, 0U, 0x19U},
	{instruction_t::move, 1U, 3U, {}, 1U, 0U, 0x19U},
	{instruction_t::move, 1U, 4U, {}, 1U, 0U, 0x19U},
	{instruction_t::move, 1U, 5U, {}, 1U, 0U, 0x19U},
	{instruction_t::move, 1U, 6U, {}, 1U, 0U, 0x19U},
	{instruction_t::move, 1U, 7U, {}, 1U, 0U, 0x19U},
	{instruction_t::move, 1U, 0U, {}, 1U, 0U, 0x1aU},
	{instruction_t::move, 1U, 1U, {}, 1U, 0U, 0x1aU},
	{instruction_t::move, 1U, 2U, {}, 1U, 0U, 0x1aU},
	{instruction_t::move, 1U, 3U, {}, 1U, 0U, 0x1aU},
	{instruction_t::move, 1U, 4U, {}, 1U, 0U, 0x1aU},
	{instruction_t::move, 1U, 5U, {}, 1U, 0U, 0x1aU},
	{instruction_t::move, 1U, 6U, {}, 1U, 0U, 0x1aU},
	{instruction_t::move, 1U, 7U, {}, 1U, 0U, 0x1aU},
	{instruction_t::move, 1U, 0U, {}, 1U, 0U, 0x1bU},
	{instruction_t::move, 1U, 1U, {}, 1U, 0U, 0x1bU},
	{instruction_t::move, 1U, 2U, {}, 1U, 0U, 0x1bU},
	{instruction_t::move, 1U, 3U, {}, 1U, 0U, 0x1bU},
	{instruction_t::move, 1U, 4U, {}, 1U, 0U, 0x1bU},
	{instruction_t::move, 1U, 5U, {}, 1U, 0U, 0x1bU},
	{instruction_t::move, 1U, 6U, {}, 1U, 0U, 0x1bU},
	{instruction_t::move, 1U, 7U, {}, 1U, 0U, 0x1bU},
	{instruction_t::move, 1U, 0U, {}, 1U, 0U, 0x1cU},
	{instruction_t::move, 1U, 1U, {}, 1U, 0U, 0x1cU},
	{instruction_t::move, 1U, 2U, {}, 1U, 0U, 0x1cU},
	{instruction_t::move, 1U, 3U, {}, 1U, 0U, 0x1cU},
	{instruction_t::move, 1U, 4U, {}, 1U, 0U, 0x1cU},
	{instruction_t::move, 1U, 5U, {}, 1U, 0U, 0x1cU},
	{instruction_t::move, 1U, 6U, {}, 1U, 0U, 0x1cU},
	{instruction_t::move, 1U, 7U, {}, 1U, 0U, 0x1cU},
	{instruction_t::move, 1U, 0U, {}, 1U, 0U, 0x1dU},
	{instruction_t::move, 1U, 1U, {}, 1U, 0U, 0x1dU},
	{instruction_t::move, 1U, 2U, {}, 1U, 0U, 0x1dU},
	{instruction_t::move, 1U, 3U, {}, 1U, 0U, 0x1dU},
	{instruction_t::move, 1U, 4U, {}, 1U, 0U, 0x1dU},
	{instruction_t::move, 1U, 5U, {}, 1U, 0U, 0x1dU},
	{instruction_t::move, 1U, 6U, {}, 1U, 0U, 0x1dU},
	{instruction_t::move, 1U, 7U, {}, 1U, 0U, 0x1dU},
	{instruction_t::move, 1U, 0U, {}, 1U, 0U, 0x1eU},
	{instruction_t::move, 1U, 1U, {}, 1U, 0U, 0x1eU},
	{instruction_t::move, 1U, 2U, {}, 1U, 0U, 0x1eU},
	{instruction_t::move, 1U, 3U, {}, 1U, 0U, 0x1eU},
	{instruction_t::move, 1U, 4U, {}, 1U, 0U, 0x1eU},
	{instruction_t::move, 1U, 5U, {}, 1U, 0U, 0x1eU},
	{instruction_t::move, 1U, 6U, {}, 1U, 0U, 0x1eU},
	{instruction_t::move, 1U, 7U, {}, 1U, 0U, 0x1eU},
	{instruction_t::move, 1U, 0U, {}, 1U, 0U, 0x1fU},
	{instruction_t::move, 1U, 1U, {}, 1U, 0U, 0x1fU},
	{instruction_t::move, 1U, 2U, {}, 1U, 0U, 0x1fU},
	{instruction_t::move, 1U, 3U, {}, 1U, 0U, 0x1fU},
	{instruction_t::move, 1U, 4U, {}, 1U, 0U, 0x1fU},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 1U, 0U, {}, 1U, 0U, 0x20U},
	{instruction_t::move, 1U, 1U, {}, 1U, 0U, 0x20U},
	{instruction_t::move, 1U, 2U, {}, 1U, 0U, 0x20U},
	{instruction_t::move, 1U, 3U, {}, 1U, 0U, 0x20U},
	{instruction_t::move, 1U, 4U, {}, 1U, 0U, 0x20U},
	{instruction_t::move, 1U, 5U, {}, 1U, 0U, 0x20U},
	{instruction_t::move, 1U, 6U, {}, 1U, 0U, 0x20U},
	{instruction_t::move, 1U, 7U, {}, 1U, 0U, 0x20U},
	{instruction_t::move, 1U, 0U, {}, 1U, 0U, 0x21U},
	{instruction_t::move, 1U, 1U, {}, 1U, 0U, 0x21U},
	{instruction_t::move, 1U, 2U, {}, 1U, 0U, 0x21U},
	{instruction_t::move, 1U, 3U, {}, 1U, 0U, 0x21U},
	{instruction_t::move, 1U, 4U, {}, 1U, 0U, 0x21U},
	{instruction_t::move, 1U, 5U, {}, 1U, 0U, 0x21U},
	{instruction_t::move, 1U, 6U, {}, 1U, 0U, 0x21U},
	{instruction_t::move, 1U, 7U, {}, 1U, 0U, 0x21U},
	{instruction_t::move, 1U, 0U, {}, 1U, 0U, 0x22U},
	{instruction_t::move, 1U, 1U, {}, 1U, 0U, 0x22U},
	{instruction_t::move, 1U, 2U, {}, 1U, 0U, 0x22U},
	{instruction_t::move, 1U, 3U, {}, 1U, 0U, 0x22U},
	{instruction_t::move, 1U, 4U, {}, 1U, 0U, 0x22U},
	{instruction_t::move, 1U, 5U, {}, 1U, 0U, 0x22U},
	{instruction_t::move, 1U, 6U, {}, 1U, 0U, 0x22U},
	{instruction_t::move, 1U, 7U, {}, 1U, 0U, 0x22U},
	{instruction_t::move, 1U, 0U, {}, 1U, 0U, 0x23U},
	{instruction_t::move, 1U, 1U, {}, 1U, 0U, 0x23U},
	{instruction_t::move, 1U, 2U, {}, 1U, 0U, 0x23U},
	{instruction_t::move, 1U, 3U, {}, 1U, 0U, 0x23U},
	{instruction_t::move, 1U, 4U, {}, 1U, 0U, 0x23U},
	{instruction_t::move, 1U, 5U, {}, 1U, 0U, 0x23U},
	{instruction_t::move, 1U, 6U, {}, 1U, 0U, 0x23U},
	{instruction_t::move, 1U, 7U, {}, 1U, 0U, 0x23U},
	{instruction_t::move, 1U, 0U, {}, 1U, 0U, 0x24U},
	{instruction_t::move, 1U, 1U, {}, 1U, 0U, 0x24U},
	{instruction_t::move, 1U, 2U, {}, 1U, 0U, 0x24U},
	{instruction_t::move, 1U, 3U, {}, 1U, 0U, 0x24U},
	{instruction_t::move, 1U, 4U, {}, 1U, 0U, 0x24U},
	{instruction_t::move, 1U, 5U, {}, 1U, 0U, 0x24U},
	{instruction_t::move, 1U, 6U, {}, 1U, 0U, 0x24U},
	{instruction_t::move, 1U, 7U, {}, 1U, 0U, 0x24U},
	{instruction_t::move, 1U, 0U, {}, 1U, 0U, 0x25U},
	{instruction_t::move, 1U, 1U, {}, 1U, 0U, 0x25U},
	{instruction_t::move, 1U, 2U, {}, 1U, 0U, 0x25U},
	{instruction_t::move, 1U, 3U, {}, 1U, 0U, 0x25U},
	{instruction_t::move, 1U, 4U, {}, 1U, 0U, 0x25U},
	{instruction_t::move, 1U, 5U, {}, 1U, 0U, 0x25U},
	{instruction_t::move, 1U, 6U, {}, 1U, 0U, 0x25U},
	{instruction_t::move, 1U, 7U, {}, 1U, 0U, 0x25U},
	{instruction_t::move, 1U, 0U, {}, 1U, 0U, 0x26U},
	{instruction_t::move, 1U, 1U, {}, 1U, 0U, 0x26U},
	{instruction_t::move, 1U, 2U, {}, 1U, 0U, 0x26U},
	{instruction_t::move, 1U, 3U, {}, 1U, 0U, 0x26U},
	{instruction_t::move, 1U, 4U, {}, 1U, 0U, 0x26U},
	{instruction_t::move, 1U, 5U, {}, 1U, 0U, 0x26U},
	{instruction_t::move, 1U, 6U, {}, 1U, 0U, 0x26U},
	{instruction_t::move, 1U, 7U, {}, 1U, 0U, 0x26U},
	{instruction_t::move, 1U, 0U, {}, 1U, 0U, 0x27U},
	{instruction_t::move, 1U, 1U, {}, 1U, 0U, 0x27U},
	{instruction_t::move, 1U, 2U, {}, 1U, 0U, 0x27U},
	{instruction_t::move, 1U, 3U, {}, 1U, 0U, 0x27U},
	{instruction_t::move, 1U, 4U, {}, 1U, 0U, 0x27U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 1U, 0U, {}, 1U, 0U, 0x28U},
	{instruction_t::move, 1U, 1U, {}, 1U, 0U, 0x28U},
	{instruction_t::move, 1U, 2U, {}, 1U, 0U, 0x28U},
	{instruction_t::move, 1U, 3U, {}, 1U, 0U, 0x28U},
	{instruction_t::move, 1U, 4U, {}, 1U, 0U, 0x28U},
	{instruction_t::move, 1U, 5U, {}, 1U, 0U, 0x28U},
	{instruction_t::move, 1U, 6U, {}, 1U, 0U, 0x28U},
	{instruction_t::move, 1U, 7U, {}, 1U, 0U, 0x28U},
	{instruction_t::move, 1U, 0U, {}, 1U, 0U, 0x29U},
	{instruction_t::move, 1U, 1U, {}, 1U, 0U, 0x29U},
	{instruction_t::move, 1U, 2U, {}, 1U, 0U, 0x29U},
	{instruction_t::move, 1U, 3U, {}, 1U, 0U, 0x29U},
	{instruction_t::move, 1U, 4U, {}, 1U, 0U, 0x29U},
	{instruction_t::move, 1U, 5U, {}, 1U, 0U, 0x29U},
	{instruction_t::move, 1U, 6U, {}, 1U, 0U, 0x29U},
	{instruction_t::move, 1U, 7U, {}, 1U, 0U, 0x29U},
	{instruction_t::move, 1U, 0U, {}, 1U, 0U, 0x2aU},
	{instruction_t::move, 1U, 1U, {}, 1U, 0U, 0x2aU},
	{instruction_t::move, 1U, 2U, {}, 1U, 0U, 0x2aU},
	{instruction_t::move, 1U, 3U, {}, 1U, 0U, 0x2aU},
	{instruction_t::move, 1U, 4U, {}, 1U, 0U, 0x2aU},
	{instruction_t::move, 1U, 5U, {}, 1U, 0U, 0x2aU},
	{instruction_t::move, 1U, 6U, {}, 1U, 0U, 0x2aU},
	{instruction_t::move, 1U, 7U, {}, 1U, 0U, 0x2aU},
	{instruction_t::move, 1U, 0U, {}, 1U, 0U, 0x2bU},
	{instruction_t::move, 1U, 1U, {}, 1U, 0U, 0x2bU},
	{instruction_t::move, 1U, 2U, {}, 1U, 0U, 0x2bU},
	{instruction_t::move, 1U, 3U, {}, 1U, 0U, 0x2bU},
	{instruction_t::move, 1U, 4U, {}, 1U, 0U, 0x2bU},
	{instruction_t::move, 1U, 5U, {}, 1U, 0U, 0x2bU},
	{instruction_t::move, 1U, 6U, {}, 1U, 0U, 0x2bU},
	{instruction_t::move, 1U, 7U, {}, 1U, 0U, 0x2bU},
	{instruction_t::move, 1U, 0U, {}, 1U, 0U, 0x2cU},
	{instruction_t::move, 1U, 1U, {}, 1U, 0U, 0x2cU},
	{instruction_t::move, 1U, 2U, {}, 1U, 0U, 0x2cU},
	{instruction_t::move, 1U, 3U, {}, 1U, 0U, 0x2cU},
	{instruction_t::move, 1U, 4U, {}, 1U, 0U, 0x2cU},
	{instruction_t::move, 1U, 5U, {}, 1U, 0U, 0x2cU},
	{instruction_t::move, 1U, 6U, {}, 1U, 0U, 0x2cU},
	{instruction_t::move, 1U, 7U, {}, 1U, 0U, 0x2cU},
	{instruction_t::move, 1U, 0U, {}, 1U, 0U, 0x2dU},
	{instruction_t::move, 1U, 1U, {}, 1U, 0U, 0x2dU},
	{instruction_t::move, 1U, 2U, {}, 1U, 0U, 0x2dU},
	{instruction_t::move, 1U, 3U, {}, 1U, 0U, 0x2dU},
	{instruction_t::move, 1U, 4U, {}, 1U, 0U, 0x2dU},
	{instruction_t::move, 1U, 5U, {}, 1U, 0U, 0x2dU},
	{instruction_t::move, 1U, 6U, {}, 1U, 0U, 0x2dU},
	{instruction_t::move, 1U, 7U, {}, 1U, 0U, 0x2dU},
	{instruction_t::move, 1U, 0U, {}, 1U, 0U, 0x2eU},
	{instruction_t::move, 1U, 1U, {}, 1U, 0U, 0x2eU},
	{instruction_t::move, 1U, 2U, {}, 1U, 0U, 0x2eU},
	{instruction_t::move, 1U, 3U, {}, 1U, 0U, 0x2eU},
	{instruction_t::move, 1U, 4U, {}, 1U, 0U, 0x2eU},
	{instruction_t::move, 1U, 5U, {}, 1U, 0U, 0x2eU},
	{instruction_t::move, 1U, 6U, {}, 1U, 0U, 0x2eU},
	{instruction_t::move, 1U, 7U, {}, 1U, 0U, 0x2eU},
	{instruction_t::move, 1U, 0U, {}, 1U, 0U, 0x2fU},
	{instruction_t::move, 1U, 1U, {}, 1U, 0U, 0x2fU},
	{instruction_t::move, 1U, 2U, {}, 1U, 0U, 0x2fU},
	{instruction_t::move, 1U, 3U, {}, 1U, 0U, 0x2fU},
	{instruction_t::move, 1U, 4U, {}, 1U, 0U, 0x2fU},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 1U, 0U, {}, 1U, 0U, 0x30U},
	{instruction_t::move, 1U, 1U, {}, 1U, 0U, 0x30U},
	{instruction_t::move, 1U, 2U, {}, 1U, 0U, 0x30U},
	{instruction_t::move, 1U, 3U, {}, 1U, 0U, 0x30U},
	{instruction_t::move, 1U, 4U, {}, 1U, 0U, 0x30U},
	{instruction_t::move, 1U, 5U, {}, 1U, 0U, 0x30U},
	{instruction_t::move, 1U, 6U, {}, 1U, 0U, 0x30U},
	{instruction_t::move, 1U, 7U, {}, 1U, 0U, 0x30U},
	{instruction_t::move, 1U, 0U, {}, 1U, 0U, 0x31U},
	{instruction_t::move, 1U, 1U, {}, 1U, 0U, 0x31U},
	{instruction_t::move, 1U, 2U, {}, 1U, 0U, 0x31U},
	{instruction_t::move, 1U, 3U, {}, 1U, 0U, 0x31U},
	{instruction_t::move, 1U, 4U, {}, 1U, 0U, 0x31U},
	{instruction_t::move, 1U, 5U, {}, 1U, 0U, 0x31U},
	{instruction_t::move, 1U, 6U, {}, 1U, 0U, 0x31U},
	{instruction_t::move, 1U, 7U, {}, 1U, 0U, 0x31U},
	{instruction_t::move, 1U, 0U, {}, 1U, 0U, 0x32U},
	{instruction_t::move, 1U, 1U, {}, 1U, 0U, 0x32U},
	{instruction_t::move, 1U, 2U, {}, 1U, 0U, 0x32U},
	{instruction_t::move, 1U, 3U, {}, 1U, 0U, 0x32U},
	{instruction_t::move, 1U, 4U, {}, 1U, 0U, 0x32U},
	{instruction_t::move, 1U, 5U, {}, 1U, 0U, 0x32U},
	{instruction_t::move, 1U, 6U, {}, 1U, 0U, 0x32U},
	{instruction_t::move, 1U, 7U, {}, 1U, 0U, 0x32U},
	{instruction_t::move, 1U, 0U, {}, 1U, 0U, 0x33U},
	{instruction_t::move, 1U, 1U, {}, 1U, 0U, 0x33U},
	{instruction_t::move, 1U, 2U, {}, 1U, 0U, 0x33U},
	{instruction_t::move, 1U, 3U, {}, 1U, 0U, 0x33U},
	{instruction_t::move, 1U, 4U, {}, 1U, 0U, 0x33U},
	{instruction_t::move, 1U, 5U, {}, 1U, 0U, 0x33U},
	{instruction_t::move, 1U, 6U, {}, 1U, 0U, 0x33U},
	{instruction_t::move, 1U, 7U, {}, 1U, 0U, 0x33U},
	{instruction_t::move, 1U, 0U, {}, 1U, 0U, 0x34U},
	{instruction_t::move, 1U, 1U, {}, 1U, 0U, 0x34U},
	{instruction_t::move, 1U, 2U, {}, 1U, 0U, 0x34U},
	{instruction_t::move, 1U, 3U, {}, 1U, 0U, 0x34U},
	{instruction_t::move, 1U, 4U, {}, 1U, 0U, 0x34U},
	{instruction_t::move, 1U, 5U, {}, 1U, 0U, 0x34U},
	{instruction_t::move, 1U, 6U, {}, 1U, 0U, 0x34U},
	{instruction_t::move, 1U, 7U, {}, 1U, 0U, 0x34U},
	{instruction_t::move, 1U, 0U, {}, 1U, 0U, 0x35U},
	{instruction_t::move, 1U, 1U, {}, 1U, 0U, 0x35U},
	{instruction_t::move, 1U, 2U, {}, 1U, 0U, 0x35U},
	{instruction_t::move, 1U, 3U, {}, 1U, 0U, 0x35U},
	{instruction_t::move, 1U, 4U, {}, 1U, 0U, 0x35U},
	{instruction_t::move, 1U, 5U, {}, 1U, 0U, 0x35U},
	{instruction_t::move, 1U, 6U, {}, 1U, 0U, 0x35U},
	{instruction_t::move, 1U, 7U, {}, 1U, 0U, 0x35U},
	{instruction_t::move, 1U, 0U, {}, 1U, 0U, 0x36U},
	{instruction_t::move, 1U, 1U, {}, 1U, 0U, 0x36U},
	{instruction_t::move, 1U, 2U, {}, 1U, 0U, 0x36U},
	{instruction_t::move, 1U, 3U, {}, 1U, 0U, 0x36U},
	{instruction_t::move, 1U, 4U, {}, 1U, 0U, 0x36U},
	{instruction_t::move, 1U, 5U, {}, 1U, 0U, 0x36U},
	{instruction_t::move, 1U, 6U, {}, 1U, 0U, 0x36U},
	{instruction_t::move, 1U, 7U, {}, 1U, 0U, 0x36U},
	{instruction_t::move, 1U, 0U, {}, 1U, 0U, 0x37U},
	{instruction_t::move, 1U, 1U, {}, 1U, 0U, 0x37U},
	{instruction_t::move, 1U, 2U, {}, 1U, 0U, 0x37U},
	{instruction_t::move, 1U, 3U, {}, 1U, 0U, 0x37U},
	{instruction_t::move, 1U, 4U, {}, 1U, 0U, 0x37U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 1U, 0U, {}, 1U, 0U, 0x38U},
	{instruction_t::move, 1U, 1U, {}, 1U, 0U, 0x38U},
	{instruction_t::move, 1U, 2U, {}, 1U, 0U, 0x38U},
	{instruction_t::move, 1U, 3U, {}, 1U, 0U, 0x38U},
	{instruction_t::move, 1U, 4U, {}, 1U, 0U, 0x38U},
	{instruction_t::move, 1U, 5U, {}, 1U, 0U, 0x38U},
	{instruction_t::move, 1U, 6U, {}, 1U, 0U, 0x38U},
	{instruction_t::move, 1U, 7U, {}, 1U, 0U, 0x38U},
	{instruction_t::move, 1U, 0U, {}, 1U, 0U, 0x39U},
	{instruction_t::move, 1U, 1U, {}, 1U, 0U, 0x39U},
	{instruction_t::move, 1U, 2U, {}, 1U, 0U, 0x39U},
	{instruction_t::move, 1U, 3U, {}, 1U, 0U, 0x39U},
	{instruction_t::move, 1U, 4U, {}, 1U, 0U, 0x39U},
	{instruction_t::move, 1U, 5U, {}, 1U, 0U, 0x39U},
	{instruction_t::move, 1U, 6U, {}, 1U, 0U, 0x39U},
	{instruction_t::move, 1U, 7U, {}, 1U, 0U, 0x39U},
	{instruction_t::move, 1U, 0U, {}, 1U, 0U, 0x3aU},
	{instruction_t::move, 1U, 1U, {}, 1U, 0U, 0x3aU},
	{instruction_t::move, 1U, 2U, {}, 1U, 0U, 0x3aU},
	{instruction_t::move, 1U, 3U, {}, 1U, 0U, 0x3aU},
	{instruction_t::move, 1U, 4U, {}, 1U, 0U, 0x3aU},
	{instruction_t::move, 1U, 5U, {}, 1U, 0U, 0x3aU},
	{instruction_t::move, 1U, 6U, {}, 1U, 0U, 0x3aU},
	{instruction_t::move, 1U, 7U, {}, 1U, 0U, 0x3aU},
	{instruction_t::move, 1U, 0U, {}, 1U, 0U, 0x3bU},
	{instruction_t::move, 1U, 1U, {}, 1U, 0U, 0x3bU},
	{instruction_t::move, 1U, 2U, {}, 1U, 0U, 0x3bU},
	{instruction_t::move, 1U, 3U, {}, 1U, 0U, 0x3bU},
	{instruction_t::move, 1U, 4U, {}, 1U, 0U, 0x3bU},
	{instruction_t::move, 1U, 5U, {}, 1U, 0U, 0x3bU},
	{instruction_t::move, 1U, 6U, {}, 1U, 0U, 0x3bU},
	{instruction_t::move, 1U, 7U, {}, 1U, 0U, 0x3bU},
	{instruction_t::move, 1U, 0U, {}, 1U, 0U, 0x3cU},
	{instruction_t::move, 1U, 1U, {}, 1U, 0U, 0x3cU},
	{instruction_t::move, 1U, 2U, {}, 1U, 0U, 0x3cU},
	{instruction_t::move, 1U, 3U, {}, 1U, 0U, 0x3cU},
	{instruction_t::move, 1U, 4U, {}, 1U, 0U, 0x3cU},
	{instruction_t::move, 1U, 5U, {}, 1U, 0U, 0x3cU},
	{instruction_t::move, 1U, 6U, {}, 1U, 0U, 0x3cU},
	{instruction_t::move, 1U, 7U, {}, 1U, 0U, 0x3cU},
	{instruction_t::move, 1U, 0U, {}, 1U, 0U, 0x3dU},
	{instruction_t::move, 1U, 1U, {}, 1U, 0U, 0x3dU},
	{instruction_t::move, 1U, 2U, {}, 1U, 0U, 0x3dU},
	{instruction_t::move, 1U, 3U, {}, 1U, 0U, 0x3dU},
	{instruction_t::move, 1U, 4U, {}, 1U, 0U, 0x3dU},
	{instruction_t::move, 1U, 5U, {}, 1U, 0U, 0x3dU},
	{instruction_t::move, 1U, 6U, {}, 1U, 0U, 0x3dU},
	{instruction_t::move, 1U, 7U, {}, 1U, 0U, 0x3dU},
	{instruction_t::move, 1U, 0U, {}, 1U, 0U, 0x3eU},
	{instruction_t::move, 1U, 1U, {}, 1U, 0U, 0x3eU},
	{instruction_t::move, 1U, 2U, {}, 1U, 0U, 0x3eU},
	{instruction_t::move, 1U, 3U, {}, 1U, 0U, 0x3eU},
	{instruction_t::move, 1U, 4U, {}, 1U, 0U, 0x3eU},
	{instruction_t::move, 1U, 5U, {}, 1U, 0U, 0x3eU},
	{instruction_t::move, 1U, 6U, {}, 1U, 0U, 0x3eU},
	{instruction_t::move, 1U, 7U, {}, 1U, 0U, 0x3eU},
	{instruction_t::move, 1U, 0U, {}, 1U, 0U, 0x3fU},
	{instruction_t::move, 1U, 1U, {}, 1U, 0U, 0x3fU},
	{instruction_t::move, 1U, 2U, {}, 1U, 0U, 0x3fU},
	{instruction_t::move, 1U, 3U, {}, 1U, 0U, 0x3fU},
	{instruction_t::move, 1U, 4U, {}, 1U, 0U, 0x3fU},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 2U, 0U, {}, 1U, 0U, 0x00U},
	{instruction_t::move, 2U, 1U, {}, 1U, 0U, 0x00U},
	{instruction_t::move, 2U, 2U, {}, 1U, 0U, 0x00U},
	{instruction_t::move, 2U, 3U, {}, 1U, 0U, 0x00U},
	{instruction_t::move, 2U, 4U, {}, 1U, 0U, 0x00U},
	{instruction_t::move, 2U, 5U, {}, 1U, 0U, 0x00U},
	{instruction_t::move, 2U, 6U, {}, 1U, 0U, 0x00U},
	{instruction_t::move, 2U, 7U, {}, 1U, 0U, 0x00U},
	{instruction_t::move, 2U, 0U, {}, 1U, 0U, 0x01U},
	{instruction_t::move, 2U, 1U, {}, 1U, 0U, 0x01U},
	{instruction_t::move, 2U, 2U, {}, 1U, 0U, 0x01U},
	{instruction_t::move, 2U, 3U, {}, 1U, 0U, 0x01U},
	{instruction_t::move, 2U, 4U, {}, 1U, 0U, 0x01U},
	{instruction_t::move, 2U, 5U, {}, 1U, 0U, 0x01U},
	{instruction_t::move, 2U, 6U, {}, 1U, 0U, 0x01U},
	{instruction_t::move, 2U, 7U, {}, 1U, 0U, 0x01U},
	{instruction_t::move, 2U, 0U, {}, 1U, 0U, 0x02U},
	{instruction_t::move, 2U, 1U, {}, 1U, 0U, 0x02U},
	{instruction_t::move, 2U, 2U, {}, 1U, 0U, 0x02U},
	{instruction_t::move, 2U, 3U, {}, 1U, 0U, 0x02U},
	{instruction_t::move, 2U, 4U, {}, 1U, 0U, 0x02U},
	{instruction_t::move, 2U, 5U, {}, 1U, 0U, 0x02U},
	{instruction_t::move, 2U, 6U, {}, 1U, 0U, 0x02U},
	{instruction_t::move, 2U, 7U, {}, 1U, 0U, 0x02U},
	{instruction_t::move, 2U, 0U, {}, 1U, 0U, 0x03U},
	{instruction_t::move, 2U, 1U, {}, 1U, 0U, 0x03U},
	{instruction_t::move, 2U, 2U, {}, 1U, 0U, 0x03U},
	{instruction_t::move, 2U, 3U, {}, 1U, 0U, 0x03U},
	{instruction_t::move, 2U, 4U, {}, 1U, 0U, 0x03U},
	{instruction_t::move, 2U, 5U, {}, 1U, 0U, 0x03U},
	{instruction_t::move, 2U, 6U, {}, 1U, 0U, 0x03U},
	{instruction_t::move, 2U, 7U, {}, 1U, 0U, 0x03U},
	{instruction_t::move, 2U, 0U, {}, 1U, 0U, 0x04U},
	{instruction_t::move, 2U, 1U, {}, 1U, 0U, 0x04U},
	{instruction_t::move, 2U, 2U, {}, 1U, 0U, 0x04U},
	{instruction_t::move, 2U, 3U, {}, 1U, 0U, 0x04U},
	{instruction_t::move, 2U, 4U, {}, 1U, 0U, 0x04U},
	{instruction_t::move, 2U, 5U, {}, 1U, 0U, 0x04U},
	{instruction_t::move, 2U, 6U, {}, 1U, 0U, 0x04U},
	{instruction_t::move, 2U, 7U, {}, 1U, 0U, 0x04U},
	{instruction_t::move, 2U, 0U, {}, 1U, 0U, 0x05U},
	{instruction_t::move, 2U, 1U, {}, 1U, 0U, 0x05U},
	{instruction_t::move, 2U, 2U, {}, 1U, 0U, 0x05U},
	{instruction_t::move, 2U, 3U, {}, 1U, 0U, 0x05U},
	{instruction_t::move, 2U, 4U, {}, 1U, 0U, 0x05U},
	{instruction_t::move, 2U, 5U, {}, 1U, 0U, 0x05U},
	{instruction_t::move, 2U, 6U, {}, 1U, 0U, 0x05U},
	{instruction_t::move, 2U, 7U, {}, 1U, 0U, 0x05U},
	{instruction_t::move, 2U, 0U, {}, 1U, 0U, 0x06U},
	{instruction_t::move, 2U, 1U, {}, 1U, 0U, 0x06U},
	{instruction_t::move, 2U, 2U, {}, 1U, 0U, 0x06U},
	{instruction_t::move, 2U, 3U, {}, 1U, 0U, 0x06U},
	{instruction_t::move, 2U, 4U, {}, 1U, 0U, 0x06U},
	{instruction_t::move, 2U, 5U, {}, 1U, 0U, 0x06U},
	{instruction_t::move, 2U, 6U, {}, 1U, 0U, 0x06U},
	{instruction_t::move, 2U, 7U, {}, 1U, 0U, 0x06U},
	{instruction_t::move, 2U, 0U, {}, 1U, 0U, 0x07U},
	{instruction_t::move, 2U, 1U, {}, 1U, 0U, 0x07U},
	{instruction_t::move, 2U, 2U, {}, 1U, 0U, 0x07U},
	{instruction_t::move, 2U, 3U, {}, 1U, 0U, 0x07U},
	{instruction_t::move, 2U, 4U, {}, 1U, 0U, 0x07U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 2U, 0U, {}, 1U, 0U, 0x10U},
	{instruction_t::move, 2U, 1U, {}, 1U, 0U, 0x10U},
	{instruction_t::move, 2U, 2U, {}, 1U, 0U, 0x10U},
	{instruction_t::move, 2U, 3U, {}, 1U, 0U, 0x10U},
	{instruction_t::move, 2U, 4U, {}, 1U, 0U, 0x10U},
	{instruction_t::move, 2U, 5U, {}, 1U, 0U, 0x10U},
	{instruction_t::move, 2U, 6U, {}, 1U, 0U, 0x10U},
	{instruction_t::move, 2U, 7U, {}, 1U, 0U, 0x10U},
	{instruction_t::move, 2U, 0U, {}, 1U, 0U, 0x11U},
	{instruction_t::move, 2U, 1U, {}, 1U, 0U, 0x11U},
	{instruction_t::move, 2U, 2U, {}, 1U, 0U, 0x11U},
	{instruction_t::move, 2U, 3U, {}, 1U, 0U, 0x11U},
	{instruction_t::move, 2U, 4U, {}, 1U, 0U, 0x11U},
	{instruction_t::move, 2U, 5U, {}, 1U, 0U, 0x11U},
	{instruction_t::move, 2U, 6U, {}, 1U, 0U, 0x11U},
	{instruction_t::move, 2U, 7U, {}, 1U, 0U, 0x11U},
	{instruction_t::move, 2U, 0U, {}, 1U, 0U, 0x12U},
	{instruction_t::move, 2U, 1U, {}, 1U, 0U, 0x12U},
	{instruction_t::move, 2U, 2U, {}, 1U, 0U, 0x12U},
	{instruction_t::move, 2U, 3U, {}, 1U, 0U, 0x12U},
	{instruction_t::move, 2U, 4U, {}, 1U, 0U, 0x12U},
	{instruction_t::move, 2U, 5U, {}, 1U, 0U, 0x12U},
	{instruction_t::move, 2U, 6U, {}, 1U, 0U, 0x12U},
	{instruction_t::move, 2U, 7U, {}, 1U, 0U, 0x12U},
	{instruction_t::move, 2U, 0U, {}, 1U, 0U, 0x13U},
	{instruction_t::move, 2U, 1U, {}, 1U, 0U, 0x13U},
	{instruction_t::move, 2U, 2U, {}, 1U, 0U, 0x13U},
	{instruction_t::move, 2U, 3U, {}, 1U, 0U, 0x13U},
	{instruction_t::move, 2U, 4U, {}, 1U, 0U, 0x13U},
	{instruction_t::move, 2U, 5U, {}, 1U, 0U, 0x13U},
	{instruction_t::move, 2U, 6U, {}, 1U, 0U, 0x13U},
	{instruction_t::move, 2U, 7U, {}, 1U, 0U, 0x13U},
	{instruction_t::move, 2U, 0U, {}, 1U, 0U, 0x14U},
	{instruction_t::move, 2U, 1U, {}, 1U, 0U, 0x14U},
	{instruction_t::move, 2U, 2U, {}, 1U, 0U, 0x14U},
	{instruction_t::move, 2U, 3U, {}, 1U, 0U, 0x14U},
	{instruction_t::move, 2U, 4U, {}, 1U, 0U, 0x14U},
	{instruction_t::move, 2U, 5U, {}, 1U, 0U, 0x14U},
	{instruction_t::move, 2U, 6U, {}, 1U, 0U, 0x14U},
	{instruction_t::move, 2U, 7U, {}, 1U, 0U, 0x14U},
	{instruction_t::move, 2U, 0U, {}, 1U, 0U, 0x15U},
	{instruction_t::move, 2U, 1U, {}, 1U, 0U, 0x15U},
	{instruction_t::move, 2U, 2U, {}, 1U, 0U, 0x15U},
	{instruction_t::move, 2U, 3U, {}, 1U, 0U, 0x15U},
	{instruction_t::move, 2U, 4U, {}, 1U, 0U, 0x15U},
	{instruction_t::move, 2U, 5U, {}, 1U, 0U, 0x15U},
	{instruction_t::move, 2U, 6U, {}, 1U, 0U, 0x15U},
	{instruction_t::move, 2U, 7U, {}, 1U, 0U, 0x15U},
	{instruction_t::move, 2U, 0U, {}, 1U, 0U, 0x16U},
	{instruction_t::move, 2U, 1U, {}, 1U, 0U, 0x16U},
	{instruction_t::move, 2U, 2U, {}, 1U, 0U, 0x16U},
	{instruction_t::move, 2U, 3U, {}, 1U, 0U, 0x16U},
	{instruction_t::move, 2U, 4U, {}, 1U, 0U, 0x16U},
	{instruction_t::move, 2U, 5U, {}, 1U, 0U, 0x16U},
	{instruction_t::move, 2U, 6U, {}, 1U, 0U, 0x16U},
	{instruction_t::move, 2U, 7U, {}, 1U, 0U, 0x16U},
	{instruction_t::move, 2U, 0U, {}, 1U, 0U, 0x17U},
	{instruction_t::move, 2U, 1U, {}, 1U, 0U, 0x17U},
	{instruction_t::move, 2U, 2U, {}, 1U, 0U, 0x17U},
	{instruction_t::move, 2U, 3U, {}, 1U, 0U, 0x17U},
	{instruction_t::move, 2U, 4U, {}, 1U, 0U, 0x17U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 2U, 0U, {}, 1U, 0U, 0x18U},
	{instruction_t::move, 2U, 1U, {}, 1U, 0U, 0x18U},
	{instruction_t::move, 2U, 2U, {}, 1U, 0U, 0x18U},
	{instruction_t::move, 2U, 3U, {}, 1U, 0U, 0x18U},
	{instruction_t::move, 2U, 4U, {}, 1U, 0U, 0x18U},
	{instruction_t::move, 2U, 5U, {}, 1U, 0U, 0x18U},
	{instruction_t::move, 2U, 6U, {}, 1U, 0U, 0x18U},
	{instruction_t::move, 2U, 7U, {}, 1U, 0U, 0x18U},
	{instruction_t::move, 2U, 0U, {}, 1U, 0U, 0x19U},
	{instruction_t::move, 2U, 1U, {}, 1U, 0U, 0x19U},
	{instruction_t::move, 2U, 2U, {}, 1U, 0U, 0x19U},
	{instruction_t::move, 2U, 3U, {}, 1U, 0U, 0x19U},
	{instruction_t::move, 2U, 4U, {}, 1U, 0U, 0x19U},
	{instruction_t::move, 2U, 5U, {}, 1U, 0U, 0x19U},
	{instruction_t::move, 2U, 6U, {}, 1U, 0U, 0x19U},
	{instruction_t::move, 2U, 7U, {}, 1U, 0U, 0x19U},
	{instruction_t::move, 2U, 0U, {}, 1U, 0U, 0x1aU},
	{instruction_t::move, 2U, 1U, {}, 1U, 0U, 0x1aU},
	{instruction_t::move, 2U, 2U, {}, 1U, 0U, 0x1aU},
	{instruction_t::move, 2U, 3U, {}, 1U, 0U, 0x1aU},
	{instruction_t::move, 2U, 4U, {}, 1U, 0U, 0x1aU},
	{instruction_t::move, 2U, 5U, {}, 1U, 0U, 0x1aU},
	{instruction_t::move, 2U, 6U, {}, 1U, 0U, 0x1aU},
	{instruction_t::move, 2U, 7U, {}, 1U, 0U, 0x1aU},
	{instruction_t::move, 2U, 0U, {}, 1U, 0U, 0x1bU},
	{instruction_t::move, 2U, 1U, {}, 1U, 0U, 0x1bU},
	{instruction_t::move, 2U, 2U, {}, 1U, 0U, 0x1bU},
	{instruction_t::move, 2U, 3U, {}, 1U, 0U, 0x1bU},
	{instruction_t::move, 2U, 4U, {}, 1U, 0U, 0x1bU},
	{instruction_t::move, 2U, 5U, {}, 1U, 0U, 0x1bU},
	{instruction_t::move, 2U, 6U, {}, 1U, 0U, 0x1bU},
	{instruction_t::move, 2U, 7U, {}, 1U, 0U, 0x1bU},
	{instruction_t::move, 2U, 0U, {}, 1U, 0U, 0x1cU},
	{instruction_t::move, 2U, 1U, {}, 1U, 0U, 0x1cU},
	{instruction_t::move, 2U, 2U, {}, 1U, 0U, 0x1cU},
	{instruction_t::move, 2U, 3U, {}, 1U, 0U, 0x1cU},
	{instruction_t::move, 2U, 4U, {}, 1U, 0U, 0x1cU},
	{instruction_t::move, 2U, 5U, {}, 1U, 0U, 0x1cU},
	{instruction_t::move, 2U, 6U, {}, 1U, 0U, 0x1cU},
	{instruction_t::move, 2U, 7U, {}, 1U, 0U, 0x1cU},
	{instruction_t::move, 2U, 0U, {}, 1U, 0U, 0x1dU},
	{instruction_t::move, 2U, 1U, {}, 1U, 0U, 0x1dU},
	{instruction_t::move, 2U, 2U, {}, 1U, 0U, 0x1dU},
	{instruction_t::move, 2U, 3U, {}, 1U, 0U, 0x1dU},
	{instruction_t::move, 2U, 4U, {}, 1U, 0U, 0x1dU},
	{instruction_t::move, 2U, 5U, {}, 1U, 0U, 0x1dU},
	{instruction_t::move, 2U, 6U, {}, 1U, 0U, 0x1dU},
	{instruction_t::move, 2U, 7U, {}, 1U, 0U, 0x1dU},
	{instruction_t::move, 2U, 0U, {}, 1U, 0U, 0x1eU},
	{instruction_t::move, 2U, 1U, {}, 1U, 0U, 0x1eU},
	{instruction_t::move, 2U, 2U, {}, 1U, 0U, 0x1eU},
	{instruction_t::move, 2U, 3U, {}, 1U, 0U, 0x1eU},
	{instruction_t::move, 2U, 4U, {}, 1U, 0U, 0x1eU},
	{instruction_t::move, 2U, 5U, {}, 1U, 0U, 0x1eU},
	{instruction_t::move, 2U, 6U, {}, 1U, 0U, 0x1eU},
	{instruction_t::move, 2U, 7U, {}, 1U, 0U, 0x1eU},
	{instruction_t::move, 2U, 0U, {}, 1U, 0U, 0x1fU},
	{instruction_t::move, 2U, 1U, {}, 1U, 0U, 0x1fU},
	{instruction_t::move, 2U, 2U, {}, 1U, 0U, 0x1fU},
	{instruction_t::move, 2U, 3U, {}, 1U, 0U, 0x1fU},
	{instruction_t::move, 2U, 4U, {}, 1U, 0U, 0x1fU},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 2U, 0U, {}, 1U, 0U, 0x20U},
	{instruction_t::move, 2U, 1U, {}, 1U, 0U, 0x20U},
	{instruction_t::move, 2U, 2U, {}, 1U, 0U, 0x20U},
	{instruction_t::move, 2U, 3U, {}, 1U, 0U, 0x20U},
	{instruction_t::move, 2U, 4U, {}, 1U, 0U, 0x20U},
	{instruction_t::move, 2U, 5U, {}, 1U, 0U, 0x20U},
	{instruction_t::move, 2U, 6U, {}, 1U, 0U, 0x20U},
	{instruction_t::move, 2U, 7U, {}, 1U, 0U, 0x20U},
	{instruction_t::move, 2U, 0U, {}, 1U, 0U, 0x21U},
	{instruction_t::move, 2U, 1U, {}, 1U, 0U, 0x21U},
	{instruction_t::move, 2U, 2U, {}, 1U, 0U, 0x21U},
	{instruction_t::move, 2U, 3U, {}, 1U, 0U, 0x21U},
	{instruction_t::move, 2U, 4U, {}, 1U, 0U, 0x21U},
	{instruction_t::move, 2U, 5U, {}, 1U, 0U, 0x21U},
	{instruction_t::move, 2U, 6U, {}, 1U, 0U, 0x21U},
	{instruction_t::move, 2U, 7U, {}, 1U, 0U, 0x21U},
	{instruction_t::move, 2U, 0U, {}, 1U, 0U, 0x22U},
	{instruction_t::move, 2U, 1U, {}, 1U, 0U, 0x22U},
	{instruction_t::move, 2U, 2U, {}, 1U, 0U, 0x22U},
	{instruction_t::move, 2U, 3U, {}, 1U, 0U, 0x22U},
	{instruction_t::move, 2U, 4U, {}, 1U, 0U, 0x22U},
	{instruction_t::move, 2U, 5U, {}, 1U, 0U, 0x22U},
	{instruction_t::move, 2U, 6U, {}, 1U, 0U, 0x22U},
	{instruction_t::move, 2U, 7U, {}, 1U, 0U, 0x22U},
	{instruction_t::move, 2U, 0U, {}, 1U, 0U, 0x23U},
	{instruction_t::move, 2U, 1U, {}, 1U, 0U, 0x23U},
	{instruction_t::move, 2U, 2U, {}, 1U, 0U, 0x23U},
	{instruction_t::move, 2U, 3U, {}, 1U, 0U, 0x23U},
	{instruction_t::move, 2U, 4U, {}, 1U, 0U, 0x23U},
	{instruction_t::move, 2U, 5U, {}, 1U, 0U, 0x23U},
	{instruction_t::move, 2U, 6U, {}, 1U, 0U, 0x23U},
	{instruction_t::move, 2U, 7U, {}, 1U, 0U, 0x23U},
	{instruction_t::move, 2U, 0U, {}, 1U, 0U, 0x24U},
	{instruction_t::move, 2U, 1U, {}, 1U, 0U, 0x24U},
	{instruction_t::move, 2U, 2U, {}, 1U, 0U, 0x24U},
	{instruction_t::move, 2U, 3U, {}, 1U, 0U, 0x24U},
	{instruction_t::move, 2U, 4U, {}, 1U, 0U, 0x24U},
	{instruction_t::move, 2U, 5U, {}, 1U, 0U, 0x24U},
	{instruction_t::move, 2U, 6U, {}, 1U, 0U, 0x24U},
	{instruction_t::move, 2U, 7U, {}, 1U, 0U, 0x24U},
	{instruction_t::move, 2U, 0U, {}, 1U, 0U, 0x25U},
	{instruction_t::move, 2U, 1U, {}, 1U, 0U, 0x25U},
	{instruction_t::move, 2U, 2U, {}, 1U, 0U, 0x25U},
	{instruction_t::move, 2U, 3U, {}, 1U, 0U, 0x25U},
	{instruction_t::move, 2U, 4U, {}, 1U, 0U, 0x25U},
	{instruction_t::move, 2U, 5U, {}, 1U, 0U, 0x25U},
	{instruction_t::move, 2U, 6U, {}, 1U, 0U, 0x25U},
	{instruction_t::move, 2U, 7U, {}, 1U, 0U, 0x25U},
	{instruction_t::move, 2U, 0U, {}, 1U, 0U, 0x26U},
	{instruction_t::move, 2U, 1U, {}, 1U, 0U, 0x26U},
	{instruction_t::move, 2U, 2U, {}, 1U, 0U, 0x26U},
	{instruction_t::move, 2U, 3U, {}, 1U, 0U, 0x26U},
	{instruction_t::move, 2U, 4U, {}, 1U, 0U, 0x26U},
	{instruction_t::move, 2U, 5U, {}, 1U, 0U, 0x26U},
	{instruction_t::move, 2U, 6U, {}, 1U, 0U, 0x26U},
	{instruction_t::move, 2U, 7U, {}, 1U, 0U, 0x26U},
	{instruction_t::move, 2U, 0U, {}, 1U, 0U, 0x27U},
	{instruction_t::move, 2U, 1U, {}, 1U, 0U, 0x27U},
	{instruction_t::move, 2U, 2U, {}, 1U, 0U, 0x27U},
	{instruction_t::move, 2U, 3U, {}, 1U, 0U, 0x27U},
	{instruction_t::move, 2U, 4U, {}, 1U, 0U, 0x27U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 2U, 0U, {}, 1U, 0U, 0x28U},
	{instruction_t::move, 2U, 1U, {}, 1U, 0U, 0x28U},
	{instruction_t::move, 2U, 2U, {}, 1U, 0U, 0x28U},
	{instruction_t::move, 2U, 3U, {}, 1U, 0U, 0x28U},
	{instruction_t::move, 2U, 4U, {}, 1U, 0U, 0x28U},
	{instruction_t::move, 2U, 5U, {}, 1U, 0U, 0x28U},
	{instruction_t::move, 2U, 6U, {}, 1U, 0U, 0x28U},
	{instruction_t::move, 2U, 7U, {}, 1U, 0U, 0x28U},
	{instruction_t::move, 2U, 0U, {}, 1U, 0U, 0x29U},
	{instruction_t::move, 2U, 1U, {}, 1U, 0U, 0x29U},
	{instruction_t::move, 2U, 2U, {}, 1U, 0U, 0x29U},
	{instruction_t::move, 2U, 3U, {}, 1U, 0U, 0x29U},
	{instruction_t::move, 2U, 4U, {}, 1U, 0U, 0x29U},
	{instruction_t::move, 2U, 5U, {}, 1U, 0U, 0x29U},
	{instruction_t::move, 2U, 6U, {}, 1U, 0U, 0x29U},
	{instruction_t::move, 2U, 7U, {}, 1U, 0U, 0x29U},
	{instruction_t::move, 2U, 0U, {}, 1U, 0U, 0x2aU},
	{instruction_t::move, 2U, 1U, {}, 1U, 0U, 0x2aU},
	{instruction_t::move, 2U, 2U, {}, 1U, 0U, 0x2aU},
	{instruction_t::move, 2U, 3U, {}, 1U, 0U, 0x2aU},
	{instruction_t::move, 2U, 4U, {}, 1U, 0U, 0x2aU},
	{instruction_t::move, 2U, 5U, {}, 1U, 0U, 0x2aU},
	{instruction_t::move, 2U, 6U, {}, 1U, 0U, 0x2aU},
	{instruction_t::move, 2U, 7U, {}, 1U, 0U, 0x2aU},
	{instruction_t::move, 2U, 0U, {}, 1U, 0U, 0x2bU},
	{instruction_t::move, 2U, 1U, {}, 1U, 0U, 0x2bU},
	{instruction_t::move, 2U, 2U, {}, 1U, 0U, 0x2bU},
	{instruction_t::move, 2U, 3U, {}, 1U, 0U, 0x2bU},
	{instruction_t::move, 2U, 4U, {}, 1U, 0U, 0x2bU},
	{instruction_t::move, 2U, 5U, {}, 1U, 0U, 0x2bU},
	{instruction_t::move, 2U, 6U, {}, 1U, 0U, 0x2bU},
	{instruction_t::move, 2U, 7U, {}, 1U, 0U, 0x2bU},
	{instruction_t::move, 2U, 0U, {}, 1U, 0U, 0x2cU},
	{instruction_t::move, 2U, 1U, {}, 1U, 0U, 0x2cU},
	{instruction_t::move, 2U, 2U, {}, 1U, 0U, 0x2cU},
	{instruction_t::move, 2U, 3U, {}, 1U, 0U, 0x2cU},
	{instruction_t::move, 2U, 4U, {}, 1U, 0U, 0x2cU},
	{instruction_t::move, 2U, 5U, {}, 1U, 0U, 0x2cU},
	{instruction_t::move, 2U, 6U, {}, 1U, 0U, 0x2cU},
	{instruction_t::move, 2U, 7U, {}, 1U, 0U, 0x2cU},
	{instruction_t::move, 2U, 0U, {}, 1U, 0U, 0x2dU},
	{instruction_t::move, 2U, 1U, {}, 1U, 0U, 0x2dU},
	{instruction_t::move, 2U, 2U, {}, 1U, 0U, 0x2dU},
	{instruction_t::move, 2U, 3U, {}, 1U, 0U, 0x2dU},
	{instruction_t::move, 2U, 4U, {}, 1U, 0U, 0x2dU},
	{instruction_t::move, 2U, 5U, {}, 1U, 0U, 0x2dU},
	{instruction_t::move, 2U, 6U, {}, 1U, 0U, 0x2dU},
	{instruction_t::move, 2U, 7U, {}, 1U, 0U, 0x2dU},
	{instruction_t::move, 2U, 0U, {}, 1U, 0U, 0x2eU},
	{instruction_t::move, 2U, 1U, {}, 1U, 0U, 0x2eU},
	{instruction_t::move, 2U, 2U, {}, 1U, 0U, 0x2eU},
	{instruction_t::move, 2U, 3U, {}, 1U, 0U, 0x2eU},
	{instruction_t::move, 2U, 4U, {}, 1U, 0U, 0x2eU},
	{instruction_t::move, 2U, 5U, {}, 1U, 0U, 0x2eU},
	{instruction_t::move, 2U, 6U, {}, 1U, 0U, 0x2eU},
	{instruction_t::move, 2U, 7U, {}, 1U, 0U, 0x2eU},
	{instruction_t::move, 2U, 0U, {}, 1U, 0U, 0x2fU},
	{instruction_t::move, 2U, 1U, {}, 1U, 0U, 0x2fU},
	{instruction_t::move, 2U, 2U, {}, 1U, 0U, 0x2fU},
	{instruction_t::move, 2U, 3U, {}, 1U, 0U, 0x2fU},
	{instruction_t::move, 2U, 4U, {}, 1U, 0U, 0x2fU},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 2U, 0U, {}, 1U, 0U, 0x30U},
	{instruction_t::move, 2U, 1U, {}, 1U, 0U, 0x30U},
	{instruction_t::move, 2U, 2U, {}, 1U, 0U, 0x30U},
	{instruction_t::move, 2U, 3U, {}, 1U, 0U, 0x30U},
	{instruction_t::move, 2U, 4U, {}, 1U, 0U, 0x30U},
	{instruction_t::move, 2U, 5U, {}, 1U, 0U, 0x30U},
	{instruction_t::move, 2U, 6U, {}, 1U, 0U, 0x30U},
	{instruction_t::move, 2U, 7U, {}, 1U, 0U, 0x30U},
	{instruction_t::move, 2U, 0U, {}, 1U, 0U, 0x31U},
	{instruction_t::move, 2U, 1U, {}, 1U, 0U, 0x31U},
	{instruction_t::move, 2U, 2U, {}, 1U, 0U, 0x31U},
	{instruction_t::move, 2U, 3U, {}, 1U, 0U, 0x31U},
	{instruction_t::move, 2U, 4U, {}, 1U, 0U, 0x31U},
	{instruction_t::move, 2U, 5U, {}, 1U, 0U, 0x31U},
	{instruction_t::move, 2U, 6U, {}, 1U, 0U, 0x31U},
	{instruction_t::move, 2U, 7U, {}, 1U, 0U, 0x31U},
	{instruction_t::move, 2U, 0U, {}, 1U, 0U, 0x32U},
	{instruction_t::move, 2U, 1U, {}, 1U, 0U, 0x32U},
	{instruction_t::move, 2U, 2U, {}, 1U, 0U, 0x32U},
	{instruction_t::move, 2U, 3U, {}, 1U, 0U, 0x32U},
	{instruction_t::move, 2U, 4U, {}, 1U, 0U, 0x32U},
	{instruction_t::move, 2U, 5U, {}, 1U, 0U, 0x32U},
	{instruction_t::move, 2U, 6U, {}, 1U, 0U, 0x32U},
	{instruction_t::move, 2U, 7U, {}, 1U, 0U, 0x32U},
	{instruction_t::move, 2U, 0U, {}, 1U, 0U, 0x33U},
	{instruction_t::move, 2U, 1U, {}, 1U, 0U, 0x33U},
	{instruction_t::move, 2U, 2U, {}, 1U, 0U, 0x33U},
	{instruction_t::move, 2U, 3U, {}, 1U, 0U, 0x33U},
	{instruction_t::move, 2U, 4U, {}, 1U, 0U, 0x33U},
	{instruction_t::move, 2U, 5U, {}, 1U, 0U, 0x33U},
	{instruction_t::move, 2U, 6U, {}, 1U, 0U, 0x33U},
	{instruction_t::move, 2U, 7U, {}, 1U, 0U, 0x33U},
	{instruction_t::move, 2U, 0U, {}, 1U, 0U, 0x34U},
	{instruction_t::move, 2U, 1U, {}, 1U, 0U, 0x34U},
	{instruction_t::move, 2U, 2U, {}, 1U, 0U, 0x34U},
	{instruction_t::move, 2U, 3U, {}, 1U, 0U, 0x34U},
	{instruction_t::move, 2U, 4U, {}, 1U, 0U, 0x34U},
	{instruction_t::move, 2U, 5U, {}, 1U, 0U, 0x34U},
	{instruction_t::move, 2U, 6U, {}, 1U, 0U, 0x34U},
	{instruction_t::move, 2U, 7U, {}, 1U, 0U, 0x34U},
	{instruction_t::move, 2U, 0U, {}, 1U, 0U, 0x35U},
	{instruction_t::move, 2U, 1U, {}, 1U, 0U, 0x35U},
	{instruction_t::move, 2U, 2U, {}, 1U, 0U, 0x35U},
	{instruction_t::move, 2U, 3U, {}, 1U, 0U, 0x35U},
	{instruction_t::move, 2U, 4U, {}, 1U, 0U, 0x35U},
	{instruction_t::move, 2U, 5U, {}, 1U, 0U, 0x35U},
	{instruction_t::move, 2U, 6U, {}, 1U, 0U, 0x35U},
	{instruction_t::move, 2U, 7U, {}, 1U, 0U, 0x35U},
	{instruction_t::move, 2U, 0U, {}, 1U, 0U, 0x36U},
	{instruction_t::move, 2U, 1U, {}, 1U, 0U, 0x36U},
	{instruction_t::move, 2U, 2U, {}, 1U, 0U, 0x36U},
	{instruction_t::move, 2U, 3U, {}, 1U, 0U, 0x36U},
	{instruction_t::move, 2U, 4U, {}, 1U, 0U, 0x36U},
	{instruction_t::move, 2U, 5U, {}, 1U, 0U, 0x36U},
	{instruction_t::move, 2U, 6U, {}, 1U, 0U, 0x36U},
	{instruction_t::move, 2U, 7U, {}, 1U, 0U, 0x36U},
	{instruction_t::move, 2U, 0U, {}, 1U, 0U, 0x37U},
	{instruction_t::move, 2U, 1U, {}, 1U, 0U, 0x37U},
	{instruction_t::move, 2U, 2U, {}, 1U, 0U, 0x37U},
	{instruction_t::move, 2U, 3U, {}, 1U, 0U, 0x37U},
	{instruction_t::move, 2U, 4U, {}, 1U, 0U, 0x37U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 3U, 0U, {}, 1U, 0U, 0x00U},
	{instruction_t::move, 3U, 1U, {}, 1U, 0U, 0x00U},
	{instruction_t::move, 3U, 2U, {}, 1U, 0U, 0x00U},
	{instruction_t::move, 3U, 3U, {}, 1U, 0U, 0x00U},
	{instruction_t::move, 3U, 4U, {}, 1U, 0U, 0x00U},
	{instruction_t::move, 3U, 5U, {}, 1U, 0U, 0x00U},
	{instruction_t::move, 3U, 6U, {}, 1U, 0U, 0x00U},
	{instruction_t::move, 3U, 7U, {}, 1U, 0U, 0x00U},
	{instruction_t::move, 3U, 0U, {}, 1U, 0U, 0x01U},
	{instruction_t::move, 3U, 1U, {}, 1U, 0U, 0x01U},
	{instruction_t::move, 3U, 2U, {}, 1U, 0U, 0x01U},
	{instruction_t::move, 3U, 3U, {}, 1U, 0U, 0x01U},
	{instruction_t::move, 3U, 4U, {}, 1U, 0U, 0x01U},
	{instruction_t::move, 3U, 5U, {}, 1U, 0U, 0x01U},
	{instruction_t::move, 3U, 6U, {}, 1U, 0U, 0x01U},
	{instruction_t::move, 3U, 7U, {}, 1U, 0U, 0x01U},
	{instruction_t::move, 3U, 0U, {}, 1U, 0U, 0x02U},
	{instruction_t::move, 3U, 1U, {}, 1U, 0U, 0x02U},
	{instruction_t::move, 3U, 2U, {}, 1U, 0U, 0x02U},
	{instruction_t::move, 3U, 3U, {}, 1U, 0U, 0x02U},
	{instruction_t::move, 3U, 4U, {}, 1U, 0U, 0x02U},
	{instruction_t::move, 3U, 5U, {}, 1U, 0U, 0x02U},
	{instruction_t::move, 3U, 6U, {}, 1U, 0U, 0x02U},
	{instruction_t::move, 3U, 7U, {}, 1U, 0U, 0x02U},
	{instruction_t::move, 3U, 0U, {}, 1U, 0U, 0x03U},
	{instruction_t::move, 3U, 1U, {}, 1U, 0U, 0x03U},
	{instruction_t::move, 3U, 2U, {}, 1U, 0U, 0x03U},
	{instruction_t::move, 3U, 3U, {}, 1U, 0U, 0x03U},
	{instruction_t::move, 3U, 4U, {}, 1U, 0U, 0x03U},
	{instruction_t::move, 3U, 5U, {}, 1U, 0U, 0x03U},
	{instruction_t::move, 3U, 6U, {}, 1U, 0U, 0x03U},
	{instruction_t::move, 3U, 7U, {}, 1U, 0U, 0x03U},
	{instruction_t::move, 3U, 0U, {}, 1U, 0U, 0x04U},
	{instruction_t::move, 3U, 1U, {}, 1U, 0U, 0x04U},
	{instruction_t::move, 3U, 2U, {}, 1U, 0U, 0x04U},
	{instruction_t::move, 3U, 3U, {}, 1U, 0U, 0x04U},
	{instruction_t::move, 3U, 4U, {}, 1U, 0U, 0x04U},
	{instruction_t::move, 3U, 5U, {}, 1U, 0U, 0x04U},
	{instruction_t::move, 3U, 6U, {}, 1U, 0U, 0x04U},
	{instruction_t::move, 3U, 7U, {}, 1U, 0U, 0x04U},
	{instruction_t::move, 3U, 0U, {}, 1U, 0U, 0x05U},
	{instruction_t::move, 3U, 1U, {}, 1U, 0U, 0x05U},
	{instruction_t::move, 3U, 2U, {}, 1U, 0U, 0x05U},
	{instruction_t::move, 3U, 3U, {}, 1U, 0U, 0x05U},
	{instruction_t::move, 3U, 4U, {}, 1U, 0U, 0x05U},
	{instruction_t::move, 3U, 5U, {}, 1U, 0U, 0x05U},
	{instruction_t::move, 3U, 6U, {}, 1U, 0U, 0x05U},
	{instruction_t::move, 3U, 7U, {}, 1U, 0U, 0x05U},
	{instruction_t::move, 3U, 0U, {}, 1U, 0U, 0x06U},
	{instruction_t::move, 3U, 1U, {}, 1U, 0U, 0x06U},
	{instruction_t::move, 3U, 2U, {}, 1U, 0U, 0x06U},
	{instruction_t::move, 3U, 3U, {}, 1U, 0U, 0x06U},
	{instruction_t::move, 3U, 4U, {}, 1U, 0U, 0x06U},
	{instruction_t::move, 3U, 5U, {}, 1U, 0U, 0x06U},
	{instruction_t::move, 3U, 6U, {}, 1U, 0U, 0x06U},
	{instruction_t::move, 3U, 7U, {}, 1U, 0U, 0x06U},
	{instruction_t::move, 3U, 0U, {}, 1U, 0U, 0x07U},
	{instruction_t::move, 3U, 1U, {}, 1U, 0U, 0x07U},
	{instruction_t::move, 3U, 2U, {}, 1U, 0U, 0x07U},
	{instruction_t::move, 3U, 3U, {}, 1U, 0U, 0x07U},
	{instruction_t::move, 3U, 4U, {}, 1U, 0U, 0x07U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 3U, 0U, {}, 1U, 0U, 0x10U},
	{instruction_t::move, 3U, 1U, {}, 1U, 0U, 0x10U},
	{instruction_t::move, 3U, 2U, {}, 1U, 0U, 0x10U},
	{instruction_t::move, 3U, 3U, {}, 1U, 0U, 0x10U},
	{instruction_t::move, 3U, 4U, {}, 1U, 0U, 0x10U},
	{instruction_t::move, 3U, 5U, {}, 1U, 0U, 0x10U},
	{instruction_t::move, 3U, 6U, {}, 1U, 0U, 0x10U},
	{instruction_t::move, 3U, 7U, {}, 1U, 0U, 0x10U},
	{instruction_t::move, 3U, 0U, {}, 1U, 0U, 0x11U},
	{instruction_t::move, 3U, 1U, {}, 1U, 0U, 0x11U},
	{instruction_t::move, 3U, 2U, {}, 1U, 0U, 0x11U},
	{instruction_t::move, 3U, 3U, {}, 1U, 0U, 0x11U},
	{instruction_t::move, 3U, 4U, {}, 1U, 0U, 0x11U},
	{instruction_t::move, 3U, 5U, {}, 1U, 0U, 0x11U},
	{instruction_t::move, 3U, 6U, {}, 1U, 0U, 0x11U},
	{instruction_t::move, 3U, 7U, {}, 1U, 0U, 0x11U},
	{instruction_t::move, 3U, 0U, {}, 1U, 0U, 0x12U},
	{instruction_t::move, 3U, 1U, {}, 1U, 0U, 0x12U},
	{instruction_t::move, 3U, 2U, {}, 1U, 0U, 0x12U},
	{instruction_t::move, 3U, 3U, {}, 1U, 0U, 0x12U},
	{instruction_t::move, 3U, 4U, {}, 1U, 0U, 0x12U},
	{instruction_t::move, 3U, 5U, {}, 1U, 0U, 0x12U},
	{instruction_t::move, 3U, 6U, {}, 1U, 0U, 0x12U},
	{instruction_t::move, 3U, 7U, {}, 1U, 0U, 0x12U},
	{instruction_t::move, 3U, 0U, {}, 1U, 0U, 0x13U},
	{instruction_t::move, 3U, 1U, {}, 1U, 0U, 0x13U},
	{instruction_t::move, 3U, 2U, {}, 1U, 0U, 0x13U},
	{instruction_t::move, 3U, 3U, {}, 1U, 0U, 0x13U},
	{instruction_t::move, 3U, 4U, {}, 1U, 0U, 0x13U},
	{instruction_t::move, 3U, 5U, {}, 1U, 0U, 0x13U},
	{instruction_t::move, 3U, 6U, {}, 1U, 0U, 0x13U},
	{instruction_t::move, 3U, 7U, {}, 1U, 0U, 0x13U},
	{instruction_t::move, 3U, 0U, {}, 1U, 0U, 0x14U},
	{instruction_t::move, 3U, 1U, {}, 1U, 0U, 0x14U},
	{instruction_t::move, 3U, 2U, {}, 1U, 0U, 0x14U},
	{instruction_t::move, 3U, 3U, {}, 1U, 0U, 0x14U},
	{instruction_t::move, 3U, 4U, {}, 1U, 0U, 0x14U},
	{instruction_t::move, 3U, 5U, {}, 1U, 0U, 0x14U},
	{instruction_t::move, 3U, 6U, {}, 1U, 0U, 0x14U},
	{instruction_t::move, 3U, 7U, {}, 1U, 0U, 0x14U},
	{instruction_t::move, 3U, 0U, {}, 1U, 0U, 0x15U},
	{instruction_t::move, 3U, 1U, {}, 1U, 0U, 0x15U},
	{instruction_t::move, 3U, 2U, {}, 1U, 0U, 0x15U},
	{instruction_t::move, 3U, 3U, {}, 1U, 0U, 0x15U},
	{instruction_t::move, 3U, 4U, {}, 1U, 0U, 0x15U},
	{instruction_t::move, 3U, 5U, {}, 1U, 0U, 0x15U},
	{instruction_t::move, 3U, 6U, {}, 1U, 0U, 0x15U},
	{instruction_t::move, 3U, 7U, {}, 1U, 0U, 0x15U},
	{instruction_t::move, 3U, 0U, {}, 1U, 0U, 0x16U},
	{instruction_t::move, 3U, 1U, {}, 1U, 0U, 0x16U},
	{instruction_t::move, 3U, 2U, {}, 1U, 0U, 0x16U},
	{instruction_t::move, 3U, 3U, {}, 1U, 0U, 0x16U},
	{instruction_t::move, 3U, 4U, {}, 1U, 0U, 0x16U},
	{instruction_t::move, 3U, 5U, {}, 1U, 0U, 0x16U},
	{instruction_t::move, 3U, 6U, {}, 1U, 0U, 0x16U},
	{instruction_t::move, 3U, 7U, {}, 1U, 0U, 0x16U},
	{instruction_t::move, 3U, 0U, {}, 1U, 0U, 0x17U},
	{instruction_t::move, 3U, 1U, {}, 1U, 0U, 0x17U},
	{instruction_t::move, 3U, 2U, {}, 1U, 0U, 0x17U},
	{instruction_t::move, 3U, 3U, {}, 1U, 0U, 0x17U},
	{instruction_t::move, 3U, 4U, {}, 1U, 0U, 0x17U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 3U, 0U, {}, 1U, 0U, 0x18U},
	{instruction_t::move, 3U, 1U, {}, 1U, 0U, 0x18U},
	{instruction_t::move, 3U, 2U, {}, 1U, 0U, 0x18U},
	{instruction_t::move, 3U, 3U, {}, 1U, 0U, 0x18U},
	{instruction_t::move, 3U, 4U, {}, 1U, 0U, 0x18U},
	{instruction_t::move, 3U, 5U, {}, 1U, 0U, 0x18U},
	{instruction_t::move, 3U, 6U, {}, 1U, 0U, 0x18U},
	{instruction_t::move, 3U, 7U, {}, 1U, 0U, 0x18U},
	{instruction_t::move, 3U, 0U, {}, 1U, 0U, 0x19U},
	{instruction_t::move, 3U, 1U, {}, 1U, 0U, 0x19U},
	{instruction_t::move, 3U, 2U, {}, 1U, 0U, 0x19U},
	{instruction_t::move, 3U, 3U, {}, 1U, 0U, 0x19U},
	{instruction_t::move, 3U, 4U, {}, 1U, 0U, 0x19U},
	{instruction_t::move, 3U, 5U, {}, 1U, 0U, 0x19U},
	{instruction_t::move, 3U, 6U, {}, 1U, 0U, 0x19U},
	{instruction_t::move, 3U, 7U, {}, 1U, 0U, 0x19U},
	{instruction_t::move, 3U, 0U, {}, 1U, 0U, 0x1aU},
	{instruction_t::move, 3U, 1U, {}, 1U, 0U, 0x1aU},
	{instruction_t::move, 3U, 2U, {}, 1U, 0U, 0x1aU},
	{instruction_t::move, 3U, 3U, {}, 1U, 0U, 0x1aU},
	{instruction_t::move, 3U, 4U, {}, 1U, 0U, 0x1aU},
	{instruction_t::move, 3U, 5U, {}, 1U, 0U, 0x1aU},
	{instruction_t::move, 3U, 6U, {}, 1U, 0U, 0x1aU},
	{instruction_t::move, 3U, 7U, {}, 1U, 0U, 0x1aU},
	{instruction_t::move, 3U, 0U, {}, 1U, 0U, 0x1bU},
	{instruction_t::move, 3U, 1U, {}, 1U, 0U, 0x1bU},
	{instruction_t::move, 3U, 2U, {}, 1U, 0U, 0x1bU},
	{instruction_t::move, 3U, 3U, {}, 1U, 0U, 0x1bU},
	{instruction_t::move, 3U, 4U, {}, 1U, 0U, 0x1bU},
	{instruction_t::move, 3U, 5U, {}, 1U, 0U, 0x1bU},
	{instruction_t::move, 3U, 6U, {}, 1U, 0U, 0x1bU},
	{instruction_t::move, 3U, 7U, {}, 1U, 0U, 0x1bU},
	{instruction_t::move, 3U, 0U, {}, 1U, 0U, 0x1cU},
	{instruction_t::move, 3U, 1U, {}, 1U, 0U, 0x1cU},
	{instruction_t::move, 3U, 2U, {}, 1U, 0U, 0x1cU},
	{instruction_t::move, 3U, 3U, {}, 1U, 0U, 0x1cU},
	{instruction_t::move, 3U, 4U, {}, 1U, 0U, 0x1cU},
	{instruction_t::move, 3U, 5U, {}, 1U, 0U, 0x1cU},
	{instruction_t::move, 3U, 6U, {}, 1U, 0U, 0x1cU},
	{instruction_t::move, 3U, 7U, {}, 1U, 0U, 0x1cU},
	{instruction_t::move, 3U, 0U, {}, 1U, 0U, 0x1dU},
	{instruction_t::move, 3U, 1U, {}, 1U, 0U, 0x1dU},
	{instruction_t::move, 3U, 2U, {}, 1U, 0U, 0x1dU},
	{instruction_t::move, 3U, 3U, {}, 1U, 0U, 0x1dU},
	{instruction_t::move, 3U, 4U, {}, 1U, 0U, 0x1dU},
	{instruction_t::move, 3U, 5U, {}, 1U, 0U, 0x1dU},
	{instruction_t::move, 3U, 6U, {}, 1U, 0U, 0x1dU},
	{instruction_t::move, 3U, 7U, {}, 1U, 0U, 0x1dU},
	{instruction_t::move, 3U, 0U, {}, 1U, 0U, 0x1eU},
	{instruction_t::move, 3U, 1U, {}, 1U, 0U, 0x1eU},
	{instruction_t::move, 3U, 2U, {}, 1U, 0U, 0x1eU},
	{instruction_t::move, 3U, 3U, {}, 1U, 0U, 0x1eU},
	{instruction_t::move, 3U, 4U, {}, 1U, 0U, 0x1eU},
	{instruction_t::move, 3U, 5U, {}, 1U, 0U, 0x1eU},
	{instruction_t::move, 3U, 6U, {}, 1U, 0U, 0x1eU},
	{instruction_t::move, 3U, 7U, {}, 1U, 0U, 0x1eU},
	{instruction_t::move, 3U, 0U, {}, 1U, 0U, 0x1fU},
	{instruction_t::move, 3U, 1U, {}, 1U, 0U, 0x1fU},
	{instruction_t::move, 3U, 2U, {}, 1U, 0U, 0x1fU},
	{instruction_t::move, 3U, 3U, {}, 1U, 0U, 0x1fU},
	{instruction_t::move, 3U, 4U, {}, 1U, 0U, 0x1fU},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 3U, 0U, {}, 1U, 0U, 0x20U},
	{instruction_t::move, 3U, 1U, {}, 1U, 0U, 0x20U},
	{instruction_t::move, 3U, 2U, {}, 1U, 0U, 0x20U},
	{instruction_t::move, 3U, 3U, {}, 1U, 0U, 0x20U},
	{instruction_t::move, 3U, 4U, {}, 1U, 0U, 0x20U},
	{instruction_t::move, 3U, 5U, {}, 1U, 0U, 0x20U},
	{instruction_t::move, 3U, 6U, {}, 1U, 0U, 0x20U},
	{instruction_t::move, 3U, 7U, {}, 1U, 0U, 0x20U},
	{instruction_t::move, 3U, 0U, {}, 1U, 0U, 0x21U},
	{instruction_t::move, 3U, 1U, {}, 1U, 0U, 0x21U},
	{instruction_t::move, 3U, 2U, {}, 1U, 0U, 0x21U},
	{instruction_t::move, 3U, 3U, {}, 1U, 0U, 0x21U},
	{instruction_t::move, 3U, 4U, {}, 1U, 0U, 0x21U},
	{instruction_t::move, 3U, 5U, {}, 1U, 0U, 0x21U},
	{instruction_t::move, 3U, 6U, {}, 1U, 0U, 0x21U},
	{instruction_t::move, 3U, 7U, {}, 1U, 0U, 0x21U},
	{instruction_t::move, 3U, 0U, {}, 1U, 0U, 0x22U},
	{instruction_t::move, 3U, 1U, {}, 1U, 0U, 0x22U},
	{instruction_t::move, 3U, 2U, {}, 1U, 0U, 0x22U},
	{instruction_t::move, 3U, 3U, {}, 1U, 0U, 0x22U},
	{instruction_t::move, 3U, 4U, {}, 1U, 0U, 0x22U},
	{instruction_t::move, 3U, 5U, {}, 1U, 0U, 0x22U},
	{instruction_t::move, 3U, 6U, {}, 1U, 0U, 0x22U},
	{instruction_t::move, 3U, 7U, {}, 1U, 0U, 0x22U},
	{instruction_t::move, 3U, 0U, {}, 1U, 0U, 0x23U},
	{instruction_t::move, 3U, 1U, {}, 1U, 0U, 0x23U},
	{instruction_t::move, 3U, 2U, {}, 1U, 0U, 0x23U},
	{instruction_t::move, 3U, 3U, {}, 1U, 0U, 0x23U},
	{instruction_t::move, 3U, 4U, {}, 1U, 0U, 0x23U},
	{instruction_t::move, 3U, 5U, {}, 1U, 0U, 0x23U},
	{instruction_t::move, 3U, 6U, {}, 1U, 0U, 0x23U},
	{instruction_t::move, 3U, 7U, {}, 1U, 0U, 0x23U},
	{instruction_t::move, 3U, 0U, {}, 1U, 0U, 0x24U},
	{instruction_t::move, 3U, 1U, {}, 1U, 0U, 0x24U},
	{instruction_t::move, 3U, 2U, {}, 1U, 0U, 0x24U},
	{instruction_t::move, 3U, 3U, {}, 1U, 0U, 0x24U},
	{instruction_t::move, 3U, 4U, {}, 1U, 0U, 0x24U},
	{instruction_t::move, 3U, 5U, {}, 1U, 0U, 0x24U},
	{instruction_t::move, 3U, 6U, {}, 1U, 0U, 0x24U},
	{instruction_t::move, 3U, 7U, {}, 1U, 0U, 0x24U},
	{instruction_t::move, 3U, 0U, {}, 1U, 0U, 0x25U},
	{instruction_t::move, 3U, 1U, {}, 1U, 0U, 0x25U},
	{instruction_t::move, 3U, 2U, {}, 1U, 0U, 0x25U},
	{instruction_t::move, 3U, 3U, {}, 1U, 0U, 0x25U},
	{instruction_t::move, 3U, 4U, {}, 1U, 0U, 0x25U},
	{instruction_t::move, 3U, 5U, {}, 1U, 0U, 0x25U},
	{instruction_t::move, 3U, 6U, {}, 1U, 0U, 0x25U},
	{instruction_t::move, 3U, 7U, {}, 1U, 0U, 0x25U},
	{instruction_t::move, 3U, 0U, {}, 1U, 0U, 0x26U},
	{instruction_t::move, 3U, 1U, {}, 1U, 0U, 0x26U},
	{instruction_t::move, 3U, 2U, {}, 1U, 0U, 0x26U},
	{instruction_t::move, 3U, 3U, {}, 1U, 0U, 0x26U},
	{instruction_t::move, 3U, 4U, {}, 1U, 0U, 0x26U},
	{instruction_t::move, 3U, 5U, {}, 1U, 0U, 0x26U},
	{instruction_t::move, 3U, 6U, {}, 1U, 0U, 0x26U},
	{instruction_t::move, 3U, 7U, {}, 1U, 0U, 0x26U},
	{instruction_t::move, 3U, 0U, {}, 1U, 0U, 0x27U},
	{instruction_t::move, 3U, 1U, {}, 1U, 0U, 0x27U},
	{instruction_t::move, 3U, 2U, {}, 1U, 0U, 0x27U},
	{instruction_t::move, 3U, 3U, {}, 1U, 0U, 0x27U},
	{instruction_t::move, 3U, 4U, {}, 1U, 0U, 0x27U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 3U, 0U, {}, 1U, 0U, 0x28U},
	{instruction_t::move, 3U, 1U, {}, 1U, 0U, 0x28U},
	{instruction_t::move, 3U, 2U, {}, 1U, 0U, 0x28U},
	{instruction_t::move, 3U, 3U, {}, 1U, 0U, 0x28U},
	{instruction_t::move, 3U, 4U, {}, 1U, 0U, 0x28U},
	{instruction_t::move, 3U, 5U, {}, 1U, 0U, 0x28U},
	{instruction_t::move, 3U, 6U, {}, 1U, 0U, 0x28U},
	{instruction_t::move, 3U, 7U, {}, 1U, 0U, 0x28U},
	{instruction_t::move, 3U, 0U, {}, 1U, 0U, 0x29U},
	{instruction_t::move, 3U, 1U, {}, 1U, 0U, 0x29U},
	{instruction_t::move, 3U, 2U, {}, 1U, 0U, 0x29U},
	{instruction_t::move, 3U, 3U, {}, 1U, 0U, 0x29U},
	{instruction_t::move, 3U, 4U, {}, 1U, 0U, 0x29U},
	{instruction_t::move, 3U, 5U, {}, 1U, 0U, 0x29U},
	{instruction_t::move, 3U, 6U, {}, 1U, 0U, 0x29U},
	{instruction_t::move, 3U, 7U, {}, 1U, 0U, 0x29U},
	{instruction_t::move, 3U, 0U, {}, 1U, 0U, 0x2aU},
	{instruction_t::move, 3U, 1U, {}, 1U, 0U, 0x2aU},
	{instruction_t::move, 3U, 2U, {}, 1U, 0U, 0x2aU},
	{instruction_t::move, 3U, 3U, {}, 1U, 0U, 0x2aU},
	{instruction_t::move, 3U, 4U, {}, 1U, 0U, 0x2aU},
	{instruction_t::move, 3U, 5U, {}, 1U, 0U, 0x2aU},
	{instruction_t::move, 3U, 6U, {}, 1U, 0U, 0x2aU},
	{instruction_t::move, 3U, 7U, {}, 1U, 0U, 0x2aU},
	{instruction_t::move, 3U, 0U, {}, 1U, 0U, 0x2bU},
	{instruction_t::move, 3U, 1U, {}, 1U, 0U, 0x2bU},
	{instruction_t::move, 3U, 2U, {}, 1U, 0U, 0x2bU},
	{instruction_t::move, 3U, 3U, {}, 1U, 0U, 0x2bU},
	{instruction_t::move, 3U, 4U, {}, 1U, 0U, 0x2bU},
	{instruction_t::move, 3U, 5U, {}, 1U, 0U, 0x2bU},
	{instruction_t::move, 3U, 6U, {}, 1U, 0U, 0x2bU},
	{instruction_t::move, 3U, 7U, {}, 1U, 0U, 0x2bU},
	{instruction_t::move, 3U, 0U, {}, 1U, 0U, 0x2cU},
	{instruction_t::move, 3U, 1U, {}, 1U, 0U, 0x2cU},
	{instruction_t::move, 3U, 2U, {}, 1U, 0U, 0x2cU},
	{instruction_t::move, 3U, 3U, {}, 1U, 0U, 0x2cU},
	{instruction_t::move, 3U, 4U, {}, 1U, 0U, 0x2cU},
	{instruction_t::move, 3U, 5U, {}, 1U, 0U, 0x2cU},
	{instruction_t::move, 3U, 6U, {}, 1U, 0U, 0x2cU},
	{instruction_t::move, 3U, 7U, {}, 1U, 0U, 0x2cU},
	{instruction_t::move, 3U, 0U, {}, 1U, 0U, 0x2dU},
	{instruction_t::move, 3U, 1U, {}, 1U, 0U, 0x2dU},
	{instruction_t::move, 3U, 2U, {}, 1U, 0U, 0x2dU},
	{instruction_t::move, 3U, 3U, {}, 1U, 0U, 0x2dU},
	{instruction_t::move, 3U, 4U, {}, 1U, 0U, 0x2dU},
	{instruction_t::move, 3U, 5U, {}, 1U, 0U, 0x2dU},
	{instruction_t::move, 3U, 6U, {}, 1U, 0U, 0x2dU},
	{instruction_t::move, 3U, 7U, {}, 1U, 0U, 0x2dU},
	{instruction_t::move, 3U, 0U, {}, 1U, 0U, 0x2eU},
	{instruction_t::move, 3U, 1U, {}, 1U, 0U, 0x2eU},
	{instruction_t::move, 3U, 2U, {}, 1U, 0U, 0x2eU},
	{instruction_t::move, 3U, 3U, {}, 1U, 0U, 0x2eU},
	{instruction_t::move, 3U, 4U, {}, 1U, 0U, 0x2eU},
	{instruction_t::move, 3U, 5U, {}, 1U, 0U, 0x2eU},
	{instruction_t::move, 3U, 6U, {}, 1U, 0U, 0x2eU},
	{instruction_t::move, 3U, 7U, {}, 1U, 0U, 0x2eU},
	{instruction_t::move, 3U, 0U, {}, 1U, 0U, 0x2fU},
	{instruction_t::move, 3U, 1U, {}, 1U, 0U, 0x2fU},
	{instruction_t::move, 3U, 2U, {}, 1U, 0U, 0x2fU},
	{instruction_t::move, 3U, 3U, {}, 1U, 0U, 0x2fU},
	{instruction_t::move, 3U, 4U, {}, 1U, 0U, 0x2fU},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 3U, 0U, {}, 1U, 0U, 0x30U},
	{instruction_t::move, 3U, 1U, {}, 1U, 0U, 0x30U},
	{instruction_t::move, 3U, 2U, {}, 1U, 0U, 0x30U},
	{instruction_t::move, 3U, 3U, {}, 1U, 0U, 0x30U},
	{instruction_t::move, 3U, 4U, {}, 1U, 0U, 0x30U},
	{instruction_t::move, 3U, 5U, {}, 1U, 0U, 0x30U},
	{instruction_t::move, 3U, 6U, {}, 1U, 0U, 0x30U},
	{instruction_t::move, 3U, 7U, {}, 1U, 0U, 0x30U},
	{instruction_t::move, 3U, 0U, {}, 1U, 0U, 0x31U},
	{instruction_t::move, 3U, 1U, {}, 1U, 0U, 0x31U},
	{instruction_t::move, 3U, 2U, {}, 1U, 0U, 0x31U},
	{instruction_t::move, 3U, 3U, {}, 1U, 0U, 0x31U},
	{instruction_t::move, 3U, 4U, {}, 1U, 0U, 0x31U},
	{instruction_t::move, 3U, 5U, {}, 1U, 0U, 0x31U},
	{instruction_t::move, 3U, 6U, {}, 1U, 0U, 0x31U},
	{instruction_t::move, 3U, 7U, {}, 1U, 0U, 0x31U},
	{instruction_t::move, 3U, 0U, {}, 1U, 0U, 0x32U},
	{instruction_t::move, 3U, 1U, {}, 1U, 0U, 0x32U},
	{instruction_t::move, 3U, 2U, {}, 1U, 0U, 0x32U},
	{instruction_t::move, 3U, 3U, {}, 1U, 0U, 0x32U},
	{instruction_t::move, 3U, 4U, {}, 1U, 0U, 0x32U},
	{instruction_t::move, 3U, 5U, {}, 1U, 0U, 0x32U},
	{instruction_t::move, 3U, 6U, {}, 1U, 0U, 0x32U},
	{instruction_t::move, 3U, 7U, {}, 1U, 0U, 0x32U},
	{instruction_t::move, 3U, 0U, {}, 1U, 0U, 0x33U},
	{instruction_t::move, 3U, 1U, {}, 1U, 0U, 0x33U},
	{instruction_t::move, 3U, 2U, {}, 1U, 0U, 0x33U},
	{instruction_t::move, 3U, 3U, {}, 1U, 0U, 0x33U},
	{instruction_t::move, 3U, 4U, {}, 1U, 0U, 0x33U},
	{instruction_t::move, 3U, 5U, {}, 1U, 0U, 0x33U},
	{instruction_t::move, 3U, 6U, {}, 1U, 0U, 0x33U},
	{instruction_t::move, 3U, 7U, {}, 1U, 0U, 0x33U},
	{instruction_t::move, 3U, 0U, {}, 1U, 0U, 0x34U},
	{instruction_t::move, 3U, 1U, {}, 1U, 0U, 0x34U},
	{instruction_t::move, 3U, 2U, {}, 1U, 0U, 0x34U},
	{instruction_t::move, 3U, 3U, {}, 1U, 0U, 0x34U},
	{instruction_t::move, 3U, 4U, {}, 1U, 0U, 0x34U},
	{instruction_t::move, 3U, 5U, {}, 1U, 0U, 0x34U},
	{instruction_t::move, 3U, 6U, {}, 1U, 0U, 0x34U},
	{instruction_t::move, 3U, 7U, {}, 1U, 0U, 0x34U},
	{instruction_t::move, 3U, 0U, {}, 1U, 0U, 0x35U},
	{instruction_t::move, 3U, 1U, {}, 1U, 0U, 0x35U},
	{instruction_t::move, 3U, 2U, {}, 1U, 0U, 0x35U},
	{instruction_t::move, 3U, 3U, {}, 1U, 0U, 0x35U},
	{instruction_t::move, 3U, 4U, {}, 1U, 0U, 0x35U},
	{instruction_t::move, 3U, 5U, {}, 1U, 0U, 0x35U},
	{instruction_t::move, 3U, 6U, {}, 1U, 0U, 0x35U},
	{instruction_t::move, 3U, 7U, {}, 1U, 0U, 0x35U},
	{instruction_t::move, 3U, 0U, {}, 1U, 0U, 0x36U},
	{instruction_t::move, 3U, 1U, {}, 1U, 0U, 0x36U},
	{instruction_t::move, 3U, 2U, {}, 1U, 0U, 0x36U},
	{instruction_t::move, 3U, 3U, {}, 1U, 0U, 0x36U},
	{instruction_t::move, 3U, 4U, {}, 1U, 0U, 0x36U},
	{instruction_t::move, 3U, 5U, {}, 1U, 0U, 0x36U},
	{instruction_t::move, 3U, 6U, {}, 1U, 0U, 0x36U},
	{instruction_t::move, 3U, 7U, {}, 1U, 0U, 0x36U},
	{instruction_t::move, 3U, 0U, {}, 1U, 0U, 0x37U},
	{instruction_t::move, 3U, 1U, {}, 1U, 0U, 0x37U},
	{instruction_t::move, 3U, 2U, {}, 1U, 0U, 0x37U},
	{instruction_t::move, 3U, 3U, {}, 1U, 0U, 0x37U},
	{instruction_t::move, 3U, 4U, {}, 1U, 0U, 0x37U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 4U, 0U, {}, 1U, 0U, 0x00U},
	{instruction_t::move, 4U, 1U, {}, 1U, 0U, 0x00U},
	{instruction_t::move, 4U, 2U, {}, 1U, 0U, 0x00U},
	{instruction_t::move, 4U, 3U, {}, 1U, 0U, 0x00U},
	{instruction_t::move, 4U, 4U, {}, 1U, 0U, 0x00U},
	{instruction_t::move, 4U, 5U, {}, 1U, 0U, 0x00U},
	{instruction_t::move, 4U, 6U, {}, 1U, 0U, 0x00U},
	{instruction_t::move, 4U, 7U, {}, 1U, 0U, 0x00U},
	{instruction_t::move, 4U, 0U, {}, 1U, 0U, 0x01U},
	{instruction_t::move, 4U, 1U, {}, 1U, 0U, 0x01U},
	{instruction_t::move, 4U, 2U, {}, 1U, 0U, 0x01U},
	{instruction_t::move, 4U, 3U, {}, 1U, 0U, 0x01U},
	{instruction_t::move, 4U, 4U, {}, 1U, 0U, 0x01U},
	{instruction_t::move, 4U, 5U, {}, 1U, 0U, 0x01U},
	{instruction_t::move, 4U, 6U, {}, 1U, 0U, 0x01U},
	{instruction_t::move, 4U, 7U, {}, 1U, 0U, 0x01U},
	{instruction_t::move, 4U, 0U, {}, 1U, 0U, 0x02U},
	{instruction_t::move, 4U, 1U, {}, 1U, 0U, 0x02U},
	{instruction_t::move, 4U, 2U, {}, 1U, 0U, 0x02U},
	{instruction_t::move, 4U, 3U, {}, 1U, 0U, 0x02U},
	{instruction_t::move, 4U, 4U, {}, 1U, 0U, 0x02U},
	{instruction_t::move, 4U, 5U, {}, 1U, 0U, 0x02U},
	{instruction_t::move, 4U, 6U, {}, 1U, 0U, 0x02U},
	{instruction_t::move, 4U, 7U, {}, 1U, 0U, 0x02U},
	{instruction_t::move, 4U, 0U, {}, 1U, 0U, 0x03U},
	{instruction_t::move, 4U, 1U, {}, 1U, 0U, 0x03U},
	{instruction_t::move, 4U, 2U, {}, 1U, 0U, 0x03U},
	{instruction_t::move, 4U, 3U, {}, 1U, 0U, 0x03U},
	{instruction_t::move, 4U, 4U, {}, 1U, 0U, 0x03U},
	{instruction_t::move, 4U, 5U, {}, 1U, 0U, 0x03U},
	{instruction_t::move, 4U, 6U, {}, 1U, 0U, 0x03U},
	{instruction_t::move, 4U, 7U, {}, 1U, 0U, 0x03U},
	{instruction_t::move, 4U, 0U, {}, 1U, 0U, 0x04U},
	{instruction_t::move, 4U, 1U, {}, 1U, 0U, 0x04U},
	{instruction_t::move, 4U, 2U, {}, 1U, 0U, 0x04U},
	{instruction_t::move, 4U, 3U, {}, 1U, 0U, 0x04U},
	{instruction_t::move, 4U, 4U, {}, 1U, 0U, 0x04U},
	{instruction_t::move, 4U, 5U, {}, 1U, 0U, 0x04U},
	{instruction_t::move, 4U, 6U, {}, 1U, 0U, 0x04U},
	{instruction_t::move, 4U, 7U, {}, 1U, 0U, 0x04U},
	{instruction_t::move, 4U, 0U, {}, 1U, 0U, 0x05U},
	{instruction_t::move, 4U, 1U, {}, 1U, 0U, 0x05U},
	{instruction_t::move, 4U, 2U, {}, 1U, 0U, 0x05U},
	{instruction_t::move, 4U, 3U, {}, 1U, 0U, 0x05U},
	{instruction_t::move, 4U, 4U, {}, 1U, 0U, 0x05U},
	{instruction_t::move, 4U, 5U, {}, 1U, 0U, 0x05U},
	{instruction_t::move, 4U, 6U, {}, 1U, 0U, 0x05U},
	{instruction_t::move, 4U, 7U, {}, 1U, 0U, 0x05U},
	{instruction_t::move, 4U, 0U, {}, 1U, 0U, 0x06U},
	{instruction_t::move, 4U, 1U, {}, 1U, 0U, 0x06U},
	{instruction_t::move, 4U, 2U, {}, 1U, 0U, 0x06U},
	{instruction_t::move, 4U, 3U, {}, 1U, 0U, 0x06U},
	{instruction_t::move, 4U, 4U, {}, 1U, 0U, 0x06U},
	{instruction_t::move, 4U, 5U, {}, 1U, 0U, 0x06U},
	{instruction_t::move, 4U, 6U, {}, 1U, 0U, 0x06U},
	{instruction_t::move, 4U, 7U, {}, 1U, 0U, 0x06U},
	{instruction_t::move, 4U, 0U, {}, 1U, 0U, 0x07U},
	{instruction_t::move, 4U, 1U, {}, 1U, 0U, 0x07U},
	{instruction_t::move, 4U, 2U, {}, 1U, 0U, 0x07U},
	{instruction_t::move, 4U, 3U, {}, 1U, 0U, 0x07U},
	{instruction_t::move, 4U, 4U, {}, 1U, 0U, 0x07U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 4U, 0U, {}, 1U, 0U, 0x10U},
	{instruction_t::move, 4U, 1U, {}, 1U, 0U, 0x10U},
	{instruction_t::move, 4U, 2U, {}, 1U, 0U, 0x10U},
	{instruction_t::move, 4U, 3U, {}, 1U, 0U, 0x10U},
	{instruction_t::move, 4U, 4U, {}, 1U, 0U, 0x10U},
	{instruction_t::move, 4U, 5U, {}, 1U, 0U, 0x10U},
	{instruction_t::move, 4U, 6U, {}, 1U, 0U, 0x10U},
	{instruction_t::move, 4U, 7U, {}, 1U, 0U, 0x10U},
	{instruction_t::move, 4U, 0U, {}, 1U, 0U, 0x11U},
	{instruction_t::move, 4U, 1U, {}, 1U, 0U, 0x11U},
	{instruction_t::move, 4U, 2U, {}, 1U, 0U, 0x11U},
	{instruction_t::move, 4U, 3U, {}, 1U, 0U, 0x11U},
	{instruction_t::move, 4U, 4U, {}, 1U, 0U, 0x11U},
	{instruction_t::move, 4U, 5U, {}, 1U, 0U, 0x11U},
	{instruction_t::move, 4U, 6U, {}, 1U, 0U, 0x11U},
	{instruction_t::move, 4U, 7U, {}, 1U, 0U, 0x11U},
	{instruction_t::move, 4U, 0U, {}, 1U, 0U, 0x12U},
	{instruction_t::move, 4U, 1U, {}, 1U, 0U, 0x12U},
	{instruction_t::move, 4U, 2U, {}, 1U, 0U, 0x12U},
	{instruction_t::move, 4U, 3U, {}, 1U, 0U, 0x12U},
	{instruction_t::move, 4U, 4U, {}, 1U, 0U, 0x12U},
	{instruction_t::move, 4U, 5U, {}, 1U, 0U, 0x12U},
	{instruction_t::move, 4U, 6U, {}, 1U, 0U, 0x12U},
	{instruction_t::move, 4U, 7U, {}, 1U, 0U, 0x12U},
	{instruction_t::move, 4U, 0U, {}, 1U, 0U, 0x13U},
	{instruction_t::move, 4U, 1U, {}, 1U, 0U, 0x13U},
	{instruction_t::move, 4U, 2U, {}, 1U, 0U, 0x13U},
	{instruction_t::move, 4U, 3U, {}, 1U, 0U, 0x13U},
	{instruction_t::move, 4U, 4U, {}, 1U, 0U, 0x13U},
	{instruction_t::move, 4U, 5U, {}, 1U, 0U, 0x13U},
	{instruction_t::move, 4U, 6U, {}, 1U, 0U, 0x13U},
	{instruction_t::move, 4U, 7U, {}, 1U, 0U, 0x13U},
	{instruction_t::move, 4U, 0U, {}, 1U, 0U, 0x14U},
	{instruction_t::move, 4U, 1U, {}, 1U, 0U, 0x14U},
	{instruction_t::move, 4U, 2U, {}, 1U, 0U, 0x14U},
	{instruction_t::move, 4U, 3U, {}, 1U, 0U, 0x14U},
	{instruction_t::move, 4U, 4U, {}, 1U, 0U, 0x14U},
	{instruction_t::move, 4U, 5U, {}, 1U, 0U, 0x14U},
	{instruction_t::move, 4U, 6U, {}, 1U, 0U, 0x14U},
	{instruction_t::move, 4U, 7U, {}, 1U, 0U, 0x14U},
	{instruction_t::move, 4U, 0U, {}, 1U, 0U, 0x15U},
	{instruction_t::move, 4U, 1U, {}, 1U, 0U, 0x15U},
	{instruction_t::move, 4U, 2U, {}, 1U, 0U, 0x15U},
	{instruction_t::move, 4U, 3U, {}, 1U, 0U, 0x15U},
	{instruction_t::move, 4U, 4U, {}, 1U, 0U, 0x15U},
	{instruction_t::move, 4U, 5U, {}, 1U, 0U, 0x15U},
	{instruction_t::move, 4U, 6U, {}, 1U, 0U, 0x15U},
	{instruction_t::move, 4U, 7U, {}, 1U, 0U, 0x15U},
	{instruction_t::move, 4U, 0U, {}, 1U, 0U, 0x16U},
	{instruction_t::move, 4U, 1U, {}, 1U, 0U, 0x16U},
	{instruction_t::move, 4U, 2U, {}, 1U, 0U, 0x16U},
	{instruction_t::move, 4U, 3U, {}, 1U, 0U, 0x16U},
	{instruction_t::move, 4U, 4U, {}, 1U, 0U, 0x16U},
	{instruction_t::move, 4U, 5U, {}, 1U, 0U, 0x16U},
	{instruction_t::move, 4U, 6U, {}, 1U, 0U, 0x16U},
	{instruction_t::move, 4U, 7U, {}, 1U, 0U, 0x16U},
	{instruction_t::move, 4U, 0U, {}, 1U, 0U, 0x17U},
	{instruction_t::move, 4U, 1U, {}, 1U, 0U, 0x17U},
	{instruction_t::move, 4U, 2U, {}, 1U, 0U, 0x17U},
	{instruction_t::move, 4U, 3U, {}, 1U, 0U, 0x17U},
	{instruction_t::move, 4U, 4U, {}, 1U, 0U, 0x17U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 4U, 0U, {}, 1U, 0U, 0x18U},
	{instruction_t::move, 4U, 1U, {}, 1U, 0U, 0x18U},
	{instruction_t::move, 4U, 2U, {}, 1U, 0U, 0x18U},
	{instruction_t::move, 4U, 3U, {}, 1U, 0U, 0x18U},
	{instruction_t::move, 4U, 4U, {}, 1U, 0U, 0x18U},
	{instruction_t::move, 4U, 5U, {}, 1U, 0U, 0x18U},
	{instruction_t::move, 4U, 6U, {}, 1U, 0U, 0x18U},
	{instruction_t::move, 4U, 7U, {}, 1U, 0U, 0x18U},
	{instruction_t::move, 4U, 0U, {}, 1U, 0U, 0x19U},
	{instruction_t::move, 4U, 1U, {}, 1U, 0U, 0x19U},
	{instruction_t::move, 4U, 2U, {}, 1U, 0U, 0x19U},
	{instruction_t::move, 4U, 3U, {}, 1U, 0U, 0x19U},
	{instruction_t::move, 4U, 4U, {}, 1U, 0U, 0x19U},
	{instruction_t::move, 4U, 5U, {}, 1U, 0U, 0x19U},
	{instruction_t::move, 4U, 6U, {}, 1U, 0U, 0x19U},
	{instruction_t::move, 4U, 7U, {}, 1U, 0U, 0x19U},
	{instruction_t::move, 4U, 0U, {}, 1U, 0U, 0x1aU},
	{instruction_t::move, 4U, 1U, {}, 1U, 0U, 0x1aU},
	{instruction_t::move, 4U, 2U, {}, 1U, 0U, 0x1aU},
	{instruction_t::move, 4U, 3U, {}, 1U, 0U, 0x1aU},
	{instruction_t::move, 4U, 4U, {}, 1U, 0U, 0x1aU},
	{instruction_t::move, 4U, 5U, {}, 1U, 0U, 0x1aU},
	{instruction_t::move, 4U, 6U, {}, 1U, 0U, 0x1aU},
	{instruction_t::move, 4U, 7U, {}, 1U, 0U, 0x1aU},
	{instruction_t::move, 4U, 0U, {}, 1U, 0U, 0x1bU},
	{instruction_t::move, 4U, 1U, {}, 1U, 0U, 0x1bU},
	{instruction_t::move, 4U, 2U, {}, 1U, 0U, 0x1bU},
	{instruction_t::move, 4U, 3U, {}, 1U, 0U, 0x1bU},
	{instruction_t::move, 4U, 4U, {}, 1U, 0U, 0x1bU},
	{instruction_t::move, 4U, 5U, {}, 1U, 0U, 0x1bU},
	{instruction_t::move, 4U, 6U, {}, 1U, 0U, 0x1bU},
	{instruction_t::move, 4U, 7U, {}, 1U, 0U, 0x1bU},
	{instruction_t::move, 4U, 0U, {}, 1U, 0U, 0x1cU},
	{instruction_t::move, 4U, 1U, {}, 1U, 0U, 0x1cU},
	{instruction_t::move, 4U, 2U, {}, 1U, 0U, 0x1cU},
	{instruction_t::move, 4U, 3U, {}, 1U, 0U, 0x1cU},
	{instruction_t::move, 4U, 4U, {}, 1U, 0U, 0x1cU},
	{instruction_t::move, 4U, 5U, {}, 1U, 0U, 0x1cU},
	{instruction_t::move, 4U, 6U, {}, 1U, 0U, 0x1cU},
	{instruction_t::move, 4U, 7U, {}, 1U, 0U, 0x1cU},
	{instruction_t::move, 4U, 0U, {}, 1U, 0U, 0x1dU},
	{instruction_t::move, 4U, 1U, {}, 1U, 0U, 0x1dU},
	{instruction_t::move, 4U, 2U, {}, 1U, 0U, 0x1dU},
	{instruction_t::move, 4U, 3U, {}, 1U, 0U, 0x1dU},
	{instruction_t::move, 4U, 4U, {}, 1U, 0U, 0x1dU},
	{instruction_t::move, 4U, 5U, {}, 1U, 0U, 0x1dU},
	{instruction_t::move, 4U, 6U, {}, 1U, 0U, 0x1dU},
	{instruction_t::move, 4U, 7U, {}, 1U, 0U, 0x1dU},
	{instruction_t::move, 4U, 0U, {}, 1U, 0U, 0x1eU},
	{instruction_t::move, 4U, 1U, {}, 1U, 0U, 0x1eU},
	{instruction_t::move, 4U, 2U, {}, 1U, 0U, 0x1eU},
	{instruction_t::move, 4U, 3U, {}, 1U, 0U, 0x1eU},
	{instruction_t::move, 4U, 4U, {}, 1U, 0U, 0x1eU},
	{instruction_t::move, 4U, 5U, {}, 1U, 0U, 0x1eU},
	{instruction_t::move, 4U, 6U, {}, 1U, 0U, 0x1eU},
	{instruction_t::move, 4U, 7U, {}, 1U, 0U, 0x1eU},
	{instruction_t::move, 4U, 0U, {}, 1U, 0U, 0x1fU},
	{instruction_t::move, 4U, 1U, {}, 1U, 0U, 0x1fU},
	{instruction_t::move, 4U, 2U, {}, 1U, 0U, 0x1fU},
	{instruction_t::move, 4U, 3U, {}, 1U, 0U, 0x1fU},
	{instruction_t::move, 4U, 4U, {}, 1U, 0U, 0x1fU},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 4U, 0U, {}, 1U, 0U, 0x20U},
	{instruction_t::move, 4U, 1U, {}, 1U, 0U, 0x20U},
	{instruction_t::move, 4U, 2U, {}, 1U, 0U, 0x20U},
	{instruction_t::move, 4U, 3U, {}, 1U, 0U, 0x20U},
	{instruction_t::move, 4U, 4U, {}, 1U, 0U, 0x20U},
	{instruction_t::move, 4U, 5U, {}, 1U, 0U, 0x20U},
	{instruction_t::move, 4U, 6U, {}, 1U, 0U, 0x20U},
	{instruction_t::move, 4U, 7U, {}, 1U, 0U, 0x20U},
	{instruction_t::move, 4U, 0U, {}, 1U, 0U, 0x21U},
	{instruction_t::move, 4U, 1U, {}, 1U, 0U, 0x21U},
	{instruction_t::move, 4U, 2U, {}, 1U, 0U, 0x21U},
	{instruction_t::move, 4U, 3U, {}, 1U, 0U, 0x21U},
	{instruction_t::move, 4U, 4U, {}, 1U, 0U, 0x21U},
	{instruction_t::move, 4U, 5U, {}, 1U, 0U, 0x21U},
	{instruction_t::move, 4U, 6U, {}, 1U, 0U, 0x21U},
	{instruction_t::move, 4U, 7U, {}, 1U, 0U, 0x21U},
	{instruction_t::move, 4U, 0U, {}, 1U, 0U, 0x22U},
	{instruction_t::move, 4U, 1U, {}, 1U, 0U, 0x22U},
	{instruction_t::move, 4U, 2U, {}, 1U, 0U, 0x22U},
	{instruction_t::move, 4U, 3U, {}, 1U, 0U, 0x22U},
	{instruction_t::move, 4U, 4U, {}, 1U, 0U, 0x22U},
	{instruction_t::move, 4U, 5U, {}, 1U, 0U, 0x22U},
	{instruction_t::move, 4U, 6U, {}, 1U, 0U, 0x22U},
	{instruction_t::move, 4U, 7U, {}, 1U, 0U, 0x22U},
	{instruction_t::move, 4U, 0U, {}, 1U, 0U, 0x23U},
	{instruction_t::move, 4U, 1U, {}, 1U, 0U, 0x23U},
	{instruction_t::move, 4U, 2U, {}, 1U, 0U, 0x23U},
	{instruction_t::move, 4U, 3U, {}, 1U, 0U, 0x23U},
	{instruction_t::move, 4U, 4U, {}, 1U, 0U, 0x23U},
	{instruction_t::move, 4U, 5U, {}, 1U, 0U, 0x23U},
	{instruction_t::move, 4U, 6U, {}, 1U, 0U, 0x23U},
	{instruction_t::move, 4U, 7U, {}, 1U, 0U, 0x23U},
	{instruction_t::move, 4U, 0U, {}, 1U, 0U, 0x24U},
	{instruction_t::move, 4U, 1U, {}, 1U, 0U, 0x24U},
	{instruction_t::move, 4U, 2U, {}, 1U, 0U, 0x24U},
	{instruction_t::move, 4U, 3U, {}, 1U, 0U, 0x24U},
	{instruction_t::move, 4U, 4U, {}, 1U, 0U, 0x24U},
	{instruction_t::move, 4U, 5U, {}, 1U, 0U, 0x24U},
	{instruction_t::move, 4U, 6U, {}, 1U, 0U, 0x24U},
	{instruction_t::move, 4U, 7U, {}, 1U, 0U, 0x24U},
	{instruction_t::move, 4U, 0U, {}, 1U, 0U, 0x25U},
	{instruction_t::move, 4U, 1U, {}, 1U, 0U, 0x25U},
	{instruction_t::move, 4U, 2U, {}, 1U, 0U, 0x25U},
	{instruction_t::move, 4U, 3U, {}, 1U, 0U, 0x25U},
	{instruction_t::move, 4U, 4U, {}, 1U, 0U, 0x25U},
	{instruction_t::move, 4U, 5U, {}, 1U, 0U, 0x25U},
	{instruction_t::move, 4U, 6U, {}, 1U, 0U, 0x25U},
	{instruction_t::move, 4U, 7U, {}, 1U, 0U, 0x25U},
	{instruction_t::move, 4U, 0U, {}, 1U, 0U, 0x26U},
	{instruction_t::move, 4U, 1U, {}, 1U, 0U, 0x26U},
	{instruction_t::move, 4U, 2U, {}, 1U, 0U, 0x26U},
	{instruction_t::move, 4U, 3U, {}, 1U, 0U, 0x26U},
	{instruction_t::move, 4U, 4U, {}, 1U, 0U, 0x26U},
	{instruction_t::move, 4U, 5U, {}, 1U, 0U, 0x26U},
	{instruction_t::move, 4U, 6U, {}, 1U, 0U, 0x26U},
	{instruction_t::move, 4U, 7U, {}, 1U, 0U, 0x26U},
	{instruction_t::move, 4U, 0U, {}, 1U, 0U, 0x27U},
	{instruction_t::move, 4U, 1U, {}, 1U, 0U, 0x27U},
	{instruction_t::move, 4U, 2U, {}, 1U, 0U, 0x27U},
	{instruction_t::move, 4U, 3U, {}, 1U, 0U, 0x27U},
	{instruction_t::move, 4U, 4U, {}, 1U, 0U, 0x27U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 4U, 0U, {}, 1U, 0U, 0x28U},
	{instruction_t::move, 4U, 1U, {}, 1U, 0U, 0x28U},
	{instruction_t::move, 4U, 2U, {}, 1U, 0U, 0x28U},
	{instruction_t::move, 4U, 3U, {}, 1U, 0U, 0x28U},
	{instruction_t::move, 4U, 4U, {}, 1U, 0U, 0x28U},
	{instruction_t::move, 4U, 5U, {}, 1U, 0U, 0x28U},
	{instruction_t::move, 4U, 6U, {}, 1U, 0U, 0x28U},
	{instruction_t::move, 4U, 7U, {}, 1U, 0U, 0x28U},
	{instruction_t::move, 4U, 0U, {}, 1U, 0U, 0x29U},
	{instruction_t::move, 4U, 1U, {}, 1U, 0U, 0x29U},
	{instruction_t::move, 4U, 2U, {}, 1U, 0U, 0x29U},
	{instruction_t::move, 4U, 3U, {}, 1U, 0U, 0x29U},
	{instruction_t::move, 4U, 4U, {}, 1U, 0U, 0x29U},
	{instruction_t::move, 4U, 5U, {}, 1U, 0U, 0x29U},
	{instruction_t::move, 4U, 6U, {}, 1U, 0U, 0x29U},
	{instruction_t::move, 4U, 7U, {}, 1U, 0U, 0x29U},
	{instruction_t::move, 4U, 0U, {}, 1U, 0U, 0x2aU},
	{instruction_t::move, 4U, 1U, {}, 1U, 0U, 0x2aU},
	{instruction_t::move, 4U, 2U, {}, 1U, 0U, 0x2aU},
	{instruction_t::move, 4U, 3U, {}, 1U, 0U, 0x2aU},
	{instruction_t::move, 4U, 4U, {}, 1U, 0U, 0x2aU},
	{instruction_t::move, 4U, 5U, {}, 1U, 0U, 0x2aU},
	{instruction_t::move, 4U, 6U, {}, 1U, 0U, 0x2aU},
	{instruction_t::move, 4U, 7U, {}, 1U, 0U, 0x2aU},
	{instruction_t::move, 4U, 0U, {}, 1U, 0U, 0x2bU},
	{instruction_t::move, 4U, 1U, {}, 1U, 0U, 0x2bU},
	{instruction_t::move, 4U, 2U, {}, 1U, 0U, 0x2bU},
	{instruction_t::move, 4U, 3U, {}, 1U, 0U, 0x2bU},
	{instruction_t::move, 4U, 4U, {}, 1U, 0U, 0x2bU},
	{instruction_t::move, 4U, 5U, {}, 1U, 0U, 0x2bU},
	{instruction_t::move, 4U, 6U, {}, 1U, 0U, 0x2bU},
	{instruction_t::move, 4U, 7U, {}, 1U, 0U, 0x2bU},
	{instruction_t::move, 4U, 0U, {}, 1U, 0U, 0x2cU},
	{instruction_t::move, 4U, 1U, {}, 1U, 0U, 0x2cU},
	{instruction_t::move, 4U, 2U, {}, 1U, 0U, 0x2cU},
	{instruction_t::move, 4U, 3U, {}, 1U, 0U, 0x2cU},
	{instruction_t::move, 4U, 4U, {}, 1U, 0U, 0x2cU},
	{instruction_t::move, 4U, 5U, {}, 1U, 0U, 0x2cU},
	{instruction_t::move, 4U, 6U, {}, 1U, 0U, 0x2cU},
	{instruction_t::move, 4U, 7U, {}, 1U, 0U, 0x2cU},
	{instruction_t::move, 4U, 0U, {}, 1U, 0U, 0x2dU},
	{instruction_t::move, 4U, 1U, {}, 1U, 0U, 0x2dU},
	{instruction_t::move, 4U, 2U, {}, 1U, 0U, 0x2dU},
	{instruction_t::move, 4U, 3U, {}, 1U, 0U, 0x2dU},
	{instruction_t::move, 4U, 4U, {}, 1U, 0U, 0x2dU},
	{instruction_t::move, 4U, 5U, {}, 1U, 0U, 0x2dU},
	{instruction_t::move, 4U, 6U, {}, 1U, 0U, 0x2dU},
	{instruction_t::move, 4U, 7U, {}, 1U, 0U, 0x2dU},
	{instruction_t::move, 4U, 0U, {}, 1U, 0U, 0x2eU},
	{instruction_t::move, 4U, 1U, {}, 1U, 0U, 0x2eU},
	{instruction_t::move, 4U, 2U, {}, 1U, 0U, 0x2eU},
	{instruction_t::move, 4U, 3U, {}, 1U, 0U, 0x2eU},
	{instruction_t::move, 4U, 4U, {}, 1U, 0U, 0x2eU},
	{instruction_t::move, 4U, 5U, {}, 1U, 0U, 0x2eU},
	{instruction_t::move, 4U, 6U, {}, 1U, 0U, 0x2eU},
	{instruction_t::move, 4U, 7U, {}, 1U, 0U, 0x2eU},
	{instruction_t::move, 4U, 0U, {}, 1U, 0U, 0x2fU},
	{instruction_t::move, 4U, 1U, {}, 1U, 0U, 0x2fU},
	{instruction_t::move, 4U, 2U, {}, 1U, 0U, 0x2fU},
	{instruction_t::move, 4U, 3U, {}, 1U, 0U, 0x2fU},
	{instruction_t::move, 4U, 4U, {}, 1U, 0U, 0x2fU},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 4U, 0U, {}, 1U, 0U, 0x30U},
	{instruction_t::move, 4U, 1U, {}, 1U, 0U, 0x30U},
	{instruction_t::move, 4U, 2U, {}, 1U, 0U, 0x30U},
	{instruction_t::move, 4U, 3U, {}, 1U, 0U, 0x30U},
	{instruction_t::move, 4U, 4U, {}, 1U, 0U, 0x30U},
	{instruction_t::move, 4U, 5U, {}, 1U, 0U, 0x30U},
	{instruction_t::move, 4U, 6U, {}, 1U, 0U, 0x30U},
	{instruction_t::move, 4U, 7U, {}, 1U, 0U, 0x30U},
	{instruction_t::move, 4U, 0U, {}, 1U, 0U, 0x31U},
	{instruction_t::move, 4U, 1U, {}, 1U, 0U, 0x31U},
	{instruction_t::move, 4U, 2U, {}, 1U, 0U, 0x31U},
	{instruction_t::move, 4U, 3U, {}, 1U, 0U, 0x31U},
	{instruction_t::move, 4U, 4U, {}, 1U, 0U, 0x31U},
	{instruction_t::move, 4U, 5U, {}, 1U, 0U, 0x31U},
	{instruction_t::move, 4U, 6U, {}, 1U, 0U, 0x31U},
	{instruction_t::move, 4U, 7U, {}, 1U, 0U, 0x31U},
	{instruction_t::move, 4U, 0U, {}, 1U, 0U, 0x32U},
	{instruction_t::move, 4U, 1U, {}, 1U, 0U, 0x32U},
	{instruction_t::move, 4U, 2U, {}, 1U, 0U, 0x32U},
	{instruction_t::move, 4U, 3U, {}, 1U, 0U, 0x32U},
	{instruction_t::move, 4U, 4U, {}, 1U, 0U, 0x32U},
	{instruction_t::move, 4U, 5U, {}, 1U, 0U, 0x32U},
	{instruction_t::move, 4U, 6U, {}, 1U, 0U, 0x32U},
	{instruction_t::move, 4U, 7U, {}, 1U, 0U, 0x32U},
	{instruction_t::move, 4U, 0U, {}, 1U, 0U, 0x33U},
	{instruction_t::move, 4U, 1U, {}, 1U, 0U, 0x33U},
	{instruction_t::move, 4U, 2U, {}, 1U, 0U, 0x33U},
	{instruction_t::move, 4U, 3U, {}, 1U, 0U, 0x33U},
	{instruction_t::move, 4U, 4U, {}, 1U, 0U, 0x33U},
	{instruction_t::move, 4U, 5U, {}, 1U, 0U, 0x33U},
	{instruction_t::move, 4U, 6U, {}, 1U, 0U, 0x33U},
	{instruction_t::move, 4U, 7U, {}, 1U, 0U, 0x33U},
	{instruction_t::move, 4U, 0U, {}, 1U, 0U, 0x34U},
	{instruction_t::move, 4U, 1U, {}, 1U, 0U, 0x34U},
	{instruction_t::move, 4U, 2U, {}, 1U, 0U, 0x34U},
	{instruction_t::move, 4U, 3U, {}, 1U, 0U, 0x34U},
	{instruction_t::move, 4U, 4U, {}, 1U, 0U, 0x34U},
	{instruction_t::move, 4U, 5U, {}, 1U, 0U, 0x34U},
	{instruction_t::move, 4U, 6U, {}, 1U, 0U, 0x34U},
	{instruction_t::move, 4U, 7U, {}, 1U, 0U, 0x34U},
	{instruction_t::move, 4U, 0U, {}, 1U, 0U, 0x35U},
	{instruction_t::move, 4U, 1U, {}, 1U, 0U, 0x35U},
	{instruction_t::move, 4U, 2U, {}, 1U, 0U, 0x35U},
	{instruction_t::move, 4U, 3U, {}, 1U, 0U, 0x35U},
	{instruction_t::move, 4U, 4U, {}, 1U, 0U, 0x35U},
	{instruction_t::move, 4U, 5U, {}, 1U, 0U, 0x35U},
	{instruction_t::move, 4U, 6U, {}, 1U, 0U, 0x35U},
	{instruction_t::move, 4U, 7U, {}, 1U, 0U, 0x35U},
	{instruction_t::move, 4U, 0U, {}, 1U, 0U, 0x36U},
	{instruction_t::move, 4U, 1U, {}, 1U, 0U, 0x36U},
	{instruction_t::move, 4U, 2U, {}, 1U, 0U, 0x36U},
	{instruction_t::move, 4U, 3U, {}, 1U, 0U, 0x36U},
	{instruction_t::move, 4U, 4U, {}, 1U, 0U, 0x36U},
	{instruction_t::move, 4U, 5U, {}, 1U, 0U, 0x36U},
	{instruction_t::move, 4U, 6U, {}, 1U, 0U, 0x36U},
	{instruction_t::move, 4U, 7U, {}, 1U, 0U, 0x36U},
	{instruction_t::move, 4U, 0U, {}, 1U, 0U, 0x37U},
	{instruction_t::move, 4U, 1U, {}, 1U, 0U, 0x37U},
	{instruction_t::move, 4U, 2U, {}, 1U, 0U, 0x37U},
	{instruction_t::move, 4U, 3U, {}, 1U, 0U, 0x37U},
	{instruction_t::move, 4U, 4U, {}, 1U, 0U, 0x37U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 5U, 0U, {}, 1U, 0U, 0x00U},
	{instruction_t::move, 5U, 1U, {}, 1U, 0U, 0x00U},
	{instruction_t::move, 5U, 2U, {}, 1U, 0U, 0x00U},
	{instruction_t::move, 5U, 3U, {}, 1U, 0U, 0x00U},
	{instruction_t::move, 5U, 4U, {}, 1U, 0U, 0x00U},
	{instruction_t::move, 5U, 5U, {}, 1U, 0U, 0x00U},
	{instruction_t::move, 5U, 6U, {}, 1U, 0U, 0x00U},
	{instruction_t::move, 5U, 7U, {}, 1U, 0U, 0x00U},
	{instruction_t::move, 5U, 0U, {}, 1U, 0U, 0x01U},
	{instruction_t::move, 5U, 1U, {}, 1U, 0U, 0x01U},
	{instruction_t::move, 5U, 2U, {}, 1U, 0U, 0x01U},
	{instruction_t::move, 5U, 3U, {}, 1U, 0U, 0x01U},
	{instruction_t::move, 5U, 4U, {}, 1U, 0U, 0x01U},
	{instruction_t::move, 5U, 5U, {}, 1U, 0U, 0x01U},
	{instruction_t::move, 5U, 6U, {}, 1U, 0U, 0x01U},
	{instruction_t::move, 5U, 7U, {}, 1U, 0U, 0x01U},
	{instruction_t::move, 5U, 0U, {}, 1U, 0U, 0x02U},
	{instruction_t::move, 5U, 1U, {}, 1U, 0U, 0x02U},
	{instruction_t::move, 5U, 2U, {}, 1U, 0U, 0x02U},
	{instruction_t::move, 5U, 3U, {}, 1U, 0U, 0x02U},
	{instruction_t::move, 5U, 4U, {}, 1U, 0U, 0x02U},
	{instruction_t::move, 5U, 5U, {}, 1U, 0U, 0x02U},
	{instruction_t::move, 5U, 6U, {}, 1U, 0U, 0x02U},
	{instruction_t::move, 5U, 7U, {}, 1U, 0U, 0x02U},
	{instruction_t::move, 5U, 0U, {}, 1U, 0U, 0x03U},
	{instruction_t::move, 5U, 1U, {}, 1U, 0U, 0x03U},
	{instruction_t::move, 5U, 2U, {}, 1U, 0U, 0x03U},
	{instruction_t::move, 5U, 3U, {}, 1U, 0U, 0x03U},
	{instruction_t::move, 5U, 4U, {}, 1U, 0U, 0x03U},
	{instruction_t::move, 5U, 5U, {}, 1U, 0U, 0x03U},
	{instruction_t::move, 5U, 6U, {}, 1U, 0U, 0x03U},
	{instruction_t::move, 5U, 7U, {}, 1U, 0U, 0x03U},
	{instruction_t::move, 5U, 0U, {}, 1U, 0U, 0x04U},
	{instruction_t::move, 5U, 1U, {}, 1U, 0U, 0x04U},
	{instruction_t::move, 5U, 2U, {}, 1U, 0U, 0x04U},
	{instruction_t::move, 5U, 3U, {}, 1U, 0U, 0x04U},
	{instruction_t::move, 5U, 4U, {}, 1U, 0U, 0x04U},
	{instruction_t::move, 5U, 5U, {}, 1U, 0U, 0x04U},
	{instruction_t::move, 5U, 6U, {}, 1U, 0U, 0x04U},
	{instruction_t::move, 5U, 7U, {}, 1U, 0U, 0x04U},
	{instruction_t::move, 5U, 0U, {}, 1U, 0U, 0x05U},
	{instruction_t::move, 5U, 1U, {}, 1U, 0U, 0x05U},
	{instruction_t::move, 5U, 2U, {}, 1U, 0U, 0x05U},
	{instruction_t::move, 5U, 3U, {}, 1U, 0U, 0x05U},
	{instruction_t::move, 5U, 4U, {}, 1U, 0U, 0x05U},
	{instruction_t::move, 5U, 5U, {}, 1U, 0U, 0x05U},
	{instruction_t::move, 5U, 6U, {}, 1U, 0U, 0x05U},
	{instruction_t::move, 5U, 7U, {}, 1U, 0U, 0x05U},
	{instruction_t::move, 5U, 0U, {}, 1U, 0U, 0x06U},
	{instruction_t::move, 5U, 1U, {}, 1U, 0U, 0x06U},
	{instruction_t::move, 5U, 2U, {}, 1U, 0U, 0x06U},
	{instruction_t::move, 5U, 3U, {}, 1U, 0U, 0x06U},
	{instruction_t::move, 5U, 4U, {}, 1U, 0U, 0x06U},
	{instruction_t::move, 5U, 5U, {}, 1U, 0U, 0x06U},
	{instruction_t::move, 5U, 6U, {}, 1U, 0U, 0x06U},
	{instruction_t::move, 5U, 7U, {}, 1U, 0U, 0x06U},
	{instruction_t::move, 5U, 0U, {}, 1U, 0U, 0x07U},
	{instruction_t::move, 5U, 1U, {}, 1U, 0U, 0x07U},
	{instruction_t::move, 5U, 2U, {}, 1U, 0U, 0x07U},
	{instruction_t::move, 5U, 3U, {}, 1U, 0U, 0x07U},
	{instruction_t::move, 5U, 4U, {}, 1U, 0U, 0x07U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 5U, 0U, {}, 1U, 0U, 0x10U},
	{instruction_t::move, 5U, 1U, {}, 1U, 0U, 0x10U},
	{instruction_t::move, 5U, 2U, {}, 1U, 0U, 0x10U},
	{instruction_t::move, 5U, 3U, {}, 1U, 0U, 0x10U},
	{instruction_t::move, 5U, 4U, {}, 1U, 0U, 0x10U},
	{instruction_t::move, 5U, 5U, {}, 1U, 0U, 0x10U},
	{instruction_t::move, 5U, 6U, {}, 1U, 0U, 0x10U},
	{instruction_t::move, 5U, 7U, {}, 1U, 0U, 0x10U},
	{instruction_t::move, 5U, 0U, {}, 1U, 0U, 0x11U},
	{instruction_t::move, 5U, 1U, {}, 1U, 0U, 0x11U},
	{instruction_t::move, 5U, 2U, {}, 1U, 0U, 0x11U},
	{instruction_t::move, 5U, 3U, {}, 1U, 0U, 0x11U},
	{instruction_t::move, 5U, 4U, {}, 1U, 0U, 0x11U},
	{instruction_t::move, 5U, 5U, {}, 1U, 0U, 0x11U},
	{instruction_t::move, 5U, 6U, {}, 1U, 0U, 0x11U},
	{instruction_t::move, 5U, 7U, {}, 1U, 0U, 0x11U},
	{instruction_t::move, 5U, 0U, {}, 1U, 0U, 0x12U},
	{instruction_t::move, 5U, 1U, {}, 1U, 0U, 0x12U},
	{instruction_t::move, 5U, 2U, {}, 1U, 0U, 0x12U},
	{instruction_t::move, 5U, 3U, {}, 1U, 0U, 0x12U},
	{instruction_t::move, 5U, 4U, {}, 1U, 0U, 0x12U},
	{instruction_t::move, 5U, 5U, {}, 1U, 0U, 0x12U},
	{instruction_t::move, 5U, 6U, {}, 1U, 0U, 0x12U},
	{instruction_t::move, 5U, 7U, {}, 1U, 0U, 0x12U},
	{instruction_t::move, 5U, 0U, {}, 1U, 0U, 0x13U},
	{instruction_t::move, 5U, 1U, {}, 1U, 0U, 0x13U},
	{instruction_t::move, 5U, 2U, {}, 1U, 0U, 0x13U},
	{instruction_t::move, 5U, 3U, {}, 1U, 0U, 0x13U},
	{instruction_t::move, 5U, 4U, {}, 1U, 0U, 0x13U},
	{instruction_t::move, 5U, 5U, {}, 1U, 0U, 0x13U},
	{instruction_t::move, 5U, 6U, {}, 1U, 0U, 0x13U},
	{instruction_t::move, 5U, 7U, {}, 1U, 0U, 0x13U},
	{instruction_t::move, 5U, 0U, {}, 1U, 0U, 0x14U},
	{instruction_t::move, 5U, 1U, {}, 1U, 0U, 0x14U},
	{instruction_t::move, 5U, 2U, {}, 1U, 0U, 0x14U},
	{instruction_t::move, 5U, 3U, {}, 1U, 0U, 0x14U},
	{instruction_t::move, 5U, 4U, {}, 1U, 0U, 0x14U},
	{instruction_t::move, 5U, 5U, {}, 1U, 0U, 0x14U},
	{instruction_t::move, 5U, 6U, {}, 1U, 0U, 0x14U},
	{instruction_t::move, 5U, 7U, {}, 1U, 0U, 0x14U},
	{instruction_t::move, 5U, 0U, {}, 1U, 0U, 0x15U},
	{instruction_t::move, 5U, 1U, {}, 1U, 0U, 0x15U},
	{instruction_t::move, 5U, 2U, {}, 1U, 0U, 0x15U},
	{instruction_t::move, 5U, 3U, {}, 1U, 0U, 0x15U},
	{instruction_t::move, 5U, 4U, {}, 1U, 0U, 0x15U},
	{instruction_t::move, 5U, 5U, {}, 1U, 0U, 0x15U},
	{instruction_t::move, 5U, 6U, {}, 1U, 0U, 0x15U},
	{instruction_t::move, 5U, 7U, {}, 1U, 0U, 0x15U},
	{instruction_t::move, 5U, 0U, {}, 1U, 0U, 0x16U},
	{instruction_t::move, 5U, 1U, {}, 1U, 0U, 0x16U},
	{instruction_t::move, 5U, 2U, {}, 1U, 0U, 0x16U},
	{instruction_t::move, 5U, 3U, {}, 1U, 0U, 0x16U},
	{instruction_t::move, 5U, 4U, {}, 1U, 0U, 0x16U},
	{instruction_t::move, 5U, 5U, {}, 1U, 0U, 0x16U},
	{instruction_t::move, 5U, 6U, {}, 1U, 0U, 0x16U},
	{instruction_t::move, 5U, 7U, {}, 1U, 0U, 0x16U},
	{instruction_t::move, 5U, 0U, {}, 1U, 0U, 0x17U},
	{instruction_t::move, 5U, 1U, {}, 1U, 0U, 0x17U},
	{instruction_t::move, 5U, 2U, {}, 1U, 0U, 0x17U},
	{instruction_t::move, 5U, 3U, {}, 1U, 0U, 0x17U},
	{instruction_t::move, 5U, 4U, {}, 1U, 0U, 0x17U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 5U, 0U, {}, 1U, 0U, 0x18U},
	{instruction_t::move, 5U, 1U, {}, 1U, 0U, 0x18U},
	{instruction_t::move, 5U, 2U, {}, 1U, 0U, 0x18U},
	{instruction_t::move, 5U, 3U, {}, 1U, 0U, 0x18U},
	{instruction_t::move, 5U, 4U, {}, 1U, 0U, 0x18U},
	{instruction_t::move, 5U, 5U, {}, 1U, 0U, 0x18U},
	{instruction_t::move, 5U, 6U, {}, 1U, 0U, 0x18U},
	{instruction_t::move, 5U, 7U, {}, 1U, 0U, 0x18U},
	{instruction_t::move, 5U, 0U, {}, 1U, 0U, 0x19U},
	{instruction_t::move, 5U, 1U, {}, 1U, 0U, 0x19U},
	{instruction_t::move, 5U, 2U, {}, 1U, 0U, 0x19U},
	{instruction_t::move, 5U, 3U, {}, 1U, 0U, 0x19U},
	{instruction_t::move, 5U, 4U, {}, 1U, 0U, 0x19U},
	{instruction_t::move, 5U, 5U, {}, 1U, 0U, 0x19U},
	{instruction_t::move, 5U, 6U, {}, 1U, 0U, 0x19U},
	{instruction_t::move, 5U, 7U, {}, 1U, 0U, 0x19U},
	{instruction_t::move, 5U, 0U, {}, 1U, 0U, 0x1aU},
	{instruction_t::move, 5U, 1U, {}, 1U, 0U, 0x1aU},
	{instruction_t::move, 5U, 2U, {}, 1U, 0U, 0x1aU},
	{instruction_t::move, 5U, 3U, {}, 1U, 0U, 0x1aU},
	{instruction_t::move, 5U, 4U, {}, 1U, 0U, 0x1aU},
	{instruction_t::move, 5U, 5U, {}, 1U, 0U, 0x1aU},
	{instruction_t::move, 5U, 6U, {}, 1U, 0U, 0x1aU},
	{instruction_t::move, 5U, 7U, {}, 1U, 0U, 0x1aU},
	{instruction_t::move, 5U, 0U, {}, 1U, 0U, 0x1bU},
	{instruction_t::move, 5U, 1U, {}, 1U, 0U, 0x1bU},
	{instruction_t::move, 5U, 2U, {}, 1U, 0U, 0x1bU},
	{instruction_t::move, 5U, 3U, {}, 1U, 0U, 0x1bU},
	{instruction_t::move, 5U, 4U, {}, 1U, 0U, 0x1bU},
	{instruction_t::move, 5U, 5U, {}, 1U, 0U, 0x1bU},
	{instruction_t::move, 5U, 6U, {}, 1U, 0U, 0x1bU},
	{instruction_t::move, 5U, 7U, {}, 1U, 0U, 0x1bU},
	{instruction_t::move, 5U, 0U, {}, 1U, 0U, 0x1cU},
	{instruction_t::move, 5U, 1U, {}, 1U, 0U, 0x1cU},
	{instruction_t::move, 5U, 2U, {}, 1U, 0U, 0x1cU},
	{instruction_t::move, 5U, 3U, {}, 1U, 0U, 0x1cU},
	{instruction_t::move, 5U, 4U, {}, 1U, 0U, 0x1cU},
	{instruction_t::move, 5U, 5U, {}, 1U, 0U, 0x1cU},
	{instruction_t::move, 5U, 6U, {}, 1U, 0U, 0x1cU},
	{instruction_t::move, 5U, 7U, {}, 1U, 0U, 0x1cU},
	{instruction_t::move, 5U, 0U, {}, 1U, 0U, 0x1dU},
	{instruction_t::move, 5U, 1U, {}, 1U, 0U, 0x1dU},
	{instruction_t::move, 5U, 2U, {}, 1U, 0U, 0x1dU},
	{instruction_t::move, 5U, 3U, {}, 1U, 0U, 0x1dU},
	{instruction_t::move, 5U, 4U, {}, 1U, 0U, 0x1dU},
	{instruction_t::move, 5U, 5U, {}, 1U, 0U, 0x1dU},
	{instruction_t::move, 5U, 6U, {}, 1U, 0U, 0x1dU},
	{instruction_t::move, 5U, 7U, {}, 1U, 0U, 0x1dU},
	{instruction_t::move, 5U, 0U, {}, 1U, 0U, 0x1eU},
	{instruction_t::move, 5U, 1U, {}, 1U, 0U, 0x1eU},
	{instruction_t::move, 5U, 2U, {}, 1U, 0U, 0x1eU},
	{instruction_t::move, 5U, 3U, {}, 1U, 0U, 0x1eU},
	{instruction_t::move, 5U, 4U, {}, 1U, 0U, 0x1eU},
	{instruction_t::move, 5U, 5U, {}, 1U, 0U, 0x1eU},
	{instruction_t::move, 5U, 6U, {}, 1U, 0U, 0x1eU},
	{instruction_t::move, 5U, 7U, {}, 1U, 0U, 0x1eU},
	{instruction_t::move, 5U, 0U, {}, 1U, 0U, 0x1fU},
	{instruction_t::move, 5U, 1U, {}, 1U, 0U, 0x1fU},
	{instruction_t::move, 5U, 2U, {}, 1U, 0U, 0x1fU},
	{instruction_t::move, 5U, 3U, {}, 1U, 0U, 0x1fU},
	{instruction_t::move, 5U, 4U, {}, 1U, 0U, 0x1fU},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 5U, 0U, {}, 1U, 0U, 0x20U},
	{instruction_t::move, 5U, 1U, {}, 1U, 0U, 0x20U},
	{instruction_t::move, 5U, 2U, {}, 1U, 0U, 0x20U},
	{instruction_t::move, 5U, 3U, {}, 1U, 0U, 0x20U},
	{instruction_t::move, 5U, 4U, {}, 1U, 0U, 0x20U},
	{instruction_t::move, 5U, 5U, {}, 1U, 0U, 0x20U},
	{instruction_t::move, 5U, 6U, {}, 1U, 0U, 0x20U},
	{instruction_t::move, 5U, 7U, {}, 1U, 0U, 0x20U},
	{instruction_t::move, 5U, 0U, {}, 1U, 0U, 0x21U},
	{instruction_t::move, 5U, 1U, {}, 1U, 0U, 0x21U},
	{instruction_t::move, 5U, 2U, {}, 1U, 0U, 0x21U},
	{instruction_t::move, 5U, 3U, {}, 1U, 0U, 0x21U},
	{instruction_t::move, 5U, 4U, {}, 1U, 0U, 0x21U},
	{instruction_t::move, 5U, 5U, {}, 1U, 0U, 0x21U},
	{instruction_t::move, 5U, 6U, {}, 1U, 0U, 0x21U},
	{instruction_t::move, 5U, 7U, {}, 1U, 0U, 0x21U},
	{instruction_t::move, 5U, 0U, {}, 1U, 0U, 0x22U},
	{instruction_t::move, 5U, 1U, {}, 1U, 0U, 0x22U},
	{instruction_t::move, 5U, 2U, {}, 1U, 0U, 0x22U},
	{instruction_t::move, 5U, 3U, {}, 1U, 0U, 0x22U},
	{instruction_t::move, 5U, 4U, {}, 1U, 0U, 0x22U},
	{instruction_t::move, 5U, 5U, {}, 1U, 0U, 0x22U},
	{instruction_t::move, 5U, 6U, {}, 1U, 0U, 0x22U},
	{instruction_t::move, 5U, 7U, {}, 1U, 0U, 0x22U},
	{instruction_t::move, 5U, 0U, {}, 1U, 0U, 0x23U},
	{instruction_t::move, 5U, 1U, {}, 1U, 0U, 0x23U},
	{instruction_t::move, 5U, 2U, {}, 1U, 0U, 0x23U},
	{instruction_t::move, 5U, 3U, {}, 1U, 0U, 0x23U},
	{instruction_t::move, 5U, 4U, {}, 1U, 0U, 0x23U},
	{instruction_t::move, 5U, 5U, {}, 1U, 0U, 0x23U},
	{instruction_t::move, 5U, 6U, {}, 1U, 0U, 0x23U},
	{instruction_t::move, 5U, 7U, {}, 1U, 0U, 0x23U},
	{instruction_t::move, 5U, 0U, {}, 1U, 0U, 0x24U},
	{instruction_t::move, 5U, 1U, {}, 1U, 0U, 0x24U},
	{instruction_t::move, 5U, 2U, {}, 1U, 0U, 0x24U},
	{instruction_t::move, 5U, 3U, {}, 1U, 0U, 0x24U},
	{instruction_t::move, 5U, 4U, {}, 1U, 0U, 0x24U},
	{instruction_t::move, 5U, 5U, {}, 1U, 0U, 0x24U},
	{instruction_t::move, 5U, 6U, {}, 1U, 0U, 0x24U},
	{instruction_t::move, 5U, 7U, {}, 1U, 0U, 0x24U},
	{instruction_t::move, 5U, 0U, {}, 1U, 0U, 0x25U},
	{instruction_t::move, 5U, 1U, {}, 1U, 0U, 0x25U},
	{instruction_t::move, 5U, 2U, {}, 1U, 0U, 0x25U},
	{instruction_t::move, 5U, 3U, {}, 1U, 0U, 0x25U},
	{instruction_t::move, 5U, 4U, {}, 1U, 0U, 0x25U},
	{instruction_t::move, 5U, 5U, {}, 1U, 0U, 0x25U},
	{instruction_t::move, 5U, 6U, {}, 1U, 0U, 0x25U},
	{instruction_t::move, 5U, 7U, {}, 1U, 0U, 0x25U},
	{instruction_t::move, 5U, 0U, {}, 1U, 0U, 0x26U},
	{instruction_t::move, 5U, 1U, {}, 1U, 0U, 0x26U},
	{instruction_t::move, 5U, 2U, {}, 1U, 0U, 0x26U},
	{instruction_t::move, 5U, 3U, {}, 1U, 0U, 0x26U},
	{instruction_t::move, 5U, 4U, {}, 1U, 0U, 0x26U},
	{instruction_t::move, 5U, 5U, {}, 1U, 0U, 0x26U},
	{instruction_t::move, 5U, 6U, {}, 1U, 0U, 0x26U},
	{instruction_t::move, 5U, 7U, {}, 1U, 0U, 0x26U},
	{instruction_t::move, 5U, 0U, {}, 1U, 0U, 0x27U},
	{instruction_t::move, 5U, 1U, {}, 1U, 0U, 0x27U},
	{instruction_t::move, 5U, 2U, {}, 1U, 0U, 0x27U},
	{instruction_t::move, 5U, 3U, {}, 1U, 0U, 0x27U},
	{instruction_t::move, 5U, 4U, {}, 1U, 0U, 0x27U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 5U, 0U, {}, 1U, 0U, 0x28U},
	{instruction_t::move, 5U, 1U, {}, 1U, 0U, 0x28U},
	{instruction_t::move, 5U, 2U, {}, 1U, 0U, 0x28U},
	{instruction_t::move, 5U, 3U, {}, 1U, 0U, 0x28U},
	{instruction_t::move, 5U, 4U, {}, 1U, 0U, 0x28U},
	{instruction_t::move, 5U, 5U, {}, 1U, 0U, 0x28U},
	{instruction_t::move, 5U, 6U, {}, 1U, 0U, 0x28U},
	{instruction_t::move, 5U, 7U, {}, 1U, 0U, 0x28U},
	{instruction_t::move, 5U, 0U, {}, 1U, 0U, 0x29U},
	{instruction_t::move, 5U, 1U, {}, 1U, 0U, 0x29U},
	{instruction_t::move, 5U, 2U, {}, 1U, 0U, 0x29U},
	{instruction_t::move, 5U, 3U, {}, 1U, 0U, 0x29U},
	{instruction_t::move, 5U, 4U, {}, 1U, 0U, 0x29U},
	{instruction_t::move, 5U, 5U, {}, 1U, 0U, 0x29U},
	{instruction_t::move, 5U, 6U, {}, 1U, 0U, 0x29U},
	{instruction_t::move, 5U, 7U, {}, 1U, 0U, 0x29U},
	{instruction_t::move, 5U, 0U, {}, 1U, 0U, 0x2aU},
	{instruction_t::move, 5U, 1U, {}, 1U, 0U, 0x2aU},
	{instruction_t::move, 5U, 2U, {}, 1U, 0U, 0x2aU},
	{instruction_t::move, 5U, 3U, {}, 1U, 0U, 0x2aU},
	{instruction_t::move, 5U, 4U, {}, 1U, 0U, 0x2aU},
	{instruction_t::move, 5U, 5U, {}, 1U, 0U, 0x2aU},
	{instruction_t::move, 5U, 6U, {}, 1U, 0U, 0x2aU},
	{instruction_t::move, 5U, 7U, {}, 1U, 0U, 0x2aU},
	{instruction_t::move, 5U, 0U, {}, 1U, 0U, 0x2bU},
	{instruction_t::move, 5U, 1U, {}, 1U, 0U, 0x2bU},
	{instruction_t::move, 5U, 2U, {}, 1U, 0U, 0x2bU},
	{instruction_t::move, 5U, 3U, {}, 1U, 0U, 0x2bU},
	{instruction_t::move, 5U, 4U, {}, 1U, 0U, 0x2bU},
	{instruction_t::move, 5U, 5U, {}, 1U, 0U, 0x2bU},
	{instruction_t::move, 5U, 6U, {}, 1U, 0U, 0x2bU},
	{instruction_t::move, 5U, 7U, {}, 1U, 0U, 0x2bU},
	{instruction_t::move, 5U, 0U, {}, 1U, 0U, 0x2cU},
	{instruction_t::move, 5U, 1U, {}, 1U, 0U, 0x2cU},
	{instruction_t::move, 5U, 2U, {}, 1U, 0U, 0x2cU},
	{instruction_t::move, 5U, 3U, {}, 1U, 0U, 0x2cU},
	{instruction_t::move, 5U, 4U, {}, 1U, 0U, 0x2cU},
	{instruction_t::move, 5U, 5U, {}, 1U, 0U, 0x2cU},
	{instruction_t::move, 5U, 6U, {}, 1U, 0U, 0x2cU},
	{instruction_t::move, 5U, 7U, {}, 1U, 0U, 0x2cU},
	{instruction_t::move, 5U, 0U, {}, 1U, 0U, 0x2dU},
	{instruction_t::move, 5U, 1U, {}, 1U, 0U, 0x2dU},
	{instruction_t::move, 5U, 2U, {}, 1U, 0U, 0x2dU},
	{instruction_t::move, 5U, 3U, {}, 1U, 0U, 0x2dU},
	{instruction_t::move, 5U, 4U, {}, 1U, 0U, 0x2dU},
	{instruction_t::move, 5U, 5U, {}, 1U, 0U, 0x2dU},
	{instruction_t::move, 5U, 6U, {}, 1U, 0U, 0x2dU},
	{instruction_t::move, 5U, 7U, {}, 1U, 0U, 0x2dU},
	{instruction_t::move, 5U, 0U, {}, 1U, 0U, 0x2eU},
	{instruction_t::move, 5U, 1U, {}, 1U, 0U, 0x2eU},
	{instruction_t::move, 5U, 2U, {}, 1U, 0U, 0x2eU},
	{instruction_t::move, 5U, 3U, {}, 1U, 0U, 0x2eU},
	{instruction_t::move, 5U, 4U, {}, 1U, 0U, 0x2eU},
	{instruction_t::move, 5U, 5U, {}, 1U, 0U, 0x2eU},
	{instruction_t::move, 5U, 6U, {}, 1U, 0U, 0x2eU},
	{instruction_t::move, 5U, 7U, {}, 1U, 0U, 0x2eU},
	{instruction_t::move, 5U, 0U, {}, 1U, 0U, 0x2fU},
	{instruction_t::move, 5U, 1U, {}, 1U, 0U, 0x2fU},
	{instruction_t::move, 5U, 2U, {}, 1U, 0U, 0x2fU},
	{instruction_t::move, 5U, 3U, {}, 1U, 0U, 0x2fU},
	{instruction_t::move, 5U, 4U, {}, 1U, 0U, 0x2fU},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 5U, 0U, {}, 1U, 0U, 0x30U},
	{instruction_t::move, 5U, 1U, {}, 1U, 0U, 0x30U},
	{instruction_t::move, 5U, 2U, {}, 1U, 0U, 0x30U},
	{instruction_t::move, 5U, 3U, {}, 1U, 0U, 0x30U},
	{instruction_t::move, 5U, 4U, {}, 1U, 0U, 0x30U},
	{instruction_t::move, 5U, 5U, {}, 1U, 0U, 0x30U},
	{instruction_t::move, 5U, 6U, {}, 1U, 0U, 0x30U},
	{instruction_t::move, 5U, 7U, {}, 1U, 0U, 0x30U},
	{instruction_t::move, 5U, 0U, {}, 1U, 0U, 0x31U},
	{instruction_t::move, 5U, 1U, {}, 1U, 0U, 0x31U},
	{instruction_t::move, 5U, 2U, {}, 1U, 0U, 0x31U},
	{instruction_t::move, 5U, 3U, {}, 1U, 0U, 0x31U},
	{instruction_t::move, 5U, 4U, {}, 1U, 0U, 0x31U},
	{instruction_t::move, 5U, 5U, {}, 1U, 0U, 0x31U},
	{instruction_t::move, 5U, 6U, {}, 1U, 0U, 0x31U},
	{instruction_t::move, 5U, 7U, {}, 1U, 0U, 0x31U},
	{instruction_t::move, 5U, 0U, {}, 1U, 0U, 0x32U},
	{instruction_t::move, 5U, 1U, {}, 1U, 0U, 0x32U},
	{instruction_t::move, 5U, 2U, {}, 1U, 0U, 0x32U},
	{instruction_t::move, 5U, 3U, {}, 1U, 0U, 0x32U},
	{instruction_t::move, 5U, 4U, {}, 1U, 0U, 0x32U},
	{instruction_t::move, 5U, 5U, {}, 1U, 0U, 0x32U},
	{instruction_t::move, 5U, 6U, {}, 1U, 0U, 0x32U},
	{instruction_t::move, 5U, 7U, {}, 1U, 0U, 0x32U},
	{instruction_t::move, 5U, 0U, {}, 1U, 0U, 0x33U},
	{instruction_t::move, 5U, 1U, {}, 1U, 0U, 0x33U},
	{instruction_t::move, 5U, 2U, {}, 1U, 0U, 0x33U},
	{instruction_t::move, 5U, 3U, {}, 1U, 0U, 0x33U},
	{instruction_t::move, 5U, 4U, {}, 1U, 0U, 0x33U},
	{instruction_t::move, 5U, 5U, {}, 1U, 0U, 0x33U},
	{instruction_t::move, 5U, 6U, {}, 1U, 0U, 0x33U},
	{instruction_t::move, 5U, 7U, {}, 1U, 0U, 0x33U},
	{instruction_t::move, 5U, 0U, {}, 1U, 0U, 0x34U},
	{instruction_t::move, 5U, 1U, {}, 1U, 0U, 0x34U},
	{instruction_t::move, 5U, 2U, {}, 1U, 0U, 0x34U},
	{instruction_t::move, 5U, 3U, {}, 1U, 0U, 0x34U},
	{instruction_t::move, 5U, 4U, {}, 1U, 0U, 0x34U},
	{instruction_t::move, 5U, 5U, {}, 1U, 0U, 0x34U},
	{instruction_t::move, 5U, 6U, {}, 1U, 0U, 0x34U},
	{instruction_t::move, 5U, 7U, {}, 1U, 0U, 0x34U},
	{instruction_t::move, 5U, 0U, {}, 1U, 0U, 0x35U},
	{instruction_t::move, 5U, 1U, {}, 1U, 0U, 0x35U},
	{instruction_t::move, 5U, 2U, {}, 1U, 0U, 0x35U},
	{instruction_t::move, 5U, 3U, {}, 1U, 0U, 0x35U},
	{instruction_t::move, 5U, 4U, {}, 1U, 0U, 0x35U},
	{instruction_t::move, 5U, 5U, {}, 1U, 0U, 0x35U},
	{instruction_t::move, 5U, 6U, {}, 1U, 0U, 0x35U},
	{instruction_t::move, 5U, 7U, {}, 1U, 0U, 0x35U},
	{instruction_t::move, 5U, 0U, {}, 1U, 0U, 0x36U},
	{instruction_t::move, 5U, 1U, {}, 1U, 0U, 0x36U},
	{instruction_t::move, 5U, 2U, {}, 1U, 0U, 0x36U},
	{instruction_t::move, 5U, 3U, {}, 1U, 0U, 0x36U},
	{instruction_t::move, 5U, 4U, {}, 1U, 0U, 0x36U},
	{instruction_t::move, 5U, 5U, {}, 1U, 0U, 0x36U},
	{instruction_t::move, 5U, 6U, {}, 1U, 0U, 0x36U},
	{instruction_t::move, 5U, 7U, {}, 1U, 0U, 0x36U},
	{instruction_t::move, 5U, 0U, {}, 1U, 0U, 0x37U},
	{instruction_t::move, 5U, 1U, {}, 1U, 0U, 0x37U},
	{instruction_t::move, 5U, 2U, {}, 1U, 0U, 0x37U},
	{instruction_t::move, 5U, 3U, {}, 1U, 0U, 0x37U},
	{instruction_t::move, 5U, 4U, {}, 1U, 0U, 0x37U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 6U, 0U, {}, 1U, 0U, 0x00U},
	{instruction_t::move, 6U, 1U, {}, 1U, 0U, 0x00U},
	{instruction_t::move, 6U, 2U, {}, 1U, 0U, 0x00U},
	{instruction_t::move, 6U, 3U, {}, 1U, 0U, 0x00U},
	{instruction_t::move, 6U, 4U, {}, 1U, 0U, 0x00U},
	{instruction_t::move, 6U, 5U, {}, 1U, 0U, 0x00U},
	{instruction_t::move, 6U, 6U, {}, 1U, 0U, 0x00U},
	{instruction_t::move, 6U, 7U, {}, 1U, 0U, 0x00U},
	{instruction_t::move, 6U, 0U, {}, 1U, 0U, 0x01U},
	{instruction_t::move, 6U, 1U, {}, 1U, 0U, 0x01U},
	{instruction_t::move, 6U, 2U, {}, 1U, 0U, 0x01U},
	{instruction_t::move, 6U, 3U, {}, 1U, 0U, 0x01U},
	{instruction_t::move, 6U, 4U, {}, 1U, 0U, 0x01U},
	{instruction_t::move, 6U, 5U, {}, 1U, 0U, 0x01U},
	{instruction_t::move, 6U, 6U, {}, 1U, 0U, 0x01U},
	{instruction_t::move, 6U, 7U, {}, 1U, 0U, 0x01U},
	{instruction_t::move, 6U, 0U, {}, 1U, 0U, 0x02U},
	{instruction_t::move, 6U, 1U, {}, 1U, 0U, 0x02U},
	{instruction_t::move, 6U, 2U, {}, 1U, 0U, 0x02U},
	{instruction_t::move, 6U, 3U, {}, 1U, 0U, 0x02U},
	{instruction_t::move, 6U, 4U, {}, 1U, 0U, 0x02U},
	{instruction_t::move, 6U, 5U, {}, 1U, 0U, 0x02U},
	{instruction_t::move, 6U, 6U, {}, 1U, 0U, 0x02U},
	{instruction_t::move, 6U, 7U, {}, 1U, 0U, 0x02U},
	{instruction_t::move, 6U, 0U, {}, 1U, 0U, 0x03U},
	{instruction_t::move, 6U, 1U, {}, 1U, 0U, 0x03U},
	{instruction_t::move, 6U, 2U, {}, 1U, 0U, 0x03U},
	{instruction_t::move, 6U, 3U, {}, 1U, 0U, 0x03U},
	{instruction_t::move, 6U, 4U, {}, 1U, 0U, 0x03U},
	{instruction_t::move, 6U, 5U, {}, 1U, 0U, 0x03U},
	{instruction_t::move, 6U, 6U, {}, 1U, 0U, 0x03U},
	{instruction_t::move, 6U, 7U, {}, 1U, 0U, 0x03U},
	{instruction_t::move, 6U, 0U, {}, 1U, 0U, 0x04U},
	{instruction_t::move, 6U, 1U, {}, 1U, 0U, 0x04U},
	{instruction_t::move, 6U, 2U, {}, 1U, 0U, 0x04U},
	{instruction_t::move, 6U, 3U, {}, 1U, 0U, 0x04U},
	{instruction_t::move, 6U, 4U, {}, 1U, 0U, 0x04U},
	{instruction_t::move, 6U, 5U, {}, 1U, 0U, 0x04U},
	{instruction_t::move, 6U, 6U, {}, 1U, 0U, 0x04U},
	{instruction_t::move, 6U, 7U, {}, 1U, 0U, 0x04U},
	{instruction_t::move, 6U, 0U, {}, 1U, 0U, 0x05U},
	{instruction_t::move, 6U, 1U, {}, 1U, 0U, 0x05U},
	{instruction_t::move, 6U, 2U, {}, 1U, 0U, 0x05U},
	{instruction_t::move, 6U, 3U, {}, 1U, 0U, 0x05U},
	{instruction_t::move, 6U, 4U, {}, 1U, 0U, 0x05U},
	{instruction_t::move, 6U, 5U, {}, 1U, 0U, 0x05U},
	{instruction_t::move, 6U, 6U, {}, 1U, 0U, 0x05U},
	{instruction_t::move, 6U, 7U, {}, 1U, 0U, 0x05U},
	{instruction_t::move, 6U, 0U, {}, 1U, 0U, 0x06U},
	{instruction_t::move, 6U, 1U, {}, 1U, 0U, 0x06U},
	{instruction_t::move, 6U, 2U, {}, 1U, 0U, 0x06U},
	{instruction_t::move, 6U, 3U, {}, 1U, 0U, 0x06U},
	{instruction_t::move, 6U, 4U, {}, 1U, 0U, 0x06U},
	{instruction_t::move, 6U, 5U, {}, 1U, 0U, 0x06U},
	{instruction_t::move, 6U, 6U, {}, 1U, 0U, 0x06U},
	{instruction_t::move, 6U, 7U, {}, 1U, 0U, 0x06U},
	{instruction_t::move, 6U, 0U, {}, 1U, 0U, 0x07U},
	{instruction_t::move, 6U, 1U, {}, 1U, 0U, 0x07U},
	{instruction_t::move, 6U, 2U, {}, 1U, 0U, 0x07U},
	{instruction_t::move, 6U, 3U, {}, 1U, 0U, 0x07U},
	{instruction_t::move, 6U, 4U, {}, 1U, 0U, 0x07U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 6U, 0U, {}, 1U, 0U, 0x10U},
	{instruction_t::move, 6U, 1U, {}, 1U, 0U, 0x10U},
	{instruction_t::move, 6U, 2U, {}, 1U, 0U, 0x10U},
	{instruction_t::move, 6U, 3U, {}, 1U, 0U, 0x10U},
	{instruction_t::move, 6U, 4U, {}, 1U, 0U, 0x10U},
	{instruction_t::move, 6U, 5U, {}, 1U, 0U, 0x10U},
	{instruction_t::move, 6U, 6U, {}, 1U, 0U, 0x10U},
	{instruction_t::move, 6U, 7U, {}, 1U, 0U, 0x10U},
	{instruction_t::move, 6U, 0U, {}, 1U, 0U, 0x11U},
	{instruction_t::move, 6U, 1U, {}, 1U, 0U, 0x11U},
	{instruction_t::move, 6U, 2U, {}, 1U, 0U, 0x11U},
	{instruction_t::move, 6U, 3U, {}, 1U, 0U, 0x11U},
	{instruction_t::move, 6U, 4U, {}, 1U, 0U, 0x11U},
	{instruction_t::move, 6U, 5U, {}, 1U, 0U, 0x11U},
	{instruction_t::move, 6U, 6U, {}, 1U, 0U, 0x11U},
	{instruction_t::move, 6U, 7U, {}, 1U, 0U, 0x11U},
	{instruction_t::move, 6U, 0U, {}, 1U, 0U, 0x12U},
	{instruction_t::move, 6U, 1U, {}, 1U, 0U, 0x12U},
	{instruction_t::move, 6U, 2U, {}, 1U, 0U, 0x12U},
	{instruction_t::move, 6U, 3U, {}, 1U, 0U, 0x12U},
	{instruction_t::move, 6U, 4U, {}, 1U, 0U, 0x12U},
	{instruction_t::move, 6U, 5U, {}, 1U, 0U, 0x12U},
	{instruction_t::move, 6U, 6U, {}, 1U, 0U, 0x12U},
	{instruction_t::move, 6U, 7U, {}, 1U, 0U, 0x12U},
	{instruction_t::move, 6U, 0U, {}, 1U, 0U, 0x13U},
	{instruction_t::move, 6U, 1U, {}, 1U, 0U, 0x13U},
	{instruction_t::move, 6U, 2U, {}, 1U, 0U, 0x13U},
	{instruction_t::move, 6U, 3U, {}, 1U, 0U, 0x13U},
	{instruction_t::move, 6U, 4U, {}, 1U, 0U, 0x13U},
	{instruction_t::move, 6U, 5U, {}, 1U, 0U, 0x13U},
	{instruction_t::move, 6U, 6U, {}, 1U, 0U, 0x13U},
	{instruction_t::move, 6U, 7U, {}, 1U, 0U, 0x13U},
	{instruction_t::move, 6U, 0U, {}, 1U, 0U, 0x14U},
	{instruction_t::move, 6U, 1U, {}, 1U, 0U, 0x14U},
	{instruction_t::move, 6U, 2U, {}, 1U, 0U, 0x14U},
	{instruction_t::move, 6U, 3U, {}, 1U, 0U, 0x14U},
	{instruction_t::move, 6U, 4U, {}, 1U, 0U, 0x14U},
	{instruction_t::move, 6U, 5U, {}, 1U, 0U, 0x14U},
	{instruction_t::move, 6U, 6U, {}, 1U, 0U, 0x14U},
	{instruction_t::move, 6U, 7U, {}, 1U, 0U, 0x14U},
	{instruction_t::move, 6U, 0U, {}, 1U, 0U, 0x15U},
	{instruction_t::move, 6U, 1U, {}, 1U, 0U, 0x15U},
	{instruction_t::move, 6U, 2U, {}, 1U, 0U, 0x15U},
	{instruction_t::move, 6U, 3U, {}, 1U, 0U, 0x15U},
	{instruction_t::move, 6U, 4U, {}, 1U, 0U, 0x15U},
	{instruction_t::move, 6U, 5U, {}, 1U, 0U, 0x15U},
	{instruction_t::move, 6U, 6U, {}, 1U, 0U, 0x15U},
	{instruction_t::move, 6U, 7U, {}, 1U, 0U, 0x15U},
	{instruction_t::move, 6U, 0U, {}, 1U, 0U, 0x16U},
	{instruction_t::move, 6U, 1U, {}, 1U, 0U, 0x16U},
	{instruction_t::move, 6U, 2U, {}, 1U, 0U, 0x16U},
	{instruction_t::move, 6U, 3U, {}, 1U, 0U, 0x16U},
	{instruction_t::move, 6U, 4U, {}, 1U, 0U, 0x16U},
	{instruction_t::move, 6U, 5U, {}, 1U, 0U, 0x16U},
	{instruction_t::move, 6U, 6U, {}, 1U, 0U, 0x16U},
	{instruction_t::move, 6U, 7U, {}, 1U, 0U, 0x16U},
	{instruction_t::move, 6U, 0U, {}, 1U, 0U, 0x17U},
	{instruction_t::move, 6U, 1U, {}, 1U, 0U, 0x17U},
	{instruction_t::move, 6U, 2U, {}, 1U, 0U, 0x17U},
	{instruction_t::move, 6U, 3U, {}, 1U, 0U, 0x17U},
	{instruction_t::move, 6U, 4U, {}, 1U, 0U, 0x17U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 6U, 0U, {}, 1U, 0U, 0x18U},
	{instruction_t::move, 6U, 1U, {}, 1U, 0U, 0x18U},
	{instruction_t::move, 6U, 2U, {}, 1U, 0U, 0x18U},
	{instruction_t::move, 6U, 3U, {}, 1U, 0U, 0x18U},
	{instruction_t::move, 6U, 4U, {}, 1U, 0U, 0x18U},
	{instruction_t::move, 6U, 5U, {}, 1U, 0U, 0x18U},
	{instruction_t::move, 6U, 6U, {}, 1U, 0U, 0x18U},
	{instruction_t::move, 6U, 7U, {}, 1U, 0U, 0x18U},
	{instruction_t::move, 6U, 0U, {}, 1U, 0U, 0x19U},
	{instruction_t::move, 6U, 1U, {}, 1U, 0U, 0x19U},
	{instruction_t::move, 6U, 2U, {}, 1U, 0U, 0x19U},
	{instruction_t::move, 6U, 3U, {}, 1U, 0U, 0x19U},
	{instruction_t::move, 6U, 4U, {}, 1U, 0U, 0x19U},
	{instruction_t::move, 6U, 5U, {}, 1U, 0U, 0x19U},
	{instruction_t::move, 6U, 6U, {}, 1U, 0U, 0x19U},
	{instruction_t::move, 6U, 7U, {}, 1U, 0U, 0x19U},
	{instruction_t::move, 6U, 0U, {}, 1U, 0U, 0x1aU},
	{instruction_t::move, 6U, 1U, {}, 1U, 0U, 0x1aU},
	{instruction_t::move, 6U, 2U, {}, 1U, 0U, 0x1aU},
	{instruction_t::move, 6U, 3U, {}, 1U, 0U, 0x1aU},
	{instruction_t::move, 6U, 4U, {}, 1U, 0U, 0x1aU},
	{instruction_t::move, 6U, 5U, {}, 1U, 0U, 0x1aU},
	{instruction_t::move, 6U, 6U, {}, 1U, 0U, 0x1aU},
	{instruction_t::move, 6U, 7U, {}, 1U, 0U, 0x1aU},
	{instruction_t::move, 6U, 0U, {}, 1U, 0U, 0x1bU},
	{instruction_t::move, 6U, 1U, {}, 1U, 0U, 0x1bU},
	{instruction_t::move, 6U, 2U, {}, 1U, 0U, 0x1bU},
	{instruction_t::move, 6U, 3U, {}, 1U, 0U, 0x1bU},
	{instruction_t::move, 6U, 4U, {}, 1U, 0U, 0x1bU},
	{instruction_t::move, 6U, 5U, {}, 1U, 0U, 0x1bU},
	{instruction_t::move, 6U, 6U, {}, 1U, 0U, 0x1bU},
	{instruction_t::move, 6U, 7U, {}, 1U, 0U, 0x1bU},
	{instruction_t::move, 6U, 0U, {}, 1U, 0U, 0x1cU},
	{instruction_t::move, 6U, 1U, {}, 1U, 0U, 0x1cU},
	{instruction_t::move, 6U, 2U, {}, 1U, 0U, 0x1cU},
	{instruction_t::move, 6U, 3U, {}, 1U, 0U, 0x1cU},
	{instruction_t::move, 6U, 4U, {}, 1U, 0U, 0x1cU},
	{instruction_t::move, 6U, 5U, {}, 1U, 0U, 0x1cU},
	{instruction_t::move, 6U, 6U, {}, 1U, 0U, 0x1cU},
	{instruction_t::move, 6U, 7U, {}, 1U, 0U, 0x1cU},
	{instruction_t::move, 6U, 0U, {}, 1U, 0U, 0x1dU},
	{instruction_t::move, 6U, 1U, {}, 1U, 0U, 0x1dU},
	{instruction_t::move, 6U, 2U, {}, 1U, 0U, 0x1dU},
	{instruction_t::move, 6U, 3U, {}, 1U, 0U, 0x1dU},
	{instruction_t::move, 6U, 4U, {}, 1U, 0U, 0x1dU},
	{instruction_t::move, 6U, 5U, {}, 1U, 0U, 0x1dU},
	{instruction_t::move, 6U, 6U, {}, 1U, 0U, 0x1dU},
	{instruction_t::move, 6U, 7U, {}, 1U, 0U, 0x1dU},
	{instruction_t::move, 6U, 0U, {}, 1U, 0U, 0x1eU},
	{instruction_t::move, 6U, 1U, {}, 1U, 0U, 0x1eU},
	{instruction_t::move, 6U, 2U, {}, 1U, 0U, 0x1eU},
	{instruction_t::move, 6U, 3U, {}, 1U, 0U, 0x1eU},
	{instruction_t::move, 6U, 4U, {}, 1U, 0U, 0x1eU},
	{instruction_t::move, 6U, 5U, {}, 1U, 0U, 0x1eU},
	{instruction_t::move, 6U, 6U, {}, 1U, 0U, 0x1eU},
	{instruction_t::move, 6U, 7U, {}, 1U, 0U, 0x1eU},
	{instruction_t::move, 6U, 0U, {}, 1U, 0U, 0x1fU},
	{instruction_t::move, 6U, 1U, {}, 1U, 0U, 0x1fU},
	{instruction_t::move, 6U, 2U, {}, 1U, 0U, 0x1fU},
	{instruction_t::move, 6U, 3U, {}, 1U, 0U, 0x1fU},
	{instruction_t::move, 6U, 4U, {}, 1U, 0U, 0x1fU},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 6U, 0U, {}, 1U, 0U, 0x20U},
	{instruction_t::move, 6U, 1U, {}, 1U, 0U, 0x20U},
	{instruction_t::move, 6U, 2U, {}, 1U, 0U, 0x20U},
	{instruction_t::move, 6U, 3U, {}, 1U, 0U, 0x20U},
	{instruction_t::move, 6U, 4U, {}, 1U, 0U, 0x20U},
	{instruction_t::move, 6U, 5U, {}, 1U, 0U, 0x20U},
	{instruction_t::move, 6U, 6U, {}, 1U, 0U, 0x20U},
	{instruction_t::move, 6U, 7U, {}, 1U, 0U, 0x20U},
	{instruction_t::move, 6U, 0U, {}, 1U, 0U, 0x21U},
	{instruction_t::move, 6U, 1U, {}, 1U, 0U, 0x21U},
	{instruction_t::move, 6U, 2U, {}, 1U, 0U, 0x21U},
	{instruction_t::move, 6U, 3U, {}, 1U, 0U, 0x21U},
	{instruction_t::move, 6U, 4U, {}, 1U, 0U, 0x21U},
	{instruction_t::move, 6U, 5U, {}, 1U, 0U, 0x21U},
	{instruction_t::move, 6U, 6U, {}, 1U, 0U, 0x21U},
	{instruction_t::move, 6U, 7U, {}, 1U, 0U, 0x21U},
	{instruction_t::move, 6U, 0U, {}, 1U, 0U, 0x22U},
	{instruction_t::move, 6U, 1U, {}, 1U, 0U, 0x22U},
	{instruction_t::move, 6U, 2U, {}, 1U, 0U, 0x22U},
	{instruction_t::move, 6U, 3U, {}, 1U, 0U, 0x22U},
	{instruction_t::move, 6U, 4U, {}, 1U, 0U, 0x22U},
	{instruction_t::move, 6U, 5U, {}, 1U, 0U, 0x22U},
	{instruction_t::move, 6U, 6U, {}, 1U, 0U, 0x22U},
	{instruction_t::move, 6U, 7U, {}, 1U, 0U, 0x22U},
	{instruction_t::move, 6U, 0U, {}, 1U, 0U, 0x23U},
	{instruction_t::move, 6U, 1U, {}, 1U, 0U, 0x23U},
	{instruction_t::move, 6U, 2U, {}, 1U, 0U, 0x23U},
	{instruction_t::move, 6U, 3U, {}, 1U, 0U, 0x23U},
	{instruction_t::move, 6U, 4U, {}, 1U, 0U, 0x23U},
	{instruction_t::move, 6U, 5U, {}, 1U, 0U, 0x23U},
	{instruction_t::move, 6U, 6U, {}, 1U, 0U, 0x23U},
	{instruction_t::move, 6U, 7U, {}, 1U, 0U, 0x23U},
	{instruction_t::move, 6U, 0U, {}, 1U, 0U, 0x24U},
	{instruction_t::move, 6U, 1U, {}, 1U, 0U, 0x24U},
	{instruction_t::move, 6U, 2U, {}, 1U, 0U, 0x24U},
	{instruction_t::move, 6U, 3U, {}, 1U, 0U, 0x24U},
	{instruction_t::move, 6U, 4U, {}, 1U, 0U, 0x24U},
	{instruction_t::move, 6U, 5U, {}, 1U, 0U, 0x24U},
	{instruction_t::move, 6U, 6U, {}, 1U, 0U, 0x24U},
	{instruction_t::move, 6U, 7U, {}, 1U, 0U, 0x24U},
	{instruction_t::move, 6U, 0U, {}, 1U, 0U, 0x25U},
	{instruction_t::move, 6U, 1U, {}, 1U, 0U, 0x25U},
	{instruction_t::move, 6U, 2U, {}, 1U, 0U, 0x25U},
	{instruction_t::move, 6U, 3U, {}, 1U, 0U, 0x25U},
	{instruction_t::move, 6U, 4U, {}, 1U, 0U, 0x25U},
	{instruction_t::move, 6U, 5U, {}, 1U, 0U, 0x25U},
	{instruction_t::move, 6U, 6U, {}, 1U, 0U, 0x25U},
	{instruction_t::move, 6U, 7U, {}, 1U, 0U, 0x25U},
	{instruction_t::move, 6U, 0U, {}, 1U, 0U, 0x26U},
	{instruction_t::move, 6U, 1U, {}, 1U, 0U, 0x26U},
	{instruction_t::move, 6U, 2U, {}, 1U, 0U, 0x26U},
	{instruction_t::move, 6U, 3U, {}, 1U, 0U, 0x26U},
	{instruction_t::move, 6U, 4U, {}, 1U, 0U, 0x26U},
	{instruction_t::move, 6U, 5U, {}, 1U, 0U, 0x26U},
	{instruction_t::move, 6U, 6U, {}, 1U, 0U, 0x26U},
	{instruction_t::move, 6U, 7U, {}, 1U, 0U, 0x26U},
	{instruction_t::move, 6U, 0U, {}, 1U, 0U, 0x27U},
	{instruction_t::move, 6U, 1U, {}, 1U, 0U, 0x27U},
	{instruction_t::move, 6U, 2U, {}, 1U, 0U, 0x27U},
	{instruction_t::move, 6U, 3U, {}, 1U, 0U, 0x27U},
	{instruction_t::move, 6U, 4U, {}, 1U, 0U, 0x27U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 6U, 0U, {}, 1U, 0U, 0x28U},
	{instruction_t::move, 6U, 1U, {}, 1U, 0U, 0x28U},
	{instruction_t::move, 6U, 2U, {}, 1U, 0U, 0x28U},
	{instruction_t::move, 6U, 3U, {}, 1U, 0U, 0x28U},
	{instruction_t::move, 6U, 4U, {}, 1U, 0U, 0x28U},
	{instruction_t::move, 6U, 5U, {}, 1U, 0U, 0x28U},
	{instruction_t::move, 6U, 6U, {}, 1U, 0U, 0x28U},
	{instruction_t::move, 6U, 7U, {}, 1U, 0U, 0x28U},
	{instruction_t::move, 6U, 0U, {}, 1U, 0U, 0x29U},
	{instruction_t::move, 6U, 1U, {}, 1U, 0U, 0x29U},
	{instruction_t::move, 6U, 2U, {}, 1U, 0U, 0x29U},
	{instruction_t::move, 6U, 3U, {}, 1U, 0U, 0x29U},
	{instruction_t::move, 6U, 4U, {}, 1U, 0U, 0x29U},
	{instruction_t::move, 6U, 5U, {}, 1U, 0U, 0x29U},
	{instruction_t::move, 6U, 6U, {}, 1U, 0U, 0x29U},
	{instruction_t::move, 6U, 7U, {}, 1U, 0U, 0x29U},
	{instruction_t::move, 6U, 0U, {}, 1U, 0U, 0x2aU},
	{instruction_t::move, 6U, 1U, {}, 1U, 0U, 0x2aU},
	{instruction_t::move, 6U, 2U, {}, 1U, 0U, 0x2aU},
	{instruction_t::move, 6U, 3U, {}, 1U, 0U, 0x2aU},
	{instruction_t::move, 6U, 4U, {}, 1U, 0U, 0x2aU},
	{instruction_t::move, 6U, 5U, {}, 1U, 0U, 0x2aU},
	{instruction_t::move, 6U, 6U, {}, 1U, 0U, 0x2aU},
	{instruction_t::move, 6U, 7U, {}, 1U, 0U, 0x2aU},
	{instruction_t::move, 6U, 0U, {}, 1U, 0U, 0x2bU},
	{instruction_t::move, 6U, 1U, {}, 1U, 0U, 0x2bU},
	{instruction_t::move, 6U, 2U, {}, 1U, 0U, 0x2bU},
	{instruction_t::move, 6U, 3U, {}, 1U, 0U, 0x2bU},
	{instruction_t::move, 6U, 4U, {}, 1U, 0U, 0x2bU},
	{instruction_t::move, 6U, 5U, {}, 1U, 0U, 0x2bU},
	{instruction_t::move, 6U, 6U, {}, 1U, 0U, 0x2bU},
	{instruction_t::move, 6U, 7U, {}, 1U, 0U, 0x2bU},
	{instruction_t::move, 6U, 0U, {}, 1U, 0U, 0x2cU},
	{instruction_t::move, 6U, 1U, {}, 1U, 0U, 0x2cU},
	{instruction_t::move, 6U, 2U, {}, 1U, 0U, 0x2cU},
	{instruction_t::move, 6U, 3U, {}, 1U, 0U, 0x2cU},
	{instruction_t::move, 6U, 4U, {}, 1U, 0U, 0x2cU},
	{instruction_t::move, 6U, 5U, {}, 1U, 0U, 0x2cU},
	{instruction_t::move, 6U, 6U, {}, 1U, 0U, 0x2cU},
	{instruction_t::move, 6U, 7U, {}, 1U, 0U, 0x2cU},
	{instruction_t::move, 6U, 0U, {}, 1U, 0U, 0x2dU},
	{instruction_t::move, 6U, 1U, {}, 1U, 0U, 0x2dU},
	{instruction_t::move, 6U, 2U, {}, 1U, 0U, 0x2dU},
	{instruction_t::move, 6U, 3U, {}, 1U, 0U, 0x2dU},
	{instruction_t::move, 6U, 4U, {}, 1U, 0U, 0x2dU},
	{instruction_t::move, 6U, 5U, {}, 1U, 0U, 0x2dU},
	{instruction_t::move, 6U, 6U, {}, 1U, 0U, 0x2dU},
	{instruction_t::move, 6U, 7U, {}, 1U, 0U, 0x2dU},
	{instruction_t::move, 6U, 0U, {}, 1U, 0U, 0x2eU},
	{instruction_t::move, 6U, 1U, {}, 1U, 0U, 0x2eU},
	{instruction_t::move, 6U, 2U, {}, 1U, 0U, 0x2eU},
	{instruction_t::move, 6U, 3U, {}, 1U, 0U, 0x2eU},
	{instruction_t::move, 6U, 4U, {}, 1U, 0U, 0x2eU},
	{instruction_t::move, 6U, 5U, {}, 1U, 0U, 0x2eU},
	{instruction_t::move, 6U, 6U, {}, 1U, 0U, 0x2eU},
	{instruction_t::move, 6U, 7U, {}, 1U, 0U, 0x2eU},
	{instruction_t::move, 6U, 0U, {}, 1U, 0U, 0x2fU},
	{instruction_t::move, 6U, 1U, {}, 1U, 0U, 0x2fU},
	{instruction_t::move, 6U, 2U, {}, 1U, 0U, 0x2fU},
	{instruction_t::move, 6U, 3U, {}, 1U, 0U, 0x2fU},
	{instruction_t::move, 6U, 4U, {}, 1U, 0U, 0x2fU},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 6U, 0U, {}, 1U, 0U, 0x30U},
	{instruction_t::move, 6U, 1U, {}, 1U, 0U, 0x30U},
	{instruction_t::move, 6U, 2U, {}, 1U, 0U, 0x30U},
	{instruction_t::move, 6U, 3U, {}, 1U, 0U, 0x30U},
	{instruction_t::move, 6U, 4U, {}, 1U, 0U, 0x30U},
	{instruction_t::move, 6U, 5U, {}, 1U, 0U, 0x30U},
	{instruction_t::move, 6U, 6U, {}, 1U, 0U, 0x30U},
	{instruction_t::move, 6U, 7U, {}, 1U, 0U, 0x30U},
	{instruction_t::move, 6U, 0U, {}, 1U, 0U, 0x31U},
	{instruction_t::move, 6U, 1U, {}, 1U, 0U, 0x31U},
	{instruction_t::move, 6U, 2U, {}, 1U, 0U, 0x31U},
	{instruction_t::move, 6U, 3U, {}, 1U, 0U, 0x31U},
	{instruction_t::move, 6U, 4U, {}, 1U, 0U, 0x31U},
	{instruction_t::move, 6U, 5U, {}, 1U, 0U, 0x31U},
	{instruction_t::move, 6U, 6U, {}, 1U, 0U, 0x31U},
	{instruction_t::move, 6U, 7U, {}, 1U, 0U, 0x31U},
	{instruction_t::move, 6U, 0U, {}, 1U, 0U, 0x32U},
	{instruction_t::move, 6U, 1U, {}, 1U, 0U, 0x32U},
	{instruction_t::move, 6U, 2U, {}, 1U, 0U, 0x32U},
	{instruction_t::move, 6U, 3U, {}, 1U, 0U, 0x32U},
	{instruction_t::move, 6U, 4U, {}, 1U, 0U, 0x32U},
	{instruction_t::move, 6U, 5U, {}, 1U, 0U, 0x32U},
	{instruction_t::move, 6U, 6U, {}, 1U, 0U, 0x32U},
	{instruction_t::move, 6U, 7U, {}, 1U, 0U, 0x32U},
	{instruction_t::move, 6U, 0U, {}, 1U, 0U, 0x33U},
	{instruction_t::move, 6U, 1U, {}, 1U, 0U, 0x33U},
	{instruction_t::move, 6U, 2U, {}, 1U, 0U, 0x33U},
	{instruction_t::move, 6U, 3U, {}, 1U, 0U, 0x33U},
	{instruction_t::move, 6U, 4U, {}, 1U, 0U, 0x33U},
	{instruction_t::move, 6U, 5U, {}, 1U, 0U, 0x33U},
	{instruction_t::move, 6U, 6U, {}, 1U, 0U, 0x33U},
	{instruction_t::move, 6U, 7U, {}, 1U, 0U, 0x33U},
	{instruction_t::move, 6U, 0U, {}, 1U, 0U, 0x34U},
	{instruction_t::move, 6U, 1U, {}, 1U, 0U, 0x34U},
	{instruction_t::move, 6U, 2U, {}, 1U, 0U, 0x34U},
	{instruction_t::move, 6U, 3U, {}, 1U, 0U, 0x34U},
	{instruction_t::move, 6U, 4U, {}, 1U, 0U, 0x34U},
	{instruction_t::move, 6U, 5U, {}, 1U, 0U, 0x34U},
	{instruction_t::move, 6U, 6U, {}, 1U, 0U, 0x34U},
	{instruction_t::move, 6U, 7U, {}, 1U, 0U, 0x34U},
	{instruction_t::move, 6U, 0U, {}, 1U, 0U, 0x35U},
	{instruction_t::move, 6U, 1U, {}, 1U, 0U, 0x35U},
	{instruction_t::move, 6U, 2U, {}, 1U, 0U, 0x35U},
	{instruction_t::move, 6U, 3U, {}, 1U, 0U, 0x35U},
	{instruction_t::move, 6U, 4U, {}, 1U, 0U, 0x35U},
	{instruction_t::move, 6U, 5U, {}, 1U, 0U, 0x35U},
	{instruction_t::move, 6U, 6U, {}, 1U, 0U, 0x35U},
	{instruction_t::move, 6U, 7U, {}, 1U, 0U, 0x35U},
	{instruction_t::move, 6U, 0U, {}, 1U, 0U, 0x36U},
	{instruction_t::move, 6U, 1U, {}, 1U, 0U, 0x36U},
	{instruction_t::move, 6U, 2U, {}, 1U, 0U, 0x36U},
	{instruction_t::move, 6U, 3U, {}, 1U, 0U, 0x36U},
	{instruction_t::move, 6U, 4U, {}, 1U, 0U, 0x36U},
	{instruction_t::move, 6U, 5U, {}, 1U, 0U, 0x36U},
	{instruction_t::move, 6U, 6U, {}, 1U, 0U, 0x36U},
	{instruction_t::move, 6U, 7U, {}, 1U, 0U, 0x36U},
	{instruction_t::move, 6U, 0U, {}, 1U, 0U, 0x37U},
	{instruction_t::move, 6U, 1U, {}, 1U, 0U, 0x37U},
	{instruction_t::move, 6U, 2U, {}, 1U, 0U, 0x37U},
	{instruction_t::move, 6U, 3U, {}, 1U, 0U, 0x37U},
	{instruction_t::move, 6U, 4U, {}, 1U, 0U, 0x37U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 7U, 0U, {}, 1U, 0U, 0x00U},
	{instruction_t::move, 7U, 1U, {}, 1U, 0U, 0x00U},
	{instruction_t::move, 7U, 2U, {}, 1U, 0U, 0x00U},
	{instruction_t::move, 7U, 3U, {}, 1U, 0U, 0x00U},
	{instruction_t::move, 7U, 4U, {}, 1U, 0U, 0x00U},
	{instruction_t::move, 7U, 5U, {}, 1U, 0U, 0x00U},
	{instruction_t::move, 7U, 6U, {}, 1U, 0U, 0x00U},
	{instruction_t::move, 7U, 7U, {}, 1U, 0U, 0x00U},
	{instruction_t::move, 7U, 0U, {}, 1U, 0U, 0x01U},
	{instruction_t::move, 7U, 1U, {}, 1U, 0U, 0x01U},
	{instruction_t::move, 7U, 2U, {}, 1U, 0U, 0x01U},
	{instruction_t::move, 7U, 3U, {}, 1U, 0U, 0x01U},
	{instruction_t::move, 7U, 4U, {}, 1U, 0U, 0x01U},
	{instruction_t::move, 7U, 5U, {}, 1U, 0U, 0x01U},
	{instruction_t::move, 7U, 6U, {}, 1U, 0U, 0x01U},
	{instruction_t::move, 7U, 7U, {}, 1U, 0U, 0x01U},
	{instruction_t::move, 7U, 0U, {}, 1U, 0U, 0x02U},
	{instruction_t::move, 7U, 1U, {}, 1U, 0U, 0x02U},
	{instruction_t::move, 7U, 2U, {}, 1U, 0U, 0x02U},
	{instruction_t::move, 7U, 3U, {}, 1U, 0U, 0x02U},
	{instruction_t::move, 7U, 4U, {}, 1U, 0U, 0x02U},
	{instruction_t::move, 7U, 5U, {}, 1U, 0U, 0x02U},
	{instruction_t::move, 7U, 6U, {}, 1U, 0U, 0x02U},
	{instruction_t::move, 7U, 7U, {}, 1U, 0U, 0x02U},
	{instruction_t::move, 7U, 0U, {}, 1U, 0U, 0x03U},
	{instruction_t::move, 7U, 1U, {}, 1U, 0U, 0x03U},
	{instruction_t::move, 7U, 2U, {}, 1U, 0U, 0x03U},
	{instruction_t::move, 7U, 3U, {}, 1U, 0U, 0x03U},
	{instruction_t::move, 7U, 4U, {}, 1U, 0U, 0x03U},
	{instruction_t::move, 7U, 5U, {}, 1U, 0U, 0x03U},
	{instruction_t::move, 7U, 6U, {}, 1U, 0U, 0x03U},
	{instruction_t::move, 7U, 7U, {}, 1U, 0U, 0x03U},
	{instruction_t::move, 7U, 0U, {}, 1U, 0U, 0x04U},
	{instruction_t::move, 7U, 1U, {}, 1U, 0U, 0x04U},
	{instruction_t::move, 7U, 2U, {}, 1U, 0U, 0x04U},
	{instruction_t::move, 7U, 3U, {}, 1U, 0U, 0x04U},
	{instruction_t::move, 7U, 4U, {}, 1U, 0U, 0x04U},
	{instruction_t::move, 7U, 5U, {}, 1U, 0U, 0x04U},
	{instruction_t::move, 7U, 6U, {}, 1U, 0U, 0x04U},
	{instruction_t::move, 7U, 7U, {}, 1U, 0U, 0x04U},
	{instruction_t::move, 7U, 0U, {}, 1U, 0U, 0x05U},
	{instruction_t::move, 7U, 1U, {}, 1U, 0U, 0x05U},
	{instruction_t::move, 7U, 2U, {}, 1U, 0U, 0x05U},
	{instruction_t::move, 7U, 3U, {}, 1U, 0U, 0x05U},
	{instruction_t::move, 7U, 4U, {}, 1U, 0U, 0x05U},
	{instruction_t::move, 7U, 5U, {}, 1U, 0U, 0x05U},
	{instruction_t::move, 7U, 6U, {}, 1U, 0U, 0x05U},
	{instruction_t::move, 7U, 7U, {}, 1U, 0U, 0x05U},
	{instruction_t::move, 7U, 0U, {}, 1U, 0U, 0x06U},
	{instruction_t::move, 7U, 1U, {}, 1U, 0U, 0x06U},
	{instruction_t::move, 7U, 2U, {}, 1U, 0U, 0x06U},
	{instruction_t::move, 7U, 3U, {}, 1U, 0U, 0x06U},
	{instruction_t::move, 7U, 4U, {}, 1U, 0U, 0x06U},
	{instruction_t::move, 7U, 5U, {}, 1U, 0U, 0x06U},
	{instruction_t::move, 7U, 6U, {}, 1U, 0U, 0x06U},
	{instruction_t::move, 7U, 7U, {}, 1U, 0U, 0x06U},
	{instruction_t::move, 7U, 0U, {}, 1U, 0U, 0x07U},
	{instruction_t::move, 7U, 1U, {}, 1U, 0U, 0x07U},
	{instruction_t::move, 7U, 2U, {}, 1U, 0U, 0x07U},
	{instruction_t::move, 7U, 3U, {}, 1U, 0U, 0x07U},
	{instruction_t::move, 7U, 4U, {}, 1U, 0U, 0x07U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 7U, 0U, {}, 1U, 0U, 0x10U},
	{instruction_t::move, 7U, 1U, {}, 1U, 0U, 0x10U},
	{instruction_t::move, 7U, 2U, {}, 1U, 0U, 0x10U},
	{instruction_t::move, 7U, 3U, {}, 1U, 0U, 0x10U},
	{instruction_t::move, 7U, 4U, {}, 1U, 0U, 0x10U},
	{instruction_t::move, 7U, 5U, {}, 1U, 0U, 0x10U},
	{instruction_t::move, 7U, 6U, {}, 1U, 0U, 0x10U},
	{instruction_t::move, 7U, 7U, {}, 1U, 0U, 0x10U},
	{instruction_t::move, 7U, 0U, {}, 1U, 0U, 0x11U},
	{instruction_t::move, 7U, 1U, {}, 1U, 0U, 0x11U},
	{instruction_t::move, 7U, 2U, {}, 1U, 0U, 0x11U},
	{instruction_t::move, 7U, 3U, {}, 1U, 0U, 0x11U},
	{instruction_t::move, 7U, 4U, {}, 1U, 0U, 0x11U},
	{instruction_t::move, 7U, 5U, {}, 1U, 0U, 0x11U},
	{instruction_t::move, 7U, 6U, {}, 1U, 0U, 0x11U},
	{instruction_t::move, 7U, 7U, {}, 1U, 0U, 0x11U},
	{instruction_t::move, 7U, 0U, {}, 1U, 0U, 0x12U},
	{instruction_t::move, 7U, 1U, {}, 1U, 0U, 0x12U},
	{instruction_t::move, 7U, 2U, {}, 1U, 0U, 0x12U},
	{instruction_t::move, 7U, 3U, {}, 1U, 0U, 0x12U},
	{instruction_t::move, 7U, 4U, {}, 1U, 0U, 0x12U},
	{instruction_t::move, 7U, 5U, {}, 1U, 0U, 0x12U},
	{instruction_t::move, 7U, 6U, {}, 1U, 0U, 0x12U},
	{instruction_t::move, 7U, 7U, {}, 1U, 0U, 0x12U},
	{instruction_t::move, 7U, 0U, {}, 1U, 0U, 0x13U},
	{instruction_t::move, 7U, 1U, {}, 1U, 0U, 0x13U},
	{instruction_t::move, 7U, 2U, {}, 1U, 0U, 0x13U},
	{instruction_t::move, 7U, 3U, {}, 1U, 0U, 0x13U},
	{instruction_t::move, 7U, 4U, {}, 1U, 0U, 0x13U},
	{instruction_t::move, 7U, 5U, {}, 1U, 0U, 0x13U},
	{instruction_t::move, 7U, 6U, {}, 1U, 0U, 0x13U},
	{instruction_t::move, 7U, 7U, {}, 1U, 0U, 0x13U},
	{instruction_t::move, 7U, 0U, {}, 1U, 0U, 0x14U},
	{instruction_t::move, 7U, 1U, {}, 1U, 0U, 0x14U},
	{instruction_t::move, 7U, 2U, {}, 1U, 0U, 0x14U},
	{instruction_t::move, 7U, 3U, {}, 1U, 0U, 0x14U},
	{instruction_t::move, 7U, 4U, {}, 1U, 0U, 0x14U},
	{instruction_t::move, 7U, 5U, {}, 1U, 0U, 0x14U},
	{instruction_t::move, 7U, 6U, {}, 1U, 0U, 0x14U},
	{instruction_t::move, 7U, 7U, {}, 1U, 0U, 0x14U},
	{instruction_t::move, 7U, 0U, {}, 1U, 0U, 0x15U},
	{instruction_t::move, 7U, 1U, {}, 1U, 0U, 0x15U},
	{instruction_t::move, 7U, 2U, {}, 1U, 0U, 0x15U},
	{instruction_t::move, 7U, 3U, {}, 1U, 0U, 0x15U},
	{instruction_t::move, 7U, 4U, {}, 1U, 0U, 0x15U},
	{instruction_t::move, 7U, 5U, {}, 1U, 0U, 0x15U},
	{instruction_t::move, 7U, 6U, {}, 1U, 0U, 0x15U},
	{instruction_t::move, 7U, 7U, {}, 1U, 0U, 0x15U},
	{instruction_t::move, 7U, 0U, {}, 1U, 0U, 0x16U},
	{instruction_t::move, 7U, 1U, {}, 1U, 0U, 0x16U},
	{instruction_t::move, 7U, 2U, {}, 1U, 0U, 0x16U},
	{instruction_t::move, 7U, 3U, {}, 1U, 0U, 0x16U},
	{instruction_t::move, 7U, 4U, {}, 1U, 0U, 0x16U},
	{instruction_t::move, 7U, 5U, {}, 1U, 0U, 0x16U},
	{instruction_t::move, 7U, 6U, {}, 1U, 0U, 0x16U},
	{instruction_t::move, 7U, 7U, {}, 1U, 0U, 0x16U},
	{instruction_t::move, 7U, 0U, {}, 1U, 0U, 0x17U},
	{instruction_t::move, 7U, 1U, {}, 1U, 0U, 0x17U},
	{instruction_t::move, 7U, 2U, {}, 1U, 0U, 0x17U},
	{instruction_t::move, 7U, 3U, {}, 1U, 0U, 0x17U},
	{instruction_t::move, 7U, 4U, {}, 1U, 0U, 0x17U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 7U, 0U, {}, 1U, 0U, 0x18U},
	{instruction_t::move, 7U, 1U, {}, 1U, 0U, 0x18U},
	{instruction_t::move, 7U, 2U, {}, 1U, 0U, 0x18U},
	{instruction_t::move, 7U, 3U, {}, 1U, 0U, 0x18U},
	{instruction_t::move, 7U, 4U, {}, 1U, 0U, 0x18U},
	{instruction_t::move, 7U, 5U, {}, 1U, 0U, 0x18U},
	{instruction_t::move, 7U, 6U, {}, 1U, 0U, 0x18U},
	{instruction_t::move, 7U, 7U, {}, 1U, 0U, 0x18U},
	{instruction_t::move, 7U, 0U, {}, 1U, 0U, 0x19U},
	{instruction_t::move, 7U, 1U, {}, 1U, 0U, 0x19U},
	{instruction_t::move, 7U, 2U, {}, 1U, 0U, 0x19U},
	{instruction_t::move, 7U, 3U, {}, 1U, 0U, 0x19U},
	{instruction_t::move, 7U, 4U, {}, 1U, 0U, 0x19U},
	{instruction_t::move, 7U, 5U, {}, 1U, 0U, 0x19U},
	{instruction_t::move, 7U, 6U, {}, 1U, 0U, 0x19U},
	{instruction_t::move, 7U, 7U, {}, 1U, 0U, 0x19U},
	{instruction_t::move, 7U, 0U, {}, 1U, 0U, 0x1aU},
	{instruction_t::move, 7U, 1U, {}, 1U, 0U, 0x1aU},
	{instruction_t::move, 7U, 2U, {}, 1U, 0U, 0x1aU},
	{instruction_t::move, 7U, 3U, {}, 1U, 0U, 0x1aU},
	{instruction_t::move, 7U, 4U, {}, 1U, 0U, 0x1aU},
	{instruction_t::move, 7U, 5U, {}, 1U, 0U, 0x1aU},
	{instruction_t::move, 7U, 6U, {}, 1U, 0U, 0x1aU},
	{instruction_t::move, 7U, 7U, {}, 1U, 0U, 0x1aU},
	{instruction_t::move, 7U, 0U, {}, 1U, 0U, 0x1bU},
	{instruction_t::move, 7U, 1U, {}, 1U, 0U, 0x1bU},
	{instruction_t::move, 7U, 2U, {}, 1U, 0U, 0x1bU},
	{instruction_t::move, 7U, 3U, {}, 1U, 0U, 0x1bU},
	{instruction_t::move, 7U, 4U, {}, 1U, 0U, 0x1bU},
	{instruction_t::move, 7U, 5U, {}, 1U, 0U, 0x1bU},
	{instruction_t::move, 7U, 6U, {}, 1U, 0U, 0x1bU},
	{instruction_t::move, 7U, 7U, {}, 1U, 0U, 0x1bU},
	{instruction_t::move, 7U, 0U, {}, 1U, 0U, 0x1cU},
	{instruction_t::move, 7U, 1U, {}, 1U, 0U, 0x1cU},
	{instruction_t::move, 7U, 2U, {}, 1U, 0U, 0x1cU},
	{instruction_t::move, 7U, 3U, {}, 1U, 0U, 0x1cU},
	{instruction_t::move, 7U, 4U, {}, 1U, 0U, 0x1cU},
	{instruction_t::move, 7U, 5U, {}, 1U, 0U, 0x1cU},
	{instruction_t::move, 7U, 6U, {}, 1U, 0U, 0x1cU},
	{instruction_t::move, 7U, 7U, {}, 1U, 0U, 0x1cU},
	{instruction_t::move, 7U, 0U, {}, 1U, 0U, 0x1dU},
	{instruction_t::move, 7U, 1U, {}, 1U, 0U, 0x1dU},
	{instruction_t::move, 7U, 2U, {}, 1U, 0U, 0x1dU},
	{instruction_t::move, 7U, 3U, {}, 1U, 0U, 0x1dU},
	{instruction_t::move, 7U, 4U, {}, 1U, 0U, 0x1dU},
	{instruction_t::move, 7U, 5U, {}, 1U, 0U, 0x1dU},
	{instruction_t::move, 7U, 6U, {}, 1U, 0U, 0x1dU},
	{instruction_t::move, 7U, 7U, {}, 1U, 0U, 0x1dU},
	{instruction_t::move, 7U, 0U, {}, 1U, 0U, 0x1eU},
	{instruction_t::move, 7U, 1U, {}, 1U, 0U, 0x1eU},
	{instruction_t::move, 7U, 2U, {}, 1U, 0U, 0x1eU},
	{instruction_t::move, 7U, 3U, {}, 1U, 0U, 0x1eU},
	{instruction_t::move, 7U, 4U, {}, 1U, 0U, 0x1eU},
	{instruction_t::move, 7U, 5U, {}, 1U, 0U, 0x1eU},
	{instruction_t::move, 7U, 6U, {}, 1U, 0U, 0x1eU},
	{instruction_t::move, 7U, 7U, {}, 1U, 0U, 0x1eU},
	{instruction_t::move, 7U, 0U, {}, 1U, 0U, 0x1fU},
	{instruction_t::move, 7U, 1U, {}, 1U, 0U, 0x1fU},
	{instruction_t::move, 7U, 2U, {}, 1U, 0U, 0x1fU},
	{instruction_t::move, 7U, 3U, {}, 1U, 0U, 0x1fU},
	{instruction_t::move, 7U, 4U, {}, 1U, 0U, 0x1fU},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 7U, 0U, {}, 1U, 0U, 0x20U},
	{instruction_t::move, 7U, 1U, {}, 1U, 0U, 0x20U},
	{instruction_t::move, 7U, 2U, {}, 1U, 0U, 0x20U},
	{instruction_t::move, 7U, 3U, {}, 1U, 0U, 0x20U},
	{instruction_t::move, 7U, 4U, {}, 1U, 0U, 0x20U},
	{instruction_t::move, 7U, 5U, {}, 1U, 0U, 0x20U},
	{instruction_t::move, 7U, 6U, {}, 1U, 0U, 0x20U},
	{instruction_t::move, 7U, 7U, {}, 1U, 0U, 0x20U},
	{instruction_t::move, 7U, 0U, {}, 1U, 0U, 0x21U},
	{instruction_t::move, 7U, 1U, {}, 1U, 0U, 0x21U},
	{instruction_t::move, 7U, 2U, {}, 1U, 0U, 0x21U},
	{instruction_t::move, 7U, 3U, {}, 1U, 0U, 0x21U},
	{instruction_t::move, 7U, 4U, {}, 1U, 0U, 0x21U},
	{instruction_t::move, 7U, 5U, {}, 1U, 0U, 0x21U},
	{instruction_t::move, 7U, 6U, {}, 1U, 0U, 0x21U},
	{instruction_t::move, 7U, 7U, {}, 1U, 0U, 0x21U},
	{instruction_t::move, 7U, 0U, {}, 1U, 0U, 0x22U},
	{instruction_t::move, 7U, 1U, {}, 1U, 0U, 0x22U},
	{instruction_t::move, 7U, 2U, {}, 1U, 0U, 0x22U},
	{instruction_t::move, 7U, 3U, {}, 1U, 0U, 0x22U},
	{instruction_t::move, 7U, 4U, {}, 1U, 0U, 0x22U},
	{instruction_t::move, 7U, 5U, {}, 1U, 0U, 0x22U},
	{instruction_t::move, 7U, 6U, {}, 1U, 0U, 0x22U},
	{instruction_t::move, 7U, 7U, {}, 1U, 0U, 0x22U},
	{instruction_t::move, 7U, 0U, {}, 1U, 0U, 0x23U},
	{instruction_t::move, 7U, 1U, {}, 1U, 0U, 0x23U},
	{instruction_t::move, 7U, 2U, {}, 1U, 0U, 0x23U},
	{instruction_t::move, 7U, 3U, {}, 1U, 0U, 0x23U},
	{instruction_t::move, 7U, 4U, {}, 1U, 0U, 0x23U},
	{instruction_t::move, 7U, 5U, {}, 1U, 0U, 0x23U},
	{instruction_t::move, 7U, 6U, {}, 1U, 0U, 0x23U},
	{instruction_t::move, 7U, 7U, {}, 1U, 0U, 0x23U},
	{instruction_t::move, 7U, 0U, {}, 1U, 0U, 0x24U},
	{instruction_t::move, 7U, 1U, {}, 1U, 0U, 0x24U},
	{instruction_t::move, 7U, 2U, {}, 1U, 0U, 0x24U},
	{instruction_t::move, 7U, 3U, {}, 1U, 0U, 0x24U},
	{instruction_t::move, 7U, 4U, {}, 1U, 0U, 0x24U},
	{instruction_t::move, 7U, 5U, {}, 1U, 0U, 0x24U},
	{instruction_t::move, 7U, 6U, {}, 1U, 0U, 0x24U},
	{instruction_t::move, 7U, 7U, {}, 1U, 0U, 0x24U},
	{instruction_t::move, 7U, 0U, {}, 1U, 0U, 0x25U},
	{instruction_t::move, 7U, 1U, {}, 1U, 0U, 0x25U},
	{instruction_t::move, 7U, 2U, {}, 1U, 0U, 0x25U},
	{instruction_t::move, 7U, 3U, {}, 1U, 0U, 0x25U},
	{instruction_t::move, 7U, 4U, {}, 1U, 0U, 0x25U},
	{instruction_t::move, 7U, 5U, {}, 1U, 0U, 0x25U},
	{instruction_t::move, 7U, 6U, {}, 1U, 0U, 0x25U},
	{instruction_t::move, 7U, 7U, {}, 1U, 0U, 0x25U},
	{instruction_t::move, 7U, 0U, {}, 1U, 0U, 0x26U},
	{instruction_t::move, 7U, 1U, {}, 1U, 0U, 0x26U},
	{instruction_t::move, 7U, 2U, {}, 1U, 0U, 0x26U},
	{instruction_t::move, 7U, 3U, {}, 1U, 0U, 0x26U},
	{instruction_t::move, 7U, 4U, {}, 1U, 0U, 0x26U},
	{instruction_t::move, 7U, 5U, {}, 1U, 0U, 0x26U},
	{instruction_t::move, 7U, 6U, {}, 1U, 0U, 0x26U},
	{instruction_t::move, 7U, 7U, {}, 1U, 0U, 0x26U},
	{instruction_t::move, 7U, 0U, {}, 1U, 0U, 0x27U},
	{instruction_t::move, 7U, 1U, {}, 1U, 0U, 0x27U},
	{instruction_t::move, 7U, 2U, {}, 1U, 0U, 0x27U},
	{instruction_t::move, 7U, 3U, {}, 1U, 0U, 0x27U},
	{instruction_t::move, 7U, 4U, {}, 1U, 0U, 0x27U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 7U, 0U, {}, 1U, 0U, 0x28U},
	{instruction_t::move, 7U, 1U, {}, 1U, 0U, 0x28U},
	{instruction_t::move, 7U, 2U, {}, 1U, 0U, 0x28U},
	{instruction_t::move, 7U, 3U, {}, 1U, 0U, 0x28U},
	{instruction_t::move, 7U, 4U, {}, 1U, 0U, 0x28U},
	{instruction_t::move, 7U, 5U, {}, 1U, 0U, 0x28U},
	{instruction_t::move, 7U, 6U, {}, 1U, 0U, 0x28U},
	{instruction_t::move, 7U, 7U, {}, 1U, 0U, 0x28U},
	{instruction_t::move, 7U, 0U, {}, 1U, 0U, 0x29U},
	{instruction_t::move, 7U, 1U, {}, 1U, 0U, 0x29U},
	{instruction_t::move, 7U, 2U, {}, 1U, 0U, 0x29U},
	{instruction_t::move, 7U, 3U, {}, 1U, 0U, 0x29U},
	{instruction_t::move, 7U, 4U, {}, 1U, 0U, 0x29U},
	{instruction_t::move, 7U, 5U, {}, 1U, 0U, 0x29U},
	{instruction_t::move, 7U, 6U, {}, 1U, 0U, 0x29U},
	{instruction_t::move, 7U, 7U, {}, 1U, 0U, 0x29U},
	{instruction_t::move, 7U, 0U, {}, 1U, 0U, 0x2aU},
	{instruction_t::move, 7U, 1U, {}, 1U, 0U, 0x2aU},
	{instruction_t::move, 7U, 2U, {}, 1U, 0U, 0x2aU},
	{instruction_t::move, 7U, 3U, {}, 1U, 0U, 0x2aU},
	{instruction_t::move, 7U, 4U, {}, 1U, 0U, 0x2aU},
	{instruction_t::move, 7U, 5U, {}, 1U, 0U, 0x2aU},
	{instruction_t::move, 7U, 6U, {}, 1U, 0U, 0x2aU},
	{instruction_t::move, 7U, 7U, {}, 1U, 0U, 0x2aU},
	{instruction_t::move, 7U, 0U, {}, 1U, 0U, 0x2bU},
	{instruction_t::move, 7U, 1U, {}, 1U, 0U, 0x2bU},
	{instruction_t::move, 7U, 2U, {}, 1U, 0U, 0x2bU},
	{instruction_t::move, 7U, 3U, {}, 1U, 0U, 0x2bU},
	{instruction_t::move, 7U, 4U, {}, 1U, 0U, 0x2bU},
	{instruction_t::move, 7U, 5U, {}, 1U, 0U, 0x2bU},
	{instruction_t::move, 7U, 6U, {}, 1U, 0U, 0x2bU},
	{instruction_t::move, 7U, 7U, {}, 1U, 0U, 0x2bU},
	{instruction_t::move, 7U, 0U, {}, 1U, 0U, 0x2cU},
	{instruction_t::move, 7U, 1U, {}, 1U, 0U, 0x2cU},
	{instruction_t::move, 7U, 2U, {}, 1U, 0U, 0x2cU},
	{instruction_t::move, 7U, 3U, {}, 1U, 0U, 0x2cU},
	{instruction_t::move, 7U, 4U, {}, 1U, 0U, 0x2cU},
	{instruction_t::move, 7U, 5U, {}, 1U, 0U, 0x2cU},
	{instruction_t::move, 7U, 6U, {}, 1U, 0U, 0x2cU},
	{instruction_t::move, 7U, 7U, {}, 1U, 0U, 0x2cU},
	{instruction_t::move, 7U, 0U, {}, 1U, 0U, 0x2dU},
	{instruction_t::move, 7U, 1U, {}, 1U, 0U, 0x2dU},
	{instruction_t::move, 7U, 2U, {}, 1U, 0U, 0x2dU},
	{instruction_t::move, 7U, 3U, {}, 1U, 0U, 0x2dU},
	{instruction_t::move, 7U, 4U, {}, 1U, 0U, 0x2dU},
	{instruction_t::move, 7U, 5U, {}, 1U, 0U, 0x2dU},
	{instruction_t::move, 7U, 6U, {}, 1U, 0U, 0x2dU},
	{instruction_t::move, 7U, 7U, {}, 1U, 0U, 0x2dU},
	{instruction_t::move, 7U, 0U, {}, 1U, 0U, 0x2eU},
	{instruction_t::move, 7U, 1U, {}, 1U, 0U, 0x2eU},
	{instruction_t::move, 7U, 2U, {}, 1U, 0U, 0x2eU},
	{instruction_t::move, 7U, 3U, {}, 1U, 0U, 0x2eU},
	{instruction_t::move, 7U, 4U, {}, 1U, 0U, 0x2eU},
	{instruction_t::move, 7U, 5U, {}, 1U, 0U, 0x2eU},
	{instruction_t::move, 7U, 6U, {}, 1U, 0U, 0x2eU},
	{instruction_t::move, 7U, 7U, {}, 1U, 0U, 0x2eU},
	{instruction_t::move, 7U, 0U, {}, 1U, 0U, 0x2fU},
	{instruction_t::move, 7U, 1U, {}, 1U, 0U, 0x2fU},
	{instruction_t::move, 7U, 2U, {}, 1U, 0U, 0x2fU},
	{instruction_t::move, 7U, 3U, {}, 1U, 0U, 0x2fU},
	{instruction_t::move, 7U, 4U, {}, 1U, 0U, 0x2fU},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 7U, 0U, {}, 1U, 0U, 0x30U},
	{instruction_t::move, 7U, 1U, {}, 1U, 0U, 0x30U},
	{instruction_t::move, 7U, 2U, {}, 1U, 0U, 0x30U},
	{instruction_t::move, 7U, 3U, {}, 1U, 0U, 0x30U},
	{instruction_t::move, 7U, 4U, {}, 1U, 0U, 0x30U},
	{instruction_t::move, 7U, 5U, {}, 1U, 0U, 0x30U},
	{instruction_t::move, 7U, 6U, {}, 1U, 0U, 0x30U},
	{instruction_t::move, 7U, 7U, {}, 1U, 0U, 0x30U},
	{instruction_t::move, 7U, 0U, {}, 1U, 0U, 0x31U},
	{instruction_t::move, 7U, 1U, {}, 1U, 0U, 0x31U},
	{instruction_t::move, 7U, 2U, {}, 1U, 0U, 0x31U},
	{instruction_t::move, 7U, 3U, {}, 1U, 0U, 0x31U},
	{instruction_t::move, 7U, 4U, {}, 1U, 0U, 0x31U},
	{instruction_t::move, 7U, 5U, {}, 1U, 0U, 0x31U},
	{instruction_t::move, 7U, 6U, {}, 1U, 0U, 0x31U},
	{instruction_t::move, 7U, 7U, {}, 1U, 0U, 0x31U},
	{instruction_t::move, 7U, 0U, {}, 1U, 0U, 0x32U},
	{instruction_t::move, 7U, 1U, {}, 1U, 0U, 0x32U},
	{instruction_t::move, 7U, 2U, {}, 1U, 0U, 0x32U},
	{instruction_t::move, 7U, 3U, {}, 1U, 0U, 0x32U},
	{instruction_t::move, 7U, 4U, {}, 1U, 0U, 0x32U},
	{instruction_t::move, 7U, 5U, {}, 1U, 0U, 0x32U},
	{instruction_t::move, 7U, 6U, {}, 1U, 0U, 0x32U},
	{instruction_t::move, 7U, 7U, {}, 1U, 0U, 0x32U},
	{instruction_t::move, 7U, 0U, {}, 1U, 0U, 0x33U},
	{instruction_t::move, 7U, 1U, {}, 1U, 0U, 0x33U},
	{instruction_t::move, 7U, 2U, {}, 1U, 0U, 0x33U},
	{instruction_t::move, 7U, 3U, {}, 1U, 0U, 0x33U},
	{instruction_t::move, 7U, 4U, {}, 1U, 0U, 0x33U},
	{instruction_t::move, 7U, 5U, {}, 1U, 0U, 0x33U},
	{instruction_t::move, 7U, 6U, {}, 1U, 0U, 0x33U},
	{instruction_t::move, 7U, 7U, {}, 1U, 0U, 0x33U},
	{instruction_t::move, 7U, 0U, {}, 1U, 0U, 0x34U},
	{instruction_t::move, 7U, 1U, {}, 1U, 0U, 0x34U},
	{instruction_t::move, 7U, 2U, {}, 1U, 0U, 0x34U},
	{instruction_t::move, 7U, 3U, {}, 1U, 0U, 0x34U},
	{instruction_t::move, 7U, 4U, {}, 1U, 0U, 0x34U},
	{instruction_t::move, 7U, 5U, {}, 1U, 0U, 0x34U},
	{instruction_t::move, 7U, 6U, {}, 1U, 0U, 0x34U},
	{instruction_t::move, 7U, 7U, {}, 1U, 0U, 0x34U},
	{instruction_t::move, 7U, 0U, {}, 1U, 0U, 0x35U},
	{instruction_t::move, 7U, 1U, {}, 1U, 0U, 0x35U},
	{instruction_t::move, 7U, 2U, {}, 1U, 0U, 0x35U},
	{instruction_t::move, 7U, 3U, {}, 1U, 0U, 0x35U},
	{instruction_t::move, 7U, 4U, {}, 1U, 0U, 0x35U},
	{instruction_t::move, 7U, 5U, {}, 1U, 0U, 0x35U},
	{instruction_t::move, 7U, 6U, {}, 1U, 0U, 0x35U},
	{instruction_t::move, 7U, 7U, {}, 1U, 0U, 0x35U},
	{instruction_t::move, 7U, 0U, {}, 1U, 0U, 0x36U},
	{instruction_t::move, 7U, 1U, {}, 1U, 0U, 0x36U},
	{instruction_t::move, 7U, 2U, {}, 1U, 0U, 0x36U},
	{instruction_t::move, 7U, 3U, {}, 1U, 0U, 0x36U},
	{instruction_t::move, 7U, 4U, {}, 1U, 0U, 0x36U},
	{instruction_t::move, 7U, 5U, {}, 1U, 0U, 0x36U},
	{instruction_t::move, 7U, 6U, {}, 1U, 0U, 0x36U},
	{instruction_t::move, 7U, 7U, {}, 1U, 0U, 0x36U},
	{instruction_t::move, 7U, 0U, {}, 1U, 0U, 0x37U},
	{instruction_t::move, 7U, 1U, {}, 1U, 0U, 0x37U},
	{instruction_t::move, 7U, 2U, {}, 1U, 0U, 0x37U},
	{instruction_t::move, 7U, 3U, {}, 1U, 0U, 0x37U},
	{instruction_t::move, 7U, 4U, {}, 1U, 0U, 0x37U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 0U, 0U, {}, 4U, 0U, 0x00U},
	{instruction_t::move, 0U, 1U, {}, 4U, 0U, 0x00U},
	{instruction_t::move, 0U, 2U, {}, 4U, 0U, 0x00U},
	{instruction_t::move, 0U, 3U, {}, 4U, 0U, 0x00U},
	{instruction_t::move, 0U, 4U, {}, 4U, 0U, 0x00U},
	{instruction_t::move, 0U, 5U, {}, 4U, 0U, 0x00U},
	{instruction_t::move, 0U, 6U, {}, 4U, 0U, 0x00U},
	{instruction_t::move, 0U, 7U, {}, 4U, 0U, 0x00U},
	{instruction_t::move, 0U, 0U, {}, 4U, 0U, 0x01U},
	{instruction_t::move, 0U, 1U, {}, 4U, 0U, 0x01U},
	{instruction_t::move, 0U, 2U, {}, 4U, 0U, 0x01U},
	{instruction_t::move, 0U, 3U, {}, 4U, 0U, 0x01U},
	{instruction_t::move, 0U, 4U, {}, 4U, 0U, 0x01U},
	{instruction_t::move, 0U, 5U, {}, 4U, 0U, 0x01U},
	{instruction_t::move, 0U, 6U, {}, 4U, 0U, 0x01U},
	{instruction_t::move, 0U, 7U, {}, 4U, 0U, 0x01U},
	{instruction_t::move, 0U, 0U, {}, 4U, 0U, 0x02U},
	{instruction_t::move, 0U, 1U, {}, 4U, 0U, 0x02U},
	{instruction_t::move, 0U, 2U, {}, 4U, 0U, 0x02U},
	{instruction_t::move, 0U, 3U, {}, 4U, 0U, 0x02U},
	{instruction_t::move, 0U, 4U, {}, 4U, 0U, 0x02U},
	{instruction_t::move, 0U, 5U, {}, 4U, 0U, 0x02U},
	{instruction_t::move, 0U, 6U, {}, 4U, 0U, 0x02U},
	{instruction_t::move, 0U, 7U, {}, 4U, 0U, 0x02U},
	{instruction_t::move, 0U, 0U, {}, 4U, 0U, 0x03U},
	{instruction_t::move, 0U, 1U, {}, 4U, 0U, 0x03U},
	{instruction_t::move, 0U, 2U, {}, 4U, 0U, 0x03U},
	{instruction_t::move, 0U, 3U, {}, 4U, 0U, 0x03U},
	{instruction_t::move, 0U, 4U, {}, 4U, 0U, 0x03U},
	{instruction_t::move, 0U, 5U, {}, 4U, 0U, 0x03U},
	{instruction_t::move, 0U, 6U, {}, 4U, 0U, 0x03U},
	{instruction_t::move, 0U, 7U, {}, 4U, 0U, 0x03U},
	{instruction_t::move, 0U, 0U, {}, 4U, 0U, 0x04U},
	{instruction_t::move, 0U, 1U, {}, 4U, 0U, 0x04U},
	{instruction_t::move, 0U, 2U, {}, 4U, 0U, 0x04U},
	{instruction_t::move, 0U, 3U, {}, 4U, 0U, 0x04U},
	{instruction_t::move, 0U, 4U, {}, 4U, 0U, 0x04U},
	{instruction_t::move, 0U, 5U, {}, 4U, 0U, 0x04U},
	{instruction_t::move, 0U, 6U, {}, 4U, 0U, 0x04U},
	{instruction_t::move, 0U, 7U, {}, 4U, 0U, 0x04U},
	{instruction_t::move, 0U, 0U, {}, 4U, 0U, 0x05U},
	{instruction_t::move, 0U, 1U, {}, 4U, 0U, 0x05U},
	{instruction_t::move, 0U, 2U, {}, 4U, 0U, 0x05U},
	{instruction_t::move, 0U, 3U, {}, 4U, 0U, 0x05U},
	{instruction_t::move, 0U, 4U, {}, 4U, 0U, 0x05U},
	{instruction_t::move, 0U, 5U, {}, 4U, 0U, 0x05U},
	{instruction_t::move, 0U, 6U, {}, 4U, 0U, 0x05U},
	{instruction_t::move, 0U, 7U, {}, 4U, 0U, 0x05U},
	{instruction_t::move, 0U, 0U, {}, 4U, 0U, 0x06U},
	{instruction_t::move, 0U, 1U, {}, 4U, 0U, 0x06U},
	{instruction_t::move, 0U, 2U, {}, 4U, 0U, 0x06U},
	{instruction_t::move, 0U, 3U, {}, 4U, 0U, 0x06U},
	{instruction_t::move, 0U, 4U, {}, 4U, 0U, 0x06U},
	{instruction_t::move, 0U, 5U, {}, 4U, 0U, 0x06U},
	{instruction_t::move, 0U, 6U, {}, 4U, 0U, 0x06U},
	{instruction_t::move, 0U, 7U, {}, 4U, 0U, 0x06U},
	{instruction_t::move, 0U, 0U, {}, 4U, 0U, 0x07U},
	{instruction_t::move, 0U, 1U, {}, 4U, 0U, 0x07U},
	{instruction_t::move, 0U, 2U, {}, 4U, 0U, 0x07U},
	{instruction_t::move, 0U, 3U, {}, 4U, 0U, 0x07U},
	{instruction_t::move, 0U, 4U, {}, 4U, 0U, 0x07U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::movea, 0U, 0U, {}, 4U, 0U, 0U},
	{instruction_t::movea, 0U, 1U, {}, 4U, 0U, 0U},
	{instruction_t::movea, 0U, 2U, {}, 4U, 0U, 0U},
	{instruction_t::movea, 0U, 3U, {}, 4U, 0U, 0U},
	{instruction_t::movea, 0U, 4U, {}, 4U, 0U, 0U},
	{instruction_t::movea, 0U, 5U, {}, 4U, 0U, 0U},
	{instruction_t::movea, 0U, 6U, {}, 4U, 0U, 0U},
	{instruction_t::movea, 0U, 7U, {}, 4U, 0U, 0U},
	{instruction_t::movea, 0U, 0U, {}, 4U, 0U, 1U},
	{instruction_t::movea, 0U, 1U, {}, 4U, 0U, 1U},
	{instruction_t::movea, 0U, 2U, {}, 4U, 0U, 1U},
	{instruction_t::movea, 0U, 3U, {}, 4U, 0U, 1U},
	{instruction_t::movea, 0U, 4U, {}, 4U, 0U, 1U},
	{instruction_t::movea, 0U, 5U, {}, 4U, 0U, 1U},
	{instruction_t::movea, 0U, 6U, {}, 4U, 0U, 1U},
	{instruction_t::movea, 0U, 7U, {}, 4U, 0U, 1U},
	{instruction_t::movea, 0U, 0U, {}, 4U, 0U, 2U},
	{instruction_t::movea, 0U, 1U, {}, 4U, 0U, 2U},
	{instruction_t::movea, 0U, 2U, {}, 4U, 0U, 2U},
	{instruction_t::movea, 0U, 3U, {}, 4U, 0U, 2U},
	{instruction_t::movea, 0U, 4U, {}, 4U, 0U, 2U},
	{instruction_t::movea, 0U, 5U, {}, 4U, 0U, 2U},
	{instruction_t::movea, 0U, 6U, {}, 4U, 0U, 2U},
	{instruction_t::movea, 0U, 7U, {}, 4U, 0U, 2U},
	{instruction_t::movea, 0U, 0U, {}, 4U, 0U, 3U},
	{instruction_t::movea, 0U, 1U, {}, 4U, 0U, 3U},
	{instruction_t::movea, 0U, 2U, {}, 4U, 0U, 3U},
	{instruction_t::movea, 0U, 3U, {}, 4U, 0U, 3U},
	{instruction_t::movea, 0U, 4U, {}, 4U, 0U, 3U},
	{instruction_t::movea, 0U, 5U, {}, 4U, 0U, 3U},
	{instruction_t::movea, 0U, 6U, {}, 4U, 0U, 3U},
	{instruction_t::movea, 0U, 7U, {}, 4U, 0U, 3U},
	{instruction_t::movea, 0U, 0U, {}, 4U, 0U, 4U},
	{instruction_t::movea, 0U, 1U, {}, 4U, 0U, 4U},
	{instruction_t::movea, 0U, 2U, {}, 4U, 0U, 4U},
	{instruction_t::movea, 0U, 3U, {}, 4U, 0U, 4U},
	{instruction_t::movea, 0U, 4U, {}, 4U, 0U, 4U},
	{instruction_t::movea, 0U, 5U, {}, 4U, 0U, 4U},
	{instruction_t::movea, 0U, 6U, {}, 4U, 0U, 4U},
	{instruction_t::movea, 0U, 7U, {}, 4U, 0U, 4U},
	{instruction_t::movea, 0U, 0U, {}, 4U, 0U, 5U},
	{instruction_t::movea, 0U, 1U, {}, 4U, 0U, 5U},
	{instruction_t::movea, 0U, 2U, {}, 4U, 0U, 5U},
	{instruction_t::movea, 0U, 3U, {}, 4U, 0U, 5U},
	{instruction_t::movea, 0U, 4U, {}, 4U, 0U, 5U},
	{instruction_t::movea, 0U, 5U, {}, 4U, 0U, 5U},
	{instruction_t::movea, 0U, 6U, {}, 4U, 0U, 5U},
	{instruction_t::movea, 0U, 7U, {}, 4U, 0U, 5U},
	{instruction_t::movea, 0U, 0U, {}, 4U, 0U, 6U},
	{instruction_t::movea, 0U, 1U, {}, 4U, 0U, 6U},
	{instruction_t::movea, 0U, 2U, {}, 4U, 0U, 6U},
	{instruction_t::movea, 0U, 3U, {}, 4U, 0U, 6U},
	{instruction_t::movea, 0U, 4U, {}, 4U, 0U, 6U},
	{instruction_t::movea, 0U, 5U, {}, 4U, 0U, 6U},
	{instruction_t::movea, 0U, 6U, {}, 4U, 0U, 6U},
	{instruction_t::movea, 0U, 7U, {}, 4U, 0U, 6U},
	{instruction_t::movea, 0U, 0U, {}, 4U, 0U, 7U},
	{instruction_t::movea, 0U, 1U, {}, 4U, 0U, 7U},
	{instruction_t::movea, 0U, 2U, {}, 4U, 0U, 7U},
	{instruction_t::movea, 0U, 3U, {}, 4U, 0U, 7U},
	{instruction_t::movea, 0U, 4U, {}, 4U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 0U, 0U, {}, 4U, 0U, 0x10U},
	{instruction_t::move, 0U, 1U, {}, 4U, 0U, 0x10U},
	{instruction_t::move, 0U, 2U, {}, 4U, 0U, 0x10U},
	{instruction_t::move, 0U, 3U, {}, 4U, 0U, 0x10U},
	{instruction_t::move, 0U, 4U, {}, 4U, 0U, 0x10U},
	{instruction_t::move, 0U, 5U, {}, 4U, 0U, 0x10U},
	{instruction_t::move, 0U, 6U, {}, 4U, 0U, 0x10U},
	{instruction_t::move, 0U, 7U, {}, 4U, 0U, 0x10U},
	{instruction_t::move, 0U, 0U, {}, 4U, 0U, 0x11U},
	{instruction_t::move, 0U, 1U, {}, 4U, 0U, 0x11U},
	{instruction_t::move, 0U, 2U, {}, 4U, 0U, 0x11U},
	{instruction_t::move, 0U, 3U, {}, 4U, 0U, 0x11U},
	{instruction_t::move, 0U, 4U, {}, 4U, 0U, 0x11U},
	{instruction_t::move, 0U, 5U, {}, 4U, 0U, 0x11U},
	{instruction_t::move, 0U, 6U, {}, 4U, 0U, 0x11U},
	{instruction_t::move, 0U, 7U, {}, 4U, 0U, 0x11U},
	{instruction_t::move, 0U, 0U, {}, 4U, 0U, 0x12U},
	{instruction_t::move, 0U, 1U, {}, 4U, 0U, 0x12U},
	{instruction_t::move, 0U, 2U, {}, 4U, 0U, 0x12U},
	{instruction_t::move, 0U, 3U, {}, 4U, 0U, 0x12U},
	{instruction_t::move, 0U, 4U, {}, 4U, 0U, 0x12U},
	{instruction_t::move, 0U, 5U, {}, 4U, 0U, 0x12U},
	{instruction_t::move, 0U, 6U, {}, 4U, 0U, 0x12U},
	{instruction_t::move, 0U, 7U, {}, 4U, 0U, 0x12U},
	{instruction_t::move, 0U, 0U, {}, 4U, 0U, 0x13U},
	{instruction_t::move, 0U, 1U, {}, 4U, 0U, 0x13U},
	{instruction_t::move, 0U, 2U, {}, 4U, 0U, 0x13U},
	{instruction_t::move, 0U, 3U, {}, 4U, 0U, 0x13U},
	{instruction_t::move, 0U, 4U, {}, 4U, 0U, 0x13U},
	{instruction_t::move, 0U, 5U, {}, 4U, 0U, 0x13U},
	{instruction_t::move, 0U, 6U, {}, 4U, 0U, 0x13U},
	{instruction_t::move, 0U, 7U, {}, 4U, 0U, 0x13U},
	{instruction_t::move, 0U, 0U, {}, 4U, 0U, 0x14U},
	{instruction_t::move, 0U, 1U, {}, 4U, 0U, 0x14U},
	{instruction_t::move, 0U, 2U, {}, 4U, 0U, 0x14U},
	{instruction_t::move, 0U, 3U, {}, 4U, 0U, 0x14U},
	{instruction_t::move, 0U, 4U, {}, 4U, 0U, 0x14U},
	{instruction_t::move, 0U, 5U, {}, 4U, 0U, 0x14U},
	{instruction_t::move, 0U, 6U, {}, 4U, 0U, 0x14U},
	{instruction_t::move, 0U, 7U, {}, 4U, 0U, 0x14U},
	{instruction_t::move, 0U, 0U, {}, 4U, 0U, 0x15U},
	{instruction_t::move, 0U, 1U, {}, 4U, 0U, 0x15U},
	{instruction_t::move, 0U, 2U, {}, 4U, 0U, 0x15U},
	{instruction_t::move, 0U, 3U, {}, 4U, 0U, 0x15U},
	{instruction_t::move, 0U, 4U, {}, 4U, 0U, 0x15U},
	{instruction_t::move, 0U, 5U, {}, 4U, 0U, 0x15U},
	{instruction_t::move, 0U, 6U, {}, 4U, 0U, 0x15U},
	{instruction_t::move, 0U, 7U, {}, 4U, 0U, 0x15U},
	{instruction_t::move, 0U, 0U, {}, 4U, 0U, 0x16U},
	{instruction_t::move, 0U, 1U, {}, 4U, 0U, 0x16U},
	{instruction_t::move, 0U, 2U, {}, 4U, 0U, 0x16U},
	{instruction_t::move, 0U, 3U, {}, 4U, 0U, 0x16U},
	{instruction_t::move, 0U, 4U, {}, 4U, 0U, 0x16U},
	{instruction_t::move, 0U, 5U, {}, 4U, 0U, 0x16U},
	{instruction_t::move, 0U, 6U, {}, 4U, 0U, 0x16U},
	{instruction_t::move, 0U, 7U, {}, 4U, 0U, 0x16U},
	{instruction_t::move, 0U, 0U, {}, 4U, 0U, 0x17U},
	{instruction_t::move, 0U, 1U, {}, 4U, 0U, 0x17U},
	{instruction_t::move, 0U, 2U, {}, 4U, 0U, 0x17U},
	{instruction_t::move, 0U, 3U, {}, 4U, 0U, 0x17U},
	{instruction_t::move, 0U, 4U, {}, 4U, 0U, 0x17U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 0U, 0U, {}, 4U, 0U, 0x18U},
	{instruction_t::move, 0U, 1U, {}, 4U, 0U, 0x18U},
	{instruction_t::move, 0U, 2U, {}, 4U, 0U, 0x18U},
	{instruction_t::move, 0U, 3U, {}, 4U, 0U, 0x18U},
	{instruction_t::move, 0U, 4U, {}, 4U, 0U, 0x18U},
	{instruction_t::move, 0U, 5U, {}, 4U, 0U, 0x18U},
	{instruction_t::move, 0U, 6U, {}, 4U, 0U, 0x18U},
	{instruction_t::move, 0U, 7U, {}, 4U, 0U, 0x18U},
	{instruction_t::move, 0U, 0U, {}, 4U, 0U, 0x19U},
	{instruction_t::move, 0U, 1U, {}, 4U, 0U, 0x19U},
	{instruction_t::move, 0U, 2U, {}, 4U, 0U, 0x19U},
	{instruction_t::move, 0U, 3U, {}, 4U, 0U, 0x19U},
	{instruction_t::move, 0U, 4U, {}, 4U, 0U, 0x19U},
	{instruction_t::move, 0U, 5U, {}, 4U, 0U, 0x19U},
	{instruction_t::move, 0U, 6U, {}, 4U, 0U, 0x19U},
	{instruction_t::move, 0U, 7U, {}, 4U, 0U, 0x19U},
	{instruction_t::move, 0U, 0U, {}, 4U, 0U, 0x1aU},
	{instruction_t::move, 0U, 1U, {}, 4U, 0U, 0x1aU},
	{instruction_t::move, 0U, 2U, {}, 4U, 0U, 0x1aU},
	{instruction_t::move, 0U, 3U, {}, 4U, 0U, 0x1aU},
	{instruction_t::move, 0U, 4U, {}, 4U, 0U, 0x1aU},
	{instruction_t::move, 0U, 5U, {}, 4U, 0U, 0x1aU},
	{instruction_t::move, 0U, 6U, {}, 4U, 0U, 0x1aU},
	{instruction_t::move, 0U, 7U, {}, 4U, 0U, 0x1aU},
	{instruction_t::move, 0U, 0U, {}, 4U, 0U, 0x1bU},
	{instruction_t::move, 0U, 1U, {}, 4U, 0U, 0x1bU},
	{instruction_t::move, 0U, 2U, {}, 4U, 0U, 0x1bU},
	{instruction_t::move, 0U, 3U, {}, 4U, 0U, 0x1bU},
	{instruction_t::move, 0U, 4U, {}, 4U, 0U, 0x1bU},
	{instruction_t::move, 0U, 5U, {}, 4U, 0U, 0x1bU},
	{instruction_t::move, 0U, 6U, {}, 4U, 0U, 0x1bU},
	{instruction_t::move, 0U, 7U, {}, 4U, 0U, 0x1bU},
	{instruction_t::move, 0U, 0U, {}, 4U, 0U, 0x1cU},
	{instruction_t::move, 0U, 1U, {}, 4U, 0U, 0x1cU},
	{instruction_t::move, 0U, 2U, {}, 4U, 0U, 0x1cU},
	{instruction_t::move, 0U, 3U, {}, 4U, 0U, 0x1cU},
	{instruction_t::move, 0U, 4U, {}, 4U, 0U, 0x1cU},
	{instruction_t::move, 0U, 5U, {}, 4U, 0U, 0x1cU},
	{instruction_t::move, 0U, 6U, {}, 4U, 0U, 0x1cU},
	{instruction_t::move, 0U, 7U, {}, 4U, 0U, 0x1cU},
	{instruction_t::move, 0U, 0U, {}, 4U, 0U, 0x1dU},
	{instruction_t::move, 0U, 1U, {}, 4U, 0U, 0x1dU},
	{instruction_t::move, 0U, 2U, {}, 4U, 0U, 0x1dU},
	{instruction_t::move, 0U, 3U, {}, 4U, 0U, 0x1dU},
	{instruction_t::move, 0U, 4U, {}, 4U, 0U, 0x1dU},
	{instruction_t::move, 0U, 5U, {}, 4U, 0U, 0x1dU},
	{instruction_t::move, 0U, 6U, {}, 4U, 0U, 0x1dU},
	{instruction_t::move, 0U, 7U, {}, 4U, 0U, 0x1dU},
	{instruction_t::move, 0U, 0U, {}, 4U, 0U, 0x1eU},
	{instruction_t::move, 0U, 1U, {}, 4U, 0U, 0x1eU},
	{instruction_t::move, 0U, 2U, {}, 4U, 0U, 0x1eU},
	{instruction_t::move, 0U, 3U, {}, 4U, 0U, 0x1eU},
	{instruction_t::move, 0U, 4U, {}, 4U, 0U, 0x1eU},
	{instruction_t::move, 0U, 5U, {}, 4U, 0U, 0x1eU},
	{instruction_t::move, 0U, 6U, {}, 4U, 0U, 0x1eU},
	{instruction_t::move, 0U, 7U, {}, 4U, 0U, 0x1eU},
	{instruction_t::move, 0U, 0U, {}, 4U, 0U, 0x1fU},
	{instruction_t::move, 0U, 1U, {}, 4U, 0U, 0x1fU},
	{instruction_t::move, 0U, 2U, {}, 4U, 0U, 0x1fU},
	{instruction_t::move, 0U, 3U, {}, 4U, 0U, 0x1fU},
	{instruction_t::move, 0U, 4U, {}, 4U, 0U, 0x1fU},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 0U, 0U, {}, 4U, 0U, 0x20U},
	{instruction_t::move, 0U, 1U, {}, 4U, 0U, 0x20U},
	{instruction_t::move, 0U, 2U, {}, 4U, 0U, 0x20U},
	{instruction_t::move, 0U, 3U, {}, 4U, 0U, 0x20U},
	{instruction_t::move, 0U, 4U, {}, 4U, 0U, 0x20U},
	{instruction_t::move, 0U, 5U, {}, 4U, 0U, 0x20U},
	{instruction_t::move, 0U, 6U, {}, 4U, 0U, 0x20U},
	{instruction_t::move, 0U, 7U, {}, 4U, 0U, 0x20U},
	{instruction_t::move, 0U, 0U, {}, 4U, 0U, 0x21U},
	{instruction_t::move, 0U, 1U, {}, 4U, 0U, 0x21U},
	{instruction_t::move, 0U, 2U, {}, 4U, 0U, 0x21U},
	{instruction_t::move, 0U, 3U, {}, 4U, 0U, 0x21U},
	{instruction_t::move, 0U, 4U, {}, 4U, 0U, 0x21U},
	{instruction_t::move, 0U, 5U, {}, 4U, 0U, 0x21U},
	{instruction_t::move, 0U, 6U, {}, 4U, 0U, 0x21U},
	{instruction_t::move, 0U, 7U, {}, 4U, 0U, 0x21U},
	{instruction_t::move, 0U, 0U, {}, 4U, 0U, 0x22U},
	{instruction_t::move, 0U, 1U, {}, 4U, 0U, 0x22U},
	{instruction_t::move, 0U, 2U, {}, 4U, 0U, 0x22U},
	{instruction_t::move, 0U, 3U, {}, 4U, 0U, 0x22U},
	{instruction_t::move, 0U, 4U, {}, 4U, 0U, 0x22U},
	{instruction_t::move, 0U, 5U, {}, 4U, 0U, 0x22U},
	{instruction_t::move, 0U, 6U, {}, 4U, 0U, 0x22U},
	{instruction_t::move, 0U, 7U, {}, 4U, 0U, 0x22U},
	{instruction_t::move, 0U, 0U, {}, 4U, 0U, 0x23U},
	{instruction_t::move, 0U, 1U, {}, 4U, 0U, 0x23U},
	{instruction_t::move, 0U, 2U, {}, 4U, 0U, 0x23U},
	{instruction_t::move, 0U, 3U, {}, 4U, 0U, 0x23U},
	{instruction_t::move, 0U, 4U, {}, 4U, 0U, 0x23U},
	{instruction_t::move, 0U, 5U, {}, 4U, 0U, 0x23U},
	{instruction_t::move, 0U, 6U, {}, 4U, 0U, 0x23U},
	{instruction_t::move, 0U, 7U, {}, 4U, 0U, 0x23U},
	{instruction_t::move, 0U, 0U, {}, 4U, 0U, 0x24U},
	{instruction_t::move, 0U, 1U, {}, 4U, 0U, 0x24U},
	{instruction_t::move, 0U, 2U, {}, 4U, 0U, 0x24U},
	{instruction_t::move, 0U, 3U, {}, 4U, 0U, 0x24U},
	{instruction_t::move, 0U, 4U, {}, 4U, 0U, 0x24U},
	{instruction_t::move, 0U, 5U, {}, 4U, 0U, 0x24U},
	{instruction_t::move, 0U, 6U, {}, 4U, 0U, 0x24U},
	{instruction_t::move, 0U, 7U, {}, 4U, 0U, 0x24U},
	{instruction_t::move, 0U, 0U, {}, 4U, 0U, 0x25U},
	{instruction_t::move, 0U, 1U, {}, 4U, 0U, 0x25U},
	{instruction_t::move, 0U, 2U, {}, 4U, 0U, 0x25U},
	{instruction_t::move, 0U, 3U, {}, 4U, 0U, 0x25U},
	{instruction_t::move, 0U, 4U, {}, 4U, 0U, 0x25U},
	{instruction_t::move, 0U, 5U, {}, 4U, 0U, 0x25U},
	{instruction_t::move, 0U, 6U, {}, 4U, 0U, 0x25U},
	{instruction_t::move, 0U, 7U, {}, 4U, 0U, 0x25U},
	{instruction_t::move, 0U, 0U, {}, 4U, 0U, 0x26U},
	{instruction_t::move, 0U, 1U, {}, 4U, 0U, 0x26U},
	{instruction_t::move, 0U, 2U, {}, 4U, 0U, 0x26U},
	{instruction_t::move, 0U, 3U, {}, 4U, 0U, 0x26U},
	{instruction_t::move, 0U, 4U, {}, 4U, 0U, 0x26U},
	{instruction_t::move, 0U, 5U, {}, 4U, 0U, 0x26U},
	{instruction_t::move, 0U, 6U, {}, 4U, 0U, 0x26U},
	{instruction_t::move, 0U, 7U, {}, 4U, 0U, 0x26U},
	{instruction_t::move, 0U, 0U, {}, 4U, 0U, 0x27U},
	{instruction_t::move, 0U, 1U, {}, 4U, 0U, 0x27U},
	{instruction_t::move, 0U, 2U, {}, 4U, 0U, 0x27U},
	{instruction_t::move, 0U, 3U, {}, 4U, 0U, 0x27U},
	{instruction_t::move, 0U, 4U, {}, 4U, 0U, 0x27U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 0U, 0U, {}, 4U, 0U, 0x28U},
	{instruction_t::move, 0U, 1U, {}, 4U, 0U, 0x28U},
	{instruction_t::move, 0U, 2U, {}, 4U, 0U, 0x28U},
	{instruction_t::move, 0U, 3U, {}, 4U, 0U, 0x28U},
	{instruction_t::move, 0U, 4U, {}, 4U, 0U, 0x28U},
	{instruction_t::move, 0U, 5U, {}, 4U, 0U, 0x28U},
	{instruction_t::move, 0U, 6U, {}, 4U, 0U, 0x28U},
	{instruction_t::move, 0U, 7U, {}, 4U, 0U, 0x28U},
	{instruction_t::move, 0U, 0U, {}, 4U, 0U, 0x29U},
	{instruction_t::move, 0U, 1U, {}, 4U, 0U, 0x29U},
	{instruction_t::move, 0U, 2U, {}, 4U, 0U, 0x29U},
	{instruction_t::move, 0U, 3U, {}, 4U, 0U, 0x29U},
	{instruction_t::move, 0U, 4U, {}, 4U, 0U, 0x29U},
	{instruction_t::move, 0U, 5U, {}, 4U, 0U, 0x29U},
	{instruction_t::move, 0U, 6U, {}, 4U, 0U, 0x29U},
	{instruction_t::move, 0U, 7U, {}, 4U, 0U, 0x29U},
	{instruction_t::move, 0U, 0U, {}, 4U, 0U, 0x2aU},
	{instruction_t::move, 0U, 1U, {}, 4U, 0U, 0x2aU},
	{instruction_t::move, 0U, 2U, {}, 4U, 0U, 0x2aU},
	{instruction_t::move, 0U, 3U, {}, 4U, 0U, 0x2aU},
	{instruction_t::move, 0U, 4U, {}, 4U, 0U, 0x2aU},
	{instruction_t::move, 0U, 5U, {}, 4U, 0U, 0x2aU},
	{instruction_t::move, 0U, 6U, {}, 4U, 0U, 0x2aU},
	{instruction_t::move, 0U, 7U, {}, 4U, 0U, 0x2aU},
	{instruction_t::move, 0U, 0U, {}, 4U, 0U, 0x2bU},
	{instruction_t::move, 0U, 1U, {}, 4U, 0U, 0x2bU},
	{instruction_t::move, 0U, 2U, {}, 4U, 0U, 0x2bU},
	{instruction_t::move, 0U, 3U, {}, 4U, 0U, 0x2bU},
	{instruction_t::move, 0U, 4U, {}, 4U, 0U, 0x2bU},
	{instruction_t::move, 0U, 5U, {}, 4U, 0U, 0x2bU},
	{instruction_t::move, 0U, 6U, {}, 4U, 0U, 0x2bU},
	{instruction_t::move, 0U, 7U, {}, 4U, 0U, 0x2bU},
	{instruction_t::move, 0U, 0U, {}, 4U, 0U, 0x2cU},
	{instruction_t::move, 0U, 1U, {}, 4U, 0U, 0x2cU},
	{instruction_t::move, 0U, 2U, {}, 4U, 0U, 0x2cU},
	{instruction_t::move, 0U, 3U, {}, 4U, 0U, 0x2cU},
	{instruction_t::move, 0U, 4U, {}, 4U, 0U, 0x2cU},
	{instruction_t::move, 0U, 5U, {}, 4U, 0U, 0x2cU},
	{instruction_t::move, 0U, 6U, {}, 4U, 0U, 0x2cU},
	{instruction_t::move, 0U, 7U, {}, 4U, 0U, 0x2cU},
	{instruction_t::move, 0U, 0U, {}, 4U, 0U, 0x2dU},
	{instruction_t::move, 0U, 1U, {}, 4U, 0U, 0x2dU},
	{instruction_t::move, 0U, 2U, {}, 4U, 0U, 0x2dU},
	{instruction_t::move, 0U, 3U, {}, 4U, 0U, 0x2dU},
	{instruction_t::move, 0U, 4U, {}, 4U, 0U, 0x2dU},
	{instruction_t::move, 0U, 5U, {}, 4U, 0U, 0x2dU},
	{instruction_t::move, 0U, 6U, {}, 4U, 0U, 0x2dU},
	{instruction_t::move, 0U, 7U, {}, 4U, 0U, 0x2dU},
	{instruction_t::move, 0U, 0U, {}, 4U, 0U, 0x2eU},
	{instruction_t::move, 0U, 1U, {}, 4U, 0U, 0x2eU},
	{instruction_t::move, 0U, 2U, {}, 4U, 0U, 0x2eU},
	{instruction_t::move, 0U, 3U, {}, 4U, 0U, 0x2eU},
	{instruction_t::move, 0U, 4U, {}, 4U, 0U, 0x2eU},
	{instruction_t::move, 0U, 5U, {}, 4U, 0U, 0x2eU},
	{instruction_t::move, 0U, 6U, {}, 4U, 0U, 0x2eU},
	{instruction_t::move, 0U, 7U, {}, 4U, 0U, 0x2eU},
	{instruction_t::move, 0U, 0U, {}, 4U, 0U, 0x2fU},
	{instruction_t::move, 0U, 1U, {}, 4U, 0U, 0x2fU},
	{instruction_t::move, 0U, 2U, {}, 4U, 0U, 0x2fU},
	{instruction_t::move, 0U, 3U, {}, 4U, 0U, 0x2fU},
	{instruction_t::move, 0U, 4U, {}, 4U, 0U, 0x2fU},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 0U, 0U, {}, 4U, 0U, 0x30U},
	{instruction_t::move, 0U, 1U, {}, 4U, 0U, 0x30U},
	{instruction_t::move, 0U, 2U, {}, 4U, 0U, 0x30U},
	{instruction_t::move, 0U, 3U, {}, 4U, 0U, 0x30U},
	{instruction_t::move, 0U, 4U, {}, 4U, 0U, 0x30U},
	{instruction_t::move, 0U, 5U, {}, 4U, 0U, 0x30U},
	{instruction_t::move, 0U, 6U, {}, 4U, 0U, 0x30U},
	{instruction_t::move, 0U, 7U, {}, 4U, 0U, 0x30U},
	{instruction_t::move, 0U, 0U, {}, 4U, 0U, 0x31U},
	{instruction_t::move, 0U, 1U, {}, 4U, 0U, 0x31U},
	{instruction_t::move, 0U, 2U, {}, 4U, 0U, 0x31U},
	{instruction_t::move, 0U, 3U, {}, 4U, 0U, 0x31U},
	{instruction_t::move, 0U, 4U, {}, 4U, 0U, 0x31U},
	{instruction_t::move, 0U, 5U, {}, 4U, 0U, 0x31U},
	{instruction_t::move, 0U, 6U, {}, 4U, 0U, 0x31U},
	{instruction_t::move, 0U, 7U, {}, 4U, 0U, 0x31U},
	{instruction_t::move, 0U, 0U, {}, 4U, 0U, 0x32U},
	{instruction_t::move, 0U, 1U, {}, 4U, 0U, 0x32U},
	{instruction_t::move, 0U, 2U, {}, 4U, 0U, 0x32U},
	{instruction_t::move, 0U, 3U, {}, 4U, 0U, 0x32U},
	{instruction_t::move, 0U, 4U, {}, 4U, 0U, 0x32U},
	{instruction_t::move, 0U, 5U, {}, 4U, 0U, 0x32U},
	{instruction_t::move, 0U, 6U, {}, 4U, 0U, 0x32U},
	{instruction_t::move, 0U, 7U, {}, 4U, 0U, 0x32U},
	{instruction_t::move, 0U, 0U, {}, 4U, 0U, 0x33U},
	{instruction_t::move, 0U, 1U, {}, 4U, 0U, 0x33U},
	{instruction_t::move, 0U, 2U, {}, 4U, 0U, 0x33U},
	{instruction_t::move, 0U, 3U, {}, 4U, 0U, 0x33U},
	{instruction_t::move, 0U, 4U, {}, 4U, 0U, 0x33U},
	{instruction_t::move, 0U, 5U, {}, 4U, 0U, 0x33U},
	{instruction_t::move, 0U, 6U, {}, 4U, 0U, 0x33U},
	{instruction_t::move, 0U, 7U, {}, 4U, 0U, 0x33U},
	{instruction_t::move, 0U, 0U, {}, 4U, 0U, 0x34U},
	{instruction_t::move, 0U, 1U, {}, 4U, 0U, 0x34U},
	{instruction_t::move, 0U, 2U, {}, 4U, 0U, 0x34U},
	{instruction_t::move, 0U, 3U, {}, 4U, 0U, 0x34U},
	{instruction_t::move, 0U, 4U, {}, 4U, 0U, 0x34U},
	{instruction_t::move, 0U, 5U, {}, 4U, 0U, 0x34U},
	{instruction_t::move, 0U, 6U, {}, 4U, 0U, 0x34U},
	{instruction_t::move, 0U, 7U, {}, 4U, 0U, 0x34U},
	{instruction_t::move, 0U, 0U, {}, 4U, 0U, 0x35U},
	{instruction_t::move, 0U, 1U, {}, 4U, 0U, 0x35U},
	{instruction_t::move, 0U, 2U, {}, 4U, 0U, 0x35U},
	{instruction_t::move, 0U, 3U, {}, 4U, 0U, 0x35U},
	{instruction_t::move, 0U, 4U, {}, 4U, 0U, 0x35U},
	{instruction_t::move, 0U, 5U, {}, 4U, 0U, 0x35U},
	{instruction_t::move, 0U, 6U, {}, 4U, 0U, 0x35U},
	{instruction_t::move, 0U, 7U, {}, 4U, 0U, 0x35U},
	{instruction_t::move, 0U, 0U, {}, 4U, 0U, 0x36U},
	{instruction_t::move, 0U, 1U, {}, 4U, 0U, 0x36U},
	{instruction_t::move, 0U, 2U, {}, 4U, 0U, 0x36U},
	{instruction_t::move, 0U, 3U, {}, 4U, 0U, 0x36U},
	{instruction_t::move, 0U, 4U, {}, 4U, 0U, 0x36U},
	{instruction_t::move, 0U, 5U, {}, 4U, 0U, 0x36U},
	{instruction_t::move, 0U, 6U, {}, 4U, 0U, 0x36U},
	{instruction_t::move, 0U, 7U, {}, 4U, 0U, 0x36U},
	{instruction_t::move, 0U, 0U, {}, 4U, 0U, 0x37U},
	{instruction_t::move, 0U, 1U, {}, 4U, 0U, 0x37U},
	{instruction_t::move, 0U, 2U, {}, 4U, 0U, 0x37U},
	{instruction_t::move, 0U, 3U, {}, 4U, 0U, 0x37U},
	{instruction_t::move, 0U, 4U, {}, 4U, 0U, 0x37U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 0U, 0U, {}, 4U, 0U, 0x38U},
	{instruction_t::move, 0U, 1U, {}, 4U, 0U, 0x38U},
	{instruction_t::move, 0U, 2U, {}, 4U, 0U, 0x38U},
	{instruction_t::move, 0U, 3U, {}, 4U, 0U, 0x38U},
	{instruction_t::move, 0U, 4U, {}, 4U, 0U, 0x38U},
	{instruction_t::move, 0U, 5U, {}, 4U, 0U, 0x38U},
	{instruction_t::move, 0U, 6U, {}, 4U, 0U, 0x38U},
	{instruction_t::move, 0U, 7U, {}, 4U, 0U, 0x38U},
	{instruction_t::move, 0U, 0U, {}, 4U, 0U, 0x39U},
	{instruction_t::move, 0U, 1U, {}, 4U, 0U, 0x39U},
	{instruction_t::move, 0U, 2U, {}, 4U, 0U, 0x39U},
	{instruction_t::move, 0U, 3U, {}, 4U, 0U, 0x39U},
	{instruction_t::move, 0U, 4U, {}, 4U, 0U, 0x39U},
	{instruction_t::move, 0U, 5U, {}, 4U, 0U, 0x39U},
	{instruction_t::move, 0U, 6U, {}, 4U, 0U, 0x39U},
	{instruction_t::move, 0U, 7U, {}, 4U, 0U, 0x39U},
	{instruction_t::move, 0U, 0U, {}, 4U, 0U, 0x3aU},
	{instruction_t::move, 0U, 1U, {}, 4U, 0U, 0x3aU},
	{instruction_t::move, 0U, 2U, {}, 4U, 0U, 0x3aU},
	{instruction_t::move, 0U, 3U, {}, 4U, 0U, 0x3aU},
	{instruction_t::move, 0U, 4U, {}, 4U, 0U, 0x3aU},
	{instruction_t::move, 0U, 5U, {}, 4U, 0U, 0x3aU},
	{instruction_t::move, 0U, 6U, {}, 4U, 0U, 0x3aU},
	{instruction_t::move, 0U, 7U, {}, 4U, 0U, 0x3aU},
	{instruction_t::move, 0U, 0U, {}, 4U, 0U, 0x3bU},
	{instruction_t::move, 0U, 1U, {}, 4U, 0U, 0x3bU},
	{instruction_t::move, 0U, 2U, {}, 4U, 0U, 0x3bU},
	{instruction_t::move, 0U, 3U, {}, 4U, 0U, 0x3bU},
	{instruction_t::move, 0U, 4U, {}, 4U, 0U, 0x3bU},
	{instruction_t::move, 0U, 5U, {}, 4U, 0U, 0x3bU},
	{instruction_t::move, 0U, 6U, {}, 4U, 0U, 0x3bU},
	{instruction_t::move, 0U, 7U, {}, 4U, 0U, 0x3bU},
	{instruction_t::move, 0U, 0U, {}, 4U, 0U, 0x3cU},
	{instruction_t::move, 0U, 1U, {}, 4U, 0U, 0x3cU},
	{instruction_t::move, 0U, 2U, {}, 4U, 0U, 0x3cU},
	{instruction_t::move, 0U, 3U, {}, 4U, 0U, 0x3cU},
	{instruction_t::move, 0U, 4U, {}, 4U, 0U, 0x3cU},
	{instruction_t::move, 0U, 5U, {}, 4U, 0U, 0x3cU},
	{instruction_t::move, 0U, 6U, {}, 4U, 0U, 0x3cU},
	{instruction_t::move, 0U, 7U, {}, 4U, 0U, 0x3cU},
	{instruction_t::move, 0U, 0U, {}, 4U, 0U, 0x3dU},
	{instruction_t::move, 0U, 1U, {}, 4U, 0U, 0x3dU},
	{instruction_t::move, 0U, 2U, {}, 4U, 0U, 0x3dU},
	{instruction_t::move, 0U, 3U, {}, 4U, 0U, 0x3dU},
	{instruction_t::move, 0U, 4U, {}, 4U, 0U, 0x3dU},
	{instruction_t::move, 0U, 5U, {}, 4U, 0U, 0x3dU},
	{instruction_t::move, 0U, 6U, {}, 4U, 0U, 0x3dU},
	{instruction_t::move, 0U, 7U, {}, 4U, 0U, 0x3dU},
	{instruction_t::move, 0U, 0U, {}, 4U, 0U, 0x3eU},
	{instruction_t::move, 0U, 1U, {}, 4U, 0U, 0x3eU},
	{instruction_t::move, 0U, 2U, {}, 4U, 0U, 0x3eU},
	{instruction_t::move, 0U, 3U, {}, 4U, 0U, 0x3eU},
	{instruction_t::move, 0U, 4U, {}, 4U, 0U, 0x3eU},
	{instruction_t::move, 0U, 5U, {}, 4U, 0U, 0x3eU},
	{instruction_t::move, 0U, 6U, {}, 4U, 0U, 0x3eU},
	{instruction_t::move, 0U, 7U, {}, 4U, 0U, 0x3eU},
	{instruction_t::move, 0U, 0U, {}, 4U, 0U, 0x3fU},
	{instruction_t::move, 0U, 1U, {}, 4U, 0U, 0x3fU},
	{instruction_t::move, 0U, 2U, {}, 4U, 0U, 0x3fU},
	{instruction_t::move, 0U, 3U, {}, 4U, 0U, 0x3fU},
	{instruction_t::move, 0U, 4U, {}, 4U, 0U, 0x3fU},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 1U, 0U, {}, 4U, 0U, 0x00U},
	{instruction_t::move, 1U, 1U, {}, 4U, 0U, 0x00U},
	{instruction_t::move, 1U, 2U, {}, 4U, 0U, 0x00U},
	{instruction_t::move, 1U, 3U, {}, 4U, 0U, 0x00U},
	{instruction_t::move, 1U, 4U, {}, 4U, 0U, 0x00U},
	{instruction_t::move, 1U, 5U, {}, 4U, 0U, 0x00U},
	{instruction_t::move, 1U, 6U, {}, 4U, 0U, 0x00U},
	{instruction_t::move, 1U, 7U, {}, 4U, 0U, 0x00U},
	{instruction_t::move, 1U, 0U, {}, 4U, 0U, 0x01U},
	{instruction_t::move, 1U, 1U, {}, 4U, 0U, 0x01U},
	{instruction_t::move, 1U, 2U, {}, 4U, 0U, 0x01U},
	{instruction_t::move, 1U, 3U, {}, 4U, 0U, 0x01U},
	{instruction_t::move, 1U, 4U, {}, 4U, 0U, 0x01U},
	{instruction_t::move, 1U, 5U, {}, 4U, 0U, 0x01U},
	{instruction_t::move, 1U, 6U, {}, 4U, 0U, 0x01U},
	{instruction_t::move, 1U, 7U, {}, 4U, 0U, 0x01U},
	{instruction_t::move, 1U, 0U, {}, 4U, 0U, 0x02U},
	{instruction_t::move, 1U, 1U, {}, 4U, 0U, 0x02U},
	{instruction_t::move, 1U, 2U, {}, 4U, 0U, 0x02U},
	{instruction_t::move, 1U, 3U, {}, 4U, 0U, 0x02U},
	{instruction_t::move, 1U, 4U, {}, 4U, 0U, 0x02U},
	{instruction_t::move, 1U, 5U, {}, 4U, 0U, 0x02U},
	{instruction_t::move, 1U, 6U, {}, 4U, 0U, 0x02U},
	{instruction_t::move, 1U, 7U, {}, 4U, 0U, 0x02U},
	{instruction_t::move, 1U, 0U, {}, 4U, 0U, 0x03U},
	{instruction_t::move, 1U, 1U, {}, 4U, 0U, 0x03U},
	{instruction_t::move, 1U, 2U, {}, 4U, 0U, 0x03U},
	{instruction_t::move, 1U, 3U, {}, 4U, 0U, 0x03U},
	{instruction_t::move, 1U, 4U, {}, 4U, 0U, 0x03U},
	{instruction_t::move, 1U, 5U, {}, 4U, 0U, 0x03U},
	{instruction_t::move, 1U, 6U, {}, 4U, 0U, 0x03U},
	{instruction_t::move, 1U, 7U, {}, 4U, 0U, 0x03U},
	{instruction_t::move, 1U, 0U, {}, 4U, 0U, 0x04U},
	{instruction_t::move, 1U, 1U, {}, 4U, 0U, 0x04U},
	{instruction_t::move, 1U, 2U, {}, 4U, 0U, 0x04U},
	{instruction_t::move, 1U, 3U, {}, 4U, 0U, 0x04U},
	{instruction_t::move, 1U, 4U, {}, 4U, 0U, 0x04U},
	{instruction_t::move, 1U, 5U, {}, 4U, 0U, 0x04U},
	{instruction_t::move, 1U, 6U, {}, 4U, 0U, 0x04U},
	{instruction_t::move, 1U, 7U, {}, 4U, 0U, 0x04U},
	{instruction_t::move, 1U, 0U, {}, 4U, 0U, 0x05U},
	{instruction_t::move, 1U, 1U, {}, 4U, 0U, 0x05U},
	{instruction_t::move, 1U, 2U, {}, 4U, 0U, 0x05U},
	{instruction_t::move, 1U, 3U, {}, 4U, 0U, 0x05U},
	{instruction_t::move, 1U, 4U, {}, 4U, 0U, 0x05U},
	{instruction_t::move, 1U, 5U, {}, 4U, 0U, 0x05U},
	{instruction_t::move, 1U, 6U, {}, 4U, 0U, 0x05U},
	{instruction_t::move, 1U, 7U, {}, 4U, 0U, 0x05U},
	{instruction_t::move, 1U, 0U, {}, 4U, 0U, 0x06U},
	{instruction_t::move, 1U, 1U, {}, 4U, 0U, 0x06U},
	{instruction_t::move, 1U, 2U, {}, 4U, 0U, 0x06U},
	{instruction_t::move, 1U, 3U, {}, 4U, 0U, 0x06U},
	{instruction_t::move, 1U, 4U, {}, 4U, 0U, 0x06U},
	{instruction_t::move, 1U, 5U, {}, 4U, 0U, 0x06U},
	{instruction_t::move, 1U, 6U, {}, 4U, 0U, 0x06U},
	{instruction_t::move, 1U, 7U, {}, 4U, 0U, 0x06U},
	{instruction_t::move, 1U, 0U, {}, 4U, 0U, 0x07U},
	{instruction_t::move, 1U, 1U, {}, 4U, 0U, 0x07U},
	{instruction_t::move, 1U, 2U, {}, 4U, 0U, 0x07U},
	{instruction_t::move, 1U, 3U, {}, 4U, 0U, 0x07U},
	{instruction_t::move, 1U, 4U, {}, 4U, 0U, 0x07U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::movea, 1U, 0U, {}, 4U, 0U, 0U},
	{instruction_t::movea, 1U, 1U, {}, 4U, 0U, 0U},
	{instruction_t::movea, 1U, 2U, {}, 4U, 0U, 0U},
	{instruction_t::movea, 1U, 3U, {}, 4U, 0U, 0U},
	{instruction_t::movea, 1U, 4U, {}, 4U, 0U, 0U},
	{instruction_t::movea, 1U, 5U, {}, 4U, 0U, 0U},
	{instruction_t::movea, 1U, 6U, {}, 4U, 0U, 0U},
	{instruction_t::movea, 1U, 7U, {}, 4U, 0U, 0U},
	{instruction_t::movea, 1U, 0U, {}, 4U, 0U, 1U},
	{instruction_t::movea, 1U, 1U, {}, 4U, 0U, 1U},
	{instruction_t::movea, 1U, 2U, {}, 4U, 0U, 1U},
	{instruction_t::movea, 1U, 3U, {}, 4U, 0U, 1U},
	{instruction_t::movea, 1U, 4U, {}, 4U, 0U, 1U},
	{instruction_t::movea, 1U, 5U, {}, 4U, 0U, 1U},
	{instruction_t::movea, 1U, 6U, {}, 4U, 0U, 1U},
	{instruction_t::movea, 1U, 7U, {}, 4U, 0U, 1U},
	{instruction_t::movea, 1U, 0U, {}, 4U, 0U, 2U},
	{instruction_t::movea, 1U, 1U, {}, 4U, 0U, 2U},
	{instruction_t::movea, 1U, 2U, {}, 4U, 0U, 2U},
	{instruction_t::movea, 1U, 3U, {}, 4U, 0U, 2U},
	{instruction_t::movea, 1U, 4U, {}, 4U, 0U, 2U},
	{instruction_t::movea, 1U, 5U, {}, 4U, 0U, 2U},
	{instruction_t::movea, 1U, 6U, {}, 4U, 0U, 2U},
	{instruction_t::movea, 1U, 7U, {}, 4U, 0U, 2U},
	{instruction_t::movea, 1U, 0U, {}, 4U, 0U, 3U},
	{instruction_t::movea, 1U, 1U, {}, 4U, 0U, 3U},
	{instruction_t::movea, 1U, 2U, {}, 4U, 0U, 3U},
	{instruction_t::movea, 1U, 3U, {}, 4U, 0U, 3U},
	{instruction_t::movea, 1U, 4U, {}, 4U, 0U, 3U},
	{instruction_t::movea, 1U, 5U, {}, 4U, 0U, 3U},
	{instruction_t::movea, 1U, 6U, {}, 4U, 0U, 3U},
	{instruction_t::movea, 1U, 7U, {}, 4U, 0U, 3U},
	{instruction_t::movea, 1U, 0U, {}, 4U, 0U, 4U},
	{instruction_t::movea, 1U, 1U, {}, 4U, 0U, 4U},
	{instruction_t::movea, 1U, 2U, {}, 4U, 0U, 4U},
	{instruction_t::movea, 1U, 3U, {}, 4U, 0U, 4U},
	{instruction_t::movea, 1U, 4U, {}, 4U, 0U, 4U},
	{instruction_t::movea, 1U, 5U, {}, 4U, 0U, 4U},
	{instruction_t::movea, 1U, 6U, {}, 4U, 0U, 4U},
	{instruction_t::movea, 1U, 7U, {}, 4U, 0U, 4U},
	{instruction_t::movea, 1U, 0U, {}, 4U, 0U, 5U},
	{instruction_t::movea, 1U, 1U, {}, 4U, 0U, 5U},
	{instruction_t::movea, 1U, 2U, {}, 4U, 0U, 5U},
	{instruction_t::movea, 1U, 3U, {}, 4U, 0U, 5U},
	{instruction_t::movea, 1U, 4U, {}, 4U, 0U, 5U},
	{instruction_t::movea, 1U, 5U, {}, 4U, 0U, 5U},
	{instruction_t::movea, 1U, 6U, {}, 4U, 0U, 5U},
	{instruction_t::movea, 1U, 7U, {}, 4U, 0U, 5U},
	{instruction_t::movea, 1U, 0U, {}, 4U, 0U, 6U},
	{instruction_t::movea, 1U, 1U, {}, 4U, 0U, 6U},
	{instruction_t::movea, 1U, 2U, {}, 4U, 0U, 6U},
	{instruction_t::movea, 1U, 3U, {}, 4U, 0U, 6U},
	{instruction_t::movea, 1U, 4U, {}, 4U, 0U, 6U},
	{instruction_t::movea, 1U, 5U, {}, 4U, 0U, 6U},
	{instruction_t::movea, 1U, 6U, {}, 4U, 0U, 6U},
	{instruction_t::movea, 1U, 7U, {}, 4U, 0U, 6U},
	{instruction_t::movea, 1U, 0U, {}, 4U, 0U, 7U},
	{instruction_t::movea, 1U, 1U, {}, 4U, 0U, 7U},
	{instruction_t::movea, 1U, 2U, {}, 4U, 0U, 7U},
	{instruction_t::movea, 1U, 3U, {}, 4U, 0U, 7U},
	{instruction_t::movea, 1U, 4U, {}, 4U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 1U, 0U, {}, 4U, 0U, 0x10U},
	{instruction_t::move, 1U, 1U, {}, 4U, 0U, 0x10U},
	{instruction_t::move, 1U, 2U, {}, 4U, 0U, 0x10U},
	{instruction_t::move, 1U, 3U, {}, 4U, 0U, 0x10U},
	{instruction_t::move, 1U, 4U, {}, 4U, 0U, 0x10U},
	{instruction_t::move, 1U, 5U, {}, 4U, 0U, 0x10U},
	{instruction_t::move, 1U, 6U, {}, 4U, 0U, 0x10U},
	{instruction_t::move, 1U, 7U, {}, 4U, 0U, 0x10U},
	{instruction_t::move, 1U, 0U, {}, 4U, 0U, 0x11U},
	{instruction_t::move, 1U, 1U, {}, 4U, 0U, 0x11U},
	{instruction_t::move, 1U, 2U, {}, 4U, 0U, 0x11U},
	{instruction_t::move, 1U, 3U, {}, 4U, 0U, 0x11U},
	{instruction_t::move, 1U, 4U, {}, 4U, 0U, 0x11U},
	{instruction_t::move, 1U, 5U, {}, 4U, 0U, 0x11U},
	{instruction_t::move, 1U, 6U, {}, 4U, 0U, 0x11U},
	{instruction_t::move, 1U, 7U, {}, 4U, 0U, 0x11U},
	{instruction_t::move, 1U, 0U, {}, 4U, 0U, 0x12U},
	{instruction_t::move, 1U, 1U, {}, 4U, 0U, 0x12U},
	{instruction_t::move, 1U, 2U, {}, 4U, 0U, 0x12U},
	{instruction_t::move, 1U, 3U, {}, 4U, 0U, 0x12U},
	{instruction_t::move, 1U, 4U, {}, 4U, 0U, 0x12U},
	{instruction_t::move, 1U, 5U, {}, 4U, 0U, 0x12U},
	{instruction_t::move, 1U, 6U, {}, 4U, 0U, 0x12U},
	{instruction_t::move, 1U, 7U, {}, 4U, 0U, 0x12U},
	{instruction_t::move, 1U, 0U, {}, 4U, 0U, 0x13U},
	{instruction_t::move, 1U, 1U, {}, 4U, 0U, 0x13U},
	{instruction_t::move, 1U, 2U, {}, 4U, 0U, 0x13U},
	{instruction_t::move, 1U, 3U, {}, 4U, 0U, 0x13U},
	{instruction_t::move, 1U, 4U, {}, 4U, 0U, 0x13U},
	{instruction_t::move, 1U, 5U, {}, 4U, 0U, 0x13U},
	{instruction_t::move, 1U, 6U, {}, 4U, 0U, 0x13U},
	{instruction_t::move, 1U, 7U, {}, 4U, 0U, 0x13U},
	{instruction_t::move, 1U, 0U, {}, 4U, 0U, 0x14U},
	{instruction_t::move, 1U, 1U, {}, 4U, 0U, 0x14U},
	{instruction_t::move, 1U, 2U, {}, 4U, 0U, 0x14U},
	{instruction_t::move, 1U, 3U, {}, 4U, 0U, 0x14U},
	{instruction_t::move, 1U, 4U, {}, 4U, 0U, 0x14U},
	{instruction_t::move, 1U, 5U, {}, 4U, 0U, 0x14U},
	{instruction_t::move, 1U, 6U, {}, 4U, 0U, 0x14U},
	{instruction_t::move, 1U, 7U, {}, 4U, 0U, 0x14U},
	{instruction_t::move, 1U, 0U, {}, 4U, 0U, 0x15U},
	{instruction_t::move, 1U, 1U, {}, 4U, 0U, 0x15U},
	{instruction_t::move, 1U, 2U, {}, 4U, 0U, 0x15U},
	{instruction_t::move, 1U, 3U, {}, 4U, 0U, 0x15U},
	{instruction_t::move, 1U, 4U, {}, 4U, 0U, 0x15U},
	{instruction_t::move, 1U, 5U, {}, 4U, 0U, 0x15U},
	{instruction_t::move, 1U, 6U, {}, 4U, 0U, 0x15U},
	{instruction_t::move, 1U, 7U, {}, 4U, 0U, 0x15U},
	{instruction_t::move, 1U, 0U, {}, 4U, 0U, 0x16U},
	{instruction_t::move, 1U, 1U, {}, 4U, 0U, 0x16U},
	{instruction_t::move, 1U, 2U, {}, 4U, 0U, 0x16U},
	{instruction_t::move, 1U, 3U, {}, 4U, 0U, 0x16U},
	{instruction_t::move, 1U, 4U, {}, 4U, 0U, 0x16U},
	{instruction_t::move, 1U, 5U, {}, 4U, 0U, 0x16U},
	{instruction_t::move, 1U, 6U, {}, 4U, 0U, 0x16U},
	{instruction_t::move, 1U, 7U, {}, 4U, 0U, 0x16U},
	{instruction_t::move, 1U, 0U, {}, 4U, 0U, 0x17U},
	{instruction_t::move, 1U, 1U, {}, 4U, 0U, 0x17U},
	{instruction_t::move, 1U, 2U, {}, 4U, 0U, 0x17U},
	{instruction_t::move, 1U, 3U, {}, 4U, 0U, 0x17U},
	{instruction_t::move, 1U, 4U, {}, 4U, 0U, 0x17U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 1U, 0U, {}, 4U, 0U, 0x18U},
	{instruction_t::move, 1U, 1U, {}, 4U, 0U, 0x18U},
	{instruction_t::move, 1U, 2U, {}, 4U, 0U, 0x18U},
	{instruction_t::move, 1U, 3U, {}, 4U, 0U, 0x18U},
	{instruction_t::move, 1U, 4U, {}, 4U, 0U, 0x18U},
	{instruction_t::move, 1U, 5U, {}, 4U, 0U, 0x18U},
	{instruction_t::move, 1U, 6U, {}, 4U, 0U, 0x18U},
	{instruction_t::move, 1U, 7U, {}, 4U, 0U, 0x18U},
	{instruction_t::move, 1U, 0U, {}, 4U, 0U, 0x19U},
	{instruction_t::move, 1U, 1U, {}, 4U, 0U, 0x19U},
	{instruction_t::move, 1U, 2U, {}, 4U, 0U, 0x19U},
	{instruction_t::move, 1U, 3U, {}, 4U, 0U, 0x19U},
	{instruction_t::move, 1U, 4U, {}, 4U, 0U, 0x19U},
	{instruction_t::move, 1U, 5U, {}, 4U, 0U, 0x19U},
	{instruction_t::move, 1U, 6U, {}, 4U, 0U, 0x19U},
	{instruction_t::move, 1U, 7U, {}, 4U, 0U, 0x19U},
	{instruction_t::move, 1U, 0U, {}, 4U, 0U, 0x1aU},
	{instruction_t::move, 1U, 1U, {}, 4U, 0U, 0x1aU},
	{instruction_t::move, 1U, 2U, {}, 4U, 0U, 0x1aU},
	{instruction_t::move, 1U, 3U, {}, 4U, 0U, 0x1aU},
	{instruction_t::move, 1U, 4U, {}, 4U, 0U, 0x1aU},
	{instruction_t::move, 1U, 5U, {}, 4U, 0U, 0x1aU},
	{instruction_t::move, 1U, 6U, {}, 4U, 0U, 0x1aU},
	{instruction_t::move, 1U, 7U, {}, 4U, 0U, 0x1aU},
	{instruction_t::move, 1U, 0U, {}, 4U, 0U, 0x1bU},
	{instruction_t::move, 1U, 1U, {}, 4U, 0U, 0x1bU},
	{instruction_t::move, 1U, 2U, {}, 4U, 0U, 0x1bU},
	{instruction_t::move, 1U, 3U, {}, 4U, 0U, 0x1bU},
	{instruction_t::move, 1U, 4U, {}, 4U, 0U, 0x1bU},
	{instruction_t::move, 1U, 5U, {}, 4U, 0U, 0x1bU},
	{instruction_t::move, 1U, 6U, {}, 4U, 0U, 0x1bU},
	{instruction_t::move, 1U, 7U, {}, 4U, 0U, 0x1bU},
	{instruction_t::move, 1U, 0U, {}, 4U, 0U, 0x1cU},
	{instruction_t::move, 1U, 1U, {}, 4U, 0U, 0x1cU},
	{instruction_t::move, 1U, 2U, {}, 4U, 0U, 0x1cU},
	{instruction_t::move, 1U, 3U, {}, 4U, 0U, 0x1cU},
	{instruction_t::move, 1U, 4U, {}, 4U, 0U, 0x1cU},
	{instruction_t::move, 1U, 5U, {}, 4U, 0U, 0x1cU},
	{instruction_t::move, 1U, 6U, {}, 4U, 0U, 0x1cU},
	{instruction_t::move, 1U, 7U, {}, 4U, 0U, 0x1cU},
	{instruction_t::move, 1U, 0U, {}, 4U, 0U, 0x1dU},
	{instruction_t::move, 1U, 1U, {}, 4U, 0U, 0x1dU},
	{instruction_t::move, 1U, 2U, {}, 4U, 0U, 0x1dU},
	{instruction_t::move, 1U, 3U, {}, 4U, 0U, 0x1dU},
	{instruction_t::move, 1U, 4U, {}, 4U, 0U, 0x1dU},
	{instruction_t::move, 1U, 5U, {}, 4U, 0U, 0x1dU},
	{instruction_t::move, 1U, 6U, {}, 4U, 0U, 0x1dU},
	{instruction_t::move, 1U, 7U, {}, 4U, 0U, 0x1dU},
	{instruction_t::move, 1U, 0U, {}, 4U, 0U, 0x1eU},
	{instruction_t::move, 1U, 1U, {}, 4U, 0U, 0x1eU},
	{instruction_t::move, 1U, 2U, {}, 4U, 0U, 0x1eU},
	{instruction_t::move, 1U, 3U, {}, 4U, 0U, 0x1eU},
	{instruction_t::move, 1U, 4U, {}, 4U, 0U, 0x1eU},
	{instruction_t::move, 1U, 5U, {}, 4U, 0U, 0x1eU},
	{instruction_t::move, 1U, 6U, {}, 4U, 0U, 0x1eU},
	{instruction_t::move, 1U, 7U, {}, 4U, 0U, 0x1eU},
	{instruction_t::move, 1U, 0U, {}, 4U, 0U, 0x1fU},
	{instruction_t::move, 1U, 1U, {}, 4U, 0U, 0x1fU},
	{instruction_t::move, 1U, 2U, {}, 4U, 0U, 0x1fU},
	{instruction_t::move, 1U, 3U, {}, 4U, 0U, 0x1fU},
	{instruction_t::move, 1U, 4U, {}, 4U, 0U, 0x1fU},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 1U, 0U, {}, 4U, 0U, 0x20U},
	{instruction_t::move, 1U, 1U, {}, 4U, 0U, 0x20U},
	{instruction_t::move, 1U, 2U, {}, 4U, 0U, 0x20U},
	{instruction_t::move, 1U, 3U, {}, 4U, 0U, 0x20U},
	{instruction_t::move, 1U, 4U, {}, 4U, 0U, 0x20U},
	{instruction_t::move, 1U, 5U, {}, 4U, 0U, 0x20U},
	{instruction_t::move, 1U, 6U, {}, 4U, 0U, 0x20U},
	{instruction_t::move, 1U, 7U, {}, 4U, 0U, 0x20U},
	{instruction_t::move, 1U, 0U, {}, 4U, 0U, 0x21U},
	{instruction_t::move, 1U, 1U, {}, 4U, 0U, 0x21U},
	{instruction_t::move, 1U, 2U, {}, 4U, 0U, 0x21U},
	{instruction_t::move, 1U, 3U, {}, 4U, 0U, 0x21U},
	{instruction_t::move, 1U, 4U, {}, 4U, 0U, 0x21U},
	{instruction_t::move, 1U, 5U, {}, 4U, 0U, 0x21U},
	{instruction_t::move, 1U, 6U, {}, 4U, 0U, 0x21U},
	{instruction_t::move, 1U, 7U, {}, 4U, 0U, 0x21U},
	{instruction_t::move, 1U, 0U, {}, 4U, 0U, 0x22U},
	{instruction_t::move, 1U, 1U, {}, 4U, 0U, 0x22U},
	{instruction_t::move, 1U, 2U, {}, 4U, 0U, 0x22U},
	{instruction_t::move, 1U, 3U, {}, 4U, 0U, 0x22U},
	{instruction_t::move, 1U, 4U, {}, 4U, 0U, 0x22U},
	{instruction_t::move, 1U, 5U, {}, 4U, 0U, 0x22U},
	{instruction_t::move, 1U, 6U, {}, 4U, 0U, 0x22U},
	{instruction_t::move, 1U, 7U, {}, 4U, 0U, 0x22U},
	{instruction_t::move, 1U, 0U, {}, 4U, 0U, 0x23U},
	{instruction_t::move, 1U, 1U, {}, 4U, 0U, 0x23U},
	{instruction_t::move, 1U, 2U, {}, 4U, 0U, 0x23U},
	{instruction_t::move, 1U, 3U, {}, 4U, 0U, 0x23U},
	{instruction_t::move, 1U, 4U, {}, 4U, 0U, 0x23U},
	{instruction_t::move, 1U, 5U, {}, 4U, 0U, 0x23U},
	{instruction_t::move, 1U, 6U, {}, 4U, 0U, 0x23U},
	{instruction_t::move, 1U, 7U, {}, 4U, 0U, 0x23U},
	{instruction_t::move, 1U, 0U, {}, 4U, 0U, 0x24U},
	{instruction_t::move, 1U, 1U, {}, 4U, 0U, 0x24U},
	{instruction_t::move, 1U, 2U, {}, 4U, 0U, 0x24U},
	{instruction_t::move, 1U, 3U, {}, 4U, 0U, 0x24U},
	{instruction_t::move, 1U, 4U, {}, 4U, 0U, 0x24U},
	{instruction_t::move, 1U, 5U, {}, 4U, 0U, 0x24U},
	{instruction_t::move, 1U, 6U, {}, 4U, 0U, 0x24U},
	{instruction_t::move, 1U, 7U, {}, 4U, 0U, 0x24U},
	{instruction_t::move, 1U, 0U, {}, 4U, 0U, 0x25U},
	{instruction_t::move, 1U, 1U, {}, 4U, 0U, 0x25U},
	{instruction_t::move, 1U, 2U, {}, 4U, 0U, 0x25U},
	{instruction_t::move, 1U, 3U, {}, 4U, 0U, 0x25U},
	{instruction_t::move, 1U, 4U, {}, 4U, 0U, 0x25U},
	{instruction_t::move, 1U, 5U, {}, 4U, 0U, 0x25U},
	{instruction_t::move, 1U, 6U, {}, 4U, 0U, 0x25U},
	{instruction_t::move, 1U, 7U, {}, 4U, 0U, 0x25U},
	{instruction_t::move, 1U, 0U, {}, 4U, 0U, 0x26U},
	{instruction_t::move, 1U, 1U, {}, 4U, 0U, 0x26U},
	{instruction_t::move, 1U, 2U, {}, 4U, 0U, 0x26U},
	{instruction_t::move, 1U, 3U, {}, 4U, 0U, 0x26U},
	{instruction_t::move, 1U, 4U, {}, 4U, 0U, 0x26U},
	{instruction_t::move, 1U, 5U, {}, 4U, 0U, 0x26U},
	{instruction_t::move, 1U, 6U, {}, 4U, 0U, 0x26U},
	{instruction_t::move, 1U, 7U, {}, 4U, 0U, 0x26U},
	{instruction_t::move, 1U, 0U, {}, 4U, 0U, 0x27U},
	{instruction_t::move, 1U, 1U, {}, 4U, 0U, 0x27U},
	{instruction_t::move, 1U, 2U, {}, 4U, 0U, 0x27U},
	{instruction_t::move, 1U, 3U, {}, 4U, 0U, 0x27U},
	{instruction_t::move, 1U, 4U, {}, 4U, 0U, 0x27U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 1U, 0U, {}, 4U, 0U, 0x28U},
	{instruction_t::move, 1U, 1U, {}, 4U, 0U, 0x28U},
	{instruction_t::move, 1U, 2U, {}, 4U, 0U, 0x28U},
	{instruction_t::move, 1U, 3U, {}, 4U, 0U, 0x28U},
	{instruction_t::move, 1U, 4U, {}, 4U, 0U, 0x28U},
	{instruction_t::move, 1U, 5U, {}, 4U, 0U, 0x28U},
	{instruction_t::move, 1U, 6U, {}, 4U, 0U, 0x28U},
	{instruction_t::move, 1U, 7U, {}, 4U, 0U, 0x28U},
	{instruction_t::move, 1U, 0U, {}, 4U, 0U, 0x29U},
	{instruction_t::move, 1U, 1U, {}, 4U, 0U, 0x29U},
	{instruction_t::move, 1U, 2U, {}, 4U, 0U, 0x29U},
	{instruction_t::move, 1U, 3U, {}, 4U, 0U, 0x29U},
	{instruction_t::move, 1U, 4U, {}, 4U, 0U, 0x29U},
	{instruction_t::move, 1U, 5U, {}, 4U, 0U, 0x29U},
	{instruction_t::move, 1U, 6U, {}, 4U, 0U, 0x29U},
	{instruction_t::move, 1U, 7U, {}, 4U, 0U, 0x29U},
	{instruction_t::move, 1U, 0U, {}, 4U, 0U, 0x2aU},
	{instruction_t::move, 1U, 1U, {}, 4U, 0U, 0x2aU},
	{instruction_t::move, 1U, 2U, {}, 4U, 0U, 0x2aU},
	{instruction_t::move, 1U, 3U, {}, 4U, 0U, 0x2aU},
	{instruction_t::move, 1U, 4U, {}, 4U, 0U, 0x2aU},
	{instruction_t::move, 1U, 5U, {}, 4U, 0U, 0x2aU},
	{instruction_t::move, 1U, 6U, {}, 4U, 0U, 0x2aU},
	{instruction_t::move, 1U, 7U, {}, 4U, 0U, 0x2aU},
	{instruction_t::move, 1U, 0U, {}, 4U, 0U, 0x2bU},
	{instruction_t::move, 1U, 1U, {}, 4U, 0U, 0x2bU},
	{instruction_t::move, 1U, 2U, {}, 4U, 0U, 0x2bU},
	{instruction_t::move, 1U, 3U, {}, 4U, 0U, 0x2bU},
	{instruction_t::move, 1U, 4U, {}, 4U, 0U, 0x2bU},
	{instruction_t::move, 1U, 5U, {}, 4U, 0U, 0x2bU},
	{instruction_t::move, 1U, 6U, {}, 4U, 0U, 0x2bU},
	{instruction_t::move, 1U, 7U, {}, 4U, 0U, 0x2bU},
	{instruction_t::move, 1U, 0U, {}, 4U, 0U, 0x2cU},
	{instruction_t::move, 1U, 1U, {}, 4U, 0U, 0x2cU},
	{instruction_t::move, 1U, 2U, {}, 4U, 0U, 0x2cU},
	{instruction_t::move, 1U, 3U, {}, 4U, 0U, 0x2cU},
	{instruction_t::move, 1U, 4U, {}, 4U, 0U, 0x2cU},
	{instruction_t::move, 1U, 5U, {}, 4U, 0U, 0x2cU},
	{instruction_t::move, 1U, 6U, {}, 4U, 0U, 0x2cU},
	{instruction_t::move, 1U, 7U, {}, 4U, 0U, 0x2cU},
	{instruction_t::move, 1U, 0U, {}, 4U, 0U, 0x2dU},
	{instruction_t::move, 1U, 1U, {}, 4U, 0U, 0x2dU},
	{instruction_t::move, 1U, 2U, {}, 4U, 0U, 0x2dU},
	{instruction_t::move, 1U, 3U, {}, 4U, 0U, 0x2dU},
	{instruction_t::move, 1U, 4U, {}, 4U, 0U, 0x2dU},
	{instruction_t::move, 1U, 5U, {}, 4U, 0U, 0x2dU},
	{instruction_t::move, 1U, 6U, {}, 4U, 0U, 0x2dU},
	{instruction_t::move, 1U, 7U, {}, 4U, 0U, 0x2dU},
	{instruction_t::move, 1U, 0U, {}, 4U, 0U, 0x2eU},
	{instruction_t::move, 1U, 1U, {}, 4U, 0U, 0x2eU},
	{instruction_t::move, 1U, 2U, {}, 4U, 0U, 0x2eU},
	{instruction_t::move, 1U, 3U, {}, 4U, 0U, 0x2eU},
	{instruction_t::move, 1U, 4U, {}, 4U, 0U, 0x2eU},
	{instruction_t::move, 1U, 5U, {}, 4U, 0U, 0x2eU},
	{instruction_t::move, 1U, 6U, {}, 4U, 0U, 0x2eU},
	{instruction_t::move, 1U, 7U, {}, 4U, 0U, 0x2eU},
	{instruction_t::move, 1U, 0U, {}, 4U, 0U, 0x2fU},
	{instruction_t::move, 1U, 1U, {}, 4U, 0U, 0x2fU},
	{instruction_t::move, 1U, 2U, {}, 4U, 0U, 0x2fU},
	{instruction_t::move, 1U, 3U, {}, 4U, 0U, 0x2fU},
	{instruction_t::move, 1U, 4U, {}, 4U, 0U, 0x2fU},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 1U, 0U, {}, 4U, 0U, 0x30U},
	{instruction_t::move, 1U, 1U, {}, 4U, 0U, 0x30U},
	{instruction_t::move, 1U, 2U, {}, 4U, 0U, 0x30U},
	{instruction_t::move, 1U, 3U, {}, 4U, 0U, 0x30U},
	{instruction_t::move, 1U, 4U, {}, 4U, 0U, 0x30U},
	{instruction_t::move, 1U, 5U, {}, 4U, 0U, 0x30U},
	{instruction_t::move, 1U, 6U, {}, 4U, 0U, 0x30U},
	{instruction_t::move, 1U, 7U, {}, 4U, 0U, 0x30U},
	{instruction_t::move, 1U, 0U, {}, 4U, 0U, 0x31U},
	{instruction_t::move, 1U, 1U, {}, 4U, 0U, 0x31U},
	{instruction_t::move, 1U, 2U, {}, 4U, 0U, 0x31U},
	{instruction_t::move, 1U, 3U, {}, 4U, 0U, 0x31U},
	{instruction_t::move, 1U, 4U, {}, 4U, 0U, 0x31U},
	{instruction_t::move, 1U, 5U, {}, 4U, 0U, 0x31U},
	{instruction_t::move, 1U, 6U, {}, 4U, 0U, 0x31U},
	{instruction_t::move, 1U, 7U, {}, 4U, 0U, 0x31U},
	{instruction_t::move, 1U, 0U, {}, 4U, 0U, 0x32U},
	{instruction_t::move, 1U, 1U, {}, 4U, 0U, 0x32U},
	{instruction_t::move, 1U, 2U, {}, 4U, 0U, 0x32U},
	{instruction_t::move, 1U, 3U, {}, 4U, 0U, 0x32U},
	{instruction_t::move, 1U, 4U, {}, 4U, 0U, 0x32U},
	{instruction_t::move, 1U, 5U, {}, 4U, 0U, 0x32U},
	{instruction_t::move, 1U, 6U, {}, 4U, 0U, 0x32U},
	{instruction_t::move, 1U, 7U, {}, 4U, 0U, 0x32U},
	{instruction_t::move, 1U, 0U, {}, 4U, 0U, 0x33U},
	{instruction_t::move, 1U, 1U, {}, 4U, 0U, 0x33U},
	{instruction_t::move, 1U, 2U, {}, 4U, 0U, 0x33U},
	{instruction_t::move, 1U, 3U, {}, 4U, 0U, 0x33U},
	{instruction_t::move, 1U, 4U, {}, 4U, 0U, 0x33U},
	{instruction_t::move, 1U, 5U, {}, 4U, 0U, 0x33U},
	{instruction_t::move, 1U, 6U, {}, 4U, 0U, 0x33U},
	{instruction_t::move, 1U, 7U, {}, 4U, 0U, 0x33U},
	{instruction_t::move, 1U, 0U, {}, 4U, 0U, 0x34U},
	{instruction_t::move, 1U, 1U, {}, 4U, 0U, 0x34U},
	{instruction_t::move, 1U, 2U, {}, 4U, 0U, 0x34U},
	{instruction_t::move, 1U, 3U, {}, 4U, 0U, 0x34U},
	{instruction_t::move, 1U, 4U, {}, 4U, 0U, 0x34U},
	{instruction_t::move, 1U, 5U, {}, 4U, 0U, 0x34U},
	{instruction_t::move, 1U, 6U, {}, 4U, 0U, 0x34U},
	{instruction_t::move, 1U, 7U, {}, 4U, 0U, 0x34U},
	{instruction_t::move, 1U, 0U, {}, 4U, 0U, 0x35U},
	{instruction_t::move, 1U, 1U, {}, 4U, 0U, 0x35U},
	{instruction_t::move, 1U, 2U, {}, 4U, 0U, 0x35U},
	{instruction_t::move, 1U, 3U, {}, 4U, 0U, 0x35U},
	{instruction_t::move, 1U, 4U, {}, 4U, 0U, 0x35U},
	{instruction_t::move, 1U, 5U, {}, 4U, 0U, 0x35U},
	{instruction_t::move, 1U, 6U, {}, 4U, 0U, 0x35U},
	{instruction_t::move, 1U, 7U, {}, 4U, 0U, 0x35U},
	{instruction_t::move, 1U, 0U, {}, 4U, 0U, 0x36U},
	{instruction_t::move, 1U, 1U, {}, 4U, 0U, 0x36U},
	{instruction_t::move, 1U, 2U, {}, 4U, 0U, 0x36U},
	{instruction_t::move, 1U, 3U, {}, 4U, 0U, 0x36U},
	{instruction_t::move, 1U, 4U, {}, 4U, 0U, 0x36U},
	{instruction_t::move, 1U, 5U, {}, 4U, 0U, 0x36U},
	{instruction_t::move, 1U, 6U, {}, 4U, 0U, 0x36U},
	{instruction_t::move, 1U, 7U, {}, 4U, 0U, 0x36U},
	{instruction_t::move, 1U, 0U, {}, 4U, 0U, 0x37U},
	{instruction_t::move, 1U, 1U, {}, 4U, 0U, 0x37U},
	{instruction_t::move, 1U, 2U, {}, 4U, 0U, 0x37U},
	{instruction_t::move, 1U, 3U, {}, 4U, 0U, 0x37U},
	{instruction_t::move, 1U, 4U, {}, 4U, 0U, 0x37U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 1U, 0U, {}, 4U, 0U, 0x38U},
	{instruction_t::move, 1U, 1U, {}, 4U, 0U, 0x38U},
	{instruction_t::move, 1U, 2U, {}, 4U, 0U, 0x38U},
	{instruction_t::move, 1U, 3U, {}, 4U, 0U, 0x38U},
	{instruction_t::move, 1U, 4U, {}, 4U, 0U, 0x38U},
	{instruction_t::move, 1U, 5U, {}, 4U, 0U, 0x38U},
	{instruction_t::move, 1U, 6U, {}, 4U, 0U, 0x38U},
	{instruction_t::move, 1U, 7U, {}, 4U, 0U, 0x38U},
	{instruction_t::move, 1U, 0U, {}, 4U, 0U, 0x39U},
	{instruction_t::move, 1U, 1U, {}, 4U, 0U, 0x39U},
	{instruction_t::move, 1U, 2U, {}, 4U, 0U, 0x39U},
	{instruction_t::move, 1U, 3U, {}, 4U, 0U, 0x39U},
	{instruction_t::move, 1U, 4U, {}, 4U, 0U, 0x39U},
	{instruction_t::move, 1U, 5U, {}, 4U, 0U, 0x39U},
	{instruction_t::move, 1U, 6U, {}, 4U, 0U, 0x39U},
	{instruction_t::move, 1U, 7U, {}, 4U, 0U, 0x39U},
	{instruction_t::move, 1U, 0U, {}, 4U, 0U, 0x3aU},
	{instruction_t::move, 1U, 1U, {}, 4U, 0U, 0x3aU},
	{instruction_t::move, 1U, 2U, {}, 4U, 0U, 0x3aU},
	{instruction_t::move, 1U, 3U, {}, 4U, 0U, 0x3aU},
	{instruction_t::move, 1U, 4U, {}, 4U, 0U, 0x3aU},
	{instruction_t::move, 1U, 5U, {}, 4U, 0U, 0x3aU},
	{instruction_t::move, 1U, 6U, {}, 4U, 0U, 0x3aU},
	{instruction_t::move, 1U, 7U, {}, 4U, 0U, 0x3aU},
	{instruction_t::move, 1U, 0U, {}, 4U, 0U, 0x3bU},
	{instruction_t::move, 1U, 1U, {}, 4U, 0U, 0x3bU},
	{instruction_t::move, 1U, 2U, {}, 4U, 0U, 0x3bU},
	{instruction_t::move, 1U, 3U, {}, 4U, 0U, 0x3bU},
	{instruction_t::move, 1U, 4U, {}, 4U, 0U, 0x3bU},
	{instruction_t::move, 1U, 5U, {}, 4U, 0U, 0x3bU},
	{instruction_t::move, 1U, 6U, {}, 4U, 0U, 0x3bU},
	{instruction_t::move, 1U, 7U, {}, 4U, 0U, 0x3bU},
	{instruction_t::move, 1U, 0U, {}, 4U, 0U, 0x3cU},
	{instruction_t::move, 1U, 1U, {}, 4U, 0U, 0x3cU},
	{instruction_t::move, 1U, 2U, {}, 4U, 0U, 0x3cU},
	{instruction_t::move, 1U, 3U, {}, 4U, 0U, 0x3cU},
	{instruction_t::move, 1U, 4U, {}, 4U, 0U, 0x3cU},
	{instruction_t::move, 1U, 5U, {}, 4U, 0U, 0x3cU},
	{instruction_t::move, 1U, 6U, {}, 4U, 0U, 0x3cU},
	{instruction_t::move, 1U, 7U, {}, 4U, 0U, 0x3cU},
	{instruction_t::move, 1U, 0U, {}, 4U, 0U, 0x3dU},
	{instruction_t::move, 1U, 1U, {}, 4U, 0U, 0x3dU},
	{instruction_t::move, 1U, 2U, {}, 4U, 0U, 0x3dU},
	{instruction_t::move, 1U, 3U, {}, 4U, 0U, 0x3dU},
	{instruction_t::move, 1U, 4U, {}, 4U, 0U, 0x3dU},
	{instruction_t::move, 1U, 5U, {}, 4U, 0U, 0x3dU},
	{instruction_t::move, 1U, 6U, {}, 4U, 0U, 0x3dU},
	{instruction_t::move, 1U, 7U, {}, 4U, 0U, 0x3dU},
	{instruction_t::move, 1U, 0U, {}, 4U, 0U, 0x3eU},
	{instruction_t::move, 1U, 1U, {}, 4U, 0U, 0x3eU},
	{instruction_t::move, 1U, 2U, {}, 4U, 0U, 0x3eU},
	{instruction_t::move, 1U, 3U, {}, 4U, 0U, 0x3eU},
	{instruction_t::move, 1U, 4U, {}, 4U, 0U, 0x3eU},
	{instruction_t::move, 1U, 5U, {}, 4U, 0U, 0x3eU},
	{instruction_t::move, 1U, 6U, {}, 4U, 0U, 0x3eU},
	{instruction_t::move, 1U, 7U, {}, 4U, 0U, 0x3eU},
	{instruction_t::move, 1U, 0U, {}, 4U, 0U, 0x3fU},
	{instruction_t::move, 1U, 1U, {}, 4U, 0U, 0x3fU},
	{instruction_t::move, 1U, 2U, {}, 4U, 0U, 0x3fU},
	{instruction_t::move, 1U, 3U, {}, 4U, 0U, 0x3fU},
	{instruction_t::move, 1U, 4U, {}, 4U, 0U, 0x3fU},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 2U, 0U, {}, 4U, 0U, 0x00U},
	{instruction_t::move, 2U, 1U, {}, 4U, 0U, 0x00U},
	{instruction_t::move, 2U, 2U, {}, 4U, 0U, 0x00U},
	{instruction_t::move, 2U, 3U, {}, 4U, 0U, 0x00U},
	{instruction_t::move, 2U, 4U, {}, 4U, 0U, 0x00U},
	{instruction_t::move, 2U, 5U, {}, 4U, 0U, 0x00U},
	{instruction_t::move, 2U, 6U, {}, 4U, 0U, 0x00U},
	{instruction_t::move, 2U, 7U, {}, 4U, 0U, 0x00U},
	{instruction_t::move, 2U, 0U, {}, 4U, 0U, 0x01U},
	{instruction_t::move, 2U, 1U, {}, 4U, 0U, 0x01U},
	{instruction_t::move, 2U, 2U, {}, 4U, 0U, 0x01U},
	{instruction_t::move, 2U, 3U, {}, 4U, 0U, 0x01U},
	{instruction_t::move, 2U, 4U, {}, 4U, 0U, 0x01U},
	{instruction_t::move, 2U, 5U, {}, 4U, 0U, 0x01U},
	{instruction_t::move, 2U, 6U, {}, 4U, 0U, 0x01U},
	{instruction_t::move, 2U, 7U, {}, 4U, 0U, 0x01U},
	{instruction_t::move, 2U, 0U, {}, 4U, 0U, 0x02U},
	{instruction_t::move, 2U, 1U, {}, 4U, 0U, 0x02U},
	{instruction_t::move, 2U, 2U, {}, 4U, 0U, 0x02U},
	{instruction_t::move, 2U, 3U, {}, 4U, 0U, 0x02U},
	{instruction_t::move, 2U, 4U, {}, 4U, 0U, 0x02U},
	{instruction_t::move, 2U, 5U, {}, 4U, 0U, 0x02U},
	{instruction_t::move, 2U, 6U, {}, 4U, 0U, 0x02U},
	{instruction_t::move, 2U, 7U, {}, 4U, 0U, 0x02U},
	{instruction_t::move, 2U, 0U, {}, 4U, 0U, 0x03U},
	{instruction_t::move, 2U, 1U, {}, 4U, 0U, 0x03U},
	{instruction_t::move, 2U, 2U, {}, 4U, 0U, 0x03U},
	{instruction_t::move, 2U, 3U, {}, 4U, 0U, 0x03U},
	{instruction_t::move, 2U, 4U, {}, 4U, 0U, 0x03U},
	{instruction_t::move, 2U, 5U, {}, 4U, 0U, 0x03U},
	{instruction_t::move, 2U, 6U, {}, 4U, 0U, 0x03U},
	{instruction_t::move, 2U, 7U, {}, 4U, 0U, 0x03U},
	{instruction_t::move, 2U, 0U, {}, 4U, 0U, 0x04U},
	{instruction_t::move, 2U, 1U, {}, 4U, 0U, 0x04U},
	{instruction_t::move, 2U, 2U, {}, 4U, 0U, 0x04U},
	{instruction_t::move, 2U, 3U, {}, 4U, 0U, 0x04U},
	{instruction_t::move, 2U, 4U, {}, 4U, 0U, 0x04U},
	{instruction_t::move, 2U, 5U, {}, 4U, 0U, 0x04U},
	{instruction_t::move, 2U, 6U, {}, 4U, 0U, 0x04U},
	{instruction_t::move, 2U, 7U, {}, 4U, 0U, 0x04U},
	{instruction_t::move, 2U, 0U, {}, 4U, 0U, 0x05U},
	{instruction_t::move, 2U, 1U, {}, 4U, 0U, 0x05U},
	{instruction_t::move, 2U, 2U, {}, 4U, 0U, 0x05U},
	{instruction_t::move, 2U, 3U, {}, 4U, 0U, 0x05U},
	{instruction_t::move, 2U, 4U, {}, 4U, 0U, 0x05U},
	{instruction_t::move, 2U, 5U, {}, 4U, 0U, 0x05U},
	{instruction_t::move, 2U, 6U, {}, 4U, 0U, 0x05U},
	{instruction_t::move, 2U, 7U, {}, 4U, 0U, 0x05U},
	{instruction_t::move, 2U, 0U, {}, 4U, 0U, 0x06U},
	{instruction_t::move, 2U, 1U, {}, 4U, 0U, 0x06U},
	{instruction_t::move, 2U, 2U, {}, 4U, 0U, 0x06U},
	{instruction_t::move, 2U, 3U, {}, 4U, 0U, 0x06U},
	{instruction_t::move, 2U, 4U, {}, 4U, 0U, 0x06U},
	{instruction_t::move, 2U, 5U, {}, 4U, 0U, 0x06U},
	{instruction_t::move, 2U, 6U, {}, 4U, 0U, 0x06U},
	{instruction_t::move, 2U, 7U, {}, 4U, 0U, 0x06U},
	{instruction_t::move, 2U, 0U, {}, 4U, 0U, 0x07U},
	{instruction_t::move, 2U, 1U, {}, 4U, 0U, 0x07U},
	{instruction_t::move, 2U, 2U, {}, 4U, 0U, 0x07U},
	{instruction_t::move, 2U, 3U, {}, 4U, 0U, 0x07U},
	{instruction_t::move, 2U, 4U, {}, 4U, 0U, 0x07U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::movea, 2U, 0U, {}, 4U, 0U, 0U},
	{instruction_t::movea, 2U, 1U, {}, 4U, 0U, 0U},
	{instruction_t::movea, 2U, 2U, {}, 4U, 0U, 0U},
	{instruction_t::movea, 2U, 3U, {}, 4U, 0U, 0U},
	{instruction_t::movea, 2U, 4U, {}, 4U, 0U, 0U},
	{instruction_t::movea, 2U, 5U, {}, 4U, 0U, 0U},
	{instruction_t::movea, 2U, 6U, {}, 4U, 0U, 0U},
	{instruction_t::movea, 2U, 7U, {}, 4U, 0U, 0U},
	{instruction_t::movea, 2U, 0U, {}, 4U, 0U, 1U},
	{instruction_t::movea, 2U, 1U, {}, 4U, 0U, 1U},
	{instruction_t::movea, 2U, 2U, {}, 4U, 0U, 1U},
	{instruction_t::movea, 2U, 3U, {}, 4U, 0U, 1U},
	{instruction_t::movea, 2U, 4U, {}, 4U, 0U, 1U},
	{instruction_t::movea, 2U, 5U, {}, 4U, 0U, 1U},
	{instruction_t::movea, 2U, 6U, {}, 4U, 0U, 1U},
	{instruction_t::movea, 2U, 7U, {}, 4U, 0U, 1U},
	{instruction_t::movea, 2U, 0U, {}, 4U, 0U, 2U},
	{instruction_t::movea, 2U, 1U, {}, 4U, 0U, 2U},
	{instruction_t::movea, 2U, 2U, {}, 4U, 0U, 2U},
	{instruction_t::movea, 2U, 3U, {}, 4U, 0U, 2U},
	{instruction_t::movea, 2U, 4U, {}, 4U, 0U, 2U},
	{instruction_t::movea, 2U, 5U, {}, 4U, 0U, 2U},
	{instruction_t::movea, 2U, 6U, {}, 4U, 0U, 2U},
	{instruction_t::movea, 2U, 7U, {}, 4U, 0U, 2U},
	{instruction_t::movea, 2U, 0U, {}, 4U, 0U, 3U},
	{instruction_t::movea, 2U, 1U, {}, 4U, 0U, 3U},
	{instruction_t::movea, 2U, 2U, {}, 4U, 0U, 3U},
	{instruction_t::movea, 2U, 3U, {}, 4U, 0U, 3U},
	{instruction_t::movea, 2U, 4U, {}, 4U, 0U, 3U},
	{instruction_t::movea, 2U, 5U, {}, 4U, 0U, 3U},
	{instruction_t::movea, 2U, 6U, {}, 4U, 0U, 3U},
	{instruction_t::movea, 2U, 7U, {}, 4U, 0U, 3U},
	{instruction_t::movea, 2U, 0U, {}, 4U, 0U, 4U},
	{instruction_t::movea, 2U, 1U, {}, 4U, 0U, 4U},
	{instruction_t::movea, 2U, 2U, {}, 4U, 0U, 4U},
	{instruction_t::movea, 2U, 3U, {}, 4U, 0U, 4U},
	{instruction_t::movea, 2U, 4U, {}, 4U, 0U, 4U},
	{instruction_t::movea, 2U, 5U, {}, 4U, 0U, 4U},
	{instruction_t::movea, 2U, 6U, {}, 4U, 0U, 4U},
	{instruction_t::movea, 2U, 7U, {}, 4U, 0U, 4U},
	{instruction_t::movea, 2U, 0U, {}, 4U, 0U, 5U},
	{instruction_t::movea, 2U, 1U, {}, 4U, 0U, 5U},
	{instruction_t::movea, 2U, 2U, {}, 4U, 0U, 5U},
	{instruction_t::movea, 2U, 3U, {}, 4U, 0U, 5U},
	{instruction_t::movea, 2U, 4U, {}, 4U, 0U, 5U},
	{instruction_t::movea, 2U, 5U, {}, 4U, 0U, 5U},
	{instruction_t::movea, 2U, 6U, {}, 4U, 0U, 5U},
	{instruction_t::movea, 2U, 7U, {}, 4U, 0U, 5U},
	{instruction_t::movea, 2U, 0U, {}, 4U, 0U, 6U},
	{instruction_t::movea, 2U, 1U, {}, 4U, 0U, 6U},
	{instruction_t::movea, 2U, 2U, {}, 4U, 0U, 6U},
	{instruction_t::movea, 2U, 3U, {}, 4U, 0U, 6U},
	{instruction_t::movea, 2U, 4U, {}, 4U, 0U, 6U},
	{instruction_t::movea, 2U, 5U, {}, 4U, 0U, 6U},
	{instruction_t::movea, 2U, 6U, {}, 4U, 0U, 6U},
	{instruction_t::movea, 2U, 7U, {}, 4U, 0U, 6U},
	{instruction_t::movea, 2U, 0U, {}, 4U, 0U, 7U},
	{instruction_t::movea, 2U, 1U, {}, 4U, 0U, 7U},
	{instruction_t::movea, 2U, 2U, {}, 4U, 0U, 7U},
	{instruction_t::movea, 2U, 3U, {}, 4U, 0U, 7U},
	{instruction_t::movea, 2U, 4U, {}, 4U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 2U, 0U, {}, 4U, 0U, 0x10U},
	{instruction_t::move, 2U, 1U, {}, 4U, 0U, 0x10U},
	{instruction_t::move, 2U, 2U, {}, 4U, 0U, 0x10U},
	{instruction_t::move, 2U, 3U, {}, 4U, 0U, 0x10U},
	{instruction_t::move, 2U, 4U, {}, 4U, 0U, 0x10U},
	{instruction_t::move, 2U, 5U, {}, 4U, 0U, 0x10U},
	{instruction_t::move, 2U, 6U, {}, 4U, 0U, 0x10U},
	{instruction_t::move, 2U, 7U, {}, 4U, 0U, 0x10U},
	{instruction_t::move, 2U, 0U, {}, 4U, 0U, 0x11U},
	{instruction_t::move, 2U, 1U, {}, 4U, 0U, 0x11U},
	{instruction_t::move, 2U, 2U, {}, 4U, 0U, 0x11U},
	{instruction_t::move, 2U, 3U, {}, 4U, 0U, 0x11U},
	{instruction_t::move, 2U, 4U, {}, 4U, 0U, 0x11U},
	{instruction_t::move, 2U, 5U, {}, 4U, 0U, 0x11U},
	{instruction_t::move, 2U, 6U, {}, 4U, 0U, 0x11U},
	{instruction_t::move, 2U, 7U, {}, 4U, 0U, 0x11U},
	{instruction_t::move, 2U, 0U, {}, 4U, 0U, 0x12U},
	{instruction_t::move, 2U, 1U, {}, 4U, 0U, 0x12U},
	{instruction_t::move, 2U, 2U, {}, 4U, 0U, 0x12U},
	{instruction_t::move, 2U, 3U, {}, 4U, 0U, 0x12U},
	{instruction_t::move, 2U, 4U, {}, 4U, 0U, 0x12U},
	{instruction_t::move, 2U, 5U, {}, 4U, 0U, 0x12U},
	{instruction_t::move, 2U, 6U, {}, 4U, 0U, 0x12U},
	{instruction_t::move, 2U, 7U, {}, 4U, 0U, 0x12U},
	{instruction_t::move, 2U, 0U, {}, 4U, 0U, 0x13U},
	{instruction_t::move, 2U, 1U, {}, 4U, 0U, 0x13U},
	{instruction_t::move, 2U, 2U, {}, 4U, 0U, 0x13U},
	{instruction_t::move, 2U, 3U, {}, 4U, 0U, 0x13U},
	{instruction_t::move, 2U, 4U, {}, 4U, 0U, 0x13U},
	{instruction_t::move, 2U, 5U, {}, 4U, 0U, 0x13U},
	{instruction_t::move, 2U, 6U, {}, 4U, 0U, 0x13U},
	{instruction_t::move, 2U, 7U, {}, 4U, 0U, 0x13U},
	{instruction_t::move, 2U, 0U, {}, 4U, 0U, 0x14U},
	{instruction_t::move, 2U, 1U, {}, 4U, 0U, 0x14U},
	{instruction_t::move, 2U, 2U, {}, 4U, 0U, 0x14U},
	{instruction_t::move, 2U, 3U, {}, 4U, 0U, 0x14U},
	{instruction_t::move, 2U, 4U, {}, 4U, 0U, 0x14U},
	{instruction_t::move, 2U, 5U, {}, 4U, 0U, 0x14U},
	{instruction_t::move, 2U, 6U, {}, 4U, 0U, 0x14U},
	{instruction_t::move, 2U, 7U, {}, 4U, 0U, 0x14U},
	{instruction_t::move, 2U, 0U, {}, 4U, 0U, 0x15U},
	{instruction_t::move, 2U, 1U, {}, 4U, 0U, 0x15U},
	{instruction_t::move, 2U, 2U, {}, 4U, 0U, 0x15U},
	{instruction_t::move, 2U, 3U, {}, 4U, 0U, 0x15U},
	{instruction_t::move, 2U, 4U, {}, 4U, 0U, 0x15U},
	{instruction_t::move, 2U, 5U, {}, 4U, 0U, 0x15U},
	{instruction_t::move, 2U, 6U, {}, 4U, 0U, 0x15U},
	{instruction_t::move, 2U, 7U, {}, 4U, 0U, 0x15U},
	{instruction_t::move, 2U, 0U, {}, 4U, 0U, 0x16U},
	{instruction_t::move, 2U, 1U, {}, 4U, 0U, 0x16U},
	{instruction_t::move, 2U, 2U, {}, 4U, 0U, 0x16U},
	{instruction_t::move, 2U, 3U, {}, 4U, 0U, 0x16U},
	{instruction_t::move, 2U, 4U, {}, 4U, 0U, 0x16U},
	{instruction_t::move, 2U, 5U, {}, 4U, 0U, 0x16U},
	{instruction_t::move, 2U, 6U, {}, 4U, 0U, 0x16U},
	{instruction_t::move, 2U, 7U, {}, 4U, 0U, 0x16U},
	{instruction_t::move, 2U, 0U, {}, 4U, 0U, 0x17U},
	{instruction_t::move, 2U, 1U, {}, 4U, 0U, 0x17U},
	{instruction_t::move, 2U, 2U, {}, 4U, 0U, 0x17U},
	{instruction_t::move, 2U, 3U, {}, 4U, 0U, 0x17U},
	{instruction_t::move, 2U, 4U, {}, 4U, 0U, 0x17U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 2U, 0U, {}, 4U, 0U, 0x18U},
	{instruction_t::move, 2U, 1U, {}, 4U, 0U, 0x18U},
	{instruction_t::move, 2U, 2U, {}, 4U, 0U, 0x18U},
	{instruction_t::move, 2U, 3U, {}, 4U, 0U, 0x18U},
	{instruction_t::move, 2U, 4U, {}, 4U, 0U, 0x18U},
	{instruction_t::move, 2U, 5U, {}, 4U, 0U, 0x18U},
	{instruction_t::move, 2U, 6U, {}, 4U, 0U, 0x18U},
	{instruction_t::move, 2U, 7U, {}, 4U, 0U, 0x18U},
	{instruction_t::move, 2U, 0U, {}, 4U, 0U, 0x19U},
	{instruction_t::move, 2U, 1U, {}, 4U, 0U, 0x19U},
	{instruction_t::move, 2U, 2U, {}, 4U, 0U, 0x19U},
	{instruction_t::move, 2U, 3U, {}, 4U, 0U, 0x19U},
	{instruction_t::move, 2U, 4U, {}, 4U, 0U, 0x19U},
	{instruction_t::move, 2U, 5U, {}, 4U, 0U, 0x19U},
	{instruction_t::move, 2U, 6U, {}, 4U, 0U, 0x19U},
	{instruction_t::move, 2U, 7U, {}, 4U, 0U, 0x19U},
	{instruction_t::move, 2U, 0U, {}, 4U, 0U, 0x1aU},
	{instruction_t::move, 2U, 1U, {}, 4U, 0U, 0x1aU},
	{instruction_t::move, 2U, 2U, {}, 4U, 0U, 0x1aU},
	{instruction_t::move, 2U, 3U, {}, 4U, 0U, 0x1aU},
	{instruction_t::move, 2U, 4U, {}, 4U, 0U, 0x1aU},
	{instruction_t::move, 2U, 5U, {}, 4U, 0U, 0x1aU},
	{instruction_t::move, 2U, 6U, {}, 4U, 0U, 0x1aU},
	{instruction_t::move, 2U, 7U, {}, 4U, 0U, 0x1aU},
	{instruction_t::move, 2U, 0U, {}, 4U, 0U, 0x1bU},
	{instruction_t::move, 2U, 1U, {}, 4U, 0U, 0x1bU},
	{instruction_t::move, 2U, 2U, {}, 4U, 0U, 0x1bU},
	{instruction_t::move, 2U, 3U, {}, 4U, 0U, 0x1bU},
	{instruction_t::move, 2U, 4U, {}, 4U, 0U, 0x1bU},
	{instruction_t::move, 2U, 5U, {}, 4U, 0U, 0x1bU},
	{instruction_t::move, 2U, 6U, {}, 4U, 0U, 0x1bU},
	{instruction_t::move, 2U, 7U, {}, 4U, 0U, 0x1bU},
	{instruction_t::move, 2U, 0U, {}, 4U, 0U, 0x1cU},
	{instruction_t::move, 2U, 1U, {}, 4U, 0U, 0x1cU},
	{instruction_t::move, 2U, 2U, {}, 4U, 0U, 0x1cU},
	{instruction_t::move, 2U, 3U, {}, 4U, 0U, 0x1cU},
	{instruction_t::move, 2U, 4U, {}, 4U, 0U, 0x1cU},
	{instruction_t::move, 2U, 5U, {}, 4U, 0U, 0x1cU},
	{instruction_t::move, 2U, 6U, {}, 4U, 0U, 0x1cU},
	{instruction_t::move, 2U, 7U, {}, 4U, 0U, 0x1cU},
	{instruction_t::move, 2U, 0U, {}, 4U, 0U, 0x1dU},
	{instruction_t::move, 2U, 1U, {}, 4U, 0U, 0x1dU},
	{instruction_t::move, 2U, 2U, {}, 4U, 0U, 0x1dU},
	{instruction_t::move, 2U, 3U, {}, 4U, 0U, 0x1dU},
	{instruction_t::move, 2U, 4U, {}, 4U, 0U, 0x1dU},
	{instruction_t::move, 2U, 5U, {}, 4U, 0U, 0x1dU},
	{instruction_t::move, 2U, 6U, {}, 4U, 0U, 0x1dU},
	{instruction_t::move, 2U, 7U, {}, 4U, 0U, 0x1dU},
	{instruction_t::move, 2U, 0U, {}, 4U, 0U, 0x1eU},
	{instruction_t::move, 2U, 1U, {}, 4U, 0U, 0x1eU},
	{instruction_t::move, 2U, 2U, {}, 4U, 0U, 0x1eU},
	{instruction_t::move, 2U, 3U, {}, 4U, 0U, 0x1eU},
	{instruction_t::move, 2U, 4U, {}, 4U, 0U, 0x1eU},
	{instruction_t::move, 2U, 5U, {}, 4U, 0U, 0x1eU},
	{instruction_t::move, 2U, 6U, {}, 4U, 0U, 0x1eU},
	{instruction_t::move, 2U, 7U, {}, 4U, 0U, 0x1eU},
	{instruction_t::move, 2U, 0U, {}, 4U, 0U, 0x1fU},
	{instruction_t::move, 2U, 1U, {}, 4U, 0U, 0x1fU},
	{instruction_t::move, 2U, 2U, {}, 4U, 0U, 0x1fU},
	{instruction_t::move, 2U, 3U, {}, 4U, 0U, 0x1fU},
	{instruction_t::move, 2U, 4U, {}, 4U, 0U, 0x1fU},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 2U, 0U, {}, 4U, 0U, 0x20U},
	{instruction_t::move, 2U, 1U, {}, 4U, 0U, 0x20U},
	{instruction_t::move, 2U, 2U, {}, 4U, 0U, 0x20U},
	{instruction_t::move, 2U, 3U, {}, 4U, 0U, 0x20U},
	{instruction_t::move, 2U, 4U, {}, 4U, 0U, 0x20U},
	{instruction_t::move, 2U, 5U, {}, 4U, 0U, 0x20U},
	{instruction_t::move, 2U, 6U, {}, 4U, 0U, 0x20U},
	{instruction_t::move, 2U, 7U, {}, 4U, 0U, 0x20U},
	{instruction_t::move, 2U, 0U, {}, 4U, 0U, 0x21U},
	{instruction_t::move, 2U, 1U, {}, 4U, 0U, 0x21U},
	{instruction_t::move, 2U, 2U, {}, 4U, 0U, 0x21U},
	{instruction_t::move, 2U, 3U, {}, 4U, 0U, 0x21U},
	{instruction_t::move, 2U, 4U, {}, 4U, 0U, 0x21U},
	{instruction_t::move, 2U, 5U, {}, 4U, 0U, 0x21U},
	{instruction_t::move, 2U, 6U, {}, 4U, 0U, 0x21U},
	{instruction_t::move, 2U, 7U, {}, 4U, 0U, 0x21U},
	{instruction_t::move, 2U, 0U, {}, 4U, 0U, 0x22U},
	{instruction_t::move, 2U, 1U, {}, 4U, 0U, 0x22U},
	{instruction_t::move, 2U, 2U, {}, 4U, 0U, 0x22U},
	{instruction_t::move, 2U, 3U, {}, 4U, 0U, 0x22U},
	{instruction_t::move, 2U, 4U, {}, 4U, 0U, 0x22U},
	{instruction_t::move, 2U, 5U, {}, 4U, 0U, 0x22U},
	{instruction_t::move, 2U, 6U, {}, 4U, 0U, 0x22U},
	{instruction_t::move, 2U, 7U, {}, 4U, 0U, 0x22U},
	{instruction_t::move, 2U, 0U, {}, 4U, 0U, 0x23U},
	{instruction_t::move, 2U, 1U, {}, 4U, 0U, 0x23U},
	{instruction_t::move, 2U, 2U, {}, 4U, 0U, 0x23U},
	{instruction_t::move, 2U, 3U, {}, 4U, 0U, 0x23U},
	{instruction_t::move, 2U, 4U, {}, 4U, 0U, 0x23U},
	{instruction_t::move, 2U, 5U, {}, 4U, 0U, 0x23U},
	{instruction_t::move, 2U, 6U, {}, 4U, 0U, 0x23U},
	{instruction_t::move, 2U, 7U, {}, 4U, 0U, 0x23U},
	{instruction_t::move, 2U, 0U, {}, 4U, 0U, 0x24U},
	{instruction_t::move, 2U, 1U, {}, 4U, 0U, 0x24U},
	{instruction_t::move, 2U, 2U, {}, 4U, 0U, 0x24U},
	{instruction_t::move, 2U, 3U, {}, 4U, 0U, 0x24U},
	{instruction_t::move, 2U, 4U, {}, 4U, 0U, 0x24U},
	{instruction_t::move, 2U, 5U, {}, 4U, 0U, 0x24U},
	{instruction_t::move, 2U, 6U, {}, 4U, 0U, 0x24U},
	{instruction_t::move, 2U, 7U, {}, 4U, 0U, 0x24U},
	{instruction_t::move, 2U, 0U, {}, 4U, 0U, 0x25U},
	{instruction_t::move, 2U, 1U, {}, 4U, 0U, 0x25U},
	{instruction_t::move, 2U, 2U, {}, 4U, 0U, 0x25U},
	{instruction_t::move, 2U, 3U, {}, 4U, 0U, 0x25U},
	{instruction_t::move, 2U, 4U, {}, 4U, 0U, 0x25U},
	{instruction_t::move, 2U, 5U, {}, 4U, 0U, 0x25U},
	{instruction_t::move, 2U, 6U, {}, 4U, 0U, 0x25U},
	{instruction_t::move, 2U, 7U, {}, 4U, 0U, 0x25U},
	{instruction_t::move, 2U, 0U, {}, 4U, 0U, 0x26U},
	{instruction_t::move, 2U, 1U, {}, 4U, 0U, 0x26U},
	{instruction_t::move, 2U, 2U, {}, 4U, 0U, 0x26U},
	{instruction_t::move, 2U, 3U, {}, 4U, 0U, 0x26U},
	{instruction_t::move, 2U, 4U, {}, 4U, 0U, 0x26U},
	{instruction_t::move, 2U, 5U, {}, 4U, 0U, 0x26U},
	{instruction_t::move, 2U, 6U, {}, 4U, 0U, 0x26U},
	{instruction_t::move, 2U, 7U, {}, 4U, 0U, 0x26U},
	{instruction_t::move, 2U, 0U, {}, 4U, 0U, 0x27U},
	{instruction_t::move, 2U, 1U, {}, 4U, 0U, 0x27U},
	{instruction_t::move, 2U, 2U, {}, 4U, 0U, 0x27U},
	{instruction_t::move, 2U, 3U, {}, 4U, 0U, 0x27U},
	{instruction_t::move, 2U, 4U, {}, 4U, 0U, 0x27U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 2U, 0U, {}, 4U, 0U, 0x28U},
	{instruction_t::move, 2U, 1U, {}, 4U, 0U, 0x28U},
	{instruction_t::move, 2U, 2U, {}, 4U, 0U, 0x28U},
	{instruction_t::move, 2U, 3U, {}, 4U, 0U, 0x28U},
	{instruction_t::move, 2U, 4U, {}, 4U, 0U, 0x28U},
	{instruction_t::move, 2U, 5U, {}, 4U, 0U, 0x28U},
	{instruction_t::move, 2U, 6U, {}, 4U, 0U, 0x28U},
	{instruction_t::move, 2U, 7U, {}, 4U, 0U, 0x28U},
	{instruction_t::move, 2U, 0U, {}, 4U, 0U, 0x29U},
	{instruction_t::move, 2U, 1U, {}, 4U, 0U, 0x29U},
	{instruction_t::move, 2U, 2U, {}, 4U, 0U, 0x29U},
	{instruction_t::move, 2U, 3U, {}, 4U, 0U, 0x29U},
	{instruction_t::move, 2U, 4U, {}, 4U, 0U, 0x29U},
	{instruction_t::move, 2U, 5U, {}, 4U, 0U, 0x29U},
	{instruction_t::move, 2U, 6U, {}, 4U, 0U, 0x29U},
	{instruction_t::move, 2U, 7U, {}, 4U, 0U, 0x29U},
	{instruction_t::move, 2U, 0U, {}, 4U, 0U, 0x2aU},
	{instruction_t::move, 2U, 1U, {}, 4U, 0U, 0x2aU},
	{instruction_t::move, 2U, 2U, {}, 4U, 0U, 0x2aU},
	{instruction_t::move, 2U, 3U, {}, 4U, 0U, 0x2aU},
	{instruction_t::move, 2U, 4U, {}, 4U, 0U, 0x2aU},
	{instruction_t::move, 2U, 5U, {}, 4U, 0U, 0x2aU},
	{instruction_t::move, 2U, 6U, {}, 4U, 0U, 0x2aU},
	{instruction_t::move, 2U, 7U, {}, 4U, 0U, 0x2aU},
	{instruction_t::move, 2U, 0U, {}, 4U, 0U, 0x2bU},
	{instruction_t::move, 2U, 1U, {}, 4U, 0U, 0x2bU},
	{instruction_t::move, 2U, 2U, {}, 4U, 0U, 0x2bU},
	{instruction_t::move, 2U, 3U, {}, 4U, 0U, 0x2bU},
	{instruction_t::move, 2U, 4U, {}, 4U, 0U, 0x2bU},
	{instruction_t::move, 2U, 5U, {}, 4U, 0U, 0x2bU},
	{instruction_t::move, 2U, 6U, {}, 4U, 0U, 0x2bU},
	{instruction_t::move, 2U, 7U, {}, 4U, 0U, 0x2bU},
	{instruction_t::move, 2U, 0U, {}, 4U, 0U, 0x2cU},
	{instruction_t::move, 2U, 1U, {}, 4U, 0U, 0x2cU},
	{instruction_t::move, 2U, 2U, {}, 4U, 0U, 0x2cU},
	{instruction_t::move, 2U, 3U, {}, 4U, 0U, 0x2cU},
	{instruction_t::move, 2U, 4U, {}, 4U, 0U, 0x2cU},
	{instruction_t::move, 2U, 5U, {}, 4U, 0U, 0x2cU},
	{instruction_t::move, 2U, 6U, {}, 4U, 0U, 0x2cU},
	{instruction_t::move, 2U, 7U, {}, 4U, 0U, 0x2cU},
	{instruction_t::move, 2U, 0U, {}, 4U, 0U, 0x2dU},
	{instruction_t::move, 2U, 1U, {}, 4U, 0U, 0x2dU},
	{instruction_t::move, 2U, 2U, {}, 4U, 0U, 0x2dU},
	{instruction_t::move, 2U, 3U, {}, 4U, 0U, 0x2dU},
	{instruction_t::move, 2U, 4U, {}, 4U, 0U, 0x2dU},
	{instruction_t::move, 2U, 5U, {}, 4U, 0U, 0x2dU},
	{instruction_t::move, 2U, 6U, {}, 4U, 0U, 0x2dU},
	{instruction_t::move, 2U, 7U, {}, 4U, 0U, 0x2dU},
	{instruction_t::move, 2U, 0U, {}, 4U, 0U, 0x2eU},
	{instruction_t::move, 2U, 1U, {}, 4U, 0U, 0x2eU},
	{instruction_t::move, 2U, 2U, {}, 4U, 0U, 0x2eU},
	{instruction_t::move, 2U, 3U, {}, 4U, 0U, 0x2eU},
	{instruction_t::move, 2U, 4U, {}, 4U, 0U, 0x2eU},
	{instruction_t::move, 2U, 5U, {}, 4U, 0U, 0x2eU},
	{instruction_t::move, 2U, 6U, {}, 4U, 0U, 0x2eU},
	{instruction_t::move, 2U, 7U, {}, 4U, 0U, 0x2eU},
	{instruction_t::move, 2U, 0U, {}, 4U, 0U, 0x2fU},
	{instruction_t::move, 2U, 1U, {}, 4U, 0U, 0x2fU},
	{instruction_t::move, 2U, 2U, {}, 4U, 0U, 0x2fU},
	{instruction_t::move, 2U, 3U, {}, 4U, 0U, 0x2fU},
	{instruction_t::move, 2U, 4U, {}, 4U, 0U, 0x2fU},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 2U, 0U, {}, 4U, 0U, 0x30U},
	{instruction_t::move, 2U, 1U, {}, 4U, 0U, 0x30U},
	{instruction_t::move, 2U, 2U, {}, 4U, 0U, 0x30U},
	{instruction_t::move, 2U, 3U, {}, 4U, 0U, 0x30U},
	{instruction_t::move, 2U, 4U, {}, 4U, 0U, 0x30U},
	{instruction_t::move, 2U, 5U, {}, 4U, 0U, 0x30U},
	{instruction_t::move, 2U, 6U, {}, 4U, 0U, 0x30U},
	{instruction_t::move, 2U, 7U, {}, 4U, 0U, 0x30U},
	{instruction_t::move, 2U, 0U, {}, 4U, 0U, 0x31U},
	{instruction_t::move, 2U, 1U, {}, 4U, 0U, 0x31U},
	{instruction_t::move, 2U, 2U, {}, 4U, 0U, 0x31U},
	{instruction_t::move, 2U, 3U, {}, 4U, 0U, 0x31U},
	{instruction_t::move, 2U, 4U, {}, 4U, 0U, 0x31U},
	{instruction_t::move, 2U, 5U, {}, 4U, 0U, 0x31U},
	{instruction_t::move, 2U, 6U, {}, 4U, 0U, 0x31U},
	{instruction_t::move, 2U, 7U, {}, 4U, 0U, 0x31U},
	{instruction_t::move, 2U, 0U, {}, 4U, 0U, 0x32U},
	{instruction_t::move, 2U, 1U, {}, 4U, 0U, 0x32U},
	{instruction_t::move, 2U, 2U, {}, 4U, 0U, 0x32U},
	{instruction_t::move, 2U, 3U, {}, 4U, 0U, 0x32U},
	{instruction_t::move, 2U, 4U, {}, 4U, 0U, 0x32U},
	{instruction_t::move, 2U, 5U, {}, 4U, 0U, 0x32U},
	{instruction_t::move, 2U, 6U, {}, 4U, 0U, 0x32U},
	{instruction_t::move, 2U, 7U, {}, 4U, 0U, 0x32U},
	{instruction_t::move, 2U, 0U, {}, 4U, 0U, 0x33U},
	{instruction_t::move, 2U, 1U, {}, 4U, 0U, 0x33U},
	{instruction_t::move, 2U, 2U, {}, 4U, 0U, 0x33U},
	{instruction_t::move, 2U, 3U, {}, 4U, 0U, 0x33U},
	{instruction_t::move, 2U, 4U, {}, 4U, 0U, 0x33U},
	{instruction_t::move, 2U, 5U, {}, 4U, 0U, 0x33U},
	{instruction_t::move, 2U, 6U, {}, 4U, 0U, 0x33U},
	{instruction_t::move, 2U, 7U, {}, 4U, 0U, 0x33U},
	{instruction_t::move, 2U, 0U, {}, 4U, 0U, 0x34U},
	{instruction_t::move, 2U, 1U, {}, 4U, 0U, 0x34U},
	{instruction_t::move, 2U, 2U, {}, 4U, 0U, 0x34U},
	{instruction_t::move, 2U, 3U, {}, 4U, 0U, 0x34U},
	{instruction_t::move, 2U, 4U, {}, 4U, 0U, 0x34U},
	{instruction_t::move, 2U, 5U, {}, 4U, 0U, 0x34U},
	{instruction_t::move, 2U, 6U, {}, 4U, 0U, 0x34U},
	{instruction_t::move, 2U, 7U, {}, 4U, 0U, 0x34U},
	{instruction_t::move, 2U, 0U, {}, 4U, 0U, 0x35U},
	{instruction_t::move, 2U, 1U, {}, 4U, 0U, 0x35U},
	{instruction_t::move, 2U, 2U, {}, 4U, 0U, 0x35U},
	{instruction_t::move, 2U, 3U, {}, 4U, 0U, 0x35U},
	{instruction_t::move, 2U, 4U, {}, 4U, 0U, 0x35U},
	{instruction_t::move, 2U, 5U, {}, 4U, 0U, 0x35U},
	{instruction_t::move, 2U, 6U, {}, 4U, 0U, 0x35U},
	{instruction_t::move, 2U, 7U, {}, 4U, 0U, 0x35U},
	{instruction_t::move, 2U, 0U, {}, 4U, 0U, 0x36U},
	{instruction_t::move, 2U, 1U, {}, 4U, 0U, 0x36U},
	{instruction_t::move, 2U, 2U, {}, 4U, 0U, 0x36U},
	{instruction_t::move, 2U, 3U, {}, 4U, 0U, 0x36U},
	{instruction_t::move, 2U, 4U, {}, 4U, 0U, 0x36U},
	{instruction_t::move, 2U, 5U, {}, 4U, 0U, 0x36U},
	{instruction_t::move, 2U, 6U, {}, 4U, 0U, 0x36U},
	{instruction_t::move, 2U, 7U, {}, 4U, 0U, 0x36U},
	{instruction_t::move, 2U, 0U, {}, 4U, 0U, 0x37U},
	{instruction_t::move, 2U, 1U, {}, 4U, 0U, 0x37U},
	{instruction_t::move, 2U, 2U, {}, 4U, 0U, 0x37U},
	{instruction_t::move, 2U, 3U, {}, 4U, 0U, 0x37U},
	{instruction_t::move, 2U, 4U, {}, 4U, 0U, 0x37U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 3U, 0U, {}, 4U, 0U, 0x00U},
	{instruction_t::move, 3U, 1U, {}, 4U, 0U, 0x00U},
	{instruction_t::move, 3U, 2U, {}, 4U, 0U, 0x00U},
	{instruction_t::move, 3U, 3U, {}, 4U, 0U, 0x00U},
	{instruction_t::move, 3U, 4U, {}, 4U, 0U, 0x00U},
	{instruction_t::move, 3U, 5U, {}, 4U, 0U, 0x00U},
	{instruction_t::move, 3U, 6U, {}, 4U, 0U, 0x00U},
	{instruction_t::move, 3U, 7U, {}, 4U, 0U, 0x00U},
	{instruction_t::move, 3U, 0U, {}, 4U, 0U, 0x01U},
	{instruction_t::move, 3U, 1U, {}, 4U, 0U, 0x01U},
	{instruction_t::move, 3U, 2U, {}, 4U, 0U, 0x01U},
	{instruction_t::move, 3U, 3U, {}, 4U, 0U, 0x01U},
	{instruction_t::move, 3U, 4U, {}, 4U, 0U, 0x01U},
	{instruction_t::move, 3U, 5U, {}, 4U, 0U, 0x01U},
	{instruction_t::move, 3U, 6U, {}, 4U, 0U, 0x01U},
	{instruction_t::move, 3U, 7U, {}, 4U, 0U, 0x01U},
	{instruction_t::move, 3U, 0U, {}, 4U, 0U, 0x02U},
	{instruction_t::move, 3U, 1U, {}, 4U, 0U, 0x02U},
	{instruction_t::move, 3U, 2U, {}, 4U, 0U, 0x02U},
	{instruction_t::move, 3U, 3U, {}, 4U, 0U, 0x02U},
	{instruction_t::move, 3U, 4U, {}, 4U, 0U, 0x02U},
	{instruction_t::move, 3U, 5U, {}, 4U, 0U, 0x02U},
	{instruction_t::move, 3U, 6U, {}, 4U, 0U, 0x02U},
	{instruction_t::move, 3U, 7U, {}, 4U, 0U, 0x02U},
	{instruction_t::move, 3U, 0U, {}, 4U, 0U, 0x03U},
	{instruction_t::move, 3U, 1U, {}, 4U, 0U, 0x03U},
	{instruction_t::move, 3U, 2U, {}, 4U, 0U, 0x03U},
	{instruction_t::move, 3U, 3U, {}, 4U, 0U, 0x03U},
	{instruction_t::move, 3U, 4U, {}, 4U, 0U, 0x03U},
	{instruction_t::move, 3U, 5U, {}, 4U, 0U, 0x03U},
	{instruction_t::move, 3U, 6U, {}, 4U, 0U, 0x03U},
	{instruction_t::move, 3U, 7U, {}, 4U, 0U, 0x03U},
	{instruction_t::move, 3U, 0U, {}, 4U, 0U, 0x04U},
	{instruction_t::move, 3U, 1U, {}, 4U, 0U, 0x04U},
	{instruction_t::move, 3U, 2U, {}, 4U, 0U, 0x04U},
	{instruction_t::move, 3U, 3U, {}, 4U, 0U, 0x04U},
	{instruction_t::move, 3U, 4U, {}, 4U, 0U, 0x04U},
	{instruction_t::move, 3U, 5U, {}, 4U, 0U, 0x04U},
	{instruction_t::move, 3U, 6U, {}, 4U, 0U, 0x04U},
	{instruction_t::move, 3U, 7U, {}, 4U, 0U, 0x04U},
	{instruction_t::move, 3U, 0U, {}, 4U, 0U, 0x05U},
	{instruction_t::move, 3U, 1U, {}, 4U, 0U, 0x05U},
	{instruction_t::move, 3U, 2U, {}, 4U, 0U, 0x05U},
	{instruction_t::move, 3U, 3U, {}, 4U, 0U, 0x05U},
	{instruction_t::move, 3U, 4U, {}, 4U, 0U, 0x05U},
	{instruction_t::move, 3U, 5U, {}, 4U, 0U, 0x05U},
	{instruction_t::move, 3U, 6U, {}, 4U, 0U, 0x05U},
	{instruction_t::move, 3U, 7U, {}, 4U, 0U, 0x05U},
	{instruction_t::move, 3U, 0U, {}, 4U, 0U, 0x06U},
	{instruction_t::move, 3U, 1U, {}, 4U, 0U, 0x06U},
	{instruction_t::move, 3U, 2U, {}, 4U, 0U, 0x06U},
	{instruction_t::move, 3U, 3U, {}, 4U, 0U, 0x06U},
	{instruction_t::move, 3U, 4U, {}, 4U, 0U, 0x06U},
	{instruction_t::move, 3U, 5U, {}, 4U, 0U, 0x06U},
	{instruction_t::move, 3U, 6U, {}, 4U, 0U, 0x06U},
	{instruction_t::move, 3U, 7U, {}, 4U, 0U, 0x06U},
	{instruction_t::move, 3U, 0U, {}, 4U, 0U, 0x07U},
	{instruction_t::move, 3U, 1U, {}, 4U, 0U, 0x07U},
	{instruction_t::move, 3U, 2U, {}, 4U, 0U, 0x07U},
	{instruction_t::move, 3U, 3U, {}, 4U, 0U, 0x07U},
	{instruction_t::move, 3U, 4U, {}, 4U, 0U, 0x07U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::movea, 3U, 0U, {}, 4U, 0U, 0U},
	{instruction_t::movea, 3U, 1U, {}, 4U, 0U, 0U},
	{instruction_t::movea, 3U, 2U, {}, 4U, 0U, 0U},
	{instruction_t::movea, 3U, 3U, {}, 4U, 0U, 0U},
	{instruction_t::movea, 3U, 4U, {}, 4U, 0U, 0U},
	{instruction_t::movea, 3U, 5U, {}, 4U, 0U, 0U},
	{instruction_t::movea, 3U, 6U, {}, 4U, 0U, 0U},
	{instruction_t::movea, 3U, 7U, {}, 4U, 0U, 0U},
	{instruction_t::movea, 3U, 0U, {}, 4U, 0U, 1U},
	{instruction_t::movea, 3U, 1U, {}, 4U, 0U, 1U},
	{instruction_t::movea, 3U, 2U, {}, 4U, 0U, 1U},
	{instruction_t::movea, 3U, 3U, {}, 4U, 0U, 1U},
	{instruction_t::movea, 3U, 4U, {}, 4U, 0U, 1U},
	{instruction_t::movea, 3U, 5U, {}, 4U, 0U, 1U},
	{instruction_t::movea, 3U, 6U, {}, 4U, 0U, 1U},
	{instruction_t::movea, 3U, 7U, {}, 4U, 0U, 1U},
	{instruction_t::movea, 3U, 0U, {}, 4U, 0U, 2U},
	{instruction_t::movea, 3U, 1U, {}, 4U, 0U, 2U},
	{instruction_t::movea, 3U, 2U, {}, 4U, 0U, 2U},
	{instruction_t::movea, 3U, 3U, {}, 4U, 0U, 2U},
	{instruction_t::movea, 3U, 4U, {}, 4U, 0U, 2U},
	{instruction_t::movea, 3U, 5U, {}, 4U, 0U, 2U},
	{instruction_t::movea, 3U, 6U, {}, 4U, 0U, 2U},
	{instruction_t::movea, 3U, 7U, {}, 4U, 0U, 2U},
	{instruction_t::movea, 3U, 0U, {}, 4U, 0U, 3U},
	{instruction_t::movea, 3U, 1U, {}, 4U, 0U, 3U},
	{instruction_t::movea, 3U, 2U, {}, 4U, 0U, 3U},
	{instruction_t::movea, 3U, 3U, {}, 4U, 0U, 3U},
	{instruction_t::movea, 3U, 4U, {}, 4U, 0U, 3U},
	{instruction_t::movea, 3U, 5U, {}, 4U, 0U, 3U},
	{instruction_t::movea, 3U, 6U, {}, 4U, 0U, 3U},
	{instruction_t::movea, 3U, 7U, {}, 4U, 0U, 3U},
	{instruction_t::movea, 3U, 0U, {}, 4U, 0U, 4U},
	{instruction_t::movea, 3U, 1U, {}, 4U, 0U, 4U},
	{instruction_t::movea, 3U, 2U, {}, 4U, 0U, 4U},
	{instruction_t::movea, 3U, 3U, {}, 4U, 0U, 4U},
	{instruction_t::movea, 3U, 4U, {}, 4U, 0U, 4U},
	{instruction_t::movea, 3U, 5U, {}, 4U, 0U, 4U},
	{instruction_t::movea, 3U, 6U, {}, 4U, 0U, 4U},
	{instruction_t::movea, 3U, 7U, {}, 4U, 0U, 4U},
	{instruction_t::movea, 3U, 0U, {}, 4U, 0U, 5U},
	{instruction_t::movea, 3U, 1U, {}, 4U, 0U, 5U},
	{instruction_t::movea, 3U, 2U, {}, 4U, 0U, 5U},
	{instruction_t::movea, 3U, 3U, {}, 4U, 0U, 5U},
	{instruction_t::movea, 3U, 4U, {}, 4U, 0U, 5U},
	{instruction_t::movea, 3U, 5U, {}, 4U, 0U, 5U},
	{instruction_t::movea, 3U, 6U, {}, 4U, 0U, 5U},
	{instruction_t::movea, 3U, 7U, {}, 4U, 0U, 5U},
	{instruction_t::movea, 3U, 0U, {}, 4U, 0U, 6U},
	{instruction_t::movea, 3U, 1U, {}, 4U, 0U, 6U},
	{instruction_t::movea, 3U, 2U, {}, 4U, 0U, 6U},
	{instruction_t::movea, 3U, 3U, {}, 4U, 0U, 6U},
	{instruction_t::movea, 3U, 4U, {}, 4U, 0U, 6U},
	{instruction_t::movea, 3U, 5U, {}, 4U, 0U, 6U},
	{instruction_t::movea, 3U, 6U, {}, 4U, 0U, 6U},
	{instruction_t::movea, 3U, 7U, {}, 4U, 0U, 6U},
	{instruction_t::movea, 3U, 0U, {}, 4U, 0U, 7U},
	{instruction_t::movea, 3U, 1U, {}, 4U, 0U, 7U},
	{instruction_t::movea, 3U, 2U, {}, 4U, 0U, 7U},
	{instruction_t::movea, 3U, 3U, {}, 4U, 0U, 7U},
	{instruction_t::movea, 3U, 4U, {}, 4U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 3U, 0U, {}, 4U, 0U, 0x10U},
	{instruction_t::move, 3U, 1U, {}, 4U, 0U, 0x10U},
	{instruction_t::move, 3U, 2U, {}, 4U, 0U, 0x10U},
	{instruction_t::move, 3U, 3U, {}, 4U, 0U, 0x10U},
	{instruction_t::move, 3U, 4U, {}, 4U, 0U, 0x10U},
	{instruction_t::move, 3U, 5U, {}, 4U, 0U, 0x10U},
	{instruction_t::move, 3U, 6U, {}, 4U, 0U, 0x10U},
	{instruction_t::move, 3U, 7U, {}, 4U, 0U, 0x10U},
	{instruction_t::move, 3U, 0U, {}, 4U, 0U, 0x11U},
	{instruction_t::move, 3U, 1U, {}, 4U, 0U, 0x11U},
	{instruction_t::move, 3U, 2U, {}, 4U, 0U, 0x11U},
	{instruction_t::move, 3U, 3U, {}, 4U, 0U, 0x11U},
	{instruction_t::move, 3U, 4U, {}, 4U, 0U, 0x11U},
	{instruction_t::move, 3U, 5U, {}, 4U, 0U, 0x11U},
	{instruction_t::move, 3U, 6U, {}, 4U, 0U, 0x11U},
	{instruction_t::move, 3U, 7U, {}, 4U, 0U, 0x11U},
	{instruction_t::move, 3U, 0U, {}, 4U, 0U, 0x12U},
	{instruction_t::move, 3U, 1U, {}, 4U, 0U, 0x12U},
	{instruction_t::move, 3U, 2U, {}, 4U, 0U, 0x12U},
	{instruction_t::move, 3U, 3U, {}, 4U, 0U, 0x12U},
	{instruction_t::move, 3U, 4U, {}, 4U, 0U, 0x12U},
	{instruction_t::move, 3U, 5U, {}, 4U, 0U, 0x12U},
	{instruction_t::move, 3U, 6U, {}, 4U, 0U, 0x12U},
	{instruction_t::move, 3U, 7U, {}, 4U, 0U, 0x12U},
	{instruction_t::move, 3U, 0U, {}, 4U, 0U, 0x13U},
	{instruction_t::move, 3U, 1U, {}, 4U, 0U, 0x13U},
	{instruction_t::move, 3U, 2U, {}, 4U, 0U, 0x13U},
	{instruction_t::move, 3U, 3U, {}, 4U, 0U, 0x13U},
	{instruction_t::move, 3U, 4U, {}, 4U, 0U, 0x13U},
	{instruction_t::move, 3U, 5U, {}, 4U, 0U, 0x13U},
	{instruction_t::move, 3U, 6U, {}, 4U, 0U, 0x13U},
	{instruction_t::move, 3U, 7U, {}, 4U, 0U, 0x13U},
	{instruction_t::move, 3U, 0U, {}, 4U, 0U, 0x14U},
	{instruction_t::move, 3U, 1U, {}, 4U, 0U, 0x14U},
	{instruction_t::move, 3U, 2U, {}, 4U, 0U, 0x14U},
	{instruction_t::move, 3U, 3U, {}, 4U, 0U, 0x14U},
	{instruction_t::move, 3U, 4U, {}, 4U, 0U, 0x14U},
	{instruction_t::move, 3U, 5U, {}, 4U, 0U, 0x14U},
	{instruction_t::move, 3U, 6U, {}, 4U, 0U, 0x14U},
	{instruction_t::move, 3U, 7U, {}, 4U, 0U, 0x14U},
	{instruction_t::move, 3U, 0U, {}, 4U, 0U, 0x15U},
	{instruction_t::move, 3U, 1U, {}, 4U, 0U, 0x15U},
	{instruction_t::move, 3U, 2U, {}, 4U, 0U, 0x15U},
	{instruction_t::move, 3U, 3U, {}, 4U, 0U, 0x15U},
	{instruction_t::move, 3U, 4U, {}, 4U, 0U, 0x15U},
	{instruction_t::move, 3U, 5U, {}, 4U, 0U, 0x15U},
	{instruction_t::move, 3U, 6U, {}, 4U, 0U, 0x15U},
	{instruction_t::move, 3U, 7U, {}, 4U, 0U, 0x15U},
	{instruction_t::move, 3U, 0U, {}, 4U, 0U, 0x16U},
	{instruction_t::move, 3U, 1U, {}, 4U, 0U, 0x16U},
	{instruction_t::move, 3U, 2U, {}, 4U, 0U, 0x16U},
	{instruction_t::move, 3U, 3U, {}, 4U, 0U, 0x16U},
	{instruction_t::move, 3U, 4U, {}, 4U, 0U, 0x16U},
	{instruction_t::move, 3U, 5U, {}, 4U, 0U, 0x16U},
	{instruction_t::move, 3U, 6U, {}, 4U, 0U, 0x16U},
	{instruction_t::move, 3U, 7U, {}, 4U, 0U, 0x16U},
	{instruction_t::move, 3U, 0U, {}, 4U, 0U, 0x17U},
	{instruction_t::move, 3U, 1U, {}, 4U, 0U, 0x17U},
	{instruction_t::move, 3U, 2U, {}, 4U, 0U, 0x17U},
	{instruction_t::move, 3U, 3U, {}, 4U, 0U, 0x17U},
	{instruction_t::move, 3U, 4U, {}, 4U, 0U, 0x17U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 3U, 0U, {}, 4U, 0U, 0x18U},
	{instruction_t::move, 3U, 1U, {}, 4U, 0U, 0x18U},
	{instruction_t::move, 3U, 2U, {}, 4U, 0U, 0x18U},
	{instruction_t::move, 3U, 3U, {}, 4U, 0U, 0x18U},
	{instruction_t::move, 3U, 4U, {}, 4U, 0U, 0x18U},
	{instruction_t::move, 3U, 5U, {}, 4U, 0U, 0x18U},
	{instruction_t::move, 3U, 6U, {}, 4U, 0U, 0x18U},
	{instruction_t::move, 3U, 7U, {}, 4U, 0U, 0x18U},
	{instruction_t::move, 3U, 0U, {}, 4U, 0U, 0x19U},
	{instruction_t::move, 3U, 1U, {}, 4U, 0U, 0x19U},
	{instruction_t::move, 3U, 2U, {}, 4U, 0U, 0x19U},
	{instruction_t::move, 3U, 3U, {}, 4U, 0U, 0x19U},
	{instruction_t::move, 3U, 4U, {}, 4U, 0U, 0x19U},
	{instruction_t::move, 3U, 5U, {}, 4U, 0U, 0x19U},
	{instruction_t::move, 3U, 6U, {}, 4U, 0U, 0x19U},
	{instruction_t::move, 3U, 7U, {}, 4U, 0U, 0x19U},
	{instruction_t::move, 3U, 0U, {}, 4U, 0U, 0x1aU},
	{instruction_t::move, 3U, 1U, {}, 4U, 0U, 0x1aU},
	{instruction_t::move, 3U, 2U, {}, 4U, 0U, 0x1aU},
	{instruction_t::move, 3U, 3U, {}, 4U, 0U, 0x1aU},
	{instruction_t::move, 3U, 4U, {}, 4U, 0U, 0x1aU},
	{instruction_t::move, 3U, 5U, {}, 4U, 0U, 0x1aU},
	{instruction_t::move, 3U, 6U, {}, 4U, 0U, 0x1aU},
	{instruction_t::move, 3U, 7U, {}, 4U, 0U, 0x1aU},
	{instruction_t::move, 3U, 0U, {}, 4U, 0U, 0x1bU},
	{instruction_t::move, 3U, 1U, {}, 4U, 0U, 0x1bU},
	{instruction_t::move, 3U, 2U, {}, 4U, 0U, 0x1bU},
	{instruction_t::move, 3U, 3U, {}, 4U, 0U, 0x1bU},
	{instruction_t::move, 3U, 4U, {}, 4U, 0U, 0x1bU},
	{instruction_t::move, 3U, 5U, {}, 4U, 0U, 0x1bU},
	{instruction_t::move, 3U, 6U, {}, 4U, 0U, 0x1bU},
	{instruction_t::move, 3U, 7U, {}, 4U, 0U, 0x1bU},
	{instruction_t::move, 3U, 0U, {}, 4U, 0U, 0x1cU},
	{instruction_t::move, 3U, 1U, {}, 4U, 0U, 0x1cU},
	{instruction_t::move, 3U, 2U, {}, 4U, 0U, 0x1cU},
	{instruction_t::move, 3U, 3U, {}, 4U, 0U, 0x1cU},
	{instruction_t::move, 3U, 4U, {}, 4U, 0U, 0x1cU},
	{instruction_t::move, 3U, 5U, {}, 4U, 0U, 0x1cU},
	{instruction_t::move, 3U, 6U, {}, 4U, 0U, 0x1cU},
	{instruction_t::move, 3U, 7U, {}, 4U, 0U, 0x1cU},
	{instruction_t::move, 3U, 0U, {}, 4U, 0U, 0x1dU},
	{instruction_t::move, 3U, 1U, {}, 4U, 0U, 0x1dU},
	{instruction_t::move, 3U, 2U, {}, 4U, 0U, 0x1dU},
	{instruction_t::move, 3U, 3U, {}, 4U, 0U, 0x1dU},
	{instruction_t::move, 3U, 4U, {}, 4U, 0U, 0x1dU},
	{instruction_t::move, 3U, 5U, {}, 4U, 0U, 0x1dU},
	{instruction_t::move, 3U, 6U, {}, 4U, 0U, 0x1dU},
	{instruction_t::move, 3U, 7U, {}, 4U, 0U, 0x1dU},
	{instruction_t::move, 3U, 0U, {}, 4U, 0U, 0x1eU},
	{instruction_t::move, 3U, 1U, {}, 4U, 0U, 0x1eU},
	{instruction_t::move, 3U, 2U, {}, 4U, 0U, 0x1eU},
	{instruction_t::move, 3U, 3U, {}, 4U, 0U, 0x1eU},
	{instruction_t::move, 3U, 4U, {}, 4U, 0U, 0x1eU},
	{instruction_t::move, 3U, 5U, {}, 4U, 0U, 0x1eU},
	{instruction_t::move, 3U, 6U, {}, 4U, 0U, 0x1eU},
	{instruction_t::move, 3U, 7U, {}, 4U, 0U, 0x1eU},
	{instruction_t::move, 3U, 0U, {}, 4U, 0U, 0x1fU},
	{instruction_t::move, 3U, 1U, {}, 4U, 0U, 0x1fU},
	{instruction_t::move, 3U, 2U, {}, 4U, 0U, 0x1fU},
	{instruction_t::move, 3U, 3U, {}, 4U, 0U, 0x1fU},
	{instruction_t::move, 3U, 4U, {}, 4U, 0U, 0x1fU},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 3U, 0U, {}, 4U, 0U, 0x20U},
	{instruction_t::move, 3U, 1U, {}, 4U, 0U, 0x20U},
	{instruction_t::move, 3U, 2U, {}, 4U, 0U, 0x20U},
	{instruction_t::move, 3U, 3U, {}, 4U, 0U, 0x20U},
	{instruction_t::move, 3U, 4U, {}, 4U, 0U, 0x20U},
	{instruction_t::move, 3U, 5U, {}, 4U, 0U, 0x20U},
	{instruction_t::move, 3U, 6U, {}, 4U, 0U, 0x20U},
	{instruction_t::move, 3U, 7U, {}, 4U, 0U, 0x20U},
	{instruction_t::move, 3U, 0U, {}, 4U, 0U, 0x21U},
	{instruction_t::move, 3U, 1U, {}, 4U, 0U, 0x21U},
	{instruction_t::move, 3U, 2U, {}, 4U, 0U, 0x21U},
	{instruction_t::move, 3U, 3U, {}, 4U, 0U, 0x21U},
	{instruction_t::move, 3U, 4U, {}, 4U, 0U, 0x21U},
	{instruction_t::move, 3U, 5U, {}, 4U, 0U, 0x21U},
	{instruction_t::move, 3U, 6U, {}, 4U, 0U, 0x21U},
	{instruction_t::move, 3U, 7U, {}, 4U, 0U, 0x21U},
	{instruction_t::move, 3U, 0U, {}, 4U, 0U, 0x22U},
	{instruction_t::move, 3U, 1U, {}, 4U, 0U, 0x22U},
	{instruction_t::move, 3U, 2U, {}, 4U, 0U, 0x22U},
	{instruction_t::move, 3U, 3U, {}, 4U, 0U, 0x22U},
	{instruction_t::move, 3U, 4U, {}, 4U, 0U, 0x22U},
	{instruction_t::move, 3U, 5U, {}, 4U, 0U, 0x22U},
	{instruction_t::move, 3U, 6U, {}, 4U, 0U, 0x22U},
	{instruction_t::move, 3U, 7U, {}, 4U, 0U, 0x22U},
	{instruction_t::move, 3U, 0U, {}, 4U, 0U, 0x23U},
	{instruction_t::move, 3U, 1U, {}, 4U, 0U, 0x23U},
	{instruction_t::move, 3U, 2U, {}, 4U, 0U, 0x23U},
	{instruction_t::move, 3U, 3U, {}, 4U, 0U, 0x23U},
	{instruction_t::move, 3U, 4U, {}, 4U, 0U, 0x23U},
	{instruction_t::move, 3U, 5U, {}, 4U, 0U, 0x23U},
	{instruction_t::move, 3U, 6U, {}, 4U, 0U, 0x23U},
	{instruction_t::move, 3U, 7U, {}, 4U, 0U, 0x23U},
	{instruction_t::move, 3U, 0U, {}, 4U, 0U, 0x24U},
	{instruction_t::move, 3U, 1U, {}, 4U, 0U, 0x24U},
	{instruction_t::move, 3U, 2U, {}, 4U, 0U, 0x24U},
	{instruction_t::move, 3U, 3U, {}, 4U, 0U, 0x24U},
	{instruction_t::move, 3U, 4U, {}, 4U, 0U, 0x24U},
	{instruction_t::move, 3U, 5U, {}, 4U, 0U, 0x24U},
	{instruction_t::move, 3U, 6U, {}, 4U, 0U, 0x24U},
	{instruction_t::move, 3U, 7U, {}, 4U, 0U, 0x24U},
	{instruction_t::move, 3U, 0U, {}, 4U, 0U, 0x25U},
	{instruction_t::move, 3U, 1U, {}, 4U, 0U, 0x25U},
	{instruction_t::move, 3U, 2U, {}, 4U, 0U, 0x25U},
	{instruction_t::move, 3U, 3U, {}, 4U, 0U, 0x25U},
	{instruction_t::move, 3U, 4U, {}, 4U, 0U, 0x25U},
	{instruction_t::move, 3U, 5U, {}, 4U, 0U, 0x25U},
	{instruction_t::move, 3U, 6U, {}, 4U, 0U, 0x25U},
	{instruction_t::move, 3U, 7U, {}, 4U, 0U, 0x25U},
	{instruction_t::move, 3U, 0U, {}, 4U, 0U, 0x26U},
	{instruction_t::move, 3U, 1U, {}, 4U, 0U, 0x26U},
	{instruction_t::move, 3U, 2U, {}, 4U, 0U, 0x26U},
	{instruction_t::move, 3U, 3U, {}, 4U, 0U, 0x26U},
	{instruction_t::move, 3U, 4U, {}, 4U, 0U, 0x26U},
	{instruction_t::move, 3U, 5U, {}, 4U, 0U, 0x26U},
	{instruction_t::move, 3U, 6U, {}, 4U, 0U, 0x26U},
	{instruction_t::move, 3U, 7U, {}, 4U, 0U, 0x26U},
	{instruction_t::move, 3U, 0U, {}, 4U, 0U, 0x27U},
	{instruction_t::move, 3U, 1U, {}, 4U, 0U, 0x27U},
	{instruction_t::move, 3U, 2U, {}, 4U, 0U, 0x27U},
	{instruction_t::move, 3U, 3U, {}, 4U, 0U, 0x27U},
	{instruction_t::move, 3U, 4U, {}, 4U, 0U, 0x27U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 3U, 0U, {}, 4U, 0U, 0x28U},
	{instruction_t::move, 3U, 1U, {}, 4U, 0U, 0x28U},
	{instruction_t::move, 3U, 2U, {}, 4U, 0U, 0x28U},
	{instruction_t::move, 3U, 3U, {}, 4U, 0U, 0x28U},
	{instruction_t::move, 3U, 4U, {}, 4U, 0U, 0x28U},
	{instruction_t::move, 3U, 5U, {}, 4U, 0U, 0x28U},
	{instruction_t::move, 3U, 6U, {}, 4U, 0U, 0x28U},
	{instruction_t::move, 3U, 7U, {}, 4U, 0U, 0x28U},
	{instruction_t::move, 3U, 0U, {}, 4U, 0U, 0x29U},
	{instruction_t::move, 3U, 1U, {}, 4U, 0U, 0x29U},
	{instruction_t::move, 3U, 2U, {}, 4U, 0U, 0x29U},
	{instruction_t::move, 3U, 3U, {}, 4U, 0U, 0x29U},
	{instruction_t::move, 3U, 4U, {}, 4U, 0U, 0x29U},
	{instruction_t::move, 3U, 5U, {}, 4U, 0U, 0x29U},
	{instruction_t::move, 3U, 6U, {}, 4U, 0U, 0x29U},
	{instruction_t::move, 3U, 7U, {}, 4U, 0U, 0x29U},
	{instruction_t::move, 3U, 0U, {}, 4U, 0U, 0x2aU},
	{instruction_t::move, 3U, 1U, {}, 4U, 0U, 0x2aU},
	{instruction_t::move, 3U, 2U, {}, 4U, 0U, 0x2aU},
	{instruction_t::move, 3U, 3U, {}, 4U, 0U, 0x2aU},
	{instruction_t::move, 3U, 4U, {}, 4U, 0U, 0x2aU},
	{instruction_t::move, 3U, 5U, {}, 4U, 0U, 0x2aU},
	{instruction_t::move, 3U, 6U, {}, 4U, 0U, 0x2aU},
	{instruction_t::move, 3U, 7U, {}, 4U, 0U, 0x2aU},
	{instruction_t::move, 3U, 0U, {}, 4U, 0U, 0x2bU},
	{instruction_t::move, 3U, 1U, {}, 4U, 0U, 0x2bU},
	{instruction_t::move, 3U, 2U, {}, 4U, 0U, 0x2bU},
	{instruction_t::move, 3U, 3U, {}, 4U, 0U, 0x2bU},
	{instruction_t::move, 3U, 4U, {}, 4U, 0U, 0x2bU},
	{instruction_t::move, 3U, 5U, {}, 4U, 0U, 0x2bU},
	{instruction_t::move, 3U, 6U, {}, 4U, 0U, 0x2bU},
	{instruction_t::move, 3U, 7U, {}, 4U, 0U, 0x2bU},
	{instruction_t::move, 3U, 0U, {}, 4U, 0U, 0x2cU},
	{instruction_t::move, 3U, 1U, {}, 4U, 0U, 0x2cU},
	{instruction_t::move, 3U, 2U, {}, 4U, 0U, 0x2cU},
	{instruction_t::move, 3U, 3U, {}, 4U, 0U, 0x2cU},
	{instruction_t::move, 3U, 4U, {}, 4U, 0U, 0x2cU},
	{instruction_t::move, 3U, 5U, {}, 4U, 0U, 0x2cU},
	{instruction_t::move, 3U, 6U, {}, 4U, 0U, 0x2cU},
	{instruction_t::move, 3U, 7U, {}, 4U, 0U, 0x2cU},
	{instruction_t::move, 3U, 0U, {}, 4U, 0U, 0x2dU},
	{instruction_t::move, 3U, 1U, {}, 4U, 0U, 0x2dU},
	{instruction_t::move, 3U, 2U, {}, 4U, 0U, 0x2dU},
	{instruction_t::move, 3U, 3U, {}, 4U, 0U, 0x2dU},
	{instruction_t::move, 3U, 4U, {}, 4U, 0U, 0x2dU},
	{instruction_t::move, 3U, 5U, {}, 4U, 0U, 0x2dU},
	{instruction_t::move, 3U, 6U, {}, 4U, 0U, 0x2dU},
	{instruction_t::move, 3U, 7U, {}, 4U, 0U, 0x2dU},
	{instruction_t::move, 3U, 0U, {}, 4U, 0U, 0x2eU},
	{instruction_t::move, 3U, 1U, {}, 4U, 0U, 0x2eU},
	{instruction_t::move, 3U, 2U, {}, 4U, 0U, 0x2eU},
	{instruction_t::move, 3U, 3U, {}, 4U, 0U, 0x2eU},
	{instruction_t::move, 3U, 4U, {}, 4U, 0U, 0x2eU},
	{instruction_t::move, 3U, 5U, {}, 4U, 0U, 0x2eU},
	{instruction_t::move, 3U, 6U, {}, 4U, 0U, 0x2eU},
	{instruction_t::move, 3U, 7U, {}, 4U, 0U, 0x2eU},
	{instruction_t::move, 3U, 0U, {}, 4U, 0U, 0x2fU},
	{instruction_t::move, 3U, 1U, {}, 4U, 0U, 0x2fU},
	{instruction_t::move, 3U, 2U, {}, 4U, 0U, 0x2fU},
	{instruction_t::move, 3U, 3U, {}, 4U, 0U, 0x2fU},
	{instruction_t::move, 3U, 4U, {}, 4U, 0U, 0x2fU},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 3U, 0U, {}, 4U, 0U, 0x30U},
	{instruction_t::move, 3U, 1U, {}, 4U, 0U, 0x30U},
	{instruction_t::move, 3U, 2U, {}, 4U, 0U, 0x30U},
	{instruction_t::move, 3U, 3U, {}, 4U, 0U, 0x30U},
	{instruction_t::move, 3U, 4U, {}, 4U, 0U, 0x30U},
	{instruction_t::move, 3U, 5U, {}, 4U, 0U, 0x30U},
	{instruction_t::move, 3U, 6U, {}, 4U, 0U, 0x30U},
	{instruction_t::move, 3U, 7U, {}, 4U, 0U, 0x30U},
	{instruction_t::move, 3U, 0U, {}, 4U, 0U, 0x31U},
	{instruction_t::move, 3U, 1U, {}, 4U, 0U, 0x31U},
	{instruction_t::move, 3U, 2U, {}, 4U, 0U, 0x31U},
	{instruction_t::move, 3U, 3U, {}, 4U, 0U, 0x31U},
	{instruction_t::move, 3U, 4U, {}, 4U, 0U, 0x31U},
	{instruction_t::move, 3U, 5U, {}, 4U, 0U, 0x31U},
	{instruction_t::move, 3U, 6U, {}, 4U, 0U, 0x31U},
	{instruction_t::move, 3U, 7U, {}, 4U, 0U, 0x31U},
	{instruction_t::move, 3U, 0U, {}, 4U, 0U, 0x32U},
	{instruction_t::move, 3U, 1U, {}, 4U, 0U, 0x32U},
	{instruction_t::move, 3U, 2U, {}, 4U, 0U, 0x32U},
	{instruction_t::move, 3U, 3U, {}, 4U, 0U, 0x32U},
	{instruction_t::move, 3U, 4U, {}, 4U, 0U, 0x32U},
	{instruction_t::move, 3U, 5U, {}, 4U, 0U, 0x32U},
	{instruction_t::move, 3U, 6U, {}, 4U, 0U, 0x32U},
	{instruction_t::move, 3U, 7U, {}, 4U, 0U, 0x32U},
	{instruction_t::move, 3U, 0U, {}, 4U, 0U, 0x33U},
	{instruction_t::move, 3U, 1U, {}, 4U, 0U, 0x33U},
	{instruction_t::move, 3U, 2U, {}, 4U, 0U, 0x33U},
	{instruction_t::move, 3U, 3U, {}, 4U, 0U, 0x33U},
	{instruction_t::move, 3U, 4U, {}, 4U, 0U, 0x33U},
	{instruction_t::move, 3U, 5U, {}, 4U, 0U, 0x33U},
	{instruction_t::move, 3U, 6U, {}, 4U, 0U, 0x33U},
	{instruction_t::move, 3U, 7U, {}, 4U, 0U, 0x33U},
	{instruction_t::move, 3U, 0U, {}, 4U, 0U, 0x34U},
	{instruction_t::move, 3U, 1U, {}, 4U, 0U, 0x34U},
	{instruction_t::move, 3U, 2U, {}, 4U, 0U, 0x34U},
	{instruction_t::move, 3U, 3U, {}, 4U, 0U, 0x34U},
	{instruction_t::move, 3U, 4U, {}, 4U, 0U, 0x34U},
	{instruction_t::move, 3U, 5U, {}, 4U, 0U, 0x34U},
	{instruction_t::move, 3U, 6U, {}, 4U, 0U, 0x34U},
	{instruction_t::move, 3U, 7U, {}, 4U, 0U, 0x34U},
	{instruction_t::move, 3U, 0U, {}, 4U, 0U, 0x35U},
	{instruction_t::move, 3U, 1U, {}, 4U, 0U, 0x35U},
	{instruction_t::move, 3U, 2U, {}, 4U, 0U, 0x35U},
	{instruction_t::move, 3U, 3U, {}, 4U, 0U, 0x35U},
	{instruction_t::move, 3U, 4U, {}, 4U, 0U, 0x35U},
	{instruction_t::move, 3U, 5U, {}, 4U, 0U, 0x35U},
	{instruction_t::move, 3U, 6U, {}, 4U, 0U, 0x35U},
	{instruction_t::move, 3U, 7U, {}, 4U, 0U, 0x35U},
	{instruction_t::move, 3U, 0U, {}, 4U, 0U, 0x36U},
	{instruction_t::move, 3U, 1U, {}, 4U, 0U, 0x36U},
	{instruction_t::move, 3U, 2U, {}, 4U, 0U, 0x36U},
	{instruction_t::move, 3U, 3U, {}, 4U, 0U, 0x36U},
	{instruction_t::move, 3U, 4U, {}, 4U, 0U, 0x36U},
	{instruction_t::move, 3U, 5U, {}, 4U, 0U, 0x36U},
	{instruction_t::move, 3U, 6U, {}, 4U, 0U, 0x36U},
	{instruction_t::move, 3U, 7U, {}, 4U, 0U, 0x36U},
	{instruction_t::move, 3U, 0U, {}, 4U, 0U, 0x37U},
	{instruction_t::move, 3U, 1U, {}, 4U, 0U, 0x37U},
	{instruction_t::move, 3U, 2U, {}, 4U, 0U, 0x37U},
	{instruction_t::move, 3U, 3U, {}, 4U, 0U, 0x37U},
	{instruction_t::move, 3U, 4U, {}, 4U, 0U, 0x37U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 4U, 0U, {}, 4U, 0U, 0x00U},
	{instruction_t::move, 4U, 1U, {}, 4U, 0U, 0x00U},
	{instruction_t::move, 4U, 2U, {}, 4U, 0U, 0x00U},
	{instruction_t::move, 4U, 3U, {}, 4U, 0U, 0x00U},
	{instruction_t::move, 4U, 4U, {}, 4U, 0U, 0x00U},
	{instruction_t::move, 4U, 5U, {}, 4U, 0U, 0x00U},
	{instruction_t::move, 4U, 6U, {}, 4U, 0U, 0x00U},
	{instruction_t::move, 4U, 7U, {}, 4U, 0U, 0x00U},
	{instruction_t::move, 4U, 0U, {}, 4U, 0U, 0x01U},
	{instruction_t::move, 4U, 1U, {}, 4U, 0U, 0x01U},
	{instruction_t::move, 4U, 2U, {}, 4U, 0U, 0x01U},
	{instruction_t::move, 4U, 3U, {}, 4U, 0U, 0x01U},
	{instruction_t::move, 4U, 4U, {}, 4U, 0U, 0x01U},
	{instruction_t::move, 4U, 5U, {}, 4U, 0U, 0x01U},
	{instruction_t::move, 4U, 6U, {}, 4U, 0U, 0x01U},
	{instruction_t::move, 4U, 7U, {}, 4U, 0U, 0x01U},
	{instruction_t::move, 4U, 0U, {}, 4U, 0U, 0x02U},
	{instruction_t::move, 4U, 1U, {}, 4U, 0U, 0x02U},
	{instruction_t::move, 4U, 2U, {}, 4U, 0U, 0x02U},
	{instruction_t::move, 4U, 3U, {}, 4U, 0U, 0x02U},
	{instruction_t::move, 4U, 4U, {}, 4U, 0U, 0x02U},
	{instruction_t::move, 4U, 5U, {}, 4U, 0U, 0x02U},
	{instruction_t::move, 4U, 6U, {}, 4U, 0U, 0x02U},
	{instruction_t::move, 4U, 7U, {}, 4U, 0U, 0x02U},
	{instruction_t::move, 4U, 0U, {}, 4U, 0U, 0x03U},
	{instruction_t::move, 4U, 1U, {}, 4U, 0U, 0x03U},
	{instruction_t::move, 4U, 2U, {}, 4U, 0U, 0x03U},
	{instruction_t::move, 4U, 3U, {}, 4U, 0U, 0x03U},
	{instruction_t::move, 4U, 4U, {}, 4U, 0U, 0x03U},
	{instruction_t::move, 4U, 5U, {}, 4U, 0U, 0x03U},
	{instruction_t::move, 4U, 6U, {}, 4U, 0U, 0x03U},
	{instruction_t::move, 4U, 7U, {}, 4U, 0U, 0x03U},
	{instruction_t::move, 4U, 0U, {}, 4U, 0U, 0x04U},
	{instruction_t::move, 4U, 1U, {}, 4U, 0U, 0x04U},
	{instruction_t::move, 4U, 2U, {}, 4U, 0U, 0x04U},
	{instruction_t::move, 4U, 3U, {}, 4U, 0U, 0x04U},
	{instruction_t::move, 4U, 4U, {}, 4U, 0U, 0x04U},
	{instruction_t::move, 4U, 5U, {}, 4U, 0U, 0x04U},
	{instruction_t::move, 4U, 6U, {}, 4U, 0U, 0x04U},
	{instruction_t::move, 4U, 7U, {}, 4U, 0U, 0x04U},
	{instruction_t::move, 4U, 0U, {}, 4U, 0U, 0x05U},
	{instruction_t::move, 4U, 1U, {}, 4U, 0U, 0x05U},
	{instruction_t::move, 4U, 2U, {}, 4U, 0U, 0x05U},
	{instruction_t::move, 4U, 3U, {}, 4U, 0U, 0x05U},
	{instruction_t::move, 4U, 4U, {}, 4U, 0U, 0x05U},
	{instruction_t::move, 4U, 5U, {}, 4U, 0U, 0x05U},
	{instruction_t::move, 4U, 6U, {}, 4U, 0U, 0x05U},
	{instruction_t::move, 4U, 7U, {}, 4U, 0U, 0x05U},
	{instruction_t::move, 4U, 0U, {}, 4U, 0U, 0x06U},
	{instruction_t::move, 4U, 1U, {}, 4U, 0U, 0x06U},
	{instruction_t::move, 4U, 2U, {}, 4U, 0U, 0x06U},
	{instruction_t::move, 4U, 3U, {}, 4U, 0U, 0x06U},
	{instruction_t::move, 4U, 4U, {}, 4U, 0U, 0x06U},
	{instruction_t::move, 4U, 5U, {}, 4U, 0U, 0x06U},
	{instruction_t::move, 4U, 6U, {}, 4U, 0U, 0x06U},
	{instruction_t::move, 4U, 7U, {}, 4U, 0U, 0x06U},
	{instruction_t::move, 4U, 0U, {}, 4U, 0U, 0x07U},
	{instruction_t::move, 4U, 1U, {}, 4U, 0U, 0x07U},
	{instruction_t::move, 4U, 2U, {}, 4U, 0U, 0x07U},
	{instruction_t::move, 4U, 3U, {}, 4U, 0U, 0x07U},
	{instruction_t::move, 4U, 4U, {}, 4U, 0U, 0x07U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::movea, 4U, 0U, {}, 4U, 0U, 0U},
	{instruction_t::movea, 4U, 1U, {}, 4U, 0U, 0U},
	{instruction_t::movea, 4U, 2U, {}, 4U, 0U, 0U},
	{instruction_t::movea, 4U, 3U, {}, 4U, 0U, 0U},
	{instruction_t::movea, 4U, 4U, {}, 4U, 0U, 0U},
	{instruction_t::movea, 4U, 5U, {}, 4U, 0U, 0U},
	{instruction_t::movea, 4U, 6U, {}, 4U, 0U, 0U},
	{instruction_t::movea, 4U, 7U, {}, 4U, 0U, 0U},
	{instruction_t::movea, 4U, 0U, {}, 4U, 0U, 1U},
	{instruction_t::movea, 4U, 1U, {}, 4U, 0U, 1U},
	{instruction_t::movea, 4U, 2U, {}, 4U, 0U, 1U},
	{instruction_t::movea, 4U, 3U, {}, 4U, 0U, 1U},
	{instruction_t::movea, 4U, 4U, {}, 4U, 0U, 1U},
	{instruction_t::movea, 4U, 5U, {}, 4U, 0U, 1U},
	{instruction_t::movea, 4U, 6U, {}, 4U, 0U, 1U},
	{instruction_t::movea, 4U, 7U, {}, 4U, 0U, 1U},
	{instruction_t::movea, 4U, 0U, {}, 4U, 0U, 2U},
	{instruction_t::movea, 4U, 1U, {}, 4U, 0U, 2U},
	{instruction_t::movea, 4U, 2U, {}, 4U, 0U, 2U},
	{instruction_t::movea, 4U, 3U, {}, 4U, 0U, 2U},
	{instruction_t::movea, 4U, 4U, {}, 4U, 0U, 2U},
	{instruction_t::movea, 4U, 5U, {}, 4U, 0U, 2U},
	{instruction_t::movea, 4U, 6U, {}, 4U, 0U, 2U},
	{instruction_t::movea, 4U, 7U, {}, 4U, 0U, 2U},
	{instruction_t::movea, 4U, 0U, {}, 4U, 0U, 3U},
	{instruction_t::movea, 4U, 1U, {}, 4U, 0U, 3U},
	{instruction_t::movea, 4U, 2U, {}, 4U, 0U, 3U},
	{instruction_t::movea, 4U, 3U, {}, 4U, 0U, 3U},
	{instruction_t::movea, 4U, 4U, {}, 4U, 0U, 3U},
	{instruction_t::movea, 4U, 5U, {}, 4U, 0U, 3U},
	{instruction_t::movea, 4U, 6U, {}, 4U, 0U, 3U},
	{instruction_t::movea, 4U, 7U, {}, 4U, 0U, 3U},
	{instruction_t::movea, 4U, 0U, {}, 4U, 0U, 4U},
	{instruction_t::movea, 4U, 1U, {}, 4U, 0U, 4U},
	{instruction_t::movea, 4U, 2U, {}, 4U, 0U, 4U},
	{instruction_t::movea, 4U, 3U, {}, 4U, 0U, 4U},
	{instruction_t::movea, 4U, 4U, {}, 4U, 0U, 4U},
	{instruction_t::movea, 4U, 5U, {}, 4U, 0U, 4U},
	{instruction_t::movea, 4U, 6U, {}, 4U, 0U, 4U},
	{instruction_t::movea, 4U, 7U, {}, 4U, 0U, 4U},
	{instruction_t::movea, 4U, 0U, {}, 4U, 0U, 5U},
	{instruction_t::movea, 4U, 1U, {}, 4U, 0U, 5U},
	{instruction_t::movea, 4U, 2U, {}, 4U, 0U, 5U},
	{instruction_t::movea, 4U, 3U, {}, 4U, 0U, 5U},
	{instruction_t::movea, 4U, 4U, {}, 4U, 0U, 5U},
	{instruction_t::movea, 4U, 5U, {}, 4U, 0U, 5U},
	{instruction_t::movea, 4U, 6U, {}, 4U, 0U, 5U},
	{instruction_t::movea, 4U, 7U, {}, 4U, 0U, 5U},
	{instruction_t::movea, 4U, 0U, {}, 4U, 0U, 6U},
	{instruction_t::movea, 4U, 1U, {}, 4U, 0U, 6U},
	{instruction_t::movea, 4U, 2U, {}, 4U, 0U, 6U},
	{instruction_t::movea, 4U, 3U, {}, 4U, 0U, 6U},
	{instruction_t::movea, 4U, 4U, {}, 4U, 0U, 6U},
	{instruction_t::movea, 4U, 5U, {}, 4U, 0U, 6U},
	{instruction_t::movea, 4U, 6U, {}, 4U, 0U, 6U},
	{instruction_t::movea, 4U, 7U, {}, 4U, 0U, 6U},
	{instruction_t::movea, 4U, 0U, {}, 4U, 0U, 7U},
	{instruction_t::movea, 4U, 1U, {}, 4U, 0U, 7U},
	{instruction_t::movea, 4U, 2U, {}, 4U, 0U, 7U},
	{instruction_t::movea, 4U, 3U, {}, 4U, 0U, 7U},
	{instruction_t::movea, 4U, 4U, {}, 4U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 4U, 0U, {}, 4U, 0U, 0x10U},
	{instruction_t::move, 4U, 1U, {}, 4U, 0U, 0x10U},
	{instruction_t::move, 4U, 2U, {}, 4U, 0U, 0x10U},
	{instruction_t::move, 4U, 3U, {}, 4U, 0U, 0x10U},
	{instruction_t::move, 4U, 4U, {}, 4U, 0U, 0x10U},
	{instruction_t::move, 4U, 5U, {}, 4U, 0U, 0x10U},
	{instruction_t::move, 4U, 6U, {}, 4U, 0U, 0x10U},
	{instruction_t::move, 4U, 7U, {}, 4U, 0U, 0x10U},
	{instruction_t::move, 4U, 0U, {}, 4U, 0U, 0x11U},
	{instruction_t::move, 4U, 1U, {}, 4U, 0U, 0x11U},
	{instruction_t::move, 4U, 2U, {}, 4U, 0U, 0x11U},
	{instruction_t::move, 4U, 3U, {}, 4U, 0U, 0x11U},
	{instruction_t::move, 4U, 4U, {}, 4U, 0U, 0x11U},
	{instruction_t::move, 4U, 5U, {}, 4U, 0U, 0x11U},
	{instruction_t::move, 4U, 6U, {}, 4U, 0U, 0x11U},
	{instruction_t::move, 4U, 7U, {}, 4U, 0U, 0x11U},
	{instruction_t::move, 4U, 0U, {}, 4U, 0U, 0x12U},
	{instruction_t::move, 4U, 1U, {}, 4U, 0U, 0x12U},
	{instruction_t::move, 4U, 2U, {}, 4U, 0U, 0x12U},
	{instruction_t::move, 4U, 3U, {}, 4U, 0U, 0x12U},
	{instruction_t::move, 4U, 4U, {}, 4U, 0U, 0x12U},
	{instruction_t::move, 4U, 5U, {}, 4U, 0U, 0x12U},
	{instruction_t::move, 4U, 6U, {}, 4U, 0U, 0x12U},
	{instruction_t::move, 4U, 7U, {}, 4U, 0U, 0x12U},
	{instruction_t::move, 4U, 0U, {}, 4U, 0U, 0x13U},
	{instruction_t::move, 4U, 1U, {}, 4U, 0U, 0x13U},
	{instruction_t::move, 4U, 2U, {}, 4U, 0U, 0x13U},
	{instruction_t::move, 4U, 3U, {}, 4U, 0U, 0x13U},
	{instruction_t::move, 4U, 4U, {}, 4U, 0U, 0x13U},
	{instruction_t::move, 4U, 5U, {}, 4U, 0U, 0x13U},
	{instruction_t::move, 4U, 6U, {}, 4U, 0U, 0x13U},
	{instruction_t::move, 4U, 7U, {}, 4U, 0U, 0x13U},
	{instruction_t::move, 4U, 0U, {}, 4U, 0U, 0x14U},
	{instruction_t::move, 4U, 1U, {}, 4U, 0U, 0x14U},
	{instruction_t::move, 4U, 2U, {}, 4U, 0U, 0x14U},
	{instruction_t::move, 4U, 3U, {}, 4U, 0U, 0x14U},
	{instruction_t::move, 4U, 4U, {}, 4U, 0U, 0x14U},
	{instruction_t::move, 4U, 5U, {}, 4U, 0U, 0x14U},
	{instruction_t::move, 4U, 6U, {}, 4U, 0U, 0x14U},
	{instruction_t::move, 4U, 7U, {}, 4U, 0U, 0x14U},
	{instruction_t::move, 4U, 0U, {}, 4U, 0U, 0x15U},
	{instruction_t::move, 4U, 1U, {}, 4U, 0U, 0x15U},
	{instruction_t::move, 4U, 2U, {}, 4U, 0U, 0x15U},
	{instruction_t::move, 4U, 3U, {}, 4U, 0U, 0x15U},
	{instruction_t::move, 4U, 4U, {}, 4U, 0U, 0x15U},
	{instruction_t::move, 4U, 5U, {}, 4U, 0U, 0x15U},
	{instruction_t::move, 4U, 6U, {}, 4U, 0U, 0x15U},
	{instruction_t::move, 4U, 7U, {}, 4U, 0U, 0x15U},
	{instruction_t::move, 4U, 0U, {}, 4U, 0U, 0x16U},
	{instruction_t::move, 4U, 1U, {}, 4U, 0U, 0x16U},
	{instruction_t::move, 4U, 2U, {}, 4U, 0U, 0x16U},
	{instruction_t::move, 4U, 3U, {}, 4U, 0U, 0x16U},
	{instruction_t::move, 4U, 4U, {}, 4U, 0U, 0x16U},
	{instruction_t::move, 4U, 5U, {}, 4U, 0U, 0x16U},
	{instruction_t::move, 4U, 6U, {}, 4U, 0U, 0x16U},
	{instruction_t::move, 4U, 7U, {}, 4U, 0U, 0x16U},
	{instruction_t::move, 4U, 0U, {}, 4U, 0U, 0x17U},
	{instruction_t::move, 4U, 1U, {}, 4U, 0U, 0x17U},
	{instruction_t::move, 4U, 2U, {}, 4U, 0U, 0x17U},
	{instruction_t::move, 4U, 3U, {}, 4U, 0U, 0x17U},
	{instruction_t::move, 4U, 4U, {}, 4U, 0U, 0x17U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 4U, 0U, {}, 4U, 0U, 0x18U},
	{instruction_t::move, 4U, 1U, {}, 4U, 0U, 0x18U},
	{instruction_t::move, 4U, 2U, {}, 4U, 0U, 0x18U},
	{instruction_t::move, 4U, 3U, {}, 4U, 0U, 0x18U},
	{instruction_t::move, 4U, 4U, {}, 4U, 0U, 0x18U},
	{instruction_t::move, 4U, 5U, {}, 4U, 0U, 0x18U},
	{instruction_t::move, 4U, 6U, {}, 4U, 0U, 0x18U},
	{instruction_t::move, 4U, 7U, {}, 4U, 0U, 0x18U},
	{instruction_t::move, 4U, 0U, {}, 4U, 0U, 0x19U},
	{instruction_t::move, 4U, 1U, {}, 4U, 0U, 0x19U},
	{instruction_t::move, 4U, 2U, {}, 4U, 0U, 0x19U},
	{instruction_t::move, 4U, 3U, {}, 4U, 0U, 0x19U},
	{instruction_t::move, 4U, 4U, {}, 4U, 0U, 0x19U},
	{instruction_t::move, 4U, 5U, {}, 4U, 0U, 0x19U},
	{instruction_t::move, 4U, 6U, {}, 4U, 0U, 0x19U},
	{instruction_t::move, 4U, 7U, {}, 4U, 0U, 0x19U},
	{instruction_t::move, 4U, 0U, {}, 4U, 0U, 0x1aU},
	{instruction_t::move, 4U, 1U, {}, 4U, 0U, 0x1aU},
	{instruction_t::move, 4U, 2U, {}, 4U, 0U, 0x1aU},
	{instruction_t::move, 4U, 3U, {}, 4U, 0U, 0x1aU},
	{instruction_t::move, 4U, 4U, {}, 4U, 0U, 0x1aU},
	{instruction_t::move, 4U, 5U, {}, 4U, 0U, 0x1aU},
	{instruction_t::move, 4U, 6U, {}, 4U, 0U, 0x1aU},
	{instruction_t::move, 4U, 7U, {}, 4U, 0U, 0x1aU},
	{instruction_t::move, 4U, 0U, {}, 4U, 0U, 0x1bU},
	{instruction_t::move, 4U, 1U, {}, 4U, 0U, 0x1bU},
	{instruction_t::move, 4U, 2U, {}, 4U, 0U, 0x1bU},
	{instruction_t::move, 4U, 3U, {}, 4U, 0U, 0x1bU},
	{instruction_t::move, 4U, 4U, {}, 4U, 0U, 0x1bU},
	{instruction_t::move, 4U, 5U, {}, 4U, 0U, 0x1bU},
	{instruction_t::move, 4U, 6U, {}, 4U, 0U, 0x1bU},
	{instruction_t::move, 4U, 7U, {}, 4U, 0U, 0x1bU},
	{instruction_t::move, 4U, 0U, {}, 4U, 0U, 0x1cU},
	{instruction_t::move, 4U, 1U, {}, 4U, 0U, 0x1cU},
	{instruction_t::move, 4U, 2U, {}, 4U, 0U, 0x1cU},
	{instruction_t::move, 4U, 3U, {}, 4U, 0U, 0x1cU},
	{instruction_t::move, 4U, 4U, {}, 4U, 0U, 0x1cU},
	{instruction_t::move, 4U, 5U, {}, 4U, 0U, 0x1cU},
	{instruction_t::move, 4U, 6U, {}, 4U, 0U, 0x1cU},
	{instruction_t::move, 4U, 7U, {}, 4U, 0U, 0x1cU},
	{instruction_t::move, 4U, 0U, {}, 4U, 0U, 0x1dU},
	{instruction_t::move, 4U, 1U, {}, 4U, 0U, 0x1dU},
	{instruction_t::move, 4U, 2U, {}, 4U, 0U, 0x1dU},
	{instruction_t::move, 4U, 3U, {}, 4U, 0U, 0x1dU},
	{instruction_t::move, 4U, 4U, {}, 4U, 0U, 0x1dU},
	{instruction_t::move, 4U, 5U, {}, 4U, 0U, 0x1dU},
	{instruction_t::move, 4U, 6U, {}, 4U, 0U, 0x1dU},
	{instruction_t::move, 4U, 7U, {}, 4U, 0U, 0x1dU},
	{instruction_t::move, 4U, 0U, {}, 4U, 0U, 0x1eU},
	{instruction_t::move, 4U, 1U, {}, 4U, 0U, 0x1eU},
	{instruction_t::move, 4U, 2U, {}, 4U, 0U, 0x1eU},
	{instruction_t::move, 4U, 3U, {}, 4U, 0U, 0x1eU},
	{instruction_t::move, 4U, 4U, {}, 4U, 0U, 0x1eU},
	{instruction_t::move, 4U, 5U, {}, 4U, 0U, 0x1eU},
	{instruction_t::move, 4U, 6U, {}, 4U, 0U, 0x1eU},
	{instruction_t::move, 4U, 7U, {}, 4U, 0U, 0x1eU},
	{instruction_t::move, 4U, 0U, {}, 4U, 0U, 0x1fU},
	{instruction_t::move, 4U, 1U, {}, 4U, 0U, 0x1fU},
	{instruction_t::move, 4U, 2U, {}, 4U, 0U, 0x1fU},
	{instruction_t::move, 4U, 3U, {}, 4U, 0U, 0x1fU},
	{instruction_t::move, 4U, 4U, {}, 4U, 0U, 0x1fU},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 4U, 0U, {}, 4U, 0U, 0x20U},
	{instruction_t::move, 4U, 1U, {}, 4U, 0U, 0x20U},
	{instruction_t::move, 4U, 2U, {}, 4U, 0U, 0x20U},
	{instruction_t::move, 4U, 3U, {}, 4U, 0U, 0x20U},
	{instruction_t::move, 4U, 4U, {}, 4U, 0U, 0x20U},
	{instruction_t::move, 4U, 5U, {}, 4U, 0U, 0x20U},
	{instruction_t::move, 4U, 6U, {}, 4U, 0U, 0x20U},
	{instruction_t::move, 4U, 7U, {}, 4U, 0U, 0x20U},
	{instruction_t::move, 4U, 0U, {}, 4U, 0U, 0x21U},
	{instruction_t::move, 4U, 1U, {}, 4U, 0U, 0x21U},
	{instruction_t::move, 4U, 2U, {}, 4U, 0U, 0x21U},
	{instruction_t::move, 4U, 3U, {}, 4U, 0U, 0x21U},
	{instruction_t::move, 4U, 4U, {}, 4U, 0U, 0x21U},
	{instruction_t::move, 4U, 5U, {}, 4U, 0U, 0x21U},
	{instruction_t::move, 4U, 6U, {}, 4U, 0U, 0x21U},
	{instruction_t::move, 4U, 7U, {}, 4U, 0U, 0x21U},
	{instruction_t::move, 4U, 0U, {}, 4U, 0U, 0x22U},
	{instruction_t::move, 4U, 1U, {}, 4U, 0U, 0x22U},
	{instruction_t::move, 4U, 2U, {}, 4U, 0U, 0x22U},
	{instruction_t::move, 4U, 3U, {}, 4U, 0U, 0x22U},
	{instruction_t::move, 4U, 4U, {}, 4U, 0U, 0x22U},
	{instruction_t::move, 4U, 5U, {}, 4U, 0U, 0x22U},
	{instruction_t::move, 4U, 6U, {}, 4U, 0U, 0x22U},
	{instruction_t::move, 4U, 7U, {}, 4U, 0U, 0x22U},
	{instruction_t::move, 4U, 0U, {}, 4U, 0U, 0x23U},
	{instruction_t::move, 4U, 1U, {}, 4U, 0U, 0x23U},
	{instruction_t::move, 4U, 2U, {}, 4U, 0U, 0x23U},
	{instruction_t::move, 4U, 3U, {}, 4U, 0U, 0x23U},
	{instruction_t::move, 4U, 4U, {}, 4U, 0U, 0x23U},
	{instruction_t::move, 4U, 5U, {}, 4U, 0U, 0x23U},
	{instruction_t::move, 4U, 6U, {}, 4U, 0U, 0x23U},
	{instruction_t::move, 4U, 7U, {}, 4U, 0U, 0x23U},
	{instruction_t::move, 4U, 0U, {}, 4U, 0U, 0x24U},
	{instruction_t::move, 4U, 1U, {}, 4U, 0U, 0x24U},
	{instruction_t::move, 4U, 2U, {}, 4U, 0U, 0x24U},
	{instruction_t::move, 4U, 3U, {}, 4U, 0U, 0x24U},
	{instruction_t::move, 4U, 4U, {}, 4U, 0U, 0x24U},
	{instruction_t::move, 4U, 5U, {}, 4U, 0U, 0x24U},
	{instruction_t::move, 4U, 6U, {}, 4U, 0U, 0x24U},
	{instruction_t::move, 4U, 7U, {}, 4U, 0U, 0x24U},
	{instruction_t::move, 4U, 0U, {}, 4U, 0U, 0x25U},
	{instruction_t::move, 4U, 1U, {}, 4U, 0U, 0x25U},
	{instruction_t::move, 4U, 2U, {}, 4U, 0U, 0x25U},
	{instruction_t::move, 4U, 3U, {}, 4U, 0U, 0x25U},
	{instruction_t::move, 4U, 4U, {}, 4U, 0U, 0x25U},
	{instruction_t::move, 4U, 5U, {}, 4U, 0U, 0x25U},
	{instruction_t::move, 4U, 6U, {}, 4U, 0U, 0x25U},
	{instruction_t::move, 4U, 7U, {}, 4U, 0U, 0x25U},
	{instruction_t::move, 4U, 0U, {}, 4U, 0U, 0x26U},
	{instruction_t::move, 4U, 1U, {}, 4U, 0U, 0x26U},
	{instruction_t::move, 4U, 2U, {}, 4U, 0U, 0x26U},
	{instruction_t::move, 4U, 3U, {}, 4U, 0U, 0x26U},
	{instruction_t::move, 4U, 4U, {}, 4U, 0U, 0x26U},
	{instruction_t::move, 4U, 5U, {}, 4U, 0U, 0x26U},
	{instruction_t::move, 4U, 6U, {}, 4U, 0U, 0x26U},
	{instruction_t::move, 4U, 7U, {}, 4U, 0U, 0x26U},
	{instruction_t::move, 4U, 0U, {}, 4U, 0U, 0x27U},
	{instruction_t::move, 4U, 1U, {}, 4U, 0U, 0x27U},
	{instruction_t::move, 4U, 2U, {}, 4U, 0U, 0x27U},
	{instruction_t::move, 4U, 3U, {}, 4U, 0U, 0x27U},
	{instruction_t::move, 4U, 4U, {}, 4U, 0U, 0x27U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 4U, 0U, {}, 4U, 0U, 0x28U},
	{instruction_t::move, 4U, 1U, {}, 4U, 0U, 0x28U},
	{instruction_t::move, 4U, 2U, {}, 4U, 0U, 0x28U},
	{instruction_t::move, 4U, 3U, {}, 4U, 0U, 0x28U},
	{instruction_t::move, 4U, 4U, {}, 4U, 0U, 0x28U},
	{instruction_t::move, 4U, 5U, {}, 4U, 0U, 0x28U},
	{instruction_t::move, 4U, 6U, {}, 4U, 0U, 0x28U},
	{instruction_t::move, 4U, 7U, {}, 4U, 0U, 0x28U},
	{instruction_t::move, 4U, 0U, {}, 4U, 0U, 0x29U},
	{instruction_t::move, 4U, 1U, {}, 4U, 0U, 0x29U},
	{instruction_t::move, 4U, 2U, {}, 4U, 0U, 0x29U},
	{instruction_t::move, 4U, 3U, {}, 4U, 0U, 0x29U},
	{instruction_t::move, 4U, 4U, {}, 4U, 0U, 0x29U},
	{instruction_t::move, 4U, 5U, {}, 4U, 0U, 0x29U},
	{instruction_t::move, 4U, 6U, {}, 4U, 0U, 0x29U},
	{instruction_t::move, 4U, 7U, {}, 4U, 0U, 0x29U},
	{instruction_t::move, 4U, 0U, {}, 4U, 0U, 0x2aU},
	{instruction_t::move, 4U, 1U, {}, 4U, 0U, 0x2aU},
	{instruction_t::move, 4U, 2U, {}, 4U, 0U, 0x2aU},
	{instruction_t::move, 4U, 3U, {}, 4U, 0U, 0x2aU},
	{instruction_t::move, 4U, 4U, {}, 4U, 0U, 0x2aU},
	{instruction_t::move, 4U, 5U, {}, 4U, 0U, 0x2aU},
	{instruction_t::move, 4U, 6U, {}, 4U, 0U, 0x2aU},
	{instruction_t::move, 4U, 7U, {}, 4U, 0U, 0x2aU},
	{instruction_t::move, 4U, 0U, {}, 4U, 0U, 0x2bU},
	{instruction_t::move, 4U, 1U, {}, 4U, 0U, 0x2bU},
	{instruction_t::move, 4U, 2U, {}, 4U, 0U, 0x2bU},
	{instruction_t::move, 4U, 3U, {}, 4U, 0U, 0x2bU},
	{instruction_t::move, 4U, 4U, {}, 4U, 0U, 0x2bU},
	{instruction_t::move, 4U, 5U, {}, 4U, 0U, 0x2bU},
	{instruction_t::move, 4U, 6U, {}, 4U, 0U, 0x2bU},
	{instruction_t::move, 4U, 7U, {}, 4U, 0U, 0x2bU},
	{instruction_t::move, 4U, 0U, {}, 4U, 0U, 0x2cU},
	{instruction_t::move, 4U, 1U, {}, 4U, 0U, 0x2cU},
	{instruction_t::move, 4U, 2U, {}, 4U, 0U, 0x2cU},
	{instruction_t::move, 4U, 3U, {}, 4U, 0U, 0x2cU},
	{instruction_t::move, 4U, 4U, {}, 4U, 0U, 0x2cU},
	{instruction_t::move, 4U, 5U, {}, 4U, 0U, 0x2cU},
	{instruction_t::move, 4U, 6U, {}, 4U, 0U, 0x2cU},
	{instruction_t::move, 4U, 7U, {}, 4U, 0U, 0x2cU},
	{instruction_t::move, 4U, 0U, {}, 4U, 0U, 0x2dU},
	{instruction_t::move, 4U, 1U, {}, 4U, 0U, 0x2dU},
	{instruction_t::move, 4U, 2U, {}, 4U, 0U, 0x2dU},
	{instruction_t::move, 4U, 3U, {}, 4U, 0U, 0x2dU},
	{instruction_t::move, 4U, 4U, {}, 4U, 0U, 0x2dU},
	{instruction_t::move, 4U, 5U, {}, 4U, 0U, 0x2dU},
	{instruction_t::move, 4U, 6U, {}, 4U, 0U, 0x2dU},
	{instruction_t::move, 4U, 7U, {}, 4U, 0U, 0x2dU},
	{instruction_t::move, 4U, 0U, {}, 4U, 0U, 0x2eU},
	{instruction_t::move, 4U, 1U, {}, 4U, 0U, 0x2eU},
	{instruction_t::move, 4U, 2U, {}, 4U, 0U, 0x2eU},
	{instruction_t::move, 4U, 3U, {}, 4U, 0U, 0x2eU},
	{instruction_t::move, 4U, 4U, {}, 4U, 0U, 0x2eU},
	{instruction_t::move, 4U, 5U, {}, 4U, 0U, 0x2eU},
	{instruction_t::move, 4U, 6U, {}, 4U, 0U, 0x2eU},
	{instruction_t::move, 4U, 7U, {}, 4U, 0U, 0x2eU},
	{instruction_t::move, 4U, 0U, {}, 4U, 0U, 0x2fU},
	{instruction_t::move, 4U, 1U, {}, 4U, 0U, 0x2fU},
	{instruction_t::move, 4U, 2U, {}, 4U, 0U, 0x2fU},
	{instruction_t::move, 4U, 3U, {}, 4U, 0U, 0x2fU},
	{instruction_t::move, 4U, 4U, {}, 4U, 0U, 0x2fU},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 4U, 0U, {}, 4U, 0U, 0x30U},
	{instruction_t::move, 4U, 1U, {}, 4U, 0U, 0x30U},
	{instruction_t::move, 4U, 2U, {}, 4U, 0U, 0x30U},
	{instruction_t::move, 4U, 3U, {}, 4U, 0U, 0x30U},
	{instruction_t::move, 4U, 4U, {}, 4U, 0U, 0x30U},
	{instruction_t::move, 4U, 5U, {}, 4U, 0U, 0x30U},
	{instruction_t::move, 4U, 6U, {}, 4U, 0U, 0x30U},
	{instruction_t::move, 4U, 7U, {}, 4U, 0U, 0x30U},
	{instruction_t::move, 4U, 0U, {}, 4U, 0U, 0x31U},
	{instruction_t::move, 4U, 1U, {}, 4U, 0U, 0x31U},
	{instruction_t::move, 4U, 2U, {}, 4U, 0U, 0x31U},
	{instruction_t::move, 4U, 3U, {}, 4U, 0U, 0x31U},
	{instruction_t::move, 4U, 4U, {}, 4U, 0U, 0x31U},
	{instruction_t::move, 4U, 5U, {}, 4U, 0U, 0x31U},
	{instruction_t::move, 4U, 6U, {}, 4U, 0U, 0x31U},
	{instruction_t::move, 4U, 7U, {}, 4U, 0U, 0x31U},
	{instruction_t::move, 4U, 0U, {}, 4U, 0U, 0x32U},
	{instruction_t::move, 4U, 1U, {}, 4U, 0U, 0x32U},
	{instruction_t::move, 4U, 2U, {}, 4U, 0U, 0x32U},
	{instruction_t::move, 4U, 3U, {}, 4U, 0U, 0x32U},
	{instruction_t::move, 4U, 4U, {}, 4U, 0U, 0x32U},
	{instruction_t::move, 4U, 5U, {}, 4U, 0U, 0x32U},
	{instruction_t::move, 4U, 6U, {}, 4U, 0U, 0x32U},
	{instruction_t::move, 4U, 7U, {}, 4U, 0U, 0x32U},
	{instruction_t::move, 4U, 0U, {}, 4U, 0U, 0x33U},
	{instruction_t::move, 4U, 1U, {}, 4U, 0U, 0x33U},
	{instruction_t::move, 4U, 2U, {}, 4U, 0U, 0x33U},
	{instruction_t::move, 4U, 3U, {}, 4U, 0U, 0x33U},
	{instruction_t::move, 4U, 4U, {}, 4U, 0U, 0x33U},
	{instruction_t::move, 4U, 5U, {}, 4U, 0U, 0x33U},
	{instruction_t::move, 4U, 6U, {}, 4U, 0U, 0x33U},
	{instruction_t::move, 4U, 7U, {}, 4U, 0U, 0x33U},
	{instruction_t::move, 4U, 0U, {}, 4U, 0U, 0x34U},
	{instruction_t::move, 4U, 1U, {}, 4U, 0U, 0x34U},
	{instruction_t::move, 4U, 2U, {}, 4U, 0U, 0x34U},
	{instruction_t::move, 4U, 3U, {}, 4U, 0U, 0x34U},
	{instruction_t::move, 4U, 4U, {}, 4U, 0U, 0x34U},
	{instruction_t::move, 4U, 5U, {}, 4U, 0U, 0x34U},
	{instruction_t::move, 4U, 6U, {}, 4U, 0U, 0x34U},
	{instruction_t::move, 4U, 7U, {}, 4U, 0U, 0x34U},
	{instruction_t::move, 4U, 0U, {}, 4U, 0U, 0x35U},
	{instruction_t::move, 4U, 1U, {}, 4U, 0U, 0x35U},
	{instruction_t::move, 4U, 2U, {}, 4U, 0U, 0x35U},
	{instruction_t::move, 4U, 3U, {}, 4U, 0U, 0x35U},
	{instruction_t::move, 4U, 4U, {}, 4U, 0U, 0x35U},
	{instruction_t::move, 4U, 5U, {}, 4U, 0U, 0x35U},
	{instruction_t::move, 4U, 6U, {}, 4U, 0U, 0x35U},
	{instruction_t::move, 4U, 7U, {}, 4U, 0U, 0x35U},
	{instruction_t::move, 4U, 0U, {}, 4U, 0U, 0x36U},
	{instruction_t::move, 4U, 1U, {}, 4U, 0U, 0x36U},
	{instruction_t::move, 4U, 2U, {}, 4U, 0U, 0x36U},
	{instruction_t::move, 4U, 3U, {}, 4U, 0U, 0x36U},
	{instruction_t::move, 4U, 4U, {}, 4U, 0U, 0x36U},
	{instruction_t::move, 4U, 5U, {}, 4U, 0U, 0x36U},
	{instruction_t::move, 4U, 6U, {}, 4U, 0U, 0x36U},
	{instruction_t::move, 4U, 7U, {}, 4U, 0U, 0x36U},
	{instruction_t::move, 4U, 0U, {}, 4U, 0U, 0x37U},
	{instruction_t::move, 4U, 1U, {}, 4U, 0U, 0x37U},
	{instruction_t::move, 4U, 2U, {}, 4U, 0U, 0x37U},
	{instruction_t::move, 4U, 3U, {}, 4U, 0U, 0x37U},
	{instruction_t::move, 4U, 4U, {}, 4U, 0U, 0x37U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 5U, 0U, {}, 4U, 0U, 0x00U},
	{instruction_t::move, 5U, 1U, {}, 4U, 0U, 0x00U},
	{instruction_t::move, 5U, 2U, {}, 4U, 0U, 0x00U},
	{instruction_t::move, 5U, 3U, {}, 4U, 0U, 0x00U},
	{instruction_t::move, 5U, 4U, {}, 4U, 0U, 0x00U},
	{instruction_t::move, 5U, 5U, {}, 4U, 0U, 0x00U},
	{instruction_t::move, 5U, 6U, {}, 4U, 0U, 0x00U},
	{instruction_t::move, 5U, 7U, {}, 4U, 0U, 0x00U},
	{instruction_t::move, 5U, 0U, {}, 4U, 0U, 0x01U},
	{instruction_t::move, 5U, 1U, {}, 4U, 0U, 0x01U},
	{instruction_t::move, 5U, 2U, {}, 4U, 0U, 0x01U},
	{instruction_t::move, 5U, 3U, {}, 4U, 0U, 0x01U},
	{instruction_t::move, 5U, 4U, {}, 4U, 0U, 0x01U},
	{instruction_t::move, 5U, 5U, {}, 4U, 0U, 0x01U},
	{instruction_t::move, 5U, 6U, {}, 4U, 0U, 0x01U},
	{instruction_t::move, 5U, 7U, {}, 4U, 0U, 0x01U},
	{instruction_t::move, 5U, 0U, {}, 4U, 0U, 0x02U},
	{instruction_t::move, 5U, 1U, {}, 4U, 0U, 0x02U},
	{instruction_t::move, 5U, 2U, {}, 4U, 0U, 0x02U},
	{instruction_t::move, 5U, 3U, {}, 4U, 0U, 0x02U},
	{instruction_t::move, 5U, 4U, {}, 4U, 0U, 0x02U},
	{instruction_t::move, 5U, 5U, {}, 4U, 0U, 0x02U},
	{instruction_t::move, 5U, 6U, {}, 4U, 0U, 0x02U},
	{instruction_t::move, 5U, 7U, {}, 4U, 0U, 0x02U},
	{instruction_t::move, 5U, 0U, {}, 4U, 0U, 0x03U},
	{instruction_t::move, 5U, 1U, {}, 4U, 0U, 0x03U},
	{instruction_t::move, 5U, 2U, {}, 4U, 0U, 0x03U},
	{instruction_t::move, 5U, 3U, {}, 4U, 0U, 0x03U},
	{instruction_t::move, 5U, 4U, {}, 4U, 0U, 0x03U},
	{instruction_t::move, 5U, 5U, {}, 4U, 0U, 0x03U},
	{instruction_t::move, 5U, 6U, {}, 4U, 0U, 0x03U},
	{instruction_t::move, 5U, 7U, {}, 4U, 0U, 0x03U},
	{instruction_t::move, 5U, 0U, {}, 4U, 0U, 0x04U},
	{instruction_t::move, 5U, 1U, {}, 4U, 0U, 0x04U},
	{instruction_t::move, 5U, 2U, {}, 4U, 0U, 0x04U},
	{instruction_t::move, 5U, 3U, {}, 4U, 0U, 0x04U},
	{instruction_t::move, 5U, 4U, {}, 4U, 0U, 0x04U},
	{instruction_t::move, 5U, 5U, {}, 4U, 0U, 0x04U},
	{instruction_t::move, 5U, 6U, {}, 4U, 0U, 0x04U},
	{instruction_t::move, 5U, 7U, {}, 4U, 0U, 0x04U},
	{instruction_t::move, 5U, 0U, {}, 4U, 0U, 0x05U},
	{instruction_t::move, 5U, 1U, {}, 4U, 0U, 0x05U},
	{instruction_t::move, 5U, 2U, {}, 4U, 0U, 0x05U},
	{instruction_t::move, 5U, 3U, {}, 4U, 0U, 0x05U},
	{instruction_t::move, 5U, 4U, {}, 4U, 0U, 0x05U},
	{instruction_t::move, 5U, 5U, {}, 4U, 0U, 0x05U},
	{instruction_t::move, 5U, 6U, {}, 4U, 0U, 0x05U},
	{instruction_t::move, 5U, 7U, {}, 4U, 0U, 0x05U},
	{instruction_t::move, 5U, 0U, {}, 4U, 0U, 0x06U},
	{instruction_t::move, 5U, 1U, {}, 4U, 0U, 0x06U},
	{instruction_t::move, 5U, 2U, {}, 4U, 0U, 0x06U},
	{instruction_t::move, 5U, 3U, {}, 4U, 0U, 0x06U},
	{instruction_t::move, 5U, 4U, {}, 4U, 0U, 0x06U},
	{instruction_t::move, 5U, 5U, {}, 4U, 0U, 0x06U},
	{instruction_t::move, 5U, 6U, {}, 4U, 0U, 0x06U},
	{instruction_t::move, 5U, 7U, {}, 4U, 0U, 0x06U},
	{instruction_t::move, 5U, 0U, {}, 4U, 0U, 0x07U},
	{instruction_t::move, 5U, 1U, {}, 4U, 0U, 0x07U},
	{instruction_t::move, 5U, 2U, {}, 4U, 0U, 0x07U},
	{instruction_t::move, 5U, 3U, {}, 4U, 0U, 0x07U},
	{instruction_t::move, 5U, 4U, {}, 4U, 0U, 0x07U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::movea, 5U, 0U, {}, 4U, 0U, 0U},
	{instruction_t::movea, 5U, 1U, {}, 4U, 0U, 0U},
	{instruction_t::movea, 5U, 2U, {}, 4U, 0U, 0U},
	{instruction_t::movea, 5U, 3U, {}, 4U, 0U, 0U},
	{instruction_t::movea, 5U, 4U, {}, 4U, 0U, 0U},
	{instruction_t::movea, 5U, 5U, {}, 4U, 0U, 0U},
	{instruction_t::movea, 5U, 6U, {}, 4U, 0U, 0U},
	{instruction_t::movea, 5U, 7U, {}, 4U, 0U, 0U},
	{instruction_t::movea, 5U, 0U, {}, 4U, 0U, 1U},
	{instruction_t::movea, 5U, 1U, {}, 4U, 0U, 1U},
	{instruction_t::movea, 5U, 2U, {}, 4U, 0U, 1U},
	{instruction_t::movea, 5U, 3U, {}, 4U, 0U, 1U},
	{instruction_t::movea, 5U, 4U, {}, 4U, 0U, 1U},
	{instruction_t::movea, 5U, 5U, {}, 4U, 0U, 1U},
	{instruction_t::movea, 5U, 6U, {}, 4U, 0U, 1U},
	{instruction_t::movea, 5U, 7U, {}, 4U, 0U, 1U},
	{instruction_t::movea, 5U, 0U, {}, 4U, 0U, 2U},
	{instruction_t::movea, 5U, 1U, {}, 4U, 0U, 2U},
	{instruction_t::movea, 5U, 2U, {}, 4U, 0U, 2U},
	{instruction_t::movea, 5U, 3U, {}, 4U, 0U, 2U},
	{instruction_t::movea, 5U, 4U, {}, 4U, 0U, 2U},
	{instruction_t::movea, 5U, 5U, {}, 4U, 0U, 2U},
	{instruction_t::movea, 5U, 6U, {}, 4U, 0U, 2U},
	{instruction_t::movea, 5U, 7U, {}, 4U, 0U, 2U},
	{instruction_t::movea, 5U, 0U, {}, 4U, 0U, 3U},
	{instruction_t::movea, 5U, 1U, {}, 4U, 0U, 3U},
	{instruction_t::movea, 5U, 2U, {}, 4U, 0U, 3U},
	{instruction_t::movea, 5U, 3U, {}, 4U, 0U, 3U},
	{instruction_t::movea, 5U, 4U, {}, 4U, 0U, 3U},
	{instruction_t::movea, 5U, 5U, {}, 4U, 0U, 3U},
	{instruction_t::movea, 5U, 6U, {}, 4U, 0U, 3U},
	{instruction_t::movea, 5U, 7U, {}, 4U, 0U, 3U},
	{instruction_t::movea, 5U, 0U, {}, 4U, 0U, 4U},
	{instruction_t::movea, 5U, 1U, {}, 4U, 0U, 4U},
	{instruction_t::movea, 5U, 2U, {}, 4U, 0U, 4U},
	{instruction_t::movea, 5U, 3U, {}, 4U, 0U, 4U},
	{instruction_t::movea, 5U, 4U, {}, 4U, 0U, 4U},
	{instruction_t::movea, 5U, 5U, {}, 4U, 0U, 4U},
	{instruction_t::movea, 5U, 6U, {}, 4U, 0U, 4U},
	{instruction_t::movea, 5U, 7U, {}, 4U, 0U, 4U},
	{instruction_t::movea, 5U, 0U, {}, 4U, 0U, 5U},
	{instruction_t::movea, 5U, 1U, {}, 4U, 0U, 5U},
	{instruction_t::movea, 5U, 2U, {}, 4U, 0U, 5U},
	{instruction_t::movea, 5U, 3U, {}, 4U, 0U, 5U},
	{instruction_t::movea, 5U, 4U, {}, 4U, 0U, 5U},
	{instruction_t::movea, 5U, 5U, {}, 4U, 0U, 5U},
	{instruction_t::movea, 5U, 6U, {}, 4U, 0U, 5U},
	{instruction_t::movea, 5U, 7U, {}, 4U, 0U, 5U},
	{instruction_t::movea, 5U, 0U, {}, 4U, 0U, 6U},
	{instruction_t::movea, 5U, 1U, {}, 4U, 0U, 6U},
	{instruction_t::movea, 5U, 2U, {}, 4U, 0U, 6U},
	{instruction_t::movea, 5U, 3U, {}, 4U, 0U, 6U},
	{instruction_t::movea, 5U, 4U, {}, 4U, 0U, 6U},
	{instruction_t::movea, 5U, 5U, {}, 4U, 0U, 6U},
	{instruction_t::movea, 5U, 6U, {}, 4U, 0U, 6U},
	{instruction_t::movea, 5U, 7U, {}, 4U, 0U, 6U},
	{instruction_t::movea, 5U, 0U, {}, 4U, 0U, 7U},
	{instruction_t::movea, 5U, 1U, {}, 4U, 0U, 7U},
	{instruction_t::movea, 5U, 2U, {}, 4U, 0U, 7U},
	{instruction_t::movea, 5U, 3U, {}, 4U, 0U, 7U},
	{instruction_t::movea, 5U, 4U, {}, 4U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 5U, 0U, {}, 4U, 0U, 0x10U},
	{instruction_t::move, 5U, 1U, {}, 4U, 0U, 0x10U},
	{instruction_t::move, 5U, 2U, {}, 4U, 0U, 0x10U},
	{instruction_t::move, 5U, 3U, {}, 4U, 0U, 0x10U},
	{instruction_t::move, 5U, 4U, {}, 4U, 0U, 0x10U},
	{instruction_t::move, 5U, 5U, {}, 4U, 0U, 0x10U},
	{instruction_t::move, 5U, 6U, {}, 4U, 0U, 0x10U},
	{instruction_t::move, 5U, 7U, {}, 4U, 0U, 0x10U},
	{instruction_t::move, 5U, 0U, {}, 4U, 0U, 0x11U},
	{instruction_t::move, 5U, 1U, {}, 4U, 0U, 0x11U},
	{instruction_t::move, 5U, 2U, {}, 4U, 0U, 0x11U},
	{instruction_t::move, 5U, 3U, {}, 4U, 0U, 0x11U},
	{instruction_t::move, 5U, 4U, {}, 4U, 0U, 0x11U},
	{instruction_t::move, 5U, 5U, {}, 4U, 0U, 0x11U},
	{instruction_t::move, 5U, 6U, {}, 4U, 0U, 0x11U},
	{instruction_t::move, 5U, 7U, {}, 4U, 0U, 0x11U},
	{instruction_t::move, 5U, 0U, {}, 4U, 0U, 0x12U},
	{instruction_t::move, 5U, 1U, {}, 4U, 0U, 0x12U},
	{instruction_t::move, 5U, 2U, {}, 4U, 0U, 0x12U},
	{instruction_t::move, 5U, 3U, {}, 4U, 0U, 0x12U},
	{instruction_t::move, 5U, 4U, {}, 4U, 0U, 0x12U},
	{instruction_t::move, 5U, 5U, {}, 4U, 0U, 0x12U},
	{instruction_t::move, 5U, 6U, {}, 4U, 0U, 0x12U},
	{instruction_t::move, 5U, 7U, {}, 4U, 0U, 0x12U},
	{instruction_t::move, 5U, 0U, {}, 4U, 0U, 0x13U},
	{instruction_t::move, 5U, 1U, {}, 4U, 0U, 0x13U},
	{instruction_t::move, 5U, 2U, {}, 4U, 0U, 0x13U},
	{instruction_t::move, 5U, 3U, {}, 4U, 0U, 0x13U},
	{instruction_t::move, 5U, 4U, {}, 4U, 0U, 0x13U},
	{instruction_t::move, 5U, 5U, {}, 4U, 0U, 0x13U},
	{instruction_t::move, 5U, 6U, {}, 4U, 0U, 0x13U},
	{instruction_t::move, 5U, 7U, {}, 4U, 0U, 0x13U},
	{instruction_t::move, 5U, 0U, {}, 4U, 0U, 0x14U},
	{instruction_t::move, 5U, 1U, {}, 4U, 0U, 0x14U},
	{instruction_t::move, 5U, 2U, {}, 4U, 0U, 0x14U},
	{instruction_t::move, 5U, 3U, {}, 4U, 0U, 0x14U},
	{instruction_t::move, 5U, 4U, {}, 4U, 0U, 0x14U},
	{instruction_t::move, 5U, 5U, {}, 4U, 0U, 0x14U},
	{instruction_t::move, 5U, 6U, {}, 4U, 0U, 0x14U},
	{instruction_t::move, 5U, 7U, {}, 4U, 0U, 0x14U},
	{instruction_t::move, 5U, 0U, {}, 4U, 0U, 0x15U},
	{instruction_t::move, 5U, 1U, {}, 4U, 0U, 0x15U},
	{instruction_t::move, 5U, 2U, {}, 4U, 0U, 0x15U},
	{instruction_t::move, 5U, 3U, {}, 4U, 0U, 0x15U},
	{instruction_t::move, 5U, 4U, {}, 4U, 0U, 0x15U},
	{instruction_t::move, 5U, 5U, {}, 4U, 0U, 0x15U},
	{instruction_t::move, 5U, 6U, {}, 4U, 0U, 0x15U},
	{instruction_t::move, 5U, 7U, {}, 4U, 0U, 0x15U},
	{instruction_t::move, 5U, 0U, {}, 4U, 0U, 0x16U},
	{instruction_t::move, 5U, 1U, {}, 4U, 0U, 0x16U},
	{instruction_t::move, 5U, 2U, {}, 4U, 0U, 0x16U},
	{instruction_t::move, 5U, 3U, {}, 4U, 0U, 0x16U},
	{instruction_t::move, 5U, 4U, {}, 4U, 0U, 0x16U},
	{instruction_t::move, 5U, 5U, {}, 4U, 0U, 0x16U},
	{instruction_t::move, 5U, 6U, {}, 4U, 0U, 0x16U},
	{instruction_t::move, 5U, 7U, {}, 4U, 0U, 0x16U},
	{instruction_t::move, 5U, 0U, {}, 4U, 0U, 0x17U},
	{instruction_t::move, 5U, 1U, {}, 4U, 0U, 0x17U},
	{instruction_t::move, 5U, 2U, {}, 4U, 0U, 0x17U},
	{instruction_t::move, 5U, 3U, {}, 4U, 0U, 0x17U},
	{instruction_t::move, 5U, 4U, {}, 4U, 0U, 0x17U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 5U, 0U, {}, 4U, 0U, 0x18U},
	{instruction_t::move, 5U, 1U, {}, 4U, 0U, 0x18U},
	{instruction_t::move, 5U, 2U, {}, 4U, 0U, 0x18U},
	{instruction_t::move, 5U, 3U, {}, 4U, 0U, 0x18U},
	{instruction_t::move, 5U, 4U, {}, 4U, 0U, 0x18U},
	{instruction_t::move, 5U, 5U, {}, 4U, 0U, 0x18U},
	{instruction_t::move, 5U, 6U, {}, 4U, 0U, 0x18U},
	{instruction_t::move, 5U, 7U, {}, 4U, 0U, 0x18U},
	{instruction_t::move, 5U, 0U, {}, 4U, 0U, 0x19U},
	{instruction_t::move, 5U, 1U, {}, 4U, 0U, 0x19U},
	{instruction_t::move, 5U, 2U, {}, 4U, 0U, 0x19U},
	{instruction_t::move, 5U, 3U, {}, 4U, 0U, 0x19U},
	{instruction_t::move, 5U, 4U, {}, 4U, 0U, 0x19U},
	{instruction_t::move, 5U, 5U, {}, 4U, 0U, 0x19U},
	{instruction_t::move, 5U, 6U, {}, 4U, 0U, 0x19U},
	{instruction_t::move, 5U, 7U, {}, 4U, 0U, 0x19U},
	{instruction_t::move, 5U, 0U, {}, 4U, 0U, 0x1aU},
	{instruction_t::move, 5U, 1U, {}, 4U, 0U, 0x1aU},
	{instruction_t::move, 5U, 2U, {}, 4U, 0U, 0x1aU},
	{instruction_t::move, 5U, 3U, {}, 4U, 0U, 0x1aU},
	{instruction_t::move, 5U, 4U, {}, 4U, 0U, 0x1aU},
	{instruction_t::move, 5U, 5U, {}, 4U, 0U, 0x1aU},
	{instruction_t::move, 5U, 6U, {}, 4U, 0U, 0x1aU},
	{instruction_t::move, 5U, 7U, {}, 4U, 0U, 0x1aU},
	{instruction_t::move, 5U, 0U, {}, 4U, 0U, 0x1bU},
	{instruction_t::move, 5U, 1U, {}, 4U, 0U, 0x1bU},
	{instruction_t::move, 5U, 2U, {}, 4U, 0U, 0x1bU},
	{instruction_t::move, 5U, 3U, {}, 4U, 0U, 0x1bU},
	{instruction_t::move, 5U, 4U, {}, 4U, 0U, 0x1bU},
	{instruction_t::move, 5U, 5U, {}, 4U, 0U, 0x1bU},
	{instruction_t::move, 5U, 6U, {}, 4U, 0U, 0x1bU},
	{instruction_t::move, 5U, 7U, {}, 4U, 0U, 0x1bU},
	{instruction_t::move, 5U, 0U, {}, 4U, 0U, 0x1cU},
	{instruction_t::move, 5U, 1U, {}, 4U, 0U, 0x1cU},
	{instruction_t::move, 5U, 2U, {}, 4U, 0U, 0x1cU},
	{instruction_t::move, 5U, 3U, {}, 4U, 0U, 0x1cU},
	{instruction_t::move, 5U, 4U, {}, 4U, 0U, 0x1cU},
	{instruction_t::move, 5U, 5U, {}, 4U, 0U, 0x1cU},
	{instruction_t::move, 5U, 6U, {}, 4U, 0U, 0x1cU},
	{instruction_t::move, 5U, 7U, {}, 4U, 0U, 0x1cU},
	{instruction_t::move, 5U, 0U, {}, 4U, 0U, 0x1dU},
	{instruction_t::move, 5U, 1U, {}, 4U, 0U, 0x1dU},
	{instruction_t::move, 5U, 2U, {}, 4U, 0U, 0x1dU},
	{instruction_t::move, 5U, 3U, {}, 4U, 0U, 0x1dU},
	{instruction_t::move, 5U, 4U, {}, 4U, 0U, 0x1dU},
	{instruction_t::move, 5U, 5U, {}, 4U, 0U, 0x1dU},
	{instruction_t::move, 5U, 6U, {}, 4U, 0U, 0x1dU},
	{instruction_t::move, 5U, 7U, {}, 4U, 0U, 0x1dU},
	{instruction_t::move, 5U, 0U, {}, 4U, 0U, 0x1eU},
	{instruction_t::move, 5U, 1U, {}, 4U, 0U, 0x1eU},
	{instruction_t::move, 5U, 2U, {}, 4U, 0U, 0x1eU},
	{instruction_t::move, 5U, 3U, {}, 4U, 0U, 0x1eU},
	{instruction_t::move, 5U, 4U, {}, 4U, 0U, 0x1eU},
	{instruction_t::move, 5U, 5U, {}, 4U, 0U, 0x1eU},
	{instruction_t::move, 5U, 6U, {}, 4U, 0U, 0x1eU},
	{instruction_t::move, 5U, 7U, {}, 4U, 0U, 0x1eU},
	{instruction_t::move, 5U, 0U, {}, 4U, 0U, 0x1fU},
	{instruction_t::move, 5U, 1U, {}, 4U, 0U, 0x1fU},
	{instruction_t::move, 5U, 2U, {}, 4U, 0U, 0x1fU},
	{instruction_t::move, 5U, 3U, {}, 4U, 0U, 0x1fU},
	{instruction_t::move, 5U, 4U, {}, 4U, 0U, 0x1fU},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 5U, 0U, {}, 4U, 0U, 0x20U},
	{instruction_t::move, 5U, 1U, {}, 4U, 0U, 0x20U},
	{instruction_t::move, 5U, 2U, {}, 4U, 0U, 0x20U},
	{instruction_t::move, 5U, 3U, {}, 4U, 0U, 0x20U},
	{instruction_t::move, 5U, 4U, {}, 4U, 0U, 0x20U},
	{instruction_t::move, 5U, 5U, {}, 4U, 0U, 0x20U},
	{instruction_t::move, 5U, 6U, {}, 4U, 0U, 0x20U},
	{instruction_t::move, 5U, 7U, {}, 4U, 0U, 0x20U},
	{instruction_t::move, 5U, 0U, {}, 4U, 0U, 0x21U},
	{instruction_t::move, 5U, 1U, {}, 4U, 0U, 0x21U},
	{instruction_t::move, 5U, 2U, {}, 4U, 0U, 0x21U},
	{instruction_t::move, 5U, 3U, {}, 4U, 0U, 0x21U},
	{instruction_t::move, 5U, 4U, {}, 4U, 0U, 0x21U},
	{instruction_t::move, 5U, 5U, {}, 4U, 0U, 0x21U},
	{instruction_t::move, 5U, 6U, {}, 4U, 0U, 0x21U},
	{instruction_t::move, 5U, 7U, {}, 4U, 0U, 0x21U},
	{instruction_t::move, 5U, 0U, {}, 4U, 0U, 0x22U},
	{instruction_t::move, 5U, 1U, {}, 4U, 0U, 0x22U},
	{instruction_t::move, 5U, 2U, {}, 4U, 0U, 0x22U},
	{instruction_t::move, 5U, 3U, {}, 4U, 0U, 0x22U},
	{instruction_t::move, 5U, 4U, {}, 4U, 0U, 0x22U},
	{instruction_t::move, 5U, 5U, {}, 4U, 0U, 0x22U},
	{instruction_t::move, 5U, 6U, {}, 4U, 0U, 0x22U},
	{instruction_t::move, 5U, 7U, {}, 4U, 0U, 0x22U},
	{instruction_t::move, 5U, 0U, {}, 4U, 0U, 0x23U},
	{instruction_t::move, 5U, 1U, {}, 4U, 0U, 0x23U},
	{instruction_t::move, 5U, 2U, {}, 4U, 0U, 0x23U},
	{instruction_t::move, 5U, 3U, {}, 4U, 0U, 0x23U},
	{instruction_t::move, 5U, 4U, {}, 4U, 0U, 0x23U},
	{instruction_t::move, 5U, 5U, {}, 4U, 0U, 0x23U},
	{instruction_t::move, 5U, 6U, {}, 4U, 0U, 0x23U},
	{instruction_t::move, 5U, 7U, {}, 4U, 0U, 0x23U},
	{instruction_t::move, 5U, 0U, {}, 4U, 0U, 0x24U},
	{instruction_t::move, 5U, 1U, {}, 4U, 0U, 0x24U},
	{instruction_t::move, 5U, 2U, {}, 4U, 0U, 0x24U},
	{instruction_t::move, 5U, 3U, {}, 4U, 0U, 0x24U},
	{instruction_t::move, 5U, 4U, {}, 4U, 0U, 0x24U},
	{instruction_t::move, 5U, 5U, {}, 4U, 0U, 0x24U},
	{instruction_t::move, 5U, 6U, {}, 4U, 0U, 0x24U},
	{instruction_t::move, 5U, 7U, {}, 4U, 0U, 0x24U},
	{instruction_t::move, 5U, 0U, {}, 4U, 0U, 0x25U},
	{instruction_t::move, 5U, 1U, {}, 4U, 0U, 0x25U},
	{instruction_t::move, 5U, 2U, {}, 4U, 0U, 0x25U},
	{instruction_t::move, 5U, 3U, {}, 4U, 0U, 0x25U},
	{instruction_t::move, 5U, 4U, {}, 4U, 0U, 0x25U},
	{instruction_t::move, 5U, 5U, {}, 4U, 0U, 0x25U},
	{instruction_t::move, 5U, 6U, {}, 4U, 0U, 0x25U},
	{instruction_t::move, 5U, 7U, {}, 4U, 0U, 0x25U},
	{instruction_t::move, 5U, 0U, {}, 4U, 0U, 0x26U},
	{instruction_t::move, 5U, 1U, {}, 4U, 0U, 0x26U},
	{instruction_t::move, 5U, 2U, {}, 4U, 0U, 0x26U},
	{instruction_t::move, 5U, 3U, {}, 4U, 0U, 0x26U},
	{instruction_t::move, 5U, 4U, {}, 4U, 0U, 0x26U},
	{instruction_t::move, 5U, 5U, {}, 4U, 0U, 0x26U},
	{instruction_t::move, 5U, 6U, {}, 4U, 0U, 0x26U},
	{instruction_t::move, 5U, 7U, {}, 4U, 0U, 0x26U},
	{instruction_t::move, 5U, 0U, {}, 4U, 0U, 0x27U},
	{instruction_t::move, 5U, 1U, {}, 4U, 0U, 0x27U},
	{instruction_t::move, 5U, 2U, {}, 4U, 0U, 0x27U},
	{instruction_t::move, 5U, 3U, {}, 4U, 0U, 0x27U},
	{instruction_t::move, 5U, 4U, {}, 4U, 0U, 0x27U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 5U, 0U, {}, 4U, 0U, 0x28U},
	{instruction_t::move, 5U, 1U, {}, 4U, 0U, 0x28U},
	{instruction_t::move, 5U, 2U, {}, 4U, 0U, 0x28U},
	{instruction_t::move, 5U, 3U, {}, 4U, 0U, 0x28U},
	{instruction_t::move, 5U, 4U, {}, 4U, 0U, 0x28U},
	{instruction_t::move, 5U, 5U, {}, 4U, 0U, 0x28U},
	{instruction_t::move, 5U, 6U, {}, 4U, 0U, 0x28U},
	{instruction_t::move, 5U, 7U, {}, 4U, 0U, 0x28U},
	{instruction_t::move, 5U, 0U, {}, 4U, 0U, 0x29U},
	{instruction_t::move, 5U, 1U, {}, 4U, 0U, 0x29U},
	{instruction_t::move, 5U, 2U, {}, 4U, 0U, 0x29U},
	{instruction_t::move, 5U, 3U, {}, 4U, 0U, 0x29U},
	{instruction_t::move, 5U, 4U, {}, 4U, 0U, 0x29U},
	{instruction_t::move, 5U, 5U, {}, 4U, 0U, 0x29U},
	{instruction_t::move, 5U, 6U, {}, 4U, 0U, 0x29U},
	{instruction_t::move, 5U, 7U, {}, 4U, 0U, 0x29U},
	{instruction_t::move, 5U, 0U, {}, 4U, 0U, 0x2aU},
	{instruction_t::move, 5U, 1U, {}, 4U, 0U, 0x2aU},
	{instruction_t::move, 5U, 2U, {}, 4U, 0U, 0x2aU},
	{instruction_t::move, 5U, 3U, {}, 4U, 0U, 0x2aU},
	{instruction_t::move, 5U, 4U, {}, 4U, 0U, 0x2aU},
	{instruction_t::move, 5U, 5U, {}, 4U, 0U, 0x2aU},
	{instruction_t::move, 5U, 6U, {}, 4U, 0U, 0x2aU},
	{instruction_t::move, 5U, 7U, {}, 4U, 0U, 0x2aU},
	{instruction_t::move, 5U, 0U, {}, 4U, 0U, 0x2bU},
	{instruction_t::move, 5U, 1U, {}, 4U, 0U, 0x2bU},
	{instruction_t::move, 5U, 2U, {}, 4U, 0U, 0x2bU},
	{instruction_t::move, 5U, 3U, {}, 4U, 0U, 0x2bU},
	{instruction_t::move, 5U, 4U, {}, 4U, 0U, 0x2bU},
	{instruction_t::move, 5U, 5U, {}, 4U, 0U, 0x2bU},
	{instruction_t::move, 5U, 6U, {}, 4U, 0U, 0x2bU},
	{instruction_t::move, 5U, 7U, {}, 4U, 0U, 0x2bU},
	{instruction_t::move, 5U, 0U, {}, 4U, 0U, 0x2cU},
	{instruction_t::move, 5U, 1U, {}, 4U, 0U, 0x2cU},
	{instruction_t::move, 5U, 2U, {}, 4U, 0U, 0x2cU},
	{instruction_t::move, 5U, 3U, {}, 4U, 0U, 0x2cU},
	{instruction_t::move, 5U, 4U, {}, 4U, 0U, 0x2cU},
	{instruction_t::move, 5U, 5U, {}, 4U, 0U, 0x2cU},
	{instruction_t::move, 5U, 6U, {}, 4U, 0U, 0x2cU},
	{instruction_t::move, 5U, 7U, {}, 4U, 0U, 0x2cU},
	{instruction_t::move, 5U, 0U, {}, 4U, 0U, 0x2dU},
	{instruction_t::move, 5U, 1U, {}, 4U, 0U, 0x2dU},
	{instruction_t::move, 5U, 2U, {}, 4U, 0U, 0x2dU},
	{instruction_t::move, 5U, 3U, {}, 4U, 0U, 0x2dU},
	{instruction_t::move, 5U, 4U, {}, 4U, 0U, 0x2dU},
	{instruction_t::move, 5U, 5U, {}, 4U, 0U, 0x2dU},
	{instruction_t::move, 5U, 6U, {}, 4U, 0U, 0x2dU},
	{instruction_t::move, 5U, 7U, {}, 4U, 0U, 0x2dU},
	{instruction_t::move, 5U, 0U, {}, 4U, 0U, 0x2eU},
	{instruction_t::move, 5U, 1U, {}, 4U, 0U, 0x2eU},
	{instruction_t::move, 5U, 2U, {}, 4U, 0U, 0x2eU},
	{instruction_t::move, 5U, 3U, {}, 4U, 0U, 0x2eU},
	{instruction_t::move, 5U, 4U, {}, 4U, 0U, 0x2eU},
	{instruction_t::move, 5U, 5U, {}, 4U, 0U, 0x2eU},
	{instruction_t::move, 5U, 6U, {}, 4U, 0U, 0x2eU},
	{instruction_t::move, 5U, 7U, {}, 4U, 0U, 0x2eU},
	{instruction_t::move, 5U, 0U, {}, 4U, 0U, 0x2fU},
	{instruction_t::move, 5U, 1U, {}, 4U, 0U, 0x2fU},
	{instruction_t::move, 5U, 2U, {}, 4U, 0U, 0x2fU},
	{instruction_t::move, 5U, 3U, {}, 4U, 0U, 0x2fU},
	{instruction_t::move, 5U, 4U, {}, 4U, 0U, 0x2fU},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 5U, 0U, {}, 4U, 0U, 0x30U},
	{instruction_t::move, 5U, 1U, {}, 4U, 0U, 0x30U},
	{instruction_t::move, 5U, 2U, {}, 4U, 0U, 0x30U},
	{instruction_t::move, 5U, 3U, {}, 4U, 0U, 0x30U},
	{instruction_t::move, 5U, 4U, {}, 4U, 0U, 0x30U},
	{instruction_t::move, 5U, 5U, {}, 4U, 0U, 0x30U},
	{instruction_t::move, 5U, 6U, {}, 4U, 0U, 0x30U},
	{instruction_t::move, 5U, 7U, {}, 4U, 0U, 0x30U},
	{instruction_t::move, 5U, 0U, {}, 4U, 0U, 0x31U},
	{instruction_t::move, 5U, 1U, {}, 4U, 0U, 0x31U},
	{instruction_t::move, 5U, 2U, {}, 4U, 0U, 0x31U},
	{instruction_t::move, 5U, 3U, {}, 4U, 0U, 0x31U},
	{instruction_t::move, 5U, 4U, {}, 4U, 0U, 0x31U},
	{instruction_t::move, 5U, 5U, {}, 4U, 0U, 0x31U},
	{instruction_t::move, 5U, 6U, {}, 4U, 0U, 0x31U},
	{instruction_t::move, 5U, 7U, {}, 4U, 0U, 0x31U},
	{instruction_t::move, 5U, 0U, {}, 4U, 0U, 0x32U},
	{instruction_t::move, 5U, 1U, {}, 4U, 0U, 0x32U},
	{instruction_t::move, 5U, 2U, {}, 4U, 0U, 0x32U},
	{instruction_t::move, 5U, 3U, {}, 4U, 0U, 0x32U},
	{instruction_t::move, 5U, 4U, {}, 4U, 0U, 0x32U},
	{instruction_t::move, 5U, 5U, {}, 4U, 0U, 0x32U},
	{instruction_t::move, 5U, 6U, {}, 4U, 0U, 0x32U},
	{instruction_t::move, 5U, 7U, {}, 4U, 0U, 0x32U},
	{instruction_t::move, 5U, 0U, {}, 4U, 0U, 0x33U},
	{instruction_t::move, 5U, 1U, {}, 4U, 0U, 0x33U},
	{instruction_t::move, 5U, 2U, {}, 4U, 0U, 0x33U},
	{instruction_t::move, 5U, 3U, {}, 4U, 0U, 0x33U},
	{instruction_t::move, 5U, 4U, {}, 4U, 0U, 0x33U},
	{instruction_t::move, 5U, 5U, {}, 4U, 0U, 0x33U},
	{instruction_t::move, 5U, 6U, {}, 4U, 0U, 0x33U},
	{instruction_t::move, 5U, 7U, {}, 4U, 0U, 0x33U},
	{instruction_t::move, 5U, 0U, {}, 4U, 0U, 0x34U},
	{instruction_t::move, 5U, 1U, {}, 4U, 0U, 0x34U},
	{instruction_t::move, 5U, 2U, {}, 4U, 0U, 0x34U},
	{instruction_t::move, 5U, 3U, {}, 4U, 0U, 0x34U},
	{instruction_t::move, 5U, 4U, {}, 4U, 0U, 0x34U},
	{instruction_t::move, 5U, 5U, {}, 4U, 0U, 0x34U},
	{instruction_t::move, 5U, 6U, {}, 4U, 0U, 0x34U},
	{instruction_t::move, 5U, 7U, {}, 4U, 0U, 0x34U},
	{instruction_t::move, 5U, 0U, {}, 4U, 0U, 0x35U},
	{instruction_t::move, 5U, 1U, {}, 4U, 0U, 0x35U},
	{instruction_t::move, 5U, 2U, {}, 4U, 0U, 0x35U},
	{instruction_t::move, 5U, 3U, {}, 4U, 0U, 0x35U},
	{instruction_t::move, 5U, 4U, {}, 4U, 0U, 0x35U},
	{instruction_t::move, 5U, 5U, {}, 4U, 0U, 0x35U},
	{instruction_t::move, 5U, 6U, {}, 4U, 0U, 0x35U},
	{instruction_t::move, 5U, 7U, {}, 4U, 0U, 0x35U},
	{instruction_t::move, 5U, 0U, {}, 4U, 0U, 0x36U},
	{instruction_t::move, 5U, 1U, {}, 4U, 0U, 0x36U},
	{instruction_t::move, 5U, 2U, {}, 4U, 0U, 0x36U},
	{instruction_t::move, 5U, 3U, {}, 4U, 0U, 0x36U},
	{instruction_t::move, 5U, 4U, {}, 4U, 0U, 0x36U},
	{instruction_t::move, 5U, 5U, {}, 4U, 0U, 0x36U},
	{instruction_t::move, 5U, 6U, {}, 4U, 0U, 0x36U},
	{instruction_t::move, 5U, 7U, {}, 4U, 0U, 0x36U},
	{instruction_t::move, 5U, 0U, {}, 4U, 0U, 0x37U},
	{instruction_t::move, 5U, 1U, {}, 4U, 0U, 0x37U},
	{instruction_t::move, 5U, 2U, {}, 4U, 0U, 0x37U},
	{instruction_t::move, 5U, 3U, {}, 4U, 0U, 0x37U},
	{instruction_t::move, 5U, 4U, {}, 4U, 0U, 0x37U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 6U, 0U, {}, 4U, 0U, 0x00U},
	{instruction_t::move, 6U, 1U, {}, 4U, 0U, 0x00U},
	{instruction_t::move, 6U, 2U, {}, 4U, 0U, 0x00U},
	{instruction_t::move, 6U, 3U, {}, 4U, 0U, 0x00U},
	{instruction_t::move, 6U, 4U, {}, 4U, 0U, 0x00U},
	{instruction_t::move, 6U, 5U, {}, 4U, 0U, 0x00U},
	{instruction_t::move, 6U, 6U, {}, 4U, 0U, 0x00U},
	{instruction_t::move, 6U, 7U, {}, 4U, 0U, 0x00U},
	{instruction_t::move, 6U, 0U, {}, 4U, 0U, 0x01U},
	{instruction_t::move, 6U, 1U, {}, 4U, 0U, 0x01U},
	{instruction_t::move, 6U, 2U, {}, 4U, 0U, 0x01U},
	{instruction_t::move, 6U, 3U, {}, 4U, 0U, 0x01U},
	{instruction_t::move, 6U, 4U, {}, 4U, 0U, 0x01U},
	{instruction_t::move, 6U, 5U, {}, 4U, 0U, 0x01U},
	{instruction_t::move, 6U, 6U, {}, 4U, 0U, 0x01U},
	{instruction_t::move, 6U, 7U, {}, 4U, 0U, 0x01U},
	{instruction_t::move, 6U, 0U, {}, 4U, 0U, 0x02U},
	{instruction_t::move, 6U, 1U, {}, 4U, 0U, 0x02U},
	{instruction_t::move, 6U, 2U, {}, 4U, 0U, 0x02U},
	{instruction_t::move, 6U, 3U, {}, 4U, 0U, 0x02U},
	{instruction_t::move, 6U, 4U, {}, 4U, 0U, 0x02U},
	{instruction_t::move, 6U, 5U, {}, 4U, 0U, 0x02U},
	{instruction_t::move, 6U, 6U, {}, 4U, 0U, 0x02U},
	{instruction_t::move, 6U, 7U, {}, 4U, 0U, 0x02U},
	{instruction_t::move, 6U, 0U, {}, 4U, 0U, 0x03U},
	{instruction_t::move, 6U, 1U, {}, 4U, 0U, 0x03U},
	{instruction_t::move, 6U, 2U, {}, 4U, 0U, 0x03U},
	{instruction_t::move, 6U, 3U, {}, 4U, 0U, 0x03U},
	{instruction_t::move, 6U, 4U, {}, 4U, 0U, 0x03U},
	{instruction_t::move, 6U, 5U, {}, 4U, 0U, 0x03U},
	{instruction_t::move, 6U, 6U, {}, 4U, 0U, 0x03U},
	{instruction_t::move, 6U, 7U, {}, 4U, 0U, 0x03U},
	{instruction_t::move, 6U, 0U, {}, 4U, 0U, 0x04U},
	{instruction_t::move, 6U, 1U, {}, 4U, 0U, 0x04U},
	{instruction_t::move, 6U, 2U, {}, 4U, 0U, 0x04U},
	{instruction_t::move, 6U, 3U, {}, 4U, 0U, 0x04U},
	{instruction_t::move, 6U, 4U, {}, 4U, 0U, 0x04U},
	{instruction_t::move, 6U, 5U, {}, 4U, 0U, 0x04U},
	{instruction_t::move, 6U, 6U, {}, 4U, 0U, 0x04U},
	{instruction_t::move, 6U, 7U, {}, 4U, 0U, 0x04U},
	{instruction_t::move, 6U, 0U, {}, 4U, 0U, 0x05U},
	{instruction_t::move, 6U, 1U, {}, 4U, 0U, 0x05U},
	{instruction_t::move, 6U, 2U, {}, 4U, 0U, 0x05U},
	{instruction_t::move, 6U, 3U, {}, 4U, 0U, 0x05U},
	{instruction_t::move, 6U, 4U, {}, 4U, 0U, 0x05U},
	{instruction_t::move, 6U, 5U, {}, 4U, 0U, 0x05U},
	{instruction_t::move, 6U, 6U, {}, 4U, 0U, 0x05U},
	{instruction_t::move, 6U, 7U, {}, 4U, 0U, 0x05U},
	{instruction_t::move, 6U, 0U, {}, 4U, 0U, 0x06U},
	{instruction_t::move, 6U, 1U, {}, 4U, 0U, 0x06U},
	{instruction_t::move, 6U, 2U, {}, 4U, 0U, 0x06U},
	{instruction_t::move, 6U, 3U, {}, 4U, 0U, 0x06U},
	{instruction_t::move, 6U, 4U, {}, 4U, 0U, 0x06U},
	{instruction_t::move, 6U, 5U, {}, 4U, 0U, 0x06U},
	{instruction_t::move, 6U, 6U, {}, 4U, 0U, 0x06U},
	{instruction_t::move, 6U, 7U, {}, 4U, 0U, 0x06U},
	{instruction_t::move, 6U, 0U, {}, 4U, 0U, 0x07U},
	{instruction_t::move, 6U, 1U, {}, 4U, 0U, 0x07U},
	{instruction_t::move, 6U, 2U, {}, 4U, 0U, 0x07U},
	{instruction_t::move, 6U, 3U, {}, 4U, 0U, 0x07U},
	{instruction_t::move, 6U, 4U, {}, 4U, 0U, 0x07U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::movea, 6U, 0U, {}, 4U, 0U, 0U},
	{instruction_t::movea, 6U, 1U, {}, 4U, 0U, 0U},
	{instruction_t::movea, 6U, 2U, {}, 4U, 0U, 0U},
	{instruction_t::movea, 6U, 3U, {}, 4U, 0U, 0U},
	{instruction_t::movea, 6U, 4U, {}, 4U, 0U, 0U},
	{instruction_t::movea, 6U, 5U, {}, 4U, 0U, 0U},
	{instruction_t::movea, 6U, 6U, {}, 4U, 0U, 0U},
	{instruction_t::movea, 6U, 7U, {}, 4U, 0U, 0U},
	{instruction_t::movea, 6U, 0U, {}, 4U, 0U, 1U},
	{instruction_t::movea, 6U, 1U, {}, 4U, 0U, 1U},
	{instruction_t::movea, 6U, 2U, {}, 4U, 0U, 1U},
	{instruction_t::movea, 6U, 3U, {}, 4U, 0U, 1U},
	{instruction_t::movea, 6U, 4U, {}, 4U, 0U, 1U},
	{instruction_t::movea, 6U, 5U, {}, 4U, 0U, 1U},
	{instruction_t::movea, 6U, 6U, {}, 4U, 0U, 1U},
	{instruction_t::movea, 6U, 7U, {}, 4U, 0U, 1U},
	{instruction_t::movea, 6U, 0U, {}, 4U, 0U, 2U},
	{instruction_t::movea, 6U, 1U, {}, 4U, 0U, 2U},
	{instruction_t::movea, 6U, 2U, {}, 4U, 0U, 2U},
	{instruction_t::movea, 6U, 3U, {}, 4U, 0U, 2U},
	{instruction_t::movea, 6U, 4U, {}, 4U, 0U, 2U},
	{instruction_t::movea, 6U, 5U, {}, 4U, 0U, 2U},
	{instruction_t::movea, 6U, 6U, {}, 4U, 0U, 2U},
	{instruction_t::movea, 6U, 7U, {}, 4U, 0U, 2U},
	{instruction_t::movea, 6U, 0U, {}, 4U, 0U, 3U},
	{instruction_t::movea, 6U, 1U, {}, 4U, 0U, 3U},
	{instruction_t::movea, 6U, 2U, {}, 4U, 0U, 3U},
	{instruction_t::movea, 6U, 3U, {}, 4U, 0U, 3U},
	{instruction_t::movea, 6U, 4U, {}, 4U, 0U, 3U},
	{instruction_t::movea, 6U, 5U, {}, 4U, 0U, 3U},
	{instruction_t::movea, 6U, 6U, {}, 4U, 0U, 3U},
	{instruction_t::movea, 6U, 7U, {}, 4U, 0U, 3U},
	{instruction_t::movea, 6U, 0U, {}, 4U, 0U, 4U},
	{instruction_t::movea, 6U, 1U, {}, 4U, 0U, 4U},
	{instruction_t::movea, 6U, 2U, {}, 4U, 0U, 4U},
	{instruction_t::movea, 6U, 3U, {}, 4U, 0U, 4U},
	{instruction_t::movea, 6U, 4U, {}, 4U, 0U, 4U},
	{instruction_t::movea, 6U, 5U, {}, 4U, 0U, 4U},
	{instruction_t::movea, 6U, 6U, {}, 4U, 0U, 4U},
	{instruction_t::movea, 6U, 7U, {}, 4U, 0U, 4U},
	{instruction_t::movea, 6U, 0U, {}, 4U, 0U, 5U},
	{instruction_t::movea, 6U, 1U, {}, 4U, 0U, 5U},
	{instruction_t::movea, 6U, 2U, {}, 4U, 0U, 5U},
	{instruction_t::movea, 6U, 3U, {}, 4U, 0U, 5U},
	{instruction_t::movea, 6U, 4U, {}, 4U, 0U, 5U},
	{instruction_t::movea, 6U, 5U, {}, 4U, 0U, 5U},
	{instruction_t::movea, 6U, 6U, {}, 4U, 0U, 5U},
	{instruction_t::movea, 6U, 7U, {}, 4U, 0U, 5U},
	{instruction_t::movea, 6U, 0U, {}, 4U, 0U, 6U},
	{instruction_t::movea, 6U, 1U, {}, 4U, 0U, 6U},
	{instruction_t::movea, 6U, 2U, {}, 4U, 0U, 6U},
	{instruction_t::movea, 6U, 3U, {}, 4U, 0U, 6U},
	{instruction_t::movea, 6U, 4U, {}, 4U, 0U, 6U},
	{instruction_t::movea, 6U, 5U, {}, 4U, 0U, 6U},
	{instruction_t::movea, 6U, 6U, {}, 4U, 0U, 6U},
	{instruction_t::movea, 6U, 7U, {}, 4U, 0U, 6U},
	{instruction_t::movea, 6U, 0U, {}, 4U, 0U, 7U},
	{instruction_t::movea, 6U, 1U, {}, 4U, 0U, 7U},
	{instruction_t::movea, 6U, 2U, {}, 4U, 0U, 7U},
	{instruction_t::movea, 6U, 3U, {}, 4U, 0U, 7U},
	{instruction_t::movea, 6U, 4U, {}, 4U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 6U, 0U, {}, 4U, 0U, 0x10U},
	{instruction_t::move, 6U, 1U, {}, 4U, 0U, 0x10U},
	{instruction_t::move, 6U, 2U, {}, 4U, 0U, 0x10U},
	{instruction_t::move, 6U, 3U, {}, 4U, 0U, 0x10U},
	{instruction_t::move, 6U, 4U, {}, 4U, 0U, 0x10U},
	{instruction_t::move, 6U, 5U, {}, 4U, 0U, 0x10U},
	{instruction_t::move, 6U, 6U, {}, 4U, 0U, 0x10U},
	{instruction_t::move, 6U, 7U, {}, 4U, 0U, 0x10U},
	{instruction_t::move, 6U, 0U, {}, 4U, 0U, 0x11U},
	{instruction_t::move, 6U, 1U, {}, 4U, 0U, 0x11U},
	{instruction_t::move, 6U, 2U, {}, 4U, 0U, 0x11U},
	{instruction_t::move, 6U, 3U, {}, 4U, 0U, 0x11U},
	{instruction_t::move, 6U, 4U, {}, 4U, 0U, 0x11U},
	{instruction_t::move, 6U, 5U, {}, 4U, 0U, 0x11U},
	{instruction_t::move, 6U, 6U, {}, 4U, 0U, 0x11U},
	{instruction_t::move, 6U, 7U, {}, 4U, 0U, 0x11U},
	{instruction_t::move, 6U, 0U, {}, 4U, 0U, 0x12U},
	{instruction_t::move, 6U, 1U, {}, 4U, 0U, 0x12U},
	{instruction_t::move, 6U, 2U, {}, 4U, 0U, 0x12U},
	{instruction_t::move, 6U, 3U, {}, 4U, 0U, 0x12U},
	{instruction_t::move, 6U, 4U, {}, 4U, 0U, 0x12U},
	{instruction_t::move, 6U, 5U, {}, 4U, 0U, 0x12U},
	{instruction_t::move, 6U, 6U, {}, 4U, 0U, 0x12U},
	{instruction_t::move, 6U, 7U, {}, 4U, 0U, 0x12U},
	{instruction_t::move, 6U, 0U, {}, 4U, 0U, 0x13U},
	{instruction_t::move, 6U, 1U, {}, 4U, 0U, 0x13U},
	{instruction_t::move, 6U, 2U, {}, 4U, 0U, 0x13U},
	{instruction_t::move, 6U, 3U, {}, 4U, 0U, 0x13U},
	{instruction_t::move, 6U, 4U, {}, 4U, 0U, 0x13U},
	{instruction_t::move, 6U, 5U, {}, 4U, 0U, 0x13U},
	{instruction_t::move, 6U, 6U, {}, 4U, 0U, 0x13U},
	{instruction_t::move, 6U, 7U, {}, 4U, 0U, 0x13U},
	{instruction_t::move, 6U, 0U, {}, 4U, 0U, 0x14U},
	{instruction_t::move, 6U, 1U, {}, 4U, 0U, 0x14U},
	{instruction_t::move, 6U, 2U, {}, 4U, 0U, 0x14U},
	{instruction_t::move, 6U, 3U, {}, 4U, 0U, 0x14U},
	{instruction_t::move, 6U, 4U, {}, 4U, 0U, 0x14U},
	{instruction_t::move, 6U, 5U, {}, 4U, 0U, 0x14U},
	{instruction_t::move, 6U, 6U, {}, 4U, 0U, 0x14U},
	{instruction_t::move, 6U, 7U, {}, 4U, 0U, 0x14U},
	{instruction_t::move, 6U, 0U, {}, 4U, 0U, 0x15U},
	{instruction_t::move, 6U, 1U, {}, 4U, 0U, 0x15U},
	{instruction_t::move, 6U, 2U, {}, 4U, 0U, 0x15U},
	{instruction_t::move, 6U, 3U, {}, 4U, 0U, 0x15U},
	{instruction_t::move, 6U, 4U, {}, 4U, 0U, 0x15U},
	{instruction_t::move, 6U, 5U, {}, 4U, 0U, 0x15U},
	{instruction_t::move, 6U, 6U, {}, 4U, 0U, 0x15U},
	{instruction_t::move, 6U, 7U, {}, 4U, 0U, 0x15U},
	{instruction_t::move, 6U, 0U, {}, 4U, 0U, 0x16U},
	{instruction_t::move, 6U, 1U, {}, 4U, 0U, 0x16U},
	{instruction_t::move, 6U, 2U, {}, 4U, 0U, 0x16U},
	{instruction_t::move, 6U, 3U, {}, 4U, 0U, 0x16U},
	{instruction_t::move, 6U, 4U, {}, 4U, 0U, 0x16U},
	{instruction_t::move, 6U, 5U, {}, 4U, 0U, 0x16U},
	{instruction_t::move, 6U, 6U, {}, 4U, 0U, 0x16U},
	{instruction_t::move, 6U, 7U, {}, 4U, 0U, 0x16U},
	{instruction_t::move, 6U, 0U, {}, 4U, 0U, 0x17U},
	{instruction_t::move, 6U, 1U, {}, 4U, 0U, 0x17U},
	{instruction_t::move, 6U, 2U, {}, 4U, 0U, 0x17U},
	{instruction_t::move, 6U, 3U, {}, 4U, 0U, 0x17U},
	{instruction_t::move, 6U, 4U, {}, 4U, 0U, 0x17U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 6U, 0U, {}, 4U, 0U, 0x18U},
	{instruction_t::move, 6U, 1U, {}, 4U, 0U, 0x18U},
	{instruction_t::move, 6U, 2U, {}, 4U, 0U, 0x18U},
	{instruction_t::move, 6U, 3U, {}, 4U, 0U, 0x18U},
	{instruction_t::move, 6U, 4U, {}, 4U, 0U, 0x18U},
	{instruction_t::move, 6U, 5U, {}, 4U, 0U, 0x18U},
	{instruction_t::move, 6U, 6U, {}, 4U, 0U, 0x18U},
	{instruction_t::move, 6U, 7U, {}, 4U, 0U, 0x18U},
	{instruction_t::move, 6U, 0U, {}, 4U, 0U, 0x19U},
	{instruction_t::move, 6U, 1U, {}, 4U, 0U, 0x19U},
	{instruction_t::move, 6U, 2U, {}, 4U, 0U, 0x19U},
	{instruction_t::move, 6U, 3U, {}, 4U, 0U, 0x19U},
	{instruction_t::move, 6U, 4U, {}, 4U, 0U, 0x19U},
	{instruction_t::move, 6U, 5U, {}, 4U, 0U, 0x19U},
	{instruction_t::move, 6U, 6U, {}, 4U, 0U, 0x19U},
	{instruction_t::move, 6U, 7U, {}, 4U, 0U, 0x19U},
	{instruction_t::move, 6U, 0U, {}, 4U, 0U, 0x1aU},
	{instruction_t::move, 6U, 1U, {}, 4U, 0U, 0x1aU},
	{instruction_t::move, 6U, 2U, {}, 4U, 0U, 0x1aU},
	{instruction_t::move, 6U, 3U, {}, 4U, 0U, 0x1aU},
	{instruction_t::move, 6U, 4U, {}, 4U, 0U, 0x1aU},
	{instruction_t::move, 6U, 5U, {}, 4U, 0U, 0x1aU},
	{instruction_t::move, 6U, 6U, {}, 4U, 0U, 0x1aU},
	{instruction_t::move, 6U, 7U, {}, 4U, 0U, 0x1aU},
	{instruction_t::move, 6U, 0U, {}, 4U, 0U, 0x1bU},
	{instruction_t::move, 6U, 1U, {}, 4U, 0U, 0x1bU},
	{instruction_t::move, 6U, 2U, {}, 4U, 0U, 0x1bU},
	{instruction_t::move, 6U, 3U, {}, 4U, 0U, 0x1bU},
	{instruction_t::move, 6U, 4U, {}, 4U, 0U, 0x1bU},
	{instruction_t::move, 6U, 5U, {}, 4U, 0U, 0x1bU},
	{instruction_t::move, 6U, 6U, {}, 4U, 0U, 0x1bU},
	{instruction_t::move, 6U, 7U, {}, 4U, 0U, 0x1bU},
	{instruction_t::move, 6U, 0U, {}, 4U, 0U, 0x1cU},
	{instruction_t::move, 6U, 1U, {}, 4U, 0U, 0x1cU},
	{instruction_t::move, 6U, 2U, {}, 4U, 0U, 0x1cU},
	{instruction_t::move, 6U, 3U, {}, 4U, 0U, 0x1cU},
	{instruction_t::move, 6U, 4U, {}, 4U, 0U, 0x1cU},
	{instruction_t::move, 6U, 5U, {}, 4U, 0U, 0x1cU},
	{instruction_t::move, 6U, 6U, {}, 4U, 0U, 0x1cU},
	{instruction_t::move, 6U, 7U, {}, 4U, 0U, 0x1cU},
	{instruction_t::move, 6U, 0U, {}, 4U, 0U, 0x1dU},
	{instruction_t::move, 6U, 1U, {}, 4U, 0U, 0x1dU},
	{instruction_t::move, 6U, 2U, {}, 4U, 0U, 0x1dU},
	{instruction_t::move, 6U, 3U, {}, 4U, 0U, 0x1dU},
	{instruction_t::move, 6U, 4U, {}, 4U, 0U, 0x1dU},
	{instruction_t::move, 6U, 5U, {}, 4U, 0U, 0x1dU},
	{instruction_t::move, 6U, 6U, {}, 4U, 0U, 0x1dU},
	{instruction_t::move, 6U, 7U, {}, 4U, 0U, 0x1dU},
	{instruction_t::move, 6U, 0U, {}, 4U, 0U, 0x1eU},
	{instruction_t::move, 6U, 1U, {}, 4U, 0U, 0x1eU},
	{instruction_t::move, 6U, 2U, {}, 4U, 0U, 0x1eU},
	{instruction_t::move, 6U, 3U, {}, 4U, 0U, 0x1eU},
	{instruction_t::move, 6U, 4U, {}, 4U, 0U, 0x1eU},
	{instruction_t::move, 6U, 5U, {}, 4U, 0U, 0x1eU},
	{instruction_t::move, 6U, 6U, {}, 4U, 0U, 0x1eU},
	{instruction_t::move, 6U, 7U, {}, 4U, 0U, 0x1eU},
	{instruction_t::move, 6U, 0U, {}, 4U, 0U, 0x1fU},
	{instruction_t::move, 6U, 1U, {}, 4U, 0U, 0x1fU},
	{instruction_t::move, 6U, 2U, {}, 4U, 0U, 0x1fU},
	{instruction_t::move, 6U, 3U, {}, 4U, 0U, 0x1fU},
	{instruction_t::move, 6U, 4U, {}, 4U, 0U, 0x1fU},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 6U, 0U, {}, 4U, 0U, 0x20U},
	{instruction_t::move, 6U, 1U, {}, 4U, 0U, 0x20U},
	{instruction_t::move, 6U, 2U, {}, 4U, 0U, 0x20U},
	{instruction_t::move, 6U, 3U, {}, 4U, 0U, 0x20U},
	{instruction_t::move, 6U, 4U, {}, 4U, 0U, 0x20U},
	{instruction_t::move, 6U, 5U, {}, 4U, 0U, 0x20U},
	{instruction_t::move, 6U, 6U, {}, 4U, 0U, 0x20U},
	{instruction_t::move, 6U, 7U, {}, 4U, 0U, 0x20U},
	{instruction_t::move, 6U, 0U, {}, 4U, 0U, 0x21U},
	{instruction_t::move, 6U, 1U, {}, 4U, 0U, 0x21U},
	{instruction_t::move, 6U, 2U, {}, 4U, 0U, 0x21U},
	{instruction_t::move, 6U, 3U, {}, 4U, 0U, 0x21U},
	{instruction_t::move, 6U, 4U, {}, 4U, 0U, 0x21U},
	{instruction_t::move, 6U, 5U, {}, 4U, 0U, 0x21U},
	{instruction_t::move, 6U, 6U, {}, 4U, 0U, 0x21U},
	{instruction_t::move, 6U, 7U, {}, 4U, 0U, 0x21U},
	{instruction_t::move, 6U, 0U, {}, 4U, 0U, 0x22U},
	{instruction_t::move, 6U, 1U, {}, 4U, 0U, 0x22U},
	{instruction_t::move, 6U, 2U, {}, 4U, 0U, 0x22U},
	{instruction_t::move, 6U, 3U, {}, 4U, 0U, 0x22U},
	{instruction_t::move, 6U, 4U, {}, 4U, 0U, 0x22U},
	{instruction_t::move, 6U, 5U, {}, 4U, 0U, 0x22U},
	{instruction_t::move, 6U, 6U, {}, 4U, 0U, 0x22U},
	{instruction_t::move, 6U, 7U, {}, 4U, 0U, 0x22U},
	{instruction_t::move, 6U, 0U, {}, 4U, 0U, 0x23U},
	{instruction_t::move, 6U, 1U, {}, 4U, 0U, 0x23U},
	{instruction_t::move, 6U, 2U, {}, 4U, 0U, 0x23U},
	{instruction_t::move, 6U, 3U, {}, 4U, 0U, 0x23U},
	{instruction_t::move, 6U, 4U, {}, 4U, 0U, 0x23U},
	{instruction_t::move, 6U, 5U, {}, 4U, 0U, 0x23U},
	{instruction_t::move, 6U, 6U, {}, 4U, 0U, 0x23U},
	{instruction_t::move, 6U, 7U, {}, 4U, 0U, 0x23U},
	{instruction_t::move, 6U, 0U, {}, 4U, 0U, 0x24U},
	{instruction_t::move, 6U, 1U, {}, 4U, 0U, 0x24U},
	{instruction_t::move, 6U, 2U, {}, 4U, 0U, 0x24U},
	{instruction_t::move, 6U, 3U, {}, 4U, 0U, 0x24U},
	{instruction_t::move, 6U, 4U, {}, 4U, 0U, 0x24U},
	{instruction_t::move, 6U, 5U, {}, 4U, 0U, 0x24U},
	{instruction_t::move, 6U, 6U, {}, 4U, 0U, 0x24U},
	{instruction_t::move, 6U, 7U, {}, 4U, 0U, 0x24U},
	{instruction_t::move, 6U, 0U, {}, 4U, 0U, 0x25U},
	{instruction_t::move, 6U, 1U, {}, 4U, 0U, 0x25U},
	{instruction_t::move, 6U, 2U, {}, 4U, 0U, 0x25U},
	{instruction_t::move, 6U, 3U, {}, 4U, 0U, 0x25U},
	{instruction_t::move, 6U, 4U, {}, 4U, 0U, 0x25U},
	{instruction_t::move, 6U, 5U, {}, 4U, 0U, 0x25U},
	{instruction_t::move, 6U, 6U, {}, 4U, 0U, 0x25U},
	{instruction_t::move, 6U, 7U, {}, 4U, 0U, 0x25U},
	{instruction_t::move, 6U, 0U, {}, 4U, 0U, 0x26U},
	{instruction_t::move, 6U, 1U, {}, 4U, 0U, 0x26U},
	{instruction_t::move, 6U, 2U, {}, 4U, 0U, 0x26U},
	{instruction_t::move, 6U, 3U, {}, 4U, 0U, 0x26U},
	{instruction_t::move, 6U, 4U, {}, 4U, 0U, 0x26U},
	{instruction_t::move, 6U, 5U, {}, 4U, 0U, 0x26U},
	{instruction_t::move, 6U, 6U, {}, 4U, 0U, 0x26U},
	{instruction_t::move, 6U, 7U, {}, 4U, 0U, 0x26U},
	{instruction_t::move, 6U, 0U, {}, 4U, 0U, 0x27U},
	{instruction_t::move, 6U, 1U, {}, 4U, 0U, 0x27U},
	{instruction_t::move, 6U, 2U, {}, 4U, 0U, 0x27U},
	{instruction_t::move, 6U, 3U, {}, 4U, 0U, 0x27U},
	{instruction_t::move, 6U, 4U, {}, 4U, 0U, 0x27U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 6U, 0U, {}, 4U, 0U, 0x28U},
	{instruction_t::move, 6U, 1U, {}, 4U, 0U, 0x28U},
	{instruction_t::move, 6U, 2U, {}, 4U, 0U, 0x28U},
	{instruction_t::move, 6U, 3U, {}, 4U, 0U, 0x28U},
	{instruction_t::move, 6U, 4U, {}, 4U, 0U, 0x28U},
	{instruction_t::move, 6U, 5U, {}, 4U, 0U, 0x28U},
	{instruction_t::move, 6U, 6U, {}, 4U, 0U, 0x28U},
	{instruction_t::move, 6U, 7U, {}, 4U, 0U, 0x28U},
	{instruction_t::move, 6U, 0U, {}, 4U, 0U, 0x29U},
	{instruction_t::move, 6U, 1U, {}, 4U, 0U, 0x29U},
	{instruction_t::move, 6U, 2U, {}, 4U, 0U, 0x29U},
	{instruction_t::move, 6U, 3U, {}, 4U, 0U, 0x29U},
	{instruction_t::move, 6U, 4U, {}, 4U, 0U, 0x29U},
	{instruction_t::move, 6U, 5U, {}, 4U, 0U, 0x29U},
	{instruction_t::move, 6U, 6U, {}, 4U, 0U, 0x29U},
	{instruction_t::move, 6U, 7U, {}, 4U, 0U, 0x29U},
	{instruction_t::move, 6U, 0U, {}, 4U, 0U, 0x2aU},
	{instruction_t::move, 6U, 1U, {}, 4U, 0U, 0x2aU},
	{instruction_t::move, 6U, 2U, {}, 4U, 0U, 0x2aU},
	{instruction_t::move, 6U, 3U, {}, 4U, 0U, 0x2aU},
	{instruction_t::move, 6U, 4U, {}, 4U, 0U, 0x2aU},
	{instruction_t::move, 6U, 5U, {}, 4U, 0U, 0x2aU},
	{instruction_t::move, 6U, 6U, {}, 4U, 0U, 0x2aU},
	{instruction_t::move, 6U, 7U, {}, 4U, 0U, 0x2aU},
	{instruction_t::move, 6U, 0U, {}, 4U, 0U, 0x2bU},
	{instruction_t::move, 6U, 1U, {}, 4U, 0U, 0x2bU},
	{instruction_t::move, 6U, 2U, {}, 4U, 0U, 0x2bU},
	{instruction_t::move, 6U, 3U, {}, 4U, 0U, 0x2bU},
	{instruction_t::move, 6U, 4U, {}, 4U, 0U, 0x2bU},
	{instruction_t::move, 6U, 5U, {}, 4U, 0U, 0x2bU},
	{instruction_t::move, 6U, 6U, {}, 4U, 0U, 0x2bU},
	{instruction_t::move, 6U, 7U, {}, 4U, 0U, 0x2bU},
	{instruction_t::move, 6U, 0U, {}, 4U, 0U, 0x2cU},
	{instruction_t::move, 6U, 1U, {}, 4U, 0U, 0x2cU},
	{instruction_t::move, 6U, 2U, {}, 4U, 0U, 0x2cU},
	{instruction_t::move, 6U, 3U, {}, 4U, 0U, 0x2cU},
	{instruction_t::move, 6U, 4U, {}, 4U, 0U, 0x2cU},
	{instruction_t::move, 6U, 5U, {}, 4U, 0U, 0x2cU},
	{instruction_t::move, 6U, 6U, {}, 4U, 0U, 0x2cU},
	{instruction_t::move, 6U, 7U, {}, 4U, 0U, 0x2cU},
	{instruction_t::move, 6U, 0U, {}, 4U, 0U, 0x2dU},
	{instruction_t::move, 6U, 1U, {}, 4U, 0U, 0x2dU},
	{instruction_t::move, 6U, 2U, {}, 4U, 0U, 0x2dU},
	{instruction_t::move, 6U, 3U, {}, 4U, 0U, 0x2dU},
	{instruction_t::move, 6U, 4U, {}, 4U, 0U, 0x2dU},
	{instruction_t::move, 6U, 5U, {}, 4U, 0U, 0x2dU},
	{instruction_t::move, 6U, 6U, {}, 4U, 0U, 0x2dU},
	{instruction_t::move, 6U, 7U, {}, 4U, 0U, 0x2dU},
	{instruction_t::move, 6U, 0U, {}, 4U, 0U, 0x2eU},
	{instruction_t::move, 6U, 1U, {}, 4U, 0U, 0x2eU},
	{instruction_t::move, 6U, 2U, {}, 4U, 0U, 0x2eU},
	{instruction_t::move, 6U, 3U, {}, 4U, 0U, 0x2eU},
	{instruction_t::move, 6U, 4U, {}, 4U, 0U, 0x2eU},
	{instruction_t::move, 6U, 5U, {}, 4U, 0U, 0x2eU},
	{instruction_t::move, 6U, 6U, {}, 4U, 0U, 0x2eU},
	{instruction_t::move, 6U, 7U, {}, 4U, 0U, 0x2eU},
	{instruction_t::move, 6U, 0U, {}, 4U, 0U, 0x2fU},
	{instruction_t::move, 6U, 1U, {}, 4U, 0U, 0x2fU},
	{instruction_t::move, 6U, 2U, {}, 4U, 0U, 0x2fU},
	{instruction_t::move, 6U, 3U, {}, 4U, 0U, 0x2fU},
	{instruction_t::move, 6U, 4U, {}, 4U, 0U, 0x2fU},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 6U, 0U, {}, 4U, 0U, 0x30U},
	{instruction_t::move, 6U, 1U, {}, 4U, 0U, 0x30U},
	{instruction_t::move, 6U, 2U, {}, 4U, 0U, 0x30U},
	{instruction_t::move, 6U, 3U, {}, 4U, 0U, 0x30U},
	{instruction_t::move, 6U, 4U, {}, 4U, 0U, 0x30U},
	{instruction_t::move, 6U, 5U, {}, 4U, 0U, 0x30U},
	{instruction_t::move, 6U, 6U, {}, 4U, 0U, 0x30U},
	{instruction_t::move, 6U, 7U, {}, 4U, 0U, 0x30U},
	{instruction_t::move, 6U, 0U, {}, 4U, 0U, 0x31U},
	{instruction_t::move, 6U, 1U, {}, 4U, 0U, 0x31U},
	{instruction_t::move, 6U, 2U, {}, 4U, 0U, 0x31U},
	{instruction_t::move, 6U, 3U, {}, 4U, 0U, 0x31U},
	{instruction_t::move, 6U, 4U, {}, 4U, 0U, 0x31U},
	{instruction_t::move, 6U, 5U, {}, 4U, 0U, 0x31U},
	{instruction_t::move, 6U, 6U, {}, 4U, 0U, 0x31U},
	{instruction_t::move, 6U, 7U, {}, 4U, 0U, 0x31U},
	{instruction_t::move, 6U, 0U, {}, 4U, 0U, 0x32U},
	{instruction_t::move, 6U, 1U, {}, 4U, 0U, 0x32U},
	{instruction_t::move, 6U, 2U, {}, 4U, 0U, 0x32U},
	{instruction_t::move, 6U, 3U, {}, 4U, 0U, 0x32U},
	{instruction_t::move, 6U, 4U, {}, 4U, 0U, 0x32U},
	{instruction_t::move, 6U, 5U, {}, 4U, 0U, 0x32U},
	{instruction_t::move, 6U, 6U, {}, 4U, 0U, 0x32U},
	{instruction_t::move, 6U, 7U, {}, 4U, 0U, 0x32U},
	{instruction_t::move, 6U, 0U, {}, 4U, 0U, 0x33U},
	{instruction_t::move, 6U, 1U, {}, 4U, 0U, 0x33U},
	{instruction_t::move, 6U, 2U, {}, 4U, 0U, 0x33U},
	{instruction_t::move, 6U, 3U, {}, 4U, 0U, 0x33U},
	{instruction_t::move, 6U, 4U, {}, 4U, 0U, 0x33U},
	{instruction_t::move, 6U, 5U, {}, 4U, 0U, 0x33U},
	{instruction_t::move, 6U, 6U, {}, 4U, 0U, 0x33U},
	{instruction_t::move, 6U, 7U, {}, 4U, 0U, 0x33U},
	{instruction_t::move, 6U, 0U, {}, 4U, 0U, 0x34U},
	{instruction_t::move, 6U, 1U, {}, 4U, 0U, 0x34U},
	{instruction_t::move, 6U, 2U, {}, 4U, 0U, 0x34U},
	{instruction_t::move, 6U, 3U, {}, 4U, 0U, 0x34U},
	{instruction_t::move, 6U, 4U, {}, 4U, 0U, 0x34U},
	{instruction_t::move, 6U, 5U, {}, 4U, 0U, 0x34U},
	{instruction_t::move, 6U, 6U, {}, 4U, 0U, 0x34U},
	{instruction_t::move, 6U, 7U, {}, 4U, 0U, 0x34U},
	{instruction_t::move, 6U, 0U, {}, 4U, 0U, 0x35U},
	{instruction_t::move, 6U, 1U, {}, 4U, 0U, 0x35U},
	{instruction_t::move, 6U, 2U, {}, 4U, 0U, 0x35U},
	{instruction_t::move, 6U, 3U, {}, 4U, 0U, 0x35U},
	{instruction_t::move, 6U, 4U, {}, 4U, 0U, 0x35U},
	{instruction_t::move, 6U, 5U, {}, 4U, 0U, 0x35U},
	{instruction_t::move, 6U, 6U, {}, 4U, 0U, 0x35U},
	{instruction_t::move, 6U, 7U, {}, 4U, 0U, 0x35U},
	{instruction_t::move, 6U, 0U, {}, 4U, 0U, 0x36U},
	{instruction_t::move, 6U, 1U, {}, 4U, 0U, 0x36U},
	{instruction_t::move, 6U, 2U, {}, 4U, 0U, 0x36U},
	{instruction_t::move, 6U, 3U, {}, 4U, 0U, 0x36U},
	{instruction_t::move, 6U, 4U, {}, 4U, 0U, 0x36U},
	{instruction_t::move, 6U, 5U, {}, 4U, 0U, 0x36U},
	{instruction_t::move, 6U, 6U, {}, 4U, 0U, 0x36U},
	{instruction_t::move, 6U, 7U, {}, 4U, 0U, 0x36U},
	{instruction_t::move, 6U, 0U, {}, 4U, 0U, 0x37U},
	{instruction_t::move, 6U, 1U, {}, 4U, 0U, 0x37U},
	{instruction_t::move, 6U, 2U, {}, 4U, 0U, 0x37U},
	{instruction_t::move, 6U, 3U, {}, 4U, 0U, 0x37U},
	{instruction_t::move, 6U, 4U, {}, 4U, 0U, 0x37U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 7U, 0U, {}, 4U, 0U, 0x00U},
	{instruction_t::move, 7U, 1U, {}, 4U, 0U, 0x00U},
	{instruction_t::move, 7U, 2U, {}, 4U, 0U, 0x00U},
	{instruction_t::move, 7U, 3U, {}, 4U, 0U, 0x00U},
	{instruction_t::move, 7U, 4U, {}, 4U, 0U, 0x00U},
	{instruction_t::move, 7U, 5U, {}, 4U, 0U, 0x00U},
	{instruction_t::move, 7U, 6U, {}, 4U, 0U, 0x00U},
	{instruction_t::move, 7U, 7U, {}, 4U, 0U, 0x00U},
	{instruction_t::move, 7U, 0U, {}, 4U, 0U, 0x01U},
	{instruction_t::move, 7U, 1U, {}, 4U, 0U, 0x01U},
	{instruction_t::move, 7U, 2U, {}, 4U, 0U, 0x01U},
	{instruction_t::move, 7U, 3U, {}, 4U, 0U, 0x01U},
	{instruction_t::move, 7U, 4U, {}, 4U, 0U, 0x01U},
	{instruction_t::move, 7U, 5U, {}, 4U, 0U, 0x01U},
	{instruction_t::move, 7U, 6U, {}, 4U, 0U, 0x01U},
	{instruction_t::move, 7U, 7U, {}, 4U, 0U, 0x01U},
	{instruction_t::move, 7U, 0U, {}, 4U, 0U, 0x02U},
	{instruction_t::move, 7U, 1U, {}, 4U, 0U, 0x02U},
	{instruction_t::move, 7U, 2U, {}, 4U, 0U, 0x02U},
	{instruction_t::move, 7U, 3U, {}, 4U, 0U, 0x02U},
	{instruction_t::move, 7U, 4U, {}, 4U, 0U, 0x02U},
	{instruction_t::move, 7U, 5U, {}, 4U, 0U, 0x02U},
	{instruction_t::move, 7U, 6U, {}, 4U, 0U, 0x02U},
	{instruction_t::move, 7U, 7U, {}, 4U, 0U, 0x02U},
	{instruction_t::move, 7U, 0U, {}, 4U, 0U, 0x03U},
	{instruction_t::move, 7U, 1U, {}, 4U, 0U, 0x03U},
	{instruction_t::move, 7U, 2U, {}, 4U, 0U, 0x03U},
	{instruction_t::move, 7U, 3U, {}, 4U, 0U, 0x03U},
	{instruction_t::move, 7U, 4U, {}, 4U, 0U, 0x03U},
	{instruction_t::move, 7U, 5U, {}, 4U, 0U, 0x03U},
	{instruction_t::move, 7U, 6U, {}, 4U, 0U, 0x03U},
	{instruction_t::move, 7U, 7U, {}, 4U, 0U, 0x03U},
	{instruction_t::move, 7U, 0U, {}, 4U, 0U, 0x04U},
	{instruction_t::move, 7U, 1U, {}, 4U, 0U, 0x04U},
	{instruction_t::move, 7U, 2U, {}, 4U, 0U, 0x04U},
	{instruction_t::move, 7U, 3U, {}, 4U, 0U, 0x04U},
	{instruction_t::move, 7U, 4U, {}, 4U, 0U, 0x04U},
	{instruction_t::move, 7U, 5U, {}, 4U, 0U, 0x04U},
	{instruction_t::move, 7U, 6U, {}, 4U, 0U, 0x04U},
	{instruction_t::move, 7U, 7U, {}, 4U, 0U, 0x04U},
	{instruction_t::move, 7U, 0U, {}, 4U, 0U, 0x05U},
	{instruction_t::move, 7U, 1U, {}, 4U, 0U, 0x05U},
	{instruction_t::move, 7U, 2U, {}, 4U, 0U, 0x05U},
	{instruction_t::move, 7U, 3U, {}, 4U, 0U, 0x05U},
	{instruction_t::move, 7U, 4U, {}, 4U, 0U, 0x05U},
	{instruction_t::move, 7U, 5U, {}, 4U, 0U, 0x05U},
	{instruction_t::move, 7U, 6U, {}, 4U, 0U, 0x05U},
	{instruction_t::move, 7U, 7U, {}, 4U, 0U, 0x05U},
	{instruction_t::move, 7U, 0U, {}, 4U, 0U, 0x06U},
	{instruction_t::move, 7U, 1U, {}, 4U, 0U, 0x06U},
	{instruction_t::move, 7U, 2U, {}, 4U, 0U, 0x06U},
	{instruction_t::move, 7U, 3U, {}, 4U, 0U, 0x06U},
	{instruction_t::move, 7U, 4U, {}, 4U, 0U, 0x06U},
	{instruction_t::move, 7U, 5U, {}, 4U, 0U, 0x06U},
	{instruction_t::move, 7U, 6U, {}, 4U, 0U, 0x06U},
	{instruction_t::move, 7U, 7U, {}, 4U, 0U, 0x06U},
	{instruction_t::move, 7U, 0U, {}, 4U, 0U, 0x07U},
	{instruction_t::move, 7U, 1U, {}, 4U, 0U, 0x07U},
	{instruction_t::move, 7U, 2U, {}, 4U, 0U, 0x07U},
	{instruction_t::move, 7U, 3U, {}, 4U, 0U, 0x07U},
	{instruction_t::move, 7U, 4U, {}, 4U, 0U, 0x07U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::movea, 7U, 0U, {}, 4U, 0U, 0U},
	{instruction_t::movea, 7U, 1U, {}, 4U, 0U, 0U},
	{instruction_t::movea, 7U, 2U, {}, 4U, 0U, 0U},
	{instruction_t::movea, 7U, 3U, {}, 4U, 0U, 0U},
	{instruction_t::movea, 7U, 4U, {}, 4U, 0U, 0U},
	{instruction_t::movea, 7U, 5U, {}, 4U, 0U, 0U},
	{instruction_t::movea, 7U, 6U, {}, 4U, 0U, 0U},
	{instruction_t::movea, 7U, 7U, {}, 4U, 0U, 0U},
	{instruction_t::movea, 7U, 0U, {}, 4U, 0U, 1U},
	{instruction_t::movea, 7U, 1U, {}, 4U, 0U, 1U},
	{instruction_t::movea, 7U, 2U, {}, 4U, 0U, 1U},
	{instruction_t::movea, 7U, 3U, {}, 4U, 0U, 1U},
	{instruction_t::movea, 7U, 4U, {}, 4U, 0U, 1U},
	{instruction_t::movea, 7U, 5U, {}, 4U, 0U, 1U},
	{instruction_t::movea, 7U, 6U, {}, 4U, 0U, 1U},
	{instruction_t::movea, 7U, 7U, {}, 4U, 0U, 1U},
	{instruction_t::movea, 7U, 0U, {}, 4U, 0U, 2U},
	{instruction_t::movea, 7U, 1U, {}, 4U, 0U, 2U},
	{instruction_t::movea, 7U, 2U, {}, 4U, 0U, 2U},
	{instruction_t::movea, 7U, 3U, {}, 4U, 0U, 2U},
	{instruction_t::movea, 7U, 4U, {}, 4U, 0U, 2U},
	{instruction_t::movea, 7U, 5U, {}, 4U, 0U, 2U},
	{instruction_t::movea, 7U, 6U, {}, 4U, 0U, 2U},
	{instruction_t::movea, 7U, 7U, {}, 4U, 0U, 2U},
	{instruction_t::movea, 7U, 0U, {}, 4U, 0U, 3U},
	{instruction_t::movea, 7U, 1U, {}, 4U, 0U, 3U},
	{instruction_t::movea, 7U, 2U, {}, 4U, 0U, 3U},
	{instruction_t::movea, 7U, 3U, {}, 4U, 0U, 3U},
	{instruction_t::movea, 7U, 4U, {}, 4U, 0U, 3U},
	{instruction_t::movea, 7U, 5U, {}, 4U, 0U, 3U},
	{instruction_t::movea, 7U, 6U, {}, 4U, 0U, 3U},
	{instruction_t::movea, 7U, 7U, {}, 4U, 0U, 3U},
	{instruction_t::movea, 7U, 0U, {}, 4U, 0U, 4U},
	{instruction_t::movea, 7U, 1U, {}, 4U, 0U, 4U},
	{instruction_t::movea, 7U, 2U, {}, 4U, 0U, 4U},
	{instruction_t::movea, 7U, 3U, {}, 4U, 0U, 4U},
	{instruction_t::movea, 7U, 4U, {}, 4U, 0U, 4U},
	{instruction_t::movea, 7U, 5U, {}, 4U, 0U, 4U},
	{instruction_t::movea, 7U, 6U, {}, 4U, 0U, 4U},
	{instruction_t::movea, 7U, 7U, {}, 4U, 0U, 4U},
	{instruction_t::movea, 7U, 0U, {}, 4U, 0U, 5U},
	{instruction_t::movea, 7U, 1U, {}, 4U, 0U, 5U},
	{instruction_t::movea, 7U, 2U, {}, 4U, 0U, 5U},
	{instruction_t::movea, 7U, 3U, {}, 4U, 0U, 5U},
	{instruction_t::movea, 7U, 4U, {}, 4U, 0U, 5U},
	{instruction_t::movea, 7U, 5U, {}, 4U, 0U, 5U},
	{instruction_t::movea, 7U, 6U, {}, 4U, 0U, 5U},
	{instruction_t::movea, 7U, 7U, {}, 4U, 0U, 5U},
	{instruction_t::movea, 7U, 0U, {}, 4U, 0U, 6U},
	{instruction_t::movea, 7U, 1U, {}, 4U, 0U, 6U},
	{instruction_t::movea, 7U, 2U, {}, 4U, 0U, 6U},
	{instruction_t::movea, 7U, 3U, {}, 4U, 0U, 6U},
	{instruction_t::movea, 7U, 4U, {}, 4U, 0U, 6U},
	{instruction_t::movea, 7U, 5U, {}, 4U, 0U, 6U},
	{instruction_t::movea, 7U, 6U, {}, 4U, 0U, 6U},
	{instruction_t::movea, 7U, 7U, {}, 4U, 0U, 6U},
	{instruction_t::movea, 7U, 0U, {}, 4U, 0U, 7U},
	{instruction_t::movea, 7U, 1U, {}, 4U, 0U, 7U},
	{instruction_t::movea, 7U, 2U, {}, 4U, 0U, 7U},
	{instruction_t::movea, 7U, 3U, {}, 4U, 0U, 7U},
	{instruction_t::movea, 7U, 4U, {}, 4U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 7U, 0U, {}, 4U, 0U, 0x10U},
	{instruction_t::move, 7U, 1U, {}, 4U, 0U, 0x10U},
	{instruction_t::move, 7U, 2U, {}, 4U, 0U, 0x10U},
	{instruction_t::move, 7U, 3U, {}, 4U, 0U, 0x10U},
	{instruction_t::move, 7U, 4U, {}, 4U, 0U, 0x10U},
	{instruction_t::move, 7U, 5U, {}, 4U, 0U, 0x10U},
	{instruction_t::move, 7U, 6U, {}, 4U, 0U, 0x10U},
	{instruction_t::move, 7U, 7U, {}, 4U, 0U, 0x10U},
	{instruction_t::move, 7U, 0U, {}, 4U, 0U, 0x11U},
	{instruction_t::move, 7U, 1U, {}, 4U, 0U, 0x11U},
	{instruction_t::move, 7U, 2U, {}, 4U, 0U, 0x11U},
	{instruction_t::move, 7U, 3U, {}, 4U, 0U, 0x11U},
	{instruction_t::move, 7U, 4U, {}, 4U, 0U, 0x11U},
	{instruction_t::move, 7U, 5U, {}, 4U, 0U, 0x11U},
	{instruction_t::move, 7U, 6U, {}, 4U, 0U, 0x11U},
	{instruction_t::move, 7U, 7U, {}, 4U, 0U, 0x11U},
	{instruction_t::move, 7U, 0U, {}, 4U, 0U, 0x12U},
	{instruction_t::move, 7U, 1U, {}, 4U, 0U, 0x12U},
	{instruction_t::move, 7U, 2U, {}, 4U, 0U, 0x12U},
	{instruction_t::move, 7U, 3U, {}, 4U, 0U, 0x12U},
	{instruction_t::move, 7U, 4U, {}, 4U, 0U, 0x12U},
	{instruction_t::move, 7U, 5U, {}, 4U, 0U, 0x12U},
	{instruction_t::move, 7U, 6U, {}, 4U, 0U, 0x12U},
	{instruction_t::move, 7U, 7U, {}, 4U, 0U, 0x12U},
	{instruction_t::move, 7U, 0U, {}, 4U, 0U, 0x13U},
	{instruction_t::move, 7U, 1U, {}, 4U, 0U, 0x13U},
	{instruction_t::move, 7U, 2U, {}, 4U, 0U, 0x13U},
	{instruction_t::move, 7U, 3U, {}, 4U, 0U, 0x13U},
	{instruction_t::move, 7U, 4U, {}, 4U, 0U, 0x13U},
	{instruction_t::move, 7U, 5U, {}, 4U, 0U, 0x13U},
	{instruction_t::move, 7U, 6U, {}, 4U, 0U, 0x13U},
	{instruction_t::move, 7U, 7U, {}, 4U, 0U, 0x13U},
	{instruction_t::move, 7U, 0U, {}, 4U, 0U, 0x14U},
	{instruction_t::move, 7U, 1U, {}, 4U, 0U, 0x14U},
	{instruction_t::move, 7U, 2U, {}, 4U, 0U, 0x14U},
	{instruction_t::move, 7U, 3U, {}, 4U, 0U, 0x14U},
	{instruction_t::move, 7U, 4U, {}, 4U, 0U, 0x14U},
	{instruction_t::move, 7U, 5U, {}, 4U, 0U, 0x14U},
	{instruction_t::move, 7U, 6U, {}, 4U, 0U, 0x14U},
	{instruction_t::move, 7U, 7U, {}, 4U, 0U, 0x14U},
	{instruction_t::move, 7U, 0U, {}, 4U, 0U, 0x15U},
	{instruction_t::move, 7U, 1U, {}, 4U, 0U, 0x15U},
	{instruction_t::move, 7U, 2U, {}, 4U, 0U, 0x15U},
	{instruction_t::move, 7U, 3U, {}, 4U, 0U, 0x15U},
	{instruction_t::move, 7U, 4U, {}, 4U, 0U, 0x15U},
	{instruction_t::move, 7U, 5U, {}, 4U, 0U, 0x15U},
	{instruction_t::move, 7U, 6U, {}, 4U, 0U, 0x15U},
	{instruction_t::move, 7U, 7U, {}, 4U, 0U, 0x15U},
	{instruction_t::move, 7U, 0U, {}, 4U, 0U, 0x16U},
	{instruction_t::move, 7U, 1U, {}, 4U, 0U, 0x16U},
	{instruction_t::move, 7U, 2U, {}, 4U, 0U, 0x16U},
	{instruction_t::move, 7U, 3U, {}, 4U, 0U, 0x16U},
	{instruction_t::move, 7U, 4U, {}, 4U, 0U, 0x16U},
	{instruction_t::move, 7U, 5U, {}, 4U, 0U, 0x16U},
	{instruction_t::move, 7U, 6U, {}, 4U, 0U, 0x16U},
	{instruction_t::move, 7U, 7U, {}, 4U, 0U, 0x16U},
	{instruction_t::move, 7U, 0U, {}, 4U, 0U, 0x17U},
	{instruction_t::move, 7U, 1U, {}, 4U, 0U, 0x17U},
	{instruction_t::move, 7U, 2U, {}, 4U, 0U, 0x17U},
	{instruction_t::move, 7U, 3U, {}, 4U, 0U, 0x17U},
	{instruction_t::move, 7U, 4U, {}, 4U, 0U, 0x17U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 7U, 0U, {}, 4U, 0U, 0x18U},
	{instruction_t::move, 7U, 1U, {}, 4U, 0U, 0x18U},
	{instruction_t::move, 7U, 2U, {}, 4U, 0U, 0x18U},
	{instruction_t::move, 7U, 3U, {}, 4U, 0U, 0x18U},
	{instruction_t::move, 7U, 4U, {}, 4U, 0U, 0x18U},
	{instruction_t::move, 7U, 5U, {}, 4U, 0U, 0x18U},
	{instruction_t::move, 7U, 6U, {}, 4U, 0U, 0x18U},
	{instruction_t::move, 7U, 7U, {}, 4U, 0U, 0x18U},
	{instruction_t::move, 7U, 0U, {}, 4U, 0U, 0x19U},
	{instruction_t::move, 7U, 1U, {}, 4U, 0U, 0x19U},
	{instruction_t::move, 7U, 2U, {}, 4U, 0U, 0x19U},
	{instruction_t::move, 7U, 3U, {}, 4U, 0U, 0x19U},
	{instruction_t::move, 7U, 4U, {}, 4U, 0U, 0x19U},
	{instruction_t::move, 7U, 5U, {}, 4U, 0U, 0x19U},
	{instruction_t::move, 7U, 6U, {}, 4U, 0U, 0x19U},
	{instruction_t::move, 7U, 7U, {}, 4U, 0U, 0x19U},
	{instruction_t::move, 7U, 0U, {}, 4U, 0U, 0x1aU},
	{instruction_t::move, 7U, 1U, {}, 4U, 0U, 0x1aU},
	{instruction_t::move, 7U, 2U, {}, 4U, 0U, 0x1aU},
	{instruction_t::move, 7U, 3U, {}, 4U, 0U, 0x1aU},
	{instruction_t::move, 7U, 4U, {}, 4U, 0U, 0x1aU},
	{instruction_t::move, 7U, 5U, {}, 4U, 0U, 0x1aU},
	{instruction_t::move, 7U, 6U, {}, 4U, 0U, 0x1aU},
	{instruction_t::move, 7U, 7U, {}, 4U, 0U, 0x1aU},
	{instruction_t::move, 7U, 0U, {}, 4U, 0U, 0x1bU},
	{instruction_t::move, 7U, 1U, {}, 4U, 0U, 0x1bU},
	{instruction_t::move, 7U, 2U, {}, 4U, 0U, 0x1bU},
	{instruction_t::move, 7U, 3U, {}, 4U, 0U, 0x1bU},
	{instruction_t::move, 7U, 4U, {}, 4U, 0U, 0x1bU},
	{instruction_t::move, 7U, 5U, {}, 4U, 0U, 0x1bU},
	{instruction_t::move, 7U, 6U, {}, 4U, 0U, 0x1bU},
	{instruction_t::move, 7U, 7U, {}, 4U, 0U, 0x1bU},
	{instruction_t::move, 7U, 0U, {}, 4U, 0U, 0x1cU},
	{instruction_t::move, 7U, 1U, {}, 4U, 0U, 0x1cU},
	{instruction_t::move, 7U, 2U, {}, 4U, 0U, 0x1cU},
	{instruction_t::move, 7U, 3U, {}, 4U, 0U, 0x1cU},
	{instruction_t::move, 7U, 4U, {}, 4U, 0U, 0x1cU},
	{instruction_t::move, 7U, 5U, {}, 4U, 0U, 0x1cU},
	{instruction_t::move, 7U, 6U, {}, 4U, 0U, 0x1cU},
	{instruction_t::move, 7U, 7U, {}, 4U, 0U, 0x1cU},
	{instruction_t::move, 7U, 0U, {}, 4U, 0U, 0x1dU},
	{instruction_t::move, 7U, 1U, {}, 4U, 0U, 0x1dU},
	{instruction_t::move, 7U, 2U, {}, 4U, 0U, 0x1dU},
	{instruction_t::move, 7U, 3U, {}, 4U, 0U, 0x1dU},
	{instruction_t::move, 7U, 4U, {}, 4U, 0U, 0x1dU},
	{instruction_t::move, 7U, 5U, {}, 4U, 0U, 0x1dU},
	{instruction_t::move, 7U, 6U, {}, 4U, 0U, 0x1dU},
	{instruction_t::move, 7U, 7U, {}, 4U, 0U, 0x1dU},
	{instruction_t::move, 7U, 0U, {}, 4U, 0U, 0x1eU},
	{instruction_t::move, 7U, 1U, {}, 4U, 0U, 0x1eU},
	{instruction_t::move, 7U, 2U, {}, 4U, 0U, 0x1eU},
	{instruction_t::move, 7U, 3U, {}, 4U, 0U, 0x1eU},
	{instruction_t::move, 7U, 4U, {}, 4U, 0U, 0x1eU},
	{instruction_t::move, 7U, 5U, {}, 4U, 0U, 0x1eU},
	{instruction_t::move, 7U, 6U, {}, 4U, 0U, 0x1eU},
	{instruction_t::move, 7U, 7U, {}, 4U, 0U, 0x1eU},
	{instruction_t::move, 7U, 0U, {}, 4U, 0U, 0x1fU},
	{instruction_t::move, 7U, 1U, {}, 4U, 0U, 0x1fU},
	{instruction_t::move, 7U, 2U, {}, 4U, 0U, 0x1fU},
	{instruction_t::move, 7U, 3U, {}, 4U, 0U, 0x1fU},
	{instruction_t::move, 7U, 4U, {}, 4U, 0U, 0x1fU},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 7U, 0U, {}, 4U, 0U, 0x20U},
	{instruction_t::move, 7U, 1U, {}, 4U, 0U, 0x20U},
	{instruction_t::move, 7U, 2U, {}, 4U, 0U, 0x20U},
	{instruction_t::move, 7U, 3U, {}, 4U, 0U, 0x20U},
	{instruction_t::move, 7U, 4U, {}, 4U, 0U, 0x20U},
	{instruction_t::move, 7U, 5U, {}, 4U, 0U, 0x20U},
	{instruction_t::move, 7U, 6U, {}, 4U, 0U, 0x20U},
	{instruction_t::move, 7U, 7U, {}, 4U, 0U, 0x20U},
	{instruction_t::move, 7U, 0U, {}, 4U, 0U, 0x21U},
	{instruction_t::move, 7U, 1U, {}, 4U, 0U, 0x21U},
	{instruction_t::move, 7U, 2U, {}, 4U, 0U, 0x21U},
	{instruction_t::move, 7U, 3U, {}, 4U, 0U, 0x21U},
	{instruction_t::move, 7U, 4U, {}, 4U, 0U, 0x21U},
	{instruction_t::move, 7U, 5U, {}, 4U, 0U, 0x21U},
	{instruction_t::move, 7U, 6U, {}, 4U, 0U, 0x21U},
	{instruction_t::move, 7U, 7U, {}, 4U, 0U, 0x21U},
	{instruction_t::move, 7U, 0U, {}, 4U, 0U, 0x22U},
	{instruction_t::move, 7U, 1U, {}, 4U, 0U, 0x22U},
	{instruction_t::move, 7U, 2U, {}, 4U, 0U, 0x22U},
	{instruction_t::move, 7U, 3U, {}, 4U, 0U, 0x22U},
	{instruction_t::move, 7U, 4U, {}, 4U, 0U, 0x22U},
	{instruction_t::move, 7U, 5U, {}, 4U, 0U, 0x22U},
	{instruction_t::move, 7U, 6U, {}, 4U, 0U, 0x22U},
	{instruction_t::move, 7U, 7U, {}, 4U, 0U, 0x22U},
	{instruction_t::move, 7U, 0U, {}, 4U, 0U, 0x23U},
	{instruction_t::move, 7U, 1U, {}, 4U, 0U, 0x23U},
	{instruction_t::move, 7U, 2U, {}, 4U, 0U, 0x23U},
	{instruction_t::move, 7U, 3U, {}, 4U, 0U, 0x23U},
	{instruction_t::move, 7U, 4U, {}, 4U, 0U, 0x23U},
	{instruction_t::move, 7U, 5U, {}, 4U, 0U, 0x23U},
	{instruction_t::move, 7U, 6U, {}, 4U, 0U, 0x23U},
	{instruction_t::move, 7U, 7U, {}, 4U, 0U, 0x23U},
	{instruction_t::move, 7U, 0U, {}, 4U, 0U, 0x24U},
	{instruction_t::move, 7U, 1U, {}, 4U, 0U, 0x24U},
	{instruction_t::move, 7U, 2U, {}, 4U, 0U, 0x24U},
	{instruction_t::move, 7U, 3U, {}, 4U, 0U, 0x24U},
	{instruction_t::move, 7U, 4U, {}, 4U, 0U, 0x24U},
	{instruction_t::move, 7U, 5U, {}, 4U, 0U, 0x24U},
	{instruction_t::move, 7U, 6U, {}, 4U, 0U, 0x24U},
	{instruction_t::move, 7U, 7U, {}, 4U, 0U, 0x24U},
	{instruction_t::move, 7U, 0U, {}, 4U, 0U, 0x25U},
	{instruction_t::move, 7U, 1U, {}, 4U, 0U, 0x25U},
	{instruction_t::move, 7U, 2U, {}, 4U, 0U, 0x25U},
	{instruction_t::move, 7U, 3U, {}, 4U, 0U, 0x25U},
	{instruction_t::move, 7U, 4U, {}, 4U, 0U, 0x25U},
	{instruction_t::move, 7U, 5U, {}, 4U, 0U, 0x25U},
	{instruction_t::move, 7U, 6U, {}, 4U, 0U, 0x25U},
	{instruction_t::move, 7U, 7U, {}, 4U, 0U, 0x25U},
	{instruction_t::move, 7U, 0U, {}, 4U, 0U, 0x26U},
	{instruction_t::move, 7U, 1U, {}, 4U, 0U, 0x26U},
	{instruction_t::move, 7U, 2U, {}, 4U, 0U, 0x26U},
	{instruction_t::move, 7U, 3U, {}, 4U, 0U, 0x26U},
	{instruction_t::move, 7U, 4U, {}, 4U, 0U, 0x26U},
	{instruction_t::move, 7U, 5U, {}, 4U, 0U, 0x26U},
	{instruction_t::move, 7U, 6U, {}, 4U, 0U, 0x26U},
	{instruction_t::move, 7U, 7U, {}, 4U, 0U, 0x26U},
	{instruction_t::move, 7U, 0U, {}, 4U, 0U, 0x27U},
	{instruction_t::move, 7U, 1U, {}, 4U, 0U, 0x27U},
	{instruction_t::move, 7U, 2U, {}, 4U, 0U, 0x27U},
	{instruction_t::move, 7U, 3U, {}, 4U, 0U, 0x27U},
	{instruction_t::move, 7U, 4U, {}, 4U, 0U, 0x27U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 7U, 0U, {}, 4U, 0U, 0x28U},
	{instruction_t::move, 7U, 1U, {}, 4U, 0U, 0x28U},
	{instruction_t::move, 7U, 2U, {}, 4U, 0U, 0x28U},
	{instruction_t::move, 7U, 3U, {}, 4U, 0U, 0x28U},
	{instruction_t::move, 7U, 4U, {}, 4U, 0U, 0x28U},
	{instruction_t::move, 7U, 5U, {}, 4U, 0U, 0x28U},
	{instruction_t::move, 7U, 6U, {}, 4U, 0U, 0x28U},
	{instruction_t::move, 7U, 7U, {}, 4U, 0U, 0x28U},
	{instruction_t::move, 7U, 0U, {}, 4U, 0U, 0x29U},
	{instruction_t::move, 7U, 1U, {}, 4U, 0U, 0x29U},
	{instruction_t::move, 7U, 2U, {}, 4U, 0U, 0x29U},
	{instruction_t::move, 7U, 3U, {}, 4U, 0U, 0x29U},
	{instruction_t::move, 7U, 4U, {}, 4U, 0U, 0x29U},
	{instruction_t::move, 7U, 5U, {}, 4U, 0U, 0x29U},
	{instruction_t::move, 7U, 6U, {}, 4U, 0U, 0x29U},
	{instruction_t::move, 7U, 7U, {}, 4U, 0U, 0x29U},
	{instruction_t::move, 7U, 0U, {}, 4U, 0U, 0x2aU},
	{instruction_t::move, 7U, 1U, {}, 4U, 0U, 0x2aU},
	{instruction_t::move, 7U, 2U, {}, 4U, 0U, 0x2aU},
	{instruction_t::move, 7U, 3U, {}, 4U, 0U, 0x2aU},
	{instruction_t::move, 7U, 4U, {}, 4U, 0U, 0x2aU},
	{instruction_t::move, 7U, 5U, {}, 4U, 0U, 0x2aU},
	{instruction_t::move, 7U, 6U, {}, 4U, 0U, 0x2aU},
	{instruction_t::move, 7U, 7U, {}, 4U, 0U, 0x2aU},
	{instruction_t::move, 7U, 0U, {}, 4U, 0U, 0x2bU},
	{instruction_t::move, 7U, 1U, {}, 4U, 0U, 0x2bU},
	{instruction_t::move, 7U, 2U, {}, 4U, 0U, 0x2bU},
	{instruction_t::move, 7U, 3U, {}, 4U, 0U, 0x2bU},
	{instruction_t::move, 7U, 4U, {}, 4U, 0U, 0x2bU},
	{instruction_t::move, 7U, 5U, {}, 4U, 0U, 0x2bU},
	{instruction_t::move, 7U, 6U, {}, 4U, 0U, 0x2bU},
	{instruction_t::move, 7U, 7U, {}, 4U, 0U, 0x2bU},
	{instruction_t::move, 7U, 0U, {}, 4U, 0U, 0x2cU},
	{instruction_t::move, 7U, 1U, {}, 4U, 0U, 0x2cU},
	{instruction_t::move, 7U, 2U, {}, 4U, 0U, 0x2cU},
	{instruction_t::move, 7U, 3U, {}, 4U, 0U, 0x2cU},
	{instruction_t::move, 7U, 4U, {}, 4U, 0U, 0x2cU},
	{instruction_t::move, 7U, 5U, {}, 4U, 0U, 0x2cU},
	{instruction_t::move, 7U, 6U, {}, 4U, 0U, 0x2cU},
	{instruction_t::move, 7U, 7U, {}, 4U, 0U, 0x2cU},
	{instruction_t::move, 7U, 0U, {}, 4U, 0U, 0x2dU},
	{instruction_t::move, 7U, 1U, {}, 4U, 0U, 0x2dU},
	{instruction_t::move, 7U, 2U, {}, 4U, 0U, 0x2dU},
	{instruction_t::move, 7U, 3U, {}, 4U, 0U, 0x2dU},
	{instruction_t::move, 7U, 4U, {}, 4U, 0U, 0x2dU},
	{instruction_t::move, 7U, 5U, {}, 4U, 0U, 0x2dU},
	{instruction_t::move, 7U, 6U, {}, 4U, 0U, 0x2dU},
	{instruction_t::move, 7U, 7U, {}, 4U, 0U, 0x2dU},
	{instruction_t::move, 7U, 0U, {}, 4U, 0U, 0x2eU},
	{instruction_t::move, 7U, 1U, {}, 4U, 0U, 0x2eU},
	{instruction_t::move, 7U, 2U, {}, 4U, 0U, 0x2eU},
	{instruction_t::move, 7U, 3U, {}, 4U, 0U, 0x2eU},
	{instruction_t::move, 7U, 4U, {}, 4U, 0U, 0x2eU},
	{instruction_t::move, 7U, 5U, {}, 4U, 0U, 0x2eU},
	{instruction_t::move, 7U, 6U, {}, 4U, 0U, 0x2eU},
	{instruction_t::move, 7U, 7U, {}, 4U, 0U, 0x2eU},
	{instruction_t::move, 7U, 0U, {}, 4U, 0U, 0x2fU},
	{instruction_t::move, 7U, 1U, {}, 4U, 0U, 0x2fU},
	{instruction_t::move, 7U, 2U, {}, 4U, 0U, 0x2fU},
	{instruction_t::move, 7U, 3U, {}, 4U, 0U, 0x2fU},
	{instruction_t::move, 7U, 4U, {}, 4U, 0U, 0x2fU},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 7U, 0U, {}, 4U, 0U, 0x30U},
	{instruction_t::move, 7U, 1U, {}, 4U, 0U, 0x30U},
	{instruction_t::move, 7U, 2U, {}, 4U, 0U, 0x30U},
	{instruction_t::move, 7U, 3U, {}, 4U, 0U, 0x30U},
	{instruction_t::move, 7U, 4U, {}, 4U, 0U, 0x30U},
	{instruction_t::move, 7U, 5U, {}, 4U, 0U, 0x30U},
	{instruction_t::move, 7U, 6U, {}, 4U, 0U, 0x30U},
	{instruction_t::move, 7U, 7U, {}, 4U, 0U, 0x30U},
	{instruction_t::move, 7U, 0U, {}, 4U, 0U, 0x31U},
	{instruction_t::move, 7U, 1U, {}, 4U, 0U, 0x31U},
	{instruction_t::move, 7U, 2U, {}, 4U, 0U, 0x31U},
	{instruction_t::move, 7U, 3U, {}, 4U, 0U, 0x31U},
	{instruction_t::move, 7U, 4U, {}, 4U, 0U, 0x31U},
	{instruction_t::move, 7U, 5U, {}, 4U, 0U, 0x31U},
	{instruction_t::move, 7U, 6U, {}, 4U, 0U, 0x31U},
	{instruction_t::move, 7U, 7U, {}, 4U, 0U, 0x31U},
	{instruction_t::move, 7U, 0U, {}, 4U, 0U, 0x32U},
	{instruction_t::move, 7U, 1U, {}, 4U, 0U, 0x32U},
	{instruction_t::move, 7U, 2U, {}, 4U, 0U, 0x32U},
	{instruction_t::move, 7U, 3U, {}, 4U, 0U, 0x32U},
	{instruction_t::move, 7U, 4U, {}, 4U, 0U, 0x32U},
	{instruction_t::move, 7U, 5U, {}, 4U, 0U, 0x32U},
	{instruction_t::move, 7U, 6U, {}, 4U, 0U, 0x32U},
	{instruction_t::move, 7U, 7U, {}, 4U, 0U, 0x32U},
	{instruction_t::move, 7U, 0U, {}, 4U, 0U, 0x33U},
	{instruction_t::move, 7U, 1U, {}, 4U, 0U, 0x33U},
	{instruction_t::move, 7U, 2U, {}, 4U, 0U, 0x33U},
	{instruction_t::move, 7U, 3U, {}, 4U, 0U, 0x33U},
	{instruction_t::move, 7U, 4U, {}, 4U, 0U, 0x33U},
	{instruction_t::move, 7U, 5U, {}, 4U, 0U, 0x33U},
	{instruction_t::move, 7U, 6U, {}, 4U, 0U, 0x33U},
	{instruction_t::move, 7U, 7U, {}, 4U, 0U, 0x33U},
	{instruction_t::move, 7U, 0U, {}, 4U, 0U, 0x34U},
	{instruction_t::move, 7U, 1U, {}, 4U, 0U, 0x34U},
	{instruction_t::move, 7U, 2U, {}, 4U, 0U, 0x34U},
	{instruction_t::move, 7U, 3U, {}, 4U, 0U, 0x34U},
	{instruction_t::move, 7U, 4U, {}, 4U, 0U, 0x34U},
	{instruction_t::move, 7U, 5U, {}, 4U, 0U, 0x34U},
	{instruction_t::move, 7U, 6U, {}, 4U, 0U, 0x34U},
	{instruction_t::move, 7U, 7U, {}, 4U, 0U, 0x34U},
	{instruction_t::move, 7U, 0U, {}, 4U, 0U, 0x35U},
	{instruction_t::move, 7U, 1U, {}, 4U, 0U, 0x35U},
	{instruction_t::move, 7U, 2U, {}, 4U, 0U, 0x35U},
	{instruction_t::move, 7U, 3U, {}, 4U, 0U, 0x35U},
	{instruction_t::move, 7U, 4U, {}, 4U, 0U, 0x35U},
	{instruction_t::move, 7U, 5U, {}, 4U, 0U, 0x35U},
	{instruction_t::move, 7U, 6U, {}, 4U, 0U, 0x35U},
	{instruction_t::move, 7U, 7U, {}, 4U, 0U, 0x35U},
	{instruction_t::move, 7U, 0U, {}, 4U, 0U, 0x36U},
	{instruction_t::move, 7U, 1U, {}, 4U, 0U, 0x36U},
	{instruction_t::move, 7U, 2U, {}, 4U, 0U, 0x36U},
	{instruction_t::move, 7U, 3U, {}, 4U, 0U, 0x36U},
	{instruction_t::move, 7U, 4U, {}, 4U, 0U, 0x36U},
	{instruction_t::move, 7U, 5U, {}, 4U, 0U, 0x36U},
	{instruction_t::move, 7U, 6U, {}, 4U, 0U, 0x36U},
	{instruction_t::move, 7U, 7U, {}, 4U, 0U, 0x36U},
	{instruction_t::move, 7U, 0U, {}, 4U, 0U, 0x37U},
	{instruction_t::move, 7U, 1U, {}, 4U, 0U, 0x37U},
	{instruction_t::move, 7U, 2U, {}, 4U, 0U, 0x37U},
	{instruction_t::move, 7U, 3U, {}, 4U, 0U, 0x37U},
	{instruction_t::move, 7U, 4U, {}, 4U, 0U, 0x37U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 0U, 0U, {}, 2U, 0U, 0x00U},
	{instruction_t::move, 0U, 1U, {}, 2U, 0U, 0x00U},
	{instruction_t::move, 0U, 2U, {}, 2U, 0U, 0x00U},
	{instruction_t::move, 0U, 3U, {}, 2U, 0U, 0x00U},
	{instruction_t::move, 0U, 4U, {}, 2U, 0U, 0x00U},
	{instruction_t::move, 0U, 5U, {}, 2U, 0U, 0x00U},
	{instruction_t::move, 0U, 6U, {}, 2U, 0U, 0x00U},
	{instruction_t::move, 0U, 7U, {}, 2U, 0U, 0x00U},
	{instruction_t::move, 0U, 0U, {}, 2U, 0U, 0x01U},
	{instruction_t::move, 0U, 1U, {}, 2U, 0U, 0x01U},
	{instruction_t::move, 0U, 2U, {}, 2U, 0U, 0x01U},
	{instruction_t::move, 0U, 3U, {}, 2U, 0U, 0x01U},
	{instruction_t::move, 0U, 4U, {}, 2U, 0U, 0x01U},
	{instruction_t::move, 0U, 5U, {}, 2U, 0U, 0x01U},
	{instruction_t::move, 0U, 6U, {}, 2U, 0U, 0x01U},
	{instruction_t::move, 0U, 7U, {}, 2U, 0U, 0x01U},
	{instruction_t::move, 0U, 0U, {}, 2U, 0U, 0x02U},
	{instruction_t::move, 0U, 1U, {}, 2U, 0U, 0x02U},
	{instruction_t::move, 0U, 2U, {}, 2U, 0U, 0x02U},
	{instruction_t::move, 0U, 3U, {}, 2U, 0U, 0x02U},
	{instruction_t::move, 0U, 4U, {}, 2U, 0U, 0x02U},
	{instruction_t::move, 0U, 5U, {}, 2U, 0U, 0x02U},
	{instruction_t::move, 0U, 6U, {}, 2U, 0U, 0x02U},
	{instruction_t::move, 0U, 7U, {}, 2U, 0U, 0x02U},
	{instruction_t::move, 0U, 0U, {}, 2U, 0U, 0x03U},
	{instruction_t::move, 0U, 1U, {}, 2U, 0U, 0x03U},
	{instruction_t::move, 0U, 2U, {}, 2U, 0U, 0x03U},
	{instruction_t::move, 0U, 3U, {}, 2U, 0U, 0x03U},
	{instruction_t::move, 0U, 4U, {}, 2U, 0U, 0x03U},
	{instruction_t::move, 0U, 5U, {}, 2U, 0U, 0x03U},
	{instruction_t::move, 0U, 6U, {}, 2U, 0U, 0x03U},
	{instruction_t::move, 0U, 7U, {}, 2U, 0U, 0x03U},
	{instruction_t::move, 0U, 0U, {}, 2U, 0U, 0x04U},
	{instruction_t::move, 0U, 1U, {}, 2U, 0U, 0x04U},
	{instruction_t::move, 0U, 2U, {}, 2U, 0U, 0x04U},
	{instruction_t::move, 0U, 3U, {}, 2U, 0U, 0x04U},
	{instruction_t::move, 0U, 4U, {}, 2U, 0U, 0x04U},
	{instruction_t::move, 0U, 5U, {}, 2U, 0U, 0x04U},
	{instruction_t::move, 0U, 6U, {}, 2U, 0U, 0x04U},
	{instruction_t::move, 0U, 7U, {}, 2U, 0U, 0x04U},
	{instruction_t::move, 0U, 0U, {}, 2U, 0U, 0x05U},
	{instruction_t::move, 0U, 1U, {}, 2U, 0U, 0x05U},
	{instruction_t::move, 0U, 2U, {}, 2U, 0U, 0x05U},
	{instruction_t::move, 0U, 3U, {}, 2U, 0U, 0x05U},
	{instruction_t::move, 0U, 4U, {}, 2U, 0U, 0x05U},
	{instruction_t::move, 0U, 5U, {}, 2U, 0U, 0x05U},
	{instruction_t::move, 0U, 6U, {}, 2U, 0U, 0x05U},
	{instruction_t::move, 0U, 7U, {}, 2U, 0U, 0x05U},
	{instruction_t::move, 0U, 0U, {}, 2U, 0U, 0x06U},
	{instruction_t::move, 0U, 1U, {}, 2U, 0U, 0x06U},
	{instruction_t::move, 0U, 2U, {}, 2U, 0U, 0x06U},
	{instruction_t::move, 0U, 3U, {}, 2U, 0U, 0x06U},
	{instruction_t::move, 0U, 4U, {}, 2U, 0U, 0x06U},
	{instruction_t::move, 0U, 5U, {}, 2U, 0U, 0x06U},
	{instruction_t::move, 0U, 6U, {}, 2U, 0U, 0x06U},
	{instruction_t::move, 0U, 7U, {}, 2U, 0U, 0x06U},
	{instruction_t::move, 0U, 0U, {}, 2U, 0U, 0x07U},
	{instruction_t::move, 0U, 1U, {}, 2U, 0U, 0x07U},
	{instruction_t::move, 0U, 2U, {}, 2U, 0U, 0x07U},
	{instruction_t::move, 0U, 3U, {}, 2U, 0U, 0x07U},
	{instruction_t::move, 0U, 4U, {}, 2U, 0U, 0x07U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::movea, 0U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::movea, 0U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::movea, 0U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::movea, 0U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::movea, 0U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::movea, 0U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::movea, 0U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::movea, 0U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::movea, 0U, 0U, {}, 2U, 0U, 1U},
	{instruction_t::movea, 0U, 1U, {}, 2U, 0U, 1U},
	{instruction_t::movea, 0U, 2U, {}, 2U, 0U, 1U},
	{instruction_t::movea, 0U, 3U, {}, 2U, 0U, 1U},
	{instruction_t::movea, 0U, 4U, {}, 2U, 0U, 1U},
	{instruction_t::movea, 0U, 5U, {}, 2U, 0U, 1U},
	{instruction_t::movea, 0U, 6U, {}, 2U, 0U, 1U},
	{instruction_t::movea, 0U, 7U, {}, 2U, 0U, 1U},
	{instruction_t::movea, 0U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::movea, 0U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::movea, 0U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::movea, 0U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::movea, 0U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::movea, 0U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::movea, 0U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::movea, 0U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::movea, 0U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::movea, 0U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::movea, 0U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::movea, 0U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::movea, 0U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::movea, 0U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::movea, 0U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::movea, 0U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::movea, 0U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::movea, 0U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::movea, 0U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::movea, 0U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::movea, 0U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::movea, 0U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::movea, 0U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::movea, 0U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::movea, 0U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::movea, 0U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::movea, 0U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::movea, 0U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::movea, 0U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::movea, 0U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::movea, 0U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::movea, 0U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::movea, 0U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::movea, 0U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::movea, 0U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::movea, 0U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::movea, 0U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::movea, 0U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::movea, 0U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::movea, 0U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::movea, 0U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::movea, 0U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::movea, 0U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::movea, 0U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::movea, 0U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 0U, 0U, {}, 2U, 0U, 0x10U},
	{instruction_t::move, 0U, 1U, {}, 2U, 0U, 0x10U},
	{instruction_t::move, 0U, 2U, {}, 2U, 0U, 0x10U},
	{instruction_t::move, 0U, 3U, {}, 2U, 0U, 0x10U},
	{instruction_t::move, 0U, 4U, {}, 2U, 0U, 0x10U},
	{instruction_t::move, 0U, 5U, {}, 2U, 0U, 0x10U},
	{instruction_t::move, 0U, 6U, {}, 2U, 0U, 0x10U},
	{instruction_t::move, 0U, 7U, {}, 2U, 0U, 0x10U},
	{instruction_t::move, 0U, 0U, {}, 2U, 0U, 0x11U},
	{instruction_t::move, 0U, 1U, {}, 2U, 0U, 0x11U},
	{instruction_t::move, 0U, 2U, {}, 2U, 0U, 0x11U},
	{instruction_t::move, 0U, 3U, {}, 2U, 0U, 0x11U},
	{instruction_t::move, 0U, 4U, {}, 2U, 0U, 0x11U},
	{instruction_t::move, 0U, 5U, {}, 2U, 0U, 0x11U},
	{instruction_t::move, 0U, 6U, {}, 2U, 0U, 0x11U},
	{instruction_t::move, 0U, 7U, {}, 2U, 0U, 0x11U},
	{instruction_t::move, 0U, 0U, {}, 2U, 0U, 0x12U},
	{instruction_t::move, 0U, 1U, {}, 2U, 0U, 0x12U},
	{instruction_t::move, 0U, 2U, {}, 2U, 0U, 0x12U},
	{instruction_t::move, 0U, 3U, {}, 2U, 0U, 0x12U},
	{instruction_t::move, 0U, 4U, {}, 2U, 0U, 0x12U},
	{instruction_t::move, 0U, 5U, {}, 2U, 0U, 0x12U},
	{instruction_t::move, 0U, 6U, {}, 2U, 0U, 0x12U},
	{instruction_t::move, 0U, 7U, {}, 2U, 0U, 0x12U},
	{instruction_t::move, 0U, 0U, {}, 2U, 0U, 0x13U},
	{instruction_t::move, 0U, 1U, {}, 2U, 0U, 0x13U},
	{instruction_t::move, 0U, 2U, {}, 2U, 0U, 0x13U},
	{instruction_t::move, 0U, 3U, {}, 2U, 0U, 0x13U},
	{instruction_t::move, 0U, 4U, {}, 2U, 0U, 0x13U},
	{instruction_t::move, 0U, 5U, {}, 2U, 0U, 0x13U},
	{instruction_t::move, 0U, 6U, {}, 2U, 0U, 0x13U},
	{instruction_t::move, 0U, 7U, {}, 2U, 0U, 0x13U},
	{instruction_t::move, 0U, 0U, {}, 2U, 0U, 0x14U},
	{instruction_t::move, 0U, 1U, {}, 2U, 0U, 0x14U},
	{instruction_t::move, 0U, 2U, {}, 2U, 0U, 0x14U},
	{instruction_t::move, 0U, 3U, {}, 2U, 0U, 0x14U},
	{instruction_t::move, 0U, 4U, {}, 2U, 0U, 0x14U},
	{instruction_t::move, 0U, 5U, {}, 2U, 0U, 0x14U},
	{instruction_t::move, 0U, 6U, {}, 2U, 0U, 0x14U},
	{instruction_t::move, 0U, 7U, {}, 2U, 0U, 0x14U},
	{instruction_t::move, 0U, 0U, {}, 2U, 0U, 0x15U},
	{instruction_t::move, 0U, 1U, {}, 2U, 0U, 0x15U},
	{instruction_t::move, 0U, 2U, {}, 2U, 0U, 0x15U},
	{instruction_t::move, 0U, 3U, {}, 2U, 0U, 0x15U},
	{instruction_t::move, 0U, 4U, {}, 2U, 0U, 0x15U},
	{instruction_t::move, 0U, 5U, {}, 2U, 0U, 0x15U},
	{instruction_t::move, 0U, 6U, {}, 2U, 0U, 0x15U},
	{instruction_t::move, 0U, 7U, {}, 2U, 0U, 0x15U},
	{instruction_t::move, 0U, 0U, {}, 2U, 0U, 0x16U},
	{instruction_t::move, 0U, 1U, {}, 2U, 0U, 0x16U},
	{instruction_t::move, 0U, 2U, {}, 2U, 0U, 0x16U},
	{instruction_t::move, 0U, 3U, {}, 2U, 0U, 0x16U},
	{instruction_t::move, 0U, 4U, {}, 2U, 0U, 0x16U},
	{instruction_t::move, 0U, 5U, {}, 2U, 0U, 0x16U},
	{instruction_t::move, 0U, 6U, {}, 2U, 0U, 0x16U},
	{instruction_t::move, 0U, 7U, {}, 2U, 0U, 0x16U},
	{instruction_t::move, 0U, 0U, {}, 2U, 0U, 0x17U},
	{instruction_t::move, 0U, 1U, {}, 2U, 0U, 0x17U},
	{instruction_t::move, 0U, 2U, {}, 2U, 0U, 0x17U},
	{instruction_t::move, 0U, 3U, {}, 2U, 0U, 0x17U},
	{instruction_t::move, 0U, 4U, {}, 2U, 0U, 0x17U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 0U, 0U, {}, 2U, 0U, 0x18U},
	{instruction_t::move, 0U, 1U, {}, 2U, 0U, 0x18U},
	{instruction_t::move, 0U, 2U, {}, 2U, 0U, 0x18U},
	{instruction_t::move, 0U, 3U, {}, 2U, 0U, 0x18U},
	{instruction_t::move, 0U, 4U, {}, 2U, 0U, 0x18U},
	{instruction_t::move, 0U, 5U, {}, 2U, 0U, 0x18U},
	{instruction_t::move, 0U, 6U, {}, 2U, 0U, 0x18U},
	{instruction_t::move, 0U, 7U, {}, 2U, 0U, 0x18U},
	{instruction_t::move, 0U, 0U, {}, 2U, 0U, 0x19U},
	{instruction_t::move, 0U, 1U, {}, 2U, 0U, 0x19U},
	{instruction_t::move, 0U, 2U, {}, 2U, 0U, 0x19U},
	{instruction_t::move, 0U, 3U, {}, 2U, 0U, 0x19U},
	{instruction_t::move, 0U, 4U, {}, 2U, 0U, 0x19U},
	{instruction_t::move, 0U, 5U, {}, 2U, 0U, 0x19U},
	{instruction_t::move, 0U, 6U, {}, 2U, 0U, 0x19U},
	{instruction_t::move, 0U, 7U, {}, 2U, 0U, 0x19U},
	{instruction_t::move, 0U, 0U, {}, 2U, 0U, 0x1aU},
	{instruction_t::move, 0U, 1U, {}, 2U, 0U, 0x1aU},
	{instruction_t::move, 0U, 2U, {}, 2U, 0U, 0x1aU},
	{instruction_t::move, 0U, 3U, {}, 2U, 0U, 0x1aU},
	{instruction_t::move, 0U, 4U, {}, 2U, 0U, 0x1aU},
	{instruction_t::move, 0U, 5U, {}, 2U, 0U, 0x1aU},
	{instruction_t::move, 0U, 6U, {}, 2U, 0U, 0x1aU},
	{instruction_t::move, 0U, 7U, {}, 2U, 0U, 0x1aU},
	{instruction_t::move, 0U, 0U, {}, 2U, 0U, 0x1bU},
	{instruction_t::move, 0U, 1U, {}, 2U, 0U, 0x1bU},
	{instruction_t::move, 0U, 2U, {}, 2U, 0U, 0x1bU},
	{instruction_t::move, 0U, 3U, {}, 2U, 0U, 0x1bU},
	{instruction_t::move, 0U, 4U, {}, 2U, 0U, 0x1bU},
	{instruction_t::move, 0U, 5U, {}, 2U, 0U, 0x1bU},
	{instruction_t::move, 0U, 6U, {}, 2U, 0U, 0x1bU},
	{instruction_t::move, 0U, 7U, {}, 2U, 0U, 0x1bU},
	{instruction_t::move, 0U, 0U, {}, 2U, 0U, 0x1cU},
	{instruction_t::move, 0U, 1U, {}, 2U, 0U, 0x1cU},
	{instruction_t::move, 0U, 2U, {}, 2U, 0U, 0x1cU},
	{instruction_t::move, 0U, 3U, {}, 2U, 0U, 0x1cU},
	{instruction_t::move, 0U, 4U, {}, 2U, 0U, 0x1cU},
	{instruction_t::move, 0U, 5U, {}, 2U, 0U, 0x1cU},
	{instruction_t::move, 0U, 6U, {}, 2U, 0U, 0x1cU},
	{instruction_t::move, 0U, 7U, {}, 2U, 0U, 0x1cU},
	{instruction_t::move, 0U, 0U, {}, 2U, 0U, 0x1dU},
	{instruction_t::move, 0U, 1U, {}, 2U, 0U, 0x1dU},
	{instruction_t::move, 0U, 2U, {}, 2U, 0U, 0x1dU},
	{instruction_t::move, 0U, 3U, {}, 2U, 0U, 0x1dU},
	{instruction_t::move, 0U, 4U, {}, 2U, 0U, 0x1dU},
	{instruction_t::move, 0U, 5U, {}, 2U, 0U, 0x1dU},
	{instruction_t::move, 0U, 6U, {}, 2U, 0U, 0x1dU},
	{instruction_t::move, 0U, 7U, {}, 2U, 0U, 0x1dU},
	{instruction_t::move, 0U, 0U, {}, 2U, 0U, 0x1eU},
	{instruction_t::move, 0U, 1U, {}, 2U, 0U, 0x1eU},
	{instruction_t::move, 0U, 2U, {}, 2U, 0U, 0x1eU},
	{instruction_t::move, 0U, 3U, {}, 2U, 0U, 0x1eU},
	{instruction_t::move, 0U, 4U, {}, 2U, 0U, 0x1eU},
	{instruction_t::move, 0U, 5U, {}, 2U, 0U, 0x1eU},
	{instruction_t::move, 0U, 6U, {}, 2U, 0U, 0x1eU},
	{instruction_t::move, 0U, 7U, {}, 2U, 0U, 0x1eU},
	{instruction_t::move, 0U, 0U, {}, 2U, 0U, 0x1fU},
	{instruction_t::move, 0U, 1U, {}, 2U, 0U, 0x1fU},
	{instruction_t::move, 0U, 2U, {}, 2U, 0U, 0x1fU},
	{instruction_t::move, 0U, 3U, {}, 2U, 0U, 0x1fU},
	{instruction_t::move, 0U, 4U, {}, 2U, 0U, 0x1fU},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 0U, 0U, {}, 2U, 0U, 0x20U},
	{instruction_t::move, 0U, 1U, {}, 2U, 0U, 0x20U},
	{instruction_t::move, 0U, 2U, {}, 2U, 0U, 0x20U},
	{instruction_t::move, 0U, 3U, {}, 2U, 0U, 0x20U},
	{instruction_t::move, 0U, 4U, {}, 2U, 0U, 0x20U},
	{instruction_t::move, 0U, 5U, {}, 2U, 0U, 0x20U},
	{instruction_t::move, 0U, 6U, {}, 2U, 0U, 0x20U},
	{instruction_t::move, 0U, 7U, {}, 2U, 0U, 0x20U},
	{instruction_t::move, 0U, 0U, {}, 2U, 0U, 0x21U},
	{instruction_t::move, 0U, 1U, {}, 2U, 0U, 0x21U},
	{instruction_t::move, 0U, 2U, {}, 2U, 0U, 0x21U},
	{instruction_t::move, 0U, 3U, {}, 2U, 0U, 0x21U},
	{instruction_t::move, 0U, 4U, {}, 2U, 0U, 0x21U},
	{instruction_t::move, 0U, 5U, {}, 2U, 0U, 0x21U},
	{instruction_t::move, 0U, 6U, {}, 2U, 0U, 0x21U},
	{instruction_t::move, 0U, 7U, {}, 2U, 0U, 0x21U},
	{instruction_t::move, 0U, 0U, {}, 2U, 0U, 0x22U},
	{instruction_t::move, 0U, 1U, {}, 2U, 0U, 0x22U},
	{instruction_t::move, 0U, 2U, {}, 2U, 0U, 0x22U},
	{instruction_t::move, 0U, 3U, {}, 2U, 0U, 0x22U},
	{instruction_t::move, 0U, 4U, {}, 2U, 0U, 0x22U},
	{instruction_t::move, 0U, 5U, {}, 2U, 0U, 0x22U},
	{instruction_t::move, 0U, 6U, {}, 2U, 0U, 0x22U},
	{instruction_t::move, 0U, 7U, {}, 2U, 0U, 0x22U},
	{instruction_t::move, 0U, 0U, {}, 2U, 0U, 0x23U},
	{instruction_t::move, 0U, 1U, {}, 2U, 0U, 0x23U},
	{instruction_t::move, 0U, 2U, {}, 2U, 0U, 0x23U},
	{instruction_t::move, 0U, 3U, {}, 2U, 0U, 0x23U},
	{instruction_t::move, 0U, 4U, {}, 2U, 0U, 0x23U},
	{instruction_t::move, 0U, 5U, {}, 2U, 0U, 0x23U},
	{instruction_t::move, 0U, 6U, {}, 2U, 0U, 0x23U},
	{instruction_t::move, 0U, 7U, {}, 2U, 0U, 0x23U},
	{instruction_t::move, 0U, 0U, {}, 2U, 0U, 0x24U},
	{instruction_t::move, 0U, 1U, {}, 2U, 0U, 0x24U},
	{instruction_t::move, 0U, 2U, {}, 2U, 0U, 0x24U},
	{instruction_t::move, 0U, 3U, {}, 2U, 0U, 0x24U},
	{instruction_t::move, 0U, 4U, {}, 2U, 0U, 0x24U},
	{instruction_t::move, 0U, 5U, {}, 2U, 0U, 0x24U},
	{instruction_t::move, 0U, 6U, {}, 2U, 0U, 0x24U},
	{instruction_t::move, 0U, 7U, {}, 2U, 0U, 0x24U},
	{instruction_t::move, 0U, 0U, {}, 2U, 0U, 0x25U},
	{instruction_t::move, 0U, 1U, {}, 2U, 0U, 0x25U},
	{instruction_t::move, 0U, 2U, {}, 2U, 0U, 0x25U},
	{instruction_t::move, 0U, 3U, {}, 2U, 0U, 0x25U},
	{instruction_t::move, 0U, 4U, {}, 2U, 0U, 0x25U},
	{instruction_t::move, 0U, 5U, {}, 2U, 0U, 0x25U},
	{instruction_t::move, 0U, 6U, {}, 2U, 0U, 0x25U},
	{instruction_t::move, 0U, 7U, {}, 2U, 0U, 0x25U},
	{instruction_t::move, 0U, 0U, {}, 2U, 0U, 0x26U},
	{instruction_t::move, 0U, 1U, {}, 2U, 0U, 0x26U},
	{instruction_t::move, 0U, 2U, {}, 2U, 0U, 0x26U},
	{instruction_t::move, 0U, 3U, {}, 2U, 0U, 0x26U},
	{instruction_t::move, 0U, 4U, {}, 2U, 0U, 0x26U},
	{instruction_t::move, 0U, 5U, {}, 2U, 0U, 0x26U},
	{instruction_t::move, 0U, 6U, {}, 2U, 0U, 0x26U},
	{instruction_t::move, 0U, 7U, {}, 2U, 0U, 0x26U},
	{instruction_t::move, 0U, 0U, {}, 2U, 0U, 0x27U},
	{instruction_t::move, 0U, 1U, {}, 2U, 0U, 0x27U},
	{instruction_t::move, 0U, 2U, {}, 2U, 0U, 0x27U},
	{instruction_t::move, 0U, 3U, {}, 2U, 0U, 0x27U},
	{instruction_t::move, 0U, 4U, {}, 2U, 0U, 0x27U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 0U, 0U, {}, 2U, 0U, 0x28U},
	{instruction_t::move, 0U, 1U, {}, 2U, 0U, 0x28U},
	{instruction_t::move, 0U, 2U, {}, 2U, 0U, 0x28U},
	{instruction_t::move, 0U, 3U, {}, 2U, 0U, 0x28U},
	{instruction_t::move, 0U, 4U, {}, 2U, 0U, 0x28U},
	{instruction_t::move, 0U, 5U, {}, 2U, 0U, 0x28U},
	{instruction_t::move, 0U, 6U, {}, 2U, 0U, 0x28U},
	{instruction_t::move, 0U, 7U, {}, 2U, 0U, 0x28U},
	{instruction_t::move, 0U, 0U, {}, 2U, 0U, 0x29U},
	{instruction_t::move, 0U, 1U, {}, 2U, 0U, 0x29U},
	{instruction_t::move, 0U, 2U, {}, 2U, 0U, 0x29U},
	{instruction_t::move, 0U, 3U, {}, 2U, 0U, 0x29U},
	{instruction_t::move, 0U, 4U, {}, 2U, 0U, 0x29U},
	{instruction_t::move, 0U, 5U, {}, 2U, 0U, 0x29U},
	{instruction_t::move, 0U, 6U, {}, 2U, 0U, 0x29U},
	{instruction_t::move, 0U, 7U, {}, 2U, 0U, 0x29U},
	{instruction_t::move, 0U, 0U, {}, 2U, 0U, 0x2aU},
	{instruction_t::move, 0U, 1U, {}, 2U, 0U, 0x2aU},
	{instruction_t::move, 0U, 2U, {}, 2U, 0U, 0x2aU},
	{instruction_t::move, 0U, 3U, {}, 2U, 0U, 0x2aU},
	{instruction_t::move, 0U, 4U, {}, 2U, 0U, 0x2aU},
	{instruction_t::move, 0U, 5U, {}, 2U, 0U, 0x2aU},
	{instruction_t::move, 0U, 6U, {}, 2U, 0U, 0x2aU},
	{instruction_t::move, 0U, 7U, {}, 2U, 0U, 0x2aU},
	{instruction_t::move, 0U, 0U, {}, 2U, 0U, 0x2bU},
	{instruction_t::move, 0U, 1U, {}, 2U, 0U, 0x2bU},
	{instruction_t::move, 0U, 2U, {}, 2U, 0U, 0x2bU},
	{instruction_t::move, 0U, 3U, {}, 2U, 0U, 0x2bU},
	{instruction_t::move, 0U, 4U, {}, 2U, 0U, 0x2bU},
	{instruction_t::move, 0U, 5U, {}, 2U, 0U, 0x2bU},
	{instruction_t::move, 0U, 6U, {}, 2U, 0U, 0x2bU},
	{instruction_t::move, 0U, 7U, {}, 2U, 0U, 0x2bU},
	{instruction_t::move, 0U, 0U, {}, 2U, 0U, 0x2cU},
	{instruction_t::move, 0U, 1U, {}, 2U, 0U, 0x2cU},
	{instruction_t::move, 0U, 2U, {}, 2U, 0U, 0x2cU},
	{instruction_t::move, 0U, 3U, {}, 2U, 0U, 0x2cU},
	{instruction_t::move, 0U, 4U, {}, 2U, 0U, 0x2cU},
	{instruction_t::move, 0U, 5U, {}, 2U, 0U, 0x2cU},
	{instruction_t::move, 0U, 6U, {}, 2U, 0U, 0x2cU},
	{instruction_t::move, 0U, 7U, {}, 2U, 0U, 0x2cU},
	{instruction_t::move, 0U, 0U, {}, 2U, 0U, 0x2dU},
	{instruction_t::move, 0U, 1U, {}, 2U, 0U, 0x2dU},
	{instruction_t::move, 0U, 2U, {}, 2U, 0U, 0x2dU},
	{instruction_t::move, 0U, 3U, {}, 2U, 0U, 0x2dU},
	{instruction_t::move, 0U, 4U, {}, 2U, 0U, 0x2dU},
	{instruction_t::move, 0U, 5U, {}, 2U, 0U, 0x2dU},
	{instruction_t::move, 0U, 6U, {}, 2U, 0U, 0x2dU},
	{instruction_t::move, 0U, 7U, {}, 2U, 0U, 0x2dU},
	{instruction_t::move, 0U, 0U, {}, 2U, 0U, 0x2eU},
	{instruction_t::move, 0U, 1U, {}, 2U, 0U, 0x2eU},
	{instruction_t::move, 0U, 2U, {}, 2U, 0U, 0x2eU},
	{instruction_t::move, 0U, 3U, {}, 2U, 0U, 0x2eU},
	{instruction_t::move, 0U, 4U, {}, 2U, 0U, 0x2eU},
	{instruction_t::move, 0U, 5U, {}, 2U, 0U, 0x2eU},
	{instruction_t::move, 0U, 6U, {}, 2U, 0U, 0x2eU},
	{instruction_t::move, 0U, 7U, {}, 2U, 0U, 0x2eU},
	{instruction_t::move, 0U, 0U, {}, 2U, 0U, 0x2fU},
	{instruction_t::move, 0U, 1U, {}, 2U, 0U, 0x2fU},
	{instruction_t::move, 0U, 2U, {}, 2U, 0U, 0x2fU},
	{instruction_t::move, 0U, 3U, {}, 2U, 0U, 0x2fU},
	{instruction_t::move, 0U, 4U, {}, 2U, 0U, 0x2fU},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 0U, 0U, {}, 2U, 0U, 0x30U},
	{instruction_t::move, 0U, 1U, {}, 2U, 0U, 0x30U},
	{instruction_t::move, 0U, 2U, {}, 2U, 0U, 0x30U},
	{instruction_t::move, 0U, 3U, {}, 2U, 0U, 0x30U},
	{instruction_t::move, 0U, 4U, {}, 2U, 0U, 0x30U},
	{instruction_t::move, 0U, 5U, {}, 2U, 0U, 0x30U},
	{instruction_t::move, 0U, 6U, {}, 2U, 0U, 0x30U},
	{instruction_t::move, 0U, 7U, {}, 2U, 0U, 0x30U},
	{instruction_t::move, 0U, 0U, {}, 2U, 0U, 0x31U},
	{instruction_t::move, 0U, 1U, {}, 2U, 0U, 0x31U},
	{instruction_t::move, 0U, 2U, {}, 2U, 0U, 0x31U},
	{instruction_t::move, 0U, 3U, {}, 2U, 0U, 0x31U},
	{instruction_t::move, 0U, 4U, {}, 2U, 0U, 0x31U},
	{instruction_t::move, 0U, 5U, {}, 2U, 0U, 0x31U},
	{instruction_t::move, 0U, 6U, {}, 2U, 0U, 0x31U},
	{instruction_t::move, 0U, 7U, {}, 2U, 0U, 0x31U},
	{instruction_t::move, 0U, 0U, {}, 2U, 0U, 0x32U},
	{instruction_t::move, 0U, 1U, {}, 2U, 0U, 0x32U},
	{instruction_t::move, 0U, 2U, {}, 2U, 0U, 0x32U},
	{instruction_t::move, 0U, 3U, {}, 2U, 0U, 0x32U},
	{instruction_t::move, 0U, 4U, {}, 2U, 0U, 0x32U},
	{instruction_t::move, 0U, 5U, {}, 2U, 0U, 0x32U},
	{instruction_t::move, 0U, 6U, {}, 2U, 0U, 0x32U},
	{instruction_t::move, 0U, 7U, {}, 2U, 0U, 0x32U},
	{instruction_t::move, 0U, 0U, {}, 2U, 0U, 0x33U},
	{instruction_t::move, 0U, 1U, {}, 2U, 0U, 0x33U},
	{instruction_t::move, 0U, 2U, {}, 2U, 0U, 0x33U},
	{instruction_t::move, 0U, 3U, {}, 2U, 0U, 0x33U},
	{instruction_t::move, 0U, 4U, {}, 2U, 0U, 0x33U},
	{instruction_t::move, 0U, 5U, {}, 2U, 0U, 0x33U},
	{instruction_t::move, 0U, 6U, {}, 2U, 0U, 0x33U},
	{instruction_t::move, 0U, 7U, {}, 2U, 0U, 0x33U},
	{instruction_t::move, 0U, 0U, {}, 2U, 0U, 0x34U},
	{instruction_t::move, 0U, 1U, {}, 2U, 0U, 0x34U},
	{instruction_t::move, 0U, 2U, {}, 2U, 0U, 0x34U},
	{instruction_t::move, 0U, 3U, {}, 2U, 0U, 0x34U},
	{instruction_t::move, 0U, 4U, {}, 2U, 0U, 0x34U},
	{instruction_t::move, 0U, 5U, {}, 2U, 0U, 0x34U},
	{instruction_t::move, 0U, 6U, {}, 2U, 0U, 0x34U},
	{instruction_t::move, 0U, 7U, {}, 2U, 0U, 0x34U},
	{instruction_t::move, 0U, 0U, {}, 2U, 0U, 0x35U},
	{instruction_t::move, 0U, 1U, {}, 2U, 0U, 0x35U},
	{instruction_t::move, 0U, 2U, {}, 2U, 0U, 0x35U},
	{instruction_t::move, 0U, 3U, {}, 2U, 0U, 0x35U},
	{instruction_t::move, 0U, 4U, {}, 2U, 0U, 0x35U},
	{instruction_t::move, 0U, 5U, {}, 2U, 0U, 0x35U},
	{instruction_t::move, 0U, 6U, {}, 2U, 0U, 0x35U},
	{instruction_t::move, 0U, 7U, {}, 2U, 0U, 0x35U},
	{instruction_t::move, 0U, 0U, {}, 2U, 0U, 0x36U},
	{instruction_t::move, 0U, 1U, {}, 2U, 0U, 0x36U},
	{instruction_t::move, 0U, 2U, {}, 2U, 0U, 0x36U},
	{instruction_t::move, 0U, 3U, {}, 2U, 0U, 0x36U},
	{instruction_t::move, 0U, 4U, {}, 2U, 0U, 0x36U},
	{instruction_t::move, 0U, 5U, {}, 2U, 0U, 0x36U},
	{instruction_t::move, 0U, 6U, {}, 2U, 0U, 0x36U},
	{instruction_t::move, 0U, 7U, {}, 2U, 0U, 0x36U},
	{instruction_t::move, 0U, 0U, {}, 2U, 0U, 0x37U},
	{instruction_t::move, 0U, 1U, {}, 2U, 0U, 0x37U},
	{instruction_t::move, 0U, 2U, {}, 2U, 0U, 0x37U},
	{instruction_t::move, 0U, 3U, {}, 2U, 0U, 0x37U},
	{instruction_t::move, 0U, 4U, {}, 2U, 0U, 0x37U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 0U, 0U, {}, 2U, 0U, 0x38U},
	{instruction_t::move, 0U, 1U, {}, 2U, 0U, 0x38U},
	{instruction_t::move, 0U, 2U, {}, 2U, 0U, 0x38U},
	{instruction_t::move, 0U, 3U, {}, 2U, 0U, 0x38U},
	{instruction_t::move, 0U, 4U, {}, 2U, 0U, 0x38U},
	{instruction_t::move, 0U, 5U, {}, 2U, 0U, 0x38U},
	{instruction_t::move, 0U, 6U, {}, 2U, 0U, 0x38U},
	{instruction_t::move, 0U, 7U, {}, 2U, 0U, 0x38U},
	{instruction_t::move, 0U, 0U, {}, 2U, 0U, 0x39U},
	{instruction_t::move, 0U, 1U, {}, 2U, 0U, 0x39U},
	{instruction_t::move, 0U, 2U, {}, 2U, 0U, 0x39U},
	{instruction_t::move, 0U, 3U, {}, 2U, 0U, 0x39U},
	{instruction_t::move, 0U, 4U, {}, 2U, 0U, 0x39U},
	{instruction_t::move, 0U, 5U, {}, 2U, 0U, 0x39U},
	{instruction_t::move, 0U, 6U, {}, 2U, 0U, 0x39U},
	{instruction_t::move, 0U, 7U, {}, 2U, 0U, 0x39U},
	{instruction_t::move, 0U, 0U, {}, 2U, 0U, 0x3aU},
	{instruction_t::move, 0U, 1U, {}, 2U, 0U, 0x3aU},
	{instruction_t::move, 0U, 2U, {}, 2U, 0U, 0x3aU},
	{instruction_t::move, 0U, 3U, {}, 2U, 0U, 0x3aU},
	{instruction_t::move, 0U, 4U, {}, 2U, 0U, 0x3aU},
	{instruction_t::move, 0U, 5U, {}, 2U, 0U, 0x3aU},
	{instruction_t::move, 0U, 6U, {}, 2U, 0U, 0x3aU},
	{instruction_t::move, 0U, 7U, {}, 2U, 0U, 0x3aU},
	{instruction_t::move, 0U, 0U, {}, 2U, 0U, 0x3bU},
	{instruction_t::move, 0U, 1U, {}, 2U, 0U, 0x3bU},
	{instruction_t::move, 0U, 2U, {}, 2U, 0U, 0x3bU},
	{instruction_t::move, 0U, 3U, {}, 2U, 0U, 0x3bU},
	{instruction_t::move, 0U, 4U, {}, 2U, 0U, 0x3bU},
	{instruction_t::move, 0U, 5U, {}, 2U, 0U, 0x3bU},
	{instruction_t::move, 0U, 6U, {}, 2U, 0U, 0x3bU},
	{instruction_t::move, 0U, 7U, {}, 2U, 0U, 0x3bU},
	{instruction_t::move, 0U, 0U, {}, 2U, 0U, 0x3cU},
	{instruction_t::move, 0U, 1U, {}, 2U, 0U, 0x3cU},
	{instruction_t::move, 0U, 2U, {}, 2U, 0U, 0x3cU},
	{instruction_t::move, 0U, 3U, {}, 2U, 0U, 0x3cU},
	{instruction_t::move, 0U, 4U, {}, 2U, 0U, 0x3cU},
	{instruction_t::move, 0U, 5U, {}, 2U, 0U, 0x3cU},
	{instruction_t::move, 0U, 6U, {}, 2U, 0U, 0x3cU},
	{instruction_t::move, 0U, 7U, {}, 2U, 0U, 0x3cU},
	{instruction_t::move, 0U, 0U, {}, 2U, 0U, 0x3dU},
	{instruction_t::move, 0U, 1U, {}, 2U, 0U, 0x3dU},
	{instruction_t::move, 0U, 2U, {}, 2U, 0U, 0x3dU},
	{instruction_t::move, 0U, 3U, {}, 2U, 0U, 0x3dU},
	{instruction_t::move, 0U, 4U, {}, 2U, 0U, 0x3dU},
	{instruction_t::move, 0U, 5U, {}, 2U, 0U, 0x3dU},
	{instruction_t::move, 0U, 6U, {}, 2U, 0U, 0x3dU},
	{instruction_t::move, 0U, 7U, {}, 2U, 0U, 0x3dU},
	{instruction_t::move, 0U, 0U, {}, 2U, 0U, 0x3eU},
	{instruction_t::move, 0U, 1U, {}, 2U, 0U, 0x3eU},
	{instruction_t::move, 0U, 2U, {}, 2U, 0U, 0x3eU},
	{instruction_t::move, 0U, 3U, {}, 2U, 0U, 0x3eU},
	{instruction_t::move, 0U, 4U, {}, 2U, 0U, 0x3eU},
	{instruction_t::move, 0U, 5U, {}, 2U, 0U, 0x3eU},
	{instruction_t::move, 0U, 6U, {}, 2U, 0U, 0x3eU},
	{instruction_t::move, 0U, 7U, {}, 2U, 0U, 0x3eU},
	{instruction_t::move, 0U, 0U, {}, 2U, 0U, 0x3fU},
	{instruction_t::move, 0U, 1U, {}, 2U, 0U, 0x3fU},
	{instruction_t::move, 0U, 2U, {}, 2U, 0U, 0x3fU},
	{instruction_t::move, 0U, 3U, {}, 2U, 0U, 0x3fU},
	{instruction_t::move, 0U, 4U, {}, 2U, 0U, 0x3fU},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 1U, 0U, {}, 2U, 0U, 0x00U},
	{instruction_t::move, 1U, 1U, {}, 2U, 0U, 0x00U},
	{instruction_t::move, 1U, 2U, {}, 2U, 0U, 0x00U},
	{instruction_t::move, 1U, 3U, {}, 2U, 0U, 0x00U},
	{instruction_t::move, 1U, 4U, {}, 2U, 0U, 0x00U},
	{instruction_t::move, 1U, 5U, {}, 2U, 0U, 0x00U},
	{instruction_t::move, 1U, 6U, {}, 2U, 0U, 0x00U},
	{instruction_t::move, 1U, 7U, {}, 2U, 0U, 0x00U},
	{instruction_t::move, 1U, 0U, {}, 2U, 0U, 0x01U},
	{instruction_t::move, 1U, 1U, {}, 2U, 0U, 0x01U},
	{instruction_t::move, 1U, 2U, {}, 2U, 0U, 0x01U},
	{instruction_t::move, 1U, 3U, {}, 2U, 0U, 0x01U},
	{instruction_t::move, 1U, 4U, {}, 2U, 0U, 0x01U},
	{instruction_t::move, 1U, 5U, {}, 2U, 0U, 0x01U},
	{instruction_t::move, 1U, 6U, {}, 2U, 0U, 0x01U},
	{instruction_t::move, 1U, 7U, {}, 2U, 0U, 0x01U},
	{instruction_t::move, 1U, 0U, {}, 2U, 0U, 0x02U},
	{instruction_t::move, 1U, 1U, {}, 2U, 0U, 0x02U},
	{instruction_t::move, 1U, 2U, {}, 2U, 0U, 0x02U},
	{instruction_t::move, 1U, 3U, {}, 2U, 0U, 0x02U},
	{instruction_t::move, 1U, 4U, {}, 2U, 0U, 0x02U},
	{instruction_t::move, 1U, 5U, {}, 2U, 0U, 0x02U},
	{instruction_t::move, 1U, 6U, {}, 2U, 0U, 0x02U},
	{instruction_t::move, 1U, 7U, {}, 2U, 0U, 0x02U},
	{instruction_t::move, 1U, 0U, {}, 2U, 0U, 0x03U},
	{instruction_t::move, 1U, 1U, {}, 2U, 0U, 0x03U},
	{instruction_t::move, 1U, 2U, {}, 2U, 0U, 0x03U},
	{instruction_t::move, 1U, 3U, {}, 2U, 0U, 0x03U},
	{instruction_t::move, 1U, 4U, {}, 2U, 0U, 0x03U},
	{instruction_t::move, 1U, 5U, {}, 2U, 0U, 0x03U},
	{instruction_t::move, 1U, 6U, {}, 2U, 0U, 0x03U},
	{instruction_t::move, 1U, 7U, {}, 2U, 0U, 0x03U},
	{instruction_t::move, 1U, 0U, {}, 2U, 0U, 0x04U},
	{instruction_t::move, 1U, 1U, {}, 2U, 0U, 0x04U},
	{instruction_t::move, 1U, 2U, {}, 2U, 0U, 0x04U},
	{instruction_t::move, 1U, 3U, {}, 2U, 0U, 0x04U},
	{instruction_t::move, 1U, 4U, {}, 2U, 0U, 0x04U},
	{instruction_t::move, 1U, 5U, {}, 2U, 0U, 0x04U},
	{instruction_t::move, 1U, 6U, {}, 2U, 0U, 0x04U},
	{instruction_t::move, 1U, 7U, {}, 2U, 0U, 0x04U},
	{instruction_t::move, 1U, 0U, {}, 2U, 0U, 0x05U},
	{instruction_t::move, 1U, 1U, {}, 2U, 0U, 0x05U},
	{instruction_t::move, 1U, 2U, {}, 2U, 0U, 0x05U},
	{instruction_t::move, 1U, 3U, {}, 2U, 0U, 0x05U},
	{instruction_t::move, 1U, 4U, {}, 2U, 0U, 0x05U},
	{instruction_t::move, 1U, 5U, {}, 2U, 0U, 0x05U},
	{instruction_t::move, 1U, 6U, {}, 2U, 0U, 0x05U},
	{instruction_t::move, 1U, 7U, {}, 2U, 0U, 0x05U},
	{instruction_t::move, 1U, 0U, {}, 2U, 0U, 0x06U},
	{instruction_t::move, 1U, 1U, {}, 2U, 0U, 0x06U},
	{instruction_t::move, 1U, 2U, {}, 2U, 0U, 0x06U},
	{instruction_t::move, 1U, 3U, {}, 2U, 0U, 0x06U},
	{instruction_t::move, 1U, 4U, {}, 2U, 0U, 0x06U},
	{instruction_t::move, 1U, 5U, {}, 2U, 0U, 0x06U},
	{instruction_t::move, 1U, 6U, {}, 2U, 0U, 0x06U},
	{instruction_t::move, 1U, 7U, {}, 2U, 0U, 0x06U},
	{instruction_t::move, 1U, 0U, {}, 2U, 0U, 0x07U},
	{instruction_t::move, 1U, 1U, {}, 2U, 0U, 0x07U},
	{instruction_t::move, 1U, 2U, {}, 2U, 0U, 0x07U},
	{instruction_t::move, 1U, 3U, {}, 2U, 0U, 0x07U},
	{instruction_t::move, 1U, 4U, {}, 2U, 0U, 0x07U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::movea, 1U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::movea, 1U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::movea, 1U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::movea, 1U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::movea, 1U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::movea, 1U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::movea, 1U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::movea, 1U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::movea, 1U, 0U, {}, 2U, 0U, 1U},
	{instruction_t::movea, 1U, 1U, {}, 2U, 0U, 1U},
	{instruction_t::movea, 1U, 2U, {}, 2U, 0U, 1U},
	{instruction_t::movea, 1U, 3U, {}, 2U, 0U, 1U},
	{instruction_t::movea, 1U, 4U, {}, 2U, 0U, 1U},
	{instruction_t::movea, 1U, 5U, {}, 2U, 0U, 1U},
	{instruction_t::movea, 1U, 6U, {}, 2U, 0U, 1U},
	{instruction_t::movea, 1U, 7U, {}, 2U, 0U, 1U},
	{instruction_t::movea, 1U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::movea, 1U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::movea, 1U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::movea, 1U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::movea, 1U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::movea, 1U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::movea, 1U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::movea, 1U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::movea, 1U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::movea, 1U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::movea, 1U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::movea, 1U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::movea, 1U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::movea, 1U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::movea, 1U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::movea, 1U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::movea, 1U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::movea, 1U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::movea, 1U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::movea, 1U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::movea, 1U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::movea, 1U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::movea, 1U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::movea, 1U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::movea, 1U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::movea, 1U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::movea, 1U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::movea, 1U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::movea, 1U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::movea, 1U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::movea, 1U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::movea, 1U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::movea, 1U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::movea, 1U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::movea, 1U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::movea, 1U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::movea, 1U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::movea, 1U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::movea, 1U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::movea, 1U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::movea, 1U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::movea, 1U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::movea, 1U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::movea, 1U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::movea, 1U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 1U, 0U, {}, 2U, 0U, 0x10U},
	{instruction_t::move, 1U, 1U, {}, 2U, 0U, 0x10U},
	{instruction_t::move, 1U, 2U, {}, 2U, 0U, 0x10U},
	{instruction_t::move, 1U, 3U, {}, 2U, 0U, 0x10U},
	{instruction_t::move, 1U, 4U, {}, 2U, 0U, 0x10U},
	{instruction_t::move, 1U, 5U, {}, 2U, 0U, 0x10U},
	{instruction_t::move, 1U, 6U, {}, 2U, 0U, 0x10U},
	{instruction_t::move, 1U, 7U, {}, 2U, 0U, 0x10U},
	{instruction_t::move, 1U, 0U, {}, 2U, 0U, 0x11U},
	{instruction_t::move, 1U, 1U, {}, 2U, 0U, 0x11U},
	{instruction_t::move, 1U, 2U, {}, 2U, 0U, 0x11U},
	{instruction_t::move, 1U, 3U, {}, 2U, 0U, 0x11U},
	{instruction_t::move, 1U, 4U, {}, 2U, 0U, 0x11U},
	{instruction_t::move, 1U, 5U, {}, 2U, 0U, 0x11U},
	{instruction_t::move, 1U, 6U, {}, 2U, 0U, 0x11U},
	{instruction_t::move, 1U, 7U, {}, 2U, 0U, 0x11U},
	{instruction_t::move, 1U, 0U, {}, 2U, 0U, 0x12U},
	{instruction_t::move, 1U, 1U, {}, 2U, 0U, 0x12U},
	{instruction_t::move, 1U, 2U, {}, 2U, 0U, 0x12U},
	{instruction_t::move, 1U, 3U, {}, 2U, 0U, 0x12U},
	{instruction_t::move, 1U, 4U, {}, 2U, 0U, 0x12U},
	{instruction_t::move, 1U, 5U, {}, 2U, 0U, 0x12U},
	{instruction_t::move, 1U, 6U, {}, 2U, 0U, 0x12U},
	{instruction_t::move, 1U, 7U, {}, 2U, 0U, 0x12U},
	{instruction_t::move, 1U, 0U, {}, 2U, 0U, 0x13U},
	{instruction_t::move, 1U, 1U, {}, 2U, 0U, 0x13U},
	{instruction_t::move, 1U, 2U, {}, 2U, 0U, 0x13U},
	{instruction_t::move, 1U, 3U, {}, 2U, 0U, 0x13U},
	{instruction_t::move, 1U, 4U, {}, 2U, 0U, 0x13U},
	{instruction_t::move, 1U, 5U, {}, 2U, 0U, 0x13U},
	{instruction_t::move, 1U, 6U, {}, 2U, 0U, 0x13U},
	{instruction_t::move, 1U, 7U, {}, 2U, 0U, 0x13U},
	{instruction_t::move, 1U, 0U, {}, 2U, 0U, 0x14U},
	{instruction_t::move, 1U, 1U, {}, 2U, 0U, 0x14U},
	{instruction_t::move, 1U, 2U, {}, 2U, 0U, 0x14U},
	{instruction_t::move, 1U, 3U, {}, 2U, 0U, 0x14U},
	{instruction_t::move, 1U, 4U, {}, 2U, 0U, 0x14U},
	{instruction_t::move, 1U, 5U, {}, 2U, 0U, 0x14U},
	{instruction_t::move, 1U, 6U, {}, 2U, 0U, 0x14U},
	{instruction_t::move, 1U, 7U, {}, 2U, 0U, 0x14U},
	{instruction_t::move, 1U, 0U, {}, 2U, 0U, 0x15U},
	{instruction_t::move, 1U, 1U, {}, 2U, 0U, 0x15U},
	{instruction_t::move, 1U, 2U, {}, 2U, 0U, 0x15U},
	{instruction_t::move, 1U, 3U, {}, 2U, 0U, 0x15U},
	{instruction_t::move, 1U, 4U, {}, 2U, 0U, 0x15U},
	{instruction_t::move, 1U, 5U, {}, 2U, 0U, 0x15U},
	{instruction_t::move, 1U, 6U, {}, 2U, 0U, 0x15U},
	{instruction_t::move, 1U, 7U, {}, 2U, 0U, 0x15U},
	{instruction_t::move, 1U, 0U, {}, 2U, 0U, 0x16U},
	{instruction_t::move, 1U, 1U, {}, 2U, 0U, 0x16U},
	{instruction_t::move, 1U, 2U, {}, 2U, 0U, 0x16U},
	{instruction_t::move, 1U, 3U, {}, 2U, 0U, 0x16U},
	{instruction_t::move, 1U, 4U, {}, 2U, 0U, 0x16U},
	{instruction_t::move, 1U, 5U, {}, 2U, 0U, 0x16U},
	{instruction_t::move, 1U, 6U, {}, 2U, 0U, 0x16U},
	{instruction_t::move, 1U, 7U, {}, 2U, 0U, 0x16U},
	{instruction_t::move, 1U, 0U, {}, 2U, 0U, 0x17U},
	{instruction_t::move, 1U, 1U, {}, 2U, 0U, 0x17U},
	{instruction_t::move, 1U, 2U, {}, 2U, 0U, 0x17U},
	{instruction_t::move, 1U, 3U, {}, 2U, 0U, 0x17U},
	{instruction_t::move, 1U, 4U, {}, 2U, 0U, 0x17U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 1U, 0U, {}, 2U, 0U, 0x18U},
	{instruction_t::move, 1U, 1U, {}, 2U, 0U, 0x18U},
	{instruction_t::move, 1U, 2U, {}, 2U, 0U, 0x18U},
	{instruction_t::move, 1U, 3U, {}, 2U, 0U, 0x18U},
	{instruction_t::move, 1U, 4U, {}, 2U, 0U, 0x18U},
	{instruction_t::move, 1U, 5U, {}, 2U, 0U, 0x18U},
	{instruction_t::move, 1U, 6U, {}, 2U, 0U, 0x18U},
	{instruction_t::move, 1U, 7U, {}, 2U, 0U, 0x18U},
	{instruction_t::move, 1U, 0U, {}, 2U, 0U, 0x19U},
	{instruction_t::move, 1U, 1U, {}, 2U, 0U, 0x19U},
	{instruction_t::move, 1U, 2U, {}, 2U, 0U, 0x19U},
	{instruction_t::move, 1U, 3U, {}, 2U, 0U, 0x19U},
	{instruction_t::move, 1U, 4U, {}, 2U, 0U, 0x19U},
	{instruction_t::move, 1U, 5U, {}, 2U, 0U, 0x19U},
	{instruction_t::move, 1U, 6U, {}, 2U, 0U, 0x19U},
	{instruction_t::move, 1U, 7U, {}, 2U, 0U, 0x19U},
	{instruction_t::move, 1U, 0U, {}, 2U, 0U, 0x1aU},
	{instruction_t::move, 1U, 1U, {}, 2U, 0U, 0x1aU},
	{instruction_t::move, 1U, 2U, {}, 2U, 0U, 0x1aU},
	{instruction_t::move, 1U, 3U, {}, 2U, 0U, 0x1aU},
	{instruction_t::move, 1U, 4U, {}, 2U, 0U, 0x1aU},
	{instruction_t::move, 1U, 5U, {}, 2U, 0U, 0x1aU},
	{instruction_t::move, 1U, 6U, {}, 2U, 0U, 0x1aU},
	{instruction_t::move, 1U, 7U, {}, 2U, 0U, 0x1aU},
	{instruction_t::move, 1U, 0U, {}, 2U, 0U, 0x1bU},
	{instruction_t::move, 1U, 1U, {}, 2U, 0U, 0x1bU},
	{instruction_t::move, 1U, 2U, {}, 2U, 0U, 0x1bU},
	{instruction_t::move, 1U, 3U, {}, 2U, 0U, 0x1bU},
	{instruction_t::move, 1U, 4U, {}, 2U, 0U, 0x1bU},
	{instruction_t::move, 1U, 5U, {}, 2U, 0U, 0x1bU},
	{instruction_t::move, 1U, 6U, {}, 2U, 0U, 0x1bU},
	{instruction_t::move, 1U, 7U, {}, 2U, 0U, 0x1bU},
	{instruction_t::move, 1U, 0U, {}, 2U, 0U, 0x1cU},
	{instruction_t::move, 1U, 1U, {}, 2U, 0U, 0x1cU},
	{instruction_t::move, 1U, 2U, {}, 2U, 0U, 0x1cU},
	{instruction_t::move, 1U, 3U, {}, 2U, 0U, 0x1cU},
	{instruction_t::move, 1U, 4U, {}, 2U, 0U, 0x1cU},
	{instruction_t::move, 1U, 5U, {}, 2U, 0U, 0x1cU},
	{instruction_t::move, 1U, 6U, {}, 2U, 0U, 0x1cU},
	{instruction_t::move, 1U, 7U, {}, 2U, 0U, 0x1cU},
	{instruction_t::move, 1U, 0U, {}, 2U, 0U, 0x1dU},
	{instruction_t::move, 1U, 1U, {}, 2U, 0U, 0x1dU},
	{instruction_t::move, 1U, 2U, {}, 2U, 0U, 0x1dU},
	{instruction_t::move, 1U, 3U, {}, 2U, 0U, 0x1dU},
	{instruction_t::move, 1U, 4U, {}, 2U, 0U, 0x1dU},
	{instruction_t::move, 1U, 5U, {}, 2U, 0U, 0x1dU},
	{instruction_t::move, 1U, 6U, {}, 2U, 0U, 0x1dU},
	{instruction_t::move, 1U, 7U, {}, 2U, 0U, 0x1dU},
	{instruction_t::move, 1U, 0U, {}, 2U, 0U, 0x1eU},
	{instruction_t::move, 1U, 1U, {}, 2U, 0U, 0x1eU},
	{instruction_t::move, 1U, 2U, {}, 2U, 0U, 0x1eU},
	{instruction_t::move, 1U, 3U, {}, 2U, 0U, 0x1eU},
	{instruction_t::move, 1U, 4U, {}, 2U, 0U, 0x1eU},
	{instruction_t::move, 1U, 5U, {}, 2U, 0U, 0x1eU},
	{instruction_t::move, 1U, 6U, {}, 2U, 0U, 0x1eU},
	{instruction_t::move, 1U, 7U, {}, 2U, 0U, 0x1eU},
	{instruction_t::move, 1U, 0U, {}, 2U, 0U, 0x1fU},
	{instruction_t::move, 1U, 1U, {}, 2U, 0U, 0x1fU},
	{instruction_t::move, 1U, 2U, {}, 2U, 0U, 0x1fU},
	{instruction_t::move, 1U, 3U, {}, 2U, 0U, 0x1fU},
	{instruction_t::move, 1U, 4U, {}, 2U, 0U, 0x1fU},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 1U, 0U, {}, 2U, 0U, 0x20U},
	{instruction_t::move, 1U, 1U, {}, 2U, 0U, 0x20U},
	{instruction_t::move, 1U, 2U, {}, 2U, 0U, 0x20U},
	{instruction_t::move, 1U, 3U, {}, 2U, 0U, 0x20U},
	{instruction_t::move, 1U, 4U, {}, 2U, 0U, 0x20U},
	{instruction_t::move, 1U, 5U, {}, 2U, 0U, 0x20U},
	{instruction_t::move, 1U, 6U, {}, 2U, 0U, 0x20U},
	{instruction_t::move, 1U, 7U, {}, 2U, 0U, 0x20U},
	{instruction_t::move, 1U, 0U, {}, 2U, 0U, 0x21U},
	{instruction_t::move, 1U, 1U, {}, 2U, 0U, 0x21U},
	{instruction_t::move, 1U, 2U, {}, 2U, 0U, 0x21U},
	{instruction_t::move, 1U, 3U, {}, 2U, 0U, 0x21U},
	{instruction_t::move, 1U, 4U, {}, 2U, 0U, 0x21U},
	{instruction_t::move, 1U, 5U, {}, 2U, 0U, 0x21U},
	{instruction_t::move, 1U, 6U, {}, 2U, 0U, 0x21U},
	{instruction_t::move, 1U, 7U, {}, 2U, 0U, 0x21U},
	{instruction_t::move, 1U, 0U, {}, 2U, 0U, 0x22U},
	{instruction_t::move, 1U, 1U, {}, 2U, 0U, 0x22U},
	{instruction_t::move, 1U, 2U, {}, 2U, 0U, 0x22U},
	{instruction_t::move, 1U, 3U, {}, 2U, 0U, 0x22U},
	{instruction_t::move, 1U, 4U, {}, 2U, 0U, 0x22U},
	{instruction_t::move, 1U, 5U, {}, 2U, 0U, 0x22U},
	{instruction_t::move, 1U, 6U, {}, 2U, 0U, 0x22U},
	{instruction_t::move, 1U, 7U, {}, 2U, 0U, 0x22U},
	{instruction_t::move, 1U, 0U, {}, 2U, 0U, 0x23U},
	{instruction_t::move, 1U, 1U, {}, 2U, 0U, 0x23U},
	{instruction_t::move, 1U, 2U, {}, 2U, 0U, 0x23U},
	{instruction_t::move, 1U, 3U, {}, 2U, 0U, 0x23U},
	{instruction_t::move, 1U, 4U, {}, 2U, 0U, 0x23U},
	{instruction_t::move, 1U, 5U, {}, 2U, 0U, 0x23U},
	{instruction_t::move, 1U, 6U, {}, 2U, 0U, 0x23U},
	{instruction_t::move, 1U, 7U, {}, 2U, 0U, 0x23U},
	{instruction_t::move, 1U, 0U, {}, 2U, 0U, 0x24U},
	{instruction_t::move, 1U, 1U, {}, 2U, 0U, 0x24U},
	{instruction_t::move, 1U, 2U, {}, 2U, 0U, 0x24U},
	{instruction_t::move, 1U, 3U, {}, 2U, 0U, 0x24U},
	{instruction_t::move, 1U, 4U, {}, 2U, 0U, 0x24U},
	{instruction_t::move, 1U, 5U, {}, 2U, 0U, 0x24U},
	{instruction_t::move, 1U, 6U, {}, 2U, 0U, 0x24U},
	{instruction_t::move, 1U, 7U, {}, 2U, 0U, 0x24U},
	{instruction_t::move, 1U, 0U, {}, 2U, 0U, 0x25U},
	{instruction_t::move, 1U, 1U, {}, 2U, 0U, 0x25U},
	{instruction_t::move, 1U, 2U, {}, 2U, 0U, 0x25U},
	{instruction_t::move, 1U, 3U, {}, 2U, 0U, 0x25U},
	{instruction_t::move, 1U, 4U, {}, 2U, 0U, 0x25U},
	{instruction_t::move, 1U, 5U, {}, 2U, 0U, 0x25U},
	{instruction_t::move, 1U, 6U, {}, 2U, 0U, 0x25U},
	{instruction_t::move, 1U, 7U, {}, 2U, 0U, 0x25U},
	{instruction_t::move, 1U, 0U, {}, 2U, 0U, 0x26U},
	{instruction_t::move, 1U, 1U, {}, 2U, 0U, 0x26U},
	{instruction_t::move, 1U, 2U, {}, 2U, 0U, 0x26U},
	{instruction_t::move, 1U, 3U, {}, 2U, 0U, 0x26U},
	{instruction_t::move, 1U, 4U, {}, 2U, 0U, 0x26U},
	{instruction_t::move, 1U, 5U, {}, 2U, 0U, 0x26U},
	{instruction_t::move, 1U, 6U, {}, 2U, 0U, 0x26U},
	{instruction_t::move, 1U, 7U, {}, 2U, 0U, 0x26U},
	{instruction_t::move, 1U, 0U, {}, 2U, 0U, 0x27U},
	{instruction_t::move, 1U, 1U, {}, 2U, 0U, 0x27U},
	{instruction_t::move, 1U, 2U, {}, 2U, 0U, 0x27U},
	{instruction_t::move, 1U, 3U, {}, 2U, 0U, 0x27U},
	{instruction_t::move, 1U, 4U, {}, 2U, 0U, 0x27U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 1U, 0U, {}, 2U, 0U, 0x28U},
	{instruction_t::move, 1U, 1U, {}, 2U, 0U, 0x28U},
	{instruction_t::move, 1U, 2U, {}, 2U, 0U, 0x28U},
	{instruction_t::move, 1U, 3U, {}, 2U, 0U, 0x28U},
	{instruction_t::move, 1U, 4U, {}, 2U, 0U, 0x28U},
	{instruction_t::move, 1U, 5U, {}, 2U, 0U, 0x28U},
	{instruction_t::move, 1U, 6U, {}, 2U, 0U, 0x28U},
	{instruction_t::move, 1U, 7U, {}, 2U, 0U, 0x28U},
	{instruction_t::move, 1U, 0U, {}, 2U, 0U, 0x29U},
	{instruction_t::move, 1U, 1U, {}, 2U, 0U, 0x29U},
	{instruction_t::move, 1U, 2U, {}, 2U, 0U, 0x29U},
	{instruction_t::move, 1U, 3U, {}, 2U, 0U, 0x29U},
	{instruction_t::move, 1U, 4U, {}, 2U, 0U, 0x29U},
	{instruction_t::move, 1U, 5U, {}, 2U, 0U, 0x29U},
	{instruction_t::move, 1U, 6U, {}, 2U, 0U, 0x29U},
	{instruction_t::move, 1U, 7U, {}, 2U, 0U, 0x29U},
	{instruction_t::move, 1U, 0U, {}, 2U, 0U, 0x2aU},
	{instruction_t::move, 1U, 1U, {}, 2U, 0U, 0x2aU},
	{instruction_t::move, 1U, 2U, {}, 2U, 0U, 0x2aU},
	{instruction_t::move, 1U, 3U, {}, 2U, 0U, 0x2aU},
	{instruction_t::move, 1U, 4U, {}, 2U, 0U, 0x2aU},
	{instruction_t::move, 1U, 5U, {}, 2U, 0U, 0x2aU},
	{instruction_t::move, 1U, 6U, {}, 2U, 0U, 0x2aU},
	{instruction_t::move, 1U, 7U, {}, 2U, 0U, 0x2aU},
	{instruction_t::move, 1U, 0U, {}, 2U, 0U, 0x2bU},
	{instruction_t::move, 1U, 1U, {}, 2U, 0U, 0x2bU},
	{instruction_t::move, 1U, 2U, {}, 2U, 0U, 0x2bU},
	{instruction_t::move, 1U, 3U, {}, 2U, 0U, 0x2bU},
	{instruction_t::move, 1U, 4U, {}, 2U, 0U, 0x2bU},
	{instruction_t::move, 1U, 5U, {}, 2U, 0U, 0x2bU},
	{instruction_t::move, 1U, 6U, {}, 2U, 0U, 0x2bU},
	{instruction_t::move, 1U, 7U, {}, 2U, 0U, 0x2bU},
	{instruction_t::move, 1U, 0U, {}, 2U, 0U, 0x2cU},
	{instruction_t::move, 1U, 1U, {}, 2U, 0U, 0x2cU},
	{instruction_t::move, 1U, 2U, {}, 2U, 0U, 0x2cU},
	{instruction_t::move, 1U, 3U, {}, 2U, 0U, 0x2cU},
	{instruction_t::move, 1U, 4U, {}, 2U, 0U, 0x2cU},
	{instruction_t::move, 1U, 5U, {}, 2U, 0U, 0x2cU},
	{instruction_t::move, 1U, 6U, {}, 2U, 0U, 0x2cU},
	{instruction_t::move, 1U, 7U, {}, 2U, 0U, 0x2cU},
	{instruction_t::move, 1U, 0U, {}, 2U, 0U, 0x2dU},
	{instruction_t::move, 1U, 1U, {}, 2U, 0U, 0x2dU},
	{instruction_t::move, 1U, 2U, {}, 2U, 0U, 0x2dU},
	{instruction_t::move, 1U, 3U, {}, 2U, 0U, 0x2dU},
	{instruction_t::move, 1U, 4U, {}, 2U, 0U, 0x2dU},
	{instruction_t::move, 1U, 5U, {}, 2U, 0U, 0x2dU},
	{instruction_t::move, 1U, 6U, {}, 2U, 0U, 0x2dU},
	{instruction_t::move, 1U, 7U, {}, 2U, 0U, 0x2dU},
	{instruction_t::move, 1U, 0U, {}, 2U, 0U, 0x2eU},
	{instruction_t::move, 1U, 1U, {}, 2U, 0U, 0x2eU},
	{instruction_t::move, 1U, 2U, {}, 2U, 0U, 0x2eU},
	{instruction_t::move, 1U, 3U, {}, 2U, 0U, 0x2eU},
	{instruction_t::move, 1U, 4U, {}, 2U, 0U, 0x2eU},
	{instruction_t::move, 1U, 5U, {}, 2U, 0U, 0x2eU},
	{instruction_t::move, 1U, 6U, {}, 2U, 0U, 0x2eU},
	{instruction_t::move, 1U, 7U, {}, 2U, 0U, 0x2eU},
	{instruction_t::move, 1U, 0U, {}, 2U, 0U, 0x2fU},
	{instruction_t::move, 1U, 1U, {}, 2U, 0U, 0x2fU},
	{instruction_t::move, 1U, 2U, {}, 2U, 0U, 0x2fU},
	{instruction_t::move, 1U, 3U, {}, 2U, 0U, 0x2fU},
	{instruction_t::move, 1U, 4U, {}, 2U, 0U, 0x2fU},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 1U, 0U, {}, 2U, 0U, 0x30U},
	{instruction_t::move, 1U, 1U, {}, 2U, 0U, 0x30U},
	{instruction_t::move, 1U, 2U, {}, 2U, 0U, 0x30U},
	{instruction_t::move, 1U, 3U, {}, 2U, 0U, 0x30U},
	{instruction_t::move, 1U, 4U, {}, 2U, 0U, 0x30U},
	{instruction_t::move, 1U, 5U, {}, 2U, 0U, 0x30U},
	{instruction_t::move, 1U, 6U, {}, 2U, 0U, 0x30U},
	{instruction_t::move, 1U, 7U, {}, 2U, 0U, 0x30U},
	{instruction_t::move, 1U, 0U, {}, 2U, 0U, 0x31U},
	{instruction_t::move, 1U, 1U, {}, 2U, 0U, 0x31U},
	{instruction_t::move, 1U, 2U, {}, 2U, 0U, 0x31U},
	{instruction_t::move, 1U, 3U, {}, 2U, 0U, 0x31U},
	{instruction_t::move, 1U, 4U, {}, 2U, 0U, 0x31U},
	{instruction_t::move, 1U, 5U, {}, 2U, 0U, 0x31U},
	{instruction_t::move, 1U, 6U, {}, 2U, 0U, 0x31U},
	{instruction_t::move, 1U, 7U, {}, 2U, 0U, 0x31U},
	{instruction_t::move, 1U, 0U, {}, 2U, 0U, 0x32U},
	{instruction_t::move, 1U, 1U, {}, 2U, 0U, 0x32U},
	{instruction_t::move, 1U, 2U, {}, 2U, 0U, 0x32U},
	{instruction_t::move, 1U, 3U, {}, 2U, 0U, 0x32U},
	{instruction_t::move, 1U, 4U, {}, 2U, 0U, 0x32U},
	{instruction_t::move, 1U, 5U, {}, 2U, 0U, 0x32U},
	{instruction_t::move, 1U, 6U, {}, 2U, 0U, 0x32U},
	{instruction_t::move, 1U, 7U, {}, 2U, 0U, 0x32U},
	{instruction_t::move, 1U, 0U, {}, 2U, 0U, 0x33U},
	{instruction_t::move, 1U, 1U, {}, 2U, 0U, 0x33U},
	{instruction_t::move, 1U, 2U, {}, 2U, 0U, 0x33U},
	{instruction_t::move, 1U, 3U, {}, 2U, 0U, 0x33U},
	{instruction_t::move, 1U, 4U, {}, 2U, 0U, 0x33U},
	{instruction_t::move, 1U, 5U, {}, 2U, 0U, 0x33U},
	{instruction_t::move, 1U, 6U, {}, 2U, 0U, 0x33U},
	{instruction_t::move, 1U, 7U, {}, 2U, 0U, 0x33U},
	{instruction_t::move, 1U, 0U, {}, 2U, 0U, 0x34U},
	{instruction_t::move, 1U, 1U, {}, 2U, 0U, 0x34U},
	{instruction_t::move, 1U, 2U, {}, 2U, 0U, 0x34U},
	{instruction_t::move, 1U, 3U, {}, 2U, 0U, 0x34U},
	{instruction_t::move, 1U, 4U, {}, 2U, 0U, 0x34U},
	{instruction_t::move, 1U, 5U, {}, 2U, 0U, 0x34U},
	{instruction_t::move, 1U, 6U, {}, 2U, 0U, 0x34U},
	{instruction_t::move, 1U, 7U, {}, 2U, 0U, 0x34U},
	{instruction_t::move, 1U, 0U, {}, 2U, 0U, 0x35U},
	{instruction_t::move, 1U, 1U, {}, 2U, 0U, 0x35U},
	{instruction_t::move, 1U, 2U, {}, 2U, 0U, 0x35U},
	{instruction_t::move, 1U, 3U, {}, 2U, 0U, 0x35U},
	{instruction_t::move, 1U, 4U, {}, 2U, 0U, 0x35U},
	{instruction_t::move, 1U, 5U, {}, 2U, 0U, 0x35U},
	{instruction_t::move, 1U, 6U, {}, 2U, 0U, 0x35U},
	{instruction_t::move, 1U, 7U, {}, 2U, 0U, 0x35U},
	{instruction_t::move, 1U, 0U, {}, 2U, 0U, 0x36U},
	{instruction_t::move, 1U, 1U, {}, 2U, 0U, 0x36U},
	{instruction_t::move, 1U, 2U, {}, 2U, 0U, 0x36U},
	{instruction_t::move, 1U, 3U, {}, 2U, 0U, 0x36U},
	{instruction_t::move, 1U, 4U, {}, 2U, 0U, 0x36U},
	{instruction_t::move, 1U, 5U, {}, 2U, 0U, 0x36U},
	{instruction_t::move, 1U, 6U, {}, 2U, 0U, 0x36U},
	{instruction_t::move, 1U, 7U, {}, 2U, 0U, 0x36U},
	{instruction_t::move, 1U, 0U, {}, 2U, 0U, 0x37U},
	{instruction_t::move, 1U, 1U, {}, 2U, 0U, 0x37U},
	{instruction_t::move, 1U, 2U, {}, 2U, 0U, 0x37U},
	{instruction_t::move, 1U, 3U, {}, 2U, 0U, 0x37U},
	{instruction_t::move, 1U, 4U, {}, 2U, 0U, 0x37U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 1U, 0U, {}, 2U, 0U, 0x38U},
	{instruction_t::move, 1U, 1U, {}, 2U, 0U, 0x38U},
	{instruction_t::move, 1U, 2U, {}, 2U, 0U, 0x38U},
	{instruction_t::move, 1U, 3U, {}, 2U, 0U, 0x38U},
	{instruction_t::move, 1U, 4U, {}, 2U, 0U, 0x38U},
	{instruction_t::move, 1U, 5U, {}, 2U, 0U, 0x38U},
	{instruction_t::move, 1U, 6U, {}, 2U, 0U, 0x38U},
	{instruction_t::move, 1U, 7U, {}, 2U, 0U, 0x38U},
	{instruction_t::move, 1U, 0U, {}, 2U, 0U, 0x39U},
	{instruction_t::move, 1U, 1U, {}, 2U, 0U, 0x39U},
	{instruction_t::move, 1U, 2U, {}, 2U, 0U, 0x39U},
	{instruction_t::move, 1U, 3U, {}, 2U, 0U, 0x39U},
	{instruction_t::move, 1U, 4U, {}, 2U, 0U, 0x39U},
	{instruction_t::move, 1U, 5U, {}, 2U, 0U, 0x39U},
	{instruction_t::move, 1U, 6U, {}, 2U, 0U, 0x39U},
	{instruction_t::move, 1U, 7U, {}, 2U, 0U, 0x39U},
	{instruction_t::move, 1U, 0U, {}, 2U, 0U, 0x3aU},
	{instruction_t::move, 1U, 1U, {}, 2U, 0U, 0x3aU},
	{instruction_t::move, 1U, 2U, {}, 2U, 0U, 0x3aU},
	{instruction_t::move, 1U, 3U, {}, 2U, 0U, 0x3aU},
	{instruction_t::move, 1U, 4U, {}, 2U, 0U, 0x3aU},
	{instruction_t::move, 1U, 5U, {}, 2U, 0U, 0x3aU},
	{instruction_t::move, 1U, 6U, {}, 2U, 0U, 0x3aU},
	{instruction_t::move, 1U, 7U, {}, 2U, 0U, 0x3aU},
	{instruction_t::move, 1U, 0U, {}, 2U, 0U, 0x3bU},
	{instruction_t::move, 1U, 1U, {}, 2U, 0U, 0x3bU},
	{instruction_t::move, 1U, 2U, {}, 2U, 0U, 0x3bU},
	{instruction_t::move, 1U, 3U, {}, 2U, 0U, 0x3bU},
	{instruction_t::move, 1U, 4U, {}, 2U, 0U, 0x3bU},
	{instruction_t::move, 1U, 5U, {}, 2U, 0U, 0x3bU},
	{instruction_t::move, 1U, 6U, {}, 2U, 0U, 0x3bU},
	{instruction_t::move, 1U, 7U, {}, 2U, 0U, 0x3bU},
	{instruction_t::move, 1U, 0U, {}, 2U, 0U, 0x3cU},
	{instruction_t::move, 1U, 1U, {}, 2U, 0U, 0x3cU},
	{instruction_t::move, 1U, 2U, {}, 2U, 0U, 0x3cU},
	{instruction_t::move, 1U, 3U, {}, 2U, 0U, 0x3cU},
	{instruction_t::move, 1U, 4U, {}, 2U, 0U, 0x3cU},
	{instruction_t::move, 1U, 5U, {}, 2U, 0U, 0x3cU},
	{instruction_t::move, 1U, 6U, {}, 2U, 0U, 0x3cU},
	{instruction_t::move, 1U, 7U, {}, 2U, 0U, 0x3cU},
	{instruction_t::move, 1U, 0U, {}, 2U, 0U, 0x3dU},
	{instruction_t::move, 1U, 1U, {}, 2U, 0U, 0x3dU},
	{instruction_t::move, 1U, 2U, {}, 2U, 0U, 0x3dU},
	{instruction_t::move, 1U, 3U, {}, 2U, 0U, 0x3dU},
	{instruction_t::move, 1U, 4U, {}, 2U, 0U, 0x3dU},
	{instruction_t::move, 1U, 5U, {}, 2U, 0U, 0x3dU},
	{instruction_t::move, 1U, 6U, {}, 2U, 0U, 0x3dU},
	{instruction_t::move, 1U, 7U, {}, 2U, 0U, 0x3dU},
	{instruction_t::move, 1U, 0U, {}, 2U, 0U, 0x3eU},
	{instruction_t::move, 1U, 1U, {}, 2U, 0U, 0x3eU},
	{instruction_t::move, 1U, 2U, {}, 2U, 0U, 0x3eU},
	{instruction_t::move, 1U, 3U, {}, 2U, 0U, 0x3eU},
	{instruction_t::move, 1U, 4U, {}, 2U, 0U, 0x3eU},
	{instruction_t::move, 1U, 5U, {}, 2U, 0U, 0x3eU},
	{instruction_t::move, 1U, 6U, {}, 2U, 0U, 0x3eU},
	{instruction_t::move, 1U, 7U, {}, 2U, 0U, 0x3eU},
	{instruction_t::move, 1U, 0U, {}, 2U, 0U, 0x3fU},
	{instruction_t::move, 1U, 1U, {}, 2U, 0U, 0x3fU},
	{instruction_t::move, 1U, 2U, {}, 2U, 0U, 0x3fU},
	{instruction_t::move, 1U, 3U, {}, 2U, 0U, 0x3fU},
	{instruction_t::move, 1U, 4U, {}, 2U, 0U, 0x3fU},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 2U, 0U, {}, 2U, 0U, 0x00U},
	{instruction_t::move, 2U, 1U, {}, 2U, 0U, 0x00U},
	{instruction_t::move, 2U, 2U, {}, 2U, 0U, 0x00U},
	{instruction_t::move, 2U, 3U, {}, 2U, 0U, 0x00U},
	{instruction_t::move, 2U, 4U, {}, 2U, 0U, 0x00U},
	{instruction_t::move, 2U, 5U, {}, 2U, 0U, 0x00U},
	{instruction_t::move, 2U, 6U, {}, 2U, 0U, 0x00U},
	{instruction_t::move, 2U, 7U, {}, 2U, 0U, 0x00U},
	{instruction_t::move, 2U, 0U, {}, 2U, 0U, 0x01U},
	{instruction_t::move, 2U, 1U, {}, 2U, 0U, 0x01U},
	{instruction_t::move, 2U, 2U, {}, 2U, 0U, 0x01U},
	{instruction_t::move, 2U, 3U, {}, 2U, 0U, 0x01U},
	{instruction_t::move, 2U, 4U, {}, 2U, 0U, 0x01U},
	{instruction_t::move, 2U, 5U, {}, 2U, 0U, 0x01U},
	{instruction_t::move, 2U, 6U, {}, 2U, 0U, 0x01U},
	{instruction_t::move, 2U, 7U, {}, 2U, 0U, 0x01U},
	{instruction_t::move, 2U, 0U, {}, 2U, 0U, 0x02U},
	{instruction_t::move, 2U, 1U, {}, 2U, 0U, 0x02U},
	{instruction_t::move, 2U, 2U, {}, 2U, 0U, 0x02U},
	{instruction_t::move, 2U, 3U, {}, 2U, 0U, 0x02U},
	{instruction_t::move, 2U, 4U, {}, 2U, 0U, 0x02U},
	{instruction_t::move, 2U, 5U, {}, 2U, 0U, 0x02U},
	{instruction_t::move, 2U, 6U, {}, 2U, 0U, 0x02U},
	{instruction_t::move, 2U, 7U, {}, 2U, 0U, 0x02U},
	{instruction_t::move, 2U, 0U, {}, 2U, 0U, 0x03U},
	{instruction_t::move, 2U, 1U, {}, 2U, 0U, 0x03U},
	{instruction_t::move, 2U, 2U, {}, 2U, 0U, 0x03U},
	{instruction_t::move, 2U, 3U, {}, 2U, 0U, 0x03U},
	{instruction_t::move, 2U, 4U, {}, 2U, 0U, 0x03U},
	{instruction_t::move, 2U, 5U, {}, 2U, 0U, 0x03U},
	{instruction_t::move, 2U, 6U, {}, 2U, 0U, 0x03U},
	{instruction_t::move, 2U, 7U, {}, 2U, 0U, 0x03U},
	{instruction_t::move, 2U, 0U, {}, 2U, 0U, 0x04U},
	{instruction_t::move, 2U, 1U, {}, 2U, 0U, 0x04U},
	{instruction_t::move, 2U, 2U, {}, 2U, 0U, 0x04U},
	{instruction_t::move, 2U, 3U, {}, 2U, 0U, 0x04U},
	{instruction_t::move, 2U, 4U, {}, 2U, 0U, 0x04U},
	{instruction_t::move, 2U, 5U, {}, 2U, 0U, 0x04U},
	{instruction_t::move, 2U, 6U, {}, 2U, 0U, 0x04U},
	{instruction_t::move, 2U, 7U, {}, 2U, 0U, 0x04U},
	{instruction_t::move, 2U, 0U, {}, 2U, 0U, 0x05U},
	{instruction_t::move, 2U, 1U, {}, 2U, 0U, 0x05U},
	{instruction_t::move, 2U, 2U, {}, 2U, 0U, 0x05U},
	{instruction_t::move, 2U, 3U, {}, 2U, 0U, 0x05U},
	{instruction_t::move, 2U, 4U, {}, 2U, 0U, 0x05U},
	{instruction_t::move, 2U, 5U, {}, 2U, 0U, 0x05U},
	{instruction_t::move, 2U, 6U, {}, 2U, 0U, 0x05U},
	{instruction_t::move, 2U, 7U, {}, 2U, 0U, 0x05U},
	{instruction_t::move, 2U, 0U, {}, 2U, 0U, 0x06U},
	{instruction_t::move, 2U, 1U, {}, 2U, 0U, 0x06U},
	{instruction_t::move, 2U, 2U, {}, 2U, 0U, 0x06U},
	{instruction_t::move, 2U, 3U, {}, 2U, 0U, 0x06U},
	{instruction_t::move, 2U, 4U, {}, 2U, 0U, 0x06U},
	{instruction_t::move, 2U, 5U, {}, 2U, 0U, 0x06U},
	{instruction_t::move, 2U, 6U, {}, 2U, 0U, 0x06U},
	{instruction_t::move, 2U, 7U, {}, 2U, 0U, 0x06U},
	{instruction_t::move, 2U, 0U, {}, 2U, 0U, 0x07U},
	{instruction_t::move, 2U, 1U, {}, 2U, 0U, 0x07U},
	{instruction_t::move, 2U, 2U, {}, 2U, 0U, 0x07U},
	{instruction_t::move, 2U, 3U, {}, 2U, 0U, 0x07U},
	{instruction_t::move, 2U, 4U, {}, 2U, 0U, 0x07U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::movea, 2U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::movea, 2U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::movea, 2U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::movea, 2U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::movea, 2U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::movea, 2U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::movea, 2U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::movea, 2U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::movea, 2U, 0U, {}, 2U, 0U, 1U},
	{instruction_t::movea, 2U, 1U, {}, 2U, 0U, 1U},
	{instruction_t::movea, 2U, 2U, {}, 2U, 0U, 1U},
	{instruction_t::movea, 2U, 3U, {}, 2U, 0U, 1U},
	{instruction_t::movea, 2U, 4U, {}, 2U, 0U, 1U},
	{instruction_t::movea, 2U, 5U, {}, 2U, 0U, 1U},
	{instruction_t::movea, 2U, 6U, {}, 2U, 0U, 1U},
	{instruction_t::movea, 2U, 7U, {}, 2U, 0U, 1U},
	{instruction_t::movea, 2U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::movea, 2U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::movea, 2U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::movea, 2U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::movea, 2U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::movea, 2U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::movea, 2U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::movea, 2U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::movea, 2U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::movea, 2U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::movea, 2U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::movea, 2U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::movea, 2U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::movea, 2U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::movea, 2U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::movea, 2U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::movea, 2U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::movea, 2U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::movea, 2U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::movea, 2U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::movea, 2U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::movea, 2U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::movea, 2U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::movea, 2U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::movea, 2U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::movea, 2U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::movea, 2U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::movea, 2U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::movea, 2U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::movea, 2U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::movea, 2U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::movea, 2U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::movea, 2U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::movea, 2U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::movea, 2U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::movea, 2U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::movea, 2U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::movea, 2U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::movea, 2U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::movea, 2U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::movea, 2U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::movea, 2U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::movea, 2U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::movea, 2U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::movea, 2U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 2U, 0U, {}, 2U, 0U, 0x10U},
	{instruction_t::move, 2U, 1U, {}, 2U, 0U, 0x10U},
	{instruction_t::move, 2U, 2U, {}, 2U, 0U, 0x10U},
	{instruction_t::move, 2U, 3U, {}, 2U, 0U, 0x10U},
	{instruction_t::move, 2U, 4U, {}, 2U, 0U, 0x10U},
	{instruction_t::move, 2U, 5U, {}, 2U, 0U, 0x10U},
	{instruction_t::move, 2U, 6U, {}, 2U, 0U, 0x10U},
	{instruction_t::move, 2U, 7U, {}, 2U, 0U, 0x10U},
	{instruction_t::move, 2U, 0U, {}, 2U, 0U, 0x11U},
	{instruction_t::move, 2U, 1U, {}, 2U, 0U, 0x11U},
	{instruction_t::move, 2U, 2U, {}, 2U, 0U, 0x11U},
	{instruction_t::move, 2U, 3U, {}, 2U, 0U, 0x11U},
	{instruction_t::move, 2U, 4U, {}, 2U, 0U, 0x11U},
	{instruction_t::move, 2U, 5U, {}, 2U, 0U, 0x11U},
	{instruction_t::move, 2U, 6U, {}, 2U, 0U, 0x11U},
	{instruction_t::move, 2U, 7U, {}, 2U, 0U, 0x11U},
	{instruction_t::move, 2U, 0U, {}, 2U, 0U, 0x12U},
	{instruction_t::move, 2U, 1U, {}, 2U, 0U, 0x12U},
	{instruction_t::move, 2U, 2U, {}, 2U, 0U, 0x12U},
	{instruction_t::move, 2U, 3U, {}, 2U, 0U, 0x12U},
	{instruction_t::move, 2U, 4U, {}, 2U, 0U, 0x12U},
	{instruction_t::move, 2U, 5U, {}, 2U, 0U, 0x12U},
	{instruction_t::move, 2U, 6U, {}, 2U, 0U, 0x12U},
	{instruction_t::move, 2U, 7U, {}, 2U, 0U, 0x12U},
	{instruction_t::move, 2U, 0U, {}, 2U, 0U, 0x13U},
	{instruction_t::move, 2U, 1U, {}, 2U, 0U, 0x13U},
	{instruction_t::move, 2U, 2U, {}, 2U, 0U, 0x13U},
	{instruction_t::move, 2U, 3U, {}, 2U, 0U, 0x13U},
	{instruction_t::move, 2U, 4U, {}, 2U, 0U, 0x13U},
	{instruction_t::move, 2U, 5U, {}, 2U, 0U, 0x13U},
	{instruction_t::move, 2U, 6U, {}, 2U, 0U, 0x13U},
	{instruction_t::move, 2U, 7U, {}, 2U, 0U, 0x13U},
	{instruction_t::move, 2U, 0U, {}, 2U, 0U, 0x14U},
	{instruction_t::move, 2U, 1U, {}, 2U, 0U, 0x14U},
	{instruction_t::move, 2U, 2U, {}, 2U, 0U, 0x14U},
	{instruction_t::move, 2U, 3U, {}, 2U, 0U, 0x14U},
	{instruction_t::move, 2U, 4U, {}, 2U, 0U, 0x14U},
	{instruction_t::move, 2U, 5U, {}, 2U, 0U, 0x14U},
	{instruction_t::move, 2U, 6U, {}, 2U, 0U, 0x14U},
	{instruction_t::move, 2U, 7U, {}, 2U, 0U, 0x14U},
	{instruction_t::move, 2U, 0U, {}, 2U, 0U, 0x15U},
	{instruction_t::move, 2U, 1U, {}, 2U, 0U, 0x15U},
	{instruction_t::move, 2U, 2U, {}, 2U, 0U, 0x15U},
	{instruction_t::move, 2U, 3U, {}, 2U, 0U, 0x15U},
	{instruction_t::move, 2U, 4U, {}, 2U, 0U, 0x15U},
	{instruction_t::move, 2U, 5U, {}, 2U, 0U, 0x15U},
	{instruction_t::move, 2U, 6U, {}, 2U, 0U, 0x15U},
	{instruction_t::move, 2U, 7U, {}, 2U, 0U, 0x15U},
	{instruction_t::move, 2U, 0U, {}, 2U, 0U, 0x16U},
	{instruction_t::move, 2U, 1U, {}, 2U, 0U, 0x16U},
	{instruction_t::move, 2U, 2U, {}, 2U, 0U, 0x16U},
	{instruction_t::move, 2U, 3U, {}, 2U, 0U, 0x16U},
	{instruction_t::move, 2U, 4U, {}, 2U, 0U, 0x16U},
	{instruction_t::move, 2U, 5U, {}, 2U, 0U, 0x16U},
	{instruction_t::move, 2U, 6U, {}, 2U, 0U, 0x16U},
	{instruction_t::move, 2U, 7U, {}, 2U, 0U, 0x16U},
	{instruction_t::move, 2U, 0U, {}, 2U, 0U, 0x17U},
	{instruction_t::move, 2U, 1U, {}, 2U, 0U, 0x17U},
	{instruction_t::move, 2U, 2U, {}, 2U, 0U, 0x17U},
	{instruction_t::move, 2U, 3U, {}, 2U, 0U, 0x17U},
	{instruction_t::move, 2U, 4U, {}, 2U, 0U, 0x17U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 2U, 0U, {}, 2U, 0U, 0x18U},
	{instruction_t::move, 2U, 1U, {}, 2U, 0U, 0x18U},
	{instruction_t::move, 2U, 2U, {}, 2U, 0U, 0x18U},
	{instruction_t::move, 2U, 3U, {}, 2U, 0U, 0x18U},
	{instruction_t::move, 2U, 4U, {}, 2U, 0U, 0x18U},
	{instruction_t::move, 2U, 5U, {}, 2U, 0U, 0x18U},
	{instruction_t::move, 2U, 6U, {}, 2U, 0U, 0x18U},
	{instruction_t::move, 2U, 7U, {}, 2U, 0U, 0x18U},
	{instruction_t::move, 2U, 0U, {}, 2U, 0U, 0x19U},
	{instruction_t::move, 2U, 1U, {}, 2U, 0U, 0x19U},
	{instruction_t::move, 2U, 2U, {}, 2U, 0U, 0x19U},
	{instruction_t::move, 2U, 3U, {}, 2U, 0U, 0x19U},
	{instruction_t::move, 2U, 4U, {}, 2U, 0U, 0x19U},
	{instruction_t::move, 2U, 5U, {}, 2U, 0U, 0x19U},
	{instruction_t::move, 2U, 6U, {}, 2U, 0U, 0x19U},
	{instruction_t::move, 2U, 7U, {}, 2U, 0U, 0x19U},
	{instruction_t::move, 2U, 0U, {}, 2U, 0U, 0x1aU},
	{instruction_t::move, 2U, 1U, {}, 2U, 0U, 0x1aU},
	{instruction_t::move, 2U, 2U, {}, 2U, 0U, 0x1aU},
	{instruction_t::move, 2U, 3U, {}, 2U, 0U, 0x1aU},
	{instruction_t::move, 2U, 4U, {}, 2U, 0U, 0x1aU},
	{instruction_t::move, 2U, 5U, {}, 2U, 0U, 0x1aU},
	{instruction_t::move, 2U, 6U, {}, 2U, 0U, 0x1aU},
	{instruction_t::move, 2U, 7U, {}, 2U, 0U, 0x1aU},
	{instruction_t::move, 2U, 0U, {}, 2U, 0U, 0x1bU},
	{instruction_t::move, 2U, 1U, {}, 2U, 0U, 0x1bU},
	{instruction_t::move, 2U, 2U, {}, 2U, 0U, 0x1bU},
	{instruction_t::move, 2U, 3U, {}, 2U, 0U, 0x1bU},
	{instruction_t::move, 2U, 4U, {}, 2U, 0U, 0x1bU},
	{instruction_t::move, 2U, 5U, {}, 2U, 0U, 0x1bU},
	{instruction_t::move, 2U, 6U, {}, 2U, 0U, 0x1bU},
	{instruction_t::move, 2U, 7U, {}, 2U, 0U, 0x1bU},
	{instruction_t::move, 2U, 0U, {}, 2U, 0U, 0x1cU},
	{instruction_t::move, 2U, 1U, {}, 2U, 0U, 0x1cU},
	{instruction_t::move, 2U, 2U, {}, 2U, 0U, 0x1cU},
	{instruction_t::move, 2U, 3U, {}, 2U, 0U, 0x1cU},
	{instruction_t::move, 2U, 4U, {}, 2U, 0U, 0x1cU},
	{instruction_t::move, 2U, 5U, {}, 2U, 0U, 0x1cU},
	{instruction_t::move, 2U, 6U, {}, 2U, 0U, 0x1cU},
	{instruction_t::move, 2U, 7U, {}, 2U, 0U, 0x1cU},
	{instruction_t::move, 2U, 0U, {}, 2U, 0U, 0x1dU},
	{instruction_t::move, 2U, 1U, {}, 2U, 0U, 0x1dU},
	{instruction_t::move, 2U, 2U, {}, 2U, 0U, 0x1dU},
	{instruction_t::move, 2U, 3U, {}, 2U, 0U, 0x1dU},
	{instruction_t::move, 2U, 4U, {}, 2U, 0U, 0x1dU},
	{instruction_t::move, 2U, 5U, {}, 2U, 0U, 0x1dU},
	{instruction_t::move, 2U, 6U, {}, 2U, 0U, 0x1dU},
	{instruction_t::move, 2U, 7U, {}, 2U, 0U, 0x1dU},
	{instruction_t::move, 2U, 0U, {}, 2U, 0U, 0x1eU},
	{instruction_t::move, 2U, 1U, {}, 2U, 0U, 0x1eU},
	{instruction_t::move, 2U, 2U, {}, 2U, 0U, 0x1eU},
	{instruction_t::move, 2U, 3U, {}, 2U, 0U, 0x1eU},
	{instruction_t::move, 2U, 4U, {}, 2U, 0U, 0x1eU},
	{instruction_t::move, 2U, 5U, {}, 2U, 0U, 0x1eU},
	{instruction_t::move, 2U, 6U, {}, 2U, 0U, 0x1eU},
	{instruction_t::move, 2U, 7U, {}, 2U, 0U, 0x1eU},
	{instruction_t::move, 2U, 0U, {}, 2U, 0U, 0x1fU},
	{instruction_t::move, 2U, 1U, {}, 2U, 0U, 0x1fU},
	{instruction_t::move, 2U, 2U, {}, 2U, 0U, 0x1fU},
	{instruction_t::move, 2U, 3U, {}, 2U, 0U, 0x1fU},
	{instruction_t::move, 2U, 4U, {}, 2U, 0U, 0x1fU},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 2U, 0U, {}, 2U, 0U, 0x20U},
	{instruction_t::move, 2U, 1U, {}, 2U, 0U, 0x20U},
	{instruction_t::move, 2U, 2U, {}, 2U, 0U, 0x20U},
	{instruction_t::move, 2U, 3U, {}, 2U, 0U, 0x20U},
	{instruction_t::move, 2U, 4U, {}, 2U, 0U, 0x20U},
	{instruction_t::move, 2U, 5U, {}, 2U, 0U, 0x20U},
	{instruction_t::move, 2U, 6U, {}, 2U, 0U, 0x20U},
	{instruction_t::move, 2U, 7U, {}, 2U, 0U, 0x20U},
	{instruction_t::move, 2U, 0U, {}, 2U, 0U, 0x21U},
	{instruction_t::move, 2U, 1U, {}, 2U, 0U, 0x21U},
	{instruction_t::move, 2U, 2U, {}, 2U, 0U, 0x21U},
	{instruction_t::move, 2U, 3U, {}, 2U, 0U, 0x21U},
	{instruction_t::move, 2U, 4U, {}, 2U, 0U, 0x21U},
	{instruction_t::move, 2U, 5U, {}, 2U, 0U, 0x21U},
	{instruction_t::move, 2U, 6U, {}, 2U, 0U, 0x21U},
	{instruction_t::move, 2U, 7U, {}, 2U, 0U, 0x21U},
	{instruction_t::move, 2U, 0U, {}, 2U, 0U, 0x22U},
	{instruction_t::move, 2U, 1U, {}, 2U, 0U, 0x22U},
	{instruction_t::move, 2U, 2U, {}, 2U, 0U, 0x22U},
	{instruction_t::move, 2U, 3U, {}, 2U, 0U, 0x22U},
	{instruction_t::move, 2U, 4U, {}, 2U, 0U, 0x22U},
	{instruction_t::move, 2U, 5U, {}, 2U, 0U, 0x22U},
	{instruction_t::move, 2U, 6U, {}, 2U, 0U, 0x22U},
	{instruction_t::move, 2U, 7U, {}, 2U, 0U, 0x22U},
	{instruction_t::move, 2U, 0U, {}, 2U, 0U, 0x23U},
	{instruction_t::move, 2U, 1U, {}, 2U, 0U, 0x23U},
	{instruction_t::move, 2U, 2U, {}, 2U, 0U, 0x23U},
	{instruction_t::move, 2U, 3U, {}, 2U, 0U, 0x23U},
	{instruction_t::move, 2U, 4U, {}, 2U, 0U, 0x23U},
	{instruction_t::move, 2U, 5U, {}, 2U, 0U, 0x23U},
	{instruction_t::move, 2U, 6U, {}, 2U, 0U, 0x23U},
	{instruction_t::move, 2U, 7U, {}, 2U, 0U, 0x23U},
	{instruction_t::move, 2U, 0U, {}, 2U, 0U, 0x24U},
	{instruction_t::move, 2U, 1U, {}, 2U, 0U, 0x24U},
	{instruction_t::move, 2U, 2U, {}, 2U, 0U, 0x24U},
	{instruction_t::move, 2U, 3U, {}, 2U, 0U, 0x24U},
	{instruction_t::move, 2U, 4U, {}, 2U, 0U, 0x24U},
	{instruction_t::move, 2U, 5U, {}, 2U, 0U, 0x24U},
	{instruction_t::move, 2U, 6U, {}, 2U, 0U, 0x24U},
	{instruction_t::move, 2U, 7U, {}, 2U, 0U, 0x24U},
	{instruction_t::move, 2U, 0U, {}, 2U, 0U, 0x25U},
	{instruction_t::move, 2U, 1U, {}, 2U, 0U, 0x25U},
	{instruction_t::move, 2U, 2U, {}, 2U, 0U, 0x25U},
	{instruction_t::move, 2U, 3U, {}, 2U, 0U, 0x25U},
	{instruction_t::move, 2U, 4U, {}, 2U, 0U, 0x25U},
	{instruction_t::move, 2U, 5U, {}, 2U, 0U, 0x25U},
	{instruction_t::move, 2U, 6U, {}, 2U, 0U, 0x25U},
	{instruction_t::move, 2U, 7U, {}, 2U, 0U, 0x25U},
	{instruction_t::move, 2U, 0U, {}, 2U, 0U, 0x26U},
	{instruction_t::move, 2U, 1U, {}, 2U, 0U, 0x26U},
	{instruction_t::move, 2U, 2U, {}, 2U, 0U, 0x26U},
	{instruction_t::move, 2U, 3U, {}, 2U, 0U, 0x26U},
	{instruction_t::move, 2U, 4U, {}, 2U, 0U, 0x26U},
	{instruction_t::move, 2U, 5U, {}, 2U, 0U, 0x26U},
	{instruction_t::move, 2U, 6U, {}, 2U, 0U, 0x26U},
	{instruction_t::move, 2U, 7U, {}, 2U, 0U, 0x26U},
	{instruction_t::move, 2U, 0U, {}, 2U, 0U, 0x27U},
	{instruction_t::move, 2U, 1U, {}, 2U, 0U, 0x27U},
	{instruction_t::move, 2U, 2U, {}, 2U, 0U, 0x27U},
	{instruction_t::move, 2U, 3U, {}, 2U, 0U, 0x27U},
	{instruction_t::move, 2U, 4U, {}, 2U, 0U, 0x27U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 2U, 0U, {}, 2U, 0U, 0x28U},
	{instruction_t::move, 2U, 1U, {}, 2U, 0U, 0x28U},
	{instruction_t::move, 2U, 2U, {}, 2U, 0U, 0x28U},
	{instruction_t::move, 2U, 3U, {}, 2U, 0U, 0x28U},
	{instruction_t::move, 2U, 4U, {}, 2U, 0U, 0x28U},
	{instruction_t::move, 2U, 5U, {}, 2U, 0U, 0x28U},
	{instruction_t::move, 2U, 6U, {}, 2U, 0U, 0x28U},
	{instruction_t::move, 2U, 7U, {}, 2U, 0U, 0x28U},
	{instruction_t::move, 2U, 0U, {}, 2U, 0U, 0x29U},
	{instruction_t::move, 2U, 1U, {}, 2U, 0U, 0x29U},
	{instruction_t::move, 2U, 2U, {}, 2U, 0U, 0x29U},
	{instruction_t::move, 2U, 3U, {}, 2U, 0U, 0x29U},
	{instruction_t::move, 2U, 4U, {}, 2U, 0U, 0x29U},
	{instruction_t::move, 2U, 5U, {}, 2U, 0U, 0x29U},
	{instruction_t::move, 2U, 6U, {}, 2U, 0U, 0x29U},
	{instruction_t::move, 2U, 7U, {}, 2U, 0U, 0x29U},
	{instruction_t::move, 2U, 0U, {}, 2U, 0U, 0x2aU},
	{instruction_t::move, 2U, 1U, {}, 2U, 0U, 0x2aU},
	{instruction_t::move, 2U, 2U, {}, 2U, 0U, 0x2aU},
	{instruction_t::move, 2U, 3U, {}, 2U, 0U, 0x2aU},
	{instruction_t::move, 2U, 4U, {}, 2U, 0U, 0x2aU},
	{instruction_t::move, 2U, 5U, {}, 2U, 0U, 0x2aU},
	{instruction_t::move, 2U, 6U, {}, 2U, 0U, 0x2aU},
	{instruction_t::move, 2U, 7U, {}, 2U, 0U, 0x2aU},
	{instruction_t::move, 2U, 0U, {}, 2U, 0U, 0x2bU},
	{instruction_t::move, 2U, 1U, {}, 2U, 0U, 0x2bU},
	{instruction_t::move, 2U, 2U, {}, 2U, 0U, 0x2bU},
	{instruction_t::move, 2U, 3U, {}, 2U, 0U, 0x2bU},
	{instruction_t::move, 2U, 4U, {}, 2U, 0U, 0x2bU},
	{instruction_t::move, 2U, 5U, {}, 2U, 0U, 0x2bU},
	{instruction_t::move, 2U, 6U, {}, 2U, 0U, 0x2bU},
	{instruction_t::move, 2U, 7U, {}, 2U, 0U, 0x2bU},
	{instruction_t::move, 2U, 0U, {}, 2U, 0U, 0x2cU},
	{instruction_t::move, 2U, 1U, {}, 2U, 0U, 0x2cU},
	{instruction_t::move, 2U, 2U, {}, 2U, 0U, 0x2cU},
	{instruction_t::move, 2U, 3U, {}, 2U, 0U, 0x2cU},
	{instruction_t::move, 2U, 4U, {}, 2U, 0U, 0x2cU},
	{instruction_t::move, 2U, 5U, {}, 2U, 0U, 0x2cU},
	{instruction_t::move, 2U, 6U, {}, 2U, 0U, 0x2cU},
	{instruction_t::move, 2U, 7U, {}, 2U, 0U, 0x2cU},
	{instruction_t::move, 2U, 0U, {}, 2U, 0U, 0x2dU},
	{instruction_t::move, 2U, 1U, {}, 2U, 0U, 0x2dU},
	{instruction_t::move, 2U, 2U, {}, 2U, 0U, 0x2dU},
	{instruction_t::move, 2U, 3U, {}, 2U, 0U, 0x2dU},
	{instruction_t::move, 2U, 4U, {}, 2U, 0U, 0x2dU},
	{instruction_t::move, 2U, 5U, {}, 2U, 0U, 0x2dU},
	{instruction_t::move, 2U, 6U, {}, 2U, 0U, 0x2dU},
	{instruction_t::move, 2U, 7U, {}, 2U, 0U, 0x2dU},
	{instruction_t::move, 2U, 0U, {}, 2U, 0U, 0x2eU},
	{instruction_t::move, 2U, 1U, {}, 2U, 0U, 0x2eU},
	{instruction_t::move, 2U, 2U, {}, 2U, 0U, 0x2eU},
	{instruction_t::move, 2U, 3U, {}, 2U, 0U, 0x2eU},
	{instruction_t::move, 2U, 4U, {}, 2U, 0U, 0x2eU},
	{instruction_t::move, 2U, 5U, {}, 2U, 0U, 0x2eU},
	{instruction_t::move, 2U, 6U, {}, 2U, 0U, 0x2eU},
	{instruction_t::move, 2U, 7U, {}, 2U, 0U, 0x2eU},
	{instruction_t::move, 2U, 0U, {}, 2U, 0U, 0x2fU},
	{instruction_t::move, 2U, 1U, {}, 2U, 0U, 0x2fU},
	{instruction_t::move, 2U, 2U, {}, 2U, 0U, 0x2fU},
	{instruction_t::move, 2U, 3U, {}, 2U, 0U, 0x2fU},
	{instruction_t::move, 2U, 4U, {}, 2U, 0U, 0x2fU},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 2U, 0U, {}, 2U, 0U, 0x30U},
	{instruction_t::move, 2U, 1U, {}, 2U, 0U, 0x30U},
	{instruction_t::move, 2U, 2U, {}, 2U, 0U, 0x30U},
	{instruction_t::move, 2U, 3U, {}, 2U, 0U, 0x30U},
	{instruction_t::move, 2U, 4U, {}, 2U, 0U, 0x30U},
	{instruction_t::move, 2U, 5U, {}, 2U, 0U, 0x30U},
	{instruction_t::move, 2U, 6U, {}, 2U, 0U, 0x30U},
	{instruction_t::move, 2U, 7U, {}, 2U, 0U, 0x30U},
	{instruction_t::move, 2U, 0U, {}, 2U, 0U, 0x31U},
	{instruction_t::move, 2U, 1U, {}, 2U, 0U, 0x31U},
	{instruction_t::move, 2U, 2U, {}, 2U, 0U, 0x31U},
	{instruction_t::move, 2U, 3U, {}, 2U, 0U, 0x31U},
	{instruction_t::move, 2U, 4U, {}, 2U, 0U, 0x31U},
	{instruction_t::move, 2U, 5U, {}, 2U, 0U, 0x31U},
	{instruction_t::move, 2U, 6U, {}, 2U, 0U, 0x31U},
	{instruction_t::move, 2U, 7U, {}, 2U, 0U, 0x31U},
	{instruction_t::move, 2U, 0U, {}, 2U, 0U, 0x32U},
	{instruction_t::move, 2U, 1U, {}, 2U, 0U, 0x32U},
	{instruction_t::move, 2U, 2U, {}, 2U, 0U, 0x32U},
	{instruction_t::move, 2U, 3U, {}, 2U, 0U, 0x32U},
	{instruction_t::move, 2U, 4U, {}, 2U, 0U, 0x32U},
	{instruction_t::move, 2U, 5U, {}, 2U, 0U, 0x32U},
	{instruction_t::move, 2U, 6U, {}, 2U, 0U, 0x32U},
	{instruction_t::move, 2U, 7U, {}, 2U, 0U, 0x32U},
	{instruction_t::move, 2U, 0U, {}, 2U, 0U, 0x33U},
	{instruction_t::move, 2U, 1U, {}, 2U, 0U, 0x33U},
	{instruction_t::move, 2U, 2U, {}, 2U, 0U, 0x33U},
	{instruction_t::move, 2U, 3U, {}, 2U, 0U, 0x33U},
	{instruction_t::move, 2U, 4U, {}, 2U, 0U, 0x33U},
	{instruction_t::move, 2U, 5U, {}, 2U, 0U, 0x33U},
	{instruction_t::move, 2U, 6U, {}, 2U, 0U, 0x33U},
	{instruction_t::move, 2U, 7U, {}, 2U, 0U, 0x33U},
	{instruction_t::move, 2U, 0U, {}, 2U, 0U, 0x34U},
	{instruction_t::move, 2U, 1U, {}, 2U, 0U, 0x34U},
	{instruction_t::move, 2U, 2U, {}, 2U, 0U, 0x34U},
	{instruction_t::move, 2U, 3U, {}, 2U, 0U, 0x34U},
	{instruction_t::move, 2U, 4U, {}, 2U, 0U, 0x34U},
	{instruction_t::move, 2U, 5U, {}, 2U, 0U, 0x34U},
	{instruction_t::move, 2U, 6U, {}, 2U, 0U, 0x34U},
	{instruction_t::move, 2U, 7U, {}, 2U, 0U, 0x34U},
	{instruction_t::move, 2U, 0U, {}, 2U, 0U, 0x35U},
	{instruction_t::move, 2U, 1U, {}, 2U, 0U, 0x35U},
	{instruction_t::move, 2U, 2U, {}, 2U, 0U, 0x35U},
	{instruction_t::move, 2U, 3U, {}, 2U, 0U, 0x35U},
	{instruction_t::move, 2U, 4U, {}, 2U, 0U, 0x35U},
	{instruction_t::move, 2U, 5U, {}, 2U, 0U, 0x35U},
	{instruction_t::move, 2U, 6U, {}, 2U, 0U, 0x35U},
	{instruction_t::move, 2U, 7U, {}, 2U, 0U, 0x35U},
	{instruction_t::move, 2U, 0U, {}, 2U, 0U, 0x36U},
	{instruction_t::move, 2U, 1U, {}, 2U, 0U, 0x36U},
	{instruction_t::move, 2U, 2U, {}, 2U, 0U, 0x36U},
	{instruction_t::move, 2U, 3U, {}, 2U, 0U, 0x36U},
	{instruction_t::move, 2U, 4U, {}, 2U, 0U, 0x36U},
	{instruction_t::move, 2U, 5U, {}, 2U, 0U, 0x36U},
	{instruction_t::move, 2U, 6U, {}, 2U, 0U, 0x36U},
	{instruction_t::move, 2U, 7U, {}, 2U, 0U, 0x36U},
	{instruction_t::move, 2U, 0U, {}, 2U, 0U, 0x37U},
	{instruction_t::move, 2U, 1U, {}, 2U, 0U, 0x37U},
	{instruction_t::move, 2U, 2U, {}, 2U, 0U, 0x37U},
	{instruction_t::move, 2U, 3U, {}, 2U, 0U, 0x37U},
	{instruction_t::move, 2U, 4U, {}, 2U, 0U, 0x37U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 3U, 0U, {}, 2U, 0U, 0x00U},
	{instruction_t::move, 3U, 1U, {}, 2U, 0U, 0x00U},
	{instruction_t::move, 3U, 2U, {}, 2U, 0U, 0x00U},
	{instruction_t::move, 3U, 3U, {}, 2U, 0U, 0x00U},
	{instruction_t::move, 3U, 4U, {}, 2U, 0U, 0x00U},
	{instruction_t::move, 3U, 5U, {}, 2U, 0U, 0x00U},
	{instruction_t::move, 3U, 6U, {}, 2U, 0U, 0x00U},
	{instruction_t::move, 3U, 7U, {}, 2U, 0U, 0x00U},
	{instruction_t::move, 3U, 0U, {}, 2U, 0U, 0x01U},
	{instruction_t::move, 3U, 1U, {}, 2U, 0U, 0x01U},
	{instruction_t::move, 3U, 2U, {}, 2U, 0U, 0x01U},
	{instruction_t::move, 3U, 3U, {}, 2U, 0U, 0x01U},
	{instruction_t::move, 3U, 4U, {}, 2U, 0U, 0x01U},
	{instruction_t::move, 3U, 5U, {}, 2U, 0U, 0x01U},
	{instruction_t::move, 3U, 6U, {}, 2U, 0U, 0x01U},
	{instruction_t::move, 3U, 7U, {}, 2U, 0U, 0x01U},
	{instruction_t::move, 3U, 0U, {}, 2U, 0U, 0x02U},
	{instruction_t::move, 3U, 1U, {}, 2U, 0U, 0x02U},
	{instruction_t::move, 3U, 2U, {}, 2U, 0U, 0x02U},
	{instruction_t::move, 3U, 3U, {}, 2U, 0U, 0x02U},
	{instruction_t::move, 3U, 4U, {}, 2U, 0U, 0x02U},
	{instruction_t::move, 3U, 5U, {}, 2U, 0U, 0x02U},
	{instruction_t::move, 3U, 6U, {}, 2U, 0U, 0x02U},
	{instruction_t::move, 3U, 7U, {}, 2U, 0U, 0x02U},
	{instruction_t::move, 3U, 0U, {}, 2U, 0U, 0x03U},
	{instruction_t::move, 3U, 1U, {}, 2U, 0U, 0x03U},
	{instruction_t::move, 3U, 2U, {}, 2U, 0U, 0x03U},
	{instruction_t::move, 3U, 3U, {}, 2U, 0U, 0x03U},
	{instruction_t::move, 3U, 4U, {}, 2U, 0U, 0x03U},
	{instruction_t::move, 3U, 5U, {}, 2U, 0U, 0x03U},
	{instruction_t::move, 3U, 6U, {}, 2U, 0U, 0x03U},
	{instruction_t::move, 3U, 7U, {}, 2U, 0U, 0x03U},
	{instruction_t::move, 3U, 0U, {}, 2U, 0U, 0x04U},
	{instruction_t::move, 3U, 1U, {}, 2U, 0U, 0x04U},
	{instruction_t::move, 3U, 2U, {}, 2U, 0U, 0x04U},
	{instruction_t::move, 3U, 3U, {}, 2U, 0U, 0x04U},
	{instruction_t::move, 3U, 4U, {}, 2U, 0U, 0x04U},
	{instruction_t::move, 3U, 5U, {}, 2U, 0U, 0x04U},
	{instruction_t::move, 3U, 6U, {}, 2U, 0U, 0x04U},
	{instruction_t::move, 3U, 7U, {}, 2U, 0U, 0x04U},
	{instruction_t::move, 3U, 0U, {}, 2U, 0U, 0x05U},
	{instruction_t::move, 3U, 1U, {}, 2U, 0U, 0x05U},
	{instruction_t::move, 3U, 2U, {}, 2U, 0U, 0x05U},
	{instruction_t::move, 3U, 3U, {}, 2U, 0U, 0x05U},
	{instruction_t::move, 3U, 4U, {}, 2U, 0U, 0x05U},
	{instruction_t::move, 3U, 5U, {}, 2U, 0U, 0x05U},
	{instruction_t::move, 3U, 6U, {}, 2U, 0U, 0x05U},
	{instruction_t::move, 3U, 7U, {}, 2U, 0U, 0x05U},
	{instruction_t::move, 3U, 0U, {}, 2U, 0U, 0x06U},
	{instruction_t::move, 3U, 1U, {}, 2U, 0U, 0x06U},
	{instruction_t::move, 3U, 2U, {}, 2U, 0U, 0x06U},
	{instruction_t::move, 3U, 3U, {}, 2U, 0U, 0x06U},
	{instruction_t::move, 3U, 4U, {}, 2U, 0U, 0x06U},
	{instruction_t::move, 3U, 5U, {}, 2U, 0U, 0x06U},
	{instruction_t::move, 3U, 6U, {}, 2U, 0U, 0x06U},
	{instruction_t::move, 3U, 7U, {}, 2U, 0U, 0x06U},
	{instruction_t::move, 3U, 0U, {}, 2U, 0U, 0x07U},
	{instruction_t::move, 3U, 1U, {}, 2U, 0U, 0x07U},
	{instruction_t::move, 3U, 2U, {}, 2U, 0U, 0x07U},
	{instruction_t::move, 3U, 3U, {}, 2U, 0U, 0x07U},
	{instruction_t::move, 3U, 4U, {}, 2U, 0U, 0x07U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::movea, 3U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::movea, 3U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::movea, 3U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::movea, 3U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::movea, 3U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::movea, 3U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::movea, 3U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::movea, 3U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::movea, 3U, 0U, {}, 2U, 0U, 1U},
	{instruction_t::movea, 3U, 1U, {}, 2U, 0U, 1U},
	{instruction_t::movea, 3U, 2U, {}, 2U, 0U, 1U},
	{instruction_t::movea, 3U, 3U, {}, 2U, 0U, 1U},
	{instruction_t::movea, 3U, 4U, {}, 2U, 0U, 1U},
	{instruction_t::movea, 3U, 5U, {}, 2U, 0U, 1U},
	{instruction_t::movea, 3U, 6U, {}, 2U, 0U, 1U},
	{instruction_t::movea, 3U, 7U, {}, 2U, 0U, 1U},
	{instruction_t::movea, 3U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::movea, 3U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::movea, 3U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::movea, 3U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::movea, 3U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::movea, 3U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::movea, 3U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::movea, 3U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::movea, 3U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::movea, 3U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::movea, 3U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::movea, 3U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::movea, 3U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::movea, 3U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::movea, 3U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::movea, 3U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::movea, 3U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::movea, 3U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::movea, 3U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::movea, 3U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::movea, 3U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::movea, 3U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::movea, 3U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::movea, 3U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::movea, 3U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::movea, 3U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::movea, 3U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::movea, 3U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::movea, 3U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::movea, 3U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::movea, 3U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::movea, 3U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::movea, 3U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::movea, 3U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::movea, 3U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::movea, 3U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::movea, 3U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::movea, 3U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::movea, 3U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::movea, 3U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::movea, 3U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::movea, 3U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::movea, 3U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::movea, 3U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::movea, 3U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 3U, 0U, {}, 2U, 0U, 0x10U},
	{instruction_t::move, 3U, 1U, {}, 2U, 0U, 0x10U},
	{instruction_t::move, 3U, 2U, {}, 2U, 0U, 0x10U},
	{instruction_t::move, 3U, 3U, {}, 2U, 0U, 0x10U},
	{instruction_t::move, 3U, 4U, {}, 2U, 0U, 0x10U},
	{instruction_t::move, 3U, 5U, {}, 2U, 0U, 0x10U},
	{instruction_t::move, 3U, 6U, {}, 2U, 0U, 0x10U},
	{instruction_t::move, 3U, 7U, {}, 2U, 0U, 0x10U},
	{instruction_t::move, 3U, 0U, {}, 2U, 0U, 0x11U},
	{instruction_t::move, 3U, 1U, {}, 2U, 0U, 0x11U},
	{instruction_t::move, 3U, 2U, {}, 2U, 0U, 0x11U},
	{instruction_t::move, 3U, 3U, {}, 2U, 0U, 0x11U},
	{instruction_t::move, 3U, 4U, {}, 2U, 0U, 0x11U},
	{instruction_t::move, 3U, 5U, {}, 2U, 0U, 0x11U},
	{instruction_t::move, 3U, 6U, {}, 2U, 0U, 0x11U},
	{instruction_t::move, 3U, 7U, {}, 2U, 0U, 0x11U},
	{instruction_t::move, 3U, 0U, {}, 2U, 0U, 0x12U},
	{instruction_t::move, 3U, 1U, {}, 2U, 0U, 0x12U},
	{instruction_t::move, 3U, 2U, {}, 2U, 0U, 0x12U},
	{instruction_t::move, 3U, 3U, {}, 2U, 0U, 0x12U},
	{instruction_t::move, 3U, 4U, {}, 2U, 0U, 0x12U},
	{instruction_t::move, 3U, 5U, {}, 2U, 0U, 0x12U},
	{instruction_t::move, 3U, 6U, {}, 2U, 0U, 0x12U},
	{instruction_t::move, 3U, 7U, {}, 2U, 0U, 0x12U},
	{instruction_t::move, 3U, 0U, {}, 2U, 0U, 0x13U},
	{instruction_t::move, 3U, 1U, {}, 2U, 0U, 0x13U},
	{instruction_t::move, 3U, 2U, {}, 2U, 0U, 0x13U},
	{instruction_t::move, 3U, 3U, {}, 2U, 0U, 0x13U},
	{instruction_t::move, 3U, 4U, {}, 2U, 0U, 0x13U},
	{instruction_t::move, 3U, 5U, {}, 2U, 0U, 0x13U},
	{instruction_t::move, 3U, 6U, {}, 2U, 0U, 0x13U},
	{instruction_t::move, 3U, 7U, {}, 2U, 0U, 0x13U},
	{instruction_t::move, 3U, 0U, {}, 2U, 0U, 0x14U},
	{instruction_t::move, 3U, 1U, {}, 2U, 0U, 0x14U},
	{instruction_t::move, 3U, 2U, {}, 2U, 0U, 0x14U},
	{instruction_t::move, 3U, 3U, {}, 2U, 0U, 0x14U},
	{instruction_t::move, 3U, 4U, {}, 2U, 0U, 0x14U},
	{instruction_t::move, 3U, 5U, {}, 2U, 0U, 0x14U},
	{instruction_t::move, 3U, 6U, {}, 2U, 0U, 0x14U},
	{instruction_t::move, 3U, 7U, {}, 2U, 0U, 0x14U},
	{instruction_t::move, 3U, 0U, {}, 2U, 0U, 0x15U},
	{instruction_t::move, 3U, 1U, {}, 2U, 0U, 0x15U},
	{instruction_t::move, 3U, 2U, {}, 2U, 0U, 0x15U},
	{instruction_t::move, 3U, 3U, {}, 2U, 0U, 0x15U},
	{instruction_t::move, 3U, 4U, {}, 2U, 0U, 0x15U},
	{instruction_t::move, 3U, 5U, {}, 2U, 0U, 0x15U},
	{instruction_t::move, 3U, 6U, {}, 2U, 0U, 0x15U},
	{instruction_t::move, 3U, 7U, {}, 2U, 0U, 0x15U},
	{instruction_t::move, 3U, 0U, {}, 2U, 0U, 0x16U},
	{instruction_t::move, 3U, 1U, {}, 2U, 0U, 0x16U},
	{instruction_t::move, 3U, 2U, {}, 2U, 0U, 0x16U},
	{instruction_t::move, 3U, 3U, {}, 2U, 0U, 0x16U},
	{instruction_t::move, 3U, 4U, {}, 2U, 0U, 0x16U},
	{instruction_t::move, 3U, 5U, {}, 2U, 0U, 0x16U},
	{instruction_t::move, 3U, 6U, {}, 2U, 0U, 0x16U},
	{instruction_t::move, 3U, 7U, {}, 2U, 0U, 0x16U},
	{instruction_t::move, 3U, 0U, {}, 2U, 0U, 0x17U},
	{instruction_t::move, 3U, 1U, {}, 2U, 0U, 0x17U},
	{instruction_t::move, 3U, 2U, {}, 2U, 0U, 0x17U},
	{instruction_t::move, 3U, 3U, {}, 2U, 0U, 0x17U},
	{instruction_t::move, 3U, 4U, {}, 2U, 0U, 0x17U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 3U, 0U, {}, 2U, 0U, 0x18U},
	{instruction_t::move, 3U, 1U, {}, 2U, 0U, 0x18U},
	{instruction_t::move, 3U, 2U, {}, 2U, 0U, 0x18U},
	{instruction_t::move, 3U, 3U, {}, 2U, 0U, 0x18U},
	{instruction_t::move, 3U, 4U, {}, 2U, 0U, 0x18U},
	{instruction_t::move, 3U, 5U, {}, 2U, 0U, 0x18U},
	{instruction_t::move, 3U, 6U, {}, 2U, 0U, 0x18U},
	{instruction_t::move, 3U, 7U, {}, 2U, 0U, 0x18U},
	{instruction_t::move, 3U, 0U, {}, 2U, 0U, 0x19U},
	{instruction_t::move, 3U, 1U, {}, 2U, 0U, 0x19U},
	{instruction_t::move, 3U, 2U, {}, 2U, 0U, 0x19U},
	{instruction_t::move, 3U, 3U, {}, 2U, 0U, 0x19U},
	{instruction_t::move, 3U, 4U, {}, 2U, 0U, 0x19U},
	{instruction_t::move, 3U, 5U, {}, 2U, 0U, 0x19U},
	{instruction_t::move, 3U, 6U, {}, 2U, 0U, 0x19U},
	{instruction_t::move, 3U, 7U, {}, 2U, 0U, 0x19U},
	{instruction_t::move, 3U, 0U, {}, 2U, 0U, 0x1aU},
	{instruction_t::move, 3U, 1U, {}, 2U, 0U, 0x1aU},
	{instruction_t::move, 3U, 2U, {}, 2U, 0U, 0x1aU},
	{instruction_t::move, 3U, 3U, {}, 2U, 0U, 0x1aU},
	{instruction_t::move, 3U, 4U, {}, 2U, 0U, 0x1aU},
	{instruction_t::move, 3U, 5U, {}, 2U, 0U, 0x1aU},
	{instruction_t::move, 3U, 6U, {}, 2U, 0U, 0x1aU},
	{instruction_t::move, 3U, 7U, {}, 2U, 0U, 0x1aU},
	{instruction_t::move, 3U, 0U, {}, 2U, 0U, 0x1bU},
	{instruction_t::move, 3U, 1U, {}, 2U, 0U, 0x1bU},
	{instruction_t::move, 3U, 2U, {}, 2U, 0U, 0x1bU},
	{instruction_t::move, 3U, 3U, {}, 2U, 0U, 0x1bU},
	{instruction_t::move, 3U, 4U, {}, 2U, 0U, 0x1bU},
	{instruction_t::move, 3U, 5U, {}, 2U, 0U, 0x1bU},
	{instruction_t::move, 3U, 6U, {}, 2U, 0U, 0x1bU},
	{instruction_t::move, 3U, 7U, {}, 2U, 0U, 0x1bU},
	{instruction_t::move, 3U, 0U, {}, 2U, 0U, 0x1cU},
	{instruction_t::move, 3U, 1U, {}, 2U, 0U, 0x1cU},
	{instruction_t::move, 3U, 2U, {}, 2U, 0U, 0x1cU},
	{instruction_t::move, 3U, 3U, {}, 2U, 0U, 0x1cU},
	{instruction_t::move, 3U, 4U, {}, 2U, 0U, 0x1cU},
	{instruction_t::move, 3U, 5U, {}, 2U, 0U, 0x1cU},
	{instruction_t::move, 3U, 6U, {}, 2U, 0U, 0x1cU},
	{instruction_t::move, 3U, 7U, {}, 2U, 0U, 0x1cU},
	{instruction_t::move, 3U, 0U, {}, 2U, 0U, 0x1dU},
	{instruction_t::move, 3U, 1U, {}, 2U, 0U, 0x1dU},
	{instruction_t::move, 3U, 2U, {}, 2U, 0U, 0x1dU},
	{instruction_t::move, 3U, 3U, {}, 2U, 0U, 0x1dU},
	{instruction_t::move, 3U, 4U, {}, 2U, 0U, 0x1dU},
	{instruction_t::move, 3U, 5U, {}, 2U, 0U, 0x1dU},
	{instruction_t::move, 3U, 6U, {}, 2U, 0U, 0x1dU},
	{instruction_t::move, 3U, 7U, {}, 2U, 0U, 0x1dU},
	{instruction_t::move, 3U, 0U, {}, 2U, 0U, 0x1eU},
	{instruction_t::move, 3U, 1U, {}, 2U, 0U, 0x1eU},
	{instruction_t::move, 3U, 2U, {}, 2U, 0U, 0x1eU},
	{instruction_t::move, 3U, 3U, {}, 2U, 0U, 0x1eU},
	{instruction_t::move, 3U, 4U, {}, 2U, 0U, 0x1eU},
	{instruction_t::move, 3U, 5U, {}, 2U, 0U, 0x1eU},
	{instruction_t::move, 3U, 6U, {}, 2U, 0U, 0x1eU},
	{instruction_t::move, 3U, 7U, {}, 2U, 0U, 0x1eU},
	{instruction_t::move, 3U, 0U, {}, 2U, 0U, 0x1fU},
	{instruction_t::move, 3U, 1U, {}, 2U, 0U, 0x1fU},
	{instruction_t::move, 3U, 2U, {}, 2U, 0U, 0x1fU},
	{instruction_t::move, 3U, 3U, {}, 2U, 0U, 0x1fU},
	{instruction_t::move, 3U, 4U, {}, 2U, 0U, 0x1fU},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 3U, 0U, {}, 2U, 0U, 0x20U},
	{instruction_t::move, 3U, 1U, {}, 2U, 0U, 0x20U},
	{instruction_t::move, 3U, 2U, {}, 2U, 0U, 0x20U},
	{instruction_t::move, 3U, 3U, {}, 2U, 0U, 0x20U},
	{instruction_t::move, 3U, 4U, {}, 2U, 0U, 0x20U},
	{instruction_t::move, 3U, 5U, {}, 2U, 0U, 0x20U},
	{instruction_t::move, 3U, 6U, {}, 2U, 0U, 0x20U},
	{instruction_t::move, 3U, 7U, {}, 2U, 0U, 0x20U},
	{instruction_t::move, 3U, 0U, {}, 2U, 0U, 0x21U},
	{instruction_t::move, 3U, 1U, {}, 2U, 0U, 0x21U},
	{instruction_t::move, 3U, 2U, {}, 2U, 0U, 0x21U},
	{instruction_t::move, 3U, 3U, {}, 2U, 0U, 0x21U},
	{instruction_t::move, 3U, 4U, {}, 2U, 0U, 0x21U},
	{instruction_t::move, 3U, 5U, {}, 2U, 0U, 0x21U},
	{instruction_t::move, 3U, 6U, {}, 2U, 0U, 0x21U},
	{instruction_t::move, 3U, 7U, {}, 2U, 0U, 0x21U},
	{instruction_t::move, 3U, 0U, {}, 2U, 0U, 0x22U},
	{instruction_t::move, 3U, 1U, {}, 2U, 0U, 0x22U},
	{instruction_t::move, 3U, 2U, {}, 2U, 0U, 0x22U},
	{instruction_t::move, 3U, 3U, {}, 2U, 0U, 0x22U},
	{instruction_t::move, 3U, 4U, {}, 2U, 0U, 0x22U},
	{instruction_t::move, 3U, 5U, {}, 2U, 0U, 0x22U},
	{instruction_t::move, 3U, 6U, {}, 2U, 0U, 0x22U},
	{instruction_t::move, 3U, 7U, {}, 2U, 0U, 0x22U},
	{instruction_t::move, 3U, 0U, {}, 2U, 0U, 0x23U},
	{instruction_t::move, 3U, 1U, {}, 2U, 0U, 0x23U},
	{instruction_t::move, 3U, 2U, {}, 2U, 0U, 0x23U},
	{instruction_t::move, 3U, 3U, {}, 2U, 0U, 0x23U},
	{instruction_t::move, 3U, 4U, {}, 2U, 0U, 0x23U},
	{instruction_t::move, 3U, 5U, {}, 2U, 0U, 0x23U},
	{instruction_t::move, 3U, 6U, {}, 2U, 0U, 0x23U},
	{instruction_t::move, 3U, 7U, {}, 2U, 0U, 0x23U},
	{instruction_t::move, 3U, 0U, {}, 2U, 0U, 0x24U},
	{instruction_t::move, 3U, 1U, {}, 2U, 0U, 0x24U},
	{instruction_t::move, 3U, 2U, {}, 2U, 0U, 0x24U},
	{instruction_t::move, 3U, 3U, {}, 2U, 0U, 0x24U},
	{instruction_t::move, 3U, 4U, {}, 2U, 0U, 0x24U},
	{instruction_t::move, 3U, 5U, {}, 2U, 0U, 0x24U},
	{instruction_t::move, 3U, 6U, {}, 2U, 0U, 0x24U},
	{instruction_t::move, 3U, 7U, {}, 2U, 0U, 0x24U},
	{instruction_t::move, 3U, 0U, {}, 2U, 0U, 0x25U},
	{instruction_t::move, 3U, 1U, {}, 2U, 0U, 0x25U},
	{instruction_t::move, 3U, 2U, {}, 2U, 0U, 0x25U},
	{instruction_t::move, 3U, 3U, {}, 2U, 0U, 0x25U},
	{instruction_t::move, 3U, 4U, {}, 2U, 0U, 0x25U},
	{instruction_t::move, 3U, 5U, {}, 2U, 0U, 0x25U},
	{instruction_t::move, 3U, 6U, {}, 2U, 0U, 0x25U},
	{instruction_t::move, 3U, 7U, {}, 2U, 0U, 0x25U},
	{instruction_t::move, 3U, 0U, {}, 2U, 0U, 0x26U},
	{instruction_t::move, 3U, 1U, {}, 2U, 0U, 0x26U},
	{instruction_t::move, 3U, 2U, {}, 2U, 0U, 0x26U},
	{instruction_t::move, 3U, 3U, {}, 2U, 0U, 0x26U},
	{instruction_t::move, 3U, 4U, {}, 2U, 0U, 0x26U},
	{instruction_t::move, 3U, 5U, {}, 2U, 0U, 0x26U},
	{instruction_t::move, 3U, 6U, {}, 2U, 0U, 0x26U},
	{instruction_t::move, 3U, 7U, {}, 2U, 0U, 0x26U},
	{instruction_t::move, 3U, 0U, {}, 2U, 0U, 0x27U},
	{instruction_t::move, 3U, 1U, {}, 2U, 0U, 0x27U},
	{instruction_t::move, 3U, 2U, {}, 2U, 0U, 0x27U},
	{instruction_t::move, 3U, 3U, {}, 2U, 0U, 0x27U},
	{instruction_t::move, 3U, 4U, {}, 2U, 0U, 0x27U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 3U, 0U, {}, 2U, 0U, 0x28U},
	{instruction_t::move, 3U, 1U, {}, 2U, 0U, 0x28U},
	{instruction_t::move, 3U, 2U, {}, 2U, 0U, 0x28U},
	{instruction_t::move, 3U, 3U, {}, 2U, 0U, 0x28U},
	{instruction_t::move, 3U, 4U, {}, 2U, 0U, 0x28U},
	{instruction_t::move, 3U, 5U, {}, 2U, 0U, 0x28U},
	{instruction_t::move, 3U, 6U, {}, 2U, 0U, 0x28U},
	{instruction_t::move, 3U, 7U, {}, 2U, 0U, 0x28U},
	{instruction_t::move, 3U, 0U, {}, 2U, 0U, 0x29U},
	{instruction_t::move, 3U, 1U, {}, 2U, 0U, 0x29U},
	{instruction_t::move, 3U, 2U, {}, 2U, 0U, 0x29U},
	{instruction_t::move, 3U, 3U, {}, 2U, 0U, 0x29U},
	{instruction_t::move, 3U, 4U, {}, 2U, 0U, 0x29U},
	{instruction_t::move, 3U, 5U, {}, 2U, 0U, 0x29U},
	{instruction_t::move, 3U, 6U, {}, 2U, 0U, 0x29U},
	{instruction_t::move, 3U, 7U, {}, 2U, 0U, 0x29U},
	{instruction_t::move, 3U, 0U, {}, 2U, 0U, 0x2aU},
	{instruction_t::move, 3U, 1U, {}, 2U, 0U, 0x2aU},
	{instruction_t::move, 3U, 2U, {}, 2U, 0U, 0x2aU},
	{instruction_t::move, 3U, 3U, {}, 2U, 0U, 0x2aU},
	{instruction_t::move, 3U, 4U, {}, 2U, 0U, 0x2aU},
	{instruction_t::move, 3U, 5U, {}, 2U, 0U, 0x2aU},
	{instruction_t::move, 3U, 6U, {}, 2U, 0U, 0x2aU},
	{instruction_t::move, 3U, 7U, {}, 2U, 0U, 0x2aU},
	{instruction_t::move, 3U, 0U, {}, 2U, 0U, 0x2bU},
	{instruction_t::move, 3U, 1U, {}, 2U, 0U, 0x2bU},
	{instruction_t::move, 3U, 2U, {}, 2U, 0U, 0x2bU},
	{instruction_t::move, 3U, 3U, {}, 2U, 0U, 0x2bU},
	{instruction_t::move, 3U, 4U, {}, 2U, 0U, 0x2bU},
	{instruction_t::move, 3U, 5U, {}, 2U, 0U, 0x2bU},
	{instruction_t::move, 3U, 6U, {}, 2U, 0U, 0x2bU},
	{instruction_t::move, 3U, 7U, {}, 2U, 0U, 0x2bU},
	{instruction_t::move, 3U, 0U, {}, 2U, 0U, 0x2cU},
	{instruction_t::move, 3U, 1U, {}, 2U, 0U, 0x2cU},
	{instruction_t::move, 3U, 2U, {}, 2U, 0U, 0x2cU},
	{instruction_t::move, 3U, 3U, {}, 2U, 0U, 0x2cU},
	{instruction_t::move, 3U, 4U, {}, 2U, 0U, 0x2cU},
	{instruction_t::move, 3U, 5U, {}, 2U, 0U, 0x2cU},
	{instruction_t::move, 3U, 6U, {}, 2U, 0U, 0x2cU},
	{instruction_t::move, 3U, 7U, {}, 2U, 0U, 0x2cU},
	{instruction_t::move, 3U, 0U, {}, 2U, 0U, 0x2dU},
	{instruction_t::move, 3U, 1U, {}, 2U, 0U, 0x2dU},
	{instruction_t::move, 3U, 2U, {}, 2U, 0U, 0x2dU},
	{instruction_t::move, 3U, 3U, {}, 2U, 0U, 0x2dU},
	{instruction_t::move, 3U, 4U, {}, 2U, 0U, 0x2dU},
	{instruction_t::move, 3U, 5U, {}, 2U, 0U, 0x2dU},
	{instruction_t::move, 3U, 6U, {}, 2U, 0U, 0x2dU},
	{instruction_t::move, 3U, 7U, {}, 2U, 0U, 0x2dU},
	{instruction_t::move, 3U, 0U, {}, 2U, 0U, 0x2eU},
	{instruction_t::move, 3U, 1U, {}, 2U, 0U, 0x2eU},
	{instruction_t::move, 3U, 2U, {}, 2U, 0U, 0x2eU},
	{instruction_t::move, 3U, 3U, {}, 2U, 0U, 0x2eU},
	{instruction_t::move, 3U, 4U, {}, 2U, 0U, 0x2eU},
	{instruction_t::move, 3U, 5U, {}, 2U, 0U, 0x2eU},
	{instruction_t::move, 3U, 6U, {}, 2U, 0U, 0x2eU},
	{instruction_t::move, 3U, 7U, {}, 2U, 0U, 0x2eU},
	{instruction_t::move, 3U, 0U, {}, 2U, 0U, 0x2fU},
	{instruction_t::move, 3U, 1U, {}, 2U, 0U, 0x2fU},
	{instruction_t::move, 3U, 2U, {}, 2U, 0U, 0x2fU},
	{instruction_t::move, 3U, 3U, {}, 2U, 0U, 0x2fU},
	{instruction_t::move, 3U, 4U, {}, 2U, 0U, 0x2fU},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 3U, 0U, {}, 2U, 0U, 0x30U},
	{instruction_t::move, 3U, 1U, {}, 2U, 0U, 0x30U},
	{instruction_t::move, 3U, 2U, {}, 2U, 0U, 0x30U},
	{instruction_t::move, 3U, 3U, {}, 2U, 0U, 0x30U},
	{instruction_t::move, 3U, 4U, {}, 2U, 0U, 0x30U},
	{instruction_t::move, 3U, 5U, {}, 2U, 0U, 0x30U},
	{instruction_t::move, 3U, 6U, {}, 2U, 0U, 0x30U},
	{instruction_t::move, 3U, 7U, {}, 2U, 0U, 0x30U},
	{instruction_t::move, 3U, 0U, {}, 2U, 0U, 0x31U},
	{instruction_t::move, 3U, 1U, {}, 2U, 0U, 0x31U},
	{instruction_t::move, 3U, 2U, {}, 2U, 0U, 0x31U},
	{instruction_t::move, 3U, 3U, {}, 2U, 0U, 0x31U},
	{instruction_t::move, 3U, 4U, {}, 2U, 0U, 0x31U},
	{instruction_t::move, 3U, 5U, {}, 2U, 0U, 0x31U},
	{instruction_t::move, 3U, 6U, {}, 2U, 0U, 0x31U},
	{instruction_t::move, 3U, 7U, {}, 2U, 0U, 0x31U},
	{instruction_t::move, 3U, 0U, {}, 2U, 0U, 0x32U},
	{instruction_t::move, 3U, 1U, {}, 2U, 0U, 0x32U},
	{instruction_t::move, 3U, 2U, {}, 2U, 0U, 0x32U},
	{instruction_t::move, 3U, 3U, {}, 2U, 0U, 0x32U},
	{instruction_t::move, 3U, 4U, {}, 2U, 0U, 0x32U},
	{instruction_t::move, 3U, 5U, {}, 2U, 0U, 0x32U},
	{instruction_t::move, 3U, 6U, {}, 2U, 0U, 0x32U},
	{instruction_t::move, 3U, 7U, {}, 2U, 0U, 0x32U},
	{instruction_t::move, 3U, 0U, {}, 2U, 0U, 0x33U},
	{instruction_t::move, 3U, 1U, {}, 2U, 0U, 0x33U},
	{instruction_t::move, 3U, 2U, {}, 2U, 0U, 0x33U},
	{instruction_t::move, 3U, 3U, {}, 2U, 0U, 0x33U},
	{instruction_t::move, 3U, 4U, {}, 2U, 0U, 0x33U},
	{instruction_t::move, 3U, 5U, {}, 2U, 0U, 0x33U},
	{instruction_t::move, 3U, 6U, {}, 2U, 0U, 0x33U},
	{instruction_t::move, 3U, 7U, {}, 2U, 0U, 0x33U},
	{instruction_t::move, 3U, 0U, {}, 2U, 0U, 0x34U},
	{instruction_t::move, 3U, 1U, {}, 2U, 0U, 0x34U},
	{instruction_t::move, 3U, 2U, {}, 2U, 0U, 0x34U},
	{instruction_t::move, 3U, 3U, {}, 2U, 0U, 0x34U},
	{instruction_t::move, 3U, 4U, {}, 2U, 0U, 0x34U},
	{instruction_t::move, 3U, 5U, {}, 2U, 0U, 0x34U},
	{instruction_t::move, 3U, 6U, {}, 2U, 0U, 0x34U},
	{instruction_t::move, 3U, 7U, {}, 2U, 0U, 0x34U},
	{instruction_t::move, 3U, 0U, {}, 2U, 0U, 0x35U},
	{instruction_t::move, 3U, 1U, {}, 2U, 0U, 0x35U},
	{instruction_t::move, 3U, 2U, {}, 2U, 0U, 0x35U},
	{instruction_t::move, 3U, 3U, {}, 2U, 0U, 0x35U},
	{instruction_t::move, 3U, 4U, {}, 2U, 0U, 0x35U},
	{instruction_t::move, 3U, 5U, {}, 2U, 0U, 0x35U},
	{instruction_t::move, 3U, 6U, {}, 2U, 0U, 0x35U},
	{instruction_t::move, 3U, 7U, {}, 2U, 0U, 0x35U},
	{instruction_t::move, 3U, 0U, {}, 2U, 0U, 0x36U},
	{instruction_t::move, 3U, 1U, {}, 2U, 0U, 0x36U},
	{instruction_t::move, 3U, 2U, {}, 2U, 0U, 0x36U},
	{instruction_t::move, 3U, 3U, {}, 2U, 0U, 0x36U},
	{instruction_t::move, 3U, 4U, {}, 2U, 0U, 0x36U},
	{instruction_t::move, 3U, 5U, {}, 2U, 0U, 0x36U},
	{instruction_t::move, 3U, 6U, {}, 2U, 0U, 0x36U},
	{instruction_t::move, 3U, 7U, {}, 2U, 0U, 0x36U},
	{instruction_t::move, 3U, 0U, {}, 2U, 0U, 0x37U},
	{instruction_t::move, 3U, 1U, {}, 2U, 0U, 0x37U},
	{instruction_t::move, 3U, 2U, {}, 2U, 0U, 0x37U},
	{instruction_t::move, 3U, 3U, {}, 2U, 0U, 0x37U},
	{instruction_t::move, 3U, 4U, {}, 2U, 0U, 0x37U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 4U, 0U, {}, 2U, 0U, 0x00U},
	{instruction_t::move, 4U, 1U, {}, 2U, 0U, 0x00U},
	{instruction_t::move, 4U, 2U, {}, 2U, 0U, 0x00U},
	{instruction_t::move, 4U, 3U, {}, 2U, 0U, 0x00U},
	{instruction_t::move, 4U, 4U, {}, 2U, 0U, 0x00U},
	{instruction_t::move, 4U, 5U, {}, 2U, 0U, 0x00U},
	{instruction_t::move, 4U, 6U, {}, 2U, 0U, 0x00U},
	{instruction_t::move, 4U, 7U, {}, 2U, 0U, 0x00U},
	{instruction_t::move, 4U, 0U, {}, 2U, 0U, 0x01U},
	{instruction_t::move, 4U, 1U, {}, 2U, 0U, 0x01U},
	{instruction_t::move, 4U, 2U, {}, 2U, 0U, 0x01U},
	{instruction_t::move, 4U, 3U, {}, 2U, 0U, 0x01U},
	{instruction_t::move, 4U, 4U, {}, 2U, 0U, 0x01U},
	{instruction_t::move, 4U, 5U, {}, 2U, 0U, 0x01U},
	{instruction_t::move, 4U, 6U, {}, 2U, 0U, 0x01U},
	{instruction_t::move, 4U, 7U, {}, 2U, 0U, 0x01U},
	{instruction_t::move, 4U, 0U, {}, 2U, 0U, 0x02U},
	{instruction_t::move, 4U, 1U, {}, 2U, 0U, 0x02U},
	{instruction_t::move, 4U, 2U, {}, 2U, 0U, 0x02U},
	{instruction_t::move, 4U, 3U, {}, 2U, 0U, 0x02U},
	{instruction_t::move, 4U, 4U, {}, 2U, 0U, 0x02U},
	{instruction_t::move, 4U, 5U, {}, 2U, 0U, 0x02U},
	{instruction_t::move, 4U, 6U, {}, 2U, 0U, 0x02U},
	{instruction_t::move, 4U, 7U, {}, 2U, 0U, 0x02U},
	{instruction_t::move, 4U, 0U, {}, 2U, 0U, 0x03U},
	{instruction_t::move, 4U, 1U, {}, 2U, 0U, 0x03U},
	{instruction_t::move, 4U, 2U, {}, 2U, 0U, 0x03U},
	{instruction_t::move, 4U, 3U, {}, 2U, 0U, 0x03U},
	{instruction_t::move, 4U, 4U, {}, 2U, 0U, 0x03U},
	{instruction_t::move, 4U, 5U, {}, 2U, 0U, 0x03U},
	{instruction_t::move, 4U, 6U, {}, 2U, 0U, 0x03U},
	{instruction_t::move, 4U, 7U, {}, 2U, 0U, 0x03U},
	{instruction_t::move, 4U, 0U, {}, 2U, 0U, 0x04U},
	{instruction_t::move, 4U, 1U, {}, 2U, 0U, 0x04U},
	{instruction_t::move, 4U, 2U, {}, 2U, 0U, 0x04U},
	{instruction_t::move, 4U, 3U, {}, 2U, 0U, 0x04U},
	{instruction_t::move, 4U, 4U, {}, 2U, 0U, 0x04U},
	{instruction_t::move, 4U, 5U, {}, 2U, 0U, 0x04U},
	{instruction_t::move, 4U, 6U, {}, 2U, 0U, 0x04U},
	{instruction_t::move, 4U, 7U, {}, 2U, 0U, 0x04U},
	{instruction_t::move, 4U, 0U, {}, 2U, 0U, 0x05U},
	{instruction_t::move, 4U, 1U, {}, 2U, 0U, 0x05U},
	{instruction_t::move, 4U, 2U, {}, 2U, 0U, 0x05U},
	{instruction_t::move, 4U, 3U, {}, 2U, 0U, 0x05U},
	{instruction_t::move, 4U, 4U, {}, 2U, 0U, 0x05U},
	{instruction_t::move, 4U, 5U, {}, 2U, 0U, 0x05U},
	{instruction_t::move, 4U, 6U, {}, 2U, 0U, 0x05U},
	{instruction_t::move, 4U, 7U, {}, 2U, 0U, 0x05U},
	{instruction_t::move, 4U, 0U, {}, 2U, 0U, 0x06U},
	{instruction_t::move, 4U, 1U, {}, 2U, 0U, 0x06U},
	{instruction_t::move, 4U, 2U, {}, 2U, 0U, 0x06U},
	{instruction_t::move, 4U, 3U, {}, 2U, 0U, 0x06U},
	{instruction_t::move, 4U, 4U, {}, 2U, 0U, 0x06U},
	{instruction_t::move, 4U, 5U, {}, 2U, 0U, 0x06U},
	{instruction_t::move, 4U, 6U, {}, 2U, 0U, 0x06U},
	{instruction_t::move, 4U, 7U, {}, 2U, 0U, 0x06U},
	{instruction_t::move, 4U, 0U, {}, 2U, 0U, 0x07U},
	{instruction_t::move, 4U, 1U, {}, 2U, 0U, 0x07U},
	{instruction_t::move, 4U, 2U, {}, 2U, 0U, 0x07U},
	{instruction_t::move, 4U, 3U, {}, 2U, 0U, 0x07U},
	{instruction_t::move, 4U, 4U, {}, 2U, 0U, 0x07U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::movea, 4U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::movea, 4U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::movea, 4U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::movea, 4U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::movea, 4U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::movea, 4U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::movea, 4U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::movea, 4U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::movea, 4U, 0U, {}, 2U, 0U, 1U},
	{instruction_t::movea, 4U, 1U, {}, 2U, 0U, 1U},
	{instruction_t::movea, 4U, 2U, {}, 2U, 0U, 1U},
	{instruction_t::movea, 4U, 3U, {}, 2U, 0U, 1U},
	{instruction_t::movea, 4U, 4U, {}, 2U, 0U, 1U},
	{instruction_t::movea, 4U, 5U, {}, 2U, 0U, 1U},
	{instruction_t::movea, 4U, 6U, {}, 2U, 0U, 1U},
	{instruction_t::movea, 4U, 7U, {}, 2U, 0U, 1U},
	{instruction_t::movea, 4U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::movea, 4U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::movea, 4U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::movea, 4U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::movea, 4U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::movea, 4U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::movea, 4U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::movea, 4U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::movea, 4U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::movea, 4U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::movea, 4U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::movea, 4U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::movea, 4U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::movea, 4U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::movea, 4U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::movea, 4U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::movea, 4U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::movea, 4U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::movea, 4U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::movea, 4U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::movea, 4U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::movea, 4U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::movea, 4U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::movea, 4U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::movea, 4U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::movea, 4U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::movea, 4U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::movea, 4U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::movea, 4U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::movea, 4U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::movea, 4U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::movea, 4U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::movea, 4U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::movea, 4U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::movea, 4U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::movea, 4U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::movea, 4U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::movea, 4U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::movea, 4U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::movea, 4U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::movea, 4U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::movea, 4U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::movea, 4U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::movea, 4U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::movea, 4U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 4U, 0U, {}, 2U, 0U, 0x10U},
	{instruction_t::move, 4U, 1U, {}, 2U, 0U, 0x10U},
	{instruction_t::move, 4U, 2U, {}, 2U, 0U, 0x10U},
	{instruction_t::move, 4U, 3U, {}, 2U, 0U, 0x10U},
	{instruction_t::move, 4U, 4U, {}, 2U, 0U, 0x10U},
	{instruction_t::move, 4U, 5U, {}, 2U, 0U, 0x10U},
	{instruction_t::move, 4U, 6U, {}, 2U, 0U, 0x10U},
	{instruction_t::move, 4U, 7U, {}, 2U, 0U, 0x10U},
	{instruction_t::move, 4U, 0U, {}, 2U, 0U, 0x11U},
	{instruction_t::move, 4U, 1U, {}, 2U, 0U, 0x11U},
	{instruction_t::move, 4U, 2U, {}, 2U, 0U, 0x11U},
	{instruction_t::move, 4U, 3U, {}, 2U, 0U, 0x11U},
	{instruction_t::move, 4U, 4U, {}, 2U, 0U, 0x11U},
	{instruction_t::move, 4U, 5U, {}, 2U, 0U, 0x11U},
	{instruction_t::move, 4U, 6U, {}, 2U, 0U, 0x11U},
	{instruction_t::move, 4U, 7U, {}, 2U, 0U, 0x11U},
	{instruction_t::move, 4U, 0U, {}, 2U, 0U, 0x12U},
	{instruction_t::move, 4U, 1U, {}, 2U, 0U, 0x12U},
	{instruction_t::move, 4U, 2U, {}, 2U, 0U, 0x12U},
	{instruction_t::move, 4U, 3U, {}, 2U, 0U, 0x12U},
	{instruction_t::move, 4U, 4U, {}, 2U, 0U, 0x12U},
	{instruction_t::move, 4U, 5U, {}, 2U, 0U, 0x12U},
	{instruction_t::move, 4U, 6U, {}, 2U, 0U, 0x12U},
	{instruction_t::move, 4U, 7U, {}, 2U, 0U, 0x12U},
	{instruction_t::move, 4U, 0U, {}, 2U, 0U, 0x13U},
	{instruction_t::move, 4U, 1U, {}, 2U, 0U, 0x13U},
	{instruction_t::move, 4U, 2U, {}, 2U, 0U, 0x13U},
	{instruction_t::move, 4U, 3U, {}, 2U, 0U, 0x13U},
	{instruction_t::move, 4U, 4U, {}, 2U, 0U, 0x13U},
	{instruction_t::move, 4U, 5U, {}, 2U, 0U, 0x13U},
	{instruction_t::move, 4U, 6U, {}, 2U, 0U, 0x13U},
	{instruction_t::move, 4U, 7U, {}, 2U, 0U, 0x13U},
	{instruction_t::move, 4U, 0U, {}, 2U, 0U, 0x14U},
	{instruction_t::move, 4U, 1U, {}, 2U, 0U, 0x14U},
	{instruction_t::move, 4U, 2U, {}, 2U, 0U, 0x14U},
	{instruction_t::move, 4U, 3U, {}, 2U, 0U, 0x14U},
	{instruction_t::move, 4U, 4U, {}, 2U, 0U, 0x14U},
	{instruction_t::move, 4U, 5U, {}, 2U, 0U, 0x14U},
	{instruction_t::move, 4U, 6U, {}, 2U, 0U, 0x14U},
	{instruction_t::move, 4U, 7U, {}, 2U, 0U, 0x14U},
	{instruction_t::move, 4U, 0U, {}, 2U, 0U, 0x15U},
	{instruction_t::move, 4U, 1U, {}, 2U, 0U, 0x15U},
	{instruction_t::move, 4U, 2U, {}, 2U, 0U, 0x15U},
	{instruction_t::move, 4U, 3U, {}, 2U, 0U, 0x15U},
	{instruction_t::move, 4U, 4U, {}, 2U, 0U, 0x15U},
	{instruction_t::move, 4U, 5U, {}, 2U, 0U, 0x15U},
	{instruction_t::move, 4U, 6U, {}, 2U, 0U, 0x15U},
	{instruction_t::move, 4U, 7U, {}, 2U, 0U, 0x15U},
	{instruction_t::move, 4U, 0U, {}, 2U, 0U, 0x16U},
	{instruction_t::move, 4U, 1U, {}, 2U, 0U, 0x16U},
	{instruction_t::move, 4U, 2U, {}, 2U, 0U, 0x16U},
	{instruction_t::move, 4U, 3U, {}, 2U, 0U, 0x16U},
	{instruction_t::move, 4U, 4U, {}, 2U, 0U, 0x16U},
	{instruction_t::move, 4U, 5U, {}, 2U, 0U, 0x16U},
	{instruction_t::move, 4U, 6U, {}, 2U, 0U, 0x16U},
	{instruction_t::move, 4U, 7U, {}, 2U, 0U, 0x16U},
	{instruction_t::move, 4U, 0U, {}, 2U, 0U, 0x17U},
	{instruction_t::move, 4U, 1U, {}, 2U, 0U, 0x17U},
	{instruction_t::move, 4U, 2U, {}, 2U, 0U, 0x17U},
	{instruction_t::move, 4U, 3U, {}, 2U, 0U, 0x17U},
	{instruction_t::move, 4U, 4U, {}, 2U, 0U, 0x17U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 4U, 0U, {}, 2U, 0U, 0x18U},
	{instruction_t::move, 4U, 1U, {}, 2U, 0U, 0x18U},
	{instruction_t::move, 4U, 2U, {}, 2U, 0U, 0x18U},
	{instruction_t::move, 4U, 3U, {}, 2U, 0U, 0x18U},
	{instruction_t::move, 4U, 4U, {}, 2U, 0U, 0x18U},
	{instruction_t::move, 4U, 5U, {}, 2U, 0U, 0x18U},
	{instruction_t::move, 4U, 6U, {}, 2U, 0U, 0x18U},
	{instruction_t::move, 4U, 7U, {}, 2U, 0U, 0x18U},
	{instruction_t::move, 4U, 0U, {}, 2U, 0U, 0x19U},
	{instruction_t::move, 4U, 1U, {}, 2U, 0U, 0x19U},
	{instruction_t::move, 4U, 2U, {}, 2U, 0U, 0x19U},
	{instruction_t::move, 4U, 3U, {}, 2U, 0U, 0x19U},
	{instruction_t::move, 4U, 4U, {}, 2U, 0U, 0x19U},
	{instruction_t::move, 4U, 5U, {}, 2U, 0U, 0x19U},
	{instruction_t::move, 4U, 6U, {}, 2U, 0U, 0x19U},
	{instruction_t::move, 4U, 7U, {}, 2U, 0U, 0x19U},
	{instruction_t::move, 4U, 0U, {}, 2U, 0U, 0x1aU},
	{instruction_t::move, 4U, 1U, {}, 2U, 0U, 0x1aU},
	{instruction_t::move, 4U, 2U, {}, 2U, 0U, 0x1aU},
	{instruction_t::move, 4U, 3U, {}, 2U, 0U, 0x1aU},
	{instruction_t::move, 4U, 4U, {}, 2U, 0U, 0x1aU},
	{instruction_t::move, 4U, 5U, {}, 2U, 0U, 0x1aU},
	{instruction_t::move, 4U, 6U, {}, 2U, 0U, 0x1aU},
	{instruction_t::move, 4U, 7U, {}, 2U, 0U, 0x1aU},
	{instruction_t::move, 4U, 0U, {}, 2U, 0U, 0x1bU},
	{instruction_t::move, 4U, 1U, {}, 2U, 0U, 0x1bU},
	{instruction_t::move, 4U, 2U, {}, 2U, 0U, 0x1bU},
	{instruction_t::move, 4U, 3U, {}, 2U, 0U, 0x1bU},
	{instruction_t::move, 4U, 4U, {}, 2U, 0U, 0x1bU},
	{instruction_t::move, 4U, 5U, {}, 2U, 0U, 0x1bU},
	{instruction_t::move, 4U, 6U, {}, 2U, 0U, 0x1bU},
	{instruction_t::move, 4U, 7U, {}, 2U, 0U, 0x1bU},
	{instruction_t::move, 4U, 0U, {}, 2U, 0U, 0x1cU},
	{instruction_t::move, 4U, 1U, {}, 2U, 0U, 0x1cU},
	{instruction_t::move, 4U, 2U, {}, 2U, 0U, 0x1cU},
	{instruction_t::move, 4U, 3U, {}, 2U, 0U, 0x1cU},
	{instruction_t::move, 4U, 4U, {}, 2U, 0U, 0x1cU},
	{instruction_t::move, 4U, 5U, {}, 2U, 0U, 0x1cU},
	{instruction_t::move, 4U, 6U, {}, 2U, 0U, 0x1cU},
	{instruction_t::move, 4U, 7U, {}, 2U, 0U, 0x1cU},
	{instruction_t::move, 4U, 0U, {}, 2U, 0U, 0x1dU},
	{instruction_t::move, 4U, 1U, {}, 2U, 0U, 0x1dU},
	{instruction_t::move, 4U, 2U, {}, 2U, 0U, 0x1dU},
	{instruction_t::move, 4U, 3U, {}, 2U, 0U, 0x1dU},
	{instruction_t::move, 4U, 4U, {}, 2U, 0U, 0x1dU},
	{instruction_t::move, 4U, 5U, {}, 2U, 0U, 0x1dU},
	{instruction_t::move, 4U, 6U, {}, 2U, 0U, 0x1dU},
	{instruction_t::move, 4U, 7U, {}, 2U, 0U, 0x1dU},
	{instruction_t::move, 4U, 0U, {}, 2U, 0U, 0x1eU},
	{instruction_t::move, 4U, 1U, {}, 2U, 0U, 0x1eU},
	{instruction_t::move, 4U, 2U, {}, 2U, 0U, 0x1eU},
	{instruction_t::move, 4U, 3U, {}, 2U, 0U, 0x1eU},
	{instruction_t::move, 4U, 4U, {}, 2U, 0U, 0x1eU},
	{instruction_t::move, 4U, 5U, {}, 2U, 0U, 0x1eU},
	{instruction_t::move, 4U, 6U, {}, 2U, 0U, 0x1eU},
	{instruction_t::move, 4U, 7U, {}, 2U, 0U, 0x1eU},
	{instruction_t::move, 4U, 0U, {}, 2U, 0U, 0x1fU},
	{instruction_t::move, 4U, 1U, {}, 2U, 0U, 0x1fU},
	{instruction_t::move, 4U, 2U, {}, 2U, 0U, 0x1fU},
	{instruction_t::move, 4U, 3U, {}, 2U, 0U, 0x1fU},
	{instruction_t::move, 4U, 4U, {}, 2U, 0U, 0x1fU},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 4U, 0U, {}, 2U, 0U, 0x20U},
	{instruction_t::move, 4U, 1U, {}, 2U, 0U, 0x20U},
	{instruction_t::move, 4U, 2U, {}, 2U, 0U, 0x20U},
	{instruction_t::move, 4U, 3U, {}, 2U, 0U, 0x20U},
	{instruction_t::move, 4U, 4U, {}, 2U, 0U, 0x20U},
	{instruction_t::move, 4U, 5U, {}, 2U, 0U, 0x20U},
	{instruction_t::move, 4U, 6U, {}, 2U, 0U, 0x20U},
	{instruction_t::move, 4U, 7U, {}, 2U, 0U, 0x20U},
	{instruction_t::move, 4U, 0U, {}, 2U, 0U, 0x21U},
	{instruction_t::move, 4U, 1U, {}, 2U, 0U, 0x21U},
	{instruction_t::move, 4U, 2U, {}, 2U, 0U, 0x21U},
	{instruction_t::move, 4U, 3U, {}, 2U, 0U, 0x21U},
	{instruction_t::move, 4U, 4U, {}, 2U, 0U, 0x21U},
	{instruction_t::move, 4U, 5U, {}, 2U, 0U, 0x21U},
	{instruction_t::move, 4U, 6U, {}, 2U, 0U, 0x21U},
	{instruction_t::move, 4U, 7U, {}, 2U, 0U, 0x21U},
	{instruction_t::move, 4U, 0U, {}, 2U, 0U, 0x22U},
	{instruction_t::move, 4U, 1U, {}, 2U, 0U, 0x22U},
	{instruction_t::move, 4U, 2U, {}, 2U, 0U, 0x22U},
	{instruction_t::move, 4U, 3U, {}, 2U, 0U, 0x22U},
	{instruction_t::move, 4U, 4U, {}, 2U, 0U, 0x22U},
	{instruction_t::move, 4U, 5U, {}, 2U, 0U, 0x22U},
	{instruction_t::move, 4U, 6U, {}, 2U, 0U, 0x22U},
	{instruction_t::move, 4U, 7U, {}, 2U, 0U, 0x22U},
	{instruction_t::move, 4U, 0U, {}, 2U, 0U, 0x23U},
	{instruction_t::move, 4U, 1U, {}, 2U, 0U, 0x23U},
	{instruction_t::move, 4U, 2U, {}, 2U, 0U, 0x23U},
	{instruction_t::move, 4U, 3U, {}, 2U, 0U, 0x23U},
	{instruction_t::move, 4U, 4U, {}, 2U, 0U, 0x23U},
	{instruction_t::move, 4U, 5U, {}, 2U, 0U, 0x23U},
	{instruction_t::move, 4U, 6U, {}, 2U, 0U, 0x23U},
	{instruction_t::move, 4U, 7U, {}, 2U, 0U, 0x23U},
	{instruction_t::move, 4U, 0U, {}, 2U, 0U, 0x24U},
	{instruction_t::move, 4U, 1U, {}, 2U, 0U, 0x24U},
	{instruction_t::move, 4U, 2U, {}, 2U, 0U, 0x24U},
	{instruction_t::move, 4U, 3U, {}, 2U, 0U, 0x24U},
	{instruction_t::move, 4U, 4U, {}, 2U, 0U, 0x24U},
	{instruction_t::move, 4U, 5U, {}, 2U, 0U, 0x24U},
	{instruction_t::move, 4U, 6U, {}, 2U, 0U, 0x24U},
	{instruction_t::move, 4U, 7U, {}, 2U, 0U, 0x24U},
	{instruction_t::move, 4U, 0U, {}, 2U, 0U, 0x25U},
	{instruction_t::move, 4U, 1U, {}, 2U, 0U, 0x25U},
	{instruction_t::move, 4U, 2U, {}, 2U, 0U, 0x25U},
	{instruction_t::move, 4U, 3U, {}, 2U, 0U, 0x25U},
	{instruction_t::move, 4U, 4U, {}, 2U, 0U, 0x25U},
	{instruction_t::move, 4U, 5U, {}, 2U, 0U, 0x25U},
	{instruction_t::move, 4U, 6U, {}, 2U, 0U, 0x25U},
	{instruction_t::move, 4U, 7U, {}, 2U, 0U, 0x25U},
	{instruction_t::move, 4U, 0U, {}, 2U, 0U, 0x26U},
	{instruction_t::move, 4U, 1U, {}, 2U, 0U, 0x26U},
	{instruction_t::move, 4U, 2U, {}, 2U, 0U, 0x26U},
	{instruction_t::move, 4U, 3U, {}, 2U, 0U, 0x26U},
	{instruction_t::move, 4U, 4U, {}, 2U, 0U, 0x26U},
	{instruction_t::move, 4U, 5U, {}, 2U, 0U, 0x26U},
	{instruction_t::move, 4U, 6U, {}, 2U, 0U, 0x26U},
	{instruction_t::move, 4U, 7U, {}, 2U, 0U, 0x26U},
	{instruction_t::move, 4U, 0U, {}, 2U, 0U, 0x27U},
	{instruction_t::move, 4U, 1U, {}, 2U, 0U, 0x27U},
	{instruction_t::move, 4U, 2U, {}, 2U, 0U, 0x27U},
	{instruction_t::move, 4U, 3U, {}, 2U, 0U, 0x27U},
	{instruction_t::move, 4U, 4U, {}, 2U, 0U, 0x27U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 4U, 0U, {}, 2U, 0U, 0x28U},
	{instruction_t::move, 4U, 1U, {}, 2U, 0U, 0x28U},
	{instruction_t::move, 4U, 2U, {}, 2U, 0U, 0x28U},
	{instruction_t::move, 4U, 3U, {}, 2U, 0U, 0x28U},
	{instruction_t::move, 4U, 4U, {}, 2U, 0U, 0x28U},
	{instruction_t::move, 4U, 5U, {}, 2U, 0U, 0x28U},
	{instruction_t::move, 4U, 6U, {}, 2U, 0U, 0x28U},
	{instruction_t::move, 4U, 7U, {}, 2U, 0U, 0x28U},
	{instruction_t::move, 4U, 0U, {}, 2U, 0U, 0x29U},
	{instruction_t::move, 4U, 1U, {}, 2U, 0U, 0x29U},
	{instruction_t::move, 4U, 2U, {}, 2U, 0U, 0x29U},
	{instruction_t::move, 4U, 3U, {}, 2U, 0U, 0x29U},
	{instruction_t::move, 4U, 4U, {}, 2U, 0U, 0x29U},
	{instruction_t::move, 4U, 5U, {}, 2U, 0U, 0x29U},
	{instruction_t::move, 4U, 6U, {}, 2U, 0U, 0x29U},
	{instruction_t::move, 4U, 7U, {}, 2U, 0U, 0x29U},
	{instruction_t::move, 4U, 0U, {}, 2U, 0U, 0x2aU},
	{instruction_t::move, 4U, 1U, {}, 2U, 0U, 0x2aU},
	{instruction_t::move, 4U, 2U, {}, 2U, 0U, 0x2aU},
	{instruction_t::move, 4U, 3U, {}, 2U, 0U, 0x2aU},
	{instruction_t::move, 4U, 4U, {}, 2U, 0U, 0x2aU},
	{instruction_t::move, 4U, 5U, {}, 2U, 0U, 0x2aU},
	{instruction_t::move, 4U, 6U, {}, 2U, 0U, 0x2aU},
	{instruction_t::move, 4U, 7U, {}, 2U, 0U, 0x2aU},
	{instruction_t::move, 4U, 0U, {}, 2U, 0U, 0x2bU},
	{instruction_t::move, 4U, 1U, {}, 2U, 0U, 0x2bU},
	{instruction_t::move, 4U, 2U, {}, 2U, 0U, 0x2bU},
	{instruction_t::move, 4U, 3U, {}, 2U, 0U, 0x2bU},
	{instruction_t::move, 4U, 4U, {}, 2U, 0U, 0x2bU},
	{instruction_t::move, 4U, 5U, {}, 2U, 0U, 0x2bU},
	{instruction_t::move, 4U, 6U, {}, 2U, 0U, 0x2bU},
	{instruction_t::move, 4U, 7U, {}, 2U, 0U, 0x2bU},
	{instruction_t::move, 4U, 0U, {}, 2U, 0U, 0x2cU},
	{instruction_t::move, 4U, 1U, {}, 2U, 0U, 0x2cU},
	{instruction_t::move, 4U, 2U, {}, 2U, 0U, 0x2cU},
	{instruction_t::move, 4U, 3U, {}, 2U, 0U, 0x2cU},
	{instruction_t::move, 4U, 4U, {}, 2U, 0U, 0x2cU},
	{instruction_t::move, 4U, 5U, {}, 2U, 0U, 0x2cU},
	{instruction_t::move, 4U, 6U, {}, 2U, 0U, 0x2cU},
	{instruction_t::move, 4U, 7U, {}, 2U, 0U, 0x2cU},
	{instruction_t::move, 4U, 0U, {}, 2U, 0U, 0x2dU},
	{instruction_t::move, 4U, 1U, {}, 2U, 0U, 0x2dU},
	{instruction_t::move, 4U, 2U, {}, 2U, 0U, 0x2dU},
	{instruction_t::move, 4U, 3U, {}, 2U, 0U, 0x2dU},
	{instruction_t::move, 4U, 4U, {}, 2U, 0U, 0x2dU},
	{instruction_t::move, 4U, 5U, {}, 2U, 0U, 0x2dU},
	{instruction_t::move, 4U, 6U, {}, 2U, 0U, 0x2dU},
	{instruction_t::move, 4U, 7U, {}, 2U, 0U, 0x2dU},
	{instruction_t::move, 4U, 0U, {}, 2U, 0U, 0x2eU},
	{instruction_t::move, 4U, 1U, {}, 2U, 0U, 0x2eU},
	{instruction_t::move, 4U, 2U, {}, 2U, 0U, 0x2eU},
	{instruction_t::move, 4U, 3U, {}, 2U, 0U, 0x2eU},
	{instruction_t::move, 4U, 4U, {}, 2U, 0U, 0x2eU},
	{instruction_t::move, 4U, 5U, {}, 2U, 0U, 0x2eU},
	{instruction_t::move, 4U, 6U, {}, 2U, 0U, 0x2eU},
	{instruction_t::move, 4U, 7U, {}, 2U, 0U, 0x2eU},
	{instruction_t::move, 4U, 0U, {}, 2U, 0U, 0x2fU},
	{instruction_t::move, 4U, 1U, {}, 2U, 0U, 0x2fU},
	{instruction_t::move, 4U, 2U, {}, 2U, 0U, 0x2fU},
	{instruction_t::move, 4U, 3U, {}, 2U, 0U, 0x2fU},
	{instruction_t::move, 4U, 4U, {}, 2U, 0U, 0x2fU},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 4U, 0U, {}, 2U, 0U, 0x30U},
	{instruction_t::move, 4U, 1U, {}, 2U, 0U, 0x30U},
	{instruction_t::move, 4U, 2U, {}, 2U, 0U, 0x30U},
	{instruction_t::move, 4U, 3U, {}, 2U, 0U, 0x30U},
	{instruction_t::move, 4U, 4U, {}, 2U, 0U, 0x30U},
	{instruction_t::move, 4U, 5U, {}, 2U, 0U, 0x30U},
	{instruction_t::move, 4U, 6U, {}, 2U, 0U, 0x30U},
	{instruction_t::move, 4U, 7U, {}, 2U, 0U, 0x30U},
	{instruction_t::move, 4U, 0U, {}, 2U, 0U, 0x31U},
	{instruction_t::move, 4U, 1U, {}, 2U, 0U, 0x31U},
	{instruction_t::move, 4U, 2U, {}, 2U, 0U, 0x31U},
	{instruction_t::move, 4U, 3U, {}, 2U, 0U, 0x31U},
	{instruction_t::move, 4U, 4U, {}, 2U, 0U, 0x31U},
	{instruction_t::move, 4U, 5U, {}, 2U, 0U, 0x31U},
	{instruction_t::move, 4U, 6U, {}, 2U, 0U, 0x31U},
	{instruction_t::move, 4U, 7U, {}, 2U, 0U, 0x31U},
	{instruction_t::move, 4U, 0U, {}, 2U, 0U, 0x32U},
	{instruction_t::move, 4U, 1U, {}, 2U, 0U, 0x32U},
	{instruction_t::move, 4U, 2U, {}, 2U, 0U, 0x32U},
	{instruction_t::move, 4U, 3U, {}, 2U, 0U, 0x32U},
	{instruction_t::move, 4U, 4U, {}, 2U, 0U, 0x32U},
	{instruction_t::move, 4U, 5U, {}, 2U, 0U, 0x32U},
	{instruction_t::move, 4U, 6U, {}, 2U, 0U, 0x32U},
	{instruction_t::move, 4U, 7U, {}, 2U, 0U, 0x32U},
	{instruction_t::move, 4U, 0U, {}, 2U, 0U, 0x33U},
	{instruction_t::move, 4U, 1U, {}, 2U, 0U, 0x33U},
	{instruction_t::move, 4U, 2U, {}, 2U, 0U, 0x33U},
	{instruction_t::move, 4U, 3U, {}, 2U, 0U, 0x33U},
	{instruction_t::move, 4U, 4U, {}, 2U, 0U, 0x33U},
	{instruction_t::move, 4U, 5U, {}, 2U, 0U, 0x33U},
	{instruction_t::move, 4U, 6U, {}, 2U, 0U, 0x33U},
	{instruction_t::move, 4U, 7U, {}, 2U, 0U, 0x33U},
	{instruction_t::move, 4U, 0U, {}, 2U, 0U, 0x34U},
	{instruction_t::move, 4U, 1U, {}, 2U, 0U, 0x34U},
	{instruction_t::move, 4U, 2U, {}, 2U, 0U, 0x34U},
	{instruction_t::move, 4U, 3U, {}, 2U, 0U, 0x34U},
	{instruction_t::move, 4U, 4U, {}, 2U, 0U, 0x34U},
	{instruction_t::move, 4U, 5U, {}, 2U, 0U, 0x34U},
	{instruction_t::move, 4U, 6U, {}, 2U, 0U, 0x34U},
	{instruction_t::move, 4U, 7U, {}, 2U, 0U, 0x34U},
	{instruction_t::move, 4U, 0U, {}, 2U, 0U, 0x35U},
	{instruction_t::move, 4U, 1U, {}, 2U, 0U, 0x35U},
	{instruction_t::move, 4U, 2U, {}, 2U, 0U, 0x35U},
	{instruction_t::move, 4U, 3U, {}, 2U, 0U, 0x35U},
	{instruction_t::move, 4U, 4U, {}, 2U, 0U, 0x35U},
	{instruction_t::move, 4U, 5U, {}, 2U, 0U, 0x35U},
	{instruction_t::move, 4U, 6U, {}, 2U, 0U, 0x35U},
	{instruction_t::move, 4U, 7U, {}, 2U, 0U, 0x35U},
	{instruction_t::move, 4U, 0U, {}, 2U, 0U, 0x36U},
	{instruction_t::move, 4U, 1U, {}, 2U, 0U, 0x36U},
	{instruction_t::move, 4U, 2U, {}, 2U, 0U, 0x36U},
	{instruction_t::move, 4U, 3U, {}, 2U, 0U, 0x36U},
	{instruction_t::move, 4U, 4U, {}, 2U, 0U, 0x36U},
	{instruction_t::move, 4U, 5U, {}, 2U, 0U, 0x36U},
	{instruction_t::move, 4U, 6U, {}, 2U, 0U, 0x36U},
	{instruction_t::move, 4U, 7U, {}, 2U, 0U, 0x36U},
	{instruction_t::move, 4U, 0U, {}, 2U, 0U, 0x37U},
	{instruction_t::move, 4U, 1U, {}, 2U, 0U, 0x37U},
	{instruction_t::move, 4U, 2U, {}, 2U, 0U, 0x37U},
	{instruction_t::move, 4U, 3U, {}, 2U, 0U, 0x37U},
	{instruction_t::move, 4U, 4U, {}, 2U, 0U, 0x37U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 5U, 0U, {}, 2U, 0U, 0x00U},
	{instruction_t::move, 5U, 1U, {}, 2U, 0U, 0x00U},
	{instruction_t::move, 5U, 2U, {}, 2U, 0U, 0x00U},
	{instruction_t::move, 5U, 3U, {}, 2U, 0U, 0x00U},
	{instruction_t::move, 5U, 4U, {}, 2U, 0U, 0x00U},
	{instruction_t::move, 5U, 5U, {}, 2U, 0U, 0x00U},
	{instruction_t::move, 5U, 6U, {}, 2U, 0U, 0x00U},
	{instruction_t::move, 5U, 7U, {}, 2U, 0U, 0x00U},
	{instruction_t::move, 5U, 0U, {}, 2U, 0U, 0x01U},
	{instruction_t::move, 5U, 1U, {}, 2U, 0U, 0x01U},
	{instruction_t::move, 5U, 2U, {}, 2U, 0U, 0x01U},
	{instruction_t::move, 5U, 3U, {}, 2U, 0U, 0x01U},
	{instruction_t::move, 5U, 4U, {}, 2U, 0U, 0x01U},
	{instruction_t::move, 5U, 5U, {}, 2U, 0U, 0x01U},
	{instruction_t::move, 5U, 6U, {}, 2U, 0U, 0x01U},
	{instruction_t::move, 5U, 7U, {}, 2U, 0U, 0x01U},
	{instruction_t::move, 5U, 0U, {}, 2U, 0U, 0x02U},
	{instruction_t::move, 5U, 1U, {}, 2U, 0U, 0x02U},
	{instruction_t::move, 5U, 2U, {}, 2U, 0U, 0x02U},
	{instruction_t::move, 5U, 3U, {}, 2U, 0U, 0x02U},
	{instruction_t::move, 5U, 4U, {}, 2U, 0U, 0x02U},
	{instruction_t::move, 5U, 5U, {}, 2U, 0U, 0x02U},
	{instruction_t::move, 5U, 6U, {}, 2U, 0U, 0x02U},
	{instruction_t::move, 5U, 7U, {}, 2U, 0U, 0x02U},
	{instruction_t::move, 5U, 0U, {}, 2U, 0U, 0x03U},
	{instruction_t::move, 5U, 1U, {}, 2U, 0U, 0x03U},
	{instruction_t::move, 5U, 2U, {}, 2U, 0U, 0x03U},
	{instruction_t::move, 5U, 3U, {}, 2U, 0U, 0x03U},
	{instruction_t::move, 5U, 4U, {}, 2U, 0U, 0x03U},
	{instruction_t::move, 5U, 5U, {}, 2U, 0U, 0x03U},
	{instruction_t::move, 5U, 6U, {}, 2U, 0U, 0x03U},
	{instruction_t::move, 5U, 7U, {}, 2U, 0U, 0x03U},
	{instruction_t::move, 5U, 0U, {}, 2U, 0U, 0x04U},
	{instruction_t::move, 5U, 1U, {}, 2U, 0U, 0x04U},
	{instruction_t::move, 5U, 2U, {}, 2U, 0U, 0x04U},
	{instruction_t::move, 5U, 3U, {}, 2U, 0U, 0x04U},
	{instruction_t::move, 5U, 4U, {}, 2U, 0U, 0x04U},
	{instruction_t::move, 5U, 5U, {}, 2U, 0U, 0x04U},
	{instruction_t::move, 5U, 6U, {}, 2U, 0U, 0x04U},
	{instruction_t::move, 5U, 7U, {}, 2U, 0U, 0x04U},
	{instruction_t::move, 5U, 0U, {}, 2U, 0U, 0x05U},
	{instruction_t::move, 5U, 1U, {}, 2U, 0U, 0x05U},
	{instruction_t::move, 5U, 2U, {}, 2U, 0U, 0x05U},
	{instruction_t::move, 5U, 3U, {}, 2U, 0U, 0x05U},
	{instruction_t::move, 5U, 4U, {}, 2U, 0U, 0x05U},
	{instruction_t::move, 5U, 5U, {}, 2U, 0U, 0x05U},
	{instruction_t::move, 5U, 6U, {}, 2U, 0U, 0x05U},
	{instruction_t::move, 5U, 7U, {}, 2U, 0U, 0x05U},
	{instruction_t::move, 5U, 0U, {}, 2U, 0U, 0x06U},
	{instruction_t::move, 5U, 1U, {}, 2U, 0U, 0x06U},
	{instruction_t::move, 5U, 2U, {}, 2U, 0U, 0x06U},
	{instruction_t::move, 5U, 3U, {}, 2U, 0U, 0x06U},
	{instruction_t::move, 5U, 4U, {}, 2U, 0U, 0x06U},
	{instruction_t::move, 5U, 5U, {}, 2U, 0U, 0x06U},
	{instruction_t::move, 5U, 6U, {}, 2U, 0U, 0x06U},
	{instruction_t::move, 5U, 7U, {}, 2U, 0U, 0x06U},
	{instruction_t::move, 5U, 0U, {}, 2U, 0U, 0x07U},
	{instruction_t::move, 5U, 1U, {}, 2U, 0U, 0x07U},
	{instruction_t::move, 5U, 2U, {}, 2U, 0U, 0x07U},
	{instruction_t::move, 5U, 3U, {}, 2U, 0U, 0x07U},
	{instruction_t::move, 5U, 4U, {}, 2U, 0U, 0x07U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::movea, 5U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::movea, 5U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::movea, 5U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::movea, 5U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::movea, 5U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::movea, 5U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::movea, 5U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::movea, 5U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::movea, 5U, 0U, {}, 2U, 0U, 1U},
	{instruction_t::movea, 5U, 1U, {}, 2U, 0U, 1U},
	{instruction_t::movea, 5U, 2U, {}, 2U, 0U, 1U},
	{instruction_t::movea, 5U, 3U, {}, 2U, 0U, 1U},
	{instruction_t::movea, 5U, 4U, {}, 2U, 0U, 1U},
	{instruction_t::movea, 5U, 5U, {}, 2U, 0U, 1U},
	{instruction_t::movea, 5U, 6U, {}, 2U, 0U, 1U},
	{instruction_t::movea, 5U, 7U, {}, 2U, 0U, 1U},
	{instruction_t::movea, 5U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::movea, 5U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::movea, 5U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::movea, 5U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::movea, 5U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::movea, 5U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::movea, 5U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::movea, 5U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::movea, 5U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::movea, 5U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::movea, 5U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::movea, 5U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::movea, 5U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::movea, 5U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::movea, 5U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::movea, 5U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::movea, 5U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::movea, 5U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::movea, 5U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::movea, 5U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::movea, 5U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::movea, 5U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::movea, 5U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::movea, 5U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::movea, 5U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::movea, 5U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::movea, 5U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::movea, 5U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::movea, 5U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::movea, 5U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::movea, 5U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::movea, 5U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::movea, 5U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::movea, 5U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::movea, 5U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::movea, 5U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::movea, 5U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::movea, 5U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::movea, 5U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::movea, 5U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::movea, 5U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::movea, 5U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::movea, 5U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::movea, 5U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::movea, 5U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 5U, 0U, {}, 2U, 0U, 0x10U},
	{instruction_t::move, 5U, 1U, {}, 2U, 0U, 0x10U},
	{instruction_t::move, 5U, 2U, {}, 2U, 0U, 0x10U},
	{instruction_t::move, 5U, 3U, {}, 2U, 0U, 0x10U},
	{instruction_t::move, 5U, 4U, {}, 2U, 0U, 0x10U},
	{instruction_t::move, 5U, 5U, {}, 2U, 0U, 0x10U},
	{instruction_t::move, 5U, 6U, {}, 2U, 0U, 0x10U},
	{instruction_t::move, 5U, 7U, {}, 2U, 0U, 0x10U},
	{instruction_t::move, 5U, 0U, {}, 2U, 0U, 0x11U},
	{instruction_t::move, 5U, 1U, {}, 2U, 0U, 0x11U},
	{instruction_t::move, 5U, 2U, {}, 2U, 0U, 0x11U},
	{instruction_t::move, 5U, 3U, {}, 2U, 0U, 0x11U},
	{instruction_t::move, 5U, 4U, {}, 2U, 0U, 0x11U},
	{instruction_t::move, 5U, 5U, {}, 2U, 0U, 0x11U},
	{instruction_t::move, 5U, 6U, {}, 2U, 0U, 0x11U},
	{instruction_t::move, 5U, 7U, {}, 2U, 0U, 0x11U},
	{instruction_t::move, 5U, 0U, {}, 2U, 0U, 0x12U},
	{instruction_t::move, 5U, 1U, {}, 2U, 0U, 0x12U},
	{instruction_t::move, 5U, 2U, {}, 2U, 0U, 0x12U},
	{instruction_t::move, 5U, 3U, {}, 2U, 0U, 0x12U},
	{instruction_t::move, 5U, 4U, {}, 2U, 0U, 0x12U},
	{instruction_t::move, 5U, 5U, {}, 2U, 0U, 0x12U},
	{instruction_t::move, 5U, 6U, {}, 2U, 0U, 0x12U},
	{instruction_t::move, 5U, 7U, {}, 2U, 0U, 0x12U},
	{instruction_t::move, 5U, 0U, {}, 2U, 0U, 0x13U},
	{instruction_t::move, 5U, 1U, {}, 2U, 0U, 0x13U},
	{instruction_t::move, 5U, 2U, {}, 2U, 0U, 0x13U},
	{instruction_t::move, 5U, 3U, {}, 2U, 0U, 0x13U},
	{instruction_t::move, 5U, 4U, {}, 2U, 0U, 0x13U},
	{instruction_t::move, 5U, 5U, {}, 2U, 0U, 0x13U},
	{instruction_t::move, 5U, 6U, {}, 2U, 0U, 0x13U},
	{instruction_t::move, 5U, 7U, {}, 2U, 0U, 0x13U},
	{instruction_t::move, 5U, 0U, {}, 2U, 0U, 0x14U},
	{instruction_t::move, 5U, 1U, {}, 2U, 0U, 0x14U},
	{instruction_t::move, 5U, 2U, {}, 2U, 0U, 0x14U},
	{instruction_t::move, 5U, 3U, {}, 2U, 0U, 0x14U},
	{instruction_t::move, 5U, 4U, {}, 2U, 0U, 0x14U},
	{instruction_t::move, 5U, 5U, {}, 2U, 0U, 0x14U},
	{instruction_t::move, 5U, 6U, {}, 2U, 0U, 0x14U},
	{instruction_t::move, 5U, 7U, {}, 2U, 0U, 0x14U},
	{instruction_t::move, 5U, 0U, {}, 2U, 0U, 0x15U},
	{instruction_t::move, 5U, 1U, {}, 2U, 0U, 0x15U},
	{instruction_t::move, 5U, 2U, {}, 2U, 0U, 0x15U},
	{instruction_t::move, 5U, 3U, {}, 2U, 0U, 0x15U},
	{instruction_t::move, 5U, 4U, {}, 2U, 0U, 0x15U},
	{instruction_t::move, 5U, 5U, {}, 2U, 0U, 0x15U},
	{instruction_t::move, 5U, 6U, {}, 2U, 0U, 0x15U},
	{instruction_t::move, 5U, 7U, {}, 2U, 0U, 0x15U},
	{instruction_t::move, 5U, 0U, {}, 2U, 0U, 0x16U},
	{instruction_t::move, 5U, 1U, {}, 2U, 0U, 0x16U},
	{instruction_t::move, 5U, 2U, {}, 2U, 0U, 0x16U},
	{instruction_t::move, 5U, 3U, {}, 2U, 0U, 0x16U},
	{instruction_t::move, 5U, 4U, {}, 2U, 0U, 0x16U},
	{instruction_t::move, 5U, 5U, {}, 2U, 0U, 0x16U},
	{instruction_t::move, 5U, 6U, {}, 2U, 0U, 0x16U},
	{instruction_t::move, 5U, 7U, {}, 2U, 0U, 0x16U},
	{instruction_t::move, 5U, 0U, {}, 2U, 0U, 0x17U},
	{instruction_t::move, 5U, 1U, {}, 2U, 0U, 0x17U},
	{instruction_t::move, 5U, 2U, {}, 2U, 0U, 0x17U},
	{instruction_t::move, 5U, 3U, {}, 2U, 0U, 0x17U},
	{instruction_t::move, 5U, 4U, {}, 2U, 0U, 0x17U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 5U, 0U, {}, 2U, 0U, 0x18U},
	{instruction_t::move, 5U, 1U, {}, 2U, 0U, 0x18U},
	{instruction_t::move, 5U, 2U, {}, 2U, 0U, 0x18U},
	{instruction_t::move, 5U, 3U, {}, 2U, 0U, 0x18U},
	{instruction_t::move, 5U, 4U, {}, 2U, 0U, 0x18U},
	{instruction_t::move, 5U, 5U, {}, 2U, 0U, 0x18U},
	{instruction_t::move, 5U, 6U, {}, 2U, 0U, 0x18U},
	{instruction_t::move, 5U, 7U, {}, 2U, 0U, 0x18U},
	{instruction_t::move, 5U, 0U, {}, 2U, 0U, 0x19U},
	{instruction_t::move, 5U, 1U, {}, 2U, 0U, 0x19U},
	{instruction_t::move, 5U, 2U, {}, 2U, 0U, 0x19U},
	{instruction_t::move, 5U, 3U, {}, 2U, 0U, 0x19U},
	{instruction_t::move, 5U, 4U, {}, 2U, 0U, 0x19U},
	{instruction_t::move, 5U, 5U, {}, 2U, 0U, 0x19U},
	{instruction_t::move, 5U, 6U, {}, 2U, 0U, 0x19U},
	{instruction_t::move, 5U, 7U, {}, 2U, 0U, 0x19U},
	{instruction_t::move, 5U, 0U, {}, 2U, 0U, 0x1aU},
	{instruction_t::move, 5U, 1U, {}, 2U, 0U, 0x1aU},
	{instruction_t::move, 5U, 2U, {}, 2U, 0U, 0x1aU},
	{instruction_t::move, 5U, 3U, {}, 2U, 0U, 0x1aU},
	{instruction_t::move, 5U, 4U, {}, 2U, 0U, 0x1aU},
	{instruction_t::move, 5U, 5U, {}, 2U, 0U, 0x1aU},
	{instruction_t::move, 5U, 6U, {}, 2U, 0U, 0x1aU},
	{instruction_t::move, 5U, 7U, {}, 2U, 0U, 0x1aU},
	{instruction_t::move, 5U, 0U, {}, 2U, 0U, 0x1bU},
	{instruction_t::move, 5U, 1U, {}, 2U, 0U, 0x1bU},
	{instruction_t::move, 5U, 2U, {}, 2U, 0U, 0x1bU},
	{instruction_t::move, 5U, 3U, {}, 2U, 0U, 0x1bU},
	{instruction_t::move, 5U, 4U, {}, 2U, 0U, 0x1bU},
	{instruction_t::move, 5U, 5U, {}, 2U, 0U, 0x1bU},
	{instruction_t::move, 5U, 6U, {}, 2U, 0U, 0x1bU},
	{instruction_t::move, 5U, 7U, {}, 2U, 0U, 0x1bU},
	{instruction_t::move, 5U, 0U, {}, 2U, 0U, 0x1cU},
	{instruction_t::move, 5U, 1U, {}, 2U, 0U, 0x1cU},
	{instruction_t::move, 5U, 2U, {}, 2U, 0U, 0x1cU},
	{instruction_t::move, 5U, 3U, {}, 2U, 0U, 0x1cU},
	{instruction_t::move, 5U, 4U, {}, 2U, 0U, 0x1cU},
	{instruction_t::move, 5U, 5U, {}, 2U, 0U, 0x1cU},
	{instruction_t::move, 5U, 6U, {}, 2U, 0U, 0x1cU},
	{instruction_t::move, 5U, 7U, {}, 2U, 0U, 0x1cU},
	{instruction_t::move, 5U, 0U, {}, 2U, 0U, 0x1dU},
	{instruction_t::move, 5U, 1U, {}, 2U, 0U, 0x1dU},
	{instruction_t::move, 5U, 2U, {}, 2U, 0U, 0x1dU},
	{instruction_t::move, 5U, 3U, {}, 2U, 0U, 0x1dU},
	{instruction_t::move, 5U, 4U, {}, 2U, 0U, 0x1dU},
	{instruction_t::move, 5U, 5U, {}, 2U, 0U, 0x1dU},
	{instruction_t::move, 5U, 6U, {}, 2U, 0U, 0x1dU},
	{instruction_t::move, 5U, 7U, {}, 2U, 0U, 0x1dU},
	{instruction_t::move, 5U, 0U, {}, 2U, 0U, 0x1eU},
	{instruction_t::move, 5U, 1U, {}, 2U, 0U, 0x1eU},
	{instruction_t::move, 5U, 2U, {}, 2U, 0U, 0x1eU},
	{instruction_t::move, 5U, 3U, {}, 2U, 0U, 0x1eU},
	{instruction_t::move, 5U, 4U, {}, 2U, 0U, 0x1eU},
	{instruction_t::move, 5U, 5U, {}, 2U, 0U, 0x1eU},
	{instruction_t::move, 5U, 6U, {}, 2U, 0U, 0x1eU},
	{instruction_t::move, 5U, 7U, {}, 2U, 0U, 0x1eU},
	{instruction_t::move, 5U, 0U, {}, 2U, 0U, 0x1fU},
	{instruction_t::move, 5U, 1U, {}, 2U, 0U, 0x1fU},
	{instruction_t::move, 5U, 2U, {}, 2U, 0U, 0x1fU},
	{instruction_t::move, 5U, 3U, {}, 2U, 0U, 0x1fU},
	{instruction_t::move, 5U, 4U, {}, 2U, 0U, 0x1fU},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 5U, 0U, {}, 2U, 0U, 0x20U},
	{instruction_t::move, 5U, 1U, {}, 2U, 0U, 0x20U},
	{instruction_t::move, 5U, 2U, {}, 2U, 0U, 0x20U},
	{instruction_t::move, 5U, 3U, {}, 2U, 0U, 0x20U},
	{instruction_t::move, 5U, 4U, {}, 2U, 0U, 0x20U},
	{instruction_t::move, 5U, 5U, {}, 2U, 0U, 0x20U},
	{instruction_t::move, 5U, 6U, {}, 2U, 0U, 0x20U},
	{instruction_t::move, 5U, 7U, {}, 2U, 0U, 0x20U},
	{instruction_t::move, 5U, 0U, {}, 2U, 0U, 0x21U},
	{instruction_t::move, 5U, 1U, {}, 2U, 0U, 0x21U},
	{instruction_t::move, 5U, 2U, {}, 2U, 0U, 0x21U},
	{instruction_t::move, 5U, 3U, {}, 2U, 0U, 0x21U},
	{instruction_t::move, 5U, 4U, {}, 2U, 0U, 0x21U},
	{instruction_t::move, 5U, 5U, {}, 2U, 0U, 0x21U},
	{instruction_t::move, 5U, 6U, {}, 2U, 0U, 0x21U},
	{instruction_t::move, 5U, 7U, {}, 2U, 0U, 0x21U},
	{instruction_t::move, 5U, 0U, {}, 2U, 0U, 0x22U},
	{instruction_t::move, 5U, 1U, {}, 2U, 0U, 0x22U},
	{instruction_t::move, 5U, 2U, {}, 2U, 0U, 0x22U},
	{instruction_t::move, 5U, 3U, {}, 2U, 0U, 0x22U},
	{instruction_t::move, 5U, 4U, {}, 2U, 0U, 0x22U},
	{instruction_t::move, 5U, 5U, {}, 2U, 0U, 0x22U},
	{instruction_t::move, 5U, 6U, {}, 2U, 0U, 0x22U},
	{instruction_t::move, 5U, 7U, {}, 2U, 0U, 0x22U},
	{instruction_t::move, 5U, 0U, {}, 2U, 0U, 0x23U},
	{instruction_t::move, 5U, 1U, {}, 2U, 0U, 0x23U},
	{instruction_t::move, 5U, 2U, {}, 2U, 0U, 0x23U},
	{instruction_t::move, 5U, 3U, {}, 2U, 0U, 0x23U},
	{instruction_t::move, 5U, 4U, {}, 2U, 0U, 0x23U},
	{instruction_t::move, 5U, 5U, {}, 2U, 0U, 0x23U},
	{instruction_t::move, 5U, 6U, {}, 2U, 0U, 0x23U},
	{instruction_t::move, 5U, 7U, {}, 2U, 0U, 0x23U},
	{instruction_t::move, 5U, 0U, {}, 2U, 0U, 0x24U},
	{instruction_t::move, 5U, 1U, {}, 2U, 0U, 0x24U},
	{instruction_t::move, 5U, 2U, {}, 2U, 0U, 0x24U},
	{instruction_t::move, 5U, 3U, {}, 2U, 0U, 0x24U},
	{instruction_t::move, 5U, 4U, {}, 2U, 0U, 0x24U},
	{instruction_t::move, 5U, 5U, {}, 2U, 0U, 0x24U},
	{instruction_t::move, 5U, 6U, {}, 2U, 0U, 0x24U},
	{instruction_t::move, 5U, 7U, {}, 2U, 0U, 0x24U},
	{instruction_t::move, 5U, 0U, {}, 2U, 0U, 0x25U},
	{instruction_t::move, 5U, 1U, {}, 2U, 0U, 0x25U},
	{instruction_t::move, 5U, 2U, {}, 2U, 0U, 0x25U},
	{instruction_t::move, 5U, 3U, {}, 2U, 0U, 0x25U},
	{instruction_t::move, 5U, 4U, {}, 2U, 0U, 0x25U},
	{instruction_t::move, 5U, 5U, {}, 2U, 0U, 0x25U},
	{instruction_t::move, 5U, 6U, {}, 2U, 0U, 0x25U},
	{instruction_t::move, 5U, 7U, {}, 2U, 0U, 0x25U},
	{instruction_t::move, 5U, 0U, {}, 2U, 0U, 0x26U},
	{instruction_t::move, 5U, 1U, {}, 2U, 0U, 0x26U},
	{instruction_t::move, 5U, 2U, {}, 2U, 0U, 0x26U},
	{instruction_t::move, 5U, 3U, {}, 2U, 0U, 0x26U},
	{instruction_t::move, 5U, 4U, {}, 2U, 0U, 0x26U},
	{instruction_t::move, 5U, 5U, {}, 2U, 0U, 0x26U},
	{instruction_t::move, 5U, 6U, {}, 2U, 0U, 0x26U},
	{instruction_t::move, 5U, 7U, {}, 2U, 0U, 0x26U},
	{instruction_t::move, 5U, 0U, {}, 2U, 0U, 0x27U},
	{instruction_t::move, 5U, 1U, {}, 2U, 0U, 0x27U},
	{instruction_t::move, 5U, 2U, {}, 2U, 0U, 0x27U},
	{instruction_t::move, 5U, 3U, {}, 2U, 0U, 0x27U},
	{instruction_t::move, 5U, 4U, {}, 2U, 0U, 0x27U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 5U, 0U, {}, 2U, 0U, 0x28U},
	{instruction_t::move, 5U, 1U, {}, 2U, 0U, 0x28U},
	{instruction_t::move, 5U, 2U, {}, 2U, 0U, 0x28U},
	{instruction_t::move, 5U, 3U, {}, 2U, 0U, 0x28U},
	{instruction_t::move, 5U, 4U, {}, 2U, 0U, 0x28U},
	{instruction_t::move, 5U, 5U, {}, 2U, 0U, 0x28U},
	{instruction_t::move, 5U, 6U, {}, 2U, 0U, 0x28U},
	{instruction_t::move, 5U, 7U, {}, 2U, 0U, 0x28U},
	{instruction_t::move, 5U, 0U, {}, 2U, 0U, 0x29U},
	{instruction_t::move, 5U, 1U, {}, 2U, 0U, 0x29U},
	{instruction_t::move, 5U, 2U, {}, 2U, 0U, 0x29U},
	{instruction_t::move, 5U, 3U, {}, 2U, 0U, 0x29U},
	{instruction_t::move, 5U, 4U, {}, 2U, 0U, 0x29U},
	{instruction_t::move, 5U, 5U, {}, 2U, 0U, 0x29U},
	{instruction_t::move, 5U, 6U, {}, 2U, 0U, 0x29U},
	{instruction_t::move, 5U, 7U, {}, 2U, 0U, 0x29U},
	{instruction_t::move, 5U, 0U, {}, 2U, 0U, 0x2aU},
	{instruction_t::move, 5U, 1U, {}, 2U, 0U, 0x2aU},
	{instruction_t::move, 5U, 2U, {}, 2U, 0U, 0x2aU},
	{instruction_t::move, 5U, 3U, {}, 2U, 0U, 0x2aU},
	{instruction_t::move, 5U, 4U, {}, 2U, 0U, 0x2aU},
	{instruction_t::move, 5U, 5U, {}, 2U, 0U, 0x2aU},
	{instruction_t::move, 5U, 6U, {}, 2U, 0U, 0x2aU},
	{instruction_t::move, 5U, 7U, {}, 2U, 0U, 0x2aU},
	{instruction_t::move, 5U, 0U, {}, 2U, 0U, 0x2bU},
	{instruction_t::move, 5U, 1U, {}, 2U, 0U, 0x2bU},
	{instruction_t::move, 5U, 2U, {}, 2U, 0U, 0x2bU},
	{instruction_t::move, 5U, 3U, {}, 2U, 0U, 0x2bU},
	{instruction_t::move, 5U, 4U, {}, 2U, 0U, 0x2bU},
	{instruction_t::move, 5U, 5U, {}, 2U, 0U, 0x2bU},
	{instruction_t::move, 5U, 6U, {}, 2U, 0U, 0x2bU},
	{instruction_t::move, 5U, 7U, {}, 2U, 0U, 0x2bU},
	{instruction_t::move, 5U, 0U, {}, 2U, 0U, 0x2cU},
	{instruction_t::move, 5U, 1U, {}, 2U, 0U, 0x2cU},
	{instruction_t::move, 5U, 2U, {}, 2U, 0U, 0x2cU},
	{instruction_t::move, 5U, 3U, {}, 2U, 0U, 0x2cU},
	{instruction_t::move, 5U, 4U, {}, 2U, 0U, 0x2cU},
	{instruction_t::move, 5U, 5U, {}, 2U, 0U, 0x2cU},
	{instruction_t::move, 5U, 6U, {}, 2U, 0U, 0x2cU},
	{instruction_t::move, 5U, 7U, {}, 2U, 0U, 0x2cU},
	{instruction_t::move, 5U, 0U, {}, 2U, 0U, 0x2dU},
	{instruction_t::move, 5U, 1U, {}, 2U, 0U, 0x2dU},
	{instruction_t::move, 5U, 2U, {}, 2U, 0U, 0x2dU},
	{instruction_t::move, 5U, 3U, {}, 2U, 0U, 0x2dU},
	{instruction_t::move, 5U, 4U, {}, 2U, 0U, 0x2dU},
	{instruction_t::move, 5U, 5U, {}, 2U, 0U, 0x2dU},
	{instruction_t::move, 5U, 6U, {}, 2U, 0U, 0x2dU},
	{instruction_t::move, 5U, 7U, {}, 2U, 0U, 0x2dU},
	{instruction_t::move, 5U, 0U, {}, 2U, 0U, 0x2eU},
	{instruction_t::move, 5U, 1U, {}, 2U, 0U, 0x2eU},
	{instruction_t::move, 5U, 2U, {}, 2U, 0U, 0x2eU},
	{instruction_t::move, 5U, 3U, {}, 2U, 0U, 0x2eU},
	{instruction_t::move, 5U, 4U, {}, 2U, 0U, 0x2eU},
	{instruction_t::move, 5U, 5U, {}, 2U, 0U, 0x2eU},
	{instruction_t::move, 5U, 6U, {}, 2U, 0U, 0x2eU},
	{instruction_t::move, 5U, 7U, {}, 2U, 0U, 0x2eU},
	{instruction_t::move, 5U, 0U, {}, 2U, 0U, 0x2fU},
	{instruction_t::move, 5U, 1U, {}, 2U, 0U, 0x2fU},
	{instruction_t::move, 5U, 2U, {}, 2U, 0U, 0x2fU},
	{instruction_t::move, 5U, 3U, {}, 2U, 0U, 0x2fU},
	{instruction_t::move, 5U, 4U, {}, 2U, 0U, 0x2fU},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 5U, 0U, {}, 2U, 0U, 0x30U},
	{instruction_t::move, 5U, 1U, {}, 2U, 0U, 0x30U},
	{instruction_t::move, 5U, 2U, {}, 2U, 0U, 0x30U},
	{instruction_t::move, 5U, 3U, {}, 2U, 0U, 0x30U},
	{instruction_t::move, 5U, 4U, {}, 2U, 0U, 0x30U},
	{instruction_t::move, 5U, 5U, {}, 2U, 0U, 0x30U},
	{instruction_t::move, 5U, 6U, {}, 2U, 0U, 0x30U},
	{instruction_t::move, 5U, 7U, {}, 2U, 0U, 0x30U},
	{instruction_t::move, 5U, 0U, {}, 2U, 0U, 0x31U},
	{instruction_t::move, 5U, 1U, {}, 2U, 0U, 0x31U},
	{instruction_t::move, 5U, 2U, {}, 2U, 0U, 0x31U},
	{instruction_t::move, 5U, 3U, {}, 2U, 0U, 0x31U},
	{instruction_t::move, 5U, 4U, {}, 2U, 0U, 0x31U},
	{instruction_t::move, 5U, 5U, {}, 2U, 0U, 0x31U},
	{instruction_t::move, 5U, 6U, {}, 2U, 0U, 0x31U},
	{instruction_t::move, 5U, 7U, {}, 2U, 0U, 0x31U},
	{instruction_t::move, 5U, 0U, {}, 2U, 0U, 0x32U},
	{instruction_t::move, 5U, 1U, {}, 2U, 0U, 0x32U},
	{instruction_t::move, 5U, 2U, {}, 2U, 0U, 0x32U},
	{instruction_t::move, 5U, 3U, {}, 2U, 0U, 0x32U},
	{instruction_t::move, 5U, 4U, {}, 2U, 0U, 0x32U},
	{instruction_t::move, 5U, 5U, {}, 2U, 0U, 0x32U},
	{instruction_t::move, 5U, 6U, {}, 2U, 0U, 0x32U},
	{instruction_t::move, 5U, 7U, {}, 2U, 0U, 0x32U},
	{instruction_t::move, 5U, 0U, {}, 2U, 0U, 0x33U},
	{instruction_t::move, 5U, 1U, {}, 2U, 0U, 0x33U},
	{instruction_t::move, 5U, 2U, {}, 2U, 0U, 0x33U},
	{instruction_t::move, 5U, 3U, {}, 2U, 0U, 0x33U},
	{instruction_t::move, 5U, 4U, {}, 2U, 0U, 0x33U},
	{instruction_t::move, 5U, 5U, {}, 2U, 0U, 0x33U},
	{instruction_t::move, 5U, 6U, {}, 2U, 0U, 0x33U},
	{instruction_t::move, 5U, 7U, {}, 2U, 0U, 0x33U},
	{instruction_t::move, 5U, 0U, {}, 2U, 0U, 0x34U},
	{instruction_t::move, 5U, 1U, {}, 2U, 0U, 0x34U},
	{instruction_t::move, 5U, 2U, {}, 2U, 0U, 0x34U},
	{instruction_t::move, 5U, 3U, {}, 2U, 0U, 0x34U},
	{instruction_t::move, 5U, 4U, {}, 2U, 0U, 0x34U},
	{instruction_t::move, 5U, 5U, {}, 2U, 0U, 0x34U},
	{instruction_t::move, 5U, 6U, {}, 2U, 0U, 0x34U},
	{instruction_t::move, 5U, 7U, {}, 2U, 0U, 0x34U},
	{instruction_t::move, 5U, 0U, {}, 2U, 0U, 0x35U},
	{instruction_t::move, 5U, 1U, {}, 2U, 0U, 0x35U},
	{instruction_t::move, 5U, 2U, {}, 2U, 0U, 0x35U},
	{instruction_t::move, 5U, 3U, {}, 2U, 0U, 0x35U},
	{instruction_t::move, 5U, 4U, {}, 2U, 0U, 0x35U},
	{instruction_t::move, 5U, 5U, {}, 2U, 0U, 0x35U},
	{instruction_t::move, 5U, 6U, {}, 2U, 0U, 0x35U},
	{instruction_t::move, 5U, 7U, {}, 2U, 0U, 0x35U},
	{instruction_t::move, 5U, 0U, {}, 2U, 0U, 0x36U},
	{instruction_t::move, 5U, 1U, {}, 2U, 0U, 0x36U},
	{instruction_t::move, 5U, 2U, {}, 2U, 0U, 0x36U},
	{instruction_t::move, 5U, 3U, {}, 2U, 0U, 0x36U},
	{instruction_t::move, 5U, 4U, {}, 2U, 0U, 0x36U},
	{instruction_t::move, 5U, 5U, {}, 2U, 0U, 0x36U},
	{instruction_t::move, 5U, 6U, {}, 2U, 0U, 0x36U},
	{instruction_t::move, 5U, 7U, {}, 2U, 0U, 0x36U},
	{instruction_t::move, 5U, 0U, {}, 2U, 0U, 0x37U},
	{instruction_t::move, 5U, 1U, {}, 2U, 0U, 0x37U},
	{instruction_t::move, 5U, 2U, {}, 2U, 0U, 0x37U},
	{instruction_t::move, 5U, 3U, {}, 2U, 0U, 0x37U},
	{instruction_t::move, 5U, 4U, {}, 2U, 0U, 0x37U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 6U, 0U, {}, 2U, 0U, 0x00U},
	{instruction_t::move, 6U, 1U, {}, 2U, 0U, 0x00U},
	{instruction_t::move, 6U, 2U, {}, 2U, 0U, 0x00U},
	{instruction_t::move, 6U, 3U, {}, 2U, 0U, 0x00U},
	{instruction_t::move, 6U, 4U, {}, 2U, 0U, 0x00U},
	{instruction_t::move, 6U, 5U, {}, 2U, 0U, 0x00U},
	{instruction_t::move, 6U, 6U, {}, 2U, 0U, 0x00U},
	{instruction_t::move, 6U, 7U, {}, 2U, 0U, 0x00U},
	{instruction_t::move, 6U, 0U, {}, 2U, 0U, 0x01U},
	{instruction_t::move, 6U, 1U, {}, 2U, 0U, 0x01U},
	{instruction_t::move, 6U, 2U, {}, 2U, 0U, 0x01U},
	{instruction_t::move, 6U, 3U, {}, 2U, 0U, 0x01U},
	{instruction_t::move, 6U, 4U, {}, 2U, 0U, 0x01U},
	{instruction_t::move, 6U, 5U, {}, 2U, 0U, 0x01U},
	{instruction_t::move, 6U, 6U, {}, 2U, 0U, 0x01U},
	{instruction_t::move, 6U, 7U, {}, 2U, 0U, 0x01U},
	{instruction_t::move, 6U, 0U, {}, 2U, 0U, 0x02U},
	{instruction_t::move, 6U, 1U, {}, 2U, 0U, 0x02U},
	{instruction_t::move, 6U, 2U, {}, 2U, 0U, 0x02U},
	{instruction_t::move, 6U, 3U, {}, 2U, 0U, 0x02U},
	{instruction_t::move, 6U, 4U, {}, 2U, 0U, 0x02U},
	{instruction_t::move, 6U, 5U, {}, 2U, 0U, 0x02U},
	{instruction_t::move, 6U, 6U, {}, 2U, 0U, 0x02U},
	{instruction_t::move, 6U, 7U, {}, 2U, 0U, 0x02U},
	{instruction_t::move, 6U, 0U, {}, 2U, 0U, 0x03U},
	{instruction_t::move, 6U, 1U, {}, 2U, 0U, 0x03U},
	{instruction_t::move, 6U, 2U, {}, 2U, 0U, 0x03U},
	{instruction_t::move, 6U, 3U, {}, 2U, 0U, 0x03U},
	{instruction_t::move, 6U, 4U, {}, 2U, 0U, 0x03U},
	{instruction_t::move, 6U, 5U, {}, 2U, 0U, 0x03U},
	{instruction_t::move, 6U, 6U, {}, 2U, 0U, 0x03U},
	{instruction_t::move, 6U, 7U, {}, 2U, 0U, 0x03U},
	{instruction_t::move, 6U, 0U, {}, 2U, 0U, 0x04U},
	{instruction_t::move, 6U, 1U, {}, 2U, 0U, 0x04U},
	{instruction_t::move, 6U, 2U, {}, 2U, 0U, 0x04U},
	{instruction_t::move, 6U, 3U, {}, 2U, 0U, 0x04U},
	{instruction_t::move, 6U, 4U, {}, 2U, 0U, 0x04U},
	{instruction_t::move, 6U, 5U, {}, 2U, 0U, 0x04U},
	{instruction_t::move, 6U, 6U, {}, 2U, 0U, 0x04U},
	{instruction_t::move, 6U, 7U, {}, 2U, 0U, 0x04U},
	{instruction_t::move, 6U, 0U, {}, 2U, 0U, 0x05U},
	{instruction_t::move, 6U, 1U, {}, 2U, 0U, 0x05U},
	{instruction_t::move, 6U, 2U, {}, 2U, 0U, 0x05U},
	{instruction_t::move, 6U, 3U, {}, 2U, 0U, 0x05U},
	{instruction_t::move, 6U, 4U, {}, 2U, 0U, 0x05U},
	{instruction_t::move, 6U, 5U, {}, 2U, 0U, 0x05U},
	{instruction_t::move, 6U, 6U, {}, 2U, 0U, 0x05U},
	{instruction_t::move, 6U, 7U, {}, 2U, 0U, 0x05U},
	{instruction_t::move, 6U, 0U, {}, 2U, 0U, 0x06U},
	{instruction_t::move, 6U, 1U, {}, 2U, 0U, 0x06U},
	{instruction_t::move, 6U, 2U, {}, 2U, 0U, 0x06U},
	{instruction_t::move, 6U, 3U, {}, 2U, 0U, 0x06U},
	{instruction_t::move, 6U, 4U, {}, 2U, 0U, 0x06U},
	{instruction_t::move, 6U, 5U, {}, 2U, 0U, 0x06U},
	{instruction_t::move, 6U, 6U, {}, 2U, 0U, 0x06U},
	{instruction_t::move, 6U, 7U, {}, 2U, 0U, 0x06U},
	{instruction_t::move, 6U, 0U, {}, 2U, 0U, 0x07U},
	{instruction_t::move, 6U, 1U, {}, 2U, 0U, 0x07U},
	{instruction_t::move, 6U, 2U, {}, 2U, 0U, 0x07U},
	{instruction_t::move, 6U, 3U, {}, 2U, 0U, 0x07U},
	{instruction_t::move, 6U, 4U, {}, 2U, 0U, 0x07U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::movea, 6U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::movea, 6U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::movea, 6U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::movea, 6U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::movea, 6U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::movea, 6U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::movea, 6U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::movea, 6U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::movea, 6U, 0U, {}, 2U, 0U, 1U},
	{instruction_t::movea, 6U, 1U, {}, 2U, 0U, 1U},
	{instruction_t::movea, 6U, 2U, {}, 2U, 0U, 1U},
	{instruction_t::movea, 6U, 3U, {}, 2U, 0U, 1U},
	{instruction_t::movea, 6U, 4U, {}, 2U, 0U, 1U},
	{instruction_t::movea, 6U, 5U, {}, 2U, 0U, 1U},
	{instruction_t::movea, 6U, 6U, {}, 2U, 0U, 1U},
	{instruction_t::movea, 6U, 7U, {}, 2U, 0U, 1U},
	{instruction_t::movea, 6U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::movea, 6U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::movea, 6U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::movea, 6U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::movea, 6U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::movea, 6U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::movea, 6U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::movea, 6U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::movea, 6U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::movea, 6U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::movea, 6U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::movea, 6U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::movea, 6U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::movea, 6U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::movea, 6U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::movea, 6U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::movea, 6U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::movea, 6U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::movea, 6U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::movea, 6U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::movea, 6U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::movea, 6U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::movea, 6U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::movea, 6U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::movea, 6U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::movea, 6U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::movea, 6U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::movea, 6U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::movea, 6U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::movea, 6U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::movea, 6U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::movea, 6U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::movea, 6U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::movea, 6U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::movea, 6U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::movea, 6U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::movea, 6U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::movea, 6U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::movea, 6U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::movea, 6U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::movea, 6U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::movea, 6U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::movea, 6U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::movea, 6U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::movea, 6U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 6U, 0U, {}, 2U, 0U, 0x10U},
	{instruction_t::move, 6U, 1U, {}, 2U, 0U, 0x10U},
	{instruction_t::move, 6U, 2U, {}, 2U, 0U, 0x10U},
	{instruction_t::move, 6U, 3U, {}, 2U, 0U, 0x10U},
	{instruction_t::move, 6U, 4U, {}, 2U, 0U, 0x10U},
	{instruction_t::move, 6U, 5U, {}, 2U, 0U, 0x10U},
	{instruction_t::move, 6U, 6U, {}, 2U, 0U, 0x10U},
	{instruction_t::move, 6U, 7U, {}, 2U, 0U, 0x10U},
	{instruction_t::move, 6U, 0U, {}, 2U, 0U, 0x11U},
	{instruction_t::move, 6U, 1U, {}, 2U, 0U, 0x11U},
	{instruction_t::move, 6U, 2U, {}, 2U, 0U, 0x11U},
	{instruction_t::move, 6U, 3U, {}, 2U, 0U, 0x11U},
	{instruction_t::move, 6U, 4U, {}, 2U, 0U, 0x11U},
	{instruction_t::move, 6U, 5U, {}, 2U, 0U, 0x11U},
	{instruction_t::move, 6U, 6U, {}, 2U, 0U, 0x11U},
	{instruction_t::move, 6U, 7U, {}, 2U, 0U, 0x11U},
	{instruction_t::move, 6U, 0U, {}, 2U, 0U, 0x12U},
	{instruction_t::move, 6U, 1U, {}, 2U, 0U, 0x12U},
	{instruction_t::move, 6U, 2U, {}, 2U, 0U, 0x12U},
	{instruction_t::move, 6U, 3U, {}, 2U, 0U, 0x12U},
	{instruction_t::move, 6U, 4U, {}, 2U, 0U, 0x12U},
	{instruction_t::move, 6U, 5U, {}, 2U, 0U, 0x12U},
	{instruction_t::move, 6U, 6U, {}, 2U, 0U, 0x12U},
	{instruction_t::move, 6U, 7U, {}, 2U, 0U, 0x12U},
	{instruction_t::move, 6U, 0U, {}, 2U, 0U, 0x13U},
	{instruction_t::move, 6U, 1U, {}, 2U, 0U, 0x13U},
	{instruction_t::move, 6U, 2U, {}, 2U, 0U, 0x13U},
	{instruction_t::move, 6U, 3U, {}, 2U, 0U, 0x13U},
	{instruction_t::move, 6U, 4U, {}, 2U, 0U, 0x13U},
	{instruction_t::move, 6U, 5U, {}, 2U, 0U, 0x13U},
	{instruction_t::move, 6U, 6U, {}, 2U, 0U, 0x13U},
	{instruction_t::move, 6U, 7U, {}, 2U, 0U, 0x13U},
	{instruction_t::move, 6U, 0U, {}, 2U, 0U, 0x14U},
	{instruction_t::move, 6U, 1U, {}, 2U, 0U, 0x14U},
	{instruction_t::move, 6U, 2U, {}, 2U, 0U, 0x14U},
	{instruction_t::move, 6U, 3U, {}, 2U, 0U, 0x14U},
	{instruction_t::move, 6U, 4U, {}, 2U, 0U, 0x14U},
	{instruction_t::move, 6U, 5U, {}, 2U, 0U, 0x14U},
	{instruction_t::move, 6U, 6U, {}, 2U, 0U, 0x14U},
	{instruction_t::move, 6U, 7U, {}, 2U, 0U, 0x14U},
	{instruction_t::move, 6U, 0U, {}, 2U, 0U, 0x15U},
	{instruction_t::move, 6U, 1U, {}, 2U, 0U, 0x15U},
	{instruction_t::move, 6U, 2U, {}, 2U, 0U, 0x15U},
	{instruction_t::move, 6U, 3U, {}, 2U, 0U, 0x15U},
	{instruction_t::move, 6U, 4U, {}, 2U, 0U, 0x15U},
	{instruction_t::move, 6U, 5U, {}, 2U, 0U, 0x15U},
	{instruction_t::move, 6U, 6U, {}, 2U, 0U, 0x15U},
	{instruction_t::move, 6U, 7U, {}, 2U, 0U, 0x15U},
	{instruction_t::move, 6U, 0U, {}, 2U, 0U, 0x16U},
	{instruction_t::move, 6U, 1U, {}, 2U, 0U, 0x16U},
	{instruction_t::move, 6U, 2U, {}, 2U, 0U, 0x16U},
	{instruction_t::move, 6U, 3U, {}, 2U, 0U, 0x16U},
	{instruction_t::move, 6U, 4U, {}, 2U, 0U, 0x16U},
	{instruction_t::move, 6U, 5U, {}, 2U, 0U, 0x16U},
	{instruction_t::move, 6U, 6U, {}, 2U, 0U, 0x16U},
	{instruction_t::move, 6U, 7U, {}, 2U, 0U, 0x16U},
	{instruction_t::move, 6U, 0U, {}, 2U, 0U, 0x17U},
	{instruction_t::move, 6U, 1U, {}, 2U, 0U, 0x17U},
	{instruction_t::move, 6U, 2U, {}, 2U, 0U, 0x17U},
	{instruction_t::move, 6U, 3U, {}, 2U, 0U, 0x17U},
	{instruction_t::move, 6U, 4U, {}, 2U, 0U, 0x17U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 6U, 0U, {}, 2U, 0U, 0x18U},
	{instruction_t::move, 6U, 1U, {}, 2U, 0U, 0x18U},
	{instruction_t::move, 6U, 2U, {}, 2U, 0U, 0x18U},
	{instruction_t::move, 6U, 3U, {}, 2U, 0U, 0x18U},
	{instruction_t::move, 6U, 4U, {}, 2U, 0U, 0x18U},
	{instruction_t::move, 6U, 5U, {}, 2U, 0U, 0x18U},
	{instruction_t::move, 6U, 6U, {}, 2U, 0U, 0x18U},
	{instruction_t::move, 6U, 7U, {}, 2U, 0U, 0x18U},
	{instruction_t::move, 6U, 0U, {}, 2U, 0U, 0x19U},
	{instruction_t::move, 6U, 1U, {}, 2U, 0U, 0x19U},
	{instruction_t::move, 6U, 2U, {}, 2U, 0U, 0x19U},
	{instruction_t::move, 6U, 3U, {}, 2U, 0U, 0x19U},
	{instruction_t::move, 6U, 4U, {}, 2U, 0U, 0x19U},
	{instruction_t::move, 6U, 5U, {}, 2U, 0U, 0x19U},
	{instruction_t::move, 6U, 6U, {}, 2U, 0U, 0x19U},
	{instruction_t::move, 6U, 7U, {}, 2U, 0U, 0x19U},
	{instruction_t::move, 6U, 0U, {}, 2U, 0U, 0x1aU},
	{instruction_t::move, 6U, 1U, {}, 2U, 0U, 0x1aU},
	{instruction_t::move, 6U, 2U, {}, 2U, 0U, 0x1aU},
	{instruction_t::move, 6U, 3U, {}, 2U, 0U, 0x1aU},
	{instruction_t::move, 6U, 4U, {}, 2U, 0U, 0x1aU},
	{instruction_t::move, 6U, 5U, {}, 2U, 0U, 0x1aU},
	{instruction_t::move, 6U, 6U, {}, 2U, 0U, 0x1aU},
	{instruction_t::move, 6U, 7U, {}, 2U, 0U, 0x1aU},
	{instruction_t::move, 6U, 0U, {}, 2U, 0U, 0x1bU},
	{instruction_t::move, 6U, 1U, {}, 2U, 0U, 0x1bU},
	{instruction_t::move, 6U, 2U, {}, 2U, 0U, 0x1bU},
	{instruction_t::move, 6U, 3U, {}, 2U, 0U, 0x1bU},
	{instruction_t::move, 6U, 4U, {}, 2U, 0U, 0x1bU},
	{instruction_t::move, 6U, 5U, {}, 2U, 0U, 0x1bU},
	{instruction_t::move, 6U, 6U, {}, 2U, 0U, 0x1bU},
	{instruction_t::move, 6U, 7U, {}, 2U, 0U, 0x1bU},
	{instruction_t::move, 6U, 0U, {}, 2U, 0U, 0x1cU},
	{instruction_t::move, 6U, 1U, {}, 2U, 0U, 0x1cU},
	{instruction_t::move, 6U, 2U, {}, 2U, 0U, 0x1cU},
	{instruction_t::move, 6U, 3U, {}, 2U, 0U, 0x1cU},
	{instruction_t::move, 6U, 4U, {}, 2U, 0U, 0x1cU},
	{instruction_t::move, 6U, 5U, {}, 2U, 0U, 0x1cU},
	{instruction_t::move, 6U, 6U, {}, 2U, 0U, 0x1cU},
	{instruction_t::move, 6U, 7U, {}, 2U, 0U, 0x1cU},
	{instruction_t::move, 6U, 0U, {}, 2U, 0U, 0x1dU},
	{instruction_t::move, 6U, 1U, {}, 2U, 0U, 0x1dU},
	{instruction_t::move, 6U, 2U, {}, 2U, 0U, 0x1dU},
	{instruction_t::move, 6U, 3U, {}, 2U, 0U, 0x1dU},
	{instruction_t::move, 6U, 4U, {}, 2U, 0U, 0x1dU},
	{instruction_t::move, 6U, 5U, {}, 2U, 0U, 0x1dU},
	{instruction_t::move, 6U, 6U, {}, 2U, 0U, 0x1dU},
	{instruction_t::move, 6U, 7U, {}, 2U, 0U, 0x1dU},
	{instruction_t::move, 6U, 0U, {}, 2U, 0U, 0x1eU},
	{instruction_t::move, 6U, 1U, {}, 2U, 0U, 0x1eU},
	{instruction_t::move, 6U, 2U, {}, 2U, 0U, 0x1eU},
	{instruction_t::move, 6U, 3U, {}, 2U, 0U, 0x1eU},
	{instruction_t::move, 6U, 4U, {}, 2U, 0U, 0x1eU},
	{instruction_t::move, 6U, 5U, {}, 2U, 0U, 0x1eU},
	{instruction_t::move, 6U, 6U, {}, 2U, 0U, 0x1eU},
	{instruction_t::move, 6U, 7U, {}, 2U, 0U, 0x1eU},
	{instruction_t::move, 6U, 0U, {}, 2U, 0U, 0x1fU},
	{instruction_t::move, 6U, 1U, {}, 2U, 0U, 0x1fU},
	{instruction_t::move, 6U, 2U, {}, 2U, 0U, 0x1fU},
	{instruction_t::move, 6U, 3U, {}, 2U, 0U, 0x1fU},
	{instruction_t::move, 6U, 4U, {}, 2U, 0U, 0x1fU},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 6U, 0U, {}, 2U, 0U, 0x20U},
	{instruction_t::move, 6U, 1U, {}, 2U, 0U, 0x20U},
	{instruction_t::move, 6U, 2U, {}, 2U, 0U, 0x20U},
	{instruction_t::move, 6U, 3U, {}, 2U, 0U, 0x20U},
	{instruction_t::move, 6U, 4U, {}, 2U, 0U, 0x20U},
	{instruction_t::move, 6U, 5U, {}, 2U, 0U, 0x20U},
	{instruction_t::move, 6U, 6U, {}, 2U, 0U, 0x20U},
	{instruction_t::move, 6U, 7U, {}, 2U, 0U, 0x20U},
	{instruction_t::move, 6U, 0U, {}, 2U, 0U, 0x21U},
	{instruction_t::move, 6U, 1U, {}, 2U, 0U, 0x21U},
	{instruction_t::move, 6U, 2U, {}, 2U, 0U, 0x21U},
	{instruction_t::move, 6U, 3U, {}, 2U, 0U, 0x21U},
	{instruction_t::move, 6U, 4U, {}, 2U, 0U, 0x21U},
	{instruction_t::move, 6U, 5U, {}, 2U, 0U, 0x21U},
	{instruction_t::move, 6U, 6U, {}, 2U, 0U, 0x21U},
	{instruction_t::move, 6U, 7U, {}, 2U, 0U, 0x21U},
	{instruction_t::move, 6U, 0U, {}, 2U, 0U, 0x22U},
	{instruction_t::move, 6U, 1U, {}, 2U, 0U, 0x22U},
	{instruction_t::move, 6U, 2U, {}, 2U, 0U, 0x22U},
	{instruction_t::move, 6U, 3U, {}, 2U, 0U, 0x22U},
	{instruction_t::move, 6U, 4U, {}, 2U, 0U, 0x22U},
	{instruction_t::move, 6U, 5U, {}, 2U, 0U, 0x22U},
	{instruction_t::move, 6U, 6U, {}, 2U, 0U, 0x22U},
	{instruction_t::move, 6U, 7U, {}, 2U, 0U, 0x22U},
	{instruction_t::move, 6U, 0U, {}, 2U, 0U, 0x23U},
	{instruction_t::move, 6U, 1U, {}, 2U, 0U, 0x23U},
	{instruction_t::move, 6U, 2U, {}, 2U, 0U, 0x23U},
	{instruction_t::move, 6U, 3U, {}, 2U, 0U, 0x23U},
	{instruction_t::move, 6U, 4U, {}, 2U, 0U, 0x23U},
	{instruction_t::move, 6U, 5U, {}, 2U, 0U, 0x23U},
	{instruction_t::move, 6U, 6U, {}, 2U, 0U, 0x23U},
	{instruction_t::move, 6U, 7U, {}, 2U, 0U, 0x23U},
	{instruction_t::move, 6U, 0U, {}, 2U, 0U, 0x24U},
	{instruction_t::move, 6U, 1U, {}, 2U, 0U, 0x24U},
	{instruction_t::move, 6U, 2U, {}, 2U, 0U, 0x24U},
	{instruction_t::move, 6U, 3U, {}, 2U, 0U, 0x24U},
	{instruction_t::move, 6U, 4U, {}, 2U, 0U, 0x24U},
	{instruction_t::move, 6U, 5U, {}, 2U, 0U, 0x24U},
	{instruction_t::move, 6U, 6U, {}, 2U, 0U, 0x24U},
	{instruction_t::move, 6U, 7U, {}, 2U, 0U, 0x24U},
	{instruction_t::move, 6U, 0U, {}, 2U, 0U, 0x25U},
	{instruction_t::move, 6U, 1U, {}, 2U, 0U, 0x25U},
	{instruction_t::move, 6U, 2U, {}, 2U, 0U, 0x25U},
	{instruction_t::move, 6U, 3U, {}, 2U, 0U, 0x25U},
	{instruction_t::move, 6U, 4U, {}, 2U, 0U, 0x25U},
	{instruction_t::move, 6U, 5U, {}, 2U, 0U, 0x25U},
	{instruction_t::move, 6U, 6U, {}, 2U, 0U, 0x25U},
	{instruction_t::move, 6U, 7U, {}, 2U, 0U, 0x25U},
	{instruction_t::move, 6U, 0U, {}, 2U, 0U, 0x26U},
	{instruction_t::move, 6U, 1U, {}, 2U, 0U, 0x26U},
	{instruction_t::move, 6U, 2U, {}, 2U, 0U, 0x26U},
	{instruction_t::move, 6U, 3U, {}, 2U, 0U, 0x26U},
	{instruction_t::move, 6U, 4U, {}, 2U, 0U, 0x26U},
	{instruction_t::move, 6U, 5U, {}, 2U, 0U, 0x26U},
	{instruction_t::move, 6U, 6U, {}, 2U, 0U, 0x26U},
	{instruction_t::move, 6U, 7U, {}, 2U, 0U, 0x26U},
	{instruction_t::move, 6U, 0U, {}, 2U, 0U, 0x27U},
	{instruction_t::move, 6U, 1U, {}, 2U, 0U, 0x27U},
	{instruction_t::move, 6U, 2U, {}, 2U, 0U, 0x27U},
	{instruction_t::move, 6U, 3U, {}, 2U, 0U, 0x27U},
	{instruction_t::move, 6U, 4U, {}, 2U, 0U, 0x27U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 6U, 0U, {}, 2U, 0U, 0x28U},
	{instruction_t::move, 6U, 1U, {}, 2U, 0U, 0x28U},
	{instruction_t::move, 6U, 2U, {}, 2U, 0U, 0x28U},
	{instruction_t::move, 6U, 3U, {}, 2U, 0U, 0x28U},
	{instruction_t::move, 6U, 4U, {}, 2U, 0U, 0x28U},
	{instruction_t::move, 6U, 5U, {}, 2U, 0U, 0x28U},
	{instruction_t::move, 6U, 6U, {}, 2U, 0U, 0x28U},
	{instruction_t::move, 6U, 7U, {}, 2U, 0U, 0x28U},
	{instruction_t::move, 6U, 0U, {}, 2U, 0U, 0x29U},
	{instruction_t::move, 6U, 1U, {}, 2U, 0U, 0x29U},
	{instruction_t::move, 6U, 2U, {}, 2U, 0U, 0x29U},
	{instruction_t::move, 6U, 3U, {}, 2U, 0U, 0x29U},
	{instruction_t::move, 6U, 4U, {}, 2U, 0U, 0x29U},
	{instruction_t::move, 6U, 5U, {}, 2U, 0U, 0x29U},
	{instruction_t::move, 6U, 6U, {}, 2U, 0U, 0x29U},
	{instruction_t::move, 6U, 7U, {}, 2U, 0U, 0x29U},
	{instruction_t::move, 6U, 0U, {}, 2U, 0U, 0x2aU},
	{instruction_t::move, 6U, 1U, {}, 2U, 0U, 0x2aU},
	{instruction_t::move, 6U, 2U, {}, 2U, 0U, 0x2aU},
	{instruction_t::move, 6U, 3U, {}, 2U, 0U, 0x2aU},
	{instruction_t::move, 6U, 4U, {}, 2U, 0U, 0x2aU},
	{instruction_t::move, 6U, 5U, {}, 2U, 0U, 0x2aU},
	{instruction_t::move, 6U, 6U, {}, 2U, 0U, 0x2aU},
	{instruction_t::move, 6U, 7U, {}, 2U, 0U, 0x2aU},
	{instruction_t::move, 6U, 0U, {}, 2U, 0U, 0x2bU},
	{instruction_t::move, 6U, 1U, {}, 2U, 0U, 0x2bU},
	{instruction_t::move, 6U, 2U, {}, 2U, 0U, 0x2bU},
	{instruction_t::move, 6U, 3U, {}, 2U, 0U, 0x2bU},
	{instruction_t::move, 6U, 4U, {}, 2U, 0U, 0x2bU},
	{instruction_t::move, 6U, 5U, {}, 2U, 0U, 0x2bU},
	{instruction_t::move, 6U, 6U, {}, 2U, 0U, 0x2bU},
	{instruction_t::move, 6U, 7U, {}, 2U, 0U, 0x2bU},
	{instruction_t::move, 6U, 0U, {}, 2U, 0U, 0x2cU},
	{instruction_t::move, 6U, 1U, {}, 2U, 0U, 0x2cU},
	{instruction_t::move, 6U, 2U, {}, 2U, 0U, 0x2cU},
	{instruction_t::move, 6U, 3U, {}, 2U, 0U, 0x2cU},
	{instruction_t::move, 6U, 4U, {}, 2U, 0U, 0x2cU},
	{instruction_t::move, 6U, 5U, {}, 2U, 0U, 0x2cU},
	{instruction_t::move, 6U, 6U, {}, 2U, 0U, 0x2cU},
	{instruction_t::move, 6U, 7U, {}, 2U, 0U, 0x2cU},
	{instruction_t::move, 6U, 0U, {}, 2U, 0U, 0x2dU},
	{instruction_t::move, 6U, 1U, {}, 2U, 0U, 0x2dU},
	{instruction_t::move, 6U, 2U, {}, 2U, 0U, 0x2dU},
	{instruction_t::move, 6U, 3U, {}, 2U, 0U, 0x2dU},
	{instruction_t::move, 6U, 4U, {}, 2U, 0U, 0x2dU},
	{instruction_t::move, 6U, 5U, {}, 2U, 0U, 0x2dU},
	{instruction_t::move, 6U, 6U, {}, 2U, 0U, 0x2dU},
	{instruction_t::move, 6U, 7U, {}, 2U, 0U, 0x2dU},
	{instruction_t::move, 6U, 0U, {}, 2U, 0U, 0x2eU},
	{instruction_t::move, 6U, 1U, {}, 2U, 0U, 0x2eU},
	{instruction_t::move, 6U, 2U, {}, 2U, 0U, 0x2eU},
	{instruction_t::move, 6U, 3U, {}, 2U, 0U, 0x2eU},
	{instruction_t::move, 6U, 4U, {}, 2U, 0U, 0x2eU},
	{instruction_t::move, 6U, 5U, {}, 2U, 0U, 0x2eU},
	{instruction_t::move, 6U, 6U, {}, 2U, 0U, 0x2eU},
	{instruction_t::move, 6U, 7U, {}, 2U, 0U, 0x2eU},
	{instruction_t::move, 6U, 0U, {}, 2U, 0U, 0x2fU},
	{instruction_t::move, 6U, 1U, {}, 2U, 0U, 0x2fU},
	{instruction_t::move, 6U, 2U, {}, 2U, 0U, 0x2fU},
	{instruction_t::move, 6U, 3U, {}, 2U, 0U, 0x2fU},
	{instruction_t::move, 6U, 4U, {}, 2U, 0U, 0x2fU},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 6U, 0U, {}, 2U, 0U, 0x30U},
	{instruction_t::move, 6U, 1U, {}, 2U, 0U, 0x30U},
	{instruction_t::move, 6U, 2U, {}, 2U, 0U, 0x30U},
	{instruction_t::move, 6U, 3U, {}, 2U, 0U, 0x30U},
	{instruction_t::move, 6U, 4U, {}, 2U, 0U, 0x30U},
	{instruction_t::move, 6U, 5U, {}, 2U, 0U, 0x30U},
	{instruction_t::move, 6U, 6U, {}, 2U, 0U, 0x30U},
	{instruction_t::move, 6U, 7U, {}, 2U, 0U, 0x30U},
	{instruction_t::move, 6U, 0U, {}, 2U, 0U, 0x31U},
	{instruction_t::move, 6U, 1U, {}, 2U, 0U, 0x31U},
	{instruction_t::move, 6U, 2U, {}, 2U, 0U, 0x31U},
	{instruction_t::move, 6U, 3U, {}, 2U, 0U, 0x31U},
	{instruction_t::move, 6U, 4U, {}, 2U, 0U, 0x31U},
	{instruction_t::move, 6U, 5U, {}, 2U, 0U, 0x31U},
	{instruction_t::move, 6U, 6U, {}, 2U, 0U, 0x31U},
	{instruction_t::move, 6U, 7U, {}, 2U, 0U, 0x31U},
	{instruction_t::move, 6U, 0U, {}, 2U, 0U, 0x32U},
	{instruction_t::move, 6U, 1U, {}, 2U, 0U, 0x32U},
	{instruction_t::move, 6U, 2U, {}, 2U, 0U, 0x32U},
	{instruction_t::move, 6U, 3U, {}, 2U, 0U, 0x32U},
	{instruction_t::move, 6U, 4U, {}, 2U, 0U, 0x32U},
	{instruction_t::move, 6U, 5U, {}, 2U, 0U, 0x32U},
	{instruction_t::move, 6U, 6U, {}, 2U, 0U, 0x32U},
	{instruction_t::move, 6U, 7U, {}, 2U, 0U, 0x32U},
	{instruction_t::move, 6U, 0U, {}, 2U, 0U, 0x33U},
	{instruction_t::move, 6U, 1U, {}, 2U, 0U, 0x33U},
	{instruction_t::move, 6U, 2U, {}, 2U, 0U, 0x33U},
	{instruction_t::move, 6U, 3U, {}, 2U, 0U, 0x33U},
	{instruction_t::move, 6U, 4U, {}, 2U, 0U, 0x33U},
	{instruction_t::move, 6U, 5U, {}, 2U, 0U, 0x33U},
	{instruction_t::move, 6U, 6U, {}, 2U, 0U, 0x33U},
	{instruction_t::move, 6U, 7U, {}, 2U, 0U, 0x33U},
	{instruction_t::move, 6U, 0U, {}, 2U, 0U, 0x34U},
	{instruction_t::move, 6U, 1U, {}, 2U, 0U, 0x34U},
	{instruction_t::move, 6U, 2U, {}, 2U, 0U, 0x34U},
	{instruction_t::move, 6U, 3U, {}, 2U, 0U, 0x34U},
	{instruction_t::move, 6U, 4U, {}, 2U, 0U, 0x34U},
	{instruction_t::move, 6U, 5U, {}, 2U, 0U, 0x34U},
	{instruction_t::move, 6U, 6U, {}, 2U, 0U, 0x34U},
	{instruction_t::move, 6U, 7U, {}, 2U, 0U, 0x34U},
	{instruction_t::move, 6U, 0U, {}, 2U, 0U, 0x35U},
	{instruction_t::move, 6U, 1U, {}, 2U, 0U, 0x35U},
	{instruction_t::move, 6U, 2U, {}, 2U, 0U, 0x35U},
	{instruction_t::move, 6U, 3U, {}, 2U, 0U, 0x35U},
	{instruction_t::move, 6U, 4U, {}, 2U, 0U, 0x35U},
	{instruction_t::move, 6U, 5U, {}, 2U, 0U, 0x35U},
	{instruction_t::move, 6U, 6U, {}, 2U, 0U, 0x35U},
	{instruction_t::move, 6U, 7U, {}, 2U, 0U, 0x35U},
	{instruction_t::move, 6U, 0U, {}, 2U, 0U, 0x36U},
	{instruction_t::move, 6U, 1U, {}, 2U, 0U, 0x36U},
	{instruction_t::move, 6U, 2U, {}, 2U, 0U, 0x36U},
	{instruction_t::move, 6U, 3U, {}, 2U, 0U, 0x36U},
	{instruction_t::move, 6U, 4U, {}, 2U, 0U, 0x36U},
	{instruction_t::move, 6U, 5U, {}, 2U, 0U, 0x36U},
	{instruction_t::move, 6U, 6U, {}, 2U, 0U, 0x36U},
	{instruction_t::move, 6U, 7U, {}, 2U, 0U, 0x36U},
	{instruction_t::move, 6U, 0U, {}, 2U, 0U, 0x37U},
	{instruction_t::move, 6U, 1U, {}, 2U, 0U, 0x37U},
	{instruction_t::move, 6U, 2U, {}, 2U, 0U, 0x37U},
	{instruction_t::move, 6U, 3U, {}, 2U, 0U, 0x37U},
	{instruction_t::move, 6U, 4U, {}, 2U, 0U, 0x37U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 7U, 0U, {}, 2U, 0U, 0x00U},
	{instruction_t::move, 7U, 1U, {}, 2U, 0U, 0x00U},
	{instruction_t::move, 7U, 2U, {}, 2U, 0U, 0x00U},
	{instruction_t::move, 7U, 3U, {}, 2U, 0U, 0x00U},
	{instruction_t::move, 7U, 4U, {}, 2U, 0U, 0x00U},
	{instruction_t::move, 7U, 5U, {}, 2U, 0U, 0x00U},
	{instruction_t::move, 7U, 6U, {}, 2U, 0U, 0x00U},
	{instruction_t::move, 7U, 7U, {}, 2U, 0U, 0x00U},
	{instruction_t::move, 7U, 0U, {}, 2U, 0U, 0x01U},
	{instruction_t::move, 7U, 1U, {}, 2U, 0U, 0x01U},
	{instruction_t::move, 7U, 2U, {}, 2U, 0U, 0x01U},
	{instruction_t::move, 7U, 3U, {}, 2U, 0U, 0x01U},
	{instruction_t::move, 7U, 4U, {}, 2U, 0U, 0x01U},
	{instruction_t::move, 7U, 5U, {}, 2U, 0U, 0x01U},
	{instruction_t::move, 7U, 6U, {}, 2U, 0U, 0x01U},
	{instruction_t::move, 7U, 7U, {}, 2U, 0U, 0x01U},
	{instruction_t::move, 7U, 0U, {}, 2U, 0U, 0x02U},
	{instruction_t::move, 7U, 1U, {}, 2U, 0U, 0x02U},
	{instruction_t::move, 7U, 2U, {}, 2U, 0U, 0x02U},
	{instruction_t::move, 7U, 3U, {}, 2U, 0U, 0x02U},
	{instruction_t::move, 7U, 4U, {}, 2U, 0U, 0x02U},
	{instruction_t::move, 7U, 5U, {}, 2U, 0U, 0x02U},
	{instruction_t::move, 7U, 6U, {}, 2U, 0U, 0x02U},
	{instruction_t::move, 7U, 7U, {}, 2U, 0U, 0x02U},
	{instruction_t::move, 7U, 0U, {}, 2U, 0U, 0x03U},
	{instruction_t::move, 7U, 1U, {}, 2U, 0U, 0x03U},
	{instruction_t::move, 7U, 2U, {}, 2U, 0U, 0x03U},
	{instruction_t::move, 7U, 3U, {}, 2U, 0U, 0x03U},
	{instruction_t::move, 7U, 4U, {}, 2U, 0U, 0x03U},
	{instruction_t::move, 7U, 5U, {}, 2U, 0U, 0x03U},
	{instruction_t::move, 7U, 6U, {}, 2U, 0U, 0x03U},
	{instruction_t::move, 7U, 7U, {}, 2U, 0U, 0x03U},
	{instruction_t::move, 7U, 0U, {}, 2U, 0U, 0x04U},
	{instruction_t::move, 7U, 1U, {}, 2U, 0U, 0x04U},
	{instruction_t::move, 7U, 2U, {}, 2U, 0U, 0x04U},
	{instruction_t::move, 7U, 3U, {}, 2U, 0U, 0x04U},
	{instruction_t::move, 7U, 4U, {}, 2U, 0U, 0x04U},
	{instruction_t::move, 7U, 5U, {}, 2U, 0U, 0x04U},
	{instruction_t::move, 7U, 6U, {}, 2U, 0U, 0x04U},
	{instruction_t::move, 7U, 7U, {}, 2U, 0U, 0x04U},
	{instruction_t::move, 7U, 0U, {}, 2U, 0U, 0x05U},
	{instruction_t::move, 7U, 1U, {}, 2U, 0U, 0x05U},
	{instruction_t::move, 7U, 2U, {}, 2U, 0U, 0x05U},
	{instruction_t::move, 7U, 3U, {}, 2U, 0U, 0x05U},
	{instruction_t::move, 7U, 4U, {}, 2U, 0U, 0x05U},
	{instruction_t::move, 7U, 5U, {}, 2U, 0U, 0x05U},
	{instruction_t::move, 7U, 6U, {}, 2U, 0U, 0x05U},
	{instruction_t::move, 7U, 7U, {}, 2U, 0U, 0x05U},
	{instruction_t::move, 7U, 0U, {}, 2U, 0U, 0x06U},
	{instruction_t::move, 7U, 1U, {}, 2U, 0U, 0x06U},
	{instruction_t::move, 7U, 2U, {}, 2U, 0U, 0x06U},
	{instruction_t::move, 7U, 3U, {}, 2U, 0U, 0x06U},
	{instruction_t::move, 7U, 4U, {}, 2U, 0U, 0x06U},
	{instruction_t::move, 7U, 5U, {}, 2U, 0U, 0x06U},
	{instruction_t::move, 7U, 6U, {}, 2U, 0U, 0x06U},
	{instruction_t::move, 7U, 7U, {}, 2U, 0U, 0x06U},
	{instruction_t::move, 7U, 0U, {}, 2U, 0U, 0x07U},
	{instruction_t::move, 7U, 1U, {}, 2U, 0U, 0x07U},
	{instruction_t::move, 7U, 2U, {}, 2U, 0U, 0x07U},
	{instruction_t::move, 7U, 3U, {}, 2U, 0U, 0x07U},
	{instruction_t::move, 7U, 4U, {}, 2U, 0U, 0x07U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::movea, 7U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::movea, 7U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::movea, 7U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::movea, 7U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::movea, 7U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::movea, 7U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::movea, 7U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::movea, 7U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::movea, 7U, 0U, {}, 2U, 0U, 1U},
	{instruction_t::movea, 7U, 1U, {}, 2U, 0U, 1U},
	{instruction_t::movea, 7U, 2U, {}, 2U, 0U, 1U},
	{instruction_t::movea, 7U, 3U, {}, 2U, 0U, 1U},
	{instruction_t::movea, 7U, 4U, {}, 2U, 0U, 1U},
	{instruction_t::movea, 7U, 5U, {}, 2U, 0U, 1U},
	{instruction_t::movea, 7U, 6U, {}, 2U, 0U, 1U},
	{instruction_t::movea, 7U, 7U, {}, 2U, 0U, 1U},
	{instruction_t::movea, 7U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::movea, 7U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::movea, 7U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::movea, 7U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::movea, 7U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::movea, 7U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::movea, 7U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::movea, 7U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::movea, 7U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::movea, 7U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::movea, 7U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::movea, 7U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::movea, 7U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::movea, 7U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::movea, 7U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::movea, 7U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::movea, 7U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::movea, 7U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::movea, 7U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::movea, 7U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::movea, 7U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::movea, 7U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::movea, 7U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::movea, 7U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::movea, 7U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::movea, 7U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::movea, 7U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::movea, 7U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::movea, 7U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::movea, 7U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::movea, 7U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::movea, 7U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::movea, 7U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::movea, 7U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::movea, 7U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::movea, 7U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::movea, 7U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::movea, 7U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::movea, 7U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::movea, 7U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::movea, 7U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::movea, 7U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::movea, 7U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::movea, 7U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::movea, 7U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 7U, 0U, {}, 2U, 0U, 0x10U},
	{instruction_t::move, 7U, 1U, {}, 2U, 0U, 0x10U},
	{instruction_t::move, 7U, 2U, {}, 2U, 0U, 0x10U},
	{instruction_t::move, 7U, 3U, {}, 2U, 0U, 0x10U},
	{instruction_t::move, 7U, 4U, {}, 2U, 0U, 0x10U},
	{instruction_t::move, 7U, 5U, {}, 2U, 0U, 0x10U},
	{instruction_t::move, 7U, 6U, {}, 2U, 0U, 0x10U},
	{instruction_t::move, 7U, 7U, {}, 2U, 0U, 0x10U},
	{instruction_t::move, 7U, 0U, {}, 2U, 0U, 0x11U},
	{instruction_t::move, 7U, 1U, {}, 2U, 0U, 0x11U},
	{instruction_t::move, 7U, 2U, {}, 2U, 0U, 0x11U},
	{instruction_t::move, 7U, 3U, {}, 2U, 0U, 0x11U},
	{instruction_t::move, 7U, 4U, {}, 2U, 0U, 0x11U},
	{instruction_t::move, 7U, 5U, {}, 2U, 0U, 0x11U},
	{instruction_t::move, 7U, 6U, {}, 2U, 0U, 0x11U},
	{instruction_t::move, 7U, 7U, {}, 2U, 0U, 0x11U},
	{instruction_t::move, 7U, 0U, {}, 2U, 0U, 0x12U},
	{instruction_t::move, 7U, 1U, {}, 2U, 0U, 0x12U},
	{instruction_t::move, 7U, 2U, {}, 2U, 0U, 0x12U},
	{instruction_t::move, 7U, 3U, {}, 2U, 0U, 0x12U},
	{instruction_t::move, 7U, 4U, {}, 2U, 0U, 0x12U},
	{instruction_t::move, 7U, 5U, {}, 2U, 0U, 0x12U},
	{instruction_t::move, 7U, 6U, {}, 2U, 0U, 0x12U},
	{instruction_t::move, 7U, 7U, {}, 2U, 0U, 0x12U},
	{instruction_t::move, 7U, 0U, {}, 2U, 0U, 0x13U},
	{instruction_t::move, 7U, 1U, {}, 2U, 0U, 0x13U},
	{instruction_t::move, 7U, 2U, {}, 2U, 0U, 0x13U},
	{instruction_t::move, 7U, 3U, {}, 2U, 0U, 0x13U},
	{instruction_t::move, 7U, 4U, {}, 2U, 0U, 0x13U},
	{instruction_t::move, 7U, 5U, {}, 2U, 0U, 0x13U},
	{instruction_t::move, 7U, 6U, {}, 2U, 0U, 0x13U},
	{instruction_t::move, 7U, 7U, {}, 2U, 0U, 0x13U},
	{instruction_t::move, 7U, 0U, {}, 2U, 0U, 0x14U},
	{instruction_t::move, 7U, 1U, {}, 2U, 0U, 0x14U},
	{instruction_t::move, 7U, 2U, {}, 2U, 0U, 0x14U},
	{instruction_t::move, 7U, 3U, {}, 2U, 0U, 0x14U},
	{instruction_t::move, 7U, 4U, {}, 2U, 0U, 0x14U},
	{instruction_t::move, 7U, 5U, {}, 2U, 0U, 0x14U},
	{instruction_t::move, 7U, 6U, {}, 2U, 0U, 0x14U},
	{instruction_t::move, 7U, 7U, {}, 2U, 0U, 0x14U},
	{instruction_t::move, 7U, 0U, {}, 2U, 0U, 0x15U},
	{instruction_t::move, 7U, 1U, {}, 2U, 0U, 0x15U},
	{instruction_t::move, 7U, 2U, {}, 2U, 0U, 0x15U},
	{instruction_t::move, 7U, 3U, {}, 2U, 0U, 0x15U},
	{instruction_t::move, 7U, 4U, {}, 2U, 0U, 0x15U},
	{instruction_t::move, 7U, 5U, {}, 2U, 0U, 0x15U},
	{instruction_t::move, 7U, 6U, {}, 2U, 0U, 0x15U},
	{instruction_t::move, 7U, 7U, {}, 2U, 0U, 0x15U},
	{instruction_t::move, 7U, 0U, {}, 2U, 0U, 0x16U},
	{instruction_t::move, 7U, 1U, {}, 2U, 0U, 0x16U},
	{instruction_t::move, 7U, 2U, {}, 2U, 0U, 0x16U},
	{instruction_t::move, 7U, 3U, {}, 2U, 0U, 0x16U},
	{instruction_t::move, 7U, 4U, {}, 2U, 0U, 0x16U},
	{instruction_t::move, 7U, 5U, {}, 2U, 0U, 0x16U},
	{instruction_t::move, 7U, 6U, {}, 2U, 0U, 0x16U},
	{instruction_t::move, 7U, 7U, {}, 2U, 0U, 0x16U},
	{instruction_t::move, 7U, 0U, {}, 2U, 0U, 0x17U},
	{instruction_t::move, 7U, 1U, {}, 2U, 0U, 0x17U},
	{instruction_t::move, 7U, 2U, {}, 2U, 0U, 0x17U},
	{instruction_t::move, 7U, 3U, {}, 2U, 0U, 0x17U},
	{instruction_t::move, 7U, 4U, {}, 2U, 0U, 0x17U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 7U, 0U, {}, 2U, 0U, 0x18U},
	{instruction_t::move, 7U, 1U, {}, 2U, 0U, 0x18U},
	{instruction_t::move, 7U, 2U, {}, 2U, 0U, 0x18U},
	{instruction_t::move, 7U, 3U, {}, 2U, 0U, 0x18U},
	{instruction_t::move, 7U, 4U, {}, 2U, 0U, 0x18U},
	{instruction_t::move, 7U, 5U, {}, 2U, 0U, 0x18U},
	{instruction_t::move, 7U, 6U, {}, 2U, 0U, 0x18U},
	{instruction_t::move, 7U, 7U, {}, 2U, 0U, 0x18U},
	{instruction_t::move, 7U, 0U, {}, 2U, 0U, 0x19U},
	{instruction_t::move, 7U, 1U, {}, 2U, 0U, 0x19U},
	{instruction_t::move, 7U, 2U, {}, 2U, 0U, 0x19U},
	{instruction_t::move, 7U, 3U, {}, 2U, 0U, 0x19U},
	{instruction_t::move, 7U, 4U, {}, 2U, 0U, 0x19U},
	{instruction_t::move, 7U, 5U, {}, 2U, 0U, 0x19U},
	{instruction_t::move, 7U, 6U, {}, 2U, 0U, 0x19U},
	{instruction_t::move, 7U, 7U, {}, 2U, 0U, 0x19U},
	{instruction_t::move, 7U, 0U, {}, 2U, 0U, 0x1aU},
	{instruction_t::move, 7U, 1U, {}, 2U, 0U, 0x1aU},
	{instruction_t::move, 7U, 2U, {}, 2U, 0U, 0x1aU},
	{instruction_t::move, 7U, 3U, {}, 2U, 0U, 0x1aU},
	{instruction_t::move, 7U, 4U, {}, 2U, 0U, 0x1aU},
	{instruction_t::move, 7U, 5U, {}, 2U, 0U, 0x1aU},
	{instruction_t::move, 7U, 6U, {}, 2U, 0U, 0x1aU},
	{instruction_t::move, 7U, 7U, {}, 2U, 0U, 0x1aU},
	{instruction_t::move, 7U, 0U, {}, 2U, 0U, 0x1bU},
	{instruction_t::move, 7U, 1U, {}, 2U, 0U, 0x1bU},
	{instruction_t::move, 7U, 2U, {}, 2U, 0U, 0x1bU},
	{instruction_t::move, 7U, 3U, {}, 2U, 0U, 0x1bU},
	{instruction_t::move, 7U, 4U, {}, 2U, 0U, 0x1bU},
	{instruction_t::move, 7U, 5U, {}, 2U, 0U, 0x1bU},
	{instruction_t::move, 7U, 6U, {}, 2U, 0U, 0x1bU},
	{instruction_t::move, 7U, 7U, {}, 2U, 0U, 0x1bU},
	{instruction_t::move, 7U, 0U, {}, 2U, 0U, 0x1cU},
	{instruction_t::move, 7U, 1U, {}, 2U, 0U, 0x1cU},
	{instruction_t::move, 7U, 2U, {}, 2U, 0U, 0x1cU},
	{instruction_t::move, 7U, 3U, {}, 2U, 0U, 0x1cU},
	{instruction_t::move, 7U, 4U, {}, 2U, 0U, 0x1cU},
	{instruction_t::move, 7U, 5U, {}, 2U, 0U, 0x1cU},
	{instruction_t::move, 7U, 6U, {}, 2U, 0U, 0x1cU},
	{instruction_t::move, 7U, 7U, {}, 2U, 0U, 0x1cU},
	{instruction_t::move, 7U, 0U, {}, 2U, 0U, 0x1dU},
	{instruction_t::move, 7U, 1U, {}, 2U, 0U, 0x1dU},
	{instruction_t::move, 7U, 2U, {}, 2U, 0U, 0x1dU},
	{instruction_t::move, 7U, 3U, {}, 2U, 0U, 0x1dU},
	{instruction_t::move, 7U, 4U, {}, 2U, 0U, 0x1dU},
	{instruction_t::move, 7U, 5U, {}, 2U, 0U, 0x1dU},
	{instruction_t::move, 7U, 6U, {}, 2U, 0U, 0x1dU},
	{instruction_t::move, 7U, 7U, {}, 2U, 0U, 0x1dU},
	{instruction_t::move, 7U, 0U, {}, 2U, 0U, 0x1eU},
	{instruction_t::move, 7U, 1U, {}, 2U, 0U, 0x1eU},
	{instruction_t::move, 7U, 2U, {}, 2U, 0U, 0x1eU},
	{instruction_t::move, 7U, 3U, {}, 2U, 0U, 0x1eU},
	{instruction_t::move, 7U, 4U, {}, 2U, 0U, 0x1eU},
	{instruction_t::move, 7U, 5U, {}, 2U, 0U, 0x1eU},
	{instruction_t::move, 7U, 6U, {}, 2U, 0U, 0x1eU},
	{instruction_t::move, 7U, 7U, {}, 2U, 0U, 0x1eU},
	{instruction_t::move, 7U, 0U, {}, 2U, 0U, 0x1fU},
	{instruction_t::move, 7U, 1U, {}, 2U, 0U, 0x1fU},
	{instruction_t::move, 7U, 2U, {}, 2U, 0U, 0x1fU},
	{instruction_t::move, 7U, 3U, {}, 2U, 0U, 0x1fU},
	{instruction_t::move, 7U, 4U, {}, 2U, 0U, 0x1fU},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 7U, 0U, {}, 2U, 0U, 0x20U},
	{instruction_t::move, 7U, 1U, {}, 2U, 0U, 0x20U},
	{instruction_t::move, 7U, 2U, {}, 2U, 0U, 0x20U},
	{instruction_t::move, 7U, 3U, {}, 2U, 0U, 0x20U},
	{instruction_t::move, 7U, 4U, {}, 2U, 0U, 0x20U},
	{instruction_t::move, 7U, 5U, {}, 2U, 0U, 0x20U},
	{instruction_t::move, 7U, 6U, {}, 2U, 0U, 0x20U},
	{instruction_t::move, 7U, 7U, {}, 2U, 0U, 0x20U},
	{instruction_t::move, 7U, 0U, {}, 2U, 0U, 0x21U},
	{instruction_t::move, 7U, 1U, {}, 2U, 0U, 0x21U},
	{instruction_t::move, 7U, 2U, {}, 2U, 0U, 0x21U},
	{instruction_t::move, 7U, 3U, {}, 2U, 0U, 0x21U},
	{instruction_t::move, 7U, 4U, {}, 2U, 0U, 0x21U},
	{instruction_t::move, 7U, 5U, {}, 2U, 0U, 0x21U},
	{instruction_t::move, 7U, 6U, {}, 2U, 0U, 0x21U},
	{instruction_t::move, 7U, 7U, {}, 2U, 0U, 0x21U},
	{instruction_t::move, 7U, 0U, {}, 2U, 0U, 0x22U},
	{instruction_t::move, 7U, 1U, {}, 2U, 0U, 0x22U},
	{instruction_t::move, 7U, 2U, {}, 2U, 0U, 0x22U},
	{instruction_t::move, 7U, 3U, {}, 2U, 0U, 0x22U},
	{instruction_t::move, 7U, 4U, {}, 2U, 0U, 0x22U},
	{instruction_t::move, 7U, 5U, {}, 2U, 0U, 0x22U},
	{instruction_t::move, 7U, 6U, {}, 2U, 0U, 0x22U},
	{instruction_t::move, 7U, 7U, {}, 2U, 0U, 0x22U},
	{instruction_t::move, 7U, 0U, {}, 2U, 0U, 0x23U},
	{instruction_t::move, 7U, 1U, {}, 2U, 0U, 0x23U},
	{instruction_t::move, 7U, 2U, {}, 2U, 0U, 0x23U},
	{instruction_t::move, 7U, 3U, {}, 2U, 0U, 0x23U},
	{instruction_t::move, 7U, 4U, {}, 2U, 0U, 0x23U},
	{instruction_t::move, 7U, 5U, {}, 2U, 0U, 0x23U},
	{instruction_t::move, 7U, 6U, {}, 2U, 0U, 0x23U},
	{instruction_t::move, 7U, 7U, {}, 2U, 0U, 0x23U},
	{instruction_t::move, 7U, 0U, {}, 2U, 0U, 0x24U},
	{instruction_t::move, 7U, 1U, {}, 2U, 0U, 0x24U},
	{instruction_t::move, 7U, 2U, {}, 2U, 0U, 0x24U},
	{instruction_t::move, 7U, 3U, {}, 2U, 0U, 0x24U},
	{instruction_t::move, 7U, 4U, {}, 2U, 0U, 0x24U},
	{instruction_t::move, 7U, 5U, {}, 2U, 0U, 0x24U},
	{instruction_t::move, 7U, 6U, {}, 2U, 0U, 0x24U},
	{instruction_t::move, 7U, 7U, {}, 2U, 0U, 0x24U},
	{instruction_t::move, 7U, 0U, {}, 2U, 0U, 0x25U},
	{instruction_t::move, 7U, 1U, {}, 2U, 0U, 0x25U},
	{instruction_t::move, 7U, 2U, {}, 2U, 0U, 0x25U},
	{instruction_t::move, 7U, 3U, {}, 2U, 0U, 0x25U},
	{instruction_t::move, 7U, 4U, {}, 2U, 0U, 0x25U},
	{instruction_t::move, 7U, 5U, {}, 2U, 0U, 0x25U},
	{instruction_t::move, 7U, 6U, {}, 2U, 0U, 0x25U},
	{instruction_t::move, 7U, 7U, {}, 2U, 0U, 0x25U},
	{instruction_t::move, 7U, 0U, {}, 2U, 0U, 0x26U},
	{instruction_t::move, 7U, 1U, {}, 2U, 0U, 0x26U},
	{instruction_t::move, 7U, 2U, {}, 2U, 0U, 0x26U},
	{instruction_t::move, 7U, 3U, {}, 2U, 0U, 0x26U},
	{instruction_t::move, 7U, 4U, {}, 2U, 0U, 0x26U},
	{instruction_t::move, 7U, 5U, {}, 2U, 0U, 0x26U},
	{instruction_t::move, 7U, 6U, {}, 2U, 0U, 0x26U},
	{instruction_t::move, 7U, 7U, {}, 2U, 0U, 0x26U},
	{instruction_t::move, 7U, 0U, {}, 2U, 0U, 0x27U},
	{instruction_t::move, 7U, 1U, {}, 2U, 0U, 0x27U},
	{instruction_t::move, 7U, 2U, {}, 2U, 0U, 0x27U},
	{instruction_t::move, 7U, 3U, {}, 2U, 0U, 0x27U},
	{instruction_t::move, 7U, 4U, {}, 2U, 0U, 0x27U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 7U, 0U, {}, 2U, 0U, 0x28U},
	{instruction_t::move, 7U, 1U, {}, 2U, 0U, 0x28U},
	{instruction_t::move, 7U, 2U, {}, 2U, 0U, 0x28U},
	{instruction_t::move, 7U, 3U, {}, 2U, 0U, 0x28U},
	{instruction_t::move, 7U, 4U, {}, 2U, 0U, 0x28U},
	{instruction_t::move, 7U, 5U, {}, 2U, 0U, 0x28U},
	{instruction_t::move, 7U, 6U, {}, 2U, 0U, 0x28U},
	{instruction_t::move, 7U, 7U, {}, 2U, 0U, 0x28U},
	{instruction_t::move, 7U, 0U, {}, 2U, 0U, 0x29U},
	{instruction_t::move, 7U, 1U, {}, 2U, 0U, 0x29U},
	{instruction_t::move, 7U, 2U, {}, 2U, 0U, 0x29U},
	{instruction_t::move, 7U, 3U, {}, 2U, 0U, 0x29U},
	{instruction_t::move, 7U, 4U, {}, 2U, 0U, 0x29U},
	{instruction_t::move, 7U, 5U, {}, 2U, 0U, 0x29U},
	{instruction_t::move, 7U, 6U, {}, 2U, 0U, 0x29U},
	{instruction_t::move, 7U, 7U, {}, 2U, 0U, 0x29U},
	{instruction_t::move, 7U, 0U, {}, 2U, 0U, 0x2aU},
	{instruction_t::move, 7U, 1U, {}, 2U, 0U, 0x2aU},
	{instruction_t::move, 7U, 2U, {}, 2U, 0U, 0x2aU},
	{instruction_t::move, 7U, 3U, {}, 2U, 0U, 0x2aU},
	{instruction_t::move, 7U, 4U, {}, 2U, 0U, 0x2aU},
	{instruction_t::move, 7U, 5U, {}, 2U, 0U, 0x2aU},
	{instruction_t::move, 7U, 6U, {}, 2U, 0U, 0x2aU},
	{instruction_t::move, 7U, 7U, {}, 2U, 0U, 0x2aU},
	{instruction_t::move, 7U, 0U, {}, 2U, 0U, 0x2bU},
	{instruction_t::move, 7U, 1U, {}, 2U, 0U, 0x2bU},
	{instruction_t::move, 7U, 2U, {}, 2U, 0U, 0x2bU},
	{instruction_t::move, 7U, 3U, {}, 2U, 0U, 0x2bU},
	{instruction_t::move, 7U, 4U, {}, 2U, 0U, 0x2bU},
	{instruction_t::move, 7U, 5U, {}, 2U, 0U, 0x2bU},
	{instruction_t::move, 7U, 6U, {}, 2U, 0U, 0x2bU},
	{instruction_t::move, 7U, 7U, {}, 2U, 0U, 0x2bU},
	{instruction_t::move, 7U, 0U, {}, 2U, 0U, 0x2cU},
	{instruction_t::move, 7U, 1U, {}, 2U, 0U, 0x2cU},
	{instruction_t::move, 7U, 2U, {}, 2U, 0U, 0x2cU},
	{instruction_t::move, 7U, 3U, {}, 2U, 0U, 0x2cU},
	{instruction_t::move, 7U, 4U, {}, 2U, 0U, 0x2cU},
	{instruction_t::move, 7U, 5U, {}, 2U, 0U, 0x2cU},
	{instruction_t::move, 7U, 6U, {}, 2U, 0U, 0x2cU},
	{instruction_t::move, 7U, 7U, {}, 2U, 0U, 0x2cU},
	{instruction_t::move, 7U, 0U, {}, 2U, 0U, 0x2dU},
	{instruction_t::move, 7U, 1U, {}, 2U, 0U, 0x2dU},
	{instruction_t::move, 7U, 2U, {}, 2U, 0U, 0x2dU},
	{instruction_t::move, 7U, 3U, {}, 2U, 0U, 0x2dU},
	{instruction_t::move, 7U, 4U, {}, 2U, 0U, 0x2dU},
	{instruction_t::move, 7U, 5U, {}, 2U, 0U, 0x2dU},
	{instruction_t::move, 7U, 6U, {}, 2U, 0U, 0x2dU},
	{instruction_t::move, 7U, 7U, {}, 2U, 0U, 0x2dU},
	{instruction_t::move, 7U, 0U, {}, 2U, 0U, 0x2eU},
	{instruction_t::move, 7U, 1U, {}, 2U, 0U, 0x2eU},
	{instruction_t::move, 7U, 2U, {}, 2U, 0U, 0x2eU},
	{instruction_t::move, 7U, 3U, {}, 2U, 0U, 0x2eU},
	{instruction_t::move, 7U, 4U, {}, 2U, 0U, 0x2eU},
	{instruction_t::move, 7U, 5U, {}, 2U, 0U, 0x2eU},
	{instruction_t::move, 7U, 6U, {}, 2U, 0U, 0x2eU},
	{instruction_t::move, 7U, 7U, {}, 2U, 0U, 0x2eU},
	{instruction_t::move, 7U, 0U, {}, 2U, 0U, 0x2fU},
	{instruction_t::move, 7U, 1U, {}, 2U, 0U, 0x2fU},
	{instruction_t::move, 7U, 2U, {}, 2U, 0U, 0x2fU},
	{instruction_t::move, 7U, 3U, {}, 2U, 0U, 0x2fU},
	{instruction_t::move, 7U, 4U, {}, 2U, 0U, 0x2fU},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 7U, 0U, {}, 2U, 0U, 0x30U},
	{instruction_t::move, 7U, 1U, {}, 2U, 0U, 0x30U},
	{instruction_t::move, 7U, 2U, {}, 2U, 0U, 0x30U},
	{instruction_t::move, 7U, 3U, {}, 2U, 0U, 0x30U},
	{instruction_t::move, 7U, 4U, {}, 2U, 0U, 0x30U},
	{instruction_t::move, 7U, 5U, {}, 2U, 0U, 0x30U},
	{instruction_t::move, 7U, 6U, {}, 2U, 0U, 0x30U},
	{instruction_t::move, 7U, 7U, {}, 2U, 0U, 0x30U},
	{instruction_t::move, 7U, 0U, {}, 2U, 0U, 0x31U},
	{instruction_t::move, 7U, 1U, {}, 2U, 0U, 0x31U},
	{instruction_t::move, 7U, 2U, {}, 2U, 0U, 0x31U},
	{instruction_t::move, 7U, 3U, {}, 2U, 0U, 0x31U},
	{instruction_t::move, 7U, 4U, {}, 2U, 0U, 0x31U},
	{instruction_t::move, 7U, 5U, {}, 2U, 0U, 0x31U},
	{instruction_t::move, 7U, 6U, {}, 2U, 0U, 0x31U},
	{instruction_t::move, 7U, 7U, {}, 2U, 0U, 0x31U},
	{instruction_t::move, 7U, 0U, {}, 2U, 0U, 0x32U},
	{instruction_t::move, 7U, 1U, {}, 2U, 0U, 0x32U},
	{instruction_t::move, 7U, 2U, {}, 2U, 0U, 0x32U},
	{instruction_t::move, 7U, 3U, {}, 2U, 0U, 0x32U},
	{instruction_t::move, 7U, 4U, {}, 2U, 0U, 0x32U},
	{instruction_t::move, 7U, 5U, {}, 2U, 0U, 0x32U},
	{instruction_t::move, 7U, 6U, {}, 2U, 0U, 0x32U},
	{instruction_t::move, 7U, 7U, {}, 2U, 0U, 0x32U},
	{instruction_t::move, 7U, 0U, {}, 2U, 0U, 0x33U},
	{instruction_t::move, 7U, 1U, {}, 2U, 0U, 0x33U},
	{instruction_t::move, 7U, 2U, {}, 2U, 0U, 0x33U},
	{instruction_t::move, 7U, 3U, {}, 2U, 0U, 0x33U},
	{instruction_t::move, 7U, 4U, {}, 2U, 0U, 0x33U},
	{instruction_t::move, 7U, 5U, {}, 2U, 0U, 0x33U},
	{instruction_t::move, 7U, 6U, {}, 2U, 0U, 0x33U},
	{instruction_t::move, 7U, 7U, {}, 2U, 0U, 0x33U},
	{instruction_t::move, 7U, 0U, {}, 2U, 0U, 0x34U},
	{instruction_t::move, 7U, 1U, {}, 2U, 0U, 0x34U},
	{instruction_t::move, 7U, 2U, {}, 2U, 0U, 0x34U},
	{instruction_t::move, 7U, 3U, {}, 2U, 0U, 0x34U},
	{instruction_t::move, 7U, 4U, {}, 2U, 0U, 0x34U},
	{instruction_t::move, 7U, 5U, {}, 2U, 0U, 0x34U},
	{instruction_t::move, 7U, 6U, {}, 2U, 0U, 0x34U},
	{instruction_t::move, 7U, 7U, {}, 2U, 0U, 0x34U},
	{instruction_t::move, 7U, 0U, {}, 2U, 0U, 0x35U},
	{instruction_t::move, 7U, 1U, {}, 2U, 0U, 0x35U},
	{instruction_t::move, 7U, 2U, {}, 2U, 0U, 0x35U},
	{instruction_t::move, 7U, 3U, {}, 2U, 0U, 0x35U},
	{instruction_t::move, 7U, 4U, {}, 2U, 0U, 0x35U},
	{instruction_t::move, 7U, 5U, {}, 2U, 0U, 0x35U},
	{instruction_t::move, 7U, 6U, {}, 2U, 0U, 0x35U},
	{instruction_t::move, 7U, 7U, {}, 2U, 0U, 0x35U},
	{instruction_t::move, 7U, 0U, {}, 2U, 0U, 0x36U},
	{instruction_t::move, 7U, 1U, {}, 2U, 0U, 0x36U},
	{instruction_t::move, 7U, 2U, {}, 2U, 0U, 0x36U},
	{instruction_t::move, 7U, 3U, {}, 2U, 0U, 0x36U},
	{instruction_t::move, 7U, 4U, {}, 2U, 0U, 0x36U},
	{instruction_t::move, 7U, 5U, {}, 2U, 0U, 0x36U},
	{instruction_t::move, 7U, 6U, {}, 2U, 0U, 0x36U},
	{instruction_t::move, 7U, 7U, {}, 2U, 0U, 0x36U},
	{instruction_t::move, 7U, 0U, {}, 2U, 0U, 0x37U},
	{instruction_t::move, 7U, 1U, {}, 2U, 0U, 0x37U},
	{instruction_t::move, 7U, 2U, {}, 2U, 0U, 0x37U},
	{instruction_t::move, 7U, 3U, {}, 2U, 0U, 0x37U},
	{instruction_t::move, 7U, 4U, {}, 2U, 0U, 0x37U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::negx, 0U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::negx, 0U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::negx, 0U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::negx, 0U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::negx, 0U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::negx, 0U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::negx, 0U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::negx, 0U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::negx, 0U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::negx, 0U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::negx, 0U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::negx, 0U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::negx, 0U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::negx, 0U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::negx, 0U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::negx, 0U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::negx, 0U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::negx, 0U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::negx, 0U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::negx, 0U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::negx, 0U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::negx, 0U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::negx, 0U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::negx, 0U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::negx, 0U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::negx, 0U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::negx, 0U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::negx, 0U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::negx, 0U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::negx, 0U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::negx, 0U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::negx, 0U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::negx, 0U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::negx, 0U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::negx, 0U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::negx, 0U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::negx, 0U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::negx, 0U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::negx, 0U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::negx, 0U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::negx, 0U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::negx, 0U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::negx, 0U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::negx, 0U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::negx, 0U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::negx, 0U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::negx, 0U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::negx, 0U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::negx, 0U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::negx, 0U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::negx, 0U, 0U, {}, 1U, 0U, 0U},
	{instruction_t::negx, 0U, 1U, {}, 1U, 0U, 0U},
	{instruction_t::negx, 0U, 2U, {}, 1U, 0U, 0U},
	{instruction_t::negx, 0U, 3U, {}, 1U, 0U, 0U},
	{instruction_t::negx, 0U, 4U, {}, 1U, 0U, 0U},
	{instruction_t::negx, 0U, 5U, {}, 1U, 0U, 0U},
	{instruction_t::negx, 0U, 6U, {}, 1U, 0U, 0U},
	{instruction_t::negx, 0U, 7U, {}, 1U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::negx, 0U, 0U, {}, 1U, 0U, 2U},
	{instruction_t::negx, 0U, 1U, {}, 1U, 0U, 2U},
	{instruction_t::negx, 0U, 2U, {}, 1U, 0U, 2U},
	{instruction_t::negx, 0U, 3U, {}, 1U, 0U, 2U},
	{instruction_t::negx, 0U, 4U, {}, 1U, 0U, 2U},
	{instruction_t::negx, 0U, 5U, {}, 1U, 0U, 2U},
	{instruction_t::negx, 0U, 6U, {}, 1U, 0U, 2U},
	{instruction_t::negx, 0U, 7U, {}, 1U, 0U, 2U},
	{instruction_t::negx, 0U, 0U, {}, 1U, 0U, 3U},
	{instruction_t::negx, 0U, 1U, {}, 1U, 0U, 3U},
	{instruction_t::negx, 0U, 2U, {}, 1U, 0U, 3U},
	{instruction_t::negx, 0U, 3U, {}, 1U, 0U, 3U},
	{instruction_t::negx, 0U, 4U, {}, 1U, 0U, 3U},
	{instruction_t::negx, 0U, 5U, {}, 1U, 0U, 3U},
	{instruction_t::negx, 0U, 6U, {}, 1U, 0U, 3U},
	{instruction_t::negx, 0U, 7U, {}, 1U, 0U, 3U},
	{instruction_t::negx, 0U, 0U, {}, 1U, 0U, 4U},
	{instruction_t::negx, 0U, 1U, {}, 1U, 0U, 4U},
	{instruction_t::negx, 0U, 2U, {}, 1U, 0U, 4U},
	{instruction_t::negx, 0U, 3U, {}, 1U, 0U, 4U},
	{instruction_t::negx, 0U, 4U, {}, 1U, 0U, 4U},
	{instruction_t::negx, 0U, 5U, {}, 1U, 0U, 4U},
	{instruction_t::negx, 0U, 6U, {}, 1U, 0U, 4U},
	{instruction_t::negx, 0U, 7U, {}, 1U, 0U, 4U},
	{instruction_t::negx, 0U, 0U, {}, 1U, 0U, 5U},
	{instruction_t::negx, 0U, 1U, {}, 1U, 0U, 5U},
	{instruction_t::negx, 0U, 2U, {}, 1U, 0U, 5U},
	{instruction_t::negx, 0U, 3U, {}, 1U, 0U, 5U},
	{instruction_t::negx, 0U, 4U, {}, 1U, 0U, 5U},
	{instruction_t::negx, 0U, 5U, {}, 1U, 0U, 5U},
	{instruction_t::negx, 0U, 6U, {}, 1U, 0U, 5U},
	{instruction_t::negx, 0U, 7U, {}, 1U, 0U, 5U},
	{instruction_t::negx, 0U, 0U, {}, 1U, 0U, 6U},
	{instruction_t::negx, 0U, 1U, {}, 1U, 0U, 6U},
	{instruction_t::negx, 0U, 2U, {}, 1U, 0U, 6U},
	{instruction_t::negx, 0U, 3U, {}, 1U, 0U, 6U},
	{instruction_t::negx, 0U, 4U, {}, 1U, 0U, 6U},
	{instruction_t::negx, 0U, 5U, {}, 1U, 0U, 6U},
	{instruction_t::negx, 0U, 6U, {}, 1U, 0U, 6U},
	{instruction_t::negx, 0U, 7U, {}, 1U, 0U, 6U},
	{instruction_t::negx, 0U, 0U, {}, 1U, 0U, 7U},
	{instruction_t::negx, 0U, 1U, {}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::negx, 0U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::negx, 0U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::negx, 0U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::negx, 0U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::negx, 0U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::negx, 0U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::negx, 0U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::negx, 0U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::negx, 0U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::negx, 0U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::negx, 0U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::negx, 0U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::negx, 0U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::negx, 0U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::negx, 0U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::negx, 0U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::negx, 0U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::negx, 0U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::negx, 0U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::negx, 0U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::negx, 0U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::negx, 0U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::negx, 0U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::negx, 0U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::negx, 0U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::negx, 0U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::negx, 0U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::negx, 0U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::negx, 0U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::negx, 0U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::negx, 0U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::negx, 0U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::negx, 0U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::negx, 0U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::negx, 0U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::negx, 0U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::negx, 0U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::negx, 0U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::negx, 0U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::negx, 0U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::negx, 0U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::negx, 0U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::negx, 0U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::negx, 0U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::negx, 0U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::negx, 0U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::negx, 0U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::negx, 0U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::negx, 0U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::negx, 0U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 9U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::move, 9U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::move, 9U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::move, 9U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::move, 9U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::move, 9U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::move, 9U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::move, 9U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 9U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::move, 9U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::move, 9U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::move, 9U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::move, 9U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::move, 9U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::move, 9U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::move, 9U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::move, 9U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::move, 9U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::move, 9U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::move, 9U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::move, 9U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::move, 9U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::move, 9U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::move, 9U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::move, 9U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::move, 9U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::move, 9U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::move, 9U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::move, 9U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::move, 9U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::move, 9U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::move, 9U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::move, 9U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::move, 9U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::move, 9U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::move, 9U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::move, 9U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::move, 9U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::move, 9U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::move, 9U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::move, 9U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::move, 9U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::move, 9U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::move, 9U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::move, 9U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::move, 9U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::move, 9U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::move, 9U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::move, 9U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::move, 9U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::chk, 0U, 0U, {}, 4U, 0U, 0U},
	{instruction_t::chk, 0U, 1U, {}, 4U, 0U, 0U},
	{instruction_t::chk, 0U, 2U, {}, 4U, 0U, 0U},
	{instruction_t::chk, 0U, 3U, {}, 4U, 0U, 0U},
	{instruction_t::chk, 0U, 4U, {}, 4U, 0U, 0U},
	{instruction_t::chk, 0U, 5U, {}, 4U, 0U, 0U},
	{instruction_t::chk, 0U, 6U, {}, 4U, 0U, 0U},
	{instruction_t::chk, 0U, 7U, {}, 4U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::chk, 0U, 0U, {}, 4U, 0U, 2U},
	{instruction_t::chk, 0U, 1U, {}, 4U, 0U, 2U},
	{instruction_t::chk, 0U, 2U, {}, 4U, 0U, 2U},
	{instruction_t::chk, 0U, 3U, {}, 4U, 0U, 2U},
	{instruction_t::chk, 0U, 4U, {}, 4U, 0U, 2U},
	{instruction_t::chk, 0U, 5U, {}, 4U, 0U, 2U},
	{instruction_t::chk, 0U, 6U, {}, 4U, 0U, 2U},
	{instruction_t::chk, 0U, 7U, {}, 4U, 0U, 2U},
	{instruction_t::chk, 0U, 0U, {}, 4U, 0U, 3U},
	{instruction_t::chk, 0U, 1U, {}, 4U, 0U, 3U},
	{instruction_t::chk, 0U, 2U, {}, 4U, 0U, 3U},
	{instruction_t::chk, 0U, 3U, {}, 4U, 0U, 3U},
	{instruction_t::chk, 0U, 4U, {}, 4U, 0U, 3U},
	{instruction_t::chk, 0U, 5U, {}, 4U, 0U, 3U},
	{instruction_t::chk, 0U, 6U, {}, 4U, 0U, 3U},
	{instruction_t::chk, 0U, 7U, {}, 4U, 0U, 3U},
	{instruction_t::chk, 0U, 0U, {}, 4U, 0U, 4U},
	{instruction_t::chk, 0U, 1U, {}, 4U, 0U, 4U},
	{instruction_t::chk, 0U, 2U, {}, 4U, 0U, 4U},
	{instruction_t::chk, 0U, 3U, {}, 4U, 0U, 4U},
	{instruction_t::chk, 0U, 4U, {}, 4U, 0U, 4U},
	{instruction_t::chk, 0U, 5U, {}, 4U, 0U, 4U},
	{instruction_t::chk, 0U, 6U, {}, 4U, 0U, 4U},
	{instruction_t::chk, 0U, 7U, {}, 4U, 0U, 4U},
	{instruction_t::chk, 0U, 0U, {}, 4U, 0U, 5U},
	{instruction_t::chk, 0U, 1U, {}, 4U, 0U, 5U},
	{instruction_t::chk, 0U, 2U, {}, 4U, 0U, 5U},
	{instruction_t::chk, 0U, 3U, {}, 4U, 0U, 5U},
	{instruction_t::chk, 0U, 4U, {}, 4U, 0U, 5U},
	{instruction_t::chk, 0U, 5U, {}, 4U, 0U, 5U},
	{instruction_t::chk, 0U, 6U, {}, 4U, 0U, 5U},
	{instruction_t::chk, 0U, 7U, {}, 4U, 0U, 5U},
	{instruction_t::chk, 0U, 0U, {}, 4U, 0U, 6U},
	{instruction_t::chk, 0U, 1U, {}, 4U, 0U, 6U},
	{instruction_t::chk, 0U, 2U, {}, 4U, 0U, 6U},
	{instruction_t::chk, 0U, 3U, {}, 4U, 0U, 6U},
	{instruction_t::chk, 0U, 4U, {}, 4U, 0U, 6U},
	{instruction_t::chk, 0U, 5U, {}, 4U, 0U, 6U},
	{instruction_t::chk, 0U, 6U, {}, 4U, 0U, 6U},
	{instruction_t::chk, 0U, 7U, {}, 4U, 0U, 6U},
	{instruction_t::chk, 0U, 0U, {}, 4U, 0U, 7U},
	{instruction_t::chk, 0U, 1U, {}, 4U, 0U, 7U},
	{instruction_t::chk, 0U, 2U, {}, 4U, 0U, 7U},
	{instruction_t::chk, 0U, 3U, {}, 4U, 0U, 7U},
	{instruction_t::chk, 0U, 4U, {}, 4U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::chk, 0U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::chk, 0U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::chk, 0U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::chk, 0U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::chk, 0U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::chk, 0U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::chk, 0U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::chk, 0U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::chk, 0U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::chk, 0U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::chk, 0U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::chk, 0U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::chk, 0U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::chk, 0U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::chk, 0U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::chk, 0U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::chk, 0U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::chk, 0U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::chk, 0U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::chk, 0U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::chk, 0U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::chk, 0U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::chk, 0U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::chk, 0U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::chk, 0U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::chk, 0U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::chk, 0U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::chk, 0U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::chk, 0U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::chk, 0U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::chk, 0U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::chk, 0U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::chk, 0U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::chk, 0U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::chk, 0U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::chk, 0U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::chk, 0U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::chk, 0U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::chk, 0U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::chk, 0U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::chk, 0U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::chk, 0U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::chk, 0U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::chk, 0U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::chk, 0U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::chk, 0U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::chk, 0U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::chk, 0U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::chk, 0U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::chk, 0U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::chk, 0U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::chk, 0U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::chk, 0U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::lea, 0U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::lea, 0U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::lea, 0U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::lea, 0U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::lea, 0U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::lea, 0U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::lea, 0U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::lea, 0U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::lea, 0U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::lea, 0U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::lea, 0U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::lea, 0U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::lea, 0U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::lea, 0U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::lea, 0U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::lea, 0U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::lea, 0U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::lea, 0U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::lea, 0U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::lea, 0U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::lea, 0U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::lea, 0U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::lea, 0U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::lea, 0U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::lea, 0U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::lea, 0U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::lea, 0U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::lea, 0U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::clr, 0U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::clr, 0U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::clr, 0U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::clr, 0U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::clr, 0U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::clr, 0U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::clr, 0U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::clr, 0U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::clr, 0U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::clr, 0U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::clr, 0U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::clr, 0U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::clr, 0U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::clr, 0U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::clr, 0U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::clr, 0U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::clr, 0U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::clr, 0U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::clr, 0U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::clr, 0U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::clr, 0U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::clr, 0U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::clr, 0U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::clr, 0U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::clr, 0U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::clr, 0U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::clr, 0U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::clr, 0U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::clr, 0U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::clr, 0U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::clr, 0U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::clr, 0U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::clr, 0U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::clr, 0U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::clr, 0U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::clr, 0U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::clr, 0U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::clr, 0U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::clr, 0U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::clr, 0U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::clr, 0U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::clr, 0U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::clr, 0U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::clr, 0U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::clr, 0U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::clr, 0U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::clr, 0U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::clr, 0U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::clr, 0U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::clr, 0U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::clr, 0U, 0U, {}, 1U, 0U, 0U},
	{instruction_t::clr, 0U, 1U, {}, 1U, 0U, 0U},
	{instruction_t::clr, 0U, 2U, {}, 1U, 0U, 0U},
	{instruction_t::clr, 0U, 3U, {}, 1U, 0U, 0U},
	{instruction_t::clr, 0U, 4U, {}, 1U, 0U, 0U},
	{instruction_t::clr, 0U, 5U, {}, 1U, 0U, 0U},
	{instruction_t::clr, 0U, 6U, {}, 1U, 0U, 0U},
	{instruction_t::clr, 0U, 7U, {}, 1U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::clr, 0U, 0U, {}, 1U, 0U, 2U},
	{instruction_t::clr, 0U, 1U, {}, 1U, 0U, 2U},
	{instruction_t::clr, 0U, 2U, {}, 1U, 0U, 2U},
	{instruction_t::clr, 0U, 3U, {}, 1U, 0U, 2U},
	{instruction_t::clr, 0U, 4U, {}, 1U, 0U, 2U},
	{instruction_t::clr, 0U, 5U, {}, 1U, 0U, 2U},
	{instruction_t::clr, 0U, 6U, {}, 1U, 0U, 2U},
	{instruction_t::clr, 0U, 7U, {}, 1U, 0U, 2U},
	{instruction_t::clr, 0U, 0U, {}, 1U, 0U, 3U},
	{instruction_t::clr, 0U, 1U, {}, 1U, 0U, 3U},
	{instruction_t::clr, 0U, 2U, {}, 1U, 0U, 3U},
	{instruction_t::clr, 0U, 3U, {}, 1U, 0U, 3U},
	{instruction_t::clr, 0U, 4U, {}, 1U, 0U, 3U},
	{instruction_t::clr, 0U, 5U, {}, 1U, 0U, 3U},
	{instruction_t::clr, 0U, 6U, {}, 1U, 0U, 3U},
	{instruction_t::clr, 0U, 7U, {}, 1U, 0U, 3U},
	{instruction_t::clr, 0U, 0U, {}, 1U, 0U, 4U},
	{instruction_t::clr, 0U, 1U, {}, 1U, 0U, 4U},
	{instruction_t::clr, 0U, 2U, {}, 1U, 0U, 4U},
	{instruction_t::clr, 0U, 3U, {}, 1U, 0U, 4U},
	{instruction_t::clr, 0U, 4U, {}, 1U, 0U, 4U},
	{instruction_t::clr, 0U, 5U, {}, 1U, 0U, 4U},
	{instruction_t::clr, 0U, 6U, {}, 1U, 0U, 4U},
	{instruction_t::clr, 0U, 7U, {}, 1U, 0U, 4U},
	{instruction_t::clr, 0U, 0U, {}, 1U, 0U, 5U},
	{instruction_t::clr, 0U, 1U, {}, 1U, 0U, 5U},
	{instruction_t::clr, 0U, 2U, {}, 1U, 0U, 5U},
	{instruction_t::clr, 0U, 3U, {}, 1U, 0U, 5U},
	{instruction_t::clr, 0U, 4U, {}, 1U, 0U, 5U},
	{instruction_t::clr, 0U, 5U, {}, 1U, 0U, 5U},
	{instruction_t::clr, 0U, 6U, {}, 1U, 0U, 5U},
	{instruction_t::clr, 0U, 7U, {}, 1U, 0U, 5U},
	{instruction_t::clr, 0U, 0U, {}, 1U, 0U, 6U},
	{instruction_t::clr, 0U, 1U, {}, 1U, 0U, 6U},
	{instruction_t::clr, 0U, 2U, {}, 1U, 0U, 6U},
	{instruction_t::clr, 0U, 3U, {}, 1U, 0U, 6U},
	{instruction_t::clr, 0U, 4U, {}, 1U, 0U, 6U},
	{instruction_t::clr, 0U, 5U, {}, 1U, 0U, 6U},
	{instruction_t::clr, 0U, 6U, {}, 1U, 0U, 6U},
	{instruction_t::clr, 0U, 7U, {}, 1U, 0U, 6U},
	{instruction_t::clr, 0U, 0U, {}, 1U, 0U, 7U},
	{instruction_t::clr, 0U, 1U, {}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::clr, 0U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::clr, 0U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::clr, 0U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::clr, 0U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::clr, 0U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::clr, 0U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::clr, 0U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::clr, 0U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::clr, 0U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::clr, 0U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::clr, 0U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::clr, 0U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::clr, 0U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::clr, 0U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::clr, 0U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::clr, 0U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::clr, 0U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::clr, 0U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::clr, 0U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::clr, 0U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::clr, 0U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::clr, 0U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::clr, 0U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::clr, 0U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::clr, 0U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::clr, 0U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::clr, 0U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::clr, 0U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::clr, 0U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::clr, 0U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::clr, 0U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::clr, 0U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::clr, 0U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::clr, 0U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::clr, 0U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::clr, 0U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::clr, 0U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::clr, 0U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::clr, 0U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::clr, 0U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::clr, 0U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::clr, 0U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::clr, 0U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::clr, 0U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::clr, 0U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::clr, 0U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::clr, 0U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::clr, 0U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::clr, 0U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::clr, 0U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 8U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::move, 8U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::move, 8U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::move, 8U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::move, 8U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::move, 8U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::move, 8U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::move, 8U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 8U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::move, 8U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::move, 8U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::move, 8U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::move, 8U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::move, 8U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::move, 8U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::move, 8U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::move, 8U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::move, 8U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::move, 8U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::move, 8U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::move, 8U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::move, 8U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::move, 8U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::move, 8U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::move, 8U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::move, 8U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::move, 8U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::move, 8U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::move, 8U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::move, 8U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::move, 8U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::move, 8U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::move, 8U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::move, 8U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::move, 8U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::move, 8U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::move, 8U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::move, 8U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::move, 8U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::move, 8U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::move, 8U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::move, 8U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::move, 8U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::move, 8U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::move, 8U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::move, 8U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::move, 8U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::move, 8U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::move, 8U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::move, 8U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::chk, 1U, 0U, {}, 4U, 0U, 0U},
	{instruction_t::chk, 1U, 1U, {}, 4U, 0U, 0U},
	{instruction_t::chk, 1U, 2U, {}, 4U, 0U, 0U},
	{instruction_t::chk, 1U, 3U, {}, 4U, 0U, 0U},
	{instruction_t::chk, 1U, 4U, {}, 4U, 0U, 0U},
	{instruction_t::chk, 1U, 5U, {}, 4U, 0U, 0U},
	{instruction_t::chk, 1U, 6U, {}, 4U, 0U, 0U},
	{instruction_t::chk, 1U, 7U, {}, 4U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::chk, 1U, 0U, {}, 4U, 0U, 2U},
	{instruction_t::chk, 1U, 1U, {}, 4U, 0U, 2U},
	{instruction_t::chk, 1U, 2U, {}, 4U, 0U, 2U},
	{instruction_t::chk, 1U, 3U, {}, 4U, 0U, 2U},
	{instruction_t::chk, 1U, 4U, {}, 4U, 0U, 2U},
	{instruction_t::chk, 1U, 5U, {}, 4U, 0U, 2U},
	{instruction_t::chk, 1U, 6U, {}, 4U, 0U, 2U},
	{instruction_t::chk, 1U, 7U, {}, 4U, 0U, 2U},
	{instruction_t::chk, 1U, 0U, {}, 4U, 0U, 3U},
	{instruction_t::chk, 1U, 1U, {}, 4U, 0U, 3U},
	{instruction_t::chk, 1U, 2U, {}, 4U, 0U, 3U},
	{instruction_t::chk, 1U, 3U, {}, 4U, 0U, 3U},
	{instruction_t::chk, 1U, 4U, {}, 4U, 0U, 3U},
	{instruction_t::chk, 1U, 5U, {}, 4U, 0U, 3U},
	{instruction_t::chk, 1U, 6U, {}, 4U, 0U, 3U},
	{instruction_t::chk, 1U, 7U, {}, 4U, 0U, 3U},
	{instruction_t::chk, 1U, 0U, {}, 4U, 0U, 4U},
	{instruction_t::chk, 1U, 1U, {}, 4U, 0U, 4U},
	{instruction_t::chk, 1U, 2U, {}, 4U, 0U, 4U},
	{instruction_t::chk, 1U, 3U, {}, 4U, 0U, 4U},
	{instruction_t::chk, 1U, 4U, {}, 4U, 0U, 4U},
	{instruction_t::chk, 1U, 5U, {}, 4U, 0U, 4U},
	{instruction_t::chk, 1U, 6U, {}, 4U, 0U, 4U},
	{instruction_t::chk, 1U, 7U, {}, 4U, 0U, 4U},
	{instruction_t::chk, 1U, 0U, {}, 4U, 0U, 5U},
	{instruction_t::chk, 1U, 1U, {}, 4U, 0U, 5U},
	{instruction_t::chk, 1U, 2U, {}, 4U, 0U, 5U},
	{instruction_t::chk, 1U, 3U, {}, 4U, 0U, 5U},
	{instruction_t::chk, 1U, 4U, {}, 4U, 0U, 5U},
	{instruction_t::chk, 1U, 5U, {}, 4U, 0U, 5U},
	{instruction_t::chk, 1U, 6U, {}, 4U, 0U, 5U},
	{instruction_t::chk, 1U, 7U, {}, 4U, 0U, 5U},
	{instruction_t::chk, 1U, 0U, {}, 4U, 0U, 6U},
	{instruction_t::chk, 1U, 1U, {}, 4U, 0U, 6U},
	{instruction_t::chk, 1U, 2U, {}, 4U, 0U, 6U},
	{instruction_t::chk, 1U, 3U, {}, 4U, 0U, 6U},
	{instruction_t::chk, 1U, 4U, {}, 4U, 0U, 6U},
	{instruction_t::chk, 1U, 5U, {}, 4U, 0U, 6U},
	{instruction_t::chk, 1U, 6U, {}, 4U, 0U, 6U},
	{instruction_t::chk, 1U, 7U, {}, 4U, 0U, 6U},
	{instruction_t::chk, 1U, 0U, {}, 4U, 0U, 7U},
	{instruction_t::chk, 1U, 1U, {}, 4U, 0U, 7U},
	{instruction_t::chk, 1U, 2U, {}, 4U, 0U, 7U},
	{instruction_t::chk, 1U, 3U, {}, 4U, 0U, 7U},
	{instruction_t::chk, 1U, 4U, {}, 4U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::chk, 1U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::chk, 1U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::chk, 1U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::chk, 1U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::chk, 1U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::chk, 1U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::chk, 1U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::chk, 1U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::chk, 1U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::chk, 1U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::chk, 1U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::chk, 1U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::chk, 1U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::chk, 1U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::chk, 1U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::chk, 1U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::chk, 1U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::chk, 1U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::chk, 1U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::chk, 1U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::chk, 1U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::chk, 1U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::chk, 1U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::chk, 1U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::chk, 1U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::chk, 1U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::chk, 1U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::chk, 1U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::chk, 1U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::chk, 1U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::chk, 1U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::chk, 1U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::chk, 1U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::chk, 1U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::chk, 1U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::chk, 1U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::chk, 1U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::chk, 1U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::chk, 1U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::chk, 1U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::chk, 1U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::chk, 1U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::chk, 1U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::chk, 1U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::chk, 1U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::chk, 1U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::chk, 1U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::chk, 1U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::chk, 1U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::chk, 1U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::chk, 1U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::chk, 1U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::chk, 1U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::lea, 1U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::lea, 1U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::lea, 1U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::lea, 1U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::lea, 1U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::lea, 1U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::lea, 1U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::lea, 1U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::lea, 1U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::lea, 1U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::lea, 1U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::lea, 1U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::lea, 1U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::lea, 1U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::lea, 1U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::lea, 1U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::lea, 1U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::lea, 1U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::lea, 1U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::lea, 1U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::lea, 1U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::lea, 1U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::lea, 1U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::lea, 1U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::lea, 1U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::lea, 1U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::lea, 1U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::lea, 1U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::neg, 0U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::neg, 0U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::neg, 0U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::neg, 0U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::neg, 0U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::neg, 0U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::neg, 0U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::neg, 0U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::neg, 0U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::neg, 0U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::neg, 0U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::neg, 0U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::neg, 0U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::neg, 0U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::neg, 0U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::neg, 0U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::neg, 0U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::neg, 0U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::neg, 0U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::neg, 0U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::neg, 0U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::neg, 0U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::neg, 0U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::neg, 0U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::neg, 0U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::neg, 0U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::neg, 0U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::neg, 0U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::neg, 0U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::neg, 0U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::neg, 0U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::neg, 0U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::neg, 0U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::neg, 0U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::neg, 0U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::neg, 0U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::neg, 0U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::neg, 0U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::neg, 0U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::neg, 0U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::neg, 0U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::neg, 0U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::neg, 0U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::neg, 0U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::neg, 0U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::neg, 0U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::neg, 0U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::neg, 0U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::neg, 0U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::neg, 0U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::neg, 0U, 0U, {}, 1U, 0U, 0U},
	{instruction_t::neg, 0U, 1U, {}, 1U, 0U, 0U},
	{instruction_t::neg, 0U, 2U, {}, 1U, 0U, 0U},
	{instruction_t::neg, 0U, 3U, {}, 1U, 0U, 0U},
	{instruction_t::neg, 0U, 4U, {}, 1U, 0U, 0U},
	{instruction_t::neg, 0U, 5U, {}, 1U, 0U, 0U},
	{instruction_t::neg, 0U, 6U, {}, 1U, 0U, 0U},
	{instruction_t::neg, 0U, 7U, {}, 1U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::neg, 0U, 0U, {}, 1U, 0U, 2U},
	{instruction_t::neg, 0U, 1U, {}, 1U, 0U, 2U},
	{instruction_t::neg, 0U, 2U, {}, 1U, 0U, 2U},
	{instruction_t::neg, 0U, 3U, {}, 1U, 0U, 2U},
	{instruction_t::neg, 0U, 4U, {}, 1U, 0U, 2U},
	{instruction_t::neg, 0U, 5U, {}, 1U, 0U, 2U},
	{instruction_t::neg, 0U, 6U, {}, 1U, 0U, 2U},
	{instruction_t::neg, 0U, 7U, {}, 1U, 0U, 2U},
	{instruction_t::neg, 0U, 0U, {}, 1U, 0U, 3U},
	{instruction_t::neg, 0U, 1U, {}, 1U, 0U, 3U},
	{instruction_t::neg, 0U, 2U, {}, 1U, 0U, 3U},
	{instruction_t::neg, 0U, 3U, {}, 1U, 0U, 3U},
	{instruction_t::neg, 0U, 4U, {}, 1U, 0U, 3U},
	{instruction_t::neg, 0U, 5U, {}, 1U, 0U, 3U},
	{instruction_t::neg, 0U, 6U, {}, 1U, 0U, 3U},
	{instruction_t::neg, 0U, 7U, {}, 1U, 0U, 3U},
	{instruction_t::neg, 0U, 0U, {}, 1U, 0U, 4U},
	{instruction_t::neg, 0U, 1U, {}, 1U, 0U, 4U},
	{instruction_t::neg, 0U, 2U, {}, 1U, 0U, 4U},
	{instruction_t::neg, 0U, 3U, {}, 1U, 0U, 4U},
	{instruction_t::neg, 0U, 4U, {}, 1U, 0U, 4U},
	{instruction_t::neg, 0U, 5U, {}, 1U, 0U, 4U},
	{instruction_t::neg, 0U, 6U, {}, 1U, 0U, 4U},
	{instruction_t::neg, 0U, 7U, {}, 1U, 0U, 4U},
	{instruction_t::neg, 0U, 0U, {}, 1U, 0U, 5U},
	{instruction_t::neg, 0U, 1U, {}, 1U, 0U, 5U},
	{instruction_t::neg, 0U, 2U, {}, 1U, 0U, 5U},
	{instruction_t::neg, 0U, 3U, {}, 1U, 0U, 5U},
	{instruction_t::neg, 0U, 4U, {}, 1U, 0U, 5U},
	{instruction_t::neg, 0U, 5U, {}, 1U, 0U, 5U},
	{instruction_t::neg, 0U, 6U, {}, 1U, 0U, 5U},
	{instruction_t::neg, 0U, 7U, {}, 1U, 0U, 5U},
	{instruction_t::neg, 0U, 0U, {}, 1U, 0U, 6U},
	{instruction_t::neg, 0U, 1U, {}, 1U, 0U, 6U},
	{instruction_t::neg, 0U, 2U, {}, 1U, 0U, 6U},
	{instruction_t::neg, 0U, 3U, {}, 1U, 0U, 6U},
	{instruction_t::neg, 0U, 4U, {}, 1U, 0U, 6U},
	{instruction_t::neg, 0U, 5U, {}, 1U, 0U, 6U},
	{instruction_t::neg, 0U, 6U, {}, 1U, 0U, 6U},
	{instruction_t::neg, 0U, 7U, {}, 1U, 0U, 6U},
	{instruction_t::neg, 0U, 0U, {}, 1U, 0U, 7U},
	{instruction_t::neg, 0U, 1U, {}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::neg, 0U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::neg, 0U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::neg, 0U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::neg, 0U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::neg, 0U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::neg, 0U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::neg, 0U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::neg, 0U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::neg, 0U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::neg, 0U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::neg, 0U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::neg, 0U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::neg, 0U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::neg, 0U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::neg, 0U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::neg, 0U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::neg, 0U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::neg, 0U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::neg, 0U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::neg, 0U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::neg, 0U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::neg, 0U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::neg, 0U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::neg, 0U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::neg, 0U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::neg, 0U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::neg, 0U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::neg, 0U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::neg, 0U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::neg, 0U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::neg, 0U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::neg, 0U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::neg, 0U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::neg, 0U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::neg, 0U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::neg, 0U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::neg, 0U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::neg, 0U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::neg, 0U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::neg, 0U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::neg, 0U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::neg, 0U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::neg, 0U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::neg, 0U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::neg, 0U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::neg, 0U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::neg, 0U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::neg, 0U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::neg, 0U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::neg, 0U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 0U, 8U, {}, 0U, 0U, 0U},
	{instruction_t::move, 1U, 8U, {}, 0U, 0U, 0U},
	{instruction_t::move, 2U, 8U, {}, 0U, 0U, 0U},
	{instruction_t::move, 3U, 8U, {}, 0U, 0U, 0U},
	{instruction_t::move, 4U, 8U, {}, 0U, 0U, 0U},
	{instruction_t::move, 5U, 8U, {}, 0U, 0U, 0U},
	{instruction_t::move, 6U, 8U, {}, 0U, 0U, 0U},
	{instruction_t::move, 7U, 8U, {}, 0U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 0U, 8U, {}, 0U, 0U, 2U},
	{instruction_t::move, 1U, 8U, {}, 0U, 0U, 2U},
	{instruction_t::move, 2U, 8U, {}, 0U, 0U, 2U},
	{instruction_t::move, 3U, 8U, {}, 0U, 0U, 2U},
	{instruction_t::move, 4U, 8U, {}, 0U, 0U, 2U},
	{instruction_t::move, 5U, 8U, {}, 0U, 0U, 2U},
	{instruction_t::move, 6U, 8U, {}, 0U, 0U, 2U},
	{instruction_t::move, 7U, 8U, {}, 0U, 0U, 2U},
	{instruction_t::move, 0U, 8U, {}, 0U, 0U, 3U},
	{instruction_t::move, 1U, 8U, {}, 0U, 0U, 3U},
	{instruction_t::move, 2U, 8U, {}, 0U, 0U, 3U},
	{instruction_t::move, 3U, 8U, {}, 0U, 0U, 3U},
	{instruction_t::move, 4U, 8U, {}, 0U, 0U, 3U},
	{instruction_t::move, 5U, 8U, {}, 0U, 0U, 3U},
	{instruction_t::move, 6U, 8U, {}, 0U, 0U, 3U},
	{instruction_t::move, 7U, 8U, {}, 0U, 0U, 3U},
	{instruction_t::move, 0U, 8U, {}, 0U, 0U, 4U},
	{instruction_t::move, 1U, 8U, {}, 0U, 0U, 4U},
	{instruction_t::move, 2U, 8U, {}, 0U, 0U, 4U},
	{instruction_t::move, 3U, 8U, {}, 0U, 0U, 4U},
	{instruction_t::move, 4U, 8U, {}, 0U, 0U, 4U},
	{instruction_t::move, 5U, 8U, {}, 0U, 0U, 4U},
	{instruction_t::move, 6U, 8U, {}, 0U, 0U, 4U},
	{instruction_t::move, 7U, 8U, {}, 0U, 0U, 4U},
	{instruction_t::move, 0U, 8U, {}, 0U, 0U, 5U},
	{instruction_t::move, 1U, 8U, {}, 0U, 0U, 5U},
	{instruction_t::move, 2U, 8U, {}, 0U, 0U, 5U},
	{instruction_t::move, 3U, 8U, {}, 0U, 0U, 5U},
	{instruction_t::move, 4U, 8U, {}, 0U, 0U, 5U},
	{instruction_t::move, 5U, 8U, {}, 0U, 0U, 5U},
	{instruction_t::move, 6U, 8U, {}, 0U, 0U, 5U},
	{instruction_t::move, 7U, 8U, {}, 0U, 0U, 5U},
	{instruction_t::move, 0U, 8U, {}, 0U, 0U, 6U},
	{instruction_t::move, 1U, 8U, {}, 0U, 0U, 6U},
	{instruction_t::move, 2U, 8U, {}, 0U, 0U, 6U},
	{instruction_t::move, 3U, 8U, {}, 0U, 0U, 6U},
	{instruction_t::move, 4U, 8U, {}, 0U, 0U, 6U},
	{instruction_t::move, 5U, 8U, {}, 0U, 0U, 6U},
	{instruction_t::move, 6U, 8U, {}, 0U, 0U, 6U},
	{instruction_t::move, 7U, 8U, {}, 0U, 0U, 6U},
	{instruction_t::move, 0U, 8U, {}, 0U, 0U, 7U},
	{instruction_t::move, 1U, 8U, {}, 0U, 0U, 7U},
	{instruction_t::move, 2U, 8U, {}, 0U, 0U, 7U},
	{instruction_t::move, 3U, 8U, {}, 0U, 0U, 7U},
	{instruction_t::move, 4U, 8U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::chk, 2U, 0U, {}, 4U, 0U, 0U},
	{instruction_t::chk, 2U, 1U, {}, 4U, 0U, 0U},
	{instruction_t::chk, 2U, 2U, {}, 4U, 0U, 0U},
	{instruction_t::chk, 2U, 3U, {}, 4U, 0U, 0U},
	{instruction_t::chk, 2U, 4U, {}, 4U, 0U, 0U},
	{instruction_t::chk, 2U, 5U, {}, 4U, 0U, 0U},
	{instruction_t::chk, 2U, 6U, {}, 4U, 0U, 0U},
	{instruction_t::chk, 2U, 7U, {}, 4U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::chk, 2U, 0U, {}, 4U, 0U, 2U},
	{instruction_t::chk, 2U, 1U, {}, 4U, 0U, 2U},
	{instruction_t::chk, 2U, 2U, {}, 4U, 0U, 2U},
	{instruction_t::chk, 2U, 3U, {}, 4U, 0U, 2U},
	{instruction_t::chk, 2U, 4U, {}, 4U, 0U, 2U},
	{instruction_t::chk, 2U, 5U, {}, 4U, 0U, 2U},
	{instruction_t::chk, 2U, 6U, {}, 4U, 0U, 2U},
	{instruction_t::chk, 2U, 7U, {}, 4U, 0U, 2U},
	{instruction_t::chk, 2U, 0U, {}, 4U, 0U, 3U},
	{instruction_t::chk, 2U, 1U, {}, 4U, 0U, 3U},
	{instruction_t::chk, 2U, 2U, {}, 4U, 0U, 3U},
	{instruction_t::chk, 2U, 3U, {}, 4U, 0U, 3U},
	{instruction_t::chk, 2U, 4U, {}, 4U, 0U, 3U},
	{instruction_t::chk, 2U, 5U, {}, 4U, 0U, 3U},
	{instruction_t::chk, 2U, 6U, {}, 4U, 0U, 3U},
	{instruction_t::chk, 2U, 7U, {}, 4U, 0U, 3U},
	{instruction_t::chk, 2U, 0U, {}, 4U, 0U, 4U},
	{instruction_t::chk, 2U, 1U, {}, 4U, 0U, 4U},
	{instruction_t::chk, 2U, 2U, {}, 4U, 0U, 4U},
	{instruction_t::chk, 2U, 3U, {}, 4U, 0U, 4U},
	{instruction_t::chk, 2U, 4U, {}, 4U, 0U, 4U},
	{instruction_t::chk, 2U, 5U, {}, 4U, 0U, 4U},
	{instruction_t::chk, 2U, 6U, {}, 4U, 0U, 4U},
	{instruction_t::chk, 2U, 7U, {}, 4U, 0U, 4U},
	{instruction_t::chk, 2U, 0U, {}, 4U, 0U, 5U},
	{instruction_t::chk, 2U, 1U, {}, 4U, 0U, 5U},
	{instruction_t::chk, 2U, 2U, {}, 4U, 0U, 5U},
	{instruction_t::chk, 2U, 3U, {}, 4U, 0U, 5U},
	{instruction_t::chk, 2U, 4U, {}, 4U, 0U, 5U},
	{instruction_t::chk, 2U, 5U, {}, 4U, 0U, 5U},
	{instruction_t::chk, 2U, 6U, {}, 4U, 0U, 5U},
	{instruction_t::chk, 2U, 7U, {}, 4U, 0U, 5U},
	{instruction_t::chk, 2U, 0U, {}, 4U, 0U, 6U},
	{instruction_t::chk, 2U, 1U, {}, 4U, 0U, 6U},
	{instruction_t::chk, 2U, 2U, {}, 4U, 0U, 6U},
	{instruction_t::chk, 2U, 3U, {}, 4U, 0U, 6U},
	{instruction_t::chk, 2U, 4U, {}, 4U, 0U, 6U},
	{instruction_t::chk, 2U, 5U, {}, 4U, 0U, 6U},
	{instruction_t::chk, 2U, 6U, {}, 4U, 0U, 6U},
	{instruction_t::chk, 2U, 7U, {}, 4U, 0U, 6U},
	{instruction_t::chk, 2U, 0U, {}, 4U, 0U, 7U},
	{instruction_t::chk, 2U, 1U, {}, 4U, 0U, 7U},
	{instruction_t::chk, 2U, 2U, {}, 4U, 0U, 7U},
	{instruction_t::chk, 2U, 3U, {}, 4U, 0U, 7U},
	{instruction_t::chk, 2U, 4U, {}, 4U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::chk, 2U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::chk, 2U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::chk, 2U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::chk, 2U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::chk, 2U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::chk, 2U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::chk, 2U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::chk, 2U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::chk, 2U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::chk, 2U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::chk, 2U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::chk, 2U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::chk, 2U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::chk, 2U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::chk, 2U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::chk, 2U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::chk, 2U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::chk, 2U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::chk, 2U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::chk, 2U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::chk, 2U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::chk, 2U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::chk, 2U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::chk, 2U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::chk, 2U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::chk, 2U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::chk, 2U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::chk, 2U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::chk, 2U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::chk, 2U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::chk, 2U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::chk, 2U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::chk, 2U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::chk, 2U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::chk, 2U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::chk, 2U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::chk, 2U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::chk, 2U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::chk, 2U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::chk, 2U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::chk, 2U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::chk, 2U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::chk, 2U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::chk, 2U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::chk, 2U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::chk, 2U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::chk, 2U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::chk, 2U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::chk, 2U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::chk, 2U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::chk, 2U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::chk, 2U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::chk, 2U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::lea, 2U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::lea, 2U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::lea, 2U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::lea, 2U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::lea, 2U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::lea, 2U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::lea, 2U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::lea, 2U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::lea, 2U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::lea, 2U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::lea, 2U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::lea, 2U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::lea, 2U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::lea, 2U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::lea, 2U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::lea, 2U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::lea, 2U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::lea, 2U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::lea, 2U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::lea, 2U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::lea, 2U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::lea, 2U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::lea, 2U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::lea, 2U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::lea, 2U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::lea, 2U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::lea, 2U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::lea, 2U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_not, 0U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::_not, 0U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::_not, 0U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::_not, 0U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::_not, 0U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::_not, 0U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::_not, 0U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::_not, 0U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_not, 0U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::_not, 0U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::_not, 0U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::_not, 0U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::_not, 0U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::_not, 0U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::_not, 0U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::_not, 0U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::_not, 0U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::_not, 0U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::_not, 0U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::_not, 0U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::_not, 0U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::_not, 0U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::_not, 0U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::_not, 0U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::_not, 0U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::_not, 0U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::_not, 0U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::_not, 0U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::_not, 0U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::_not, 0U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::_not, 0U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::_not, 0U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::_not, 0U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::_not, 0U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::_not, 0U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::_not, 0U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::_not, 0U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::_not, 0U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::_not, 0U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::_not, 0U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::_not, 0U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::_not, 0U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::_not, 0U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::_not, 0U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::_not, 0U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::_not, 0U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::_not, 0U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::_not, 0U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::_not, 0U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::_not, 0U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_not, 0U, 0U, {}, 1U, 0U, 0U},
	{instruction_t::_not, 0U, 1U, {}, 1U, 0U, 0U},
	{instruction_t::_not, 0U, 2U, {}, 1U, 0U, 0U},
	{instruction_t::_not, 0U, 3U, {}, 1U, 0U, 0U},
	{instruction_t::_not, 0U, 4U, {}, 1U, 0U, 0U},
	{instruction_t::_not, 0U, 5U, {}, 1U, 0U, 0U},
	{instruction_t::_not, 0U, 6U, {}, 1U, 0U, 0U},
	{instruction_t::_not, 0U, 7U, {}, 1U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_not, 0U, 0U, {}, 1U, 0U, 2U},
	{instruction_t::_not, 0U, 1U, {}, 1U, 0U, 2U},
	{instruction_t::_not, 0U, 2U, {}, 1U, 0U, 2U},
	{instruction_t::_not, 0U, 3U, {}, 1U, 0U, 2U},
	{instruction_t::_not, 0U, 4U, {}, 1U, 0U, 2U},
	{instruction_t::_not, 0U, 5U, {}, 1U, 0U, 2U},
	{instruction_t::_not, 0U, 6U, {}, 1U, 0U, 2U},
	{instruction_t::_not, 0U, 7U, {}, 1U, 0U, 2U},
	{instruction_t::_not, 0U, 0U, {}, 1U, 0U, 3U},
	{instruction_t::_not, 0U, 1U, {}, 1U, 0U, 3U},
	{instruction_t::_not, 0U, 2U, {}, 1U, 0U, 3U},
	{instruction_t::_not, 0U, 3U, {}, 1U, 0U, 3U},
	{instruction_t::_not, 0U, 4U, {}, 1U, 0U, 3U},
	{instruction_t::_not, 0U, 5U, {}, 1U, 0U, 3U},
	{instruction_t::_not, 0U, 6U, {}, 1U, 0U, 3U},
	{instruction_t::_not, 0U, 7U, {}, 1U, 0U, 3U},
	{instruction_t::_not, 0U, 0U, {}, 1U, 0U, 4U},
	{instruction_t::_not, 0U, 1U, {}, 1U, 0U, 4U},
	{instruction_t::_not, 0U, 2U, {}, 1U, 0U, 4U},
	{instruction_t::_not, 0U, 3U, {}, 1U, 0U, 4U},
	{instruction_t::_not, 0U, 4U, {}, 1U, 0U, 4U},
	{instruction_t::_not, 0U, 5U, {}, 1U, 0U, 4U},
	{instruction_t::_not, 0U, 6U, {}, 1U, 0U, 4U},
	{instruction_t::_not, 0U, 7U, {}, 1U, 0U, 4U},
	{instruction_t::_not, 0U, 0U, {}, 1U, 0U, 5U},
	{instruction_t::_not, 0U, 1U, {}, 1U, 0U, 5U},
	{instruction_t::_not, 0U, 2U, {}, 1U, 0U, 5U},
	{instruction_t::_not, 0U, 3U, {}, 1U, 0U, 5U},
	{instruction_t::_not, 0U, 4U, {}, 1U, 0U, 5U},
	{instruction_t::_not, 0U, 5U, {}, 1U, 0U, 5U},
	{instruction_t::_not, 0U, 6U, {}, 1U, 0U, 5U},
	{instruction_t::_not, 0U, 7U, {}, 1U, 0U, 5U},
	{instruction_t::_not, 0U, 0U, {}, 1U, 0U, 6U},
	{instruction_t::_not, 0U, 1U, {}, 1U, 0U, 6U},
	{instruction_t::_not, 0U, 2U, {}, 1U, 0U, 6U},
	{instruction_t::_not, 0U, 3U, {}, 1U, 0U, 6U},
	{instruction_t::_not, 0U, 4U, {}, 1U, 0U, 6U},
	{instruction_t::_not, 0U, 5U, {}, 1U, 0U, 6U},
	{instruction_t::_not, 0U, 6U, {}, 1U, 0U, 6U},
	{instruction_t::_not, 0U, 7U, {}, 1U, 0U, 6U},
	{instruction_t::_not, 0U, 0U, {}, 1U, 0U, 7U},
	{instruction_t::_not, 0U, 1U, {}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_not, 0U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::_not, 0U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::_not, 0U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::_not, 0U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::_not, 0U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::_not, 0U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::_not, 0U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::_not, 0U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_not, 0U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::_not, 0U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::_not, 0U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::_not, 0U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::_not, 0U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::_not, 0U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::_not, 0U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::_not, 0U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::_not, 0U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::_not, 0U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::_not, 0U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::_not, 0U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::_not, 0U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::_not, 0U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::_not, 0U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::_not, 0U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::_not, 0U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::_not, 0U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::_not, 0U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::_not, 0U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::_not, 0U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::_not, 0U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::_not, 0U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::_not, 0U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::_not, 0U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::_not, 0U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::_not, 0U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::_not, 0U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::_not, 0U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::_not, 0U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::_not, 0U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::_not, 0U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::_not, 0U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::_not, 0U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::_not, 0U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::_not, 0U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::_not, 0U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::_not, 0U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::_not, 0U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::_not, 0U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::_not, 0U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::_not, 0U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 0U, 9U, {}, 0U, 0U, 0U},
	{instruction_t::move, 1U, 9U, {}, 0U, 0U, 0U},
	{instruction_t::move, 2U, 9U, {}, 0U, 0U, 0U},
	{instruction_t::move, 3U, 9U, {}, 0U, 0U, 0U},
	{instruction_t::move, 4U, 9U, {}, 0U, 0U, 0U},
	{instruction_t::move, 5U, 9U, {}, 0U, 0U, 0U},
	{instruction_t::move, 6U, 9U, {}, 0U, 0U, 0U},
	{instruction_t::move, 7U, 9U, {}, 0U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::move, 0U, 9U, {}, 0U, 0U, 2U},
	{instruction_t::move, 1U, 9U, {}, 0U, 0U, 2U},
	{instruction_t::move, 2U, 9U, {}, 0U, 0U, 2U},
	{instruction_t::move, 3U, 9U, {}, 0U, 0U, 2U},
	{instruction_t::move, 4U, 9U, {}, 0U, 0U, 2U},
	{instruction_t::move, 5U, 9U, {}, 0U, 0U, 2U},
	{instruction_t::move, 6U, 9U, {}, 0U, 0U, 2U},
	{instruction_t::move, 7U, 9U, {}, 0U, 0U, 2U},
	{instruction_t::move, 0U, 9U, {}, 0U, 0U, 3U},
	{instruction_t::move, 1U, 9U, {}, 0U, 0U, 3U},
	{instruction_t::move, 2U, 9U, {}, 0U, 0U, 3U},
	{instruction_t::move, 3U, 9U, {}, 0U, 0U, 3U},
	{instruction_t::move, 4U, 9U, {}, 0U, 0U, 3U},
	{instruction_t::move, 5U, 9U, {}, 0U, 0U, 3U},
	{instruction_t::move, 6U, 9U, {}, 0U, 0U, 3U},
	{instruction_t::move, 7U, 9U, {}, 0U, 0U, 3U},
	{instruction_t::move, 0U, 9U, {}, 0U, 0U, 4U},
	{instruction_t::move, 1U, 9U, {}, 0U, 0U, 4U},
	{instruction_t::move, 2U, 9U, {}, 0U, 0U, 4U},
	{instruction_t::move, 3U, 9U, {}, 0U, 0U, 4U},
	{instruction_t::move, 4U, 9U, {}, 0U, 0U, 4U},
	{instruction_t::move, 5U, 9U, {}, 0U, 0U, 4U},
	{instruction_t::move, 6U, 9U, {}, 0U, 0U, 4U},
	{instruction_t::move, 7U, 9U, {}, 0U, 0U, 4U},
	{instruction_t::move, 0U, 9U, {}, 0U, 0U, 5U},
	{instruction_t::move, 1U, 9U, {}, 0U, 0U, 5U},
	{instruction_t::move, 2U, 9U, {}, 0U, 0U, 5U},
	{instruction_t::move, 3U, 9U, {}, 0U, 0U, 5U},
	{instruction_t::move, 4U, 9U, {}, 0U, 0U, 5U},
	{instruction_t::move, 5U, 9U, {}, 0U, 0U, 5U},
	{instruction_t::move, 6U, 9U, {}, 0U, 0U, 5U},
	{instruction_t::move, 7U, 9U, {}, 0U, 0U, 5U},
	{instruction_t::move, 0U, 9U, {}, 0U, 0U, 6U},
	{instruction_t::move, 1U, 9U, {}, 0U, 0U, 6U},
	{instruction_t::move, 2U, 9U, {}, 0U, 0U, 6U},
	{instruction_t::move, 3U, 9U, {}, 0U, 0U, 6U},
	{instruction_t::move, 4U, 9U, {}, 0U, 0U, 6U},
	{instruction_t::move, 5U, 9U, {}, 0U, 0U, 6U},
	{instruction_t::move, 6U, 9U, {}, 0U, 0U, 6U},
	{instruction_t::move, 7U, 9U, {}, 0U, 0U, 6U},
	{instruction_t::move, 0U, 9U, {}, 0U, 0U, 7U},
	{instruction_t::move, 1U, 9U, {}, 0U, 0U, 7U},
	{instruction_t::move, 2U, 9U, {}, 0U, 0U, 7U},
	{instruction_t::move, 3U, 9U, {}, 0U, 0U, 7U},
	{instruction_t::move, 4U, 9U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::chk, 3U, 0U, {}, 4U, 0U, 0U},
	{instruction_t::chk, 3U, 1U, {}, 4U, 0U, 0U},
	{instruction_t::chk, 3U, 2U, {}, 4U, 0U, 0U},
	{instruction_t::chk, 3U, 3U, {}, 4U, 0U, 0U},
	{instruction_t::chk, 3U, 4U, {}, 4U, 0U, 0U},
	{instruction_t::chk, 3U, 5U, {}, 4U, 0U, 0U},
	{instruction_t::chk, 3U, 6U, {}, 4U, 0U, 0U},
	{instruction_t::chk, 3U, 7U, {}, 4U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::chk, 3U, 0U, {}, 4U, 0U, 2U},
	{instruction_t::chk, 3U, 1U, {}, 4U, 0U, 2U},
	{instruction_t::chk, 3U, 2U, {}, 4U, 0U, 2U},
	{instruction_t::chk, 3U, 3U, {}, 4U, 0U, 2U},
	{instruction_t::chk, 3U, 4U, {}, 4U, 0U, 2U},
	{instruction_t::chk, 3U, 5U, {}, 4U, 0U, 2U},
	{instruction_t::chk, 3U, 6U, {}, 4U, 0U, 2U},
	{instruction_t::chk, 3U, 7U, {}, 4U, 0U, 2U},
	{instruction_t::chk, 3U, 0U, {}, 4U, 0U, 3U},
	{instruction_t::chk, 3U, 1U, {}, 4U, 0U, 3U},
	{instruction_t::chk, 3U, 2U, {}, 4U, 0U, 3U},
	{instruction_t::chk, 3U, 3U, {}, 4U, 0U, 3U},
	{instruction_t::chk, 3U, 4U, {}, 4U, 0U, 3U},
	{instruction_t::chk, 3U, 5U, {}, 4U, 0U, 3U},
	{instruction_t::chk, 3U, 6U, {}, 4U, 0U, 3U},
	{instruction_t::chk, 3U, 7U, {}, 4U, 0U, 3U},
	{instruction_t::chk, 3U, 0U, {}, 4U, 0U, 4U},
	{instruction_t::chk, 3U, 1U, {}, 4U, 0U, 4U},
	{instruction_t::chk, 3U, 2U, {}, 4U, 0U, 4U},
	{instruction_t::chk, 3U, 3U, {}, 4U, 0U, 4U},
	{instruction_t::chk, 3U, 4U, {}, 4U, 0U, 4U},
	{instruction_t::chk, 3U, 5U, {}, 4U, 0U, 4U},
	{instruction_t::chk, 3U, 6U, {}, 4U, 0U, 4U},
	{instruction_t::chk, 3U, 7U, {}, 4U, 0U, 4U},
	{instruction_t::chk, 3U, 0U, {}, 4U, 0U, 5U},
	{instruction_t::chk, 3U, 1U, {}, 4U, 0U, 5U},
	{instruction_t::chk, 3U, 2U, {}, 4U, 0U, 5U},
	{instruction_t::chk, 3U, 3U, {}, 4U, 0U, 5U},
	{instruction_t::chk, 3U, 4U, {}, 4U, 0U, 5U},
	{instruction_t::chk, 3U, 5U, {}, 4U, 0U, 5U},
	{instruction_t::chk, 3U, 6U, {}, 4U, 0U, 5U},
	{instruction_t::chk, 3U, 7U, {}, 4U, 0U, 5U},
	{instruction_t::chk, 3U, 0U, {}, 4U, 0U, 6U},
	{instruction_t::chk, 3U, 1U, {}, 4U, 0U, 6U},
	{instruction_t::chk, 3U, 2U, {}, 4U, 0U, 6U},
	{instruction_t::chk, 3U, 3U, {}, 4U, 0U, 6U},
	{instruction_t::chk, 3U, 4U, {}, 4U, 0U, 6U},
	{instruction_t::chk, 3U, 5U, {}, 4U, 0U, 6U},
	{instruction_t::chk, 3U, 6U, {}, 4U, 0U, 6U},
	{instruction_t::chk, 3U, 7U, {}, 4U, 0U, 6U},
	{instruction_t::chk, 3U, 0U, {}, 4U, 0U, 7U},
	{instruction_t::chk, 3U, 1U, {}, 4U, 0U, 7U},
	{instruction_t::chk, 3U, 2U, {}, 4U, 0U, 7U},
	{instruction_t::chk, 3U, 3U, {}, 4U, 0U, 7U},
	{instruction_t::chk, 3U, 4U, {}, 4U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::chk, 3U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::chk, 3U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::chk, 3U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::chk, 3U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::chk, 3U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::chk, 3U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::chk, 3U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::chk, 3U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::chk, 3U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::chk, 3U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::chk, 3U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::chk, 3U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::chk, 3U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::chk, 3U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::chk, 3U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::chk, 3U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::chk, 3U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::chk, 3U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::chk, 3U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::chk, 3U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::chk, 3U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::chk, 3U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::chk, 3U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::chk, 3U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::chk, 3U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::chk, 3U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::chk, 3U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::chk, 3U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::chk, 3U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::chk, 3U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::chk, 3U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::chk, 3U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::chk, 3U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::chk, 3U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::chk, 3U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::chk, 3U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::chk, 3U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::chk, 3U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::chk, 3U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::chk, 3U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::chk, 3U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::chk, 3U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::chk, 3U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::chk, 3U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::chk, 3U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::chk, 3U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::chk, 3U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::chk, 3U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::chk, 3U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::chk, 3U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::chk, 3U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::chk, 3U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::chk, 3U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::lea, 3U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::lea, 3U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::lea, 3U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::lea, 3U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::lea, 3U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::lea, 3U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::lea, 3U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::lea, 3U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::lea, 3U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::lea, 3U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::lea, 3U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::lea, 3U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::lea, 3U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::lea, 3U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::lea, 3U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::lea, 3U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::lea, 3U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::lea, 3U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::lea, 3U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::lea, 3U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::lea, 3U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::lea, 3U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::lea, 3U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::lea, 3U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::lea, 3U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::lea, 3U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::lea, 3U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::lea, 3U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::nbcd, 0U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::nbcd, 0U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::nbcd, 0U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::nbcd, 0U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::nbcd, 0U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::nbcd, 0U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::nbcd, 0U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::nbcd, 0U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::link, 0U, 0U, {}, 0U, 0U, 0U, 4U},
	{instruction_t::link, 1U, 0U, {}, 0U, 0U, 0U, 4U},
	{instruction_t::link, 2U, 0U, {}, 0U, 0U, 0U, 4U},
	{instruction_t::link, 3U, 0U, {}, 0U, 0U, 0U, 4U},
	{instruction_t::link, 4U, 0U, {}, 0U, 0U, 0U, 4U},
	{instruction_t::link, 5U, 0U, {}, 0U, 0U, 0U, 4U},
	{instruction_t::link, 6U, 0U, {}, 0U, 0U, 0U, 4U},
	{instruction_t::link, 7U, 0U, {}, 0U, 0U, 0U, 4U},
	{instruction_t::nbcd, 0U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::nbcd, 0U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::nbcd, 0U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::nbcd, 0U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::nbcd, 0U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::nbcd, 0U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::nbcd, 0U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::nbcd, 0U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::nbcd, 0U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::nbcd, 0U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::nbcd, 0U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::nbcd, 0U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::nbcd, 0U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::nbcd, 0U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::nbcd, 0U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::nbcd, 0U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::nbcd, 0U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::nbcd, 0U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::nbcd, 0U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::nbcd, 0U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::nbcd, 0U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::nbcd, 0U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::nbcd, 0U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::nbcd, 0U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::nbcd, 0U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::nbcd, 0U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::nbcd, 0U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::nbcd, 0U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::nbcd, 0U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::nbcd, 0U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::nbcd, 0U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::nbcd, 0U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::nbcd, 0U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::nbcd, 0U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::nbcd, 0U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::nbcd, 0U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::nbcd, 0U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::nbcd, 0U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::nbcd, 0U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::nbcd, 0U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::nbcd, 0U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::nbcd, 0U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::swap, 0U},
	{instruction_t::swap, 1U},
	{instruction_t::swap, 2U},
	{instruction_t::swap, 3U},
	{instruction_t::swap, 4U},
	{instruction_t::swap, 5U},
	{instruction_t::swap, 6U},
	{instruction_t::swap, 7U},
	{instruction_t::bkpt, 0U},
	{instruction_t::bkpt, 1U},
	{instruction_t::bkpt, 2U},
	{instruction_t::bkpt, 3U},
	{instruction_t::bkpt, 4U},
	{instruction_t::bkpt, 5U},
	{instruction_t::bkpt, 6U},
	{instruction_t::bkpt, 7U},
	{instruction_t::pea, 0U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::pea, 0U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::pea, 0U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::pea, 0U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::pea, 0U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::pea, 0U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::pea, 0U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::pea, 0U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::pea, 0U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::pea, 0U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::pea, 0U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::pea, 0U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::pea, 0U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::pea, 0U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::pea, 0U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::pea, 0U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::pea, 0U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::pea, 0U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::pea, 0U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::pea, 0U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::pea, 0U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::pea, 0U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::pea, 0U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::pea, 0U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::pea, 0U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::pea, 0U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::pea, 0U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::pea, 0U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::ext, 0U, 0U, {}, 1U},
	{instruction_t::ext, 1U, 0U, {}, 1U},
	{instruction_t::ext, 2U, 0U, {}, 1U},
	{instruction_t::ext, 3U, 0U, {}, 1U},
	{instruction_t::ext, 4U, 0U, {}, 1U},
	{instruction_t::ext, 5U, 0U, {}, 1U},
	{instruction_t::ext, 6U, 0U, {}, 1U},
	{instruction_t::ext, 7U, 0U, {}, 1U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::movem, 0U, 0U, {}, 2U, 0U, 2U, 2U},
	{instruction_t::movem, 0U, 1U, {}, 2U, 0U, 2U, 2U},
	{instruction_t::movem, 0U, 2U, {}, 2U, 0U, 2U, 2U},
	{instruction_t::movem, 0U, 3U, {}, 2U, 0U, 2U, 2U},
	{instruction_t::movem, 0U, 4U, {}, 2U, 0U, 2U, 2U},
	{instruction_t::movem, 0U, 5U, {}, 2U, 0U, 2U, 2U},
	{instruction_t::movem, 0U, 6U, {}, 2U, 0U, 2U, 2U},
	{instruction_t::movem, 0U, 7U, {}, 2U, 0U, 2U, 2U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::movem, 0U, 0U, {}, 2U, 0U, 4U, 2U},
	{instruction_t::movem, 0U, 1U, {}, 2U, 0U, 4U, 2U},
	{instruction_t::movem, 0U, 2U, {}, 2U, 0U, 4U, 2U},
	{instruction_t::movem, 0U, 3U, {}, 2U, 0U, 4U, 2U},
	{instruction_t::movem, 0U, 4U, {}, 2U, 0U, 4U, 2U},
	{instruction_t::movem, 0U, 5U, {}, 2U, 0U, 4U, 2U},
	{instruction_t::movem, 0U, 6U, {}, 2U, 0U, 4U, 2U},
	{instruction_t::movem, 0U, 7U, {}, 2U, 0U, 4U, 2U},
	{instruction_t::movem, 0U, 0U, {}, 2U, 0U, 5U, 2U},
	{instruction_t::movem, 0U, 1U, {}, 2U, 0U, 5U, 2U},
	{instruction_t::movem, 0U, 2U, {}, 2U, 0U, 5U, 2U},
	{instruction_t::movem, 0U, 3U, {}, 2U, 0U, 5U, 2U},
	{instruction_t::movem, 0U, 4U, {}, 2U, 0U, 5U, 2U},
	{instruction_t::movem, 0U, 5U, {}, 2U, 0U, 5U, 2U},
	{instruction_t::movem, 0U, 6U, {}, 2U, 0U, 5U, 2U},
	{instruction_t::movem, 0U, 7U, {}, 2U, 0U, 5U, 2U},
	{instruction_t::movem, 0U, 0U, {}, 2U, 0U, 6U, 2U},
	{instruction_t::movem, 0U, 1U, {}, 2U, 0U, 6U, 2U},
	{instruction_t::movem, 0U, 2U, {}, 2U, 0U, 6U, 2U},
	{instruction_t::movem, 0U, 3U, {}, 2U, 0U, 6U, 2U},
	{instruction_t::movem, 0U, 4U, {}, 2U, 0U, 6U, 2U},
	{instruction_t::movem, 0U, 5U, {}, 2U, 0U, 6U, 2U},
	{instruction_t::movem, 0U, 6U, {}, 2U, 0U, 6U, 2U},
	{instruction_t::movem, 0U, 7U, {}, 2U, 0U, 6U, 2U},
	{instruction_t::movem, 0U, 0U, {}, 2U, 0U, 7U, 2U},
	{instruction_t::movem, 0U, 1U, {}, 2U, 0U, 7U, 2U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::ext, 0U, 0U, {}, 2U},
	{instruction_t::ext, 1U, 0U, {}, 2U},
	{instruction_t::ext, 2U, 0U, {}, 2U},
	{instruction_t::ext, 3U, 0U, {}, 2U},
	{instruction_t::ext, 4U, 0U, {}, 2U},
	{instruction_t::ext, 5U, 0U, {}, 2U},
	{instruction_t::ext, 6U, 0U, {}, 2U},
	{instruction_t::ext, 7U, 0U, {}, 2U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::movem, 0U, 0U, {}, 4U, 0U, 2U, 2U},
	{instruction_t::movem, 0U, 1U, {}, 4U, 0U, 2U, 2U},
	{instruction_t::movem, 0U, 2U, {}, 4U, 0U, 2U, 2U},
	{instruction_t::movem, 0U, 3U, {}, 4U, 0U, 2U, 2U},
	{instruction_t::movem, 0U, 4U, {}, 4U, 0U, 2U, 2U},
	{instruction_t::movem, 0U, 5U, {}, 4U, 0U, 2U, 2U},
	{instruction_t::movem, 0U, 6U, {}, 4U, 0U, 2U, 2U},
	{instruction_t::movem, 0U, 7U, {}, 4U, 0U, 2U, 2U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::movem, 0U, 0U, {}, 4U, 0U, 4U, 2U},
	{instruction_t::movem, 0U, 1U, {}, 4U, 0U, 4U, 2U},
	{instruction_t::movem, 0U, 2U, {}, 4U, 0U, 4U, 2U},
	{instruction_t::movem, 0U, 3U, {}, 4U, 0U, 4U, 2U},
	{instruction_t::movem, 0U, 4U, {}, 4U, 0U, 4U, 2U},
	{instruction_t::movem, 0U, 5U, {}, 4U, 0U, 4U, 2U},
	{instruction_t::movem, 0U, 6U, {}, 4U, 0U, 4U, 2U},
	{instruction_t::movem, 0U, 7U, {}, 4U, 0U, 4U, 2U},
	{instruction_t::movem, 0U, 0U, {}, 4U, 0U, 5U, 2U},
	{instruction_t::movem, 0U, 1U, {}, 4U, 0U, 5U, 2U},
	{instruction_t::movem, 0U, 2U, {}, 4U, 0U, 5U, 2U},
	{instruction_t::movem, 0U, 3U, {}, 4U, 0U, 5U, 2U},
	{instruction_t::movem, 0U, 4U, {}, 4U, 0U, 5U, 2U},
	{instruction_t::movem, 0U, 5U, {}, 4U, 0U, 5U, 2U},
	{instruction_t::movem, 0U, 6U, {}, 4U, 0U, 5U, 2U},
	{instruction_t::movem, 0U, 7U, {}, 4U, 0U, 5U, 2U},
	{instruction_t::movem, 0U, 0U, {}, 4U, 0U, 6U, 2U},
	{instruction_t::movem, 0U, 1U, {}, 4U, 0U, 6U, 2U},
	{instruction_t::movem, 0U, 2U, {}, 4U, 0U, 6U, 2U},
	{instruction_t::movem, 0U, 3U, {}, 4U, 0U, 6U, 2U},
	{instruction_t::movem, 0U, 4U, {}, 4U, 0U, 6U, 2U},
	{instruction_t::movem, 0U, 5U, {}, 4U, 0U, 6U, 2U},
	{instruction_t::movem, 0U, 6U, {}, 4U, 0U, 6U, 2U},
	{instruction_t::movem, 0U, 7U, {}, 4U, 0U, 6U, 2U},
	{instruction_t::movem, 0U, 0U, {}, 4U, 0U, 7U, 2U},
	{instruction_t::movem, 0U, 1U, {}, 4U, 0U, 7U, 2U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::chk, 4U, 0U, {}, 4U, 0U, 0U},
	{instruction_t::chk, 4U, 1U, {}, 4U, 0U, 0U},
	{instruction_t::chk, 4U, 2U, {}, 4U, 0U, 0U},
	{instruction_t::chk, 4U, 3U, {}, 4U, 0U, 0U},
	{instruction_t::chk, 4U, 4U, {}, 4U, 0U, 0U},
	{instruction_t::chk, 4U, 5U, {}, 4U, 0U, 0U},
	{instruction_t::chk, 4U, 6U, {}, 4U, 0U, 0U},
	{instruction_t::chk, 4U, 7U, {}, 4U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::chk, 4U, 0U, {}, 4U, 0U, 2U},
	{instruction_t::chk, 4U, 1U, {}, 4U, 0U, 2U},
	{instruction_t::chk, 4U, 2U, {}, 4U, 0U, 2U},
	{instruction_t::chk, 4U, 3U, {}, 4U, 0U, 2U},
	{instruction_t::chk, 4U, 4U, {}, 4U, 0U, 2U},
	{instruction_t::chk, 4U, 5U, {}, 4U, 0U, 2U},
	{instruction_t::chk, 4U, 6U, {}, 4U, 0U, 2U},
	{instruction_t::chk, 4U, 7U, {}, 4U, 0U, 2U},
	{instruction_t::chk, 4U, 0U, {}, 4U, 0U, 3U},
	{instruction_t::chk, 4U, 1U, {}, 4U, 0U, 3U},
	{instruction_t::chk, 4U, 2U, {}, 4U, 0U, 3U},
	{instruction_t::chk, 4U, 3U, {}, 4U, 0U, 3U},
	{instruction_t::chk, 4U, 4U, {}, 4U, 0U, 3U},
	{instruction_t::chk, 4U, 5U, {}, 4U, 0U, 3U},
	{instruction_t::chk, 4U, 6U, {}, 4U, 0U, 3U},
	{instruction_t::chk, 4U, 7U, {}, 4U, 0U, 3U},
	{instruction_t::chk, 4U, 0U, {}, 4U, 0U, 4U},
	{instruction_t::chk, 4U, 1U, {}, 4U, 0U, 4U},
	{instruction_t::chk, 4U, 2U, {}, 4U, 0U, 4U},
	{instruction_t::chk, 4U, 3U, {}, 4U, 0U, 4U},
	{instruction_t::chk, 4U, 4U, {}, 4U, 0U, 4U},
	{instruction_t::chk, 4U, 5U, {}, 4U, 0U, 4U},
	{instruction_t::chk, 4U, 6U, {}, 4U, 0U, 4U},
	{instruction_t::chk, 4U, 7U, {}, 4U, 0U, 4U},
	{instruction_t::chk, 4U, 0U, {}, 4U, 0U, 5U},
	{instruction_t::chk, 4U, 1U, {}, 4U, 0U, 5U},
	{instruction_t::chk, 4U, 2U, {}, 4U, 0U, 5U},
	{instruction_t::chk, 4U, 3U, {}, 4U, 0U, 5U},
	{instruction_t::chk, 4U, 4U, {}, 4U, 0U, 5U},
	{instruction_t::chk, 4U, 5U, {}, 4U, 0U, 5U},
	{instruction_t::chk, 4U, 6U, {}, 4U, 0U, 5U},
	{instruction_t::chk, 4U, 7U, {}, 4U, 0U, 5U},
	{instruction_t::chk, 4U, 0U, {}, 4U, 0U, 6U},
	{instruction_t::chk, 4U, 1U, {}, 4U, 0U, 6U},
	{instruction_t::chk, 4U, 2U, {}, 4U, 0U, 6U},
	{instruction_t::chk, 4U, 3U, {}, 4U, 0U, 6U},
	{instruction_t::chk, 4U, 4U, {}, 4U, 0U, 6U},
	{instruction_t::chk, 4U, 5U, {}, 4U, 0U, 6U},
	{instruction_t::chk, 4U, 6U, {}, 4U, 0U, 6U},
	{instruction_t::chk, 4U, 7U, {}, 4U, 0U, 6U},
	{instruction_t::chk, 4U, 0U, {}, 4U, 0U, 7U},
	{instruction_t::chk, 4U, 1U, {}, 4U, 0U, 7U},
	{instruction_t::chk, 4U, 2U, {}, 4U, 0U, 7U},
	{instruction_t::chk, 4U, 3U, {}, 4U, 0U, 7U},
	{instruction_t::chk, 4U, 4U, {}, 4U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::chk, 4U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::chk, 4U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::chk, 4U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::chk, 4U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::chk, 4U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::chk, 4U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::chk, 4U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::chk, 4U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::chk, 4U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::chk, 4U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::chk, 4U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::chk, 4U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::chk, 4U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::chk, 4U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::chk, 4U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::chk, 4U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::chk, 4U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::chk, 4U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::chk, 4U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::chk, 4U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::chk, 4U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::chk, 4U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::chk, 4U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::chk, 4U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::chk, 4U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::chk, 4U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::chk, 4U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::chk, 4U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::chk, 4U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::chk, 4U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::chk, 4U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::chk, 4U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::chk, 4U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::chk, 4U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::chk, 4U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::chk, 4U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::chk, 4U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::chk, 4U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::chk, 4U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::chk, 4U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::chk, 4U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::chk, 4U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::chk, 4U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::chk, 4U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::chk, 4U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::chk, 4U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::chk, 4U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::chk, 4U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::chk, 4U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::chk, 4U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::chk, 4U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::chk, 4U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::chk, 4U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::extb, 0U},
	{instruction_t::extb, 1U},
	{instruction_t::extb, 2U},
	{instruction_t::extb, 3U},
	{instruction_t::extb, 4U},
	{instruction_t::extb, 5U},
	{instruction_t::extb, 6U},
	{instruction_t::extb, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::lea, 4U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::lea, 4U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::lea, 4U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::lea, 4U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::lea, 4U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::lea, 4U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::lea, 4U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::lea, 4U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::lea, 4U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::lea, 4U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::lea, 4U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::lea, 4U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::lea, 4U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::lea, 4U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::lea, 4U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::lea, 4U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::lea, 4U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::lea, 4U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::lea, 4U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::lea, 4U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::lea, 4U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::lea, 4U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::lea, 4U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::lea, 4U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::lea, 4U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::lea, 4U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::lea, 4U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::lea, 4U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::tst, 0U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::tst, 0U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::tst, 0U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::tst, 0U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::tst, 0U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::tst, 0U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::tst, 0U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::tst, 0U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::tst, 0U, 0U, {}, 0U, 0U, 1U},
	{instruction_t::tst, 0U, 1U, {}, 0U, 0U, 1U},
	{instruction_t::tst, 0U, 2U, {}, 0U, 0U, 1U},
	{instruction_t::tst, 0U, 3U, {}, 0U, 0U, 1U},
	{instruction_t::tst, 0U, 4U, {}, 0U, 0U, 1U},
	{instruction_t::tst, 0U, 5U, {}, 0U, 0U, 1U},
	{instruction_t::tst, 0U, 6U, {}, 0U, 0U, 1U},
	{instruction_t::tst, 0U, 7U, {}, 0U, 0U, 1U},
	{instruction_t::tst, 0U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::tst, 0U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::tst, 0U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::tst, 0U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::tst, 0U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::tst, 0U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::tst, 0U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::tst, 0U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::tst, 0U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::tst, 0U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::tst, 0U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::tst, 0U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::tst, 0U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::tst, 0U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::tst, 0U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::tst, 0U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::tst, 0U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::tst, 0U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::tst, 0U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::tst, 0U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::tst, 0U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::tst, 0U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::tst, 0U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::tst, 0U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::tst, 0U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::tst, 0U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::tst, 0U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::tst, 0U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::tst, 0U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::tst, 0U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::tst, 0U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::tst, 0U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::tst, 0U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::tst, 0U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::tst, 0U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::tst, 0U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::tst, 0U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::tst, 0U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::tst, 0U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::tst, 0U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::tst, 0U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::tst, 0U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::tst, 0U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::tst, 0U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::tst, 0U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::tst, 0U, 0U, {}, 1U, 0U, 0U},
	{instruction_t::tst, 0U, 1U, {}, 1U, 0U, 0U},
	{instruction_t::tst, 0U, 2U, {}, 1U, 0U, 0U},
	{instruction_t::tst, 0U, 3U, {}, 1U, 0U, 0U},
	{instruction_t::tst, 0U, 4U, {}, 1U, 0U, 0U},
	{instruction_t::tst, 0U, 5U, {}, 1U, 0U, 0U},
	{instruction_t::tst, 0U, 6U, {}, 1U, 0U, 0U},
	{instruction_t::tst, 0U, 7U, {}, 1U, 0U, 0U},
	{instruction_t::tst, 0U, 0U, {}, 1U, 0U, 1U},
	{instruction_t::tst, 0U, 1U, {}, 1U, 0U, 1U},
	{instruction_t::tst, 0U, 2U, {}, 1U, 0U, 1U},
	{instruction_t::tst, 0U, 3U, {}, 1U, 0U, 1U},
	{instruction_t::tst, 0U, 4U, {}, 1U, 0U, 1U},
	{instruction_t::tst, 0U, 5U, {}, 1U, 0U, 1U},
	{instruction_t::tst, 0U, 6U, {}, 1U, 0U, 1U},
	{instruction_t::tst, 0U, 7U, {}, 1U, 0U, 1U},
	{instruction_t::tst, 0U, 0U, {}, 1U, 0U, 2U},
	{instruction_t::tst, 0U, 1U, {}, 1U, 0U, 2U},
	{instruction_t::tst, 0U, 2U, {}, 1U, 0U, 2U},
	{instruction_t::tst, 0U, 3U, {}, 1U, 0U, 2U},
	{instruction_t::tst, 0U, 4U, {}, 1U, 0U, 2U},
	{instruction_t::tst, 0U, 5U, {}, 1U, 0U, 2U},
	{instruction_t::tst, 0U, 6U, {}, 1U, 0U, 2U},
	{instruction_t::tst, 0U, 7U, {}, 1U, 0U, 2U},
	{instruction_t::tst, 0U, 0U, {}, 1U, 0U, 3U},
	{instruction_t::tst, 0U, 1U, {}, 1U, 0U, 3U},
	{instruction_t::tst, 0U, 2U, {}, 1U, 0U, 3U},
	{instruction_t::tst, 0U, 3U, {}, 1U, 0U, 3U},
	{instruction_t::tst, 0U, 4U, {}, 1U, 0U, 3U},
	{instruction_t::tst, 0U, 5U, {}, 1U, 0U, 3U},
	{instruction_t::tst, 0U, 6U, {}, 1U, 0U, 3U},
	{instruction_t::tst, 0U, 7U, {}, 1U, 0U, 3U},
	{instruction_t::tst, 0U, 0U, {}, 1U, 0U, 4U},
	{instruction_t::tst, 0U, 1U, {}, 1U, 0U, 4U},
	{instruction_t::tst, 0U, 2U, {}, 1U, 0U, 4U},
	{instruction_t::tst, 0U, 3U, {}, 1U, 0U, 4U},
	{instruction_t::tst, 0U, 4U, {}, 1U, 0U, 4U},
	{instruction_t::tst, 0U, 5U, {}, 1U, 0U, 4U},
	{instruction_t::tst, 0U, 6U, {}, 1U, 0U, 4U},
	{instruction_t::tst, 0U, 7U, {}, 1U, 0U, 4U},
	{instruction_t::tst, 0U, 0U, {}, 1U, 0U, 5U},
	{instruction_t::tst, 0U, 1U, {}, 1U, 0U, 5U},
	{instruction_t::tst, 0U, 2U, {}, 1U, 0U, 5U},
	{instruction_t::tst, 0U, 3U, {}, 1U, 0U, 5U},
	{instruction_t::tst, 0U, 4U, {}, 1U, 0U, 5U},
	{instruction_t::tst, 0U, 5U, {}, 1U, 0U, 5U},
	{instruction_t::tst, 0U, 6U, {}, 1U, 0U, 5U},
	{instruction_t::tst, 0U, 7U, {}, 1U, 0U, 5U},
	{instruction_t::tst, 0U, 0U, {}, 1U, 0U, 6U},
	{instruction_t::tst, 0U, 1U, {}, 1U, 0U, 6U},
	{instruction_t::tst, 0U, 2U, {}, 1U, 0U, 6U},
	{instruction_t::tst, 0U, 3U, {}, 1U, 0U, 6U},
	{instruction_t::tst, 0U, 4U, {}, 1U, 0U, 6U},
	{instruction_t::tst, 0U, 5U, {}, 1U, 0U, 6U},
	{instruction_t::tst, 0U, 6U, {}, 1U, 0U, 6U},
	{instruction_t::tst, 0U, 7U, {}, 1U, 0U, 6U},
	{instruction_t::tst, 0U, 0U, {}, 1U, 0U, 7U},
	{instruction_t::tst, 0U, 1U, {}, 1U, 0U, 7U},
	{instruction_t::tst, 0U, 2U, {}, 1U, 0U, 7U},
	{instruction_t::tst, 0U, 3U, {}, 1U, 0U, 7U},
	{instruction_t::tst, 0U, 4U, {}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::tst, 0U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::tst, 0U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::tst, 0U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::tst, 0U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::tst, 0U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::tst, 0U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::tst, 0U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::tst, 0U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::tst, 0U, 0U, {}, 2U, 0U, 1U},
	{instruction_t::tst, 0U, 1U, {}, 2U, 0U, 1U},
	{instruction_t::tst, 0U, 2U, {}, 2U, 0U, 1U},
	{instruction_t::tst, 0U, 3U, {}, 2U, 0U, 1U},
	{instruction_t::tst, 0U, 4U, {}, 2U, 0U, 1U},
	{instruction_t::tst, 0U, 5U, {}, 2U, 0U, 1U},
	{instruction_t::tst, 0U, 6U, {}, 2U, 0U, 1U},
	{instruction_t::tst, 0U, 7U, {}, 2U, 0U, 1U},
	{instruction_t::tst, 0U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::tst, 0U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::tst, 0U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::tst, 0U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::tst, 0U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::tst, 0U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::tst, 0U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::tst, 0U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::tst, 0U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::tst, 0U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::tst, 0U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::tst, 0U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::tst, 0U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::tst, 0U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::tst, 0U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::tst, 0U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::tst, 0U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::tst, 0U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::tst, 0U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::tst, 0U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::tst, 0U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::tst, 0U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::tst, 0U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::tst, 0U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::tst, 0U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::tst, 0U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::tst, 0U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::tst, 0U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::tst, 0U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::tst, 0U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::tst, 0U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::tst, 0U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::tst, 0U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::tst, 0U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::tst, 0U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::tst, 0U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::tst, 0U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::tst, 0U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::tst, 0U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::tst, 0U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::tst, 0U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::tst, 0U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::tst, 0U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::tst, 0U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::tst, 0U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::tas, 0U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::tas, 0U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::tas, 0U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::tas, 0U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::tas, 0U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::tas, 0U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::tas, 0U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::tas, 0U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::tas, 0U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::tas, 0U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::tas, 0U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::tas, 0U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::tas, 0U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::tas, 0U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::tas, 0U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::tas, 0U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::tas, 0U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::tas, 0U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::tas, 0U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::tas, 0U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::tas, 0U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::tas, 0U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::tas, 0U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::tas, 0U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::tas, 0U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::tas, 0U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::tas, 0U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::tas, 0U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::tas, 0U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::tas, 0U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::tas, 0U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::tas, 0U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::tas, 0U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::tas, 0U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::tas, 0U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::tas, 0U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::tas, 0U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::tas, 0U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::tas, 0U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::tas, 0U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::tas, 0U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::tas, 0U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::tas, 0U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::tas, 0U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::tas, 0U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::tas, 0U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::tas, 0U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::tas, 0U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::tas, 0U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::tas, 0U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::chk, 5U, 0U, {}, 4U, 0U, 0U},
	{instruction_t::chk, 5U, 1U, {}, 4U, 0U, 0U},
	{instruction_t::chk, 5U, 2U, {}, 4U, 0U, 0U},
	{instruction_t::chk, 5U, 3U, {}, 4U, 0U, 0U},
	{instruction_t::chk, 5U, 4U, {}, 4U, 0U, 0U},
	{instruction_t::chk, 5U, 5U, {}, 4U, 0U, 0U},
	{instruction_t::chk, 5U, 6U, {}, 4U, 0U, 0U},
	{instruction_t::chk, 5U, 7U, {}, 4U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::chk, 5U, 0U, {}, 4U, 0U, 2U},
	{instruction_t::chk, 5U, 1U, {}, 4U, 0U, 2U},
	{instruction_t::chk, 5U, 2U, {}, 4U, 0U, 2U},
	{instruction_t::chk, 5U, 3U, {}, 4U, 0U, 2U},
	{instruction_t::chk, 5U, 4U, {}, 4U, 0U, 2U},
	{instruction_t::chk, 5U, 5U, {}, 4U, 0U, 2U},
	{instruction_t::chk, 5U, 6U, {}, 4U, 0U, 2U},
	{instruction_t::chk, 5U, 7U, {}, 4U, 0U, 2U},
	{instruction_t::chk, 5U, 0U, {}, 4U, 0U, 3U},
	{instruction_t::chk, 5U, 1U, {}, 4U, 0U, 3U},
	{instruction_t::chk, 5U, 2U, {}, 4U, 0U, 3U},
	{instruction_t::chk, 5U, 3U, {}, 4U, 0U, 3U},
	{instruction_t::chk, 5U, 4U, {}, 4U, 0U, 3U},
	{instruction_t::chk, 5U, 5U, {}, 4U, 0U, 3U},
	{instruction_t::chk, 5U, 6U, {}, 4U, 0U, 3U},
	{instruction_t::chk, 5U, 7U, {}, 4U, 0U, 3U},
	{instruction_t::chk, 5U, 0U, {}, 4U, 0U, 4U},
	{instruction_t::chk, 5U, 1U, {}, 4U, 0U, 4U},
	{instruction_t::chk, 5U, 2U, {}, 4U, 0U, 4U},
	{instruction_t::chk, 5U, 3U, {}, 4U, 0U, 4U},
	{instruction_t::chk, 5U, 4U, {}, 4U, 0U, 4U},
	{instruction_t::chk, 5U, 5U, {}, 4U, 0U, 4U},
	{instruction_t::chk, 5U, 6U, {}, 4U, 0U, 4U},
	{instruction_t::chk, 5U, 7U, {}, 4U, 0U, 4U},
	{instruction_t::chk, 5U, 0U, {}, 4U, 0U, 5U},
	{instruction_t::chk, 5U, 1U, {}, 4U, 0U, 5U},
	{instruction_t::chk, 5U, 2U, {}, 4U, 0U, 5U},
	{instruction_t::chk, 5U, 3U, {}, 4U, 0U, 5U},
	{instruction_t::chk, 5U, 4U, {}, 4U, 0U, 5U},
	{instruction_t::chk, 5U, 5U, {}, 4U, 0U, 5U},
	{instruction_t::chk, 5U, 6U, {}, 4U, 0U, 5U},
	{instruction_t::chk, 5U, 7U, {}, 4U, 0U, 5U},
	{instruction_t::chk, 5U, 0U, {}, 4U, 0U, 6U},
	{instruction_t::chk, 5U, 1U, {}, 4U, 0U, 6U},
	{instruction_t::chk, 5U, 2U, {}, 4U, 0U, 6U},
	{instruction_t::chk, 5U, 3U, {}, 4U, 0U, 6U},
	{instruction_t::chk, 5U, 4U, {}, 4U, 0U, 6U},
	{instruction_t::chk, 5U, 5U, {}, 4U, 0U, 6U},
	{instruction_t::chk, 5U, 6U, {}, 4U, 0U, 6U},
	{instruction_t::chk, 5U, 7U, {}, 4U, 0U, 6U},
	{instruction_t::chk, 5U, 0U, {}, 4U, 0U, 7U},
	{instruction_t::chk, 5U, 1U, {}, 4U, 0U, 7U},
	{instruction_t::chk, 5U, 2U, {}, 4U, 0U, 7U},
	{instruction_t::chk, 5U, 3U, {}, 4U, 0U, 7U},
	{instruction_t::chk, 5U, 4U, {}, 4U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::chk, 5U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::chk, 5U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::chk, 5U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::chk, 5U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::chk, 5U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::chk, 5U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::chk, 5U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::chk, 5U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::chk, 5U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::chk, 5U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::chk, 5U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::chk, 5U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::chk, 5U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::chk, 5U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::chk, 5U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::chk, 5U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::chk, 5U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::chk, 5U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::chk, 5U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::chk, 5U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::chk, 5U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::chk, 5U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::chk, 5U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::chk, 5U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::chk, 5U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::chk, 5U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::chk, 5U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::chk, 5U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::chk, 5U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::chk, 5U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::chk, 5U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::chk, 5U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::chk, 5U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::chk, 5U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::chk, 5U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::chk, 5U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::chk, 5U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::chk, 5U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::chk, 5U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::chk, 5U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::chk, 5U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::chk, 5U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::chk, 5U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::chk, 5U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::chk, 5U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::chk, 5U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::chk, 5U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::chk, 5U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::chk, 5U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::chk, 5U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::chk, 5U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::chk, 5U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::chk, 5U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::lea, 5U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::lea, 5U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::lea, 5U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::lea, 5U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::lea, 5U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::lea, 5U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::lea, 5U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::lea, 5U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::lea, 5U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::lea, 5U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::lea, 5U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::lea, 5U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::lea, 5U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::lea, 5U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::lea, 5U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::lea, 5U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::lea, 5U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::lea, 5U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::lea, 5U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::lea, 5U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::lea, 5U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::lea, 5U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::lea, 5U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::lea, 5U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::lea, 5U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::lea, 5U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::lea, 5U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::lea, 5U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::muls_mulu, 0U, 0U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::muls_mulu, 0U, 1U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::muls_mulu, 0U, 2U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::muls_mulu, 0U, 3U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::muls_mulu, 0U, 4U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::muls_mulu, 0U, 5U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::muls_mulu, 0U, 6U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::muls_mulu, 0U, 7U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::muls_mulu, 0U, 0U, {}, 0U, 0U, 2U, 2U},
	{instruction_t::muls_mulu, 0U, 1U, {}, 0U, 0U, 2U, 2U},
	{instruction_t::muls_mulu, 0U, 2U, {}, 0U, 0U, 2U, 2U},
	{instruction_t::muls_mulu, 0U, 3U, {}, 0U, 0U, 2U, 2U},
	{instruction_t::muls_mulu, 0U, 4U, {}, 0U, 0U, 2U, 2U},
	{instruction_t::muls_mulu, 0U, 5U, {}, 0U, 0U, 2U, 2U},
	{instruction_t::muls_mulu, 0U, 6U, {}, 0U, 0U, 2U, 2U},
	{instruction_t::muls_mulu, 0U, 7U, {}, 0U, 0U, 2U, 2U},
	{instruction_t::muls_mulu, 0U, 0U, {}, 0U, 0U, 3U, 2U},
	{instruction_t::muls_mulu, 0U, 1U, {}, 0U, 0U, 3U, 2U},
	{instruction_t::muls_mulu, 0U, 2U, {}, 0U, 0U, 3U, 2U},
	{instruction_t::muls_mulu, 0U, 3U, {}, 0U, 0U, 3U, 2U},
	{instruction_t::muls_mulu, 0U, 4U, {}, 0U, 0U, 3U, 2U},
	{instruction_t::muls_mulu, 0U, 5U, {}, 0U, 0U, 3U, 2U},
	{instruction_t::muls_mulu, 0U, 6U, {}, 0U, 0U, 3U, 2U},
	{instruction_t::muls_mulu, 0U, 7U, {}, 0U, 0U, 3U, 2U},
	{instruction_t::muls_mulu, 0U, 0U, {}, 0U, 0U, 4U, 2U},
	{instruction_t::muls_mulu, 0U, 1U, {}, 0U, 0U, 4U, 2U},
	{instruction_t::muls_mulu, 0U, 2U, {}, 0U, 0U, 4U, 2U},
	{instruction_t::muls_mulu, 0U, 3U, {}, 0U, 0U, 4U, 2U},
	{instruction_t::muls_mulu, 0U, 4U, {}, 0U, 0U, 4U, 2U},
	{instruction_t::muls_mulu, 0U, 5U, {}, 0U, 0U, 4U, 2U},
	{instruction_t::muls_mulu, 0U, 6U, {}, 0U, 0U, 4U, 2U},
	{instruction_t::muls_mulu, 0U, 7U, {}, 0U, 0U, 4U, 2U},
	{instruction_t::muls_mulu, 0U, 0U, {}, 0U, 0U, 5U, 2U},
	{instruction_t::muls_mulu, 0U, 1U, {}, 0U, 0U, 5U, 2U},
	{instruction_t::muls_mulu, 0U, 2U, {}, 0U, 0U, 5U, 2U},
	{instruction_t::muls_mulu, 0U, 3U, {}, 0U, 0U, 5U, 2U},
	{instruction_t::muls_mulu, 0U, 4U, {}, 0U, 0U, 5U, 2U},
	{instruction_t::muls_mulu, 0U, 5U, {}, 0U, 0U, 5U, 2U},
	{instruction_t::muls_mulu, 0U, 6U, {}, 0U, 0U, 5U, 2U},
	{instruction_t::muls_mulu, 0U, 7U, {}, 0U, 0U, 5U, 2U},
	{instruction_t::muls_mulu, 0U, 0U, {}, 0U, 0U, 6U, 2U},
	{instruction_t::muls_mulu, 0U, 1U, {}, 0U, 0U, 6U, 2U},
	{instruction_t::muls_mulu, 0U, 2U, {}, 0U, 0U, 6U, 2U},
	{instruction_t::muls_mulu, 0U, 3U, {}, 0U, 0U, 6U, 2U},
	{instruction_t::muls_mulu, 0U, 4U, {}, 0U, 0U, 6U, 2U},
	{instruction_t::muls_mulu, 0U, 5U, {}, 0U, 0U, 6U, 2U},
	{instruction_t::muls_mulu, 0U, 6U, {}, 0U, 0U, 6U, 2U},
	{instruction_t::muls_mulu, 0U, 7U, {}, 0U, 0U, 6U, 2U},
	{instruction_t::muls_mulu, 0U, 0U, {}, 0U, 0U, 7U, 2U},
	{instruction_t::muls_mulu, 0U, 1U, {}, 0U, 0U, 7U, 2U},
	{instruction_t::muls_mulu, 0U, 2U, {}, 0U, 0U, 7U, 2U},
	{instruction_t::muls_mulu, 0U, 3U, {}, 0U, 0U, 7U, 2U},
	{instruction_t::muls_mulu, 0U, 4U, {}, 0U, 0U, 7U, 2U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::divsl_divul, 0U, 0U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::divsl_divul, 0U, 1U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::divsl_divul, 0U, 2U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::divsl_divul, 0U, 3U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::divsl_divul, 0U, 4U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::divsl_divul, 0U, 5U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::divsl_divul, 0U, 6U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::divsl_divul, 0U, 7U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::divsl_divul, 0U, 0U, {}, 0U, 0U, 2U, 2U},
	{instruction_t::divsl_divul, 0U, 1U, {}, 0U, 0U, 2U, 2U},
	{instruction_t::divsl_divul, 0U, 2U, {}, 0U, 0U, 2U, 2U},
	{instruction_t::divsl_divul, 0U, 3U, {}, 0U, 0U, 2U, 2U},
	{instruction_t::divsl_divul, 0U, 4U, {}, 0U, 0U, 2U, 2U},
	{instruction_t::divsl_divul, 0U, 5U, {}, 0U, 0U, 2U, 2U},
	{instruction_t::divsl_divul, 0U, 6U, {}, 0U, 0U, 2U, 2U},
	{instruction_t::divsl_divul, 0U, 7U, {}, 0U, 0U, 2U, 2U},
	{instruction_t::divsl_divul, 0U, 0U, {}, 0U, 0U, 3U, 2U},
	{instruction_t::divsl_divul, 0U, 1U, {}, 0U, 0U, 3U, 2U},
	{instruction_t::divsl_divul, 0U, 2U, {}, 0U, 0U, 3U, 2U},
	{instruction_t::divsl_divul, 0U, 3U, {}, 0U, 0U, 3U, 2U},
	{instruction_t::divsl_divul, 0U, 4U, {}, 0U, 0U, 3U, 2U},
	{instruction_t::divsl_divul, 0U, 5U, {}, 0U, 0U, 3U, 2U},
	{instruction_t::divsl_divul, 0U, 6U, {}, 0U, 0U, 3U, 2U},
	{instruction_t::divsl_divul, 0U, 7U, {}, 0U, 0U, 3U, 2U},
	{instruction_t::divsl_divul, 0U, 0U, {}, 0U, 0U, 4U, 2U},
	{instruction_t::divsl_divul, 0U, 1U, {}, 0U, 0U, 4U, 2U},
	{instruction_t::divsl_divul, 0U, 2U, {}, 0U, 0U, 4U, 2U},
	{instruction_t::divsl_divul, 0U, 3U, {}, 0U, 0U, 4U, 2U},
	{instruction_t::divsl_divul, 0U, 4U, {}, 0U, 0U, 4U, 2U},
	{instruction_t::divsl_divul, 0U, 5U, {}, 0U, 0U, 4U, 2U},
	{instruction_t::divsl_divul, 0U, 6U, {}, 0U, 0U, 4U, 2U},
	{instruction_t::divsl_divul, 0U, 7U, {}, 0U, 0U, 4U, 2U},
	{instruction_t::divsl_divul, 0U, 0U, {}, 0U, 0U, 5U, 2U},
	{instruction_t::divsl_divul, 0U, 1U, {}, 0U, 0U, 5U, 2U},
	{instruction_t::divsl_divul, 0U, 2U, {}, 0U, 0U, 5U, 2U},
	{instruction_t::divsl_divul, 0U, 3U, {}, 0U, 0U, 5U, 2U},
	{instruction_t::divsl_divul, 0U, 4U, {}, 0U, 0U, 5U, 2U},
	{instruction_t::divsl_divul, 0U, 5U, {}, 0U, 0U, 5U, 2U},
	{instruction_t::divsl_divul, 0U, 6U, {}, 0U, 0U, 5U, 2U},
	{instruction_t::divsl_divul, 0U, 7U, {}, 0U, 0U, 5U, 2U},
	{instruction_t::divsl_divul, 0U, 0U, {}, 0U, 0U, 6U, 2U},
	{instruction_t::divsl_divul, 0U, 1U, {}, 0U, 0U, 6U, 2U},
	{instruction_t::divsl_divul, 0U, 2U, {}, 0U, 0U, 6U, 2U},
	{instruction_t::divsl_divul, 0U, 3U, {}, 0U, 0U, 6U, 2U},
	{instruction_t::divsl_divul, 0U, 4U, {}, 0U, 0U, 6U, 2U},
	{instruction_t::divsl_divul, 0U, 5U, {}, 0U, 0U, 6U, 2U},
	{instruction_t::divsl_divul, 0U, 6U, {}, 0U, 0U, 6U, 2U},
	{instruction_t::divsl_divul, 0U, 7U, {}, 0U, 0U, 6U, 2U},
	{instruction_t::divsl_divul, 0U, 0U, {}, 0U, 0U, 7U, 2U},
	{instruction_t::divsl_divul, 0U, 1U, {}, 0U, 0U, 7U, 2U},
	{instruction_t::divsl_divul, 0U, 2U, {}, 0U, 0U, 7U, 2U},
	{instruction_t::divsl_divul, 0U, 3U, {}, 0U, 0U, 7U, 2U},
	{instruction_t::divsl_divul, 0U, 4U, {}, 0U, 0U, 7U, 2U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::movem, 0U, 0U, {}, 2U, 1U, 2U, 2U},
	{instruction_t::movem, 0U, 1U, {}, 2U, 1U, 2U, 2U},
	{instruction_t::movem, 0U, 2U, {}, 2U, 1U, 2U, 2U},
	{instruction_t::movem, 0U, 3U, {}, 2U, 1U, 2U, 2U},
	{instruction_t::movem, 0U, 4U, {}, 2U, 1U, 2U, 2U},
	{instruction_t::movem, 0U, 5U, {}, 2U, 1U, 2U, 2U},
	{instruction_t::movem, 0U, 6U, {}, 2U, 1U, 2U, 2U},
	{instruction_t::movem, 0U, 7U, {}, 2U, 1U, 2U, 2U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::movem, 0U, 0U, {}, 2U, 1U, 4U, 2U},
	{instruction_t::movem, 0U, 1U, {}, 2U, 1U, 4U, 2U},
	{instruction_t::movem, 0U, 2U, {}, 2U, 1U, 4U, 2U},
	{instruction_t::movem, 0U, 3U, {}, 2U, 1U, 4U, 2U},
	{instruction_t::movem, 0U, 4U, {}, 2U, 1U, 4U, 2U},
	{instruction_t::movem, 0U, 5U, {}, 2U, 1U, 4U, 2U},
	{instruction_t::movem, 0U, 6U, {}, 2U, 1U, 4U, 2U},
	{instruction_t::movem, 0U, 7U, {}, 2U, 1U, 4U, 2U},
	{instruction_t::movem, 0U, 0U, {}, 2U, 1U, 5U, 2U},
	{instruction_t::movem, 0U, 1U, {}, 2U, 1U, 5U, 2U},
	{instruction_t::movem, 0U, 2U, {}, 2U, 1U, 5U, 2U},
	{instruction_t::movem, 0U, 3U, {}, 2U, 1U, 5U, 2U},
	{instruction_t::movem, 0U, 4U, {}, 2U, 1U, 5U, 2U},
	{instruction_t::movem, 0U, 5U, {}, 2U, 1U, 5U, 2U},
	{instruction_t::movem, 0U, 6U, {}, 2U, 1U, 5U, 2U},
	{instruction_t::movem, 0U, 7U, {}, 2U, 1U, 5U, 2U},
	{instruction_t::movem, 0U, 0U, {}, 2U, 1U, 6U, 2U},
	{instruction_t::movem, 0U, 1U, {}, 2U, 1U, 6U, 2U},
	{instruction_t::movem, 0U, 2U, {}, 2U, 1U, 6U, 2U},
	{instruction_t::movem, 0U, 3U, {}, 2U, 1U, 6U, 2U},
	{instruction_t::movem, 0U, 4U, {}, 2U, 1U, 6U, 2U},
	{instruction_t::movem, 0U, 5U, {}, 2U, 1U, 6U, 2U},
	{instruction_t::movem, 0U, 6U, {}, 2U, 1U, 6U, 2U},
	{instruction_t::movem, 0U, 7U, {}, 2U, 1U, 6U, 2U},
	{instruction_t::movem, 0U, 0U, {}, 2U, 1U, 7U, 2U},
	{instruction_t::movem, 0U, 1U, {}, 2U, 1U, 7U, 2U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::movem, 0U, 0U, {}, 4U, 1U, 2U, 2U},
	{instruction_t::movem, 0U, 1U, {}, 4U, 1U, 2U, 2U},
	{instruction_t::movem, 0U, 2U, {}, 4U, 1U, 2U, 2U},
	{instruction_t::movem, 0U, 3U, {}, 4U, 1U, 2U, 2U},
	{instruction_t::movem, 0U, 4U, {}, 4U, 1U, 2U, 2U},
	{instruction_t::movem, 0U, 5U, {}, 4U, 1U, 2U, 2U},
	{instruction_t::movem, 0U, 6U, {}, 4U, 1U, 2U, 2U},
	{instruction_t::movem, 0U, 7U, {}, 4U, 1U, 2U, 2U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::movem, 0U, 0U, {}, 4U, 1U, 4U, 2U},
	{instruction_t::movem, 0U, 1U, {}, 4U, 1U, 4U, 2U},
	{instruction_t::movem, 0U, 2U, {}, 4U, 1U, 4U, 2U},
	{instruction_t::movem, 0U, 3U, {}, 4U, 1U, 4U, 2U},
	{instruction_t::movem, 0U, 4U, {}, 4U, 1U, 4U, 2U},
	{instruction_t::movem, 0U, 5U, {}, 4U, 1U, 4U, 2U},
	{instruction_t::movem, 0U, 6U, {}, 4U, 1U, 4U, 2U},
	{instruction_t::movem, 0U, 7U, {}, 4U, 1U, 4U, 2U},
	{instruction_t::movem, 0U, 0U, {}, 4U, 1U, 5U, 2U},
	{instruction_t::movem, 0U, 1U, {}, 4U, 1U, 5U, 2U},
	{instruction_t::movem, 0U, 2U, {}, 4U, 1U, 5U, 2U},
	{instruction_t::movem, 0U, 3U, {}, 4U, 1U, 5U, 2U},
	{instruction_t::movem, 0U, 4U, {}, 4U, 1U, 5U, 2U},
	{instruction_t::movem, 0U, 5U, {}, 4U, 1U, 5U, 2U},
	{instruction_t::movem, 0U, 6U, {}, 4U, 1U, 5U, 2U},
	{instruction_t::movem, 0U, 7U, {}, 4U, 1U, 5U, 2U},
	{instruction_t::movem, 0U, 0U, {}, 4U, 1U, 6U, 2U},
	{instruction_t::movem, 0U, 1U, {}, 4U, 1U, 6U, 2U},
	{instruction_t::movem, 0U, 2U, {}, 4U, 1U, 6U, 2U},
	{instruction_t::movem, 0U, 3U, {}, 4U, 1U, 6U, 2U},
	{instruction_t::movem, 0U, 4U, {}, 4U, 1U, 6U, 2U},
	{instruction_t::movem, 0U, 5U, {}, 4U, 1U, 6U, 2U},
	{instruction_t::movem, 0U, 6U, {}, 4U, 1U, 6U, 2U},
	{instruction_t::movem, 0U, 7U, {}, 4U, 1U, 6U, 2U},
	{instruction_t::movem, 0U, 0U, {}, 4U, 1U, 7U, 2U},
	{instruction_t::movem, 0U, 1U, {}, 4U, 1U, 7U, 2U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::chk, 6U, 0U, {}, 4U, 0U, 0U},
	{instruction_t::chk, 6U, 1U, {}, 4U, 0U, 0U},
	{instruction_t::chk, 6U, 2U, {}, 4U, 0U, 0U},
	{instruction_t::chk, 6U, 3U, {}, 4U, 0U, 0U},
	{instruction_t::chk, 6U, 4U, {}, 4U, 0U, 0U},
	{instruction_t::chk, 6U, 5U, {}, 4U, 0U, 0U},
	{instruction_t::chk, 6U, 6U, {}, 4U, 0U, 0U},
	{instruction_t::chk, 6U, 7U, {}, 4U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::chk, 6U, 0U, {}, 4U, 0U, 2U},
	{instruction_t::chk, 6U, 1U, {}, 4U, 0U, 2U},
	{instruction_t::chk, 6U, 2U, {}, 4U, 0U, 2U},
	{instruction_t::chk, 6U, 3U, {}, 4U, 0U, 2U},
	{instruction_t::chk, 6U, 4U, {}, 4U, 0U, 2U},
	{instruction_t::chk, 6U, 5U, {}, 4U, 0U, 2U},
	{instruction_t::chk, 6U, 6U, {}, 4U, 0U, 2U},
	{instruction_t::chk, 6U, 7U, {}, 4U, 0U, 2U},
	{instruction_t::chk, 6U, 0U, {}, 4U, 0U, 3U},
	{instruction_t::chk, 6U, 1U, {}, 4U, 0U, 3U},
	{instruction_t::chk, 6U, 2U, {}, 4U, 0U, 3U},
	{instruction_t::chk, 6U, 3U, {}, 4U, 0U, 3U},
	{instruction_t::chk, 6U, 4U, {}, 4U, 0U, 3U},
	{instruction_t::chk, 6U, 5U, {}, 4U, 0U, 3U},
	{instruction_t::chk, 6U, 6U, {}, 4U, 0U, 3U},
	{instruction_t::chk, 6U, 7U, {}, 4U, 0U, 3U},
	{instruction_t::chk, 6U, 0U, {}, 4U, 0U, 4U},
	{instruction_t::chk, 6U, 1U, {}, 4U, 0U, 4U},
	{instruction_t::chk, 6U, 2U, {}, 4U, 0U, 4U},
	{instruction_t::chk, 6U, 3U, {}, 4U, 0U, 4U},
	{instruction_t::chk, 6U, 4U, {}, 4U, 0U, 4U},
	{instruction_t::chk, 6U, 5U, {}, 4U, 0U, 4U},
	{instruction_t::chk, 6U, 6U, {}, 4U, 0U, 4U},
	{instruction_t::chk, 6U, 7U, {}, 4U, 0U, 4U},
	{instruction_t::chk, 6U, 0U, {}, 4U, 0U, 5U},
	{instruction_t::chk, 6U, 1U, {}, 4U, 0U, 5U},
	{instruction_t::chk, 6U, 2U, {}, 4U, 0U, 5U},
	{instruction_t::chk, 6U, 3U, {}, 4U, 0U, 5U},
	{instruction_t::chk, 6U, 4U, {}, 4U, 0U, 5U},
	{instruction_t::chk, 6U, 5U, {}, 4U, 0U, 5U},
	{instruction_t::chk, 6U, 6U, {}, 4U, 0U, 5U},
	{instruction_t::chk, 6U, 7U, {}, 4U, 0U, 5U},
	{instruction_t::chk, 6U, 0U, {}, 4U, 0U, 6U},
	{instruction_t::chk, 6U, 1U, {}, 4U, 0U, 6U},
	{instruction_t::chk, 6U, 2U, {}, 4U, 0U, 6U},
	{instruction_t::chk, 6U, 3U, {}, 4U, 0U, 6U},
	{instruction_t::chk, 6U, 4U, {}, 4U, 0U, 6U},
	{instruction_t::chk, 6U, 5U, {}, 4U, 0U, 6U},
	{instruction_t::chk, 6U, 6U, {}, 4U, 0U, 6U},
	{instruction_t::chk, 6U, 7U, {}, 4U, 0U, 6U},
	{instruction_t::chk, 6U, 0U, {}, 4U, 0U, 7U},
	{instruction_t::chk, 6U, 1U, {}, 4U, 0U, 7U},
	{instruction_t::chk, 6U, 2U, {}, 4U, 0U, 7U},
	{instruction_t::chk, 6U, 3U, {}, 4U, 0U, 7U},
	{instruction_t::chk, 6U, 4U, {}, 4U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::chk, 6U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::chk, 6U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::chk, 6U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::chk, 6U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::chk, 6U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::chk, 6U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::chk, 6U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::chk, 6U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::chk, 6U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::chk, 6U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::chk, 6U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::chk, 6U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::chk, 6U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::chk, 6U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::chk, 6U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::chk, 6U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::chk, 6U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::chk, 6U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::chk, 6U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::chk, 6U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::chk, 6U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::chk, 6U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::chk, 6U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::chk, 6U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::chk, 6U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::chk, 6U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::chk, 6U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::chk, 6U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::chk, 6U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::chk, 6U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::chk, 6U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::chk, 6U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::chk, 6U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::chk, 6U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::chk, 6U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::chk, 6U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::chk, 6U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::chk, 6U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::chk, 6U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::chk, 6U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::chk, 6U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::chk, 6U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::chk, 6U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::chk, 6U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::chk, 6U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::chk, 6U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::chk, 6U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::chk, 6U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::chk, 6U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::chk, 6U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::chk, 6U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::chk, 6U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::chk, 6U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::lea, 6U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::lea, 6U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::lea, 6U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::lea, 6U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::lea, 6U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::lea, 6U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::lea, 6U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::lea, 6U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::lea, 6U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::lea, 6U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::lea, 6U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::lea, 6U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::lea, 6U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::lea, 6U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::lea, 6U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::lea, 6U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::lea, 6U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::lea, 6U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::lea, 6U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::lea, 6U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::lea, 6U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::lea, 6U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::lea, 6U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::lea, 6U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::lea, 6U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::lea, 6U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::lea, 6U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::lea, 6U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::trap, 0x0U},
	{instruction_t::trap, 0x1U},
	{instruction_t::trap, 0x2U},
	{instruction_t::trap, 0x3U},
	{instruction_t::trap, 0x4U},
	{instruction_t::trap, 0x5U},
	{instruction_t::trap, 0x6U},
	{instruction_t::trap, 0x7U},
	{instruction_t::trap, 0x8U},
	{instruction_t::trap, 0x9U},
	{instruction_t::trap, 0xaU},
	{instruction_t::trap, 0xbU},
	{instruction_t::trap, 0xcU},
	{instruction_t::trap, 0xdU},
	{instruction_t::trap, 0xeU},
	{instruction_t::trap, 0xfU},
	{instruction_t::link, 0U, 0U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::link, 1U, 0U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::link, 2U, 0U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::link, 3U, 0U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::link, 4U, 0U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::link, 5U, 0U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::link, 6U, 0U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::link, 7U, 0U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::unlk, 0U},
	{instruction_t::unlk, 1U},
	{instruction_t::unlk, 2U},
	{instruction_t::unlk, 3U},
	{instruction_t::unlk, 4U},
	{instruction_t::unlk, 5U},
	{instruction_t::unlk, 6U},
	{instruction_t::unlk, 7U},
	{instruction_t::move, 0U, 10U},
	{instruction_t::move, 1U, 10U},
	{instruction_t::move, 2U, 10U},
	{instruction_t::move, 3U, 10U},
	{instruction_t::move, 4U, 10U},
	{instruction_t::move, 5U, 10U},
	{instruction_t::move, 6U, 10U},
	{instruction_t::move, 7U, 10U},
	{instruction_t::move, 10U, 0U},
	{instruction_t::move, 10U, 1U},
	{instruction_t::move, 10U, 2U},
	{instruction_t::move, 10U, 3U},
	{instruction_t::move, 10U, 4U},
	{instruction_t::move, 10U, 5U},
	{instruction_t::move, 10U, 6U},
	{instruction_t::move, 10U, 7U},
	{instruction_t::reset},
	{instruction_t::nop},
	{instruction_t::stop, 0U, 0U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::rte},
	{instruction_t::rtd, 0U, 0U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::rts},
	{instruction_t::trapv},
	{instruction_t::rtr},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::movec, 0U, 0U, {}, 0U, 0U},
	{instruction_t::movec, 0U, 0U, {}, 0U, 1U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::jsr, 0U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::jsr, 0U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::jsr, 0U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::jsr, 0U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::jsr, 0U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::jsr, 0U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::jsr, 0U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::jsr, 0U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::jsr, 0U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::jsr, 0U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::jsr, 0U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::jsr, 0U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::jsr, 0U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::jsr, 0U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::jsr, 0U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::jsr, 0U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::jsr, 0U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::jsr, 0U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::jsr, 0U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::jsr, 0U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::jsr, 0U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::jsr, 0U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::jsr, 0U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::jsr, 0U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::jsr, 0U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::jsr, 0U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::jsr, 0U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::jsr, 0U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::jmp, 0U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::jmp, 0U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::jmp, 0U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::jmp, 0U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::jmp, 0U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::jmp, 0U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::jmp, 0U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::jmp, 0U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::jmp, 0U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::jmp, 0U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::jmp, 0U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::jmp, 0U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::jmp, 0U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::jmp, 0U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::jmp, 0U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::jmp, 0U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::jmp, 0U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::jmp, 0U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::jmp, 0U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::jmp, 0U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::jmp, 0U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::jmp, 0U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::jmp, 0U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::jmp, 0U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::jmp, 0U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::jmp, 0U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::jmp, 0U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::jmp, 0U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::chk, 7U, 0U, {}, 4U, 0U, 0U},
	{instruction_t::chk, 7U, 1U, {}, 4U, 0U, 0U},
	{instruction_t::chk, 7U, 2U, {}, 4U, 0U, 0U},
	{instruction_t::chk, 7U, 3U, {}, 4U, 0U, 0U},
	{instruction_t::chk, 7U, 4U, {}, 4U, 0U, 0U},
	{instruction_t::chk, 7U, 5U, {}, 4U, 0U, 0U},
	{instruction_t::chk, 7U, 6U, {}, 4U, 0U, 0U},
	{instruction_t::chk, 7U, 7U, {}, 4U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::chk, 7U, 0U, {}, 4U, 0U, 2U},
	{instruction_t::chk, 7U, 1U, {}, 4U, 0U, 2U},
	{instruction_t::chk, 7U, 2U, {}, 4U, 0U, 2U},
	{instruction_t::chk, 7U, 3U, {}, 4U, 0U, 2U},
	{instruction_t::chk, 7U, 4U, {}, 4U, 0U, 2U},
	{instruction_t::chk, 7U, 5U, {}, 4U, 0U, 2U},
	{instruction_t::chk, 7U, 6U, {}, 4U, 0U, 2U},
	{instruction_t::chk, 7U, 7U, {}, 4U, 0U, 2U},
	{instruction_t::chk, 7U, 0U, {}, 4U, 0U, 3U},
	{instruction_t::chk, 7U, 1U, {}, 4U, 0U, 3U},
	{instruction_t::chk, 7U, 2U, {}, 4U, 0U, 3U},
	{instruction_t::chk, 7U, 3U, {}, 4U, 0U, 3U},
	{instruction_t::chk, 7U, 4U, {}, 4U, 0U, 3U},
	{instruction_t::chk, 7U, 5U, {}, 4U, 0U, 3U},
	{instruction_t::chk, 7U, 6U, {}, 4U, 0U, 3U},
	{instruction_t::chk, 7U, 7U, {}, 4U, 0U, 3U},
	{instruction_t::chk, 7U, 0U, {}, 4U, 0U, 4U},
	{instruction_t::chk, 7U, 1U, {}, 4U, 0U, 4U},
	{instruction_t::chk, 7U, 2U, {}, 4U, 0U, 4U},
	{instruction_t::chk, 7U, 3U, {}, 4U, 0U, 4U},
	{instruction_t::chk, 7U, 4U, {}, 4U, 0U, 4U},
	{instruction_t::chk, 7U, 5U, {}, 4U, 0U, 4U},
	{instruction_t::chk, 7U, 6U, {}, 4U, 0U, 4U},
	{instruction_t::chk, 7U, 7U, {}, 4U, 0U, 4U},
	{instruction_t::chk, 7U, 0U, {}, 4U, 0U, 5U},
	{instruction_t::chk, 7U, 1U, {}, 4U, 0U, 5U},
	{instruction_t::chk, 7U, 2U, {}, 4U, 0U, 5U},
	{instruction_t::chk, 7U, 3U, {}, 4U, 0U, 5U},
	{instruction_t::chk, 7U, 4U, {}, 4U, 0U, 5U},
	{instruction_t::chk, 7U, 5U, {}, 4U, 0U, 5U},
	{instruction_t::chk, 7U, 6U, {}, 4U, 0U, 5U},
	{instruction_t::chk, 7U, 7U, {}, 4U, 0U, 5U},
	{instruction_t::chk, 7U, 0U, {}, 4U, 0U, 6U},
	{instruction_t::chk, 7U, 1U, {}, 4U, 0U, 6U},
	{instruction_t::chk, 7U, 2U, {}, 4U, 0U, 6U},
	{instruction_t::chk, 7U, 3U, {}, 4U, 0U, 6U},
	{instruction_t::chk, 7U, 4U, {}, 4U, 0U, 6U},
	{instruction_t::chk, 7U, 5U, {}, 4U, 0U, 6U},
	{instruction_t::chk, 7U, 6U, {}, 4U, 0U, 6U},
	{instruction_t::chk, 7U, 7U, {}, 4U, 0U, 6U},
	{instruction_t::chk, 7U, 0U, {}, 4U, 0U, 7U},
	{instruction_t::chk, 7U, 1U, {}, 4U, 0U, 7U},
	{instruction_t::chk, 7U, 2U, {}, 4U, 0U, 7U},
	{instruction_t::chk, 7U, 3U, {}, 4U, 0U, 7U},
	{instruction_t::chk, 7U, 4U, {}, 4U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::chk, 7U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::chk, 7U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::chk, 7U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::chk, 7U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::chk, 7U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::chk, 7U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::chk, 7U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::chk, 7U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::chk, 7U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::chk, 7U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::chk, 7U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::chk, 7U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::chk, 7U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::chk, 7U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::chk, 7U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::chk, 7U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::chk, 7U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::chk, 7U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::chk, 7U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::chk, 7U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::chk, 7U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::chk, 7U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::chk, 7U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::chk, 7U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::chk, 7U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::chk, 7U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::chk, 7U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::chk, 7U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::chk, 7U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::chk, 7U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::chk, 7U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::chk, 7U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::chk, 7U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::chk, 7U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::chk, 7U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::chk, 7U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::chk, 7U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::chk, 7U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::chk, 7U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::chk, 7U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::chk, 7U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::chk, 7U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::chk, 7U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::chk, 7U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::chk, 7U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::chk, 7U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::chk, 7U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::chk, 7U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::chk, 7U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::chk, 7U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::chk, 7U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::chk, 7U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::chk, 7U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::lea, 7U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::lea, 7U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::lea, 7U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::lea, 7U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::lea, 7U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::lea, 7U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::lea, 7U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::lea, 7U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::lea, 7U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::lea, 7U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::lea, 7U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::lea, 7U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::lea, 7U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::lea, 7U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::lea, 7U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::lea, 7U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::lea, 7U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::lea, 7U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::lea, 7U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::lea, 7U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::lea, 7U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::lea, 7U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::lea, 7U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::lea, 7U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::lea, 7U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::lea, 7U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::lea, 7U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::lea, 7U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::addq, 0U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::addq, 0U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::addq, 0U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::addq, 0U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::addq, 0U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::addq, 0U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::addq, 0U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::addq, 0U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::addq, 0U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::addq, 0U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::addq, 0U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::addq, 0U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::addq, 0U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::addq, 0U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::addq, 0U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::addq, 0U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::addq, 0U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::addq, 0U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::addq, 0U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::addq, 0U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::addq, 0U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::addq, 0U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::addq, 0U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::addq, 0U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::addq, 0U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::addq, 0U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::addq, 0U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::addq, 0U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::addq, 0U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::addq, 0U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::addq, 0U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::addq, 0U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::addq, 0U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::addq, 0U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::addq, 0U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::addq, 0U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::addq, 0U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::addq, 0U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::addq, 0U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::addq, 0U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::addq, 0U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::addq, 0U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::addq, 0U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::addq, 0U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::addq, 0U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::addq, 0U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::addq, 0U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::addq, 0U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::addq, 0U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::addq, 0U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::addq, 0U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::addq, 0U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::addq, 0U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::addq, 0U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::addq, 0U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::addq, 0U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::addq, 0U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 7U},
	{instruction_t::addq, 0U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::addq, 0U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::addq, 0U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::addq, 0U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::addq, 0U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::addq, 0U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::addq, 0U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::addq, 0U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::addq, 0U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::addq, 0U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::addq, 0U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::addq, 0U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::addq, 0U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::addq, 0U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::addq, 0U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::addq, 0U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::addq, 0U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::addq, 0U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::addq, 0U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::addq, 0U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::addq, 0U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::addq, 0U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::addq, 0U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::addq, 0U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::addq, 0U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::addq, 0U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::addq, 0U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::addq, 0U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::addq, 0U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::addq, 0U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::addq, 0U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::addq, 0U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::addq, 0U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::addq, 0U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::addq, 0U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::addq, 0U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::addq, 0U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::addq, 0U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::addq, 0U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::addq, 0U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::addq, 0U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::addq, 0U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::addq, 0U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::addq, 0U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::addq, 0U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::addq, 0U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::addq, 0U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::addq, 0U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::addq, 0U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::addq, 0U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::addq, 0U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::addq, 0U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::addq, 0U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::addq, 0U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::addq, 0U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::addq, 0U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::addq, 0U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::addq, 0U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 7U},
	{instruction_t::addq, 0U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::addq, 0U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::addq, 0U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::addq, 0U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::addq, 0U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::addq, 0U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::addq, 0U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::addq, 0U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::addq, 0U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::addq, 0U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::addq, 0U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::addq, 0U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::addq, 0U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::addq, 0U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::addq, 0U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::addq, 0U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::addq, 0U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::addq, 0U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::addq, 0U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::addq, 0U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::addq, 0U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::addq, 0U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::addq, 0U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::addq, 0U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::addq, 0U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::addq, 0U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::addq, 0U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::addq, 0U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::addq, 0U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::addq, 0U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::addq, 0U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::addq, 0U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::addq, 0U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::addq, 0U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::addq, 0U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::addq, 0U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::addq, 0U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::addq, 0U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::addq, 0U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::addq, 0U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::addq, 0U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::addq, 0U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::addq, 0U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::addq, 0U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::addq, 0U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::addq, 0U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::addq, 0U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::addq, 0U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::addq, 0U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::addq, 0U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::addq, 0U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::addq, 0U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::addq, 0U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::addq, 0U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::addq, 0U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::addq, 0U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::addq, 0U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::addq, 0U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 7U},
	{instruction_t::addq, 0U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::scc, 0U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::dbcc, 0U, 0U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::dbcc, 0U, 1U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::dbcc, 0U, 2U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::dbcc, 0U, 3U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::dbcc, 0U, 4U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::dbcc, 0U, 5U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::dbcc, 0U, 6U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::dbcc, 0U, 7U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::trapcc, 0U, 0U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::trapcc, 0U, 0U, {}, 0U, 0U, 0U, 4U},
	{instruction_t::trapcc, 0U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::subq, 0U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::subq, 0U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::subq, 0U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::subq, 0U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::subq, 0U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::subq, 0U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::subq, 0U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::subq, 0U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::subq, 0U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::subq, 0U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::subq, 0U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::subq, 0U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::subq, 0U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::subq, 0U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::subq, 0U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::subq, 0U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::subq, 0U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::subq, 0U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::subq, 0U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::subq, 0U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::subq, 0U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::subq, 0U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::subq, 0U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::subq, 0U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::subq, 0U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::subq, 0U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::subq, 0U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::subq, 0U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::subq, 0U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::subq, 0U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::subq, 0U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::subq, 0U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::subq, 0U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::subq, 0U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::subq, 0U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::subq, 0U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::subq, 0U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::subq, 0U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::subq, 0U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::subq, 0U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::subq, 0U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::subq, 0U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::subq, 0U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::subq, 0U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::subq, 0U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::subq, 0U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::subq, 0U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::subq, 0U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::subq, 0U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::subq, 0U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::subq, 0U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::subq, 0U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::subq, 0U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::subq, 0U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::subq, 0U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::subq, 0U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::subq, 0U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 7U},
	{instruction_t::subq, 0U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::subq, 0U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::subq, 0U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::subq, 0U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::subq, 0U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::subq, 0U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::subq, 0U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::subq, 0U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::subq, 0U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::subq, 0U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::subq, 0U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::subq, 0U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::subq, 0U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::subq, 0U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::subq, 0U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::subq, 0U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::subq, 0U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::subq, 0U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::subq, 0U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::subq, 0U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::subq, 0U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::subq, 0U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::subq, 0U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::subq, 0U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::subq, 0U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::subq, 0U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::subq, 0U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::subq, 0U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::subq, 0U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::subq, 0U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::subq, 0U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::subq, 0U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::subq, 0U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::subq, 0U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::subq, 0U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::subq, 0U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::subq, 0U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::subq, 0U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::subq, 0U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::subq, 0U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::subq, 0U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::subq, 0U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::subq, 0U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::subq, 0U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::subq, 0U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::subq, 0U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::subq, 0U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::subq, 0U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::subq, 0U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::subq, 0U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::subq, 0U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::subq, 0U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::subq, 0U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::subq, 0U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::subq, 0U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::subq, 0U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::subq, 0U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::subq, 0U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 7U},
	{instruction_t::subq, 0U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::subq, 0U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::subq, 0U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::subq, 0U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::subq, 0U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::subq, 0U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::subq, 0U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::subq, 0U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::subq, 0U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::subq, 0U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::subq, 0U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::subq, 0U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::subq, 0U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::subq, 0U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::subq, 0U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::subq, 0U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::subq, 0U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::subq, 0U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::subq, 0U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::subq, 0U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::subq, 0U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::subq, 0U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::subq, 0U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::subq, 0U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::subq, 0U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::subq, 0U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::subq, 0U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::subq, 0U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::subq, 0U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::subq, 0U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::subq, 0U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::subq, 0U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::subq, 0U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::subq, 0U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::subq, 0U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::subq, 0U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::subq, 0U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::subq, 0U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::subq, 0U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::subq, 0U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::subq, 0U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::subq, 0U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::subq, 0U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::subq, 0U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::subq, 0U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::subq, 0U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::subq, 0U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::subq, 0U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::subq, 0U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::subq, 0U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::subq, 0U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::subq, 0U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::subq, 0U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::subq, 0U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::subq, 0U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::subq, 0U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::subq, 0U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::subq, 0U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 7U},
	{instruction_t::subq, 0U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::scc, 0U, 0U, {}, 0U, 1U, 0U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 1U, 0U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 1U, 0U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 1U, 0U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 1U, 0U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 1U, 0U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 1U, 0U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 1U, 0U},
	{instruction_t::dbcc, 0U, 0U, {}, 0U, 1U, 0U, 2U},
	{instruction_t::dbcc, 0U, 1U, {}, 0U, 1U, 0U, 2U},
	{instruction_t::dbcc, 0U, 2U, {}, 0U, 1U, 0U, 2U},
	{instruction_t::dbcc, 0U, 3U, {}, 0U, 1U, 0U, 2U},
	{instruction_t::dbcc, 0U, 4U, {}, 0U, 1U, 0U, 2U},
	{instruction_t::dbcc, 0U, 5U, {}, 0U, 1U, 0U, 2U},
	{instruction_t::dbcc, 0U, 6U, {}, 0U, 1U, 0U, 2U},
	{instruction_t::dbcc, 0U, 7U, {}, 0U, 1U, 0U, 2U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 1U, 2U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 1U, 2U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 1U, 2U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 1U, 2U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 1U, 2U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 1U, 2U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 1U, 2U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 1U, 2U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 1U, 3U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 1U, 3U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 1U, 3U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 1U, 3U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 1U, 3U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 1U, 3U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 1U, 3U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 1U, 3U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 1U, 4U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 1U, 4U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 1U, 4U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 1U, 4U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 1U, 4U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 1U, 4U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 1U, 4U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 1U, 4U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 1U, 5U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 1U, 5U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 1U, 5U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 1U, 5U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 1U, 5U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 1U, 5U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 1U, 5U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 1U, 5U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 1U, 6U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 1U, 6U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 1U, 6U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 1U, 6U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 1U, 6U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 1U, 6U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 1U, 6U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 1U, 6U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 1U, 7U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 1U, 7U},
	{instruction_t::trapcc, 0U, 0U, {}, 0U, 1U, 0U, 2U},
	{instruction_t::trapcc, 0U, 0U, {}, 0U, 1U, 0U, 4U},
	{instruction_t::trapcc, 0U, 0U, {}, 0U, 1U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::addq, 1U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::addq, 1U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::addq, 1U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::addq, 1U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::addq, 1U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::addq, 1U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::addq, 1U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::addq, 1U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::addq, 1U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::addq, 1U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::addq, 1U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::addq, 1U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::addq, 1U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::addq, 1U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::addq, 1U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::addq, 1U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::addq, 1U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::addq, 1U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::addq, 1U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::addq, 1U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::addq, 1U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::addq, 1U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::addq, 1U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::addq, 1U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::addq, 1U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::addq, 1U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::addq, 1U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::addq, 1U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::addq, 1U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::addq, 1U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::addq, 1U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::addq, 1U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::addq, 1U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::addq, 1U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::addq, 1U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::addq, 1U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::addq, 1U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::addq, 1U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::addq, 1U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::addq, 1U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::addq, 1U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::addq, 1U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::addq, 1U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::addq, 1U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::addq, 1U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::addq, 1U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::addq, 1U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::addq, 1U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::addq, 1U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::addq, 1U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::addq, 1U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::addq, 1U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::addq, 1U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::addq, 1U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::addq, 1U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::addq, 1U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::addq, 1U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 7U},
	{instruction_t::addq, 1U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::addq, 1U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::addq, 1U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::addq, 1U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::addq, 1U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::addq, 1U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::addq, 1U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::addq, 1U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::addq, 1U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::addq, 1U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::addq, 1U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::addq, 1U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::addq, 1U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::addq, 1U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::addq, 1U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::addq, 1U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::addq, 1U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::addq, 1U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::addq, 1U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::addq, 1U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::addq, 1U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::addq, 1U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::addq, 1U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::addq, 1U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::addq, 1U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::addq, 1U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::addq, 1U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::addq, 1U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::addq, 1U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::addq, 1U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::addq, 1U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::addq, 1U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::addq, 1U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::addq, 1U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::addq, 1U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::addq, 1U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::addq, 1U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::addq, 1U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::addq, 1U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::addq, 1U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::addq, 1U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::addq, 1U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::addq, 1U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::addq, 1U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::addq, 1U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::addq, 1U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::addq, 1U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::addq, 1U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::addq, 1U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::addq, 1U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::addq, 1U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::addq, 1U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::addq, 1U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::addq, 1U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::addq, 1U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::addq, 1U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::addq, 1U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::addq, 1U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 7U},
	{instruction_t::addq, 1U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::addq, 1U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::addq, 1U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::addq, 1U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::addq, 1U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::addq, 1U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::addq, 1U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::addq, 1U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::addq, 1U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::addq, 1U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::addq, 1U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::addq, 1U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::addq, 1U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::addq, 1U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::addq, 1U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::addq, 1U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::addq, 1U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::addq, 1U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::addq, 1U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::addq, 1U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::addq, 1U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::addq, 1U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::addq, 1U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::addq, 1U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::addq, 1U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::addq, 1U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::addq, 1U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::addq, 1U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::addq, 1U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::addq, 1U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::addq, 1U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::addq, 1U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::addq, 1U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::addq, 1U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::addq, 1U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::addq, 1U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::addq, 1U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::addq, 1U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::addq, 1U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::addq, 1U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::addq, 1U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::addq, 1U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::addq, 1U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::addq, 1U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::addq, 1U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::addq, 1U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::addq, 1U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::addq, 1U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::addq, 1U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::addq, 1U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::addq, 1U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::addq, 1U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::addq, 1U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::addq, 1U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::addq, 1U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::addq, 1U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::addq, 1U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::addq, 1U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 7U},
	{instruction_t::addq, 1U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::scc, 0U, 0U, {}, 0U, 2U, 0U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 2U, 0U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 2U, 0U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 2U, 0U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 2U, 0U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 2U, 0U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 2U, 0U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 2U, 0U},
	{instruction_t::dbcc, 0U, 0U, {}, 0U, 2U, 0U, 2U},
	{instruction_t::dbcc, 0U, 1U, {}, 0U, 2U, 0U, 2U},
	{instruction_t::dbcc, 0U, 2U, {}, 0U, 2U, 0U, 2U},
	{instruction_t::dbcc, 0U, 3U, {}, 0U, 2U, 0U, 2U},
	{instruction_t::dbcc, 0U, 4U, {}, 0U, 2U, 0U, 2U},
	{instruction_t::dbcc, 0U, 5U, {}, 0U, 2U, 0U, 2U},
	{instruction_t::dbcc, 0U, 6U, {}, 0U, 2U, 0U, 2U},
	{instruction_t::dbcc, 0U, 7U, {}, 0U, 2U, 0U, 2U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 2U, 2U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 2U, 2U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 2U, 2U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 2U, 2U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 2U, 2U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 2U, 2U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 2U, 2U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 2U, 2U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 2U, 3U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 2U, 3U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 2U, 3U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 2U, 3U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 2U, 3U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 2U, 3U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 2U, 3U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 2U, 3U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 2U, 4U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 2U, 4U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 2U, 4U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 2U, 4U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 2U, 4U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 2U, 4U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 2U, 4U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 2U, 4U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 2U, 5U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 2U, 5U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 2U, 5U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 2U, 5U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 2U, 5U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 2U, 5U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 2U, 5U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 2U, 5U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 2U, 6U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 2U, 6U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 2U, 6U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 2U, 6U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 2U, 6U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 2U, 6U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 2U, 6U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 2U, 6U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 2U, 7U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 2U, 7U},
	{instruction_t::trapcc, 0U, 0U, {}, 0U, 2U, 0U, 2U},
	{instruction_t::trapcc, 0U, 0U, {}, 0U, 2U, 0U, 4U},
	{instruction_t::trapcc, 0U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::subq, 1U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::subq, 1U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::subq, 1U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::subq, 1U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::subq, 1U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::subq, 1U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::subq, 1U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::subq, 1U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::subq, 1U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::subq, 1U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::subq, 1U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::subq, 1U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::subq, 1U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::subq, 1U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::subq, 1U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::subq, 1U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::subq, 1U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::subq, 1U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::subq, 1U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::subq, 1U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::subq, 1U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::subq, 1U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::subq, 1U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::subq, 1U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::subq, 1U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::subq, 1U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::subq, 1U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::subq, 1U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::subq, 1U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::subq, 1U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::subq, 1U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::subq, 1U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::subq, 1U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::subq, 1U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::subq, 1U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::subq, 1U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::subq, 1U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::subq, 1U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::subq, 1U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::subq, 1U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::subq, 1U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::subq, 1U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::subq, 1U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::subq, 1U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::subq, 1U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::subq, 1U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::subq, 1U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::subq, 1U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::subq, 1U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::subq, 1U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::subq, 1U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::subq, 1U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::subq, 1U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::subq, 1U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::subq, 1U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::subq, 1U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::subq, 1U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 7U},
	{instruction_t::subq, 1U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::subq, 1U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::subq, 1U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::subq, 1U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::subq, 1U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::subq, 1U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::subq, 1U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::subq, 1U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::subq, 1U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::subq, 1U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::subq, 1U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::subq, 1U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::subq, 1U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::subq, 1U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::subq, 1U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::subq, 1U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::subq, 1U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::subq, 1U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::subq, 1U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::subq, 1U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::subq, 1U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::subq, 1U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::subq, 1U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::subq, 1U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::subq, 1U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::subq, 1U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::subq, 1U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::subq, 1U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::subq, 1U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::subq, 1U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::subq, 1U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::subq, 1U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::subq, 1U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::subq, 1U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::subq, 1U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::subq, 1U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::subq, 1U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::subq, 1U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::subq, 1U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::subq, 1U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::subq, 1U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::subq, 1U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::subq, 1U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::subq, 1U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::subq, 1U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::subq, 1U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::subq, 1U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::subq, 1U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::subq, 1U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::subq, 1U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::subq, 1U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::subq, 1U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::subq, 1U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::subq, 1U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::subq, 1U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::subq, 1U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::subq, 1U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::subq, 1U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 7U},
	{instruction_t::subq, 1U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::subq, 1U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::subq, 1U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::subq, 1U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::subq, 1U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::subq, 1U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::subq, 1U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::subq, 1U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::subq, 1U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::subq, 1U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::subq, 1U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::subq, 1U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::subq, 1U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::subq, 1U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::subq, 1U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::subq, 1U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::subq, 1U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::subq, 1U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::subq, 1U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::subq, 1U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::subq, 1U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::subq, 1U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::subq, 1U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::subq, 1U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::subq, 1U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::subq, 1U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::subq, 1U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::subq, 1U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::subq, 1U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::subq, 1U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::subq, 1U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::subq, 1U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::subq, 1U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::subq, 1U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::subq, 1U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::subq, 1U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::subq, 1U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::subq, 1U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::subq, 1U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::subq, 1U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::subq, 1U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::subq, 1U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::subq, 1U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::subq, 1U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::subq, 1U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::subq, 1U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::subq, 1U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::subq, 1U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::subq, 1U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::subq, 1U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::subq, 1U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::subq, 1U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::subq, 1U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::subq, 1U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::subq, 1U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::subq, 1U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::subq, 1U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::subq, 1U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 7U},
	{instruction_t::subq, 1U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::scc, 0U, 0U, {}, 0U, 3U, 0U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 3U, 0U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 3U, 0U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 3U, 0U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 3U, 0U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 3U, 0U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 3U, 0U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 3U, 0U},
	{instruction_t::dbcc, 0U, 0U, {}, 0U, 3U, 0U, 2U},
	{instruction_t::dbcc, 0U, 1U, {}, 0U, 3U, 0U, 2U},
	{instruction_t::dbcc, 0U, 2U, {}, 0U, 3U, 0U, 2U},
	{instruction_t::dbcc, 0U, 3U, {}, 0U, 3U, 0U, 2U},
	{instruction_t::dbcc, 0U, 4U, {}, 0U, 3U, 0U, 2U},
	{instruction_t::dbcc, 0U, 5U, {}, 0U, 3U, 0U, 2U},
	{instruction_t::dbcc, 0U, 6U, {}, 0U, 3U, 0U, 2U},
	{instruction_t::dbcc, 0U, 7U, {}, 0U, 3U, 0U, 2U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 3U, 2U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 3U, 2U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 3U, 2U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 3U, 2U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 3U, 2U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 3U, 2U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 3U, 2U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 3U, 2U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 3U, 3U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 3U, 3U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 3U, 3U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 3U, 3U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 3U, 3U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 3U, 3U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 3U, 3U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 3U, 3U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 3U, 4U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 3U, 4U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 3U, 4U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 3U, 4U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 3U, 4U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 3U, 4U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 3U, 4U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 3U, 4U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 3U, 5U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 3U, 5U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 3U, 5U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 3U, 5U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 3U, 5U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 3U, 5U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 3U, 5U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 3U, 5U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 3U, 6U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 3U, 6U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 3U, 6U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 3U, 6U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 3U, 6U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 3U, 6U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 3U, 6U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 3U, 6U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 3U, 7U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 3U, 7U},
	{instruction_t::trapcc, 0U, 0U, {}, 0U, 3U, 0U, 2U},
	{instruction_t::trapcc, 0U, 0U, {}, 0U, 3U, 0U, 4U},
	{instruction_t::trapcc, 0U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::addq, 2U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::addq, 2U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::addq, 2U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::addq, 2U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::addq, 2U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::addq, 2U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::addq, 2U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::addq, 2U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::addq, 2U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::addq, 2U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::addq, 2U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::addq, 2U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::addq, 2U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::addq, 2U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::addq, 2U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::addq, 2U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::addq, 2U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::addq, 2U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::addq, 2U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::addq, 2U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::addq, 2U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::addq, 2U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::addq, 2U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::addq, 2U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::addq, 2U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::addq, 2U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::addq, 2U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::addq, 2U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::addq, 2U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::addq, 2U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::addq, 2U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::addq, 2U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::addq, 2U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::addq, 2U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::addq, 2U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::addq, 2U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::addq, 2U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::addq, 2U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::addq, 2U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::addq, 2U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::addq, 2U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::addq, 2U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::addq, 2U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::addq, 2U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::addq, 2U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::addq, 2U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::addq, 2U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::addq, 2U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::addq, 2U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::addq, 2U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::addq, 2U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::addq, 2U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::addq, 2U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::addq, 2U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::addq, 2U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::addq, 2U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::addq, 2U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 7U},
	{instruction_t::addq, 2U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::addq, 2U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::addq, 2U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::addq, 2U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::addq, 2U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::addq, 2U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::addq, 2U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::addq, 2U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::addq, 2U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::addq, 2U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::addq, 2U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::addq, 2U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::addq, 2U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::addq, 2U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::addq, 2U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::addq, 2U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::addq, 2U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::addq, 2U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::addq, 2U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::addq, 2U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::addq, 2U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::addq, 2U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::addq, 2U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::addq, 2U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::addq, 2U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::addq, 2U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::addq, 2U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::addq, 2U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::addq, 2U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::addq, 2U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::addq, 2U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::addq, 2U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::addq, 2U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::addq, 2U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::addq, 2U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::addq, 2U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::addq, 2U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::addq, 2U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::addq, 2U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::addq, 2U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::addq, 2U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::addq, 2U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::addq, 2U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::addq, 2U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::addq, 2U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::addq, 2U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::addq, 2U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::addq, 2U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::addq, 2U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::addq, 2U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::addq, 2U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::addq, 2U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::addq, 2U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::addq, 2U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::addq, 2U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::addq, 2U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::addq, 2U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::addq, 2U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 7U},
	{instruction_t::addq, 2U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::addq, 2U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::addq, 2U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::addq, 2U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::addq, 2U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::addq, 2U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::addq, 2U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::addq, 2U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::addq, 2U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::addq, 2U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::addq, 2U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::addq, 2U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::addq, 2U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::addq, 2U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::addq, 2U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::addq, 2U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::addq, 2U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::addq, 2U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::addq, 2U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::addq, 2U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::addq, 2U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::addq, 2U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::addq, 2U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::addq, 2U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::addq, 2U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::addq, 2U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::addq, 2U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::addq, 2U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::addq, 2U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::addq, 2U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::addq, 2U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::addq, 2U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::addq, 2U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::addq, 2U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::addq, 2U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::addq, 2U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::addq, 2U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::addq, 2U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::addq, 2U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::addq, 2U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::addq, 2U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::addq, 2U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::addq, 2U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::addq, 2U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::addq, 2U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::addq, 2U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::addq, 2U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::addq, 2U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::addq, 2U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::addq, 2U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::addq, 2U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::addq, 2U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::addq, 2U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::addq, 2U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::addq, 2U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::addq, 2U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::addq, 2U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::addq, 2U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 7U},
	{instruction_t::addq, 2U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::scc, 0U, 0U, {}, 0U, 4U, 0U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 4U, 0U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 4U, 0U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 4U, 0U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 4U, 0U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 4U, 0U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 4U, 0U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 4U, 0U},
	{instruction_t::dbcc, 0U, 0U, {}, 0U, 4U, 0U, 2U},
	{instruction_t::dbcc, 0U, 1U, {}, 0U, 4U, 0U, 2U},
	{instruction_t::dbcc, 0U, 2U, {}, 0U, 4U, 0U, 2U},
	{instruction_t::dbcc, 0U, 3U, {}, 0U, 4U, 0U, 2U},
	{instruction_t::dbcc, 0U, 4U, {}, 0U, 4U, 0U, 2U},
	{instruction_t::dbcc, 0U, 5U, {}, 0U, 4U, 0U, 2U},
	{instruction_t::dbcc, 0U, 6U, {}, 0U, 4U, 0U, 2U},
	{instruction_t::dbcc, 0U, 7U, {}, 0U, 4U, 0U, 2U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 4U, 2U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 4U, 2U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 4U, 2U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 4U, 2U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 4U, 2U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 4U, 2U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 4U, 2U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 4U, 2U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 4U, 3U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 4U, 3U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 4U, 3U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 4U, 3U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 4U, 3U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 4U, 3U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 4U, 3U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 4U, 3U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 4U, 4U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 4U, 4U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 4U, 4U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 4U, 4U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 4U, 4U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 4U, 4U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 4U, 4U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 4U, 4U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 4U, 5U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 4U, 5U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 4U, 5U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 4U, 5U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 4U, 5U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 4U, 5U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 4U, 5U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 4U, 5U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 4U, 6U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 4U, 6U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 4U, 6U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 4U, 6U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 4U, 6U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 4U, 6U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 4U, 6U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 4U, 6U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 4U, 7U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 4U, 7U},
	{instruction_t::trapcc, 0U, 0U, {}, 0U, 4U, 0U, 2U},
	{instruction_t::trapcc, 0U, 0U, {}, 0U, 4U, 0U, 4U},
	{instruction_t::trapcc, 0U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::subq, 2U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::subq, 2U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::subq, 2U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::subq, 2U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::subq, 2U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::subq, 2U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::subq, 2U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::subq, 2U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::subq, 2U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::subq, 2U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::subq, 2U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::subq, 2U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::subq, 2U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::subq, 2U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::subq, 2U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::subq, 2U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::subq, 2U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::subq, 2U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::subq, 2U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::subq, 2U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::subq, 2U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::subq, 2U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::subq, 2U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::subq, 2U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::subq, 2U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::subq, 2U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::subq, 2U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::subq, 2U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::subq, 2U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::subq, 2U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::subq, 2U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::subq, 2U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::subq, 2U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::subq, 2U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::subq, 2U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::subq, 2U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::subq, 2U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::subq, 2U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::subq, 2U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::subq, 2U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::subq, 2U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::subq, 2U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::subq, 2U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::subq, 2U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::subq, 2U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::subq, 2U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::subq, 2U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::subq, 2U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::subq, 2U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::subq, 2U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::subq, 2U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::subq, 2U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::subq, 2U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::subq, 2U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::subq, 2U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::subq, 2U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::subq, 2U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 7U},
	{instruction_t::subq, 2U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::subq, 2U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::subq, 2U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::subq, 2U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::subq, 2U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::subq, 2U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::subq, 2U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::subq, 2U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::subq, 2U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::subq, 2U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::subq, 2U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::subq, 2U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::subq, 2U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::subq, 2U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::subq, 2U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::subq, 2U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::subq, 2U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::subq, 2U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::subq, 2U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::subq, 2U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::subq, 2U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::subq, 2U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::subq, 2U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::subq, 2U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::subq, 2U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::subq, 2U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::subq, 2U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::subq, 2U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::subq, 2U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::subq, 2U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::subq, 2U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::subq, 2U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::subq, 2U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::subq, 2U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::subq, 2U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::subq, 2U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::subq, 2U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::subq, 2U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::subq, 2U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::subq, 2U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::subq, 2U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::subq, 2U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::subq, 2U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::subq, 2U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::subq, 2U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::subq, 2U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::subq, 2U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::subq, 2U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::subq, 2U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::subq, 2U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::subq, 2U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::subq, 2U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::subq, 2U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::subq, 2U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::subq, 2U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::subq, 2U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::subq, 2U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::subq, 2U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 7U},
	{instruction_t::subq, 2U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::subq, 2U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::subq, 2U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::subq, 2U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::subq, 2U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::subq, 2U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::subq, 2U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::subq, 2U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::subq, 2U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::subq, 2U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::subq, 2U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::subq, 2U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::subq, 2U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::subq, 2U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::subq, 2U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::subq, 2U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::subq, 2U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::subq, 2U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::subq, 2U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::subq, 2U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::subq, 2U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::subq, 2U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::subq, 2U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::subq, 2U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::subq, 2U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::subq, 2U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::subq, 2U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::subq, 2U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::subq, 2U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::subq, 2U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::subq, 2U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::subq, 2U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::subq, 2U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::subq, 2U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::subq, 2U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::subq, 2U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::subq, 2U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::subq, 2U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::subq, 2U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::subq, 2U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::subq, 2U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::subq, 2U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::subq, 2U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::subq, 2U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::subq, 2U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::subq, 2U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::subq, 2U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::subq, 2U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::subq, 2U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::subq, 2U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::subq, 2U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::subq, 2U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::subq, 2U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::subq, 2U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::subq, 2U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::subq, 2U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::subq, 2U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::subq, 2U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 7U},
	{instruction_t::subq, 2U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::scc, 0U, 0U, {}, 0U, 5U, 0U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 5U, 0U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 5U, 0U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 5U, 0U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 5U, 0U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 5U, 0U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 5U, 0U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 5U, 0U},
	{instruction_t::dbcc, 0U, 0U, {}, 0U, 5U, 0U, 2U},
	{instruction_t::dbcc, 0U, 1U, {}, 0U, 5U, 0U, 2U},
	{instruction_t::dbcc, 0U, 2U, {}, 0U, 5U, 0U, 2U},
	{instruction_t::dbcc, 0U, 3U, {}, 0U, 5U, 0U, 2U},
	{instruction_t::dbcc, 0U, 4U, {}, 0U, 5U, 0U, 2U},
	{instruction_t::dbcc, 0U, 5U, {}, 0U, 5U, 0U, 2U},
	{instruction_t::dbcc, 0U, 6U, {}, 0U, 5U, 0U, 2U},
	{instruction_t::dbcc, 0U, 7U, {}, 0U, 5U, 0U, 2U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 5U, 2U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 5U, 2U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 5U, 2U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 5U, 2U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 5U, 2U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 5U, 2U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 5U, 2U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 5U, 2U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 5U, 3U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 5U, 3U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 5U, 3U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 5U, 3U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 5U, 3U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 5U, 3U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 5U, 3U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 5U, 3U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 5U, 4U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 5U, 4U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 5U, 4U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 5U, 4U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 5U, 4U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 5U, 4U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 5U, 4U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 5U, 4U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 5U, 5U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 5U, 5U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 5U, 5U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 5U, 5U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 5U, 5U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 5U, 5U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 5U, 5U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 5U, 5U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 5U, 6U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 5U, 6U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 5U, 6U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 5U, 6U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 5U, 6U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 5U, 6U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 5U, 6U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 5U, 6U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 5U, 7U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 5U, 7U},
	{instruction_t::trapcc, 0U, 0U, {}, 0U, 5U, 0U, 2U},
	{instruction_t::trapcc, 0U, 0U, {}, 0U, 5U, 0U, 4U},
	{instruction_t::trapcc, 0U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::addq, 3U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::addq, 3U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::addq, 3U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::addq, 3U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::addq, 3U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::addq, 3U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::addq, 3U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::addq, 3U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::addq, 3U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::addq, 3U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::addq, 3U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::addq, 3U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::addq, 3U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::addq, 3U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::addq, 3U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::addq, 3U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::addq, 3U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::addq, 3U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::addq, 3U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::addq, 3U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::addq, 3U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::addq, 3U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::addq, 3U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::addq, 3U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::addq, 3U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::addq, 3U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::addq, 3U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::addq, 3U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::addq, 3U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::addq, 3U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::addq, 3U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::addq, 3U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::addq, 3U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::addq, 3U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::addq, 3U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::addq, 3U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::addq, 3U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::addq, 3U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::addq, 3U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::addq, 3U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::addq, 3U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::addq, 3U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::addq, 3U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::addq, 3U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::addq, 3U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::addq, 3U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::addq, 3U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::addq, 3U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::addq, 3U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::addq, 3U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::addq, 3U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::addq, 3U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::addq, 3U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::addq, 3U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::addq, 3U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::addq, 3U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::addq, 3U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 7U},
	{instruction_t::addq, 3U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::addq, 3U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::addq, 3U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::addq, 3U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::addq, 3U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::addq, 3U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::addq, 3U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::addq, 3U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::addq, 3U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::addq, 3U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::addq, 3U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::addq, 3U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::addq, 3U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::addq, 3U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::addq, 3U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::addq, 3U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::addq, 3U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::addq, 3U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::addq, 3U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::addq, 3U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::addq, 3U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::addq, 3U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::addq, 3U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::addq, 3U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::addq, 3U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::addq, 3U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::addq, 3U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::addq, 3U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::addq, 3U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::addq, 3U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::addq, 3U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::addq, 3U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::addq, 3U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::addq, 3U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::addq, 3U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::addq, 3U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::addq, 3U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::addq, 3U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::addq, 3U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::addq, 3U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::addq, 3U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::addq, 3U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::addq, 3U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::addq, 3U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::addq, 3U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::addq, 3U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::addq, 3U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::addq, 3U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::addq, 3U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::addq, 3U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::addq, 3U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::addq, 3U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::addq, 3U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::addq, 3U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::addq, 3U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::addq, 3U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::addq, 3U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::addq, 3U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 7U},
	{instruction_t::addq, 3U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::addq, 3U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::addq, 3U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::addq, 3U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::addq, 3U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::addq, 3U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::addq, 3U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::addq, 3U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::addq, 3U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::addq, 3U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::addq, 3U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::addq, 3U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::addq, 3U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::addq, 3U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::addq, 3U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::addq, 3U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::addq, 3U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::addq, 3U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::addq, 3U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::addq, 3U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::addq, 3U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::addq, 3U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::addq, 3U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::addq, 3U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::addq, 3U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::addq, 3U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::addq, 3U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::addq, 3U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::addq, 3U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::addq, 3U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::addq, 3U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::addq, 3U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::addq, 3U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::addq, 3U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::addq, 3U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::addq, 3U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::addq, 3U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::addq, 3U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::addq, 3U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::addq, 3U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::addq, 3U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::addq, 3U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::addq, 3U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::addq, 3U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::addq, 3U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::addq, 3U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::addq, 3U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::addq, 3U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::addq, 3U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::addq, 3U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::addq, 3U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::addq, 3U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::addq, 3U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::addq, 3U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::addq, 3U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::addq, 3U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::addq, 3U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::addq, 3U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 7U},
	{instruction_t::addq, 3U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::scc, 0U, 0U, {}, 0U, 6U, 0U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 6U, 0U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 6U, 0U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 6U, 0U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 6U, 0U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 6U, 0U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 6U, 0U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 6U, 0U},
	{instruction_t::dbcc, 0U, 0U, {}, 0U, 6U, 0U, 2U},
	{instruction_t::dbcc, 0U, 1U, {}, 0U, 6U, 0U, 2U},
	{instruction_t::dbcc, 0U, 2U, {}, 0U, 6U, 0U, 2U},
	{instruction_t::dbcc, 0U, 3U, {}, 0U, 6U, 0U, 2U},
	{instruction_t::dbcc, 0U, 4U, {}, 0U, 6U, 0U, 2U},
	{instruction_t::dbcc, 0U, 5U, {}, 0U, 6U, 0U, 2U},
	{instruction_t::dbcc, 0U, 6U, {}, 0U, 6U, 0U, 2U},
	{instruction_t::dbcc, 0U, 7U, {}, 0U, 6U, 0U, 2U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 6U, 2U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 6U, 2U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 6U, 2U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 6U, 2U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 6U, 2U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 6U, 2U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 6U, 2U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 6U, 2U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 6U, 3U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 6U, 3U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 6U, 3U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 6U, 3U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 6U, 3U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 6U, 3U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 6U, 3U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 6U, 3U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 6U, 4U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 6U, 4U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 6U, 4U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 6U, 4U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 6U, 4U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 6U, 4U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 6U, 4U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 6U, 4U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 6U, 5U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 6U, 5U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 6U, 5U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 6U, 5U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 6U, 5U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 6U, 5U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 6U, 5U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 6U, 5U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 6U, 6U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 6U, 6U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 6U, 6U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 6U, 6U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 6U, 6U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 6U, 6U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 6U, 6U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 6U, 6U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 6U, 7U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 6U, 7U},
	{instruction_t::trapcc, 0U, 0U, {}, 0U, 6U, 0U, 2U},
	{instruction_t::trapcc, 0U, 0U, {}, 0U, 6U, 0U, 4U},
	{instruction_t::trapcc, 0U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::subq, 3U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::subq, 3U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::subq, 3U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::subq, 3U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::subq, 3U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::subq, 3U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::subq, 3U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::subq, 3U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::subq, 3U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::subq, 3U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::subq, 3U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::subq, 3U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::subq, 3U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::subq, 3U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::subq, 3U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::subq, 3U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::subq, 3U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::subq, 3U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::subq, 3U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::subq, 3U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::subq, 3U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::subq, 3U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::subq, 3U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::subq, 3U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::subq, 3U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::subq, 3U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::subq, 3U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::subq, 3U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::subq, 3U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::subq, 3U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::subq, 3U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::subq, 3U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::subq, 3U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::subq, 3U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::subq, 3U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::subq, 3U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::subq, 3U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::subq, 3U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::subq, 3U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::subq, 3U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::subq, 3U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::subq, 3U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::subq, 3U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::subq, 3U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::subq, 3U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::subq, 3U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::subq, 3U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::subq, 3U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::subq, 3U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::subq, 3U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::subq, 3U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::subq, 3U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::subq, 3U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::subq, 3U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::subq, 3U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::subq, 3U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::subq, 3U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 7U},
	{instruction_t::subq, 3U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::subq, 3U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::subq, 3U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::subq, 3U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::subq, 3U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::subq, 3U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::subq, 3U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::subq, 3U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::subq, 3U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::subq, 3U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::subq, 3U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::subq, 3U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::subq, 3U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::subq, 3U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::subq, 3U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::subq, 3U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::subq, 3U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::subq, 3U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::subq, 3U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::subq, 3U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::subq, 3U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::subq, 3U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::subq, 3U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::subq, 3U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::subq, 3U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::subq, 3U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::subq, 3U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::subq, 3U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::subq, 3U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::subq, 3U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::subq, 3U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::subq, 3U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::subq, 3U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::subq, 3U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::subq, 3U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::subq, 3U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::subq, 3U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::subq, 3U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::subq, 3U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::subq, 3U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::subq, 3U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::subq, 3U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::subq, 3U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::subq, 3U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::subq, 3U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::subq, 3U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::subq, 3U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::subq, 3U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::subq, 3U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::subq, 3U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::subq, 3U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::subq, 3U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::subq, 3U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::subq, 3U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::subq, 3U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::subq, 3U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::subq, 3U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::subq, 3U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 7U},
	{instruction_t::subq, 3U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::subq, 3U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::subq, 3U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::subq, 3U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::subq, 3U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::subq, 3U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::subq, 3U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::subq, 3U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::subq, 3U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::subq, 3U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::subq, 3U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::subq, 3U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::subq, 3U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::subq, 3U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::subq, 3U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::subq, 3U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::subq, 3U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::subq, 3U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::subq, 3U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::subq, 3U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::subq, 3U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::subq, 3U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::subq, 3U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::subq, 3U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::subq, 3U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::subq, 3U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::subq, 3U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::subq, 3U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::subq, 3U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::subq, 3U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::subq, 3U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::subq, 3U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::subq, 3U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::subq, 3U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::subq, 3U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::subq, 3U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::subq, 3U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::subq, 3U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::subq, 3U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::subq, 3U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::subq, 3U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::subq, 3U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::subq, 3U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::subq, 3U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::subq, 3U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::subq, 3U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::subq, 3U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::subq, 3U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::subq, 3U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::subq, 3U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::subq, 3U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::subq, 3U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::subq, 3U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::subq, 3U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::subq, 3U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::subq, 3U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::subq, 3U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::subq, 3U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 7U},
	{instruction_t::subq, 3U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::scc, 0U, 0U, {}, 0U, 7U, 0U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 7U, 0U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 7U, 0U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 7U, 0U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 7U, 0U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 7U, 0U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 7U, 0U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 7U, 0U},
	{instruction_t::dbcc, 0U, 0U, {}, 0U, 7U, 0U, 2U},
	{instruction_t::dbcc, 0U, 1U, {}, 0U, 7U, 0U, 2U},
	{instruction_t::dbcc, 0U, 2U, {}, 0U, 7U, 0U, 2U},
	{instruction_t::dbcc, 0U, 3U, {}, 0U, 7U, 0U, 2U},
	{instruction_t::dbcc, 0U, 4U, {}, 0U, 7U, 0U, 2U},
	{instruction_t::dbcc, 0U, 5U, {}, 0U, 7U, 0U, 2U},
	{instruction_t::dbcc, 0U, 6U, {}, 0U, 7U, 0U, 2U},
	{instruction_t::dbcc, 0U, 7U, {}, 0U, 7U, 0U, 2U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 7U, 2U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 7U, 2U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 7U, 2U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 7U, 2U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 7U, 2U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 7U, 2U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 7U, 2U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 7U, 2U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 7U, 3U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 7U, 3U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 7U, 3U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 7U, 3U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 7U, 3U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 7U, 3U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 7U, 3U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 7U, 3U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 7U, 4U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 7U, 4U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 7U, 4U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 7U, 4U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 7U, 4U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 7U, 4U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 7U, 4U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 7U, 4U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 7U, 5U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 7U, 5U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 7U, 5U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 7U, 5U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 7U, 5U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 7U, 5U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 7U, 5U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 7U, 5U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 7U, 6U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 7U, 6U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 7U, 6U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 7U, 6U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 7U, 6U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 7U, 6U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 7U, 6U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 7U, 6U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 7U, 7U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 7U, 7U},
	{instruction_t::trapcc, 0U, 0U, {}, 0U, 7U, 0U, 2U},
	{instruction_t::trapcc, 0U, 0U, {}, 0U, 7U, 0U, 4U},
	{instruction_t::trapcc, 0U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::addq, 4U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::addq, 4U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::addq, 4U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::addq, 4U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::addq, 4U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::addq, 4U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::addq, 4U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::addq, 4U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::addq, 4U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::addq, 4U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::addq, 4U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::addq, 4U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::addq, 4U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::addq, 4U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::addq, 4U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::addq, 4U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::addq, 4U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::addq, 4U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::addq, 4U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::addq, 4U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::addq, 4U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::addq, 4U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::addq, 4U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::addq, 4U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::addq, 4U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::addq, 4U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::addq, 4U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::addq, 4U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::addq, 4U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::addq, 4U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::addq, 4U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::addq, 4U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::addq, 4U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::addq, 4U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::addq, 4U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::addq, 4U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::addq, 4U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::addq, 4U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::addq, 4U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::addq, 4U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::addq, 4U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::addq, 4U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::addq, 4U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::addq, 4U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::addq, 4U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::addq, 4U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::addq, 4U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::addq, 4U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::addq, 4U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::addq, 4U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::addq, 4U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::addq, 4U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::addq, 4U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::addq, 4U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::addq, 4U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::addq, 4U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::addq, 4U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 7U},
	{instruction_t::addq, 4U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::addq, 4U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::addq, 4U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::addq, 4U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::addq, 4U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::addq, 4U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::addq, 4U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::addq, 4U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::addq, 4U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::addq, 4U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::addq, 4U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::addq, 4U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::addq, 4U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::addq, 4U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::addq, 4U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::addq, 4U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::addq, 4U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::addq, 4U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::addq, 4U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::addq, 4U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::addq, 4U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::addq, 4U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::addq, 4U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::addq, 4U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::addq, 4U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::addq, 4U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::addq, 4U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::addq, 4U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::addq, 4U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::addq, 4U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::addq, 4U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::addq, 4U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::addq, 4U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::addq, 4U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::addq, 4U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::addq, 4U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::addq, 4U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::addq, 4U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::addq, 4U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::addq, 4U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::addq, 4U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::addq, 4U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::addq, 4U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::addq, 4U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::addq, 4U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::addq, 4U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::addq, 4U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::addq, 4U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::addq, 4U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::addq, 4U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::addq, 4U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::addq, 4U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::addq, 4U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::addq, 4U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::addq, 4U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::addq, 4U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::addq, 4U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::addq, 4U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 7U},
	{instruction_t::addq, 4U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::addq, 4U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::addq, 4U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::addq, 4U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::addq, 4U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::addq, 4U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::addq, 4U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::addq, 4U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::addq, 4U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::addq, 4U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::addq, 4U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::addq, 4U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::addq, 4U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::addq, 4U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::addq, 4U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::addq, 4U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::addq, 4U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::addq, 4U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::addq, 4U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::addq, 4U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::addq, 4U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::addq, 4U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::addq, 4U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::addq, 4U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::addq, 4U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::addq, 4U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::addq, 4U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::addq, 4U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::addq, 4U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::addq, 4U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::addq, 4U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::addq, 4U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::addq, 4U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::addq, 4U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::addq, 4U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::addq, 4U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::addq, 4U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::addq, 4U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::addq, 4U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::addq, 4U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::addq, 4U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::addq, 4U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::addq, 4U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::addq, 4U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::addq, 4U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::addq, 4U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::addq, 4U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::addq, 4U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::addq, 4U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::addq, 4U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::addq, 4U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::addq, 4U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::addq, 4U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::addq, 4U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::addq, 4U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::addq, 4U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::addq, 4U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::addq, 4U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 7U},
	{instruction_t::addq, 4U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::scc, 0U, 0U, {}, 0U, 8U, 0U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 8U, 0U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 8U, 0U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 8U, 0U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 8U, 0U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 8U, 0U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 8U, 0U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 8U, 0U},
	{instruction_t::dbcc, 0U, 0U, {}, 0U, 8U, 0U, 2U},
	{instruction_t::dbcc, 0U, 1U, {}, 0U, 8U, 0U, 2U},
	{instruction_t::dbcc, 0U, 2U, {}, 0U, 8U, 0U, 2U},
	{instruction_t::dbcc, 0U, 3U, {}, 0U, 8U, 0U, 2U},
	{instruction_t::dbcc, 0U, 4U, {}, 0U, 8U, 0U, 2U},
	{instruction_t::dbcc, 0U, 5U, {}, 0U, 8U, 0U, 2U},
	{instruction_t::dbcc, 0U, 6U, {}, 0U, 8U, 0U, 2U},
	{instruction_t::dbcc, 0U, 7U, {}, 0U, 8U, 0U, 2U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 8U, 2U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 8U, 2U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 8U, 2U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 8U, 2U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 8U, 2U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 8U, 2U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 8U, 2U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 8U, 2U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 8U, 3U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 8U, 3U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 8U, 3U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 8U, 3U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 8U, 3U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 8U, 3U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 8U, 3U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 8U, 3U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 8U, 4U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 8U, 4U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 8U, 4U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 8U, 4U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 8U, 4U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 8U, 4U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 8U, 4U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 8U, 4U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 8U, 5U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 8U, 5U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 8U, 5U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 8U, 5U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 8U, 5U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 8U, 5U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 8U, 5U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 8U, 5U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 8U, 6U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 8U, 6U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 8U, 6U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 8U, 6U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 8U, 6U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 8U, 6U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 8U, 6U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 8U, 6U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 8U, 7U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 8U, 7U},
	{instruction_t::trapcc, 0U, 0U, {}, 0U, 8U, 0U, 2U},
	{instruction_t::trapcc, 0U, 0U, {}, 0U, 8U, 0U, 4U},
	{instruction_t::trapcc, 0U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::subq, 4U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::subq, 4U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::subq, 4U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::subq, 4U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::subq, 4U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::subq, 4U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::subq, 4U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::subq, 4U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::subq, 4U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::subq, 4U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::subq, 4U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::subq, 4U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::subq, 4U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::subq, 4U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::subq, 4U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::subq, 4U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::subq, 4U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::subq, 4U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::subq, 4U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::subq, 4U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::subq, 4U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::subq, 4U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::subq, 4U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::subq, 4U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::subq, 4U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::subq, 4U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::subq, 4U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::subq, 4U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::subq, 4U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::subq, 4U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::subq, 4U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::subq, 4U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::subq, 4U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::subq, 4U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::subq, 4U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::subq, 4U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::subq, 4U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::subq, 4U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::subq, 4U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::subq, 4U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::subq, 4U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::subq, 4U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::subq, 4U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::subq, 4U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::subq, 4U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::subq, 4U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::subq, 4U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::subq, 4U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::subq, 4U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::subq, 4U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::subq, 4U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::subq, 4U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::subq, 4U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::subq, 4U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::subq, 4U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::subq, 4U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::subq, 4U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 7U},
	{instruction_t::subq, 4U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::subq, 4U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::subq, 4U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::subq, 4U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::subq, 4U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::subq, 4U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::subq, 4U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::subq, 4U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::subq, 4U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::subq, 4U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::subq, 4U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::subq, 4U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::subq, 4U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::subq, 4U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::subq, 4U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::subq, 4U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::subq, 4U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::subq, 4U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::subq, 4U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::subq, 4U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::subq, 4U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::subq, 4U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::subq, 4U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::subq, 4U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::subq, 4U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::subq, 4U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::subq, 4U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::subq, 4U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::subq, 4U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::subq, 4U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::subq, 4U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::subq, 4U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::subq, 4U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::subq, 4U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::subq, 4U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::subq, 4U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::subq, 4U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::subq, 4U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::subq, 4U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::subq, 4U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::subq, 4U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::subq, 4U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::subq, 4U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::subq, 4U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::subq, 4U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::subq, 4U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::subq, 4U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::subq, 4U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::subq, 4U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::subq, 4U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::subq, 4U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::subq, 4U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::subq, 4U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::subq, 4U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::subq, 4U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::subq, 4U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::subq, 4U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::subq, 4U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 7U},
	{instruction_t::subq, 4U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::subq, 4U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::subq, 4U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::subq, 4U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::subq, 4U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::subq, 4U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::subq, 4U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::subq, 4U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::subq, 4U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::subq, 4U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::subq, 4U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::subq, 4U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::subq, 4U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::subq, 4U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::subq, 4U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::subq, 4U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::subq, 4U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::subq, 4U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::subq, 4U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::subq, 4U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::subq, 4U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::subq, 4U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::subq, 4U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::subq, 4U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::subq, 4U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::subq, 4U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::subq, 4U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::subq, 4U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::subq, 4U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::subq, 4U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::subq, 4U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::subq, 4U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::subq, 4U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::subq, 4U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::subq, 4U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::subq, 4U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::subq, 4U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::subq, 4U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::subq, 4U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::subq, 4U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::subq, 4U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::subq, 4U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::subq, 4U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::subq, 4U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::subq, 4U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::subq, 4U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::subq, 4U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::subq, 4U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::subq, 4U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::subq, 4U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::subq, 4U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::subq, 4U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::subq, 4U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::subq, 4U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::subq, 4U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::subq, 4U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::subq, 4U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::subq, 4U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 7U},
	{instruction_t::subq, 4U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::scc, 0U, 0U, {}, 0U, 9U, 0U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 9U, 0U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 9U, 0U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 9U, 0U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 9U, 0U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 9U, 0U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 9U, 0U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 9U, 0U},
	{instruction_t::dbcc, 0U, 0U, {}, 0U, 9U, 0U, 2U},
	{instruction_t::dbcc, 0U, 1U, {}, 0U, 9U, 0U, 2U},
	{instruction_t::dbcc, 0U, 2U, {}, 0U, 9U, 0U, 2U},
	{instruction_t::dbcc, 0U, 3U, {}, 0U, 9U, 0U, 2U},
	{instruction_t::dbcc, 0U, 4U, {}, 0U, 9U, 0U, 2U},
	{instruction_t::dbcc, 0U, 5U, {}, 0U, 9U, 0U, 2U},
	{instruction_t::dbcc, 0U, 6U, {}, 0U, 9U, 0U, 2U},
	{instruction_t::dbcc, 0U, 7U, {}, 0U, 9U, 0U, 2U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 9U, 2U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 9U, 2U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 9U, 2U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 9U, 2U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 9U, 2U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 9U, 2U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 9U, 2U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 9U, 2U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 9U, 3U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 9U, 3U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 9U, 3U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 9U, 3U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 9U, 3U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 9U, 3U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 9U, 3U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 9U, 3U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 9U, 4U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 9U, 4U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 9U, 4U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 9U, 4U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 9U, 4U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 9U, 4U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 9U, 4U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 9U, 4U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 9U, 5U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 9U, 5U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 9U, 5U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 9U, 5U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 9U, 5U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 9U, 5U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 9U, 5U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 9U, 5U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 9U, 6U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 9U, 6U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 9U, 6U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 9U, 6U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 9U, 6U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 9U, 6U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 9U, 6U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 9U, 6U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 9U, 7U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 9U, 7U},
	{instruction_t::trapcc, 0U, 0U, {}, 0U, 9U, 0U, 2U},
	{instruction_t::trapcc, 0U, 0U, {}, 0U, 9U, 0U, 4U},
	{instruction_t::trapcc, 0U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::addq, 5U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::addq, 5U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::addq, 5U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::addq, 5U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::addq, 5U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::addq, 5U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::addq, 5U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::addq, 5U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::addq, 5U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::addq, 5U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::addq, 5U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::addq, 5U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::addq, 5U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::addq, 5U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::addq, 5U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::addq, 5U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::addq, 5U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::addq, 5U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::addq, 5U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::addq, 5U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::addq, 5U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::addq, 5U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::addq, 5U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::addq, 5U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::addq, 5U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::addq, 5U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::addq, 5U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::addq, 5U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::addq, 5U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::addq, 5U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::addq, 5U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::addq, 5U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::addq, 5U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::addq, 5U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::addq, 5U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::addq, 5U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::addq, 5U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::addq, 5U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::addq, 5U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::addq, 5U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::addq, 5U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::addq, 5U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::addq, 5U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::addq, 5U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::addq, 5U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::addq, 5U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::addq, 5U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::addq, 5U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::addq, 5U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::addq, 5U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::addq, 5U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::addq, 5U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::addq, 5U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::addq, 5U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::addq, 5U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::addq, 5U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::addq, 5U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 7U},
	{instruction_t::addq, 5U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::addq, 5U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::addq, 5U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::addq, 5U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::addq, 5U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::addq, 5U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::addq, 5U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::addq, 5U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::addq, 5U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::addq, 5U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::addq, 5U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::addq, 5U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::addq, 5U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::addq, 5U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::addq, 5U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::addq, 5U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::addq, 5U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::addq, 5U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::addq, 5U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::addq, 5U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::addq, 5U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::addq, 5U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::addq, 5U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::addq, 5U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::addq, 5U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::addq, 5U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::addq, 5U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::addq, 5U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::addq, 5U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::addq, 5U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::addq, 5U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::addq, 5U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::addq, 5U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::addq, 5U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::addq, 5U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::addq, 5U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::addq, 5U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::addq, 5U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::addq, 5U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::addq, 5U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::addq, 5U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::addq, 5U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::addq, 5U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::addq, 5U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::addq, 5U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::addq, 5U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::addq, 5U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::addq, 5U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::addq, 5U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::addq, 5U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::addq, 5U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::addq, 5U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::addq, 5U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::addq, 5U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::addq, 5U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::addq, 5U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::addq, 5U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::addq, 5U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 7U},
	{instruction_t::addq, 5U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::addq, 5U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::addq, 5U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::addq, 5U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::addq, 5U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::addq, 5U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::addq, 5U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::addq, 5U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::addq, 5U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::addq, 5U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::addq, 5U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::addq, 5U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::addq, 5U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::addq, 5U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::addq, 5U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::addq, 5U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::addq, 5U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::addq, 5U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::addq, 5U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::addq, 5U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::addq, 5U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::addq, 5U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::addq, 5U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::addq, 5U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::addq, 5U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::addq, 5U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::addq, 5U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::addq, 5U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::addq, 5U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::addq, 5U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::addq, 5U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::addq, 5U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::addq, 5U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::addq, 5U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::addq, 5U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::addq, 5U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::addq, 5U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::addq, 5U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::addq, 5U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::addq, 5U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::addq, 5U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::addq, 5U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::addq, 5U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::addq, 5U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::addq, 5U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::addq, 5U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::addq, 5U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::addq, 5U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::addq, 5U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::addq, 5U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::addq, 5U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::addq, 5U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::addq, 5U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::addq, 5U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::addq, 5U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::addq, 5U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::addq, 5U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::addq, 5U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 7U},
	{instruction_t::addq, 5U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::scc, 0U, 0U, {}, 0U, 10U, 0U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 10U, 0U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 10U, 0U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 10U, 0U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 10U, 0U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 10U, 0U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 10U, 0U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 10U, 0U},
	{instruction_t::dbcc, 0U, 0U, {}, 0U, 10U, 0U, 2U},
	{instruction_t::dbcc, 0U, 1U, {}, 0U, 10U, 0U, 2U},
	{instruction_t::dbcc, 0U, 2U, {}, 0U, 10U, 0U, 2U},
	{instruction_t::dbcc, 0U, 3U, {}, 0U, 10U, 0U, 2U},
	{instruction_t::dbcc, 0U, 4U, {}, 0U, 10U, 0U, 2U},
	{instruction_t::dbcc, 0U, 5U, {}, 0U, 10U, 0U, 2U},
	{instruction_t::dbcc, 0U, 6U, {}, 0U, 10U, 0U, 2U},
	{instruction_t::dbcc, 0U, 7U, {}, 0U, 10U, 0U, 2U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 10U, 2U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 10U, 2U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 10U, 2U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 10U, 2U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 10U, 2U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 10U, 2U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 10U, 2U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 10U, 2U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 10U, 3U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 10U, 3U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 10U, 3U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 10U, 3U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 10U, 3U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 10U, 3U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 10U, 3U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 10U, 3U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 10U, 4U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 10U, 4U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 10U, 4U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 10U, 4U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 10U, 4U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 10U, 4U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 10U, 4U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 10U, 4U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 10U, 5U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 10U, 5U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 10U, 5U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 10U, 5U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 10U, 5U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 10U, 5U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 10U, 5U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 10U, 5U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 10U, 6U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 10U, 6U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 10U, 6U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 10U, 6U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 10U, 6U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 10U, 6U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 10U, 6U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 10U, 6U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 10U, 7U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 10U, 7U},
	{instruction_t::trapcc, 0U, 0U, {}, 0U, 10U, 0U, 2U},
	{instruction_t::trapcc, 0U, 0U, {}, 0U, 10U, 0U, 4U},
	{instruction_t::trapcc, 0U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::subq, 5U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::subq, 5U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::subq, 5U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::subq, 5U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::subq, 5U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::subq, 5U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::subq, 5U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::subq, 5U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::subq, 5U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::subq, 5U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::subq, 5U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::subq, 5U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::subq, 5U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::subq, 5U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::subq, 5U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::subq, 5U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::subq, 5U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::subq, 5U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::subq, 5U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::subq, 5U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::subq, 5U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::subq, 5U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::subq, 5U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::subq, 5U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::subq, 5U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::subq, 5U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::subq, 5U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::subq, 5U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::subq, 5U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::subq, 5U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::subq, 5U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::subq, 5U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::subq, 5U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::subq, 5U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::subq, 5U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::subq, 5U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::subq, 5U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::subq, 5U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::subq, 5U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::subq, 5U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::subq, 5U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::subq, 5U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::subq, 5U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::subq, 5U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::subq, 5U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::subq, 5U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::subq, 5U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::subq, 5U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::subq, 5U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::subq, 5U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::subq, 5U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::subq, 5U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::subq, 5U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::subq, 5U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::subq, 5U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::subq, 5U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::subq, 5U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 7U},
	{instruction_t::subq, 5U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::subq, 5U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::subq, 5U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::subq, 5U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::subq, 5U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::subq, 5U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::subq, 5U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::subq, 5U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::subq, 5U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::subq, 5U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::subq, 5U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::subq, 5U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::subq, 5U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::subq, 5U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::subq, 5U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::subq, 5U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::subq, 5U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::subq, 5U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::subq, 5U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::subq, 5U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::subq, 5U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::subq, 5U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::subq, 5U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::subq, 5U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::subq, 5U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::subq, 5U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::subq, 5U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::subq, 5U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::subq, 5U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::subq, 5U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::subq, 5U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::subq, 5U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::subq, 5U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::subq, 5U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::subq, 5U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::subq, 5U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::subq, 5U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::subq, 5U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::subq, 5U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::subq, 5U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::subq, 5U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::subq, 5U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::subq, 5U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::subq, 5U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::subq, 5U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::subq, 5U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::subq, 5U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::subq, 5U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::subq, 5U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::subq, 5U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::subq, 5U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::subq, 5U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::subq, 5U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::subq, 5U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::subq, 5U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::subq, 5U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::subq, 5U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::subq, 5U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 7U},
	{instruction_t::subq, 5U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::subq, 5U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::subq, 5U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::subq, 5U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::subq, 5U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::subq, 5U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::subq, 5U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::subq, 5U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::subq, 5U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::subq, 5U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::subq, 5U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::subq, 5U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::subq, 5U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::subq, 5U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::subq, 5U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::subq, 5U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::subq, 5U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::subq, 5U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::subq, 5U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::subq, 5U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::subq, 5U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::subq, 5U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::subq, 5U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::subq, 5U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::subq, 5U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::subq, 5U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::subq, 5U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::subq, 5U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::subq, 5U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::subq, 5U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::subq, 5U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::subq, 5U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::subq, 5U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::subq, 5U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::subq, 5U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::subq, 5U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::subq, 5U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::subq, 5U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::subq, 5U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::subq, 5U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::subq, 5U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::subq, 5U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::subq, 5U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::subq, 5U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::subq, 5U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::subq, 5U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::subq, 5U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::subq, 5U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::subq, 5U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::subq, 5U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::subq, 5U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::subq, 5U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::subq, 5U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::subq, 5U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::subq, 5U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::subq, 5U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::subq, 5U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::subq, 5U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 7U},
	{instruction_t::subq, 5U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::scc, 0U, 0U, {}, 0U, 11U, 0U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 11U, 0U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 11U, 0U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 11U, 0U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 11U, 0U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 11U, 0U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 11U, 0U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 11U, 0U},
	{instruction_t::dbcc, 0U, 0U, {}, 0U, 11U, 0U, 2U},
	{instruction_t::dbcc, 0U, 1U, {}, 0U, 11U, 0U, 2U},
	{instruction_t::dbcc, 0U, 2U, {}, 0U, 11U, 0U, 2U},
	{instruction_t::dbcc, 0U, 3U, {}, 0U, 11U, 0U, 2U},
	{instruction_t::dbcc, 0U, 4U, {}, 0U, 11U, 0U, 2U},
	{instruction_t::dbcc, 0U, 5U, {}, 0U, 11U, 0U, 2U},
	{instruction_t::dbcc, 0U, 6U, {}, 0U, 11U, 0U, 2U},
	{instruction_t::dbcc, 0U, 7U, {}, 0U, 11U, 0U, 2U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 11U, 2U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 11U, 2U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 11U, 2U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 11U, 2U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 11U, 2U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 11U, 2U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 11U, 2U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 11U, 2U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 11U, 3U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 11U, 3U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 11U, 3U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 11U, 3U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 11U, 3U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 11U, 3U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 11U, 3U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 11U, 3U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 11U, 4U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 11U, 4U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 11U, 4U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 11U, 4U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 11U, 4U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 11U, 4U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 11U, 4U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 11U, 4U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 11U, 5U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 11U, 5U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 11U, 5U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 11U, 5U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 11U, 5U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 11U, 5U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 11U, 5U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 11U, 5U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 11U, 6U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 11U, 6U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 11U, 6U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 11U, 6U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 11U, 6U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 11U, 6U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 11U, 6U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 11U, 6U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 11U, 7U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 11U, 7U},
	{instruction_t::trapcc, 0U, 0U, {}, 0U, 11U, 0U, 2U},
	{instruction_t::trapcc, 0U, 0U, {}, 0U, 11U, 0U, 4U},
	{instruction_t::trapcc, 0U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::addq, 6U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::addq, 6U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::addq, 6U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::addq, 6U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::addq, 6U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::addq, 6U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::addq, 6U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::addq, 6U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::addq, 6U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::addq, 6U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::addq, 6U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::addq, 6U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::addq, 6U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::addq, 6U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::addq, 6U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::addq, 6U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::addq, 6U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::addq, 6U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::addq, 6U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::addq, 6U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::addq, 6U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::addq, 6U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::addq, 6U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::addq, 6U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::addq, 6U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::addq, 6U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::addq, 6U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::addq, 6U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::addq, 6U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::addq, 6U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::addq, 6U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::addq, 6U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::addq, 6U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::addq, 6U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::addq, 6U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::addq, 6U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::addq, 6U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::addq, 6U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::addq, 6U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::addq, 6U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::addq, 6U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::addq, 6U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::addq, 6U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::addq, 6U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::addq, 6U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::addq, 6U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::addq, 6U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::addq, 6U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::addq, 6U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::addq, 6U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::addq, 6U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::addq, 6U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::addq, 6U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::addq, 6U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::addq, 6U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::addq, 6U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::addq, 6U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 7U},
	{instruction_t::addq, 6U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::addq, 6U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::addq, 6U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::addq, 6U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::addq, 6U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::addq, 6U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::addq, 6U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::addq, 6U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::addq, 6U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::addq, 6U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::addq, 6U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::addq, 6U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::addq, 6U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::addq, 6U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::addq, 6U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::addq, 6U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::addq, 6U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::addq, 6U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::addq, 6U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::addq, 6U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::addq, 6U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::addq, 6U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::addq, 6U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::addq, 6U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::addq, 6U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::addq, 6U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::addq, 6U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::addq, 6U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::addq, 6U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::addq, 6U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::addq, 6U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::addq, 6U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::addq, 6U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::addq, 6U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::addq, 6U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::addq, 6U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::addq, 6U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::addq, 6U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::addq, 6U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::addq, 6U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::addq, 6U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::addq, 6U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::addq, 6U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::addq, 6U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::addq, 6U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::addq, 6U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::addq, 6U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::addq, 6U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::addq, 6U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::addq, 6U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::addq, 6U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::addq, 6U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::addq, 6U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::addq, 6U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::addq, 6U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::addq, 6U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::addq, 6U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::addq, 6U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 7U},
	{instruction_t::addq, 6U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::addq, 6U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::addq, 6U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::addq, 6U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::addq, 6U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::addq, 6U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::addq, 6U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::addq, 6U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::addq, 6U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::addq, 6U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::addq, 6U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::addq, 6U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::addq, 6U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::addq, 6U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::addq, 6U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::addq, 6U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::addq, 6U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::addq, 6U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::addq, 6U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::addq, 6U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::addq, 6U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::addq, 6U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::addq, 6U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::addq, 6U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::addq, 6U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::addq, 6U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::addq, 6U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::addq, 6U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::addq, 6U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::addq, 6U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::addq, 6U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::addq, 6U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::addq, 6U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::addq, 6U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::addq, 6U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::addq, 6U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::addq, 6U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::addq, 6U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::addq, 6U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::addq, 6U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::addq, 6U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::addq, 6U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::addq, 6U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::addq, 6U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::addq, 6U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::addq, 6U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::addq, 6U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::addq, 6U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::addq, 6U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::addq, 6U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::addq, 6U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::addq, 6U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::addq, 6U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::addq, 6U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::addq, 6U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::addq, 6U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::addq, 6U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::addq, 6U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 7U},
	{instruction_t::addq, 6U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::scc, 0U, 0U, {}, 0U, 12U, 0U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 12U, 0U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 12U, 0U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 12U, 0U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 12U, 0U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 12U, 0U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 12U, 0U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 12U, 0U},
	{instruction_t::dbcc, 0U, 0U, {}, 0U, 12U, 0U, 2U},
	{instruction_t::dbcc, 0U, 1U, {}, 0U, 12U, 0U, 2U},
	{instruction_t::dbcc, 0U, 2U, {}, 0U, 12U, 0U, 2U},
	{instruction_t::dbcc, 0U, 3U, {}, 0U, 12U, 0U, 2U},
	{instruction_t::dbcc, 0U, 4U, {}, 0U, 12U, 0U, 2U},
	{instruction_t::dbcc, 0U, 5U, {}, 0U, 12U, 0U, 2U},
	{instruction_t::dbcc, 0U, 6U, {}, 0U, 12U, 0U, 2U},
	{instruction_t::dbcc, 0U, 7U, {}, 0U, 12U, 0U, 2U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 12U, 2U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 12U, 2U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 12U, 2U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 12U, 2U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 12U, 2U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 12U, 2U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 12U, 2U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 12U, 2U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 12U, 3U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 12U, 3U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 12U, 3U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 12U, 3U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 12U, 3U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 12U, 3U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 12U, 3U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 12U, 3U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 12U, 4U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 12U, 4U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 12U, 4U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 12U, 4U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 12U, 4U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 12U, 4U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 12U, 4U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 12U, 4U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 12U, 5U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 12U, 5U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 12U, 5U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 12U, 5U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 12U, 5U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 12U, 5U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 12U, 5U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 12U, 5U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 12U, 6U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 12U, 6U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 12U, 6U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 12U, 6U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 12U, 6U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 12U, 6U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 12U, 6U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 12U, 6U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 12U, 7U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 12U, 7U},
	{instruction_t::trapcc, 0U, 0U, {}, 0U, 12U, 0U, 2U},
	{instruction_t::trapcc, 0U, 0U, {}, 0U, 12U, 0U, 4U},
	{instruction_t::trapcc, 0U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::subq, 6U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::subq, 6U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::subq, 6U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::subq, 6U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::subq, 6U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::subq, 6U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::subq, 6U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::subq, 6U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::subq, 6U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::subq, 6U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::subq, 6U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::subq, 6U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::subq, 6U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::subq, 6U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::subq, 6U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::subq, 6U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::subq, 6U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::subq, 6U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::subq, 6U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::subq, 6U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::subq, 6U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::subq, 6U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::subq, 6U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::subq, 6U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::subq, 6U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::subq, 6U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::subq, 6U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::subq, 6U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::subq, 6U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::subq, 6U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::subq, 6U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::subq, 6U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::subq, 6U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::subq, 6U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::subq, 6U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::subq, 6U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::subq, 6U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::subq, 6U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::subq, 6U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::subq, 6U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::subq, 6U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::subq, 6U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::subq, 6U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::subq, 6U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::subq, 6U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::subq, 6U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::subq, 6U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::subq, 6U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::subq, 6U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::subq, 6U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::subq, 6U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::subq, 6U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::subq, 6U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::subq, 6U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::subq, 6U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::subq, 6U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::subq, 6U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 7U},
	{instruction_t::subq, 6U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::subq, 6U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::subq, 6U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::subq, 6U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::subq, 6U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::subq, 6U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::subq, 6U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::subq, 6U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::subq, 6U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::subq, 6U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::subq, 6U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::subq, 6U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::subq, 6U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::subq, 6U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::subq, 6U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::subq, 6U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::subq, 6U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::subq, 6U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::subq, 6U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::subq, 6U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::subq, 6U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::subq, 6U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::subq, 6U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::subq, 6U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::subq, 6U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::subq, 6U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::subq, 6U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::subq, 6U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::subq, 6U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::subq, 6U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::subq, 6U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::subq, 6U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::subq, 6U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::subq, 6U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::subq, 6U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::subq, 6U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::subq, 6U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::subq, 6U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::subq, 6U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::subq, 6U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::subq, 6U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::subq, 6U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::subq, 6U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::subq, 6U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::subq, 6U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::subq, 6U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::subq, 6U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::subq, 6U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::subq, 6U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::subq, 6U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::subq, 6U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::subq, 6U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::subq, 6U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::subq, 6U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::subq, 6U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::subq, 6U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::subq, 6U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::subq, 6U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 7U},
	{instruction_t::subq, 6U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::subq, 6U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::subq, 6U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::subq, 6U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::subq, 6U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::subq, 6U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::subq, 6U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::subq, 6U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::subq, 6U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::subq, 6U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::subq, 6U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::subq, 6U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::subq, 6U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::subq, 6U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::subq, 6U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::subq, 6U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::subq, 6U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::subq, 6U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::subq, 6U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::subq, 6U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::subq, 6U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::subq, 6U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::subq, 6U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::subq, 6U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::subq, 6U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::subq, 6U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::subq, 6U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::subq, 6U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::subq, 6U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::subq, 6U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::subq, 6U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::subq, 6U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::subq, 6U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::subq, 6U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::subq, 6U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::subq, 6U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::subq, 6U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::subq, 6U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::subq, 6U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::subq, 6U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::subq, 6U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::subq, 6U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::subq, 6U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::subq, 6U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::subq, 6U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::subq, 6U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::subq, 6U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::subq, 6U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::subq, 6U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::subq, 6U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::subq, 6U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::subq, 6U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::subq, 6U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::subq, 6U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::subq, 6U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::subq, 6U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::subq, 6U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::subq, 6U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 7U},
	{instruction_t::subq, 6U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::scc, 0U, 0U, {}, 0U, 13U, 0U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 13U, 0U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 13U, 0U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 13U, 0U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 13U, 0U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 13U, 0U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 13U, 0U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 13U, 0U},
	{instruction_t::dbcc, 0U, 0U, {}, 0U, 13U, 0U, 2U},
	{instruction_t::dbcc, 0U, 1U, {}, 0U, 13U, 0U, 2U},
	{instruction_t::dbcc, 0U, 2U, {}, 0U, 13U, 0U, 2U},
	{instruction_t::dbcc, 0U, 3U, {}, 0U, 13U, 0U, 2U},
	{instruction_t::dbcc, 0U, 4U, {}, 0U, 13U, 0U, 2U},
	{instruction_t::dbcc, 0U, 5U, {}, 0U, 13U, 0U, 2U},
	{instruction_t::dbcc, 0U, 6U, {}, 0U, 13U, 0U, 2U},
	{instruction_t::dbcc, 0U, 7U, {}, 0U, 13U, 0U, 2U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 13U, 2U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 13U, 2U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 13U, 2U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 13U, 2U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 13U, 2U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 13U, 2U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 13U, 2U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 13U, 2U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 13U, 3U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 13U, 3U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 13U, 3U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 13U, 3U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 13U, 3U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 13U, 3U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 13U, 3U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 13U, 3U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 13U, 4U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 13U, 4U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 13U, 4U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 13U, 4U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 13U, 4U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 13U, 4U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 13U, 4U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 13U, 4U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 13U, 5U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 13U, 5U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 13U, 5U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 13U, 5U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 13U, 5U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 13U, 5U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 13U, 5U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 13U, 5U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 13U, 6U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 13U, 6U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 13U, 6U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 13U, 6U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 13U, 6U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 13U, 6U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 13U, 6U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 13U, 6U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 13U, 7U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 13U, 7U},
	{instruction_t::trapcc, 0U, 0U, {}, 0U, 13U, 0U, 2U},
	{instruction_t::trapcc, 0U, 0U, {}, 0U, 13U, 0U, 4U},
	{instruction_t::trapcc, 0U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::addq, 7U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::addq, 7U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::addq, 7U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::addq, 7U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::addq, 7U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::addq, 7U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::addq, 7U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::addq, 7U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::addq, 7U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::addq, 7U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::addq, 7U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::addq, 7U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::addq, 7U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::addq, 7U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::addq, 7U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::addq, 7U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::addq, 7U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::addq, 7U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::addq, 7U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::addq, 7U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::addq, 7U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::addq, 7U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::addq, 7U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::addq, 7U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::addq, 7U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::addq, 7U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::addq, 7U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::addq, 7U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::addq, 7U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::addq, 7U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::addq, 7U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::addq, 7U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::addq, 7U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::addq, 7U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::addq, 7U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::addq, 7U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::addq, 7U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::addq, 7U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::addq, 7U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::addq, 7U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::addq, 7U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::addq, 7U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::addq, 7U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::addq, 7U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::addq, 7U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::addq, 7U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::addq, 7U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::addq, 7U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::addq, 7U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::addq, 7U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::addq, 7U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::addq, 7U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::addq, 7U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::addq, 7U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::addq, 7U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::addq, 7U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::addq, 7U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 7U},
	{instruction_t::addq, 7U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::addq, 7U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::addq, 7U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::addq, 7U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::addq, 7U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::addq, 7U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::addq, 7U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::addq, 7U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::addq, 7U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::addq, 7U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::addq, 7U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::addq, 7U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::addq, 7U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::addq, 7U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::addq, 7U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::addq, 7U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::addq, 7U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::addq, 7U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::addq, 7U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::addq, 7U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::addq, 7U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::addq, 7U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::addq, 7U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::addq, 7U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::addq, 7U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::addq, 7U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::addq, 7U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::addq, 7U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::addq, 7U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::addq, 7U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::addq, 7U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::addq, 7U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::addq, 7U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::addq, 7U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::addq, 7U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::addq, 7U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::addq, 7U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::addq, 7U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::addq, 7U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::addq, 7U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::addq, 7U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::addq, 7U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::addq, 7U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::addq, 7U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::addq, 7U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::addq, 7U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::addq, 7U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::addq, 7U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::addq, 7U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::addq, 7U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::addq, 7U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::addq, 7U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::addq, 7U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::addq, 7U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::addq, 7U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::addq, 7U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::addq, 7U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::addq, 7U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 7U},
	{instruction_t::addq, 7U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::addq, 7U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::addq, 7U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::addq, 7U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::addq, 7U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::addq, 7U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::addq, 7U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::addq, 7U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::addq, 7U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::addq, 7U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::addq, 7U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::addq, 7U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::addq, 7U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::addq, 7U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::addq, 7U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::addq, 7U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::addq, 7U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::addq, 7U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::addq, 7U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::addq, 7U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::addq, 7U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::addq, 7U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::addq, 7U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::addq, 7U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::addq, 7U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::addq, 7U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::addq, 7U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::addq, 7U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::addq, 7U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::addq, 7U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::addq, 7U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::addq, 7U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::addq, 7U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::addq, 7U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::addq, 7U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::addq, 7U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::addq, 7U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::addq, 7U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::addq, 7U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::addq, 7U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::addq, 7U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::addq, 7U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::addq, 7U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::addq, 7U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::addq, 7U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::addq, 7U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::addq, 7U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::addq, 7U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::addq, 7U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::addq, 7U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::addq, 7U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::addq, 7U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::addq, 7U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::addq, 7U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::addq, 7U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::addq, 7U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::addq, 7U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::addq, 7U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 7U},
	{instruction_t::addq, 7U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::scc, 0U, 0U, {}, 0U, 14U, 0U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 14U, 0U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 14U, 0U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 14U, 0U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 14U, 0U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 14U, 0U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 14U, 0U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 14U, 0U},
	{instruction_t::dbcc, 0U, 0U, {}, 0U, 14U, 0U, 2U},
	{instruction_t::dbcc, 0U, 1U, {}, 0U, 14U, 0U, 2U},
	{instruction_t::dbcc, 0U, 2U, {}, 0U, 14U, 0U, 2U},
	{instruction_t::dbcc, 0U, 3U, {}, 0U, 14U, 0U, 2U},
	{instruction_t::dbcc, 0U, 4U, {}, 0U, 14U, 0U, 2U},
	{instruction_t::dbcc, 0U, 5U, {}, 0U, 14U, 0U, 2U},
	{instruction_t::dbcc, 0U, 6U, {}, 0U, 14U, 0U, 2U},
	{instruction_t::dbcc, 0U, 7U, {}, 0U, 14U, 0U, 2U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 14U, 2U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 14U, 2U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 14U, 2U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 14U, 2U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 14U, 2U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 14U, 2U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 14U, 2U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 14U, 2U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 14U, 3U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 14U, 3U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 14U, 3U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 14U, 3U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 14U, 3U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 14U, 3U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 14U, 3U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 14U, 3U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 14U, 4U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 14U, 4U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 14U, 4U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 14U, 4U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 14U, 4U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 14U, 4U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 14U, 4U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 14U, 4U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 14U, 5U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 14U, 5U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 14U, 5U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 14U, 5U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 14U, 5U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 14U, 5U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 14U, 5U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 14U, 5U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 14U, 6U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 14U, 6U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 14U, 6U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 14U, 6U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 14U, 6U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 14U, 6U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 14U, 6U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 14U, 6U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 14U, 7U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 14U, 7U},
	{instruction_t::trapcc, 0U, 0U, {}, 0U, 14U, 0U, 2U},
	{instruction_t::trapcc, 0U, 0U, {}, 0U, 14U, 0U, 4U},
	{instruction_t::trapcc, 0U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::subq, 7U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::subq, 7U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::subq, 7U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::subq, 7U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::subq, 7U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::subq, 7U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::subq, 7U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::subq, 7U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 0U},
	{instruction_t::subq, 7U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::subq, 7U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::subq, 7U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::subq, 7U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::subq, 7U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::subq, 7U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::subq, 7U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::subq, 7U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 1U},
	{instruction_t::subq, 7U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::subq, 7U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::subq, 7U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::subq, 7U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::subq, 7U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::subq, 7U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::subq, 7U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::subq, 7U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 2U},
	{instruction_t::subq, 7U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::subq, 7U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::subq, 7U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::subq, 7U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::subq, 7U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::subq, 7U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::subq, 7U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::subq, 7U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 3U},
	{instruction_t::subq, 7U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::subq, 7U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::subq, 7U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::subq, 7U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::subq, 7U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::subq, 7U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::subq, 7U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::subq, 7U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 4U},
	{instruction_t::subq, 7U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::subq, 7U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::subq, 7U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::subq, 7U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::subq, 7U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::subq, 7U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::subq, 7U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::subq, 7U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 5U},
	{instruction_t::subq, 7U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::subq, 7U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::subq, 7U, 2U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::subq, 7U, 3U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::subq, 7U, 4U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::subq, 7U, 5U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::subq, 7U, 6U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::subq, 7U, 7U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 6U},
	{instruction_t::subq, 7U, 0U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 7U},
	{instruction_t::subq, 7U, 1U, {operationFlags_t::immediateNotRegister}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::subq, 7U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::subq, 7U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::subq, 7U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::subq, 7U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::subq, 7U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::subq, 7U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::subq, 7U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::subq, 7U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 0U},
	{instruction_t::subq, 7U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::subq, 7U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::subq, 7U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::subq, 7U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::subq, 7U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::subq, 7U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::subq, 7U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::subq, 7U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 1U},
	{instruction_t::subq, 7U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::subq, 7U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::subq, 7U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::subq, 7U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::subq, 7U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::subq, 7U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::subq, 7U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::subq, 7U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 2U},
	{instruction_t::subq, 7U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::subq, 7U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::subq, 7U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::subq, 7U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::subq, 7U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::subq, 7U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::subq, 7U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::subq, 7U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 3U},
	{instruction_t::subq, 7U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::subq, 7U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::subq, 7U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::subq, 7U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::subq, 7U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::subq, 7U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::subq, 7U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::subq, 7U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 4U},
	{instruction_t::subq, 7U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::subq, 7U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::subq, 7U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::subq, 7U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::subq, 7U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::subq, 7U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::subq, 7U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::subq, 7U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 5U},
	{instruction_t::subq, 7U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::subq, 7U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::subq, 7U, 2U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::subq, 7U, 3U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::subq, 7U, 4U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::subq, 7U, 5U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::subq, 7U, 6U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::subq, 7U, 7U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 6U},
	{instruction_t::subq, 7U, 0U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 7U},
	{instruction_t::subq, 7U, 1U, {operationFlags_t::immediateNotRegister}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::subq, 7U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::subq, 7U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::subq, 7U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::subq, 7U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::subq, 7U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::subq, 7U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::subq, 7U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::subq, 7U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 0U},
	{instruction_t::subq, 7U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::subq, 7U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::subq, 7U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::subq, 7U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::subq, 7U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::subq, 7U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::subq, 7U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::subq, 7U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 1U},
	{instruction_t::subq, 7U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::subq, 7U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::subq, 7U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::subq, 7U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::subq, 7U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::subq, 7U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::subq, 7U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::subq, 7U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 2U},
	{instruction_t::subq, 7U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::subq, 7U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::subq, 7U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::subq, 7U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::subq, 7U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::subq, 7U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::subq, 7U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::subq, 7U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 3U},
	{instruction_t::subq, 7U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::subq, 7U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::subq, 7U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::subq, 7U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::subq, 7U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::subq, 7U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::subq, 7U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::subq, 7U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 4U},
	{instruction_t::subq, 7U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::subq, 7U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::subq, 7U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::subq, 7U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::subq, 7U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::subq, 7U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::subq, 7U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::subq, 7U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 5U},
	{instruction_t::subq, 7U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::subq, 7U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::subq, 7U, 2U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::subq, 7U, 3U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::subq, 7U, 4U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::subq, 7U, 5U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::subq, 7U, 6U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::subq, 7U, 7U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 6U},
	{instruction_t::subq, 7U, 0U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 7U},
	{instruction_t::subq, 7U, 1U, {operationFlags_t::immediateNotRegister}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::scc, 0U, 0U, {}, 0U, 15U, 0U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 15U, 0U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 15U, 0U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 15U, 0U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 15U, 0U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 15U, 0U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 15U, 0U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 15U, 0U},
	{instruction_t::dbcc, 0U, 0U, {}, 0U, 15U, 0U, 2U},
	{instruction_t::dbcc, 0U, 1U, {}, 0U, 15U, 0U, 2U},
	{instruction_t::dbcc, 0U, 2U, {}, 0U, 15U, 0U, 2U},
	{instruction_t::dbcc, 0U, 3U, {}, 0U, 15U, 0U, 2U},
	{instruction_t::dbcc, 0U, 4U, {}, 0U, 15U, 0U, 2U},
	{instruction_t::dbcc, 0U, 5U, {}, 0U, 15U, 0U, 2U},
	{instruction_t::dbcc, 0U, 6U, {}, 0U, 15U, 0U, 2U},
	{instruction_t::dbcc, 0U, 7U, {}, 0U, 15U, 0U, 2U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 15U, 2U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 15U, 2U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 15U, 2U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 15U, 2U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 15U, 2U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 15U, 2U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 15U, 2U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 15U, 2U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 15U, 3U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 15U, 3U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 15U, 3U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 15U, 3U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 15U, 3U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 15U, 3U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 15U, 3U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 15U, 3U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 15U, 4U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 15U, 4U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 15U, 4U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 15U, 4U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 15U, 4U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 15U, 4U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 15U, 4U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 15U, 4U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 15U, 5U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 15U, 5U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 15U, 5U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 15U, 5U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 15U, 5U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 15U, 5U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 15U, 5U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 15U, 5U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 15U, 6U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 15U, 6U},
	{instruction_t::scc, 0U, 2U, {}, 0U, 15U, 6U},
	{instruction_t::scc, 0U, 3U, {}, 0U, 15U, 6U},
	{instruction_t::scc, 0U, 4U, {}, 0U, 15U, 6U},
	{instruction_t::scc, 0U, 5U, {}, 0U, 15U, 6U},
	{instruction_t::scc, 0U, 6U, {}, 0U, 15U, 6U},
	{instruction_t::scc, 0U, 7U, {}, 0U, 15U, 6U},
	{instruction_t::scc, 0U, 0U, {}, 0U, 15U, 7U},
	{instruction_t::scc, 0U, 1U, {}, 0U, 15U, 7U},
	{instruction_t::trapcc, 0U, 0U, {}, 0U, 15U, 0U, 2U},
	{instruction_t::trapcc, 0U, 0U, {}, 0U, 15U, 0U, 4U},
	{instruction_t::trapcc, 0U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::bra, 0x00U, 0U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::bra, 0x01U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x02U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x03U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x04U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x05U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x06U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x07U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x08U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x09U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x0aU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x0bU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x0cU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x0dU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x0eU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x0fU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x10U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x11U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x12U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x13U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x14U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x15U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x16U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x17U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x18U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x19U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x1aU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x1bU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x1cU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x1dU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x1eU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x1fU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x20U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x21U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x22U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x23U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x24U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x25U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x26U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x27U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x28U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x29U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x2aU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x2bU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x2cU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x2dU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x2eU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x2fU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x30U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x31U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x32U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x33U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x34U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x35U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x36U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x37U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x38U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x39U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x3aU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x3bU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x3cU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x3dU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x3eU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x3fU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x40U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x41U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x42U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x43U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x44U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x45U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x46U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x47U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x48U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x49U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x4aU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x4bU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x4cU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x4dU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x4eU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x4fU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x50U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x51U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x52U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x53U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x54U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x55U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x56U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x57U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x58U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x59U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x5aU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x5bU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x5cU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x5dU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x5eU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x5fU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x60U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x61U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x62U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x63U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x64U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x65U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x66U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x67U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x68U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x69U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x6aU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x6bU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x6cU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x6dU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x6eU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x6fU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x70U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x71U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x72U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x73U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x74U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x75U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x76U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x77U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x78U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x79U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x7aU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x7bU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x7cU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x7dU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x7eU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x7fU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x80U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x81U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x82U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x83U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x84U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x85U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x86U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x87U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x88U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x89U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x8aU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x8bU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x8cU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x8dU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x8eU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x8fU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x90U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x91U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x92U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x93U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x94U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x95U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x96U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x97U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x98U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x99U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x9aU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x9bU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x9cU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x9dU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x9eU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0x9fU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xa0U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xa1U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xa2U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xa3U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xa4U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xa5U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xa6U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xa7U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xa8U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xa9U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xaaU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xabU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xacU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xadU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xaeU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xafU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xb0U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xb1U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xb2U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xb3U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xb4U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xb5U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xb6U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xb7U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xb8U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xb9U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xbaU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xbbU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xbcU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xbdU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xbeU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xbfU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xc0U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xc1U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xc2U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xc3U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xc4U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xc5U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xc6U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xc7U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xc8U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xc9U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xcaU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xcbU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xccU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xcdU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xceU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xcfU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xd0U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xd1U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xd2U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xd3U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xd4U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xd5U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xd6U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xd7U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xd8U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xd9U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xdaU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xdbU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xdcU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xddU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xdeU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xdfU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xe0U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xe1U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xe2U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xe3U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xe4U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xe5U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xe6U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xe7U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xe8U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xe9U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xeaU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xebU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xecU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xedU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xeeU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xefU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xf0U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xf1U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xf2U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xf3U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xf4U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xf5U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xf6U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xf7U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xf8U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xf9U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xfaU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xfbU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xfcU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xfdU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xfeU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bra, 0xffU, 0U, {}, 0U, 0U, 0U, 4U},
	{instruction_t::bsr, 0x00U, 0U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::bsr, 0x01U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x02U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x03U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x04U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x05U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x06U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x07U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x08U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x09U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x0aU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x0bU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x0cU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x0dU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x0eU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x0fU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x10U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x11U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x12U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x13U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x14U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x15U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x16U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x17U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x18U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x19U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x1aU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x1bU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x1cU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x1dU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x1eU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x1fU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x20U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x21U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x22U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x23U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x24U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x25U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x26U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x27U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x28U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x29U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x2aU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x2bU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x2cU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x2dU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x2eU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x2fU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x30U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x31U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x32U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x33U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x34U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x35U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x36U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x37U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x38U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x39U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x3aU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x3bU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x3cU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x3dU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x3eU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x3fU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x40U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x41U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x42U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x43U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x44U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x45U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x46U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x47U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x48U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x49U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x4aU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x4bU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x4cU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x4dU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x4eU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x4fU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x50U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x51U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x52U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x53U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x54U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x55U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x56U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x57U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x58U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x59U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x5aU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x5bU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x5cU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x5dU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x5eU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x5fU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x60U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x61U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x62U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x63U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x64U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x65U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x66U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x67U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x68U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x69U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x6aU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x6bU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x6cU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x6dU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x6eU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x6fU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x70U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x71U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x72U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x73U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x74U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x75U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x76U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x77U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x78U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x79U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x7aU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x7bU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x7cU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x7dU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x7eU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x7fU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x80U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x81U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x82U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x83U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x84U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x85U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x86U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x87U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x88U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x89U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x8aU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x8bU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x8cU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x8dU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x8eU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x8fU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x90U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x91U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x92U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x93U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x94U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x95U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x96U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x97U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x98U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x99U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x9aU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x9bU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x9cU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x9dU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x9eU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0x9fU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xa0U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xa1U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xa2U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xa3U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xa4U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xa5U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xa6U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xa7U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xa8U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xa9U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xaaU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xabU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xacU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xadU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xaeU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xafU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xb0U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xb1U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xb2U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xb3U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xb4U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xb5U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xb6U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xb7U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xb8U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xb9U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xbaU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xbbU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xbcU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xbdU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xbeU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xbfU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xc0U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xc1U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xc2U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xc3U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xc4U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xc5U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xc6U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xc7U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xc8U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xc9U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xcaU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xcbU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xccU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xcdU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xceU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xcfU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xd0U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xd1U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xd2U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xd3U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xd4U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xd5U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xd6U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xd7U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xd8U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xd9U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xdaU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xdbU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xdcU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xddU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xdeU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xdfU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xe0U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xe1U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xe2U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xe3U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xe4U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xe5U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xe6U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xe7U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xe8U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xe9U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xeaU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xebU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xecU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xedU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xeeU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xefU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xf0U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xf1U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xf2U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xf3U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xf4U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xf5U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xf6U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xf7U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xf8U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xf9U, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xfaU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xfbU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xfcU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xfdU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xfeU, 0U, {}, 0U, 0U, 0U, 0U},
	{instruction_t::bsr, 0xffU, 0U, {}, 0U, 0U, 0U, 4U},
	{instruction_t::bcc, 0x00U, 0U, {}, 0U, 2U, 0U, 2U},
	{instruction_t::bcc, 0x01U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x02U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x03U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x04U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x05U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x06U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x07U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x08U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x09U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x0aU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x0bU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x0cU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x0dU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x0eU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x0fU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x10U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x11U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x12U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x13U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x14U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x15U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x16U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x17U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x18U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x19U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x1aU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x1bU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x1cU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x1dU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x1eU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x1fU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x20U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x21U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x22U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x23U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x24U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x25U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x26U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x27U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x28U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x29U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x2aU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x2bU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x2cU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x2dU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x2eU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x2fU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x30U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x31U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x32U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x33U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x34U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x35U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x36U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x37U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x38U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x39U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x3aU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x3bU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x3cU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x3dU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x3eU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x3fU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x40U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x41U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x42U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x43U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x44U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x45U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x46U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x47U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x48U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x49U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x4aU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x4bU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x4cU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x4dU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x4eU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x4fU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x50U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x51U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x52U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x53U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x54U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x55U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x56U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x57U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x58U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x59U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x5aU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x5bU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x5cU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x5dU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x5eU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x5fU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x60U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x61U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x62U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x63U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x64U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x65U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x66U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x67U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x68U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x69U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x6aU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x6bU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x6cU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x6dU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x6eU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x6fU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x70U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x71U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x72U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x73U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x74U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x75U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x76U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x77U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x78U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x79U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x7aU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x7bU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x7cU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x7dU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x7eU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x7fU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x80U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x81U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x82U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x83U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x84U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x85U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x86U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x87U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x88U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x89U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x8aU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x8bU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x8cU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x8dU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x8eU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x8fU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x90U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x91U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x92U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x93U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x94U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x95U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x96U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x97U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x98U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x99U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x9aU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x9bU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x9cU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x9dU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x9eU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0x9fU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xa0U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xa1U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xa2U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xa3U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xa4U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xa5U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xa6U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xa7U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xa8U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xa9U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xaaU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xabU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xacU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xadU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xaeU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xafU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xb0U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xb1U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xb2U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xb3U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xb4U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xb5U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xb6U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xb7U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xb8U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xb9U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xbaU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xbbU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xbcU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xbdU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xbeU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xbfU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xc0U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xc1U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xc2U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xc3U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xc4U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xc5U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xc6U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xc7U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xc8U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xc9U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xcaU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xcbU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xccU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xcdU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xceU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xcfU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xd0U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xd1U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xd2U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xd3U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xd4U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xd5U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xd6U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xd7U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xd8U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xd9U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xdaU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xdbU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xdcU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xddU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xdeU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xdfU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xe0U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xe1U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xe2U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xe3U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xe4U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xe5U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xe6U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xe7U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xe8U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xe9U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xeaU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xebU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xecU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xedU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xeeU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xefU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xf0U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xf1U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xf2U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xf3U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xf4U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xf5U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xf6U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xf7U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xf8U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xf9U, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xfaU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xfbU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xfcU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xfdU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xfeU, 0U, {}, 0U, 2U, 0U, 0U},
	{instruction_t::bcc, 0xffU, 0U, {}, 0U, 2U, 0U, 4U},
	{instruction_t::bcc, 0x00U, 0U, {}, 0U, 3U, 0U, 2U},
	{instruction_t::bcc, 0x01U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x02U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x03U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x04U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x05U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x06U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x07U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x08U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x09U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x0aU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x0bU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x0cU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x0dU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x0eU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x0fU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x10U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x11U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x12U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x13U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x14U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x15U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x16U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x17U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x18U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x19U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x1aU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x1bU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x1cU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x1dU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x1eU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x1fU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x20U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x21U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x22U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x23U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x24U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x25U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x26U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x27U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x28U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x29U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x2aU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x2bU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x2cU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x2dU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x2eU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x2fU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x30U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x31U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x32U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x33U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x34U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x35U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x36U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x37U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x38U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x39U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x3aU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x3bU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x3cU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x3dU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x3eU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x3fU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x40U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x41U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x42U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x43U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x44U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x45U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x46U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x47U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x48U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x49U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x4aU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x4bU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x4cU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x4dU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x4eU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x4fU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x50U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x51U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x52U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x53U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x54U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x55U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x56U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x57U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x58U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x59U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x5aU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x5bU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x5cU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x5dU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x5eU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x5fU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x60U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x61U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x62U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x63U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x64U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x65U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x66U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x67U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x68U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x69U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x6aU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x6bU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x6cU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x6dU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x6eU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x6fU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x70U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x71U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x72U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x73U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x74U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x75U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x76U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x77U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x78U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x79U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x7aU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x7bU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x7cU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x7dU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x7eU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x7fU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x80U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x81U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x82U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x83U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x84U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x85U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x86U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x87U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x88U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x89U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x8aU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x8bU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x8cU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x8dU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x8eU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x8fU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x90U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x91U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x92U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x93U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x94U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x95U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x96U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x97U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x98U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x99U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x9aU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x9bU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x9cU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x9dU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x9eU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0x9fU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xa0U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xa1U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xa2U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xa3U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xa4U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xa5U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xa6U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xa7U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xa8U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xa9U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xaaU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xabU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xacU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xadU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xaeU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xafU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xb0U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xb1U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xb2U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xb3U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xb4U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xb5U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xb6U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xb7U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xb8U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xb9U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xbaU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xbbU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xbcU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xbdU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xbeU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xbfU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xc0U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xc1U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xc2U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xc3U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xc4U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xc5U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xc6U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xc7U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xc8U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xc9U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xcaU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xcbU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xccU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xcdU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xceU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xcfU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xd0U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xd1U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xd2U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xd3U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xd4U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xd5U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xd6U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xd7U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xd8U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xd9U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xdaU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xdbU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xdcU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xddU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xdeU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xdfU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xe0U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xe1U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xe2U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xe3U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xe4U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xe5U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xe6U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xe7U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xe8U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xe9U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xeaU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xebU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xecU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xedU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xeeU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xefU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xf0U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xf1U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xf2U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xf3U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xf4U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xf5U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xf6U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xf7U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xf8U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xf9U, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xfaU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xfbU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xfcU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xfdU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xfeU, 0U, {}, 0U, 3U, 0U, 0U},
	{instruction_t::bcc, 0xffU, 0U, {}, 0U, 3U, 0U, 4U},
	{instruction_t::bcc, 0x00U, 0U, {}, 0U, 4U, 0U, 2U},
	{instruction_t::bcc, 0x01U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x02U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x03U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x04U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x05U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x06U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x07U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x08U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x09U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x0aU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x0bU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x0cU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x0dU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x0eU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x0fU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x10U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x11U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x12U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x13U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x14U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x15U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x16U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x17U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x18U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x19U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x1aU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x1bU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x1cU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x1dU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x1eU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x1fU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x20U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x21U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x22U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x23U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x24U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x25U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x26U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x27U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x28U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x29U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x2aU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x2bU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x2cU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x2dU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x2eU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x2fU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x30U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x31U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x32U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x33U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x34U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x35U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x36U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x37U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x38U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x39U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x3aU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x3bU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x3cU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x3dU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x3eU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x3fU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x40U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x41U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x42U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x43U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x44U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x45U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x46U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x47U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x48U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x49U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x4aU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x4bU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x4cU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x4dU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x4eU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x4fU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x50U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x51U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x52U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x53U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x54U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x55U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x56U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x57U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x58U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x59U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x5aU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x5bU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x5cU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x5dU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x5eU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x5fU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x60U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x61U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x62U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x63U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x64U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x65U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x66U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x67U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x68U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x69U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x6aU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x6bU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x6cU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x6dU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x6eU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x6fU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x70U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x71U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x72U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x73U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x74U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x75U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x76U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x77U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x78U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x79U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x7aU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x7bU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x7cU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x7dU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x7eU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x7fU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x80U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x81U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x82U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x83U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x84U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x85U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x86U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x87U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x88U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x89U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x8aU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x8bU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x8cU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x8dU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x8eU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x8fU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x90U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x91U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x92U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x93U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x94U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x95U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x96U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x97U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x98U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x99U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x9aU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x9bU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x9cU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x9dU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x9eU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0x9fU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xa0U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xa1U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xa2U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xa3U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xa4U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xa5U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xa6U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xa7U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xa8U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xa9U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xaaU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xabU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xacU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xadU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xaeU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xafU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xb0U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xb1U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xb2U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xb3U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xb4U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xb5U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xb6U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xb7U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xb8U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xb9U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xbaU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xbbU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xbcU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xbdU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xbeU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xbfU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xc0U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xc1U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xc2U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xc3U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xc4U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xc5U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xc6U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xc7U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xc8U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xc9U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xcaU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xcbU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xccU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xcdU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xceU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xcfU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xd0U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xd1U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xd2U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xd3U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xd4U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xd5U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xd6U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xd7U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xd8U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xd9U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xdaU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xdbU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xdcU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xddU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xdeU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xdfU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xe0U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xe1U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xe2U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xe3U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xe4U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xe5U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xe6U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xe7U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xe8U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xe9U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xeaU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xebU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xecU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xedU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xeeU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xefU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xf0U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xf1U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xf2U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xf3U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xf4U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xf5U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xf6U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xf7U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xf8U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xf9U, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xfaU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xfbU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xfcU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xfdU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xfeU, 0U, {}, 0U, 4U, 0U, 0U},
	{instruction_t::bcc, 0xffU, 0U, {}, 0U, 4U, 0U, 4U},
	{instruction_t::bcc, 0x00U, 0U, {}, 0U, 5U, 0U, 2U},
	{instruction_t::bcc, 0x01U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x02U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x03U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x04U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x05U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x06U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x07U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x08U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x09U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x0aU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x0bU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x0cU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x0dU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x0eU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x0fU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x10U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x11U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x12U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x13U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x14U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x15U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x16U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x17U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x18U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x19U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x1aU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x1bU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x1cU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x1dU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x1eU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x1fU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x20U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x21U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x22U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x23U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x24U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x25U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x26U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x27U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x28U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x29U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x2aU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x2bU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x2cU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x2dU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x2eU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x2fU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x30U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x31U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x32U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x33U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x34U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x35U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x36U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x37U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x38U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x39U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x3aU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x3bU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x3cU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x3dU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x3eU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x3fU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x40U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x41U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x42U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x43U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x44U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x45U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x46U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x47U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x48U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x49U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x4aU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x4bU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x4cU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x4dU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x4eU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x4fU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x50U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x51U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x52U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x53U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x54U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x55U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x56U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x57U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x58U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x59U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x5aU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x5bU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x5cU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x5dU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x5eU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x5fU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x60U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x61U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x62U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x63U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x64U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x65U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x66U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x67U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x68U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x69U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x6aU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x6bU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x6cU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x6dU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x6eU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x6fU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x70U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x71U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x72U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x73U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x74U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x75U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x76U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x77U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x78U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x79U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x7aU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x7bU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x7cU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x7dU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x7eU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x7fU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x80U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x81U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x82U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x83U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x84U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x85U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x86U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x87U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x88U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x89U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x8aU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x8bU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x8cU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x8dU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x8eU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x8fU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x90U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x91U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x92U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x93U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x94U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x95U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x96U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x97U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x98U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x99U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x9aU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x9bU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x9cU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x9dU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x9eU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0x9fU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xa0U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xa1U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xa2U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xa3U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xa4U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xa5U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xa6U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xa7U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xa8U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xa9U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xaaU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xabU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xacU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xadU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xaeU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xafU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xb0U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xb1U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xb2U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xb3U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xb4U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xb5U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xb6U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xb7U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xb8U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xb9U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xbaU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xbbU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xbcU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xbdU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xbeU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xbfU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xc0U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xc1U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xc2U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xc3U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xc4U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xc5U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xc6U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xc7U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xc8U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xc9U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xcaU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xcbU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xccU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xcdU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xceU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xcfU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xd0U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xd1U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xd2U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xd3U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xd4U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xd5U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xd6U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xd7U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xd8U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xd9U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xdaU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xdbU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xdcU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xddU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xdeU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xdfU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xe0U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xe1U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xe2U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xe3U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xe4U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xe5U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xe6U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xe7U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xe8U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xe9U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xeaU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xebU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xecU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xedU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xeeU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xefU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xf0U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xf1U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xf2U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xf3U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xf4U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xf5U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xf6U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xf7U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xf8U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xf9U, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xfaU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xfbU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xfcU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xfdU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xfeU, 0U, {}, 0U, 5U, 0U, 0U},
	{instruction_t::bcc, 0xffU, 0U, {}, 0U, 5U, 0U, 4U},
	{instruction_t::bcc, 0x00U, 0U, {}, 0U, 6U, 0U, 2U},
	{instruction_t::bcc, 0x01U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x02U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x03U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x04U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x05U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x06U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x07U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x08U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x09U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x0aU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x0bU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x0cU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x0dU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x0eU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x0fU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x10U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x11U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x12U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x13U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x14U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x15U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x16U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x17U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x18U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x19U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x1aU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x1bU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x1cU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x1dU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x1eU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x1fU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x20U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x21U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x22U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x23U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x24U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x25U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x26U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x27U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x28U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x29U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x2aU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x2bU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x2cU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x2dU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x2eU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x2fU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x30U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x31U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x32U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x33U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x34U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x35U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x36U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x37U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x38U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x39U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x3aU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x3bU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x3cU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x3dU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x3eU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x3fU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x40U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x41U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x42U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x43U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x44U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x45U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x46U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x47U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x48U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x49U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x4aU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x4bU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x4cU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x4dU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x4eU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x4fU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x50U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x51U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x52U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x53U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x54U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x55U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x56U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x57U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x58U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x59U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x5aU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x5bU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x5cU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x5dU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x5eU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x5fU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x60U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x61U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x62U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x63U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x64U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x65U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x66U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x67U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x68U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x69U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x6aU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x6bU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x6cU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x6dU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x6eU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x6fU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x70U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x71U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x72U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x73U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x74U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x75U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x76U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x77U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x78U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x79U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x7aU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x7bU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x7cU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x7dU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x7eU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x7fU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x80U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x81U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x82U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x83U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x84U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x85U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x86U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x87U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x88U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x89U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x8aU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x8bU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x8cU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x8dU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x8eU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x8fU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x90U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x91U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x92U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x93U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x94U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x95U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x96U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x97U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x98U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x99U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x9aU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x9bU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x9cU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x9dU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x9eU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0x9fU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xa0U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xa1U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xa2U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xa3U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xa4U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xa5U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xa6U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xa7U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xa8U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xa9U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xaaU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xabU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xacU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xadU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xaeU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xafU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xb0U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xb1U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xb2U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xb3U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xb4U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xb5U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xb6U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xb7U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xb8U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xb9U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xbaU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xbbU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xbcU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xbdU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xbeU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xbfU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xc0U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xc1U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xc2U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xc3U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xc4U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xc5U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xc6U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xc7U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xc8U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xc9U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xcaU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xcbU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xccU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xcdU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xceU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xcfU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xd0U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xd1U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xd2U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xd3U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xd4U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xd5U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xd6U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xd7U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xd8U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xd9U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xdaU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xdbU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xdcU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xddU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xdeU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xdfU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xe0U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xe1U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xe2U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xe3U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xe4U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xe5U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xe6U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xe7U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xe8U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xe9U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xeaU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xebU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xecU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xedU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xeeU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xefU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xf0U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xf1U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xf2U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xf3U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xf4U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xf5U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xf6U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xf7U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xf8U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xf9U, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xfaU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xfbU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xfcU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xfdU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xfeU, 0U, {}, 0U, 6U, 0U, 0U},
	{instruction_t::bcc, 0xffU, 0U, {}, 0U, 6U, 0U, 4U},
	{instruction_t::bcc, 0x00U, 0U, {}, 0U, 7U, 0U, 2U},
	{instruction_t::bcc, 0x01U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x02U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x03U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x04U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x05U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x06U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x07U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x08U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x09U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x0aU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x0bU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x0cU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x0dU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x0eU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x0fU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x10U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x11U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x12U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x13U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x14U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x15U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x16U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x17U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x18U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x19U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x1aU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x1bU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x1cU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x1dU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x1eU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x1fU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x20U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x21U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x22U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x23U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x24U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x25U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x26U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x27U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x28U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x29U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x2aU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x2bU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x2cU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x2dU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x2eU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x2fU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x30U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x31U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x32U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x33U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x34U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x35U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x36U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x37U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x38U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x39U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x3aU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x3bU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x3cU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x3dU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x3eU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x3fU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x40U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x41U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x42U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x43U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x44U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x45U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x46U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x47U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x48U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x49U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x4aU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x4bU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x4cU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x4dU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x4eU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x4fU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x50U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x51U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x52U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x53U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x54U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x55U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x56U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x57U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x58U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x59U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x5aU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x5bU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x5cU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x5dU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x5eU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x5fU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x60U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x61U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x62U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x63U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x64U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x65U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x66U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x67U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x68U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x69U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x6aU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x6bU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x6cU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x6dU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x6eU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x6fU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x70U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x71U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x72U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x73U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x74U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x75U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x76U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x77U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x78U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x79U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x7aU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x7bU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x7cU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x7dU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x7eU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x7fU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x80U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x81U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x82U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x83U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x84U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x85U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x86U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x87U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x88U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x89U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x8aU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x8bU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x8cU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x8dU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x8eU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x8fU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x90U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x91U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x92U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x93U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x94U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x95U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x96U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x97U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x98U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x99U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x9aU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x9bU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x9cU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x9dU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x9eU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0x9fU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xa0U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xa1U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xa2U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xa3U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xa4U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xa5U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xa6U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xa7U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xa8U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xa9U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xaaU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xabU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xacU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xadU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xaeU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xafU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xb0U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xb1U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xb2U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xb3U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xb4U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xb5U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xb6U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xb7U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xb8U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xb9U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xbaU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xbbU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xbcU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xbdU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xbeU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xbfU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xc0U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xc1U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xc2U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xc3U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xc4U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xc5U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xc6U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xc7U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xc8U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xc9U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xcaU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xcbU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xccU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xcdU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xceU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xcfU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xd0U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xd1U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xd2U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xd3U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xd4U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xd5U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xd6U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xd7U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xd8U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xd9U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xdaU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xdbU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xdcU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xddU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xdeU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xdfU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xe0U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xe1U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xe2U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xe3U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xe4U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xe5U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xe6U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xe7U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xe8U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xe9U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xeaU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xebU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xecU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xedU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xeeU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xefU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xf0U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xf1U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xf2U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xf3U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xf4U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xf5U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xf6U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xf7U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xf8U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xf9U, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xfaU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xfbU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xfcU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xfdU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xfeU, 0U, {}, 0U, 7U, 0U, 0U},
	{instruction_t::bcc, 0xffU, 0U, {}, 0U, 7U, 0U, 4U},
	{instruction_t::bcc, 0x00U, 0U, {}, 0U, 8U, 0U, 2U},
	{instruction_t::bcc, 0x01U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x02U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x03U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x04U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x05U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x06U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x07U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x08U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x09U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x0aU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x0bU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x0cU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x0dU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x0eU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x0fU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x10U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x11U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x12U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x13U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x14U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x15U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x16U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x17U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x18U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x19U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x1aU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x1bU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x1cU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x1dU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x1eU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x1fU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x20U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x21U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x22U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x23U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x24U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x25U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x26U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x27U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x28U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x29U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x2aU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x2bU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x2cU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x2dU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x2eU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x2fU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x30U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x31U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x32U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x33U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x34U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x35U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x36U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x37U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x38U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x39U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x3aU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x3bU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x3cU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x3dU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x3eU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x3fU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x40U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x41U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x42U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x43U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x44U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x45U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x46U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x47U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x48U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x49U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x4aU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x4bU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x4cU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x4dU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x4eU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x4fU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x50U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x51U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x52U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x53U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x54U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x55U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x56U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x57U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x58U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x59U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x5aU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x5bU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x5cU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x5dU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x5eU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x5fU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x60U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x61U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x62U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x63U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x64U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x65U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x66U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x67U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x68U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x69U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x6aU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x6bU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x6cU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x6dU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x6eU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x6fU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x70U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x71U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x72U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x73U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x74U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x75U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x76U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x77U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x78U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x79U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x7aU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x7bU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x7cU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x7dU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x7eU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x7fU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x80U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x81U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x82U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x83U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x84U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x85U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x86U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x87U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x88U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x89U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x8aU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x8bU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x8cU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x8dU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x8eU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x8fU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x90U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x91U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x92U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x93U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x94U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x95U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x96U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x97U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x98U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x99U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x9aU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x9bU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x9cU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x9dU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x9eU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0x9fU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xa0U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xa1U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xa2U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xa3U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xa4U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xa5U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xa6U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xa7U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xa8U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xa9U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xaaU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xabU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xacU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xadU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xaeU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xafU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xb0U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xb1U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xb2U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xb3U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xb4U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xb5U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xb6U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xb7U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xb8U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xb9U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xbaU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xbbU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xbcU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xbdU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xbeU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xbfU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xc0U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xc1U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xc2U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xc3U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xc4U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xc5U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xc6U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xc7U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xc8U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xc9U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xcaU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xcbU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xccU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xcdU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xceU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xcfU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xd0U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xd1U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xd2U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xd3U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xd4U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xd5U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xd6U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xd7U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xd8U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xd9U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xdaU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xdbU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xdcU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xddU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xdeU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xdfU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xe0U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xe1U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xe2U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xe3U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xe4U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xe5U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xe6U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xe7U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xe8U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xe9U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xeaU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xebU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xecU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xedU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xeeU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xefU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xf0U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xf1U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xf2U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xf3U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xf4U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xf5U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xf6U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xf7U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xf8U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xf9U, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xfaU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xfbU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xfcU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xfdU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xfeU, 0U, {}, 0U, 8U, 0U, 0U},
	{instruction_t::bcc, 0xffU, 0U, {}, 0U, 8U, 0U, 4U},
	{instruction_t::bcc, 0x00U, 0U, {}, 0U, 9U, 0U, 2U},
	{instruction_t::bcc, 0x01U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x02U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x03U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x04U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x05U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x06U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x07U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x08U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x09U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x0aU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x0bU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x0cU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x0dU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x0eU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x0fU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x10U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x11U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x12U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x13U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x14U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x15U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x16U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x17U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x18U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x19U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x1aU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x1bU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x1cU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x1dU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x1eU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x1fU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x20U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x21U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x22U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x23U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x24U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x25U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x26U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x27U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x28U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x29U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x2aU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x2bU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x2cU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x2dU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x2eU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x2fU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x30U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x31U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x32U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x33U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x34U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x35U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x36U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x37U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x38U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x39U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x3aU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x3bU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x3cU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x3dU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x3eU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x3fU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x40U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x41U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x42U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x43U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x44U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x45U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x46U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x47U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x48U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x49U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x4aU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x4bU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x4cU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x4dU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x4eU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x4fU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x50U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x51U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x52U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x53U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x54U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x55U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x56U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x57U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x58U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x59U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x5aU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x5bU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x5cU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x5dU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x5eU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x5fU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x60U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x61U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x62U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x63U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x64U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x65U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x66U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x67U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x68U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x69U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x6aU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x6bU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x6cU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x6dU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x6eU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x6fU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x70U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x71U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x72U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x73U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x74U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x75U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x76U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x77U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x78U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x79U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x7aU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x7bU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x7cU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x7dU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x7eU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x7fU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x80U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x81U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x82U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x83U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x84U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x85U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x86U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x87U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x88U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x89U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x8aU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x8bU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x8cU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x8dU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x8eU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x8fU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x90U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x91U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x92U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x93U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x94U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x95U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x96U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x97U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x98U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x99U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x9aU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x9bU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x9cU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x9dU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x9eU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0x9fU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xa0U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xa1U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xa2U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xa3U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xa4U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xa5U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xa6U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xa7U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xa8U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xa9U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xaaU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xabU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xacU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xadU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xaeU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xafU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xb0U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xb1U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xb2U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xb3U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xb4U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xb5U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xb6U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xb7U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xb8U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xb9U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xbaU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xbbU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xbcU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xbdU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xbeU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xbfU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xc0U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xc1U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xc2U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xc3U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xc4U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xc5U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xc6U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xc7U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xc8U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xc9U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xcaU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xcbU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xccU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xcdU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xceU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xcfU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xd0U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xd1U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xd2U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xd3U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xd4U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xd5U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xd6U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xd7U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xd8U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xd9U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xdaU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xdbU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xdcU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xddU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xdeU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xdfU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xe0U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xe1U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xe2U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xe3U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xe4U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xe5U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xe6U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xe7U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xe8U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xe9U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xeaU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xebU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xecU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xedU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xeeU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xefU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xf0U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xf1U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xf2U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xf3U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xf4U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xf5U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xf6U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xf7U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xf8U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xf9U, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xfaU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xfbU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xfcU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xfdU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xfeU, 0U, {}, 0U, 9U, 0U, 0U},
	{instruction_t::bcc, 0xffU, 0U, {}, 0U, 9U, 0U, 4U},
	{instruction_t::bcc, 0x00U, 0U, {}, 0U, 10U, 0U, 2U},
	{instruction_t::bcc, 0x01U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x02U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x03U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x04U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x05U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x06U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x07U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x08U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x09U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x0aU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x0bU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x0cU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x0dU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x0eU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x0fU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x10U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x11U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x12U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x13U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x14U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x15U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x16U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x17U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x18U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x19U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x1aU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x1bU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x1cU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x1dU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x1eU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x1fU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x20U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x21U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x22U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x23U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x24U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x25U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x26U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x27U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x28U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x29U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x2aU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x2bU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x2cU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x2dU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x2eU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x2fU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x30U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x31U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x32U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x33U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x34U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x35U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x36U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x37U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x38U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x39U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x3aU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x3bU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x3cU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x3dU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x3eU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x3fU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x40U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x41U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x42U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x43U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x44U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x45U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x46U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x47U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x48U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x49U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x4aU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x4bU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x4cU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x4dU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x4eU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x4fU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x50U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x51U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x52U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x53U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x54U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x55U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x56U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x57U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x58U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x59U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x5aU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x5bU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x5cU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x5dU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x5eU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x5fU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x60U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x61U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x62U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x63U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x64U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x65U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x66U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x67U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x68U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x69U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x6aU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x6bU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x6cU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x6dU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x6eU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x6fU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x70U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x71U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x72U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x73U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x74U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x75U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x76U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x77U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x78U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x79U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x7aU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x7bU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x7cU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x7dU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x7eU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x7fU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x80U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x81U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x82U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x83U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x84U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x85U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x86U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x87U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x88U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x89U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x8aU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x8bU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x8cU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x8dU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x8eU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x8fU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x90U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x91U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x92U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x93U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x94U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x95U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x96U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x97U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x98U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x99U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x9aU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x9bU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x9cU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x9dU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x9eU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0x9fU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xa0U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xa1U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xa2U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xa3U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xa4U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xa5U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xa6U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xa7U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xa8U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xa9U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xaaU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xabU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xacU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xadU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xaeU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xafU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xb0U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xb1U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xb2U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xb3U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xb4U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xb5U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xb6U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xb7U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xb8U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xb9U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xbaU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xbbU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xbcU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xbdU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xbeU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xbfU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xc0U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xc1U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xc2U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xc3U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xc4U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xc5U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xc6U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xc7U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xc8U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xc9U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xcaU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xcbU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xccU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xcdU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xceU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xcfU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xd0U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xd1U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xd2U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xd3U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xd4U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xd5U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xd6U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xd7U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xd8U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xd9U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xdaU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xdbU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xdcU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xddU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xdeU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xdfU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xe0U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xe1U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xe2U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xe3U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xe4U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xe5U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xe6U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xe7U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xe8U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xe9U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xeaU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xebU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xecU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xedU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xeeU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xefU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xf0U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xf1U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xf2U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xf3U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xf4U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xf5U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xf6U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xf7U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xf8U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xf9U, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xfaU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xfbU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xfcU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xfdU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xfeU, 0U, {}, 0U, 10U, 0U, 0U},
	{instruction_t::bcc, 0xffU, 0U, {}, 0U, 10U, 0U, 4U},
	{instruction_t::bcc, 0x00U, 0U, {}, 0U, 11U, 0U, 2U},
	{instruction_t::bcc, 0x01U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x02U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x03U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x04U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x05U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x06U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x07U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x08U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x09U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x0aU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x0bU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x0cU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x0dU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x0eU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x0fU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x10U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x11U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x12U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x13U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x14U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x15U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x16U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x17U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x18U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x19U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x1aU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x1bU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x1cU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x1dU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x1eU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x1fU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x20U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x21U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x22U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x23U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x24U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x25U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x26U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x27U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x28U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x29U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x2aU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x2bU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x2cU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x2dU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x2eU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x2fU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x30U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x31U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x32U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x33U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x34U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x35U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x36U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x37U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x38U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x39U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x3aU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x3bU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x3cU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x3dU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x3eU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x3fU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x40U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x41U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x42U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x43U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x44U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x45U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x46U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x47U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x48U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x49U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x4aU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x4bU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x4cU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x4dU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x4eU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x4fU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x50U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x51U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x52U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x53U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x54U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x55U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x56U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x57U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x58U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x59U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x5aU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x5bU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x5cU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x5dU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x5eU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x5fU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x60U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x61U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x62U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x63U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x64U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x65U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x66U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x67U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x68U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x69U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x6aU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x6bU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x6cU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x6dU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x6eU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x6fU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x70U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x71U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x72U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x73U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x74U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x75U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x76U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x77U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x78U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x79U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x7aU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x7bU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x7cU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x7dU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x7eU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x7fU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x80U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x81U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x82U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x83U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x84U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x85U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x86U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x87U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x88U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x89U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x8aU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x8bU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x8cU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x8dU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x8eU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x8fU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x90U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x91U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x92U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x93U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x94U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x95U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x96U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x97U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x98U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x99U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x9aU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x9bU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x9cU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x9dU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x9eU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0x9fU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xa0U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xa1U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xa2U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xa3U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xa4U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xa5U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xa6U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xa7U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xa8U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xa9U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xaaU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xabU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xacU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xadU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xaeU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xafU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xb0U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xb1U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xb2U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xb3U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xb4U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xb5U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xb6U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xb7U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xb8U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xb9U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xbaU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xbbU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xbcU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xbdU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xbeU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xbfU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xc0U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xc1U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xc2U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xc3U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xc4U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xc5U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xc6U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xc7U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xc8U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xc9U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xcaU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xcbU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xccU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xcdU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xceU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xcfU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xd0U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xd1U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xd2U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xd3U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xd4U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xd5U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xd6U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xd7U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xd8U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xd9U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xdaU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xdbU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xdcU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xddU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xdeU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xdfU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xe0U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xe1U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xe2U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xe3U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xe4U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xe5U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xe6U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xe7U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xe8U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xe9U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xeaU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xebU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xecU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xedU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xeeU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xefU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xf0U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xf1U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xf2U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xf3U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xf4U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xf5U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xf6U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xf7U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xf8U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xf9U, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xfaU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xfbU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xfcU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xfdU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xfeU, 0U, {}, 0U, 11U, 0U, 0U},
	{instruction_t::bcc, 0xffU, 0U, {}, 0U, 11U, 0U, 4U},
	{instruction_t::bcc, 0x00U, 0U, {}, 0U, 12U, 0U, 2U},
	{instruction_t::bcc, 0x01U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x02U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x03U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x04U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x05U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x06U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x07U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x08U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x09U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x0aU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x0bU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x0cU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x0dU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x0eU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x0fU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x10U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x11U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x12U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x13U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x14U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x15U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x16U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x17U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x18U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x19U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x1aU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x1bU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x1cU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x1dU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x1eU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x1fU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x20U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x21U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x22U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x23U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x24U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x25U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x26U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x27U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x28U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x29U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x2aU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x2bU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x2cU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x2dU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x2eU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x2fU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x30U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x31U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x32U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x33U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x34U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x35U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x36U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x37U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x38U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x39U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x3aU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x3bU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x3cU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x3dU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x3eU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x3fU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x40U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x41U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x42U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x43U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x44U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x45U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x46U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x47U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x48U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x49U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x4aU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x4bU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x4cU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x4dU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x4eU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x4fU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x50U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x51U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x52U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x53U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x54U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x55U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x56U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x57U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x58U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x59U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x5aU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x5bU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x5cU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x5dU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x5eU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x5fU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x60U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x61U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x62U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x63U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x64U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x65U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x66U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x67U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x68U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x69U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x6aU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x6bU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x6cU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x6dU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x6eU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x6fU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x70U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x71U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x72U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x73U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x74U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x75U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x76U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x77U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x78U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x79U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x7aU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x7bU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x7cU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x7dU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x7eU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x7fU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x80U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x81U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x82U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x83U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x84U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x85U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x86U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x87U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x88U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x89U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x8aU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x8bU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x8cU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x8dU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x8eU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x8fU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x90U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x91U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x92U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x93U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x94U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x95U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x96U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x97U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x98U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x99U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x9aU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x9bU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x9cU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x9dU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x9eU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0x9fU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xa0U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xa1U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xa2U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xa3U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xa4U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xa5U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xa6U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xa7U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xa8U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xa9U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xaaU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xabU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xacU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xadU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xaeU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xafU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xb0U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xb1U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xb2U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xb3U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xb4U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xb5U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xb6U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xb7U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xb8U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xb9U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xbaU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xbbU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xbcU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xbdU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xbeU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xbfU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xc0U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xc1U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xc2U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xc3U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xc4U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xc5U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xc6U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xc7U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xc8U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xc9U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xcaU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xcbU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xccU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xcdU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xceU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xcfU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xd0U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xd1U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xd2U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xd3U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xd4U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xd5U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xd6U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xd7U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xd8U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xd9U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xdaU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xdbU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xdcU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xddU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xdeU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xdfU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xe0U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xe1U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xe2U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xe3U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xe4U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xe5U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xe6U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xe7U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xe8U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xe9U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xeaU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xebU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xecU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xedU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xeeU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xefU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xf0U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xf1U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xf2U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xf3U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xf4U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xf5U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xf6U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xf7U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xf8U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xf9U, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xfaU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xfbU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xfcU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xfdU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xfeU, 0U, {}, 0U, 12U, 0U, 0U},
	{instruction_t::bcc, 0xffU, 0U, {}, 0U, 12U, 0U, 4U},
	{instruction_t::bcc, 0x00U, 0U, {}, 0U, 13U, 0U, 2U},
	{instruction_t::bcc, 0x01U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x02U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x03U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x04U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x05U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x06U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x07U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x08U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x09U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x0aU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x0bU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x0cU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x0dU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x0eU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x0fU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x10U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x11U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x12U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x13U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x14U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x15U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x16U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x17U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x18U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x19U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x1aU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x1bU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x1cU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x1dU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x1eU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x1fU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x20U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x21U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x22U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x23U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x24U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x25U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x26U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x27U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x28U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x29U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x2aU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x2bU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x2cU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x2dU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x2eU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x2fU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x30U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x31U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x32U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x33U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x34U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x35U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x36U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x37U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x38U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x39U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x3aU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x3bU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x3cU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x3dU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x3eU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x3fU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x40U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x41U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x42U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x43U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x44U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x45U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x46U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x47U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x48U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x49U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x4aU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x4bU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x4cU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x4dU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x4eU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x4fU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x50U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x51U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x52U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x53U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x54U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x55U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x56U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x57U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x58U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x59U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x5aU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x5bU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x5cU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x5dU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x5eU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x5fU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x60U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x61U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x62U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x63U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x64U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x65U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x66U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x67U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x68U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x69U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x6aU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x6bU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x6cU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x6dU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x6eU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x6fU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x70U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x71U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x72U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x73U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x74U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x75U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x76U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x77U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x78U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x79U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x7aU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x7bU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x7cU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x7dU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x7eU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x7fU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x80U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x81U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x82U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x83U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x84U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x85U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x86U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x87U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x88U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x89U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x8aU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x8bU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x8cU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x8dU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x8eU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x8fU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x90U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x91U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x92U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x93U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x94U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x95U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x96U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x97U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x98U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x99U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x9aU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x9bU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x9cU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x9dU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x9eU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0x9fU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xa0U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xa1U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xa2U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xa3U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xa4U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xa5U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xa6U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xa7U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xa8U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xa9U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xaaU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xabU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xacU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xadU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xaeU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xafU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xb0U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xb1U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xb2U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xb3U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xb4U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xb5U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xb6U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xb7U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xb8U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xb9U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xbaU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xbbU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xbcU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xbdU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xbeU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xbfU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xc0U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xc1U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xc2U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xc3U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xc4U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xc5U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xc6U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xc7U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xc8U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xc9U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xcaU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xcbU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xccU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xcdU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xceU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xcfU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xd0U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xd1U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xd2U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xd3U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xd4U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xd5U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xd6U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xd7U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xd8U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xd9U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xdaU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xdbU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xdcU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xddU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xdeU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xdfU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xe0U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xe1U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xe2U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xe3U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xe4U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xe5U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xe6U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xe7U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xe8U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xe9U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xeaU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xebU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xecU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xedU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xeeU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xefU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xf0U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xf1U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xf2U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xf3U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xf4U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xf5U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xf6U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xf7U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xf8U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xf9U, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xfaU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xfbU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xfcU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xfdU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xfeU, 0U, {}, 0U, 13U, 0U, 0U},
	{instruction_t::bcc, 0xffU, 0U, {}, 0U, 13U, 0U, 4U},
	{instruction_t::bcc, 0x00U, 0U, {}, 0U, 14U, 0U, 2U},
	{instruction_t::bcc, 0x01U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x02U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x03U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x04U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x05U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x06U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x07U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x08U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x09U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x0aU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x0bU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x0cU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x0dU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x0eU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x0fU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x10U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x11U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x12U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x13U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x14U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x15U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x16U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x17U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x18U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x19U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x1aU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x1bU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x1cU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x1dU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x1eU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x1fU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x20U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x21U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x22U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x23U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x24U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x25U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x26U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x27U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x28U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x29U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x2aU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x2bU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x2cU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x2dU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x2eU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x2fU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x30U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x31U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x32U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x33U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x34U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x35U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x36U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x37U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x38U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x39U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x3aU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x3bU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x3cU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x3dU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x3eU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x3fU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x40U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x41U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x42U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x43U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x44U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x45U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x46U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x47U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x48U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x49U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x4aU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x4bU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x4cU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x4dU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x4eU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x4fU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x50U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x51U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x52U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x53U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x54U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x55U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x56U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x57U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x58U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x59U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x5aU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x5bU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x5cU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x5dU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x5eU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x5fU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x60U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x61U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x62U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x63U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x64U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x65U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x66U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x67U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x68U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x69U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x6aU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x6bU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x6cU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x6dU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x6eU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x6fU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x70U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x71U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x72U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x73U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x74U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x75U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x76U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x77U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x78U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x79U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x7aU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x7bU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x7cU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x7dU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x7eU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x7fU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x80U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x81U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x82U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x83U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x84U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x85U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x86U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x87U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x88U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x89U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x8aU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x8bU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x8cU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x8dU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x8eU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x8fU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x90U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x91U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x92U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x93U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x94U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x95U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x96U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x97U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x98U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x99U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x9aU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x9bU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x9cU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x9dU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x9eU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0x9fU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xa0U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xa1U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xa2U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xa3U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xa4U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xa5U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xa6U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xa7U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xa8U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xa9U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xaaU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xabU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xacU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xadU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xaeU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xafU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xb0U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xb1U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xb2U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xb3U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xb4U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xb5U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xb6U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xb7U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xb8U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xb9U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xbaU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xbbU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xbcU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xbdU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xbeU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xbfU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xc0U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xc1U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xc2U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xc3U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xc4U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xc5U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xc6U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xc7U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xc8U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xc9U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xcaU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xcbU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xccU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xcdU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xceU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xcfU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xd0U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xd1U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xd2U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xd3U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xd4U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xd5U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xd6U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xd7U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xd8U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xd9U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xdaU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xdbU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xdcU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xddU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xdeU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xdfU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xe0U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xe1U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xe2U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xe3U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xe4U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xe5U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xe6U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xe7U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xe8U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xe9U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xeaU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xebU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xecU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xedU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xeeU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xefU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xf0U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xf1U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xf2U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xf3U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xf4U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xf5U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xf6U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xf7U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xf8U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xf9U, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xfaU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xfbU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xfcU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xfdU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xfeU, 0U, {}, 0U, 14U, 0U, 0U},
	{instruction_t::bcc, 0xffU, 0U, {}, 0U, 14U, 0U, 4U},
	{instruction_t::bcc, 0x00U, 0U, {}, 0U, 15U, 0U, 2U},
	{instruction_t::bcc, 0x01U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x02U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x03U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x04U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x05U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x06U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x07U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x08U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x09U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x0aU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x0bU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x0cU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x0dU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x0eU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x0fU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x10U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x11U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x12U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x13U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x14U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x15U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x16U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x17U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x18U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x19U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x1aU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x1bU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x1cU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x1dU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x1eU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x1fU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x20U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x21U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x22U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x23U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x24U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x25U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x26U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x27U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x28U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x29U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x2aU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x2bU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x2cU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x2dU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x2eU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x2fU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x30U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x31U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x32U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x33U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x34U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x35U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x36U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x37U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x38U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x39U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x3aU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x3bU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x3cU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x3dU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x3eU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x3fU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x40U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x41U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x42U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x43U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x44U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x45U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x46U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x47U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x48U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x49U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x4aU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x4bU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x4cU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x4dU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x4eU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x4fU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x50U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x51U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x52U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x53U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x54U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x55U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x56U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x57U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x58U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x59U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x5aU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x5bU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x5cU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x5dU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x5eU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x5fU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x60U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x61U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x62U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x63U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x64U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x65U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x66U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x67U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x68U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x69U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x6aU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x6bU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x6cU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x6dU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x6eU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x6fU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x70U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x71U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x72U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x73U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x74U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x75U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x76U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x77U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x78U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x79U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x7aU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x7bU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x7cU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x7dU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x7eU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x7fU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x80U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x81U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x82U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x83U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x84U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x85U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x86U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x87U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x88U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x89U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x8aU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x8bU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x8cU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x8dU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x8eU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x8fU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x90U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x91U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x92U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x93U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x94U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x95U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x96U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x97U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x98U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x99U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x9aU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x9bU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x9cU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x9dU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x9eU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0x9fU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xa0U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xa1U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xa2U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xa3U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xa4U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xa5U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xa6U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xa7U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xa8U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xa9U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xaaU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xabU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xacU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xadU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xaeU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xafU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xb0U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xb1U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xb2U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xb3U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xb4U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xb5U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xb6U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xb7U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xb8U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xb9U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xbaU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xbbU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xbcU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xbdU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xbeU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xbfU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xc0U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xc1U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xc2U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xc3U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xc4U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xc5U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xc6U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xc7U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xc8U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xc9U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xcaU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xcbU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xccU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xcdU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xceU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xcfU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xd0U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xd1U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xd2U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xd3U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xd4U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xd5U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xd6U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xd7U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xd8U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xd9U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xdaU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xdbU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xdcU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xddU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xdeU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xdfU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xe0U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xe1U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xe2U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xe3U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xe4U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xe5U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xe6U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xe7U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xe8U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xe9U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xeaU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xebU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xecU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xedU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xeeU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xefU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xf0U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xf1U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xf2U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xf3U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xf4U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xf5U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xf6U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xf7U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xf8U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xf9U, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xfaU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xfbU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xfcU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xfdU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xfeU, 0U, {}, 0U, 15U, 0U, 0U},
	{instruction_t::bcc, 0xffU, 0U, {}, 0U, 15U, 0U, 4U},
	{instruction_t::moveq, 0U, 0x00U},
	{instruction_t::moveq, 0U, 0x01U},
	{instruction_t::moveq, 0U, 0x02U},
	{instruction_t::moveq, 0U, 0x03U},
	{instruction_t::moveq, 0U, 0x04U},
	{instruction_t::moveq, 0U, 0x05U},
	{instruction_t::moveq, 0U, 0x06U},
	{instruction_t::moveq, 0U, 0x07U},
	{instruction_t::moveq, 0U, 0x08U},
	{instruction_t::moveq, 0U, 0x09U},
	{instruction_t::moveq, 0U, 0x0aU},
	{instruction_t::moveq, 0U, 0x0bU},
	{instruction_t::moveq, 0U, 0x0cU},
	{instruction_t::moveq, 0U, 0x0dU},
	{instruction_t::moveq, 0U, 0x0eU},
	{instruction_t::moveq, 0U, 0x0fU},
	{instruction_t::moveq, 0U, 0x10U},
	{instruction_t::moveq, 0U, 0x11U},
	{instruction_t::moveq, 0U, 0x12U},
	{instruction_t::moveq, 0U, 0x13U},
	{instruction_t::moveq, 0U, 0x14U},
	{instruction_t::moveq, 0U, 0x15U},
	{instruction_t::moveq, 0U, 0x16U},
	{instruction_t::moveq, 0U, 0x17U},
	{instruction_t::moveq, 0U, 0x18U},
	{instruction_t::moveq, 0U, 0x19U},
	{instruction_t::moveq, 0U, 0x1aU},
	{instruction_t::moveq, 0U, 0x1bU},
	{instruction_t::moveq, 0U, 0x1cU},
	{instruction_t::moveq, 0U, 0x1dU},
	{instruction_t::moveq, 0U, 0x1eU},
	{instruction_t::moveq, 0U, 0x1fU},
	{instruction_t::moveq, 0U, 0x20U},
	{instruction_t::moveq, 0U, 0x21U},
	{instruction_t::moveq, 0U, 0x22U},
	{instruction_t::moveq, 0U, 0x23U},
	{instruction_t::moveq, 0U, 0x24U},
	{instruction_t::moveq, 0U, 0x25U},
	{instruction_t::moveq, 0U, 0x26U},
	{instruction_t::moveq, 0U, 0x27U},
	{instruction_t::moveq, 0U, 0x28U},
	{instruction_t::moveq, 0U, 0x29U},
	{instruction_t::moveq, 0U, 0x2aU},
	{instruction_t::moveq, 0U, 0x2bU},
	{instruction_t::moveq, 0U, 0x2cU},
	{instruction_t::moveq, 0U, 0x2dU},
	{instruction_t::moveq, 0U, 0x2eU},
	{instruction_t::moveq, 0U, 0x2fU},
	{instruction_t::moveq, 0U, 0x30U},
	{instruction_t::moveq, 0U, 0x31U},
	{instruction_t::moveq, 0U, 0x32U},
	{instruction_t::moveq, 0U, 0x33U},
	{instruction_t::moveq, 0U, 0x34U},
	{instruction_t::moveq, 0U, 0x35U},
	{instruction_t::moveq, 0U, 0x36U},
	{instruction_t::moveq, 0U, 0x37U},
	{instruction_t::moveq, 0U, 0x38U},
	{instruction_t::moveq, 0U, 0x39U},
	{instruction_t::moveq, 0U, 0x3aU},
	{instruction_t::moveq, 0U, 0x3bU},
	{instruction_t::moveq, 0U, 0x3cU},
	{instruction_t::moveq, 0U, 0x3dU},
	{instruction_t::moveq, 0U, 0x3eU},
	{instruction_t::moveq, 0U, 0x3fU},
	{instruction_t::moveq, 0U, 0x40U},
	{instruction_t::moveq, 0U, 0x41U},
	{instruction_t::moveq, 0U, 0x42U},
	{instruction_t::moveq, 0U, 0x43U},
	{instruction_t::moveq, 0U, 0x44U},
	{instruction_t::moveq, 0U, 0x45U},
	{instruction_t::moveq, 0U, 0x46U},
	{instruction_t::moveq, 0U, 0x47U},
	{instruction_t::moveq, 0U, 0x48U},
	{instruction_t::moveq, 0U, 0x49U},
	{instruction_t::moveq, 0U, 0x4aU},
	{instruction_t::moveq, 0U, 0x4bU},
	{instruction_t::moveq, 0U, 0x4cU},
	{instruction_t::moveq, 0U, 0x4dU},
	{instruction_t::moveq, 0U, 0x4eU},
	{instruction_t::moveq, 0U, 0x4fU},
	{instruction_t::moveq, 0U, 0x50U},
	{instruction_t::moveq, 0U, 0x51U},
	{instruction_t::moveq, 0U, 0x52U},
	{instruction_t::moveq, 0U, 0x53U},
	{instruction_t::moveq, 0U, 0x54U},
	{instruction_t::moveq, 0U, 0x55U},
	{instruction_t::moveq, 0U, 0x56U},
	{instruction_t::moveq, 0U, 0x57U},
	{instruction_t::moveq, 0U, 0x58U},
	{instruction_t::moveq, 0U, 0x59U},
	{instruction_t::moveq, 0U, 0x5aU},
	{instruction_t::moveq, 0U, 0x5bU},
	{instruction_t::moveq, 0U, 0x5cU},
	{instruction_t::moveq, 0U, 0x5dU},
	{instruction_t::moveq, 0U, 0x5eU},
	{instruction_t::moveq, 0U, 0x5fU},
	{instruction_t::moveq, 0U, 0x60U},
	{instruction_t::moveq, 0U, 0x61U},
	{instruction_t::moveq, 0U, 0x62U},
	{instruction_t::moveq, 0U, 0x63U},
	{instruction_t::moveq, 0U, 0x64U},
	{instruction_t::moveq, 0U, 0x65U},
	{instruction_t::moveq, 0U, 0x66U},
	{instruction_t::moveq, 0U, 0x67U},
	{instruction_t::moveq, 0U, 0x68U},
	{instruction_t::moveq, 0U, 0x69U},
	{instruction_t::moveq, 0U, 0x6aU},
	{instruction_t::moveq, 0U, 0x6bU},
	{instruction_t::moveq, 0U, 0x6cU},
	{instruction_t::moveq, 0U, 0x6dU},
	{instruction_t::moveq, 0U, 0x6eU},
	{instruction_t::moveq, 0U, 0x6fU},
	{instruction_t::moveq, 0U, 0x70U},
	{instruction_t::moveq, 0U, 0x71U},
	{instruction_t::moveq, 0U, 0x72U},
	{instruction_t::moveq, 0U, 0x73U},
	{instruction_t::moveq, 0U, 0x74U},
	{instruction_t::moveq, 0U, 0x75U},
	{instruction_t::moveq, 0U, 0x76U},
	{instruction_t::moveq, 0U, 0x77U},
	{instruction_t::moveq, 0U, 0x78U},
	{instruction_t::moveq, 0U, 0x79U},
	{instruction_t::moveq, 0U, 0x7aU},
	{instruction_t::moveq, 0U, 0x7bU},
	{instruction_t::moveq, 0U, 0x7cU},
	{instruction_t::moveq, 0U, 0x7dU},
	{instruction_t::moveq, 0U, 0x7eU},
	{instruction_t::moveq, 0U, 0x7fU},
	{instruction_t::moveq, 0U, 0x80U},
	{instruction_t::moveq, 0U, 0x81U},
	{instruction_t::moveq, 0U, 0x82U},
	{instruction_t::moveq, 0U, 0x83U},
	{instruction_t::moveq, 0U, 0x84U},
	{instruction_t::moveq, 0U, 0x85U},
	{instruction_t::moveq, 0U, 0x86U},
	{instruction_t::moveq, 0U, 0x87U},
	{instruction_t::moveq, 0U, 0x88U},
	{instruction_t::moveq, 0U, 0x89U},
	{instruction_t::moveq, 0U, 0x8aU},
	{instruction_t::moveq, 0U, 0x8bU},
	{instruction_t::moveq, 0U, 0x8cU},
	{instruction_t::moveq, 0U, 0x8dU},
	{instruction_t::moveq, 0U, 0x8eU},
	{instruction_t::moveq, 0U, 0x8fU},
	{instruction_t::moveq, 0U, 0x90U},
	{instruction_t::moveq, 0U, 0x91U},
	{instruction_t::moveq, 0U, 0x92U},
	{instruction_t::moveq, 0U, 0x93U},
	{instruction_t::moveq, 0U, 0x94U},
	{instruction_t::moveq, 0U, 0x95U},
	{instruction_t::moveq, 0U, 0x96U},
	{instruction_t::moveq, 0U, 0x97U},
	{instruction_t::moveq, 0U, 0x98U},
	{instruction_t::moveq, 0U, 0x99U},
	{instruction_t::moveq, 0U, 0x9aU},
	{instruction_t::moveq, 0U, 0x9bU},
	{instruction_t::moveq, 0U, 0x9cU},
	{instruction_t::moveq, 0U, 0x9dU},
	{instruction_t::moveq, 0U, 0x9eU},
	{instruction_t::moveq, 0U, 0x9fU},
	{instruction_t::moveq, 0U, 0xa0U},
	{instruction_t::moveq, 0U, 0xa1U},
	{instruction_t::moveq, 0U, 0xa2U},
	{instruction_t::moveq, 0U, 0xa3U},
	{instruction_t::moveq, 0U, 0xa4U},
	{instruction_t::moveq, 0U, 0xa5U},
	{instruction_t::moveq, 0U, 0xa6U},
	{instruction_t::moveq, 0U, 0xa7U},
	{instruction_t::moveq, 0U, 0xa8U},
	{instruction_t::moveq, 0U, 0xa9U},
	{instruction_t::moveq, 0U, 0xaaU},
	{instruction_t::moveq, 0U, 0xabU},
	{instruction_t::moveq, 0U, 0xacU},
	{instruction_t::moveq, 0U, 0xadU},
	{instruction_t::moveq, 0U, 0xaeU},
	{instruction_t::moveq, 0U, 0xafU},
	{instruction_t::moveq, 0U, 0xb0U},
	{instruction_t::moveq, 0U, 0xb1U},
	{instruction_t::moveq, 0U, 0xb2U},
	{instruction_t::moveq, 0U, 0xb3U},
	{instruction_t::moveq, 0U, 0xb4U},
	{instruction_t::moveq, 0U, 0xb5U},
	{instruction_t::moveq, 0U, 0xb6U},
	{instruction_t::moveq, 0U, 0xb7U},
	{instruction_t::moveq, 0U, 0xb8U},
	{instruction_t::moveq, 0U, 0xb9U},
	{instruction_t::moveq, 0U, 0xbaU},
	{instruction_t::moveq, 0U, 0xbbU},
	{instruction_t::moveq, 0U, 0xbcU},
	{instruction_t::moveq, 0U, 0xbdU},
	{instruction_t::moveq, 0U, 0xbeU},
	{instruction_t::moveq, 0U, 0xbfU},
	{instruction_t::moveq, 0U, 0xc0U},
	{instruction_t::moveq, 0U, 0xc1U},
	{instruction_t::moveq, 0U, 0xc2U},
	{instruction_t::moveq, 0U, 0xc3U},
	{instruction_t::moveq, 0U, 0xc4U},
	{instruction_t::moveq, 0U, 0xc5U},
	{instruction_t::moveq, 0U, 0xc6U},
	{instruction_t::moveq, 0U, 0xc7U},
	{instruction_t::moveq, 0U, 0xc8U},
	{instruction_t::moveq, 0U, 0xc9U},
	{instruction_t::moveq, 0U, 0xcaU},
	{instruction_t::moveq, 0U, 0xcbU},
	{instruction_t::moveq, 0U, 0xccU},
	{instruction_t::moveq, 0U, 0xcdU},
	{instruction_t::moveq, 0U, 0xceU},
	{instruction_t::moveq, 0U, 0xcfU},
	{instruction_t::moveq, 0U, 0xd0U},
	{instruction_t::moveq, 0U, 0xd1U},
	{instruction_t::moveq, 0U, 0xd2U},
	{instruction_t::moveq, 0U, 0xd3U},
	{instruction_t::moveq, 0U, 0xd4U},
	{instruction_t::moveq, 0U, 0xd5U},
	{instruction_t::moveq, 0U, 0xd6U},
	{instruction_t::moveq, 0U, 0xd7U},
	{instruction_t::moveq, 0U, 0xd8U},
	{instruction_t::moveq, 0U, 0xd9U},
	{instruction_t::moveq, 0U, 0xdaU},
	{instruction_t::moveq, 0U, 0xdbU},
	{instruction_t::moveq, 0U, 0xdcU},
	{instruction_t::moveq, 0U, 0xddU},
	{instruction_t::moveq, 0U, 0xdeU},
	{instruction_t::moveq, 0U, 0xdfU},
	{instruction_t::moveq, 0U, 0xe0U},
	{instruction_t::moveq, 0U, 0xe1U},
	{instruction_t::moveq, 0U, 0xe2U},
	{instruction_t::moveq, 0U, 0xe3U},
	{instruction_t::moveq, 0U, 0xe4U},
	{instruction_t::moveq, 0U, 0xe5U},
	{instruction_t::moveq, 0U, 0xe6U},
	{instruction_t::moveq, 0U, 0xe7U},
	{instruction_t::moveq, 0U, 0xe8U},
	{instruction_t::moveq, 0U, 0xe9U},
	{instruction_t::moveq, 0U, 0xeaU},
	{instruction_t::moveq, 0U, 0xebU},
	{instruction_t::moveq, 0U, 0xecU},
	{instruction_t::moveq, 0U, 0xedU},
	{instruction_t::moveq, 0U, 0xeeU},
	{instruction_t::moveq, 0U, 0xefU},
	{instruction_t::moveq, 0U, 0xf0U},
	{instruction_t::moveq, 0U, 0xf1U},
	{instruction_t::moveq, 0U, 0xf2U},
	{instruction_t::moveq, 0U, 0xf3U},
	{instruction_t::moveq, 0U, 0xf4U},
	{instruction_t::moveq, 0U, 0xf5U},
	{instruction_t::moveq, 0U, 0xf6U},
	{instruction_t::moveq, 0U, 0xf7U},
	{instruction_t::moveq, 0U, 0xf8U},
	{instruction_t::moveq, 0U, 0xf9U},
	{instruction_t::moveq, 0U, 0xfaU},
	{instruction_t::moveq, 0U, 0xfbU},
	{instruction_t::moveq, 0U, 0xfcU},
	{instruction_t::moveq, 0U, 0xfdU},
	{instruction_t::moveq, 0U, 0xfeU},
	{instruction_t::moveq, 0U, 0xffU},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::moveq, 1U, 0x00U},
	{instruction_t::moveq, 1U, 0x01U},
	{instruction_t::moveq, 1U, 0x02U},
	{instruction_t::moveq, 1U, 0x03U},
	{instruction_t::moveq, 1U, 0x04U},
	{instruction_t::moveq, 1U, 0x05U},
	{instruction_t::moveq, 1U, 0x06U},
	{instruction_t::moveq, 1U, 0x07U},
	{instruction_t::moveq, 1U, 0x08U},
	{instruction_t::moveq, 1U, 0x09U},
	{instruction_t::moveq, 1U, 0x0aU},
	{instruction_t::moveq, 1U, 0x0bU},
	{instruction_t::moveq, 1U, 0x0cU},
	{instruction_t::moveq, 1U, 0x0dU},
	{instruction_t::moveq, 1U, 0x0eU},
	{instruction_t::moveq, 1U, 0x0fU},
	{instruction_t::moveq, 1U, 0x10U},
	{instruction_t::moveq, 1U, 0x11U},
	{instruction_t::moveq, 1U, 0x12U},
	{instruction_t::moveq, 1U, 0x13U},
	{instruction_t::moveq, 1U, 0x14U},
	{instruction_t::moveq, 1U, 0x15U},
	{instruction_t::moveq, 1U, 0x16U},
	{instruction_t::moveq, 1U, 0x17U},
	{instruction_t::moveq, 1U, 0x18U},
	{instruction_t::moveq, 1U, 0x19U},
	{instruction_t::moveq, 1U, 0x1aU},
	{instruction_t::moveq, 1U, 0x1bU},
	{instruction_t::moveq, 1U, 0x1cU},
	{instruction_t::moveq, 1U, 0x1dU},
	{instruction_t::moveq, 1U, 0x1eU},
	{instruction_t::moveq, 1U, 0x1fU},
	{instruction_t::moveq, 1U, 0x20U},
	{instruction_t::moveq, 1U, 0x21U},
	{instruction_t::moveq, 1U, 0x22U},
	{instruction_t::moveq, 1U, 0x23U},
	{instruction_t::moveq, 1U, 0x24U},
	{instruction_t::moveq, 1U, 0x25U},
	{instruction_t::moveq, 1U, 0x26U},
	{instruction_t::moveq, 1U, 0x27U},
	{instruction_t::moveq, 1U, 0x28U},
	{instruction_t::moveq, 1U, 0x29U},
	{instruction_t::moveq, 1U, 0x2aU},
	{instruction_t::moveq, 1U, 0x2bU},
	{instruction_t::moveq, 1U, 0x2cU},
	{instruction_t::moveq, 1U, 0x2dU},
	{instruction_t::moveq, 1U, 0x2eU},
	{instruction_t::moveq, 1U, 0x2fU},
	{instruction_t::moveq, 1U, 0x30U},
	{instruction_t::moveq, 1U, 0x31U},
	{instruction_t::moveq, 1U, 0x32U},
	{instruction_t::moveq, 1U, 0x33U},
	{instruction_t::moveq, 1U, 0x34U},
	{instruction_t::moveq, 1U, 0x35U},
	{instruction_t::moveq, 1U, 0x36U},
	{instruction_t::moveq, 1U, 0x37U},
	{instruction_t::moveq, 1U, 0x38U},
	{instruction_t::moveq, 1U, 0x39U},
	{instruction_t::moveq, 1U, 0x3aU},
	{instruction_t::moveq, 1U, 0x3bU},
	{instruction_t::moveq, 1U, 0x3cU},
	{instruction_t::moveq, 1U, 0x3dU},
	{instruction_t::moveq, 1U, 0x3eU},
	{instruction_t::moveq, 1U, 0x3fU},
	{instruction_t::moveq, 1U, 0x40U},
	{instruction_t::moveq, 1U, 0x41U},
	{instruction_t::moveq, 1U, 0x42U},
	{instruction_t::moveq, 1U, 0x43U},
	{instruction_t::moveq, 1U, 0x44U},
	{instruction_t::moveq, 1U, 0x45U},
	{instruction_t::moveq, 1U, 0x46U},
	{instruction_t::moveq, 1U, 0x47U},
	{instruction_t::moveq, 1U, 0x48U},
	{instruction_t::moveq, 1U, 0x49U},
	{instruction_t::moveq, 1U, 0x4aU},
	{instruction_t::moveq, 1U, 0x4bU},
	{instruction_t::moveq, 1U, 0x4cU},
	{instruction_t::moveq, 1U, 0x4dU},
	{instruction_t::moveq, 1U, 0x4eU},
	{instruction_t::moveq, 1U, 0x4fU},
	{instruction_t::moveq, 1U, 0x50U},
	{instruction_t::moveq, 1U, 0x51U},
	{instruction_t::moveq, 1U, 0x52U},
	{instruction_t::moveq, 1U, 0x53U},
	{instruction_t::moveq, 1U, 0x54U},
	{instruction_t::moveq, 1U, 0x55U},
	{instruction_t::moveq, 1U, 0x56U},
	{instruction_t::moveq, 1U, 0x57U},
	{instruction_t::moveq, 1U, 0x58U},
	{instruction_t::moveq, 1U, 0x59U},
	{instruction_t::moveq, 1U, 0x5aU},
	{instruction_t::moveq, 1U, 0x5bU},
	{instruction_t::moveq, 1U, 0x5cU},
	{instruction_t::moveq, 1U, 0x5dU},
	{instruction_t::moveq, 1U, 0x5eU},
	{instruction_t::moveq, 1U, 0x5fU},
	{instruction_t::moveq, 1U, 0x60U},
	{instruction_t::moveq, 1U, 0x61U},
	{instruction_t::moveq, 1U, 0x62U},
	{instruction_t::moveq, 1U, 0x63U},
	{instruction_t::moveq, 1U, 0x64U},
	{instruction_t::moveq, 1U, 0x65U},
	{instruction_t::moveq, 1U, 0x66U},
	{instruction_t::moveq, 1U, 0x67U},
	{instruction_t::moveq, 1U, 0x68U},
	{instruction_t::moveq, 1U, 0x69U},
	{instruction_t::moveq, 1U, 0x6aU},
	{instruction_t::moveq, 1U, 0x6bU},
	{instruction_t::moveq, 1U, 0x6cU},
	{instruction_t::moveq, 1U, 0x6dU},
	{instruction_t::moveq, 1U, 0x6eU},
	{instruction_t::moveq, 1U, 0x6fU},
	{instruction_t::moveq, 1U, 0x70U},
	{instruction_t::moveq, 1U, 0x71U},
	{instruction_t::moveq, 1U, 0x72U},
	{instruction_t::moveq, 1U, 0x73U},
	{instruction_t::moveq, 1U, 0x74U},
	{instruction_t::moveq, 1U, 0x75U},
	{instruction_t::moveq, 1U, 0x76U},
	{instruction_t::moveq, 1U, 0x77U},
	{instruction_t::moveq, 1U, 0x78U},
	{instruction_t::moveq, 1U, 0x79U},
	{instruction_t::moveq, 1U, 0x7aU},
	{instruction_t::moveq, 1U, 0x7bU},
	{instruction_t::moveq, 1U, 0x7cU},
	{instruction_t::moveq, 1U, 0x7dU},
	{instruction_t::moveq, 1U, 0x7eU},
	{instruction_t::moveq, 1U, 0x7fU},
	{instruction_t::moveq, 1U, 0x80U},
	{instruction_t::moveq, 1U, 0x81U},
	{instruction_t::moveq, 1U, 0x82U},
	{instruction_t::moveq, 1U, 0x83U},
	{instruction_t::moveq, 1U, 0x84U},
	{instruction_t::moveq, 1U, 0x85U},
	{instruction_t::moveq, 1U, 0x86U},
	{instruction_t::moveq, 1U, 0x87U},
	{instruction_t::moveq, 1U, 0x88U},
	{instruction_t::moveq, 1U, 0x89U},
	{instruction_t::moveq, 1U, 0x8aU},
	{instruction_t::moveq, 1U, 0x8bU},
	{instruction_t::moveq, 1U, 0x8cU},
	{instruction_t::moveq, 1U, 0x8dU},
	{instruction_t::moveq, 1U, 0x8eU},
	{instruction_t::moveq, 1U, 0x8fU},
	{instruction_t::moveq, 1U, 0x90U},
	{instruction_t::moveq, 1U, 0x91U},
	{instruction_t::moveq, 1U, 0x92U},
	{instruction_t::moveq, 1U, 0x93U},
	{instruction_t::moveq, 1U, 0x94U},
	{instruction_t::moveq, 1U, 0x95U},
	{instruction_t::moveq, 1U, 0x96U},
	{instruction_t::moveq, 1U, 0x97U},
	{instruction_t::moveq, 1U, 0x98U},
	{instruction_t::moveq, 1U, 0x99U},
	{instruction_t::moveq, 1U, 0x9aU},
	{instruction_t::moveq, 1U, 0x9bU},
	{instruction_t::moveq, 1U, 0x9cU},
	{instruction_t::moveq, 1U, 0x9dU},
	{instruction_t::moveq, 1U, 0x9eU},
	{instruction_t::moveq, 1U, 0x9fU},
	{instruction_t::moveq, 1U, 0xa0U},
	{instruction_t::moveq, 1U, 0xa1U},
	{instruction_t::moveq, 1U, 0xa2U},
	{instruction_t::moveq, 1U, 0xa3U},
	{instruction_t::moveq, 1U, 0xa4U},
	{instruction_t::moveq, 1U, 0xa5U},
	{instruction_t::moveq, 1U, 0xa6U},
	{instruction_t::moveq, 1U, 0xa7U},
	{instruction_t::moveq, 1U, 0xa8U},
	{instruction_t::moveq, 1U, 0xa9U},
	{instruction_t::moveq, 1U, 0xaaU},
	{instruction_t::moveq, 1U, 0xabU},
	{instruction_t::moveq, 1U, 0xacU},
	{instruction_t::moveq, 1U, 0xadU},
	{instruction_t::moveq, 1U, 0xaeU},
	{instruction_t::moveq, 1U, 0xafU},
	{instruction_t::moveq, 1U, 0xb0U},
	{instruction_t::moveq, 1U, 0xb1U},
	{instruction_t::moveq, 1U, 0xb2U},
	{instruction_t::moveq, 1U, 0xb3U},
	{instruction_t::moveq, 1U, 0xb4U},
	{instruction_t::moveq, 1U, 0xb5U},
	{instruction_t::moveq, 1U, 0xb6U},
	{instruction_t::moveq, 1U, 0xb7U},
	{instruction_t::moveq, 1U, 0xb8U},
	{instruction_t::moveq, 1U, 0xb9U},
	{instruction_t::moveq, 1U, 0xbaU},
	{instruction_t::moveq, 1U, 0xbbU},
	{instruction_t::moveq, 1U, 0xbcU},
	{instruction_t::moveq, 1U, 0xbdU},
	{instruction_t::moveq, 1U, 0xbeU},
	{instruction_t::moveq, 1U, 0xbfU},
	{instruction_t::moveq, 1U, 0xc0U},
	{instruction_t::moveq, 1U, 0xc1U},
	{instruction_t::moveq, 1U, 0xc2U},
	{instruction_t::moveq, 1U, 0xc3U},
	{instruction_t::moveq, 1U, 0xc4U},
	{instruction_t::moveq, 1U, 0xc5U},
	{instruction_t::moveq, 1U, 0xc6U},
	{instruction_t::moveq, 1U, 0xc7U},
	{instruction_t::moveq, 1U, 0xc8U},
	{instruction_t::moveq, 1U, 0xc9U},
	{instruction_t::moveq, 1U, 0xcaU},
	{instruction_t::moveq, 1U, 0xcbU},
	{instruction_t::moveq, 1U, 0xccU},
	{instruction_t::moveq, 1U, 0xcdU},
	{instruction_t::moveq, 1U, 0xceU},
	{instruction_t::moveq, 1U, 0xcfU},
	{instruction_t::moveq, 1U, 0xd0U},
	{instruction_t::moveq, 1U, 0xd1U},
	{instruction_t::moveq, 1U, 0xd2U},
	{instruction_t::moveq, 1U, 0xd3U},
	{instruction_t::moveq, 1U, 0xd4U},
	{instruction_t::moveq, 1U, 0xd5U},
	{instruction_t::moveq, 1U, 0xd6U},
	{instruction_t::moveq, 1U, 0xd7U},
	{instruction_t::moveq, 1U, 0xd8U},
	{instruction_t::moveq, 1U, 0xd9U},
	{instruction_t::moveq, 1U, 0xdaU},
	{instruction_t::moveq, 1U, 0xdbU},
	{instruction_t::moveq, 1U, 0xdcU},
	{instruction_t::moveq, 1U, 0xddU},
	{instruction_t::moveq, 1U, 0xdeU},
	{instruction_t::moveq, 1U, 0xdfU},
	{instruction_t::moveq, 1U, 0xe0U},
	{instruction_t::moveq, 1U, 0xe1U},
	{instruction_t::moveq, 1U, 0xe2U},
	{instruction_t::moveq, 1U, 0xe3U},
	{instruction_t::moveq, 1U, 0xe4U},
	{instruction_t::moveq, 1U, 0xe5U},
	{instruction_t::moveq, 1U, 0xe6U},
	{instruction_t::moveq, 1U, 0xe7U},
	{instruction_t::moveq, 1U, 0xe8U},
	{instruction_t::moveq, 1U, 0xe9U},
	{instruction_t::moveq, 1U, 0xeaU},
	{instruction_t::moveq, 1U, 0xebU},
	{instruction_t::moveq, 1U, 0xecU},
	{instruction_t::moveq, 1U, 0xedU},
	{instruction_t::moveq, 1U, 0xeeU},
	{instruction_t::moveq, 1U, 0xefU},
	{instruction_t::moveq, 1U, 0xf0U},
	{instruction_t::moveq, 1U, 0xf1U},
	{instruction_t::moveq, 1U, 0xf2U},
	{instruction_t::moveq, 1U, 0xf3U},
	{instruction_t::moveq, 1U, 0xf4U},
	{instruction_t::moveq, 1U, 0xf5U},
	{instruction_t::moveq, 1U, 0xf6U},
	{instruction_t::moveq, 1U, 0xf7U},
	{instruction_t::moveq, 1U, 0xf8U},
	{instruction_t::moveq, 1U, 0xf9U},
	{instruction_t::moveq, 1U, 0xfaU},
	{instruction_t::moveq, 1U, 0xfbU},
	{instruction_t::moveq, 1U, 0xfcU},
	{instruction_t::moveq, 1U, 0xfdU},
	{instruction_t::moveq, 1U, 0xfeU},
	{instruction_t::moveq, 1U, 0xffU},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::moveq, 2U, 0x00U},
	{instruction_t::moveq, 2U, 0x01U},
	{instruction_t::moveq, 2U, 0x02U},
	{instruction_t::moveq, 2U, 0x03U},
	{instruction_t::moveq, 2U, 0x04U},
	{instruction_t::moveq, 2U, 0x05U},
	{instruction_t::moveq, 2U, 0x06U},
	{instruction_t::moveq, 2U, 0x07U},
	{instruction_t::moveq, 2U, 0x08U},
	{instruction_t::moveq, 2U, 0x09U},
	{instruction_t::moveq, 2U, 0x0aU},
	{instruction_t::moveq, 2U, 0x0bU},
	{instruction_t::moveq, 2U, 0x0cU},
	{instruction_t::moveq, 2U, 0x0dU},
	{instruction_t::moveq, 2U, 0x0eU},
	{instruction_t::moveq, 2U, 0x0fU},
	{instruction_t::moveq, 2U, 0x10U},
	{instruction_t::moveq, 2U, 0x11U},
	{instruction_t::moveq, 2U, 0x12U},
	{instruction_t::moveq, 2U, 0x13U},
	{instruction_t::moveq, 2U, 0x14U},
	{instruction_t::moveq, 2U, 0x15U},
	{instruction_t::moveq, 2U, 0x16U},
	{instruction_t::moveq, 2U, 0x17U},
	{instruction_t::moveq, 2U, 0x18U},
	{instruction_t::moveq, 2U, 0x19U},
	{instruction_t::moveq, 2U, 0x1aU},
	{instruction_t::moveq, 2U, 0x1bU},
	{instruction_t::moveq, 2U, 0x1cU},
	{instruction_t::moveq, 2U, 0x1dU},
	{instruction_t::moveq, 2U, 0x1eU},
	{instruction_t::moveq, 2U, 0x1fU},
	{instruction_t::moveq, 2U, 0x20U},
	{instruction_t::moveq, 2U, 0x21U},
	{instruction_t::moveq, 2U, 0x22U},
	{instruction_t::moveq, 2U, 0x23U},
	{instruction_t::moveq, 2U, 0x24U},
	{instruction_t::moveq, 2U, 0x25U},
	{instruction_t::moveq, 2U, 0x26U},
	{instruction_t::moveq, 2U, 0x27U},
	{instruction_t::moveq, 2U, 0x28U},
	{instruction_t::moveq, 2U, 0x29U},
	{instruction_t::moveq, 2U, 0x2aU},
	{instruction_t::moveq, 2U, 0x2bU},
	{instruction_t::moveq, 2U, 0x2cU},
	{instruction_t::moveq, 2U, 0x2dU},
	{instruction_t::moveq, 2U, 0x2eU},
	{instruction_t::moveq, 2U, 0x2fU},
	{instruction_t::moveq, 2U, 0x30U},
	{instruction_t::moveq, 2U, 0x31U},
	{instruction_t::moveq, 2U, 0x32U},
	{instruction_t::moveq, 2U, 0x33U},
	{instruction_t::moveq, 2U, 0x34U},
	{instruction_t::moveq, 2U, 0x35U},
	{instruction_t::moveq, 2U, 0x36U},
	{instruction_t::moveq, 2U, 0x37U},
	{instruction_t::moveq, 2U, 0x38U},
	{instruction_t::moveq, 2U, 0x39U},
	{instruction_t::moveq, 2U, 0x3aU},
	{instruction_t::moveq, 2U, 0x3bU},
	{instruction_t::moveq, 2U, 0x3cU},
	{instruction_t::moveq, 2U, 0x3dU},
	{instruction_t::moveq, 2U, 0x3eU},
	{instruction_t::moveq, 2U, 0x3fU},
	{instruction_t::moveq, 2U, 0x40U},
	{instruction_t::moveq, 2U, 0x41U},
	{instruction_t::moveq, 2U, 0x42U},
	{instruction_t::moveq, 2U, 0x43U},
	{instruction_t::moveq, 2U, 0x44U},
	{instruction_t::moveq, 2U, 0x45U},
	{instruction_t::moveq, 2U, 0x46U},
	{instruction_t::moveq, 2U, 0x47U},
	{instruction_t::moveq, 2U, 0x48U},
	{instruction_t::moveq, 2U, 0x49U},
	{instruction_t::moveq, 2U, 0x4aU},
	{instruction_t::moveq, 2U, 0x4bU},
	{instruction_t::moveq, 2U, 0x4cU},
	{instruction_t::moveq, 2U, 0x4dU},
	{instruction_t::moveq, 2U, 0x4eU},
	{instruction_t::moveq, 2U, 0x4fU},
	{instruction_t::moveq, 2U, 0x50U},
	{instruction_t::moveq, 2U, 0x51U},
	{instruction_t::moveq, 2U, 0x52U},
	{instruction_t::moveq, 2U, 0x53U},
	{instruction_t::moveq, 2U, 0x54U},
	{instruction_t::moveq, 2U, 0x55U},
	{instruction_t::moveq, 2U, 0x56U},
	{instruction_t::moveq, 2U, 0x57U},
	{instruction_t::moveq, 2U, 0x58U},
	{instruction_t::moveq, 2U, 0x59U},
	{instruction_t::moveq, 2U, 0x5aU},
	{instruction_t::moveq, 2U, 0x5bU},
	{instruction_t::moveq, 2U, 0x5cU},
	{instruction_t::moveq, 2U, 0x5dU},
	{instruction_t::moveq, 2U, 0x5eU},
	{instruction_t::moveq, 2U, 0x5fU},
	{instruction_t::moveq, 2U, 0x60U},
	{instruction_t::moveq, 2U, 0x61U},
	{instruction_t::moveq, 2U, 0x62U},
	{instruction_t::moveq, 2U, 0x63U},
	{instruction_t::moveq, 2U, 0x64U},
	{instruction_t::moveq, 2U, 0x65U},
	{instruction_t::moveq, 2U, 0x66U},
	{instruction_t::moveq, 2U, 0x67U},
	{instruction_t::moveq, 2U, 0x68U},
	{instruction_t::moveq, 2U, 0x69U},
	{instruction_t::moveq, 2U, 0x6aU},
	{instruction_t::moveq, 2U, 0x6bU},
	{instruction_t::moveq, 2U, 0x6cU},
	{instruction_t::moveq, 2U, 0x6dU},
	{instruction_t::moveq, 2U, 0x6eU},
	{instruction_t::moveq, 2U, 0x6fU},
	{instruction_t::moveq, 2U, 0x70U},
	{instruction_t::moveq, 2U, 0x71U},
	{instruction_t::moveq, 2U, 0x72U},
	{instruction_t::moveq, 2U, 0x73U},
	{instruction_t::moveq, 2U, 0x74U},
	{instruction_t::moveq, 2U, 0x75U},
	{instruction_t::moveq, 2U, 0x76U},
	{instruction_t::moveq, 2U, 0x77U},
	{instruction_t::moveq, 2U, 0x78U},
	{instruction_t::moveq, 2U, 0x79U},
	{instruction_t::moveq, 2U, 0x7aU},
	{instruction_t::moveq, 2U, 0x7bU},
	{instruction_t::moveq, 2U, 0x7cU},
	{instruction_t::moveq, 2U, 0x7dU},
	{instruction_t::moveq, 2U, 0x7eU},
	{instruction_t::moveq, 2U, 0x7fU},
	{instruction_t::moveq, 2U, 0x80U},
	{instruction_t::moveq, 2U, 0x81U},
	{instruction_t::moveq, 2U, 0x82U},
	{instruction_t::moveq, 2U, 0x83U},
	{instruction_t::moveq, 2U, 0x84U},
	{instruction_t::moveq, 2U, 0x85U},
	{instruction_t::moveq, 2U, 0x86U},
	{instruction_t::moveq, 2U, 0x87U},
	{instruction_t::moveq, 2U, 0x88U},
	{instruction_t::moveq, 2U, 0x89U},
	{instruction_t::moveq, 2U, 0x8aU},
	{instruction_t::moveq, 2U, 0x8bU},
	{instruction_t::moveq, 2U, 0x8cU},
	{instruction_t::moveq, 2U, 0x8dU},
	{instruction_t::moveq, 2U, 0x8eU},
	{instruction_t::moveq, 2U, 0x8fU},
	{instruction_t::moveq, 2U, 0x90U},
	{instruction_t::moveq, 2U, 0x91U},
	{instruction_t::moveq, 2U, 0x92U},
	{instruction_t::moveq, 2U, 0x93U},
	{instruction_t::moveq, 2U, 0x94U},
	{instruction_t::moveq, 2U, 0x95U},
	{instruction_t::moveq, 2U, 0x96U},
	{instruction_t::moveq, 2U, 0x97U},
	{instruction_t::moveq, 2U, 0x98U},
	{instruction_t::moveq, 2U, 0x99U},
	{instruction_t::moveq, 2U, 0x9aU},
	{instruction_t::moveq, 2U, 0x9bU},
	{instruction_t::moveq, 2U, 0x9cU},
	{instruction_t::moveq, 2U, 0x9dU},
	{instruction_t::moveq, 2U, 0x9eU},
	{instruction_t::moveq, 2U, 0x9fU},
	{instruction_t::moveq, 2U, 0xa0U},
	{instruction_t::moveq, 2U, 0xa1U},
	{instruction_t::moveq, 2U, 0xa2U},
	{instruction_t::moveq, 2U, 0xa3U},
	{instruction_t::moveq, 2U, 0xa4U},
	{instruction_t::moveq, 2U, 0xa5U},
	{instruction_t::moveq, 2U, 0xa6U},
	{instruction_t::moveq, 2U, 0xa7U},
	{instruction_t::moveq, 2U, 0xa8U},
	{instruction_t::moveq, 2U, 0xa9U},
	{instruction_t::moveq, 2U, 0xaaU},
	{instruction_t::moveq, 2U, 0xabU},
	{instruction_t::moveq, 2U, 0xacU},
	{instruction_t::moveq, 2U, 0xadU},
	{instruction_t::moveq, 2U, 0xaeU},
	{instruction_t::moveq, 2U, 0xafU},
	{instruction_t::moveq, 2U, 0xb0U},
	{instruction_t::moveq, 2U, 0xb1U},
	{instruction_t::moveq, 2U, 0xb2U},
	{instruction_t::moveq, 2U, 0xb3U},
	{instruction_t::moveq, 2U, 0xb4U},
	{instruction_t::moveq, 2U, 0xb5U},
	{instruction_t::moveq, 2U, 0xb6U},
	{instruction_t::moveq, 2U, 0xb7U},
	{instruction_t::moveq, 2U, 0xb8U},
	{instruction_t::moveq, 2U, 0xb9U},
	{instruction_t::moveq, 2U, 0xbaU},
	{instruction_t::moveq, 2U, 0xbbU},
	{instruction_t::moveq, 2U, 0xbcU},
	{instruction_t::moveq, 2U, 0xbdU},
	{instruction_t::moveq, 2U, 0xbeU},
	{instruction_t::moveq, 2U, 0xbfU},
	{instruction_t::moveq, 2U, 0xc0U},
	{instruction_t::moveq, 2U, 0xc1U},
	{instruction_t::moveq, 2U, 0xc2U},
	{instruction_t::moveq, 2U, 0xc3U},
	{instruction_t::moveq, 2U, 0xc4U},
	{instruction_t::moveq, 2U, 0xc5U},
	{instruction_t::moveq, 2U, 0xc6U},
	{instruction_t::moveq, 2U, 0xc7U},
	{instruction_t::moveq, 2U, 0xc8U},
	{instruction_t::moveq, 2U, 0xc9U},
	{instruction_t::moveq, 2U, 0xcaU},
	{instruction_t::moveq, 2U, 0xcbU},
	{instruction_t::moveq, 2U, 0xccU},
	{instruction_t::moveq, 2U, 0xcdU},
	{instruction_t::moveq, 2U, 0xceU},
	{instruction_t::moveq, 2U, 0xcfU},
	{instruction_t::moveq, 2U, 0xd0U},
	{instruction_t::moveq, 2U, 0xd1U},
	{instruction_t::moveq, 2U, 0xd2U},
	{instruction_t::moveq, 2U, 0xd3U},
	{instruction_t::moveq, 2U, 0xd4U},
	{instruction_t::moveq, 2U, 0xd5U},
	{instruction_t::moveq, 2U, 0xd6U},
	{instruction_t::moveq, 2U, 0xd7U},
	{instruction_t::moveq, 2U, 0xd8U},
	{instruction_t::moveq, 2U, 0xd9U},
	{instruction_t::moveq, 2U, 0xdaU},
	{instruction_t::moveq, 2U, 0xdbU},
	{instruction_t::moveq, 2U, 0xdcU},
	{instruction_t::moveq, 2U, 0xddU},
	{instruction_t::moveq, 2U, 0xdeU},
	{instruction_t::moveq, 2U, 0xdfU},
	{instruction_t::moveq, 2U, 0xe0U},
	{instruction_t::moveq, 2U, 0xe1U},
	{instruction_t::moveq, 2U, 0xe2U},
	{instruction_t::moveq, 2U, 0xe3U},
	{instruction_t::moveq, 2U, 0xe4U},
	{instruction_t::moveq, 2U, 0xe5U},
	{instruction_t::moveq, 2U, 0xe6U},
	{instruction_t::moveq, 2U, 0xe7U},
	{instruction_t::moveq, 2U, 0xe8U},
	{instruction_t::moveq, 2U, 0xe9U},
	{instruction_t::moveq, 2U, 0xeaU},
	{instruction_t::moveq, 2U, 0xebU},
	{instruction_t::moveq, 2U, 0xecU},
	{instruction_t::moveq, 2U, 0xedU},
	{instruction_t::moveq, 2U, 0xeeU},
	{instruction_t::moveq, 2U, 0xefU},
	{instruction_t::moveq, 2U, 0xf0U},
	{instruction_t::moveq, 2U, 0xf1U},
	{instruction_t::moveq, 2U, 0xf2U},
	{instruction_t::moveq, 2U, 0xf3U},
	{instruction_t::moveq, 2U, 0xf4U},
	{instruction_t::moveq, 2U, 0xf5U},
	{instruction_t::moveq, 2U, 0xf6U},
	{instruction_t::moveq, 2U, 0xf7U},
	{instruction_t::moveq, 2U, 0xf8U},
	{instruction_t::moveq, 2U, 0xf9U},
	{instruction_t::moveq, 2U, 0xfaU},
	{instruction_t::moveq, 2U, 0xfbU},
	{instruction_t::moveq, 2U, 0xfcU},
	{instruction_t::moveq, 2U, 0xfdU},
	{instruction_t::moveq, 2U, 0xfeU},
	{instruction_t::moveq, 2U, 0xffU},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::moveq, 3U, 0x00U},
	{instruction_t::moveq, 3U, 0x01U},
	{instruction_t::moveq, 3U, 0x02U},
	{instruction_t::moveq, 3U, 0x03U},
	{instruction_t::moveq, 3U, 0x04U},
	{instruction_t::moveq, 3U, 0x05U},
	{instruction_t::moveq, 3U, 0x06U},
	{instruction_t::moveq, 3U, 0x07U},
	{instruction_t::moveq, 3U, 0x08U},
	{instruction_t::moveq, 3U, 0x09U},
	{instruction_t::moveq, 3U, 0x0aU},
	{instruction_t::moveq, 3U, 0x0bU},
	{instruction_t::moveq, 3U, 0x0cU},
	{instruction_t::moveq, 3U, 0x0dU},
	{instruction_t::moveq, 3U, 0x0eU},
	{instruction_t::moveq, 3U, 0x0fU},
	{instruction_t::moveq, 3U, 0x10U},
	{instruction_t::moveq, 3U, 0x11U},
	{instruction_t::moveq, 3U, 0x12U},
	{instruction_t::moveq, 3U, 0x13U},
	{instruction_t::moveq, 3U, 0x14U},
	{instruction_t::moveq, 3U, 0x15U},
	{instruction_t::moveq, 3U, 0x16U},
	{instruction_t::moveq, 3U, 0x17U},
	{instruction_t::moveq, 3U, 0x18U},
	{instruction_t::moveq, 3U, 0x19U},
	{instruction_t::moveq, 3U, 0x1aU},
	{instruction_t::moveq, 3U, 0x1bU},
	{instruction_t::moveq, 3U, 0x1cU},
	{instruction_t::moveq, 3U, 0x1dU},
	{instruction_t::moveq, 3U, 0x1eU},
	{instruction_t::moveq, 3U, 0x1fU},
	{instruction_t::moveq, 3U, 0x20U},
	{instruction_t::moveq, 3U, 0x21U},
	{instruction_t::moveq, 3U, 0x22U},
	{instruction_t::moveq, 3U, 0x23U},
	{instruction_t::moveq, 3U, 0x24U},
	{instruction_t::moveq, 3U, 0x25U},
	{instruction_t::moveq, 3U, 0x26U},
	{instruction_t::moveq, 3U, 0x27U},
	{instruction_t::moveq, 3U, 0x28U},
	{instruction_t::moveq, 3U, 0x29U},
	{instruction_t::moveq, 3U, 0x2aU},
	{instruction_t::moveq, 3U, 0x2bU},
	{instruction_t::moveq, 3U, 0x2cU},
	{instruction_t::moveq, 3U, 0x2dU},
	{instruction_t::moveq, 3U, 0x2eU},
	{instruction_t::moveq, 3U, 0x2fU},
	{instruction_t::moveq, 3U, 0x30U},
	{instruction_t::moveq, 3U, 0x31U},
	{instruction_t::moveq, 3U, 0x32U},
	{instruction_t::moveq, 3U, 0x33U},
	{instruction_t::moveq, 3U, 0x34U},
	{instruction_t::moveq, 3U, 0x35U},
	{instruction_t::moveq, 3U, 0x36U},
	{instruction_t::moveq, 3U, 0x37U},
	{instruction_t::moveq, 3U, 0x38U},
	{instruction_t::moveq, 3U, 0x39U},
	{instruction_t::moveq, 3U, 0x3aU},
	{instruction_t::moveq, 3U, 0x3bU},
	{instruction_t::moveq, 3U, 0x3cU},
	{instruction_t::moveq, 3U, 0x3dU},
	{instruction_t::moveq, 3U, 0x3eU},
	{instruction_t::moveq, 3U, 0x3fU},
	{instruction_t::moveq, 3U, 0x40U},
	{instruction_t::moveq, 3U, 0x41U},
	{instruction_t::moveq, 3U, 0x42U},
	{instruction_t::moveq, 3U, 0x43U},
	{instruction_t::moveq, 3U, 0x44U},
	{instruction_t::moveq, 3U, 0x45U},
	{instruction_t::moveq, 3U, 0x46U},
	{instruction_t::moveq, 3U, 0x47U},
	{instruction_t::moveq, 3U, 0x48U},
	{instruction_t::moveq, 3U, 0x49U},
	{instruction_t::moveq, 3U, 0x4aU},
	{instruction_t::moveq, 3U, 0x4bU},
	{instruction_t::moveq, 3U, 0x4cU},
	{instruction_t::moveq, 3U, 0x4dU},
	{instruction_t::moveq, 3U, 0x4eU},
	{instruction_t::moveq, 3U, 0x4fU},
	{instruction_t::moveq, 3U, 0x50U},
	{instruction_t::moveq, 3U, 0x51U},
	{instruction_t::moveq, 3U, 0x52U},
	{instruction_t::moveq, 3U, 0x53U},
	{instruction_t::moveq, 3U, 0x54U},
	{instruction_t::moveq, 3U, 0x55U},
	{instruction_t::moveq, 3U, 0x56U},
	{instruction_t::moveq, 3U, 0x57U},
	{instruction_t::moveq, 3U, 0x58U},
	{instruction_t::moveq, 3U, 0x59U},
	{instruction_t::moveq, 3U, 0x5aU},
	{instruction_t::moveq, 3U, 0x5bU},
	{instruction_t::moveq, 3U, 0x5cU},
	{instruction_t::moveq, 3U, 0x5dU},
	{instruction_t::moveq, 3U, 0x5eU},
	{instruction_t::moveq, 3U, 0x5fU},
	{instruction_t::moveq, 3U, 0x60U},
	{instruction_t::moveq, 3U, 0x61U},
	{instruction_t::moveq, 3U, 0x62U},
	{instruction_t::moveq, 3U, 0x63U},
	{instruction_t::moveq, 3U, 0x64U},
	{instruction_t::moveq, 3U, 0x65U},
	{instruction_t::moveq, 3U, 0x66U},
	{instruction_t::moveq, 3U, 0x67U},
	{instruction_t::moveq, 3U, 0x68U},
	{instruction_t::moveq, 3U, 0x69U},
	{instruction_t::moveq, 3U, 0x6aU},
	{instruction_t::moveq, 3U, 0x6bU},
	{instruction_t::moveq, 3U, 0x6cU},
	{instruction_t::moveq, 3U, 0x6dU},
	{instruction_t::moveq, 3U, 0x6eU},
	{instruction_t::moveq, 3U, 0x6fU},
	{instruction_t::moveq, 3U, 0x70U},
	{instruction_t::moveq, 3U, 0x71U},
	{instruction_t::moveq, 3U, 0x72U},
	{instruction_t::moveq, 3U, 0x73U},
	{instruction_t::moveq, 3U, 0x74U},
	{instruction_t::moveq, 3U, 0x75U},
	{instruction_t::moveq, 3U, 0x76U},
	{instruction_t::moveq, 3U, 0x77U},
	{instruction_t::moveq, 3U, 0x78U},
	{instruction_t::moveq, 3U, 0x79U},
	{instruction_t::moveq, 3U, 0x7aU},
	{instruction_t::moveq, 3U, 0x7bU},
	{instruction_t::moveq, 3U, 0x7cU},
	{instruction_t::moveq, 3U, 0x7dU},
	{instruction_t::moveq, 3U, 0x7eU},
	{instruction_t::moveq, 3U, 0x7fU},
	{instruction_t::moveq, 3U, 0x80U},
	{instruction_t::moveq, 3U, 0x81U},
	{instruction_t::moveq, 3U, 0x82U},
	{instruction_t::moveq, 3U, 0x83U},
	{instruction_t::moveq, 3U, 0x84U},
	{instruction_t::moveq, 3U, 0x85U},
	{instruction_t::moveq, 3U, 0x86U},
	{instruction_t::moveq, 3U, 0x87U},
	{instruction_t::moveq, 3U, 0x88U},
	{instruction_t::moveq, 3U, 0x89U},
	{instruction_t::moveq, 3U, 0x8aU},
	{instruction_t::moveq, 3U, 0x8bU},
	{instruction_t::moveq, 3U, 0x8cU},
	{instruction_t::moveq, 3U, 0x8dU},
	{instruction_t::moveq, 3U, 0x8eU},
	{instruction_t::moveq, 3U, 0x8fU},
	{instruction_t::moveq, 3U, 0x90U},
	{instruction_t::moveq, 3U, 0x91U},
	{instruction_t::moveq, 3U, 0x92U},
	{instruction_t::moveq, 3U, 0x93U},
	{instruction_t::moveq, 3U, 0x94U},
	{instruction_t::moveq, 3U, 0x95U},
	{instruction_t::moveq, 3U, 0x96U},
	{instruction_t::moveq, 3U, 0x97U},
	{instruction_t::moveq, 3U, 0x98U},
	{instruction_t::moveq, 3U, 0x99U},
	{instruction_t::moveq, 3U, 0x9aU},
	{instruction_t::moveq, 3U, 0x9bU},
	{instruction_t::moveq, 3U, 0x9cU},
	{instruction_t::moveq, 3U, 0x9dU},
	{instruction_t::moveq, 3U, 0x9eU},
	{instruction_t::moveq, 3U, 0x9fU},
	{instruction_t::moveq, 3U, 0xa0U},
	{instruction_t::moveq, 3U, 0xa1U},
	{instruction_t::moveq, 3U, 0xa2U},
	{instruction_t::moveq, 3U, 0xa3U},
	{instruction_t::moveq, 3U, 0xa4U},
	{instruction_t::moveq, 3U, 0xa5U},
	{instruction_t::moveq, 3U, 0xa6U},
	{instruction_t::moveq, 3U, 0xa7U},
	{instruction_t::moveq, 3U, 0xa8U},
	{instruction_t::moveq, 3U, 0xa9U},
	{instruction_t::moveq, 3U, 0xaaU},
	{instruction_t::moveq, 3U, 0xabU},
	{instruction_t::moveq, 3U, 0xacU},
	{instruction_t::moveq, 3U, 0xadU},
	{instruction_t::moveq, 3U, 0xaeU},
	{instruction_t::moveq, 3U, 0xafU},
	{instruction_t::moveq, 3U, 0xb0U},
	{instruction_t::moveq, 3U, 0xb1U},
	{instruction_t::moveq, 3U, 0xb2U},
	{instruction_t::moveq, 3U, 0xb3U},
	{instruction_t::moveq, 3U, 0xb4U},
	{instruction_t::moveq, 3U, 0xb5U},
	{instruction_t::moveq, 3U, 0xb6U},
	{instruction_t::moveq, 3U, 0xb7U},
	{instruction_t::moveq, 3U, 0xb8U},
	{instruction_t::moveq, 3U, 0xb9U},
	{instruction_t::moveq, 3U, 0xbaU},
	{instruction_t::moveq, 3U, 0xbbU},
	{instruction_t::moveq, 3U, 0xbcU},
	{instruction_t::moveq, 3U, 0xbdU},
	{instruction_t::moveq, 3U, 0xbeU},
	{instruction_t::moveq, 3U, 0xbfU},
	{instruction_t::moveq, 3U, 0xc0U},
	{instruction_t::moveq, 3U, 0xc1U},
	{instruction_t::moveq, 3U, 0xc2U},
	{instruction_t::moveq, 3U, 0xc3U},
	{instruction_t::moveq, 3U, 0xc4U},
	{instruction_t::moveq, 3U, 0xc5U},
	{instruction_t::moveq, 3U, 0xc6U},
	{instruction_t::moveq, 3U, 0xc7U},
	{instruction_t::moveq, 3U, 0xc8U},
	{instruction_t::moveq, 3U, 0xc9U},
	{instruction_t::moveq, 3U, 0xcaU},
	{instruction_t::moveq, 3U, 0xcbU},
	{instruction_t::moveq, 3U, 0xccU},
	{instruction_t::moveq, 3U, 0xcdU},
	{instruction_t::moveq, 3U, 0xceU},
	{instruction_t::moveq, 3U, 0xcfU},
	{instruction_t::moveq, 3U, 0xd0U},
	{instruction_t::moveq, 3U, 0xd1U},
	{instruction_t::moveq, 3U, 0xd2U},
	{instruction_t::moveq, 3U, 0xd3U},
	{instruction_t::moveq, 3U, 0xd4U},
	{instruction_t::moveq, 3U, 0xd5U},
	{instruction_t::moveq, 3U, 0xd6U},
	{instruction_t::moveq, 3U, 0xd7U},
	{instruction_t::moveq, 3U, 0xd8U},
	{instruction_t::moveq, 3U, 0xd9U},
	{instruction_t::moveq, 3U, 0xdaU},
	{instruction_t::moveq, 3U, 0xdbU},
	{instruction_t::moveq, 3U, 0xdcU},
	{instruction_t::moveq, 3U, 0xddU},
	{instruction_t::moveq, 3U, 0xdeU},
	{instruction_t::moveq, 3U, 0xdfU},
	{instruction_t::moveq, 3U, 0xe0U},
	{instruction_t::moveq, 3U, 0xe1U},
	{instruction_t::moveq, 3U, 0xe2U},
	{instruction_t::moveq, 3U, 0xe3U},
	{instruction_t::moveq, 3U, 0xe4U},
	{instruction_t::moveq, 3U, 0xe5U},
	{instruction_t::moveq, 3U, 0xe6U},
	{instruction_t::moveq, 3U, 0xe7U},
	{instruction_t::moveq, 3U, 0xe8U},
	{instruction_t::moveq, 3U, 0xe9U},
	{instruction_t::moveq, 3U, 0xeaU},
	{instruction_t::moveq, 3U, 0xebU},
	{instruction_t::moveq, 3U, 0xecU},
	{instruction_t::moveq, 3U, 0xedU},
	{instruction_t::moveq, 3U, 0xeeU},
	{instruction_t::moveq, 3U, 0xefU},
	{instruction_t::moveq, 3U, 0xf0U},
	{instruction_t::moveq, 3U, 0xf1U},
	{instruction_t::moveq, 3U, 0xf2U},
	{instruction_t::moveq, 3U, 0xf3U},
	{instruction_t::moveq, 3U, 0xf4U},
	{instruction_t::moveq, 3U, 0xf5U},
	{instruction_t::moveq, 3U, 0xf6U},
	{instruction_t::moveq, 3U, 0xf7U},
	{instruction_t::moveq, 3U, 0xf8U},
	{instruction_t::moveq, 3U, 0xf9U},
	{instruction_t::moveq, 3U, 0xfaU},
	{instruction_t::moveq, 3U, 0xfbU},
	{instruction_t::moveq, 3U, 0xfcU},
	{instruction_t::moveq, 3U, 0xfdU},
	{instruction_t::moveq, 3U, 0xfeU},
	{instruction_t::moveq, 3U, 0xffU},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::moveq, 4U, 0x00U},
	{instruction_t::moveq, 4U, 0x01U},
	{instruction_t::moveq, 4U, 0x02U},
	{instruction_t::moveq, 4U, 0x03U},
	{instruction_t::moveq, 4U, 0x04U},
	{instruction_t::moveq, 4U, 0x05U},
	{instruction_t::moveq, 4U, 0x06U},
	{instruction_t::moveq, 4U, 0x07U},
	{instruction_t::moveq, 4U, 0x08U},
	{instruction_t::moveq, 4U, 0x09U},
	{instruction_t::moveq, 4U, 0x0aU},
	{instruction_t::moveq, 4U, 0x0bU},
	{instruction_t::moveq, 4U, 0x0cU},
	{instruction_t::moveq, 4U, 0x0dU},
	{instruction_t::moveq, 4U, 0x0eU},
	{instruction_t::moveq, 4U, 0x0fU},
	{instruction_t::moveq, 4U, 0x10U},
	{instruction_t::moveq, 4U, 0x11U},
	{instruction_t::moveq, 4U, 0x12U},
	{instruction_t::moveq, 4U, 0x13U},
	{instruction_t::moveq, 4U, 0x14U},
	{instruction_t::moveq, 4U, 0x15U},
	{instruction_t::moveq, 4U, 0x16U},
	{instruction_t::moveq, 4U, 0x17U},
	{instruction_t::moveq, 4U, 0x18U},
	{instruction_t::moveq, 4U, 0x19U},
	{instruction_t::moveq, 4U, 0x1aU},
	{instruction_t::moveq, 4U, 0x1bU},
	{instruction_t::moveq, 4U, 0x1cU},
	{instruction_t::moveq, 4U, 0x1dU},
	{instruction_t::moveq, 4U, 0x1eU},
	{instruction_t::moveq, 4U, 0x1fU},
	{instruction_t::moveq, 4U, 0x20U},
	{instruction_t::moveq, 4U, 0x21U},
	{instruction_t::moveq, 4U, 0x22U},
	{instruction_t::moveq, 4U, 0x23U},
	{instruction_t::moveq, 4U, 0x24U},
	{instruction_t::moveq, 4U, 0x25U},
	{instruction_t::moveq, 4U, 0x26U},
	{instruction_t::moveq, 4U, 0x27U},
	{instruction_t::moveq, 4U, 0x28U},
	{instruction_t::moveq, 4U, 0x29U},
	{instruction_t::moveq, 4U, 0x2aU},
	{instruction_t::moveq, 4U, 0x2bU},
	{instruction_t::moveq, 4U, 0x2cU},
	{instruction_t::moveq, 4U, 0x2dU},
	{instruction_t::moveq, 4U, 0x2eU},
	{instruction_t::moveq, 4U, 0x2fU},
	{instruction_t::moveq, 4U, 0x30U},
	{instruction_t::moveq, 4U, 0x31U},
	{instruction_t::moveq, 4U, 0x32U},
	{instruction_t::moveq, 4U, 0x33U},
	{instruction_t::moveq, 4U, 0x34U},
	{instruction_t::moveq, 4U, 0x35U},
	{instruction_t::moveq, 4U, 0x36U},
	{instruction_t::moveq, 4U, 0x37U},
	{instruction_t::moveq, 4U, 0x38U},
	{instruction_t::moveq, 4U, 0x39U},
	{instruction_t::moveq, 4U, 0x3aU},
	{instruction_t::moveq, 4U, 0x3bU},
	{instruction_t::moveq, 4U, 0x3cU},
	{instruction_t::moveq, 4U, 0x3dU},
	{instruction_t::moveq, 4U, 0x3eU},
	{instruction_t::moveq, 4U, 0x3fU},
	{instruction_t::moveq, 4U, 0x40U},
	{instruction_t::moveq, 4U, 0x41U},
	{instruction_t::moveq, 4U, 0x42U},
	{instruction_t::moveq, 4U, 0x43U},
	{instruction_t::moveq, 4U, 0x44U},
	{instruction_t::moveq, 4U, 0x45U},
	{instruction_t::moveq, 4U, 0x46U},
	{instruction_t::moveq, 4U, 0x47U},
	{instruction_t::moveq, 4U, 0x48U},
	{instruction_t::moveq, 4U, 0x49U},
	{instruction_t::moveq, 4U, 0x4aU},
	{instruction_t::moveq, 4U, 0x4bU},
	{instruction_t::moveq, 4U, 0x4cU},
	{instruction_t::moveq, 4U, 0x4dU},
	{instruction_t::moveq, 4U, 0x4eU},
	{instruction_t::moveq, 4U, 0x4fU},
	{instruction_t::moveq, 4U, 0x50U},
	{instruction_t::moveq, 4U, 0x51U},
	{instruction_t::moveq, 4U, 0x52U},
	{instruction_t::moveq, 4U, 0x53U},
	{instruction_t::moveq, 4U, 0x54U},
	{instruction_t::moveq, 4U, 0x55U},
	{instruction_t::moveq, 4U, 0x56U},
	{instruction_t::moveq, 4U, 0x57U},
	{instruction_t::moveq, 4U, 0x58U},
	{instruction_t::moveq, 4U, 0x59U},
	{instruction_t::moveq, 4U, 0x5aU},
	{instruction_t::moveq, 4U, 0x5bU},
	{instruction_t::moveq, 4U, 0x5cU},
	{instruction_t::moveq, 4U, 0x5dU},
	{instruction_t::moveq, 4U, 0x5eU},
	{instruction_t::moveq, 4U, 0x5fU},
	{instruction_t::moveq, 4U, 0x60U},
	{instruction_t::moveq, 4U, 0x61U},
	{instruction_t::moveq, 4U, 0x62U},
	{instruction_t::moveq, 4U, 0x63U},
	{instruction_t::moveq, 4U, 0x64U},
	{instruction_t::moveq, 4U, 0x65U},
	{instruction_t::moveq, 4U, 0x66U},
	{instruction_t::moveq, 4U, 0x67U},
	{instruction_t::moveq, 4U, 0x68U},
	{instruction_t::moveq, 4U, 0x69U},
	{instruction_t::moveq, 4U, 0x6aU},
	{instruction_t::moveq, 4U, 0x6bU},
	{instruction_t::moveq, 4U, 0x6cU},
	{instruction_t::moveq, 4U, 0x6dU},
	{instruction_t::moveq, 4U, 0x6eU},
	{instruction_t::moveq, 4U, 0x6fU},
	{instruction_t::moveq, 4U, 0x70U},
	{instruction_t::moveq, 4U, 0x71U},
	{instruction_t::moveq, 4U, 0x72U},
	{instruction_t::moveq, 4U, 0x73U},
	{instruction_t::moveq, 4U, 0x74U},
	{instruction_t::moveq, 4U, 0x75U},
	{instruction_t::moveq, 4U, 0x76U},
	{instruction_t::moveq, 4U, 0x77U},
	{instruction_t::moveq, 4U, 0x78U},
	{instruction_t::moveq, 4U, 0x79U},
	{instruction_t::moveq, 4U, 0x7aU},
	{instruction_t::moveq, 4U, 0x7bU},
	{instruction_t::moveq, 4U, 0x7cU},
	{instruction_t::moveq, 4U, 0x7dU},
	{instruction_t::moveq, 4U, 0x7eU},
	{instruction_t::moveq, 4U, 0x7fU},
	{instruction_t::moveq, 4U, 0x80U},
	{instruction_t::moveq, 4U, 0x81U},
	{instruction_t::moveq, 4U, 0x82U},
	{instruction_t::moveq, 4U, 0x83U},
	{instruction_t::moveq, 4U, 0x84U},
	{instruction_t::moveq, 4U, 0x85U},
	{instruction_t::moveq, 4U, 0x86U},
	{instruction_t::moveq, 4U, 0x87U},
	{instruction_t::moveq, 4U, 0x88U},
	{instruction_t::moveq, 4U, 0x89U},
	{instruction_t::moveq, 4U, 0x8aU},
	{instruction_t::moveq, 4U, 0x8bU},
	{instruction_t::moveq, 4U, 0x8cU},
	{instruction_t::moveq, 4U, 0x8dU},
	{instruction_t::moveq, 4U, 0x8eU},
	{instruction_t::moveq, 4U, 0x8fU},
	{instruction_t::moveq, 4U, 0x90U},
	{instruction_t::moveq, 4U, 0x91U},
	{instruction_t::moveq, 4U, 0x92U},
	{instruction_t::moveq, 4U, 0x93U},
	{instruction_t::moveq, 4U, 0x94U},
	{instruction_t::moveq, 4U, 0x95U},
	{instruction_t::moveq, 4U, 0x96U},
	{instruction_t::moveq, 4U, 0x97U},
	{instruction_t::moveq, 4U, 0x98U},
	{instruction_t::moveq, 4U, 0x99U},
	{instruction_t::moveq, 4U, 0x9aU},
	{instruction_t::moveq, 4U, 0x9bU},
	{instruction_t::moveq, 4U, 0x9cU},
	{instruction_t::moveq, 4U, 0x9dU},
	{instruction_t::moveq, 4U, 0x9eU},
	{instruction_t::moveq, 4U, 0x9fU},
	{instruction_t::moveq, 4U, 0xa0U},
	{instruction_t::moveq, 4U, 0xa1U},
	{instruction_t::moveq, 4U, 0xa2U},
	{instruction_t::moveq, 4U, 0xa3U},
	{instruction_t::moveq, 4U, 0xa4U},
	{instruction_t::moveq, 4U, 0xa5U},
	{instruction_t::moveq, 4U, 0xa6U},
	{instruction_t::moveq, 4U, 0xa7U},
	{instruction_t::moveq, 4U, 0xa8U},
	{instruction_t::moveq, 4U, 0xa9U},
	{instruction_t::moveq, 4U, 0xaaU},
	{instruction_t::moveq, 4U, 0xabU},
	{instruction_t::moveq, 4U, 0xacU},
	{instruction_t::moveq, 4U, 0xadU},
	{instruction_t::moveq, 4U, 0xaeU},
	{instruction_t::moveq, 4U, 0xafU},
	{instruction_t::moveq, 4U, 0xb0U},
	{instruction_t::moveq, 4U, 0xb1U},
	{instruction_t::moveq, 4U, 0xb2U},
	{instruction_t::moveq, 4U, 0xb3U},
	{instruction_t::moveq, 4U, 0xb4U},
	{instruction_t::moveq, 4U, 0xb5U},
	{instruction_t::moveq, 4U, 0xb6U},
	{instruction_t::moveq, 4U, 0xb7U},
	{instruction_t::moveq, 4U, 0xb8U},
	{instruction_t::moveq, 4U, 0xb9U},
	{instruction_t::moveq, 4U, 0xbaU},
	{instruction_t::moveq, 4U, 0xbbU},
	{instruction_t::moveq, 4U, 0xbcU},
	{instruction_t::moveq, 4U, 0xbdU},
	{instruction_t::moveq, 4U, 0xbeU},
	{instruction_t::moveq, 4U, 0xbfU},
	{instruction_t::moveq, 4U, 0xc0U},
	{instruction_t::moveq, 4U, 0xc1U},
	{instruction_t::moveq, 4U, 0xc2U},
	{instruction_t::moveq, 4U, 0xc3U},
	{instruction_t::moveq, 4U, 0xc4U},
	{instruction_t::moveq, 4U, 0xc5U},
	{instruction_t::moveq, 4U, 0xc6U},
	{instruction_t::moveq, 4U, 0xc7U},
	{instruction_t::moveq, 4U, 0xc8U},
	{instruction_t::moveq, 4U, 0xc9U},
	{instruction_t::moveq, 4U, 0xcaU},
	{instruction_t::moveq, 4U, 0xcbU},
	{instruction_t::moveq, 4U, 0xccU},
	{instruction_t::moveq, 4U, 0xcdU},
	{instruction_t::moveq, 4U, 0xceU},
	{instruction_t::moveq, 4U, 0xcfU},
	{instruction_t::moveq, 4U, 0xd0U},
	{instruction_t::moveq, 4U, 0xd1U},
	{instruction_t::moveq, 4U, 0xd2U},
	{instruction_t::moveq, 4U, 0xd3U},
	{instruction_t::moveq, 4U, 0xd4U},
	{instruction_t::moveq, 4U, 0xd5U},
	{instruction_t::moveq, 4U, 0xd6U},
	{instruction_t::moveq, 4U, 0xd7U},
	{instruction_t::moveq, 4U, 0xd8U},
	{instruction_t::moveq, 4U, 0xd9U},
	{instruction_t::moveq, 4U, 0xdaU},
	{instruction_t::moveq, 4U, 0xdbU},
	{instruction_t::moveq, 4U, 0xdcU},
	{instruction_t::moveq, 4U, 0xddU},
	{instruction_t::moveq, 4U, 0xdeU},
	{instruction_t::moveq, 4U, 0xdfU},
	{instruction_t::moveq, 4U, 0xe0U},
	{instruction_t::moveq, 4U, 0xe1U},
	{instruction_t::moveq, 4U, 0xe2U},
	{instruction_t::moveq, 4U, 0xe3U},
	{instruction_t::moveq, 4U, 0xe4U},
	{instruction_t::moveq, 4U, 0xe5U},
	{instruction_t::moveq, 4U, 0xe6U},
	{instruction_t::moveq, 4U, 0xe7U},
	{instruction_t::moveq, 4U, 0xe8U},
	{instruction_t::moveq, 4U, 0xe9U},
	{instruction_t::moveq, 4U, 0xeaU},
	{instruction_t::moveq, 4U, 0xebU},
	{instruction_t::moveq, 4U, 0xecU},
	{instruction_t::moveq, 4U, 0xedU},
	{instruction_t::moveq, 4U, 0xeeU},
	{instruction_t::moveq, 4U, 0xefU},
	{instruction_t::moveq, 4U, 0xf0U},
	{instruction_t::moveq, 4U, 0xf1U},
	{instruction_t::moveq, 4U, 0xf2U},
	{instruction_t::moveq, 4U, 0xf3U},
	{instruction_t::moveq, 4U, 0xf4U},
	{instruction_t::moveq, 4U, 0xf5U},
	{instruction_t::moveq, 4U, 0xf6U},
	{instruction_t::moveq, 4U, 0xf7U},
	{instruction_t::moveq, 4U, 0xf8U},
	{instruction_t::moveq, 4U, 0xf9U},
	{instruction_t::moveq, 4U, 0xfaU},
	{instruction_t::moveq, 4U, 0xfbU},
	{instruction_t::moveq, 4U, 0xfcU},
	{instruction_t::moveq, 4U, 0xfdU},
	{instruction_t::moveq, 4U, 0xfeU},
	{instruction_t::moveq, 4U, 0xffU},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::moveq, 5U, 0x00U},
	{instruction_t::moveq, 5U, 0x01U},
	{instruction_t::moveq, 5U, 0x02U},
	{instruction_t::moveq, 5U, 0x03U},
	{instruction_t::moveq, 5U, 0x04U},
	{instruction_t::moveq, 5U, 0x05U},
	{instruction_t::moveq, 5U, 0x06U},
	{instruction_t::moveq, 5U, 0x07U},
	{instruction_t::moveq, 5U, 0x08U},
	{instruction_t::moveq, 5U, 0x09U},
	{instruction_t::moveq, 5U, 0x0aU},
	{instruction_t::moveq, 5U, 0x0bU},
	{instruction_t::moveq, 5U, 0x0cU},
	{instruction_t::moveq, 5U, 0x0dU},
	{instruction_t::moveq, 5U, 0x0eU},
	{instruction_t::moveq, 5U, 0x0fU},
	{instruction_t::moveq, 5U, 0x10U},
	{instruction_t::moveq, 5U, 0x11U},
	{instruction_t::moveq, 5U, 0x12U},
	{instruction_t::moveq, 5U, 0x13U},
	{instruction_t::moveq, 5U, 0x14U},
	{instruction_t::moveq, 5U, 0x15U},
	{instruction_t::moveq, 5U, 0x16U},
	{instruction_t::moveq, 5U, 0x17U},
	{instruction_t::moveq, 5U, 0x18U},
	{instruction_t::moveq, 5U, 0x19U},
	{instruction_t::moveq, 5U, 0x1aU},
	{instruction_t::moveq, 5U, 0x1bU},
	{instruction_t::moveq, 5U, 0x1cU},
	{instruction_t::moveq, 5U, 0x1dU},
	{instruction_t::moveq, 5U, 0x1eU},
	{instruction_t::moveq, 5U, 0x1fU},
	{instruction_t::moveq, 5U, 0x20U},
	{instruction_t::moveq, 5U, 0x21U},
	{instruction_t::moveq, 5U, 0x22U},
	{instruction_t::moveq, 5U, 0x23U},
	{instruction_t::moveq, 5U, 0x24U},
	{instruction_t::moveq, 5U, 0x25U},
	{instruction_t::moveq, 5U, 0x26U},
	{instruction_t::moveq, 5U, 0x27U},
	{instruction_t::moveq, 5U, 0x28U},
	{instruction_t::moveq, 5U, 0x29U},
	{instruction_t::moveq, 5U, 0x2aU},
	{instruction_t::moveq, 5U, 0x2bU},
	{instruction_t::moveq, 5U, 0x2cU},
	{instruction_t::moveq, 5U, 0x2dU},
	{instruction_t::moveq, 5U, 0x2eU},
	{instruction_t::moveq, 5U, 0x2fU},
	{instruction_t::moveq, 5U, 0x30U},
	{instruction_t::moveq, 5U, 0x31U},
	{instruction_t::moveq, 5U, 0x32U},
	{instruction_t::moveq, 5U, 0x33U},
	{instruction_t::moveq, 5U, 0x34U},
	{instruction_t::moveq, 5U, 0x35U},
	{instruction_t::moveq, 5U, 0x36U},
	{instruction_t::moveq, 5U, 0x37U},
	{instruction_t::moveq, 5U, 0x38U},
	{instruction_t::moveq, 5U, 0x39U},
	{instruction_t::moveq, 5U, 0x3aU},
	{instruction_t::moveq, 5U, 0x3bU},
	{instruction_t::moveq, 5U, 0x3cU},
	{instruction_t::moveq, 5U, 0x3dU},
	{instruction_t::moveq, 5U, 0x3eU},
	{instruction_t::moveq, 5U, 0x3fU},
	{instruction_t::moveq, 5U, 0x40U},
	{instruction_t::moveq, 5U, 0x41U},
	{instruction_t::moveq, 5U, 0x42U},
	{instruction_t::moveq, 5U, 0x43U},
	{instruction_t::moveq, 5U, 0x44U},
	{instruction_t::moveq, 5U, 0x45U},
	{instruction_t::moveq, 5U, 0x46U},
	{instruction_t::moveq, 5U, 0x47U},
	{instruction_t::moveq, 5U, 0x48U},
	{instruction_t::moveq, 5U, 0x49U},
	{instruction_t::moveq, 5U, 0x4aU},
	{instruction_t::moveq, 5U, 0x4bU},
	{instruction_t::moveq, 5U, 0x4cU},
	{instruction_t::moveq, 5U, 0x4dU},
	{instruction_t::moveq, 5U, 0x4eU},
	{instruction_t::moveq, 5U, 0x4fU},
	{instruction_t::moveq, 5U, 0x50U},
	{instruction_t::moveq, 5U, 0x51U},
	{instruction_t::moveq, 5U, 0x52U},
	{instruction_t::moveq, 5U, 0x53U},
	{instruction_t::moveq, 5U, 0x54U},
	{instruction_t::moveq, 5U, 0x55U},
	{instruction_t::moveq, 5U, 0x56U},
	{instruction_t::moveq, 5U, 0x57U},
	{instruction_t::moveq, 5U, 0x58U},
	{instruction_t::moveq, 5U, 0x59U},
	{instruction_t::moveq, 5U, 0x5aU},
	{instruction_t::moveq, 5U, 0x5bU},
	{instruction_t::moveq, 5U, 0x5cU},
	{instruction_t::moveq, 5U, 0x5dU},
	{instruction_t::moveq, 5U, 0x5eU},
	{instruction_t::moveq, 5U, 0x5fU},
	{instruction_t::moveq, 5U, 0x60U},
	{instruction_t::moveq, 5U, 0x61U},
	{instruction_t::moveq, 5U, 0x62U},
	{instruction_t::moveq, 5U, 0x63U},
	{instruction_t::moveq, 5U, 0x64U},
	{instruction_t::moveq, 5U, 0x65U},
	{instruction_t::moveq, 5U, 0x66U},
	{instruction_t::moveq, 5U, 0x67U},
	{instruction_t::moveq, 5U, 0x68U},
	{instruction_t::moveq, 5U, 0x69U},
	{instruction_t::moveq, 5U, 0x6aU},
	{instruction_t::moveq, 5U, 0x6bU},
	{instruction_t::moveq, 5U, 0x6cU},
	{instruction_t::moveq, 5U, 0x6dU},
	{instruction_t::moveq, 5U, 0x6eU},
	{instruction_t::moveq, 5U, 0x6fU},
	{instruction_t::moveq, 5U, 0x70U},
	{instruction_t::moveq, 5U, 0x71U},
	{instruction_t::moveq, 5U, 0x72U},
	{instruction_t::moveq, 5U, 0x73U},
	{instruction_t::moveq, 5U, 0x74U},
	{instruction_t::moveq, 5U, 0x75U},
	{instruction_t::moveq, 5U, 0x76U},
	{instruction_t::moveq, 5U, 0x77U},
	{instruction_t::moveq, 5U, 0x78U},
	{instruction_t::moveq, 5U, 0x79U},
	{instruction_t::moveq, 5U, 0x7aU},
	{instruction_t::moveq, 5U, 0x7bU},
	{instruction_t::moveq, 5U, 0x7cU},
	{instruction_t::moveq, 5U, 0x7dU},
	{instruction_t::moveq, 5U, 0x7eU},
	{instruction_t::moveq, 5U, 0x7fU},
	{instruction_t::moveq, 5U, 0x80U},
	{instruction_t::moveq, 5U, 0x81U},
	{instruction_t::moveq, 5U, 0x82U},
	{instruction_t::moveq, 5U, 0x83U},
	{instruction_t::moveq, 5U, 0x84U},
	{instruction_t::moveq, 5U, 0x85U},
	{instruction_t::moveq, 5U, 0x86U},
	{instruction_t::moveq, 5U, 0x87U},
	{instruction_t::moveq, 5U, 0x88U},
	{instruction_t::moveq, 5U, 0x89U},
	{instruction_t::moveq, 5U, 0x8aU},
	{instruction_t::moveq, 5U, 0x8bU},
	{instruction_t::moveq, 5U, 0x8cU},
	{instruction_t::moveq, 5U, 0x8dU},
	{instruction_t::moveq, 5U, 0x8eU},
	{instruction_t::moveq, 5U, 0x8fU},
	{instruction_t::moveq, 5U, 0x90U},
	{instruction_t::moveq, 5U, 0x91U},
	{instruction_t::moveq, 5U, 0x92U},
	{instruction_t::moveq, 5U, 0x93U},
	{instruction_t::moveq, 5U, 0x94U},
	{instruction_t::moveq, 5U, 0x95U},
	{instruction_t::moveq, 5U, 0x96U},
	{instruction_t::moveq, 5U, 0x97U},
	{instruction_t::moveq, 5U, 0x98U},
	{instruction_t::moveq, 5U, 0x99U},
	{instruction_t::moveq, 5U, 0x9aU},
	{instruction_t::moveq, 5U, 0x9bU},
	{instruction_t::moveq, 5U, 0x9cU},
	{instruction_t::moveq, 5U, 0x9dU},
	{instruction_t::moveq, 5U, 0x9eU},
	{instruction_t::moveq, 5U, 0x9fU},
	{instruction_t::moveq, 5U, 0xa0U},
	{instruction_t::moveq, 5U, 0xa1U},
	{instruction_t::moveq, 5U, 0xa2U},
	{instruction_t::moveq, 5U, 0xa3U},
	{instruction_t::moveq, 5U, 0xa4U},
	{instruction_t::moveq, 5U, 0xa5U},
	{instruction_t::moveq, 5U, 0xa6U},
	{instruction_t::moveq, 5U, 0xa7U},
	{instruction_t::moveq, 5U, 0xa8U},
	{instruction_t::moveq, 5U, 0xa9U},
	{instruction_t::moveq, 5U, 0xaaU},
	{instruction_t::moveq, 5U, 0xabU},
	{instruction_t::moveq, 5U, 0xacU},
	{instruction_t::moveq, 5U, 0xadU},
	{instruction_t::moveq, 5U, 0xaeU},
	{instruction_t::moveq, 5U, 0xafU},
	{instruction_t::moveq, 5U, 0xb0U},
	{instruction_t::moveq, 5U, 0xb1U},
	{instruction_t::moveq, 5U, 0xb2U},
	{instruction_t::moveq, 5U, 0xb3U},
	{instruction_t::moveq, 5U, 0xb4U},
	{instruction_t::moveq, 5U, 0xb5U},
	{instruction_t::moveq, 5U, 0xb6U},
	{instruction_t::moveq, 5U, 0xb7U},
	{instruction_t::moveq, 5U, 0xb8U},
	{instruction_t::moveq, 5U, 0xb9U},
	{instruction_t::moveq, 5U, 0xbaU},
	{instruction_t::moveq, 5U, 0xbbU},
	{instruction_t::moveq, 5U, 0xbcU},
	{instruction_t::moveq, 5U, 0xbdU},
	{instruction_t::moveq, 5U, 0xbeU},
	{instruction_t::moveq, 5U, 0xbfU},
	{instruction_t::moveq, 5U, 0xc0U},
	{instruction_t::moveq, 5U, 0xc1U},
	{instruction_t::moveq, 5U, 0xc2U},
	{instruction_t::moveq, 5U, 0xc3U},
	{instruction_t::moveq, 5U, 0xc4U},
	{instruction_t::moveq, 5U, 0xc5U},
	{instruction_t::moveq, 5U, 0xc6U},
	{instruction_t::moveq, 5U, 0xc7U},
	{instruction_t::moveq, 5U, 0xc8U},
	{instruction_t::moveq, 5U, 0xc9U},
	{instruction_t::moveq, 5U, 0xcaU},
	{instruction_t::moveq, 5U, 0xcbU},
	{instruction_t::moveq, 5U, 0xccU},
	{instruction_t::moveq, 5U, 0xcdU},
	{instruction_t::moveq, 5U, 0xceU},
	{instruction_t::moveq, 5U, 0xcfU},
	{instruction_t::moveq, 5U, 0xd0U},
	{instruction_t::moveq, 5U, 0xd1U},
	{instruction_t::moveq, 5U, 0xd2U},
	{instruction_t::moveq, 5U, 0xd3U},
	{instruction_t::moveq, 5U, 0xd4U},
	{instruction_t::moveq, 5U, 0xd5U},
	{instruction_t::moveq, 5U, 0xd6U},
	{instruction_t::moveq, 5U, 0xd7U},
	{instruction_t::moveq, 5U, 0xd8U},
	{instruction_t::moveq, 5U, 0xd9U},
	{instruction_t::moveq, 5U, 0xdaU},
	{instruction_t::moveq, 5U, 0xdbU},
	{instruction_t::moveq, 5U, 0xdcU},
	{instruction_t::moveq, 5U, 0xddU},
	{instruction_t::moveq, 5U, 0xdeU},
	{instruction_t::moveq, 5U, 0xdfU},
	{instruction_t::moveq, 5U, 0xe0U},
	{instruction_t::moveq, 5U, 0xe1U},
	{instruction_t::moveq, 5U, 0xe2U},
	{instruction_t::moveq, 5U, 0xe3U},
	{instruction_t::moveq, 5U, 0xe4U},
	{instruction_t::moveq, 5U, 0xe5U},
	{instruction_t::moveq, 5U, 0xe6U},
	{instruction_t::moveq, 5U, 0xe7U},
	{instruction_t::moveq, 5U, 0xe8U},
	{instruction_t::moveq, 5U, 0xe9U},
	{instruction_t::moveq, 5U, 0xeaU},
	{instruction_t::moveq, 5U, 0xebU},
	{instruction_t::moveq, 5U, 0xecU},
	{instruction_t::moveq, 5U, 0xedU},
	{instruction_t::moveq, 5U, 0xeeU},
	{instruction_t::moveq, 5U, 0xefU},
	{instruction_t::moveq, 5U, 0xf0U},
	{instruction_t::moveq, 5U, 0xf1U},
	{instruction_t::moveq, 5U, 0xf2U},
	{instruction_t::moveq, 5U, 0xf3U},
	{instruction_t::moveq, 5U, 0xf4U},
	{instruction_t::moveq, 5U, 0xf5U},
	{instruction_t::moveq, 5U, 0xf6U},
	{instruction_t::moveq, 5U, 0xf7U},
	{instruction_t::moveq, 5U, 0xf8U},
	{instruction_t::moveq, 5U, 0xf9U},
	{instruction_t::moveq, 5U, 0xfaU},
	{instruction_t::moveq, 5U, 0xfbU},
	{instruction_t::moveq, 5U, 0xfcU},
	{instruction_t::moveq, 5U, 0xfdU},
	{instruction_t::moveq, 5U, 0xfeU},
	{instruction_t::moveq, 5U, 0xffU},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::moveq, 6U, 0x00U},
	{instruction_t::moveq, 6U, 0x01U},
	{instruction_t::moveq, 6U, 0x02U},
	{instruction_t::moveq, 6U, 0x03U},
	{instruction_t::moveq, 6U, 0x04U},
	{instruction_t::moveq, 6U, 0x05U},
	{instruction_t::moveq, 6U, 0x06U},
	{instruction_t::moveq, 6U, 0x07U},
	{instruction_t::moveq, 6U, 0x08U},
	{instruction_t::moveq, 6U, 0x09U},
	{instruction_t::moveq, 6U, 0x0aU},
	{instruction_t::moveq, 6U, 0x0bU},
	{instruction_t::moveq, 6U, 0x0cU},
	{instruction_t::moveq, 6U, 0x0dU},
	{instruction_t::moveq, 6U, 0x0eU},
	{instruction_t::moveq, 6U, 0x0fU},
	{instruction_t::moveq, 6U, 0x10U},
	{instruction_t::moveq, 6U, 0x11U},
	{instruction_t::moveq, 6U, 0x12U},
	{instruction_t::moveq, 6U, 0x13U},
	{instruction_t::moveq, 6U, 0x14U},
	{instruction_t::moveq, 6U, 0x15U},
	{instruction_t::moveq, 6U, 0x16U},
	{instruction_t::moveq, 6U, 0x17U},
	{instruction_t::moveq, 6U, 0x18U},
	{instruction_t::moveq, 6U, 0x19U},
	{instruction_t::moveq, 6U, 0x1aU},
	{instruction_t::moveq, 6U, 0x1bU},
	{instruction_t::moveq, 6U, 0x1cU},
	{instruction_t::moveq, 6U, 0x1dU},
	{instruction_t::moveq, 6U, 0x1eU},
	{instruction_t::moveq, 6U, 0x1fU},
	{instruction_t::moveq, 6U, 0x20U},
	{instruction_t::moveq, 6U, 0x21U},
	{instruction_t::moveq, 6U, 0x22U},
	{instruction_t::moveq, 6U, 0x23U},
	{instruction_t::moveq, 6U, 0x24U},
	{instruction_t::moveq, 6U, 0x25U},
	{instruction_t::moveq, 6U, 0x26U},
	{instruction_t::moveq, 6U, 0x27U},
	{instruction_t::moveq, 6U, 0x28U},
	{instruction_t::moveq, 6U, 0x29U},
	{instruction_t::moveq, 6U, 0x2aU},
	{instruction_t::moveq, 6U, 0x2bU},
	{instruction_t::moveq, 6U, 0x2cU},
	{instruction_t::moveq, 6U, 0x2dU},
	{instruction_t::moveq, 6U, 0x2eU},
	{instruction_t::moveq, 6U, 0x2fU},
	{instruction_t::moveq, 6U, 0x30U},
	{instruction_t::moveq, 6U, 0x31U},
	{instruction_t::moveq, 6U, 0x32U},
	{instruction_t::moveq, 6U, 0x33U},
	{instruction_t::moveq, 6U, 0x34U},
	{instruction_t::moveq, 6U, 0x35U},
	{instruction_t::moveq, 6U, 0x36U},
	{instruction_t::moveq, 6U, 0x37U},
	{instruction_t::moveq, 6U, 0x38U},
	{instruction_t::moveq, 6U, 0x39U},
	{instruction_t::moveq, 6U, 0x3aU},
	{instruction_t::moveq, 6U, 0x3bU},
	{instruction_t::moveq, 6U, 0x3cU},
	{instruction_t::moveq, 6U, 0x3dU},
	{instruction_t::moveq, 6U, 0x3eU},
	{instruction_t::moveq, 6U, 0x3fU},
	{instruction_t::moveq, 6U, 0x40U},
	{instruction_t::moveq, 6U, 0x41U},
	{instruction_t::moveq, 6U, 0x42U},
	{instruction_t::moveq, 6U, 0x43U},
	{instruction_t::moveq, 6U, 0x44U},
	{instruction_t::moveq, 6U, 0x45U},
	{instruction_t::moveq, 6U, 0x46U},
	{instruction_t::moveq, 6U, 0x47U},
	{instruction_t::moveq, 6U, 0x48U},
	{instruction_t::moveq, 6U, 0x49U},
	{instruction_t::moveq, 6U, 0x4aU},
	{instruction_t::moveq, 6U, 0x4bU},
	{instruction_t::moveq, 6U, 0x4cU},
	{instruction_t::moveq, 6U, 0x4dU},
	{instruction_t::moveq, 6U, 0x4eU},
	{instruction_t::moveq, 6U, 0x4fU},
	{instruction_t::moveq, 6U, 0x50U},
	{instruction_t::moveq, 6U, 0x51U},
	{instruction_t::moveq, 6U, 0x52U},
	{instruction_t::moveq, 6U, 0x53U},
	{instruction_t::moveq, 6U, 0x54U},
	{instruction_t::moveq, 6U, 0x55U},
	{instruction_t::moveq, 6U, 0x56U},
	{instruction_t::moveq, 6U, 0x57U},
	{instruction_t::moveq, 6U, 0x58U},
	{instruction_t::moveq, 6U, 0x59U},
	{instruction_t::moveq, 6U, 0x5aU},
	{instruction_t::moveq, 6U, 0x5bU},
	{instruction_t::moveq, 6U, 0x5cU},
	{instruction_t::moveq, 6U, 0x5dU},
	{instruction_t::moveq, 6U, 0x5eU},
	{instruction_t::moveq, 6U, 0x5fU},
	{instruction_t::moveq, 6U, 0x60U},
	{instruction_t::moveq, 6U, 0x61U},
	{instruction_t::moveq, 6U, 0x62U},
	{instruction_t::moveq, 6U, 0x63U},
	{instruction_t::moveq, 6U, 0x64U},
	{instruction_t::moveq, 6U, 0x65U},
	{instruction_t::moveq, 6U, 0x66U},
	{instruction_t::moveq, 6U, 0x67U},
	{instruction_t::moveq, 6U, 0x68U},
	{instruction_t::moveq, 6U, 0x69U},
	{instruction_t::moveq, 6U, 0x6aU},
	{instruction_t::moveq, 6U, 0x6bU},
	{instruction_t::moveq, 6U, 0x6cU},
	{instruction_t::moveq, 6U, 0x6dU},
	{instruction_t::moveq, 6U, 0x6eU},
	{instruction_t::moveq, 6U, 0x6fU},
	{instruction_t::moveq, 6U, 0x70U},
	{instruction_t::moveq, 6U, 0x71U},
	{instruction_t::moveq, 6U, 0x72U},
	{instruction_t::moveq, 6U, 0x73U},
	{instruction_t::moveq, 6U, 0x74U},
	{instruction_t::moveq, 6U, 0x75U},
	{instruction_t::moveq, 6U, 0x76U},
	{instruction_t::moveq, 6U, 0x77U},
	{instruction_t::moveq, 6U, 0x78U},
	{instruction_t::moveq, 6U, 0x79U},
	{instruction_t::moveq, 6U, 0x7aU},
	{instruction_t::moveq, 6U, 0x7bU},
	{instruction_t::moveq, 6U, 0x7cU},
	{instruction_t::moveq, 6U, 0x7dU},
	{instruction_t::moveq, 6U, 0x7eU},
	{instruction_t::moveq, 6U, 0x7fU},
	{instruction_t::moveq, 6U, 0x80U},
	{instruction_t::moveq, 6U, 0x81U},
	{instruction_t::moveq, 6U, 0x82U},
	{instruction_t::moveq, 6U, 0x83U},
	{instruction_t::moveq, 6U, 0x84U},
	{instruction_t::moveq, 6U, 0x85U},
	{instruction_t::moveq, 6U, 0x86U},
	{instruction_t::moveq, 6U, 0x87U},
	{instruction_t::moveq, 6U, 0x88U},
	{instruction_t::moveq, 6U, 0x89U},
	{instruction_t::moveq, 6U, 0x8aU},
	{instruction_t::moveq, 6U, 0x8bU},
	{instruction_t::moveq, 6U, 0x8cU},
	{instruction_t::moveq, 6U, 0x8dU},
	{instruction_t::moveq, 6U, 0x8eU},
	{instruction_t::moveq, 6U, 0x8fU},
	{instruction_t::moveq, 6U, 0x90U},
	{instruction_t::moveq, 6U, 0x91U},
	{instruction_t::moveq, 6U, 0x92U},
	{instruction_t::moveq, 6U, 0x93U},
	{instruction_t::moveq, 6U, 0x94U},
	{instruction_t::moveq, 6U, 0x95U},
	{instruction_t::moveq, 6U, 0x96U},
	{instruction_t::moveq, 6U, 0x97U},
	{instruction_t::moveq, 6U, 0x98U},
	{instruction_t::moveq, 6U, 0x99U},
	{instruction_t::moveq, 6U, 0x9aU},
	{instruction_t::moveq, 6U, 0x9bU},
	{instruction_t::moveq, 6U, 0x9cU},
	{instruction_t::moveq, 6U, 0x9dU},
	{instruction_t::moveq, 6U, 0x9eU},
	{instruction_t::moveq, 6U, 0x9fU},
	{instruction_t::moveq, 6U, 0xa0U},
	{instruction_t::moveq, 6U, 0xa1U},
	{instruction_t::moveq, 6U, 0xa2U},
	{instruction_t::moveq, 6U, 0xa3U},
	{instruction_t::moveq, 6U, 0xa4U},
	{instruction_t::moveq, 6U, 0xa5U},
	{instruction_t::moveq, 6U, 0xa6U},
	{instruction_t::moveq, 6U, 0xa7U},
	{instruction_t::moveq, 6U, 0xa8U},
	{instruction_t::moveq, 6U, 0xa9U},
	{instruction_t::moveq, 6U, 0xaaU},
	{instruction_t::moveq, 6U, 0xabU},
	{instruction_t::moveq, 6U, 0xacU},
	{instruction_t::moveq, 6U, 0xadU},
	{instruction_t::moveq, 6U, 0xaeU},
	{instruction_t::moveq, 6U, 0xafU},
	{instruction_t::moveq, 6U, 0xb0U},
	{instruction_t::moveq, 6U, 0xb1U},
	{instruction_t::moveq, 6U, 0xb2U},
	{instruction_t::moveq, 6U, 0xb3U},
	{instruction_t::moveq, 6U, 0xb4U},
	{instruction_t::moveq, 6U, 0xb5U},
	{instruction_t::moveq, 6U, 0xb6U},
	{instruction_t::moveq, 6U, 0xb7U},
	{instruction_t::moveq, 6U, 0xb8U},
	{instruction_t::moveq, 6U, 0xb9U},
	{instruction_t::moveq, 6U, 0xbaU},
	{instruction_t::moveq, 6U, 0xbbU},
	{instruction_t::moveq, 6U, 0xbcU},
	{instruction_t::moveq, 6U, 0xbdU},
	{instruction_t::moveq, 6U, 0xbeU},
	{instruction_t::moveq, 6U, 0xbfU},
	{instruction_t::moveq, 6U, 0xc0U},
	{instruction_t::moveq, 6U, 0xc1U},
	{instruction_t::moveq, 6U, 0xc2U},
	{instruction_t::moveq, 6U, 0xc3U},
	{instruction_t::moveq, 6U, 0xc4U},
	{instruction_t::moveq, 6U, 0xc5U},
	{instruction_t::moveq, 6U, 0xc6U},
	{instruction_t::moveq, 6U, 0xc7U},
	{instruction_t::moveq, 6U, 0xc8U},
	{instruction_t::moveq, 6U, 0xc9U},
	{instruction_t::moveq, 6U, 0xcaU},
	{instruction_t::moveq, 6U, 0xcbU},
	{instruction_t::moveq, 6U, 0xccU},
	{instruction_t::moveq, 6U, 0xcdU},
	{instruction_t::moveq, 6U, 0xceU},
	{instruction_t::moveq, 6U, 0xcfU},
	{instruction_t::moveq, 6U, 0xd0U},
	{instruction_t::moveq, 6U, 0xd1U},
	{instruction_t::moveq, 6U, 0xd2U},
	{instruction_t::moveq, 6U, 0xd3U},
	{instruction_t::moveq, 6U, 0xd4U},
	{instruction_t::moveq, 6U, 0xd5U},
	{instruction_t::moveq, 6U, 0xd6U},
	{instruction_t::moveq, 6U, 0xd7U},
	{instruction_t::moveq, 6U, 0xd8U},
	{instruction_t::moveq, 6U, 0xd9U},
	{instruction_t::moveq, 6U, 0xdaU},
	{instruction_t::moveq, 6U, 0xdbU},
	{instruction_t::moveq, 6U, 0xdcU},
	{instruction_t::moveq, 6U, 0xddU},
	{instruction_t::moveq, 6U, 0xdeU},
	{instruction_t::moveq, 6U, 0xdfU},
	{instruction_t::moveq, 6U, 0xe0U},
	{instruction_t::moveq, 6U, 0xe1U},
	{instruction_t::moveq, 6U, 0xe2U},
	{instruction_t::moveq, 6U, 0xe3U},
	{instruction_t::moveq, 6U, 0xe4U},
	{instruction_t::moveq, 6U, 0xe5U},
	{instruction_t::moveq, 6U, 0xe6U},
	{instruction_t::moveq, 6U, 0xe7U},
	{instruction_t::moveq, 6U, 0xe8U},
	{instruction_t::moveq, 6U, 0xe9U},
	{instruction_t::moveq, 6U, 0xeaU},
	{instruction_t::moveq, 6U, 0xebU},
	{instruction_t::moveq, 6U, 0xecU},
	{instruction_t::moveq, 6U, 0xedU},
	{instruction_t::moveq, 6U, 0xeeU},
	{instruction_t::moveq, 6U, 0xefU},
	{instruction_t::moveq, 6U, 0xf0U},
	{instruction_t::moveq, 6U, 0xf1U},
	{instruction_t::moveq, 6U, 0xf2U},
	{instruction_t::moveq, 6U, 0xf3U},
	{instruction_t::moveq, 6U, 0xf4U},
	{instruction_t::moveq, 6U, 0xf5U},
	{instruction_t::moveq, 6U, 0xf6U},
	{instruction_t::moveq, 6U, 0xf7U},
	{instruction_t::moveq, 6U, 0xf8U},
	{instruction_t::moveq, 6U, 0xf9U},
	{instruction_t::moveq, 6U, 0xfaU},
	{instruction_t::moveq, 6U, 0xfbU},
	{instruction_t::moveq, 6U, 0xfcU},
	{instruction_t::moveq, 6U, 0xfdU},
	{instruction_t::moveq, 6U, 0xfeU},
	{instruction_t::moveq, 6U, 0xffU},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::moveq, 7U, 0x00U},
	{instruction_t::moveq, 7U, 0x01U},
	{instruction_t::moveq, 7U, 0x02U},
	{instruction_t::moveq, 7U, 0x03U},
	{instruction_t::moveq, 7U, 0x04U},
	{instruction_t::moveq, 7U, 0x05U},
	{instruction_t::moveq, 7U, 0x06U},
	{instruction_t::moveq, 7U, 0x07U},
	{instruction_t::moveq, 7U, 0x08U},
	{instruction_t::moveq, 7U, 0x09U},
	{instruction_t::moveq, 7U, 0x0aU},
	{instruction_t::moveq, 7U, 0x0bU},
	{instruction_t::moveq, 7U, 0x0cU},
	{instruction_t::moveq, 7U, 0x0dU},
	{instruction_t::moveq, 7U, 0x0eU},
	{instruction_t::moveq, 7U, 0x0fU},
	{instruction_t::moveq, 7U, 0x10U},
	{instruction_t::moveq, 7U, 0x11U},
	{instruction_t::moveq, 7U, 0x12U},
	{instruction_t::moveq, 7U, 0x13U},
	{instruction_t::moveq, 7U, 0x14U},
	{instruction_t::moveq, 7U, 0x15U},
	{instruction_t::moveq, 7U, 0x16U},
	{instruction_t::moveq, 7U, 0x17U},
	{instruction_t::moveq, 7U, 0x18U},
	{instruction_t::moveq, 7U, 0x19U},
	{instruction_t::moveq, 7U, 0x1aU},
	{instruction_t::moveq, 7U, 0x1bU},
	{instruction_t::moveq, 7U, 0x1cU},
	{instruction_t::moveq, 7U, 0x1dU},
	{instruction_t::moveq, 7U, 0x1eU},
	{instruction_t::moveq, 7U, 0x1fU},
	{instruction_t::moveq, 7U, 0x20U},
	{instruction_t::moveq, 7U, 0x21U},
	{instruction_t::moveq, 7U, 0x22U},
	{instruction_t::moveq, 7U, 0x23U},
	{instruction_t::moveq, 7U, 0x24U},
	{instruction_t::moveq, 7U, 0x25U},
	{instruction_t::moveq, 7U, 0x26U},
	{instruction_t::moveq, 7U, 0x27U},
	{instruction_t::moveq, 7U, 0x28U},
	{instruction_t::moveq, 7U, 0x29U},
	{instruction_t::moveq, 7U, 0x2aU},
	{instruction_t::moveq, 7U, 0x2bU},
	{instruction_t::moveq, 7U, 0x2cU},
	{instruction_t::moveq, 7U, 0x2dU},
	{instruction_t::moveq, 7U, 0x2eU},
	{instruction_t::moveq, 7U, 0x2fU},
	{instruction_t::moveq, 7U, 0x30U},
	{instruction_t::moveq, 7U, 0x31U},
	{instruction_t::moveq, 7U, 0x32U},
	{instruction_t::moveq, 7U, 0x33U},
	{instruction_t::moveq, 7U, 0x34U},
	{instruction_t::moveq, 7U, 0x35U},
	{instruction_t::moveq, 7U, 0x36U},
	{instruction_t::moveq, 7U, 0x37U},
	{instruction_t::moveq, 7U, 0x38U},
	{instruction_t::moveq, 7U, 0x39U},
	{instruction_t::moveq, 7U, 0x3aU},
	{instruction_t::moveq, 7U, 0x3bU},
	{instruction_t::moveq, 7U, 0x3cU},
	{instruction_t::moveq, 7U, 0x3dU},
	{instruction_t::moveq, 7U, 0x3eU},
	{instruction_t::moveq, 7U, 0x3fU},
	{instruction_t::moveq, 7U, 0x40U},
	{instruction_t::moveq, 7U, 0x41U},
	{instruction_t::moveq, 7U, 0x42U},
	{instruction_t::moveq, 7U, 0x43U},
	{instruction_t::moveq, 7U, 0x44U},
	{instruction_t::moveq, 7U, 0x45U},
	{instruction_t::moveq, 7U, 0x46U},
	{instruction_t::moveq, 7U, 0x47U},
	{instruction_t::moveq, 7U, 0x48U},
	{instruction_t::moveq, 7U, 0x49U},
	{instruction_t::moveq, 7U, 0x4aU},
	{instruction_t::moveq, 7U, 0x4bU},
	{instruction_t::moveq, 7U, 0x4cU},
	{instruction_t::moveq, 7U, 0x4dU},
	{instruction_t::moveq, 7U, 0x4eU},
	{instruction_t::moveq, 7U, 0x4fU},
	{instruction_t::moveq, 7U, 0x50U},
	{instruction_t::moveq, 7U, 0x51U},
	{instruction_t::moveq, 7U, 0x52U},
	{instruction_t::moveq, 7U, 0x53U},
	{instruction_t::moveq, 7U, 0x54U},
	{instruction_t::moveq, 7U, 0x55U},
	{instruction_t::moveq, 7U, 0x56U},
	{instruction_t::moveq, 7U, 0x57U},
	{instruction_t::moveq, 7U, 0x58U},
	{instruction_t::moveq, 7U, 0x59U},
	{instruction_t::moveq, 7U, 0x5aU},
	{instruction_t::moveq, 7U, 0x5bU},
	{instruction_t::moveq, 7U, 0x5cU},
	{instruction_t::moveq, 7U, 0x5dU},
	{instruction_t::moveq, 7U, 0x5eU},
	{instruction_t::moveq, 7U, 0x5fU},
	{instruction_t::moveq, 7U, 0x60U},
	{instruction_t::moveq, 7U, 0x61U},
	{instruction_t::moveq, 7U, 0x62U},
	{instruction_t::moveq, 7U, 0x63U},
	{instruction_t::moveq, 7U, 0x64U},
	{instruction_t::moveq, 7U, 0x65U},
	{instruction_t::moveq, 7U, 0x66U},
	{instruction_t::moveq, 7U, 0x67U},
	{instruction_t::moveq, 7U, 0x68U},
	{instruction_t::moveq, 7U, 0x69U},
	{instruction_t::moveq, 7U, 0x6aU},
	{instruction_t::moveq, 7U, 0x6bU},
	{instruction_t::moveq, 7U, 0x6cU},
	{instruction_t::moveq, 7U, 0x6dU},
	{instruction_t::moveq, 7U, 0x6eU},
	{instruction_t::moveq, 7U, 0x6fU},
	{instruction_t::moveq, 7U, 0x70U},
	{instruction_t::moveq, 7U, 0x71U},
	{instruction_t::moveq, 7U, 0x72U},
	{instruction_t::moveq, 7U, 0x73U},
	{instruction_t::moveq, 7U, 0x74U},
	{instruction_t::moveq, 7U, 0x75U},
	{instruction_t::moveq, 7U, 0x76U},
	{instruction_t::moveq, 7U, 0x77U},
	{instruction_t::moveq, 7U, 0x78U},
	{instruction_t::moveq, 7U, 0x79U},
	{instruction_t::moveq, 7U, 0x7aU},
	{instruction_t::moveq, 7U, 0x7bU},
	{instruction_t::moveq, 7U, 0x7cU},
	{instruction_t::moveq, 7U, 0x7dU},
	{instruction_t::moveq, 7U, 0x7eU},
	{instruction_t::moveq, 7U, 0x7fU},
	{instruction_t::moveq, 7U, 0x80U},
	{instruction_t::moveq, 7U, 0x81U},
	{instruction_t::moveq, 7U, 0x82U},
	{instruction_t::moveq, 7U, 0x83U},
	{instruction_t::moveq, 7U, 0x84U},
	{instruction_t::moveq, 7U, 0x85U},
	{instruction_t::moveq, 7U, 0x86U},
	{instruction_t::moveq, 7U, 0x87U},
	{instruction_t::moveq, 7U, 0x88U},
	{instruction_t::moveq, 7U, 0x89U},
	{instruction_t::moveq, 7U, 0x8aU},
	{instruction_t::moveq, 7U, 0x8bU},
	{instruction_t::moveq, 7U, 0x8cU},
	{instruction_t::moveq, 7U, 0x8dU},
	{instruction_t::moveq, 7U, 0x8eU},
	{instruction_t::moveq, 7U, 0x8fU},
	{instruction_t::moveq, 7U, 0x90U},
	{instruction_t::moveq, 7U, 0x91U},
	{instruction_t::moveq, 7U, 0x92U},
	{instruction_t::moveq, 7U, 0x93U},
	{instruction_t::moveq, 7U, 0x94U},
	{instruction_t::moveq, 7U, 0x95U},
	{instruction_t::moveq, 7U, 0x96U},
	{instruction_t::moveq, 7U, 0x97U},
	{instruction_t::moveq, 7U, 0x98U},
	{instruction_t::moveq, 7U, 0x99U},
	{instruction_t::moveq, 7U, 0x9aU},
	{instruction_t::moveq, 7U, 0x9bU},
	{instruction_t::moveq, 7U, 0x9cU},
	{instruction_t::moveq, 7U, 0x9dU},
	{instruction_t::moveq, 7U, 0x9eU},
	{instruction_t::moveq, 7U, 0x9fU},
	{instruction_t::moveq, 7U, 0xa0U},
	{instruction_t::moveq, 7U, 0xa1U},
	{instruction_t::moveq, 7U, 0xa2U},
	{instruction_t::moveq, 7U, 0xa3U},
	{instruction_t::moveq, 7U, 0xa4U},
	{instruction_t::moveq, 7U, 0xa5U},
	{instruction_t::moveq, 7U, 0xa6U},
	{instruction_t::moveq, 7U, 0xa7U},
	{instruction_t::moveq, 7U, 0xa8U},
	{instruction_t::moveq, 7U, 0xa9U},
	{instruction_t::moveq, 7U, 0xaaU},
	{instruction_t::moveq, 7U, 0xabU},
	{instruction_t::moveq, 7U, 0xacU},
	{instruction_t::moveq, 7U, 0xadU},
	{instruction_t::moveq, 7U, 0xaeU},
	{instruction_t::moveq, 7U, 0xafU},
	{instruction_t::moveq, 7U, 0xb0U},
	{instruction_t::moveq, 7U, 0xb1U},
	{instruction_t::moveq, 7U, 0xb2U},
	{instruction_t::moveq, 7U, 0xb3U},
	{instruction_t::moveq, 7U, 0xb4U},
	{instruction_t::moveq, 7U, 0xb5U},
	{instruction_t::moveq, 7U, 0xb6U},
	{instruction_t::moveq, 7U, 0xb7U},
	{instruction_t::moveq, 7U, 0xb8U},
	{instruction_t::moveq, 7U, 0xb9U},
	{instruction_t::moveq, 7U, 0xbaU},
	{instruction_t::moveq, 7U, 0xbbU},
	{instruction_t::moveq, 7U, 0xbcU},
	{instruction_t::moveq, 7U, 0xbdU},
	{instruction_t::moveq, 7U, 0xbeU},
	{instruction_t::moveq, 7U, 0xbfU},
	{instruction_t::moveq, 7U, 0xc0U},
	{instruction_t::moveq, 7U, 0xc1U},
	{instruction_t::moveq, 7U, 0xc2U},
	{instruction_t::moveq, 7U, 0xc3U},
	{instruction_t::moveq, 7U, 0xc4U},
	{instruction_t::moveq, 7U, 0xc5U},
	{instruction_t::moveq, 7U, 0xc6U},
	{instruction_t::moveq, 7U, 0xc7U},
	{instruction_t::moveq, 7U, 0xc8U},
	{instruction_t::moveq, 7U, 0xc9U},
	{instruction_t::moveq, 7U, 0xcaU},
	{instruction_t::moveq, 7U, 0xcbU},
	{instruction_t::moveq, 7U, 0xccU},
	{instruction_t::moveq, 7U, 0xcdU},
	{instruction_t::moveq, 7U, 0xceU},
	{instruction_t::moveq, 7U, 0xcfU},
	{instruction_t::moveq, 7U, 0xd0U},
	{instruction_t::moveq, 7U, 0xd1U},
	{instruction_t::moveq, 7U, 0xd2U},
	{instruction_t::moveq, 7U, 0xd3U},
	{instruction_t::moveq, 7U, 0xd4U},
	{instruction_t::moveq, 7U, 0xd5U},
	{instruction_t::moveq, 7U, 0xd6U},
	{instruction_t::moveq, 7U, 0xd7U},
	{instruction_t::moveq, 7U, 0xd8U},
	{instruction_t::moveq, 7U, 0xd9U},
	{instruction_t::moveq, 7U, 0xdaU},
	{instruction_t::moveq, 7U, 0xdbU},
	{instruction_t::moveq, 7U, 0xdcU},
	{instruction_t::moveq, 7U, 0xddU},
	{instruction_t::moveq, 7U, 0xdeU},
	{instruction_t::moveq, 7U, 0xdfU},
	{instruction_t::moveq, 7U, 0xe0U},
	{instruction_t::moveq, 7U, 0xe1U},
	{instruction_t::moveq, 7U, 0xe2U},
	{instruction_t::moveq, 7U, 0xe3U},
	{instruction_t::moveq, 7U, 0xe4U},
	{instruction_t::moveq, 7U, 0xe5U},
	{instruction_t::moveq, 7U, 0xe6U},
	{instruction_t::moveq, 7U, 0xe7U},
	{instruction_t::moveq, 7U, 0xe8U},
	{instruction_t::moveq, 7U, 0xe9U},
	{instruction_t::moveq, 7U, 0xeaU},
	{instruction_t::moveq, 7U, 0xebU},
	{instruction_t::moveq, 7U, 0xecU},
	{instruction_t::moveq, 7U, 0xedU},
	{instruction_t::moveq, 7U, 0xeeU},
	{instruction_t::moveq, 7U, 0xefU},
	{instruction_t::moveq, 7U, 0xf0U},
	{instruction_t::moveq, 7U, 0xf1U},
	{instruction_t::moveq, 7U, 0xf2U},
	{instruction_t::moveq, 7U, 0xf3U},
	{instruction_t::moveq, 7U, 0xf4U},
	{instruction_t::moveq, 7U, 0xf5U},
	{instruction_t::moveq, 7U, 0xf6U},
	{instruction_t::moveq, 7U, 0xf7U},
	{instruction_t::moveq, 7U, 0xf8U},
	{instruction_t::moveq, 7U, 0xf9U},
	{instruction_t::moveq, 7U, 0xfaU},
	{instruction_t::moveq, 7U, 0xfbU},
	{instruction_t::moveq, 7U, 0xfcU},
	{instruction_t::moveq, 7U, 0xfdU},
	{instruction_t::moveq, 7U, 0xfeU},
	{instruction_t::moveq, 7U, 0xffU},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_or, 0U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::_or, 0U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::_or, 0U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::_or, 0U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::_or, 0U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::_or, 0U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::_or, 0U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::_or, 0U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_or, 0U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::_or, 0U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::_or, 0U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::_or, 0U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::_or, 0U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::_or, 0U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::_or, 0U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::_or, 0U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::_or, 0U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::_or, 0U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::_or, 0U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::_or, 0U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::_or, 0U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::_or, 0U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::_or, 0U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::_or, 0U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::_or, 0U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::_or, 0U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::_or, 0U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::_or, 0U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::_or, 0U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::_or, 0U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::_or, 0U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::_or, 0U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::_or, 0U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::_or, 0U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::_or, 0U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::_or, 0U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::_or, 0U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::_or, 0U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::_or, 0U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::_or, 0U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::_or, 0U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::_or, 0U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::_or, 0U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::_or, 0U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::_or, 0U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::_or, 0U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::_or, 0U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::_or, 0U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::_or, 0U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::_or, 0U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::_or, 0U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::_or, 0U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::_or, 0U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_or, 0U, 0U, {}, 1U, 0U, 0U},
	{instruction_t::_or, 0U, 1U, {}, 1U, 0U, 0U},
	{instruction_t::_or, 0U, 2U, {}, 1U, 0U, 0U},
	{instruction_t::_or, 0U, 3U, {}, 1U, 0U, 0U},
	{instruction_t::_or, 0U, 4U, {}, 1U, 0U, 0U},
	{instruction_t::_or, 0U, 5U, {}, 1U, 0U, 0U},
	{instruction_t::_or, 0U, 6U, {}, 1U, 0U, 0U},
	{instruction_t::_or, 0U, 7U, {}, 1U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_or, 0U, 0U, {}, 1U, 0U, 2U},
	{instruction_t::_or, 0U, 1U, {}, 1U, 0U, 2U},
	{instruction_t::_or, 0U, 2U, {}, 1U, 0U, 2U},
	{instruction_t::_or, 0U, 3U, {}, 1U, 0U, 2U},
	{instruction_t::_or, 0U, 4U, {}, 1U, 0U, 2U},
	{instruction_t::_or, 0U, 5U, {}, 1U, 0U, 2U},
	{instruction_t::_or, 0U, 6U, {}, 1U, 0U, 2U},
	{instruction_t::_or, 0U, 7U, {}, 1U, 0U, 2U},
	{instruction_t::_or, 0U, 0U, {}, 1U, 0U, 3U},
	{instruction_t::_or, 0U, 1U, {}, 1U, 0U, 3U},
	{instruction_t::_or, 0U, 2U, {}, 1U, 0U, 3U},
	{instruction_t::_or, 0U, 3U, {}, 1U, 0U, 3U},
	{instruction_t::_or, 0U, 4U, {}, 1U, 0U, 3U},
	{instruction_t::_or, 0U, 5U, {}, 1U, 0U, 3U},
	{instruction_t::_or, 0U, 6U, {}, 1U, 0U, 3U},
	{instruction_t::_or, 0U, 7U, {}, 1U, 0U, 3U},
	{instruction_t::_or, 0U, 0U, {}, 1U, 0U, 4U},
	{instruction_t::_or, 0U, 1U, {}, 1U, 0U, 4U},
	{instruction_t::_or, 0U, 2U, {}, 1U, 0U, 4U},
	{instruction_t::_or, 0U, 3U, {}, 1U, 0U, 4U},
	{instruction_t::_or, 0U, 4U, {}, 1U, 0U, 4U},
	{instruction_t::_or, 0U, 5U, {}, 1U, 0U, 4U},
	{instruction_t::_or, 0U, 6U, {}, 1U, 0U, 4U},
	{instruction_t::_or, 0U, 7U, {}, 1U, 0U, 4U},
	{instruction_t::_or, 0U, 0U, {}, 1U, 0U, 5U},
	{instruction_t::_or, 0U, 1U, {}, 1U, 0U, 5U},
	{instruction_t::_or, 0U, 2U, {}, 1U, 0U, 5U},
	{instruction_t::_or, 0U, 3U, {}, 1U, 0U, 5U},
	{instruction_t::_or, 0U, 4U, {}, 1U, 0U, 5U},
	{instruction_t::_or, 0U, 5U, {}, 1U, 0U, 5U},
	{instruction_t::_or, 0U, 6U, {}, 1U, 0U, 5U},
	{instruction_t::_or, 0U, 7U, {}, 1U, 0U, 5U},
	{instruction_t::_or, 0U, 0U, {}, 1U, 0U, 6U},
	{instruction_t::_or, 0U, 1U, {}, 1U, 0U, 6U},
	{instruction_t::_or, 0U, 2U, {}, 1U, 0U, 6U},
	{instruction_t::_or, 0U, 3U, {}, 1U, 0U, 6U},
	{instruction_t::_or, 0U, 4U, {}, 1U, 0U, 6U},
	{instruction_t::_or, 0U, 5U, {}, 1U, 0U, 6U},
	{instruction_t::_or, 0U, 6U, {}, 1U, 0U, 6U},
	{instruction_t::_or, 0U, 7U, {}, 1U, 0U, 6U},
	{instruction_t::_or, 0U, 0U, {}, 1U, 0U, 7U},
	{instruction_t::_or, 0U, 1U, {}, 1U, 0U, 7U},
	{instruction_t::_or, 0U, 2U, {}, 1U, 0U, 7U},
	{instruction_t::_or, 0U, 3U, {}, 1U, 0U, 7U},
	{instruction_t::_or, 0U, 4U, {}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_or, 0U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::_or, 0U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::_or, 0U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::_or, 0U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::_or, 0U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::_or, 0U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::_or, 0U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::_or, 0U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_or, 0U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::_or, 0U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::_or, 0U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::_or, 0U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::_or, 0U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::_or, 0U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::_or, 0U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::_or, 0U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::_or, 0U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::_or, 0U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::_or, 0U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::_or, 0U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::_or, 0U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::_or, 0U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::_or, 0U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::_or, 0U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::_or, 0U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::_or, 0U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::_or, 0U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::_or, 0U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::_or, 0U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::_or, 0U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::_or, 0U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::_or, 0U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::_or, 0U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::_or, 0U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::_or, 0U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::_or, 0U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::_or, 0U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::_or, 0U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::_or, 0U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::_or, 0U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::_or, 0U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::_or, 0U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::_or, 0U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::_or, 0U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::_or, 0U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::_or, 0U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::_or, 0U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::_or, 0U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::_or, 0U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::_or, 0U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::_or, 0U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::_or, 0U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::_or, 0U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::divu, 0U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::divu, 0U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::divu, 0U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::divu, 0U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::divu, 0U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::divu, 0U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::divu, 0U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::divu, 0U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::divu, 0U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::divu, 0U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::divu, 0U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::divu, 0U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::divu, 0U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::divu, 0U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::divu, 0U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::divu, 0U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::divu, 0U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::divu, 0U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::divu, 0U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::divu, 0U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::divu, 0U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::divu, 0U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::divu, 0U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::divu, 0U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::divu, 0U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::divu, 0U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::divu, 0U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::divu, 0U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::divu, 0U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::divu, 0U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::divu, 0U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::divu, 0U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::divu, 0U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::divu, 0U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::divu, 0U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::divu, 0U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::divu, 0U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::divu, 0U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::divu, 0U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::divu, 0U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::divu, 0U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::divu, 0U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::divu, 0U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::divu, 0U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::divu, 0U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::divu, 0U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::divu, 0U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::divu, 0U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::divu, 0U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::divu, 0U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::divu, 0U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::divu, 0U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::divu, 0U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::sbcd, 0U, 0U, {}},
	{instruction_t::sbcd, 0U, 1U, {}},
	{instruction_t::sbcd, 0U, 2U, {}},
	{instruction_t::sbcd, 0U, 3U, {}},
	{instruction_t::sbcd, 0U, 4U, {}},
	{instruction_t::sbcd, 0U, 5U, {}},
	{instruction_t::sbcd, 0U, 6U, {}},
	{instruction_t::sbcd, 0U, 7U, {}},
	{instruction_t::sbcd, 0U, 0U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::sbcd, 0U, 1U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::sbcd, 0U, 2U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::sbcd, 0U, 3U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::sbcd, 0U, 4U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::sbcd, 0U, 5U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::sbcd, 0U, 6U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::sbcd, 0U, 7U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::_or, 0U, 0U, {}, 0U, 1U, 2U},
	{instruction_t::_or, 0U, 1U, {}, 0U, 1U, 2U},
	{instruction_t::_or, 0U, 2U, {}, 0U, 1U, 2U},
	{instruction_t::_or, 0U, 3U, {}, 0U, 1U, 2U},
	{instruction_t::_or, 0U, 4U, {}, 0U, 1U, 2U},
	{instruction_t::_or, 0U, 5U, {}, 0U, 1U, 2U},
	{instruction_t::_or, 0U, 6U, {}, 0U, 1U, 2U},
	{instruction_t::_or, 0U, 7U, {}, 0U, 1U, 2U},
	{instruction_t::_or, 0U, 0U, {}, 0U, 1U, 3U},
	{instruction_t::_or, 0U, 1U, {}, 0U, 1U, 3U},
	{instruction_t::_or, 0U, 2U, {}, 0U, 1U, 3U},
	{instruction_t::_or, 0U, 3U, {}, 0U, 1U, 3U},
	{instruction_t::_or, 0U, 4U, {}, 0U, 1U, 3U},
	{instruction_t::_or, 0U, 5U, {}, 0U, 1U, 3U},
	{instruction_t::_or, 0U, 6U, {}, 0U, 1U, 3U},
	{instruction_t::_or, 0U, 7U, {}, 0U, 1U, 3U},
	{instruction_t::_or, 0U, 0U, {}, 0U, 1U, 4U},
	{instruction_t::_or, 0U, 1U, {}, 0U, 1U, 4U},
	{instruction_t::_or, 0U, 2U, {}, 0U, 1U, 4U},
	{instruction_t::_or, 0U, 3U, {}, 0U, 1U, 4U},
	{instruction_t::_or, 0U, 4U, {}, 0U, 1U, 4U},
	{instruction_t::_or, 0U, 5U, {}, 0U, 1U, 4U},
	{instruction_t::_or, 0U, 6U, {}, 0U, 1U, 4U},
	{instruction_t::_or, 0U, 7U, {}, 0U, 1U, 4U},
	{instruction_t::_or, 0U, 0U, {}, 0U, 1U, 5U},
	{instruction_t::_or, 0U, 1U, {}, 0U, 1U, 5U},
	{instruction_t::_or, 0U, 2U, {}, 0U, 1U, 5U},
	{instruction_t::_or, 0U, 3U, {}, 0U, 1U, 5U},
	{instruction_t::_or, 0U, 4U, {}, 0U, 1U, 5U},
	{instruction_t::_or, 0U, 5U, {}, 0U, 1U, 5U},
	{instruction_t::_or, 0U, 6U, {}, 0U, 1U, 5U},
	{instruction_t::_or, 0U, 7U, {}, 0U, 1U, 5U},
	{instruction_t::_or, 0U, 0U, {}, 0U, 1U, 6U},
	{instruction_t::_or, 0U, 1U, {}, 0U, 1U, 6U},
	{instruction_t::_or, 0U, 2U, {}, 0U, 1U, 6U},
	{instruction_t::_or, 0U, 3U, {}, 0U, 1U, 6U},
	{instruction_t::_or, 0U, 4U, {}, 0U, 1U, 6U},
	{instruction_t::_or, 0U, 5U, {}, 0U, 1U, 6U},
	{instruction_t::_or, 0U, 6U, {}, 0U, 1U, 6U},
	{instruction_t::_or, 0U, 7U, {}, 0U, 1U, 6U},
	{instruction_t::_or, 0U, 0U, {}, 0U, 1U, 7U},
	{instruction_t::_or, 0U, 1U, {}, 0U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::pack, 0U, 0U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 0U, 1U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 0U, 2U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 0U, 3U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 0U, 4U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 0U, 5U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 0U, 6U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 0U, 7U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 0U, 0U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 0U, 1U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 0U, 2U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 0U, 3U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 0U, 4U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 0U, 5U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 0U, 6U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 0U, 7U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::_or, 0U, 0U, {}, 1U, 1U, 2U},
	{instruction_t::_or, 0U, 1U, {}, 1U, 1U, 2U},
	{instruction_t::_or, 0U, 2U, {}, 1U, 1U, 2U},
	{instruction_t::_or, 0U, 3U, {}, 1U, 1U, 2U},
	{instruction_t::_or, 0U, 4U, {}, 1U, 1U, 2U},
	{instruction_t::_or, 0U, 5U, {}, 1U, 1U, 2U},
	{instruction_t::_or, 0U, 6U, {}, 1U, 1U, 2U},
	{instruction_t::_or, 0U, 7U, {}, 1U, 1U, 2U},
	{instruction_t::_or, 0U, 0U, {}, 1U, 1U, 3U},
	{instruction_t::_or, 0U, 1U, {}, 1U, 1U, 3U},
	{instruction_t::_or, 0U, 2U, {}, 1U, 1U, 3U},
	{instruction_t::_or, 0U, 3U, {}, 1U, 1U, 3U},
	{instruction_t::_or, 0U, 4U, {}, 1U, 1U, 3U},
	{instruction_t::_or, 0U, 5U, {}, 1U, 1U, 3U},
	{instruction_t::_or, 0U, 6U, {}, 1U, 1U, 3U},
	{instruction_t::_or, 0U, 7U, {}, 1U, 1U, 3U},
	{instruction_t::_or, 0U, 0U, {}, 1U, 1U, 4U},
	{instruction_t::_or, 0U, 1U, {}, 1U, 1U, 4U},
	{instruction_t::_or, 0U, 2U, {}, 1U, 1U, 4U},
	{instruction_t::_or, 0U, 3U, {}, 1U, 1U, 4U},
	{instruction_t::_or, 0U, 4U, {}, 1U, 1U, 4U},
	{instruction_t::_or, 0U, 5U, {}, 1U, 1U, 4U},
	{instruction_t::_or, 0U, 6U, {}, 1U, 1U, 4U},
	{instruction_t::_or, 0U, 7U, {}, 1U, 1U, 4U},
	{instruction_t::_or, 0U, 0U, {}, 1U, 1U, 5U},
	{instruction_t::_or, 0U, 1U, {}, 1U, 1U, 5U},
	{instruction_t::_or, 0U, 2U, {}, 1U, 1U, 5U},
	{instruction_t::_or, 0U, 3U, {}, 1U, 1U, 5U},
	{instruction_t::_or, 0U, 4U, {}, 1U, 1U, 5U},
	{instruction_t::_or, 0U, 5U, {}, 1U, 1U, 5U},
	{instruction_t::_or, 0U, 6U, {}, 1U, 1U, 5U},
	{instruction_t::_or, 0U, 7U, {}, 1U, 1U, 5U},
	{instruction_t::_or, 0U, 0U, {}, 1U, 1U, 6U},
	{instruction_t::_or, 0U, 1U, {}, 1U, 1U, 6U},
	{instruction_t::_or, 0U, 2U, {}, 1U, 1U, 6U},
	{instruction_t::_or, 0U, 3U, {}, 1U, 1U, 6U},
	{instruction_t::_or, 0U, 4U, {}, 1U, 1U, 6U},
	{instruction_t::_or, 0U, 5U, {}, 1U, 1U, 6U},
	{instruction_t::_or, 0U, 6U, {}, 1U, 1U, 6U},
	{instruction_t::_or, 0U, 7U, {}, 1U, 1U, 6U},
	{instruction_t::_or, 0U, 0U, {}, 1U, 1U, 7U},
	{instruction_t::_or, 0U, 1U, {}, 1U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::unpk, 0U, 0U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 0U, 1U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 0U, 2U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 0U, 3U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 0U, 4U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 0U, 5U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 0U, 6U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 0U, 7U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 0U, 0U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 0U, 1U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 0U, 2U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 0U, 3U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 0U, 4U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 0U, 5U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 0U, 6U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 0U, 7U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::_or, 0U, 0U, {}, 2U, 1U, 2U},
	{instruction_t::_or, 0U, 1U, {}, 2U, 1U, 2U},
	{instruction_t::_or, 0U, 2U, {}, 2U, 1U, 2U},
	{instruction_t::_or, 0U, 3U, {}, 2U, 1U, 2U},
	{instruction_t::_or, 0U, 4U, {}, 2U, 1U, 2U},
	{instruction_t::_or, 0U, 5U, {}, 2U, 1U, 2U},
	{instruction_t::_or, 0U, 6U, {}, 2U, 1U, 2U},
	{instruction_t::_or, 0U, 7U, {}, 2U, 1U, 2U},
	{instruction_t::_or, 0U, 0U, {}, 2U, 1U, 3U},
	{instruction_t::_or, 0U, 1U, {}, 2U, 1U, 3U},
	{instruction_t::_or, 0U, 2U, {}, 2U, 1U, 3U},
	{instruction_t::_or, 0U, 3U, {}, 2U, 1U, 3U},
	{instruction_t::_or, 0U, 4U, {}, 2U, 1U, 3U},
	{instruction_t::_or, 0U, 5U, {}, 2U, 1U, 3U},
	{instruction_t::_or, 0U, 6U, {}, 2U, 1U, 3U},
	{instruction_t::_or, 0U, 7U, {}, 2U, 1U, 3U},
	{instruction_t::_or, 0U, 0U, {}, 2U, 1U, 4U},
	{instruction_t::_or, 0U, 1U, {}, 2U, 1U, 4U},
	{instruction_t::_or, 0U, 2U, {}, 2U, 1U, 4U},
	{instruction_t::_or, 0U, 3U, {}, 2U, 1U, 4U},
	{instruction_t::_or, 0U, 4U, {}, 2U, 1U, 4U},
	{instruction_t::_or, 0U, 5U, {}, 2U, 1U, 4U},
	{instruction_t::_or, 0U, 6U, {}, 2U, 1U, 4U},
	{instruction_t::_or, 0U, 7U, {}, 2U, 1U, 4U},
	{instruction_t::_or, 0U, 0U, {}, 2U, 1U, 5U},
	{instruction_t::_or, 0U, 1U, {}, 2U, 1U, 5U},
	{instruction_t::_or, 0U, 2U, {}, 2U, 1U, 5U},
	{instruction_t::_or, 0U, 3U, {}, 2U, 1U, 5U},
	{instruction_t::_or, 0U, 4U, {}, 2U, 1U, 5U},
	{instruction_t::_or, 0U, 5U, {}, 2U, 1U, 5U},
	{instruction_t::_or, 0U, 6U, {}, 2U, 1U, 5U},
	{instruction_t::_or, 0U, 7U, {}, 2U, 1U, 5U},
	{instruction_t::_or, 0U, 0U, {}, 2U, 1U, 6U},
	{instruction_t::_or, 0U, 1U, {}, 2U, 1U, 6U},
	{instruction_t::_or, 0U, 2U, {}, 2U, 1U, 6U},
	{instruction_t::_or, 0U, 3U, {}, 2U, 1U, 6U},
	{instruction_t::_or, 0U, 4U, {}, 2U, 1U, 6U},
	{instruction_t::_or, 0U, 5U, {}, 2U, 1U, 6U},
	{instruction_t::_or, 0U, 6U, {}, 2U, 1U, 6U},
	{instruction_t::_or, 0U, 7U, {}, 2U, 1U, 6U},
	{instruction_t::_or, 0U, 0U, {}, 2U, 1U, 7U},
	{instruction_t::_or, 0U, 1U, {}, 2U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::divs, 0U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::divs, 0U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::divs, 0U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::divs, 0U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::divs, 0U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::divs, 0U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::divs, 0U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::divs, 0U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::divs, 0U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::divs, 0U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::divs, 0U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::divs, 0U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::divs, 0U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::divs, 0U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::divs, 0U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::divs, 0U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::divs, 0U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::divs, 0U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::divs, 0U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::divs, 0U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::divs, 0U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::divs, 0U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::divs, 0U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::divs, 0U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::divs, 0U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::divs, 0U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::divs, 0U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::divs, 0U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::divs, 0U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::divs, 0U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::divs, 0U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::divs, 0U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::divs, 0U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::divs, 0U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::divs, 0U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::divs, 0U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::divs, 0U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::divs, 0U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::divs, 0U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::divs, 0U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::divs, 0U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::divs, 0U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::divs, 0U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::divs, 0U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::divs, 0U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::divs, 0U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::divs, 0U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::divs, 0U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::divs, 0U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::divs, 0U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::divs, 0U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::divs, 0U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::divs, 0U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_or, 1U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::_or, 1U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::_or, 1U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::_or, 1U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::_or, 1U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::_or, 1U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::_or, 1U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::_or, 1U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_or, 1U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::_or, 1U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::_or, 1U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::_or, 1U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::_or, 1U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::_or, 1U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::_or, 1U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::_or, 1U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::_or, 1U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::_or, 1U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::_or, 1U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::_or, 1U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::_or, 1U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::_or, 1U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::_or, 1U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::_or, 1U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::_or, 1U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::_or, 1U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::_or, 1U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::_or, 1U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::_or, 1U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::_or, 1U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::_or, 1U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::_or, 1U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::_or, 1U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::_or, 1U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::_or, 1U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::_or, 1U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::_or, 1U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::_or, 1U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::_or, 1U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::_or, 1U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::_or, 1U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::_or, 1U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::_or, 1U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::_or, 1U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::_or, 1U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::_or, 1U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::_or, 1U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::_or, 1U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::_or, 1U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::_or, 1U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::_or, 1U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::_or, 1U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::_or, 1U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_or, 1U, 0U, {}, 1U, 0U, 0U},
	{instruction_t::_or, 1U, 1U, {}, 1U, 0U, 0U},
	{instruction_t::_or, 1U, 2U, {}, 1U, 0U, 0U},
	{instruction_t::_or, 1U, 3U, {}, 1U, 0U, 0U},
	{instruction_t::_or, 1U, 4U, {}, 1U, 0U, 0U},
	{instruction_t::_or, 1U, 5U, {}, 1U, 0U, 0U},
	{instruction_t::_or, 1U, 6U, {}, 1U, 0U, 0U},
	{instruction_t::_or, 1U, 7U, {}, 1U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_or, 1U, 0U, {}, 1U, 0U, 2U},
	{instruction_t::_or, 1U, 1U, {}, 1U, 0U, 2U},
	{instruction_t::_or, 1U, 2U, {}, 1U, 0U, 2U},
	{instruction_t::_or, 1U, 3U, {}, 1U, 0U, 2U},
	{instruction_t::_or, 1U, 4U, {}, 1U, 0U, 2U},
	{instruction_t::_or, 1U, 5U, {}, 1U, 0U, 2U},
	{instruction_t::_or, 1U, 6U, {}, 1U, 0U, 2U},
	{instruction_t::_or, 1U, 7U, {}, 1U, 0U, 2U},
	{instruction_t::_or, 1U, 0U, {}, 1U, 0U, 3U},
	{instruction_t::_or, 1U, 1U, {}, 1U, 0U, 3U},
	{instruction_t::_or, 1U, 2U, {}, 1U, 0U, 3U},
	{instruction_t::_or, 1U, 3U, {}, 1U, 0U, 3U},
	{instruction_t::_or, 1U, 4U, {}, 1U, 0U, 3U},
	{instruction_t::_or, 1U, 5U, {}, 1U, 0U, 3U},
	{instruction_t::_or, 1U, 6U, {}, 1U, 0U, 3U},
	{instruction_t::_or, 1U, 7U, {}, 1U, 0U, 3U},
	{instruction_t::_or, 1U, 0U, {}, 1U, 0U, 4U},
	{instruction_t::_or, 1U, 1U, {}, 1U, 0U, 4U},
	{instruction_t::_or, 1U, 2U, {}, 1U, 0U, 4U},
	{instruction_t::_or, 1U, 3U, {}, 1U, 0U, 4U},
	{instruction_t::_or, 1U, 4U, {}, 1U, 0U, 4U},
	{instruction_t::_or, 1U, 5U, {}, 1U, 0U, 4U},
	{instruction_t::_or, 1U, 6U, {}, 1U, 0U, 4U},
	{instruction_t::_or, 1U, 7U, {}, 1U, 0U, 4U},
	{instruction_t::_or, 1U, 0U, {}, 1U, 0U, 5U},
	{instruction_t::_or, 1U, 1U, {}, 1U, 0U, 5U},
	{instruction_t::_or, 1U, 2U, {}, 1U, 0U, 5U},
	{instruction_t::_or, 1U, 3U, {}, 1U, 0U, 5U},
	{instruction_t::_or, 1U, 4U, {}, 1U, 0U, 5U},
	{instruction_t::_or, 1U, 5U, {}, 1U, 0U, 5U},
	{instruction_t::_or, 1U, 6U, {}, 1U, 0U, 5U},
	{instruction_t::_or, 1U, 7U, {}, 1U, 0U, 5U},
	{instruction_t::_or, 1U, 0U, {}, 1U, 0U, 6U},
	{instruction_t::_or, 1U, 1U, {}, 1U, 0U, 6U},
	{instruction_t::_or, 1U, 2U, {}, 1U, 0U, 6U},
	{instruction_t::_or, 1U, 3U, {}, 1U, 0U, 6U},
	{instruction_t::_or, 1U, 4U, {}, 1U, 0U, 6U},
	{instruction_t::_or, 1U, 5U, {}, 1U, 0U, 6U},
	{instruction_t::_or, 1U, 6U, {}, 1U, 0U, 6U},
	{instruction_t::_or, 1U, 7U, {}, 1U, 0U, 6U},
	{instruction_t::_or, 1U, 0U, {}, 1U, 0U, 7U},
	{instruction_t::_or, 1U, 1U, {}, 1U, 0U, 7U},
	{instruction_t::_or, 1U, 2U, {}, 1U, 0U, 7U},
	{instruction_t::_or, 1U, 3U, {}, 1U, 0U, 7U},
	{instruction_t::_or, 1U, 4U, {}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_or, 1U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::_or, 1U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::_or, 1U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::_or, 1U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::_or, 1U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::_or, 1U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::_or, 1U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::_or, 1U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_or, 1U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::_or, 1U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::_or, 1U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::_or, 1U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::_or, 1U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::_or, 1U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::_or, 1U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::_or, 1U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::_or, 1U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::_or, 1U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::_or, 1U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::_or, 1U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::_or, 1U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::_or, 1U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::_or, 1U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::_or, 1U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::_or, 1U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::_or, 1U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::_or, 1U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::_or, 1U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::_or, 1U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::_or, 1U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::_or, 1U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::_or, 1U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::_or, 1U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::_or, 1U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::_or, 1U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::_or, 1U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::_or, 1U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::_or, 1U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::_or, 1U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::_or, 1U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::_or, 1U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::_or, 1U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::_or, 1U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::_or, 1U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::_or, 1U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::_or, 1U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::_or, 1U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::_or, 1U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::_or, 1U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::_or, 1U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::_or, 1U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::_or, 1U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::_or, 1U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::divu, 1U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::divu, 1U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::divu, 1U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::divu, 1U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::divu, 1U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::divu, 1U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::divu, 1U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::divu, 1U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::divu, 1U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::divu, 1U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::divu, 1U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::divu, 1U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::divu, 1U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::divu, 1U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::divu, 1U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::divu, 1U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::divu, 1U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::divu, 1U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::divu, 1U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::divu, 1U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::divu, 1U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::divu, 1U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::divu, 1U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::divu, 1U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::divu, 1U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::divu, 1U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::divu, 1U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::divu, 1U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::divu, 1U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::divu, 1U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::divu, 1U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::divu, 1U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::divu, 1U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::divu, 1U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::divu, 1U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::divu, 1U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::divu, 1U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::divu, 1U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::divu, 1U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::divu, 1U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::divu, 1U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::divu, 1U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::divu, 1U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::divu, 1U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::divu, 1U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::divu, 1U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::divu, 1U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::divu, 1U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::divu, 1U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::divu, 1U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::divu, 1U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::divu, 1U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::divu, 1U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::sbcd, 1U, 0U, {}},
	{instruction_t::sbcd, 1U, 1U, {}},
	{instruction_t::sbcd, 1U, 2U, {}},
	{instruction_t::sbcd, 1U, 3U, {}},
	{instruction_t::sbcd, 1U, 4U, {}},
	{instruction_t::sbcd, 1U, 5U, {}},
	{instruction_t::sbcd, 1U, 6U, {}},
	{instruction_t::sbcd, 1U, 7U, {}},
	{instruction_t::sbcd, 1U, 0U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::sbcd, 1U, 1U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::sbcd, 1U, 2U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::sbcd, 1U, 3U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::sbcd, 1U, 4U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::sbcd, 1U, 5U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::sbcd, 1U, 6U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::sbcd, 1U, 7U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::_or, 1U, 0U, {}, 0U, 1U, 2U},
	{instruction_t::_or, 1U, 1U, {}, 0U, 1U, 2U},
	{instruction_t::_or, 1U, 2U, {}, 0U, 1U, 2U},
	{instruction_t::_or, 1U, 3U, {}, 0U, 1U, 2U},
	{instruction_t::_or, 1U, 4U, {}, 0U, 1U, 2U},
	{instruction_t::_or, 1U, 5U, {}, 0U, 1U, 2U},
	{instruction_t::_or, 1U, 6U, {}, 0U, 1U, 2U},
	{instruction_t::_or, 1U, 7U, {}, 0U, 1U, 2U},
	{instruction_t::_or, 1U, 0U, {}, 0U, 1U, 3U},
	{instruction_t::_or, 1U, 1U, {}, 0U, 1U, 3U},
	{instruction_t::_or, 1U, 2U, {}, 0U, 1U, 3U},
	{instruction_t::_or, 1U, 3U, {}, 0U, 1U, 3U},
	{instruction_t::_or, 1U, 4U, {}, 0U, 1U, 3U},
	{instruction_t::_or, 1U, 5U, {}, 0U, 1U, 3U},
	{instruction_t::_or, 1U, 6U, {}, 0U, 1U, 3U},
	{instruction_t::_or, 1U, 7U, {}, 0U, 1U, 3U},
	{instruction_t::_or, 1U, 0U, {}, 0U, 1U, 4U},
	{instruction_t::_or, 1U, 1U, {}, 0U, 1U, 4U},
	{instruction_t::_or, 1U, 2U, {}, 0U, 1U, 4U},
	{instruction_t::_or, 1U, 3U, {}, 0U, 1U, 4U},
	{instruction_t::_or, 1U, 4U, {}, 0U, 1U, 4U},
	{instruction_t::_or, 1U, 5U, {}, 0U, 1U, 4U},
	{instruction_t::_or, 1U, 6U, {}, 0U, 1U, 4U},
	{instruction_t::_or, 1U, 7U, {}, 0U, 1U, 4U},
	{instruction_t::_or, 1U, 0U, {}, 0U, 1U, 5U},
	{instruction_t::_or, 1U, 1U, {}, 0U, 1U, 5U},
	{instruction_t::_or, 1U, 2U, {}, 0U, 1U, 5U},
	{instruction_t::_or, 1U, 3U, {}, 0U, 1U, 5U},
	{instruction_t::_or, 1U, 4U, {}, 0U, 1U, 5U},
	{instruction_t::_or, 1U, 5U, {}, 0U, 1U, 5U},
	{instruction_t::_or, 1U, 6U, {}, 0U, 1U, 5U},
	{instruction_t::_or, 1U, 7U, {}, 0U, 1U, 5U},
	{instruction_t::_or, 1U, 0U, {}, 0U, 1U, 6U},
	{instruction_t::_or, 1U, 1U, {}, 0U, 1U, 6U},
	{instruction_t::_or, 1U, 2U, {}, 0U, 1U, 6U},
	{instruction_t::_or, 1U, 3U, {}, 0U, 1U, 6U},
	{instruction_t::_or, 1U, 4U, {}, 0U, 1U, 6U},
	{instruction_t::_or, 1U, 5U, {}, 0U, 1U, 6U},
	{instruction_t::_or, 1U, 6U, {}, 0U, 1U, 6U},
	{instruction_t::_or, 1U, 7U, {}, 0U, 1U, 6U},
	{instruction_t::_or, 1U, 0U, {}, 0U, 1U, 7U},
	{instruction_t::_or, 1U, 1U, {}, 0U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::pack, 1U, 0U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 1U, 1U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 1U, 2U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 1U, 3U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 1U, 4U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 1U, 5U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 1U, 6U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 1U, 7U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 1U, 0U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 1U, 1U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 1U, 2U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 1U, 3U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 1U, 4U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 1U, 5U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 1U, 6U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 1U, 7U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::_or, 1U, 0U, {}, 1U, 1U, 2U},
	{instruction_t::_or, 1U, 1U, {}, 1U, 1U, 2U},
	{instruction_t::_or, 1U, 2U, {}, 1U, 1U, 2U},
	{instruction_t::_or, 1U, 3U, {}, 1U, 1U, 2U},
	{instruction_t::_or, 1U, 4U, {}, 1U, 1U, 2U},
	{instruction_t::_or, 1U, 5U, {}, 1U, 1U, 2U},
	{instruction_t::_or, 1U, 6U, {}, 1U, 1U, 2U},
	{instruction_t::_or, 1U, 7U, {}, 1U, 1U, 2U},
	{instruction_t::_or, 1U, 0U, {}, 1U, 1U, 3U},
	{instruction_t::_or, 1U, 1U, {}, 1U, 1U, 3U},
	{instruction_t::_or, 1U, 2U, {}, 1U, 1U, 3U},
	{instruction_t::_or, 1U, 3U, {}, 1U, 1U, 3U},
	{instruction_t::_or, 1U, 4U, {}, 1U, 1U, 3U},
	{instruction_t::_or, 1U, 5U, {}, 1U, 1U, 3U},
	{instruction_t::_or, 1U, 6U, {}, 1U, 1U, 3U},
	{instruction_t::_or, 1U, 7U, {}, 1U, 1U, 3U},
	{instruction_t::_or, 1U, 0U, {}, 1U, 1U, 4U},
	{instruction_t::_or, 1U, 1U, {}, 1U, 1U, 4U},
	{instruction_t::_or, 1U, 2U, {}, 1U, 1U, 4U},
	{instruction_t::_or, 1U, 3U, {}, 1U, 1U, 4U},
	{instruction_t::_or, 1U, 4U, {}, 1U, 1U, 4U},
	{instruction_t::_or, 1U, 5U, {}, 1U, 1U, 4U},
	{instruction_t::_or, 1U, 6U, {}, 1U, 1U, 4U},
	{instruction_t::_or, 1U, 7U, {}, 1U, 1U, 4U},
	{instruction_t::_or, 1U, 0U, {}, 1U, 1U, 5U},
	{instruction_t::_or, 1U, 1U, {}, 1U, 1U, 5U},
	{instruction_t::_or, 1U, 2U, {}, 1U, 1U, 5U},
	{instruction_t::_or, 1U, 3U, {}, 1U, 1U, 5U},
	{instruction_t::_or, 1U, 4U, {}, 1U, 1U, 5U},
	{instruction_t::_or, 1U, 5U, {}, 1U, 1U, 5U},
	{instruction_t::_or, 1U, 6U, {}, 1U, 1U, 5U},
	{instruction_t::_or, 1U, 7U, {}, 1U, 1U, 5U},
	{instruction_t::_or, 1U, 0U, {}, 1U, 1U, 6U},
	{instruction_t::_or, 1U, 1U, {}, 1U, 1U, 6U},
	{instruction_t::_or, 1U, 2U, {}, 1U, 1U, 6U},
	{instruction_t::_or, 1U, 3U, {}, 1U, 1U, 6U},
	{instruction_t::_or, 1U, 4U, {}, 1U, 1U, 6U},
	{instruction_t::_or, 1U, 5U, {}, 1U, 1U, 6U},
	{instruction_t::_or, 1U, 6U, {}, 1U, 1U, 6U},
	{instruction_t::_or, 1U, 7U, {}, 1U, 1U, 6U},
	{instruction_t::_or, 1U, 0U, {}, 1U, 1U, 7U},
	{instruction_t::_or, 1U, 1U, {}, 1U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::unpk, 1U, 0U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 1U, 1U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 1U, 2U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 1U, 3U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 1U, 4U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 1U, 5U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 1U, 6U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 1U, 7U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 1U, 0U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 1U, 1U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 1U, 2U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 1U, 3U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 1U, 4U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 1U, 5U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 1U, 6U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 1U, 7U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::_or, 1U, 0U, {}, 2U, 1U, 2U},
	{instruction_t::_or, 1U, 1U, {}, 2U, 1U, 2U},
	{instruction_t::_or, 1U, 2U, {}, 2U, 1U, 2U},
	{instruction_t::_or, 1U, 3U, {}, 2U, 1U, 2U},
	{instruction_t::_or, 1U, 4U, {}, 2U, 1U, 2U},
	{instruction_t::_or, 1U, 5U, {}, 2U, 1U, 2U},
	{instruction_t::_or, 1U, 6U, {}, 2U, 1U, 2U},
	{instruction_t::_or, 1U, 7U, {}, 2U, 1U, 2U},
	{instruction_t::_or, 1U, 0U, {}, 2U, 1U, 3U},
	{instruction_t::_or, 1U, 1U, {}, 2U, 1U, 3U},
	{instruction_t::_or, 1U, 2U, {}, 2U, 1U, 3U},
	{instruction_t::_or, 1U, 3U, {}, 2U, 1U, 3U},
	{instruction_t::_or, 1U, 4U, {}, 2U, 1U, 3U},
	{instruction_t::_or, 1U, 5U, {}, 2U, 1U, 3U},
	{instruction_t::_or, 1U, 6U, {}, 2U, 1U, 3U},
	{instruction_t::_or, 1U, 7U, {}, 2U, 1U, 3U},
	{instruction_t::_or, 1U, 0U, {}, 2U, 1U, 4U},
	{instruction_t::_or, 1U, 1U, {}, 2U, 1U, 4U},
	{instruction_t::_or, 1U, 2U, {}, 2U, 1U, 4U},
	{instruction_t::_or, 1U, 3U, {}, 2U, 1U, 4U},
	{instruction_t::_or, 1U, 4U, {}, 2U, 1U, 4U},
	{instruction_t::_or, 1U, 5U, {}, 2U, 1U, 4U},
	{instruction_t::_or, 1U, 6U, {}, 2U, 1U, 4U},
	{instruction_t::_or, 1U, 7U, {}, 2U, 1U, 4U},
	{instruction_t::_or, 1U, 0U, {}, 2U, 1U, 5U},
	{instruction_t::_or, 1U, 1U, {}, 2U, 1U, 5U},
	{instruction_t::_or, 1U, 2U, {}, 2U, 1U, 5U},
	{instruction_t::_or, 1U, 3U, {}, 2U, 1U, 5U},
	{instruction_t::_or, 1U, 4U, {}, 2U, 1U, 5U},
	{instruction_t::_or, 1U, 5U, {}, 2U, 1U, 5U},
	{instruction_t::_or, 1U, 6U, {}, 2U, 1U, 5U},
	{instruction_t::_or, 1U, 7U, {}, 2U, 1U, 5U},
	{instruction_t::_or, 1U, 0U, {}, 2U, 1U, 6U},
	{instruction_t::_or, 1U, 1U, {}, 2U, 1U, 6U},
	{instruction_t::_or, 1U, 2U, {}, 2U, 1U, 6U},
	{instruction_t::_or, 1U, 3U, {}, 2U, 1U, 6U},
	{instruction_t::_or, 1U, 4U, {}, 2U, 1U, 6U},
	{instruction_t::_or, 1U, 5U, {}, 2U, 1U, 6U},
	{instruction_t::_or, 1U, 6U, {}, 2U, 1U, 6U},
	{instruction_t::_or, 1U, 7U, {}, 2U, 1U, 6U},
	{instruction_t::_or, 1U, 0U, {}, 2U, 1U, 7U},
	{instruction_t::_or, 1U, 1U, {}, 2U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::divs, 1U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::divs, 1U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::divs, 1U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::divs, 1U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::divs, 1U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::divs, 1U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::divs, 1U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::divs, 1U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::divs, 1U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::divs, 1U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::divs, 1U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::divs, 1U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::divs, 1U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::divs, 1U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::divs, 1U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::divs, 1U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::divs, 1U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::divs, 1U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::divs, 1U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::divs, 1U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::divs, 1U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::divs, 1U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::divs, 1U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::divs, 1U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::divs, 1U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::divs, 1U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::divs, 1U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::divs, 1U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::divs, 1U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::divs, 1U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::divs, 1U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::divs, 1U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::divs, 1U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::divs, 1U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::divs, 1U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::divs, 1U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::divs, 1U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::divs, 1U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::divs, 1U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::divs, 1U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::divs, 1U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::divs, 1U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::divs, 1U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::divs, 1U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::divs, 1U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::divs, 1U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::divs, 1U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::divs, 1U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::divs, 1U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::divs, 1U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::divs, 1U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::divs, 1U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::divs, 1U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_or, 2U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::_or, 2U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::_or, 2U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::_or, 2U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::_or, 2U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::_or, 2U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::_or, 2U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::_or, 2U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_or, 2U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::_or, 2U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::_or, 2U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::_or, 2U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::_or, 2U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::_or, 2U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::_or, 2U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::_or, 2U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::_or, 2U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::_or, 2U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::_or, 2U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::_or, 2U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::_or, 2U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::_or, 2U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::_or, 2U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::_or, 2U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::_or, 2U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::_or, 2U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::_or, 2U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::_or, 2U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::_or, 2U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::_or, 2U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::_or, 2U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::_or, 2U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::_or, 2U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::_or, 2U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::_or, 2U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::_or, 2U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::_or, 2U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::_or, 2U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::_or, 2U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::_or, 2U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::_or, 2U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::_or, 2U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::_or, 2U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::_or, 2U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::_or, 2U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::_or, 2U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::_or, 2U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::_or, 2U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::_or, 2U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::_or, 2U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::_or, 2U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::_or, 2U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::_or, 2U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_or, 2U, 0U, {}, 1U, 0U, 0U},
	{instruction_t::_or, 2U, 1U, {}, 1U, 0U, 0U},
	{instruction_t::_or, 2U, 2U, {}, 1U, 0U, 0U},
	{instruction_t::_or, 2U, 3U, {}, 1U, 0U, 0U},
	{instruction_t::_or, 2U, 4U, {}, 1U, 0U, 0U},
	{instruction_t::_or, 2U, 5U, {}, 1U, 0U, 0U},
	{instruction_t::_or, 2U, 6U, {}, 1U, 0U, 0U},
	{instruction_t::_or, 2U, 7U, {}, 1U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_or, 2U, 0U, {}, 1U, 0U, 2U},
	{instruction_t::_or, 2U, 1U, {}, 1U, 0U, 2U},
	{instruction_t::_or, 2U, 2U, {}, 1U, 0U, 2U},
	{instruction_t::_or, 2U, 3U, {}, 1U, 0U, 2U},
	{instruction_t::_or, 2U, 4U, {}, 1U, 0U, 2U},
	{instruction_t::_or, 2U, 5U, {}, 1U, 0U, 2U},
	{instruction_t::_or, 2U, 6U, {}, 1U, 0U, 2U},
	{instruction_t::_or, 2U, 7U, {}, 1U, 0U, 2U},
	{instruction_t::_or, 2U, 0U, {}, 1U, 0U, 3U},
	{instruction_t::_or, 2U, 1U, {}, 1U, 0U, 3U},
	{instruction_t::_or, 2U, 2U, {}, 1U, 0U, 3U},
	{instruction_t::_or, 2U, 3U, {}, 1U, 0U, 3U},
	{instruction_t::_or, 2U, 4U, {}, 1U, 0U, 3U},
	{instruction_t::_or, 2U, 5U, {}, 1U, 0U, 3U},
	{instruction_t::_or, 2U, 6U, {}, 1U, 0U, 3U},
	{instruction_t::_or, 2U, 7U, {}, 1U, 0U, 3U},
	{instruction_t::_or, 2U, 0U, {}, 1U, 0U, 4U},
	{instruction_t::_or, 2U, 1U, {}, 1U, 0U, 4U},
	{instruction_t::_or, 2U, 2U, {}, 1U, 0U, 4U},
	{instruction_t::_or, 2U, 3U, {}, 1U, 0U, 4U},
	{instruction_t::_or, 2U, 4U, {}, 1U, 0U, 4U},
	{instruction_t::_or, 2U, 5U, {}, 1U, 0U, 4U},
	{instruction_t::_or, 2U, 6U, {}, 1U, 0U, 4U},
	{instruction_t::_or, 2U, 7U, {}, 1U, 0U, 4U},
	{instruction_t::_or, 2U, 0U, {}, 1U, 0U, 5U},
	{instruction_t::_or, 2U, 1U, {}, 1U, 0U, 5U},
	{instruction_t::_or, 2U, 2U, {}, 1U, 0U, 5U},
	{instruction_t::_or, 2U, 3U, {}, 1U, 0U, 5U},
	{instruction_t::_or, 2U, 4U, {}, 1U, 0U, 5U},
	{instruction_t::_or, 2U, 5U, {}, 1U, 0U, 5U},
	{instruction_t::_or, 2U, 6U, {}, 1U, 0U, 5U},
	{instruction_t::_or, 2U, 7U, {}, 1U, 0U, 5U},
	{instruction_t::_or, 2U, 0U, {}, 1U, 0U, 6U},
	{instruction_t::_or, 2U, 1U, {}, 1U, 0U, 6U},
	{instruction_t::_or, 2U, 2U, {}, 1U, 0U, 6U},
	{instruction_t::_or, 2U, 3U, {}, 1U, 0U, 6U},
	{instruction_t::_or, 2U, 4U, {}, 1U, 0U, 6U},
	{instruction_t::_or, 2U, 5U, {}, 1U, 0U, 6U},
	{instruction_t::_or, 2U, 6U, {}, 1U, 0U, 6U},
	{instruction_t::_or, 2U, 7U, {}, 1U, 0U, 6U},
	{instruction_t::_or, 2U, 0U, {}, 1U, 0U, 7U},
	{instruction_t::_or, 2U, 1U, {}, 1U, 0U, 7U},
	{instruction_t::_or, 2U, 2U, {}, 1U, 0U, 7U},
	{instruction_t::_or, 2U, 3U, {}, 1U, 0U, 7U},
	{instruction_t::_or, 2U, 4U, {}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_or, 2U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::_or, 2U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::_or, 2U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::_or, 2U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::_or, 2U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::_or, 2U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::_or, 2U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::_or, 2U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_or, 2U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::_or, 2U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::_or, 2U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::_or, 2U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::_or, 2U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::_or, 2U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::_or, 2U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::_or, 2U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::_or, 2U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::_or, 2U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::_or, 2U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::_or, 2U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::_or, 2U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::_or, 2U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::_or, 2U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::_or, 2U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::_or, 2U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::_or, 2U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::_or, 2U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::_or, 2U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::_or, 2U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::_or, 2U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::_or, 2U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::_or, 2U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::_or, 2U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::_or, 2U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::_or, 2U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::_or, 2U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::_or, 2U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::_or, 2U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::_or, 2U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::_or, 2U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::_or, 2U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::_or, 2U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::_or, 2U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::_or, 2U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::_or, 2U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::_or, 2U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::_or, 2U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::_or, 2U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::_or, 2U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::_or, 2U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::_or, 2U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::_or, 2U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::_or, 2U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::divu, 2U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::divu, 2U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::divu, 2U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::divu, 2U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::divu, 2U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::divu, 2U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::divu, 2U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::divu, 2U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::divu, 2U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::divu, 2U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::divu, 2U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::divu, 2U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::divu, 2U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::divu, 2U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::divu, 2U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::divu, 2U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::divu, 2U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::divu, 2U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::divu, 2U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::divu, 2U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::divu, 2U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::divu, 2U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::divu, 2U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::divu, 2U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::divu, 2U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::divu, 2U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::divu, 2U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::divu, 2U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::divu, 2U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::divu, 2U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::divu, 2U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::divu, 2U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::divu, 2U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::divu, 2U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::divu, 2U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::divu, 2U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::divu, 2U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::divu, 2U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::divu, 2U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::divu, 2U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::divu, 2U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::divu, 2U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::divu, 2U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::divu, 2U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::divu, 2U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::divu, 2U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::divu, 2U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::divu, 2U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::divu, 2U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::divu, 2U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::divu, 2U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::divu, 2U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::divu, 2U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::sbcd, 2U, 0U, {}},
	{instruction_t::sbcd, 2U, 1U, {}},
	{instruction_t::sbcd, 2U, 2U, {}},
	{instruction_t::sbcd, 2U, 3U, {}},
	{instruction_t::sbcd, 2U, 4U, {}},
	{instruction_t::sbcd, 2U, 5U, {}},
	{instruction_t::sbcd, 2U, 6U, {}},
	{instruction_t::sbcd, 2U, 7U, {}},
	{instruction_t::sbcd, 2U, 0U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::sbcd, 2U, 1U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::sbcd, 2U, 2U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::sbcd, 2U, 3U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::sbcd, 2U, 4U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::sbcd, 2U, 5U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::sbcd, 2U, 6U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::sbcd, 2U, 7U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::_or, 2U, 0U, {}, 0U, 1U, 2U},
	{instruction_t::_or, 2U, 1U, {}, 0U, 1U, 2U},
	{instruction_t::_or, 2U, 2U, {}, 0U, 1U, 2U},
	{instruction_t::_or, 2U, 3U, {}, 0U, 1U, 2U},
	{instruction_t::_or, 2U, 4U, {}, 0U, 1U, 2U},
	{instruction_t::_or, 2U, 5U, {}, 0U, 1U, 2U},
	{instruction_t::_or, 2U, 6U, {}, 0U, 1U, 2U},
	{instruction_t::_or, 2U, 7U, {}, 0U, 1U, 2U},
	{instruction_t::_or, 2U, 0U, {}, 0U, 1U, 3U},
	{instruction_t::_or, 2U, 1U, {}, 0U, 1U, 3U},
	{instruction_t::_or, 2U, 2U, {}, 0U, 1U, 3U},
	{instruction_t::_or, 2U, 3U, {}, 0U, 1U, 3U},
	{instruction_t::_or, 2U, 4U, {}, 0U, 1U, 3U},
	{instruction_t::_or, 2U, 5U, {}, 0U, 1U, 3U},
	{instruction_t::_or, 2U, 6U, {}, 0U, 1U, 3U},
	{instruction_t::_or, 2U, 7U, {}, 0U, 1U, 3U},
	{instruction_t::_or, 2U, 0U, {}, 0U, 1U, 4U},
	{instruction_t::_or, 2U, 1U, {}, 0U, 1U, 4U},
	{instruction_t::_or, 2U, 2U, {}, 0U, 1U, 4U},
	{instruction_t::_or, 2U, 3U, {}, 0U, 1U, 4U},
	{instruction_t::_or, 2U, 4U, {}, 0U, 1U, 4U},
	{instruction_t::_or, 2U, 5U, {}, 0U, 1U, 4U},
	{instruction_t::_or, 2U, 6U, {}, 0U, 1U, 4U},
	{instruction_t::_or, 2U, 7U, {}, 0U, 1U, 4U},
	{instruction_t::_or, 2U, 0U, {}, 0U, 1U, 5U},
	{instruction_t::_or, 2U, 1U, {}, 0U, 1U, 5U},
	{instruction_t::_or, 2U, 2U, {}, 0U, 1U, 5U},
	{instruction_t::_or, 2U, 3U, {}, 0U, 1U, 5U},
	{instruction_t::_or, 2U, 4U, {}, 0U, 1U, 5U},
	{instruction_t::_or, 2U, 5U, {}, 0U, 1U, 5U},
	{instruction_t::_or, 2U, 6U, {}, 0U, 1U, 5U},
	{instruction_t::_or, 2U, 7U, {}, 0U, 1U, 5U},
	{instruction_t::_or, 2U, 0U, {}, 0U, 1U, 6U},
	{instruction_t::_or, 2U, 1U, {}, 0U, 1U, 6U},
	{instruction_t::_or, 2U, 2U, {}, 0U, 1U, 6U},
	{instruction_t::_or, 2U, 3U, {}, 0U, 1U, 6U},
	{instruction_t::_or, 2U, 4U, {}, 0U, 1U, 6U},
	{instruction_t::_or, 2U, 5U, {}, 0U, 1U, 6U},
	{instruction_t::_or, 2U, 6U, {}, 0U, 1U, 6U},
	{instruction_t::_or, 2U, 7U, {}, 0U, 1U, 6U},
	{instruction_t::_or, 2U, 0U, {}, 0U, 1U, 7U},
	{instruction_t::_or, 2U, 1U, {}, 0U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::pack, 2U, 0U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 2U, 1U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 2U, 2U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 2U, 3U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 2U, 4U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 2U, 5U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 2U, 6U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 2U, 7U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 2U, 0U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 2U, 1U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 2U, 2U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 2U, 3U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 2U, 4U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 2U, 5U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 2U, 6U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 2U, 7U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::_or, 2U, 0U, {}, 1U, 1U, 2U},
	{instruction_t::_or, 2U, 1U, {}, 1U, 1U, 2U},
	{instruction_t::_or, 2U, 2U, {}, 1U, 1U, 2U},
	{instruction_t::_or, 2U, 3U, {}, 1U, 1U, 2U},
	{instruction_t::_or, 2U, 4U, {}, 1U, 1U, 2U},
	{instruction_t::_or, 2U, 5U, {}, 1U, 1U, 2U},
	{instruction_t::_or, 2U, 6U, {}, 1U, 1U, 2U},
	{instruction_t::_or, 2U, 7U, {}, 1U, 1U, 2U},
	{instruction_t::_or, 2U, 0U, {}, 1U, 1U, 3U},
	{instruction_t::_or, 2U, 1U, {}, 1U, 1U, 3U},
	{instruction_t::_or, 2U, 2U, {}, 1U, 1U, 3U},
	{instruction_t::_or, 2U, 3U, {}, 1U, 1U, 3U},
	{instruction_t::_or, 2U, 4U, {}, 1U, 1U, 3U},
	{instruction_t::_or, 2U, 5U, {}, 1U, 1U, 3U},
	{instruction_t::_or, 2U, 6U, {}, 1U, 1U, 3U},
	{instruction_t::_or, 2U, 7U, {}, 1U, 1U, 3U},
	{instruction_t::_or, 2U, 0U, {}, 1U, 1U, 4U},
	{instruction_t::_or, 2U, 1U, {}, 1U, 1U, 4U},
	{instruction_t::_or, 2U, 2U, {}, 1U, 1U, 4U},
	{instruction_t::_or, 2U, 3U, {}, 1U, 1U, 4U},
	{instruction_t::_or, 2U, 4U, {}, 1U, 1U, 4U},
	{instruction_t::_or, 2U, 5U, {}, 1U, 1U, 4U},
	{instruction_t::_or, 2U, 6U, {}, 1U, 1U, 4U},
	{instruction_t::_or, 2U, 7U, {}, 1U, 1U, 4U},
	{instruction_t::_or, 2U, 0U, {}, 1U, 1U, 5U},
	{instruction_t::_or, 2U, 1U, {}, 1U, 1U, 5U},
	{instruction_t::_or, 2U, 2U, {}, 1U, 1U, 5U},
	{instruction_t::_or, 2U, 3U, {}, 1U, 1U, 5U},
	{instruction_t::_or, 2U, 4U, {}, 1U, 1U, 5U},
	{instruction_t::_or, 2U, 5U, {}, 1U, 1U, 5U},
	{instruction_t::_or, 2U, 6U, {}, 1U, 1U, 5U},
	{instruction_t::_or, 2U, 7U, {}, 1U, 1U, 5U},
	{instruction_t::_or, 2U, 0U, {}, 1U, 1U, 6U},
	{instruction_t::_or, 2U, 1U, {}, 1U, 1U, 6U},
	{instruction_t::_or, 2U, 2U, {}, 1U, 1U, 6U},
	{instruction_t::_or, 2U, 3U, {}, 1U, 1U, 6U},
	{instruction_t::_or, 2U, 4U, {}, 1U, 1U, 6U},
	{instruction_t::_or, 2U, 5U, {}, 1U, 1U, 6U},
	{instruction_t::_or, 2U, 6U, {}, 1U, 1U, 6U},
	{instruction_t::_or, 2U, 7U, {}, 1U, 1U, 6U},
	{instruction_t::_or, 2U, 0U, {}, 1U, 1U, 7U},
	{instruction_t::_or, 2U, 1U, {}, 1U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::unpk, 2U, 0U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 2U, 1U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 2U, 2U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 2U, 3U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 2U, 4U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 2U, 5U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 2U, 6U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 2U, 7U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 2U, 0U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 2U, 1U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 2U, 2U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 2U, 3U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 2U, 4U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 2U, 5U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 2U, 6U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 2U, 7U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::_or, 2U, 0U, {}, 2U, 1U, 2U},
	{instruction_t::_or, 2U, 1U, {}, 2U, 1U, 2U},
	{instruction_t::_or, 2U, 2U, {}, 2U, 1U, 2U},
	{instruction_t::_or, 2U, 3U, {}, 2U, 1U, 2U},
	{instruction_t::_or, 2U, 4U, {}, 2U, 1U, 2U},
	{instruction_t::_or, 2U, 5U, {}, 2U, 1U, 2U},
	{instruction_t::_or, 2U, 6U, {}, 2U, 1U, 2U},
	{instruction_t::_or, 2U, 7U, {}, 2U, 1U, 2U},
	{instruction_t::_or, 2U, 0U, {}, 2U, 1U, 3U},
	{instruction_t::_or, 2U, 1U, {}, 2U, 1U, 3U},
	{instruction_t::_or, 2U, 2U, {}, 2U, 1U, 3U},
	{instruction_t::_or, 2U, 3U, {}, 2U, 1U, 3U},
	{instruction_t::_or, 2U, 4U, {}, 2U, 1U, 3U},
	{instruction_t::_or, 2U, 5U, {}, 2U, 1U, 3U},
	{instruction_t::_or, 2U, 6U, {}, 2U, 1U, 3U},
	{instruction_t::_or, 2U, 7U, {}, 2U, 1U, 3U},
	{instruction_t::_or, 2U, 0U, {}, 2U, 1U, 4U},
	{instruction_t::_or, 2U, 1U, {}, 2U, 1U, 4U},
	{instruction_t::_or, 2U, 2U, {}, 2U, 1U, 4U},
	{instruction_t::_or, 2U, 3U, {}, 2U, 1U, 4U},
	{instruction_t::_or, 2U, 4U, {}, 2U, 1U, 4U},
	{instruction_t::_or, 2U, 5U, {}, 2U, 1U, 4U},
	{instruction_t::_or, 2U, 6U, {}, 2U, 1U, 4U},
	{instruction_t::_or, 2U, 7U, {}, 2U, 1U, 4U},
	{instruction_t::_or, 2U, 0U, {}, 2U, 1U, 5U},
	{instruction_t::_or, 2U, 1U, {}, 2U, 1U, 5U},
	{instruction_t::_or, 2U, 2U, {}, 2U, 1U, 5U},
	{instruction_t::_or, 2U, 3U, {}, 2U, 1U, 5U},
	{instruction_t::_or, 2U, 4U, {}, 2U, 1U, 5U},
	{instruction_t::_or, 2U, 5U, {}, 2U, 1U, 5U},
	{instruction_t::_or, 2U, 6U, {}, 2U, 1U, 5U},
	{instruction_t::_or, 2U, 7U, {}, 2U, 1U, 5U},
	{instruction_t::_or, 2U, 0U, {}, 2U, 1U, 6U},
	{instruction_t::_or, 2U, 1U, {}, 2U, 1U, 6U},
	{instruction_t::_or, 2U, 2U, {}, 2U, 1U, 6U},
	{instruction_t::_or, 2U, 3U, {}, 2U, 1U, 6U},
	{instruction_t::_or, 2U, 4U, {}, 2U, 1U, 6U},
	{instruction_t::_or, 2U, 5U, {}, 2U, 1U, 6U},
	{instruction_t::_or, 2U, 6U, {}, 2U, 1U, 6U},
	{instruction_t::_or, 2U, 7U, {}, 2U, 1U, 6U},
	{instruction_t::_or, 2U, 0U, {}, 2U, 1U, 7U},
	{instruction_t::_or, 2U, 1U, {}, 2U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::divs, 2U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::divs, 2U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::divs, 2U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::divs, 2U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::divs, 2U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::divs, 2U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::divs, 2U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::divs, 2U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::divs, 2U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::divs, 2U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::divs, 2U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::divs, 2U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::divs, 2U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::divs, 2U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::divs, 2U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::divs, 2U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::divs, 2U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::divs, 2U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::divs, 2U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::divs, 2U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::divs, 2U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::divs, 2U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::divs, 2U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::divs, 2U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::divs, 2U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::divs, 2U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::divs, 2U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::divs, 2U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::divs, 2U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::divs, 2U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::divs, 2U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::divs, 2U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::divs, 2U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::divs, 2U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::divs, 2U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::divs, 2U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::divs, 2U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::divs, 2U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::divs, 2U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::divs, 2U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::divs, 2U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::divs, 2U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::divs, 2U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::divs, 2U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::divs, 2U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::divs, 2U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::divs, 2U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::divs, 2U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::divs, 2U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::divs, 2U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::divs, 2U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::divs, 2U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::divs, 2U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_or, 3U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::_or, 3U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::_or, 3U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::_or, 3U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::_or, 3U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::_or, 3U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::_or, 3U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::_or, 3U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_or, 3U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::_or, 3U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::_or, 3U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::_or, 3U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::_or, 3U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::_or, 3U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::_or, 3U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::_or, 3U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::_or, 3U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::_or, 3U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::_or, 3U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::_or, 3U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::_or, 3U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::_or, 3U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::_or, 3U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::_or, 3U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::_or, 3U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::_or, 3U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::_or, 3U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::_or, 3U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::_or, 3U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::_or, 3U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::_or, 3U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::_or, 3U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::_or, 3U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::_or, 3U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::_or, 3U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::_or, 3U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::_or, 3U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::_or, 3U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::_or, 3U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::_or, 3U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::_or, 3U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::_or, 3U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::_or, 3U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::_or, 3U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::_or, 3U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::_or, 3U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::_or, 3U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::_or, 3U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::_or, 3U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::_or, 3U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::_or, 3U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::_or, 3U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::_or, 3U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_or, 3U, 0U, {}, 1U, 0U, 0U},
	{instruction_t::_or, 3U, 1U, {}, 1U, 0U, 0U},
	{instruction_t::_or, 3U, 2U, {}, 1U, 0U, 0U},
	{instruction_t::_or, 3U, 3U, {}, 1U, 0U, 0U},
	{instruction_t::_or, 3U, 4U, {}, 1U, 0U, 0U},
	{instruction_t::_or, 3U, 5U, {}, 1U, 0U, 0U},
	{instruction_t::_or, 3U, 6U, {}, 1U, 0U, 0U},
	{instruction_t::_or, 3U, 7U, {}, 1U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_or, 3U, 0U, {}, 1U, 0U, 2U},
	{instruction_t::_or, 3U, 1U, {}, 1U, 0U, 2U},
	{instruction_t::_or, 3U, 2U, {}, 1U, 0U, 2U},
	{instruction_t::_or, 3U, 3U, {}, 1U, 0U, 2U},
	{instruction_t::_or, 3U, 4U, {}, 1U, 0U, 2U},
	{instruction_t::_or, 3U, 5U, {}, 1U, 0U, 2U},
	{instruction_t::_or, 3U, 6U, {}, 1U, 0U, 2U},
	{instruction_t::_or, 3U, 7U, {}, 1U, 0U, 2U},
	{instruction_t::_or, 3U, 0U, {}, 1U, 0U, 3U},
	{instruction_t::_or, 3U, 1U, {}, 1U, 0U, 3U},
	{instruction_t::_or, 3U, 2U, {}, 1U, 0U, 3U},
	{instruction_t::_or, 3U, 3U, {}, 1U, 0U, 3U},
	{instruction_t::_or, 3U, 4U, {}, 1U, 0U, 3U},
	{instruction_t::_or, 3U, 5U, {}, 1U, 0U, 3U},
	{instruction_t::_or, 3U, 6U, {}, 1U, 0U, 3U},
	{instruction_t::_or, 3U, 7U, {}, 1U, 0U, 3U},
	{instruction_t::_or, 3U, 0U, {}, 1U, 0U, 4U},
	{instruction_t::_or, 3U, 1U, {}, 1U, 0U, 4U},
	{instruction_t::_or, 3U, 2U, {}, 1U, 0U, 4U},
	{instruction_t::_or, 3U, 3U, {}, 1U, 0U, 4U},
	{instruction_t::_or, 3U, 4U, {}, 1U, 0U, 4U},
	{instruction_t::_or, 3U, 5U, {}, 1U, 0U, 4U},
	{instruction_t::_or, 3U, 6U, {}, 1U, 0U, 4U},
	{instruction_t::_or, 3U, 7U, {}, 1U, 0U, 4U},
	{instruction_t::_or, 3U, 0U, {}, 1U, 0U, 5U},
	{instruction_t::_or, 3U, 1U, {}, 1U, 0U, 5U},
	{instruction_t::_or, 3U, 2U, {}, 1U, 0U, 5U},
	{instruction_t::_or, 3U, 3U, {}, 1U, 0U, 5U},
	{instruction_t::_or, 3U, 4U, {}, 1U, 0U, 5U},
	{instruction_t::_or, 3U, 5U, {}, 1U, 0U, 5U},
	{instruction_t::_or, 3U, 6U, {}, 1U, 0U, 5U},
	{instruction_t::_or, 3U, 7U, {}, 1U, 0U, 5U},
	{instruction_t::_or, 3U, 0U, {}, 1U, 0U, 6U},
	{instruction_t::_or, 3U, 1U, {}, 1U, 0U, 6U},
	{instruction_t::_or, 3U, 2U, {}, 1U, 0U, 6U},
	{instruction_t::_or, 3U, 3U, {}, 1U, 0U, 6U},
	{instruction_t::_or, 3U, 4U, {}, 1U, 0U, 6U},
	{instruction_t::_or, 3U, 5U, {}, 1U, 0U, 6U},
	{instruction_t::_or, 3U, 6U, {}, 1U, 0U, 6U},
	{instruction_t::_or, 3U, 7U, {}, 1U, 0U, 6U},
	{instruction_t::_or, 3U, 0U, {}, 1U, 0U, 7U},
	{instruction_t::_or, 3U, 1U, {}, 1U, 0U, 7U},
	{instruction_t::_or, 3U, 2U, {}, 1U, 0U, 7U},
	{instruction_t::_or, 3U, 3U, {}, 1U, 0U, 7U},
	{instruction_t::_or, 3U, 4U, {}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_or, 3U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::_or, 3U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::_or, 3U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::_or, 3U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::_or, 3U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::_or, 3U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::_or, 3U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::_or, 3U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_or, 3U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::_or, 3U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::_or, 3U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::_or, 3U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::_or, 3U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::_or, 3U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::_or, 3U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::_or, 3U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::_or, 3U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::_or, 3U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::_or, 3U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::_or, 3U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::_or, 3U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::_or, 3U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::_or, 3U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::_or, 3U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::_or, 3U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::_or, 3U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::_or, 3U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::_or, 3U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::_or, 3U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::_or, 3U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::_or, 3U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::_or, 3U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::_or, 3U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::_or, 3U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::_or, 3U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::_or, 3U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::_or, 3U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::_or, 3U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::_or, 3U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::_or, 3U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::_or, 3U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::_or, 3U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::_or, 3U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::_or, 3U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::_or, 3U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::_or, 3U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::_or, 3U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::_or, 3U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::_or, 3U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::_or, 3U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::_or, 3U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::_or, 3U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::_or, 3U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::divu, 3U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::divu, 3U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::divu, 3U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::divu, 3U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::divu, 3U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::divu, 3U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::divu, 3U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::divu, 3U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::divu, 3U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::divu, 3U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::divu, 3U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::divu, 3U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::divu, 3U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::divu, 3U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::divu, 3U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::divu, 3U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::divu, 3U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::divu, 3U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::divu, 3U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::divu, 3U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::divu, 3U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::divu, 3U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::divu, 3U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::divu, 3U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::divu, 3U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::divu, 3U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::divu, 3U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::divu, 3U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::divu, 3U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::divu, 3U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::divu, 3U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::divu, 3U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::divu, 3U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::divu, 3U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::divu, 3U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::divu, 3U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::divu, 3U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::divu, 3U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::divu, 3U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::divu, 3U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::divu, 3U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::divu, 3U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::divu, 3U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::divu, 3U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::divu, 3U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::divu, 3U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::divu, 3U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::divu, 3U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::divu, 3U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::divu, 3U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::divu, 3U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::divu, 3U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::divu, 3U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::sbcd, 3U, 0U, {}},
	{instruction_t::sbcd, 3U, 1U, {}},
	{instruction_t::sbcd, 3U, 2U, {}},
	{instruction_t::sbcd, 3U, 3U, {}},
	{instruction_t::sbcd, 3U, 4U, {}},
	{instruction_t::sbcd, 3U, 5U, {}},
	{instruction_t::sbcd, 3U, 6U, {}},
	{instruction_t::sbcd, 3U, 7U, {}},
	{instruction_t::sbcd, 3U, 0U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::sbcd, 3U, 1U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::sbcd, 3U, 2U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::sbcd, 3U, 3U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::sbcd, 3U, 4U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::sbcd, 3U, 5U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::sbcd, 3U, 6U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::sbcd, 3U, 7U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::_or, 3U, 0U, {}, 0U, 1U, 2U},
	{instruction_t::_or, 3U, 1U, {}, 0U, 1U, 2U},
	{instruction_t::_or, 3U, 2U, {}, 0U, 1U, 2U},
	{instruction_t::_or, 3U, 3U, {}, 0U, 1U, 2U},
	{instruction_t::_or, 3U, 4U, {}, 0U, 1U, 2U},
	{instruction_t::_or, 3U, 5U, {}, 0U, 1U, 2U},
	{instruction_t::_or, 3U, 6U, {}, 0U, 1U, 2U},
	{instruction_t::_or, 3U, 7U, {}, 0U, 1U, 2U},
	{instruction_t::_or, 3U, 0U, {}, 0U, 1U, 3U},
	{instruction_t::_or, 3U, 1U, {}, 0U, 1U, 3U},
	{instruction_t::_or, 3U, 2U, {}, 0U, 1U, 3U},
	{instruction_t::_or, 3U, 3U, {}, 0U, 1U, 3U},
	{instruction_t::_or, 3U, 4U, {}, 0U, 1U, 3U},
	{instruction_t::_or, 3U, 5U, {}, 0U, 1U, 3U},
	{instruction_t::_or, 3U, 6U, {}, 0U, 1U, 3U},
	{instruction_t::_or, 3U, 7U, {}, 0U, 1U, 3U},
	{instruction_t::_or, 3U, 0U, {}, 0U, 1U, 4U},
	{instruction_t::_or, 3U, 1U, {}, 0U, 1U, 4U},
	{instruction_t::_or, 3U, 2U, {}, 0U, 1U, 4U},
	{instruction_t::_or, 3U, 3U, {}, 0U, 1U, 4U},
	{instruction_t::_or, 3U, 4U, {}, 0U, 1U, 4U},
	{instruction_t::_or, 3U, 5U, {}, 0U, 1U, 4U},
	{instruction_t::_or, 3U, 6U, {}, 0U, 1U, 4U},
	{instruction_t::_or, 3U, 7U, {}, 0U, 1U, 4U},
	{instruction_t::_or, 3U, 0U, {}, 0U, 1U, 5U},
	{instruction_t::_or, 3U, 1U, {}, 0U, 1U, 5U},
	{instruction_t::_or, 3U, 2U, {}, 0U, 1U, 5U},
	{instruction_t::_or, 3U, 3U, {}, 0U, 1U, 5U},
	{instruction_t::_or, 3U, 4U, {}, 0U, 1U, 5U},
	{instruction_t::_or, 3U, 5U, {}, 0U, 1U, 5U},
	{instruction_t::_or, 3U, 6U, {}, 0U, 1U, 5U},
	{instruction_t::_or, 3U, 7U, {}, 0U, 1U, 5U},
	{instruction_t::_or, 3U, 0U, {}, 0U, 1U, 6U},
	{instruction_t::_or, 3U, 1U, {}, 0U, 1U, 6U},
	{instruction_t::_or, 3U, 2U, {}, 0U, 1U, 6U},
	{instruction_t::_or, 3U, 3U, {}, 0U, 1U, 6U},
	{instruction_t::_or, 3U, 4U, {}, 0U, 1U, 6U},
	{instruction_t::_or, 3U, 5U, {}, 0U, 1U, 6U},
	{instruction_t::_or, 3U, 6U, {}, 0U, 1U, 6U},
	{instruction_t::_or, 3U, 7U, {}, 0U, 1U, 6U},
	{instruction_t::_or, 3U, 0U, {}, 0U, 1U, 7U},
	{instruction_t::_or, 3U, 1U, {}, 0U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::pack, 3U, 0U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 3U, 1U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 3U, 2U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 3U, 3U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 3U, 4U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 3U, 5U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 3U, 6U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 3U, 7U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 3U, 0U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 3U, 1U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 3U, 2U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 3U, 3U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 3U, 4U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 3U, 5U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 3U, 6U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 3U, 7U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::_or, 3U, 0U, {}, 1U, 1U, 2U},
	{instruction_t::_or, 3U, 1U, {}, 1U, 1U, 2U},
	{instruction_t::_or, 3U, 2U, {}, 1U, 1U, 2U},
	{instruction_t::_or, 3U, 3U, {}, 1U, 1U, 2U},
	{instruction_t::_or, 3U, 4U, {}, 1U, 1U, 2U},
	{instruction_t::_or, 3U, 5U, {}, 1U, 1U, 2U},
	{instruction_t::_or, 3U, 6U, {}, 1U, 1U, 2U},
	{instruction_t::_or, 3U, 7U, {}, 1U, 1U, 2U},
	{instruction_t::_or, 3U, 0U, {}, 1U, 1U, 3U},
	{instruction_t::_or, 3U, 1U, {}, 1U, 1U, 3U},
	{instruction_t::_or, 3U, 2U, {}, 1U, 1U, 3U},
	{instruction_t::_or, 3U, 3U, {}, 1U, 1U, 3U},
	{instruction_t::_or, 3U, 4U, {}, 1U, 1U, 3U},
	{instruction_t::_or, 3U, 5U, {}, 1U, 1U, 3U},
	{instruction_t::_or, 3U, 6U, {}, 1U, 1U, 3U},
	{instruction_t::_or, 3U, 7U, {}, 1U, 1U, 3U},
	{instruction_t::_or, 3U, 0U, {}, 1U, 1U, 4U},
	{instruction_t::_or, 3U, 1U, {}, 1U, 1U, 4U},
	{instruction_t::_or, 3U, 2U, {}, 1U, 1U, 4U},
	{instruction_t::_or, 3U, 3U, {}, 1U, 1U, 4U},
	{instruction_t::_or, 3U, 4U, {}, 1U, 1U, 4U},
	{instruction_t::_or, 3U, 5U, {}, 1U, 1U, 4U},
	{instruction_t::_or, 3U, 6U, {}, 1U, 1U, 4U},
	{instruction_t::_or, 3U, 7U, {}, 1U, 1U, 4U},
	{instruction_t::_or, 3U, 0U, {}, 1U, 1U, 5U},
	{instruction_t::_or, 3U, 1U, {}, 1U, 1U, 5U},
	{instruction_t::_or, 3U, 2U, {}, 1U, 1U, 5U},
	{instruction_t::_or, 3U, 3U, {}, 1U, 1U, 5U},
	{instruction_t::_or, 3U, 4U, {}, 1U, 1U, 5U},
	{instruction_t::_or, 3U, 5U, {}, 1U, 1U, 5U},
	{instruction_t::_or, 3U, 6U, {}, 1U, 1U, 5U},
	{instruction_t::_or, 3U, 7U, {}, 1U, 1U, 5U},
	{instruction_t::_or, 3U, 0U, {}, 1U, 1U, 6U},
	{instruction_t::_or, 3U, 1U, {}, 1U, 1U, 6U},
	{instruction_t::_or, 3U, 2U, {}, 1U, 1U, 6U},
	{instruction_t::_or, 3U, 3U, {}, 1U, 1U, 6U},
	{instruction_t::_or, 3U, 4U, {}, 1U, 1U, 6U},
	{instruction_t::_or, 3U, 5U, {}, 1U, 1U, 6U},
	{instruction_t::_or, 3U, 6U, {}, 1U, 1U, 6U},
	{instruction_t::_or, 3U, 7U, {}, 1U, 1U, 6U},
	{instruction_t::_or, 3U, 0U, {}, 1U, 1U, 7U},
	{instruction_t::_or, 3U, 1U, {}, 1U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::unpk, 3U, 0U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 3U, 1U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 3U, 2U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 3U, 3U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 3U, 4U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 3U, 5U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 3U, 6U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 3U, 7U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 3U, 0U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 3U, 1U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 3U, 2U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 3U, 3U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 3U, 4U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 3U, 5U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 3U, 6U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 3U, 7U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::_or, 3U, 0U, {}, 2U, 1U, 2U},
	{instruction_t::_or, 3U, 1U, {}, 2U, 1U, 2U},
	{instruction_t::_or, 3U, 2U, {}, 2U, 1U, 2U},
	{instruction_t::_or, 3U, 3U, {}, 2U, 1U, 2U},
	{instruction_t::_or, 3U, 4U, {}, 2U, 1U, 2U},
	{instruction_t::_or, 3U, 5U, {}, 2U, 1U, 2U},
	{instruction_t::_or, 3U, 6U, {}, 2U, 1U, 2U},
	{instruction_t::_or, 3U, 7U, {}, 2U, 1U, 2U},
	{instruction_t::_or, 3U, 0U, {}, 2U, 1U, 3U},
	{instruction_t::_or, 3U, 1U, {}, 2U, 1U, 3U},
	{instruction_t::_or, 3U, 2U, {}, 2U, 1U, 3U},
	{instruction_t::_or, 3U, 3U, {}, 2U, 1U, 3U},
	{instruction_t::_or, 3U, 4U, {}, 2U, 1U, 3U},
	{instruction_t::_or, 3U, 5U, {}, 2U, 1U, 3U},
	{instruction_t::_or, 3U, 6U, {}, 2U, 1U, 3U},
	{instruction_t::_or, 3U, 7U, {}, 2U, 1U, 3U},
	{instruction_t::_or, 3U, 0U, {}, 2U, 1U, 4U},
	{instruction_t::_or, 3U, 1U, {}, 2U, 1U, 4U},
	{instruction_t::_or, 3U, 2U, {}, 2U, 1U, 4U},
	{instruction_t::_or, 3U, 3U, {}, 2U, 1U, 4U},
	{instruction_t::_or, 3U, 4U, {}, 2U, 1U, 4U},
	{instruction_t::_or, 3U, 5U, {}, 2U, 1U, 4U},
	{instruction_t::_or, 3U, 6U, {}, 2U, 1U, 4U},
	{instruction_t::_or, 3U, 7U, {}, 2U, 1U, 4U},
	{instruction_t::_or, 3U, 0U, {}, 2U, 1U, 5U},
	{instruction_t::_or, 3U, 1U, {}, 2U, 1U, 5U},
	{instruction_t::_or, 3U, 2U, {}, 2U, 1U, 5U},
	{instruction_t::_or, 3U, 3U, {}, 2U, 1U, 5U},
	{instruction_t::_or, 3U, 4U, {}, 2U, 1U, 5U},
	{instruction_t::_or, 3U, 5U, {}, 2U, 1U, 5U},
	{instruction_t::_or, 3U, 6U, {}, 2U, 1U, 5U},
	{instruction_t::_or, 3U, 7U, {}, 2U, 1U, 5U},
	{instruction_t::_or, 3U, 0U, {}, 2U, 1U, 6U},
	{instruction_t::_or, 3U, 1U, {}, 2U, 1U, 6U},
	{instruction_t::_or, 3U, 2U, {}, 2U, 1U, 6U},
	{instruction_t::_or, 3U, 3U, {}, 2U, 1U, 6U},
	{instruction_t::_or, 3U, 4U, {}, 2U, 1U, 6U},
	{instruction_t::_or, 3U, 5U, {}, 2U, 1U, 6U},
	{instruction_t::_or, 3U, 6U, {}, 2U, 1U, 6U},
	{instruction_t::_or, 3U, 7U, {}, 2U, 1U, 6U},
	{instruction_t::_or, 3U, 0U, {}, 2U, 1U, 7U},
	{instruction_t::_or, 3U, 1U, {}, 2U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::divs, 3U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::divs, 3U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::divs, 3U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::divs, 3U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::divs, 3U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::divs, 3U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::divs, 3U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::divs, 3U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::divs, 3U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::divs, 3U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::divs, 3U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::divs, 3U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::divs, 3U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::divs, 3U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::divs, 3U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::divs, 3U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::divs, 3U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::divs, 3U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::divs, 3U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::divs, 3U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::divs, 3U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::divs, 3U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::divs, 3U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::divs, 3U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::divs, 3U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::divs, 3U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::divs, 3U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::divs, 3U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::divs, 3U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::divs, 3U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::divs, 3U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::divs, 3U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::divs, 3U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::divs, 3U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::divs, 3U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::divs, 3U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::divs, 3U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::divs, 3U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::divs, 3U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::divs, 3U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::divs, 3U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::divs, 3U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::divs, 3U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::divs, 3U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::divs, 3U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::divs, 3U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::divs, 3U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::divs, 3U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::divs, 3U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::divs, 3U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::divs, 3U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::divs, 3U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::divs, 3U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_or, 4U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::_or, 4U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::_or, 4U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::_or, 4U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::_or, 4U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::_or, 4U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::_or, 4U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::_or, 4U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_or, 4U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::_or, 4U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::_or, 4U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::_or, 4U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::_or, 4U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::_or, 4U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::_or, 4U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::_or, 4U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::_or, 4U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::_or, 4U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::_or, 4U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::_or, 4U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::_or, 4U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::_or, 4U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::_or, 4U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::_or, 4U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::_or, 4U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::_or, 4U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::_or, 4U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::_or, 4U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::_or, 4U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::_or, 4U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::_or, 4U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::_or, 4U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::_or, 4U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::_or, 4U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::_or, 4U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::_or, 4U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::_or, 4U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::_or, 4U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::_or, 4U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::_or, 4U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::_or, 4U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::_or, 4U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::_or, 4U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::_or, 4U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::_or, 4U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::_or, 4U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::_or, 4U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::_or, 4U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::_or, 4U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::_or, 4U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::_or, 4U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::_or, 4U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::_or, 4U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_or, 4U, 0U, {}, 1U, 0U, 0U},
	{instruction_t::_or, 4U, 1U, {}, 1U, 0U, 0U},
	{instruction_t::_or, 4U, 2U, {}, 1U, 0U, 0U},
	{instruction_t::_or, 4U, 3U, {}, 1U, 0U, 0U},
	{instruction_t::_or, 4U, 4U, {}, 1U, 0U, 0U},
	{instruction_t::_or, 4U, 5U, {}, 1U, 0U, 0U},
	{instruction_t::_or, 4U, 6U, {}, 1U, 0U, 0U},
	{instruction_t::_or, 4U, 7U, {}, 1U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_or, 4U, 0U, {}, 1U, 0U, 2U},
	{instruction_t::_or, 4U, 1U, {}, 1U, 0U, 2U},
	{instruction_t::_or, 4U, 2U, {}, 1U, 0U, 2U},
	{instruction_t::_or, 4U, 3U, {}, 1U, 0U, 2U},
	{instruction_t::_or, 4U, 4U, {}, 1U, 0U, 2U},
	{instruction_t::_or, 4U, 5U, {}, 1U, 0U, 2U},
	{instruction_t::_or, 4U, 6U, {}, 1U, 0U, 2U},
	{instruction_t::_or, 4U, 7U, {}, 1U, 0U, 2U},
	{instruction_t::_or, 4U, 0U, {}, 1U, 0U, 3U},
	{instruction_t::_or, 4U, 1U, {}, 1U, 0U, 3U},
	{instruction_t::_or, 4U, 2U, {}, 1U, 0U, 3U},
	{instruction_t::_or, 4U, 3U, {}, 1U, 0U, 3U},
	{instruction_t::_or, 4U, 4U, {}, 1U, 0U, 3U},
	{instruction_t::_or, 4U, 5U, {}, 1U, 0U, 3U},
	{instruction_t::_or, 4U, 6U, {}, 1U, 0U, 3U},
	{instruction_t::_or, 4U, 7U, {}, 1U, 0U, 3U},
	{instruction_t::_or, 4U, 0U, {}, 1U, 0U, 4U},
	{instruction_t::_or, 4U, 1U, {}, 1U, 0U, 4U},
	{instruction_t::_or, 4U, 2U, {}, 1U, 0U, 4U},
	{instruction_t::_or, 4U, 3U, {}, 1U, 0U, 4U},
	{instruction_t::_or, 4U, 4U, {}, 1U, 0U, 4U},
	{instruction_t::_or, 4U, 5U, {}, 1U, 0U, 4U},
	{instruction_t::_or, 4U, 6U, {}, 1U, 0U, 4U},
	{instruction_t::_or, 4U, 7U, {}, 1U, 0U, 4U},
	{instruction_t::_or, 4U, 0U, {}, 1U, 0U, 5U},
	{instruction_t::_or, 4U, 1U, {}, 1U, 0U, 5U},
	{instruction_t::_or, 4U, 2U, {}, 1U, 0U, 5U},
	{instruction_t::_or, 4U, 3U, {}, 1U, 0U, 5U},
	{instruction_t::_or, 4U, 4U, {}, 1U, 0U, 5U},
	{instruction_t::_or, 4U, 5U, {}, 1U, 0U, 5U},
	{instruction_t::_or, 4U, 6U, {}, 1U, 0U, 5U},
	{instruction_t::_or, 4U, 7U, {}, 1U, 0U, 5U},
	{instruction_t::_or, 4U, 0U, {}, 1U, 0U, 6U},
	{instruction_t::_or, 4U, 1U, {}, 1U, 0U, 6U},
	{instruction_t::_or, 4U, 2U, {}, 1U, 0U, 6U},
	{instruction_t::_or, 4U, 3U, {}, 1U, 0U, 6U},
	{instruction_t::_or, 4U, 4U, {}, 1U, 0U, 6U},
	{instruction_t::_or, 4U, 5U, {}, 1U, 0U, 6U},
	{instruction_t::_or, 4U, 6U, {}, 1U, 0U, 6U},
	{instruction_t::_or, 4U, 7U, {}, 1U, 0U, 6U},
	{instruction_t::_or, 4U, 0U, {}, 1U, 0U, 7U},
	{instruction_t::_or, 4U, 1U, {}, 1U, 0U, 7U},
	{instruction_t::_or, 4U, 2U, {}, 1U, 0U, 7U},
	{instruction_t::_or, 4U, 3U, {}, 1U, 0U, 7U},
	{instruction_t::_or, 4U, 4U, {}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_or, 4U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::_or, 4U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::_or, 4U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::_or, 4U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::_or, 4U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::_or, 4U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::_or, 4U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::_or, 4U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_or, 4U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::_or, 4U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::_or, 4U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::_or, 4U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::_or, 4U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::_or, 4U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::_or, 4U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::_or, 4U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::_or, 4U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::_or, 4U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::_or, 4U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::_or, 4U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::_or, 4U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::_or, 4U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::_or, 4U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::_or, 4U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::_or, 4U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::_or, 4U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::_or, 4U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::_or, 4U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::_or, 4U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::_or, 4U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::_or, 4U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::_or, 4U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::_or, 4U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::_or, 4U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::_or, 4U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::_or, 4U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::_or, 4U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::_or, 4U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::_or, 4U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::_or, 4U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::_or, 4U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::_or, 4U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::_or, 4U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::_or, 4U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::_or, 4U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::_or, 4U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::_or, 4U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::_or, 4U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::_or, 4U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::_or, 4U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::_or, 4U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::_or, 4U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::_or, 4U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::divu, 4U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::divu, 4U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::divu, 4U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::divu, 4U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::divu, 4U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::divu, 4U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::divu, 4U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::divu, 4U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::divu, 4U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::divu, 4U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::divu, 4U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::divu, 4U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::divu, 4U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::divu, 4U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::divu, 4U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::divu, 4U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::divu, 4U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::divu, 4U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::divu, 4U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::divu, 4U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::divu, 4U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::divu, 4U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::divu, 4U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::divu, 4U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::divu, 4U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::divu, 4U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::divu, 4U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::divu, 4U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::divu, 4U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::divu, 4U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::divu, 4U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::divu, 4U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::divu, 4U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::divu, 4U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::divu, 4U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::divu, 4U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::divu, 4U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::divu, 4U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::divu, 4U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::divu, 4U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::divu, 4U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::divu, 4U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::divu, 4U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::divu, 4U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::divu, 4U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::divu, 4U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::divu, 4U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::divu, 4U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::divu, 4U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::divu, 4U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::divu, 4U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::divu, 4U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::divu, 4U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::sbcd, 4U, 0U, {}},
	{instruction_t::sbcd, 4U, 1U, {}},
	{instruction_t::sbcd, 4U, 2U, {}},
	{instruction_t::sbcd, 4U, 3U, {}},
	{instruction_t::sbcd, 4U, 4U, {}},
	{instruction_t::sbcd, 4U, 5U, {}},
	{instruction_t::sbcd, 4U, 6U, {}},
	{instruction_t::sbcd, 4U, 7U, {}},
	{instruction_t::sbcd, 4U, 0U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::sbcd, 4U, 1U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::sbcd, 4U, 2U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::sbcd, 4U, 3U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::sbcd, 4U, 4U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::sbcd, 4U, 5U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::sbcd, 4U, 6U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::sbcd, 4U, 7U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::_or, 4U, 0U, {}, 0U, 1U, 2U},
	{instruction_t::_or, 4U, 1U, {}, 0U, 1U, 2U},
	{instruction_t::_or, 4U, 2U, {}, 0U, 1U, 2U},
	{instruction_t::_or, 4U, 3U, {}, 0U, 1U, 2U},
	{instruction_t::_or, 4U, 4U, {}, 0U, 1U, 2U},
	{instruction_t::_or, 4U, 5U, {}, 0U, 1U, 2U},
	{instruction_t::_or, 4U, 6U, {}, 0U, 1U, 2U},
	{instruction_t::_or, 4U, 7U, {}, 0U, 1U, 2U},
	{instruction_t::_or, 4U, 0U, {}, 0U, 1U, 3U},
	{instruction_t::_or, 4U, 1U, {}, 0U, 1U, 3U},
	{instruction_t::_or, 4U, 2U, {}, 0U, 1U, 3U},
	{instruction_t::_or, 4U, 3U, {}, 0U, 1U, 3U},
	{instruction_t::_or, 4U, 4U, {}, 0U, 1U, 3U},
	{instruction_t::_or, 4U, 5U, {}, 0U, 1U, 3U},
	{instruction_t::_or, 4U, 6U, {}, 0U, 1U, 3U},
	{instruction_t::_or, 4U, 7U, {}, 0U, 1U, 3U},
	{instruction_t::_or, 4U, 0U, {}, 0U, 1U, 4U},
	{instruction_t::_or, 4U, 1U, {}, 0U, 1U, 4U},
	{instruction_t::_or, 4U, 2U, {}, 0U, 1U, 4U},
	{instruction_t::_or, 4U, 3U, {}, 0U, 1U, 4U},
	{instruction_t::_or, 4U, 4U, {}, 0U, 1U, 4U},
	{instruction_t::_or, 4U, 5U, {}, 0U, 1U, 4U},
	{instruction_t::_or, 4U, 6U, {}, 0U, 1U, 4U},
	{instruction_t::_or, 4U, 7U, {}, 0U, 1U, 4U},
	{instruction_t::_or, 4U, 0U, {}, 0U, 1U, 5U},
	{instruction_t::_or, 4U, 1U, {}, 0U, 1U, 5U},
	{instruction_t::_or, 4U, 2U, {}, 0U, 1U, 5U},
	{instruction_t::_or, 4U, 3U, {}, 0U, 1U, 5U},
	{instruction_t::_or, 4U, 4U, {}, 0U, 1U, 5U},
	{instruction_t::_or, 4U, 5U, {}, 0U, 1U, 5U},
	{instruction_t::_or, 4U, 6U, {}, 0U, 1U, 5U},
	{instruction_t::_or, 4U, 7U, {}, 0U, 1U, 5U},
	{instruction_t::_or, 4U, 0U, {}, 0U, 1U, 6U},
	{instruction_t::_or, 4U, 1U, {}, 0U, 1U, 6U},
	{instruction_t::_or, 4U, 2U, {}, 0U, 1U, 6U},
	{instruction_t::_or, 4U, 3U, {}, 0U, 1U, 6U},
	{instruction_t::_or, 4U, 4U, {}, 0U, 1U, 6U},
	{instruction_t::_or, 4U, 5U, {}, 0U, 1U, 6U},
	{instruction_t::_or, 4U, 6U, {}, 0U, 1U, 6U},
	{instruction_t::_or, 4U, 7U, {}, 0U, 1U, 6U},
	{instruction_t::_or, 4U, 0U, {}, 0U, 1U, 7U},
	{instruction_t::_or, 4U, 1U, {}, 0U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::pack, 4U, 0U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 4U, 1U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 4U, 2U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 4U, 3U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 4U, 4U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 4U, 5U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 4U, 6U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 4U, 7U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 4U, 0U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 4U, 1U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 4U, 2U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 4U, 3U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 4U, 4U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 4U, 5U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 4U, 6U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 4U, 7U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::_or, 4U, 0U, {}, 1U, 1U, 2U},
	{instruction_t::_or, 4U, 1U, {}, 1U, 1U, 2U},
	{instruction_t::_or, 4U, 2U, {}, 1U, 1U, 2U},
	{instruction_t::_or, 4U, 3U, {}, 1U, 1U, 2U},
	{instruction_t::_or, 4U, 4U, {}, 1U, 1U, 2U},
	{instruction_t::_or, 4U, 5U, {}, 1U, 1U, 2U},
	{instruction_t::_or, 4U, 6U, {}, 1U, 1U, 2U},
	{instruction_t::_or, 4U, 7U, {}, 1U, 1U, 2U},
	{instruction_t::_or, 4U, 0U, {}, 1U, 1U, 3U},
	{instruction_t::_or, 4U, 1U, {}, 1U, 1U, 3U},
	{instruction_t::_or, 4U, 2U, {}, 1U, 1U, 3U},
	{instruction_t::_or, 4U, 3U, {}, 1U, 1U, 3U},
	{instruction_t::_or, 4U, 4U, {}, 1U, 1U, 3U},
	{instruction_t::_or, 4U, 5U, {}, 1U, 1U, 3U},
	{instruction_t::_or, 4U, 6U, {}, 1U, 1U, 3U},
	{instruction_t::_or, 4U, 7U, {}, 1U, 1U, 3U},
	{instruction_t::_or, 4U, 0U, {}, 1U, 1U, 4U},
	{instruction_t::_or, 4U, 1U, {}, 1U, 1U, 4U},
	{instruction_t::_or, 4U, 2U, {}, 1U, 1U, 4U},
	{instruction_t::_or, 4U, 3U, {}, 1U, 1U, 4U},
	{instruction_t::_or, 4U, 4U, {}, 1U, 1U, 4U},
	{instruction_t::_or, 4U, 5U, {}, 1U, 1U, 4U},
	{instruction_t::_or, 4U, 6U, {}, 1U, 1U, 4U},
	{instruction_t::_or, 4U, 7U, {}, 1U, 1U, 4U},
	{instruction_t::_or, 4U, 0U, {}, 1U, 1U, 5U},
	{instruction_t::_or, 4U, 1U, {}, 1U, 1U, 5U},
	{instruction_t::_or, 4U, 2U, {}, 1U, 1U, 5U},
	{instruction_t::_or, 4U, 3U, {}, 1U, 1U, 5U},
	{instruction_t::_or, 4U, 4U, {}, 1U, 1U, 5U},
	{instruction_t::_or, 4U, 5U, {}, 1U, 1U, 5U},
	{instruction_t::_or, 4U, 6U, {}, 1U, 1U, 5U},
	{instruction_t::_or, 4U, 7U, {}, 1U, 1U, 5U},
	{instruction_t::_or, 4U, 0U, {}, 1U, 1U, 6U},
	{instruction_t::_or, 4U, 1U, {}, 1U, 1U, 6U},
	{instruction_t::_or, 4U, 2U, {}, 1U, 1U, 6U},
	{instruction_t::_or, 4U, 3U, {}, 1U, 1U, 6U},
	{instruction_t::_or, 4U, 4U, {}, 1U, 1U, 6U},
	{instruction_t::_or, 4U, 5U, {}, 1U, 1U, 6U},
	{instruction_t::_or, 4U, 6U, {}, 1U, 1U, 6U},
	{instruction_t::_or, 4U, 7U, {}, 1U, 1U, 6U},
	{instruction_t::_or, 4U, 0U, {}, 1U, 1U, 7U},
	{instruction_t::_or, 4U, 1U, {}, 1U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::unpk, 4U, 0U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 4U, 1U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 4U, 2U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 4U, 3U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 4U, 4U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 4U, 5U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 4U, 6U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 4U, 7U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 4U, 0U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 4U, 1U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 4U, 2U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 4U, 3U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 4U, 4U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 4U, 5U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 4U, 6U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 4U, 7U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::_or, 4U, 0U, {}, 2U, 1U, 2U},
	{instruction_t::_or, 4U, 1U, {}, 2U, 1U, 2U},
	{instruction_t::_or, 4U, 2U, {}, 2U, 1U, 2U},
	{instruction_t::_or, 4U, 3U, {}, 2U, 1U, 2U},
	{instruction_t::_or, 4U, 4U, {}, 2U, 1U, 2U},
	{instruction_t::_or, 4U, 5U, {}, 2U, 1U, 2U},
	{instruction_t::_or, 4U, 6U, {}, 2U, 1U, 2U},
	{instruction_t::_or, 4U, 7U, {}, 2U, 1U, 2U},
	{instruction_t::_or, 4U, 0U, {}, 2U, 1U, 3U},
	{instruction_t::_or, 4U, 1U, {}, 2U, 1U, 3U},
	{instruction_t::_or, 4U, 2U, {}, 2U, 1U, 3U},
	{instruction_t::_or, 4U, 3U, {}, 2U, 1U, 3U},
	{instruction_t::_or, 4U, 4U, {}, 2U, 1U, 3U},
	{instruction_t::_or, 4U, 5U, {}, 2U, 1U, 3U},
	{instruction_t::_or, 4U, 6U, {}, 2U, 1U, 3U},
	{instruction_t::_or, 4U, 7U, {}, 2U, 1U, 3U},
	{instruction_t::_or, 4U, 0U, {}, 2U, 1U, 4U},
	{instruction_t::_or, 4U, 1U, {}, 2U, 1U, 4U},
	{instruction_t::_or, 4U, 2U, {}, 2U, 1U, 4U},
	{instruction_t::_or, 4U, 3U, {}, 2U, 1U, 4U},
	{instruction_t::_or, 4U, 4U, {}, 2U, 1U, 4U},
	{instruction_t::_or, 4U, 5U, {}, 2U, 1U, 4U},
	{instruction_t::_or, 4U, 6U, {}, 2U, 1U, 4U},
	{instruction_t::_or, 4U, 7U, {}, 2U, 1U, 4U},
	{instruction_t::_or, 4U, 0U, {}, 2U, 1U, 5U},
	{instruction_t::_or, 4U, 1U, {}, 2U, 1U, 5U},
	{instruction_t::_or, 4U, 2U, {}, 2U, 1U, 5U},
	{instruction_t::_or, 4U, 3U, {}, 2U, 1U, 5U},
	{instruction_t::_or, 4U, 4U, {}, 2U, 1U, 5U},
	{instruction_t::_or, 4U, 5U, {}, 2U, 1U, 5U},
	{instruction_t::_or, 4U, 6U, {}, 2U, 1U, 5U},
	{instruction_t::_or, 4U, 7U, {}, 2U, 1U, 5U},
	{instruction_t::_or, 4U, 0U, {}, 2U, 1U, 6U},
	{instruction_t::_or, 4U, 1U, {}, 2U, 1U, 6U},
	{instruction_t::_or, 4U, 2U, {}, 2U, 1U, 6U},
	{instruction_t::_or, 4U, 3U, {}, 2U, 1U, 6U},
	{instruction_t::_or, 4U, 4U, {}, 2U, 1U, 6U},
	{instruction_t::_or, 4U, 5U, {}, 2U, 1U, 6U},
	{instruction_t::_or, 4U, 6U, {}, 2U, 1U, 6U},
	{instruction_t::_or, 4U, 7U, {}, 2U, 1U, 6U},
	{instruction_t::_or, 4U, 0U, {}, 2U, 1U, 7U},
	{instruction_t::_or, 4U, 1U, {}, 2U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::divs, 4U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::divs, 4U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::divs, 4U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::divs, 4U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::divs, 4U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::divs, 4U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::divs, 4U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::divs, 4U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::divs, 4U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::divs, 4U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::divs, 4U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::divs, 4U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::divs, 4U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::divs, 4U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::divs, 4U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::divs, 4U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::divs, 4U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::divs, 4U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::divs, 4U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::divs, 4U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::divs, 4U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::divs, 4U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::divs, 4U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::divs, 4U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::divs, 4U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::divs, 4U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::divs, 4U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::divs, 4U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::divs, 4U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::divs, 4U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::divs, 4U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::divs, 4U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::divs, 4U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::divs, 4U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::divs, 4U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::divs, 4U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::divs, 4U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::divs, 4U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::divs, 4U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::divs, 4U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::divs, 4U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::divs, 4U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::divs, 4U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::divs, 4U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::divs, 4U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::divs, 4U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::divs, 4U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::divs, 4U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::divs, 4U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::divs, 4U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::divs, 4U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::divs, 4U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::divs, 4U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_or, 5U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::_or, 5U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::_or, 5U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::_or, 5U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::_or, 5U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::_or, 5U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::_or, 5U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::_or, 5U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_or, 5U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::_or, 5U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::_or, 5U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::_or, 5U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::_or, 5U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::_or, 5U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::_or, 5U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::_or, 5U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::_or, 5U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::_or, 5U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::_or, 5U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::_or, 5U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::_or, 5U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::_or, 5U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::_or, 5U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::_or, 5U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::_or, 5U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::_or, 5U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::_or, 5U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::_or, 5U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::_or, 5U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::_or, 5U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::_or, 5U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::_or, 5U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::_or, 5U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::_or, 5U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::_or, 5U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::_or, 5U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::_or, 5U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::_or, 5U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::_or, 5U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::_or, 5U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::_or, 5U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::_or, 5U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::_or, 5U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::_or, 5U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::_or, 5U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::_or, 5U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::_or, 5U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::_or, 5U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::_or, 5U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::_or, 5U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::_or, 5U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::_or, 5U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::_or, 5U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_or, 5U, 0U, {}, 1U, 0U, 0U},
	{instruction_t::_or, 5U, 1U, {}, 1U, 0U, 0U},
	{instruction_t::_or, 5U, 2U, {}, 1U, 0U, 0U},
	{instruction_t::_or, 5U, 3U, {}, 1U, 0U, 0U},
	{instruction_t::_or, 5U, 4U, {}, 1U, 0U, 0U},
	{instruction_t::_or, 5U, 5U, {}, 1U, 0U, 0U},
	{instruction_t::_or, 5U, 6U, {}, 1U, 0U, 0U},
	{instruction_t::_or, 5U, 7U, {}, 1U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_or, 5U, 0U, {}, 1U, 0U, 2U},
	{instruction_t::_or, 5U, 1U, {}, 1U, 0U, 2U},
	{instruction_t::_or, 5U, 2U, {}, 1U, 0U, 2U},
	{instruction_t::_or, 5U, 3U, {}, 1U, 0U, 2U},
	{instruction_t::_or, 5U, 4U, {}, 1U, 0U, 2U},
	{instruction_t::_or, 5U, 5U, {}, 1U, 0U, 2U},
	{instruction_t::_or, 5U, 6U, {}, 1U, 0U, 2U},
	{instruction_t::_or, 5U, 7U, {}, 1U, 0U, 2U},
	{instruction_t::_or, 5U, 0U, {}, 1U, 0U, 3U},
	{instruction_t::_or, 5U, 1U, {}, 1U, 0U, 3U},
	{instruction_t::_or, 5U, 2U, {}, 1U, 0U, 3U},
	{instruction_t::_or, 5U, 3U, {}, 1U, 0U, 3U},
	{instruction_t::_or, 5U, 4U, {}, 1U, 0U, 3U},
	{instruction_t::_or, 5U, 5U, {}, 1U, 0U, 3U},
	{instruction_t::_or, 5U, 6U, {}, 1U, 0U, 3U},
	{instruction_t::_or, 5U, 7U, {}, 1U, 0U, 3U},
	{instruction_t::_or, 5U, 0U, {}, 1U, 0U, 4U},
	{instruction_t::_or, 5U, 1U, {}, 1U, 0U, 4U},
	{instruction_t::_or, 5U, 2U, {}, 1U, 0U, 4U},
	{instruction_t::_or, 5U, 3U, {}, 1U, 0U, 4U},
	{instruction_t::_or, 5U, 4U, {}, 1U, 0U, 4U},
	{instruction_t::_or, 5U, 5U, {}, 1U, 0U, 4U},
	{instruction_t::_or, 5U, 6U, {}, 1U, 0U, 4U},
	{instruction_t::_or, 5U, 7U, {}, 1U, 0U, 4U},
	{instruction_t::_or, 5U, 0U, {}, 1U, 0U, 5U},
	{instruction_t::_or, 5U, 1U, {}, 1U, 0U, 5U},
	{instruction_t::_or, 5U, 2U, {}, 1U, 0U, 5U},
	{instruction_t::_or, 5U, 3U, {}, 1U, 0U, 5U},
	{instruction_t::_or, 5U, 4U, {}, 1U, 0U, 5U},
	{instruction_t::_or, 5U, 5U, {}, 1U, 0U, 5U},
	{instruction_t::_or, 5U, 6U, {}, 1U, 0U, 5U},
	{instruction_t::_or, 5U, 7U, {}, 1U, 0U, 5U},
	{instruction_t::_or, 5U, 0U, {}, 1U, 0U, 6U},
	{instruction_t::_or, 5U, 1U, {}, 1U, 0U, 6U},
	{instruction_t::_or, 5U, 2U, {}, 1U, 0U, 6U},
	{instruction_t::_or, 5U, 3U, {}, 1U, 0U, 6U},
	{instruction_t::_or, 5U, 4U, {}, 1U, 0U, 6U},
	{instruction_t::_or, 5U, 5U, {}, 1U, 0U, 6U},
	{instruction_t::_or, 5U, 6U, {}, 1U, 0U, 6U},
	{instruction_t::_or, 5U, 7U, {}, 1U, 0U, 6U},
	{instruction_t::_or, 5U, 0U, {}, 1U, 0U, 7U},
	{instruction_t::_or, 5U, 1U, {}, 1U, 0U, 7U},
	{instruction_t::_or, 5U, 2U, {}, 1U, 0U, 7U},
	{instruction_t::_or, 5U, 3U, {}, 1U, 0U, 7U},
	{instruction_t::_or, 5U, 4U, {}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_or, 5U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::_or, 5U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::_or, 5U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::_or, 5U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::_or, 5U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::_or, 5U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::_or, 5U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::_or, 5U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_or, 5U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::_or, 5U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::_or, 5U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::_or, 5U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::_or, 5U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::_or, 5U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::_or, 5U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::_or, 5U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::_or, 5U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::_or, 5U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::_or, 5U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::_or, 5U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::_or, 5U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::_or, 5U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::_or, 5U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::_or, 5U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::_or, 5U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::_or, 5U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::_or, 5U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::_or, 5U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::_or, 5U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::_or, 5U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::_or, 5U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::_or, 5U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::_or, 5U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::_or, 5U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::_or, 5U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::_or, 5U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::_or, 5U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::_or, 5U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::_or, 5U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::_or, 5U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::_or, 5U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::_or, 5U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::_or, 5U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::_or, 5U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::_or, 5U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::_or, 5U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::_or, 5U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::_or, 5U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::_or, 5U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::_or, 5U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::_or, 5U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::_or, 5U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::_or, 5U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::divu, 5U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::divu, 5U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::divu, 5U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::divu, 5U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::divu, 5U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::divu, 5U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::divu, 5U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::divu, 5U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::divu, 5U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::divu, 5U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::divu, 5U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::divu, 5U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::divu, 5U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::divu, 5U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::divu, 5U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::divu, 5U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::divu, 5U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::divu, 5U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::divu, 5U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::divu, 5U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::divu, 5U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::divu, 5U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::divu, 5U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::divu, 5U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::divu, 5U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::divu, 5U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::divu, 5U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::divu, 5U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::divu, 5U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::divu, 5U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::divu, 5U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::divu, 5U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::divu, 5U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::divu, 5U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::divu, 5U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::divu, 5U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::divu, 5U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::divu, 5U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::divu, 5U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::divu, 5U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::divu, 5U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::divu, 5U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::divu, 5U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::divu, 5U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::divu, 5U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::divu, 5U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::divu, 5U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::divu, 5U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::divu, 5U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::divu, 5U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::divu, 5U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::divu, 5U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::divu, 5U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::sbcd, 5U, 0U, {}},
	{instruction_t::sbcd, 5U, 1U, {}},
	{instruction_t::sbcd, 5U, 2U, {}},
	{instruction_t::sbcd, 5U, 3U, {}},
	{instruction_t::sbcd, 5U, 4U, {}},
	{instruction_t::sbcd, 5U, 5U, {}},
	{instruction_t::sbcd, 5U, 6U, {}},
	{instruction_t::sbcd, 5U, 7U, {}},
	{instruction_t::sbcd, 5U, 0U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::sbcd, 5U, 1U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::sbcd, 5U, 2U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::sbcd, 5U, 3U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::sbcd, 5U, 4U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::sbcd, 5U, 5U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::sbcd, 5U, 6U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::sbcd, 5U, 7U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::_or, 5U, 0U, {}, 0U, 1U, 2U},
	{instruction_t::_or, 5U, 1U, {}, 0U, 1U, 2U},
	{instruction_t::_or, 5U, 2U, {}, 0U, 1U, 2U},
	{instruction_t::_or, 5U, 3U, {}, 0U, 1U, 2U},
	{instruction_t::_or, 5U, 4U, {}, 0U, 1U, 2U},
	{instruction_t::_or, 5U, 5U, {}, 0U, 1U, 2U},
	{instruction_t::_or, 5U, 6U, {}, 0U, 1U, 2U},
	{instruction_t::_or, 5U, 7U, {}, 0U, 1U, 2U},
	{instruction_t::_or, 5U, 0U, {}, 0U, 1U, 3U},
	{instruction_t::_or, 5U, 1U, {}, 0U, 1U, 3U},
	{instruction_t::_or, 5U, 2U, {}, 0U, 1U, 3U},
	{instruction_t::_or, 5U, 3U, {}, 0U, 1U, 3U},
	{instruction_t::_or, 5U, 4U, {}, 0U, 1U, 3U},
	{instruction_t::_or, 5U, 5U, {}, 0U, 1U, 3U},
	{instruction_t::_or, 5U, 6U, {}, 0U, 1U, 3U},
	{instruction_t::_or, 5U, 7U, {}, 0U, 1U, 3U},
	{instruction_t::_or, 5U, 0U, {}, 0U, 1U, 4U},
	{instruction_t::_or, 5U, 1U, {}, 0U, 1U, 4U},
	{instruction_t::_or, 5U, 2U, {}, 0U, 1U, 4U},
	{instruction_t::_or, 5U, 3U, {}, 0U, 1U, 4U},
	{instruction_t::_or, 5U, 4U, {}, 0U, 1U, 4U},
	{instruction_t::_or, 5U, 5U, {}, 0U, 1U, 4U},
	{instruction_t::_or, 5U, 6U, {}, 0U, 1U, 4U},
	{instruction_t::_or, 5U, 7U, {}, 0U, 1U, 4U},
	{instruction_t::_or, 5U, 0U, {}, 0U, 1U, 5U},
	{instruction_t::_or, 5U, 1U, {}, 0U, 1U, 5U},
	{instruction_t::_or, 5U, 2U, {}, 0U, 1U, 5U},
	{instruction_t::_or, 5U, 3U, {}, 0U, 1U, 5U},
	{instruction_t::_or, 5U, 4U, {}, 0U, 1U, 5U},
	{instruction_t::_or, 5U, 5U, {}, 0U, 1U, 5U},
	{instruction_t::_or, 5U, 6U, {}, 0U, 1U, 5U},
	{instruction_t::_or, 5U, 7U, {}, 0U, 1U, 5U},
	{instruction_t::_or, 5U, 0U, {}, 0U, 1U, 6U},
	{instruction_t::_or, 5U, 1U, {}, 0U, 1U, 6U},
	{instruction_t::_or, 5U, 2U, {}, 0U, 1U, 6U},
	{instruction_t::_or, 5U, 3U, {}, 0U, 1U, 6U},
	{instruction_t::_or, 5U, 4U, {}, 0U, 1U, 6U},
	{instruction_t::_or, 5U, 5U, {}, 0U, 1U, 6U},
	{instruction_t::_or, 5U, 6U, {}, 0U, 1U, 6U},
	{instruction_t::_or, 5U, 7U, {}, 0U, 1U, 6U},
	{instruction_t::_or, 5U, 0U, {}, 0U, 1U, 7U},
	{instruction_t::_or, 5U, 1U, {}, 0U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::pack, 5U, 0U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 5U, 1U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 5U, 2U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 5U, 3U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 5U, 4U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 5U, 5U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 5U, 6U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 5U, 7U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 5U, 0U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 5U, 1U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 5U, 2U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 5U, 3U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 5U, 4U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 5U, 5U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 5U, 6U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 5U, 7U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::_or, 5U, 0U, {}, 1U, 1U, 2U},
	{instruction_t::_or, 5U, 1U, {}, 1U, 1U, 2U},
	{instruction_t::_or, 5U, 2U, {}, 1U, 1U, 2U},
	{instruction_t::_or, 5U, 3U, {}, 1U, 1U, 2U},
	{instruction_t::_or, 5U, 4U, {}, 1U, 1U, 2U},
	{instruction_t::_or, 5U, 5U, {}, 1U, 1U, 2U},
	{instruction_t::_or, 5U, 6U, {}, 1U, 1U, 2U},
	{instruction_t::_or, 5U, 7U, {}, 1U, 1U, 2U},
	{instruction_t::_or, 5U, 0U, {}, 1U, 1U, 3U},
	{instruction_t::_or, 5U, 1U, {}, 1U, 1U, 3U},
	{instruction_t::_or, 5U, 2U, {}, 1U, 1U, 3U},
	{instruction_t::_or, 5U, 3U, {}, 1U, 1U, 3U},
	{instruction_t::_or, 5U, 4U, {}, 1U, 1U, 3U},
	{instruction_t::_or, 5U, 5U, {}, 1U, 1U, 3U},
	{instruction_t::_or, 5U, 6U, {}, 1U, 1U, 3U},
	{instruction_t::_or, 5U, 7U, {}, 1U, 1U, 3U},
	{instruction_t::_or, 5U, 0U, {}, 1U, 1U, 4U},
	{instruction_t::_or, 5U, 1U, {}, 1U, 1U, 4U},
	{instruction_t::_or, 5U, 2U, {}, 1U, 1U, 4U},
	{instruction_t::_or, 5U, 3U, {}, 1U, 1U, 4U},
	{instruction_t::_or, 5U, 4U, {}, 1U, 1U, 4U},
	{instruction_t::_or, 5U, 5U, {}, 1U, 1U, 4U},
	{instruction_t::_or, 5U, 6U, {}, 1U, 1U, 4U},
	{instruction_t::_or, 5U, 7U, {}, 1U, 1U, 4U},
	{instruction_t::_or, 5U, 0U, {}, 1U, 1U, 5U},
	{instruction_t::_or, 5U, 1U, {}, 1U, 1U, 5U},
	{instruction_t::_or, 5U, 2U, {}, 1U, 1U, 5U},
	{instruction_t::_or, 5U, 3U, {}, 1U, 1U, 5U},
	{instruction_t::_or, 5U, 4U, {}, 1U, 1U, 5U},
	{instruction_t::_or, 5U, 5U, {}, 1U, 1U, 5U},
	{instruction_t::_or, 5U, 6U, {}, 1U, 1U, 5U},
	{instruction_t::_or, 5U, 7U, {}, 1U, 1U, 5U},
	{instruction_t::_or, 5U, 0U, {}, 1U, 1U, 6U},
	{instruction_t::_or, 5U, 1U, {}, 1U, 1U, 6U},
	{instruction_t::_or, 5U, 2U, {}, 1U, 1U, 6U},
	{instruction_t::_or, 5U, 3U, {}, 1U, 1U, 6U},
	{instruction_t::_or, 5U, 4U, {}, 1U, 1U, 6U},
	{instruction_t::_or, 5U, 5U, {}, 1U, 1U, 6U},
	{instruction_t::_or, 5U, 6U, {}, 1U, 1U, 6U},
	{instruction_t::_or, 5U, 7U, {}, 1U, 1U, 6U},
	{instruction_t::_or, 5U, 0U, {}, 1U, 1U, 7U},
	{instruction_t::_or, 5U, 1U, {}, 1U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::unpk, 5U, 0U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 5U, 1U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 5U, 2U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 5U, 3U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 5U, 4U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 5U, 5U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 5U, 6U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 5U, 7U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 5U, 0U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 5U, 1U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 5U, 2U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 5U, 3U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 5U, 4U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 5U, 5U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 5U, 6U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 5U, 7U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::_or, 5U, 0U, {}, 2U, 1U, 2U},
	{instruction_t::_or, 5U, 1U, {}, 2U, 1U, 2U},
	{instruction_t::_or, 5U, 2U, {}, 2U, 1U, 2U},
	{instruction_t::_or, 5U, 3U, {}, 2U, 1U, 2U},
	{instruction_t::_or, 5U, 4U, {}, 2U, 1U, 2U},
	{instruction_t::_or, 5U, 5U, {}, 2U, 1U, 2U},
	{instruction_t::_or, 5U, 6U, {}, 2U, 1U, 2U},
	{instruction_t::_or, 5U, 7U, {}, 2U, 1U, 2U},
	{instruction_t::_or, 5U, 0U, {}, 2U, 1U, 3U},
	{instruction_t::_or, 5U, 1U, {}, 2U, 1U, 3U},
	{instruction_t::_or, 5U, 2U, {}, 2U, 1U, 3U},
	{instruction_t::_or, 5U, 3U, {}, 2U, 1U, 3U},
	{instruction_t::_or, 5U, 4U, {}, 2U, 1U, 3U},
	{instruction_t::_or, 5U, 5U, {}, 2U, 1U, 3U},
	{instruction_t::_or, 5U, 6U, {}, 2U, 1U, 3U},
	{instruction_t::_or, 5U, 7U, {}, 2U, 1U, 3U},
	{instruction_t::_or, 5U, 0U, {}, 2U, 1U, 4U},
	{instruction_t::_or, 5U, 1U, {}, 2U, 1U, 4U},
	{instruction_t::_or, 5U, 2U, {}, 2U, 1U, 4U},
	{instruction_t::_or, 5U, 3U, {}, 2U, 1U, 4U},
	{instruction_t::_or, 5U, 4U, {}, 2U, 1U, 4U},
	{instruction_t::_or, 5U, 5U, {}, 2U, 1U, 4U},
	{instruction_t::_or, 5U, 6U, {}, 2U, 1U, 4U},
	{instruction_t::_or, 5U, 7U, {}, 2U, 1U, 4U},
	{instruction_t::_or, 5U, 0U, {}, 2U, 1U, 5U},
	{instruction_t::_or, 5U, 1U, {}, 2U, 1U, 5U},
	{instruction_t::_or, 5U, 2U, {}, 2U, 1U, 5U},
	{instruction_t::_or, 5U, 3U, {}, 2U, 1U, 5U},
	{instruction_t::_or, 5U, 4U, {}, 2U, 1U, 5U},
	{instruction_t::_or, 5U, 5U, {}, 2U, 1U, 5U},
	{instruction_t::_or, 5U, 6U, {}, 2U, 1U, 5U},
	{instruction_t::_or, 5U, 7U, {}, 2U, 1U, 5U},
	{instruction_t::_or, 5U, 0U, {}, 2U, 1U, 6U},
	{instruction_t::_or, 5U, 1U, {}, 2U, 1U, 6U},
	{instruction_t::_or, 5U, 2U, {}, 2U, 1U, 6U},
	{instruction_t::_or, 5U, 3U, {}, 2U, 1U, 6U},
	{instruction_t::_or, 5U, 4U, {}, 2U, 1U, 6U},
	{instruction_t::_or, 5U, 5U, {}, 2U, 1U, 6U},
	{instruction_t::_or, 5U, 6U, {}, 2U, 1U, 6U},
	{instruction_t::_or, 5U, 7U, {}, 2U, 1U, 6U},
	{instruction_t::_or, 5U, 0U, {}, 2U, 1U, 7U},
	{instruction_t::_or, 5U, 1U, {}, 2U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::divs, 5U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::divs, 5U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::divs, 5U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::divs, 5U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::divs, 5U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::divs, 5U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::divs, 5U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::divs, 5U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::divs, 5U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::divs, 5U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::divs, 5U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::divs, 5U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::divs, 5U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::divs, 5U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::divs, 5U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::divs, 5U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::divs, 5U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::divs, 5U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::divs, 5U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::divs, 5U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::divs, 5U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::divs, 5U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::divs, 5U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::divs, 5U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::divs, 5U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::divs, 5U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::divs, 5U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::divs, 5U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::divs, 5U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::divs, 5U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::divs, 5U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::divs, 5U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::divs, 5U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::divs, 5U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::divs, 5U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::divs, 5U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::divs, 5U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::divs, 5U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::divs, 5U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::divs, 5U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::divs, 5U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::divs, 5U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::divs, 5U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::divs, 5U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::divs, 5U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::divs, 5U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::divs, 5U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::divs, 5U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::divs, 5U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::divs, 5U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::divs, 5U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::divs, 5U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::divs, 5U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_or, 6U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::_or, 6U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::_or, 6U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::_or, 6U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::_or, 6U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::_or, 6U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::_or, 6U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::_or, 6U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_or, 6U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::_or, 6U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::_or, 6U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::_or, 6U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::_or, 6U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::_or, 6U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::_or, 6U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::_or, 6U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::_or, 6U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::_or, 6U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::_or, 6U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::_or, 6U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::_or, 6U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::_or, 6U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::_or, 6U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::_or, 6U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::_or, 6U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::_or, 6U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::_or, 6U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::_or, 6U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::_or, 6U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::_or, 6U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::_or, 6U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::_or, 6U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::_or, 6U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::_or, 6U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::_or, 6U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::_or, 6U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::_or, 6U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::_or, 6U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::_or, 6U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::_or, 6U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::_or, 6U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::_or, 6U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::_or, 6U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::_or, 6U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::_or, 6U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::_or, 6U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::_or, 6U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::_or, 6U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::_or, 6U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::_or, 6U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::_or, 6U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::_or, 6U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::_or, 6U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_or, 6U, 0U, {}, 1U, 0U, 0U},
	{instruction_t::_or, 6U, 1U, {}, 1U, 0U, 0U},
	{instruction_t::_or, 6U, 2U, {}, 1U, 0U, 0U},
	{instruction_t::_or, 6U, 3U, {}, 1U, 0U, 0U},
	{instruction_t::_or, 6U, 4U, {}, 1U, 0U, 0U},
	{instruction_t::_or, 6U, 5U, {}, 1U, 0U, 0U},
	{instruction_t::_or, 6U, 6U, {}, 1U, 0U, 0U},
	{instruction_t::_or, 6U, 7U, {}, 1U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_or, 6U, 0U, {}, 1U, 0U, 2U},
	{instruction_t::_or, 6U, 1U, {}, 1U, 0U, 2U},
	{instruction_t::_or, 6U, 2U, {}, 1U, 0U, 2U},
	{instruction_t::_or, 6U, 3U, {}, 1U, 0U, 2U},
	{instruction_t::_or, 6U, 4U, {}, 1U, 0U, 2U},
	{instruction_t::_or, 6U, 5U, {}, 1U, 0U, 2U},
	{instruction_t::_or, 6U, 6U, {}, 1U, 0U, 2U},
	{instruction_t::_or, 6U, 7U, {}, 1U, 0U, 2U},
	{instruction_t::_or, 6U, 0U, {}, 1U, 0U, 3U},
	{instruction_t::_or, 6U, 1U, {}, 1U, 0U, 3U},
	{instruction_t::_or, 6U, 2U, {}, 1U, 0U, 3U},
	{instruction_t::_or, 6U, 3U, {}, 1U, 0U, 3U},
	{instruction_t::_or, 6U, 4U, {}, 1U, 0U, 3U},
	{instruction_t::_or, 6U, 5U, {}, 1U, 0U, 3U},
	{instruction_t::_or, 6U, 6U, {}, 1U, 0U, 3U},
	{instruction_t::_or, 6U, 7U, {}, 1U, 0U, 3U},
	{instruction_t::_or, 6U, 0U, {}, 1U, 0U, 4U},
	{instruction_t::_or, 6U, 1U, {}, 1U, 0U, 4U},
	{instruction_t::_or, 6U, 2U, {}, 1U, 0U, 4U},
	{instruction_t::_or, 6U, 3U, {}, 1U, 0U, 4U},
	{instruction_t::_or, 6U, 4U, {}, 1U, 0U, 4U},
	{instruction_t::_or, 6U, 5U, {}, 1U, 0U, 4U},
	{instruction_t::_or, 6U, 6U, {}, 1U, 0U, 4U},
	{instruction_t::_or, 6U, 7U, {}, 1U, 0U, 4U},
	{instruction_t::_or, 6U, 0U, {}, 1U, 0U, 5U},
	{instruction_t::_or, 6U, 1U, {}, 1U, 0U, 5U},
	{instruction_t::_or, 6U, 2U, {}, 1U, 0U, 5U},
	{instruction_t::_or, 6U, 3U, {}, 1U, 0U, 5U},
	{instruction_t::_or, 6U, 4U, {}, 1U, 0U, 5U},
	{instruction_t::_or, 6U, 5U, {}, 1U, 0U, 5U},
	{instruction_t::_or, 6U, 6U, {}, 1U, 0U, 5U},
	{instruction_t::_or, 6U, 7U, {}, 1U, 0U, 5U},
	{instruction_t::_or, 6U, 0U, {}, 1U, 0U, 6U},
	{instruction_t::_or, 6U, 1U, {}, 1U, 0U, 6U},
	{instruction_t::_or, 6U, 2U, {}, 1U, 0U, 6U},
	{instruction_t::_or, 6U, 3U, {}, 1U, 0U, 6U},
	{instruction_t::_or, 6U, 4U, {}, 1U, 0U, 6U},
	{instruction_t::_or, 6U, 5U, {}, 1U, 0U, 6U},
	{instruction_t::_or, 6U, 6U, {}, 1U, 0U, 6U},
	{instruction_t::_or, 6U, 7U, {}, 1U, 0U, 6U},
	{instruction_t::_or, 6U, 0U, {}, 1U, 0U, 7U},
	{instruction_t::_or, 6U, 1U, {}, 1U, 0U, 7U},
	{instruction_t::_or, 6U, 2U, {}, 1U, 0U, 7U},
	{instruction_t::_or, 6U, 3U, {}, 1U, 0U, 7U},
	{instruction_t::_or, 6U, 4U, {}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_or, 6U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::_or, 6U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::_or, 6U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::_or, 6U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::_or, 6U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::_or, 6U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::_or, 6U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::_or, 6U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_or, 6U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::_or, 6U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::_or, 6U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::_or, 6U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::_or, 6U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::_or, 6U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::_or, 6U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::_or, 6U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::_or, 6U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::_or, 6U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::_or, 6U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::_or, 6U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::_or, 6U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::_or, 6U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::_or, 6U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::_or, 6U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::_or, 6U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::_or, 6U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::_or, 6U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::_or, 6U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::_or, 6U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::_or, 6U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::_or, 6U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::_or, 6U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::_or, 6U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::_or, 6U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::_or, 6U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::_or, 6U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::_or, 6U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::_or, 6U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::_or, 6U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::_or, 6U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::_or, 6U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::_or, 6U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::_or, 6U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::_or, 6U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::_or, 6U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::_or, 6U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::_or, 6U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::_or, 6U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::_or, 6U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::_or, 6U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::_or, 6U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::_or, 6U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::_or, 6U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::divu, 6U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::divu, 6U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::divu, 6U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::divu, 6U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::divu, 6U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::divu, 6U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::divu, 6U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::divu, 6U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::divu, 6U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::divu, 6U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::divu, 6U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::divu, 6U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::divu, 6U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::divu, 6U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::divu, 6U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::divu, 6U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::divu, 6U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::divu, 6U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::divu, 6U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::divu, 6U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::divu, 6U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::divu, 6U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::divu, 6U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::divu, 6U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::divu, 6U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::divu, 6U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::divu, 6U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::divu, 6U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::divu, 6U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::divu, 6U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::divu, 6U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::divu, 6U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::divu, 6U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::divu, 6U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::divu, 6U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::divu, 6U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::divu, 6U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::divu, 6U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::divu, 6U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::divu, 6U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::divu, 6U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::divu, 6U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::divu, 6U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::divu, 6U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::divu, 6U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::divu, 6U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::divu, 6U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::divu, 6U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::divu, 6U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::divu, 6U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::divu, 6U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::divu, 6U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::divu, 6U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::sbcd, 6U, 0U, {}},
	{instruction_t::sbcd, 6U, 1U, {}},
	{instruction_t::sbcd, 6U, 2U, {}},
	{instruction_t::sbcd, 6U, 3U, {}},
	{instruction_t::sbcd, 6U, 4U, {}},
	{instruction_t::sbcd, 6U, 5U, {}},
	{instruction_t::sbcd, 6U, 6U, {}},
	{instruction_t::sbcd, 6U, 7U, {}},
	{instruction_t::sbcd, 6U, 0U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::sbcd, 6U, 1U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::sbcd, 6U, 2U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::sbcd, 6U, 3U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::sbcd, 6U, 4U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::sbcd, 6U, 5U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::sbcd, 6U, 6U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::sbcd, 6U, 7U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::_or, 6U, 0U, {}, 0U, 1U, 2U},
	{instruction_t::_or, 6U, 1U, {}, 0U, 1U, 2U},
	{instruction_t::_or, 6U, 2U, {}, 0U, 1U, 2U},
	{instruction_t::_or, 6U, 3U, {}, 0U, 1U, 2U},
	{instruction_t::_or, 6U, 4U, {}, 0U, 1U, 2U},
	{instruction_t::_or, 6U, 5U, {}, 0U, 1U, 2U},
	{instruction_t::_or, 6U, 6U, {}, 0U, 1U, 2U},
	{instruction_t::_or, 6U, 7U, {}, 0U, 1U, 2U},
	{instruction_t::_or, 6U, 0U, {}, 0U, 1U, 3U},
	{instruction_t::_or, 6U, 1U, {}, 0U, 1U, 3U},
	{instruction_t::_or, 6U, 2U, {}, 0U, 1U, 3U},
	{instruction_t::_or, 6U, 3U, {}, 0U, 1U, 3U},
	{instruction_t::_or, 6U, 4U, {}, 0U, 1U, 3U},
	{instruction_t::_or, 6U, 5U, {}, 0U, 1U, 3U},
	{instruction_t::_or, 6U, 6U, {}, 0U, 1U, 3U},
	{instruction_t::_or, 6U, 7U, {}, 0U, 1U, 3U},
	{instruction_t::_or, 6U, 0U, {}, 0U, 1U, 4U},
	{instruction_t::_or, 6U, 1U, {}, 0U, 1U, 4U},
	{instruction_t::_or, 6U, 2U, {}, 0U, 1U, 4U},
	{instruction_t::_or, 6U, 3U, {}, 0U, 1U, 4U},
	{instruction_t::_or, 6U, 4U, {}, 0U, 1U, 4U},
	{instruction_t::_or, 6U, 5U, {}, 0U, 1U, 4U},
	{instruction_t::_or, 6U, 6U, {}, 0U, 1U, 4U},
	{instruction_t::_or, 6U, 7U, {}, 0U, 1U, 4U},
	{instruction_t::_or, 6U, 0U, {}, 0U, 1U, 5U},
	{instruction_t::_or, 6U, 1U, {}, 0U, 1U, 5U},
	{instruction_t::_or, 6U, 2U, {}, 0U, 1U, 5U},
	{instruction_t::_or, 6U, 3U, {}, 0U, 1U, 5U},
	{instruction_t::_or, 6U, 4U, {}, 0U, 1U, 5U},
	{instruction_t::_or, 6U, 5U, {}, 0U, 1U, 5U},
	{instruction_t::_or, 6U, 6U, {}, 0U, 1U, 5U},
	{instruction_t::_or, 6U, 7U, {}, 0U, 1U, 5U},
	{instruction_t::_or, 6U, 0U, {}, 0U, 1U, 6U},
	{instruction_t::_or, 6U, 1U, {}, 0U, 1U, 6U},
	{instruction_t::_or, 6U, 2U, {}, 0U, 1U, 6U},
	{instruction_t::_or, 6U, 3U, {}, 0U, 1U, 6U},
	{instruction_t::_or, 6U, 4U, {}, 0U, 1U, 6U},
	{instruction_t::_or, 6U, 5U, {}, 0U, 1U, 6U},
	{instruction_t::_or, 6U, 6U, {}, 0U, 1U, 6U},
	{instruction_t::_or, 6U, 7U, {}, 0U, 1U, 6U},
	{instruction_t::_or, 6U, 0U, {}, 0U, 1U, 7U},
	{instruction_t::_or, 6U, 1U, {}, 0U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::pack, 6U, 0U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 6U, 1U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 6U, 2U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 6U, 3U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 6U, 4U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 6U, 5U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 6U, 6U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 6U, 7U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 6U, 0U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 6U, 1U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 6U, 2U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 6U, 3U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 6U, 4U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 6U, 5U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 6U, 6U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 6U, 7U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::_or, 6U, 0U, {}, 1U, 1U, 2U},
	{instruction_t::_or, 6U, 1U, {}, 1U, 1U, 2U},
	{instruction_t::_or, 6U, 2U, {}, 1U, 1U, 2U},
	{instruction_t::_or, 6U, 3U, {}, 1U, 1U, 2U},
	{instruction_t::_or, 6U, 4U, {}, 1U, 1U, 2U},
	{instruction_t::_or, 6U, 5U, {}, 1U, 1U, 2U},
	{instruction_t::_or, 6U, 6U, {}, 1U, 1U, 2U},
	{instruction_t::_or, 6U, 7U, {}, 1U, 1U, 2U},
	{instruction_t::_or, 6U, 0U, {}, 1U, 1U, 3U},
	{instruction_t::_or, 6U, 1U, {}, 1U, 1U, 3U},
	{instruction_t::_or, 6U, 2U, {}, 1U, 1U, 3U},
	{instruction_t::_or, 6U, 3U, {}, 1U, 1U, 3U},
	{instruction_t::_or, 6U, 4U, {}, 1U, 1U, 3U},
	{instruction_t::_or, 6U, 5U, {}, 1U, 1U, 3U},
	{instruction_t::_or, 6U, 6U, {}, 1U, 1U, 3U},
	{instruction_t::_or, 6U, 7U, {}, 1U, 1U, 3U},
	{instruction_t::_or, 6U, 0U, {}, 1U, 1U, 4U},
	{instruction_t::_or, 6U, 1U, {}, 1U, 1U, 4U},
	{instruction_t::_or, 6U, 2U, {}, 1U, 1U, 4U},
	{instruction_t::_or, 6U, 3U, {}, 1U, 1U, 4U},
	{instruction_t::_or, 6U, 4U, {}, 1U, 1U, 4U},
	{instruction_t::_or, 6U, 5U, {}, 1U, 1U, 4U},
	{instruction_t::_or, 6U, 6U, {}, 1U, 1U, 4U},
	{instruction_t::_or, 6U, 7U, {}, 1U, 1U, 4U},
	{instruction_t::_or, 6U, 0U, {}, 1U, 1U, 5U},
	{instruction_t::_or, 6U, 1U, {}, 1U, 1U, 5U},
	{instruction_t::_or, 6U, 2U, {}, 1U, 1U, 5U},
	{instruction_t::_or, 6U, 3U, {}, 1U, 1U, 5U},
	{instruction_t::_or, 6U, 4U, {}, 1U, 1U, 5U},
	{instruction_t::_or, 6U, 5U, {}, 1U, 1U, 5U},
	{instruction_t::_or, 6U, 6U, {}, 1U, 1U, 5U},
	{instruction_t::_or, 6U, 7U, {}, 1U, 1U, 5U},
	{instruction_t::_or, 6U, 0U, {}, 1U, 1U, 6U},
	{instruction_t::_or, 6U, 1U, {}, 1U, 1U, 6U},
	{instruction_t::_or, 6U, 2U, {}, 1U, 1U, 6U},
	{instruction_t::_or, 6U, 3U, {}, 1U, 1U, 6U},
	{instruction_t::_or, 6U, 4U, {}, 1U, 1U, 6U},
	{instruction_t::_or, 6U, 5U, {}, 1U, 1U, 6U},
	{instruction_t::_or, 6U, 6U, {}, 1U, 1U, 6U},
	{instruction_t::_or, 6U, 7U, {}, 1U, 1U, 6U},
	{instruction_t::_or, 6U, 0U, {}, 1U, 1U, 7U},
	{instruction_t::_or, 6U, 1U, {}, 1U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::unpk, 6U, 0U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 6U, 1U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 6U, 2U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 6U, 3U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 6U, 4U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 6U, 5U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 6U, 6U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 6U, 7U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 6U, 0U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 6U, 1U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 6U, 2U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 6U, 3U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 6U, 4U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 6U, 5U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 6U, 6U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 6U, 7U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::_or, 6U, 0U, {}, 2U, 1U, 2U},
	{instruction_t::_or, 6U, 1U, {}, 2U, 1U, 2U},
	{instruction_t::_or, 6U, 2U, {}, 2U, 1U, 2U},
	{instruction_t::_or, 6U, 3U, {}, 2U, 1U, 2U},
	{instruction_t::_or, 6U, 4U, {}, 2U, 1U, 2U},
	{instruction_t::_or, 6U, 5U, {}, 2U, 1U, 2U},
	{instruction_t::_or, 6U, 6U, {}, 2U, 1U, 2U},
	{instruction_t::_or, 6U, 7U, {}, 2U, 1U, 2U},
	{instruction_t::_or, 6U, 0U, {}, 2U, 1U, 3U},
	{instruction_t::_or, 6U, 1U, {}, 2U, 1U, 3U},
	{instruction_t::_or, 6U, 2U, {}, 2U, 1U, 3U},
	{instruction_t::_or, 6U, 3U, {}, 2U, 1U, 3U},
	{instruction_t::_or, 6U, 4U, {}, 2U, 1U, 3U},
	{instruction_t::_or, 6U, 5U, {}, 2U, 1U, 3U},
	{instruction_t::_or, 6U, 6U, {}, 2U, 1U, 3U},
	{instruction_t::_or, 6U, 7U, {}, 2U, 1U, 3U},
	{instruction_t::_or, 6U, 0U, {}, 2U, 1U, 4U},
	{instruction_t::_or, 6U, 1U, {}, 2U, 1U, 4U},
	{instruction_t::_or, 6U, 2U, {}, 2U, 1U, 4U},
	{instruction_t::_or, 6U, 3U, {}, 2U, 1U, 4U},
	{instruction_t::_or, 6U, 4U, {}, 2U, 1U, 4U},
	{instruction_t::_or, 6U, 5U, {}, 2U, 1U, 4U},
	{instruction_t::_or, 6U, 6U, {}, 2U, 1U, 4U},
	{instruction_t::_or, 6U, 7U, {}, 2U, 1U, 4U},
	{instruction_t::_or, 6U, 0U, {}, 2U, 1U, 5U},
	{instruction_t::_or, 6U, 1U, {}, 2U, 1U, 5U},
	{instruction_t::_or, 6U, 2U, {}, 2U, 1U, 5U},
	{instruction_t::_or, 6U, 3U, {}, 2U, 1U, 5U},
	{instruction_t::_or, 6U, 4U, {}, 2U, 1U, 5U},
	{instruction_t::_or, 6U, 5U, {}, 2U, 1U, 5U},
	{instruction_t::_or, 6U, 6U, {}, 2U, 1U, 5U},
	{instruction_t::_or, 6U, 7U, {}, 2U, 1U, 5U},
	{instruction_t::_or, 6U, 0U, {}, 2U, 1U, 6U},
	{instruction_t::_or, 6U, 1U, {}, 2U, 1U, 6U},
	{instruction_t::_or, 6U, 2U, {}, 2U, 1U, 6U},
	{instruction_t::_or, 6U, 3U, {}, 2U, 1U, 6U},
	{instruction_t::_or, 6U, 4U, {}, 2U, 1U, 6U},
	{instruction_t::_or, 6U, 5U, {}, 2U, 1U, 6U},
	{instruction_t::_or, 6U, 6U, {}, 2U, 1U, 6U},
	{instruction_t::_or, 6U, 7U, {}, 2U, 1U, 6U},
	{instruction_t::_or, 6U, 0U, {}, 2U, 1U, 7U},
	{instruction_t::_or, 6U, 1U, {}, 2U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::divs, 6U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::divs, 6U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::divs, 6U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::divs, 6U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::divs, 6U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::divs, 6U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::divs, 6U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::divs, 6U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::divs, 6U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::divs, 6U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::divs, 6U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::divs, 6U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::divs, 6U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::divs, 6U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::divs, 6U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::divs, 6U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::divs, 6U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::divs, 6U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::divs, 6U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::divs, 6U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::divs, 6U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::divs, 6U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::divs, 6U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::divs, 6U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::divs, 6U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::divs, 6U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::divs, 6U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::divs, 6U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::divs, 6U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::divs, 6U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::divs, 6U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::divs, 6U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::divs, 6U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::divs, 6U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::divs, 6U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::divs, 6U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::divs, 6U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::divs, 6U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::divs, 6U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::divs, 6U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::divs, 6U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::divs, 6U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::divs, 6U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::divs, 6U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::divs, 6U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::divs, 6U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::divs, 6U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::divs, 6U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::divs, 6U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::divs, 6U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::divs, 6U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::divs, 6U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::divs, 6U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_or, 7U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::_or, 7U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::_or, 7U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::_or, 7U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::_or, 7U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::_or, 7U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::_or, 7U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::_or, 7U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_or, 7U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::_or, 7U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::_or, 7U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::_or, 7U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::_or, 7U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::_or, 7U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::_or, 7U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::_or, 7U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::_or, 7U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::_or, 7U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::_or, 7U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::_or, 7U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::_or, 7U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::_or, 7U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::_or, 7U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::_or, 7U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::_or, 7U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::_or, 7U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::_or, 7U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::_or, 7U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::_or, 7U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::_or, 7U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::_or, 7U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::_or, 7U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::_or, 7U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::_or, 7U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::_or, 7U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::_or, 7U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::_or, 7U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::_or, 7U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::_or, 7U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::_or, 7U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::_or, 7U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::_or, 7U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::_or, 7U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::_or, 7U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::_or, 7U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::_or, 7U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::_or, 7U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::_or, 7U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::_or, 7U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::_or, 7U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::_or, 7U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::_or, 7U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::_or, 7U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_or, 7U, 0U, {}, 1U, 0U, 0U},
	{instruction_t::_or, 7U, 1U, {}, 1U, 0U, 0U},
	{instruction_t::_or, 7U, 2U, {}, 1U, 0U, 0U},
	{instruction_t::_or, 7U, 3U, {}, 1U, 0U, 0U},
	{instruction_t::_or, 7U, 4U, {}, 1U, 0U, 0U},
	{instruction_t::_or, 7U, 5U, {}, 1U, 0U, 0U},
	{instruction_t::_or, 7U, 6U, {}, 1U, 0U, 0U},
	{instruction_t::_or, 7U, 7U, {}, 1U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_or, 7U, 0U, {}, 1U, 0U, 2U},
	{instruction_t::_or, 7U, 1U, {}, 1U, 0U, 2U},
	{instruction_t::_or, 7U, 2U, {}, 1U, 0U, 2U},
	{instruction_t::_or, 7U, 3U, {}, 1U, 0U, 2U},
	{instruction_t::_or, 7U, 4U, {}, 1U, 0U, 2U},
	{instruction_t::_or, 7U, 5U, {}, 1U, 0U, 2U},
	{instruction_t::_or, 7U, 6U, {}, 1U, 0U, 2U},
	{instruction_t::_or, 7U, 7U, {}, 1U, 0U, 2U},
	{instruction_t::_or, 7U, 0U, {}, 1U, 0U, 3U},
	{instruction_t::_or, 7U, 1U, {}, 1U, 0U, 3U},
	{instruction_t::_or, 7U, 2U, {}, 1U, 0U, 3U},
	{instruction_t::_or, 7U, 3U, {}, 1U, 0U, 3U},
	{instruction_t::_or, 7U, 4U, {}, 1U, 0U, 3U},
	{instruction_t::_or, 7U, 5U, {}, 1U, 0U, 3U},
	{instruction_t::_or, 7U, 6U, {}, 1U, 0U, 3U},
	{instruction_t::_or, 7U, 7U, {}, 1U, 0U, 3U},
	{instruction_t::_or, 7U, 0U, {}, 1U, 0U, 4U},
	{instruction_t::_or, 7U, 1U, {}, 1U, 0U, 4U},
	{instruction_t::_or, 7U, 2U, {}, 1U, 0U, 4U},
	{instruction_t::_or, 7U, 3U, {}, 1U, 0U, 4U},
	{instruction_t::_or, 7U, 4U, {}, 1U, 0U, 4U},
	{instruction_t::_or, 7U, 5U, {}, 1U, 0U, 4U},
	{instruction_t::_or, 7U, 6U, {}, 1U, 0U, 4U},
	{instruction_t::_or, 7U, 7U, {}, 1U, 0U, 4U},
	{instruction_t::_or, 7U, 0U, {}, 1U, 0U, 5U},
	{instruction_t::_or, 7U, 1U, {}, 1U, 0U, 5U},
	{instruction_t::_or, 7U, 2U, {}, 1U, 0U, 5U},
	{instruction_t::_or, 7U, 3U, {}, 1U, 0U, 5U},
	{instruction_t::_or, 7U, 4U, {}, 1U, 0U, 5U},
	{instruction_t::_or, 7U, 5U, {}, 1U, 0U, 5U},
	{instruction_t::_or, 7U, 6U, {}, 1U, 0U, 5U},
	{instruction_t::_or, 7U, 7U, {}, 1U, 0U, 5U},
	{instruction_t::_or, 7U, 0U, {}, 1U, 0U, 6U},
	{instruction_t::_or, 7U, 1U, {}, 1U, 0U, 6U},
	{instruction_t::_or, 7U, 2U, {}, 1U, 0U, 6U},
	{instruction_t::_or, 7U, 3U, {}, 1U, 0U, 6U},
	{instruction_t::_or, 7U, 4U, {}, 1U, 0U, 6U},
	{instruction_t::_or, 7U, 5U, {}, 1U, 0U, 6U},
	{instruction_t::_or, 7U, 6U, {}, 1U, 0U, 6U},
	{instruction_t::_or, 7U, 7U, {}, 1U, 0U, 6U},
	{instruction_t::_or, 7U, 0U, {}, 1U, 0U, 7U},
	{instruction_t::_or, 7U, 1U, {}, 1U, 0U, 7U},
	{instruction_t::_or, 7U, 2U, {}, 1U, 0U, 7U},
	{instruction_t::_or, 7U, 3U, {}, 1U, 0U, 7U},
	{instruction_t::_or, 7U, 4U, {}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_or, 7U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::_or, 7U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::_or, 7U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::_or, 7U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::_or, 7U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::_or, 7U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::_or, 7U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::_or, 7U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_or, 7U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::_or, 7U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::_or, 7U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::_or, 7U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::_or, 7U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::_or, 7U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::_or, 7U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::_or, 7U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::_or, 7U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::_or, 7U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::_or, 7U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::_or, 7U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::_or, 7U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::_or, 7U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::_or, 7U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::_or, 7U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::_or, 7U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::_or, 7U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::_or, 7U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::_or, 7U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::_or, 7U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::_or, 7U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::_or, 7U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::_or, 7U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::_or, 7U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::_or, 7U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::_or, 7U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::_or, 7U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::_or, 7U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::_or, 7U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::_or, 7U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::_or, 7U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::_or, 7U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::_or, 7U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::_or, 7U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::_or, 7U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::_or, 7U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::_or, 7U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::_or, 7U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::_or, 7U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::_or, 7U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::_or, 7U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::_or, 7U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::_or, 7U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::_or, 7U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::divu, 7U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::divu, 7U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::divu, 7U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::divu, 7U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::divu, 7U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::divu, 7U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::divu, 7U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::divu, 7U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::divu, 7U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::divu, 7U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::divu, 7U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::divu, 7U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::divu, 7U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::divu, 7U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::divu, 7U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::divu, 7U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::divu, 7U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::divu, 7U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::divu, 7U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::divu, 7U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::divu, 7U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::divu, 7U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::divu, 7U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::divu, 7U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::divu, 7U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::divu, 7U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::divu, 7U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::divu, 7U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::divu, 7U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::divu, 7U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::divu, 7U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::divu, 7U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::divu, 7U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::divu, 7U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::divu, 7U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::divu, 7U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::divu, 7U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::divu, 7U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::divu, 7U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::divu, 7U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::divu, 7U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::divu, 7U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::divu, 7U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::divu, 7U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::divu, 7U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::divu, 7U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::divu, 7U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::divu, 7U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::divu, 7U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::divu, 7U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::divu, 7U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::divu, 7U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::divu, 7U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::sbcd, 7U, 0U, {}},
	{instruction_t::sbcd, 7U, 1U, {}},
	{instruction_t::sbcd, 7U, 2U, {}},
	{instruction_t::sbcd, 7U, 3U, {}},
	{instruction_t::sbcd, 7U, 4U, {}},
	{instruction_t::sbcd, 7U, 5U, {}},
	{instruction_t::sbcd, 7U, 6U, {}},
	{instruction_t::sbcd, 7U, 7U, {}},
	{instruction_t::sbcd, 7U, 0U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::sbcd, 7U, 1U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::sbcd, 7U, 2U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::sbcd, 7U, 3U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::sbcd, 7U, 4U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::sbcd, 7U, 5U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::sbcd, 7U, 6U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::sbcd, 7U, 7U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::_or, 7U, 0U, {}, 0U, 1U, 2U},
	{instruction_t::_or, 7U, 1U, {}, 0U, 1U, 2U},
	{instruction_t::_or, 7U, 2U, {}, 0U, 1U, 2U},
	{instruction_t::_or, 7U, 3U, {}, 0U, 1U, 2U},
	{instruction_t::_or, 7U, 4U, {}, 0U, 1U, 2U},
	{instruction_t::_or, 7U, 5U, {}, 0U, 1U, 2U},
	{instruction_t::_or, 7U, 6U, {}, 0U, 1U, 2U},
	{instruction_t::_or, 7U, 7U, {}, 0U, 1U, 2U},
	{instruction_t::_or, 7U, 0U, {}, 0U, 1U, 3U},
	{instruction_t::_or, 7U, 1U, {}, 0U, 1U, 3U},
	{instruction_t::_or, 7U, 2U, {}, 0U, 1U, 3U},
	{instruction_t::_or, 7U, 3U, {}, 0U, 1U, 3U},
	{instruction_t::_or, 7U, 4U, {}, 0U, 1U, 3U},
	{instruction_t::_or, 7U, 5U, {}, 0U, 1U, 3U},
	{instruction_t::_or, 7U, 6U, {}, 0U, 1U, 3U},
	{instruction_t::_or, 7U, 7U, {}, 0U, 1U, 3U},
	{instruction_t::_or, 7U, 0U, {}, 0U, 1U, 4U},
	{instruction_t::_or, 7U, 1U, {}, 0U, 1U, 4U},
	{instruction_t::_or, 7U, 2U, {}, 0U, 1U, 4U},
	{instruction_t::_or, 7U, 3U, {}, 0U, 1U, 4U},
	{instruction_t::_or, 7U, 4U, {}, 0U, 1U, 4U},
	{instruction_t::_or, 7U, 5U, {}, 0U, 1U, 4U},
	{instruction_t::_or, 7U, 6U, {}, 0U, 1U, 4U},
	{instruction_t::_or, 7U, 7U, {}, 0U, 1U, 4U},
	{instruction_t::_or, 7U, 0U, {}, 0U, 1U, 5U},
	{instruction_t::_or, 7U, 1U, {}, 0U, 1U, 5U},
	{instruction_t::_or, 7U, 2U, {}, 0U, 1U, 5U},
	{instruction_t::_or, 7U, 3U, {}, 0U, 1U, 5U},
	{instruction_t::_or, 7U, 4U, {}, 0U, 1U, 5U},
	{instruction_t::_or, 7U, 5U, {}, 0U, 1U, 5U},
	{instruction_t::_or, 7U, 6U, {}, 0U, 1U, 5U},
	{instruction_t::_or, 7U, 7U, {}, 0U, 1U, 5U},
	{instruction_t::_or, 7U, 0U, {}, 0U, 1U, 6U},
	{instruction_t::_or, 7U, 1U, {}, 0U, 1U, 6U},
	{instruction_t::_or, 7U, 2U, {}, 0U, 1U, 6U},
	{instruction_t::_or, 7U, 3U, {}, 0U, 1U, 6U},
	{instruction_t::_or, 7U, 4U, {}, 0U, 1U, 6U},
	{instruction_t::_or, 7U, 5U, {}, 0U, 1U, 6U},
	{instruction_t::_or, 7U, 6U, {}, 0U, 1U, 6U},
	{instruction_t::_or, 7U, 7U, {}, 0U, 1U, 6U},
	{instruction_t::_or, 7U, 0U, {}, 0U, 1U, 7U},
	{instruction_t::_or, 7U, 1U, {}, 0U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::pack, 7U, 0U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 7U, 1U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 7U, 2U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 7U, 3U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 7U, 4U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 7U, 5U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 7U, 6U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 7U, 7U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 7U, 0U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 7U, 1U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 7U, 2U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 7U, 3U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 7U, 4U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 7U, 5U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 7U, 6U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::pack, 7U, 7U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::_or, 7U, 0U, {}, 1U, 1U, 2U},
	{instruction_t::_or, 7U, 1U, {}, 1U, 1U, 2U},
	{instruction_t::_or, 7U, 2U, {}, 1U, 1U, 2U},
	{instruction_t::_or, 7U, 3U, {}, 1U, 1U, 2U},
	{instruction_t::_or, 7U, 4U, {}, 1U, 1U, 2U},
	{instruction_t::_or, 7U, 5U, {}, 1U, 1U, 2U},
	{instruction_t::_or, 7U, 6U, {}, 1U, 1U, 2U},
	{instruction_t::_or, 7U, 7U, {}, 1U, 1U, 2U},
	{instruction_t::_or, 7U, 0U, {}, 1U, 1U, 3U},
	{instruction_t::_or, 7U, 1U, {}, 1U, 1U, 3U},
	{instruction_t::_or, 7U, 2U, {}, 1U, 1U, 3U},
	{instruction_t::_or, 7U, 3U, {}, 1U, 1U, 3U},
	{instruction_t::_or, 7U, 4U, {}, 1U, 1U, 3U},
	{instruction_t::_or, 7U, 5U, {}, 1U, 1U, 3U},
	{instruction_t::_or, 7U, 6U, {}, 1U, 1U, 3U},
	{instruction_t::_or, 7U, 7U, {}, 1U, 1U, 3U},
	{instruction_t::_or, 7U, 0U, {}, 1U, 1U, 4U},
	{instruction_t::_or, 7U, 1U, {}, 1U, 1U, 4U},
	{instruction_t::_or, 7U, 2U, {}, 1U, 1U, 4U},
	{instruction_t::_or, 7U, 3U, {}, 1U, 1U, 4U},
	{instruction_t::_or, 7U, 4U, {}, 1U, 1U, 4U},
	{instruction_t::_or, 7U, 5U, {}, 1U, 1U, 4U},
	{instruction_t::_or, 7U, 6U, {}, 1U, 1U, 4U},
	{instruction_t::_or, 7U, 7U, {}, 1U, 1U, 4U},
	{instruction_t::_or, 7U, 0U, {}, 1U, 1U, 5U},
	{instruction_t::_or, 7U, 1U, {}, 1U, 1U, 5U},
	{instruction_t::_or, 7U, 2U, {}, 1U, 1U, 5U},
	{instruction_t::_or, 7U, 3U, {}, 1U, 1U, 5U},
	{instruction_t::_or, 7U, 4U, {}, 1U, 1U, 5U},
	{instruction_t::_or, 7U, 5U, {}, 1U, 1U, 5U},
	{instruction_t::_or, 7U, 6U, {}, 1U, 1U, 5U},
	{instruction_t::_or, 7U, 7U, {}, 1U, 1U, 5U},
	{instruction_t::_or, 7U, 0U, {}, 1U, 1U, 6U},
	{instruction_t::_or, 7U, 1U, {}, 1U, 1U, 6U},
	{instruction_t::_or, 7U, 2U, {}, 1U, 1U, 6U},
	{instruction_t::_or, 7U, 3U, {}, 1U, 1U, 6U},
	{instruction_t::_or, 7U, 4U, {}, 1U, 1U, 6U},
	{instruction_t::_or, 7U, 5U, {}, 1U, 1U, 6U},
	{instruction_t::_or, 7U, 6U, {}, 1U, 1U, 6U},
	{instruction_t::_or, 7U, 7U, {}, 1U, 1U, 6U},
	{instruction_t::_or, 7U, 0U, {}, 1U, 1U, 7U},
	{instruction_t::_or, 7U, 1U, {}, 1U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::unpk, 7U, 0U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 7U, 1U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 7U, 2U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 7U, 3U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 7U, 4U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 7U, 5U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 7U, 6U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 7U, 7U, {}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 7U, 0U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 7U, 1U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 7U, 2U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 7U, 3U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 7U, 4U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 7U, 5U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 7U, 6U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::unpk, 7U, 7U, {operationFlags_t::memoryNotRegister}, 0U, 0U, 0U, 2U},
	{instruction_t::_or, 7U, 0U, {}, 2U, 1U, 2U},
	{instruction_t::_or, 7U, 1U, {}, 2U, 1U, 2U},
	{instruction_t::_or, 7U, 2U, {}, 2U, 1U, 2U},
	{instruction_t::_or, 7U, 3U, {}, 2U, 1U, 2U},
	{instruction_t::_or, 7U, 4U, {}, 2U, 1U, 2U},
	{instruction_t::_or, 7U, 5U, {}, 2U, 1U, 2U},
	{instruction_t::_or, 7U, 6U, {}, 2U, 1U, 2U},
	{instruction_t::_or, 7U, 7U, {}, 2U, 1U, 2U},
	{instruction_t::_or, 7U, 0U, {}, 2U, 1U, 3U},
	{instruction_t::_or, 7U, 1U, {}, 2U, 1U, 3U},
	{instruction_t::_or, 7U, 2U, {}, 2U, 1U, 3U},
	{instruction_t::_or, 7U, 3U, {}, 2U, 1U, 3U},
	{instruction_t::_or, 7U, 4U, {}, 2U, 1U, 3U},
	{instruction_t::_or, 7U, 5U, {}, 2U, 1U, 3U},
	{instruction_t::_or, 7U, 6U, {}, 2U, 1U, 3U},
	{instruction_t::_or, 7U, 7U, {}, 2U, 1U, 3U},
	{instruction_t::_or, 7U, 0U, {}, 2U, 1U, 4U},
	{instruction_t::_or, 7U, 1U, {}, 2U, 1U, 4U},
	{instruction_t::_or, 7U, 2U, {}, 2U, 1U, 4U},
	{instruction_t::_or, 7U, 3U, {}, 2U, 1U, 4U},
	{instruction_t::_or, 7U, 4U, {}, 2U, 1U, 4U},
	{instruction_t::_or, 7U, 5U, {}, 2U, 1U, 4U},
	{instruction_t::_or, 7U, 6U, {}, 2U, 1U, 4U},
	{instruction_t::_or, 7U, 7U, {}, 2U, 1U, 4U},
	{instruction_t::_or, 7U, 0U, {}, 2U, 1U, 5U},
	{instruction_t::_or, 7U, 1U, {}, 2U, 1U, 5U},
	{instruction_t::_or, 7U, 2U, {}, 2U, 1U, 5U},
	{instruction_t::_or, 7U, 3U, {}, 2U, 1U, 5U},
	{instruction_t::_or, 7U, 4U, {}, 2U, 1U, 5U},
	{instruction_t::_or, 7U, 5U, {}, 2U, 1U, 5U},
	{instruction_t::_or, 7U, 6U, {}, 2U, 1U, 5U},
	{instruction_t::_or, 7U, 7U, {}, 2U, 1U, 5U},
	{instruction_t::_or, 7U, 0U, {}, 2U, 1U, 6U},
	{instruction_t::_or, 7U, 1U, {}, 2U, 1U, 6U},
	{instruction_t::_or, 7U, 2U, {}, 2U, 1U, 6U},
	{instruction_t::_or, 7U, 3U, {}, 2U, 1U, 6U},
	{instruction_t::_or, 7U, 4U, {}, 2U, 1U, 6U},
	{instruction_t::_or, 7U, 5U, {}, 2U, 1U, 6U},
	{instruction_t::_or, 7U, 6U, {}, 2U, 1U, 6U},
	{instruction_t::_or, 7U, 7U, {}, 2U, 1U, 6U},
	{instruction_t::_or, 7U, 0U, {}, 2U, 1U, 7U},
	{instruction_t::_or, 7U, 1U, {}, 2U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::divs, 7U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::divs, 7U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::divs, 7U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::divs, 7U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::divs, 7U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::divs, 7U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::divs, 7U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::divs, 7U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::divs, 7U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::divs, 7U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::divs, 7U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::divs, 7U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::divs, 7U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::divs, 7U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::divs, 7U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::divs, 7U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::divs, 7U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::divs, 7U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::divs, 7U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::divs, 7U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::divs, 7U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::divs, 7U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::divs, 7U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::divs, 7U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::divs, 7U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::divs, 7U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::divs, 7U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::divs, 7U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::divs, 7U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::divs, 7U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::divs, 7U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::divs, 7U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::divs, 7U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::divs, 7U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::divs, 7U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::divs, 7U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::divs, 7U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::divs, 7U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::divs, 7U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::divs, 7U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::divs, 7U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::divs, 7U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::divs, 7U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::divs, 7U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::divs, 7U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::divs, 7U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::divs, 7U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::divs, 7U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::divs, 7U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::divs, 7U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::divs, 7U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::divs, 7U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::divs, 7U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::sub, 0U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::sub, 0U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::sub, 0U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::sub, 0U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::sub, 0U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::sub, 0U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::sub, 0U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::sub, 0U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::sub, 0U, 0U, {}, 0U, 0U, 1U},
	{instruction_t::sub, 0U, 1U, {}, 0U, 0U, 1U},
	{instruction_t::sub, 0U, 2U, {}, 0U, 0U, 1U},
	{instruction_t::sub, 0U, 3U, {}, 0U, 0U, 1U},
	{instruction_t::sub, 0U, 4U, {}, 0U, 0U, 1U},
	{instruction_t::sub, 0U, 5U, {}, 0U, 0U, 1U},
	{instruction_t::sub, 0U, 6U, {}, 0U, 0U, 1U},
	{instruction_t::sub, 0U, 7U, {}, 0U, 0U, 1U},
	{instruction_t::sub, 0U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::sub, 0U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::sub, 0U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::sub, 0U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::sub, 0U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::sub, 0U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::sub, 0U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::sub, 0U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::sub, 0U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::sub, 0U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::sub, 0U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::sub, 0U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::sub, 0U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::sub, 0U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::sub, 0U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::sub, 0U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::sub, 0U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::sub, 0U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::sub, 0U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::sub, 0U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::sub, 0U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::sub, 0U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::sub, 0U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::sub, 0U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::sub, 0U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::sub, 0U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::sub, 0U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::sub, 0U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::sub, 0U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::sub, 0U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::sub, 0U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::sub, 0U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::sub, 0U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::sub, 0U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::sub, 0U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::sub, 0U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::sub, 0U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::sub, 0U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::sub, 0U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::sub, 0U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::sub, 0U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::sub, 0U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::sub, 0U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::sub, 0U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::sub, 0U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::sub, 0U, 0U, {}, 1U, 0U, 0U},
	{instruction_t::sub, 0U, 1U, {}, 1U, 0U, 0U},
	{instruction_t::sub, 0U, 2U, {}, 1U, 0U, 0U},
	{instruction_t::sub, 0U, 3U, {}, 1U, 0U, 0U},
	{instruction_t::sub, 0U, 4U, {}, 1U, 0U, 0U},
	{instruction_t::sub, 0U, 5U, {}, 1U, 0U, 0U},
	{instruction_t::sub, 0U, 6U, {}, 1U, 0U, 0U},
	{instruction_t::sub, 0U, 7U, {}, 1U, 0U, 0U},
	{instruction_t::sub, 0U, 0U, {}, 1U, 0U, 1U},
	{instruction_t::sub, 0U, 1U, {}, 1U, 0U, 1U},
	{instruction_t::sub, 0U, 2U, {}, 1U, 0U, 1U},
	{instruction_t::sub, 0U, 3U, {}, 1U, 0U, 1U},
	{instruction_t::sub, 0U, 4U, {}, 1U, 0U, 1U},
	{instruction_t::sub, 0U, 5U, {}, 1U, 0U, 1U},
	{instruction_t::sub, 0U, 6U, {}, 1U, 0U, 1U},
	{instruction_t::sub, 0U, 7U, {}, 1U, 0U, 1U},
	{instruction_t::sub, 0U, 0U, {}, 1U, 0U, 2U},
	{instruction_t::sub, 0U, 1U, {}, 1U, 0U, 2U},
	{instruction_t::sub, 0U, 2U, {}, 1U, 0U, 2U},
	{instruction_t::sub, 0U, 3U, {}, 1U, 0U, 2U},
	{instruction_t::sub, 0U, 4U, {}, 1U, 0U, 2U},
	{instruction_t::sub, 0U, 5U, {}, 1U, 0U, 2U},
	{instruction_t::sub, 0U, 6U, {}, 1U, 0U, 2U},
	{instruction_t::sub, 0U, 7U, {}, 1U, 0U, 2U},
	{instruction_t::sub, 0U, 0U, {}, 1U, 0U, 3U},
	{instruction_t::sub, 0U, 1U, {}, 1U, 0U, 3U},
	{instruction_t::sub, 0U, 2U, {}, 1U, 0U, 3U},
	{instruction_t::sub, 0U, 3U, {}, 1U, 0U, 3U},
	{instruction_t::sub, 0U, 4U, {}, 1U, 0U, 3U},
	{instruction_t::sub, 0U, 5U, {}, 1U, 0U, 3U},
	{instruction_t::sub, 0U, 6U, {}, 1U, 0U, 3U},
	{instruction_t::sub, 0U, 7U, {}, 1U, 0U, 3U},
	{instruction_t::sub, 0U, 0U, {}, 1U, 0U, 4U},
	{instruction_t::sub, 0U, 1U, {}, 1U, 0U, 4U},
	{instruction_t::sub, 0U, 2U, {}, 1U, 0U, 4U},
	{instruction_t::sub, 0U, 3U, {}, 1U, 0U, 4U},
	{instruction_t::sub, 0U, 4U, {}, 1U, 0U, 4U},
	{instruction_t::sub, 0U, 5U, {}, 1U, 0U, 4U},
	{instruction_t::sub, 0U, 6U, {}, 1U, 0U, 4U},
	{instruction_t::sub, 0U, 7U, {}, 1U, 0U, 4U},
	{instruction_t::sub, 0U, 0U, {}, 1U, 0U, 5U},
	{instruction_t::sub, 0U, 1U, {}, 1U, 0U, 5U},
	{instruction_t::sub, 0U, 2U, {}, 1U, 0U, 5U},
	{instruction_t::sub, 0U, 3U, {}, 1U, 0U, 5U},
	{instruction_t::sub, 0U, 4U, {}, 1U, 0U, 5U},
	{instruction_t::sub, 0U, 5U, {}, 1U, 0U, 5U},
	{instruction_t::sub, 0U, 6U, {}, 1U, 0U, 5U},
	{instruction_t::sub, 0U, 7U, {}, 1U, 0U, 5U},
	{instruction_t::sub, 0U, 0U, {}, 1U, 0U, 6U},
	{instruction_t::sub, 0U, 1U, {}, 1U, 0U, 6U},
	{instruction_t::sub, 0U, 2U, {}, 1U, 0U, 6U},
	{instruction_t::sub, 0U, 3U, {}, 1U, 0U, 6U},
	{instruction_t::sub, 0U, 4U, {}, 1U, 0U, 6U},
	{instruction_t::sub, 0U, 5U, {}, 1U, 0U, 6U},
	{instruction_t::sub, 0U, 6U, {}, 1U, 0U, 6U},
	{instruction_t::sub, 0U, 7U, {}, 1U, 0U, 6U},
	{instruction_t::sub, 0U, 0U, {}, 1U, 0U, 7U},
	{instruction_t::sub, 0U, 1U, {}, 1U, 0U, 7U},
	{instruction_t::sub, 0U, 2U, {}, 1U, 0U, 7U},
	{instruction_t::sub, 0U, 3U, {}, 1U, 0U, 7U},
	{instruction_t::sub, 0U, 4U, {}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::sub, 0U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::sub, 0U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::sub, 0U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::sub, 0U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::sub, 0U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::sub, 0U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::sub, 0U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::sub, 0U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::sub, 0U, 0U, {}, 2U, 0U, 1U},
	{instruction_t::sub, 0U, 1U, {}, 2U, 0U, 1U},
	{instruction_t::sub, 0U, 2U, {}, 2U, 0U, 1U},
	{instruction_t::sub, 0U, 3U, {}, 2U, 0U, 1U},
	{instruction_t::sub, 0U, 4U, {}, 2U, 0U, 1U},
	{instruction_t::sub, 0U, 5U, {}, 2U, 0U, 1U},
	{instruction_t::sub, 0U, 6U, {}, 2U, 0U, 1U},
	{instruction_t::sub, 0U, 7U, {}, 2U, 0U, 1U},
	{instruction_t::sub, 0U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::sub, 0U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::sub, 0U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::sub, 0U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::sub, 0U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::sub, 0U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::sub, 0U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::sub, 0U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::sub, 0U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::sub, 0U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::sub, 0U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::sub, 0U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::sub, 0U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::sub, 0U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::sub, 0U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::sub, 0U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::sub, 0U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::sub, 0U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::sub, 0U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::sub, 0U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::sub, 0U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::sub, 0U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::sub, 0U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::sub, 0U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::sub, 0U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::sub, 0U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::sub, 0U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::sub, 0U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::sub, 0U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::sub, 0U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::sub, 0U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::sub, 0U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::sub, 0U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::sub, 0U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::sub, 0U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::sub, 0U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::sub, 0U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::sub, 0U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::sub, 0U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::sub, 0U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::sub, 0U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::sub, 0U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::sub, 0U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::sub, 0U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::sub, 0U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::suba, 0U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::suba, 0U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::suba, 0U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::suba, 0U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::suba, 0U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::suba, 0U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::suba, 0U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::suba, 0U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::suba, 0U, 0U, {}, 2U, 0U, 1U},
	{instruction_t::suba, 0U, 1U, {}, 2U, 0U, 1U},
	{instruction_t::suba, 0U, 2U, {}, 2U, 0U, 1U},
	{instruction_t::suba, 0U, 3U, {}, 2U, 0U, 1U},
	{instruction_t::suba, 0U, 4U, {}, 2U, 0U, 1U},
	{instruction_t::suba, 0U, 5U, {}, 2U, 0U, 1U},
	{instruction_t::suba, 0U, 6U, {}, 2U, 0U, 1U},
	{instruction_t::suba, 0U, 7U, {}, 2U, 0U, 1U},
	{instruction_t::suba, 0U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::suba, 0U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::suba, 0U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::suba, 0U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::suba, 0U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::suba, 0U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::suba, 0U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::suba, 0U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::suba, 0U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::suba, 0U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::suba, 0U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::suba, 0U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::suba, 0U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::suba, 0U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::suba, 0U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::suba, 0U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::suba, 0U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::suba, 0U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::suba, 0U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::suba, 0U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::suba, 0U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::suba, 0U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::suba, 0U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::suba, 0U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::suba, 0U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::suba, 0U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::suba, 0U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::suba, 0U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::suba, 0U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::suba, 0U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::suba, 0U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::suba, 0U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::suba, 0U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::suba, 0U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::suba, 0U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::suba, 0U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::suba, 0U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::suba, 0U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::suba, 0U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::suba, 0U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::suba, 0U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::suba, 0U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::suba, 0U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::suba, 0U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::suba, 0U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::subx, 0U, 0U, {}, 0U},
	{instruction_t::subx, 0U, 1U, {}, 0U},
	{instruction_t::subx, 0U, 2U, {}, 0U},
	{instruction_t::subx, 0U, 3U, {}, 0U},
	{instruction_t::subx, 0U, 4U, {}, 0U},
	{instruction_t::subx, 0U, 5U, {}, 0U},
	{instruction_t::subx, 0U, 6U, {}, 0U},
	{instruction_t::subx, 0U, 7U, {}, 0U},
	{instruction_t::subx, 0U, 0U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::subx, 0U, 1U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::subx, 0U, 2U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::subx, 0U, 3U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::subx, 0U, 4U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::subx, 0U, 5U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::subx, 0U, 6U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::subx, 0U, 7U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::sub, 0U, 0U, {}, 0U, 1U, 2U},
	{instruction_t::sub, 0U, 1U, {}, 0U, 1U, 2U},
	{instruction_t::sub, 0U, 2U, {}, 0U, 1U, 2U},
	{instruction_t::sub, 0U, 3U, {}, 0U, 1U, 2U},
	{instruction_t::sub, 0U, 4U, {}, 0U, 1U, 2U},
	{instruction_t::sub, 0U, 5U, {}, 0U, 1U, 2U},
	{instruction_t::sub, 0U, 6U, {}, 0U, 1U, 2U},
	{instruction_t::sub, 0U, 7U, {}, 0U, 1U, 2U},
	{instruction_t::sub, 0U, 0U, {}, 0U, 1U, 3U},
	{instruction_t::sub, 0U, 1U, {}, 0U, 1U, 3U},
	{instruction_t::sub, 0U, 2U, {}, 0U, 1U, 3U},
	{instruction_t::sub, 0U, 3U, {}, 0U, 1U, 3U},
	{instruction_t::sub, 0U, 4U, {}, 0U, 1U, 3U},
	{instruction_t::sub, 0U, 5U, {}, 0U, 1U, 3U},
	{instruction_t::sub, 0U, 6U, {}, 0U, 1U, 3U},
	{instruction_t::sub, 0U, 7U, {}, 0U, 1U, 3U},
	{instruction_t::sub, 0U, 0U, {}, 0U, 1U, 4U},
	{instruction_t::sub, 0U, 1U, {}, 0U, 1U, 4U},
	{instruction_t::sub, 0U, 2U, {}, 0U, 1U, 4U},
	{instruction_t::sub, 0U, 3U, {}, 0U, 1U, 4U},
	{instruction_t::sub, 0U, 4U, {}, 0U, 1U, 4U},
	{instruction_t::sub, 0U, 5U, {}, 0U, 1U, 4U},
	{instruction_t::sub, 0U, 6U, {}, 0U, 1U, 4U},
	{instruction_t::sub, 0U, 7U, {}, 0U, 1U, 4U},
	{instruction_t::sub, 0U, 0U, {}, 0U, 1U, 5U},
	{instruction_t::sub, 0U, 1U, {}, 0U, 1U, 5U},
	{instruction_t::sub, 0U, 2U, {}, 0U, 1U, 5U},
	{instruction_t::sub, 0U, 3U, {}, 0U, 1U, 5U},
	{instruction_t::sub, 0U, 4U, {}, 0U, 1U, 5U},
	{instruction_t::sub, 0U, 5U, {}, 0U, 1U, 5U},
	{instruction_t::sub, 0U, 6U, {}, 0U, 1U, 5U},
	{instruction_t::sub, 0U, 7U, {}, 0U, 1U, 5U},
	{instruction_t::sub, 0U, 0U, {}, 0U, 1U, 6U},
	{instruction_t::sub, 0U, 1U, {}, 0U, 1U, 6U},
	{instruction_t::sub, 0U, 2U, {}, 0U, 1U, 6U},
	{instruction_t::sub, 0U, 3U, {}, 0U, 1U, 6U},
	{instruction_t::sub, 0U, 4U, {}, 0U, 1U, 6U},
	{instruction_t::sub, 0U, 5U, {}, 0U, 1U, 6U},
	{instruction_t::sub, 0U, 6U, {}, 0U, 1U, 6U},
	{instruction_t::sub, 0U, 7U, {}, 0U, 1U, 6U},
	{instruction_t::sub, 0U, 0U, {}, 0U, 1U, 7U},
	{instruction_t::sub, 0U, 1U, {}, 0U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::subx, 0U, 0U, {}, 1U},
	{instruction_t::subx, 0U, 1U, {}, 1U},
	{instruction_t::subx, 0U, 2U, {}, 1U},
	{instruction_t::subx, 0U, 3U, {}, 1U},
	{instruction_t::subx, 0U, 4U, {}, 1U},
	{instruction_t::subx, 0U, 5U, {}, 1U},
	{instruction_t::subx, 0U, 6U, {}, 1U},
	{instruction_t::subx, 0U, 7U, {}, 1U},
	{instruction_t::subx, 0U, 0U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::subx, 0U, 1U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::subx, 0U, 2U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::subx, 0U, 3U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::subx, 0U, 4U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::subx, 0U, 5U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::subx, 0U, 6U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::subx, 0U, 7U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::sub, 0U, 0U, {}, 1U, 1U, 2U},
	{instruction_t::sub, 0U, 1U, {}, 1U, 1U, 2U},
	{instruction_t::sub, 0U, 2U, {}, 1U, 1U, 2U},
	{instruction_t::sub, 0U, 3U, {}, 1U, 1U, 2U},
	{instruction_t::sub, 0U, 4U, {}, 1U, 1U, 2U},
	{instruction_t::sub, 0U, 5U, {}, 1U, 1U, 2U},
	{instruction_t::sub, 0U, 6U, {}, 1U, 1U, 2U},
	{instruction_t::sub, 0U, 7U, {}, 1U, 1U, 2U},
	{instruction_t::sub, 0U, 0U, {}, 1U, 1U, 3U},
	{instruction_t::sub, 0U, 1U, {}, 1U, 1U, 3U},
	{instruction_t::sub, 0U, 2U, {}, 1U, 1U, 3U},
	{instruction_t::sub, 0U, 3U, {}, 1U, 1U, 3U},
	{instruction_t::sub, 0U, 4U, {}, 1U, 1U, 3U},
	{instruction_t::sub, 0U, 5U, {}, 1U, 1U, 3U},
	{instruction_t::sub, 0U, 6U, {}, 1U, 1U, 3U},
	{instruction_t::sub, 0U, 7U, {}, 1U, 1U, 3U},
	{instruction_t::sub, 0U, 0U, {}, 1U, 1U, 4U},
	{instruction_t::sub, 0U, 1U, {}, 1U, 1U, 4U},
	{instruction_t::sub, 0U, 2U, {}, 1U, 1U, 4U},
	{instruction_t::sub, 0U, 3U, {}, 1U, 1U, 4U},
	{instruction_t::sub, 0U, 4U, {}, 1U, 1U, 4U},
	{instruction_t::sub, 0U, 5U, {}, 1U, 1U, 4U},
	{instruction_t::sub, 0U, 6U, {}, 1U, 1U, 4U},
	{instruction_t::sub, 0U, 7U, {}, 1U, 1U, 4U},
	{instruction_t::sub, 0U, 0U, {}, 1U, 1U, 5U},
	{instruction_t::sub, 0U, 1U, {}, 1U, 1U, 5U},
	{instruction_t::sub, 0U, 2U, {}, 1U, 1U, 5U},
	{instruction_t::sub, 0U, 3U, {}, 1U, 1U, 5U},
	{instruction_t::sub, 0U, 4U, {}, 1U, 1U, 5U},
	{instruction_t::sub, 0U, 5U, {}, 1U, 1U, 5U},
	{instruction_t::sub, 0U, 6U, {}, 1U, 1U, 5U},
	{instruction_t::sub, 0U, 7U, {}, 1U, 1U, 5U},
	{instruction_t::sub, 0U, 0U, {}, 1U, 1U, 6U},
	{instruction_t::sub, 0U, 1U, {}, 1U, 1U, 6U},
	{instruction_t::sub, 0U, 2U, {}, 1U, 1U, 6U},
	{instruction_t::sub, 0U, 3U, {}, 1U, 1U, 6U},
	{instruction_t::sub, 0U, 4U, {}, 1U, 1U, 6U},
	{instruction_t::sub, 0U, 5U, {}, 1U, 1U, 6U},
	{instruction_t::sub, 0U, 6U, {}, 1U, 1U, 6U},
	{instruction_t::sub, 0U, 7U, {}, 1U, 1U, 6U},
	{instruction_t::sub, 0U, 0U, {}, 1U, 1U, 7U},
	{instruction_t::sub, 0U, 1U, {}, 1U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::subx, 0U, 0U, {}, 2U},
	{instruction_t::subx, 0U, 1U, {}, 2U},
	{instruction_t::subx, 0U, 2U, {}, 2U},
	{instruction_t::subx, 0U, 3U, {}, 2U},
	{instruction_t::subx, 0U, 4U, {}, 2U},
	{instruction_t::subx, 0U, 5U, {}, 2U},
	{instruction_t::subx, 0U, 6U, {}, 2U},
	{instruction_t::subx, 0U, 7U, {}, 2U},
	{instruction_t::subx, 0U, 0U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::subx, 0U, 1U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::subx, 0U, 2U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::subx, 0U, 3U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::subx, 0U, 4U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::subx, 0U, 5U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::subx, 0U, 6U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::subx, 0U, 7U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::sub, 0U, 0U, {}, 2U, 1U, 2U},
	{instruction_t::sub, 0U, 1U, {}, 2U, 1U, 2U},
	{instruction_t::sub, 0U, 2U, {}, 2U, 1U, 2U},
	{instruction_t::sub, 0U, 3U, {}, 2U, 1U, 2U},
	{instruction_t::sub, 0U, 4U, {}, 2U, 1U, 2U},
	{instruction_t::sub, 0U, 5U, {}, 2U, 1U, 2U},
	{instruction_t::sub, 0U, 6U, {}, 2U, 1U, 2U},
	{instruction_t::sub, 0U, 7U, {}, 2U, 1U, 2U},
	{instruction_t::sub, 0U, 0U, {}, 2U, 1U, 3U},
	{instruction_t::sub, 0U, 1U, {}, 2U, 1U, 3U},
	{instruction_t::sub, 0U, 2U, {}, 2U, 1U, 3U},
	{instruction_t::sub, 0U, 3U, {}, 2U, 1U, 3U},
	{instruction_t::sub, 0U, 4U, {}, 2U, 1U, 3U},
	{instruction_t::sub, 0U, 5U, {}, 2U, 1U, 3U},
	{instruction_t::sub, 0U, 6U, {}, 2U, 1U, 3U},
	{instruction_t::sub, 0U, 7U, {}, 2U, 1U, 3U},
	{instruction_t::sub, 0U, 0U, {}, 2U, 1U, 4U},
	{instruction_t::sub, 0U, 1U, {}, 2U, 1U, 4U},
	{instruction_t::sub, 0U, 2U, {}, 2U, 1U, 4U},
	{instruction_t::sub, 0U, 3U, {}, 2U, 1U, 4U},
	{instruction_t::sub, 0U, 4U, {}, 2U, 1U, 4U},
	{instruction_t::sub, 0U, 5U, {}, 2U, 1U, 4U},
	{instruction_t::sub, 0U, 6U, {}, 2U, 1U, 4U},
	{instruction_t::sub, 0U, 7U, {}, 2U, 1U, 4U},
	{instruction_t::sub, 0U, 0U, {}, 2U, 1U, 5U},
	{instruction_t::sub, 0U, 1U, {}, 2U, 1U, 5U},
	{instruction_t::sub, 0U, 2U, {}, 2U, 1U, 5U},
	{instruction_t::sub, 0U, 3U, {}, 2U, 1U, 5U},
	{instruction_t::sub, 0U, 4U, {}, 2U, 1U, 5U},
	{instruction_t::sub, 0U, 5U, {}, 2U, 1U, 5U},
	{instruction_t::sub, 0U, 6U, {}, 2U, 1U, 5U},
	{instruction_t::sub, 0U, 7U, {}, 2U, 1U, 5U},
	{instruction_t::sub, 0U, 0U, {}, 2U, 1U, 6U},
	{instruction_t::sub, 0U, 1U, {}, 2U, 1U, 6U},
	{instruction_t::sub, 0U, 2U, {}, 2U, 1U, 6U},
	{instruction_t::sub, 0U, 3U, {}, 2U, 1U, 6U},
	{instruction_t::sub, 0U, 4U, {}, 2U, 1U, 6U},
	{instruction_t::sub, 0U, 5U, {}, 2U, 1U, 6U},
	{instruction_t::sub, 0U, 6U, {}, 2U, 1U, 6U},
	{instruction_t::sub, 0U, 7U, {}, 2U, 1U, 6U},
	{instruction_t::sub, 0U, 0U, {}, 2U, 1U, 7U},
	{instruction_t::sub, 0U, 1U, {}, 2U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::suba, 0U, 0U, {}, 4U, 0U, 0U},
	{instruction_t::suba, 0U, 1U, {}, 4U, 0U, 0U},
	{instruction_t::suba, 0U, 2U, {}, 4U, 0U, 0U},
	{instruction_t::suba, 0U, 3U, {}, 4U, 0U, 0U},
	{instruction_t::suba, 0U, 4U, {}, 4U, 0U, 0U},
	{instruction_t::suba, 0U, 5U, {}, 4U, 0U, 0U},
	{instruction_t::suba, 0U, 6U, {}, 4U, 0U, 0U},
	{instruction_t::suba, 0U, 7U, {}, 4U, 0U, 0U},
	{instruction_t::suba, 0U, 0U, {}, 4U, 0U, 1U},
	{instruction_t::suba, 0U, 1U, {}, 4U, 0U, 1U},
	{instruction_t::suba, 0U, 2U, {}, 4U, 0U, 1U},
	{instruction_t::suba, 0U, 3U, {}, 4U, 0U, 1U},
	{instruction_t::suba, 0U, 4U, {}, 4U, 0U, 1U},
	{instruction_t::suba, 0U, 5U, {}, 4U, 0U, 1U},
	{instruction_t::suba, 0U, 6U, {}, 4U, 0U, 1U},
	{instruction_t::suba, 0U, 7U, {}, 4U, 0U, 1U},
	{instruction_t::suba, 0U, 0U, {}, 4U, 0U, 2U},
	{instruction_t::suba, 0U, 1U, {}, 4U, 0U, 2U},
	{instruction_t::suba, 0U, 2U, {}, 4U, 0U, 2U},
	{instruction_t::suba, 0U, 3U, {}, 4U, 0U, 2U},
	{instruction_t::suba, 0U, 4U, {}, 4U, 0U, 2U},
	{instruction_t::suba, 0U, 5U, {}, 4U, 0U, 2U},
	{instruction_t::suba, 0U, 6U, {}, 4U, 0U, 2U},
	{instruction_t::suba, 0U, 7U, {}, 4U, 0U, 2U},
	{instruction_t::suba, 0U, 0U, {}, 4U, 0U, 3U},
	{instruction_t::suba, 0U, 1U, {}, 4U, 0U, 3U},
	{instruction_t::suba, 0U, 2U, {}, 4U, 0U, 3U},
	{instruction_t::suba, 0U, 3U, {}, 4U, 0U, 3U},
	{instruction_t::suba, 0U, 4U, {}, 4U, 0U, 3U},
	{instruction_t::suba, 0U, 5U, {}, 4U, 0U, 3U},
	{instruction_t::suba, 0U, 6U, {}, 4U, 0U, 3U},
	{instruction_t::suba, 0U, 7U, {}, 4U, 0U, 3U},
	{instruction_t::suba, 0U, 0U, {}, 4U, 0U, 4U},
	{instruction_t::suba, 0U, 1U, {}, 4U, 0U, 4U},
	{instruction_t::suba, 0U, 2U, {}, 4U, 0U, 4U},
	{instruction_t::suba, 0U, 3U, {}, 4U, 0U, 4U},
	{instruction_t::suba, 0U, 4U, {}, 4U, 0U, 4U},
	{instruction_t::suba, 0U, 5U, {}, 4U, 0U, 4U},
	{instruction_t::suba, 0U, 6U, {}, 4U, 0U, 4U},
	{instruction_t::suba, 0U, 7U, {}, 4U, 0U, 4U},
	{instruction_t::suba, 0U, 0U, {}, 4U, 0U, 5U},
	{instruction_t::suba, 0U, 1U, {}, 4U, 0U, 5U},
	{instruction_t::suba, 0U, 2U, {}, 4U, 0U, 5U},
	{instruction_t::suba, 0U, 3U, {}, 4U, 0U, 5U},
	{instruction_t::suba, 0U, 4U, {}, 4U, 0U, 5U},
	{instruction_t::suba, 0U, 5U, {}, 4U, 0U, 5U},
	{instruction_t::suba, 0U, 6U, {}, 4U, 0U, 5U},
	{instruction_t::suba, 0U, 7U, {}, 4U, 0U, 5U},
	{instruction_t::suba, 0U, 0U, {}, 4U, 0U, 6U},
	{instruction_t::suba, 0U, 1U, {}, 4U, 0U, 6U},
	{instruction_t::suba, 0U, 2U, {}, 4U, 0U, 6U},
	{instruction_t::suba, 0U, 3U, {}, 4U, 0U, 6U},
	{instruction_t::suba, 0U, 4U, {}, 4U, 0U, 6U},
	{instruction_t::suba, 0U, 5U, {}, 4U, 0U, 6U},
	{instruction_t::suba, 0U, 6U, {}, 4U, 0U, 6U},
	{instruction_t::suba, 0U, 7U, {}, 4U, 0U, 6U},
	{instruction_t::suba, 0U, 0U, {}, 4U, 0U, 7U},
	{instruction_t::suba, 0U, 1U, {}, 4U, 0U, 7U},
	{instruction_t::suba, 0U, 2U, {}, 4U, 0U, 7U},
	{instruction_t::suba, 0U, 3U, {}, 4U, 0U, 7U},
	{instruction_t::suba, 0U, 4U, {}, 4U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::sub, 1U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::sub, 1U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::sub, 1U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::sub, 1U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::sub, 1U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::sub, 1U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::sub, 1U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::sub, 1U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::sub, 1U, 0U, {}, 0U, 0U, 1U},
	{instruction_t::sub, 1U, 1U, {}, 0U, 0U, 1U},
	{instruction_t::sub, 1U, 2U, {}, 0U, 0U, 1U},
	{instruction_t::sub, 1U, 3U, {}, 0U, 0U, 1U},
	{instruction_t::sub, 1U, 4U, {}, 0U, 0U, 1U},
	{instruction_t::sub, 1U, 5U, {}, 0U, 0U, 1U},
	{instruction_t::sub, 1U, 6U, {}, 0U, 0U, 1U},
	{instruction_t::sub, 1U, 7U, {}, 0U, 0U, 1U},
	{instruction_t::sub, 1U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::sub, 1U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::sub, 1U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::sub, 1U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::sub, 1U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::sub, 1U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::sub, 1U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::sub, 1U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::sub, 1U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::sub, 1U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::sub, 1U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::sub, 1U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::sub, 1U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::sub, 1U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::sub, 1U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::sub, 1U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::sub, 1U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::sub, 1U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::sub, 1U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::sub, 1U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::sub, 1U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::sub, 1U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::sub, 1U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::sub, 1U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::sub, 1U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::sub, 1U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::sub, 1U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::sub, 1U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::sub, 1U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::sub, 1U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::sub, 1U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::sub, 1U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::sub, 1U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::sub, 1U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::sub, 1U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::sub, 1U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::sub, 1U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::sub, 1U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::sub, 1U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::sub, 1U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::sub, 1U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::sub, 1U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::sub, 1U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::sub, 1U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::sub, 1U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::sub, 1U, 0U, {}, 1U, 0U, 0U},
	{instruction_t::sub, 1U, 1U, {}, 1U, 0U, 0U},
	{instruction_t::sub, 1U, 2U, {}, 1U, 0U, 0U},
	{instruction_t::sub, 1U, 3U, {}, 1U, 0U, 0U},
	{instruction_t::sub, 1U, 4U, {}, 1U, 0U, 0U},
	{instruction_t::sub, 1U, 5U, {}, 1U, 0U, 0U},
	{instruction_t::sub, 1U, 6U, {}, 1U, 0U, 0U},
	{instruction_t::sub, 1U, 7U, {}, 1U, 0U, 0U},
	{instruction_t::sub, 1U, 0U, {}, 1U, 0U, 1U},
	{instruction_t::sub, 1U, 1U, {}, 1U, 0U, 1U},
	{instruction_t::sub, 1U, 2U, {}, 1U, 0U, 1U},
	{instruction_t::sub, 1U, 3U, {}, 1U, 0U, 1U},
	{instruction_t::sub, 1U, 4U, {}, 1U, 0U, 1U},
	{instruction_t::sub, 1U, 5U, {}, 1U, 0U, 1U},
	{instruction_t::sub, 1U, 6U, {}, 1U, 0U, 1U},
	{instruction_t::sub, 1U, 7U, {}, 1U, 0U, 1U},
	{instruction_t::sub, 1U, 0U, {}, 1U, 0U, 2U},
	{instruction_t::sub, 1U, 1U, {}, 1U, 0U, 2U},
	{instruction_t::sub, 1U, 2U, {}, 1U, 0U, 2U},
	{instruction_t::sub, 1U, 3U, {}, 1U, 0U, 2U},
	{instruction_t::sub, 1U, 4U, {}, 1U, 0U, 2U},
	{instruction_t::sub, 1U, 5U, {}, 1U, 0U, 2U},
	{instruction_t::sub, 1U, 6U, {}, 1U, 0U, 2U},
	{instruction_t::sub, 1U, 7U, {}, 1U, 0U, 2U},
	{instruction_t::sub, 1U, 0U, {}, 1U, 0U, 3U},
	{instruction_t::sub, 1U, 1U, {}, 1U, 0U, 3U},
	{instruction_t::sub, 1U, 2U, {}, 1U, 0U, 3U},
	{instruction_t::sub, 1U, 3U, {}, 1U, 0U, 3U},
	{instruction_t::sub, 1U, 4U, {}, 1U, 0U, 3U},
	{instruction_t::sub, 1U, 5U, {}, 1U, 0U, 3U},
	{instruction_t::sub, 1U, 6U, {}, 1U, 0U, 3U},
	{instruction_t::sub, 1U, 7U, {}, 1U, 0U, 3U},
	{instruction_t::sub, 1U, 0U, {}, 1U, 0U, 4U},
	{instruction_t::sub, 1U, 1U, {}, 1U, 0U, 4U},
	{instruction_t::sub, 1U, 2U, {}, 1U, 0U, 4U},
	{instruction_t::sub, 1U, 3U, {}, 1U, 0U, 4U},
	{instruction_t::sub, 1U, 4U, {}, 1U, 0U, 4U},
	{instruction_t::sub, 1U, 5U, {}, 1U, 0U, 4U},
	{instruction_t::sub, 1U, 6U, {}, 1U, 0U, 4U},
	{instruction_t::sub, 1U, 7U, {}, 1U, 0U, 4U},
	{instruction_t::sub, 1U, 0U, {}, 1U, 0U, 5U},
	{instruction_t::sub, 1U, 1U, {}, 1U, 0U, 5U},
	{instruction_t::sub, 1U, 2U, {}, 1U, 0U, 5U},
	{instruction_t::sub, 1U, 3U, {}, 1U, 0U, 5U},
	{instruction_t::sub, 1U, 4U, {}, 1U, 0U, 5U},
	{instruction_t::sub, 1U, 5U, {}, 1U, 0U, 5U},
	{instruction_t::sub, 1U, 6U, {}, 1U, 0U, 5U},
	{instruction_t::sub, 1U, 7U, {}, 1U, 0U, 5U},
	{instruction_t::sub, 1U, 0U, {}, 1U, 0U, 6U},
	{instruction_t::sub, 1U, 1U, {}, 1U, 0U, 6U},
	{instruction_t::sub, 1U, 2U, {}, 1U, 0U, 6U},
	{instruction_t::sub, 1U, 3U, {}, 1U, 0U, 6U},
	{instruction_t::sub, 1U, 4U, {}, 1U, 0U, 6U},
	{instruction_t::sub, 1U, 5U, {}, 1U, 0U, 6U},
	{instruction_t::sub, 1U, 6U, {}, 1U, 0U, 6U},
	{instruction_t::sub, 1U, 7U, {}, 1U, 0U, 6U},
	{instruction_t::sub, 1U, 0U, {}, 1U, 0U, 7U},
	{instruction_t::sub, 1U, 1U, {}, 1U, 0U, 7U},
	{instruction_t::sub, 1U, 2U, {}, 1U, 0U, 7U},
	{instruction_t::sub, 1U, 3U, {}, 1U, 0U, 7U},
	{instruction_t::sub, 1U, 4U, {}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::sub, 1U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::sub, 1U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::sub, 1U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::sub, 1U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::sub, 1U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::sub, 1U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::sub, 1U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::sub, 1U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::sub, 1U, 0U, {}, 2U, 0U, 1U},
	{instruction_t::sub, 1U, 1U, {}, 2U, 0U, 1U},
	{instruction_t::sub, 1U, 2U, {}, 2U, 0U, 1U},
	{instruction_t::sub, 1U, 3U, {}, 2U, 0U, 1U},
	{instruction_t::sub, 1U, 4U, {}, 2U, 0U, 1U},
	{instruction_t::sub, 1U, 5U, {}, 2U, 0U, 1U},
	{instruction_t::sub, 1U, 6U, {}, 2U, 0U, 1U},
	{instruction_t::sub, 1U, 7U, {}, 2U, 0U, 1U},
	{instruction_t::sub, 1U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::sub, 1U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::sub, 1U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::sub, 1U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::sub, 1U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::sub, 1U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::sub, 1U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::sub, 1U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::sub, 1U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::sub, 1U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::sub, 1U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::sub, 1U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::sub, 1U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::sub, 1U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::sub, 1U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::sub, 1U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::sub, 1U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::sub, 1U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::sub, 1U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::sub, 1U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::sub, 1U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::sub, 1U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::sub, 1U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::sub, 1U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::sub, 1U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::sub, 1U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::sub, 1U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::sub, 1U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::sub, 1U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::sub, 1U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::sub, 1U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::sub, 1U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::sub, 1U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::sub, 1U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::sub, 1U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::sub, 1U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::sub, 1U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::sub, 1U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::sub, 1U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::sub, 1U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::sub, 1U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::sub, 1U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::sub, 1U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::sub, 1U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::sub, 1U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::suba, 1U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::suba, 1U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::suba, 1U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::suba, 1U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::suba, 1U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::suba, 1U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::suba, 1U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::suba, 1U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::suba, 1U, 0U, {}, 2U, 0U, 1U},
	{instruction_t::suba, 1U, 1U, {}, 2U, 0U, 1U},
	{instruction_t::suba, 1U, 2U, {}, 2U, 0U, 1U},
	{instruction_t::suba, 1U, 3U, {}, 2U, 0U, 1U},
	{instruction_t::suba, 1U, 4U, {}, 2U, 0U, 1U},
	{instruction_t::suba, 1U, 5U, {}, 2U, 0U, 1U},
	{instruction_t::suba, 1U, 6U, {}, 2U, 0U, 1U},
	{instruction_t::suba, 1U, 7U, {}, 2U, 0U, 1U},
	{instruction_t::suba, 1U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::suba, 1U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::suba, 1U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::suba, 1U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::suba, 1U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::suba, 1U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::suba, 1U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::suba, 1U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::suba, 1U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::suba, 1U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::suba, 1U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::suba, 1U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::suba, 1U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::suba, 1U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::suba, 1U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::suba, 1U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::suba, 1U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::suba, 1U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::suba, 1U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::suba, 1U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::suba, 1U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::suba, 1U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::suba, 1U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::suba, 1U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::suba, 1U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::suba, 1U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::suba, 1U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::suba, 1U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::suba, 1U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::suba, 1U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::suba, 1U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::suba, 1U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::suba, 1U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::suba, 1U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::suba, 1U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::suba, 1U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::suba, 1U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::suba, 1U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::suba, 1U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::suba, 1U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::suba, 1U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::suba, 1U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::suba, 1U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::suba, 1U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::suba, 1U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::subx, 1U, 0U, {}, 0U},
	{instruction_t::subx, 1U, 1U, {}, 0U},
	{instruction_t::subx, 1U, 2U, {}, 0U},
	{instruction_t::subx, 1U, 3U, {}, 0U},
	{instruction_t::subx, 1U, 4U, {}, 0U},
	{instruction_t::subx, 1U, 5U, {}, 0U},
	{instruction_t::subx, 1U, 6U, {}, 0U},
	{instruction_t::subx, 1U, 7U, {}, 0U},
	{instruction_t::subx, 1U, 0U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::subx, 1U, 1U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::subx, 1U, 2U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::subx, 1U, 3U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::subx, 1U, 4U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::subx, 1U, 5U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::subx, 1U, 6U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::subx, 1U, 7U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::sub, 1U, 0U, {}, 0U, 1U, 2U},
	{instruction_t::sub, 1U, 1U, {}, 0U, 1U, 2U},
	{instruction_t::sub, 1U, 2U, {}, 0U, 1U, 2U},
	{instruction_t::sub, 1U, 3U, {}, 0U, 1U, 2U},
	{instruction_t::sub, 1U, 4U, {}, 0U, 1U, 2U},
	{instruction_t::sub, 1U, 5U, {}, 0U, 1U, 2U},
	{instruction_t::sub, 1U, 6U, {}, 0U, 1U, 2U},
	{instruction_t::sub, 1U, 7U, {}, 0U, 1U, 2U},
	{instruction_t::sub, 1U, 0U, {}, 0U, 1U, 3U},
	{instruction_t::sub, 1U, 1U, {}, 0U, 1U, 3U},
	{instruction_t::sub, 1U, 2U, {}, 0U, 1U, 3U},
	{instruction_t::sub, 1U, 3U, {}, 0U, 1U, 3U},
	{instruction_t::sub, 1U, 4U, {}, 0U, 1U, 3U},
	{instruction_t::sub, 1U, 5U, {}, 0U, 1U, 3U},
	{instruction_t::sub, 1U, 6U, {}, 0U, 1U, 3U},
	{instruction_t::sub, 1U, 7U, {}, 0U, 1U, 3U},
	{instruction_t::sub, 1U, 0U, {}, 0U, 1U, 4U},
	{instruction_t::sub, 1U, 1U, {}, 0U, 1U, 4U},
	{instruction_t::sub, 1U, 2U, {}, 0U, 1U, 4U},
	{instruction_t::sub, 1U, 3U, {}, 0U, 1U, 4U},
	{instruction_t::sub, 1U, 4U, {}, 0U, 1U, 4U},
	{instruction_t::sub, 1U, 5U, {}, 0U, 1U, 4U},
	{instruction_t::sub, 1U, 6U, {}, 0U, 1U, 4U},
	{instruction_t::sub, 1U, 7U, {}, 0U, 1U, 4U},
	{instruction_t::sub, 1U, 0U, {}, 0U, 1U, 5U},
	{instruction_t::sub, 1U, 1U, {}, 0U, 1U, 5U},
	{instruction_t::sub, 1U, 2U, {}, 0U, 1U, 5U},
	{instruction_t::sub, 1U, 3U, {}, 0U, 1U, 5U},
	{instruction_t::sub, 1U, 4U, {}, 0U, 1U, 5U},
	{instruction_t::sub, 1U, 5U, {}, 0U, 1U, 5U},
	{instruction_t::sub, 1U, 6U, {}, 0U, 1U, 5U},
	{instruction_t::sub, 1U, 7U, {}, 0U, 1U, 5U},
	{instruction_t::sub, 1U, 0U, {}, 0U, 1U, 6U},
	{instruction_t::sub, 1U, 1U, {}, 0U, 1U, 6U},
	{instruction_t::sub, 1U, 2U, {}, 0U, 1U, 6U},
	{instruction_t::sub, 1U, 3U, {}, 0U, 1U, 6U},
	{instruction_t::sub, 1U, 4U, {}, 0U, 1U, 6U},
	{instruction_t::sub, 1U, 5U, {}, 0U, 1U, 6U},
	{instruction_t::sub, 1U, 6U, {}, 0U, 1U, 6U},
	{instruction_t::sub, 1U, 7U, {}, 0U, 1U, 6U},
	{instruction_t::sub, 1U, 0U, {}, 0U, 1U, 7U},
	{instruction_t::sub, 1U, 1U, {}, 0U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::subx, 1U, 0U, {}, 1U},
	{instruction_t::subx, 1U, 1U, {}, 1U},
	{instruction_t::subx, 1U, 2U, {}, 1U},
	{instruction_t::subx, 1U, 3U, {}, 1U},
	{instruction_t::subx, 1U, 4U, {}, 1U},
	{instruction_t::subx, 1U, 5U, {}, 1U},
	{instruction_t::subx, 1U, 6U, {}, 1U},
	{instruction_t::subx, 1U, 7U, {}, 1U},
	{instruction_t::subx, 1U, 0U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::subx, 1U, 1U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::subx, 1U, 2U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::subx, 1U, 3U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::subx, 1U, 4U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::subx, 1U, 5U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::subx, 1U, 6U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::subx, 1U, 7U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::sub, 1U, 0U, {}, 1U, 1U, 2U},
	{instruction_t::sub, 1U, 1U, {}, 1U, 1U, 2U},
	{instruction_t::sub, 1U, 2U, {}, 1U, 1U, 2U},
	{instruction_t::sub, 1U, 3U, {}, 1U, 1U, 2U},
	{instruction_t::sub, 1U, 4U, {}, 1U, 1U, 2U},
	{instruction_t::sub, 1U, 5U, {}, 1U, 1U, 2U},
	{instruction_t::sub, 1U, 6U, {}, 1U, 1U, 2U},
	{instruction_t::sub, 1U, 7U, {}, 1U, 1U, 2U},
	{instruction_t::sub, 1U, 0U, {}, 1U, 1U, 3U},
	{instruction_t::sub, 1U, 1U, {}, 1U, 1U, 3U},
	{instruction_t::sub, 1U, 2U, {}, 1U, 1U, 3U},
	{instruction_t::sub, 1U, 3U, {}, 1U, 1U, 3U},
	{instruction_t::sub, 1U, 4U, {}, 1U, 1U, 3U},
	{instruction_t::sub, 1U, 5U, {}, 1U, 1U, 3U},
	{instruction_t::sub, 1U, 6U, {}, 1U, 1U, 3U},
	{instruction_t::sub, 1U, 7U, {}, 1U, 1U, 3U},
	{instruction_t::sub, 1U, 0U, {}, 1U, 1U, 4U},
	{instruction_t::sub, 1U, 1U, {}, 1U, 1U, 4U},
	{instruction_t::sub, 1U, 2U, {}, 1U, 1U, 4U},
	{instruction_t::sub, 1U, 3U, {}, 1U, 1U, 4U},
	{instruction_t::sub, 1U, 4U, {}, 1U, 1U, 4U},
	{instruction_t::sub, 1U, 5U, {}, 1U, 1U, 4U},
	{instruction_t::sub, 1U, 6U, {}, 1U, 1U, 4U},
	{instruction_t::sub, 1U, 7U, {}, 1U, 1U, 4U},
	{instruction_t::sub, 1U, 0U, {}, 1U, 1U, 5U},
	{instruction_t::sub, 1U, 1U, {}, 1U, 1U, 5U},
	{instruction_t::sub, 1U, 2U, {}, 1U, 1U, 5U},
	{instruction_t::sub, 1U, 3U, {}, 1U, 1U, 5U},
	{instruction_t::sub, 1U, 4U, {}, 1U, 1U, 5U},
	{instruction_t::sub, 1U, 5U, {}, 1U, 1U, 5U},
	{instruction_t::sub, 1U, 6U, {}, 1U, 1U, 5U},
	{instruction_t::sub, 1U, 7U, {}, 1U, 1U, 5U},
	{instruction_t::sub, 1U, 0U, {}, 1U, 1U, 6U},
	{instruction_t::sub, 1U, 1U, {}, 1U, 1U, 6U},
	{instruction_t::sub, 1U, 2U, {}, 1U, 1U, 6U},
	{instruction_t::sub, 1U, 3U, {}, 1U, 1U, 6U},
	{instruction_t::sub, 1U, 4U, {}, 1U, 1U, 6U},
	{instruction_t::sub, 1U, 5U, {}, 1U, 1U, 6U},
	{instruction_t::sub, 1U, 6U, {}, 1U, 1U, 6U},
	{instruction_t::sub, 1U, 7U, {}, 1U, 1U, 6U},
	{instruction_t::sub, 1U, 0U, {}, 1U, 1U, 7U},
	{instruction_t::sub, 1U, 1U, {}, 1U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::subx, 1U, 0U, {}, 2U},
	{instruction_t::subx, 1U, 1U, {}, 2U},
	{instruction_t::subx, 1U, 2U, {}, 2U},
	{instruction_t::subx, 1U, 3U, {}, 2U},
	{instruction_t::subx, 1U, 4U, {}, 2U},
	{instruction_t::subx, 1U, 5U, {}, 2U},
	{instruction_t::subx, 1U, 6U, {}, 2U},
	{instruction_t::subx, 1U, 7U, {}, 2U},
	{instruction_t::subx, 1U, 0U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::subx, 1U, 1U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::subx, 1U, 2U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::subx, 1U, 3U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::subx, 1U, 4U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::subx, 1U, 5U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::subx, 1U, 6U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::subx, 1U, 7U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::sub, 1U, 0U, {}, 2U, 1U, 2U},
	{instruction_t::sub, 1U, 1U, {}, 2U, 1U, 2U},
	{instruction_t::sub, 1U, 2U, {}, 2U, 1U, 2U},
	{instruction_t::sub, 1U, 3U, {}, 2U, 1U, 2U},
	{instruction_t::sub, 1U, 4U, {}, 2U, 1U, 2U},
	{instruction_t::sub, 1U, 5U, {}, 2U, 1U, 2U},
	{instruction_t::sub, 1U, 6U, {}, 2U, 1U, 2U},
	{instruction_t::sub, 1U, 7U, {}, 2U, 1U, 2U},
	{instruction_t::sub, 1U, 0U, {}, 2U, 1U, 3U},
	{instruction_t::sub, 1U, 1U, {}, 2U, 1U, 3U},
	{instruction_t::sub, 1U, 2U, {}, 2U, 1U, 3U},
	{instruction_t::sub, 1U, 3U, {}, 2U, 1U, 3U},
	{instruction_t::sub, 1U, 4U, {}, 2U, 1U, 3U},
	{instruction_t::sub, 1U, 5U, {}, 2U, 1U, 3U},
	{instruction_t::sub, 1U, 6U, {}, 2U, 1U, 3U},
	{instruction_t::sub, 1U, 7U, {}, 2U, 1U, 3U},
	{instruction_t::sub, 1U, 0U, {}, 2U, 1U, 4U},
	{instruction_t::sub, 1U, 1U, {}, 2U, 1U, 4U},
	{instruction_t::sub, 1U, 2U, {}, 2U, 1U, 4U},
	{instruction_t::sub, 1U, 3U, {}, 2U, 1U, 4U},
	{instruction_t::sub, 1U, 4U, {}, 2U, 1U, 4U},
	{instruction_t::sub, 1U, 5U, {}, 2U, 1U, 4U},
	{instruction_t::sub, 1U, 6U, {}, 2U, 1U, 4U},
	{instruction_t::sub, 1U, 7U, {}, 2U, 1U, 4U},
	{instruction_t::sub, 1U, 0U, {}, 2U, 1U, 5U},
	{instruction_t::sub, 1U, 1U, {}, 2U, 1U, 5U},
	{instruction_t::sub, 1U, 2U, {}, 2U, 1U, 5U},
	{instruction_t::sub, 1U, 3U, {}, 2U, 1U, 5U},
	{instruction_t::sub, 1U, 4U, {}, 2U, 1U, 5U},
	{instruction_t::sub, 1U, 5U, {}, 2U, 1U, 5U},
	{instruction_t::sub, 1U, 6U, {}, 2U, 1U, 5U},
	{instruction_t::sub, 1U, 7U, {}, 2U, 1U, 5U},
	{instruction_t::sub, 1U, 0U, {}, 2U, 1U, 6U},
	{instruction_t::sub, 1U, 1U, {}, 2U, 1U, 6U},
	{instruction_t::sub, 1U, 2U, {}, 2U, 1U, 6U},
	{instruction_t::sub, 1U, 3U, {}, 2U, 1U, 6U},
	{instruction_t::sub, 1U, 4U, {}, 2U, 1U, 6U},
	{instruction_t::sub, 1U, 5U, {}, 2U, 1U, 6U},
	{instruction_t::sub, 1U, 6U, {}, 2U, 1U, 6U},
	{instruction_t::sub, 1U, 7U, {}, 2U, 1U, 6U},
	{instruction_t::sub, 1U, 0U, {}, 2U, 1U, 7U},
	{instruction_t::sub, 1U, 1U, {}, 2U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::suba, 1U, 0U, {}, 4U, 0U, 0U},
	{instruction_t::suba, 1U, 1U, {}, 4U, 0U, 0U},
	{instruction_t::suba, 1U, 2U, {}, 4U, 0U, 0U},
	{instruction_t::suba, 1U, 3U, {}, 4U, 0U, 0U},
	{instruction_t::suba, 1U, 4U, {}, 4U, 0U, 0U},
	{instruction_t::suba, 1U, 5U, {}, 4U, 0U, 0U},
	{instruction_t::suba, 1U, 6U, {}, 4U, 0U, 0U},
	{instruction_t::suba, 1U, 7U, {}, 4U, 0U, 0U},
	{instruction_t::suba, 1U, 0U, {}, 4U, 0U, 1U},
	{instruction_t::suba, 1U, 1U, {}, 4U, 0U, 1U},
	{instruction_t::suba, 1U, 2U, {}, 4U, 0U, 1U},
	{instruction_t::suba, 1U, 3U, {}, 4U, 0U, 1U},
	{instruction_t::suba, 1U, 4U, {}, 4U, 0U, 1U},
	{instruction_t::suba, 1U, 5U, {}, 4U, 0U, 1U},
	{instruction_t::suba, 1U, 6U, {}, 4U, 0U, 1U},
	{instruction_t::suba, 1U, 7U, {}, 4U, 0U, 1U},
	{instruction_t::suba, 1U, 0U, {}, 4U, 0U, 2U},
	{instruction_t::suba, 1U, 1U, {}, 4U, 0U, 2U},
	{instruction_t::suba, 1U, 2U, {}, 4U, 0U, 2U},
	{instruction_t::suba, 1U, 3U, {}, 4U, 0U, 2U},
	{instruction_t::suba, 1U, 4U, {}, 4U, 0U, 2U},
	{instruction_t::suba, 1U, 5U, {}, 4U, 0U, 2U},
	{instruction_t::suba, 1U, 6U, {}, 4U, 0U, 2U},
	{instruction_t::suba, 1U, 7U, {}, 4U, 0U, 2U},
	{instruction_t::suba, 1U, 0U, {}, 4U, 0U, 3U},
	{instruction_t::suba, 1U, 1U, {}, 4U, 0U, 3U},
	{instruction_t::suba, 1U, 2U, {}, 4U, 0U, 3U},
	{instruction_t::suba, 1U, 3U, {}, 4U, 0U, 3U},
	{instruction_t::suba, 1U, 4U, {}, 4U, 0U, 3U},
	{instruction_t::suba, 1U, 5U, {}, 4U, 0U, 3U},
	{instruction_t::suba, 1U, 6U, {}, 4U, 0U, 3U},
	{instruction_t::suba, 1U, 7U, {}, 4U, 0U, 3U},
	{instruction_t::suba, 1U, 0U, {}, 4U, 0U, 4U},
	{instruction_t::suba, 1U, 1U, {}, 4U, 0U, 4U},
	{instruction_t::suba, 1U, 2U, {}, 4U, 0U, 4U},
	{instruction_t::suba, 1U, 3U, {}, 4U, 0U, 4U},
	{instruction_t::suba, 1U, 4U, {}, 4U, 0U, 4U},
	{instruction_t::suba, 1U, 5U, {}, 4U, 0U, 4U},
	{instruction_t::suba, 1U, 6U, {}, 4U, 0U, 4U},
	{instruction_t::suba, 1U, 7U, {}, 4U, 0U, 4U},
	{instruction_t::suba, 1U, 0U, {}, 4U, 0U, 5U},
	{instruction_t::suba, 1U, 1U, {}, 4U, 0U, 5U},
	{instruction_t::suba, 1U, 2U, {}, 4U, 0U, 5U},
	{instruction_t::suba, 1U, 3U, {}, 4U, 0U, 5U},
	{instruction_t::suba, 1U, 4U, {}, 4U, 0U, 5U},
	{instruction_t::suba, 1U, 5U, {}, 4U, 0U, 5U},
	{instruction_t::suba, 1U, 6U, {}, 4U, 0U, 5U},
	{instruction_t::suba, 1U, 7U, {}, 4U, 0U, 5U},
	{instruction_t::suba, 1U, 0U, {}, 4U, 0U, 6U},
	{instruction_t::suba, 1U, 1U, {}, 4U, 0U, 6U},
	{instruction_t::suba, 1U, 2U, {}, 4U, 0U, 6U},
	{instruction_t::suba, 1U, 3U, {}, 4U, 0U, 6U},
	{instruction_t::suba, 1U, 4U, {}, 4U, 0U, 6U},
	{instruction_t::suba, 1U, 5U, {}, 4U, 0U, 6U},
	{instruction_t::suba, 1U, 6U, {}, 4U, 0U, 6U},
	{instruction_t::suba, 1U, 7U, {}, 4U, 0U, 6U},
	{instruction_t::suba, 1U, 0U, {}, 4U, 0U, 7U},
	{instruction_t::suba, 1U, 1U, {}, 4U, 0U, 7U},
	{instruction_t::suba, 1U, 2U, {}, 4U, 0U, 7U},
	{instruction_t::suba, 1U, 3U, {}, 4U, 0U, 7U},
	{instruction_t::suba, 1U, 4U, {}, 4U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::sub, 2U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::sub, 2U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::sub, 2U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::sub, 2U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::sub, 2U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::sub, 2U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::sub, 2U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::sub, 2U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::sub, 2U, 0U, {}, 0U, 0U, 1U},
	{instruction_t::sub, 2U, 1U, {}, 0U, 0U, 1U},
	{instruction_t::sub, 2U, 2U, {}, 0U, 0U, 1U},
	{instruction_t::sub, 2U, 3U, {}, 0U, 0U, 1U},
	{instruction_t::sub, 2U, 4U, {}, 0U, 0U, 1U},
	{instruction_t::sub, 2U, 5U, {}, 0U, 0U, 1U},
	{instruction_t::sub, 2U, 6U, {}, 0U, 0U, 1U},
	{instruction_t::sub, 2U, 7U, {}, 0U, 0U, 1U},
	{instruction_t::sub, 2U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::sub, 2U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::sub, 2U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::sub, 2U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::sub, 2U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::sub, 2U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::sub, 2U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::sub, 2U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::sub, 2U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::sub, 2U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::sub, 2U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::sub, 2U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::sub, 2U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::sub, 2U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::sub, 2U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::sub, 2U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::sub, 2U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::sub, 2U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::sub, 2U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::sub, 2U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::sub, 2U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::sub, 2U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::sub, 2U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::sub, 2U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::sub, 2U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::sub, 2U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::sub, 2U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::sub, 2U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::sub, 2U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::sub, 2U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::sub, 2U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::sub, 2U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::sub, 2U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::sub, 2U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::sub, 2U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::sub, 2U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::sub, 2U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::sub, 2U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::sub, 2U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::sub, 2U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::sub, 2U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::sub, 2U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::sub, 2U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::sub, 2U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::sub, 2U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::sub, 2U, 0U, {}, 1U, 0U, 0U},
	{instruction_t::sub, 2U, 1U, {}, 1U, 0U, 0U},
	{instruction_t::sub, 2U, 2U, {}, 1U, 0U, 0U},
	{instruction_t::sub, 2U, 3U, {}, 1U, 0U, 0U},
	{instruction_t::sub, 2U, 4U, {}, 1U, 0U, 0U},
	{instruction_t::sub, 2U, 5U, {}, 1U, 0U, 0U},
	{instruction_t::sub, 2U, 6U, {}, 1U, 0U, 0U},
	{instruction_t::sub, 2U, 7U, {}, 1U, 0U, 0U},
	{instruction_t::sub, 2U, 0U, {}, 1U, 0U, 1U},
	{instruction_t::sub, 2U, 1U, {}, 1U, 0U, 1U},
	{instruction_t::sub, 2U, 2U, {}, 1U, 0U, 1U},
	{instruction_t::sub, 2U, 3U, {}, 1U, 0U, 1U},
	{instruction_t::sub, 2U, 4U, {}, 1U, 0U, 1U},
	{instruction_t::sub, 2U, 5U, {}, 1U, 0U, 1U},
	{instruction_t::sub, 2U, 6U, {}, 1U, 0U, 1U},
	{instruction_t::sub, 2U, 7U, {}, 1U, 0U, 1U},
	{instruction_t::sub, 2U, 0U, {}, 1U, 0U, 2U},
	{instruction_t::sub, 2U, 1U, {}, 1U, 0U, 2U},
	{instruction_t::sub, 2U, 2U, {}, 1U, 0U, 2U},
	{instruction_t::sub, 2U, 3U, {}, 1U, 0U, 2U},
	{instruction_t::sub, 2U, 4U, {}, 1U, 0U, 2U},
	{instruction_t::sub, 2U, 5U, {}, 1U, 0U, 2U},
	{instruction_t::sub, 2U, 6U, {}, 1U, 0U, 2U},
	{instruction_t::sub, 2U, 7U, {}, 1U, 0U, 2U},
	{instruction_t::sub, 2U, 0U, {}, 1U, 0U, 3U},
	{instruction_t::sub, 2U, 1U, {}, 1U, 0U, 3U},
	{instruction_t::sub, 2U, 2U, {}, 1U, 0U, 3U},
	{instruction_t::sub, 2U, 3U, {}, 1U, 0U, 3U},
	{instruction_t::sub, 2U, 4U, {}, 1U, 0U, 3U},
	{instruction_t::sub, 2U, 5U, {}, 1U, 0U, 3U},
	{instruction_t::sub, 2U, 6U, {}, 1U, 0U, 3U},
	{instruction_t::sub, 2U, 7U, {}, 1U, 0U, 3U},
	{instruction_t::sub, 2U, 0U, {}, 1U, 0U, 4U},
	{instruction_t::sub, 2U, 1U, {}, 1U, 0U, 4U},
	{instruction_t::sub, 2U, 2U, {}, 1U, 0U, 4U},
	{instruction_t::sub, 2U, 3U, {}, 1U, 0U, 4U},
	{instruction_t::sub, 2U, 4U, {}, 1U, 0U, 4U},
	{instruction_t::sub, 2U, 5U, {}, 1U, 0U, 4U},
	{instruction_t::sub, 2U, 6U, {}, 1U, 0U, 4U},
	{instruction_t::sub, 2U, 7U, {}, 1U, 0U, 4U},
	{instruction_t::sub, 2U, 0U, {}, 1U, 0U, 5U},
	{instruction_t::sub, 2U, 1U, {}, 1U, 0U, 5U},
	{instruction_t::sub, 2U, 2U, {}, 1U, 0U, 5U},
	{instruction_t::sub, 2U, 3U, {}, 1U, 0U, 5U},
	{instruction_t::sub, 2U, 4U, {}, 1U, 0U, 5U},
	{instruction_t::sub, 2U, 5U, {}, 1U, 0U, 5U},
	{instruction_t::sub, 2U, 6U, {}, 1U, 0U, 5U},
	{instruction_t::sub, 2U, 7U, {}, 1U, 0U, 5U},
	{instruction_t::sub, 2U, 0U, {}, 1U, 0U, 6U},
	{instruction_t::sub, 2U, 1U, {}, 1U, 0U, 6U},
	{instruction_t::sub, 2U, 2U, {}, 1U, 0U, 6U},
	{instruction_t::sub, 2U, 3U, {}, 1U, 0U, 6U},
	{instruction_t::sub, 2U, 4U, {}, 1U, 0U, 6U},
	{instruction_t::sub, 2U, 5U, {}, 1U, 0U, 6U},
	{instruction_t::sub, 2U, 6U, {}, 1U, 0U, 6U},
	{instruction_t::sub, 2U, 7U, {}, 1U, 0U, 6U},
	{instruction_t::sub, 2U, 0U, {}, 1U, 0U, 7U},
	{instruction_t::sub, 2U, 1U, {}, 1U, 0U, 7U},
	{instruction_t::sub, 2U, 2U, {}, 1U, 0U, 7U},
	{instruction_t::sub, 2U, 3U, {}, 1U, 0U, 7U},
	{instruction_t::sub, 2U, 4U, {}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::sub, 2U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::sub, 2U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::sub, 2U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::sub, 2U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::sub, 2U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::sub, 2U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::sub, 2U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::sub, 2U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::sub, 2U, 0U, {}, 2U, 0U, 1U},
	{instruction_t::sub, 2U, 1U, {}, 2U, 0U, 1U},
	{instruction_t::sub, 2U, 2U, {}, 2U, 0U, 1U},
	{instruction_t::sub, 2U, 3U, {}, 2U, 0U, 1U},
	{instruction_t::sub, 2U, 4U, {}, 2U, 0U, 1U},
	{instruction_t::sub, 2U, 5U, {}, 2U, 0U, 1U},
	{instruction_t::sub, 2U, 6U, {}, 2U, 0U, 1U},
	{instruction_t::sub, 2U, 7U, {}, 2U, 0U, 1U},
	{instruction_t::sub, 2U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::sub, 2U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::sub, 2U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::sub, 2U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::sub, 2U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::sub, 2U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::sub, 2U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::sub, 2U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::sub, 2U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::sub, 2U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::sub, 2U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::sub, 2U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::sub, 2U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::sub, 2U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::sub, 2U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::sub, 2U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::sub, 2U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::sub, 2U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::sub, 2U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::sub, 2U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::sub, 2U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::sub, 2U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::sub, 2U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::sub, 2U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::sub, 2U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::sub, 2U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::sub, 2U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::sub, 2U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::sub, 2U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::sub, 2U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::sub, 2U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::sub, 2U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::sub, 2U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::sub, 2U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::sub, 2U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::sub, 2U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::sub, 2U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::sub, 2U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::sub, 2U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::sub, 2U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::sub, 2U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::sub, 2U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::sub, 2U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::sub, 2U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::sub, 2U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::suba, 2U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::suba, 2U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::suba, 2U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::suba, 2U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::suba, 2U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::suba, 2U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::suba, 2U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::suba, 2U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::suba, 2U, 0U, {}, 2U, 0U, 1U},
	{instruction_t::suba, 2U, 1U, {}, 2U, 0U, 1U},
	{instruction_t::suba, 2U, 2U, {}, 2U, 0U, 1U},
	{instruction_t::suba, 2U, 3U, {}, 2U, 0U, 1U},
	{instruction_t::suba, 2U, 4U, {}, 2U, 0U, 1U},
	{instruction_t::suba, 2U, 5U, {}, 2U, 0U, 1U},
	{instruction_t::suba, 2U, 6U, {}, 2U, 0U, 1U},
	{instruction_t::suba, 2U, 7U, {}, 2U, 0U, 1U},
	{instruction_t::suba, 2U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::suba, 2U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::suba, 2U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::suba, 2U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::suba, 2U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::suba, 2U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::suba, 2U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::suba, 2U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::suba, 2U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::suba, 2U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::suba, 2U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::suba, 2U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::suba, 2U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::suba, 2U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::suba, 2U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::suba, 2U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::suba, 2U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::suba, 2U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::suba, 2U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::suba, 2U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::suba, 2U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::suba, 2U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::suba, 2U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::suba, 2U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::suba, 2U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::suba, 2U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::suba, 2U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::suba, 2U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::suba, 2U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::suba, 2U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::suba, 2U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::suba, 2U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::suba, 2U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::suba, 2U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::suba, 2U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::suba, 2U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::suba, 2U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::suba, 2U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::suba, 2U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::suba, 2U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::suba, 2U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::suba, 2U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::suba, 2U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::suba, 2U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::suba, 2U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::subx, 2U, 0U, {}, 0U},
	{instruction_t::subx, 2U, 1U, {}, 0U},
	{instruction_t::subx, 2U, 2U, {}, 0U},
	{instruction_t::subx, 2U, 3U, {}, 0U},
	{instruction_t::subx, 2U, 4U, {}, 0U},
	{instruction_t::subx, 2U, 5U, {}, 0U},
	{instruction_t::subx, 2U, 6U, {}, 0U},
	{instruction_t::subx, 2U, 7U, {}, 0U},
	{instruction_t::subx, 2U, 0U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::subx, 2U, 1U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::subx, 2U, 2U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::subx, 2U, 3U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::subx, 2U, 4U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::subx, 2U, 5U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::subx, 2U, 6U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::subx, 2U, 7U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::sub, 2U, 0U, {}, 0U, 1U, 2U},
	{instruction_t::sub, 2U, 1U, {}, 0U, 1U, 2U},
	{instruction_t::sub, 2U, 2U, {}, 0U, 1U, 2U},
	{instruction_t::sub, 2U, 3U, {}, 0U, 1U, 2U},
	{instruction_t::sub, 2U, 4U, {}, 0U, 1U, 2U},
	{instruction_t::sub, 2U, 5U, {}, 0U, 1U, 2U},
	{instruction_t::sub, 2U, 6U, {}, 0U, 1U, 2U},
	{instruction_t::sub, 2U, 7U, {}, 0U, 1U, 2U},
	{instruction_t::sub, 2U, 0U, {}, 0U, 1U, 3U},
	{instruction_t::sub, 2U, 1U, {}, 0U, 1U, 3U},
	{instruction_t::sub, 2U, 2U, {}, 0U, 1U, 3U},
	{instruction_t::sub, 2U, 3U, {}, 0U, 1U, 3U},
	{instruction_t::sub, 2U, 4U, {}, 0U, 1U, 3U},
	{instruction_t::sub, 2U, 5U, {}, 0U, 1U, 3U},
	{instruction_t::sub, 2U, 6U, {}, 0U, 1U, 3U},
	{instruction_t::sub, 2U, 7U, {}, 0U, 1U, 3U},
	{instruction_t::sub, 2U, 0U, {}, 0U, 1U, 4U},
	{instruction_t::sub, 2U, 1U, {}, 0U, 1U, 4U},
	{instruction_t::sub, 2U, 2U, {}, 0U, 1U, 4U},
	{instruction_t::sub, 2U, 3U, {}, 0U, 1U, 4U},
	{instruction_t::sub, 2U, 4U, {}, 0U, 1U, 4U},
	{instruction_t::sub, 2U, 5U, {}, 0U, 1U, 4U},
	{instruction_t::sub, 2U, 6U, {}, 0U, 1U, 4U},
	{instruction_t::sub, 2U, 7U, {}, 0U, 1U, 4U},
	{instruction_t::sub, 2U, 0U, {}, 0U, 1U, 5U},
	{instruction_t::sub, 2U, 1U, {}, 0U, 1U, 5U},
	{instruction_t::sub, 2U, 2U, {}, 0U, 1U, 5U},
	{instruction_t::sub, 2U, 3U, {}, 0U, 1U, 5U},
	{instruction_t::sub, 2U, 4U, {}, 0U, 1U, 5U},
	{instruction_t::sub, 2U, 5U, {}, 0U, 1U, 5U},
	{instruction_t::sub, 2U, 6U, {}, 0U, 1U, 5U},
	{instruction_t::sub, 2U, 7U, {}, 0U, 1U, 5U},
	{instruction_t::sub, 2U, 0U, {}, 0U, 1U, 6U},
	{instruction_t::sub, 2U, 1U, {}, 0U, 1U, 6U},
	{instruction_t::sub, 2U, 2U, {}, 0U, 1U, 6U},
	{instruction_t::sub, 2U, 3U, {}, 0U, 1U, 6U},
	{instruction_t::sub, 2U, 4U, {}, 0U, 1U, 6U},
	{instruction_t::sub, 2U, 5U, {}, 0U, 1U, 6U},
	{instruction_t::sub, 2U, 6U, {}, 0U, 1U, 6U},
	{instruction_t::sub, 2U, 7U, {}, 0U, 1U, 6U},
	{instruction_t::sub, 2U, 0U, {}, 0U, 1U, 7U},
	{instruction_t::sub, 2U, 1U, {}, 0U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::subx, 2U, 0U, {}, 1U},
	{instruction_t::subx, 2U, 1U, {}, 1U},
	{instruction_t::subx, 2U, 2U, {}, 1U},
	{instruction_t::subx, 2U, 3U, {}, 1U},
	{instruction_t::subx, 2U, 4U, {}, 1U},
	{instruction_t::subx, 2U, 5U, {}, 1U},
	{instruction_t::subx, 2U, 6U, {}, 1U},
	{instruction_t::subx, 2U, 7U, {}, 1U},
	{instruction_t::subx, 2U, 0U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::subx, 2U, 1U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::subx, 2U, 2U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::subx, 2U, 3U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::subx, 2U, 4U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::subx, 2U, 5U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::subx, 2U, 6U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::subx, 2U, 7U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::sub, 2U, 0U, {}, 1U, 1U, 2U},
	{instruction_t::sub, 2U, 1U, {}, 1U, 1U, 2U},
	{instruction_t::sub, 2U, 2U, {}, 1U, 1U, 2U},
	{instruction_t::sub, 2U, 3U, {}, 1U, 1U, 2U},
	{instruction_t::sub, 2U, 4U, {}, 1U, 1U, 2U},
	{instruction_t::sub, 2U, 5U, {}, 1U, 1U, 2U},
	{instruction_t::sub, 2U, 6U, {}, 1U, 1U, 2U},
	{instruction_t::sub, 2U, 7U, {}, 1U, 1U, 2U},
	{instruction_t::sub, 2U, 0U, {}, 1U, 1U, 3U},
	{instruction_t::sub, 2U, 1U, {}, 1U, 1U, 3U},
	{instruction_t::sub, 2U, 2U, {}, 1U, 1U, 3U},
	{instruction_t::sub, 2U, 3U, {}, 1U, 1U, 3U},
	{instruction_t::sub, 2U, 4U, {}, 1U, 1U, 3U},
	{instruction_t::sub, 2U, 5U, {}, 1U, 1U, 3U},
	{instruction_t::sub, 2U, 6U, {}, 1U, 1U, 3U},
	{instruction_t::sub, 2U, 7U, {}, 1U, 1U, 3U},
	{instruction_t::sub, 2U, 0U, {}, 1U, 1U, 4U},
	{instruction_t::sub, 2U, 1U, {}, 1U, 1U, 4U},
	{instruction_t::sub, 2U, 2U, {}, 1U, 1U, 4U},
	{instruction_t::sub, 2U, 3U, {}, 1U, 1U, 4U},
	{instruction_t::sub, 2U, 4U, {}, 1U, 1U, 4U},
	{instruction_t::sub, 2U, 5U, {}, 1U, 1U, 4U},
	{instruction_t::sub, 2U, 6U, {}, 1U, 1U, 4U},
	{instruction_t::sub, 2U, 7U, {}, 1U, 1U, 4U},
	{instruction_t::sub, 2U, 0U, {}, 1U, 1U, 5U},
	{instruction_t::sub, 2U, 1U, {}, 1U, 1U, 5U},
	{instruction_t::sub, 2U, 2U, {}, 1U, 1U, 5U},
	{instruction_t::sub, 2U, 3U, {}, 1U, 1U, 5U},
	{instruction_t::sub, 2U, 4U, {}, 1U, 1U, 5U},
	{instruction_t::sub, 2U, 5U, {}, 1U, 1U, 5U},
	{instruction_t::sub, 2U, 6U, {}, 1U, 1U, 5U},
	{instruction_t::sub, 2U, 7U, {}, 1U, 1U, 5U},
	{instruction_t::sub, 2U, 0U, {}, 1U, 1U, 6U},
	{instruction_t::sub, 2U, 1U, {}, 1U, 1U, 6U},
	{instruction_t::sub, 2U, 2U, {}, 1U, 1U, 6U},
	{instruction_t::sub, 2U, 3U, {}, 1U, 1U, 6U},
	{instruction_t::sub, 2U, 4U, {}, 1U, 1U, 6U},
	{instruction_t::sub, 2U, 5U, {}, 1U, 1U, 6U},
	{instruction_t::sub, 2U, 6U, {}, 1U, 1U, 6U},
	{instruction_t::sub, 2U, 7U, {}, 1U, 1U, 6U},
	{instruction_t::sub, 2U, 0U, {}, 1U, 1U, 7U},
	{instruction_t::sub, 2U, 1U, {}, 1U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::subx, 2U, 0U, {}, 2U},
	{instruction_t::subx, 2U, 1U, {}, 2U},
	{instruction_t::subx, 2U, 2U, {}, 2U},
	{instruction_t::subx, 2U, 3U, {}, 2U},
	{instruction_t::subx, 2U, 4U, {}, 2U},
	{instruction_t::subx, 2U, 5U, {}, 2U},
	{instruction_t::subx, 2U, 6U, {}, 2U},
	{instruction_t::subx, 2U, 7U, {}, 2U},
	{instruction_t::subx, 2U, 0U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::subx, 2U, 1U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::subx, 2U, 2U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::subx, 2U, 3U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::subx, 2U, 4U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::subx, 2U, 5U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::subx, 2U, 6U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::subx, 2U, 7U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::sub, 2U, 0U, {}, 2U, 1U, 2U},
	{instruction_t::sub, 2U, 1U, {}, 2U, 1U, 2U},
	{instruction_t::sub, 2U, 2U, {}, 2U, 1U, 2U},
	{instruction_t::sub, 2U, 3U, {}, 2U, 1U, 2U},
	{instruction_t::sub, 2U, 4U, {}, 2U, 1U, 2U},
	{instruction_t::sub, 2U, 5U, {}, 2U, 1U, 2U},
	{instruction_t::sub, 2U, 6U, {}, 2U, 1U, 2U},
	{instruction_t::sub, 2U, 7U, {}, 2U, 1U, 2U},
	{instruction_t::sub, 2U, 0U, {}, 2U, 1U, 3U},
	{instruction_t::sub, 2U, 1U, {}, 2U, 1U, 3U},
	{instruction_t::sub, 2U, 2U, {}, 2U, 1U, 3U},
	{instruction_t::sub, 2U, 3U, {}, 2U, 1U, 3U},
	{instruction_t::sub, 2U, 4U, {}, 2U, 1U, 3U},
	{instruction_t::sub, 2U, 5U, {}, 2U, 1U, 3U},
	{instruction_t::sub, 2U, 6U, {}, 2U, 1U, 3U},
	{instruction_t::sub, 2U, 7U, {}, 2U, 1U, 3U},
	{instruction_t::sub, 2U, 0U, {}, 2U, 1U, 4U},
	{instruction_t::sub, 2U, 1U, {}, 2U, 1U, 4U},
	{instruction_t::sub, 2U, 2U, {}, 2U, 1U, 4U},
	{instruction_t::sub, 2U, 3U, {}, 2U, 1U, 4U},
	{instruction_t::sub, 2U, 4U, {}, 2U, 1U, 4U},
	{instruction_t::sub, 2U, 5U, {}, 2U, 1U, 4U},
	{instruction_t::sub, 2U, 6U, {}, 2U, 1U, 4U},
	{instruction_t::sub, 2U, 7U, {}, 2U, 1U, 4U},
	{instruction_t::sub, 2U, 0U, {}, 2U, 1U, 5U},
	{instruction_t::sub, 2U, 1U, {}, 2U, 1U, 5U},
	{instruction_t::sub, 2U, 2U, {}, 2U, 1U, 5U},
	{instruction_t::sub, 2U, 3U, {}, 2U, 1U, 5U},
	{instruction_t::sub, 2U, 4U, {}, 2U, 1U, 5U},
	{instruction_t::sub, 2U, 5U, {}, 2U, 1U, 5U},
	{instruction_t::sub, 2U, 6U, {}, 2U, 1U, 5U},
	{instruction_t::sub, 2U, 7U, {}, 2U, 1U, 5U},
	{instruction_t::sub, 2U, 0U, {}, 2U, 1U, 6U},
	{instruction_t::sub, 2U, 1U, {}, 2U, 1U, 6U},
	{instruction_t::sub, 2U, 2U, {}, 2U, 1U, 6U},
	{instruction_t::sub, 2U, 3U, {}, 2U, 1U, 6U},
	{instruction_t::sub, 2U, 4U, {}, 2U, 1U, 6U},
	{instruction_t::sub, 2U, 5U, {}, 2U, 1U, 6U},
	{instruction_t::sub, 2U, 6U, {}, 2U, 1U, 6U},
	{instruction_t::sub, 2U, 7U, {}, 2U, 1U, 6U},
	{instruction_t::sub, 2U, 0U, {}, 2U, 1U, 7U},
	{instruction_t::sub, 2U, 1U, {}, 2U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::suba, 2U, 0U, {}, 4U, 0U, 0U},
	{instruction_t::suba, 2U, 1U, {}, 4U, 0U, 0U},
	{instruction_t::suba, 2U, 2U, {}, 4U, 0U, 0U},
	{instruction_t::suba, 2U, 3U, {}, 4U, 0U, 0U},
	{instruction_t::suba, 2U, 4U, {}, 4U, 0U, 0U},
	{instruction_t::suba, 2U, 5U, {}, 4U, 0U, 0U},
	{instruction_t::suba, 2U, 6U, {}, 4U, 0U, 0U},
	{instruction_t::suba, 2U, 7U, {}, 4U, 0U, 0U},
	{instruction_t::suba, 2U, 0U, {}, 4U, 0U, 1U},
	{instruction_t::suba, 2U, 1U, {}, 4U, 0U, 1U},
	{instruction_t::suba, 2U, 2U, {}, 4U, 0U, 1U},
	{instruction_t::suba, 2U, 3U, {}, 4U, 0U, 1U},
	{instruction_t::suba, 2U, 4U, {}, 4U, 0U, 1U},
	{instruction_t::suba, 2U, 5U, {}, 4U, 0U, 1U},
	{instruction_t::suba, 2U, 6U, {}, 4U, 0U, 1U},
	{instruction_t::suba, 2U, 7U, {}, 4U, 0U, 1U},
	{instruction_t::suba, 2U, 0U, {}, 4U, 0U, 2U},
	{instruction_t::suba, 2U, 1U, {}, 4U, 0U, 2U},
	{instruction_t::suba, 2U, 2U, {}, 4U, 0U, 2U},
	{instruction_t::suba, 2U, 3U, {}, 4U, 0U, 2U},
	{instruction_t::suba, 2U, 4U, {}, 4U, 0U, 2U},
	{instruction_t::suba, 2U, 5U, {}, 4U, 0U, 2U},
	{instruction_t::suba, 2U, 6U, {}, 4U, 0U, 2U},
	{instruction_t::suba, 2U, 7U, {}, 4U, 0U, 2U},
	{instruction_t::suba, 2U, 0U, {}, 4U, 0U, 3U},
	{instruction_t::suba, 2U, 1U, {}, 4U, 0U, 3U},
	{instruction_t::suba, 2U, 2U, {}, 4U, 0U, 3U},
	{instruction_t::suba, 2U, 3U, {}, 4U, 0U, 3U},
	{instruction_t::suba, 2U, 4U, {}, 4U, 0U, 3U},
	{instruction_t::suba, 2U, 5U, {}, 4U, 0U, 3U},
	{instruction_t::suba, 2U, 6U, {}, 4U, 0U, 3U},
	{instruction_t::suba, 2U, 7U, {}, 4U, 0U, 3U},
	{instruction_t::suba, 2U, 0U, {}, 4U, 0U, 4U},
	{instruction_t::suba, 2U, 1U, {}, 4U, 0U, 4U},
	{instruction_t::suba, 2U, 2U, {}, 4U, 0U, 4U},
	{instruction_t::suba, 2U, 3U, {}, 4U, 0U, 4U},
	{instruction_t::suba, 2U, 4U, {}, 4U, 0U, 4U},
	{instruction_t::suba, 2U, 5U, {}, 4U, 0U, 4U},
	{instruction_t::suba, 2U, 6U, {}, 4U, 0U, 4U},
	{instruction_t::suba, 2U, 7U, {}, 4U, 0U, 4U},
	{instruction_t::suba, 2U, 0U, {}, 4U, 0U, 5U},
	{instruction_t::suba, 2U, 1U, {}, 4U, 0U, 5U},
	{instruction_t::suba, 2U, 2U, {}, 4U, 0U, 5U},
	{instruction_t::suba, 2U, 3U, {}, 4U, 0U, 5U},
	{instruction_t::suba, 2U, 4U, {}, 4U, 0U, 5U},
	{instruction_t::suba, 2U, 5U, {}, 4U, 0U, 5U},
	{instruction_t::suba, 2U, 6U, {}, 4U, 0U, 5U},
	{instruction_t::suba, 2U, 7U, {}, 4U, 0U, 5U},
	{instruction_t::suba, 2U, 0U, {}, 4U, 0U, 6U},
	{instruction_t::suba, 2U, 1U, {}, 4U, 0U, 6U},
	{instruction_t::suba, 2U, 2U, {}, 4U, 0U, 6U},
	{instruction_t::suba, 2U, 3U, {}, 4U, 0U, 6U},
	{instruction_t::suba, 2U, 4U, {}, 4U, 0U, 6U},
	{instruction_t::suba, 2U, 5U, {}, 4U, 0U, 6U},
	{instruction_t::suba, 2U, 6U, {}, 4U, 0U, 6U},
	{instruction_t::suba, 2U, 7U, {}, 4U, 0U, 6U},
	{instruction_t::suba, 2U, 0U, {}, 4U, 0U, 7U},
	{instruction_t::suba, 2U, 1U, {}, 4U, 0U, 7U},
	{instruction_t::suba, 2U, 2U, {}, 4U, 0U, 7U},
	{instruction_t::suba, 2U, 3U, {}, 4U, 0U, 7U},
	{instruction_t::suba, 2U, 4U, {}, 4U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::sub, 3U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::sub, 3U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::sub, 3U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::sub, 3U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::sub, 3U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::sub, 3U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::sub, 3U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::sub, 3U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::sub, 3U, 0U, {}, 0U, 0U, 1U},
	{instruction_t::sub, 3U, 1U, {}, 0U, 0U, 1U},
	{instruction_t::sub, 3U, 2U, {}, 0U, 0U, 1U},
	{instruction_t::sub, 3U, 3U, {}, 0U, 0U, 1U},
	{instruction_t::sub, 3U, 4U, {}, 0U, 0U, 1U},
	{instruction_t::sub, 3U, 5U, {}, 0U, 0U, 1U},
	{instruction_t::sub, 3U, 6U, {}, 0U, 0U, 1U},
	{instruction_t::sub, 3U, 7U, {}, 0U, 0U, 1U},
	{instruction_t::sub, 3U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::sub, 3U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::sub, 3U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::sub, 3U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::sub, 3U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::sub, 3U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::sub, 3U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::sub, 3U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::sub, 3U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::sub, 3U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::sub, 3U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::sub, 3U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::sub, 3U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::sub, 3U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::sub, 3U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::sub, 3U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::sub, 3U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::sub, 3U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::sub, 3U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::sub, 3U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::sub, 3U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::sub, 3U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::sub, 3U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::sub, 3U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::sub, 3U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::sub, 3U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::sub, 3U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::sub, 3U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::sub, 3U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::sub, 3U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::sub, 3U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::sub, 3U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::sub, 3U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::sub, 3U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::sub, 3U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::sub, 3U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::sub, 3U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::sub, 3U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::sub, 3U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::sub, 3U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::sub, 3U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::sub, 3U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::sub, 3U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::sub, 3U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::sub, 3U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::sub, 3U, 0U, {}, 1U, 0U, 0U},
	{instruction_t::sub, 3U, 1U, {}, 1U, 0U, 0U},
	{instruction_t::sub, 3U, 2U, {}, 1U, 0U, 0U},
	{instruction_t::sub, 3U, 3U, {}, 1U, 0U, 0U},
	{instruction_t::sub, 3U, 4U, {}, 1U, 0U, 0U},
	{instruction_t::sub, 3U, 5U, {}, 1U, 0U, 0U},
	{instruction_t::sub, 3U, 6U, {}, 1U, 0U, 0U},
	{instruction_t::sub, 3U, 7U, {}, 1U, 0U, 0U},
	{instruction_t::sub, 3U, 0U, {}, 1U, 0U, 1U},
	{instruction_t::sub, 3U, 1U, {}, 1U, 0U, 1U},
	{instruction_t::sub, 3U, 2U, {}, 1U, 0U, 1U},
	{instruction_t::sub, 3U, 3U, {}, 1U, 0U, 1U},
	{instruction_t::sub, 3U, 4U, {}, 1U, 0U, 1U},
	{instruction_t::sub, 3U, 5U, {}, 1U, 0U, 1U},
	{instruction_t::sub, 3U, 6U, {}, 1U, 0U, 1U},
	{instruction_t::sub, 3U, 7U, {}, 1U, 0U, 1U},
	{instruction_t::sub, 3U, 0U, {}, 1U, 0U, 2U},
	{instruction_t::sub, 3U, 1U, {}, 1U, 0U, 2U},
	{instruction_t::sub, 3U, 2U, {}, 1U, 0U, 2U},
	{instruction_t::sub, 3U, 3U, {}, 1U, 0U, 2U},
	{instruction_t::sub, 3U, 4U, {}, 1U, 0U, 2U},
	{instruction_t::sub, 3U, 5U, {}, 1U, 0U, 2U},
	{instruction_t::sub, 3U, 6U, {}, 1U, 0U, 2U},
	{instruction_t::sub, 3U, 7U, {}, 1U, 0U, 2U},
	{instruction_t::sub, 3U, 0U, {}, 1U, 0U, 3U},
	{instruction_t::sub, 3U, 1U, {}, 1U, 0U, 3U},
	{instruction_t::sub, 3U, 2U, {}, 1U, 0U, 3U},
	{instruction_t::sub, 3U, 3U, {}, 1U, 0U, 3U},
	{instruction_t::sub, 3U, 4U, {}, 1U, 0U, 3U},
	{instruction_t::sub, 3U, 5U, {}, 1U, 0U, 3U},
	{instruction_t::sub, 3U, 6U, {}, 1U, 0U, 3U},
	{instruction_t::sub, 3U, 7U, {}, 1U, 0U, 3U},
	{instruction_t::sub, 3U, 0U, {}, 1U, 0U, 4U},
	{instruction_t::sub, 3U, 1U, {}, 1U, 0U, 4U},
	{instruction_t::sub, 3U, 2U, {}, 1U, 0U, 4U},
	{instruction_t::sub, 3U, 3U, {}, 1U, 0U, 4U},
	{instruction_t::sub, 3U, 4U, {}, 1U, 0U, 4U},
	{instruction_t::sub, 3U, 5U, {}, 1U, 0U, 4U},
	{instruction_t::sub, 3U, 6U, {}, 1U, 0U, 4U},
	{instruction_t::sub, 3U, 7U, {}, 1U, 0U, 4U},
	{instruction_t::sub, 3U, 0U, {}, 1U, 0U, 5U},
	{instruction_t::sub, 3U, 1U, {}, 1U, 0U, 5U},
	{instruction_t::sub, 3U, 2U, {}, 1U, 0U, 5U},
	{instruction_t::sub, 3U, 3U, {}, 1U, 0U, 5U},
	{instruction_t::sub, 3U, 4U, {}, 1U, 0U, 5U},
	{instruction_t::sub, 3U, 5U, {}, 1U, 0U, 5U},
	{instruction_t::sub, 3U, 6U, {}, 1U, 0U, 5U},
	{instruction_t::sub, 3U, 7U, {}, 1U, 0U, 5U},
	{instruction_t::sub, 3U, 0U, {}, 1U, 0U, 6U},
	{instruction_t::sub, 3U, 1U, {}, 1U, 0U, 6U},
	{instruction_t::sub, 3U, 2U, {}, 1U, 0U, 6U},
	{instruction_t::sub, 3U, 3U, {}, 1U, 0U, 6U},
	{instruction_t::sub, 3U, 4U, {}, 1U, 0U, 6U},
	{instruction_t::sub, 3U, 5U, {}, 1U, 0U, 6U},
	{instruction_t::sub, 3U, 6U, {}, 1U, 0U, 6U},
	{instruction_t::sub, 3U, 7U, {}, 1U, 0U, 6U},
	{instruction_t::sub, 3U, 0U, {}, 1U, 0U, 7U},
	{instruction_t::sub, 3U, 1U, {}, 1U, 0U, 7U},
	{instruction_t::sub, 3U, 2U, {}, 1U, 0U, 7U},
	{instruction_t::sub, 3U, 3U, {}, 1U, 0U, 7U},
	{instruction_t::sub, 3U, 4U, {}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::sub, 3U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::sub, 3U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::sub, 3U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::sub, 3U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::sub, 3U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::sub, 3U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::sub, 3U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::sub, 3U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::sub, 3U, 0U, {}, 2U, 0U, 1U},
	{instruction_t::sub, 3U, 1U, {}, 2U, 0U, 1U},
	{instruction_t::sub, 3U, 2U, {}, 2U, 0U, 1U},
	{instruction_t::sub, 3U, 3U, {}, 2U, 0U, 1U},
	{instruction_t::sub, 3U, 4U, {}, 2U, 0U, 1U},
	{instruction_t::sub, 3U, 5U, {}, 2U, 0U, 1U},
	{instruction_t::sub, 3U, 6U, {}, 2U, 0U, 1U},
	{instruction_t::sub, 3U, 7U, {}, 2U, 0U, 1U},
	{instruction_t::sub, 3U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::sub, 3U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::sub, 3U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::sub, 3U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::sub, 3U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::sub, 3U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::sub, 3U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::sub, 3U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::sub, 3U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::sub, 3U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::sub, 3U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::sub, 3U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::sub, 3U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::sub, 3U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::sub, 3U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::sub, 3U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::sub, 3U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::sub, 3U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::sub, 3U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::sub, 3U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::sub, 3U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::sub, 3U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::sub, 3U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::sub, 3U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::sub, 3U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::sub, 3U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::sub, 3U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::sub, 3U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::sub, 3U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::sub, 3U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::sub, 3U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::sub, 3U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::sub, 3U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::sub, 3U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::sub, 3U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::sub, 3U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::sub, 3U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::sub, 3U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::sub, 3U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::sub, 3U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::sub, 3U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::sub, 3U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::sub, 3U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::sub, 3U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::sub, 3U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::suba, 3U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::suba, 3U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::suba, 3U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::suba, 3U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::suba, 3U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::suba, 3U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::suba, 3U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::suba, 3U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::suba, 3U, 0U, {}, 2U, 0U, 1U},
	{instruction_t::suba, 3U, 1U, {}, 2U, 0U, 1U},
	{instruction_t::suba, 3U, 2U, {}, 2U, 0U, 1U},
	{instruction_t::suba, 3U, 3U, {}, 2U, 0U, 1U},
	{instruction_t::suba, 3U, 4U, {}, 2U, 0U, 1U},
	{instruction_t::suba, 3U, 5U, {}, 2U, 0U, 1U},
	{instruction_t::suba, 3U, 6U, {}, 2U, 0U, 1U},
	{instruction_t::suba, 3U, 7U, {}, 2U, 0U, 1U},
	{instruction_t::suba, 3U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::suba, 3U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::suba, 3U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::suba, 3U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::suba, 3U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::suba, 3U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::suba, 3U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::suba, 3U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::suba, 3U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::suba, 3U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::suba, 3U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::suba, 3U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::suba, 3U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::suba, 3U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::suba, 3U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::suba, 3U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::suba, 3U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::suba, 3U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::suba, 3U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::suba, 3U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::suba, 3U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::suba, 3U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::suba, 3U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::suba, 3U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::suba, 3U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::suba, 3U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::suba, 3U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::suba, 3U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::suba, 3U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::suba, 3U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::suba, 3U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::suba, 3U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::suba, 3U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::suba, 3U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::suba, 3U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::suba, 3U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::suba, 3U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::suba, 3U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::suba, 3U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::suba, 3U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::suba, 3U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::suba, 3U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::suba, 3U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::suba, 3U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::suba, 3U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::subx, 3U, 0U, {}, 0U},
	{instruction_t::subx, 3U, 1U, {}, 0U},
	{instruction_t::subx, 3U, 2U, {}, 0U},
	{instruction_t::subx, 3U, 3U, {}, 0U},
	{instruction_t::subx, 3U, 4U, {}, 0U},
	{instruction_t::subx, 3U, 5U, {}, 0U},
	{instruction_t::subx, 3U, 6U, {}, 0U},
	{instruction_t::subx, 3U, 7U, {}, 0U},
	{instruction_t::subx, 3U, 0U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::subx, 3U, 1U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::subx, 3U, 2U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::subx, 3U, 3U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::subx, 3U, 4U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::subx, 3U, 5U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::subx, 3U, 6U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::subx, 3U, 7U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::sub, 3U, 0U, {}, 0U, 1U, 2U},
	{instruction_t::sub, 3U, 1U, {}, 0U, 1U, 2U},
	{instruction_t::sub, 3U, 2U, {}, 0U, 1U, 2U},
	{instruction_t::sub, 3U, 3U, {}, 0U, 1U, 2U},
	{instruction_t::sub, 3U, 4U, {}, 0U, 1U, 2U},
	{instruction_t::sub, 3U, 5U, {}, 0U, 1U, 2U},
	{instruction_t::sub, 3U, 6U, {}, 0U, 1U, 2U},
	{instruction_t::sub, 3U, 7U, {}, 0U, 1U, 2U},
	{instruction_t::sub, 3U, 0U, {}, 0U, 1U, 3U},
	{instruction_t::sub, 3U, 1U, {}, 0U, 1U, 3U},
	{instruction_t::sub, 3U, 2U, {}, 0U, 1U, 3U},
	{instruction_t::sub, 3U, 3U, {}, 0U, 1U, 3U},
	{instruction_t::sub, 3U, 4U, {}, 0U, 1U, 3U},
	{instruction_t::sub, 3U, 5U, {}, 0U, 1U, 3U},
	{instruction_t::sub, 3U, 6U, {}, 0U, 1U, 3U},
	{instruction_t::sub, 3U, 7U, {}, 0U, 1U, 3U},
	{instruction_t::sub, 3U, 0U, {}, 0U, 1U, 4U},
	{instruction_t::sub, 3U, 1U, {}, 0U, 1U, 4U},
	{instruction_t::sub, 3U, 2U, {}, 0U, 1U, 4U},
	{instruction_t::sub, 3U, 3U, {}, 0U, 1U, 4U},
	{instruction_t::sub, 3U, 4U, {}, 0U, 1U, 4U},
	{instruction_t::sub, 3U, 5U, {}, 0U, 1U, 4U},
	{instruction_t::sub, 3U, 6U, {}, 0U, 1U, 4U},
	{instruction_t::sub, 3U, 7U, {}, 0U, 1U, 4U},
	{instruction_t::sub, 3U, 0U, {}, 0U, 1U, 5U},
	{instruction_t::sub, 3U, 1U, {}, 0U, 1U, 5U},
	{instruction_t::sub, 3U, 2U, {}, 0U, 1U, 5U},
	{instruction_t::sub, 3U, 3U, {}, 0U, 1U, 5U},
	{instruction_t::sub, 3U, 4U, {}, 0U, 1U, 5U},
	{instruction_t::sub, 3U, 5U, {}, 0U, 1U, 5U},
	{instruction_t::sub, 3U, 6U, {}, 0U, 1U, 5U},
	{instruction_t::sub, 3U, 7U, {}, 0U, 1U, 5U},
	{instruction_t::sub, 3U, 0U, {}, 0U, 1U, 6U},
	{instruction_t::sub, 3U, 1U, {}, 0U, 1U, 6U},
	{instruction_t::sub, 3U, 2U, {}, 0U, 1U, 6U},
	{instruction_t::sub, 3U, 3U, {}, 0U, 1U, 6U},
	{instruction_t::sub, 3U, 4U, {}, 0U, 1U, 6U},
	{instruction_t::sub, 3U, 5U, {}, 0U, 1U, 6U},
	{instruction_t::sub, 3U, 6U, {}, 0U, 1U, 6U},
	{instruction_t::sub, 3U, 7U, {}, 0U, 1U, 6U},
	{instruction_t::sub, 3U, 0U, {}, 0U, 1U, 7U},
	{instruction_t::sub, 3U, 1U, {}, 0U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::subx, 3U, 0U, {}, 1U},
	{instruction_t::subx, 3U, 1U, {}, 1U},
	{instruction_t::subx, 3U, 2U, {}, 1U},
	{instruction_t::subx, 3U, 3U, {}, 1U},
	{instruction_t::subx, 3U, 4U, {}, 1U},
	{instruction_t::subx, 3U, 5U, {}, 1U},
	{instruction_t::subx, 3U, 6U, {}, 1U},
	{instruction_t::subx, 3U, 7U, {}, 1U},
	{instruction_t::subx, 3U, 0U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::subx, 3U, 1U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::subx, 3U, 2U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::subx, 3U, 3U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::subx, 3U, 4U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::subx, 3U, 5U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::subx, 3U, 6U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::subx, 3U, 7U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::sub, 3U, 0U, {}, 1U, 1U, 2U},
	{instruction_t::sub, 3U, 1U, {}, 1U, 1U, 2U},
	{instruction_t::sub, 3U, 2U, {}, 1U, 1U, 2U},
	{instruction_t::sub, 3U, 3U, {}, 1U, 1U, 2U},
	{instruction_t::sub, 3U, 4U, {}, 1U, 1U, 2U},
	{instruction_t::sub, 3U, 5U, {}, 1U, 1U, 2U},
	{instruction_t::sub, 3U, 6U, {}, 1U, 1U, 2U},
	{instruction_t::sub, 3U, 7U, {}, 1U, 1U, 2U},
	{instruction_t::sub, 3U, 0U, {}, 1U, 1U, 3U},
	{instruction_t::sub, 3U, 1U, {}, 1U, 1U, 3U},
	{instruction_t::sub, 3U, 2U, {}, 1U, 1U, 3U},
	{instruction_t::sub, 3U, 3U, {}, 1U, 1U, 3U},
	{instruction_t::sub, 3U, 4U, {}, 1U, 1U, 3U},
	{instruction_t::sub, 3U, 5U, {}, 1U, 1U, 3U},
	{instruction_t::sub, 3U, 6U, {}, 1U, 1U, 3U},
	{instruction_t::sub, 3U, 7U, {}, 1U, 1U, 3U},
	{instruction_t::sub, 3U, 0U, {}, 1U, 1U, 4U},
	{instruction_t::sub, 3U, 1U, {}, 1U, 1U, 4U},
	{instruction_t::sub, 3U, 2U, {}, 1U, 1U, 4U},
	{instruction_t::sub, 3U, 3U, {}, 1U, 1U, 4U},
	{instruction_t::sub, 3U, 4U, {}, 1U, 1U, 4U},
	{instruction_t::sub, 3U, 5U, {}, 1U, 1U, 4U},
	{instruction_t::sub, 3U, 6U, {}, 1U, 1U, 4U},
	{instruction_t::sub, 3U, 7U, {}, 1U, 1U, 4U},
	{instruction_t::sub, 3U, 0U, {}, 1U, 1U, 5U},
	{instruction_t::sub, 3U, 1U, {}, 1U, 1U, 5U},
	{instruction_t::sub, 3U, 2U, {}, 1U, 1U, 5U},
	{instruction_t::sub, 3U, 3U, {}, 1U, 1U, 5U},
	{instruction_t::sub, 3U, 4U, {}, 1U, 1U, 5U},
	{instruction_t::sub, 3U, 5U, {}, 1U, 1U, 5U},
	{instruction_t::sub, 3U, 6U, {}, 1U, 1U, 5U},
	{instruction_t::sub, 3U, 7U, {}, 1U, 1U, 5U},
	{instruction_t::sub, 3U, 0U, {}, 1U, 1U, 6U},
	{instruction_t::sub, 3U, 1U, {}, 1U, 1U, 6U},
	{instruction_t::sub, 3U, 2U, {}, 1U, 1U, 6U},
	{instruction_t::sub, 3U, 3U, {}, 1U, 1U, 6U},
	{instruction_t::sub, 3U, 4U, {}, 1U, 1U, 6U},
	{instruction_t::sub, 3U, 5U, {}, 1U, 1U, 6U},
	{instruction_t::sub, 3U, 6U, {}, 1U, 1U, 6U},
	{instruction_t::sub, 3U, 7U, {}, 1U, 1U, 6U},
	{instruction_t::sub, 3U, 0U, {}, 1U, 1U, 7U},
	{instruction_t::sub, 3U, 1U, {}, 1U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::subx, 3U, 0U, {}, 2U},
	{instruction_t::subx, 3U, 1U, {}, 2U},
	{instruction_t::subx, 3U, 2U, {}, 2U},
	{instruction_t::subx, 3U, 3U, {}, 2U},
	{instruction_t::subx, 3U, 4U, {}, 2U},
	{instruction_t::subx, 3U, 5U, {}, 2U},
	{instruction_t::subx, 3U, 6U, {}, 2U},
	{instruction_t::subx, 3U, 7U, {}, 2U},
	{instruction_t::subx, 3U, 0U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::subx, 3U, 1U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::subx, 3U, 2U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::subx, 3U, 3U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::subx, 3U, 4U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::subx, 3U, 5U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::subx, 3U, 6U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::subx, 3U, 7U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::sub, 3U, 0U, {}, 2U, 1U, 2U},
	{instruction_t::sub, 3U, 1U, {}, 2U, 1U, 2U},
	{instruction_t::sub, 3U, 2U, {}, 2U, 1U, 2U},
	{instruction_t::sub, 3U, 3U, {}, 2U, 1U, 2U},
	{instruction_t::sub, 3U, 4U, {}, 2U, 1U, 2U},
	{instruction_t::sub, 3U, 5U, {}, 2U, 1U, 2U},
	{instruction_t::sub, 3U, 6U, {}, 2U, 1U, 2U},
	{instruction_t::sub, 3U, 7U, {}, 2U, 1U, 2U},
	{instruction_t::sub, 3U, 0U, {}, 2U, 1U, 3U},
	{instruction_t::sub, 3U, 1U, {}, 2U, 1U, 3U},
	{instruction_t::sub, 3U, 2U, {}, 2U, 1U, 3U},
	{instruction_t::sub, 3U, 3U, {}, 2U, 1U, 3U},
	{instruction_t::sub, 3U, 4U, {}, 2U, 1U, 3U},
	{instruction_t::sub, 3U, 5U, {}, 2U, 1U, 3U},
	{instruction_t::sub, 3U, 6U, {}, 2U, 1U, 3U},
	{instruction_t::sub, 3U, 7U, {}, 2U, 1U, 3U},
	{instruction_t::sub, 3U, 0U, {}, 2U, 1U, 4U},
	{instruction_t::sub, 3U, 1U, {}, 2U, 1U, 4U},
	{instruction_t::sub, 3U, 2U, {}, 2U, 1U, 4U},
	{instruction_t::sub, 3U, 3U, {}, 2U, 1U, 4U},
	{instruction_t::sub, 3U, 4U, {}, 2U, 1U, 4U},
	{instruction_t::sub, 3U, 5U, {}, 2U, 1U, 4U},
	{instruction_t::sub, 3U, 6U, {}, 2U, 1U, 4U},
	{instruction_t::sub, 3U, 7U, {}, 2U, 1U, 4U},
	{instruction_t::sub, 3U, 0U, {}, 2U, 1U, 5U},
	{instruction_t::sub, 3U, 1U, {}, 2U, 1U, 5U},
	{instruction_t::sub, 3U, 2U, {}, 2U, 1U, 5U},
	{instruction_t::sub, 3U, 3U, {}, 2U, 1U, 5U},
	{instruction_t::sub, 3U, 4U, {}, 2U, 1U, 5U},
	{instruction_t::sub, 3U, 5U, {}, 2U, 1U, 5U},
	{instruction_t::sub, 3U, 6U, {}, 2U, 1U, 5U},
	{instruction_t::sub, 3U, 7U, {}, 2U, 1U, 5U},
	{instruction_t::sub, 3U, 0U, {}, 2U, 1U, 6U},
	{instruction_t::sub, 3U, 1U, {}, 2U, 1U, 6U},
	{instruction_t::sub, 3U, 2U, {}, 2U, 1U, 6U},
	{instruction_t::sub, 3U, 3U, {}, 2U, 1U, 6U},
	{instruction_t::sub, 3U, 4U, {}, 2U, 1U, 6U},
	{instruction_t::sub, 3U, 5U, {}, 2U, 1U, 6U},
	{instruction_t::sub, 3U, 6U, {}, 2U, 1U, 6U},
	{instruction_t::sub, 3U, 7U, {}, 2U, 1U, 6U},
	{instruction_t::sub, 3U, 0U, {}, 2U, 1U, 7U},
	{instruction_t::sub, 3U, 1U, {}, 2U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::suba, 3U, 0U, {}, 4U, 0U, 0U},
	{instruction_t::suba, 3U, 1U, {}, 4U, 0U, 0U},
	{instruction_t::suba, 3U, 2U, {}, 4U, 0U, 0U},
	{instruction_t::suba, 3U, 3U, {}, 4U, 0U, 0U},
	{instruction_t::suba, 3U, 4U, {}, 4U, 0U, 0U},
	{instruction_t::suba, 3U, 5U, {}, 4U, 0U, 0U},
	{instruction_t::suba, 3U, 6U, {}, 4U, 0U, 0U},
	{instruction_t::suba, 3U, 7U, {}, 4U, 0U, 0U},
	{instruction_t::suba, 3U, 0U, {}, 4U, 0U, 1U},
	{instruction_t::suba, 3U, 1U, {}, 4U, 0U, 1U},
	{instruction_t::suba, 3U, 2U, {}, 4U, 0U, 1U},
	{instruction_t::suba, 3U, 3U, {}, 4U, 0U, 1U},
	{instruction_t::suba, 3U, 4U, {}, 4U, 0U, 1U},
	{instruction_t::suba, 3U, 5U, {}, 4U, 0U, 1U},
	{instruction_t::suba, 3U, 6U, {}, 4U, 0U, 1U},
	{instruction_t::suba, 3U, 7U, {}, 4U, 0U, 1U},
	{instruction_t::suba, 3U, 0U, {}, 4U, 0U, 2U},
	{instruction_t::suba, 3U, 1U, {}, 4U, 0U, 2U},
	{instruction_t::suba, 3U, 2U, {}, 4U, 0U, 2U},
	{instruction_t::suba, 3U, 3U, {}, 4U, 0U, 2U},
	{instruction_t::suba, 3U, 4U, {}, 4U, 0U, 2U},
	{instruction_t::suba, 3U, 5U, {}, 4U, 0U, 2U},
	{instruction_t::suba, 3U, 6U, {}, 4U, 0U, 2U},
	{instruction_t::suba, 3U, 7U, {}, 4U, 0U, 2U},
	{instruction_t::suba, 3U, 0U, {}, 4U, 0U, 3U},
	{instruction_t::suba, 3U, 1U, {}, 4U, 0U, 3U},
	{instruction_t::suba, 3U, 2U, {}, 4U, 0U, 3U},
	{instruction_t::suba, 3U, 3U, {}, 4U, 0U, 3U},
	{instruction_t::suba, 3U, 4U, {}, 4U, 0U, 3U},
	{instruction_t::suba, 3U, 5U, {}, 4U, 0U, 3U},
	{instruction_t::suba, 3U, 6U, {}, 4U, 0U, 3U},
	{instruction_t::suba, 3U, 7U, {}, 4U, 0U, 3U},
	{instruction_t::suba, 3U, 0U, {}, 4U, 0U, 4U},
	{instruction_t::suba, 3U, 1U, {}, 4U, 0U, 4U},
	{instruction_t::suba, 3U, 2U, {}, 4U, 0U, 4U},
	{instruction_t::suba, 3U, 3U, {}, 4U, 0U, 4U},
	{instruction_t::suba, 3U, 4U, {}, 4U, 0U, 4U},
	{instruction_t::suba, 3U, 5U, {}, 4U, 0U, 4U},
	{instruction_t::suba, 3U, 6U, {}, 4U, 0U, 4U},
	{instruction_t::suba, 3U, 7U, {}, 4U, 0U, 4U},
	{instruction_t::suba, 3U, 0U, {}, 4U, 0U, 5U},
	{instruction_t::suba, 3U, 1U, {}, 4U, 0U, 5U},
	{instruction_t::suba, 3U, 2U, {}, 4U, 0U, 5U},
	{instruction_t::suba, 3U, 3U, {}, 4U, 0U, 5U},
	{instruction_t::suba, 3U, 4U, {}, 4U, 0U, 5U},
	{instruction_t::suba, 3U, 5U, {}, 4U, 0U, 5U},
	{instruction_t::suba, 3U, 6U, {}, 4U, 0U, 5U},
	{instruction_t::suba, 3U, 7U, {}, 4U, 0U, 5U},
	{instruction_t::suba, 3U, 0U, {}, 4U, 0U, 6U},
	{instruction_t::suba, 3U, 1U, {}, 4U, 0U, 6U},
	{instruction_t::suba, 3U, 2U, {}, 4U, 0U, 6U},
	{instruction_t::suba, 3U, 3U, {}, 4U, 0U, 6U},
	{instruction_t::suba, 3U, 4U, {}, 4U, 0U, 6U},
	{instruction_t::suba, 3U, 5U, {}, 4U, 0U, 6U},
	{instruction_t::suba, 3U, 6U, {}, 4U, 0U, 6U},
	{instruction_t::suba, 3U, 7U, {}, 4U, 0U, 6U},
	{instruction_t::suba, 3U, 0U, {}, 4U, 0U, 7U},
	{instruction_t::suba, 3U, 1U, {}, 4U, 0U, 7U},
	{instruction_t::suba, 3U, 2U, {}, 4U, 0U, 7U},
	{instruction_t::suba, 3U, 3U, {}, 4U, 0U, 7U},
	{instruction_t::suba, 3U, 4U, {}, 4U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::sub, 4U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::sub, 4U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::sub, 4U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::sub, 4U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::sub, 4U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::sub, 4U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::sub, 4U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::sub, 4U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::sub, 4U, 0U, {}, 0U, 0U, 1U},
	{instruction_t::sub, 4U, 1U, {}, 0U, 0U, 1U},
	{instruction_t::sub, 4U, 2U, {}, 0U, 0U, 1U},
	{instruction_t::sub, 4U, 3U, {}, 0U, 0U, 1U},
	{instruction_t::sub, 4U, 4U, {}, 0U, 0U, 1U},
	{instruction_t::sub, 4U, 5U, {}, 0U, 0U, 1U},
	{instruction_t::sub, 4U, 6U, {}, 0U, 0U, 1U},
	{instruction_t::sub, 4U, 7U, {}, 0U, 0U, 1U},
	{instruction_t::sub, 4U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::sub, 4U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::sub, 4U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::sub, 4U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::sub, 4U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::sub, 4U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::sub, 4U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::sub, 4U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::sub, 4U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::sub, 4U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::sub, 4U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::sub, 4U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::sub, 4U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::sub, 4U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::sub, 4U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::sub, 4U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::sub, 4U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::sub, 4U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::sub, 4U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::sub, 4U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::sub, 4U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::sub, 4U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::sub, 4U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::sub, 4U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::sub, 4U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::sub, 4U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::sub, 4U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::sub, 4U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::sub, 4U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::sub, 4U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::sub, 4U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::sub, 4U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::sub, 4U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::sub, 4U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::sub, 4U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::sub, 4U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::sub, 4U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::sub, 4U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::sub, 4U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::sub, 4U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::sub, 4U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::sub, 4U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::sub, 4U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::sub, 4U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::sub, 4U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::sub, 4U, 0U, {}, 1U, 0U, 0U},
	{instruction_t::sub, 4U, 1U, {}, 1U, 0U, 0U},
	{instruction_t::sub, 4U, 2U, {}, 1U, 0U, 0U},
	{instruction_t::sub, 4U, 3U, {}, 1U, 0U, 0U},
	{instruction_t::sub, 4U, 4U, {}, 1U, 0U, 0U},
	{instruction_t::sub, 4U, 5U, {}, 1U, 0U, 0U},
	{instruction_t::sub, 4U, 6U, {}, 1U, 0U, 0U},
	{instruction_t::sub, 4U, 7U, {}, 1U, 0U, 0U},
	{instruction_t::sub, 4U, 0U, {}, 1U, 0U, 1U},
	{instruction_t::sub, 4U, 1U, {}, 1U, 0U, 1U},
	{instruction_t::sub, 4U, 2U, {}, 1U, 0U, 1U},
	{instruction_t::sub, 4U, 3U, {}, 1U, 0U, 1U},
	{instruction_t::sub, 4U, 4U, {}, 1U, 0U, 1U},
	{instruction_t::sub, 4U, 5U, {}, 1U, 0U, 1U},
	{instruction_t::sub, 4U, 6U, {}, 1U, 0U, 1U},
	{instruction_t::sub, 4U, 7U, {}, 1U, 0U, 1U},
	{instruction_t::sub, 4U, 0U, {}, 1U, 0U, 2U},
	{instruction_t::sub, 4U, 1U, {}, 1U, 0U, 2U},
	{instruction_t::sub, 4U, 2U, {}, 1U, 0U, 2U},
	{instruction_t::sub, 4U, 3U, {}, 1U, 0U, 2U},
	{instruction_t::sub, 4U, 4U, {}, 1U, 0U, 2U},
	{instruction_t::sub, 4U, 5U, {}, 1U, 0U, 2U},
	{instruction_t::sub, 4U, 6U, {}, 1U, 0U, 2U},
	{instruction_t::sub, 4U, 7U, {}, 1U, 0U, 2U},
	{instruction_t::sub, 4U, 0U, {}, 1U, 0U, 3U},
	{instruction_t::sub, 4U, 1U, {}, 1U, 0U, 3U},
	{instruction_t::sub, 4U, 2U, {}, 1U, 0U, 3U},
	{instruction_t::sub, 4U, 3U, {}, 1U, 0U, 3U},
	{instruction_t::sub, 4U, 4U, {}, 1U, 0U, 3U},
	{instruction_t::sub, 4U, 5U, {}, 1U, 0U, 3U},
	{instruction_t::sub, 4U, 6U, {}, 1U, 0U, 3U},
	{instruction_t::sub, 4U, 7U, {}, 1U, 0U, 3U},
	{instruction_t::sub, 4U, 0U, {}, 1U, 0U, 4U},
	{instruction_t::sub, 4U, 1U, {}, 1U, 0U, 4U},
	{instruction_t::sub, 4U, 2U, {}, 1U, 0U, 4U},
	{instruction_t::sub, 4U, 3U, {}, 1U, 0U, 4U},
	{instruction_t::sub, 4U, 4U, {}, 1U, 0U, 4U},
	{instruction_t::sub, 4U, 5U, {}, 1U, 0U, 4U},
	{instruction_t::sub, 4U, 6U, {}, 1U, 0U, 4U},
	{instruction_t::sub, 4U, 7U, {}, 1U, 0U, 4U},
	{instruction_t::sub, 4U, 0U, {}, 1U, 0U, 5U},
	{instruction_t::sub, 4U, 1U, {}, 1U, 0U, 5U},
	{instruction_t::sub, 4U, 2U, {}, 1U, 0U, 5U},
	{instruction_t::sub, 4U, 3U, {}, 1U, 0U, 5U},
	{instruction_t::sub, 4U, 4U, {}, 1U, 0U, 5U},
	{instruction_t::sub, 4U, 5U, {}, 1U, 0U, 5U},
	{instruction_t::sub, 4U, 6U, {}, 1U, 0U, 5U},
	{instruction_t::sub, 4U, 7U, {}, 1U, 0U, 5U},
	{instruction_t::sub, 4U, 0U, {}, 1U, 0U, 6U},
	{instruction_t::sub, 4U, 1U, {}, 1U, 0U, 6U},
	{instruction_t::sub, 4U, 2U, {}, 1U, 0U, 6U},
	{instruction_t::sub, 4U, 3U, {}, 1U, 0U, 6U},
	{instruction_t::sub, 4U, 4U, {}, 1U, 0U, 6U},
	{instruction_t::sub, 4U, 5U, {}, 1U, 0U, 6U},
	{instruction_t::sub, 4U, 6U, {}, 1U, 0U, 6U},
	{instruction_t::sub, 4U, 7U, {}, 1U, 0U, 6U},
	{instruction_t::sub, 4U, 0U, {}, 1U, 0U, 7U},
	{instruction_t::sub, 4U, 1U, {}, 1U, 0U, 7U},
	{instruction_t::sub, 4U, 2U, {}, 1U, 0U, 7U},
	{instruction_t::sub, 4U, 3U, {}, 1U, 0U, 7U},
	{instruction_t::sub, 4U, 4U, {}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::sub, 4U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::sub, 4U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::sub, 4U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::sub, 4U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::sub, 4U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::sub, 4U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::sub, 4U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::sub, 4U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::sub, 4U, 0U, {}, 2U, 0U, 1U},
	{instruction_t::sub, 4U, 1U, {}, 2U, 0U, 1U},
	{instruction_t::sub, 4U, 2U, {}, 2U, 0U, 1U},
	{instruction_t::sub, 4U, 3U, {}, 2U, 0U, 1U},
	{instruction_t::sub, 4U, 4U, {}, 2U, 0U, 1U},
	{instruction_t::sub, 4U, 5U, {}, 2U, 0U, 1U},
	{instruction_t::sub, 4U, 6U, {}, 2U, 0U, 1U},
	{instruction_t::sub, 4U, 7U, {}, 2U, 0U, 1U},
	{instruction_t::sub, 4U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::sub, 4U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::sub, 4U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::sub, 4U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::sub, 4U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::sub, 4U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::sub, 4U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::sub, 4U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::sub, 4U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::sub, 4U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::sub, 4U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::sub, 4U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::sub, 4U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::sub, 4U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::sub, 4U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::sub, 4U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::sub, 4U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::sub, 4U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::sub, 4U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::sub, 4U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::sub, 4U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::sub, 4U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::sub, 4U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::sub, 4U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::sub, 4U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::sub, 4U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::sub, 4U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::sub, 4U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::sub, 4U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::sub, 4U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::sub, 4U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::sub, 4U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::sub, 4U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::sub, 4U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::sub, 4U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::sub, 4U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::sub, 4U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::sub, 4U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::sub, 4U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::sub, 4U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::sub, 4U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::sub, 4U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::sub, 4U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::sub, 4U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::sub, 4U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::suba, 4U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::suba, 4U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::suba, 4U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::suba, 4U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::suba, 4U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::suba, 4U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::suba, 4U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::suba, 4U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::suba, 4U, 0U, {}, 2U, 0U, 1U},
	{instruction_t::suba, 4U, 1U, {}, 2U, 0U, 1U},
	{instruction_t::suba, 4U, 2U, {}, 2U, 0U, 1U},
	{instruction_t::suba, 4U, 3U, {}, 2U, 0U, 1U},
	{instruction_t::suba, 4U, 4U, {}, 2U, 0U, 1U},
	{instruction_t::suba, 4U, 5U, {}, 2U, 0U, 1U},
	{instruction_t::suba, 4U, 6U, {}, 2U, 0U, 1U},
	{instruction_t::suba, 4U, 7U, {}, 2U, 0U, 1U},
	{instruction_t::suba, 4U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::suba, 4U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::suba, 4U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::suba, 4U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::suba, 4U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::suba, 4U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::suba, 4U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::suba, 4U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::suba, 4U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::suba, 4U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::suba, 4U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::suba, 4U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::suba, 4U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::suba, 4U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::suba, 4U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::suba, 4U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::suba, 4U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::suba, 4U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::suba, 4U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::suba, 4U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::suba, 4U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::suba, 4U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::suba, 4U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::suba, 4U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::suba, 4U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::suba, 4U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::suba, 4U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::suba, 4U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::suba, 4U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::suba, 4U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::suba, 4U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::suba, 4U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::suba, 4U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::suba, 4U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::suba, 4U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::suba, 4U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::suba, 4U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::suba, 4U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::suba, 4U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::suba, 4U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::suba, 4U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::suba, 4U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::suba, 4U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::suba, 4U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::suba, 4U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::subx, 4U, 0U, {}, 0U},
	{instruction_t::subx, 4U, 1U, {}, 0U},
	{instruction_t::subx, 4U, 2U, {}, 0U},
	{instruction_t::subx, 4U, 3U, {}, 0U},
	{instruction_t::subx, 4U, 4U, {}, 0U},
	{instruction_t::subx, 4U, 5U, {}, 0U},
	{instruction_t::subx, 4U, 6U, {}, 0U},
	{instruction_t::subx, 4U, 7U, {}, 0U},
	{instruction_t::subx, 4U, 0U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::subx, 4U, 1U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::subx, 4U, 2U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::subx, 4U, 3U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::subx, 4U, 4U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::subx, 4U, 5U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::subx, 4U, 6U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::subx, 4U, 7U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::sub, 4U, 0U, {}, 0U, 1U, 2U},
	{instruction_t::sub, 4U, 1U, {}, 0U, 1U, 2U},
	{instruction_t::sub, 4U, 2U, {}, 0U, 1U, 2U},
	{instruction_t::sub, 4U, 3U, {}, 0U, 1U, 2U},
	{instruction_t::sub, 4U, 4U, {}, 0U, 1U, 2U},
	{instruction_t::sub, 4U, 5U, {}, 0U, 1U, 2U},
	{instruction_t::sub, 4U, 6U, {}, 0U, 1U, 2U},
	{instruction_t::sub, 4U, 7U, {}, 0U, 1U, 2U},
	{instruction_t::sub, 4U, 0U, {}, 0U, 1U, 3U},
	{instruction_t::sub, 4U, 1U, {}, 0U, 1U, 3U},
	{instruction_t::sub, 4U, 2U, {}, 0U, 1U, 3U},
	{instruction_t::sub, 4U, 3U, {}, 0U, 1U, 3U},
	{instruction_t::sub, 4U, 4U, {}, 0U, 1U, 3U},
	{instruction_t::sub, 4U, 5U, {}, 0U, 1U, 3U},
	{instruction_t::sub, 4U, 6U, {}, 0U, 1U, 3U},
	{instruction_t::sub, 4U, 7U, {}, 0U, 1U, 3U},
	{instruction_t::sub, 4U, 0U, {}, 0U, 1U, 4U},
	{instruction_t::sub, 4U, 1U, {}, 0U, 1U, 4U},
	{instruction_t::sub, 4U, 2U, {}, 0U, 1U, 4U},
	{instruction_t::sub, 4U, 3U, {}, 0U, 1U, 4U},
	{instruction_t::sub, 4U, 4U, {}, 0U, 1U, 4U},
	{instruction_t::sub, 4U, 5U, {}, 0U, 1U, 4U},
	{instruction_t::sub, 4U, 6U, {}, 0U, 1U, 4U},
	{instruction_t::sub, 4U, 7U, {}, 0U, 1U, 4U},
	{instruction_t::sub, 4U, 0U, {}, 0U, 1U, 5U},
	{instruction_t::sub, 4U, 1U, {}, 0U, 1U, 5U},
	{instruction_t::sub, 4U, 2U, {}, 0U, 1U, 5U},
	{instruction_t::sub, 4U, 3U, {}, 0U, 1U, 5U},
	{instruction_t::sub, 4U, 4U, {}, 0U, 1U, 5U},
	{instruction_t::sub, 4U, 5U, {}, 0U, 1U, 5U},
	{instruction_t::sub, 4U, 6U, {}, 0U, 1U, 5U},
	{instruction_t::sub, 4U, 7U, {}, 0U, 1U, 5U},
	{instruction_t::sub, 4U, 0U, {}, 0U, 1U, 6U},
	{instruction_t::sub, 4U, 1U, {}, 0U, 1U, 6U},
	{instruction_t::sub, 4U, 2U, {}, 0U, 1U, 6U},
	{instruction_t::sub, 4U, 3U, {}, 0U, 1U, 6U},
	{instruction_t::sub, 4U, 4U, {}, 0U, 1U, 6U},
	{instruction_t::sub, 4U, 5U, {}, 0U, 1U, 6U},
	{instruction_t::sub, 4U, 6U, {}, 0U, 1U, 6U},
	{instruction_t::sub, 4U, 7U, {}, 0U, 1U, 6U},
	{instruction_t::sub, 4U, 0U, {}, 0U, 1U, 7U},
	{instruction_t::sub, 4U, 1U, {}, 0U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::subx, 4U, 0U, {}, 1U},
	{instruction_t::subx, 4U, 1U, {}, 1U},
	{instruction_t::subx, 4U, 2U, {}, 1U},
	{instruction_t::subx, 4U, 3U, {}, 1U},
	{instruction_t::subx, 4U, 4U, {}, 1U},
	{instruction_t::subx, 4U, 5U, {}, 1U},
	{instruction_t::subx, 4U, 6U, {}, 1U},
	{instruction_t::subx, 4U, 7U, {}, 1U},
	{instruction_t::subx, 4U, 0U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::subx, 4U, 1U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::subx, 4U, 2U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::subx, 4U, 3U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::subx, 4U, 4U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::subx, 4U, 5U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::subx, 4U, 6U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::subx, 4U, 7U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::sub, 4U, 0U, {}, 1U, 1U, 2U},
	{instruction_t::sub, 4U, 1U, {}, 1U, 1U, 2U},
	{instruction_t::sub, 4U, 2U, {}, 1U, 1U, 2U},
	{instruction_t::sub, 4U, 3U, {}, 1U, 1U, 2U},
	{instruction_t::sub, 4U, 4U, {}, 1U, 1U, 2U},
	{instruction_t::sub, 4U, 5U, {}, 1U, 1U, 2U},
	{instruction_t::sub, 4U, 6U, {}, 1U, 1U, 2U},
	{instruction_t::sub, 4U, 7U, {}, 1U, 1U, 2U},
	{instruction_t::sub, 4U, 0U, {}, 1U, 1U, 3U},
	{instruction_t::sub, 4U, 1U, {}, 1U, 1U, 3U},
	{instruction_t::sub, 4U, 2U, {}, 1U, 1U, 3U},
	{instruction_t::sub, 4U, 3U, {}, 1U, 1U, 3U},
	{instruction_t::sub, 4U, 4U, {}, 1U, 1U, 3U},
	{instruction_t::sub, 4U, 5U, {}, 1U, 1U, 3U},
	{instruction_t::sub, 4U, 6U, {}, 1U, 1U, 3U},
	{instruction_t::sub, 4U, 7U, {}, 1U, 1U, 3U},
	{instruction_t::sub, 4U, 0U, {}, 1U, 1U, 4U},
	{instruction_t::sub, 4U, 1U, {}, 1U, 1U, 4U},
	{instruction_t::sub, 4U, 2U, {}, 1U, 1U, 4U},
	{instruction_t::sub, 4U, 3U, {}, 1U, 1U, 4U},
	{instruction_t::sub, 4U, 4U, {}, 1U, 1U, 4U},
	{instruction_t::sub, 4U, 5U, {}, 1U, 1U, 4U},
	{instruction_t::sub, 4U, 6U, {}, 1U, 1U, 4U},
	{instruction_t::sub, 4U, 7U, {}, 1U, 1U, 4U},
	{instruction_t::sub, 4U, 0U, {}, 1U, 1U, 5U},
	{instruction_t::sub, 4U, 1U, {}, 1U, 1U, 5U},
	{instruction_t::sub, 4U, 2U, {}, 1U, 1U, 5U},
	{instruction_t::sub, 4U, 3U, {}, 1U, 1U, 5U},
	{instruction_t::sub, 4U, 4U, {}, 1U, 1U, 5U},
	{instruction_t::sub, 4U, 5U, {}, 1U, 1U, 5U},
	{instruction_t::sub, 4U, 6U, {}, 1U, 1U, 5U},
	{instruction_t::sub, 4U, 7U, {}, 1U, 1U, 5U},
	{instruction_t::sub, 4U, 0U, {}, 1U, 1U, 6U},
	{instruction_t::sub, 4U, 1U, {}, 1U, 1U, 6U},
	{instruction_t::sub, 4U, 2U, {}, 1U, 1U, 6U},
	{instruction_t::sub, 4U, 3U, {}, 1U, 1U, 6U},
	{instruction_t::sub, 4U, 4U, {}, 1U, 1U, 6U},
	{instruction_t::sub, 4U, 5U, {}, 1U, 1U, 6U},
	{instruction_t::sub, 4U, 6U, {}, 1U, 1U, 6U},
	{instruction_t::sub, 4U, 7U, {}, 1U, 1U, 6U},
	{instruction_t::sub, 4U, 0U, {}, 1U, 1U, 7U},
	{instruction_t::sub, 4U, 1U, {}, 1U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::subx, 4U, 0U, {}, 2U},
	{instruction_t::subx, 4U, 1U, {}, 2U},
	{instruction_t::subx, 4U, 2U, {}, 2U},
	{instruction_t::subx, 4U, 3U, {}, 2U},
	{instruction_t::subx, 4U, 4U, {}, 2U},
	{instruction_t::subx, 4U, 5U, {}, 2U},
	{instruction_t::subx, 4U, 6U, {}, 2U},
	{instruction_t::subx, 4U, 7U, {}, 2U},
	{instruction_t::subx, 4U, 0U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::subx, 4U, 1U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::subx, 4U, 2U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::subx, 4U, 3U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::subx, 4U, 4U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::subx, 4U, 5U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::subx, 4U, 6U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::subx, 4U, 7U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::sub, 4U, 0U, {}, 2U, 1U, 2U},
	{instruction_t::sub, 4U, 1U, {}, 2U, 1U, 2U},
	{instruction_t::sub, 4U, 2U, {}, 2U, 1U, 2U},
	{instruction_t::sub, 4U, 3U, {}, 2U, 1U, 2U},
	{instruction_t::sub, 4U, 4U, {}, 2U, 1U, 2U},
	{instruction_t::sub, 4U, 5U, {}, 2U, 1U, 2U},
	{instruction_t::sub, 4U, 6U, {}, 2U, 1U, 2U},
	{instruction_t::sub, 4U, 7U, {}, 2U, 1U, 2U},
	{instruction_t::sub, 4U, 0U, {}, 2U, 1U, 3U},
	{instruction_t::sub, 4U, 1U, {}, 2U, 1U, 3U},
	{instruction_t::sub, 4U, 2U, {}, 2U, 1U, 3U},
	{instruction_t::sub, 4U, 3U, {}, 2U, 1U, 3U},
	{instruction_t::sub, 4U, 4U, {}, 2U, 1U, 3U},
	{instruction_t::sub, 4U, 5U, {}, 2U, 1U, 3U},
	{instruction_t::sub, 4U, 6U, {}, 2U, 1U, 3U},
	{instruction_t::sub, 4U, 7U, {}, 2U, 1U, 3U},
	{instruction_t::sub, 4U, 0U, {}, 2U, 1U, 4U},
	{instruction_t::sub, 4U, 1U, {}, 2U, 1U, 4U},
	{instruction_t::sub, 4U, 2U, {}, 2U, 1U, 4U},
	{instruction_t::sub, 4U, 3U, {}, 2U, 1U, 4U},
	{instruction_t::sub, 4U, 4U, {}, 2U, 1U, 4U},
	{instruction_t::sub, 4U, 5U, {}, 2U, 1U, 4U},
	{instruction_t::sub, 4U, 6U, {}, 2U, 1U, 4U},
	{instruction_t::sub, 4U, 7U, {}, 2U, 1U, 4U},
	{instruction_t::sub, 4U, 0U, {}, 2U, 1U, 5U},
	{instruction_t::sub, 4U, 1U, {}, 2U, 1U, 5U},
	{instruction_t::sub, 4U, 2U, {}, 2U, 1U, 5U},
	{instruction_t::sub, 4U, 3U, {}, 2U, 1U, 5U},
	{instruction_t::sub, 4U, 4U, {}, 2U, 1U, 5U},
	{instruction_t::sub, 4U, 5U, {}, 2U, 1U, 5U},
	{instruction_t::sub, 4U, 6U, {}, 2U, 1U, 5U},
	{instruction_t::sub, 4U, 7U, {}, 2U, 1U, 5U},
	{instruction_t::sub, 4U, 0U, {}, 2U, 1U, 6U},
	{instruction_t::sub, 4U, 1U, {}, 2U, 1U, 6U},
	{instruction_t::sub, 4U, 2U, {}, 2U, 1U, 6U},
	{instruction_t::sub, 4U, 3U, {}, 2U, 1U, 6U},
	{instruction_t::sub, 4U, 4U, {}, 2U, 1U, 6U},
	{instruction_t::sub, 4U, 5U, {}, 2U, 1U, 6U},
	{instruction_t::sub, 4U, 6U, {}, 2U, 1U, 6U},
	{instruction_t::sub, 4U, 7U, {}, 2U, 1U, 6U},
	{instruction_t::sub, 4U, 0U, {}, 2U, 1U, 7U},
	{instruction_t::sub, 4U, 1U, {}, 2U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::suba, 4U, 0U, {}, 4U, 0U, 0U},
	{instruction_t::suba, 4U, 1U, {}, 4U, 0U, 0U},
	{instruction_t::suba, 4U, 2U, {}, 4U, 0U, 0U},
	{instruction_t::suba, 4U, 3U, {}, 4U, 0U, 0U},
	{instruction_t::suba, 4U, 4U, {}, 4U, 0U, 0U},
	{instruction_t::suba, 4U, 5U, {}, 4U, 0U, 0U},
	{instruction_t::suba, 4U, 6U, {}, 4U, 0U, 0U},
	{instruction_t::suba, 4U, 7U, {}, 4U, 0U, 0U},
	{instruction_t::suba, 4U, 0U, {}, 4U, 0U, 1U},
	{instruction_t::suba, 4U, 1U, {}, 4U, 0U, 1U},
	{instruction_t::suba, 4U, 2U, {}, 4U, 0U, 1U},
	{instruction_t::suba, 4U, 3U, {}, 4U, 0U, 1U},
	{instruction_t::suba, 4U, 4U, {}, 4U, 0U, 1U},
	{instruction_t::suba, 4U, 5U, {}, 4U, 0U, 1U},
	{instruction_t::suba, 4U, 6U, {}, 4U, 0U, 1U},
	{instruction_t::suba, 4U, 7U, {}, 4U, 0U, 1U},
	{instruction_t::suba, 4U, 0U, {}, 4U, 0U, 2U},
	{instruction_t::suba, 4U, 1U, {}, 4U, 0U, 2U},
	{instruction_t::suba, 4U, 2U, {}, 4U, 0U, 2U},
	{instruction_t::suba, 4U, 3U, {}, 4U, 0U, 2U},
	{instruction_t::suba, 4U, 4U, {}, 4U, 0U, 2U},
	{instruction_t::suba, 4U, 5U, {}, 4U, 0U, 2U},
	{instruction_t::suba, 4U, 6U, {}, 4U, 0U, 2U},
	{instruction_t::suba, 4U, 7U, {}, 4U, 0U, 2U},
	{instruction_t::suba, 4U, 0U, {}, 4U, 0U, 3U},
	{instruction_t::suba, 4U, 1U, {}, 4U, 0U, 3U},
	{instruction_t::suba, 4U, 2U, {}, 4U, 0U, 3U},
	{instruction_t::suba, 4U, 3U, {}, 4U, 0U, 3U},
	{instruction_t::suba, 4U, 4U, {}, 4U, 0U, 3U},
	{instruction_t::suba, 4U, 5U, {}, 4U, 0U, 3U},
	{instruction_t::suba, 4U, 6U, {}, 4U, 0U, 3U},
	{instruction_t::suba, 4U, 7U, {}, 4U, 0U, 3U},
	{instruction_t::suba, 4U, 0U, {}, 4U, 0U, 4U},
	{instruction_t::suba, 4U, 1U, {}, 4U, 0U, 4U},
	{instruction_t::suba, 4U, 2U, {}, 4U, 0U, 4U},
	{instruction_t::suba, 4U, 3U, {}, 4U, 0U, 4U},
	{instruction_t::suba, 4U, 4U, {}, 4U, 0U, 4U},
	{instruction_t::suba, 4U, 5U, {}, 4U, 0U, 4U},
	{instruction_t::suba, 4U, 6U, {}, 4U, 0U, 4U},
	{instruction_t::suba, 4U, 7U, {}, 4U, 0U, 4U},
	{instruction_t::suba, 4U, 0U, {}, 4U, 0U, 5U},
	{instruction_t::suba, 4U, 1U, {}, 4U, 0U, 5U},
	{instruction_t::suba, 4U, 2U, {}, 4U, 0U, 5U},
	{instruction_t::suba, 4U, 3U, {}, 4U, 0U, 5U},
	{instruction_t::suba, 4U, 4U, {}, 4U, 0U, 5U},
	{instruction_t::suba, 4U, 5U, {}, 4U, 0U, 5U},
	{instruction_t::suba, 4U, 6U, {}, 4U, 0U, 5U},
	{instruction_t::suba, 4U, 7U, {}, 4U, 0U, 5U},
	{instruction_t::suba, 4U, 0U, {}, 4U, 0U, 6U},
	{instruction_t::suba, 4U, 1U, {}, 4U, 0U, 6U},
	{instruction_t::suba, 4U, 2U, {}, 4U, 0U, 6U},
	{instruction_t::suba, 4U, 3U, {}, 4U, 0U, 6U},
	{instruction_t::suba, 4U, 4U, {}, 4U, 0U, 6U},
	{instruction_t::suba, 4U, 5U, {}, 4U, 0U, 6U},
	{instruction_t::suba, 4U, 6U, {}, 4U, 0U, 6U},
	{instruction_t::suba, 4U, 7U, {}, 4U, 0U, 6U},
	{instruction_t::suba, 4U, 0U, {}, 4U, 0U, 7U},
	{instruction_t::suba, 4U, 1U, {}, 4U, 0U, 7U},
	{instruction_t::suba, 4U, 2U, {}, 4U, 0U, 7U},
	{instruction_t::suba, 4U, 3U, {}, 4U, 0U, 7U},
	{instruction_t::suba, 4U, 4U, {}, 4U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::sub, 5U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::sub, 5U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::sub, 5U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::sub, 5U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::sub, 5U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::sub, 5U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::sub, 5U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::sub, 5U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::sub, 5U, 0U, {}, 0U, 0U, 1U},
	{instruction_t::sub, 5U, 1U, {}, 0U, 0U, 1U},
	{instruction_t::sub, 5U, 2U, {}, 0U, 0U, 1U},
	{instruction_t::sub, 5U, 3U, {}, 0U, 0U, 1U},
	{instruction_t::sub, 5U, 4U, {}, 0U, 0U, 1U},
	{instruction_t::sub, 5U, 5U, {}, 0U, 0U, 1U},
	{instruction_t::sub, 5U, 6U, {}, 0U, 0U, 1U},
	{instruction_t::sub, 5U, 7U, {}, 0U, 0U, 1U},
	{instruction_t::sub, 5U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::sub, 5U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::sub, 5U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::sub, 5U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::sub, 5U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::sub, 5U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::sub, 5U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::sub, 5U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::sub, 5U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::sub, 5U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::sub, 5U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::sub, 5U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::sub, 5U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::sub, 5U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::sub, 5U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::sub, 5U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::sub, 5U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::sub, 5U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::sub, 5U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::sub, 5U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::sub, 5U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::sub, 5U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::sub, 5U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::sub, 5U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::sub, 5U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::sub, 5U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::sub, 5U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::sub, 5U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::sub, 5U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::sub, 5U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::sub, 5U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::sub, 5U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::sub, 5U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::sub, 5U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::sub, 5U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::sub, 5U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::sub, 5U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::sub, 5U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::sub, 5U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::sub, 5U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::sub, 5U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::sub, 5U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::sub, 5U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::sub, 5U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::sub, 5U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::sub, 5U, 0U, {}, 1U, 0U, 0U},
	{instruction_t::sub, 5U, 1U, {}, 1U, 0U, 0U},
	{instruction_t::sub, 5U, 2U, {}, 1U, 0U, 0U},
	{instruction_t::sub, 5U, 3U, {}, 1U, 0U, 0U},
	{instruction_t::sub, 5U, 4U, {}, 1U, 0U, 0U},
	{instruction_t::sub, 5U, 5U, {}, 1U, 0U, 0U},
	{instruction_t::sub, 5U, 6U, {}, 1U, 0U, 0U},
	{instruction_t::sub, 5U, 7U, {}, 1U, 0U, 0U},
	{instruction_t::sub, 5U, 0U, {}, 1U, 0U, 1U},
	{instruction_t::sub, 5U, 1U, {}, 1U, 0U, 1U},
	{instruction_t::sub, 5U, 2U, {}, 1U, 0U, 1U},
	{instruction_t::sub, 5U, 3U, {}, 1U, 0U, 1U},
	{instruction_t::sub, 5U, 4U, {}, 1U, 0U, 1U},
	{instruction_t::sub, 5U, 5U, {}, 1U, 0U, 1U},
	{instruction_t::sub, 5U, 6U, {}, 1U, 0U, 1U},
	{instruction_t::sub, 5U, 7U, {}, 1U, 0U, 1U},
	{instruction_t::sub, 5U, 0U, {}, 1U, 0U, 2U},
	{instruction_t::sub, 5U, 1U, {}, 1U, 0U, 2U},
	{instruction_t::sub, 5U, 2U, {}, 1U, 0U, 2U},
	{instruction_t::sub, 5U, 3U, {}, 1U, 0U, 2U},
	{instruction_t::sub, 5U, 4U, {}, 1U, 0U, 2U},
	{instruction_t::sub, 5U, 5U, {}, 1U, 0U, 2U},
	{instruction_t::sub, 5U, 6U, {}, 1U, 0U, 2U},
	{instruction_t::sub, 5U, 7U, {}, 1U, 0U, 2U},
	{instruction_t::sub, 5U, 0U, {}, 1U, 0U, 3U},
	{instruction_t::sub, 5U, 1U, {}, 1U, 0U, 3U},
	{instruction_t::sub, 5U, 2U, {}, 1U, 0U, 3U},
	{instruction_t::sub, 5U, 3U, {}, 1U, 0U, 3U},
	{instruction_t::sub, 5U, 4U, {}, 1U, 0U, 3U},
	{instruction_t::sub, 5U, 5U, {}, 1U, 0U, 3U},
	{instruction_t::sub, 5U, 6U, {}, 1U, 0U, 3U},
	{instruction_t::sub, 5U, 7U, {}, 1U, 0U, 3U},
	{instruction_t::sub, 5U, 0U, {}, 1U, 0U, 4U},
	{instruction_t::sub, 5U, 1U, {}, 1U, 0U, 4U},
	{instruction_t::sub, 5U, 2U, {}, 1U, 0U, 4U},
	{instruction_t::sub, 5U, 3U, {}, 1U, 0U, 4U},
	{instruction_t::sub, 5U, 4U, {}, 1U, 0U, 4U},
	{instruction_t::sub, 5U, 5U, {}, 1U, 0U, 4U},
	{instruction_t::sub, 5U, 6U, {}, 1U, 0U, 4U},
	{instruction_t::sub, 5U, 7U, {}, 1U, 0U, 4U},
	{instruction_t::sub, 5U, 0U, {}, 1U, 0U, 5U},
	{instruction_t::sub, 5U, 1U, {}, 1U, 0U, 5U},
	{instruction_t::sub, 5U, 2U, {}, 1U, 0U, 5U},
	{instruction_t::sub, 5U, 3U, {}, 1U, 0U, 5U},
	{instruction_t::sub, 5U, 4U, {}, 1U, 0U, 5U},
	{instruction_t::sub, 5U, 5U, {}, 1U, 0U, 5U},
	{instruction_t::sub, 5U, 6U, {}, 1U, 0U, 5U},
	{instruction_t::sub, 5U, 7U, {}, 1U, 0U, 5U},
	{instruction_t::sub, 5U, 0U, {}, 1U, 0U, 6U},
	{instruction_t::sub, 5U, 1U, {}, 1U, 0U, 6U},
	{instruction_t::sub, 5U, 2U, {}, 1U, 0U, 6U},
	{instruction_t::sub, 5U, 3U, {}, 1U, 0U, 6U},
	{instruction_t::sub, 5U, 4U, {}, 1U, 0U, 6U},
	{instruction_t::sub, 5U, 5U, {}, 1U, 0U, 6U},
	{instruction_t::sub, 5U, 6U, {}, 1U, 0U, 6U},
	{instruction_t::sub, 5U, 7U, {}, 1U, 0U, 6U},
	{instruction_t::sub, 5U, 0U, {}, 1U, 0U, 7U},
	{instruction_t::sub, 5U, 1U, {}, 1U, 0U, 7U},
	{instruction_t::sub, 5U, 2U, {}, 1U, 0U, 7U},
	{instruction_t::sub, 5U, 3U, {}, 1U, 0U, 7U},
	{instruction_t::sub, 5U, 4U, {}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::sub, 5U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::sub, 5U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::sub, 5U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::sub, 5U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::sub, 5U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::sub, 5U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::sub, 5U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::sub, 5U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::sub, 5U, 0U, {}, 2U, 0U, 1U},
	{instruction_t::sub, 5U, 1U, {}, 2U, 0U, 1U},
	{instruction_t::sub, 5U, 2U, {}, 2U, 0U, 1U},
	{instruction_t::sub, 5U, 3U, {}, 2U, 0U, 1U},
	{instruction_t::sub, 5U, 4U, {}, 2U, 0U, 1U},
	{instruction_t::sub, 5U, 5U, {}, 2U, 0U, 1U},
	{instruction_t::sub, 5U, 6U, {}, 2U, 0U, 1U},
	{instruction_t::sub, 5U, 7U, {}, 2U, 0U, 1U},
	{instruction_t::sub, 5U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::sub, 5U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::sub, 5U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::sub, 5U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::sub, 5U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::sub, 5U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::sub, 5U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::sub, 5U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::sub, 5U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::sub, 5U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::sub, 5U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::sub, 5U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::sub, 5U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::sub, 5U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::sub, 5U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::sub, 5U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::sub, 5U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::sub, 5U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::sub, 5U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::sub, 5U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::sub, 5U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::sub, 5U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::sub, 5U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::sub, 5U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::sub, 5U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::sub, 5U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::sub, 5U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::sub, 5U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::sub, 5U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::sub, 5U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::sub, 5U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::sub, 5U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::sub, 5U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::sub, 5U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::sub, 5U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::sub, 5U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::sub, 5U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::sub, 5U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::sub, 5U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::sub, 5U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::sub, 5U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::sub, 5U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::sub, 5U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::sub, 5U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::sub, 5U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::suba, 5U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::suba, 5U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::suba, 5U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::suba, 5U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::suba, 5U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::suba, 5U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::suba, 5U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::suba, 5U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::suba, 5U, 0U, {}, 2U, 0U, 1U},
	{instruction_t::suba, 5U, 1U, {}, 2U, 0U, 1U},
	{instruction_t::suba, 5U, 2U, {}, 2U, 0U, 1U},
	{instruction_t::suba, 5U, 3U, {}, 2U, 0U, 1U},
	{instruction_t::suba, 5U, 4U, {}, 2U, 0U, 1U},
	{instruction_t::suba, 5U, 5U, {}, 2U, 0U, 1U},
	{instruction_t::suba, 5U, 6U, {}, 2U, 0U, 1U},
	{instruction_t::suba, 5U, 7U, {}, 2U, 0U, 1U},
	{instruction_t::suba, 5U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::suba, 5U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::suba, 5U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::suba, 5U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::suba, 5U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::suba, 5U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::suba, 5U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::suba, 5U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::suba, 5U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::suba, 5U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::suba, 5U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::suba, 5U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::suba, 5U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::suba, 5U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::suba, 5U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::suba, 5U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::suba, 5U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::suba, 5U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::suba, 5U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::suba, 5U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::suba, 5U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::suba, 5U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::suba, 5U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::suba, 5U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::suba, 5U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::suba, 5U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::suba, 5U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::suba, 5U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::suba, 5U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::suba, 5U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::suba, 5U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::suba, 5U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::suba, 5U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::suba, 5U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::suba, 5U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::suba, 5U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::suba, 5U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::suba, 5U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::suba, 5U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::suba, 5U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::suba, 5U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::suba, 5U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::suba, 5U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::suba, 5U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::suba, 5U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::subx, 5U, 0U, {}, 0U},
	{instruction_t::subx, 5U, 1U, {}, 0U},
	{instruction_t::subx, 5U, 2U, {}, 0U},
	{instruction_t::subx, 5U, 3U, {}, 0U},
	{instruction_t::subx, 5U, 4U, {}, 0U},
	{instruction_t::subx, 5U, 5U, {}, 0U},
	{instruction_t::subx, 5U, 6U, {}, 0U},
	{instruction_t::subx, 5U, 7U, {}, 0U},
	{instruction_t::subx, 5U, 0U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::subx, 5U, 1U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::subx, 5U, 2U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::subx, 5U, 3U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::subx, 5U, 4U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::subx, 5U, 5U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::subx, 5U, 6U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::subx, 5U, 7U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::sub, 5U, 0U, {}, 0U, 1U, 2U},
	{instruction_t::sub, 5U, 1U, {}, 0U, 1U, 2U},
	{instruction_t::sub, 5U, 2U, {}, 0U, 1U, 2U},
	{instruction_t::sub, 5U, 3U, {}, 0U, 1U, 2U},
	{instruction_t::sub, 5U, 4U, {}, 0U, 1U, 2U},
	{instruction_t::sub, 5U, 5U, {}, 0U, 1U, 2U},
	{instruction_t::sub, 5U, 6U, {}, 0U, 1U, 2U},
	{instruction_t::sub, 5U, 7U, {}, 0U, 1U, 2U},
	{instruction_t::sub, 5U, 0U, {}, 0U, 1U, 3U},
	{instruction_t::sub, 5U, 1U, {}, 0U, 1U, 3U},
	{instruction_t::sub, 5U, 2U, {}, 0U, 1U, 3U},
	{instruction_t::sub, 5U, 3U, {}, 0U, 1U, 3U},
	{instruction_t::sub, 5U, 4U, {}, 0U, 1U, 3U},
	{instruction_t::sub, 5U, 5U, {}, 0U, 1U, 3U},
	{instruction_t::sub, 5U, 6U, {}, 0U, 1U, 3U},
	{instruction_t::sub, 5U, 7U, {}, 0U, 1U, 3U},
	{instruction_t::sub, 5U, 0U, {}, 0U, 1U, 4U},
	{instruction_t::sub, 5U, 1U, {}, 0U, 1U, 4U},
	{instruction_t::sub, 5U, 2U, {}, 0U, 1U, 4U},
	{instruction_t::sub, 5U, 3U, {}, 0U, 1U, 4U},
	{instruction_t::sub, 5U, 4U, {}, 0U, 1U, 4U},
	{instruction_t::sub, 5U, 5U, {}, 0U, 1U, 4U},
	{instruction_t::sub, 5U, 6U, {}, 0U, 1U, 4U},
	{instruction_t::sub, 5U, 7U, {}, 0U, 1U, 4U},
	{instruction_t::sub, 5U, 0U, {}, 0U, 1U, 5U},
	{instruction_t::sub, 5U, 1U, {}, 0U, 1U, 5U},
	{instruction_t::sub, 5U, 2U, {}, 0U, 1U, 5U},
	{instruction_t::sub, 5U, 3U, {}, 0U, 1U, 5U},
	{instruction_t::sub, 5U, 4U, {}, 0U, 1U, 5U},
	{instruction_t::sub, 5U, 5U, {}, 0U, 1U, 5U},
	{instruction_t::sub, 5U, 6U, {}, 0U, 1U, 5U},
	{instruction_t::sub, 5U, 7U, {}, 0U, 1U, 5U},
	{instruction_t::sub, 5U, 0U, {}, 0U, 1U, 6U},
	{instruction_t::sub, 5U, 1U, {}, 0U, 1U, 6U},
	{instruction_t::sub, 5U, 2U, {}, 0U, 1U, 6U},
	{instruction_t::sub, 5U, 3U, {}, 0U, 1U, 6U},
	{instruction_t::sub, 5U, 4U, {}, 0U, 1U, 6U},
	{instruction_t::sub, 5U, 5U, {}, 0U, 1U, 6U},
	{instruction_t::sub, 5U, 6U, {}, 0U, 1U, 6U},
	{instruction_t::sub, 5U, 7U, {}, 0U, 1U, 6U},
	{instruction_t::sub, 5U, 0U, {}, 0U, 1U, 7U},
	{instruction_t::sub, 5U, 1U, {}, 0U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::subx, 5U, 0U, {}, 1U},
	{instruction_t::subx, 5U, 1U, {}, 1U},
	{instruction_t::subx, 5U, 2U, {}, 1U},
	{instruction_t::subx, 5U, 3U, {}, 1U},
	{instruction_t::subx, 5U, 4U, {}, 1U},
	{instruction_t::subx, 5U, 5U, {}, 1U},
	{instruction_t::subx, 5U, 6U, {}, 1U},
	{instruction_t::subx, 5U, 7U, {}, 1U},
	{instruction_t::subx, 5U, 0U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::subx, 5U, 1U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::subx, 5U, 2U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::subx, 5U, 3U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::subx, 5U, 4U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::subx, 5U, 5U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::subx, 5U, 6U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::subx, 5U, 7U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::sub, 5U, 0U, {}, 1U, 1U, 2U},
	{instruction_t::sub, 5U, 1U, {}, 1U, 1U, 2U},
	{instruction_t::sub, 5U, 2U, {}, 1U, 1U, 2U},
	{instruction_t::sub, 5U, 3U, {}, 1U, 1U, 2U},
	{instruction_t::sub, 5U, 4U, {}, 1U, 1U, 2U},
	{instruction_t::sub, 5U, 5U, {}, 1U, 1U, 2U},
	{instruction_t::sub, 5U, 6U, {}, 1U, 1U, 2U},
	{instruction_t::sub, 5U, 7U, {}, 1U, 1U, 2U},
	{instruction_t::sub, 5U, 0U, {}, 1U, 1U, 3U},
	{instruction_t::sub, 5U, 1U, {}, 1U, 1U, 3U},
	{instruction_t::sub, 5U, 2U, {}, 1U, 1U, 3U},
	{instruction_t::sub, 5U, 3U, {}, 1U, 1U, 3U},
	{instruction_t::sub, 5U, 4U, {}, 1U, 1U, 3U},
	{instruction_t::sub, 5U, 5U, {}, 1U, 1U, 3U},
	{instruction_t::sub, 5U, 6U, {}, 1U, 1U, 3U},
	{instruction_t::sub, 5U, 7U, {}, 1U, 1U, 3U},
	{instruction_t::sub, 5U, 0U, {}, 1U, 1U, 4U},
	{instruction_t::sub, 5U, 1U, {}, 1U, 1U, 4U},
	{instruction_t::sub, 5U, 2U, {}, 1U, 1U, 4U},
	{instruction_t::sub, 5U, 3U, {}, 1U, 1U, 4U},
	{instruction_t::sub, 5U, 4U, {}, 1U, 1U, 4U},
	{instruction_t::sub, 5U, 5U, {}, 1U, 1U, 4U},
	{instruction_t::sub, 5U, 6U, {}, 1U, 1U, 4U},
	{instruction_t::sub, 5U, 7U, {}, 1U, 1U, 4U},
	{instruction_t::sub, 5U, 0U, {}, 1U, 1U, 5U},
	{instruction_t::sub, 5U, 1U, {}, 1U, 1U, 5U},
	{instruction_t::sub, 5U, 2U, {}, 1U, 1U, 5U},
	{instruction_t::sub, 5U, 3U, {}, 1U, 1U, 5U},
	{instruction_t::sub, 5U, 4U, {}, 1U, 1U, 5U},
	{instruction_t::sub, 5U, 5U, {}, 1U, 1U, 5U},
	{instruction_t::sub, 5U, 6U, {}, 1U, 1U, 5U},
	{instruction_t::sub, 5U, 7U, {}, 1U, 1U, 5U},
	{instruction_t::sub, 5U, 0U, {}, 1U, 1U, 6U},
	{instruction_t::sub, 5U, 1U, {}, 1U, 1U, 6U},
	{instruction_t::sub, 5U, 2U, {}, 1U, 1U, 6U},
	{instruction_t::sub, 5U, 3U, {}, 1U, 1U, 6U},
	{instruction_t::sub, 5U, 4U, {}, 1U, 1U, 6U},
	{instruction_t::sub, 5U, 5U, {}, 1U, 1U, 6U},
	{instruction_t::sub, 5U, 6U, {}, 1U, 1U, 6U},
	{instruction_t::sub, 5U, 7U, {}, 1U, 1U, 6U},
	{instruction_t::sub, 5U, 0U, {}, 1U, 1U, 7U},
	{instruction_t::sub, 5U, 1U, {}, 1U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::subx, 5U, 0U, {}, 2U},
	{instruction_t::subx, 5U, 1U, {}, 2U},
	{instruction_t::subx, 5U, 2U, {}, 2U},
	{instruction_t::subx, 5U, 3U, {}, 2U},
	{instruction_t::subx, 5U, 4U, {}, 2U},
	{instruction_t::subx, 5U, 5U, {}, 2U},
	{instruction_t::subx, 5U, 6U, {}, 2U},
	{instruction_t::subx, 5U, 7U, {}, 2U},
	{instruction_t::subx, 5U, 0U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::subx, 5U, 1U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::subx, 5U, 2U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::subx, 5U, 3U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::subx, 5U, 4U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::subx, 5U, 5U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::subx, 5U, 6U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::subx, 5U, 7U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::sub, 5U, 0U, {}, 2U, 1U, 2U},
	{instruction_t::sub, 5U, 1U, {}, 2U, 1U, 2U},
	{instruction_t::sub, 5U, 2U, {}, 2U, 1U, 2U},
	{instruction_t::sub, 5U, 3U, {}, 2U, 1U, 2U},
	{instruction_t::sub, 5U, 4U, {}, 2U, 1U, 2U},
	{instruction_t::sub, 5U, 5U, {}, 2U, 1U, 2U},
	{instruction_t::sub, 5U, 6U, {}, 2U, 1U, 2U},
	{instruction_t::sub, 5U, 7U, {}, 2U, 1U, 2U},
	{instruction_t::sub, 5U, 0U, {}, 2U, 1U, 3U},
	{instruction_t::sub, 5U, 1U, {}, 2U, 1U, 3U},
	{instruction_t::sub, 5U, 2U, {}, 2U, 1U, 3U},
	{instruction_t::sub, 5U, 3U, {}, 2U, 1U, 3U},
	{instruction_t::sub, 5U, 4U, {}, 2U, 1U, 3U},
	{instruction_t::sub, 5U, 5U, {}, 2U, 1U, 3U},
	{instruction_t::sub, 5U, 6U, {}, 2U, 1U, 3U},
	{instruction_t::sub, 5U, 7U, {}, 2U, 1U, 3U},
	{instruction_t::sub, 5U, 0U, {}, 2U, 1U, 4U},
	{instruction_t::sub, 5U, 1U, {}, 2U, 1U, 4U},
	{instruction_t::sub, 5U, 2U, {}, 2U, 1U, 4U},
	{instruction_t::sub, 5U, 3U, {}, 2U, 1U, 4U},
	{instruction_t::sub, 5U, 4U, {}, 2U, 1U, 4U},
	{instruction_t::sub, 5U, 5U, {}, 2U, 1U, 4U},
	{instruction_t::sub, 5U, 6U, {}, 2U, 1U, 4U},
	{instruction_t::sub, 5U, 7U, {}, 2U, 1U, 4U},
	{instruction_t::sub, 5U, 0U, {}, 2U, 1U, 5U},
	{instruction_t::sub, 5U, 1U, {}, 2U, 1U, 5U},
	{instruction_t::sub, 5U, 2U, {}, 2U, 1U, 5U},
	{instruction_t::sub, 5U, 3U, {}, 2U, 1U, 5U},
	{instruction_t::sub, 5U, 4U, {}, 2U, 1U, 5U},
	{instruction_t::sub, 5U, 5U, {}, 2U, 1U, 5U},
	{instruction_t::sub, 5U, 6U, {}, 2U, 1U, 5U},
	{instruction_t::sub, 5U, 7U, {}, 2U, 1U, 5U},
	{instruction_t::sub, 5U, 0U, {}, 2U, 1U, 6U},
	{instruction_t::sub, 5U, 1U, {}, 2U, 1U, 6U},
	{instruction_t::sub, 5U, 2U, {}, 2U, 1U, 6U},
	{instruction_t::sub, 5U, 3U, {}, 2U, 1U, 6U},
	{instruction_t::sub, 5U, 4U, {}, 2U, 1U, 6U},
	{instruction_t::sub, 5U, 5U, {}, 2U, 1U, 6U},
	{instruction_t::sub, 5U, 6U, {}, 2U, 1U, 6U},
	{instruction_t::sub, 5U, 7U, {}, 2U, 1U, 6U},
	{instruction_t::sub, 5U, 0U, {}, 2U, 1U, 7U},
	{instruction_t::sub, 5U, 1U, {}, 2U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::suba, 5U, 0U, {}, 4U, 0U, 0U},
	{instruction_t::suba, 5U, 1U, {}, 4U, 0U, 0U},
	{instruction_t::suba, 5U, 2U, {}, 4U, 0U, 0U},
	{instruction_t::suba, 5U, 3U, {}, 4U, 0U, 0U},
	{instruction_t::suba, 5U, 4U, {}, 4U, 0U, 0U},
	{instruction_t::suba, 5U, 5U, {}, 4U, 0U, 0U},
	{instruction_t::suba, 5U, 6U, {}, 4U, 0U, 0U},
	{instruction_t::suba, 5U, 7U, {}, 4U, 0U, 0U},
	{instruction_t::suba, 5U, 0U, {}, 4U, 0U, 1U},
	{instruction_t::suba, 5U, 1U, {}, 4U, 0U, 1U},
	{instruction_t::suba, 5U, 2U, {}, 4U, 0U, 1U},
	{instruction_t::suba, 5U, 3U, {}, 4U, 0U, 1U},
	{instruction_t::suba, 5U, 4U, {}, 4U, 0U, 1U},
	{instruction_t::suba, 5U, 5U, {}, 4U, 0U, 1U},
	{instruction_t::suba, 5U, 6U, {}, 4U, 0U, 1U},
	{instruction_t::suba, 5U, 7U, {}, 4U, 0U, 1U},
	{instruction_t::suba, 5U, 0U, {}, 4U, 0U, 2U},
	{instruction_t::suba, 5U, 1U, {}, 4U, 0U, 2U},
	{instruction_t::suba, 5U, 2U, {}, 4U, 0U, 2U},
	{instruction_t::suba, 5U, 3U, {}, 4U, 0U, 2U},
	{instruction_t::suba, 5U, 4U, {}, 4U, 0U, 2U},
	{instruction_t::suba, 5U, 5U, {}, 4U, 0U, 2U},
	{instruction_t::suba, 5U, 6U, {}, 4U, 0U, 2U},
	{instruction_t::suba, 5U, 7U, {}, 4U, 0U, 2U},
	{instruction_t::suba, 5U, 0U, {}, 4U, 0U, 3U},
	{instruction_t::suba, 5U, 1U, {}, 4U, 0U, 3U},
	{instruction_t::suba, 5U, 2U, {}, 4U, 0U, 3U},
	{instruction_t::suba, 5U, 3U, {}, 4U, 0U, 3U},
	{instruction_t::suba, 5U, 4U, {}, 4U, 0U, 3U},
	{instruction_t::suba, 5U, 5U, {}, 4U, 0U, 3U},
	{instruction_t::suba, 5U, 6U, {}, 4U, 0U, 3U},
	{instruction_t::suba, 5U, 7U, {}, 4U, 0U, 3U},
	{instruction_t::suba, 5U, 0U, {}, 4U, 0U, 4U},
	{instruction_t::suba, 5U, 1U, {}, 4U, 0U, 4U},
	{instruction_t::suba, 5U, 2U, {}, 4U, 0U, 4U},
	{instruction_t::suba, 5U, 3U, {}, 4U, 0U, 4U},
	{instruction_t::suba, 5U, 4U, {}, 4U, 0U, 4U},
	{instruction_t::suba, 5U, 5U, {}, 4U, 0U, 4U},
	{instruction_t::suba, 5U, 6U, {}, 4U, 0U, 4U},
	{instruction_t::suba, 5U, 7U, {}, 4U, 0U, 4U},
	{instruction_t::suba, 5U, 0U, {}, 4U, 0U, 5U},
	{instruction_t::suba, 5U, 1U, {}, 4U, 0U, 5U},
	{instruction_t::suba, 5U, 2U, {}, 4U, 0U, 5U},
	{instruction_t::suba, 5U, 3U, {}, 4U, 0U, 5U},
	{instruction_t::suba, 5U, 4U, {}, 4U, 0U, 5U},
	{instruction_t::suba, 5U, 5U, {}, 4U, 0U, 5U},
	{instruction_t::suba, 5U, 6U, {}, 4U, 0U, 5U},
	{instruction_t::suba, 5U, 7U, {}, 4U, 0U, 5U},
	{instruction_t::suba, 5U, 0U, {}, 4U, 0U, 6U},
	{instruction_t::suba, 5U, 1U, {}, 4U, 0U, 6U},
	{instruction_t::suba, 5U, 2U, {}, 4U, 0U, 6U},
	{instruction_t::suba, 5U, 3U, {}, 4U, 0U, 6U},
	{instruction_t::suba, 5U, 4U, {}, 4U, 0U, 6U},
	{instruction_t::suba, 5U, 5U, {}, 4U, 0U, 6U},
	{instruction_t::suba, 5U, 6U, {}, 4U, 0U, 6U},
	{instruction_t::suba, 5U, 7U, {}, 4U, 0U, 6U},
	{instruction_t::suba, 5U, 0U, {}, 4U, 0U, 7U},
	{instruction_t::suba, 5U, 1U, {}, 4U, 0U, 7U},
	{instruction_t::suba, 5U, 2U, {}, 4U, 0U, 7U},
	{instruction_t::suba, 5U, 3U, {}, 4U, 0U, 7U},
	{instruction_t::suba, 5U, 4U, {}, 4U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::sub, 6U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::sub, 6U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::sub, 6U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::sub, 6U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::sub, 6U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::sub, 6U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::sub, 6U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::sub, 6U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::sub, 6U, 0U, {}, 0U, 0U, 1U},
	{instruction_t::sub, 6U, 1U, {}, 0U, 0U, 1U},
	{instruction_t::sub, 6U, 2U, {}, 0U, 0U, 1U},
	{instruction_t::sub, 6U, 3U, {}, 0U, 0U, 1U},
	{instruction_t::sub, 6U, 4U, {}, 0U, 0U, 1U},
	{instruction_t::sub, 6U, 5U, {}, 0U, 0U, 1U},
	{instruction_t::sub, 6U, 6U, {}, 0U, 0U, 1U},
	{instruction_t::sub, 6U, 7U, {}, 0U, 0U, 1U},
	{instruction_t::sub, 6U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::sub, 6U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::sub, 6U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::sub, 6U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::sub, 6U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::sub, 6U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::sub, 6U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::sub, 6U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::sub, 6U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::sub, 6U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::sub, 6U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::sub, 6U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::sub, 6U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::sub, 6U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::sub, 6U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::sub, 6U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::sub, 6U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::sub, 6U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::sub, 6U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::sub, 6U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::sub, 6U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::sub, 6U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::sub, 6U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::sub, 6U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::sub, 6U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::sub, 6U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::sub, 6U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::sub, 6U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::sub, 6U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::sub, 6U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::sub, 6U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::sub, 6U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::sub, 6U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::sub, 6U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::sub, 6U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::sub, 6U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::sub, 6U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::sub, 6U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::sub, 6U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::sub, 6U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::sub, 6U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::sub, 6U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::sub, 6U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::sub, 6U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::sub, 6U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::sub, 6U, 0U, {}, 1U, 0U, 0U},
	{instruction_t::sub, 6U, 1U, {}, 1U, 0U, 0U},
	{instruction_t::sub, 6U, 2U, {}, 1U, 0U, 0U},
	{instruction_t::sub, 6U, 3U, {}, 1U, 0U, 0U},
	{instruction_t::sub, 6U, 4U, {}, 1U, 0U, 0U},
	{instruction_t::sub, 6U, 5U, {}, 1U, 0U, 0U},
	{instruction_t::sub, 6U, 6U, {}, 1U, 0U, 0U},
	{instruction_t::sub, 6U, 7U, {}, 1U, 0U, 0U},
	{instruction_t::sub, 6U, 0U, {}, 1U, 0U, 1U},
	{instruction_t::sub, 6U, 1U, {}, 1U, 0U, 1U},
	{instruction_t::sub, 6U, 2U, {}, 1U, 0U, 1U},
	{instruction_t::sub, 6U, 3U, {}, 1U, 0U, 1U},
	{instruction_t::sub, 6U, 4U, {}, 1U, 0U, 1U},
	{instruction_t::sub, 6U, 5U, {}, 1U, 0U, 1U},
	{instruction_t::sub, 6U, 6U, {}, 1U, 0U, 1U},
	{instruction_t::sub, 6U, 7U, {}, 1U, 0U, 1U},
	{instruction_t::sub, 6U, 0U, {}, 1U, 0U, 2U},
	{instruction_t::sub, 6U, 1U, {}, 1U, 0U, 2U},
	{instruction_t::sub, 6U, 2U, {}, 1U, 0U, 2U},
	{instruction_t::sub, 6U, 3U, {}, 1U, 0U, 2U},
	{instruction_t::sub, 6U, 4U, {}, 1U, 0U, 2U},
	{instruction_t::sub, 6U, 5U, {}, 1U, 0U, 2U},
	{instruction_t::sub, 6U, 6U, {}, 1U, 0U, 2U},
	{instruction_t::sub, 6U, 7U, {}, 1U, 0U, 2U},
	{instruction_t::sub, 6U, 0U, {}, 1U, 0U, 3U},
	{instruction_t::sub, 6U, 1U, {}, 1U, 0U, 3U},
	{instruction_t::sub, 6U, 2U, {}, 1U, 0U, 3U},
	{instruction_t::sub, 6U, 3U, {}, 1U, 0U, 3U},
	{instruction_t::sub, 6U, 4U, {}, 1U, 0U, 3U},
	{instruction_t::sub, 6U, 5U, {}, 1U, 0U, 3U},
	{instruction_t::sub, 6U, 6U, {}, 1U, 0U, 3U},
	{instruction_t::sub, 6U, 7U, {}, 1U, 0U, 3U},
	{instruction_t::sub, 6U, 0U, {}, 1U, 0U, 4U},
	{instruction_t::sub, 6U, 1U, {}, 1U, 0U, 4U},
	{instruction_t::sub, 6U, 2U, {}, 1U, 0U, 4U},
	{instruction_t::sub, 6U, 3U, {}, 1U, 0U, 4U},
	{instruction_t::sub, 6U, 4U, {}, 1U, 0U, 4U},
	{instruction_t::sub, 6U, 5U, {}, 1U, 0U, 4U},
	{instruction_t::sub, 6U, 6U, {}, 1U, 0U, 4U},
	{instruction_t::sub, 6U, 7U, {}, 1U, 0U, 4U},
	{instruction_t::sub, 6U, 0U, {}, 1U, 0U, 5U},
	{instruction_t::sub, 6U, 1U, {}, 1U, 0U, 5U},
	{instruction_t::sub, 6U, 2U, {}, 1U, 0U, 5U},
	{instruction_t::sub, 6U, 3U, {}, 1U, 0U, 5U},
	{instruction_t::sub, 6U, 4U, {}, 1U, 0U, 5U},
	{instruction_t::sub, 6U, 5U, {}, 1U, 0U, 5U},
	{instruction_t::sub, 6U, 6U, {}, 1U, 0U, 5U},
	{instruction_t::sub, 6U, 7U, {}, 1U, 0U, 5U},
	{instruction_t::sub, 6U, 0U, {}, 1U, 0U, 6U},
	{instruction_t::sub, 6U, 1U, {}, 1U, 0U, 6U},
	{instruction_t::sub, 6U, 2U, {}, 1U, 0U, 6U},
	{instruction_t::sub, 6U, 3U, {}, 1U, 0U, 6U},
	{instruction_t::sub, 6U, 4U, {}, 1U, 0U, 6U},
	{instruction_t::sub, 6U, 5U, {}, 1U, 0U, 6U},
	{instruction_t::sub, 6U, 6U, {}, 1U, 0U, 6U},
	{instruction_t::sub, 6U, 7U, {}, 1U, 0U, 6U},
	{instruction_t::sub, 6U, 0U, {}, 1U, 0U, 7U},
	{instruction_t::sub, 6U, 1U, {}, 1U, 0U, 7U},
	{instruction_t::sub, 6U, 2U, {}, 1U, 0U, 7U},
	{instruction_t::sub, 6U, 3U, {}, 1U, 0U, 7U},
	{instruction_t::sub, 6U, 4U, {}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::sub, 6U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::sub, 6U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::sub, 6U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::sub, 6U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::sub, 6U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::sub, 6U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::sub, 6U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::sub, 6U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::sub, 6U, 0U, {}, 2U, 0U, 1U},
	{instruction_t::sub, 6U, 1U, {}, 2U, 0U, 1U},
	{instruction_t::sub, 6U, 2U, {}, 2U, 0U, 1U},
	{instruction_t::sub, 6U, 3U, {}, 2U, 0U, 1U},
	{instruction_t::sub, 6U, 4U, {}, 2U, 0U, 1U},
	{instruction_t::sub, 6U, 5U, {}, 2U, 0U, 1U},
	{instruction_t::sub, 6U, 6U, {}, 2U, 0U, 1U},
	{instruction_t::sub, 6U, 7U, {}, 2U, 0U, 1U},
	{instruction_t::sub, 6U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::sub, 6U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::sub, 6U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::sub, 6U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::sub, 6U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::sub, 6U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::sub, 6U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::sub, 6U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::sub, 6U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::sub, 6U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::sub, 6U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::sub, 6U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::sub, 6U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::sub, 6U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::sub, 6U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::sub, 6U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::sub, 6U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::sub, 6U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::sub, 6U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::sub, 6U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::sub, 6U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::sub, 6U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::sub, 6U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::sub, 6U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::sub, 6U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::sub, 6U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::sub, 6U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::sub, 6U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::sub, 6U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::sub, 6U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::sub, 6U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::sub, 6U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::sub, 6U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::sub, 6U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::sub, 6U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::sub, 6U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::sub, 6U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::sub, 6U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::sub, 6U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::sub, 6U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::sub, 6U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::sub, 6U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::sub, 6U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::sub, 6U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::sub, 6U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::suba, 6U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::suba, 6U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::suba, 6U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::suba, 6U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::suba, 6U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::suba, 6U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::suba, 6U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::suba, 6U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::suba, 6U, 0U, {}, 2U, 0U, 1U},
	{instruction_t::suba, 6U, 1U, {}, 2U, 0U, 1U},
	{instruction_t::suba, 6U, 2U, {}, 2U, 0U, 1U},
	{instruction_t::suba, 6U, 3U, {}, 2U, 0U, 1U},
	{instruction_t::suba, 6U, 4U, {}, 2U, 0U, 1U},
	{instruction_t::suba, 6U, 5U, {}, 2U, 0U, 1U},
	{instruction_t::suba, 6U, 6U, {}, 2U, 0U, 1U},
	{instruction_t::suba, 6U, 7U, {}, 2U, 0U, 1U},
	{instruction_t::suba, 6U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::suba, 6U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::suba, 6U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::suba, 6U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::suba, 6U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::suba, 6U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::suba, 6U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::suba, 6U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::suba, 6U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::suba, 6U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::suba, 6U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::suba, 6U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::suba, 6U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::suba, 6U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::suba, 6U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::suba, 6U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::suba, 6U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::suba, 6U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::suba, 6U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::suba, 6U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::suba, 6U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::suba, 6U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::suba, 6U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::suba, 6U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::suba, 6U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::suba, 6U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::suba, 6U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::suba, 6U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::suba, 6U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::suba, 6U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::suba, 6U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::suba, 6U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::suba, 6U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::suba, 6U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::suba, 6U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::suba, 6U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::suba, 6U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::suba, 6U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::suba, 6U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::suba, 6U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::suba, 6U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::suba, 6U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::suba, 6U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::suba, 6U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::suba, 6U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::subx, 6U, 0U, {}, 0U},
	{instruction_t::subx, 6U, 1U, {}, 0U},
	{instruction_t::subx, 6U, 2U, {}, 0U},
	{instruction_t::subx, 6U, 3U, {}, 0U},
	{instruction_t::subx, 6U, 4U, {}, 0U},
	{instruction_t::subx, 6U, 5U, {}, 0U},
	{instruction_t::subx, 6U, 6U, {}, 0U},
	{instruction_t::subx, 6U, 7U, {}, 0U},
	{instruction_t::subx, 6U, 0U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::subx, 6U, 1U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::subx, 6U, 2U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::subx, 6U, 3U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::subx, 6U, 4U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::subx, 6U, 5U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::subx, 6U, 6U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::subx, 6U, 7U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::sub, 6U, 0U, {}, 0U, 1U, 2U},
	{instruction_t::sub, 6U, 1U, {}, 0U, 1U, 2U},
	{instruction_t::sub, 6U, 2U, {}, 0U, 1U, 2U},
	{instruction_t::sub, 6U, 3U, {}, 0U, 1U, 2U},
	{instruction_t::sub, 6U, 4U, {}, 0U, 1U, 2U},
	{instruction_t::sub, 6U, 5U, {}, 0U, 1U, 2U},
	{instruction_t::sub, 6U, 6U, {}, 0U, 1U, 2U},
	{instruction_t::sub, 6U, 7U, {}, 0U, 1U, 2U},
	{instruction_t::sub, 6U, 0U, {}, 0U, 1U, 3U},
	{instruction_t::sub, 6U, 1U, {}, 0U, 1U, 3U},
	{instruction_t::sub, 6U, 2U, {}, 0U, 1U, 3U},
	{instruction_t::sub, 6U, 3U, {}, 0U, 1U, 3U},
	{instruction_t::sub, 6U, 4U, {}, 0U, 1U, 3U},
	{instruction_t::sub, 6U, 5U, {}, 0U, 1U, 3U},
	{instruction_t::sub, 6U, 6U, {}, 0U, 1U, 3U},
	{instruction_t::sub, 6U, 7U, {}, 0U, 1U, 3U},
	{instruction_t::sub, 6U, 0U, {}, 0U, 1U, 4U},
	{instruction_t::sub, 6U, 1U, {}, 0U, 1U, 4U},
	{instruction_t::sub, 6U, 2U, {}, 0U, 1U, 4U},
	{instruction_t::sub, 6U, 3U, {}, 0U, 1U, 4U},
	{instruction_t::sub, 6U, 4U, {}, 0U, 1U, 4U},
	{instruction_t::sub, 6U, 5U, {}, 0U, 1U, 4U},
	{instruction_t::sub, 6U, 6U, {}, 0U, 1U, 4U},
	{instruction_t::sub, 6U, 7U, {}, 0U, 1U, 4U},
	{instruction_t::sub, 6U, 0U, {}, 0U, 1U, 5U},
	{instruction_t::sub, 6U, 1U, {}, 0U, 1U, 5U},
	{instruction_t::sub, 6U, 2U, {}, 0U, 1U, 5U},
	{instruction_t::sub, 6U, 3U, {}, 0U, 1U, 5U},
	{instruction_t::sub, 6U, 4U, {}, 0U, 1U, 5U},
	{instruction_t::sub, 6U, 5U, {}, 0U, 1U, 5U},
	{instruction_t::sub, 6U, 6U, {}, 0U, 1U, 5U},
	{instruction_t::sub, 6U, 7U, {}, 0U, 1U, 5U},
	{instruction_t::sub, 6U, 0U, {}, 0U, 1U, 6U},
	{instruction_t::sub, 6U, 1U, {}, 0U, 1U, 6U},
	{instruction_t::sub, 6U, 2U, {}, 0U, 1U, 6U},
	{instruction_t::sub, 6U, 3U, {}, 0U, 1U, 6U},
	{instruction_t::sub, 6U, 4U, {}, 0U, 1U, 6U},
	{instruction_t::sub, 6U, 5U, {}, 0U, 1U, 6U},
	{instruction_t::sub, 6U, 6U, {}, 0U, 1U, 6U},
	{instruction_t::sub, 6U, 7U, {}, 0U, 1U, 6U},
	{instruction_t::sub, 6U, 0U, {}, 0U, 1U, 7U},
	{instruction_t::sub, 6U, 1U, {}, 0U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::subx, 6U, 0U, {}, 1U},
	{instruction_t::subx, 6U, 1U, {}, 1U},
	{instruction_t::subx, 6U, 2U, {}, 1U},
	{instruction_t::subx, 6U, 3U, {}, 1U},
	{instruction_t::subx, 6U, 4U, {}, 1U},
	{instruction_t::subx, 6U, 5U, {}, 1U},
	{instruction_t::subx, 6U, 6U, {}, 1U},
	{instruction_t::subx, 6U, 7U, {}, 1U},
	{instruction_t::subx, 6U, 0U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::subx, 6U, 1U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::subx, 6U, 2U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::subx, 6U, 3U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::subx, 6U, 4U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::subx, 6U, 5U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::subx, 6U, 6U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::subx, 6U, 7U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::sub, 6U, 0U, {}, 1U, 1U, 2U},
	{instruction_t::sub, 6U, 1U, {}, 1U, 1U, 2U},
	{instruction_t::sub, 6U, 2U, {}, 1U, 1U, 2U},
	{instruction_t::sub, 6U, 3U, {}, 1U, 1U, 2U},
	{instruction_t::sub, 6U, 4U, {}, 1U, 1U, 2U},
	{instruction_t::sub, 6U, 5U, {}, 1U, 1U, 2U},
	{instruction_t::sub, 6U, 6U, {}, 1U, 1U, 2U},
	{instruction_t::sub, 6U, 7U, {}, 1U, 1U, 2U},
	{instruction_t::sub, 6U, 0U, {}, 1U, 1U, 3U},
	{instruction_t::sub, 6U, 1U, {}, 1U, 1U, 3U},
	{instruction_t::sub, 6U, 2U, {}, 1U, 1U, 3U},
	{instruction_t::sub, 6U, 3U, {}, 1U, 1U, 3U},
	{instruction_t::sub, 6U, 4U, {}, 1U, 1U, 3U},
	{instruction_t::sub, 6U, 5U, {}, 1U, 1U, 3U},
	{instruction_t::sub, 6U, 6U, {}, 1U, 1U, 3U},
	{instruction_t::sub, 6U, 7U, {}, 1U, 1U, 3U},
	{instruction_t::sub, 6U, 0U, {}, 1U, 1U, 4U},
	{instruction_t::sub, 6U, 1U, {}, 1U, 1U, 4U},
	{instruction_t::sub, 6U, 2U, {}, 1U, 1U, 4U},
	{instruction_t::sub, 6U, 3U, {}, 1U, 1U, 4U},
	{instruction_t::sub, 6U, 4U, {}, 1U, 1U, 4U},
	{instruction_t::sub, 6U, 5U, {}, 1U, 1U, 4U},
	{instruction_t::sub, 6U, 6U, {}, 1U, 1U, 4U},
	{instruction_t::sub, 6U, 7U, {}, 1U, 1U, 4U},
	{instruction_t::sub, 6U, 0U, {}, 1U, 1U, 5U},
	{instruction_t::sub, 6U, 1U, {}, 1U, 1U, 5U},
	{instruction_t::sub, 6U, 2U, {}, 1U, 1U, 5U},
	{instruction_t::sub, 6U, 3U, {}, 1U, 1U, 5U},
	{instruction_t::sub, 6U, 4U, {}, 1U, 1U, 5U},
	{instruction_t::sub, 6U, 5U, {}, 1U, 1U, 5U},
	{instruction_t::sub, 6U, 6U, {}, 1U, 1U, 5U},
	{instruction_t::sub, 6U, 7U, {}, 1U, 1U, 5U},
	{instruction_t::sub, 6U, 0U, {}, 1U, 1U, 6U},
	{instruction_t::sub, 6U, 1U, {}, 1U, 1U, 6U},
	{instruction_t::sub, 6U, 2U, {}, 1U, 1U, 6U},
	{instruction_t::sub, 6U, 3U, {}, 1U, 1U, 6U},
	{instruction_t::sub, 6U, 4U, {}, 1U, 1U, 6U},
	{instruction_t::sub, 6U, 5U, {}, 1U, 1U, 6U},
	{instruction_t::sub, 6U, 6U, {}, 1U, 1U, 6U},
	{instruction_t::sub, 6U, 7U, {}, 1U, 1U, 6U},
	{instruction_t::sub, 6U, 0U, {}, 1U, 1U, 7U},
	{instruction_t::sub, 6U, 1U, {}, 1U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::subx, 6U, 0U, {}, 2U},
	{instruction_t::subx, 6U, 1U, {}, 2U},
	{instruction_t::subx, 6U, 2U, {}, 2U},
	{instruction_t::subx, 6U, 3U, {}, 2U},
	{instruction_t::subx, 6U, 4U, {}, 2U},
	{instruction_t::subx, 6U, 5U, {}, 2U},
	{instruction_t::subx, 6U, 6U, {}, 2U},
	{instruction_t::subx, 6U, 7U, {}, 2U},
	{instruction_t::subx, 6U, 0U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::subx, 6U, 1U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::subx, 6U, 2U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::subx, 6U, 3U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::subx, 6U, 4U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::subx, 6U, 5U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::subx, 6U, 6U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::subx, 6U, 7U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::sub, 6U, 0U, {}, 2U, 1U, 2U},
	{instruction_t::sub, 6U, 1U, {}, 2U, 1U, 2U},
	{instruction_t::sub, 6U, 2U, {}, 2U, 1U, 2U},
	{instruction_t::sub, 6U, 3U, {}, 2U, 1U, 2U},
	{instruction_t::sub, 6U, 4U, {}, 2U, 1U, 2U},
	{instruction_t::sub, 6U, 5U, {}, 2U, 1U, 2U},
	{instruction_t::sub, 6U, 6U, {}, 2U, 1U, 2U},
	{instruction_t::sub, 6U, 7U, {}, 2U, 1U, 2U},
	{instruction_t::sub, 6U, 0U, {}, 2U, 1U, 3U},
	{instruction_t::sub, 6U, 1U, {}, 2U, 1U, 3U},
	{instruction_t::sub, 6U, 2U, {}, 2U, 1U, 3U},
	{instruction_t::sub, 6U, 3U, {}, 2U, 1U, 3U},
	{instruction_t::sub, 6U, 4U, {}, 2U, 1U, 3U},
	{instruction_t::sub, 6U, 5U, {}, 2U, 1U, 3U},
	{instruction_t::sub, 6U, 6U, {}, 2U, 1U, 3U},
	{instruction_t::sub, 6U, 7U, {}, 2U, 1U, 3U},
	{instruction_t::sub, 6U, 0U, {}, 2U, 1U, 4U},
	{instruction_t::sub, 6U, 1U, {}, 2U, 1U, 4U},
	{instruction_t::sub, 6U, 2U, {}, 2U, 1U, 4U},
	{instruction_t::sub, 6U, 3U, {}, 2U, 1U, 4U},
	{instruction_t::sub, 6U, 4U, {}, 2U, 1U, 4U},
	{instruction_t::sub, 6U, 5U, {}, 2U, 1U, 4U},
	{instruction_t::sub, 6U, 6U, {}, 2U, 1U, 4U},
	{instruction_t::sub, 6U, 7U, {}, 2U, 1U, 4U},
	{instruction_t::sub, 6U, 0U, {}, 2U, 1U, 5U},
	{instruction_t::sub, 6U, 1U, {}, 2U, 1U, 5U},
	{instruction_t::sub, 6U, 2U, {}, 2U, 1U, 5U},
	{instruction_t::sub, 6U, 3U, {}, 2U, 1U, 5U},
	{instruction_t::sub, 6U, 4U, {}, 2U, 1U, 5U},
	{instruction_t::sub, 6U, 5U, {}, 2U, 1U, 5U},
	{instruction_t::sub, 6U, 6U, {}, 2U, 1U, 5U},
	{instruction_t::sub, 6U, 7U, {}, 2U, 1U, 5U},
	{instruction_t::sub, 6U, 0U, {}, 2U, 1U, 6U},
	{instruction_t::sub, 6U, 1U, {}, 2U, 1U, 6U},
	{instruction_t::sub, 6U, 2U, {}, 2U, 1U, 6U},
	{instruction_t::sub, 6U, 3U, {}, 2U, 1U, 6U},
	{instruction_t::sub, 6U, 4U, {}, 2U, 1U, 6U},
	{instruction_t::sub, 6U, 5U, {}, 2U, 1U, 6U},
	{instruction_t::sub, 6U, 6U, {}, 2U, 1U, 6U},
	{instruction_t::sub, 6U, 7U, {}, 2U, 1U, 6U},
	{instruction_t::sub, 6U, 0U, {}, 2U, 1U, 7U},
	{instruction_t::sub, 6U, 1U, {}, 2U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::suba, 6U, 0U, {}, 4U, 0U, 0U},
	{instruction_t::suba, 6U, 1U, {}, 4U, 0U, 0U},
	{instruction_t::suba, 6U, 2U, {}, 4U, 0U, 0U},
	{instruction_t::suba, 6U, 3U, {}, 4U, 0U, 0U},
	{instruction_t::suba, 6U, 4U, {}, 4U, 0U, 0U},
	{instruction_t::suba, 6U, 5U, {}, 4U, 0U, 0U},
	{instruction_t::suba, 6U, 6U, {}, 4U, 0U, 0U},
	{instruction_t::suba, 6U, 7U, {}, 4U, 0U, 0U},
	{instruction_t::suba, 6U, 0U, {}, 4U, 0U, 1U},
	{instruction_t::suba, 6U, 1U, {}, 4U, 0U, 1U},
	{instruction_t::suba, 6U, 2U, {}, 4U, 0U, 1U},
	{instruction_t::suba, 6U, 3U, {}, 4U, 0U, 1U},
	{instruction_t::suba, 6U, 4U, {}, 4U, 0U, 1U},
	{instruction_t::suba, 6U, 5U, {}, 4U, 0U, 1U},
	{instruction_t::suba, 6U, 6U, {}, 4U, 0U, 1U},
	{instruction_t::suba, 6U, 7U, {}, 4U, 0U, 1U},
	{instruction_t::suba, 6U, 0U, {}, 4U, 0U, 2U},
	{instruction_t::suba, 6U, 1U, {}, 4U, 0U, 2U},
	{instruction_t::suba, 6U, 2U, {}, 4U, 0U, 2U},
	{instruction_t::suba, 6U, 3U, {}, 4U, 0U, 2U},
	{instruction_t::suba, 6U, 4U, {}, 4U, 0U, 2U},
	{instruction_t::suba, 6U, 5U, {}, 4U, 0U, 2U},
	{instruction_t::suba, 6U, 6U, {}, 4U, 0U, 2U},
	{instruction_t::suba, 6U, 7U, {}, 4U, 0U, 2U},
	{instruction_t::suba, 6U, 0U, {}, 4U, 0U, 3U},
	{instruction_t::suba, 6U, 1U, {}, 4U, 0U, 3U},
	{instruction_t::suba, 6U, 2U, {}, 4U, 0U, 3U},
	{instruction_t::suba, 6U, 3U, {}, 4U, 0U, 3U},
	{instruction_t::suba, 6U, 4U, {}, 4U, 0U, 3U},
	{instruction_t::suba, 6U, 5U, {}, 4U, 0U, 3U},
	{instruction_t::suba, 6U, 6U, {}, 4U, 0U, 3U},
	{instruction_t::suba, 6U, 7U, {}, 4U, 0U, 3U},
	{instruction_t::suba, 6U, 0U, {}, 4U, 0U, 4U},
	{instruction_t::suba, 6U, 1U, {}, 4U, 0U, 4U},
	{instruction_t::suba, 6U, 2U, {}, 4U, 0U, 4U},
	{instruction_t::suba, 6U, 3U, {}, 4U, 0U, 4U},
	{instruction_t::suba, 6U, 4U, {}, 4U, 0U, 4U},
	{instruction_t::suba, 6U, 5U, {}, 4U, 0U, 4U},
	{instruction_t::suba, 6U, 6U, {}, 4U, 0U, 4U},
	{instruction_t::suba, 6U, 7U, {}, 4U, 0U, 4U},
	{instruction_t::suba, 6U, 0U, {}, 4U, 0U, 5U},
	{instruction_t::suba, 6U, 1U, {}, 4U, 0U, 5U},
	{instruction_t::suba, 6U, 2U, {}, 4U, 0U, 5U},
	{instruction_t::suba, 6U, 3U, {}, 4U, 0U, 5U},
	{instruction_t::suba, 6U, 4U, {}, 4U, 0U, 5U},
	{instruction_t::suba, 6U, 5U, {}, 4U, 0U, 5U},
	{instruction_t::suba, 6U, 6U, {}, 4U, 0U, 5U},
	{instruction_t::suba, 6U, 7U, {}, 4U, 0U, 5U},
	{instruction_t::suba, 6U, 0U, {}, 4U, 0U, 6U},
	{instruction_t::suba, 6U, 1U, {}, 4U, 0U, 6U},
	{instruction_t::suba, 6U, 2U, {}, 4U, 0U, 6U},
	{instruction_t::suba, 6U, 3U, {}, 4U, 0U, 6U},
	{instruction_t::suba, 6U, 4U, {}, 4U, 0U, 6U},
	{instruction_t::suba, 6U, 5U, {}, 4U, 0U, 6U},
	{instruction_t::suba, 6U, 6U, {}, 4U, 0U, 6U},
	{instruction_t::suba, 6U, 7U, {}, 4U, 0U, 6U},
	{instruction_t::suba, 6U, 0U, {}, 4U, 0U, 7U},
	{instruction_t::suba, 6U, 1U, {}, 4U, 0U, 7U},
	{instruction_t::suba, 6U, 2U, {}, 4U, 0U, 7U},
	{instruction_t::suba, 6U, 3U, {}, 4U, 0U, 7U},
	{instruction_t::suba, 6U, 4U, {}, 4U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::sub, 7U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::sub, 7U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::sub, 7U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::sub, 7U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::sub, 7U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::sub, 7U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::sub, 7U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::sub, 7U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::sub, 7U, 0U, {}, 0U, 0U, 1U},
	{instruction_t::sub, 7U, 1U, {}, 0U, 0U, 1U},
	{instruction_t::sub, 7U, 2U, {}, 0U, 0U, 1U},
	{instruction_t::sub, 7U, 3U, {}, 0U, 0U, 1U},
	{instruction_t::sub, 7U, 4U, {}, 0U, 0U, 1U},
	{instruction_t::sub, 7U, 5U, {}, 0U, 0U, 1U},
	{instruction_t::sub, 7U, 6U, {}, 0U, 0U, 1U},
	{instruction_t::sub, 7U, 7U, {}, 0U, 0U, 1U},
	{instruction_t::sub, 7U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::sub, 7U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::sub, 7U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::sub, 7U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::sub, 7U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::sub, 7U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::sub, 7U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::sub, 7U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::sub, 7U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::sub, 7U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::sub, 7U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::sub, 7U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::sub, 7U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::sub, 7U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::sub, 7U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::sub, 7U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::sub, 7U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::sub, 7U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::sub, 7U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::sub, 7U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::sub, 7U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::sub, 7U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::sub, 7U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::sub, 7U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::sub, 7U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::sub, 7U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::sub, 7U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::sub, 7U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::sub, 7U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::sub, 7U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::sub, 7U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::sub, 7U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::sub, 7U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::sub, 7U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::sub, 7U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::sub, 7U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::sub, 7U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::sub, 7U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::sub, 7U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::sub, 7U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::sub, 7U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::sub, 7U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::sub, 7U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::sub, 7U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::sub, 7U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::sub, 7U, 0U, {}, 1U, 0U, 0U},
	{instruction_t::sub, 7U, 1U, {}, 1U, 0U, 0U},
	{instruction_t::sub, 7U, 2U, {}, 1U, 0U, 0U},
	{instruction_t::sub, 7U, 3U, {}, 1U, 0U, 0U},
	{instruction_t::sub, 7U, 4U, {}, 1U, 0U, 0U},
	{instruction_t::sub, 7U, 5U, {}, 1U, 0U, 0U},
	{instruction_t::sub, 7U, 6U, {}, 1U, 0U, 0U},
	{instruction_t::sub, 7U, 7U, {}, 1U, 0U, 0U},
	{instruction_t::sub, 7U, 0U, {}, 1U, 0U, 1U},
	{instruction_t::sub, 7U, 1U, {}, 1U, 0U, 1U},
	{instruction_t::sub, 7U, 2U, {}, 1U, 0U, 1U},
	{instruction_t::sub, 7U, 3U, {}, 1U, 0U, 1U},
	{instruction_t::sub, 7U, 4U, {}, 1U, 0U, 1U},
	{instruction_t::sub, 7U, 5U, {}, 1U, 0U, 1U},
	{instruction_t::sub, 7U, 6U, {}, 1U, 0U, 1U},
	{instruction_t::sub, 7U, 7U, {}, 1U, 0U, 1U},
	{instruction_t::sub, 7U, 0U, {}, 1U, 0U, 2U},
	{instruction_t::sub, 7U, 1U, {}, 1U, 0U, 2U},
	{instruction_t::sub, 7U, 2U, {}, 1U, 0U, 2U},
	{instruction_t::sub, 7U, 3U, {}, 1U, 0U, 2U},
	{instruction_t::sub, 7U, 4U, {}, 1U, 0U, 2U},
	{instruction_t::sub, 7U, 5U, {}, 1U, 0U, 2U},
	{instruction_t::sub, 7U, 6U, {}, 1U, 0U, 2U},
	{instruction_t::sub, 7U, 7U, {}, 1U, 0U, 2U},
	{instruction_t::sub, 7U, 0U, {}, 1U, 0U, 3U},
	{instruction_t::sub, 7U, 1U, {}, 1U, 0U, 3U},
	{instruction_t::sub, 7U, 2U, {}, 1U, 0U, 3U},
	{instruction_t::sub, 7U, 3U, {}, 1U, 0U, 3U},
	{instruction_t::sub, 7U, 4U, {}, 1U, 0U, 3U},
	{instruction_t::sub, 7U, 5U, {}, 1U, 0U, 3U},
	{instruction_t::sub, 7U, 6U, {}, 1U, 0U, 3U},
	{instruction_t::sub, 7U, 7U, {}, 1U, 0U, 3U},
	{instruction_t::sub, 7U, 0U, {}, 1U, 0U, 4U},
	{instruction_t::sub, 7U, 1U, {}, 1U, 0U, 4U},
	{instruction_t::sub, 7U, 2U, {}, 1U, 0U, 4U},
	{instruction_t::sub, 7U, 3U, {}, 1U, 0U, 4U},
	{instruction_t::sub, 7U, 4U, {}, 1U, 0U, 4U},
	{instruction_t::sub, 7U, 5U, {}, 1U, 0U, 4U},
	{instruction_t::sub, 7U, 6U, {}, 1U, 0U, 4U},
	{instruction_t::sub, 7U, 7U, {}, 1U, 0U, 4U},
	{instruction_t::sub, 7U, 0U, {}, 1U, 0U, 5U},
	{instruction_t::sub, 7U, 1U, {}, 1U, 0U, 5U},
	{instruction_t::sub, 7U, 2U, {}, 1U, 0U, 5U},
	{instruction_t::sub, 7U, 3U, {}, 1U, 0U, 5U},
	{instruction_t::sub, 7U, 4U, {}, 1U, 0U, 5U},
	{instruction_t::sub, 7U, 5U, {}, 1U, 0U, 5U},
	{instruction_t::sub, 7U, 6U, {}, 1U, 0U, 5U},
	{instruction_t::sub, 7U, 7U, {}, 1U, 0U, 5U},
	{instruction_t::sub, 7U, 0U, {}, 1U, 0U, 6U},
	{instruction_t::sub, 7U, 1U, {}, 1U, 0U, 6U},
	{instruction_t::sub, 7U, 2U, {}, 1U, 0U, 6U},
	{instruction_t::sub, 7U, 3U, {}, 1U, 0U, 6U},
	{instruction_t::sub, 7U, 4U, {}, 1U, 0U, 6U},
	{instruction_t::sub, 7U, 5U, {}, 1U, 0U, 6U},
	{instruction_t::sub, 7U, 6U, {}, 1U, 0U, 6U},
	{instruction_t::sub, 7U, 7U, {}, 1U, 0U, 6U},
	{instruction_t::sub, 7U, 0U, {}, 1U, 0U, 7U},
	{instruction_t::sub, 7U, 1U, {}, 1U, 0U, 7U},
	{instruction_t::sub, 7U, 2U, {}, 1U, 0U, 7U},
	{instruction_t::sub, 7U, 3U, {}, 1U, 0U, 7U},
	{instruction_t::sub, 7U, 4U, {}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::sub, 7U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::sub, 7U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::sub, 7U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::sub, 7U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::sub, 7U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::sub, 7U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::sub, 7U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::sub, 7U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::sub, 7U, 0U, {}, 2U, 0U, 1U},
	{instruction_t::sub, 7U, 1U, {}, 2U, 0U, 1U},
	{instruction_t::sub, 7U, 2U, {}, 2U, 0U, 1U},
	{instruction_t::sub, 7U, 3U, {}, 2U, 0U, 1U},
	{instruction_t::sub, 7U, 4U, {}, 2U, 0U, 1U},
	{instruction_t::sub, 7U, 5U, {}, 2U, 0U, 1U},
	{instruction_t::sub, 7U, 6U, {}, 2U, 0U, 1U},
	{instruction_t::sub, 7U, 7U, {}, 2U, 0U, 1U},
	{instruction_t::sub, 7U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::sub, 7U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::sub, 7U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::sub, 7U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::sub, 7U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::sub, 7U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::sub, 7U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::sub, 7U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::sub, 7U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::sub, 7U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::sub, 7U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::sub, 7U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::sub, 7U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::sub, 7U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::sub, 7U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::sub, 7U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::sub, 7U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::sub, 7U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::sub, 7U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::sub, 7U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::sub, 7U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::sub, 7U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::sub, 7U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::sub, 7U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::sub, 7U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::sub, 7U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::sub, 7U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::sub, 7U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::sub, 7U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::sub, 7U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::sub, 7U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::sub, 7U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::sub, 7U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::sub, 7U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::sub, 7U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::sub, 7U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::sub, 7U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::sub, 7U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::sub, 7U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::sub, 7U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::sub, 7U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::sub, 7U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::sub, 7U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::sub, 7U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::sub, 7U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::suba, 7U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::suba, 7U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::suba, 7U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::suba, 7U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::suba, 7U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::suba, 7U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::suba, 7U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::suba, 7U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::suba, 7U, 0U, {}, 2U, 0U, 1U},
	{instruction_t::suba, 7U, 1U, {}, 2U, 0U, 1U},
	{instruction_t::suba, 7U, 2U, {}, 2U, 0U, 1U},
	{instruction_t::suba, 7U, 3U, {}, 2U, 0U, 1U},
	{instruction_t::suba, 7U, 4U, {}, 2U, 0U, 1U},
	{instruction_t::suba, 7U, 5U, {}, 2U, 0U, 1U},
	{instruction_t::suba, 7U, 6U, {}, 2U, 0U, 1U},
	{instruction_t::suba, 7U, 7U, {}, 2U, 0U, 1U},
	{instruction_t::suba, 7U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::suba, 7U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::suba, 7U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::suba, 7U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::suba, 7U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::suba, 7U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::suba, 7U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::suba, 7U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::suba, 7U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::suba, 7U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::suba, 7U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::suba, 7U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::suba, 7U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::suba, 7U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::suba, 7U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::suba, 7U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::suba, 7U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::suba, 7U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::suba, 7U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::suba, 7U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::suba, 7U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::suba, 7U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::suba, 7U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::suba, 7U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::suba, 7U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::suba, 7U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::suba, 7U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::suba, 7U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::suba, 7U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::suba, 7U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::suba, 7U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::suba, 7U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::suba, 7U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::suba, 7U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::suba, 7U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::suba, 7U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::suba, 7U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::suba, 7U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::suba, 7U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::suba, 7U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::suba, 7U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::suba, 7U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::suba, 7U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::suba, 7U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::suba, 7U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::subx, 7U, 0U, {}, 0U},
	{instruction_t::subx, 7U, 1U, {}, 0U},
	{instruction_t::subx, 7U, 2U, {}, 0U},
	{instruction_t::subx, 7U, 3U, {}, 0U},
	{instruction_t::subx, 7U, 4U, {}, 0U},
	{instruction_t::subx, 7U, 5U, {}, 0U},
	{instruction_t::subx, 7U, 6U, {}, 0U},
	{instruction_t::subx, 7U, 7U, {}, 0U},
	{instruction_t::subx, 7U, 0U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::subx, 7U, 1U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::subx, 7U, 2U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::subx, 7U, 3U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::subx, 7U, 4U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::subx, 7U, 5U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::subx, 7U, 6U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::subx, 7U, 7U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::sub, 7U, 0U, {}, 0U, 1U, 2U},
	{instruction_t::sub, 7U, 1U, {}, 0U, 1U, 2U},
	{instruction_t::sub, 7U, 2U, {}, 0U, 1U, 2U},
	{instruction_t::sub, 7U, 3U, {}, 0U, 1U, 2U},
	{instruction_t::sub, 7U, 4U, {}, 0U, 1U, 2U},
	{instruction_t::sub, 7U, 5U, {}, 0U, 1U, 2U},
	{instruction_t::sub, 7U, 6U, {}, 0U, 1U, 2U},
	{instruction_t::sub, 7U, 7U, {}, 0U, 1U, 2U},
	{instruction_t::sub, 7U, 0U, {}, 0U, 1U, 3U},
	{instruction_t::sub, 7U, 1U, {}, 0U, 1U, 3U},
	{instruction_t::sub, 7U, 2U, {}, 0U, 1U, 3U},
	{instruction_t::sub, 7U, 3U, {}, 0U, 1U, 3U},
	{instruction_t::sub, 7U, 4U, {}, 0U, 1U, 3U},
	{instruction_t::sub, 7U, 5U, {}, 0U, 1U, 3U},
	{instruction_t::sub, 7U, 6U, {}, 0U, 1U, 3U},
	{instruction_t::sub, 7U, 7U, {}, 0U, 1U, 3U},
	{instruction_t::sub, 7U, 0U, {}, 0U, 1U, 4U},
	{instruction_t::sub, 7U, 1U, {}, 0U, 1U, 4U},
	{instruction_t::sub, 7U, 2U, {}, 0U, 1U, 4U},
	{instruction_t::sub, 7U, 3U, {}, 0U, 1U, 4U},
	{instruction_t::sub, 7U, 4U, {}, 0U, 1U, 4U},
	{instruction_t::sub, 7U, 5U, {}, 0U, 1U, 4U},
	{instruction_t::sub, 7U, 6U, {}, 0U, 1U, 4U},
	{instruction_t::sub, 7U, 7U, {}, 0U, 1U, 4U},
	{instruction_t::sub, 7U, 0U, {}, 0U, 1U, 5U},
	{instruction_t::sub, 7U, 1U, {}, 0U, 1U, 5U},
	{instruction_t::sub, 7U, 2U, {}, 0U, 1U, 5U},
	{instruction_t::sub, 7U, 3U, {}, 0U, 1U, 5U},
	{instruction_t::sub, 7U, 4U, {}, 0U, 1U, 5U},
	{instruction_t::sub, 7U, 5U, {}, 0U, 1U, 5U},
	{instruction_t::sub, 7U, 6U, {}, 0U, 1U, 5U},
	{instruction_t::sub, 7U, 7U, {}, 0U, 1U, 5U},
	{instruction_t::sub, 7U, 0U, {}, 0U, 1U, 6U},
	{instruction_t::sub, 7U, 1U, {}, 0U, 1U, 6U},
	{instruction_t::sub, 7U, 2U, {}, 0U, 1U, 6U},
	{instruction_t::sub, 7U, 3U, {}, 0U, 1U, 6U},
	{instruction_t::sub, 7U, 4U, {}, 0U, 1U, 6U},
	{instruction_t::sub, 7U, 5U, {}, 0U, 1U, 6U},
	{instruction_t::sub, 7U, 6U, {}, 0U, 1U, 6U},
	{instruction_t::sub, 7U, 7U, {}, 0U, 1U, 6U},
	{instruction_t::sub, 7U, 0U, {}, 0U, 1U, 7U},
	{instruction_t::sub, 7U, 1U, {}, 0U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::subx, 7U, 0U, {}, 1U},
	{instruction_t::subx, 7U, 1U, {}, 1U},
	{instruction_t::subx, 7U, 2U, {}, 1U},
	{instruction_t::subx, 7U, 3U, {}, 1U},
	{instruction_t::subx, 7U, 4U, {}, 1U},
	{instruction_t::subx, 7U, 5U, {}, 1U},
	{instruction_t::subx, 7U, 6U, {}, 1U},
	{instruction_t::subx, 7U, 7U, {}, 1U},
	{instruction_t::subx, 7U, 0U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::subx, 7U, 1U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::subx, 7U, 2U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::subx, 7U, 3U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::subx, 7U, 4U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::subx, 7U, 5U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::subx, 7U, 6U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::subx, 7U, 7U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::sub, 7U, 0U, {}, 1U, 1U, 2U},
	{instruction_t::sub, 7U, 1U, {}, 1U, 1U, 2U},
	{instruction_t::sub, 7U, 2U, {}, 1U, 1U, 2U},
	{instruction_t::sub, 7U, 3U, {}, 1U, 1U, 2U},
	{instruction_t::sub, 7U, 4U, {}, 1U, 1U, 2U},
	{instruction_t::sub, 7U, 5U, {}, 1U, 1U, 2U},
	{instruction_t::sub, 7U, 6U, {}, 1U, 1U, 2U},
	{instruction_t::sub, 7U, 7U, {}, 1U, 1U, 2U},
	{instruction_t::sub, 7U, 0U, {}, 1U, 1U, 3U},
	{instruction_t::sub, 7U, 1U, {}, 1U, 1U, 3U},
	{instruction_t::sub, 7U, 2U, {}, 1U, 1U, 3U},
	{instruction_t::sub, 7U, 3U, {}, 1U, 1U, 3U},
	{instruction_t::sub, 7U, 4U, {}, 1U, 1U, 3U},
	{instruction_t::sub, 7U, 5U, {}, 1U, 1U, 3U},
	{instruction_t::sub, 7U, 6U, {}, 1U, 1U, 3U},
	{instruction_t::sub, 7U, 7U, {}, 1U, 1U, 3U},
	{instruction_t::sub, 7U, 0U, {}, 1U, 1U, 4U},
	{instruction_t::sub, 7U, 1U, {}, 1U, 1U, 4U},
	{instruction_t::sub, 7U, 2U, {}, 1U, 1U, 4U},
	{instruction_t::sub, 7U, 3U, {}, 1U, 1U, 4U},
	{instruction_t::sub, 7U, 4U, {}, 1U, 1U, 4U},
	{instruction_t::sub, 7U, 5U, {}, 1U, 1U, 4U},
	{instruction_t::sub, 7U, 6U, {}, 1U, 1U, 4U},
	{instruction_t::sub, 7U, 7U, {}, 1U, 1U, 4U},
	{instruction_t::sub, 7U, 0U, {}, 1U, 1U, 5U},
	{instruction_t::sub, 7U, 1U, {}, 1U, 1U, 5U},
	{instruction_t::sub, 7U, 2U, {}, 1U, 1U, 5U},
	{instruction_t::sub, 7U, 3U, {}, 1U, 1U, 5U},
	{instruction_t::sub, 7U, 4U, {}, 1U, 1U, 5U},
	{instruction_t::sub, 7U, 5U, {}, 1U, 1U, 5U},
	{instruction_t::sub, 7U, 6U, {}, 1U, 1U, 5U},
	{instruction_t::sub, 7U, 7U, {}, 1U, 1U, 5U},
	{instruction_t::sub, 7U, 0U, {}, 1U, 1U, 6U},
	{instruction_t::sub, 7U, 1U, {}, 1U, 1U, 6U},
	{instruction_t::sub, 7U, 2U, {}, 1U, 1U, 6U},
	{instruction_t::sub, 7U, 3U, {}, 1U, 1U, 6U},
	{instruction_t::sub, 7U, 4U, {}, 1U, 1U, 6U},
	{instruction_t::sub, 7U, 5U, {}, 1U, 1U, 6U},
	{instruction_t::sub, 7U, 6U, {}, 1U, 1U, 6U},
	{instruction_t::sub, 7U, 7U, {}, 1U, 1U, 6U},
	{instruction_t::sub, 7U, 0U, {}, 1U, 1U, 7U},
	{instruction_t::sub, 7U, 1U, {}, 1U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::subx, 7U, 0U, {}, 2U},
	{instruction_t::subx, 7U, 1U, {}, 2U},
	{instruction_t::subx, 7U, 2U, {}, 2U},
	{instruction_t::subx, 7U, 3U, {}, 2U},
	{instruction_t::subx, 7U, 4U, {}, 2U},
	{instruction_t::subx, 7U, 5U, {}, 2U},
	{instruction_t::subx, 7U, 6U, {}, 2U},
	{instruction_t::subx, 7U, 7U, {}, 2U},
	{instruction_t::subx, 7U, 0U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::subx, 7U, 1U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::subx, 7U, 2U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::subx, 7U, 3U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::subx, 7U, 4U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::subx, 7U, 5U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::subx, 7U, 6U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::subx, 7U, 7U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::sub, 7U, 0U, {}, 2U, 1U, 2U},
	{instruction_t::sub, 7U, 1U, {}, 2U, 1U, 2U},
	{instruction_t::sub, 7U, 2U, {}, 2U, 1U, 2U},
	{instruction_t::sub, 7U, 3U, {}, 2U, 1U, 2U},
	{instruction_t::sub, 7U, 4U, {}, 2U, 1U, 2U},
	{instruction_t::sub, 7U, 5U, {}, 2U, 1U, 2U},
	{instruction_t::sub, 7U, 6U, {}, 2U, 1U, 2U},
	{instruction_t::sub, 7U, 7U, {}, 2U, 1U, 2U},
	{instruction_t::sub, 7U, 0U, {}, 2U, 1U, 3U},
	{instruction_t::sub, 7U, 1U, {}, 2U, 1U, 3U},
	{instruction_t::sub, 7U, 2U, {}, 2U, 1U, 3U},
	{instruction_t::sub, 7U, 3U, {}, 2U, 1U, 3U},
	{instruction_t::sub, 7U, 4U, {}, 2U, 1U, 3U},
	{instruction_t::sub, 7U, 5U, {}, 2U, 1U, 3U},
	{instruction_t::sub, 7U, 6U, {}, 2U, 1U, 3U},
	{instruction_t::sub, 7U, 7U, {}, 2U, 1U, 3U},
	{instruction_t::sub, 7U, 0U, {}, 2U, 1U, 4U},
	{instruction_t::sub, 7U, 1U, {}, 2U, 1U, 4U},
	{instruction_t::sub, 7U, 2U, {}, 2U, 1U, 4U},
	{instruction_t::sub, 7U, 3U, {}, 2U, 1U, 4U},
	{instruction_t::sub, 7U, 4U, {}, 2U, 1U, 4U},
	{instruction_t::sub, 7U, 5U, {}, 2U, 1U, 4U},
	{instruction_t::sub, 7U, 6U, {}, 2U, 1U, 4U},
	{instruction_t::sub, 7U, 7U, {}, 2U, 1U, 4U},
	{instruction_t::sub, 7U, 0U, {}, 2U, 1U, 5U},
	{instruction_t::sub, 7U, 1U, {}, 2U, 1U, 5U},
	{instruction_t::sub, 7U, 2U, {}, 2U, 1U, 5U},
	{instruction_t::sub, 7U, 3U, {}, 2U, 1U, 5U},
	{instruction_t::sub, 7U, 4U, {}, 2U, 1U, 5U},
	{instruction_t::sub, 7U, 5U, {}, 2U, 1U, 5U},
	{instruction_t::sub, 7U, 6U, {}, 2U, 1U, 5U},
	{instruction_t::sub, 7U, 7U, {}, 2U, 1U, 5U},
	{instruction_t::sub, 7U, 0U, {}, 2U, 1U, 6U},
	{instruction_t::sub, 7U, 1U, {}, 2U, 1U, 6U},
	{instruction_t::sub, 7U, 2U, {}, 2U, 1U, 6U},
	{instruction_t::sub, 7U, 3U, {}, 2U, 1U, 6U},
	{instruction_t::sub, 7U, 4U, {}, 2U, 1U, 6U},
	{instruction_t::sub, 7U, 5U, {}, 2U, 1U, 6U},
	{instruction_t::sub, 7U, 6U, {}, 2U, 1U, 6U},
	{instruction_t::sub, 7U, 7U, {}, 2U, 1U, 6U},
	{instruction_t::sub, 7U, 0U, {}, 2U, 1U, 7U},
	{instruction_t::sub, 7U, 1U, {}, 2U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::suba, 7U, 0U, {}, 4U, 0U, 0U},
	{instruction_t::suba, 7U, 1U, {}, 4U, 0U, 0U},
	{instruction_t::suba, 7U, 2U, {}, 4U, 0U, 0U},
	{instruction_t::suba, 7U, 3U, {}, 4U, 0U, 0U},
	{instruction_t::suba, 7U, 4U, {}, 4U, 0U, 0U},
	{instruction_t::suba, 7U, 5U, {}, 4U, 0U, 0U},
	{instruction_t::suba, 7U, 6U, {}, 4U, 0U, 0U},
	{instruction_t::suba, 7U, 7U, {}, 4U, 0U, 0U},
	{instruction_t::suba, 7U, 0U, {}, 4U, 0U, 1U},
	{instruction_t::suba, 7U, 1U, {}, 4U, 0U, 1U},
	{instruction_t::suba, 7U, 2U, {}, 4U, 0U, 1U},
	{instruction_t::suba, 7U, 3U, {}, 4U, 0U, 1U},
	{instruction_t::suba, 7U, 4U, {}, 4U, 0U, 1U},
	{instruction_t::suba, 7U, 5U, {}, 4U, 0U, 1U},
	{instruction_t::suba, 7U, 6U, {}, 4U, 0U, 1U},
	{instruction_t::suba, 7U, 7U, {}, 4U, 0U, 1U},
	{instruction_t::suba, 7U, 0U, {}, 4U, 0U, 2U},
	{instruction_t::suba, 7U, 1U, {}, 4U, 0U, 2U},
	{instruction_t::suba, 7U, 2U, {}, 4U, 0U, 2U},
	{instruction_t::suba, 7U, 3U, {}, 4U, 0U, 2U},
	{instruction_t::suba, 7U, 4U, {}, 4U, 0U, 2U},
	{instruction_t::suba, 7U, 5U, {}, 4U, 0U, 2U},
	{instruction_t::suba, 7U, 6U, {}, 4U, 0U, 2U},
	{instruction_t::suba, 7U, 7U, {}, 4U, 0U, 2U},
	{instruction_t::suba, 7U, 0U, {}, 4U, 0U, 3U},
	{instruction_t::suba, 7U, 1U, {}, 4U, 0U, 3U},
	{instruction_t::suba, 7U, 2U, {}, 4U, 0U, 3U},
	{instruction_t::suba, 7U, 3U, {}, 4U, 0U, 3U},
	{instruction_t::suba, 7U, 4U, {}, 4U, 0U, 3U},
	{instruction_t::suba, 7U, 5U, {}, 4U, 0U, 3U},
	{instruction_t::suba, 7U, 6U, {}, 4U, 0U, 3U},
	{instruction_t::suba, 7U, 7U, {}, 4U, 0U, 3U},
	{instruction_t::suba, 7U, 0U, {}, 4U, 0U, 4U},
	{instruction_t::suba, 7U, 1U, {}, 4U, 0U, 4U},
	{instruction_t::suba, 7U, 2U, {}, 4U, 0U, 4U},
	{instruction_t::suba, 7U, 3U, {}, 4U, 0U, 4U},
	{instruction_t::suba, 7U, 4U, {}, 4U, 0U, 4U},
	{instruction_t::suba, 7U, 5U, {}, 4U, 0U, 4U},
	{instruction_t::suba, 7U, 6U, {}, 4U, 0U, 4U},
	{instruction_t::suba, 7U, 7U, {}, 4U, 0U, 4U},
	{instruction_t::suba, 7U, 0U, {}, 4U, 0U, 5U},
	{instruction_t::suba, 7U, 1U, {}, 4U, 0U, 5U},
	{instruction_t::suba, 7U, 2U, {}, 4U, 0U, 5U},
	{instruction_t::suba, 7U, 3U, {}, 4U, 0U, 5U},
	{instruction_t::suba, 7U, 4U, {}, 4U, 0U, 5U},
	{instruction_t::suba, 7U, 5U, {}, 4U, 0U, 5U},
	{instruction_t::suba, 7U, 6U, {}, 4U, 0U, 5U},
	{instruction_t::suba, 7U, 7U, {}, 4U, 0U, 5U},
	{instruction_t::suba, 7U, 0U, {}, 4U, 0U, 6U},
	{instruction_t::suba, 7U, 1U, {}, 4U, 0U, 6U},
	{instruction_t::suba, 7U, 2U, {}, 4U, 0U, 6U},
	{instruction_t::suba, 7U, 3U, {}, 4U, 0U, 6U},
	{instruction_t::suba, 7U, 4U, {}, 4U, 0U, 6U},
	{instruction_t::suba, 7U, 5U, {}, 4U, 0U, 6U},
	{instruction_t::suba, 7U, 6U, {}, 4U, 0U, 6U},
	{instruction_t::suba, 7U, 7U, {}, 4U, 0U, 6U},
	{instruction_t::suba, 7U, 0U, {}, 4U, 0U, 7U},
	{instruction_t::suba, 7U, 1U, {}, 4U, 0U, 7U},
	{instruction_t::suba, 7U, 2U, {}, 4U, 0U, 7U},
	{instruction_t::suba, 7U, 3U, {}, 4U, 0U, 7U},
	{instruction_t::suba, 7U, 4U, {}, 4U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::cmp, 0U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::cmp, 0U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::cmp, 0U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::cmp, 0U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::cmp, 0U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::cmp, 0U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::cmp, 0U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::cmp, 0U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::cmp, 0U, 0U, {}, 0U, 0U, 1U},
	{instruction_t::cmp, 0U, 1U, {}, 0U, 0U, 1U},
	{instruction_t::cmp, 0U, 2U, {}, 0U, 0U, 1U},
	{instruction_t::cmp, 0U, 3U, {}, 0U, 0U, 1U},
	{instruction_t::cmp, 0U, 4U, {}, 0U, 0U, 1U},
	{instruction_t::cmp, 0U, 5U, {}, 0U, 0U, 1U},
	{instruction_t::cmp, 0U, 6U, {}, 0U, 0U, 1U},
	{instruction_t::cmp, 0U, 7U, {}, 0U, 0U, 1U},
	{instruction_t::cmp, 0U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::cmp, 0U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::cmp, 0U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::cmp, 0U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::cmp, 0U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::cmp, 0U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::cmp, 0U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::cmp, 0U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::cmp, 0U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::cmp, 0U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::cmp, 0U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::cmp, 0U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::cmp, 0U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::cmp, 0U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::cmp, 0U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::cmp, 0U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::cmp, 0U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::cmp, 0U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::cmp, 0U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::cmp, 0U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::cmp, 0U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::cmp, 0U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::cmp, 0U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::cmp, 0U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::cmp, 0U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::cmp, 0U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::cmp, 0U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::cmp, 0U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::cmp, 0U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::cmp, 0U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::cmp, 0U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::cmp, 0U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::cmp, 0U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::cmp, 0U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::cmp, 0U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::cmp, 0U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::cmp, 0U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::cmp, 0U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::cmp, 0U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::cmp, 0U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::cmp, 0U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::cmp, 0U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::cmp, 0U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::cmp, 0U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::cmp, 0U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::cmp, 0U, 0U, {}, 1U, 0U, 0U},
	{instruction_t::cmp, 0U, 1U, {}, 1U, 0U, 0U},
	{instruction_t::cmp, 0U, 2U, {}, 1U, 0U, 0U},
	{instruction_t::cmp, 0U, 3U, {}, 1U, 0U, 0U},
	{instruction_t::cmp, 0U, 4U, {}, 1U, 0U, 0U},
	{instruction_t::cmp, 0U, 5U, {}, 1U, 0U, 0U},
	{instruction_t::cmp, 0U, 6U, {}, 1U, 0U, 0U},
	{instruction_t::cmp, 0U, 7U, {}, 1U, 0U, 0U},
	{instruction_t::cmp, 0U, 0U, {}, 1U, 0U, 1U},
	{instruction_t::cmp, 0U, 1U, {}, 1U, 0U, 1U},
	{instruction_t::cmp, 0U, 2U, {}, 1U, 0U, 1U},
	{instruction_t::cmp, 0U, 3U, {}, 1U, 0U, 1U},
	{instruction_t::cmp, 0U, 4U, {}, 1U, 0U, 1U},
	{instruction_t::cmp, 0U, 5U, {}, 1U, 0U, 1U},
	{instruction_t::cmp, 0U, 6U, {}, 1U, 0U, 1U},
	{instruction_t::cmp, 0U, 7U, {}, 1U, 0U, 1U},
	{instruction_t::cmp, 0U, 0U, {}, 1U, 0U, 2U},
	{instruction_t::cmp, 0U, 1U, {}, 1U, 0U, 2U},
	{instruction_t::cmp, 0U, 2U, {}, 1U, 0U, 2U},
	{instruction_t::cmp, 0U, 3U, {}, 1U, 0U, 2U},
	{instruction_t::cmp, 0U, 4U, {}, 1U, 0U, 2U},
	{instruction_t::cmp, 0U, 5U, {}, 1U, 0U, 2U},
	{instruction_t::cmp, 0U, 6U, {}, 1U, 0U, 2U},
	{instruction_t::cmp, 0U, 7U, {}, 1U, 0U, 2U},
	{instruction_t::cmp, 0U, 0U, {}, 1U, 0U, 3U},
	{instruction_t::cmp, 0U, 1U, {}, 1U, 0U, 3U},
	{instruction_t::cmp, 0U, 2U, {}, 1U, 0U, 3U},
	{instruction_t::cmp, 0U, 3U, {}, 1U, 0U, 3U},
	{instruction_t::cmp, 0U, 4U, {}, 1U, 0U, 3U},
	{instruction_t::cmp, 0U, 5U, {}, 1U, 0U, 3U},
	{instruction_t::cmp, 0U, 6U, {}, 1U, 0U, 3U},
	{instruction_t::cmp, 0U, 7U, {}, 1U, 0U, 3U},
	{instruction_t::cmp, 0U, 0U, {}, 1U, 0U, 4U},
	{instruction_t::cmp, 0U, 1U, {}, 1U, 0U, 4U},
	{instruction_t::cmp, 0U, 2U, {}, 1U, 0U, 4U},
	{instruction_t::cmp, 0U, 3U, {}, 1U, 0U, 4U},
	{instruction_t::cmp, 0U, 4U, {}, 1U, 0U, 4U},
	{instruction_t::cmp, 0U, 5U, {}, 1U, 0U, 4U},
	{instruction_t::cmp, 0U, 6U, {}, 1U, 0U, 4U},
	{instruction_t::cmp, 0U, 7U, {}, 1U, 0U, 4U},
	{instruction_t::cmp, 0U, 0U, {}, 1U, 0U, 5U},
	{instruction_t::cmp, 0U, 1U, {}, 1U, 0U, 5U},
	{instruction_t::cmp, 0U, 2U, {}, 1U, 0U, 5U},
	{instruction_t::cmp, 0U, 3U, {}, 1U, 0U, 5U},
	{instruction_t::cmp, 0U, 4U, {}, 1U, 0U, 5U},
	{instruction_t::cmp, 0U, 5U, {}, 1U, 0U, 5U},
	{instruction_t::cmp, 0U, 6U, {}, 1U, 0U, 5U},
	{instruction_t::cmp, 0U, 7U, {}, 1U, 0U, 5U},
	{instruction_t::cmp, 0U, 0U, {}, 1U, 0U, 6U},
	{instruction_t::cmp, 0U, 1U, {}, 1U, 0U, 6U},
	{instruction_t::cmp, 0U, 2U, {}, 1U, 0U, 6U},
	{instruction_t::cmp, 0U, 3U, {}, 1U, 0U, 6U},
	{instruction_t::cmp, 0U, 4U, {}, 1U, 0U, 6U},
	{instruction_t::cmp, 0U, 5U, {}, 1U, 0U, 6U},
	{instruction_t::cmp, 0U, 6U, {}, 1U, 0U, 6U},
	{instruction_t::cmp, 0U, 7U, {}, 1U, 0U, 6U},
	{instruction_t::cmp, 0U, 0U, {}, 1U, 0U, 7U},
	{instruction_t::cmp, 0U, 1U, {}, 1U, 0U, 7U},
	{instruction_t::cmp, 0U, 2U, {}, 1U, 0U, 7U},
	{instruction_t::cmp, 0U, 3U, {}, 1U, 0U, 7U},
	{instruction_t::cmp, 0U, 4U, {}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::cmp, 0U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::cmp, 0U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::cmp, 0U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::cmp, 0U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::cmp, 0U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::cmp, 0U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::cmp, 0U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::cmp, 0U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::cmp, 0U, 0U, {}, 2U, 0U, 1U},
	{instruction_t::cmp, 0U, 1U, {}, 2U, 0U, 1U},
	{instruction_t::cmp, 0U, 2U, {}, 2U, 0U, 1U},
	{instruction_t::cmp, 0U, 3U, {}, 2U, 0U, 1U},
	{instruction_t::cmp, 0U, 4U, {}, 2U, 0U, 1U},
	{instruction_t::cmp, 0U, 5U, {}, 2U, 0U, 1U},
	{instruction_t::cmp, 0U, 6U, {}, 2U, 0U, 1U},
	{instruction_t::cmp, 0U, 7U, {}, 2U, 0U, 1U},
	{instruction_t::cmp, 0U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::cmp, 0U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::cmp, 0U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::cmp, 0U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::cmp, 0U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::cmp, 0U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::cmp, 0U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::cmp, 0U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::cmp, 0U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::cmp, 0U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::cmp, 0U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::cmp, 0U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::cmp, 0U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::cmp, 0U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::cmp, 0U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::cmp, 0U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::cmp, 0U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::cmp, 0U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::cmp, 0U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::cmp, 0U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::cmp, 0U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::cmp, 0U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::cmp, 0U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::cmp, 0U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::cmp, 0U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::cmp, 0U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::cmp, 0U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::cmp, 0U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::cmp, 0U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::cmp, 0U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::cmp, 0U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::cmp, 0U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::cmp, 0U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::cmp, 0U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::cmp, 0U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::cmp, 0U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::cmp, 0U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::cmp, 0U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::cmp, 0U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::cmp, 0U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::cmp, 0U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::cmp, 0U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::cmp, 0U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::cmp, 0U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::cmp, 0U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::cmpa, 0U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::cmpa, 0U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::cmpa, 0U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::cmpa, 0U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::cmpa, 0U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::cmpa, 0U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::cmpa, 0U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::cmpa, 0U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::cmpa, 0U, 0U, {}, 2U, 0U, 1U},
	{instruction_t::cmpa, 0U, 1U, {}, 2U, 0U, 1U},
	{instruction_t::cmpa, 0U, 2U, {}, 2U, 0U, 1U},
	{instruction_t::cmpa, 0U, 3U, {}, 2U, 0U, 1U},
	{instruction_t::cmpa, 0U, 4U, {}, 2U, 0U, 1U},
	{instruction_t::cmpa, 0U, 5U, {}, 2U, 0U, 1U},
	{instruction_t::cmpa, 0U, 6U, {}, 2U, 0U, 1U},
	{instruction_t::cmpa, 0U, 7U, {}, 2U, 0U, 1U},
	{instruction_t::cmpa, 0U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::cmpa, 0U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::cmpa, 0U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::cmpa, 0U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::cmpa, 0U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::cmpa, 0U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::cmpa, 0U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::cmpa, 0U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::cmpa, 0U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::cmpa, 0U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::cmpa, 0U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::cmpa, 0U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::cmpa, 0U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::cmpa, 0U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::cmpa, 0U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::cmpa, 0U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::cmpa, 0U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::cmpa, 0U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::cmpa, 0U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::cmpa, 0U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::cmpa, 0U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::cmpa, 0U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::cmpa, 0U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::cmpa, 0U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::cmpa, 0U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::cmpa, 0U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::cmpa, 0U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::cmpa, 0U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::cmpa, 0U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::cmpa, 0U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::cmpa, 0U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::cmpa, 0U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::cmpa, 0U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::cmpa, 0U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::cmpa, 0U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::cmpa, 0U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::cmpa, 0U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::cmpa, 0U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::cmpa, 0U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::cmpa, 0U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::cmpa, 0U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::cmpa, 0U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::cmpa, 0U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::cmpa, 0U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::cmpa, 0U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::eor, 0U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::eor, 0U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::eor, 0U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::eor, 0U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::eor, 0U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::eor, 0U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::eor, 0U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::eor, 0U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::cmpm, 0U, 0U, {}, 0U},
	{instruction_t::cmpm, 0U, 1U, {}, 0U},
	{instruction_t::cmpm, 0U, 2U, {}, 0U},
	{instruction_t::cmpm, 0U, 3U, {}, 0U},
	{instruction_t::cmpm, 0U, 4U, {}, 0U},
	{instruction_t::cmpm, 0U, 5U, {}, 0U},
	{instruction_t::cmpm, 0U, 6U, {}, 0U},
	{instruction_t::cmpm, 0U, 7U, {}, 0U},
	{instruction_t::eor, 0U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::eor, 0U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::eor, 0U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::eor, 0U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::eor, 0U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::eor, 0U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::eor, 0U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::eor, 0U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::eor, 0U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::eor, 0U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::eor, 0U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::eor, 0U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::eor, 0U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::eor, 0U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::eor, 0U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::eor, 0U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::eor, 0U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::eor, 0U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::eor, 0U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::eor, 0U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::eor, 0U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::eor, 0U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::eor, 0U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::eor, 0U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::eor, 0U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::eor, 0U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::eor, 0U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::eor, 0U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::eor, 0U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::eor, 0U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::eor, 0U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::eor, 0U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::eor, 0U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::eor, 0U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::eor, 0U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::eor, 0U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::eor, 0U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::eor, 0U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::eor, 0U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::eor, 0U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::eor, 0U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::eor, 0U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::eor, 0U, 0U, {}, 1U, 0U, 0U},
	{instruction_t::eor, 0U, 1U, {}, 1U, 0U, 0U},
	{instruction_t::eor, 0U, 2U, {}, 1U, 0U, 0U},
	{instruction_t::eor, 0U, 3U, {}, 1U, 0U, 0U},
	{instruction_t::eor, 0U, 4U, {}, 1U, 0U, 0U},
	{instruction_t::eor, 0U, 5U, {}, 1U, 0U, 0U},
	{instruction_t::eor, 0U, 6U, {}, 1U, 0U, 0U},
	{instruction_t::eor, 0U, 7U, {}, 1U, 0U, 0U},
	{instruction_t::cmpm, 0U, 0U, {}, 1U},
	{instruction_t::cmpm, 0U, 1U, {}, 1U},
	{instruction_t::cmpm, 0U, 2U, {}, 1U},
	{instruction_t::cmpm, 0U, 3U, {}, 1U},
	{instruction_t::cmpm, 0U, 4U, {}, 1U},
	{instruction_t::cmpm, 0U, 5U, {}, 1U},
	{instruction_t::cmpm, 0U, 6U, {}, 1U},
	{instruction_t::cmpm, 0U, 7U, {}, 1U},
	{instruction_t::eor, 0U, 0U, {}, 1U, 0U, 2U},
	{instruction_t::eor, 0U, 1U, {}, 1U, 0U, 2U},
	{instruction_t::eor, 0U, 2U, {}, 1U, 0U, 2U},
	{instruction_t::eor, 0U, 3U, {}, 1U, 0U, 2U},
	{instruction_t::eor, 0U, 4U, {}, 1U, 0U, 2U},
	{instruction_t::eor, 0U, 5U, {}, 1U, 0U, 2U},
	{instruction_t::eor, 0U, 6U, {}, 1U, 0U, 2U},
	{instruction_t::eor, 0U, 7U, {}, 1U, 0U, 2U},
	{instruction_t::eor, 0U, 0U, {}, 1U, 0U, 3U},
	{instruction_t::eor, 0U, 1U, {}, 1U, 0U, 3U},
	{instruction_t::eor, 0U, 2U, {}, 1U, 0U, 3U},
	{instruction_t::eor, 0U, 3U, {}, 1U, 0U, 3U},
	{instruction_t::eor, 0U, 4U, {}, 1U, 0U, 3U},
	{instruction_t::eor, 0U, 5U, {}, 1U, 0U, 3U},
	{instruction_t::eor, 0U, 6U, {}, 1U, 0U, 3U},
	{instruction_t::eor, 0U, 7U, {}, 1U, 0U, 3U},
	{instruction_t::eor, 0U, 0U, {}, 1U, 0U, 4U},
	{instruction_t::eor, 0U, 1U, {}, 1U, 0U, 4U},
	{instruction_t::eor, 0U, 2U, {}, 1U, 0U, 4U},
	{instruction_t::eor, 0U, 3U, {}, 1U, 0U, 4U},
	{instruction_t::eor, 0U, 4U, {}, 1U, 0U, 4U},
	{instruction_t::eor, 0U, 5U, {}, 1U, 0U, 4U},
	{instruction_t::eor, 0U, 6U, {}, 1U, 0U, 4U},
	{instruction_t::eor, 0U, 7U, {}, 1U, 0U, 4U},
	{instruction_t::eor, 0U, 0U, {}, 1U, 0U, 5U},
	{instruction_t::eor, 0U, 1U, {}, 1U, 0U, 5U},
	{instruction_t::eor, 0U, 2U, {}, 1U, 0U, 5U},
	{instruction_t::eor, 0U, 3U, {}, 1U, 0U, 5U},
	{instruction_t::eor, 0U, 4U, {}, 1U, 0U, 5U},
	{instruction_t::eor, 0U, 5U, {}, 1U, 0U, 5U},
	{instruction_t::eor, 0U, 6U, {}, 1U, 0U, 5U},
	{instruction_t::eor, 0U, 7U, {}, 1U, 0U, 5U},
	{instruction_t::eor, 0U, 0U, {}, 1U, 0U, 6U},
	{instruction_t::eor, 0U, 1U, {}, 1U, 0U, 6U},
	{instruction_t::eor, 0U, 2U, {}, 1U, 0U, 6U},
	{instruction_t::eor, 0U, 3U, {}, 1U, 0U, 6U},
	{instruction_t::eor, 0U, 4U, {}, 1U, 0U, 6U},
	{instruction_t::eor, 0U, 5U, {}, 1U, 0U, 6U},
	{instruction_t::eor, 0U, 6U, {}, 1U, 0U, 6U},
	{instruction_t::eor, 0U, 7U, {}, 1U, 0U, 6U},
	{instruction_t::eor, 0U, 0U, {}, 1U, 0U, 7U},
	{instruction_t::eor, 0U, 1U, {}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::eor, 0U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::eor, 0U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::eor, 0U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::eor, 0U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::eor, 0U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::eor, 0U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::eor, 0U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::eor, 0U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::cmpm, 0U, 0U, {}, 2U},
	{instruction_t::cmpm, 0U, 1U, {}, 2U},
	{instruction_t::cmpm, 0U, 2U, {}, 2U},
	{instruction_t::cmpm, 0U, 3U, {}, 2U},
	{instruction_t::cmpm, 0U, 4U, {}, 2U},
	{instruction_t::cmpm, 0U, 5U, {}, 2U},
	{instruction_t::cmpm, 0U, 6U, {}, 2U},
	{instruction_t::cmpm, 0U, 7U, {}, 2U},
	{instruction_t::eor, 0U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::eor, 0U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::eor, 0U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::eor, 0U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::eor, 0U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::eor, 0U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::eor, 0U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::eor, 0U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::eor, 0U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::eor, 0U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::eor, 0U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::eor, 0U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::eor, 0U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::eor, 0U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::eor, 0U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::eor, 0U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::eor, 0U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::eor, 0U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::eor, 0U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::eor, 0U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::eor, 0U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::eor, 0U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::eor, 0U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::eor, 0U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::eor, 0U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::eor, 0U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::eor, 0U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::eor, 0U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::eor, 0U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::eor, 0U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::eor, 0U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::eor, 0U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::eor, 0U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::eor, 0U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::eor, 0U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::eor, 0U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::eor, 0U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::eor, 0U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::eor, 0U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::eor, 0U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::eor, 0U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::eor, 0U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::cmpa, 0U, 0U, {}, 4U, 0U, 0U},
	{instruction_t::cmpa, 0U, 1U, {}, 4U, 0U, 0U},
	{instruction_t::cmpa, 0U, 2U, {}, 4U, 0U, 0U},
	{instruction_t::cmpa, 0U, 3U, {}, 4U, 0U, 0U},
	{instruction_t::cmpa, 0U, 4U, {}, 4U, 0U, 0U},
	{instruction_t::cmpa, 0U, 5U, {}, 4U, 0U, 0U},
	{instruction_t::cmpa, 0U, 6U, {}, 4U, 0U, 0U},
	{instruction_t::cmpa, 0U, 7U, {}, 4U, 0U, 0U},
	{instruction_t::cmpa, 0U, 0U, {}, 4U, 0U, 1U},
	{instruction_t::cmpa, 0U, 1U, {}, 4U, 0U, 1U},
	{instruction_t::cmpa, 0U, 2U, {}, 4U, 0U, 1U},
	{instruction_t::cmpa, 0U, 3U, {}, 4U, 0U, 1U},
	{instruction_t::cmpa, 0U, 4U, {}, 4U, 0U, 1U},
	{instruction_t::cmpa, 0U, 5U, {}, 4U, 0U, 1U},
	{instruction_t::cmpa, 0U, 6U, {}, 4U, 0U, 1U},
	{instruction_t::cmpa, 0U, 7U, {}, 4U, 0U, 1U},
	{instruction_t::cmpa, 0U, 0U, {}, 4U, 0U, 2U},
	{instruction_t::cmpa, 0U, 1U, {}, 4U, 0U, 2U},
	{instruction_t::cmpa, 0U, 2U, {}, 4U, 0U, 2U},
	{instruction_t::cmpa, 0U, 3U, {}, 4U, 0U, 2U},
	{instruction_t::cmpa, 0U, 4U, {}, 4U, 0U, 2U},
	{instruction_t::cmpa, 0U, 5U, {}, 4U, 0U, 2U},
	{instruction_t::cmpa, 0U, 6U, {}, 4U, 0U, 2U},
	{instruction_t::cmpa, 0U, 7U, {}, 4U, 0U, 2U},
	{instruction_t::cmpa, 0U, 0U, {}, 4U, 0U, 3U},
	{instruction_t::cmpa, 0U, 1U, {}, 4U, 0U, 3U},
	{instruction_t::cmpa, 0U, 2U, {}, 4U, 0U, 3U},
	{instruction_t::cmpa, 0U, 3U, {}, 4U, 0U, 3U},
	{instruction_t::cmpa, 0U, 4U, {}, 4U, 0U, 3U},
	{instruction_t::cmpa, 0U, 5U, {}, 4U, 0U, 3U},
	{instruction_t::cmpa, 0U, 6U, {}, 4U, 0U, 3U},
	{instruction_t::cmpa, 0U, 7U, {}, 4U, 0U, 3U},
	{instruction_t::cmpa, 0U, 0U, {}, 4U, 0U, 4U},
	{instruction_t::cmpa, 0U, 1U, {}, 4U, 0U, 4U},
	{instruction_t::cmpa, 0U, 2U, {}, 4U, 0U, 4U},
	{instruction_t::cmpa, 0U, 3U, {}, 4U, 0U, 4U},
	{instruction_t::cmpa, 0U, 4U, {}, 4U, 0U, 4U},
	{instruction_t::cmpa, 0U, 5U, {}, 4U, 0U, 4U},
	{instruction_t::cmpa, 0U, 6U, {}, 4U, 0U, 4U},
	{instruction_t::cmpa, 0U, 7U, {}, 4U, 0U, 4U},
	{instruction_t::cmpa, 0U, 0U, {}, 4U, 0U, 5U},
	{instruction_t::cmpa, 0U, 1U, {}, 4U, 0U, 5U},
	{instruction_t::cmpa, 0U, 2U, {}, 4U, 0U, 5U},
	{instruction_t::cmpa, 0U, 3U, {}, 4U, 0U, 5U},
	{instruction_t::cmpa, 0U, 4U, {}, 4U, 0U, 5U},
	{instruction_t::cmpa, 0U, 5U, {}, 4U, 0U, 5U},
	{instruction_t::cmpa, 0U, 6U, {}, 4U, 0U, 5U},
	{instruction_t::cmpa, 0U, 7U, {}, 4U, 0U, 5U},
	{instruction_t::cmpa, 0U, 0U, {}, 4U, 0U, 6U},
	{instruction_t::cmpa, 0U, 1U, {}, 4U, 0U, 6U},
	{instruction_t::cmpa, 0U, 2U, {}, 4U, 0U, 6U},
	{instruction_t::cmpa, 0U, 3U, {}, 4U, 0U, 6U},
	{instruction_t::cmpa, 0U, 4U, {}, 4U, 0U, 6U},
	{instruction_t::cmpa, 0U, 5U, {}, 4U, 0U, 6U},
	{instruction_t::cmpa, 0U, 6U, {}, 4U, 0U, 6U},
	{instruction_t::cmpa, 0U, 7U, {}, 4U, 0U, 6U},
	{instruction_t::cmpa, 0U, 0U, {}, 4U, 0U, 7U},
	{instruction_t::cmpa, 0U, 1U, {}, 4U, 0U, 7U},
	{instruction_t::cmpa, 0U, 2U, {}, 4U, 0U, 7U},
	{instruction_t::cmpa, 0U, 3U, {}, 4U, 0U, 7U},
	{instruction_t::cmpa, 0U, 4U, {}, 4U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::cmp, 1U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::cmp, 1U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::cmp, 1U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::cmp, 1U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::cmp, 1U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::cmp, 1U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::cmp, 1U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::cmp, 1U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::cmp, 1U, 0U, {}, 0U, 0U, 1U},
	{instruction_t::cmp, 1U, 1U, {}, 0U, 0U, 1U},
	{instruction_t::cmp, 1U, 2U, {}, 0U, 0U, 1U},
	{instruction_t::cmp, 1U, 3U, {}, 0U, 0U, 1U},
	{instruction_t::cmp, 1U, 4U, {}, 0U, 0U, 1U},
	{instruction_t::cmp, 1U, 5U, {}, 0U, 0U, 1U},
	{instruction_t::cmp, 1U, 6U, {}, 0U, 0U, 1U},
	{instruction_t::cmp, 1U, 7U, {}, 0U, 0U, 1U},
	{instruction_t::cmp, 1U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::cmp, 1U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::cmp, 1U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::cmp, 1U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::cmp, 1U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::cmp, 1U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::cmp, 1U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::cmp, 1U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::cmp, 1U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::cmp, 1U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::cmp, 1U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::cmp, 1U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::cmp, 1U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::cmp, 1U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::cmp, 1U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::cmp, 1U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::cmp, 1U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::cmp, 1U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::cmp, 1U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::cmp, 1U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::cmp, 1U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::cmp, 1U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::cmp, 1U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::cmp, 1U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::cmp, 1U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::cmp, 1U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::cmp, 1U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::cmp, 1U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::cmp, 1U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::cmp, 1U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::cmp, 1U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::cmp, 1U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::cmp, 1U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::cmp, 1U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::cmp, 1U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::cmp, 1U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::cmp, 1U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::cmp, 1U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::cmp, 1U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::cmp, 1U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::cmp, 1U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::cmp, 1U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::cmp, 1U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::cmp, 1U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::cmp, 1U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::cmp, 1U, 0U, {}, 1U, 0U, 0U},
	{instruction_t::cmp, 1U, 1U, {}, 1U, 0U, 0U},
	{instruction_t::cmp, 1U, 2U, {}, 1U, 0U, 0U},
	{instruction_t::cmp, 1U, 3U, {}, 1U, 0U, 0U},
	{instruction_t::cmp, 1U, 4U, {}, 1U, 0U, 0U},
	{instruction_t::cmp, 1U, 5U, {}, 1U, 0U, 0U},
	{instruction_t::cmp, 1U, 6U, {}, 1U, 0U, 0U},
	{instruction_t::cmp, 1U, 7U, {}, 1U, 0U, 0U},
	{instruction_t::cmp, 1U, 0U, {}, 1U, 0U, 1U},
	{instruction_t::cmp, 1U, 1U, {}, 1U, 0U, 1U},
	{instruction_t::cmp, 1U, 2U, {}, 1U, 0U, 1U},
	{instruction_t::cmp, 1U, 3U, {}, 1U, 0U, 1U},
	{instruction_t::cmp, 1U, 4U, {}, 1U, 0U, 1U},
	{instruction_t::cmp, 1U, 5U, {}, 1U, 0U, 1U},
	{instruction_t::cmp, 1U, 6U, {}, 1U, 0U, 1U},
	{instruction_t::cmp, 1U, 7U, {}, 1U, 0U, 1U},
	{instruction_t::cmp, 1U, 0U, {}, 1U, 0U, 2U},
	{instruction_t::cmp, 1U, 1U, {}, 1U, 0U, 2U},
	{instruction_t::cmp, 1U, 2U, {}, 1U, 0U, 2U},
	{instruction_t::cmp, 1U, 3U, {}, 1U, 0U, 2U},
	{instruction_t::cmp, 1U, 4U, {}, 1U, 0U, 2U},
	{instruction_t::cmp, 1U, 5U, {}, 1U, 0U, 2U},
	{instruction_t::cmp, 1U, 6U, {}, 1U, 0U, 2U},
	{instruction_t::cmp, 1U, 7U, {}, 1U, 0U, 2U},
	{instruction_t::cmp, 1U, 0U, {}, 1U, 0U, 3U},
	{instruction_t::cmp, 1U, 1U, {}, 1U, 0U, 3U},
	{instruction_t::cmp, 1U, 2U, {}, 1U, 0U, 3U},
	{instruction_t::cmp, 1U, 3U, {}, 1U, 0U, 3U},
	{instruction_t::cmp, 1U, 4U, {}, 1U, 0U, 3U},
	{instruction_t::cmp, 1U, 5U, {}, 1U, 0U, 3U},
	{instruction_t::cmp, 1U, 6U, {}, 1U, 0U, 3U},
	{instruction_t::cmp, 1U, 7U, {}, 1U, 0U, 3U},
	{instruction_t::cmp, 1U, 0U, {}, 1U, 0U, 4U},
	{instruction_t::cmp, 1U, 1U, {}, 1U, 0U, 4U},
	{instruction_t::cmp, 1U, 2U, {}, 1U, 0U, 4U},
	{instruction_t::cmp, 1U, 3U, {}, 1U, 0U, 4U},
	{instruction_t::cmp, 1U, 4U, {}, 1U, 0U, 4U},
	{instruction_t::cmp, 1U, 5U, {}, 1U, 0U, 4U},
	{instruction_t::cmp, 1U, 6U, {}, 1U, 0U, 4U},
	{instruction_t::cmp, 1U, 7U, {}, 1U, 0U, 4U},
	{instruction_t::cmp, 1U, 0U, {}, 1U, 0U, 5U},
	{instruction_t::cmp, 1U, 1U, {}, 1U, 0U, 5U},
	{instruction_t::cmp, 1U, 2U, {}, 1U, 0U, 5U},
	{instruction_t::cmp, 1U, 3U, {}, 1U, 0U, 5U},
	{instruction_t::cmp, 1U, 4U, {}, 1U, 0U, 5U},
	{instruction_t::cmp, 1U, 5U, {}, 1U, 0U, 5U},
	{instruction_t::cmp, 1U, 6U, {}, 1U, 0U, 5U},
	{instruction_t::cmp, 1U, 7U, {}, 1U, 0U, 5U},
	{instruction_t::cmp, 1U, 0U, {}, 1U, 0U, 6U},
	{instruction_t::cmp, 1U, 1U, {}, 1U, 0U, 6U},
	{instruction_t::cmp, 1U, 2U, {}, 1U, 0U, 6U},
	{instruction_t::cmp, 1U, 3U, {}, 1U, 0U, 6U},
	{instruction_t::cmp, 1U, 4U, {}, 1U, 0U, 6U},
	{instruction_t::cmp, 1U, 5U, {}, 1U, 0U, 6U},
	{instruction_t::cmp, 1U, 6U, {}, 1U, 0U, 6U},
	{instruction_t::cmp, 1U, 7U, {}, 1U, 0U, 6U},
	{instruction_t::cmp, 1U, 0U, {}, 1U, 0U, 7U},
	{instruction_t::cmp, 1U, 1U, {}, 1U, 0U, 7U},
	{instruction_t::cmp, 1U, 2U, {}, 1U, 0U, 7U},
	{instruction_t::cmp, 1U, 3U, {}, 1U, 0U, 7U},
	{instruction_t::cmp, 1U, 4U, {}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::cmp, 1U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::cmp, 1U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::cmp, 1U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::cmp, 1U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::cmp, 1U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::cmp, 1U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::cmp, 1U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::cmp, 1U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::cmp, 1U, 0U, {}, 2U, 0U, 1U},
	{instruction_t::cmp, 1U, 1U, {}, 2U, 0U, 1U},
	{instruction_t::cmp, 1U, 2U, {}, 2U, 0U, 1U},
	{instruction_t::cmp, 1U, 3U, {}, 2U, 0U, 1U},
	{instruction_t::cmp, 1U, 4U, {}, 2U, 0U, 1U},
	{instruction_t::cmp, 1U, 5U, {}, 2U, 0U, 1U},
	{instruction_t::cmp, 1U, 6U, {}, 2U, 0U, 1U},
	{instruction_t::cmp, 1U, 7U, {}, 2U, 0U, 1U},
	{instruction_t::cmp, 1U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::cmp, 1U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::cmp, 1U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::cmp, 1U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::cmp, 1U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::cmp, 1U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::cmp, 1U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::cmp, 1U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::cmp, 1U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::cmp, 1U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::cmp, 1U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::cmp, 1U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::cmp, 1U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::cmp, 1U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::cmp, 1U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::cmp, 1U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::cmp, 1U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::cmp, 1U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::cmp, 1U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::cmp, 1U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::cmp, 1U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::cmp, 1U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::cmp, 1U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::cmp, 1U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::cmp, 1U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::cmp, 1U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::cmp, 1U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::cmp, 1U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::cmp, 1U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::cmp, 1U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::cmp, 1U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::cmp, 1U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::cmp, 1U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::cmp, 1U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::cmp, 1U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::cmp, 1U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::cmp, 1U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::cmp, 1U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::cmp, 1U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::cmp, 1U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::cmp, 1U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::cmp, 1U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::cmp, 1U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::cmp, 1U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::cmp, 1U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::cmpa, 1U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::cmpa, 1U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::cmpa, 1U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::cmpa, 1U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::cmpa, 1U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::cmpa, 1U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::cmpa, 1U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::cmpa, 1U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::cmpa, 1U, 0U, {}, 2U, 0U, 1U},
	{instruction_t::cmpa, 1U, 1U, {}, 2U, 0U, 1U},
	{instruction_t::cmpa, 1U, 2U, {}, 2U, 0U, 1U},
	{instruction_t::cmpa, 1U, 3U, {}, 2U, 0U, 1U},
	{instruction_t::cmpa, 1U, 4U, {}, 2U, 0U, 1U},
	{instruction_t::cmpa, 1U, 5U, {}, 2U, 0U, 1U},
	{instruction_t::cmpa, 1U, 6U, {}, 2U, 0U, 1U},
	{instruction_t::cmpa, 1U, 7U, {}, 2U, 0U, 1U},
	{instruction_t::cmpa, 1U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::cmpa, 1U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::cmpa, 1U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::cmpa, 1U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::cmpa, 1U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::cmpa, 1U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::cmpa, 1U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::cmpa, 1U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::cmpa, 1U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::cmpa, 1U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::cmpa, 1U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::cmpa, 1U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::cmpa, 1U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::cmpa, 1U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::cmpa, 1U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::cmpa, 1U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::cmpa, 1U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::cmpa, 1U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::cmpa, 1U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::cmpa, 1U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::cmpa, 1U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::cmpa, 1U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::cmpa, 1U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::cmpa, 1U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::cmpa, 1U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::cmpa, 1U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::cmpa, 1U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::cmpa, 1U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::cmpa, 1U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::cmpa, 1U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::cmpa, 1U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::cmpa, 1U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::cmpa, 1U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::cmpa, 1U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::cmpa, 1U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::cmpa, 1U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::cmpa, 1U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::cmpa, 1U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::cmpa, 1U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::cmpa, 1U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::cmpa, 1U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::cmpa, 1U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::cmpa, 1U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::cmpa, 1U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::cmpa, 1U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::eor, 1U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::eor, 1U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::eor, 1U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::eor, 1U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::eor, 1U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::eor, 1U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::eor, 1U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::eor, 1U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::cmpm, 1U, 0U, {}, 0U},
	{instruction_t::cmpm, 1U, 1U, {}, 0U},
	{instruction_t::cmpm, 1U, 2U, {}, 0U},
	{instruction_t::cmpm, 1U, 3U, {}, 0U},
	{instruction_t::cmpm, 1U, 4U, {}, 0U},
	{instruction_t::cmpm, 1U, 5U, {}, 0U},
	{instruction_t::cmpm, 1U, 6U, {}, 0U},
	{instruction_t::cmpm, 1U, 7U, {}, 0U},
	{instruction_t::eor, 1U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::eor, 1U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::eor, 1U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::eor, 1U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::eor, 1U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::eor, 1U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::eor, 1U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::eor, 1U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::eor, 1U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::eor, 1U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::eor, 1U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::eor, 1U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::eor, 1U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::eor, 1U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::eor, 1U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::eor, 1U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::eor, 1U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::eor, 1U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::eor, 1U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::eor, 1U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::eor, 1U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::eor, 1U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::eor, 1U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::eor, 1U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::eor, 1U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::eor, 1U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::eor, 1U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::eor, 1U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::eor, 1U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::eor, 1U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::eor, 1U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::eor, 1U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::eor, 1U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::eor, 1U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::eor, 1U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::eor, 1U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::eor, 1U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::eor, 1U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::eor, 1U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::eor, 1U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::eor, 1U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::eor, 1U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::eor, 1U, 0U, {}, 1U, 0U, 0U},
	{instruction_t::eor, 1U, 1U, {}, 1U, 0U, 0U},
	{instruction_t::eor, 1U, 2U, {}, 1U, 0U, 0U},
	{instruction_t::eor, 1U, 3U, {}, 1U, 0U, 0U},
	{instruction_t::eor, 1U, 4U, {}, 1U, 0U, 0U},
	{instruction_t::eor, 1U, 5U, {}, 1U, 0U, 0U},
	{instruction_t::eor, 1U, 6U, {}, 1U, 0U, 0U},
	{instruction_t::eor, 1U, 7U, {}, 1U, 0U, 0U},
	{instruction_t::cmpm, 1U, 0U, {}, 1U},
	{instruction_t::cmpm, 1U, 1U, {}, 1U},
	{instruction_t::cmpm, 1U, 2U, {}, 1U},
	{instruction_t::cmpm, 1U, 3U, {}, 1U},
	{instruction_t::cmpm, 1U, 4U, {}, 1U},
	{instruction_t::cmpm, 1U, 5U, {}, 1U},
	{instruction_t::cmpm, 1U, 6U, {}, 1U},
	{instruction_t::cmpm, 1U, 7U, {}, 1U},
	{instruction_t::eor, 1U, 0U, {}, 1U, 0U, 2U},
	{instruction_t::eor, 1U, 1U, {}, 1U, 0U, 2U},
	{instruction_t::eor, 1U, 2U, {}, 1U, 0U, 2U},
	{instruction_t::eor, 1U, 3U, {}, 1U, 0U, 2U},
	{instruction_t::eor, 1U, 4U, {}, 1U, 0U, 2U},
	{instruction_t::eor, 1U, 5U, {}, 1U, 0U, 2U},
	{instruction_t::eor, 1U, 6U, {}, 1U, 0U, 2U},
	{instruction_t::eor, 1U, 7U, {}, 1U, 0U, 2U},
	{instruction_t::eor, 1U, 0U, {}, 1U, 0U, 3U},
	{instruction_t::eor, 1U, 1U, {}, 1U, 0U, 3U},
	{instruction_t::eor, 1U, 2U, {}, 1U, 0U, 3U},
	{instruction_t::eor, 1U, 3U, {}, 1U, 0U, 3U},
	{instruction_t::eor, 1U, 4U, {}, 1U, 0U, 3U},
	{instruction_t::eor, 1U, 5U, {}, 1U, 0U, 3U},
	{instruction_t::eor, 1U, 6U, {}, 1U, 0U, 3U},
	{instruction_t::eor, 1U, 7U, {}, 1U, 0U, 3U},
	{instruction_t::eor, 1U, 0U, {}, 1U, 0U, 4U},
	{instruction_t::eor, 1U, 1U, {}, 1U, 0U, 4U},
	{instruction_t::eor, 1U, 2U, {}, 1U, 0U, 4U},
	{instruction_t::eor, 1U, 3U, {}, 1U, 0U, 4U},
	{instruction_t::eor, 1U, 4U, {}, 1U, 0U, 4U},
	{instruction_t::eor, 1U, 5U, {}, 1U, 0U, 4U},
	{instruction_t::eor, 1U, 6U, {}, 1U, 0U, 4U},
	{instruction_t::eor, 1U, 7U, {}, 1U, 0U, 4U},
	{instruction_t::eor, 1U, 0U, {}, 1U, 0U, 5U},
	{instruction_t::eor, 1U, 1U, {}, 1U, 0U, 5U},
	{instruction_t::eor, 1U, 2U, {}, 1U, 0U, 5U},
	{instruction_t::eor, 1U, 3U, {}, 1U, 0U, 5U},
	{instruction_t::eor, 1U, 4U, {}, 1U, 0U, 5U},
	{instruction_t::eor, 1U, 5U, {}, 1U, 0U, 5U},
	{instruction_t::eor, 1U, 6U, {}, 1U, 0U, 5U},
	{instruction_t::eor, 1U, 7U, {}, 1U, 0U, 5U},
	{instruction_t::eor, 1U, 0U, {}, 1U, 0U, 6U},
	{instruction_t::eor, 1U, 1U, {}, 1U, 0U, 6U},
	{instruction_t::eor, 1U, 2U, {}, 1U, 0U, 6U},
	{instruction_t::eor, 1U, 3U, {}, 1U, 0U, 6U},
	{instruction_t::eor, 1U, 4U, {}, 1U, 0U, 6U},
	{instruction_t::eor, 1U, 5U, {}, 1U, 0U, 6U},
	{instruction_t::eor, 1U, 6U, {}, 1U, 0U, 6U},
	{instruction_t::eor, 1U, 7U, {}, 1U, 0U, 6U},
	{instruction_t::eor, 1U, 0U, {}, 1U, 0U, 7U},
	{instruction_t::eor, 1U, 1U, {}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::eor, 1U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::eor, 1U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::eor, 1U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::eor, 1U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::eor, 1U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::eor, 1U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::eor, 1U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::eor, 1U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::cmpm, 1U, 0U, {}, 2U},
	{instruction_t::cmpm, 1U, 1U, {}, 2U},
	{instruction_t::cmpm, 1U, 2U, {}, 2U},
	{instruction_t::cmpm, 1U, 3U, {}, 2U},
	{instruction_t::cmpm, 1U, 4U, {}, 2U},
	{instruction_t::cmpm, 1U, 5U, {}, 2U},
	{instruction_t::cmpm, 1U, 6U, {}, 2U},
	{instruction_t::cmpm, 1U, 7U, {}, 2U},
	{instruction_t::eor, 1U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::eor, 1U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::eor, 1U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::eor, 1U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::eor, 1U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::eor, 1U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::eor, 1U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::eor, 1U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::eor, 1U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::eor, 1U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::eor, 1U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::eor, 1U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::eor, 1U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::eor, 1U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::eor, 1U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::eor, 1U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::eor, 1U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::eor, 1U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::eor, 1U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::eor, 1U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::eor, 1U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::eor, 1U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::eor, 1U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::eor, 1U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::eor, 1U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::eor, 1U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::eor, 1U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::eor, 1U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::eor, 1U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::eor, 1U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::eor, 1U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::eor, 1U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::eor, 1U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::eor, 1U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::eor, 1U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::eor, 1U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::eor, 1U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::eor, 1U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::eor, 1U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::eor, 1U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::eor, 1U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::eor, 1U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::cmpa, 1U, 0U, {}, 4U, 0U, 0U},
	{instruction_t::cmpa, 1U, 1U, {}, 4U, 0U, 0U},
	{instruction_t::cmpa, 1U, 2U, {}, 4U, 0U, 0U},
	{instruction_t::cmpa, 1U, 3U, {}, 4U, 0U, 0U},
	{instruction_t::cmpa, 1U, 4U, {}, 4U, 0U, 0U},
	{instruction_t::cmpa, 1U, 5U, {}, 4U, 0U, 0U},
	{instruction_t::cmpa, 1U, 6U, {}, 4U, 0U, 0U},
	{instruction_t::cmpa, 1U, 7U, {}, 4U, 0U, 0U},
	{instruction_t::cmpa, 1U, 0U, {}, 4U, 0U, 1U},
	{instruction_t::cmpa, 1U, 1U, {}, 4U, 0U, 1U},
	{instruction_t::cmpa, 1U, 2U, {}, 4U, 0U, 1U},
	{instruction_t::cmpa, 1U, 3U, {}, 4U, 0U, 1U},
	{instruction_t::cmpa, 1U, 4U, {}, 4U, 0U, 1U},
	{instruction_t::cmpa, 1U, 5U, {}, 4U, 0U, 1U},
	{instruction_t::cmpa, 1U, 6U, {}, 4U, 0U, 1U},
	{instruction_t::cmpa, 1U, 7U, {}, 4U, 0U, 1U},
	{instruction_t::cmpa, 1U, 0U, {}, 4U, 0U, 2U},
	{instruction_t::cmpa, 1U, 1U, {}, 4U, 0U, 2U},
	{instruction_t::cmpa, 1U, 2U, {}, 4U, 0U, 2U},
	{instruction_t::cmpa, 1U, 3U, {}, 4U, 0U, 2U},
	{instruction_t::cmpa, 1U, 4U, {}, 4U, 0U, 2U},
	{instruction_t::cmpa, 1U, 5U, {}, 4U, 0U, 2U},
	{instruction_t::cmpa, 1U, 6U, {}, 4U, 0U, 2U},
	{instruction_t::cmpa, 1U, 7U, {}, 4U, 0U, 2U},
	{instruction_t::cmpa, 1U, 0U, {}, 4U, 0U, 3U},
	{instruction_t::cmpa, 1U, 1U, {}, 4U, 0U, 3U},
	{instruction_t::cmpa, 1U, 2U, {}, 4U, 0U, 3U},
	{instruction_t::cmpa, 1U, 3U, {}, 4U, 0U, 3U},
	{instruction_t::cmpa, 1U, 4U, {}, 4U, 0U, 3U},
	{instruction_t::cmpa, 1U, 5U, {}, 4U, 0U, 3U},
	{instruction_t::cmpa, 1U, 6U, {}, 4U, 0U, 3U},
	{instruction_t::cmpa, 1U, 7U, {}, 4U, 0U, 3U},
	{instruction_t::cmpa, 1U, 0U, {}, 4U, 0U, 4U},
	{instruction_t::cmpa, 1U, 1U, {}, 4U, 0U, 4U},
	{instruction_t::cmpa, 1U, 2U, {}, 4U, 0U, 4U},
	{instruction_t::cmpa, 1U, 3U, {}, 4U, 0U, 4U},
	{instruction_t::cmpa, 1U, 4U, {}, 4U, 0U, 4U},
	{instruction_t::cmpa, 1U, 5U, {}, 4U, 0U, 4U},
	{instruction_t::cmpa, 1U, 6U, {}, 4U, 0U, 4U},
	{instruction_t::cmpa, 1U, 7U, {}, 4U, 0U, 4U},
	{instruction_t::cmpa, 1U, 0U, {}, 4U, 0U, 5U},
	{instruction_t::cmpa, 1U, 1U, {}, 4U, 0U, 5U},
	{instruction_t::cmpa, 1U, 2U, {}, 4U, 0U, 5U},
	{instruction_t::cmpa, 1U, 3U, {}, 4U, 0U, 5U},
	{instruction_t::cmpa, 1U, 4U, {}, 4U, 0U, 5U},
	{instruction_t::cmpa, 1U, 5U, {}, 4U, 0U, 5U},
	{instruction_t::cmpa, 1U, 6U, {}, 4U, 0U, 5U},
	{instruction_t::cmpa, 1U, 7U, {}, 4U, 0U, 5U},
	{instruction_t::cmpa, 1U, 0U, {}, 4U, 0U, 6U},
	{instruction_t::cmpa, 1U, 1U, {}, 4U, 0U, 6U},
	{instruction_t::cmpa, 1U, 2U, {}, 4U, 0U, 6U},
	{instruction_t::cmpa, 1U, 3U, {}, 4U, 0U, 6U},
	{instruction_t::cmpa, 1U, 4U, {}, 4U, 0U, 6U},
	{instruction_t::cmpa, 1U, 5U, {}, 4U, 0U, 6U},
	{instruction_t::cmpa, 1U, 6U, {}, 4U, 0U, 6U},
	{instruction_t::cmpa, 1U, 7U, {}, 4U, 0U, 6U},
	{instruction_t::cmpa, 1U, 0U, {}, 4U, 0U, 7U},
	{instruction_t::cmpa, 1U, 1U, {}, 4U, 0U, 7U},
	{instruction_t::cmpa, 1U, 2U, {}, 4U, 0U, 7U},
	{instruction_t::cmpa, 1U, 3U, {}, 4U, 0U, 7U},
	{instruction_t::cmpa, 1U, 4U, {}, 4U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::cmp, 2U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::cmp, 2U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::cmp, 2U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::cmp, 2U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::cmp, 2U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::cmp, 2U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::cmp, 2U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::cmp, 2U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::cmp, 2U, 0U, {}, 0U, 0U, 1U},
	{instruction_t::cmp, 2U, 1U, {}, 0U, 0U, 1U},
	{instruction_t::cmp, 2U, 2U, {}, 0U, 0U, 1U},
	{instruction_t::cmp, 2U, 3U, {}, 0U, 0U, 1U},
	{instruction_t::cmp, 2U, 4U, {}, 0U, 0U, 1U},
	{instruction_t::cmp, 2U, 5U, {}, 0U, 0U, 1U},
	{instruction_t::cmp, 2U, 6U, {}, 0U, 0U, 1U},
	{instruction_t::cmp, 2U, 7U, {}, 0U, 0U, 1U},
	{instruction_t::cmp, 2U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::cmp, 2U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::cmp, 2U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::cmp, 2U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::cmp, 2U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::cmp, 2U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::cmp, 2U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::cmp, 2U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::cmp, 2U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::cmp, 2U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::cmp, 2U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::cmp, 2U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::cmp, 2U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::cmp, 2U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::cmp, 2U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::cmp, 2U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::cmp, 2U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::cmp, 2U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::cmp, 2U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::cmp, 2U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::cmp, 2U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::cmp, 2U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::cmp, 2U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::cmp, 2U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::cmp, 2U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::cmp, 2U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::cmp, 2U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::cmp, 2U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::cmp, 2U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::cmp, 2U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::cmp, 2U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::cmp, 2U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::cmp, 2U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::cmp, 2U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::cmp, 2U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::cmp, 2U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::cmp, 2U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::cmp, 2U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::cmp, 2U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::cmp, 2U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::cmp, 2U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::cmp, 2U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::cmp, 2U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::cmp, 2U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::cmp, 2U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::cmp, 2U, 0U, {}, 1U, 0U, 0U},
	{instruction_t::cmp, 2U, 1U, {}, 1U, 0U, 0U},
	{instruction_t::cmp, 2U, 2U, {}, 1U, 0U, 0U},
	{instruction_t::cmp, 2U, 3U, {}, 1U, 0U, 0U},
	{instruction_t::cmp, 2U, 4U, {}, 1U, 0U, 0U},
	{instruction_t::cmp, 2U, 5U, {}, 1U, 0U, 0U},
	{instruction_t::cmp, 2U, 6U, {}, 1U, 0U, 0U},
	{instruction_t::cmp, 2U, 7U, {}, 1U, 0U, 0U},
	{instruction_t::cmp, 2U, 0U, {}, 1U, 0U, 1U},
	{instruction_t::cmp, 2U, 1U, {}, 1U, 0U, 1U},
	{instruction_t::cmp, 2U, 2U, {}, 1U, 0U, 1U},
	{instruction_t::cmp, 2U, 3U, {}, 1U, 0U, 1U},
	{instruction_t::cmp, 2U, 4U, {}, 1U, 0U, 1U},
	{instruction_t::cmp, 2U, 5U, {}, 1U, 0U, 1U},
	{instruction_t::cmp, 2U, 6U, {}, 1U, 0U, 1U},
	{instruction_t::cmp, 2U, 7U, {}, 1U, 0U, 1U},
	{instruction_t::cmp, 2U, 0U, {}, 1U, 0U, 2U},
	{instruction_t::cmp, 2U, 1U, {}, 1U, 0U, 2U},
	{instruction_t::cmp, 2U, 2U, {}, 1U, 0U, 2U},
	{instruction_t::cmp, 2U, 3U, {}, 1U, 0U, 2U},
	{instruction_t::cmp, 2U, 4U, {}, 1U, 0U, 2U},
	{instruction_t::cmp, 2U, 5U, {}, 1U, 0U, 2U},
	{instruction_t::cmp, 2U, 6U, {}, 1U, 0U, 2U},
	{instruction_t::cmp, 2U, 7U, {}, 1U, 0U, 2U},
	{instruction_t::cmp, 2U, 0U, {}, 1U, 0U, 3U},
	{instruction_t::cmp, 2U, 1U, {}, 1U, 0U, 3U},
	{instruction_t::cmp, 2U, 2U, {}, 1U, 0U, 3U},
	{instruction_t::cmp, 2U, 3U, {}, 1U, 0U, 3U},
	{instruction_t::cmp, 2U, 4U, {}, 1U, 0U, 3U},
	{instruction_t::cmp, 2U, 5U, {}, 1U, 0U, 3U},
	{instruction_t::cmp, 2U, 6U, {}, 1U, 0U, 3U},
	{instruction_t::cmp, 2U, 7U, {}, 1U, 0U, 3U},
	{instruction_t::cmp, 2U, 0U, {}, 1U, 0U, 4U},
	{instruction_t::cmp, 2U, 1U, {}, 1U, 0U, 4U},
	{instruction_t::cmp, 2U, 2U, {}, 1U, 0U, 4U},
	{instruction_t::cmp, 2U, 3U, {}, 1U, 0U, 4U},
	{instruction_t::cmp, 2U, 4U, {}, 1U, 0U, 4U},
	{instruction_t::cmp, 2U, 5U, {}, 1U, 0U, 4U},
	{instruction_t::cmp, 2U, 6U, {}, 1U, 0U, 4U},
	{instruction_t::cmp, 2U, 7U, {}, 1U, 0U, 4U},
	{instruction_t::cmp, 2U, 0U, {}, 1U, 0U, 5U},
	{instruction_t::cmp, 2U, 1U, {}, 1U, 0U, 5U},
	{instruction_t::cmp, 2U, 2U, {}, 1U, 0U, 5U},
	{instruction_t::cmp, 2U, 3U, {}, 1U, 0U, 5U},
	{instruction_t::cmp, 2U, 4U, {}, 1U, 0U, 5U},
	{instruction_t::cmp, 2U, 5U, {}, 1U, 0U, 5U},
	{instruction_t::cmp, 2U, 6U, {}, 1U, 0U, 5U},
	{instruction_t::cmp, 2U, 7U, {}, 1U, 0U, 5U},
	{instruction_t::cmp, 2U, 0U, {}, 1U, 0U, 6U},
	{instruction_t::cmp, 2U, 1U, {}, 1U, 0U, 6U},
	{instruction_t::cmp, 2U, 2U, {}, 1U, 0U, 6U},
	{instruction_t::cmp, 2U, 3U, {}, 1U, 0U, 6U},
	{instruction_t::cmp, 2U, 4U, {}, 1U, 0U, 6U},
	{instruction_t::cmp, 2U, 5U, {}, 1U, 0U, 6U},
	{instruction_t::cmp, 2U, 6U, {}, 1U, 0U, 6U},
	{instruction_t::cmp, 2U, 7U, {}, 1U, 0U, 6U},
	{instruction_t::cmp, 2U, 0U, {}, 1U, 0U, 7U},
	{instruction_t::cmp, 2U, 1U, {}, 1U, 0U, 7U},
	{instruction_t::cmp, 2U, 2U, {}, 1U, 0U, 7U},
	{instruction_t::cmp, 2U, 3U, {}, 1U, 0U, 7U},
	{instruction_t::cmp, 2U, 4U, {}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::cmp, 2U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::cmp, 2U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::cmp, 2U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::cmp, 2U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::cmp, 2U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::cmp, 2U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::cmp, 2U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::cmp, 2U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::cmp, 2U, 0U, {}, 2U, 0U, 1U},
	{instruction_t::cmp, 2U, 1U, {}, 2U, 0U, 1U},
	{instruction_t::cmp, 2U, 2U, {}, 2U, 0U, 1U},
	{instruction_t::cmp, 2U, 3U, {}, 2U, 0U, 1U},
	{instruction_t::cmp, 2U, 4U, {}, 2U, 0U, 1U},
	{instruction_t::cmp, 2U, 5U, {}, 2U, 0U, 1U},
	{instruction_t::cmp, 2U, 6U, {}, 2U, 0U, 1U},
	{instruction_t::cmp, 2U, 7U, {}, 2U, 0U, 1U},
	{instruction_t::cmp, 2U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::cmp, 2U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::cmp, 2U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::cmp, 2U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::cmp, 2U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::cmp, 2U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::cmp, 2U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::cmp, 2U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::cmp, 2U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::cmp, 2U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::cmp, 2U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::cmp, 2U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::cmp, 2U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::cmp, 2U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::cmp, 2U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::cmp, 2U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::cmp, 2U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::cmp, 2U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::cmp, 2U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::cmp, 2U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::cmp, 2U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::cmp, 2U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::cmp, 2U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::cmp, 2U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::cmp, 2U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::cmp, 2U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::cmp, 2U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::cmp, 2U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::cmp, 2U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::cmp, 2U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::cmp, 2U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::cmp, 2U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::cmp, 2U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::cmp, 2U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::cmp, 2U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::cmp, 2U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::cmp, 2U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::cmp, 2U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::cmp, 2U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::cmp, 2U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::cmp, 2U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::cmp, 2U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::cmp, 2U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::cmp, 2U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::cmp, 2U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::cmpa, 2U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::cmpa, 2U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::cmpa, 2U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::cmpa, 2U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::cmpa, 2U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::cmpa, 2U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::cmpa, 2U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::cmpa, 2U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::cmpa, 2U, 0U, {}, 2U, 0U, 1U},
	{instruction_t::cmpa, 2U, 1U, {}, 2U, 0U, 1U},
	{instruction_t::cmpa, 2U, 2U, {}, 2U, 0U, 1U},
	{instruction_t::cmpa, 2U, 3U, {}, 2U, 0U, 1U},
	{instruction_t::cmpa, 2U, 4U, {}, 2U, 0U, 1U},
	{instruction_t::cmpa, 2U, 5U, {}, 2U, 0U, 1U},
	{instruction_t::cmpa, 2U, 6U, {}, 2U, 0U, 1U},
	{instruction_t::cmpa, 2U, 7U, {}, 2U, 0U, 1U},
	{instruction_t::cmpa, 2U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::cmpa, 2U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::cmpa, 2U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::cmpa, 2U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::cmpa, 2U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::cmpa, 2U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::cmpa, 2U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::cmpa, 2U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::cmpa, 2U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::cmpa, 2U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::cmpa, 2U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::cmpa, 2U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::cmpa, 2U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::cmpa, 2U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::cmpa, 2U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::cmpa, 2U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::cmpa, 2U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::cmpa, 2U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::cmpa, 2U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::cmpa, 2U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::cmpa, 2U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::cmpa, 2U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::cmpa, 2U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::cmpa, 2U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::cmpa, 2U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::cmpa, 2U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::cmpa, 2U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::cmpa, 2U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::cmpa, 2U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::cmpa, 2U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::cmpa, 2U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::cmpa, 2U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::cmpa, 2U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::cmpa, 2U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::cmpa, 2U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::cmpa, 2U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::cmpa, 2U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::cmpa, 2U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::cmpa, 2U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::cmpa, 2U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::cmpa, 2U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::cmpa, 2U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::cmpa, 2U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::cmpa, 2U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::cmpa, 2U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::eor, 2U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::eor, 2U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::eor, 2U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::eor, 2U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::eor, 2U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::eor, 2U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::eor, 2U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::eor, 2U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::cmpm, 2U, 0U, {}, 0U},
	{instruction_t::cmpm, 2U, 1U, {}, 0U},
	{instruction_t::cmpm, 2U, 2U, {}, 0U},
	{instruction_t::cmpm, 2U, 3U, {}, 0U},
	{instruction_t::cmpm, 2U, 4U, {}, 0U},
	{instruction_t::cmpm, 2U, 5U, {}, 0U},
	{instruction_t::cmpm, 2U, 6U, {}, 0U},
	{instruction_t::cmpm, 2U, 7U, {}, 0U},
	{instruction_t::eor, 2U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::eor, 2U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::eor, 2U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::eor, 2U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::eor, 2U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::eor, 2U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::eor, 2U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::eor, 2U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::eor, 2U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::eor, 2U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::eor, 2U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::eor, 2U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::eor, 2U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::eor, 2U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::eor, 2U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::eor, 2U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::eor, 2U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::eor, 2U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::eor, 2U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::eor, 2U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::eor, 2U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::eor, 2U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::eor, 2U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::eor, 2U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::eor, 2U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::eor, 2U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::eor, 2U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::eor, 2U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::eor, 2U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::eor, 2U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::eor, 2U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::eor, 2U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::eor, 2U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::eor, 2U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::eor, 2U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::eor, 2U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::eor, 2U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::eor, 2U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::eor, 2U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::eor, 2U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::eor, 2U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::eor, 2U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::eor, 2U, 0U, {}, 1U, 0U, 0U},
	{instruction_t::eor, 2U, 1U, {}, 1U, 0U, 0U},
	{instruction_t::eor, 2U, 2U, {}, 1U, 0U, 0U},
	{instruction_t::eor, 2U, 3U, {}, 1U, 0U, 0U},
	{instruction_t::eor, 2U, 4U, {}, 1U, 0U, 0U},
	{instruction_t::eor, 2U, 5U, {}, 1U, 0U, 0U},
	{instruction_t::eor, 2U, 6U, {}, 1U, 0U, 0U},
	{instruction_t::eor, 2U, 7U, {}, 1U, 0U, 0U},
	{instruction_t::cmpm, 2U, 0U, {}, 1U},
	{instruction_t::cmpm, 2U, 1U, {}, 1U},
	{instruction_t::cmpm, 2U, 2U, {}, 1U},
	{instruction_t::cmpm, 2U, 3U, {}, 1U},
	{instruction_t::cmpm, 2U, 4U, {}, 1U},
	{instruction_t::cmpm, 2U, 5U, {}, 1U},
	{instruction_t::cmpm, 2U, 6U, {}, 1U},
	{instruction_t::cmpm, 2U, 7U, {}, 1U},
	{instruction_t::eor, 2U, 0U, {}, 1U, 0U, 2U},
	{instruction_t::eor, 2U, 1U, {}, 1U, 0U, 2U},
	{instruction_t::eor, 2U, 2U, {}, 1U, 0U, 2U},
	{instruction_t::eor, 2U, 3U, {}, 1U, 0U, 2U},
	{instruction_t::eor, 2U, 4U, {}, 1U, 0U, 2U},
	{instruction_t::eor, 2U, 5U, {}, 1U, 0U, 2U},
	{instruction_t::eor, 2U, 6U, {}, 1U, 0U, 2U},
	{instruction_t::eor, 2U, 7U, {}, 1U, 0U, 2U},
	{instruction_t::eor, 2U, 0U, {}, 1U, 0U, 3U},
	{instruction_t::eor, 2U, 1U, {}, 1U, 0U, 3U},
	{instruction_t::eor, 2U, 2U, {}, 1U, 0U, 3U},
	{instruction_t::eor, 2U, 3U, {}, 1U, 0U, 3U},
	{instruction_t::eor, 2U, 4U, {}, 1U, 0U, 3U},
	{instruction_t::eor, 2U, 5U, {}, 1U, 0U, 3U},
	{instruction_t::eor, 2U, 6U, {}, 1U, 0U, 3U},
	{instruction_t::eor, 2U, 7U, {}, 1U, 0U, 3U},
	{instruction_t::eor, 2U, 0U, {}, 1U, 0U, 4U},
	{instruction_t::eor, 2U, 1U, {}, 1U, 0U, 4U},
	{instruction_t::eor, 2U, 2U, {}, 1U, 0U, 4U},
	{instruction_t::eor, 2U, 3U, {}, 1U, 0U, 4U},
	{instruction_t::eor, 2U, 4U, {}, 1U, 0U, 4U},
	{instruction_t::eor, 2U, 5U, {}, 1U, 0U, 4U},
	{instruction_t::eor, 2U, 6U, {}, 1U, 0U, 4U},
	{instruction_t::eor, 2U, 7U, {}, 1U, 0U, 4U},
	{instruction_t::eor, 2U, 0U, {}, 1U, 0U, 5U},
	{instruction_t::eor, 2U, 1U, {}, 1U, 0U, 5U},
	{instruction_t::eor, 2U, 2U, {}, 1U, 0U, 5U},
	{instruction_t::eor, 2U, 3U, {}, 1U, 0U, 5U},
	{instruction_t::eor, 2U, 4U, {}, 1U, 0U, 5U},
	{instruction_t::eor, 2U, 5U, {}, 1U, 0U, 5U},
	{instruction_t::eor, 2U, 6U, {}, 1U, 0U, 5U},
	{instruction_t::eor, 2U, 7U, {}, 1U, 0U, 5U},
	{instruction_t::eor, 2U, 0U, {}, 1U, 0U, 6U},
	{instruction_t::eor, 2U, 1U, {}, 1U, 0U, 6U},
	{instruction_t::eor, 2U, 2U, {}, 1U, 0U, 6U},
	{instruction_t::eor, 2U, 3U, {}, 1U, 0U, 6U},
	{instruction_t::eor, 2U, 4U, {}, 1U, 0U, 6U},
	{instruction_t::eor, 2U, 5U, {}, 1U, 0U, 6U},
	{instruction_t::eor, 2U, 6U, {}, 1U, 0U, 6U},
	{instruction_t::eor, 2U, 7U, {}, 1U, 0U, 6U},
	{instruction_t::eor, 2U, 0U, {}, 1U, 0U, 7U},
	{instruction_t::eor, 2U, 1U, {}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::eor, 2U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::eor, 2U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::eor, 2U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::eor, 2U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::eor, 2U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::eor, 2U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::eor, 2U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::eor, 2U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::cmpm, 2U, 0U, {}, 2U},
	{instruction_t::cmpm, 2U, 1U, {}, 2U},
	{instruction_t::cmpm, 2U, 2U, {}, 2U},
	{instruction_t::cmpm, 2U, 3U, {}, 2U},
	{instruction_t::cmpm, 2U, 4U, {}, 2U},
	{instruction_t::cmpm, 2U, 5U, {}, 2U},
	{instruction_t::cmpm, 2U, 6U, {}, 2U},
	{instruction_t::cmpm, 2U, 7U, {}, 2U},
	{instruction_t::eor, 2U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::eor, 2U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::eor, 2U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::eor, 2U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::eor, 2U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::eor, 2U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::eor, 2U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::eor, 2U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::eor, 2U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::eor, 2U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::eor, 2U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::eor, 2U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::eor, 2U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::eor, 2U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::eor, 2U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::eor, 2U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::eor, 2U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::eor, 2U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::eor, 2U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::eor, 2U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::eor, 2U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::eor, 2U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::eor, 2U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::eor, 2U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::eor, 2U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::eor, 2U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::eor, 2U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::eor, 2U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::eor, 2U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::eor, 2U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::eor, 2U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::eor, 2U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::eor, 2U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::eor, 2U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::eor, 2U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::eor, 2U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::eor, 2U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::eor, 2U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::eor, 2U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::eor, 2U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::eor, 2U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::eor, 2U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::cmpa, 2U, 0U, {}, 4U, 0U, 0U},
	{instruction_t::cmpa, 2U, 1U, {}, 4U, 0U, 0U},
	{instruction_t::cmpa, 2U, 2U, {}, 4U, 0U, 0U},
	{instruction_t::cmpa, 2U, 3U, {}, 4U, 0U, 0U},
	{instruction_t::cmpa, 2U, 4U, {}, 4U, 0U, 0U},
	{instruction_t::cmpa, 2U, 5U, {}, 4U, 0U, 0U},
	{instruction_t::cmpa, 2U, 6U, {}, 4U, 0U, 0U},
	{instruction_t::cmpa, 2U, 7U, {}, 4U, 0U, 0U},
	{instruction_t::cmpa, 2U, 0U, {}, 4U, 0U, 1U},
	{instruction_t::cmpa, 2U, 1U, {}, 4U, 0U, 1U},
	{instruction_t::cmpa, 2U, 2U, {}, 4U, 0U, 1U},
	{instruction_t::cmpa, 2U, 3U, {}, 4U, 0U, 1U},
	{instruction_t::cmpa, 2U, 4U, {}, 4U, 0U, 1U},
	{instruction_t::cmpa, 2U, 5U, {}, 4U, 0U, 1U},
	{instruction_t::cmpa, 2U, 6U, {}, 4U, 0U, 1U},
	{instruction_t::cmpa, 2U, 7U, {}, 4U, 0U, 1U},
	{instruction_t::cmpa, 2U, 0U, {}, 4U, 0U, 2U},
	{instruction_t::cmpa, 2U, 1U, {}, 4U, 0U, 2U},
	{instruction_t::cmpa, 2U, 2U, {}, 4U, 0U, 2U},
	{instruction_t::cmpa, 2U, 3U, {}, 4U, 0U, 2U},
	{instruction_t::cmpa, 2U, 4U, {}, 4U, 0U, 2U},
	{instruction_t::cmpa, 2U, 5U, {}, 4U, 0U, 2U},
	{instruction_t::cmpa, 2U, 6U, {}, 4U, 0U, 2U},
	{instruction_t::cmpa, 2U, 7U, {}, 4U, 0U, 2U},
	{instruction_t::cmpa, 2U, 0U, {}, 4U, 0U, 3U},
	{instruction_t::cmpa, 2U, 1U, {}, 4U, 0U, 3U},
	{instruction_t::cmpa, 2U, 2U, {}, 4U, 0U, 3U},
	{instruction_t::cmpa, 2U, 3U, {}, 4U, 0U, 3U},
	{instruction_t::cmpa, 2U, 4U, {}, 4U, 0U, 3U},
	{instruction_t::cmpa, 2U, 5U, {}, 4U, 0U, 3U},
	{instruction_t::cmpa, 2U, 6U, {}, 4U, 0U, 3U},
	{instruction_t::cmpa, 2U, 7U, {}, 4U, 0U, 3U},
	{instruction_t::cmpa, 2U, 0U, {}, 4U, 0U, 4U},
	{instruction_t::cmpa, 2U, 1U, {}, 4U, 0U, 4U},
	{instruction_t::cmpa, 2U, 2U, {}, 4U, 0U, 4U},
	{instruction_t::cmpa, 2U, 3U, {}, 4U, 0U, 4U},
	{instruction_t::cmpa, 2U, 4U, {}, 4U, 0U, 4U},
	{instruction_t::cmpa, 2U, 5U, {}, 4U, 0U, 4U},
	{instruction_t::cmpa, 2U, 6U, {}, 4U, 0U, 4U},
	{instruction_t::cmpa, 2U, 7U, {}, 4U, 0U, 4U},
	{instruction_t::cmpa, 2U, 0U, {}, 4U, 0U, 5U},
	{instruction_t::cmpa, 2U, 1U, {}, 4U, 0U, 5U},
	{instruction_t::cmpa, 2U, 2U, {}, 4U, 0U, 5U},
	{instruction_t::cmpa, 2U, 3U, {}, 4U, 0U, 5U},
	{instruction_t::cmpa, 2U, 4U, {}, 4U, 0U, 5U},
	{instruction_t::cmpa, 2U, 5U, {}, 4U, 0U, 5U},
	{instruction_t::cmpa, 2U, 6U, {}, 4U, 0U, 5U},
	{instruction_t::cmpa, 2U, 7U, {}, 4U, 0U, 5U},
	{instruction_t::cmpa, 2U, 0U, {}, 4U, 0U, 6U},
	{instruction_t::cmpa, 2U, 1U, {}, 4U, 0U, 6U},
	{instruction_t::cmpa, 2U, 2U, {}, 4U, 0U, 6U},
	{instruction_t::cmpa, 2U, 3U, {}, 4U, 0U, 6U},
	{instruction_t::cmpa, 2U, 4U, {}, 4U, 0U, 6U},
	{instruction_t::cmpa, 2U, 5U, {}, 4U, 0U, 6U},
	{instruction_t::cmpa, 2U, 6U, {}, 4U, 0U, 6U},
	{instruction_t::cmpa, 2U, 7U, {}, 4U, 0U, 6U},
	{instruction_t::cmpa, 2U, 0U, {}, 4U, 0U, 7U},
	{instruction_t::cmpa, 2U, 1U, {}, 4U, 0U, 7U},
	{instruction_t::cmpa, 2U, 2U, {}, 4U, 0U, 7U},
	{instruction_t::cmpa, 2U, 3U, {}, 4U, 0U, 7U},
	{instruction_t::cmpa, 2U, 4U, {}, 4U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::cmp, 3U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::cmp, 3U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::cmp, 3U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::cmp, 3U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::cmp, 3U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::cmp, 3U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::cmp, 3U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::cmp, 3U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::cmp, 3U, 0U, {}, 0U, 0U, 1U},
	{instruction_t::cmp, 3U, 1U, {}, 0U, 0U, 1U},
	{instruction_t::cmp, 3U, 2U, {}, 0U, 0U, 1U},
	{instruction_t::cmp, 3U, 3U, {}, 0U, 0U, 1U},
	{instruction_t::cmp, 3U, 4U, {}, 0U, 0U, 1U},
	{instruction_t::cmp, 3U, 5U, {}, 0U, 0U, 1U},
	{instruction_t::cmp, 3U, 6U, {}, 0U, 0U, 1U},
	{instruction_t::cmp, 3U, 7U, {}, 0U, 0U, 1U},
	{instruction_t::cmp, 3U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::cmp, 3U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::cmp, 3U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::cmp, 3U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::cmp, 3U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::cmp, 3U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::cmp, 3U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::cmp, 3U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::cmp, 3U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::cmp, 3U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::cmp, 3U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::cmp, 3U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::cmp, 3U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::cmp, 3U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::cmp, 3U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::cmp, 3U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::cmp, 3U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::cmp, 3U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::cmp, 3U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::cmp, 3U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::cmp, 3U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::cmp, 3U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::cmp, 3U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::cmp, 3U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::cmp, 3U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::cmp, 3U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::cmp, 3U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::cmp, 3U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::cmp, 3U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::cmp, 3U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::cmp, 3U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::cmp, 3U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::cmp, 3U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::cmp, 3U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::cmp, 3U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::cmp, 3U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::cmp, 3U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::cmp, 3U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::cmp, 3U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::cmp, 3U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::cmp, 3U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::cmp, 3U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::cmp, 3U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::cmp, 3U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::cmp, 3U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::cmp, 3U, 0U, {}, 1U, 0U, 0U},
	{instruction_t::cmp, 3U, 1U, {}, 1U, 0U, 0U},
	{instruction_t::cmp, 3U, 2U, {}, 1U, 0U, 0U},
	{instruction_t::cmp, 3U, 3U, {}, 1U, 0U, 0U},
	{instruction_t::cmp, 3U, 4U, {}, 1U, 0U, 0U},
	{instruction_t::cmp, 3U, 5U, {}, 1U, 0U, 0U},
	{instruction_t::cmp, 3U, 6U, {}, 1U, 0U, 0U},
	{instruction_t::cmp, 3U, 7U, {}, 1U, 0U, 0U},
	{instruction_t::cmp, 3U, 0U, {}, 1U, 0U, 1U},
	{instruction_t::cmp, 3U, 1U, {}, 1U, 0U, 1U},
	{instruction_t::cmp, 3U, 2U, {}, 1U, 0U, 1U},
	{instruction_t::cmp, 3U, 3U, {}, 1U, 0U, 1U},
	{instruction_t::cmp, 3U, 4U, {}, 1U, 0U, 1U},
	{instruction_t::cmp, 3U, 5U, {}, 1U, 0U, 1U},
	{instruction_t::cmp, 3U, 6U, {}, 1U, 0U, 1U},
	{instruction_t::cmp, 3U, 7U, {}, 1U, 0U, 1U},
	{instruction_t::cmp, 3U, 0U, {}, 1U, 0U, 2U},
	{instruction_t::cmp, 3U, 1U, {}, 1U, 0U, 2U},
	{instruction_t::cmp, 3U, 2U, {}, 1U, 0U, 2U},
	{instruction_t::cmp, 3U, 3U, {}, 1U, 0U, 2U},
	{instruction_t::cmp, 3U, 4U, {}, 1U, 0U, 2U},
	{instruction_t::cmp, 3U, 5U, {}, 1U, 0U, 2U},
	{instruction_t::cmp, 3U, 6U, {}, 1U, 0U, 2U},
	{instruction_t::cmp, 3U, 7U, {}, 1U, 0U, 2U},
	{instruction_t::cmp, 3U, 0U, {}, 1U, 0U, 3U},
	{instruction_t::cmp, 3U, 1U, {}, 1U, 0U, 3U},
	{instruction_t::cmp, 3U, 2U, {}, 1U, 0U, 3U},
	{instruction_t::cmp, 3U, 3U, {}, 1U, 0U, 3U},
	{instruction_t::cmp, 3U, 4U, {}, 1U, 0U, 3U},
	{instruction_t::cmp, 3U, 5U, {}, 1U, 0U, 3U},
	{instruction_t::cmp, 3U, 6U, {}, 1U, 0U, 3U},
	{instruction_t::cmp, 3U, 7U, {}, 1U, 0U, 3U},
	{instruction_t::cmp, 3U, 0U, {}, 1U, 0U, 4U},
	{instruction_t::cmp, 3U, 1U, {}, 1U, 0U, 4U},
	{instruction_t::cmp, 3U, 2U, {}, 1U, 0U, 4U},
	{instruction_t::cmp, 3U, 3U, {}, 1U, 0U, 4U},
	{instruction_t::cmp, 3U, 4U, {}, 1U, 0U, 4U},
	{instruction_t::cmp, 3U, 5U, {}, 1U, 0U, 4U},
	{instruction_t::cmp, 3U, 6U, {}, 1U, 0U, 4U},
	{instruction_t::cmp, 3U, 7U, {}, 1U, 0U, 4U},
	{instruction_t::cmp, 3U, 0U, {}, 1U, 0U, 5U},
	{instruction_t::cmp, 3U, 1U, {}, 1U, 0U, 5U},
	{instruction_t::cmp, 3U, 2U, {}, 1U, 0U, 5U},
	{instruction_t::cmp, 3U, 3U, {}, 1U, 0U, 5U},
	{instruction_t::cmp, 3U, 4U, {}, 1U, 0U, 5U},
	{instruction_t::cmp, 3U, 5U, {}, 1U, 0U, 5U},
	{instruction_t::cmp, 3U, 6U, {}, 1U, 0U, 5U},
	{instruction_t::cmp, 3U, 7U, {}, 1U, 0U, 5U},
	{instruction_t::cmp, 3U, 0U, {}, 1U, 0U, 6U},
	{instruction_t::cmp, 3U, 1U, {}, 1U, 0U, 6U},
	{instruction_t::cmp, 3U, 2U, {}, 1U, 0U, 6U},
	{instruction_t::cmp, 3U, 3U, {}, 1U, 0U, 6U},
	{instruction_t::cmp, 3U, 4U, {}, 1U, 0U, 6U},
	{instruction_t::cmp, 3U, 5U, {}, 1U, 0U, 6U},
	{instruction_t::cmp, 3U, 6U, {}, 1U, 0U, 6U},
	{instruction_t::cmp, 3U, 7U, {}, 1U, 0U, 6U},
	{instruction_t::cmp, 3U, 0U, {}, 1U, 0U, 7U},
	{instruction_t::cmp, 3U, 1U, {}, 1U, 0U, 7U},
	{instruction_t::cmp, 3U, 2U, {}, 1U, 0U, 7U},
	{instruction_t::cmp, 3U, 3U, {}, 1U, 0U, 7U},
	{instruction_t::cmp, 3U, 4U, {}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::cmp, 3U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::cmp, 3U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::cmp, 3U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::cmp, 3U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::cmp, 3U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::cmp, 3U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::cmp, 3U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::cmp, 3U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::cmp, 3U, 0U, {}, 2U, 0U, 1U},
	{instruction_t::cmp, 3U, 1U, {}, 2U, 0U, 1U},
	{instruction_t::cmp, 3U, 2U, {}, 2U, 0U, 1U},
	{instruction_t::cmp, 3U, 3U, {}, 2U, 0U, 1U},
	{instruction_t::cmp, 3U, 4U, {}, 2U, 0U, 1U},
	{instruction_t::cmp, 3U, 5U, {}, 2U, 0U, 1U},
	{instruction_t::cmp, 3U, 6U, {}, 2U, 0U, 1U},
	{instruction_t::cmp, 3U, 7U, {}, 2U, 0U, 1U},
	{instruction_t::cmp, 3U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::cmp, 3U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::cmp, 3U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::cmp, 3U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::cmp, 3U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::cmp, 3U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::cmp, 3U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::cmp, 3U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::cmp, 3U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::cmp, 3U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::cmp, 3U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::cmp, 3U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::cmp, 3U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::cmp, 3U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::cmp, 3U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::cmp, 3U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::cmp, 3U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::cmp, 3U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::cmp, 3U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::cmp, 3U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::cmp, 3U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::cmp, 3U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::cmp, 3U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::cmp, 3U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::cmp, 3U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::cmp, 3U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::cmp, 3U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::cmp, 3U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::cmp, 3U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::cmp, 3U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::cmp, 3U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::cmp, 3U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::cmp, 3U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::cmp, 3U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::cmp, 3U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::cmp, 3U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::cmp, 3U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::cmp, 3U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::cmp, 3U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::cmp, 3U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::cmp, 3U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::cmp, 3U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::cmp, 3U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::cmp, 3U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::cmp, 3U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::cmpa, 3U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::cmpa, 3U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::cmpa, 3U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::cmpa, 3U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::cmpa, 3U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::cmpa, 3U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::cmpa, 3U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::cmpa, 3U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::cmpa, 3U, 0U, {}, 2U, 0U, 1U},
	{instruction_t::cmpa, 3U, 1U, {}, 2U, 0U, 1U},
	{instruction_t::cmpa, 3U, 2U, {}, 2U, 0U, 1U},
	{instruction_t::cmpa, 3U, 3U, {}, 2U, 0U, 1U},
	{instruction_t::cmpa, 3U, 4U, {}, 2U, 0U, 1U},
	{instruction_t::cmpa, 3U, 5U, {}, 2U, 0U, 1U},
	{instruction_t::cmpa, 3U, 6U, {}, 2U, 0U, 1U},
	{instruction_t::cmpa, 3U, 7U, {}, 2U, 0U, 1U},
	{instruction_t::cmpa, 3U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::cmpa, 3U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::cmpa, 3U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::cmpa, 3U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::cmpa, 3U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::cmpa, 3U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::cmpa, 3U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::cmpa, 3U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::cmpa, 3U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::cmpa, 3U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::cmpa, 3U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::cmpa, 3U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::cmpa, 3U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::cmpa, 3U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::cmpa, 3U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::cmpa, 3U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::cmpa, 3U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::cmpa, 3U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::cmpa, 3U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::cmpa, 3U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::cmpa, 3U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::cmpa, 3U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::cmpa, 3U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::cmpa, 3U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::cmpa, 3U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::cmpa, 3U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::cmpa, 3U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::cmpa, 3U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::cmpa, 3U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::cmpa, 3U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::cmpa, 3U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::cmpa, 3U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::cmpa, 3U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::cmpa, 3U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::cmpa, 3U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::cmpa, 3U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::cmpa, 3U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::cmpa, 3U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::cmpa, 3U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::cmpa, 3U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::cmpa, 3U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::cmpa, 3U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::cmpa, 3U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::cmpa, 3U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::cmpa, 3U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::eor, 3U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::eor, 3U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::eor, 3U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::eor, 3U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::eor, 3U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::eor, 3U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::eor, 3U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::eor, 3U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::cmpm, 3U, 0U, {}, 0U},
	{instruction_t::cmpm, 3U, 1U, {}, 0U},
	{instruction_t::cmpm, 3U, 2U, {}, 0U},
	{instruction_t::cmpm, 3U, 3U, {}, 0U},
	{instruction_t::cmpm, 3U, 4U, {}, 0U},
	{instruction_t::cmpm, 3U, 5U, {}, 0U},
	{instruction_t::cmpm, 3U, 6U, {}, 0U},
	{instruction_t::cmpm, 3U, 7U, {}, 0U},
	{instruction_t::eor, 3U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::eor, 3U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::eor, 3U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::eor, 3U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::eor, 3U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::eor, 3U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::eor, 3U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::eor, 3U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::eor, 3U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::eor, 3U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::eor, 3U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::eor, 3U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::eor, 3U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::eor, 3U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::eor, 3U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::eor, 3U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::eor, 3U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::eor, 3U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::eor, 3U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::eor, 3U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::eor, 3U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::eor, 3U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::eor, 3U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::eor, 3U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::eor, 3U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::eor, 3U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::eor, 3U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::eor, 3U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::eor, 3U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::eor, 3U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::eor, 3U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::eor, 3U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::eor, 3U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::eor, 3U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::eor, 3U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::eor, 3U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::eor, 3U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::eor, 3U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::eor, 3U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::eor, 3U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::eor, 3U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::eor, 3U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::eor, 3U, 0U, {}, 1U, 0U, 0U},
	{instruction_t::eor, 3U, 1U, {}, 1U, 0U, 0U},
	{instruction_t::eor, 3U, 2U, {}, 1U, 0U, 0U},
	{instruction_t::eor, 3U, 3U, {}, 1U, 0U, 0U},
	{instruction_t::eor, 3U, 4U, {}, 1U, 0U, 0U},
	{instruction_t::eor, 3U, 5U, {}, 1U, 0U, 0U},
	{instruction_t::eor, 3U, 6U, {}, 1U, 0U, 0U},
	{instruction_t::eor, 3U, 7U, {}, 1U, 0U, 0U},
	{instruction_t::cmpm, 3U, 0U, {}, 1U},
	{instruction_t::cmpm, 3U, 1U, {}, 1U},
	{instruction_t::cmpm, 3U, 2U, {}, 1U},
	{instruction_t::cmpm, 3U, 3U, {}, 1U},
	{instruction_t::cmpm, 3U, 4U, {}, 1U},
	{instruction_t::cmpm, 3U, 5U, {}, 1U},
	{instruction_t::cmpm, 3U, 6U, {}, 1U},
	{instruction_t::cmpm, 3U, 7U, {}, 1U},
	{instruction_t::eor, 3U, 0U, {}, 1U, 0U, 2U},
	{instruction_t::eor, 3U, 1U, {}, 1U, 0U, 2U},
	{instruction_t::eor, 3U, 2U, {}, 1U, 0U, 2U},
	{instruction_t::eor, 3U, 3U, {}, 1U, 0U, 2U},
	{instruction_t::eor, 3U, 4U, {}, 1U, 0U, 2U},
	{instruction_t::eor, 3U, 5U, {}, 1U, 0U, 2U},
	{instruction_t::eor, 3U, 6U, {}, 1U, 0U, 2U},
	{instruction_t::eor, 3U, 7U, {}, 1U, 0U, 2U},
	{instruction_t::eor, 3U, 0U, {}, 1U, 0U, 3U},
	{instruction_t::eor, 3U, 1U, {}, 1U, 0U, 3U},
	{instruction_t::eor, 3U, 2U, {}, 1U, 0U, 3U},
	{instruction_t::eor, 3U, 3U, {}, 1U, 0U, 3U},
	{instruction_t::eor, 3U, 4U, {}, 1U, 0U, 3U},
	{instruction_t::eor, 3U, 5U, {}, 1U, 0U, 3U},
	{instruction_t::eor, 3U, 6U, {}, 1U, 0U, 3U},
	{instruction_t::eor, 3U, 7U, {}, 1U, 0U, 3U},
	{instruction_t::eor, 3U, 0U, {}, 1U, 0U, 4U},
	{instruction_t::eor, 3U, 1U, {}, 1U, 0U, 4U},
	{instruction_t::eor, 3U, 2U, {}, 1U, 0U, 4U},
	{instruction_t::eor, 3U, 3U, {}, 1U, 0U, 4U},
	{instruction_t::eor, 3U, 4U, {}, 1U, 0U, 4U},
	{instruction_t::eor, 3U, 5U, {}, 1U, 0U, 4U},
	{instruction_t::eor, 3U, 6U, {}, 1U, 0U, 4U},
	{instruction_t::eor, 3U, 7U, {}, 1U, 0U, 4U},
	{instruction_t::eor, 3U, 0U, {}, 1U, 0U, 5U},
	{instruction_t::eor, 3U, 1U, {}, 1U, 0U, 5U},
	{instruction_t::eor, 3U, 2U, {}, 1U, 0U, 5U},
	{instruction_t::eor, 3U, 3U, {}, 1U, 0U, 5U},
	{instruction_t::eor, 3U, 4U, {}, 1U, 0U, 5U},
	{instruction_t::eor, 3U, 5U, {}, 1U, 0U, 5U},
	{instruction_t::eor, 3U, 6U, {}, 1U, 0U, 5U},
	{instruction_t::eor, 3U, 7U, {}, 1U, 0U, 5U},
	{instruction_t::eor, 3U, 0U, {}, 1U, 0U, 6U},
	{instruction_t::eor, 3U, 1U, {}, 1U, 0U, 6U},
	{instruction_t::eor, 3U, 2U, {}, 1U, 0U, 6U},
	{instruction_t::eor, 3U, 3U, {}, 1U, 0U, 6U},
	{instruction_t::eor, 3U, 4U, {}, 1U, 0U, 6U},
	{instruction_t::eor, 3U, 5U, {}, 1U, 0U, 6U},
	{instruction_t::eor, 3U, 6U, {}, 1U, 0U, 6U},
	{instruction_t::eor, 3U, 7U, {}, 1U, 0U, 6U},
	{instruction_t::eor, 3U, 0U, {}, 1U, 0U, 7U},
	{instruction_t::eor, 3U, 1U, {}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::eor, 3U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::eor, 3U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::eor, 3U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::eor, 3U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::eor, 3U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::eor, 3U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::eor, 3U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::eor, 3U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::cmpm, 3U, 0U, {}, 2U},
	{instruction_t::cmpm, 3U, 1U, {}, 2U},
	{instruction_t::cmpm, 3U, 2U, {}, 2U},
	{instruction_t::cmpm, 3U, 3U, {}, 2U},
	{instruction_t::cmpm, 3U, 4U, {}, 2U},
	{instruction_t::cmpm, 3U, 5U, {}, 2U},
	{instruction_t::cmpm, 3U, 6U, {}, 2U},
	{instruction_t::cmpm, 3U, 7U, {}, 2U},
	{instruction_t::eor, 3U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::eor, 3U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::eor, 3U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::eor, 3U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::eor, 3U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::eor, 3U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::eor, 3U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::eor, 3U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::eor, 3U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::eor, 3U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::eor, 3U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::eor, 3U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::eor, 3U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::eor, 3U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::eor, 3U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::eor, 3U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::eor, 3U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::eor, 3U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::eor, 3U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::eor, 3U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::eor, 3U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::eor, 3U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::eor, 3U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::eor, 3U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::eor, 3U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::eor, 3U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::eor, 3U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::eor, 3U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::eor, 3U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::eor, 3U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::eor, 3U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::eor, 3U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::eor, 3U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::eor, 3U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::eor, 3U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::eor, 3U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::eor, 3U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::eor, 3U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::eor, 3U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::eor, 3U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::eor, 3U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::eor, 3U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::cmpa, 3U, 0U, {}, 4U, 0U, 0U},
	{instruction_t::cmpa, 3U, 1U, {}, 4U, 0U, 0U},
	{instruction_t::cmpa, 3U, 2U, {}, 4U, 0U, 0U},
	{instruction_t::cmpa, 3U, 3U, {}, 4U, 0U, 0U},
	{instruction_t::cmpa, 3U, 4U, {}, 4U, 0U, 0U},
	{instruction_t::cmpa, 3U, 5U, {}, 4U, 0U, 0U},
	{instruction_t::cmpa, 3U, 6U, {}, 4U, 0U, 0U},
	{instruction_t::cmpa, 3U, 7U, {}, 4U, 0U, 0U},
	{instruction_t::cmpa, 3U, 0U, {}, 4U, 0U, 1U},
	{instruction_t::cmpa, 3U, 1U, {}, 4U, 0U, 1U},
	{instruction_t::cmpa, 3U, 2U, {}, 4U, 0U, 1U},
	{instruction_t::cmpa, 3U, 3U, {}, 4U, 0U, 1U},
	{instruction_t::cmpa, 3U, 4U, {}, 4U, 0U, 1U},
	{instruction_t::cmpa, 3U, 5U, {}, 4U, 0U, 1U},
	{instruction_t::cmpa, 3U, 6U, {}, 4U, 0U, 1U},
	{instruction_t::cmpa, 3U, 7U, {}, 4U, 0U, 1U},
	{instruction_t::cmpa, 3U, 0U, {}, 4U, 0U, 2U},
	{instruction_t::cmpa, 3U, 1U, {}, 4U, 0U, 2U},
	{instruction_t::cmpa, 3U, 2U, {}, 4U, 0U, 2U},
	{instruction_t::cmpa, 3U, 3U, {}, 4U, 0U, 2U},
	{instruction_t::cmpa, 3U, 4U, {}, 4U, 0U, 2U},
	{instruction_t::cmpa, 3U, 5U, {}, 4U, 0U, 2U},
	{instruction_t::cmpa, 3U, 6U, {}, 4U, 0U, 2U},
	{instruction_t::cmpa, 3U, 7U, {}, 4U, 0U, 2U},
	{instruction_t::cmpa, 3U, 0U, {}, 4U, 0U, 3U},
	{instruction_t::cmpa, 3U, 1U, {}, 4U, 0U, 3U},
	{instruction_t::cmpa, 3U, 2U, {}, 4U, 0U, 3U},
	{instruction_t::cmpa, 3U, 3U, {}, 4U, 0U, 3U},
	{instruction_t::cmpa, 3U, 4U, {}, 4U, 0U, 3U},
	{instruction_t::cmpa, 3U, 5U, {}, 4U, 0U, 3U},
	{instruction_t::cmpa, 3U, 6U, {}, 4U, 0U, 3U},
	{instruction_t::cmpa, 3U, 7U, {}, 4U, 0U, 3U},
	{instruction_t::cmpa, 3U, 0U, {}, 4U, 0U, 4U},
	{instruction_t::cmpa, 3U, 1U, {}, 4U, 0U, 4U},
	{instruction_t::cmpa, 3U, 2U, {}, 4U, 0U, 4U},
	{instruction_t::cmpa, 3U, 3U, {}, 4U, 0U, 4U},
	{instruction_t::cmpa, 3U, 4U, {}, 4U, 0U, 4U},
	{instruction_t::cmpa, 3U, 5U, {}, 4U, 0U, 4U},
	{instruction_t::cmpa, 3U, 6U, {}, 4U, 0U, 4U},
	{instruction_t::cmpa, 3U, 7U, {}, 4U, 0U, 4U},
	{instruction_t::cmpa, 3U, 0U, {}, 4U, 0U, 5U},
	{instruction_t::cmpa, 3U, 1U, {}, 4U, 0U, 5U},
	{instruction_t::cmpa, 3U, 2U, {}, 4U, 0U, 5U},
	{instruction_t::cmpa, 3U, 3U, {}, 4U, 0U, 5U},
	{instruction_t::cmpa, 3U, 4U, {}, 4U, 0U, 5U},
	{instruction_t::cmpa, 3U, 5U, {}, 4U, 0U, 5U},
	{instruction_t::cmpa, 3U, 6U, {}, 4U, 0U, 5U},
	{instruction_t::cmpa, 3U, 7U, {}, 4U, 0U, 5U},
	{instruction_t::cmpa, 3U, 0U, {}, 4U, 0U, 6U},
	{instruction_t::cmpa, 3U, 1U, {}, 4U, 0U, 6U},
	{instruction_t::cmpa, 3U, 2U, {}, 4U, 0U, 6U},
	{instruction_t::cmpa, 3U, 3U, {}, 4U, 0U, 6U},
	{instruction_t::cmpa, 3U, 4U, {}, 4U, 0U, 6U},
	{instruction_t::cmpa, 3U, 5U, {}, 4U, 0U, 6U},
	{instruction_t::cmpa, 3U, 6U, {}, 4U, 0U, 6U},
	{instruction_t::cmpa, 3U, 7U, {}, 4U, 0U, 6U},
	{instruction_t::cmpa, 3U, 0U, {}, 4U, 0U, 7U},
	{instruction_t::cmpa, 3U, 1U, {}, 4U, 0U, 7U},
	{instruction_t::cmpa, 3U, 2U, {}, 4U, 0U, 7U},
	{instruction_t::cmpa, 3U, 3U, {}, 4U, 0U, 7U},
	{instruction_t::cmpa, 3U, 4U, {}, 4U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::cmp, 4U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::cmp, 4U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::cmp, 4U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::cmp, 4U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::cmp, 4U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::cmp, 4U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::cmp, 4U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::cmp, 4U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::cmp, 4U, 0U, {}, 0U, 0U, 1U},
	{instruction_t::cmp, 4U, 1U, {}, 0U, 0U, 1U},
	{instruction_t::cmp, 4U, 2U, {}, 0U, 0U, 1U},
	{instruction_t::cmp, 4U, 3U, {}, 0U, 0U, 1U},
	{instruction_t::cmp, 4U, 4U, {}, 0U, 0U, 1U},
	{instruction_t::cmp, 4U, 5U, {}, 0U, 0U, 1U},
	{instruction_t::cmp, 4U, 6U, {}, 0U, 0U, 1U},
	{instruction_t::cmp, 4U, 7U, {}, 0U, 0U, 1U},
	{instruction_t::cmp, 4U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::cmp, 4U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::cmp, 4U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::cmp, 4U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::cmp, 4U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::cmp, 4U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::cmp, 4U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::cmp, 4U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::cmp, 4U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::cmp, 4U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::cmp, 4U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::cmp, 4U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::cmp, 4U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::cmp, 4U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::cmp, 4U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::cmp, 4U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::cmp, 4U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::cmp, 4U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::cmp, 4U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::cmp, 4U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::cmp, 4U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::cmp, 4U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::cmp, 4U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::cmp, 4U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::cmp, 4U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::cmp, 4U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::cmp, 4U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::cmp, 4U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::cmp, 4U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::cmp, 4U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::cmp, 4U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::cmp, 4U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::cmp, 4U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::cmp, 4U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::cmp, 4U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::cmp, 4U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::cmp, 4U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::cmp, 4U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::cmp, 4U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::cmp, 4U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::cmp, 4U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::cmp, 4U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::cmp, 4U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::cmp, 4U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::cmp, 4U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::cmp, 4U, 0U, {}, 1U, 0U, 0U},
	{instruction_t::cmp, 4U, 1U, {}, 1U, 0U, 0U},
	{instruction_t::cmp, 4U, 2U, {}, 1U, 0U, 0U},
	{instruction_t::cmp, 4U, 3U, {}, 1U, 0U, 0U},
	{instruction_t::cmp, 4U, 4U, {}, 1U, 0U, 0U},
	{instruction_t::cmp, 4U, 5U, {}, 1U, 0U, 0U},
	{instruction_t::cmp, 4U, 6U, {}, 1U, 0U, 0U},
	{instruction_t::cmp, 4U, 7U, {}, 1U, 0U, 0U},
	{instruction_t::cmp, 4U, 0U, {}, 1U, 0U, 1U},
	{instruction_t::cmp, 4U, 1U, {}, 1U, 0U, 1U},
	{instruction_t::cmp, 4U, 2U, {}, 1U, 0U, 1U},
	{instruction_t::cmp, 4U, 3U, {}, 1U, 0U, 1U},
	{instruction_t::cmp, 4U, 4U, {}, 1U, 0U, 1U},
	{instruction_t::cmp, 4U, 5U, {}, 1U, 0U, 1U},
	{instruction_t::cmp, 4U, 6U, {}, 1U, 0U, 1U},
	{instruction_t::cmp, 4U, 7U, {}, 1U, 0U, 1U},
	{instruction_t::cmp, 4U, 0U, {}, 1U, 0U, 2U},
	{instruction_t::cmp, 4U, 1U, {}, 1U, 0U, 2U},
	{instruction_t::cmp, 4U, 2U, {}, 1U, 0U, 2U},
	{instruction_t::cmp, 4U, 3U, {}, 1U, 0U, 2U},
	{instruction_t::cmp, 4U, 4U, {}, 1U, 0U, 2U},
	{instruction_t::cmp, 4U, 5U, {}, 1U, 0U, 2U},
	{instruction_t::cmp, 4U, 6U, {}, 1U, 0U, 2U},
	{instruction_t::cmp, 4U, 7U, {}, 1U, 0U, 2U},
	{instruction_t::cmp, 4U, 0U, {}, 1U, 0U, 3U},
	{instruction_t::cmp, 4U, 1U, {}, 1U, 0U, 3U},
	{instruction_t::cmp, 4U, 2U, {}, 1U, 0U, 3U},
	{instruction_t::cmp, 4U, 3U, {}, 1U, 0U, 3U},
	{instruction_t::cmp, 4U, 4U, {}, 1U, 0U, 3U},
	{instruction_t::cmp, 4U, 5U, {}, 1U, 0U, 3U},
	{instruction_t::cmp, 4U, 6U, {}, 1U, 0U, 3U},
	{instruction_t::cmp, 4U, 7U, {}, 1U, 0U, 3U},
	{instruction_t::cmp, 4U, 0U, {}, 1U, 0U, 4U},
	{instruction_t::cmp, 4U, 1U, {}, 1U, 0U, 4U},
	{instruction_t::cmp, 4U, 2U, {}, 1U, 0U, 4U},
	{instruction_t::cmp, 4U, 3U, {}, 1U, 0U, 4U},
	{instruction_t::cmp, 4U, 4U, {}, 1U, 0U, 4U},
	{instruction_t::cmp, 4U, 5U, {}, 1U, 0U, 4U},
	{instruction_t::cmp, 4U, 6U, {}, 1U, 0U, 4U},
	{instruction_t::cmp, 4U, 7U, {}, 1U, 0U, 4U},
	{instruction_t::cmp, 4U, 0U, {}, 1U, 0U, 5U},
	{instruction_t::cmp, 4U, 1U, {}, 1U, 0U, 5U},
	{instruction_t::cmp, 4U, 2U, {}, 1U, 0U, 5U},
	{instruction_t::cmp, 4U, 3U, {}, 1U, 0U, 5U},
	{instruction_t::cmp, 4U, 4U, {}, 1U, 0U, 5U},
	{instruction_t::cmp, 4U, 5U, {}, 1U, 0U, 5U},
	{instruction_t::cmp, 4U, 6U, {}, 1U, 0U, 5U},
	{instruction_t::cmp, 4U, 7U, {}, 1U, 0U, 5U},
	{instruction_t::cmp, 4U, 0U, {}, 1U, 0U, 6U},
	{instruction_t::cmp, 4U, 1U, {}, 1U, 0U, 6U},
	{instruction_t::cmp, 4U, 2U, {}, 1U, 0U, 6U},
	{instruction_t::cmp, 4U, 3U, {}, 1U, 0U, 6U},
	{instruction_t::cmp, 4U, 4U, {}, 1U, 0U, 6U},
	{instruction_t::cmp, 4U, 5U, {}, 1U, 0U, 6U},
	{instruction_t::cmp, 4U, 6U, {}, 1U, 0U, 6U},
	{instruction_t::cmp, 4U, 7U, {}, 1U, 0U, 6U},
	{instruction_t::cmp, 4U, 0U, {}, 1U, 0U, 7U},
	{instruction_t::cmp, 4U, 1U, {}, 1U, 0U, 7U},
	{instruction_t::cmp, 4U, 2U, {}, 1U, 0U, 7U},
	{instruction_t::cmp, 4U, 3U, {}, 1U, 0U, 7U},
	{instruction_t::cmp, 4U, 4U, {}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::cmp, 4U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::cmp, 4U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::cmp, 4U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::cmp, 4U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::cmp, 4U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::cmp, 4U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::cmp, 4U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::cmp, 4U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::cmp, 4U, 0U, {}, 2U, 0U, 1U},
	{instruction_t::cmp, 4U, 1U, {}, 2U, 0U, 1U},
	{instruction_t::cmp, 4U, 2U, {}, 2U, 0U, 1U},
	{instruction_t::cmp, 4U, 3U, {}, 2U, 0U, 1U},
	{instruction_t::cmp, 4U, 4U, {}, 2U, 0U, 1U},
	{instruction_t::cmp, 4U, 5U, {}, 2U, 0U, 1U},
	{instruction_t::cmp, 4U, 6U, {}, 2U, 0U, 1U},
	{instruction_t::cmp, 4U, 7U, {}, 2U, 0U, 1U},
	{instruction_t::cmp, 4U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::cmp, 4U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::cmp, 4U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::cmp, 4U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::cmp, 4U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::cmp, 4U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::cmp, 4U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::cmp, 4U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::cmp, 4U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::cmp, 4U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::cmp, 4U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::cmp, 4U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::cmp, 4U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::cmp, 4U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::cmp, 4U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::cmp, 4U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::cmp, 4U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::cmp, 4U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::cmp, 4U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::cmp, 4U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::cmp, 4U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::cmp, 4U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::cmp, 4U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::cmp, 4U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::cmp, 4U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::cmp, 4U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::cmp, 4U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::cmp, 4U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::cmp, 4U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::cmp, 4U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::cmp, 4U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::cmp, 4U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::cmp, 4U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::cmp, 4U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::cmp, 4U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::cmp, 4U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::cmp, 4U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::cmp, 4U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::cmp, 4U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::cmp, 4U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::cmp, 4U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::cmp, 4U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::cmp, 4U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::cmp, 4U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::cmp, 4U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::cmpa, 4U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::cmpa, 4U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::cmpa, 4U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::cmpa, 4U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::cmpa, 4U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::cmpa, 4U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::cmpa, 4U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::cmpa, 4U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::cmpa, 4U, 0U, {}, 2U, 0U, 1U},
	{instruction_t::cmpa, 4U, 1U, {}, 2U, 0U, 1U},
	{instruction_t::cmpa, 4U, 2U, {}, 2U, 0U, 1U},
	{instruction_t::cmpa, 4U, 3U, {}, 2U, 0U, 1U},
	{instruction_t::cmpa, 4U, 4U, {}, 2U, 0U, 1U},
	{instruction_t::cmpa, 4U, 5U, {}, 2U, 0U, 1U},
	{instruction_t::cmpa, 4U, 6U, {}, 2U, 0U, 1U},
	{instruction_t::cmpa, 4U, 7U, {}, 2U, 0U, 1U},
	{instruction_t::cmpa, 4U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::cmpa, 4U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::cmpa, 4U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::cmpa, 4U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::cmpa, 4U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::cmpa, 4U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::cmpa, 4U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::cmpa, 4U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::cmpa, 4U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::cmpa, 4U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::cmpa, 4U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::cmpa, 4U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::cmpa, 4U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::cmpa, 4U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::cmpa, 4U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::cmpa, 4U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::cmpa, 4U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::cmpa, 4U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::cmpa, 4U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::cmpa, 4U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::cmpa, 4U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::cmpa, 4U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::cmpa, 4U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::cmpa, 4U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::cmpa, 4U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::cmpa, 4U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::cmpa, 4U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::cmpa, 4U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::cmpa, 4U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::cmpa, 4U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::cmpa, 4U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::cmpa, 4U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::cmpa, 4U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::cmpa, 4U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::cmpa, 4U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::cmpa, 4U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::cmpa, 4U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::cmpa, 4U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::cmpa, 4U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::cmpa, 4U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::cmpa, 4U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::cmpa, 4U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::cmpa, 4U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::cmpa, 4U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::cmpa, 4U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::eor, 4U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::eor, 4U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::eor, 4U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::eor, 4U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::eor, 4U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::eor, 4U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::eor, 4U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::eor, 4U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::cmpm, 4U, 0U, {}, 0U},
	{instruction_t::cmpm, 4U, 1U, {}, 0U},
	{instruction_t::cmpm, 4U, 2U, {}, 0U},
	{instruction_t::cmpm, 4U, 3U, {}, 0U},
	{instruction_t::cmpm, 4U, 4U, {}, 0U},
	{instruction_t::cmpm, 4U, 5U, {}, 0U},
	{instruction_t::cmpm, 4U, 6U, {}, 0U},
	{instruction_t::cmpm, 4U, 7U, {}, 0U},
	{instruction_t::eor, 4U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::eor, 4U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::eor, 4U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::eor, 4U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::eor, 4U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::eor, 4U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::eor, 4U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::eor, 4U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::eor, 4U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::eor, 4U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::eor, 4U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::eor, 4U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::eor, 4U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::eor, 4U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::eor, 4U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::eor, 4U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::eor, 4U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::eor, 4U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::eor, 4U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::eor, 4U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::eor, 4U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::eor, 4U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::eor, 4U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::eor, 4U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::eor, 4U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::eor, 4U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::eor, 4U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::eor, 4U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::eor, 4U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::eor, 4U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::eor, 4U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::eor, 4U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::eor, 4U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::eor, 4U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::eor, 4U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::eor, 4U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::eor, 4U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::eor, 4U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::eor, 4U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::eor, 4U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::eor, 4U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::eor, 4U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::eor, 4U, 0U, {}, 1U, 0U, 0U},
	{instruction_t::eor, 4U, 1U, {}, 1U, 0U, 0U},
	{instruction_t::eor, 4U, 2U, {}, 1U, 0U, 0U},
	{instruction_t::eor, 4U, 3U, {}, 1U, 0U, 0U},
	{instruction_t::eor, 4U, 4U, {}, 1U, 0U, 0U},
	{instruction_t::eor, 4U, 5U, {}, 1U, 0U, 0U},
	{instruction_t::eor, 4U, 6U, {}, 1U, 0U, 0U},
	{instruction_t::eor, 4U, 7U, {}, 1U, 0U, 0U},
	{instruction_t::cmpm, 4U, 0U, {}, 1U},
	{instruction_t::cmpm, 4U, 1U, {}, 1U},
	{instruction_t::cmpm, 4U, 2U, {}, 1U},
	{instruction_t::cmpm, 4U, 3U, {}, 1U},
	{instruction_t::cmpm, 4U, 4U, {}, 1U},
	{instruction_t::cmpm, 4U, 5U, {}, 1U},
	{instruction_t::cmpm, 4U, 6U, {}, 1U},
	{instruction_t::cmpm, 4U, 7U, {}, 1U},
	{instruction_t::eor, 4U, 0U, {}, 1U, 0U, 2U},
	{instruction_t::eor, 4U, 1U, {}, 1U, 0U, 2U},
	{instruction_t::eor, 4U, 2U, {}, 1U, 0U, 2U},
	{instruction_t::eor, 4U, 3U, {}, 1U, 0U, 2U},
	{instruction_t::eor, 4U, 4U, {}, 1U, 0U, 2U},
	{instruction_t::eor, 4U, 5U, {}, 1U, 0U, 2U},
	{instruction_t::eor, 4U, 6U, {}, 1U, 0U, 2U},
	{instruction_t::eor, 4U, 7U, {}, 1U, 0U, 2U},
	{instruction_t::eor, 4U, 0U, {}, 1U, 0U, 3U},
	{instruction_t::eor, 4U, 1U, {}, 1U, 0U, 3U},
	{instruction_t::eor, 4U, 2U, {}, 1U, 0U, 3U},
	{instruction_t::eor, 4U, 3U, {}, 1U, 0U, 3U},
	{instruction_t::eor, 4U, 4U, {}, 1U, 0U, 3U},
	{instruction_t::eor, 4U, 5U, {}, 1U, 0U, 3U},
	{instruction_t::eor, 4U, 6U, {}, 1U, 0U, 3U},
	{instruction_t::eor, 4U, 7U, {}, 1U, 0U, 3U},
	{instruction_t::eor, 4U, 0U, {}, 1U, 0U, 4U},
	{instruction_t::eor, 4U, 1U, {}, 1U, 0U, 4U},
	{instruction_t::eor, 4U, 2U, {}, 1U, 0U, 4U},
	{instruction_t::eor, 4U, 3U, {}, 1U, 0U, 4U},
	{instruction_t::eor, 4U, 4U, {}, 1U, 0U, 4U},
	{instruction_t::eor, 4U, 5U, {}, 1U, 0U, 4U},
	{instruction_t::eor, 4U, 6U, {}, 1U, 0U, 4U},
	{instruction_t::eor, 4U, 7U, {}, 1U, 0U, 4U},
	{instruction_t::eor, 4U, 0U, {}, 1U, 0U, 5U},
	{instruction_t::eor, 4U, 1U, {}, 1U, 0U, 5U},
	{instruction_t::eor, 4U, 2U, {}, 1U, 0U, 5U},
	{instruction_t::eor, 4U, 3U, {}, 1U, 0U, 5U},
	{instruction_t::eor, 4U, 4U, {}, 1U, 0U, 5U},
	{instruction_t::eor, 4U, 5U, {}, 1U, 0U, 5U},
	{instruction_t::eor, 4U, 6U, {}, 1U, 0U, 5U},
	{instruction_t::eor, 4U, 7U, {}, 1U, 0U, 5U},
	{instruction_t::eor, 4U, 0U, {}, 1U, 0U, 6U},
	{instruction_t::eor, 4U, 1U, {}, 1U, 0U, 6U},
	{instruction_t::eor, 4U, 2U, {}, 1U, 0U, 6U},
	{instruction_t::eor, 4U, 3U, {}, 1U, 0U, 6U},
	{instruction_t::eor, 4U, 4U, {}, 1U, 0U, 6U},
	{instruction_t::eor, 4U, 5U, {}, 1U, 0U, 6U},
	{instruction_t::eor, 4U, 6U, {}, 1U, 0U, 6U},
	{instruction_t::eor, 4U, 7U, {}, 1U, 0U, 6U},
	{instruction_t::eor, 4U, 0U, {}, 1U, 0U, 7U},
	{instruction_t::eor, 4U, 1U, {}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::eor, 4U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::eor, 4U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::eor, 4U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::eor, 4U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::eor, 4U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::eor, 4U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::eor, 4U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::eor, 4U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::cmpm, 4U, 0U, {}, 2U},
	{instruction_t::cmpm, 4U, 1U, {}, 2U},
	{instruction_t::cmpm, 4U, 2U, {}, 2U},
	{instruction_t::cmpm, 4U, 3U, {}, 2U},
	{instruction_t::cmpm, 4U, 4U, {}, 2U},
	{instruction_t::cmpm, 4U, 5U, {}, 2U},
	{instruction_t::cmpm, 4U, 6U, {}, 2U},
	{instruction_t::cmpm, 4U, 7U, {}, 2U},
	{instruction_t::eor, 4U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::eor, 4U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::eor, 4U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::eor, 4U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::eor, 4U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::eor, 4U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::eor, 4U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::eor, 4U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::eor, 4U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::eor, 4U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::eor, 4U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::eor, 4U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::eor, 4U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::eor, 4U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::eor, 4U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::eor, 4U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::eor, 4U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::eor, 4U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::eor, 4U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::eor, 4U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::eor, 4U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::eor, 4U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::eor, 4U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::eor, 4U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::eor, 4U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::eor, 4U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::eor, 4U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::eor, 4U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::eor, 4U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::eor, 4U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::eor, 4U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::eor, 4U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::eor, 4U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::eor, 4U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::eor, 4U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::eor, 4U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::eor, 4U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::eor, 4U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::eor, 4U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::eor, 4U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::eor, 4U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::eor, 4U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::cmpa, 4U, 0U, {}, 4U, 0U, 0U},
	{instruction_t::cmpa, 4U, 1U, {}, 4U, 0U, 0U},
	{instruction_t::cmpa, 4U, 2U, {}, 4U, 0U, 0U},
	{instruction_t::cmpa, 4U, 3U, {}, 4U, 0U, 0U},
	{instruction_t::cmpa, 4U, 4U, {}, 4U, 0U, 0U},
	{instruction_t::cmpa, 4U, 5U, {}, 4U, 0U, 0U},
	{instruction_t::cmpa, 4U, 6U, {}, 4U, 0U, 0U},
	{instruction_t::cmpa, 4U, 7U, {}, 4U, 0U, 0U},
	{instruction_t::cmpa, 4U, 0U, {}, 4U, 0U, 1U},
	{instruction_t::cmpa, 4U, 1U, {}, 4U, 0U, 1U},
	{instruction_t::cmpa, 4U, 2U, {}, 4U, 0U, 1U},
	{instruction_t::cmpa, 4U, 3U, {}, 4U, 0U, 1U},
	{instruction_t::cmpa, 4U, 4U, {}, 4U, 0U, 1U},
	{instruction_t::cmpa, 4U, 5U, {}, 4U, 0U, 1U},
	{instruction_t::cmpa, 4U, 6U, {}, 4U, 0U, 1U},
	{instruction_t::cmpa, 4U, 7U, {}, 4U, 0U, 1U},
	{instruction_t::cmpa, 4U, 0U, {}, 4U, 0U, 2U},
	{instruction_t::cmpa, 4U, 1U, {}, 4U, 0U, 2U},
	{instruction_t::cmpa, 4U, 2U, {}, 4U, 0U, 2U},
	{instruction_t::cmpa, 4U, 3U, {}, 4U, 0U, 2U},
	{instruction_t::cmpa, 4U, 4U, {}, 4U, 0U, 2U},
	{instruction_t::cmpa, 4U, 5U, {}, 4U, 0U, 2U},
	{instruction_t::cmpa, 4U, 6U, {}, 4U, 0U, 2U},
	{instruction_t::cmpa, 4U, 7U, {}, 4U, 0U, 2U},
	{instruction_t::cmpa, 4U, 0U, {}, 4U, 0U, 3U},
	{instruction_t::cmpa, 4U, 1U, {}, 4U, 0U, 3U},
	{instruction_t::cmpa, 4U, 2U, {}, 4U, 0U, 3U},
	{instruction_t::cmpa, 4U, 3U, {}, 4U, 0U, 3U},
	{instruction_t::cmpa, 4U, 4U, {}, 4U, 0U, 3U},
	{instruction_t::cmpa, 4U, 5U, {}, 4U, 0U, 3U},
	{instruction_t::cmpa, 4U, 6U, {}, 4U, 0U, 3U},
	{instruction_t::cmpa, 4U, 7U, {}, 4U, 0U, 3U},
	{instruction_t::cmpa, 4U, 0U, {}, 4U, 0U, 4U},
	{instruction_t::cmpa, 4U, 1U, {}, 4U, 0U, 4U},
	{instruction_t::cmpa, 4U, 2U, {}, 4U, 0U, 4U},
	{instruction_t::cmpa, 4U, 3U, {}, 4U, 0U, 4U},
	{instruction_t::cmpa, 4U, 4U, {}, 4U, 0U, 4U},
	{instruction_t::cmpa, 4U, 5U, {}, 4U, 0U, 4U},
	{instruction_t::cmpa, 4U, 6U, {}, 4U, 0U, 4U},
	{instruction_t::cmpa, 4U, 7U, {}, 4U, 0U, 4U},
	{instruction_t::cmpa, 4U, 0U, {}, 4U, 0U, 5U},
	{instruction_t::cmpa, 4U, 1U, {}, 4U, 0U, 5U},
	{instruction_t::cmpa, 4U, 2U, {}, 4U, 0U, 5U},
	{instruction_t::cmpa, 4U, 3U, {}, 4U, 0U, 5U},
	{instruction_t::cmpa, 4U, 4U, {}, 4U, 0U, 5U},
	{instruction_t::cmpa, 4U, 5U, {}, 4U, 0U, 5U},
	{instruction_t::cmpa, 4U, 6U, {}, 4U, 0U, 5U},
	{instruction_t::cmpa, 4U, 7U, {}, 4U, 0U, 5U},
	{instruction_t::cmpa, 4U, 0U, {}, 4U, 0U, 6U},
	{instruction_t::cmpa, 4U, 1U, {}, 4U, 0U, 6U},
	{instruction_t::cmpa, 4U, 2U, {}, 4U, 0U, 6U},
	{instruction_t::cmpa, 4U, 3U, {}, 4U, 0U, 6U},
	{instruction_t::cmpa, 4U, 4U, {}, 4U, 0U, 6U},
	{instruction_t::cmpa, 4U, 5U, {}, 4U, 0U, 6U},
	{instruction_t::cmpa, 4U, 6U, {}, 4U, 0U, 6U},
	{instruction_t::cmpa, 4U, 7U, {}, 4U, 0U, 6U},
	{instruction_t::cmpa, 4U, 0U, {}, 4U, 0U, 7U},
	{instruction_t::cmpa, 4U, 1U, {}, 4U, 0U, 7U},
	{instruction_t::cmpa, 4U, 2U, {}, 4U, 0U, 7U},
	{instruction_t::cmpa, 4U, 3U, {}, 4U, 0U, 7U},
	{instruction_t::cmpa, 4U, 4U, {}, 4U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::cmp, 5U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::cmp, 5U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::cmp, 5U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::cmp, 5U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::cmp, 5U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::cmp, 5U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::cmp, 5U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::cmp, 5U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::cmp, 5U, 0U, {}, 0U, 0U, 1U},
	{instruction_t::cmp, 5U, 1U, {}, 0U, 0U, 1U},
	{instruction_t::cmp, 5U, 2U, {}, 0U, 0U, 1U},
	{instruction_t::cmp, 5U, 3U, {}, 0U, 0U, 1U},
	{instruction_t::cmp, 5U, 4U, {}, 0U, 0U, 1U},
	{instruction_t::cmp, 5U, 5U, {}, 0U, 0U, 1U},
	{instruction_t::cmp, 5U, 6U, {}, 0U, 0U, 1U},
	{instruction_t::cmp, 5U, 7U, {}, 0U, 0U, 1U},
	{instruction_t::cmp, 5U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::cmp, 5U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::cmp, 5U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::cmp, 5U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::cmp, 5U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::cmp, 5U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::cmp, 5U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::cmp, 5U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::cmp, 5U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::cmp, 5U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::cmp, 5U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::cmp, 5U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::cmp, 5U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::cmp, 5U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::cmp, 5U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::cmp, 5U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::cmp, 5U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::cmp, 5U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::cmp, 5U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::cmp, 5U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::cmp, 5U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::cmp, 5U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::cmp, 5U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::cmp, 5U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::cmp, 5U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::cmp, 5U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::cmp, 5U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::cmp, 5U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::cmp, 5U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::cmp, 5U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::cmp, 5U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::cmp, 5U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::cmp, 5U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::cmp, 5U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::cmp, 5U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::cmp, 5U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::cmp, 5U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::cmp, 5U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::cmp, 5U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::cmp, 5U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::cmp, 5U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::cmp, 5U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::cmp, 5U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::cmp, 5U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::cmp, 5U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::cmp, 5U, 0U, {}, 1U, 0U, 0U},
	{instruction_t::cmp, 5U, 1U, {}, 1U, 0U, 0U},
	{instruction_t::cmp, 5U, 2U, {}, 1U, 0U, 0U},
	{instruction_t::cmp, 5U, 3U, {}, 1U, 0U, 0U},
	{instruction_t::cmp, 5U, 4U, {}, 1U, 0U, 0U},
	{instruction_t::cmp, 5U, 5U, {}, 1U, 0U, 0U},
	{instruction_t::cmp, 5U, 6U, {}, 1U, 0U, 0U},
	{instruction_t::cmp, 5U, 7U, {}, 1U, 0U, 0U},
	{instruction_t::cmp, 5U, 0U, {}, 1U, 0U, 1U},
	{instruction_t::cmp, 5U, 1U, {}, 1U, 0U, 1U},
	{instruction_t::cmp, 5U, 2U, {}, 1U, 0U, 1U},
	{instruction_t::cmp, 5U, 3U, {}, 1U, 0U, 1U},
	{instruction_t::cmp, 5U, 4U, {}, 1U, 0U, 1U},
	{instruction_t::cmp, 5U, 5U, {}, 1U, 0U, 1U},
	{instruction_t::cmp, 5U, 6U, {}, 1U, 0U, 1U},
	{instruction_t::cmp, 5U, 7U, {}, 1U, 0U, 1U},
	{instruction_t::cmp, 5U, 0U, {}, 1U, 0U, 2U},
	{instruction_t::cmp, 5U, 1U, {}, 1U, 0U, 2U},
	{instruction_t::cmp, 5U, 2U, {}, 1U, 0U, 2U},
	{instruction_t::cmp, 5U, 3U, {}, 1U, 0U, 2U},
	{instruction_t::cmp, 5U, 4U, {}, 1U, 0U, 2U},
	{instruction_t::cmp, 5U, 5U, {}, 1U, 0U, 2U},
	{instruction_t::cmp, 5U, 6U, {}, 1U, 0U, 2U},
	{instruction_t::cmp, 5U, 7U, {}, 1U, 0U, 2U},
	{instruction_t::cmp, 5U, 0U, {}, 1U, 0U, 3U},
	{instruction_t::cmp, 5U, 1U, {}, 1U, 0U, 3U},
	{instruction_t::cmp, 5U, 2U, {}, 1U, 0U, 3U},
	{instruction_t::cmp, 5U, 3U, {}, 1U, 0U, 3U},
	{instruction_t::cmp, 5U, 4U, {}, 1U, 0U, 3U},
	{instruction_t::cmp, 5U, 5U, {}, 1U, 0U, 3U},
	{instruction_t::cmp, 5U, 6U, {}, 1U, 0U, 3U},
	{instruction_t::cmp, 5U, 7U, {}, 1U, 0U, 3U},
	{instruction_t::cmp, 5U, 0U, {}, 1U, 0U, 4U},
	{instruction_t::cmp, 5U, 1U, {}, 1U, 0U, 4U},
	{instruction_t::cmp, 5U, 2U, {}, 1U, 0U, 4U},
	{instruction_t::cmp, 5U, 3U, {}, 1U, 0U, 4U},
	{instruction_t::cmp, 5U, 4U, {}, 1U, 0U, 4U},
	{instruction_t::cmp, 5U, 5U, {}, 1U, 0U, 4U},
	{instruction_t::cmp, 5U, 6U, {}, 1U, 0U, 4U},
	{instruction_t::cmp, 5U, 7U, {}, 1U, 0U, 4U},
	{instruction_t::cmp, 5U, 0U, {}, 1U, 0U, 5U},
	{instruction_t::cmp, 5U, 1U, {}, 1U, 0U, 5U},
	{instruction_t::cmp, 5U, 2U, {}, 1U, 0U, 5U},
	{instruction_t::cmp, 5U, 3U, {}, 1U, 0U, 5U},
	{instruction_t::cmp, 5U, 4U, {}, 1U, 0U, 5U},
	{instruction_t::cmp, 5U, 5U, {}, 1U, 0U, 5U},
	{instruction_t::cmp, 5U, 6U, {}, 1U, 0U, 5U},
	{instruction_t::cmp, 5U, 7U, {}, 1U, 0U, 5U},
	{instruction_t::cmp, 5U, 0U, {}, 1U, 0U, 6U},
	{instruction_t::cmp, 5U, 1U, {}, 1U, 0U, 6U},
	{instruction_t::cmp, 5U, 2U, {}, 1U, 0U, 6U},
	{instruction_t::cmp, 5U, 3U, {}, 1U, 0U, 6U},
	{instruction_t::cmp, 5U, 4U, {}, 1U, 0U, 6U},
	{instruction_t::cmp, 5U, 5U, {}, 1U, 0U, 6U},
	{instruction_t::cmp, 5U, 6U, {}, 1U, 0U, 6U},
	{instruction_t::cmp, 5U, 7U, {}, 1U, 0U, 6U},
	{instruction_t::cmp, 5U, 0U, {}, 1U, 0U, 7U},
	{instruction_t::cmp, 5U, 1U, {}, 1U, 0U, 7U},
	{instruction_t::cmp, 5U, 2U, {}, 1U, 0U, 7U},
	{instruction_t::cmp, 5U, 3U, {}, 1U, 0U, 7U},
	{instruction_t::cmp, 5U, 4U, {}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::cmp, 5U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::cmp, 5U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::cmp, 5U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::cmp, 5U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::cmp, 5U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::cmp, 5U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::cmp, 5U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::cmp, 5U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::cmp, 5U, 0U, {}, 2U, 0U, 1U},
	{instruction_t::cmp, 5U, 1U, {}, 2U, 0U, 1U},
	{instruction_t::cmp, 5U, 2U, {}, 2U, 0U, 1U},
	{instruction_t::cmp, 5U, 3U, {}, 2U, 0U, 1U},
	{instruction_t::cmp, 5U, 4U, {}, 2U, 0U, 1U},
	{instruction_t::cmp, 5U, 5U, {}, 2U, 0U, 1U},
	{instruction_t::cmp, 5U, 6U, {}, 2U, 0U, 1U},
	{instruction_t::cmp, 5U, 7U, {}, 2U, 0U, 1U},
	{instruction_t::cmp, 5U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::cmp, 5U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::cmp, 5U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::cmp, 5U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::cmp, 5U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::cmp, 5U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::cmp, 5U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::cmp, 5U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::cmp, 5U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::cmp, 5U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::cmp, 5U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::cmp, 5U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::cmp, 5U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::cmp, 5U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::cmp, 5U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::cmp, 5U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::cmp, 5U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::cmp, 5U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::cmp, 5U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::cmp, 5U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::cmp, 5U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::cmp, 5U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::cmp, 5U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::cmp, 5U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::cmp, 5U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::cmp, 5U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::cmp, 5U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::cmp, 5U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::cmp, 5U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::cmp, 5U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::cmp, 5U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::cmp, 5U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::cmp, 5U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::cmp, 5U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::cmp, 5U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::cmp, 5U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::cmp, 5U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::cmp, 5U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::cmp, 5U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::cmp, 5U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::cmp, 5U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::cmp, 5U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::cmp, 5U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::cmp, 5U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::cmp, 5U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::cmpa, 5U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::cmpa, 5U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::cmpa, 5U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::cmpa, 5U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::cmpa, 5U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::cmpa, 5U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::cmpa, 5U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::cmpa, 5U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::cmpa, 5U, 0U, {}, 2U, 0U, 1U},
	{instruction_t::cmpa, 5U, 1U, {}, 2U, 0U, 1U},
	{instruction_t::cmpa, 5U, 2U, {}, 2U, 0U, 1U},
	{instruction_t::cmpa, 5U, 3U, {}, 2U, 0U, 1U},
	{instruction_t::cmpa, 5U, 4U, {}, 2U, 0U, 1U},
	{instruction_t::cmpa, 5U, 5U, {}, 2U, 0U, 1U},
	{instruction_t::cmpa, 5U, 6U, {}, 2U, 0U, 1U},
	{instruction_t::cmpa, 5U, 7U, {}, 2U, 0U, 1U},
	{instruction_t::cmpa, 5U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::cmpa, 5U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::cmpa, 5U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::cmpa, 5U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::cmpa, 5U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::cmpa, 5U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::cmpa, 5U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::cmpa, 5U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::cmpa, 5U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::cmpa, 5U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::cmpa, 5U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::cmpa, 5U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::cmpa, 5U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::cmpa, 5U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::cmpa, 5U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::cmpa, 5U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::cmpa, 5U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::cmpa, 5U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::cmpa, 5U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::cmpa, 5U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::cmpa, 5U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::cmpa, 5U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::cmpa, 5U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::cmpa, 5U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::cmpa, 5U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::cmpa, 5U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::cmpa, 5U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::cmpa, 5U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::cmpa, 5U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::cmpa, 5U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::cmpa, 5U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::cmpa, 5U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::cmpa, 5U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::cmpa, 5U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::cmpa, 5U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::cmpa, 5U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::cmpa, 5U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::cmpa, 5U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::cmpa, 5U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::cmpa, 5U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::cmpa, 5U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::cmpa, 5U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::cmpa, 5U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::cmpa, 5U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::cmpa, 5U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::eor, 5U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::eor, 5U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::eor, 5U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::eor, 5U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::eor, 5U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::eor, 5U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::eor, 5U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::eor, 5U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::cmpm, 5U, 0U, {}, 0U},
	{instruction_t::cmpm, 5U, 1U, {}, 0U},
	{instruction_t::cmpm, 5U, 2U, {}, 0U},
	{instruction_t::cmpm, 5U, 3U, {}, 0U},
	{instruction_t::cmpm, 5U, 4U, {}, 0U},
	{instruction_t::cmpm, 5U, 5U, {}, 0U},
	{instruction_t::cmpm, 5U, 6U, {}, 0U},
	{instruction_t::cmpm, 5U, 7U, {}, 0U},
	{instruction_t::eor, 5U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::eor, 5U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::eor, 5U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::eor, 5U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::eor, 5U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::eor, 5U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::eor, 5U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::eor, 5U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::eor, 5U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::eor, 5U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::eor, 5U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::eor, 5U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::eor, 5U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::eor, 5U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::eor, 5U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::eor, 5U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::eor, 5U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::eor, 5U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::eor, 5U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::eor, 5U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::eor, 5U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::eor, 5U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::eor, 5U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::eor, 5U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::eor, 5U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::eor, 5U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::eor, 5U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::eor, 5U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::eor, 5U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::eor, 5U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::eor, 5U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::eor, 5U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::eor, 5U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::eor, 5U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::eor, 5U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::eor, 5U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::eor, 5U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::eor, 5U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::eor, 5U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::eor, 5U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::eor, 5U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::eor, 5U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::eor, 5U, 0U, {}, 1U, 0U, 0U},
	{instruction_t::eor, 5U, 1U, {}, 1U, 0U, 0U},
	{instruction_t::eor, 5U, 2U, {}, 1U, 0U, 0U},
	{instruction_t::eor, 5U, 3U, {}, 1U, 0U, 0U},
	{instruction_t::eor, 5U, 4U, {}, 1U, 0U, 0U},
	{instruction_t::eor, 5U, 5U, {}, 1U, 0U, 0U},
	{instruction_t::eor, 5U, 6U, {}, 1U, 0U, 0U},
	{instruction_t::eor, 5U, 7U, {}, 1U, 0U, 0U},
	{instruction_t::cmpm, 5U, 0U, {}, 1U},
	{instruction_t::cmpm, 5U, 1U, {}, 1U},
	{instruction_t::cmpm, 5U, 2U, {}, 1U},
	{instruction_t::cmpm, 5U, 3U, {}, 1U},
	{instruction_t::cmpm, 5U, 4U, {}, 1U},
	{instruction_t::cmpm, 5U, 5U, {}, 1U},
	{instruction_t::cmpm, 5U, 6U, {}, 1U},
	{instruction_t::cmpm, 5U, 7U, {}, 1U},
	{instruction_t::eor, 5U, 0U, {}, 1U, 0U, 2U},
	{instruction_t::eor, 5U, 1U, {}, 1U, 0U, 2U},
	{instruction_t::eor, 5U, 2U, {}, 1U, 0U, 2U},
	{instruction_t::eor, 5U, 3U, {}, 1U, 0U, 2U},
	{instruction_t::eor, 5U, 4U, {}, 1U, 0U, 2U},
	{instruction_t::eor, 5U, 5U, {}, 1U, 0U, 2U},
	{instruction_t::eor, 5U, 6U, {}, 1U, 0U, 2U},
	{instruction_t::eor, 5U, 7U, {}, 1U, 0U, 2U},
	{instruction_t::eor, 5U, 0U, {}, 1U, 0U, 3U},
	{instruction_t::eor, 5U, 1U, {}, 1U, 0U, 3U},
	{instruction_t::eor, 5U, 2U, {}, 1U, 0U, 3U},
	{instruction_t::eor, 5U, 3U, {}, 1U, 0U, 3U},
	{instruction_t::eor, 5U, 4U, {}, 1U, 0U, 3U},
	{instruction_t::eor, 5U, 5U, {}, 1U, 0U, 3U},
	{instruction_t::eor, 5U, 6U, {}, 1U, 0U, 3U},
	{instruction_t::eor, 5U, 7U, {}, 1U, 0U, 3U},
	{instruction_t::eor, 5U, 0U, {}, 1U, 0U, 4U},
	{instruction_t::eor, 5U, 1U, {}, 1U, 0U, 4U},
	{instruction_t::eor, 5U, 2U, {}, 1U, 0U, 4U},
	{instruction_t::eor, 5U, 3U, {}, 1U, 0U, 4U},
	{instruction_t::eor, 5U, 4U, {}, 1U, 0U, 4U},
	{instruction_t::eor, 5U, 5U, {}, 1U, 0U, 4U},
	{instruction_t::eor, 5U, 6U, {}, 1U, 0U, 4U},
	{instruction_t::eor, 5U, 7U, {}, 1U, 0U, 4U},
	{instruction_t::eor, 5U, 0U, {}, 1U, 0U, 5U},
	{instruction_t::eor, 5U, 1U, {}, 1U, 0U, 5U},
	{instruction_t::eor, 5U, 2U, {}, 1U, 0U, 5U},
	{instruction_t::eor, 5U, 3U, {}, 1U, 0U, 5U},
	{instruction_t::eor, 5U, 4U, {}, 1U, 0U, 5U},
	{instruction_t::eor, 5U, 5U, {}, 1U, 0U, 5U},
	{instruction_t::eor, 5U, 6U, {}, 1U, 0U, 5U},
	{instruction_t::eor, 5U, 7U, {}, 1U, 0U, 5U},
	{instruction_t::eor, 5U, 0U, {}, 1U, 0U, 6U},
	{instruction_t::eor, 5U, 1U, {}, 1U, 0U, 6U},
	{instruction_t::eor, 5U, 2U, {}, 1U, 0U, 6U},
	{instruction_t::eor, 5U, 3U, {}, 1U, 0U, 6U},
	{instruction_t::eor, 5U, 4U, {}, 1U, 0U, 6U},
	{instruction_t::eor, 5U, 5U, {}, 1U, 0U, 6U},
	{instruction_t::eor, 5U, 6U, {}, 1U, 0U, 6U},
	{instruction_t::eor, 5U, 7U, {}, 1U, 0U, 6U},
	{instruction_t::eor, 5U, 0U, {}, 1U, 0U, 7U},
	{instruction_t::eor, 5U, 1U, {}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::eor, 5U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::eor, 5U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::eor, 5U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::eor, 5U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::eor, 5U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::eor, 5U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::eor, 5U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::eor, 5U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::cmpm, 5U, 0U, {}, 2U},
	{instruction_t::cmpm, 5U, 1U, {}, 2U},
	{instruction_t::cmpm, 5U, 2U, {}, 2U},
	{instruction_t::cmpm, 5U, 3U, {}, 2U},
	{instruction_t::cmpm, 5U, 4U, {}, 2U},
	{instruction_t::cmpm, 5U, 5U, {}, 2U},
	{instruction_t::cmpm, 5U, 6U, {}, 2U},
	{instruction_t::cmpm, 5U, 7U, {}, 2U},
	{instruction_t::eor, 5U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::eor, 5U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::eor, 5U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::eor, 5U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::eor, 5U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::eor, 5U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::eor, 5U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::eor, 5U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::eor, 5U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::eor, 5U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::eor, 5U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::eor, 5U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::eor, 5U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::eor, 5U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::eor, 5U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::eor, 5U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::eor, 5U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::eor, 5U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::eor, 5U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::eor, 5U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::eor, 5U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::eor, 5U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::eor, 5U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::eor, 5U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::eor, 5U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::eor, 5U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::eor, 5U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::eor, 5U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::eor, 5U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::eor, 5U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::eor, 5U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::eor, 5U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::eor, 5U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::eor, 5U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::eor, 5U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::eor, 5U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::eor, 5U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::eor, 5U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::eor, 5U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::eor, 5U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::eor, 5U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::eor, 5U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::cmpa, 5U, 0U, {}, 4U, 0U, 0U},
	{instruction_t::cmpa, 5U, 1U, {}, 4U, 0U, 0U},
	{instruction_t::cmpa, 5U, 2U, {}, 4U, 0U, 0U},
	{instruction_t::cmpa, 5U, 3U, {}, 4U, 0U, 0U},
	{instruction_t::cmpa, 5U, 4U, {}, 4U, 0U, 0U},
	{instruction_t::cmpa, 5U, 5U, {}, 4U, 0U, 0U},
	{instruction_t::cmpa, 5U, 6U, {}, 4U, 0U, 0U},
	{instruction_t::cmpa, 5U, 7U, {}, 4U, 0U, 0U},
	{instruction_t::cmpa, 5U, 0U, {}, 4U, 0U, 1U},
	{instruction_t::cmpa, 5U, 1U, {}, 4U, 0U, 1U},
	{instruction_t::cmpa, 5U, 2U, {}, 4U, 0U, 1U},
	{instruction_t::cmpa, 5U, 3U, {}, 4U, 0U, 1U},
	{instruction_t::cmpa, 5U, 4U, {}, 4U, 0U, 1U},
	{instruction_t::cmpa, 5U, 5U, {}, 4U, 0U, 1U},
	{instruction_t::cmpa, 5U, 6U, {}, 4U, 0U, 1U},
	{instruction_t::cmpa, 5U, 7U, {}, 4U, 0U, 1U},
	{instruction_t::cmpa, 5U, 0U, {}, 4U, 0U, 2U},
	{instruction_t::cmpa, 5U, 1U, {}, 4U, 0U, 2U},
	{instruction_t::cmpa, 5U, 2U, {}, 4U, 0U, 2U},
	{instruction_t::cmpa, 5U, 3U, {}, 4U, 0U, 2U},
	{instruction_t::cmpa, 5U, 4U, {}, 4U, 0U, 2U},
	{instruction_t::cmpa, 5U, 5U, {}, 4U, 0U, 2U},
	{instruction_t::cmpa, 5U, 6U, {}, 4U, 0U, 2U},
	{instruction_t::cmpa, 5U, 7U, {}, 4U, 0U, 2U},
	{instruction_t::cmpa, 5U, 0U, {}, 4U, 0U, 3U},
	{instruction_t::cmpa, 5U, 1U, {}, 4U, 0U, 3U},
	{instruction_t::cmpa, 5U, 2U, {}, 4U, 0U, 3U},
	{instruction_t::cmpa, 5U, 3U, {}, 4U, 0U, 3U},
	{instruction_t::cmpa, 5U, 4U, {}, 4U, 0U, 3U},
	{instruction_t::cmpa, 5U, 5U, {}, 4U, 0U, 3U},
	{instruction_t::cmpa, 5U, 6U, {}, 4U, 0U, 3U},
	{instruction_t::cmpa, 5U, 7U, {}, 4U, 0U, 3U},
	{instruction_t::cmpa, 5U, 0U, {}, 4U, 0U, 4U},
	{instruction_t::cmpa, 5U, 1U, {}, 4U, 0U, 4U},
	{instruction_t::cmpa, 5U, 2U, {}, 4U, 0U, 4U},
	{instruction_t::cmpa, 5U, 3U, {}, 4U, 0U, 4U},
	{instruction_t::cmpa, 5U, 4U, {}, 4U, 0U, 4U},
	{instruction_t::cmpa, 5U, 5U, {}, 4U, 0U, 4U},
	{instruction_t::cmpa, 5U, 6U, {}, 4U, 0U, 4U},
	{instruction_t::cmpa, 5U, 7U, {}, 4U, 0U, 4U},
	{instruction_t::cmpa, 5U, 0U, {}, 4U, 0U, 5U},
	{instruction_t::cmpa, 5U, 1U, {}, 4U, 0U, 5U},
	{instruction_t::cmpa, 5U, 2U, {}, 4U, 0U, 5U},
	{instruction_t::cmpa, 5U, 3U, {}, 4U, 0U, 5U},
	{instruction_t::cmpa, 5U, 4U, {}, 4U, 0U, 5U},
	{instruction_t::cmpa, 5U, 5U, {}, 4U, 0U, 5U},
	{instruction_t::cmpa, 5U, 6U, {}, 4U, 0U, 5U},
	{instruction_t::cmpa, 5U, 7U, {}, 4U, 0U, 5U},
	{instruction_t::cmpa, 5U, 0U, {}, 4U, 0U, 6U},
	{instruction_t::cmpa, 5U, 1U, {}, 4U, 0U, 6U},
	{instruction_t::cmpa, 5U, 2U, {}, 4U, 0U, 6U},
	{instruction_t::cmpa, 5U, 3U, {}, 4U, 0U, 6U},
	{instruction_t::cmpa, 5U, 4U, {}, 4U, 0U, 6U},
	{instruction_t::cmpa, 5U, 5U, {}, 4U, 0U, 6U},
	{instruction_t::cmpa, 5U, 6U, {}, 4U, 0U, 6U},
	{instruction_t::cmpa, 5U, 7U, {}, 4U, 0U, 6U},
	{instruction_t::cmpa, 5U, 0U, {}, 4U, 0U, 7U},
	{instruction_t::cmpa, 5U, 1U, {}, 4U, 0U, 7U},
	{instruction_t::cmpa, 5U, 2U, {}, 4U, 0U, 7U},
	{instruction_t::cmpa, 5U, 3U, {}, 4U, 0U, 7U},
	{instruction_t::cmpa, 5U, 4U, {}, 4U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::cmp, 6U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::cmp, 6U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::cmp, 6U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::cmp, 6U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::cmp, 6U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::cmp, 6U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::cmp, 6U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::cmp, 6U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::cmp, 6U, 0U, {}, 0U, 0U, 1U},
	{instruction_t::cmp, 6U, 1U, {}, 0U, 0U, 1U},
	{instruction_t::cmp, 6U, 2U, {}, 0U, 0U, 1U},
	{instruction_t::cmp, 6U, 3U, {}, 0U, 0U, 1U},
	{instruction_t::cmp, 6U, 4U, {}, 0U, 0U, 1U},
	{instruction_t::cmp, 6U, 5U, {}, 0U, 0U, 1U},
	{instruction_t::cmp, 6U, 6U, {}, 0U, 0U, 1U},
	{instruction_t::cmp, 6U, 7U, {}, 0U, 0U, 1U},
	{instruction_t::cmp, 6U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::cmp, 6U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::cmp, 6U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::cmp, 6U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::cmp, 6U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::cmp, 6U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::cmp, 6U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::cmp, 6U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::cmp, 6U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::cmp, 6U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::cmp, 6U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::cmp, 6U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::cmp, 6U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::cmp, 6U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::cmp, 6U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::cmp, 6U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::cmp, 6U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::cmp, 6U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::cmp, 6U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::cmp, 6U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::cmp, 6U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::cmp, 6U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::cmp, 6U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::cmp, 6U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::cmp, 6U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::cmp, 6U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::cmp, 6U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::cmp, 6U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::cmp, 6U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::cmp, 6U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::cmp, 6U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::cmp, 6U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::cmp, 6U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::cmp, 6U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::cmp, 6U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::cmp, 6U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::cmp, 6U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::cmp, 6U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::cmp, 6U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::cmp, 6U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::cmp, 6U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::cmp, 6U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::cmp, 6U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::cmp, 6U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::cmp, 6U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::cmp, 6U, 0U, {}, 1U, 0U, 0U},
	{instruction_t::cmp, 6U, 1U, {}, 1U, 0U, 0U},
	{instruction_t::cmp, 6U, 2U, {}, 1U, 0U, 0U},
	{instruction_t::cmp, 6U, 3U, {}, 1U, 0U, 0U},
	{instruction_t::cmp, 6U, 4U, {}, 1U, 0U, 0U},
	{instruction_t::cmp, 6U, 5U, {}, 1U, 0U, 0U},
	{instruction_t::cmp, 6U, 6U, {}, 1U, 0U, 0U},
	{instruction_t::cmp, 6U, 7U, {}, 1U, 0U, 0U},
	{instruction_t::cmp, 6U, 0U, {}, 1U, 0U, 1U},
	{instruction_t::cmp, 6U, 1U, {}, 1U, 0U, 1U},
	{instruction_t::cmp, 6U, 2U, {}, 1U, 0U, 1U},
	{instruction_t::cmp, 6U, 3U, {}, 1U, 0U, 1U},
	{instruction_t::cmp, 6U, 4U, {}, 1U, 0U, 1U},
	{instruction_t::cmp, 6U, 5U, {}, 1U, 0U, 1U},
	{instruction_t::cmp, 6U, 6U, {}, 1U, 0U, 1U},
	{instruction_t::cmp, 6U, 7U, {}, 1U, 0U, 1U},
	{instruction_t::cmp, 6U, 0U, {}, 1U, 0U, 2U},
	{instruction_t::cmp, 6U, 1U, {}, 1U, 0U, 2U},
	{instruction_t::cmp, 6U, 2U, {}, 1U, 0U, 2U},
	{instruction_t::cmp, 6U, 3U, {}, 1U, 0U, 2U},
	{instruction_t::cmp, 6U, 4U, {}, 1U, 0U, 2U},
	{instruction_t::cmp, 6U, 5U, {}, 1U, 0U, 2U},
	{instruction_t::cmp, 6U, 6U, {}, 1U, 0U, 2U},
	{instruction_t::cmp, 6U, 7U, {}, 1U, 0U, 2U},
	{instruction_t::cmp, 6U, 0U, {}, 1U, 0U, 3U},
	{instruction_t::cmp, 6U, 1U, {}, 1U, 0U, 3U},
	{instruction_t::cmp, 6U, 2U, {}, 1U, 0U, 3U},
	{instruction_t::cmp, 6U, 3U, {}, 1U, 0U, 3U},
	{instruction_t::cmp, 6U, 4U, {}, 1U, 0U, 3U},
	{instruction_t::cmp, 6U, 5U, {}, 1U, 0U, 3U},
	{instruction_t::cmp, 6U, 6U, {}, 1U, 0U, 3U},
	{instruction_t::cmp, 6U, 7U, {}, 1U, 0U, 3U},
	{instruction_t::cmp, 6U, 0U, {}, 1U, 0U, 4U},
	{instruction_t::cmp, 6U, 1U, {}, 1U, 0U, 4U},
	{instruction_t::cmp, 6U, 2U, {}, 1U, 0U, 4U},
	{instruction_t::cmp, 6U, 3U, {}, 1U, 0U, 4U},
	{instruction_t::cmp, 6U, 4U, {}, 1U, 0U, 4U},
	{instruction_t::cmp, 6U, 5U, {}, 1U, 0U, 4U},
	{instruction_t::cmp, 6U, 6U, {}, 1U, 0U, 4U},
	{instruction_t::cmp, 6U, 7U, {}, 1U, 0U, 4U},
	{instruction_t::cmp, 6U, 0U, {}, 1U, 0U, 5U},
	{instruction_t::cmp, 6U, 1U, {}, 1U, 0U, 5U},
	{instruction_t::cmp, 6U, 2U, {}, 1U, 0U, 5U},
	{instruction_t::cmp, 6U, 3U, {}, 1U, 0U, 5U},
	{instruction_t::cmp, 6U, 4U, {}, 1U, 0U, 5U},
	{instruction_t::cmp, 6U, 5U, {}, 1U, 0U, 5U},
	{instruction_t::cmp, 6U, 6U, {}, 1U, 0U, 5U},
	{instruction_t::cmp, 6U, 7U, {}, 1U, 0U, 5U},
	{instruction_t::cmp, 6U, 0U, {}, 1U, 0U, 6U},
	{instruction_t::cmp, 6U, 1U, {}, 1U, 0U, 6U},
	{instruction_t::cmp, 6U, 2U, {}, 1U, 0U, 6U},
	{instruction_t::cmp, 6U, 3U, {}, 1U, 0U, 6U},
	{instruction_t::cmp, 6U, 4U, {}, 1U, 0U, 6U},
	{instruction_t::cmp, 6U, 5U, {}, 1U, 0U, 6U},
	{instruction_t::cmp, 6U, 6U, {}, 1U, 0U, 6U},
	{instruction_t::cmp, 6U, 7U, {}, 1U, 0U, 6U},
	{instruction_t::cmp, 6U, 0U, {}, 1U, 0U, 7U},
	{instruction_t::cmp, 6U, 1U, {}, 1U, 0U, 7U},
	{instruction_t::cmp, 6U, 2U, {}, 1U, 0U, 7U},
	{instruction_t::cmp, 6U, 3U, {}, 1U, 0U, 7U},
	{instruction_t::cmp, 6U, 4U, {}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::cmp, 6U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::cmp, 6U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::cmp, 6U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::cmp, 6U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::cmp, 6U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::cmp, 6U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::cmp, 6U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::cmp, 6U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::cmp, 6U, 0U, {}, 2U, 0U, 1U},
	{instruction_t::cmp, 6U, 1U, {}, 2U, 0U, 1U},
	{instruction_t::cmp, 6U, 2U, {}, 2U, 0U, 1U},
	{instruction_t::cmp, 6U, 3U, {}, 2U, 0U, 1U},
	{instruction_t::cmp, 6U, 4U, {}, 2U, 0U, 1U},
	{instruction_t::cmp, 6U, 5U, {}, 2U, 0U, 1U},
	{instruction_t::cmp, 6U, 6U, {}, 2U, 0U, 1U},
	{instruction_t::cmp, 6U, 7U, {}, 2U, 0U, 1U},
	{instruction_t::cmp, 6U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::cmp, 6U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::cmp, 6U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::cmp, 6U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::cmp, 6U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::cmp, 6U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::cmp, 6U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::cmp, 6U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::cmp, 6U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::cmp, 6U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::cmp, 6U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::cmp, 6U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::cmp, 6U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::cmp, 6U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::cmp, 6U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::cmp, 6U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::cmp, 6U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::cmp, 6U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::cmp, 6U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::cmp, 6U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::cmp, 6U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::cmp, 6U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::cmp, 6U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::cmp, 6U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::cmp, 6U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::cmp, 6U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::cmp, 6U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::cmp, 6U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::cmp, 6U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::cmp, 6U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::cmp, 6U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::cmp, 6U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::cmp, 6U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::cmp, 6U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::cmp, 6U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::cmp, 6U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::cmp, 6U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::cmp, 6U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::cmp, 6U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::cmp, 6U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::cmp, 6U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::cmp, 6U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::cmp, 6U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::cmp, 6U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::cmp, 6U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::cmpa, 6U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::cmpa, 6U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::cmpa, 6U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::cmpa, 6U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::cmpa, 6U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::cmpa, 6U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::cmpa, 6U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::cmpa, 6U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::cmpa, 6U, 0U, {}, 2U, 0U, 1U},
	{instruction_t::cmpa, 6U, 1U, {}, 2U, 0U, 1U},
	{instruction_t::cmpa, 6U, 2U, {}, 2U, 0U, 1U},
	{instruction_t::cmpa, 6U, 3U, {}, 2U, 0U, 1U},
	{instruction_t::cmpa, 6U, 4U, {}, 2U, 0U, 1U},
	{instruction_t::cmpa, 6U, 5U, {}, 2U, 0U, 1U},
	{instruction_t::cmpa, 6U, 6U, {}, 2U, 0U, 1U},
	{instruction_t::cmpa, 6U, 7U, {}, 2U, 0U, 1U},
	{instruction_t::cmpa, 6U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::cmpa, 6U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::cmpa, 6U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::cmpa, 6U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::cmpa, 6U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::cmpa, 6U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::cmpa, 6U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::cmpa, 6U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::cmpa, 6U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::cmpa, 6U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::cmpa, 6U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::cmpa, 6U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::cmpa, 6U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::cmpa, 6U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::cmpa, 6U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::cmpa, 6U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::cmpa, 6U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::cmpa, 6U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::cmpa, 6U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::cmpa, 6U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::cmpa, 6U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::cmpa, 6U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::cmpa, 6U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::cmpa, 6U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::cmpa, 6U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::cmpa, 6U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::cmpa, 6U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::cmpa, 6U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::cmpa, 6U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::cmpa, 6U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::cmpa, 6U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::cmpa, 6U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::cmpa, 6U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::cmpa, 6U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::cmpa, 6U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::cmpa, 6U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::cmpa, 6U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::cmpa, 6U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::cmpa, 6U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::cmpa, 6U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::cmpa, 6U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::cmpa, 6U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::cmpa, 6U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::cmpa, 6U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::cmpa, 6U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::eor, 6U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::eor, 6U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::eor, 6U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::eor, 6U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::eor, 6U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::eor, 6U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::eor, 6U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::eor, 6U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::cmpm, 6U, 0U, {}, 0U},
	{instruction_t::cmpm, 6U, 1U, {}, 0U},
	{instruction_t::cmpm, 6U, 2U, {}, 0U},
	{instruction_t::cmpm, 6U, 3U, {}, 0U},
	{instruction_t::cmpm, 6U, 4U, {}, 0U},
	{instruction_t::cmpm, 6U, 5U, {}, 0U},
	{instruction_t::cmpm, 6U, 6U, {}, 0U},
	{instruction_t::cmpm, 6U, 7U, {}, 0U},
	{instruction_t::eor, 6U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::eor, 6U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::eor, 6U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::eor, 6U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::eor, 6U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::eor, 6U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::eor, 6U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::eor, 6U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::eor, 6U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::eor, 6U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::eor, 6U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::eor, 6U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::eor, 6U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::eor, 6U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::eor, 6U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::eor, 6U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::eor, 6U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::eor, 6U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::eor, 6U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::eor, 6U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::eor, 6U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::eor, 6U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::eor, 6U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::eor, 6U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::eor, 6U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::eor, 6U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::eor, 6U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::eor, 6U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::eor, 6U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::eor, 6U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::eor, 6U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::eor, 6U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::eor, 6U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::eor, 6U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::eor, 6U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::eor, 6U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::eor, 6U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::eor, 6U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::eor, 6U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::eor, 6U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::eor, 6U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::eor, 6U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::eor, 6U, 0U, {}, 1U, 0U, 0U},
	{instruction_t::eor, 6U, 1U, {}, 1U, 0U, 0U},
	{instruction_t::eor, 6U, 2U, {}, 1U, 0U, 0U},
	{instruction_t::eor, 6U, 3U, {}, 1U, 0U, 0U},
	{instruction_t::eor, 6U, 4U, {}, 1U, 0U, 0U},
	{instruction_t::eor, 6U, 5U, {}, 1U, 0U, 0U},
	{instruction_t::eor, 6U, 6U, {}, 1U, 0U, 0U},
	{instruction_t::eor, 6U, 7U, {}, 1U, 0U, 0U},
	{instruction_t::cmpm, 6U, 0U, {}, 1U},
	{instruction_t::cmpm, 6U, 1U, {}, 1U},
	{instruction_t::cmpm, 6U, 2U, {}, 1U},
	{instruction_t::cmpm, 6U, 3U, {}, 1U},
	{instruction_t::cmpm, 6U, 4U, {}, 1U},
	{instruction_t::cmpm, 6U, 5U, {}, 1U},
	{instruction_t::cmpm, 6U, 6U, {}, 1U},
	{instruction_t::cmpm, 6U, 7U, {}, 1U},
	{instruction_t::eor, 6U, 0U, {}, 1U, 0U, 2U},
	{instruction_t::eor, 6U, 1U, {}, 1U, 0U, 2U},
	{instruction_t::eor, 6U, 2U, {}, 1U, 0U, 2U},
	{instruction_t::eor, 6U, 3U, {}, 1U, 0U, 2U},
	{instruction_t::eor, 6U, 4U, {}, 1U, 0U, 2U},
	{instruction_t::eor, 6U, 5U, {}, 1U, 0U, 2U},
	{instruction_t::eor, 6U, 6U, {}, 1U, 0U, 2U},
	{instruction_t::eor, 6U, 7U, {}, 1U, 0U, 2U},
	{instruction_t::eor, 6U, 0U, {}, 1U, 0U, 3U},
	{instruction_t::eor, 6U, 1U, {}, 1U, 0U, 3U},
	{instruction_t::eor, 6U, 2U, {}, 1U, 0U, 3U},
	{instruction_t::eor, 6U, 3U, {}, 1U, 0U, 3U},
	{instruction_t::eor, 6U, 4U, {}, 1U, 0U, 3U},
	{instruction_t::eor, 6U, 5U, {}, 1U, 0U, 3U},
	{instruction_t::eor, 6U, 6U, {}, 1U, 0U, 3U},
	{instruction_t::eor, 6U, 7U, {}, 1U, 0U, 3U},
	{instruction_t::eor, 6U, 0U, {}, 1U, 0U, 4U},
	{instruction_t::eor, 6U, 1U, {}, 1U, 0U, 4U},
	{instruction_t::eor, 6U, 2U, {}, 1U, 0U, 4U},
	{instruction_t::eor, 6U, 3U, {}, 1U, 0U, 4U},
	{instruction_t::eor, 6U, 4U, {}, 1U, 0U, 4U},
	{instruction_t::eor, 6U, 5U, {}, 1U, 0U, 4U},
	{instruction_t::eor, 6U, 6U, {}, 1U, 0U, 4U},
	{instruction_t::eor, 6U, 7U, {}, 1U, 0U, 4U},
	{instruction_t::eor, 6U, 0U, {}, 1U, 0U, 5U},
	{instruction_t::eor, 6U, 1U, {}, 1U, 0U, 5U},
	{instruction_t::eor, 6U, 2U, {}, 1U, 0U, 5U},
	{instruction_t::eor, 6U, 3U, {}, 1U, 0U, 5U},
	{instruction_t::eor, 6U, 4U, {}, 1U, 0U, 5U},
	{instruction_t::eor, 6U, 5U, {}, 1U, 0U, 5U},
	{instruction_t::eor, 6U, 6U, {}, 1U, 0U, 5U},
	{instruction_t::eor, 6U, 7U, {}, 1U, 0U, 5U},
	{instruction_t::eor, 6U, 0U, {}, 1U, 0U, 6U},
	{instruction_t::eor, 6U, 1U, {}, 1U, 0U, 6U},
	{instruction_t::eor, 6U, 2U, {}, 1U, 0U, 6U},
	{instruction_t::eor, 6U, 3U, {}, 1U, 0U, 6U},
	{instruction_t::eor, 6U, 4U, {}, 1U, 0U, 6U},
	{instruction_t::eor, 6U, 5U, {}, 1U, 0U, 6U},
	{instruction_t::eor, 6U, 6U, {}, 1U, 0U, 6U},
	{instruction_t::eor, 6U, 7U, {}, 1U, 0U, 6U},
	{instruction_t::eor, 6U, 0U, {}, 1U, 0U, 7U},
	{instruction_t::eor, 6U, 1U, {}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::eor, 6U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::eor, 6U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::eor, 6U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::eor, 6U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::eor, 6U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::eor, 6U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::eor, 6U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::eor, 6U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::cmpm, 6U, 0U, {}, 2U},
	{instruction_t::cmpm, 6U, 1U, {}, 2U},
	{instruction_t::cmpm, 6U, 2U, {}, 2U},
	{instruction_t::cmpm, 6U, 3U, {}, 2U},
	{instruction_t::cmpm, 6U, 4U, {}, 2U},
	{instruction_t::cmpm, 6U, 5U, {}, 2U},
	{instruction_t::cmpm, 6U, 6U, {}, 2U},
	{instruction_t::cmpm, 6U, 7U, {}, 2U},
	{instruction_t::eor, 6U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::eor, 6U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::eor, 6U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::eor, 6U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::eor, 6U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::eor, 6U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::eor, 6U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::eor, 6U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::eor, 6U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::eor, 6U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::eor, 6U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::eor, 6U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::eor, 6U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::eor, 6U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::eor, 6U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::eor, 6U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::eor, 6U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::eor, 6U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::eor, 6U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::eor, 6U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::eor, 6U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::eor, 6U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::eor, 6U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::eor, 6U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::eor, 6U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::eor, 6U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::eor, 6U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::eor, 6U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::eor, 6U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::eor, 6U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::eor, 6U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::eor, 6U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::eor, 6U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::eor, 6U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::eor, 6U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::eor, 6U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::eor, 6U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::eor, 6U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::eor, 6U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::eor, 6U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::eor, 6U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::eor, 6U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::cmpa, 6U, 0U, {}, 4U, 0U, 0U},
	{instruction_t::cmpa, 6U, 1U, {}, 4U, 0U, 0U},
	{instruction_t::cmpa, 6U, 2U, {}, 4U, 0U, 0U},
	{instruction_t::cmpa, 6U, 3U, {}, 4U, 0U, 0U},
	{instruction_t::cmpa, 6U, 4U, {}, 4U, 0U, 0U},
	{instruction_t::cmpa, 6U, 5U, {}, 4U, 0U, 0U},
	{instruction_t::cmpa, 6U, 6U, {}, 4U, 0U, 0U},
	{instruction_t::cmpa, 6U, 7U, {}, 4U, 0U, 0U},
	{instruction_t::cmpa, 6U, 0U, {}, 4U, 0U, 1U},
	{instruction_t::cmpa, 6U, 1U, {}, 4U, 0U, 1U},
	{instruction_t::cmpa, 6U, 2U, {}, 4U, 0U, 1U},
	{instruction_t::cmpa, 6U, 3U, {}, 4U, 0U, 1U},
	{instruction_t::cmpa, 6U, 4U, {}, 4U, 0U, 1U},
	{instruction_t::cmpa, 6U, 5U, {}, 4U, 0U, 1U},
	{instruction_t::cmpa, 6U, 6U, {}, 4U, 0U, 1U},
	{instruction_t::cmpa, 6U, 7U, {}, 4U, 0U, 1U},
	{instruction_t::cmpa, 6U, 0U, {}, 4U, 0U, 2U},
	{instruction_t::cmpa, 6U, 1U, {}, 4U, 0U, 2U},
	{instruction_t::cmpa, 6U, 2U, {}, 4U, 0U, 2U},
	{instruction_t::cmpa, 6U, 3U, {}, 4U, 0U, 2U},
	{instruction_t::cmpa, 6U, 4U, {}, 4U, 0U, 2U},
	{instruction_t::cmpa, 6U, 5U, {}, 4U, 0U, 2U},
	{instruction_t::cmpa, 6U, 6U, {}, 4U, 0U, 2U},
	{instruction_t::cmpa, 6U, 7U, {}, 4U, 0U, 2U},
	{instruction_t::cmpa, 6U, 0U, {}, 4U, 0U, 3U},
	{instruction_t::cmpa, 6U, 1U, {}, 4U, 0U, 3U},
	{instruction_t::cmpa, 6U, 2U, {}, 4U, 0U, 3U},
	{instruction_t::cmpa, 6U, 3U, {}, 4U, 0U, 3U},
	{instruction_t::cmpa, 6U, 4U, {}, 4U, 0U, 3U},
	{instruction_t::cmpa, 6U, 5U, {}, 4U, 0U, 3U},
	{instruction_t::cmpa, 6U, 6U, {}, 4U, 0U, 3U},
	{instruction_t::cmpa, 6U, 7U, {}, 4U, 0U, 3U},
	{instruction_t::cmpa, 6U, 0U, {}, 4U, 0U, 4U},
	{instruction_t::cmpa, 6U, 1U, {}, 4U, 0U, 4U},
	{instruction_t::cmpa, 6U, 2U, {}, 4U, 0U, 4U},
	{instruction_t::cmpa, 6U, 3U, {}, 4U, 0U, 4U},
	{instruction_t::cmpa, 6U, 4U, {}, 4U, 0U, 4U},
	{instruction_t::cmpa, 6U, 5U, {}, 4U, 0U, 4U},
	{instruction_t::cmpa, 6U, 6U, {}, 4U, 0U, 4U},
	{instruction_t::cmpa, 6U, 7U, {}, 4U, 0U, 4U},
	{instruction_t::cmpa, 6U, 0U, {}, 4U, 0U, 5U},
	{instruction_t::cmpa, 6U, 1U, {}, 4U, 0U, 5U},
	{instruction_t::cmpa, 6U, 2U, {}, 4U, 0U, 5U},
	{instruction_t::cmpa, 6U, 3U, {}, 4U, 0U, 5U},
	{instruction_t::cmpa, 6U, 4U, {}, 4U, 0U, 5U},
	{instruction_t::cmpa, 6U, 5U, {}, 4U, 0U, 5U},
	{instruction_t::cmpa, 6U, 6U, {}, 4U, 0U, 5U},
	{instruction_t::cmpa, 6U, 7U, {}, 4U, 0U, 5U},
	{instruction_t::cmpa, 6U, 0U, {}, 4U, 0U, 6U},
	{instruction_t::cmpa, 6U, 1U, {}, 4U, 0U, 6U},
	{instruction_t::cmpa, 6U, 2U, {}, 4U, 0U, 6U},
	{instruction_t::cmpa, 6U, 3U, {}, 4U, 0U, 6U},
	{instruction_t::cmpa, 6U, 4U, {}, 4U, 0U, 6U},
	{instruction_t::cmpa, 6U, 5U, {}, 4U, 0U, 6U},
	{instruction_t::cmpa, 6U, 6U, {}, 4U, 0U, 6U},
	{instruction_t::cmpa, 6U, 7U, {}, 4U, 0U, 6U},
	{instruction_t::cmpa, 6U, 0U, {}, 4U, 0U, 7U},
	{instruction_t::cmpa, 6U, 1U, {}, 4U, 0U, 7U},
	{instruction_t::cmpa, 6U, 2U, {}, 4U, 0U, 7U},
	{instruction_t::cmpa, 6U, 3U, {}, 4U, 0U, 7U},
	{instruction_t::cmpa, 6U, 4U, {}, 4U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::cmp, 7U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::cmp, 7U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::cmp, 7U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::cmp, 7U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::cmp, 7U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::cmp, 7U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::cmp, 7U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::cmp, 7U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::cmp, 7U, 0U, {}, 0U, 0U, 1U},
	{instruction_t::cmp, 7U, 1U, {}, 0U, 0U, 1U},
	{instruction_t::cmp, 7U, 2U, {}, 0U, 0U, 1U},
	{instruction_t::cmp, 7U, 3U, {}, 0U, 0U, 1U},
	{instruction_t::cmp, 7U, 4U, {}, 0U, 0U, 1U},
	{instruction_t::cmp, 7U, 5U, {}, 0U, 0U, 1U},
	{instruction_t::cmp, 7U, 6U, {}, 0U, 0U, 1U},
	{instruction_t::cmp, 7U, 7U, {}, 0U, 0U, 1U},
	{instruction_t::cmp, 7U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::cmp, 7U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::cmp, 7U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::cmp, 7U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::cmp, 7U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::cmp, 7U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::cmp, 7U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::cmp, 7U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::cmp, 7U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::cmp, 7U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::cmp, 7U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::cmp, 7U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::cmp, 7U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::cmp, 7U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::cmp, 7U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::cmp, 7U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::cmp, 7U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::cmp, 7U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::cmp, 7U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::cmp, 7U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::cmp, 7U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::cmp, 7U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::cmp, 7U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::cmp, 7U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::cmp, 7U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::cmp, 7U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::cmp, 7U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::cmp, 7U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::cmp, 7U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::cmp, 7U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::cmp, 7U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::cmp, 7U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::cmp, 7U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::cmp, 7U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::cmp, 7U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::cmp, 7U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::cmp, 7U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::cmp, 7U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::cmp, 7U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::cmp, 7U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::cmp, 7U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::cmp, 7U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::cmp, 7U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::cmp, 7U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::cmp, 7U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::cmp, 7U, 0U, {}, 1U, 0U, 0U},
	{instruction_t::cmp, 7U, 1U, {}, 1U, 0U, 0U},
	{instruction_t::cmp, 7U, 2U, {}, 1U, 0U, 0U},
	{instruction_t::cmp, 7U, 3U, {}, 1U, 0U, 0U},
	{instruction_t::cmp, 7U, 4U, {}, 1U, 0U, 0U},
	{instruction_t::cmp, 7U, 5U, {}, 1U, 0U, 0U},
	{instruction_t::cmp, 7U, 6U, {}, 1U, 0U, 0U},
	{instruction_t::cmp, 7U, 7U, {}, 1U, 0U, 0U},
	{instruction_t::cmp, 7U, 0U, {}, 1U, 0U, 1U},
	{instruction_t::cmp, 7U, 1U, {}, 1U, 0U, 1U},
	{instruction_t::cmp, 7U, 2U, {}, 1U, 0U, 1U},
	{instruction_t::cmp, 7U, 3U, {}, 1U, 0U, 1U},
	{instruction_t::cmp, 7U, 4U, {}, 1U, 0U, 1U},
	{instruction_t::cmp, 7U, 5U, {}, 1U, 0U, 1U},
	{instruction_t::cmp, 7U, 6U, {}, 1U, 0U, 1U},
	{instruction_t::cmp, 7U, 7U, {}, 1U, 0U, 1U},
	{instruction_t::cmp, 7U, 0U, {}, 1U, 0U, 2U},
	{instruction_t::cmp, 7U, 1U, {}, 1U, 0U, 2U},
	{instruction_t::cmp, 7U, 2U, {}, 1U, 0U, 2U},
	{instruction_t::cmp, 7U, 3U, {}, 1U, 0U, 2U},
	{instruction_t::cmp, 7U, 4U, {}, 1U, 0U, 2U},
	{instruction_t::cmp, 7U, 5U, {}, 1U, 0U, 2U},
	{instruction_t::cmp, 7U, 6U, {}, 1U, 0U, 2U},
	{instruction_t::cmp, 7U, 7U, {}, 1U, 0U, 2U},
	{instruction_t::cmp, 7U, 0U, {}, 1U, 0U, 3U},
	{instruction_t::cmp, 7U, 1U, {}, 1U, 0U, 3U},
	{instruction_t::cmp, 7U, 2U, {}, 1U, 0U, 3U},
	{instruction_t::cmp, 7U, 3U, {}, 1U, 0U, 3U},
	{instruction_t::cmp, 7U, 4U, {}, 1U, 0U, 3U},
	{instruction_t::cmp, 7U, 5U, {}, 1U, 0U, 3U},
	{instruction_t::cmp, 7U, 6U, {}, 1U, 0U, 3U},
	{instruction_t::cmp, 7U, 7U, {}, 1U, 0U, 3U},
	{instruction_t::cmp, 7U, 0U, {}, 1U, 0U, 4U},
	{instruction_t::cmp, 7U, 1U, {}, 1U, 0U, 4U},
	{instruction_t::cmp, 7U, 2U, {}, 1U, 0U, 4U},
	{instruction_t::cmp, 7U, 3U, {}, 1U, 0U, 4U},
	{instruction_t::cmp, 7U, 4U, {}, 1U, 0U, 4U},
	{instruction_t::cmp, 7U, 5U, {}, 1U, 0U, 4U},
	{instruction_t::cmp, 7U, 6U, {}, 1U, 0U, 4U},
	{instruction_t::cmp, 7U, 7U, {}, 1U, 0U, 4U},
	{instruction_t::cmp, 7U, 0U, {}, 1U, 0U, 5U},
	{instruction_t::cmp, 7U, 1U, {}, 1U, 0U, 5U},
	{instruction_t::cmp, 7U, 2U, {}, 1U, 0U, 5U},
	{instruction_t::cmp, 7U, 3U, {}, 1U, 0U, 5U},
	{instruction_t::cmp, 7U, 4U, {}, 1U, 0U, 5U},
	{instruction_t::cmp, 7U, 5U, {}, 1U, 0U, 5U},
	{instruction_t::cmp, 7U, 6U, {}, 1U, 0U, 5U},
	{instruction_t::cmp, 7U, 7U, {}, 1U, 0U, 5U},
	{instruction_t::cmp, 7U, 0U, {}, 1U, 0U, 6U},
	{instruction_t::cmp, 7U, 1U, {}, 1U, 0U, 6U},
	{instruction_t::cmp, 7U, 2U, {}, 1U, 0U, 6U},
	{instruction_t::cmp, 7U, 3U, {}, 1U, 0U, 6U},
	{instruction_t::cmp, 7U, 4U, {}, 1U, 0U, 6U},
	{instruction_t::cmp, 7U, 5U, {}, 1U, 0U, 6U},
	{instruction_t::cmp, 7U, 6U, {}, 1U, 0U, 6U},
	{instruction_t::cmp, 7U, 7U, {}, 1U, 0U, 6U},
	{instruction_t::cmp, 7U, 0U, {}, 1U, 0U, 7U},
	{instruction_t::cmp, 7U, 1U, {}, 1U, 0U, 7U},
	{instruction_t::cmp, 7U, 2U, {}, 1U, 0U, 7U},
	{instruction_t::cmp, 7U, 3U, {}, 1U, 0U, 7U},
	{instruction_t::cmp, 7U, 4U, {}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::cmp, 7U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::cmp, 7U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::cmp, 7U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::cmp, 7U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::cmp, 7U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::cmp, 7U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::cmp, 7U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::cmp, 7U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::cmp, 7U, 0U, {}, 2U, 0U, 1U},
	{instruction_t::cmp, 7U, 1U, {}, 2U, 0U, 1U},
	{instruction_t::cmp, 7U, 2U, {}, 2U, 0U, 1U},
	{instruction_t::cmp, 7U, 3U, {}, 2U, 0U, 1U},
	{instruction_t::cmp, 7U, 4U, {}, 2U, 0U, 1U},
	{instruction_t::cmp, 7U, 5U, {}, 2U, 0U, 1U},
	{instruction_t::cmp, 7U, 6U, {}, 2U, 0U, 1U},
	{instruction_t::cmp, 7U, 7U, {}, 2U, 0U, 1U},
	{instruction_t::cmp, 7U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::cmp, 7U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::cmp, 7U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::cmp, 7U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::cmp, 7U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::cmp, 7U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::cmp, 7U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::cmp, 7U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::cmp, 7U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::cmp, 7U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::cmp, 7U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::cmp, 7U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::cmp, 7U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::cmp, 7U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::cmp, 7U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::cmp, 7U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::cmp, 7U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::cmp, 7U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::cmp, 7U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::cmp, 7U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::cmp, 7U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::cmp, 7U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::cmp, 7U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::cmp, 7U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::cmp, 7U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::cmp, 7U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::cmp, 7U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::cmp, 7U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::cmp, 7U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::cmp, 7U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::cmp, 7U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::cmp, 7U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::cmp, 7U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::cmp, 7U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::cmp, 7U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::cmp, 7U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::cmp, 7U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::cmp, 7U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::cmp, 7U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::cmp, 7U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::cmp, 7U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::cmp, 7U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::cmp, 7U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::cmp, 7U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::cmp, 7U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::cmpa, 7U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::cmpa, 7U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::cmpa, 7U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::cmpa, 7U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::cmpa, 7U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::cmpa, 7U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::cmpa, 7U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::cmpa, 7U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::cmpa, 7U, 0U, {}, 2U, 0U, 1U},
	{instruction_t::cmpa, 7U, 1U, {}, 2U, 0U, 1U},
	{instruction_t::cmpa, 7U, 2U, {}, 2U, 0U, 1U},
	{instruction_t::cmpa, 7U, 3U, {}, 2U, 0U, 1U},
	{instruction_t::cmpa, 7U, 4U, {}, 2U, 0U, 1U},
	{instruction_t::cmpa, 7U, 5U, {}, 2U, 0U, 1U},
	{instruction_t::cmpa, 7U, 6U, {}, 2U, 0U, 1U},
	{instruction_t::cmpa, 7U, 7U, {}, 2U, 0U, 1U},
	{instruction_t::cmpa, 7U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::cmpa, 7U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::cmpa, 7U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::cmpa, 7U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::cmpa, 7U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::cmpa, 7U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::cmpa, 7U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::cmpa, 7U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::cmpa, 7U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::cmpa, 7U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::cmpa, 7U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::cmpa, 7U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::cmpa, 7U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::cmpa, 7U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::cmpa, 7U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::cmpa, 7U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::cmpa, 7U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::cmpa, 7U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::cmpa, 7U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::cmpa, 7U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::cmpa, 7U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::cmpa, 7U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::cmpa, 7U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::cmpa, 7U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::cmpa, 7U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::cmpa, 7U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::cmpa, 7U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::cmpa, 7U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::cmpa, 7U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::cmpa, 7U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::cmpa, 7U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::cmpa, 7U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::cmpa, 7U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::cmpa, 7U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::cmpa, 7U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::cmpa, 7U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::cmpa, 7U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::cmpa, 7U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::cmpa, 7U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::cmpa, 7U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::cmpa, 7U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::cmpa, 7U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::cmpa, 7U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::cmpa, 7U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::cmpa, 7U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::eor, 7U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::eor, 7U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::eor, 7U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::eor, 7U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::eor, 7U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::eor, 7U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::eor, 7U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::eor, 7U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::cmpm, 7U, 0U, {}, 0U},
	{instruction_t::cmpm, 7U, 1U, {}, 0U},
	{instruction_t::cmpm, 7U, 2U, {}, 0U},
	{instruction_t::cmpm, 7U, 3U, {}, 0U},
	{instruction_t::cmpm, 7U, 4U, {}, 0U},
	{instruction_t::cmpm, 7U, 5U, {}, 0U},
	{instruction_t::cmpm, 7U, 6U, {}, 0U},
	{instruction_t::cmpm, 7U, 7U, {}, 0U},
	{instruction_t::eor, 7U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::eor, 7U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::eor, 7U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::eor, 7U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::eor, 7U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::eor, 7U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::eor, 7U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::eor, 7U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::eor, 7U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::eor, 7U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::eor, 7U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::eor, 7U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::eor, 7U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::eor, 7U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::eor, 7U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::eor, 7U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::eor, 7U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::eor, 7U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::eor, 7U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::eor, 7U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::eor, 7U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::eor, 7U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::eor, 7U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::eor, 7U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::eor, 7U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::eor, 7U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::eor, 7U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::eor, 7U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::eor, 7U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::eor, 7U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::eor, 7U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::eor, 7U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::eor, 7U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::eor, 7U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::eor, 7U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::eor, 7U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::eor, 7U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::eor, 7U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::eor, 7U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::eor, 7U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::eor, 7U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::eor, 7U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::eor, 7U, 0U, {}, 1U, 0U, 0U},
	{instruction_t::eor, 7U, 1U, {}, 1U, 0U, 0U},
	{instruction_t::eor, 7U, 2U, {}, 1U, 0U, 0U},
	{instruction_t::eor, 7U, 3U, {}, 1U, 0U, 0U},
	{instruction_t::eor, 7U, 4U, {}, 1U, 0U, 0U},
	{instruction_t::eor, 7U, 5U, {}, 1U, 0U, 0U},
	{instruction_t::eor, 7U, 6U, {}, 1U, 0U, 0U},
	{instruction_t::eor, 7U, 7U, {}, 1U, 0U, 0U},
	{instruction_t::cmpm, 7U, 0U, {}, 1U},
	{instruction_t::cmpm, 7U, 1U, {}, 1U},
	{instruction_t::cmpm, 7U, 2U, {}, 1U},
	{instruction_t::cmpm, 7U, 3U, {}, 1U},
	{instruction_t::cmpm, 7U, 4U, {}, 1U},
	{instruction_t::cmpm, 7U, 5U, {}, 1U},
	{instruction_t::cmpm, 7U, 6U, {}, 1U},
	{instruction_t::cmpm, 7U, 7U, {}, 1U},
	{instruction_t::eor, 7U, 0U, {}, 1U, 0U, 2U},
	{instruction_t::eor, 7U, 1U, {}, 1U, 0U, 2U},
	{instruction_t::eor, 7U, 2U, {}, 1U, 0U, 2U},
	{instruction_t::eor, 7U, 3U, {}, 1U, 0U, 2U},
	{instruction_t::eor, 7U, 4U, {}, 1U, 0U, 2U},
	{instruction_t::eor, 7U, 5U, {}, 1U, 0U, 2U},
	{instruction_t::eor, 7U, 6U, {}, 1U, 0U, 2U},
	{instruction_t::eor, 7U, 7U, {}, 1U, 0U, 2U},
	{instruction_t::eor, 7U, 0U, {}, 1U, 0U, 3U},
	{instruction_t::eor, 7U, 1U, {}, 1U, 0U, 3U},
	{instruction_t::eor, 7U, 2U, {}, 1U, 0U, 3U},
	{instruction_t::eor, 7U, 3U, {}, 1U, 0U, 3U},
	{instruction_t::eor, 7U, 4U, {}, 1U, 0U, 3U},
	{instruction_t::eor, 7U, 5U, {}, 1U, 0U, 3U},
	{instruction_t::eor, 7U, 6U, {}, 1U, 0U, 3U},
	{instruction_t::eor, 7U, 7U, {}, 1U, 0U, 3U},
	{instruction_t::eor, 7U, 0U, {}, 1U, 0U, 4U},
	{instruction_t::eor, 7U, 1U, {}, 1U, 0U, 4U},
	{instruction_t::eor, 7U, 2U, {}, 1U, 0U, 4U},
	{instruction_t::eor, 7U, 3U, {}, 1U, 0U, 4U},
	{instruction_t::eor, 7U, 4U, {}, 1U, 0U, 4U},
	{instruction_t::eor, 7U, 5U, {}, 1U, 0U, 4U},
	{instruction_t::eor, 7U, 6U, {}, 1U, 0U, 4U},
	{instruction_t::eor, 7U, 7U, {}, 1U, 0U, 4U},
	{instruction_t::eor, 7U, 0U, {}, 1U, 0U, 5U},
	{instruction_t::eor, 7U, 1U, {}, 1U, 0U, 5U},
	{instruction_t::eor, 7U, 2U, {}, 1U, 0U, 5U},
	{instruction_t::eor, 7U, 3U, {}, 1U, 0U, 5U},
	{instruction_t::eor, 7U, 4U, {}, 1U, 0U, 5U},
	{instruction_t::eor, 7U, 5U, {}, 1U, 0U, 5U},
	{instruction_t::eor, 7U, 6U, {}, 1U, 0U, 5U},
	{instruction_t::eor, 7U, 7U, {}, 1U, 0U, 5U},
	{instruction_t::eor, 7U, 0U, {}, 1U, 0U, 6U},
	{instruction_t::eor, 7U, 1U, {}, 1U, 0U, 6U},
	{instruction_t::eor, 7U, 2U, {}, 1U, 0U, 6U},
	{instruction_t::eor, 7U, 3U, {}, 1U, 0U, 6U},
	{instruction_t::eor, 7U, 4U, {}, 1U, 0U, 6U},
	{instruction_t::eor, 7U, 5U, {}, 1U, 0U, 6U},
	{instruction_t::eor, 7U, 6U, {}, 1U, 0U, 6U},
	{instruction_t::eor, 7U, 7U, {}, 1U, 0U, 6U},
	{instruction_t::eor, 7U, 0U, {}, 1U, 0U, 7U},
	{instruction_t::eor, 7U, 1U, {}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::eor, 7U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::eor, 7U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::eor, 7U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::eor, 7U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::eor, 7U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::eor, 7U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::eor, 7U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::eor, 7U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::cmpm, 7U, 0U, {}, 2U},
	{instruction_t::cmpm, 7U, 1U, {}, 2U},
	{instruction_t::cmpm, 7U, 2U, {}, 2U},
	{instruction_t::cmpm, 7U, 3U, {}, 2U},
	{instruction_t::cmpm, 7U, 4U, {}, 2U},
	{instruction_t::cmpm, 7U, 5U, {}, 2U},
	{instruction_t::cmpm, 7U, 6U, {}, 2U},
	{instruction_t::cmpm, 7U, 7U, {}, 2U},
	{instruction_t::eor, 7U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::eor, 7U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::eor, 7U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::eor, 7U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::eor, 7U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::eor, 7U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::eor, 7U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::eor, 7U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::eor, 7U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::eor, 7U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::eor, 7U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::eor, 7U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::eor, 7U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::eor, 7U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::eor, 7U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::eor, 7U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::eor, 7U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::eor, 7U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::eor, 7U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::eor, 7U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::eor, 7U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::eor, 7U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::eor, 7U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::eor, 7U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::eor, 7U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::eor, 7U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::eor, 7U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::eor, 7U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::eor, 7U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::eor, 7U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::eor, 7U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::eor, 7U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::eor, 7U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::eor, 7U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::eor, 7U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::eor, 7U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::eor, 7U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::eor, 7U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::eor, 7U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::eor, 7U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::eor, 7U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::eor, 7U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::cmpa, 7U, 0U, {}, 4U, 0U, 0U},
	{instruction_t::cmpa, 7U, 1U, {}, 4U, 0U, 0U},
	{instruction_t::cmpa, 7U, 2U, {}, 4U, 0U, 0U},
	{instruction_t::cmpa, 7U, 3U, {}, 4U, 0U, 0U},
	{instruction_t::cmpa, 7U, 4U, {}, 4U, 0U, 0U},
	{instruction_t::cmpa, 7U, 5U, {}, 4U, 0U, 0U},
	{instruction_t::cmpa, 7U, 6U, {}, 4U, 0U, 0U},
	{instruction_t::cmpa, 7U, 7U, {}, 4U, 0U, 0U},
	{instruction_t::cmpa, 7U, 0U, {}, 4U, 0U, 1U},
	{instruction_t::cmpa, 7U, 1U, {}, 4U, 0U, 1U},
	{instruction_t::cmpa, 7U, 2U, {}, 4U, 0U, 1U},
	{instruction_t::cmpa, 7U, 3U, {}, 4U, 0U, 1U},
	{instruction_t::cmpa, 7U, 4U, {}, 4U, 0U, 1U},
	{instruction_t::cmpa, 7U, 5U, {}, 4U, 0U, 1U},
	{instruction_t::cmpa, 7U, 6U, {}, 4U, 0U, 1U},
	{instruction_t::cmpa, 7U, 7U, {}, 4U, 0U, 1U},
	{instruction_t::cmpa, 7U, 0U, {}, 4U, 0U, 2U},
	{instruction_t::cmpa, 7U, 1U, {}, 4U, 0U, 2U},
	{instruction_t::cmpa, 7U, 2U, {}, 4U, 0U, 2U},
	{instruction_t::cmpa, 7U, 3U, {}, 4U, 0U, 2U},
	{instruction_t::cmpa, 7U, 4U, {}, 4U, 0U, 2U},
	{instruction_t::cmpa, 7U, 5U, {}, 4U, 0U, 2U},
	{instruction_t::cmpa, 7U, 6U, {}, 4U, 0U, 2U},
	{instruction_t::cmpa, 7U, 7U, {}, 4U, 0U, 2U},
	{instruction_t::cmpa, 7U, 0U, {}, 4U, 0U, 3U},
	{instruction_t::cmpa, 7U, 1U, {}, 4U, 0U, 3U},
	{instruction_t::cmpa, 7U, 2U, {}, 4U, 0U, 3U},
	{instruction_t::cmpa, 7U, 3U, {}, 4U, 0U, 3U},
	{instruction_t::cmpa, 7U, 4U, {}, 4U, 0U, 3U},
	{instruction_t::cmpa, 7U, 5U, {}, 4U, 0U, 3U},
	{instruction_t::cmpa, 7U, 6U, {}, 4U, 0U, 3U},
	{instruction_t::cmpa, 7U, 7U, {}, 4U, 0U, 3U},
	{instruction_t::cmpa, 7U, 0U, {}, 4U, 0U, 4U},
	{instruction_t::cmpa, 7U, 1U, {}, 4U, 0U, 4U},
	{instruction_t::cmpa, 7U, 2U, {}, 4U, 0U, 4U},
	{instruction_t::cmpa, 7U, 3U, {}, 4U, 0U, 4U},
	{instruction_t::cmpa, 7U, 4U, {}, 4U, 0U, 4U},
	{instruction_t::cmpa, 7U, 5U, {}, 4U, 0U, 4U},
	{instruction_t::cmpa, 7U, 6U, {}, 4U, 0U, 4U},
	{instruction_t::cmpa, 7U, 7U, {}, 4U, 0U, 4U},
	{instruction_t::cmpa, 7U, 0U, {}, 4U, 0U, 5U},
	{instruction_t::cmpa, 7U, 1U, {}, 4U, 0U, 5U},
	{instruction_t::cmpa, 7U, 2U, {}, 4U, 0U, 5U},
	{instruction_t::cmpa, 7U, 3U, {}, 4U, 0U, 5U},
	{instruction_t::cmpa, 7U, 4U, {}, 4U, 0U, 5U},
	{instruction_t::cmpa, 7U, 5U, {}, 4U, 0U, 5U},
	{instruction_t::cmpa, 7U, 6U, {}, 4U, 0U, 5U},
	{instruction_t::cmpa, 7U, 7U, {}, 4U, 0U, 5U},
	{instruction_t::cmpa, 7U, 0U, {}, 4U, 0U, 6U},
	{instruction_t::cmpa, 7U, 1U, {}, 4U, 0U, 6U},
	{instruction_t::cmpa, 7U, 2U, {}, 4U, 0U, 6U},
	{instruction_t::cmpa, 7U, 3U, {}, 4U, 0U, 6U},
	{instruction_t::cmpa, 7U, 4U, {}, 4U, 0U, 6U},
	{instruction_t::cmpa, 7U, 5U, {}, 4U, 0U, 6U},
	{instruction_t::cmpa, 7U, 6U, {}, 4U, 0U, 6U},
	{instruction_t::cmpa, 7U, 7U, {}, 4U, 0U, 6U},
	{instruction_t::cmpa, 7U, 0U, {}, 4U, 0U, 7U},
	{instruction_t::cmpa, 7U, 1U, {}, 4U, 0U, 7U},
	{instruction_t::cmpa, 7U, 2U, {}, 4U, 0U, 7U},
	{instruction_t::cmpa, 7U, 3U, {}, 4U, 0U, 7U},
	{instruction_t::cmpa, 7U, 4U, {}, 4U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_and, 0U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::_and, 0U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::_and, 0U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::_and, 0U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::_and, 0U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::_and, 0U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::_and, 0U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::_and, 0U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_and, 0U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::_and, 0U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::_and, 0U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::_and, 0U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::_and, 0U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::_and, 0U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::_and, 0U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::_and, 0U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::_and, 0U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::_and, 0U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::_and, 0U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::_and, 0U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::_and, 0U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::_and, 0U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::_and, 0U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::_and, 0U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::_and, 0U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::_and, 0U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::_and, 0U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::_and, 0U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::_and, 0U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::_and, 0U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::_and, 0U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::_and, 0U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::_and, 0U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::_and, 0U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::_and, 0U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::_and, 0U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::_and, 0U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::_and, 0U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::_and, 0U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::_and, 0U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::_and, 0U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::_and, 0U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::_and, 0U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::_and, 0U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::_and, 0U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::_and, 0U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::_and, 0U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::_and, 0U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::_and, 0U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::_and, 0U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::_and, 0U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::_and, 0U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::_and, 0U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_and, 0U, 0U, {}, 1U, 0U, 0U},
	{instruction_t::_and, 0U, 1U, {}, 1U, 0U, 0U},
	{instruction_t::_and, 0U, 2U, {}, 1U, 0U, 0U},
	{instruction_t::_and, 0U, 3U, {}, 1U, 0U, 0U},
	{instruction_t::_and, 0U, 4U, {}, 1U, 0U, 0U},
	{instruction_t::_and, 0U, 5U, {}, 1U, 0U, 0U},
	{instruction_t::_and, 0U, 6U, {}, 1U, 0U, 0U},
	{instruction_t::_and, 0U, 7U, {}, 1U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_and, 0U, 0U, {}, 1U, 0U, 2U},
	{instruction_t::_and, 0U, 1U, {}, 1U, 0U, 2U},
	{instruction_t::_and, 0U, 2U, {}, 1U, 0U, 2U},
	{instruction_t::_and, 0U, 3U, {}, 1U, 0U, 2U},
	{instruction_t::_and, 0U, 4U, {}, 1U, 0U, 2U},
	{instruction_t::_and, 0U, 5U, {}, 1U, 0U, 2U},
	{instruction_t::_and, 0U, 6U, {}, 1U, 0U, 2U},
	{instruction_t::_and, 0U, 7U, {}, 1U, 0U, 2U},
	{instruction_t::_and, 0U, 0U, {}, 1U, 0U, 3U},
	{instruction_t::_and, 0U, 1U, {}, 1U, 0U, 3U},
	{instruction_t::_and, 0U, 2U, {}, 1U, 0U, 3U},
	{instruction_t::_and, 0U, 3U, {}, 1U, 0U, 3U},
	{instruction_t::_and, 0U, 4U, {}, 1U, 0U, 3U},
	{instruction_t::_and, 0U, 5U, {}, 1U, 0U, 3U},
	{instruction_t::_and, 0U, 6U, {}, 1U, 0U, 3U},
	{instruction_t::_and, 0U, 7U, {}, 1U, 0U, 3U},
	{instruction_t::_and, 0U, 0U, {}, 1U, 0U, 4U},
	{instruction_t::_and, 0U, 1U, {}, 1U, 0U, 4U},
	{instruction_t::_and, 0U, 2U, {}, 1U, 0U, 4U},
	{instruction_t::_and, 0U, 3U, {}, 1U, 0U, 4U},
	{instruction_t::_and, 0U, 4U, {}, 1U, 0U, 4U},
	{instruction_t::_and, 0U, 5U, {}, 1U, 0U, 4U},
	{instruction_t::_and, 0U, 6U, {}, 1U, 0U, 4U},
	{instruction_t::_and, 0U, 7U, {}, 1U, 0U, 4U},
	{instruction_t::_and, 0U, 0U, {}, 1U, 0U, 5U},
	{instruction_t::_and, 0U, 1U, {}, 1U, 0U, 5U},
	{instruction_t::_and, 0U, 2U, {}, 1U, 0U, 5U},
	{instruction_t::_and, 0U, 3U, {}, 1U, 0U, 5U},
	{instruction_t::_and, 0U, 4U, {}, 1U, 0U, 5U},
	{instruction_t::_and, 0U, 5U, {}, 1U, 0U, 5U},
	{instruction_t::_and, 0U, 6U, {}, 1U, 0U, 5U},
	{instruction_t::_and, 0U, 7U, {}, 1U, 0U, 5U},
	{instruction_t::_and, 0U, 0U, {}, 1U, 0U, 6U},
	{instruction_t::_and, 0U, 1U, {}, 1U, 0U, 6U},
	{instruction_t::_and, 0U, 2U, {}, 1U, 0U, 6U},
	{instruction_t::_and, 0U, 3U, {}, 1U, 0U, 6U},
	{instruction_t::_and, 0U, 4U, {}, 1U, 0U, 6U},
	{instruction_t::_and, 0U, 5U, {}, 1U, 0U, 6U},
	{instruction_t::_and, 0U, 6U, {}, 1U, 0U, 6U},
	{instruction_t::_and, 0U, 7U, {}, 1U, 0U, 6U},
	{instruction_t::_and, 0U, 0U, {}, 1U, 0U, 7U},
	{instruction_t::_and, 0U, 1U, {}, 1U, 0U, 7U},
	{instruction_t::_and, 0U, 2U, {}, 1U, 0U, 7U},
	{instruction_t::_and, 0U, 3U, {}, 1U, 0U, 7U},
	{instruction_t::_and, 0U, 4U, {}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_and, 0U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::_and, 0U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::_and, 0U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::_and, 0U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::_and, 0U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::_and, 0U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::_and, 0U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::_and, 0U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_and, 0U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::_and, 0U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::_and, 0U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::_and, 0U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::_and, 0U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::_and, 0U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::_and, 0U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::_and, 0U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::_and, 0U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::_and, 0U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::_and, 0U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::_and, 0U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::_and, 0U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::_and, 0U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::_and, 0U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::_and, 0U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::_and, 0U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::_and, 0U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::_and, 0U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::_and, 0U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::_and, 0U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::_and, 0U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::_and, 0U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::_and, 0U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::_and, 0U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::_and, 0U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::_and, 0U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::_and, 0U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::_and, 0U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::_and, 0U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::_and, 0U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::_and, 0U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::_and, 0U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::_and, 0U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::_and, 0U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::_and, 0U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::_and, 0U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::_and, 0U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::_and, 0U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::_and, 0U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::_and, 0U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::_and, 0U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::_and, 0U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::_and, 0U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::_and, 0U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::mulu, 0U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::mulu, 0U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::mulu, 0U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::mulu, 0U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::mulu, 0U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::mulu, 0U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::mulu, 0U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::mulu, 0U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::mulu, 0U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::mulu, 0U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::mulu, 0U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::mulu, 0U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::mulu, 0U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::mulu, 0U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::mulu, 0U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::mulu, 0U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::mulu, 0U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::mulu, 0U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::mulu, 0U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::mulu, 0U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::mulu, 0U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::mulu, 0U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::mulu, 0U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::mulu, 0U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::mulu, 0U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::mulu, 0U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::mulu, 0U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::mulu, 0U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::mulu, 0U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::mulu, 0U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::mulu, 0U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::mulu, 0U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::mulu, 0U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::mulu, 0U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::mulu, 0U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::mulu, 0U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::mulu, 0U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::mulu, 0U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::mulu, 0U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::mulu, 0U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::mulu, 0U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::mulu, 0U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::mulu, 0U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::mulu, 0U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::mulu, 0U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::mulu, 0U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::mulu, 0U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::mulu, 0U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::mulu, 0U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::mulu, 0U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::mulu, 0U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::mulu, 0U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::mulu, 0U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::abcd, 0U, 0U, {}},
	{instruction_t::abcd, 0U, 1U, {}},
	{instruction_t::abcd, 0U, 2U, {}},
	{instruction_t::abcd, 0U, 3U, {}},
	{instruction_t::abcd, 0U, 4U, {}},
	{instruction_t::abcd, 0U, 5U, {}},
	{instruction_t::abcd, 0U, 6U, {}},
	{instruction_t::abcd, 0U, 7U, {}},
	{instruction_t::abcd, 0U, 0U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::abcd, 0U, 1U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::abcd, 0U, 2U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::abcd, 0U, 3U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::abcd, 0U, 4U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::abcd, 0U, 5U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::abcd, 0U, 6U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::abcd, 0U, 7U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::_and, 0U, 0U, {}, 0U, 1U, 2U},
	{instruction_t::_and, 0U, 1U, {}, 0U, 1U, 2U},
	{instruction_t::_and, 0U, 2U, {}, 0U, 1U, 2U},
	{instruction_t::_and, 0U, 3U, {}, 0U, 1U, 2U},
	{instruction_t::_and, 0U, 4U, {}, 0U, 1U, 2U},
	{instruction_t::_and, 0U, 5U, {}, 0U, 1U, 2U},
	{instruction_t::_and, 0U, 6U, {}, 0U, 1U, 2U},
	{instruction_t::_and, 0U, 7U, {}, 0U, 1U, 2U},
	{instruction_t::_and, 0U, 0U, {}, 0U, 1U, 3U},
	{instruction_t::_and, 0U, 1U, {}, 0U, 1U, 3U},
	{instruction_t::_and, 0U, 2U, {}, 0U, 1U, 3U},
	{instruction_t::_and, 0U, 3U, {}, 0U, 1U, 3U},
	{instruction_t::_and, 0U, 4U, {}, 0U, 1U, 3U},
	{instruction_t::_and, 0U, 5U, {}, 0U, 1U, 3U},
	{instruction_t::_and, 0U, 6U, {}, 0U, 1U, 3U},
	{instruction_t::_and, 0U, 7U, {}, 0U, 1U, 3U},
	{instruction_t::_and, 0U, 0U, {}, 0U, 1U, 4U},
	{instruction_t::_and, 0U, 1U, {}, 0U, 1U, 4U},
	{instruction_t::_and, 0U, 2U, {}, 0U, 1U, 4U},
	{instruction_t::_and, 0U, 3U, {}, 0U, 1U, 4U},
	{instruction_t::_and, 0U, 4U, {}, 0U, 1U, 4U},
	{instruction_t::_and, 0U, 5U, {}, 0U, 1U, 4U},
	{instruction_t::_and, 0U, 6U, {}, 0U, 1U, 4U},
	{instruction_t::_and, 0U, 7U, {}, 0U, 1U, 4U},
	{instruction_t::_and, 0U, 0U, {}, 0U, 1U, 5U},
	{instruction_t::_and, 0U, 1U, {}, 0U, 1U, 5U},
	{instruction_t::_and, 0U, 2U, {}, 0U, 1U, 5U},
	{instruction_t::_and, 0U, 3U, {}, 0U, 1U, 5U},
	{instruction_t::_and, 0U, 4U, {}, 0U, 1U, 5U},
	{instruction_t::_and, 0U, 5U, {}, 0U, 1U, 5U},
	{instruction_t::_and, 0U, 6U, {}, 0U, 1U, 5U},
	{instruction_t::_and, 0U, 7U, {}, 0U, 1U, 5U},
	{instruction_t::_and, 0U, 0U, {}, 0U, 1U, 6U},
	{instruction_t::_and, 0U, 1U, {}, 0U, 1U, 6U},
	{instruction_t::_and, 0U, 2U, {}, 0U, 1U, 6U},
	{instruction_t::_and, 0U, 3U, {}, 0U, 1U, 6U},
	{instruction_t::_and, 0U, 4U, {}, 0U, 1U, 6U},
	{instruction_t::_and, 0U, 5U, {}, 0U, 1U, 6U},
	{instruction_t::_and, 0U, 6U, {}, 0U, 1U, 6U},
	{instruction_t::_and, 0U, 7U, {}, 0U, 1U, 6U},
	{instruction_t::_and, 0U, 0U, {}, 0U, 1U, 7U},
	{instruction_t::_and, 0U, 1U, {}, 0U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::exg, 0U, 0U, {}, 0U, 8U},
	{instruction_t::exg, 0U, 1U, {}, 0U, 8U},
	{instruction_t::exg, 0U, 2U, {}, 0U, 8U},
	{instruction_t::exg, 0U, 3U, {}, 0U, 8U},
	{instruction_t::exg, 0U, 4U, {}, 0U, 8U},
	{instruction_t::exg, 0U, 5U, {}, 0U, 8U},
	{instruction_t::exg, 0U, 6U, {}, 0U, 8U},
	{instruction_t::exg, 0U, 7U, {}, 0U, 8U},
	{instruction_t::exg, 0U, 0U, {}, 0U, 9U},
	{instruction_t::exg, 0U, 1U, {}, 0U, 9U},
	{instruction_t::exg, 0U, 2U, {}, 0U, 9U},
	{instruction_t::exg, 0U, 3U, {}, 0U, 9U},
	{instruction_t::exg, 0U, 4U, {}, 0U, 9U},
	{instruction_t::exg, 0U, 5U, {}, 0U, 9U},
	{instruction_t::exg, 0U, 6U, {}, 0U, 9U},
	{instruction_t::exg, 0U, 7U, {}, 0U, 9U},
	{instruction_t::_and, 0U, 0U, {}, 1U, 1U, 2U},
	{instruction_t::_and, 0U, 1U, {}, 1U, 1U, 2U},
	{instruction_t::_and, 0U, 2U, {}, 1U, 1U, 2U},
	{instruction_t::_and, 0U, 3U, {}, 1U, 1U, 2U},
	{instruction_t::_and, 0U, 4U, {}, 1U, 1U, 2U},
	{instruction_t::_and, 0U, 5U, {}, 1U, 1U, 2U},
	{instruction_t::_and, 0U, 6U, {}, 1U, 1U, 2U},
	{instruction_t::_and, 0U, 7U, {}, 1U, 1U, 2U},
	{instruction_t::_and, 0U, 0U, {}, 1U, 1U, 3U},
	{instruction_t::_and, 0U, 1U, {}, 1U, 1U, 3U},
	{instruction_t::_and, 0U, 2U, {}, 1U, 1U, 3U},
	{instruction_t::_and, 0U, 3U, {}, 1U, 1U, 3U},
	{instruction_t::_and, 0U, 4U, {}, 1U, 1U, 3U},
	{instruction_t::_and, 0U, 5U, {}, 1U, 1U, 3U},
	{instruction_t::_and, 0U, 6U, {}, 1U, 1U, 3U},
	{instruction_t::_and, 0U, 7U, {}, 1U, 1U, 3U},
	{instruction_t::_and, 0U, 0U, {}, 1U, 1U, 4U},
	{instruction_t::_and, 0U, 1U, {}, 1U, 1U, 4U},
	{instruction_t::_and, 0U, 2U, {}, 1U, 1U, 4U},
	{instruction_t::_and, 0U, 3U, {}, 1U, 1U, 4U},
	{instruction_t::_and, 0U, 4U, {}, 1U, 1U, 4U},
	{instruction_t::_and, 0U, 5U, {}, 1U, 1U, 4U},
	{instruction_t::_and, 0U, 6U, {}, 1U, 1U, 4U},
	{instruction_t::_and, 0U, 7U, {}, 1U, 1U, 4U},
	{instruction_t::_and, 0U, 0U, {}, 1U, 1U, 5U},
	{instruction_t::_and, 0U, 1U, {}, 1U, 1U, 5U},
	{instruction_t::_and, 0U, 2U, {}, 1U, 1U, 5U},
	{instruction_t::_and, 0U, 3U, {}, 1U, 1U, 5U},
	{instruction_t::_and, 0U, 4U, {}, 1U, 1U, 5U},
	{instruction_t::_and, 0U, 5U, {}, 1U, 1U, 5U},
	{instruction_t::_and, 0U, 6U, {}, 1U, 1U, 5U},
	{instruction_t::_and, 0U, 7U, {}, 1U, 1U, 5U},
	{instruction_t::_and, 0U, 0U, {}, 1U, 1U, 6U},
	{instruction_t::_and, 0U, 1U, {}, 1U, 1U, 6U},
	{instruction_t::_and, 0U, 2U, {}, 1U, 1U, 6U},
	{instruction_t::_and, 0U, 3U, {}, 1U, 1U, 6U},
	{instruction_t::_and, 0U, 4U, {}, 1U, 1U, 6U},
	{instruction_t::_and, 0U, 5U, {}, 1U, 1U, 6U},
	{instruction_t::_and, 0U, 6U, {}, 1U, 1U, 6U},
	{instruction_t::_and, 0U, 7U, {}, 1U, 1U, 6U},
	{instruction_t::_and, 0U, 0U, {}, 1U, 1U, 7U},
	{instruction_t::_and, 0U, 1U, {}, 1U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::exg, 0U, 0U, {}, 0U, 17U},
	{instruction_t::exg, 0U, 1U, {}, 0U, 17U},
	{instruction_t::exg, 0U, 2U, {}, 0U, 17U},
	{instruction_t::exg, 0U, 3U, {}, 0U, 17U},
	{instruction_t::exg, 0U, 4U, {}, 0U, 17U},
	{instruction_t::exg, 0U, 5U, {}, 0U, 17U},
	{instruction_t::exg, 0U, 6U, {}, 0U, 17U},
	{instruction_t::exg, 0U, 7U, {}, 0U, 17U},
	{instruction_t::_and, 0U, 0U, {}, 2U, 1U, 2U},
	{instruction_t::_and, 0U, 1U, {}, 2U, 1U, 2U},
	{instruction_t::_and, 0U, 2U, {}, 2U, 1U, 2U},
	{instruction_t::_and, 0U, 3U, {}, 2U, 1U, 2U},
	{instruction_t::_and, 0U, 4U, {}, 2U, 1U, 2U},
	{instruction_t::_and, 0U, 5U, {}, 2U, 1U, 2U},
	{instruction_t::_and, 0U, 6U, {}, 2U, 1U, 2U},
	{instruction_t::_and, 0U, 7U, {}, 2U, 1U, 2U},
	{instruction_t::_and, 0U, 0U, {}, 2U, 1U, 3U},
	{instruction_t::_and, 0U, 1U, {}, 2U, 1U, 3U},
	{instruction_t::_and, 0U, 2U, {}, 2U, 1U, 3U},
	{instruction_t::_and, 0U, 3U, {}, 2U, 1U, 3U},
	{instruction_t::_and, 0U, 4U, {}, 2U, 1U, 3U},
	{instruction_t::_and, 0U, 5U, {}, 2U, 1U, 3U},
	{instruction_t::_and, 0U, 6U, {}, 2U, 1U, 3U},
	{instruction_t::_and, 0U, 7U, {}, 2U, 1U, 3U},
	{instruction_t::_and, 0U, 0U, {}, 2U, 1U, 4U},
	{instruction_t::_and, 0U, 1U, {}, 2U, 1U, 4U},
	{instruction_t::_and, 0U, 2U, {}, 2U, 1U, 4U},
	{instruction_t::_and, 0U, 3U, {}, 2U, 1U, 4U},
	{instruction_t::_and, 0U, 4U, {}, 2U, 1U, 4U},
	{instruction_t::_and, 0U, 5U, {}, 2U, 1U, 4U},
	{instruction_t::_and, 0U, 6U, {}, 2U, 1U, 4U},
	{instruction_t::_and, 0U, 7U, {}, 2U, 1U, 4U},
	{instruction_t::_and, 0U, 0U, {}, 2U, 1U, 5U},
	{instruction_t::_and, 0U, 1U, {}, 2U, 1U, 5U},
	{instruction_t::_and, 0U, 2U, {}, 2U, 1U, 5U},
	{instruction_t::_and, 0U, 3U, {}, 2U, 1U, 5U},
	{instruction_t::_and, 0U, 4U, {}, 2U, 1U, 5U},
	{instruction_t::_and, 0U, 5U, {}, 2U, 1U, 5U},
	{instruction_t::_and, 0U, 6U, {}, 2U, 1U, 5U},
	{instruction_t::_and, 0U, 7U, {}, 2U, 1U, 5U},
	{instruction_t::_and, 0U, 0U, {}, 2U, 1U, 6U},
	{instruction_t::_and, 0U, 1U, {}, 2U, 1U, 6U},
	{instruction_t::_and, 0U, 2U, {}, 2U, 1U, 6U},
	{instruction_t::_and, 0U, 3U, {}, 2U, 1U, 6U},
	{instruction_t::_and, 0U, 4U, {}, 2U, 1U, 6U},
	{instruction_t::_and, 0U, 5U, {}, 2U, 1U, 6U},
	{instruction_t::_and, 0U, 6U, {}, 2U, 1U, 6U},
	{instruction_t::_and, 0U, 7U, {}, 2U, 1U, 6U},
	{instruction_t::_and, 0U, 0U, {}, 2U, 1U, 7U},
	{instruction_t::_and, 0U, 1U, {}, 2U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::muls, 0U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::muls, 0U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::muls, 0U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::muls, 0U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::muls, 0U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::muls, 0U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::muls, 0U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::muls, 0U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::muls, 0U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::muls, 0U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::muls, 0U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::muls, 0U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::muls, 0U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::muls, 0U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::muls, 0U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::muls, 0U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::muls, 0U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::muls, 0U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::muls, 0U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::muls, 0U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::muls, 0U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::muls, 0U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::muls, 0U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::muls, 0U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::muls, 0U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::muls, 0U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::muls, 0U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::muls, 0U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::muls, 0U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::muls, 0U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::muls, 0U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::muls, 0U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::muls, 0U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::muls, 0U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::muls, 0U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::muls, 0U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::muls, 0U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::muls, 0U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::muls, 0U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::muls, 0U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::muls, 0U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::muls, 0U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::muls, 0U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::muls, 0U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::muls, 0U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::muls, 0U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::muls, 0U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::muls, 0U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::muls, 0U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::muls, 0U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::muls, 0U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::muls, 0U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::muls, 0U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_and, 1U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::_and, 1U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::_and, 1U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::_and, 1U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::_and, 1U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::_and, 1U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::_and, 1U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::_and, 1U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_and, 1U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::_and, 1U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::_and, 1U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::_and, 1U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::_and, 1U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::_and, 1U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::_and, 1U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::_and, 1U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::_and, 1U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::_and, 1U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::_and, 1U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::_and, 1U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::_and, 1U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::_and, 1U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::_and, 1U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::_and, 1U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::_and, 1U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::_and, 1U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::_and, 1U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::_and, 1U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::_and, 1U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::_and, 1U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::_and, 1U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::_and, 1U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::_and, 1U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::_and, 1U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::_and, 1U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::_and, 1U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::_and, 1U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::_and, 1U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::_and, 1U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::_and, 1U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::_and, 1U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::_and, 1U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::_and, 1U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::_and, 1U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::_and, 1U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::_and, 1U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::_and, 1U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::_and, 1U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::_and, 1U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::_and, 1U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::_and, 1U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::_and, 1U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::_and, 1U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_and, 1U, 0U, {}, 1U, 0U, 0U},
	{instruction_t::_and, 1U, 1U, {}, 1U, 0U, 0U},
	{instruction_t::_and, 1U, 2U, {}, 1U, 0U, 0U},
	{instruction_t::_and, 1U, 3U, {}, 1U, 0U, 0U},
	{instruction_t::_and, 1U, 4U, {}, 1U, 0U, 0U},
	{instruction_t::_and, 1U, 5U, {}, 1U, 0U, 0U},
	{instruction_t::_and, 1U, 6U, {}, 1U, 0U, 0U},
	{instruction_t::_and, 1U, 7U, {}, 1U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_and, 1U, 0U, {}, 1U, 0U, 2U},
	{instruction_t::_and, 1U, 1U, {}, 1U, 0U, 2U},
	{instruction_t::_and, 1U, 2U, {}, 1U, 0U, 2U},
	{instruction_t::_and, 1U, 3U, {}, 1U, 0U, 2U},
	{instruction_t::_and, 1U, 4U, {}, 1U, 0U, 2U},
	{instruction_t::_and, 1U, 5U, {}, 1U, 0U, 2U},
	{instruction_t::_and, 1U, 6U, {}, 1U, 0U, 2U},
	{instruction_t::_and, 1U, 7U, {}, 1U, 0U, 2U},
	{instruction_t::_and, 1U, 0U, {}, 1U, 0U, 3U},
	{instruction_t::_and, 1U, 1U, {}, 1U, 0U, 3U},
	{instruction_t::_and, 1U, 2U, {}, 1U, 0U, 3U},
	{instruction_t::_and, 1U, 3U, {}, 1U, 0U, 3U},
	{instruction_t::_and, 1U, 4U, {}, 1U, 0U, 3U},
	{instruction_t::_and, 1U, 5U, {}, 1U, 0U, 3U},
	{instruction_t::_and, 1U, 6U, {}, 1U, 0U, 3U},
	{instruction_t::_and, 1U, 7U, {}, 1U, 0U, 3U},
	{instruction_t::_and, 1U, 0U, {}, 1U, 0U, 4U},
	{instruction_t::_and, 1U, 1U, {}, 1U, 0U, 4U},
	{instruction_t::_and, 1U, 2U, {}, 1U, 0U, 4U},
	{instruction_t::_and, 1U, 3U, {}, 1U, 0U, 4U},
	{instruction_t::_and, 1U, 4U, {}, 1U, 0U, 4U},
	{instruction_t::_and, 1U, 5U, {}, 1U, 0U, 4U},
	{instruction_t::_and, 1U, 6U, {}, 1U, 0U, 4U},
	{instruction_t::_and, 1U, 7U, {}, 1U, 0U, 4U},
	{instruction_t::_and, 1U, 0U, {}, 1U, 0U, 5U},
	{instruction_t::_and, 1U, 1U, {}, 1U, 0U, 5U},
	{instruction_t::_and, 1U, 2U, {}, 1U, 0U, 5U},
	{instruction_t::_and, 1U, 3U, {}, 1U, 0U, 5U},
	{instruction_t::_and, 1U, 4U, {}, 1U, 0U, 5U},
	{instruction_t::_and, 1U, 5U, {}, 1U, 0U, 5U},
	{instruction_t::_and, 1U, 6U, {}, 1U, 0U, 5U},
	{instruction_t::_and, 1U, 7U, {}, 1U, 0U, 5U},
	{instruction_t::_and, 1U, 0U, {}, 1U, 0U, 6U},
	{instruction_t::_and, 1U, 1U, {}, 1U, 0U, 6U},
	{instruction_t::_and, 1U, 2U, {}, 1U, 0U, 6U},
	{instruction_t::_and, 1U, 3U, {}, 1U, 0U, 6U},
	{instruction_t::_and, 1U, 4U, {}, 1U, 0U, 6U},
	{instruction_t::_and, 1U, 5U, {}, 1U, 0U, 6U},
	{instruction_t::_and, 1U, 6U, {}, 1U, 0U, 6U},
	{instruction_t::_and, 1U, 7U, {}, 1U, 0U, 6U},
	{instruction_t::_and, 1U, 0U, {}, 1U, 0U, 7U},
	{instruction_t::_and, 1U, 1U, {}, 1U, 0U, 7U},
	{instruction_t::_and, 1U, 2U, {}, 1U, 0U, 7U},
	{instruction_t::_and, 1U, 3U, {}, 1U, 0U, 7U},
	{instruction_t::_and, 1U, 4U, {}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_and, 1U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::_and, 1U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::_and, 1U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::_and, 1U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::_and, 1U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::_and, 1U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::_and, 1U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::_and, 1U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_and, 1U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::_and, 1U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::_and, 1U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::_and, 1U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::_and, 1U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::_and, 1U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::_and, 1U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::_and, 1U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::_and, 1U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::_and, 1U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::_and, 1U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::_and, 1U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::_and, 1U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::_and, 1U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::_and, 1U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::_and, 1U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::_and, 1U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::_and, 1U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::_and, 1U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::_and, 1U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::_and, 1U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::_and, 1U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::_and, 1U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::_and, 1U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::_and, 1U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::_and, 1U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::_and, 1U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::_and, 1U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::_and, 1U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::_and, 1U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::_and, 1U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::_and, 1U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::_and, 1U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::_and, 1U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::_and, 1U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::_and, 1U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::_and, 1U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::_and, 1U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::_and, 1U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::_and, 1U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::_and, 1U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::_and, 1U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::_and, 1U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::_and, 1U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::_and, 1U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::mulu, 1U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::mulu, 1U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::mulu, 1U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::mulu, 1U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::mulu, 1U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::mulu, 1U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::mulu, 1U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::mulu, 1U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::mulu, 1U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::mulu, 1U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::mulu, 1U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::mulu, 1U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::mulu, 1U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::mulu, 1U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::mulu, 1U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::mulu, 1U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::mulu, 1U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::mulu, 1U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::mulu, 1U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::mulu, 1U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::mulu, 1U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::mulu, 1U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::mulu, 1U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::mulu, 1U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::mulu, 1U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::mulu, 1U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::mulu, 1U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::mulu, 1U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::mulu, 1U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::mulu, 1U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::mulu, 1U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::mulu, 1U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::mulu, 1U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::mulu, 1U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::mulu, 1U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::mulu, 1U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::mulu, 1U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::mulu, 1U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::mulu, 1U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::mulu, 1U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::mulu, 1U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::mulu, 1U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::mulu, 1U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::mulu, 1U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::mulu, 1U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::mulu, 1U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::mulu, 1U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::mulu, 1U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::mulu, 1U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::mulu, 1U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::mulu, 1U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::mulu, 1U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::mulu, 1U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::abcd, 1U, 0U, {}},
	{instruction_t::abcd, 1U, 1U, {}},
	{instruction_t::abcd, 1U, 2U, {}},
	{instruction_t::abcd, 1U, 3U, {}},
	{instruction_t::abcd, 1U, 4U, {}},
	{instruction_t::abcd, 1U, 5U, {}},
	{instruction_t::abcd, 1U, 6U, {}},
	{instruction_t::abcd, 1U, 7U, {}},
	{instruction_t::abcd, 1U, 0U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::abcd, 1U, 1U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::abcd, 1U, 2U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::abcd, 1U, 3U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::abcd, 1U, 4U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::abcd, 1U, 5U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::abcd, 1U, 6U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::abcd, 1U, 7U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::_and, 1U, 0U, {}, 0U, 1U, 2U},
	{instruction_t::_and, 1U, 1U, {}, 0U, 1U, 2U},
	{instruction_t::_and, 1U, 2U, {}, 0U, 1U, 2U},
	{instruction_t::_and, 1U, 3U, {}, 0U, 1U, 2U},
	{instruction_t::_and, 1U, 4U, {}, 0U, 1U, 2U},
	{instruction_t::_and, 1U, 5U, {}, 0U, 1U, 2U},
	{instruction_t::_and, 1U, 6U, {}, 0U, 1U, 2U},
	{instruction_t::_and, 1U, 7U, {}, 0U, 1U, 2U},
	{instruction_t::_and, 1U, 0U, {}, 0U, 1U, 3U},
	{instruction_t::_and, 1U, 1U, {}, 0U, 1U, 3U},
	{instruction_t::_and, 1U, 2U, {}, 0U, 1U, 3U},
	{instruction_t::_and, 1U, 3U, {}, 0U, 1U, 3U},
	{instruction_t::_and, 1U, 4U, {}, 0U, 1U, 3U},
	{instruction_t::_and, 1U, 5U, {}, 0U, 1U, 3U},
	{instruction_t::_and, 1U, 6U, {}, 0U, 1U, 3U},
	{instruction_t::_and, 1U, 7U, {}, 0U, 1U, 3U},
	{instruction_t::_and, 1U, 0U, {}, 0U, 1U, 4U},
	{instruction_t::_and, 1U, 1U, {}, 0U, 1U, 4U},
	{instruction_t::_and, 1U, 2U, {}, 0U, 1U, 4U},
	{instruction_t::_and, 1U, 3U, {}, 0U, 1U, 4U},
	{instruction_t::_and, 1U, 4U, {}, 0U, 1U, 4U},
	{instruction_t::_and, 1U, 5U, {}, 0U, 1U, 4U},
	{instruction_t::_and, 1U, 6U, {}, 0U, 1U, 4U},
	{instruction_t::_and, 1U, 7U, {}, 0U, 1U, 4U},
	{instruction_t::_and, 1U, 0U, {}, 0U, 1U, 5U},
	{instruction_t::_and, 1U, 1U, {}, 0U, 1U, 5U},
	{instruction_t::_and, 1U, 2U, {}, 0U, 1U, 5U},
	{instruction_t::_and, 1U, 3U, {}, 0U, 1U, 5U},
	{instruction_t::_and, 1U, 4U, {}, 0U, 1U, 5U},
	{instruction_t::_and, 1U, 5U, {}, 0U, 1U, 5U},
	{instruction_t::_and, 1U, 6U, {}, 0U, 1U, 5U},
	{instruction_t::_and, 1U, 7U, {}, 0U, 1U, 5U},
	{instruction_t::_and, 1U, 0U, {}, 0U, 1U, 6U},
	{instruction_t::_and, 1U, 1U, {}, 0U, 1U, 6U},
	{instruction_t::_and, 1U, 2U, {}, 0U, 1U, 6U},
	{instruction_t::_and, 1U, 3U, {}, 0U, 1U, 6U},
	{instruction_t::_and, 1U, 4U, {}, 0U, 1U, 6U},
	{instruction_t::_and, 1U, 5U, {}, 0U, 1U, 6U},
	{instruction_t::_and, 1U, 6U, {}, 0U, 1U, 6U},
	{instruction_t::_and, 1U, 7U, {}, 0U, 1U, 6U},
	{instruction_t::_and, 1U, 0U, {}, 0U, 1U, 7U},
	{instruction_t::_and, 1U, 1U, {}, 0U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::exg, 1U, 0U, {}, 0U, 8U},
	{instruction_t::exg, 1U, 1U, {}, 0U, 8U},
	{instruction_t::exg, 1U, 2U, {}, 0U, 8U},
	{instruction_t::exg, 1U, 3U, {}, 0U, 8U},
	{instruction_t::exg, 1U, 4U, {}, 0U, 8U},
	{instruction_t::exg, 1U, 5U, {}, 0U, 8U},
	{instruction_t::exg, 1U, 6U, {}, 0U, 8U},
	{instruction_t::exg, 1U, 7U, {}, 0U, 8U},
	{instruction_t::exg, 1U, 0U, {}, 0U, 9U},
	{instruction_t::exg, 1U, 1U, {}, 0U, 9U},
	{instruction_t::exg, 1U, 2U, {}, 0U, 9U},
	{instruction_t::exg, 1U, 3U, {}, 0U, 9U},
	{instruction_t::exg, 1U, 4U, {}, 0U, 9U},
	{instruction_t::exg, 1U, 5U, {}, 0U, 9U},
	{instruction_t::exg, 1U, 6U, {}, 0U, 9U},
	{instruction_t::exg, 1U, 7U, {}, 0U, 9U},
	{instruction_t::_and, 1U, 0U, {}, 1U, 1U, 2U},
	{instruction_t::_and, 1U, 1U, {}, 1U, 1U, 2U},
	{instruction_t::_and, 1U, 2U, {}, 1U, 1U, 2U},
	{instruction_t::_and, 1U, 3U, {}, 1U, 1U, 2U},
	{instruction_t::_and, 1U, 4U, {}, 1U, 1U, 2U},
	{instruction_t::_and, 1U, 5U, {}, 1U, 1U, 2U},
	{instruction_t::_and, 1U, 6U, {}, 1U, 1U, 2U},
	{instruction_t::_and, 1U, 7U, {}, 1U, 1U, 2U},
	{instruction_t::_and, 1U, 0U, {}, 1U, 1U, 3U},
	{instruction_t::_and, 1U, 1U, {}, 1U, 1U, 3U},
	{instruction_t::_and, 1U, 2U, {}, 1U, 1U, 3U},
	{instruction_t::_and, 1U, 3U, {}, 1U, 1U, 3U},
	{instruction_t::_and, 1U, 4U, {}, 1U, 1U, 3U},
	{instruction_t::_and, 1U, 5U, {}, 1U, 1U, 3U},
	{instruction_t::_and, 1U, 6U, {}, 1U, 1U, 3U},
	{instruction_t::_and, 1U, 7U, {}, 1U, 1U, 3U},
	{instruction_t::_and, 1U, 0U, {}, 1U, 1U, 4U},
	{instruction_t::_and, 1U, 1U, {}, 1U, 1U, 4U},
	{instruction_t::_and, 1U, 2U, {}, 1U, 1U, 4U},
	{instruction_t::_and, 1U, 3U, {}, 1U, 1U, 4U},
	{instruction_t::_and, 1U, 4U, {}, 1U, 1U, 4U},
	{instruction_t::_and, 1U, 5U, {}, 1U, 1U, 4U},
	{instruction_t::_and, 1U, 6U, {}, 1U, 1U, 4U},
	{instruction_t::_and, 1U, 7U, {}, 1U, 1U, 4U},
	{instruction_t::_and, 1U, 0U, {}, 1U, 1U, 5U},
	{instruction_t::_and, 1U, 1U, {}, 1U, 1U, 5U},
	{instruction_t::_and, 1U, 2U, {}, 1U, 1U, 5U},
	{instruction_t::_and, 1U, 3U, {}, 1U, 1U, 5U},
	{instruction_t::_and, 1U, 4U, {}, 1U, 1U, 5U},
	{instruction_t::_and, 1U, 5U, {}, 1U, 1U, 5U},
	{instruction_t::_and, 1U, 6U, {}, 1U, 1U, 5U},
	{instruction_t::_and, 1U, 7U, {}, 1U, 1U, 5U},
	{instruction_t::_and, 1U, 0U, {}, 1U, 1U, 6U},
	{instruction_t::_and, 1U, 1U, {}, 1U, 1U, 6U},
	{instruction_t::_and, 1U, 2U, {}, 1U, 1U, 6U},
	{instruction_t::_and, 1U, 3U, {}, 1U, 1U, 6U},
	{instruction_t::_and, 1U, 4U, {}, 1U, 1U, 6U},
	{instruction_t::_and, 1U, 5U, {}, 1U, 1U, 6U},
	{instruction_t::_and, 1U, 6U, {}, 1U, 1U, 6U},
	{instruction_t::_and, 1U, 7U, {}, 1U, 1U, 6U},
	{instruction_t::_and, 1U, 0U, {}, 1U, 1U, 7U},
	{instruction_t::_and, 1U, 1U, {}, 1U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::exg, 1U, 0U, {}, 0U, 17U},
	{instruction_t::exg, 1U, 1U, {}, 0U, 17U},
	{instruction_t::exg, 1U, 2U, {}, 0U, 17U},
	{instruction_t::exg, 1U, 3U, {}, 0U, 17U},
	{instruction_t::exg, 1U, 4U, {}, 0U, 17U},
	{instruction_t::exg, 1U, 5U, {}, 0U, 17U},
	{instruction_t::exg, 1U, 6U, {}, 0U, 17U},
	{instruction_t::exg, 1U, 7U, {}, 0U, 17U},
	{instruction_t::_and, 1U, 0U, {}, 2U, 1U, 2U},
	{instruction_t::_and, 1U, 1U, {}, 2U, 1U, 2U},
	{instruction_t::_and, 1U, 2U, {}, 2U, 1U, 2U},
	{instruction_t::_and, 1U, 3U, {}, 2U, 1U, 2U},
	{instruction_t::_and, 1U, 4U, {}, 2U, 1U, 2U},
	{instruction_t::_and, 1U, 5U, {}, 2U, 1U, 2U},
	{instruction_t::_and, 1U, 6U, {}, 2U, 1U, 2U},
	{instruction_t::_and, 1U, 7U, {}, 2U, 1U, 2U},
	{instruction_t::_and, 1U, 0U, {}, 2U, 1U, 3U},
	{instruction_t::_and, 1U, 1U, {}, 2U, 1U, 3U},
	{instruction_t::_and, 1U, 2U, {}, 2U, 1U, 3U},
	{instruction_t::_and, 1U, 3U, {}, 2U, 1U, 3U},
	{instruction_t::_and, 1U, 4U, {}, 2U, 1U, 3U},
	{instruction_t::_and, 1U, 5U, {}, 2U, 1U, 3U},
	{instruction_t::_and, 1U, 6U, {}, 2U, 1U, 3U},
	{instruction_t::_and, 1U, 7U, {}, 2U, 1U, 3U},
	{instruction_t::_and, 1U, 0U, {}, 2U, 1U, 4U},
	{instruction_t::_and, 1U, 1U, {}, 2U, 1U, 4U},
	{instruction_t::_and, 1U, 2U, {}, 2U, 1U, 4U},
	{instruction_t::_and, 1U, 3U, {}, 2U, 1U, 4U},
	{instruction_t::_and, 1U, 4U, {}, 2U, 1U, 4U},
	{instruction_t::_and, 1U, 5U, {}, 2U, 1U, 4U},
	{instruction_t::_and, 1U, 6U, {}, 2U, 1U, 4U},
	{instruction_t::_and, 1U, 7U, {}, 2U, 1U, 4U},
	{instruction_t::_and, 1U, 0U, {}, 2U, 1U, 5U},
	{instruction_t::_and, 1U, 1U, {}, 2U, 1U, 5U},
	{instruction_t::_and, 1U, 2U, {}, 2U, 1U, 5U},
	{instruction_t::_and, 1U, 3U, {}, 2U, 1U, 5U},
	{instruction_t::_and, 1U, 4U, {}, 2U, 1U, 5U},
	{instruction_t::_and, 1U, 5U, {}, 2U, 1U, 5U},
	{instruction_t::_and, 1U, 6U, {}, 2U, 1U, 5U},
	{instruction_t::_and, 1U, 7U, {}, 2U, 1U, 5U},
	{instruction_t::_and, 1U, 0U, {}, 2U, 1U, 6U},
	{instruction_t::_and, 1U, 1U, {}, 2U, 1U, 6U},
	{instruction_t::_and, 1U, 2U, {}, 2U, 1U, 6U},
	{instruction_t::_and, 1U, 3U, {}, 2U, 1U, 6U},
	{instruction_t::_and, 1U, 4U, {}, 2U, 1U, 6U},
	{instruction_t::_and, 1U, 5U, {}, 2U, 1U, 6U},
	{instruction_t::_and, 1U, 6U, {}, 2U, 1U, 6U},
	{instruction_t::_and, 1U, 7U, {}, 2U, 1U, 6U},
	{instruction_t::_and, 1U, 0U, {}, 2U, 1U, 7U},
	{instruction_t::_and, 1U, 1U, {}, 2U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::muls, 1U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::muls, 1U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::muls, 1U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::muls, 1U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::muls, 1U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::muls, 1U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::muls, 1U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::muls, 1U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::muls, 1U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::muls, 1U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::muls, 1U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::muls, 1U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::muls, 1U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::muls, 1U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::muls, 1U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::muls, 1U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::muls, 1U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::muls, 1U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::muls, 1U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::muls, 1U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::muls, 1U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::muls, 1U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::muls, 1U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::muls, 1U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::muls, 1U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::muls, 1U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::muls, 1U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::muls, 1U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::muls, 1U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::muls, 1U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::muls, 1U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::muls, 1U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::muls, 1U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::muls, 1U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::muls, 1U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::muls, 1U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::muls, 1U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::muls, 1U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::muls, 1U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::muls, 1U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::muls, 1U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::muls, 1U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::muls, 1U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::muls, 1U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::muls, 1U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::muls, 1U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::muls, 1U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::muls, 1U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::muls, 1U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::muls, 1U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::muls, 1U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::muls, 1U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::muls, 1U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_and, 2U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::_and, 2U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::_and, 2U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::_and, 2U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::_and, 2U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::_and, 2U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::_and, 2U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::_and, 2U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_and, 2U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::_and, 2U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::_and, 2U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::_and, 2U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::_and, 2U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::_and, 2U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::_and, 2U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::_and, 2U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::_and, 2U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::_and, 2U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::_and, 2U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::_and, 2U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::_and, 2U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::_and, 2U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::_and, 2U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::_and, 2U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::_and, 2U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::_and, 2U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::_and, 2U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::_and, 2U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::_and, 2U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::_and, 2U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::_and, 2U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::_and, 2U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::_and, 2U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::_and, 2U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::_and, 2U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::_and, 2U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::_and, 2U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::_and, 2U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::_and, 2U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::_and, 2U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::_and, 2U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::_and, 2U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::_and, 2U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::_and, 2U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::_and, 2U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::_and, 2U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::_and, 2U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::_and, 2U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::_and, 2U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::_and, 2U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::_and, 2U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::_and, 2U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::_and, 2U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_and, 2U, 0U, {}, 1U, 0U, 0U},
	{instruction_t::_and, 2U, 1U, {}, 1U, 0U, 0U},
	{instruction_t::_and, 2U, 2U, {}, 1U, 0U, 0U},
	{instruction_t::_and, 2U, 3U, {}, 1U, 0U, 0U},
	{instruction_t::_and, 2U, 4U, {}, 1U, 0U, 0U},
	{instruction_t::_and, 2U, 5U, {}, 1U, 0U, 0U},
	{instruction_t::_and, 2U, 6U, {}, 1U, 0U, 0U},
	{instruction_t::_and, 2U, 7U, {}, 1U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_and, 2U, 0U, {}, 1U, 0U, 2U},
	{instruction_t::_and, 2U, 1U, {}, 1U, 0U, 2U},
	{instruction_t::_and, 2U, 2U, {}, 1U, 0U, 2U},
	{instruction_t::_and, 2U, 3U, {}, 1U, 0U, 2U},
	{instruction_t::_and, 2U, 4U, {}, 1U, 0U, 2U},
	{instruction_t::_and, 2U, 5U, {}, 1U, 0U, 2U},
	{instruction_t::_and, 2U, 6U, {}, 1U, 0U, 2U},
	{instruction_t::_and, 2U, 7U, {}, 1U, 0U, 2U},
	{instruction_t::_and, 2U, 0U, {}, 1U, 0U, 3U},
	{instruction_t::_and, 2U, 1U, {}, 1U, 0U, 3U},
	{instruction_t::_and, 2U, 2U, {}, 1U, 0U, 3U},
	{instruction_t::_and, 2U, 3U, {}, 1U, 0U, 3U},
	{instruction_t::_and, 2U, 4U, {}, 1U, 0U, 3U},
	{instruction_t::_and, 2U, 5U, {}, 1U, 0U, 3U},
	{instruction_t::_and, 2U, 6U, {}, 1U, 0U, 3U},
	{instruction_t::_and, 2U, 7U, {}, 1U, 0U, 3U},
	{instruction_t::_and, 2U, 0U, {}, 1U, 0U, 4U},
	{instruction_t::_and, 2U, 1U, {}, 1U, 0U, 4U},
	{instruction_t::_and, 2U, 2U, {}, 1U, 0U, 4U},
	{instruction_t::_and, 2U, 3U, {}, 1U, 0U, 4U},
	{instruction_t::_and, 2U, 4U, {}, 1U, 0U, 4U},
	{instruction_t::_and, 2U, 5U, {}, 1U, 0U, 4U},
	{instruction_t::_and, 2U, 6U, {}, 1U, 0U, 4U},
	{instruction_t::_and, 2U, 7U, {}, 1U, 0U, 4U},
	{instruction_t::_and, 2U, 0U, {}, 1U, 0U, 5U},
	{instruction_t::_and, 2U, 1U, {}, 1U, 0U, 5U},
	{instruction_t::_and, 2U, 2U, {}, 1U, 0U, 5U},
	{instruction_t::_and, 2U, 3U, {}, 1U, 0U, 5U},
	{instruction_t::_and, 2U, 4U, {}, 1U, 0U, 5U},
	{instruction_t::_and, 2U, 5U, {}, 1U, 0U, 5U},
	{instruction_t::_and, 2U, 6U, {}, 1U, 0U, 5U},
	{instruction_t::_and, 2U, 7U, {}, 1U, 0U, 5U},
	{instruction_t::_and, 2U, 0U, {}, 1U, 0U, 6U},
	{instruction_t::_and, 2U, 1U, {}, 1U, 0U, 6U},
	{instruction_t::_and, 2U, 2U, {}, 1U, 0U, 6U},
	{instruction_t::_and, 2U, 3U, {}, 1U, 0U, 6U},
	{instruction_t::_and, 2U, 4U, {}, 1U, 0U, 6U},
	{instruction_t::_and, 2U, 5U, {}, 1U, 0U, 6U},
	{instruction_t::_and, 2U, 6U, {}, 1U, 0U, 6U},
	{instruction_t::_and, 2U, 7U, {}, 1U, 0U, 6U},
	{instruction_t::_and, 2U, 0U, {}, 1U, 0U, 7U},
	{instruction_t::_and, 2U, 1U, {}, 1U, 0U, 7U},
	{instruction_t::_and, 2U, 2U, {}, 1U, 0U, 7U},
	{instruction_t::_and, 2U, 3U, {}, 1U, 0U, 7U},
	{instruction_t::_and, 2U, 4U, {}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_and, 2U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::_and, 2U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::_and, 2U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::_and, 2U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::_and, 2U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::_and, 2U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::_and, 2U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::_and, 2U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_and, 2U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::_and, 2U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::_and, 2U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::_and, 2U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::_and, 2U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::_and, 2U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::_and, 2U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::_and, 2U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::_and, 2U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::_and, 2U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::_and, 2U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::_and, 2U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::_and, 2U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::_and, 2U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::_and, 2U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::_and, 2U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::_and, 2U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::_and, 2U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::_and, 2U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::_and, 2U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::_and, 2U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::_and, 2U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::_and, 2U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::_and, 2U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::_and, 2U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::_and, 2U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::_and, 2U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::_and, 2U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::_and, 2U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::_and, 2U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::_and, 2U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::_and, 2U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::_and, 2U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::_and, 2U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::_and, 2U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::_and, 2U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::_and, 2U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::_and, 2U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::_and, 2U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::_and, 2U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::_and, 2U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::_and, 2U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::_and, 2U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::_and, 2U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::_and, 2U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::mulu, 2U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::mulu, 2U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::mulu, 2U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::mulu, 2U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::mulu, 2U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::mulu, 2U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::mulu, 2U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::mulu, 2U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::mulu, 2U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::mulu, 2U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::mulu, 2U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::mulu, 2U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::mulu, 2U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::mulu, 2U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::mulu, 2U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::mulu, 2U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::mulu, 2U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::mulu, 2U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::mulu, 2U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::mulu, 2U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::mulu, 2U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::mulu, 2U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::mulu, 2U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::mulu, 2U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::mulu, 2U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::mulu, 2U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::mulu, 2U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::mulu, 2U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::mulu, 2U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::mulu, 2U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::mulu, 2U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::mulu, 2U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::mulu, 2U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::mulu, 2U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::mulu, 2U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::mulu, 2U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::mulu, 2U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::mulu, 2U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::mulu, 2U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::mulu, 2U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::mulu, 2U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::mulu, 2U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::mulu, 2U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::mulu, 2U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::mulu, 2U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::mulu, 2U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::mulu, 2U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::mulu, 2U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::mulu, 2U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::mulu, 2U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::mulu, 2U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::mulu, 2U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::mulu, 2U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::abcd, 2U, 0U, {}},
	{instruction_t::abcd, 2U, 1U, {}},
	{instruction_t::abcd, 2U, 2U, {}},
	{instruction_t::abcd, 2U, 3U, {}},
	{instruction_t::abcd, 2U, 4U, {}},
	{instruction_t::abcd, 2U, 5U, {}},
	{instruction_t::abcd, 2U, 6U, {}},
	{instruction_t::abcd, 2U, 7U, {}},
	{instruction_t::abcd, 2U, 0U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::abcd, 2U, 1U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::abcd, 2U, 2U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::abcd, 2U, 3U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::abcd, 2U, 4U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::abcd, 2U, 5U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::abcd, 2U, 6U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::abcd, 2U, 7U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::_and, 2U, 0U, {}, 0U, 1U, 2U},
	{instruction_t::_and, 2U, 1U, {}, 0U, 1U, 2U},
	{instruction_t::_and, 2U, 2U, {}, 0U, 1U, 2U},
	{instruction_t::_and, 2U, 3U, {}, 0U, 1U, 2U},
	{instruction_t::_and, 2U, 4U, {}, 0U, 1U, 2U},
	{instruction_t::_and, 2U, 5U, {}, 0U, 1U, 2U},
	{instruction_t::_and, 2U, 6U, {}, 0U, 1U, 2U},
	{instruction_t::_and, 2U, 7U, {}, 0U, 1U, 2U},
	{instruction_t::_and, 2U, 0U, {}, 0U, 1U, 3U},
	{instruction_t::_and, 2U, 1U, {}, 0U, 1U, 3U},
	{instruction_t::_and, 2U, 2U, {}, 0U, 1U, 3U},
	{instruction_t::_and, 2U, 3U, {}, 0U, 1U, 3U},
	{instruction_t::_and, 2U, 4U, {}, 0U, 1U, 3U},
	{instruction_t::_and, 2U, 5U, {}, 0U, 1U, 3U},
	{instruction_t::_and, 2U, 6U, {}, 0U, 1U, 3U},
	{instruction_t::_and, 2U, 7U, {}, 0U, 1U, 3U},
	{instruction_t::_and, 2U, 0U, {}, 0U, 1U, 4U},
	{instruction_t::_and, 2U, 1U, {}, 0U, 1U, 4U},
	{instruction_t::_and, 2U, 2U, {}, 0U, 1U, 4U},
	{instruction_t::_and, 2U, 3U, {}, 0U, 1U, 4U},
	{instruction_t::_and, 2U, 4U, {}, 0U, 1U, 4U},
	{instruction_t::_and, 2U, 5U, {}, 0U, 1U, 4U},
	{instruction_t::_and, 2U, 6U, {}, 0U, 1U, 4U},
	{instruction_t::_and, 2U, 7U, {}, 0U, 1U, 4U},
	{instruction_t::_and, 2U, 0U, {}, 0U, 1U, 5U},
	{instruction_t::_and, 2U, 1U, {}, 0U, 1U, 5U},
	{instruction_t::_and, 2U, 2U, {}, 0U, 1U, 5U},
	{instruction_t::_and, 2U, 3U, {}, 0U, 1U, 5U},
	{instruction_t::_and, 2U, 4U, {}, 0U, 1U, 5U},
	{instruction_t::_and, 2U, 5U, {}, 0U, 1U, 5U},
	{instruction_t::_and, 2U, 6U, {}, 0U, 1U, 5U},
	{instruction_t::_and, 2U, 7U, {}, 0U, 1U, 5U},
	{instruction_t::_and, 2U, 0U, {}, 0U, 1U, 6U},
	{instruction_t::_and, 2U, 1U, {}, 0U, 1U, 6U},
	{instruction_t::_and, 2U, 2U, {}, 0U, 1U, 6U},
	{instruction_t::_and, 2U, 3U, {}, 0U, 1U, 6U},
	{instruction_t::_and, 2U, 4U, {}, 0U, 1U, 6U},
	{instruction_t::_and, 2U, 5U, {}, 0U, 1U, 6U},
	{instruction_t::_and, 2U, 6U, {}, 0U, 1U, 6U},
	{instruction_t::_and, 2U, 7U, {}, 0U, 1U, 6U},
	{instruction_t::_and, 2U, 0U, {}, 0U, 1U, 7U},
	{instruction_t::_and, 2U, 1U, {}, 0U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::exg, 2U, 0U, {}, 0U, 8U},
	{instruction_t::exg, 2U, 1U, {}, 0U, 8U},
	{instruction_t::exg, 2U, 2U, {}, 0U, 8U},
	{instruction_t::exg, 2U, 3U, {}, 0U, 8U},
	{instruction_t::exg, 2U, 4U, {}, 0U, 8U},
	{instruction_t::exg, 2U, 5U, {}, 0U, 8U},
	{instruction_t::exg, 2U, 6U, {}, 0U, 8U},
	{instruction_t::exg, 2U, 7U, {}, 0U, 8U},
	{instruction_t::exg, 2U, 0U, {}, 0U, 9U},
	{instruction_t::exg, 2U, 1U, {}, 0U, 9U},
	{instruction_t::exg, 2U, 2U, {}, 0U, 9U},
	{instruction_t::exg, 2U, 3U, {}, 0U, 9U},
	{instruction_t::exg, 2U, 4U, {}, 0U, 9U},
	{instruction_t::exg, 2U, 5U, {}, 0U, 9U},
	{instruction_t::exg, 2U, 6U, {}, 0U, 9U},
	{instruction_t::exg, 2U, 7U, {}, 0U, 9U},
	{instruction_t::_and, 2U, 0U, {}, 1U, 1U, 2U},
	{instruction_t::_and, 2U, 1U, {}, 1U, 1U, 2U},
	{instruction_t::_and, 2U, 2U, {}, 1U, 1U, 2U},
	{instruction_t::_and, 2U, 3U, {}, 1U, 1U, 2U},
	{instruction_t::_and, 2U, 4U, {}, 1U, 1U, 2U},
	{instruction_t::_and, 2U, 5U, {}, 1U, 1U, 2U},
	{instruction_t::_and, 2U, 6U, {}, 1U, 1U, 2U},
	{instruction_t::_and, 2U, 7U, {}, 1U, 1U, 2U},
	{instruction_t::_and, 2U, 0U, {}, 1U, 1U, 3U},
	{instruction_t::_and, 2U, 1U, {}, 1U, 1U, 3U},
	{instruction_t::_and, 2U, 2U, {}, 1U, 1U, 3U},
	{instruction_t::_and, 2U, 3U, {}, 1U, 1U, 3U},
	{instruction_t::_and, 2U, 4U, {}, 1U, 1U, 3U},
	{instruction_t::_and, 2U, 5U, {}, 1U, 1U, 3U},
	{instruction_t::_and, 2U, 6U, {}, 1U, 1U, 3U},
	{instruction_t::_and, 2U, 7U, {}, 1U, 1U, 3U},
	{instruction_t::_and, 2U, 0U, {}, 1U, 1U, 4U},
	{instruction_t::_and, 2U, 1U, {}, 1U, 1U, 4U},
	{instruction_t::_and, 2U, 2U, {}, 1U, 1U, 4U},
	{instruction_t::_and, 2U, 3U, {}, 1U, 1U, 4U},
	{instruction_t::_and, 2U, 4U, {}, 1U, 1U, 4U},
	{instruction_t::_and, 2U, 5U, {}, 1U, 1U, 4U},
	{instruction_t::_and, 2U, 6U, {}, 1U, 1U, 4U},
	{instruction_t::_and, 2U, 7U, {}, 1U, 1U, 4U},
	{instruction_t::_and, 2U, 0U, {}, 1U, 1U, 5U},
	{instruction_t::_and, 2U, 1U, {}, 1U, 1U, 5U},
	{instruction_t::_and, 2U, 2U, {}, 1U, 1U, 5U},
	{instruction_t::_and, 2U, 3U, {}, 1U, 1U, 5U},
	{instruction_t::_and, 2U, 4U, {}, 1U, 1U, 5U},
	{instruction_t::_and, 2U, 5U, {}, 1U, 1U, 5U},
	{instruction_t::_and, 2U, 6U, {}, 1U, 1U, 5U},
	{instruction_t::_and, 2U, 7U, {}, 1U, 1U, 5U},
	{instruction_t::_and, 2U, 0U, {}, 1U, 1U, 6U},
	{instruction_t::_and, 2U, 1U, {}, 1U, 1U, 6U},
	{instruction_t::_and, 2U, 2U, {}, 1U, 1U, 6U},
	{instruction_t::_and, 2U, 3U, {}, 1U, 1U, 6U},
	{instruction_t::_and, 2U, 4U, {}, 1U, 1U, 6U},
	{instruction_t::_and, 2U, 5U, {}, 1U, 1U, 6U},
	{instruction_t::_and, 2U, 6U, {}, 1U, 1U, 6U},
	{instruction_t::_and, 2U, 7U, {}, 1U, 1U, 6U},
	{instruction_t::_and, 2U, 0U, {}, 1U, 1U, 7U},
	{instruction_t::_and, 2U, 1U, {}, 1U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::exg, 2U, 0U, {}, 0U, 17U},
	{instruction_t::exg, 2U, 1U, {}, 0U, 17U},
	{instruction_t::exg, 2U, 2U, {}, 0U, 17U},
	{instruction_t::exg, 2U, 3U, {}, 0U, 17U},
	{instruction_t::exg, 2U, 4U, {}, 0U, 17U},
	{instruction_t::exg, 2U, 5U, {}, 0U, 17U},
	{instruction_t::exg, 2U, 6U, {}, 0U, 17U},
	{instruction_t::exg, 2U, 7U, {}, 0U, 17U},
	{instruction_t::_and, 2U, 0U, {}, 2U, 1U, 2U},
	{instruction_t::_and, 2U, 1U, {}, 2U, 1U, 2U},
	{instruction_t::_and, 2U, 2U, {}, 2U, 1U, 2U},
	{instruction_t::_and, 2U, 3U, {}, 2U, 1U, 2U},
	{instruction_t::_and, 2U, 4U, {}, 2U, 1U, 2U},
	{instruction_t::_and, 2U, 5U, {}, 2U, 1U, 2U},
	{instruction_t::_and, 2U, 6U, {}, 2U, 1U, 2U},
	{instruction_t::_and, 2U, 7U, {}, 2U, 1U, 2U},
	{instruction_t::_and, 2U, 0U, {}, 2U, 1U, 3U},
	{instruction_t::_and, 2U, 1U, {}, 2U, 1U, 3U},
	{instruction_t::_and, 2U, 2U, {}, 2U, 1U, 3U},
	{instruction_t::_and, 2U, 3U, {}, 2U, 1U, 3U},
	{instruction_t::_and, 2U, 4U, {}, 2U, 1U, 3U},
	{instruction_t::_and, 2U, 5U, {}, 2U, 1U, 3U},
	{instruction_t::_and, 2U, 6U, {}, 2U, 1U, 3U},
	{instruction_t::_and, 2U, 7U, {}, 2U, 1U, 3U},
	{instruction_t::_and, 2U, 0U, {}, 2U, 1U, 4U},
	{instruction_t::_and, 2U, 1U, {}, 2U, 1U, 4U},
	{instruction_t::_and, 2U, 2U, {}, 2U, 1U, 4U},
	{instruction_t::_and, 2U, 3U, {}, 2U, 1U, 4U},
	{instruction_t::_and, 2U, 4U, {}, 2U, 1U, 4U},
	{instruction_t::_and, 2U, 5U, {}, 2U, 1U, 4U},
	{instruction_t::_and, 2U, 6U, {}, 2U, 1U, 4U},
	{instruction_t::_and, 2U, 7U, {}, 2U, 1U, 4U},
	{instruction_t::_and, 2U, 0U, {}, 2U, 1U, 5U},
	{instruction_t::_and, 2U, 1U, {}, 2U, 1U, 5U},
	{instruction_t::_and, 2U, 2U, {}, 2U, 1U, 5U},
	{instruction_t::_and, 2U, 3U, {}, 2U, 1U, 5U},
	{instruction_t::_and, 2U, 4U, {}, 2U, 1U, 5U},
	{instruction_t::_and, 2U, 5U, {}, 2U, 1U, 5U},
	{instruction_t::_and, 2U, 6U, {}, 2U, 1U, 5U},
	{instruction_t::_and, 2U, 7U, {}, 2U, 1U, 5U},
	{instruction_t::_and, 2U, 0U, {}, 2U, 1U, 6U},
	{instruction_t::_and, 2U, 1U, {}, 2U, 1U, 6U},
	{instruction_t::_and, 2U, 2U, {}, 2U, 1U, 6U},
	{instruction_t::_and, 2U, 3U, {}, 2U, 1U, 6U},
	{instruction_t::_and, 2U, 4U, {}, 2U, 1U, 6U},
	{instruction_t::_and, 2U, 5U, {}, 2U, 1U, 6U},
	{instruction_t::_and, 2U, 6U, {}, 2U, 1U, 6U},
	{instruction_t::_and, 2U, 7U, {}, 2U, 1U, 6U},
	{instruction_t::_and, 2U, 0U, {}, 2U, 1U, 7U},
	{instruction_t::_and, 2U, 1U, {}, 2U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::muls, 2U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::muls, 2U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::muls, 2U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::muls, 2U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::muls, 2U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::muls, 2U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::muls, 2U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::muls, 2U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::muls, 2U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::muls, 2U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::muls, 2U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::muls, 2U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::muls, 2U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::muls, 2U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::muls, 2U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::muls, 2U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::muls, 2U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::muls, 2U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::muls, 2U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::muls, 2U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::muls, 2U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::muls, 2U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::muls, 2U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::muls, 2U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::muls, 2U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::muls, 2U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::muls, 2U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::muls, 2U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::muls, 2U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::muls, 2U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::muls, 2U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::muls, 2U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::muls, 2U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::muls, 2U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::muls, 2U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::muls, 2U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::muls, 2U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::muls, 2U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::muls, 2U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::muls, 2U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::muls, 2U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::muls, 2U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::muls, 2U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::muls, 2U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::muls, 2U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::muls, 2U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::muls, 2U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::muls, 2U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::muls, 2U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::muls, 2U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::muls, 2U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::muls, 2U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::muls, 2U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_and, 3U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::_and, 3U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::_and, 3U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::_and, 3U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::_and, 3U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::_and, 3U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::_and, 3U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::_and, 3U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_and, 3U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::_and, 3U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::_and, 3U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::_and, 3U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::_and, 3U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::_and, 3U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::_and, 3U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::_and, 3U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::_and, 3U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::_and, 3U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::_and, 3U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::_and, 3U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::_and, 3U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::_and, 3U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::_and, 3U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::_and, 3U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::_and, 3U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::_and, 3U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::_and, 3U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::_and, 3U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::_and, 3U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::_and, 3U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::_and, 3U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::_and, 3U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::_and, 3U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::_and, 3U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::_and, 3U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::_and, 3U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::_and, 3U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::_and, 3U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::_and, 3U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::_and, 3U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::_and, 3U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::_and, 3U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::_and, 3U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::_and, 3U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::_and, 3U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::_and, 3U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::_and, 3U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::_and, 3U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::_and, 3U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::_and, 3U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::_and, 3U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::_and, 3U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::_and, 3U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_and, 3U, 0U, {}, 1U, 0U, 0U},
	{instruction_t::_and, 3U, 1U, {}, 1U, 0U, 0U},
	{instruction_t::_and, 3U, 2U, {}, 1U, 0U, 0U},
	{instruction_t::_and, 3U, 3U, {}, 1U, 0U, 0U},
	{instruction_t::_and, 3U, 4U, {}, 1U, 0U, 0U},
	{instruction_t::_and, 3U, 5U, {}, 1U, 0U, 0U},
	{instruction_t::_and, 3U, 6U, {}, 1U, 0U, 0U},
	{instruction_t::_and, 3U, 7U, {}, 1U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_and, 3U, 0U, {}, 1U, 0U, 2U},
	{instruction_t::_and, 3U, 1U, {}, 1U, 0U, 2U},
	{instruction_t::_and, 3U, 2U, {}, 1U, 0U, 2U},
	{instruction_t::_and, 3U, 3U, {}, 1U, 0U, 2U},
	{instruction_t::_and, 3U, 4U, {}, 1U, 0U, 2U},
	{instruction_t::_and, 3U, 5U, {}, 1U, 0U, 2U},
	{instruction_t::_and, 3U, 6U, {}, 1U, 0U, 2U},
	{instruction_t::_and, 3U, 7U, {}, 1U, 0U, 2U},
	{instruction_t::_and, 3U, 0U, {}, 1U, 0U, 3U},
	{instruction_t::_and, 3U, 1U, {}, 1U, 0U, 3U},
	{instruction_t::_and, 3U, 2U, {}, 1U, 0U, 3U},
	{instruction_t::_and, 3U, 3U, {}, 1U, 0U, 3U},
	{instruction_t::_and, 3U, 4U, {}, 1U, 0U, 3U},
	{instruction_t::_and, 3U, 5U, {}, 1U, 0U, 3U},
	{instruction_t::_and, 3U, 6U, {}, 1U, 0U, 3U},
	{instruction_t::_and, 3U, 7U, {}, 1U, 0U, 3U},
	{instruction_t::_and, 3U, 0U, {}, 1U, 0U, 4U},
	{instruction_t::_and, 3U, 1U, {}, 1U, 0U, 4U},
	{instruction_t::_and, 3U, 2U, {}, 1U, 0U, 4U},
	{instruction_t::_and, 3U, 3U, {}, 1U, 0U, 4U},
	{instruction_t::_and, 3U, 4U, {}, 1U, 0U, 4U},
	{instruction_t::_and, 3U, 5U, {}, 1U, 0U, 4U},
	{instruction_t::_and, 3U, 6U, {}, 1U, 0U, 4U},
	{instruction_t::_and, 3U, 7U, {}, 1U, 0U, 4U},
	{instruction_t::_and, 3U, 0U, {}, 1U, 0U, 5U},
	{instruction_t::_and, 3U, 1U, {}, 1U, 0U, 5U},
	{instruction_t::_and, 3U, 2U, {}, 1U, 0U, 5U},
	{instruction_t::_and, 3U, 3U, {}, 1U, 0U, 5U},
	{instruction_t::_and, 3U, 4U, {}, 1U, 0U, 5U},
	{instruction_t::_and, 3U, 5U, {}, 1U, 0U, 5U},
	{instruction_t::_and, 3U, 6U, {}, 1U, 0U, 5U},
	{instruction_t::_and, 3U, 7U, {}, 1U, 0U, 5U},
	{instruction_t::_and, 3U, 0U, {}, 1U, 0U, 6U},
	{instruction_t::_and, 3U, 1U, {}, 1U, 0U, 6U},
	{instruction_t::_and, 3U, 2U, {}, 1U, 0U, 6U},
	{instruction_t::_and, 3U, 3U, {}, 1U, 0U, 6U},
	{instruction_t::_and, 3U, 4U, {}, 1U, 0U, 6U},
	{instruction_t::_and, 3U, 5U, {}, 1U, 0U, 6U},
	{instruction_t::_and, 3U, 6U, {}, 1U, 0U, 6U},
	{instruction_t::_and, 3U, 7U, {}, 1U, 0U, 6U},
	{instruction_t::_and, 3U, 0U, {}, 1U, 0U, 7U},
	{instruction_t::_and, 3U, 1U, {}, 1U, 0U, 7U},
	{instruction_t::_and, 3U, 2U, {}, 1U, 0U, 7U},
	{instruction_t::_and, 3U, 3U, {}, 1U, 0U, 7U},
	{instruction_t::_and, 3U, 4U, {}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_and, 3U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::_and, 3U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::_and, 3U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::_and, 3U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::_and, 3U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::_and, 3U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::_and, 3U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::_and, 3U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_and, 3U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::_and, 3U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::_and, 3U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::_and, 3U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::_and, 3U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::_and, 3U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::_and, 3U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::_and, 3U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::_and, 3U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::_and, 3U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::_and, 3U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::_and, 3U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::_and, 3U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::_and, 3U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::_and, 3U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::_and, 3U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::_and, 3U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::_and, 3U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::_and, 3U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::_and, 3U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::_and, 3U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::_and, 3U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::_and, 3U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::_and, 3U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::_and, 3U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::_and, 3U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::_and, 3U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::_and, 3U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::_and, 3U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::_and, 3U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::_and, 3U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::_and, 3U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::_and, 3U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::_and, 3U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::_and, 3U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::_and, 3U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::_and, 3U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::_and, 3U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::_and, 3U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::_and, 3U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::_and, 3U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::_and, 3U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::_and, 3U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::_and, 3U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::_and, 3U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::mulu, 3U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::mulu, 3U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::mulu, 3U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::mulu, 3U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::mulu, 3U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::mulu, 3U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::mulu, 3U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::mulu, 3U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::mulu, 3U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::mulu, 3U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::mulu, 3U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::mulu, 3U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::mulu, 3U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::mulu, 3U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::mulu, 3U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::mulu, 3U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::mulu, 3U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::mulu, 3U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::mulu, 3U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::mulu, 3U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::mulu, 3U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::mulu, 3U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::mulu, 3U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::mulu, 3U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::mulu, 3U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::mulu, 3U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::mulu, 3U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::mulu, 3U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::mulu, 3U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::mulu, 3U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::mulu, 3U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::mulu, 3U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::mulu, 3U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::mulu, 3U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::mulu, 3U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::mulu, 3U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::mulu, 3U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::mulu, 3U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::mulu, 3U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::mulu, 3U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::mulu, 3U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::mulu, 3U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::mulu, 3U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::mulu, 3U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::mulu, 3U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::mulu, 3U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::mulu, 3U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::mulu, 3U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::mulu, 3U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::mulu, 3U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::mulu, 3U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::mulu, 3U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::mulu, 3U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::abcd, 3U, 0U, {}},
	{instruction_t::abcd, 3U, 1U, {}},
	{instruction_t::abcd, 3U, 2U, {}},
	{instruction_t::abcd, 3U, 3U, {}},
	{instruction_t::abcd, 3U, 4U, {}},
	{instruction_t::abcd, 3U, 5U, {}},
	{instruction_t::abcd, 3U, 6U, {}},
	{instruction_t::abcd, 3U, 7U, {}},
	{instruction_t::abcd, 3U, 0U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::abcd, 3U, 1U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::abcd, 3U, 2U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::abcd, 3U, 3U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::abcd, 3U, 4U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::abcd, 3U, 5U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::abcd, 3U, 6U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::abcd, 3U, 7U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::_and, 3U, 0U, {}, 0U, 1U, 2U},
	{instruction_t::_and, 3U, 1U, {}, 0U, 1U, 2U},
	{instruction_t::_and, 3U, 2U, {}, 0U, 1U, 2U},
	{instruction_t::_and, 3U, 3U, {}, 0U, 1U, 2U},
	{instruction_t::_and, 3U, 4U, {}, 0U, 1U, 2U},
	{instruction_t::_and, 3U, 5U, {}, 0U, 1U, 2U},
	{instruction_t::_and, 3U, 6U, {}, 0U, 1U, 2U},
	{instruction_t::_and, 3U, 7U, {}, 0U, 1U, 2U},
	{instruction_t::_and, 3U, 0U, {}, 0U, 1U, 3U},
	{instruction_t::_and, 3U, 1U, {}, 0U, 1U, 3U},
	{instruction_t::_and, 3U, 2U, {}, 0U, 1U, 3U},
	{instruction_t::_and, 3U, 3U, {}, 0U, 1U, 3U},
	{instruction_t::_and, 3U, 4U, {}, 0U, 1U, 3U},
	{instruction_t::_and, 3U, 5U, {}, 0U, 1U, 3U},
	{instruction_t::_and, 3U, 6U, {}, 0U, 1U, 3U},
	{instruction_t::_and, 3U, 7U, {}, 0U, 1U, 3U},
	{instruction_t::_and, 3U, 0U, {}, 0U, 1U, 4U},
	{instruction_t::_and, 3U, 1U, {}, 0U, 1U, 4U},
	{instruction_t::_and, 3U, 2U, {}, 0U, 1U, 4U},
	{instruction_t::_and, 3U, 3U, {}, 0U, 1U, 4U},
	{instruction_t::_and, 3U, 4U, {}, 0U, 1U, 4U},
	{instruction_t::_and, 3U, 5U, {}, 0U, 1U, 4U},
	{instruction_t::_and, 3U, 6U, {}, 0U, 1U, 4U},
	{instruction_t::_and, 3U, 7U, {}, 0U, 1U, 4U},
	{instruction_t::_and, 3U, 0U, {}, 0U, 1U, 5U},
	{instruction_t::_and, 3U, 1U, {}, 0U, 1U, 5U},
	{instruction_t::_and, 3U, 2U, {}, 0U, 1U, 5U},
	{instruction_t::_and, 3U, 3U, {}, 0U, 1U, 5U},
	{instruction_t::_and, 3U, 4U, {}, 0U, 1U, 5U},
	{instruction_t::_and, 3U, 5U, {}, 0U, 1U, 5U},
	{instruction_t::_and, 3U, 6U, {}, 0U, 1U, 5U},
	{instruction_t::_and, 3U, 7U, {}, 0U, 1U, 5U},
	{instruction_t::_and, 3U, 0U, {}, 0U, 1U, 6U},
	{instruction_t::_and, 3U, 1U, {}, 0U, 1U, 6U},
	{instruction_t::_and, 3U, 2U, {}, 0U, 1U, 6U},
	{instruction_t::_and, 3U, 3U, {}, 0U, 1U, 6U},
	{instruction_t::_and, 3U, 4U, {}, 0U, 1U, 6U},
	{instruction_t::_and, 3U, 5U, {}, 0U, 1U, 6U},
	{instruction_t::_and, 3U, 6U, {}, 0U, 1U, 6U},
	{instruction_t::_and, 3U, 7U, {}, 0U, 1U, 6U},
	{instruction_t::_and, 3U, 0U, {}, 0U, 1U, 7U},
	{instruction_t::_and, 3U, 1U, {}, 0U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::exg, 3U, 0U, {}, 0U, 8U},
	{instruction_t::exg, 3U, 1U, {}, 0U, 8U},
	{instruction_t::exg, 3U, 2U, {}, 0U, 8U},
	{instruction_t::exg, 3U, 3U, {}, 0U, 8U},
	{instruction_t::exg, 3U, 4U, {}, 0U, 8U},
	{instruction_t::exg, 3U, 5U, {}, 0U, 8U},
	{instruction_t::exg, 3U, 6U, {}, 0U, 8U},
	{instruction_t::exg, 3U, 7U, {}, 0U, 8U},
	{instruction_t::exg, 3U, 0U, {}, 0U, 9U},
	{instruction_t::exg, 3U, 1U, {}, 0U, 9U},
	{instruction_t::exg, 3U, 2U, {}, 0U, 9U},
	{instruction_t::exg, 3U, 3U, {}, 0U, 9U},
	{instruction_t::exg, 3U, 4U, {}, 0U, 9U},
	{instruction_t::exg, 3U, 5U, {}, 0U, 9U},
	{instruction_t::exg, 3U, 6U, {}, 0U, 9U},
	{instruction_t::exg, 3U, 7U, {}, 0U, 9U},
	{instruction_t::_and, 3U, 0U, {}, 1U, 1U, 2U},
	{instruction_t::_and, 3U, 1U, {}, 1U, 1U, 2U},
	{instruction_t::_and, 3U, 2U, {}, 1U, 1U, 2U},
	{instruction_t::_and, 3U, 3U, {}, 1U, 1U, 2U},
	{instruction_t::_and, 3U, 4U, {}, 1U, 1U, 2U},
	{instruction_t::_and, 3U, 5U, {}, 1U, 1U, 2U},
	{instruction_t::_and, 3U, 6U, {}, 1U, 1U, 2U},
	{instruction_t::_and, 3U, 7U, {}, 1U, 1U, 2U},
	{instruction_t::_and, 3U, 0U, {}, 1U, 1U, 3U},
	{instruction_t::_and, 3U, 1U, {}, 1U, 1U, 3U},
	{instruction_t::_and, 3U, 2U, {}, 1U, 1U, 3U},
	{instruction_t::_and, 3U, 3U, {}, 1U, 1U, 3U},
	{instruction_t::_and, 3U, 4U, {}, 1U, 1U, 3U},
	{instruction_t::_and, 3U, 5U, {}, 1U, 1U, 3U},
	{instruction_t::_and, 3U, 6U, {}, 1U, 1U, 3U},
	{instruction_t::_and, 3U, 7U, {}, 1U, 1U, 3U},
	{instruction_t::_and, 3U, 0U, {}, 1U, 1U, 4U},
	{instruction_t::_and, 3U, 1U, {}, 1U, 1U, 4U},
	{instruction_t::_and, 3U, 2U, {}, 1U, 1U, 4U},
	{instruction_t::_and, 3U, 3U, {}, 1U, 1U, 4U},
	{instruction_t::_and, 3U, 4U, {}, 1U, 1U, 4U},
	{instruction_t::_and, 3U, 5U, {}, 1U, 1U, 4U},
	{instruction_t::_and, 3U, 6U, {}, 1U, 1U, 4U},
	{instruction_t::_and, 3U, 7U, {}, 1U, 1U, 4U},
	{instruction_t::_and, 3U, 0U, {}, 1U, 1U, 5U},
	{instruction_t::_and, 3U, 1U, {}, 1U, 1U, 5U},
	{instruction_t::_and, 3U, 2U, {}, 1U, 1U, 5U},
	{instruction_t::_and, 3U, 3U, {}, 1U, 1U, 5U},
	{instruction_t::_and, 3U, 4U, {}, 1U, 1U, 5U},
	{instruction_t::_and, 3U, 5U, {}, 1U, 1U, 5U},
	{instruction_t::_and, 3U, 6U, {}, 1U, 1U, 5U},
	{instruction_t::_and, 3U, 7U, {}, 1U, 1U, 5U},
	{instruction_t::_and, 3U, 0U, {}, 1U, 1U, 6U},
	{instruction_t::_and, 3U, 1U, {}, 1U, 1U, 6U},
	{instruction_t::_and, 3U, 2U, {}, 1U, 1U, 6U},
	{instruction_t::_and, 3U, 3U, {}, 1U, 1U, 6U},
	{instruction_t::_and, 3U, 4U, {}, 1U, 1U, 6U},
	{instruction_t::_and, 3U, 5U, {}, 1U, 1U, 6U},
	{instruction_t::_and, 3U, 6U, {}, 1U, 1U, 6U},
	{instruction_t::_and, 3U, 7U, {}, 1U, 1U, 6U},
	{instruction_t::_and, 3U, 0U, {}, 1U, 1U, 7U},
	{instruction_t::_and, 3U, 1U, {}, 1U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::exg, 3U, 0U, {}, 0U, 17U},
	{instruction_t::exg, 3U, 1U, {}, 0U, 17U},
	{instruction_t::exg, 3U, 2U, {}, 0U, 17U},
	{instruction_t::exg, 3U, 3U, {}, 0U, 17U},
	{instruction_t::exg, 3U, 4U, {}, 0U, 17U},
	{instruction_t::exg, 3U, 5U, {}, 0U, 17U},
	{instruction_t::exg, 3U, 6U, {}, 0U, 17U},
	{instruction_t::exg, 3U, 7U, {}, 0U, 17U},
	{instruction_t::_and, 3U, 0U, {}, 2U, 1U, 2U},
	{instruction_t::_and, 3U, 1U, {}, 2U, 1U, 2U},
	{instruction_t::_and, 3U, 2U, {}, 2U, 1U, 2U},
	{instruction_t::_and, 3U, 3U, {}, 2U, 1U, 2U},
	{instruction_t::_and, 3U, 4U, {}, 2U, 1U, 2U},
	{instruction_t::_and, 3U, 5U, {}, 2U, 1U, 2U},
	{instruction_t::_and, 3U, 6U, {}, 2U, 1U, 2U},
	{instruction_t::_and, 3U, 7U, {}, 2U, 1U, 2U},
	{instruction_t::_and, 3U, 0U, {}, 2U, 1U, 3U},
	{instruction_t::_and, 3U, 1U, {}, 2U, 1U, 3U},
	{instruction_t::_and, 3U, 2U, {}, 2U, 1U, 3U},
	{instruction_t::_and, 3U, 3U, {}, 2U, 1U, 3U},
	{instruction_t::_and, 3U, 4U, {}, 2U, 1U, 3U},
	{instruction_t::_and, 3U, 5U, {}, 2U, 1U, 3U},
	{instruction_t::_and, 3U, 6U, {}, 2U, 1U, 3U},
	{instruction_t::_and, 3U, 7U, {}, 2U, 1U, 3U},
	{instruction_t::_and, 3U, 0U, {}, 2U, 1U, 4U},
	{instruction_t::_and, 3U, 1U, {}, 2U, 1U, 4U},
	{instruction_t::_and, 3U, 2U, {}, 2U, 1U, 4U},
	{instruction_t::_and, 3U, 3U, {}, 2U, 1U, 4U},
	{instruction_t::_and, 3U, 4U, {}, 2U, 1U, 4U},
	{instruction_t::_and, 3U, 5U, {}, 2U, 1U, 4U},
	{instruction_t::_and, 3U, 6U, {}, 2U, 1U, 4U},
	{instruction_t::_and, 3U, 7U, {}, 2U, 1U, 4U},
	{instruction_t::_and, 3U, 0U, {}, 2U, 1U, 5U},
	{instruction_t::_and, 3U, 1U, {}, 2U, 1U, 5U},
	{instruction_t::_and, 3U, 2U, {}, 2U, 1U, 5U},
	{instruction_t::_and, 3U, 3U, {}, 2U, 1U, 5U},
	{instruction_t::_and, 3U, 4U, {}, 2U, 1U, 5U},
	{instruction_t::_and, 3U, 5U, {}, 2U, 1U, 5U},
	{instruction_t::_and, 3U, 6U, {}, 2U, 1U, 5U},
	{instruction_t::_and, 3U, 7U, {}, 2U, 1U, 5U},
	{instruction_t::_and, 3U, 0U, {}, 2U, 1U, 6U},
	{instruction_t::_and, 3U, 1U, {}, 2U, 1U, 6U},
	{instruction_t::_and, 3U, 2U, {}, 2U, 1U, 6U},
	{instruction_t::_and, 3U, 3U, {}, 2U, 1U, 6U},
	{instruction_t::_and, 3U, 4U, {}, 2U, 1U, 6U},
	{instruction_t::_and, 3U, 5U, {}, 2U, 1U, 6U},
	{instruction_t::_and, 3U, 6U, {}, 2U, 1U, 6U},
	{instruction_t::_and, 3U, 7U, {}, 2U, 1U, 6U},
	{instruction_t::_and, 3U, 0U, {}, 2U, 1U, 7U},
	{instruction_t::_and, 3U, 1U, {}, 2U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::muls, 3U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::muls, 3U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::muls, 3U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::muls, 3U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::muls, 3U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::muls, 3U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::muls, 3U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::muls, 3U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::muls, 3U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::muls, 3U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::muls, 3U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::muls, 3U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::muls, 3U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::muls, 3U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::muls, 3U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::muls, 3U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::muls, 3U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::muls, 3U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::muls, 3U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::muls, 3U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::muls, 3U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::muls, 3U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::muls, 3U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::muls, 3U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::muls, 3U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::muls, 3U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::muls, 3U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::muls, 3U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::muls, 3U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::muls, 3U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::muls, 3U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::muls, 3U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::muls, 3U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::muls, 3U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::muls, 3U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::muls, 3U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::muls, 3U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::muls, 3U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::muls, 3U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::muls, 3U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::muls, 3U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::muls, 3U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::muls, 3U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::muls, 3U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::muls, 3U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::muls, 3U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::muls, 3U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::muls, 3U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::muls, 3U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::muls, 3U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::muls, 3U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::muls, 3U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::muls, 3U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_and, 4U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::_and, 4U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::_and, 4U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::_and, 4U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::_and, 4U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::_and, 4U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::_and, 4U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::_and, 4U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_and, 4U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::_and, 4U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::_and, 4U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::_and, 4U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::_and, 4U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::_and, 4U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::_and, 4U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::_and, 4U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::_and, 4U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::_and, 4U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::_and, 4U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::_and, 4U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::_and, 4U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::_and, 4U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::_and, 4U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::_and, 4U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::_and, 4U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::_and, 4U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::_and, 4U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::_and, 4U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::_and, 4U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::_and, 4U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::_and, 4U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::_and, 4U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::_and, 4U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::_and, 4U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::_and, 4U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::_and, 4U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::_and, 4U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::_and, 4U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::_and, 4U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::_and, 4U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::_and, 4U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::_and, 4U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::_and, 4U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::_and, 4U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::_and, 4U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::_and, 4U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::_and, 4U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::_and, 4U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::_and, 4U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::_and, 4U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::_and, 4U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::_and, 4U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::_and, 4U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_and, 4U, 0U, {}, 1U, 0U, 0U},
	{instruction_t::_and, 4U, 1U, {}, 1U, 0U, 0U},
	{instruction_t::_and, 4U, 2U, {}, 1U, 0U, 0U},
	{instruction_t::_and, 4U, 3U, {}, 1U, 0U, 0U},
	{instruction_t::_and, 4U, 4U, {}, 1U, 0U, 0U},
	{instruction_t::_and, 4U, 5U, {}, 1U, 0U, 0U},
	{instruction_t::_and, 4U, 6U, {}, 1U, 0U, 0U},
	{instruction_t::_and, 4U, 7U, {}, 1U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_and, 4U, 0U, {}, 1U, 0U, 2U},
	{instruction_t::_and, 4U, 1U, {}, 1U, 0U, 2U},
	{instruction_t::_and, 4U, 2U, {}, 1U, 0U, 2U},
	{instruction_t::_and, 4U, 3U, {}, 1U, 0U, 2U},
	{instruction_t::_and, 4U, 4U, {}, 1U, 0U, 2U},
	{instruction_t::_and, 4U, 5U, {}, 1U, 0U, 2U},
	{instruction_t::_and, 4U, 6U, {}, 1U, 0U, 2U},
	{instruction_t::_and, 4U, 7U, {}, 1U, 0U, 2U},
	{instruction_t::_and, 4U, 0U, {}, 1U, 0U, 3U},
	{instruction_t::_and, 4U, 1U, {}, 1U, 0U, 3U},
	{instruction_t::_and, 4U, 2U, {}, 1U, 0U, 3U},
	{instruction_t::_and, 4U, 3U, {}, 1U, 0U, 3U},
	{instruction_t::_and, 4U, 4U, {}, 1U, 0U, 3U},
	{instruction_t::_and, 4U, 5U, {}, 1U, 0U, 3U},
	{instruction_t::_and, 4U, 6U, {}, 1U, 0U, 3U},
	{instruction_t::_and, 4U, 7U, {}, 1U, 0U, 3U},
	{instruction_t::_and, 4U, 0U, {}, 1U, 0U, 4U},
	{instruction_t::_and, 4U, 1U, {}, 1U, 0U, 4U},
	{instruction_t::_and, 4U, 2U, {}, 1U, 0U, 4U},
	{instruction_t::_and, 4U, 3U, {}, 1U, 0U, 4U},
	{instruction_t::_and, 4U, 4U, {}, 1U, 0U, 4U},
	{instruction_t::_and, 4U, 5U, {}, 1U, 0U, 4U},
	{instruction_t::_and, 4U, 6U, {}, 1U, 0U, 4U},
	{instruction_t::_and, 4U, 7U, {}, 1U, 0U, 4U},
	{instruction_t::_and, 4U, 0U, {}, 1U, 0U, 5U},
	{instruction_t::_and, 4U, 1U, {}, 1U, 0U, 5U},
	{instruction_t::_and, 4U, 2U, {}, 1U, 0U, 5U},
	{instruction_t::_and, 4U, 3U, {}, 1U, 0U, 5U},
	{instruction_t::_and, 4U, 4U, {}, 1U, 0U, 5U},
	{instruction_t::_and, 4U, 5U, {}, 1U, 0U, 5U},
	{instruction_t::_and, 4U, 6U, {}, 1U, 0U, 5U},
	{instruction_t::_and, 4U, 7U, {}, 1U, 0U, 5U},
	{instruction_t::_and, 4U, 0U, {}, 1U, 0U, 6U},
	{instruction_t::_and, 4U, 1U, {}, 1U, 0U, 6U},
	{instruction_t::_and, 4U, 2U, {}, 1U, 0U, 6U},
	{instruction_t::_and, 4U, 3U, {}, 1U, 0U, 6U},
	{instruction_t::_and, 4U, 4U, {}, 1U, 0U, 6U},
	{instruction_t::_and, 4U, 5U, {}, 1U, 0U, 6U},
	{instruction_t::_and, 4U, 6U, {}, 1U, 0U, 6U},
	{instruction_t::_and, 4U, 7U, {}, 1U, 0U, 6U},
	{instruction_t::_and, 4U, 0U, {}, 1U, 0U, 7U},
	{instruction_t::_and, 4U, 1U, {}, 1U, 0U, 7U},
	{instruction_t::_and, 4U, 2U, {}, 1U, 0U, 7U},
	{instruction_t::_and, 4U, 3U, {}, 1U, 0U, 7U},
	{instruction_t::_and, 4U, 4U, {}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_and, 4U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::_and, 4U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::_and, 4U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::_and, 4U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::_and, 4U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::_and, 4U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::_and, 4U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::_and, 4U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_and, 4U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::_and, 4U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::_and, 4U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::_and, 4U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::_and, 4U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::_and, 4U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::_and, 4U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::_and, 4U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::_and, 4U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::_and, 4U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::_and, 4U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::_and, 4U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::_and, 4U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::_and, 4U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::_and, 4U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::_and, 4U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::_and, 4U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::_and, 4U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::_and, 4U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::_and, 4U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::_and, 4U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::_and, 4U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::_and, 4U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::_and, 4U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::_and, 4U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::_and, 4U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::_and, 4U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::_and, 4U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::_and, 4U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::_and, 4U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::_and, 4U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::_and, 4U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::_and, 4U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::_and, 4U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::_and, 4U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::_and, 4U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::_and, 4U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::_and, 4U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::_and, 4U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::_and, 4U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::_and, 4U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::_and, 4U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::_and, 4U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::_and, 4U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::_and, 4U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::mulu, 4U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::mulu, 4U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::mulu, 4U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::mulu, 4U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::mulu, 4U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::mulu, 4U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::mulu, 4U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::mulu, 4U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::mulu, 4U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::mulu, 4U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::mulu, 4U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::mulu, 4U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::mulu, 4U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::mulu, 4U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::mulu, 4U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::mulu, 4U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::mulu, 4U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::mulu, 4U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::mulu, 4U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::mulu, 4U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::mulu, 4U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::mulu, 4U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::mulu, 4U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::mulu, 4U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::mulu, 4U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::mulu, 4U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::mulu, 4U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::mulu, 4U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::mulu, 4U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::mulu, 4U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::mulu, 4U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::mulu, 4U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::mulu, 4U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::mulu, 4U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::mulu, 4U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::mulu, 4U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::mulu, 4U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::mulu, 4U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::mulu, 4U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::mulu, 4U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::mulu, 4U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::mulu, 4U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::mulu, 4U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::mulu, 4U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::mulu, 4U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::mulu, 4U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::mulu, 4U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::mulu, 4U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::mulu, 4U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::mulu, 4U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::mulu, 4U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::mulu, 4U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::mulu, 4U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::abcd, 4U, 0U, {}},
	{instruction_t::abcd, 4U, 1U, {}},
	{instruction_t::abcd, 4U, 2U, {}},
	{instruction_t::abcd, 4U, 3U, {}},
	{instruction_t::abcd, 4U, 4U, {}},
	{instruction_t::abcd, 4U, 5U, {}},
	{instruction_t::abcd, 4U, 6U, {}},
	{instruction_t::abcd, 4U, 7U, {}},
	{instruction_t::abcd, 4U, 0U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::abcd, 4U, 1U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::abcd, 4U, 2U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::abcd, 4U, 3U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::abcd, 4U, 4U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::abcd, 4U, 5U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::abcd, 4U, 6U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::abcd, 4U, 7U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::_and, 4U, 0U, {}, 0U, 1U, 2U},
	{instruction_t::_and, 4U, 1U, {}, 0U, 1U, 2U},
	{instruction_t::_and, 4U, 2U, {}, 0U, 1U, 2U},
	{instruction_t::_and, 4U, 3U, {}, 0U, 1U, 2U},
	{instruction_t::_and, 4U, 4U, {}, 0U, 1U, 2U},
	{instruction_t::_and, 4U, 5U, {}, 0U, 1U, 2U},
	{instruction_t::_and, 4U, 6U, {}, 0U, 1U, 2U},
	{instruction_t::_and, 4U, 7U, {}, 0U, 1U, 2U},
	{instruction_t::_and, 4U, 0U, {}, 0U, 1U, 3U},
	{instruction_t::_and, 4U, 1U, {}, 0U, 1U, 3U},
	{instruction_t::_and, 4U, 2U, {}, 0U, 1U, 3U},
	{instruction_t::_and, 4U, 3U, {}, 0U, 1U, 3U},
	{instruction_t::_and, 4U, 4U, {}, 0U, 1U, 3U},
	{instruction_t::_and, 4U, 5U, {}, 0U, 1U, 3U},
	{instruction_t::_and, 4U, 6U, {}, 0U, 1U, 3U},
	{instruction_t::_and, 4U, 7U, {}, 0U, 1U, 3U},
	{instruction_t::_and, 4U, 0U, {}, 0U, 1U, 4U},
	{instruction_t::_and, 4U, 1U, {}, 0U, 1U, 4U},
	{instruction_t::_and, 4U, 2U, {}, 0U, 1U, 4U},
	{instruction_t::_and, 4U, 3U, {}, 0U, 1U, 4U},
	{instruction_t::_and, 4U, 4U, {}, 0U, 1U, 4U},
	{instruction_t::_and, 4U, 5U, {}, 0U, 1U, 4U},
	{instruction_t::_and, 4U, 6U, {}, 0U, 1U, 4U},
	{instruction_t::_and, 4U, 7U, {}, 0U, 1U, 4U},
	{instruction_t::_and, 4U, 0U, {}, 0U, 1U, 5U},
	{instruction_t::_and, 4U, 1U, {}, 0U, 1U, 5U},
	{instruction_t::_and, 4U, 2U, {}, 0U, 1U, 5U},
	{instruction_t::_and, 4U, 3U, {}, 0U, 1U, 5U},
	{instruction_t::_and, 4U, 4U, {}, 0U, 1U, 5U},
	{instruction_t::_and, 4U, 5U, {}, 0U, 1U, 5U},
	{instruction_t::_and, 4U, 6U, {}, 0U, 1U, 5U},
	{instruction_t::_and, 4U, 7U, {}, 0U, 1U, 5U},
	{instruction_t::_and, 4U, 0U, {}, 0U, 1U, 6U},
	{instruction_t::_and, 4U, 1U, {}, 0U, 1U, 6U},
	{instruction_t::_and, 4U, 2U, {}, 0U, 1U, 6U},
	{instruction_t::_and, 4U, 3U, {}, 0U, 1U, 6U},
	{instruction_t::_and, 4U, 4U, {}, 0U, 1U, 6U},
	{instruction_t::_and, 4U, 5U, {}, 0U, 1U, 6U},
	{instruction_t::_and, 4U, 6U, {}, 0U, 1U, 6U},
	{instruction_t::_and, 4U, 7U, {}, 0U, 1U, 6U},
	{instruction_t::_and, 4U, 0U, {}, 0U, 1U, 7U},
	{instruction_t::_and, 4U, 1U, {}, 0U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::exg, 4U, 0U, {}, 0U, 8U},
	{instruction_t::exg, 4U, 1U, {}, 0U, 8U},
	{instruction_t::exg, 4U, 2U, {}, 0U, 8U},
	{instruction_t::exg, 4U, 3U, {}, 0U, 8U},
	{instruction_t::exg, 4U, 4U, {}, 0U, 8U},
	{instruction_t::exg, 4U, 5U, {}, 0U, 8U},
	{instruction_t::exg, 4U, 6U, {}, 0U, 8U},
	{instruction_t::exg, 4U, 7U, {}, 0U, 8U},
	{instruction_t::exg, 4U, 0U, {}, 0U, 9U},
	{instruction_t::exg, 4U, 1U, {}, 0U, 9U},
	{instruction_t::exg, 4U, 2U, {}, 0U, 9U},
	{instruction_t::exg, 4U, 3U, {}, 0U, 9U},
	{instruction_t::exg, 4U, 4U, {}, 0U, 9U},
	{instruction_t::exg, 4U, 5U, {}, 0U, 9U},
	{instruction_t::exg, 4U, 6U, {}, 0U, 9U},
	{instruction_t::exg, 4U, 7U, {}, 0U, 9U},
	{instruction_t::_and, 4U, 0U, {}, 1U, 1U, 2U},
	{instruction_t::_and, 4U, 1U, {}, 1U, 1U, 2U},
	{instruction_t::_and, 4U, 2U, {}, 1U, 1U, 2U},
	{instruction_t::_and, 4U, 3U, {}, 1U, 1U, 2U},
	{instruction_t::_and, 4U, 4U, {}, 1U, 1U, 2U},
	{instruction_t::_and, 4U, 5U, {}, 1U, 1U, 2U},
	{instruction_t::_and, 4U, 6U, {}, 1U, 1U, 2U},
	{instruction_t::_and, 4U, 7U, {}, 1U, 1U, 2U},
	{instruction_t::_and, 4U, 0U, {}, 1U, 1U, 3U},
	{instruction_t::_and, 4U, 1U, {}, 1U, 1U, 3U},
	{instruction_t::_and, 4U, 2U, {}, 1U, 1U, 3U},
	{instruction_t::_and, 4U, 3U, {}, 1U, 1U, 3U},
	{instruction_t::_and, 4U, 4U, {}, 1U, 1U, 3U},
	{instruction_t::_and, 4U, 5U, {}, 1U, 1U, 3U},
	{instruction_t::_and, 4U, 6U, {}, 1U, 1U, 3U},
	{instruction_t::_and, 4U, 7U, {}, 1U, 1U, 3U},
	{instruction_t::_and, 4U, 0U, {}, 1U, 1U, 4U},
	{instruction_t::_and, 4U, 1U, {}, 1U, 1U, 4U},
	{instruction_t::_and, 4U, 2U, {}, 1U, 1U, 4U},
	{instruction_t::_and, 4U, 3U, {}, 1U, 1U, 4U},
	{instruction_t::_and, 4U, 4U, {}, 1U, 1U, 4U},
	{instruction_t::_and, 4U, 5U, {}, 1U, 1U, 4U},
	{instruction_t::_and, 4U, 6U, {}, 1U, 1U, 4U},
	{instruction_t::_and, 4U, 7U, {}, 1U, 1U, 4U},
	{instruction_t::_and, 4U, 0U, {}, 1U, 1U, 5U},
	{instruction_t::_and, 4U, 1U, {}, 1U, 1U, 5U},
	{instruction_t::_and, 4U, 2U, {}, 1U, 1U, 5U},
	{instruction_t::_and, 4U, 3U, {}, 1U, 1U, 5U},
	{instruction_t::_and, 4U, 4U, {}, 1U, 1U, 5U},
	{instruction_t::_and, 4U, 5U, {}, 1U, 1U, 5U},
	{instruction_t::_and, 4U, 6U, {}, 1U, 1U, 5U},
	{instruction_t::_and, 4U, 7U, {}, 1U, 1U, 5U},
	{instruction_t::_and, 4U, 0U, {}, 1U, 1U, 6U},
	{instruction_t::_and, 4U, 1U, {}, 1U, 1U, 6U},
	{instruction_t::_and, 4U, 2U, {}, 1U, 1U, 6U},
	{instruction_t::_and, 4U, 3U, {}, 1U, 1U, 6U},
	{instruction_t::_and, 4U, 4U, {}, 1U, 1U, 6U},
	{instruction_t::_and, 4U, 5U, {}, 1U, 1U, 6U},
	{instruction_t::_and, 4U, 6U, {}, 1U, 1U, 6U},
	{instruction_t::_and, 4U, 7U, {}, 1U, 1U, 6U},
	{instruction_t::_and, 4U, 0U, {}, 1U, 1U, 7U},
	{instruction_t::_and, 4U, 1U, {}, 1U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::exg, 4U, 0U, {}, 0U, 17U},
	{instruction_t::exg, 4U, 1U, {}, 0U, 17U},
	{instruction_t::exg, 4U, 2U, {}, 0U, 17U},
	{instruction_t::exg, 4U, 3U, {}, 0U, 17U},
	{instruction_t::exg, 4U, 4U, {}, 0U, 17U},
	{instruction_t::exg, 4U, 5U, {}, 0U, 17U},
	{instruction_t::exg, 4U, 6U, {}, 0U, 17U},
	{instruction_t::exg, 4U, 7U, {}, 0U, 17U},
	{instruction_t::_and, 4U, 0U, {}, 2U, 1U, 2U},
	{instruction_t::_and, 4U, 1U, {}, 2U, 1U, 2U},
	{instruction_t::_and, 4U, 2U, {}, 2U, 1U, 2U},
	{instruction_t::_and, 4U, 3U, {}, 2U, 1U, 2U},
	{instruction_t::_and, 4U, 4U, {}, 2U, 1U, 2U},
	{instruction_t::_and, 4U, 5U, {}, 2U, 1U, 2U},
	{instruction_t::_and, 4U, 6U, {}, 2U, 1U, 2U},
	{instruction_t::_and, 4U, 7U, {}, 2U, 1U, 2U},
	{instruction_t::_and, 4U, 0U, {}, 2U, 1U, 3U},
	{instruction_t::_and, 4U, 1U, {}, 2U, 1U, 3U},
	{instruction_t::_and, 4U, 2U, {}, 2U, 1U, 3U},
	{instruction_t::_and, 4U, 3U, {}, 2U, 1U, 3U},
	{instruction_t::_and, 4U, 4U, {}, 2U, 1U, 3U},
	{instruction_t::_and, 4U, 5U, {}, 2U, 1U, 3U},
	{instruction_t::_and, 4U, 6U, {}, 2U, 1U, 3U},
	{instruction_t::_and, 4U, 7U, {}, 2U, 1U, 3U},
	{instruction_t::_and, 4U, 0U, {}, 2U, 1U, 4U},
	{instruction_t::_and, 4U, 1U, {}, 2U, 1U, 4U},
	{instruction_t::_and, 4U, 2U, {}, 2U, 1U, 4U},
	{instruction_t::_and, 4U, 3U, {}, 2U, 1U, 4U},
	{instruction_t::_and, 4U, 4U, {}, 2U, 1U, 4U},
	{instruction_t::_and, 4U, 5U, {}, 2U, 1U, 4U},
	{instruction_t::_and, 4U, 6U, {}, 2U, 1U, 4U},
	{instruction_t::_and, 4U, 7U, {}, 2U, 1U, 4U},
	{instruction_t::_and, 4U, 0U, {}, 2U, 1U, 5U},
	{instruction_t::_and, 4U, 1U, {}, 2U, 1U, 5U},
	{instruction_t::_and, 4U, 2U, {}, 2U, 1U, 5U},
	{instruction_t::_and, 4U, 3U, {}, 2U, 1U, 5U},
	{instruction_t::_and, 4U, 4U, {}, 2U, 1U, 5U},
	{instruction_t::_and, 4U, 5U, {}, 2U, 1U, 5U},
	{instruction_t::_and, 4U, 6U, {}, 2U, 1U, 5U},
	{instruction_t::_and, 4U, 7U, {}, 2U, 1U, 5U},
	{instruction_t::_and, 4U, 0U, {}, 2U, 1U, 6U},
	{instruction_t::_and, 4U, 1U, {}, 2U, 1U, 6U},
	{instruction_t::_and, 4U, 2U, {}, 2U, 1U, 6U},
	{instruction_t::_and, 4U, 3U, {}, 2U, 1U, 6U},
	{instruction_t::_and, 4U, 4U, {}, 2U, 1U, 6U},
	{instruction_t::_and, 4U, 5U, {}, 2U, 1U, 6U},
	{instruction_t::_and, 4U, 6U, {}, 2U, 1U, 6U},
	{instruction_t::_and, 4U, 7U, {}, 2U, 1U, 6U},
	{instruction_t::_and, 4U, 0U, {}, 2U, 1U, 7U},
	{instruction_t::_and, 4U, 1U, {}, 2U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::muls, 4U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::muls, 4U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::muls, 4U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::muls, 4U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::muls, 4U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::muls, 4U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::muls, 4U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::muls, 4U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::muls, 4U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::muls, 4U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::muls, 4U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::muls, 4U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::muls, 4U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::muls, 4U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::muls, 4U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::muls, 4U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::muls, 4U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::muls, 4U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::muls, 4U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::muls, 4U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::muls, 4U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::muls, 4U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::muls, 4U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::muls, 4U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::muls, 4U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::muls, 4U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::muls, 4U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::muls, 4U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::muls, 4U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::muls, 4U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::muls, 4U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::muls, 4U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::muls, 4U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::muls, 4U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::muls, 4U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::muls, 4U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::muls, 4U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::muls, 4U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::muls, 4U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::muls, 4U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::muls, 4U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::muls, 4U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::muls, 4U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::muls, 4U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::muls, 4U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::muls, 4U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::muls, 4U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::muls, 4U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::muls, 4U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::muls, 4U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::muls, 4U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::muls, 4U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::muls, 4U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_and, 5U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::_and, 5U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::_and, 5U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::_and, 5U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::_and, 5U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::_and, 5U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::_and, 5U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::_and, 5U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_and, 5U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::_and, 5U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::_and, 5U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::_and, 5U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::_and, 5U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::_and, 5U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::_and, 5U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::_and, 5U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::_and, 5U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::_and, 5U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::_and, 5U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::_and, 5U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::_and, 5U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::_and, 5U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::_and, 5U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::_and, 5U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::_and, 5U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::_and, 5U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::_and, 5U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::_and, 5U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::_and, 5U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::_and, 5U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::_and, 5U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::_and, 5U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::_and, 5U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::_and, 5U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::_and, 5U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::_and, 5U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::_and, 5U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::_and, 5U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::_and, 5U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::_and, 5U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::_and, 5U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::_and, 5U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::_and, 5U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::_and, 5U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::_and, 5U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::_and, 5U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::_and, 5U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::_and, 5U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::_and, 5U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::_and, 5U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::_and, 5U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::_and, 5U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::_and, 5U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_and, 5U, 0U, {}, 1U, 0U, 0U},
	{instruction_t::_and, 5U, 1U, {}, 1U, 0U, 0U},
	{instruction_t::_and, 5U, 2U, {}, 1U, 0U, 0U},
	{instruction_t::_and, 5U, 3U, {}, 1U, 0U, 0U},
	{instruction_t::_and, 5U, 4U, {}, 1U, 0U, 0U},
	{instruction_t::_and, 5U, 5U, {}, 1U, 0U, 0U},
	{instruction_t::_and, 5U, 6U, {}, 1U, 0U, 0U},
	{instruction_t::_and, 5U, 7U, {}, 1U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_and, 5U, 0U, {}, 1U, 0U, 2U},
	{instruction_t::_and, 5U, 1U, {}, 1U, 0U, 2U},
	{instruction_t::_and, 5U, 2U, {}, 1U, 0U, 2U},
	{instruction_t::_and, 5U, 3U, {}, 1U, 0U, 2U},
	{instruction_t::_and, 5U, 4U, {}, 1U, 0U, 2U},
	{instruction_t::_and, 5U, 5U, {}, 1U, 0U, 2U},
	{instruction_t::_and, 5U, 6U, {}, 1U, 0U, 2U},
	{instruction_t::_and, 5U, 7U, {}, 1U, 0U, 2U},
	{instruction_t::_and, 5U, 0U, {}, 1U, 0U, 3U},
	{instruction_t::_and, 5U, 1U, {}, 1U, 0U, 3U},
	{instruction_t::_and, 5U, 2U, {}, 1U, 0U, 3U},
	{instruction_t::_and, 5U, 3U, {}, 1U, 0U, 3U},
	{instruction_t::_and, 5U, 4U, {}, 1U, 0U, 3U},
	{instruction_t::_and, 5U, 5U, {}, 1U, 0U, 3U},
	{instruction_t::_and, 5U, 6U, {}, 1U, 0U, 3U},
	{instruction_t::_and, 5U, 7U, {}, 1U, 0U, 3U},
	{instruction_t::_and, 5U, 0U, {}, 1U, 0U, 4U},
	{instruction_t::_and, 5U, 1U, {}, 1U, 0U, 4U},
	{instruction_t::_and, 5U, 2U, {}, 1U, 0U, 4U},
	{instruction_t::_and, 5U, 3U, {}, 1U, 0U, 4U},
	{instruction_t::_and, 5U, 4U, {}, 1U, 0U, 4U},
	{instruction_t::_and, 5U, 5U, {}, 1U, 0U, 4U},
	{instruction_t::_and, 5U, 6U, {}, 1U, 0U, 4U},
	{instruction_t::_and, 5U, 7U, {}, 1U, 0U, 4U},
	{instruction_t::_and, 5U, 0U, {}, 1U, 0U, 5U},
	{instruction_t::_and, 5U, 1U, {}, 1U, 0U, 5U},
	{instruction_t::_and, 5U, 2U, {}, 1U, 0U, 5U},
	{instruction_t::_and, 5U, 3U, {}, 1U, 0U, 5U},
	{instruction_t::_and, 5U, 4U, {}, 1U, 0U, 5U},
	{instruction_t::_and, 5U, 5U, {}, 1U, 0U, 5U},
	{instruction_t::_and, 5U, 6U, {}, 1U, 0U, 5U},
	{instruction_t::_and, 5U, 7U, {}, 1U, 0U, 5U},
	{instruction_t::_and, 5U, 0U, {}, 1U, 0U, 6U},
	{instruction_t::_and, 5U, 1U, {}, 1U, 0U, 6U},
	{instruction_t::_and, 5U, 2U, {}, 1U, 0U, 6U},
	{instruction_t::_and, 5U, 3U, {}, 1U, 0U, 6U},
	{instruction_t::_and, 5U, 4U, {}, 1U, 0U, 6U},
	{instruction_t::_and, 5U, 5U, {}, 1U, 0U, 6U},
	{instruction_t::_and, 5U, 6U, {}, 1U, 0U, 6U},
	{instruction_t::_and, 5U, 7U, {}, 1U, 0U, 6U},
	{instruction_t::_and, 5U, 0U, {}, 1U, 0U, 7U},
	{instruction_t::_and, 5U, 1U, {}, 1U, 0U, 7U},
	{instruction_t::_and, 5U, 2U, {}, 1U, 0U, 7U},
	{instruction_t::_and, 5U, 3U, {}, 1U, 0U, 7U},
	{instruction_t::_and, 5U, 4U, {}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_and, 5U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::_and, 5U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::_and, 5U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::_and, 5U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::_and, 5U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::_and, 5U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::_and, 5U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::_and, 5U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_and, 5U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::_and, 5U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::_and, 5U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::_and, 5U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::_and, 5U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::_and, 5U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::_and, 5U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::_and, 5U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::_and, 5U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::_and, 5U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::_and, 5U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::_and, 5U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::_and, 5U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::_and, 5U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::_and, 5U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::_and, 5U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::_and, 5U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::_and, 5U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::_and, 5U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::_and, 5U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::_and, 5U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::_and, 5U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::_and, 5U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::_and, 5U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::_and, 5U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::_and, 5U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::_and, 5U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::_and, 5U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::_and, 5U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::_and, 5U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::_and, 5U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::_and, 5U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::_and, 5U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::_and, 5U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::_and, 5U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::_and, 5U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::_and, 5U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::_and, 5U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::_and, 5U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::_and, 5U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::_and, 5U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::_and, 5U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::_and, 5U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::_and, 5U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::_and, 5U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::mulu, 5U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::mulu, 5U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::mulu, 5U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::mulu, 5U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::mulu, 5U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::mulu, 5U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::mulu, 5U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::mulu, 5U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::mulu, 5U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::mulu, 5U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::mulu, 5U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::mulu, 5U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::mulu, 5U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::mulu, 5U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::mulu, 5U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::mulu, 5U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::mulu, 5U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::mulu, 5U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::mulu, 5U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::mulu, 5U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::mulu, 5U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::mulu, 5U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::mulu, 5U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::mulu, 5U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::mulu, 5U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::mulu, 5U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::mulu, 5U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::mulu, 5U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::mulu, 5U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::mulu, 5U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::mulu, 5U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::mulu, 5U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::mulu, 5U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::mulu, 5U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::mulu, 5U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::mulu, 5U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::mulu, 5U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::mulu, 5U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::mulu, 5U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::mulu, 5U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::mulu, 5U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::mulu, 5U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::mulu, 5U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::mulu, 5U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::mulu, 5U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::mulu, 5U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::mulu, 5U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::mulu, 5U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::mulu, 5U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::mulu, 5U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::mulu, 5U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::mulu, 5U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::mulu, 5U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::abcd, 5U, 0U, {}},
	{instruction_t::abcd, 5U, 1U, {}},
	{instruction_t::abcd, 5U, 2U, {}},
	{instruction_t::abcd, 5U, 3U, {}},
	{instruction_t::abcd, 5U, 4U, {}},
	{instruction_t::abcd, 5U, 5U, {}},
	{instruction_t::abcd, 5U, 6U, {}},
	{instruction_t::abcd, 5U, 7U, {}},
	{instruction_t::abcd, 5U, 0U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::abcd, 5U, 1U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::abcd, 5U, 2U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::abcd, 5U, 3U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::abcd, 5U, 4U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::abcd, 5U, 5U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::abcd, 5U, 6U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::abcd, 5U, 7U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::_and, 5U, 0U, {}, 0U, 1U, 2U},
	{instruction_t::_and, 5U, 1U, {}, 0U, 1U, 2U},
	{instruction_t::_and, 5U, 2U, {}, 0U, 1U, 2U},
	{instruction_t::_and, 5U, 3U, {}, 0U, 1U, 2U},
	{instruction_t::_and, 5U, 4U, {}, 0U, 1U, 2U},
	{instruction_t::_and, 5U, 5U, {}, 0U, 1U, 2U},
	{instruction_t::_and, 5U, 6U, {}, 0U, 1U, 2U},
	{instruction_t::_and, 5U, 7U, {}, 0U, 1U, 2U},
	{instruction_t::_and, 5U, 0U, {}, 0U, 1U, 3U},
	{instruction_t::_and, 5U, 1U, {}, 0U, 1U, 3U},
	{instruction_t::_and, 5U, 2U, {}, 0U, 1U, 3U},
	{instruction_t::_and, 5U, 3U, {}, 0U, 1U, 3U},
	{instruction_t::_and, 5U, 4U, {}, 0U, 1U, 3U},
	{instruction_t::_and, 5U, 5U, {}, 0U, 1U, 3U},
	{instruction_t::_and, 5U, 6U, {}, 0U, 1U, 3U},
	{instruction_t::_and, 5U, 7U, {}, 0U, 1U, 3U},
	{instruction_t::_and, 5U, 0U, {}, 0U, 1U, 4U},
	{instruction_t::_and, 5U, 1U, {}, 0U, 1U, 4U},
	{instruction_t::_and, 5U, 2U, {}, 0U, 1U, 4U},
	{instruction_t::_and, 5U, 3U, {}, 0U, 1U, 4U},
	{instruction_t::_and, 5U, 4U, {}, 0U, 1U, 4U},
	{instruction_t::_and, 5U, 5U, {}, 0U, 1U, 4U},
	{instruction_t::_and, 5U, 6U, {}, 0U, 1U, 4U},
	{instruction_t::_and, 5U, 7U, {}, 0U, 1U, 4U},
	{instruction_t::_and, 5U, 0U, {}, 0U, 1U, 5U},
	{instruction_t::_and, 5U, 1U, {}, 0U, 1U, 5U},
	{instruction_t::_and, 5U, 2U, {}, 0U, 1U, 5U},
	{instruction_t::_and, 5U, 3U, {}, 0U, 1U, 5U},
	{instruction_t::_and, 5U, 4U, {}, 0U, 1U, 5U},
	{instruction_t::_and, 5U, 5U, {}, 0U, 1U, 5U},
	{instruction_t::_and, 5U, 6U, {}, 0U, 1U, 5U},
	{instruction_t::_and, 5U, 7U, {}, 0U, 1U, 5U},
	{instruction_t::_and, 5U, 0U, {}, 0U, 1U, 6U},
	{instruction_t::_and, 5U, 1U, {}, 0U, 1U, 6U},
	{instruction_t::_and, 5U, 2U, {}, 0U, 1U, 6U},
	{instruction_t::_and, 5U, 3U, {}, 0U, 1U, 6U},
	{instruction_t::_and, 5U, 4U, {}, 0U, 1U, 6U},
	{instruction_t::_and, 5U, 5U, {}, 0U, 1U, 6U},
	{instruction_t::_and, 5U, 6U, {}, 0U, 1U, 6U},
	{instruction_t::_and, 5U, 7U, {}, 0U, 1U, 6U},
	{instruction_t::_and, 5U, 0U, {}, 0U, 1U, 7U},
	{instruction_t::_and, 5U, 1U, {}, 0U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::exg, 5U, 0U, {}, 0U, 8U},
	{instruction_t::exg, 5U, 1U, {}, 0U, 8U},
	{instruction_t::exg, 5U, 2U, {}, 0U, 8U},
	{instruction_t::exg, 5U, 3U, {}, 0U, 8U},
	{instruction_t::exg, 5U, 4U, {}, 0U, 8U},
	{instruction_t::exg, 5U, 5U, {}, 0U, 8U},
	{instruction_t::exg, 5U, 6U, {}, 0U, 8U},
	{instruction_t::exg, 5U, 7U, {}, 0U, 8U},
	{instruction_t::exg, 5U, 0U, {}, 0U, 9U},
	{instruction_t::exg, 5U, 1U, {}, 0U, 9U},
	{instruction_t::exg, 5U, 2U, {}, 0U, 9U},
	{instruction_t::exg, 5U, 3U, {}, 0U, 9U},
	{instruction_t::exg, 5U, 4U, {}, 0U, 9U},
	{instruction_t::exg, 5U, 5U, {}, 0U, 9U},
	{instruction_t::exg, 5U, 6U, {}, 0U, 9U},
	{instruction_t::exg, 5U, 7U, {}, 0U, 9U},
	{instruction_t::_and, 5U, 0U, {}, 1U, 1U, 2U},
	{instruction_t::_and, 5U, 1U, {}, 1U, 1U, 2U},
	{instruction_t::_and, 5U, 2U, {}, 1U, 1U, 2U},
	{instruction_t::_and, 5U, 3U, {}, 1U, 1U, 2U},
	{instruction_t::_and, 5U, 4U, {}, 1U, 1U, 2U},
	{instruction_t::_and, 5U, 5U, {}, 1U, 1U, 2U},
	{instruction_t::_and, 5U, 6U, {}, 1U, 1U, 2U},
	{instruction_t::_and, 5U, 7U, {}, 1U, 1U, 2U},
	{instruction_t::_and, 5U, 0U, {}, 1U, 1U, 3U},
	{instruction_t::_and, 5U, 1U, {}, 1U, 1U, 3U},
	{instruction_t::_and, 5U, 2U, {}, 1U, 1U, 3U},
	{instruction_t::_and, 5U, 3U, {}, 1U, 1U, 3U},
	{instruction_t::_and, 5U, 4U, {}, 1U, 1U, 3U},
	{instruction_t::_and, 5U, 5U, {}, 1U, 1U, 3U},
	{instruction_t::_and, 5U, 6U, {}, 1U, 1U, 3U},
	{instruction_t::_and, 5U, 7U, {}, 1U, 1U, 3U},
	{instruction_t::_and, 5U, 0U, {}, 1U, 1U, 4U},
	{instruction_t::_and, 5U, 1U, {}, 1U, 1U, 4U},
	{instruction_t::_and, 5U, 2U, {}, 1U, 1U, 4U},
	{instruction_t::_and, 5U, 3U, {}, 1U, 1U, 4U},
	{instruction_t::_and, 5U, 4U, {}, 1U, 1U, 4U},
	{instruction_t::_and, 5U, 5U, {}, 1U, 1U, 4U},
	{instruction_t::_and, 5U, 6U, {}, 1U, 1U, 4U},
	{instruction_t::_and, 5U, 7U, {}, 1U, 1U, 4U},
	{instruction_t::_and, 5U, 0U, {}, 1U, 1U, 5U},
	{instruction_t::_and, 5U, 1U, {}, 1U, 1U, 5U},
	{instruction_t::_and, 5U, 2U, {}, 1U, 1U, 5U},
	{instruction_t::_and, 5U, 3U, {}, 1U, 1U, 5U},
	{instruction_t::_and, 5U, 4U, {}, 1U, 1U, 5U},
	{instruction_t::_and, 5U, 5U, {}, 1U, 1U, 5U},
	{instruction_t::_and, 5U, 6U, {}, 1U, 1U, 5U},
	{instruction_t::_and, 5U, 7U, {}, 1U, 1U, 5U},
	{instruction_t::_and, 5U, 0U, {}, 1U, 1U, 6U},
	{instruction_t::_and, 5U, 1U, {}, 1U, 1U, 6U},
	{instruction_t::_and, 5U, 2U, {}, 1U, 1U, 6U},
	{instruction_t::_and, 5U, 3U, {}, 1U, 1U, 6U},
	{instruction_t::_and, 5U, 4U, {}, 1U, 1U, 6U},
	{instruction_t::_and, 5U, 5U, {}, 1U, 1U, 6U},
	{instruction_t::_and, 5U, 6U, {}, 1U, 1U, 6U},
	{instruction_t::_and, 5U, 7U, {}, 1U, 1U, 6U},
	{instruction_t::_and, 5U, 0U, {}, 1U, 1U, 7U},
	{instruction_t::_and, 5U, 1U, {}, 1U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::exg, 5U, 0U, {}, 0U, 17U},
	{instruction_t::exg, 5U, 1U, {}, 0U, 17U},
	{instruction_t::exg, 5U, 2U, {}, 0U, 17U},
	{instruction_t::exg, 5U, 3U, {}, 0U, 17U},
	{instruction_t::exg, 5U, 4U, {}, 0U, 17U},
	{instruction_t::exg, 5U, 5U, {}, 0U, 17U},
	{instruction_t::exg, 5U, 6U, {}, 0U, 17U},
	{instruction_t::exg, 5U, 7U, {}, 0U, 17U},
	{instruction_t::_and, 5U, 0U, {}, 2U, 1U, 2U},
	{instruction_t::_and, 5U, 1U, {}, 2U, 1U, 2U},
	{instruction_t::_and, 5U, 2U, {}, 2U, 1U, 2U},
	{instruction_t::_and, 5U, 3U, {}, 2U, 1U, 2U},
	{instruction_t::_and, 5U, 4U, {}, 2U, 1U, 2U},
	{instruction_t::_and, 5U, 5U, {}, 2U, 1U, 2U},
	{instruction_t::_and, 5U, 6U, {}, 2U, 1U, 2U},
	{instruction_t::_and, 5U, 7U, {}, 2U, 1U, 2U},
	{instruction_t::_and, 5U, 0U, {}, 2U, 1U, 3U},
	{instruction_t::_and, 5U, 1U, {}, 2U, 1U, 3U},
	{instruction_t::_and, 5U, 2U, {}, 2U, 1U, 3U},
	{instruction_t::_and, 5U, 3U, {}, 2U, 1U, 3U},
	{instruction_t::_and, 5U, 4U, {}, 2U, 1U, 3U},
	{instruction_t::_and, 5U, 5U, {}, 2U, 1U, 3U},
	{instruction_t::_and, 5U, 6U, {}, 2U, 1U, 3U},
	{instruction_t::_and, 5U, 7U, {}, 2U, 1U, 3U},
	{instruction_t::_and, 5U, 0U, {}, 2U, 1U, 4U},
	{instruction_t::_and, 5U, 1U, {}, 2U, 1U, 4U},
	{instruction_t::_and, 5U, 2U, {}, 2U, 1U, 4U},
	{instruction_t::_and, 5U, 3U, {}, 2U, 1U, 4U},
	{instruction_t::_and, 5U, 4U, {}, 2U, 1U, 4U},
	{instruction_t::_and, 5U, 5U, {}, 2U, 1U, 4U},
	{instruction_t::_and, 5U, 6U, {}, 2U, 1U, 4U},
	{instruction_t::_and, 5U, 7U, {}, 2U, 1U, 4U},
	{instruction_t::_and, 5U, 0U, {}, 2U, 1U, 5U},
	{instruction_t::_and, 5U, 1U, {}, 2U, 1U, 5U},
	{instruction_t::_and, 5U, 2U, {}, 2U, 1U, 5U},
	{instruction_t::_and, 5U, 3U, {}, 2U, 1U, 5U},
	{instruction_t::_and, 5U, 4U, {}, 2U, 1U, 5U},
	{instruction_t::_and, 5U, 5U, {}, 2U, 1U, 5U},
	{instruction_t::_and, 5U, 6U, {}, 2U, 1U, 5U},
	{instruction_t::_and, 5U, 7U, {}, 2U, 1U, 5U},
	{instruction_t::_and, 5U, 0U, {}, 2U, 1U, 6U},
	{instruction_t::_and, 5U, 1U, {}, 2U, 1U, 6U},
	{instruction_t::_and, 5U, 2U, {}, 2U, 1U, 6U},
	{instruction_t::_and, 5U, 3U, {}, 2U, 1U, 6U},
	{instruction_t::_and, 5U, 4U, {}, 2U, 1U, 6U},
	{instruction_t::_and, 5U, 5U, {}, 2U, 1U, 6U},
	{instruction_t::_and, 5U, 6U, {}, 2U, 1U, 6U},
	{instruction_t::_and, 5U, 7U, {}, 2U, 1U, 6U},
	{instruction_t::_and, 5U, 0U, {}, 2U, 1U, 7U},
	{instruction_t::_and, 5U, 1U, {}, 2U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::muls, 5U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::muls, 5U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::muls, 5U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::muls, 5U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::muls, 5U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::muls, 5U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::muls, 5U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::muls, 5U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::muls, 5U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::muls, 5U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::muls, 5U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::muls, 5U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::muls, 5U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::muls, 5U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::muls, 5U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::muls, 5U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::muls, 5U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::muls, 5U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::muls, 5U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::muls, 5U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::muls, 5U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::muls, 5U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::muls, 5U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::muls, 5U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::muls, 5U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::muls, 5U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::muls, 5U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::muls, 5U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::muls, 5U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::muls, 5U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::muls, 5U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::muls, 5U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::muls, 5U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::muls, 5U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::muls, 5U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::muls, 5U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::muls, 5U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::muls, 5U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::muls, 5U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::muls, 5U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::muls, 5U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::muls, 5U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::muls, 5U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::muls, 5U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::muls, 5U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::muls, 5U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::muls, 5U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::muls, 5U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::muls, 5U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::muls, 5U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::muls, 5U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::muls, 5U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::muls, 5U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_and, 6U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::_and, 6U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::_and, 6U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::_and, 6U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::_and, 6U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::_and, 6U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::_and, 6U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::_and, 6U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_and, 6U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::_and, 6U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::_and, 6U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::_and, 6U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::_and, 6U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::_and, 6U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::_and, 6U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::_and, 6U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::_and, 6U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::_and, 6U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::_and, 6U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::_and, 6U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::_and, 6U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::_and, 6U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::_and, 6U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::_and, 6U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::_and, 6U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::_and, 6U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::_and, 6U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::_and, 6U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::_and, 6U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::_and, 6U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::_and, 6U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::_and, 6U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::_and, 6U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::_and, 6U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::_and, 6U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::_and, 6U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::_and, 6U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::_and, 6U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::_and, 6U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::_and, 6U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::_and, 6U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::_and, 6U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::_and, 6U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::_and, 6U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::_and, 6U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::_and, 6U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::_and, 6U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::_and, 6U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::_and, 6U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::_and, 6U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::_and, 6U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::_and, 6U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::_and, 6U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_and, 6U, 0U, {}, 1U, 0U, 0U},
	{instruction_t::_and, 6U, 1U, {}, 1U, 0U, 0U},
	{instruction_t::_and, 6U, 2U, {}, 1U, 0U, 0U},
	{instruction_t::_and, 6U, 3U, {}, 1U, 0U, 0U},
	{instruction_t::_and, 6U, 4U, {}, 1U, 0U, 0U},
	{instruction_t::_and, 6U, 5U, {}, 1U, 0U, 0U},
	{instruction_t::_and, 6U, 6U, {}, 1U, 0U, 0U},
	{instruction_t::_and, 6U, 7U, {}, 1U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_and, 6U, 0U, {}, 1U, 0U, 2U},
	{instruction_t::_and, 6U, 1U, {}, 1U, 0U, 2U},
	{instruction_t::_and, 6U, 2U, {}, 1U, 0U, 2U},
	{instruction_t::_and, 6U, 3U, {}, 1U, 0U, 2U},
	{instruction_t::_and, 6U, 4U, {}, 1U, 0U, 2U},
	{instruction_t::_and, 6U, 5U, {}, 1U, 0U, 2U},
	{instruction_t::_and, 6U, 6U, {}, 1U, 0U, 2U},
	{instruction_t::_and, 6U, 7U, {}, 1U, 0U, 2U},
	{instruction_t::_and, 6U, 0U, {}, 1U, 0U, 3U},
	{instruction_t::_and, 6U, 1U, {}, 1U, 0U, 3U},
	{instruction_t::_and, 6U, 2U, {}, 1U, 0U, 3U},
	{instruction_t::_and, 6U, 3U, {}, 1U, 0U, 3U},
	{instruction_t::_and, 6U, 4U, {}, 1U, 0U, 3U},
	{instruction_t::_and, 6U, 5U, {}, 1U, 0U, 3U},
	{instruction_t::_and, 6U, 6U, {}, 1U, 0U, 3U},
	{instruction_t::_and, 6U, 7U, {}, 1U, 0U, 3U},
	{instruction_t::_and, 6U, 0U, {}, 1U, 0U, 4U},
	{instruction_t::_and, 6U, 1U, {}, 1U, 0U, 4U},
	{instruction_t::_and, 6U, 2U, {}, 1U, 0U, 4U},
	{instruction_t::_and, 6U, 3U, {}, 1U, 0U, 4U},
	{instruction_t::_and, 6U, 4U, {}, 1U, 0U, 4U},
	{instruction_t::_and, 6U, 5U, {}, 1U, 0U, 4U},
	{instruction_t::_and, 6U, 6U, {}, 1U, 0U, 4U},
	{instruction_t::_and, 6U, 7U, {}, 1U, 0U, 4U},
	{instruction_t::_and, 6U, 0U, {}, 1U, 0U, 5U},
	{instruction_t::_and, 6U, 1U, {}, 1U, 0U, 5U},
	{instruction_t::_and, 6U, 2U, {}, 1U, 0U, 5U},
	{instruction_t::_and, 6U, 3U, {}, 1U, 0U, 5U},
	{instruction_t::_and, 6U, 4U, {}, 1U, 0U, 5U},
	{instruction_t::_and, 6U, 5U, {}, 1U, 0U, 5U},
	{instruction_t::_and, 6U, 6U, {}, 1U, 0U, 5U},
	{instruction_t::_and, 6U, 7U, {}, 1U, 0U, 5U},
	{instruction_t::_and, 6U, 0U, {}, 1U, 0U, 6U},
	{instruction_t::_and, 6U, 1U, {}, 1U, 0U, 6U},
	{instruction_t::_and, 6U, 2U, {}, 1U, 0U, 6U},
	{instruction_t::_and, 6U, 3U, {}, 1U, 0U, 6U},
	{instruction_t::_and, 6U, 4U, {}, 1U, 0U, 6U},
	{instruction_t::_and, 6U, 5U, {}, 1U, 0U, 6U},
	{instruction_t::_and, 6U, 6U, {}, 1U, 0U, 6U},
	{instruction_t::_and, 6U, 7U, {}, 1U, 0U, 6U},
	{instruction_t::_and, 6U, 0U, {}, 1U, 0U, 7U},
	{instruction_t::_and, 6U, 1U, {}, 1U, 0U, 7U},
	{instruction_t::_and, 6U, 2U, {}, 1U, 0U, 7U},
	{instruction_t::_and, 6U, 3U, {}, 1U, 0U, 7U},
	{instruction_t::_and, 6U, 4U, {}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_and, 6U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::_and, 6U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::_and, 6U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::_and, 6U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::_and, 6U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::_and, 6U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::_and, 6U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::_and, 6U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_and, 6U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::_and, 6U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::_and, 6U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::_and, 6U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::_and, 6U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::_and, 6U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::_and, 6U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::_and, 6U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::_and, 6U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::_and, 6U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::_and, 6U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::_and, 6U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::_and, 6U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::_and, 6U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::_and, 6U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::_and, 6U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::_and, 6U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::_and, 6U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::_and, 6U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::_and, 6U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::_and, 6U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::_and, 6U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::_and, 6U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::_and, 6U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::_and, 6U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::_and, 6U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::_and, 6U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::_and, 6U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::_and, 6U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::_and, 6U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::_and, 6U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::_and, 6U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::_and, 6U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::_and, 6U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::_and, 6U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::_and, 6U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::_and, 6U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::_and, 6U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::_and, 6U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::_and, 6U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::_and, 6U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::_and, 6U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::_and, 6U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::_and, 6U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::_and, 6U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::mulu, 6U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::mulu, 6U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::mulu, 6U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::mulu, 6U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::mulu, 6U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::mulu, 6U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::mulu, 6U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::mulu, 6U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::mulu, 6U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::mulu, 6U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::mulu, 6U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::mulu, 6U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::mulu, 6U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::mulu, 6U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::mulu, 6U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::mulu, 6U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::mulu, 6U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::mulu, 6U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::mulu, 6U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::mulu, 6U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::mulu, 6U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::mulu, 6U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::mulu, 6U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::mulu, 6U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::mulu, 6U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::mulu, 6U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::mulu, 6U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::mulu, 6U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::mulu, 6U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::mulu, 6U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::mulu, 6U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::mulu, 6U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::mulu, 6U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::mulu, 6U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::mulu, 6U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::mulu, 6U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::mulu, 6U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::mulu, 6U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::mulu, 6U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::mulu, 6U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::mulu, 6U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::mulu, 6U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::mulu, 6U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::mulu, 6U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::mulu, 6U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::mulu, 6U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::mulu, 6U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::mulu, 6U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::mulu, 6U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::mulu, 6U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::mulu, 6U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::mulu, 6U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::mulu, 6U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::abcd, 6U, 0U, {}},
	{instruction_t::abcd, 6U, 1U, {}},
	{instruction_t::abcd, 6U, 2U, {}},
	{instruction_t::abcd, 6U, 3U, {}},
	{instruction_t::abcd, 6U, 4U, {}},
	{instruction_t::abcd, 6U, 5U, {}},
	{instruction_t::abcd, 6U, 6U, {}},
	{instruction_t::abcd, 6U, 7U, {}},
	{instruction_t::abcd, 6U, 0U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::abcd, 6U, 1U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::abcd, 6U, 2U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::abcd, 6U, 3U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::abcd, 6U, 4U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::abcd, 6U, 5U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::abcd, 6U, 6U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::abcd, 6U, 7U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::_and, 6U, 0U, {}, 0U, 1U, 2U},
	{instruction_t::_and, 6U, 1U, {}, 0U, 1U, 2U},
	{instruction_t::_and, 6U, 2U, {}, 0U, 1U, 2U},
	{instruction_t::_and, 6U, 3U, {}, 0U, 1U, 2U},
	{instruction_t::_and, 6U, 4U, {}, 0U, 1U, 2U},
	{instruction_t::_and, 6U, 5U, {}, 0U, 1U, 2U},
	{instruction_t::_and, 6U, 6U, {}, 0U, 1U, 2U},
	{instruction_t::_and, 6U, 7U, {}, 0U, 1U, 2U},
	{instruction_t::_and, 6U, 0U, {}, 0U, 1U, 3U},
	{instruction_t::_and, 6U, 1U, {}, 0U, 1U, 3U},
	{instruction_t::_and, 6U, 2U, {}, 0U, 1U, 3U},
	{instruction_t::_and, 6U, 3U, {}, 0U, 1U, 3U},
	{instruction_t::_and, 6U, 4U, {}, 0U, 1U, 3U},
	{instruction_t::_and, 6U, 5U, {}, 0U, 1U, 3U},
	{instruction_t::_and, 6U, 6U, {}, 0U, 1U, 3U},
	{instruction_t::_and, 6U, 7U, {}, 0U, 1U, 3U},
	{instruction_t::_and, 6U, 0U, {}, 0U, 1U, 4U},
	{instruction_t::_and, 6U, 1U, {}, 0U, 1U, 4U},
	{instruction_t::_and, 6U, 2U, {}, 0U, 1U, 4U},
	{instruction_t::_and, 6U, 3U, {}, 0U, 1U, 4U},
	{instruction_t::_and, 6U, 4U, {}, 0U, 1U, 4U},
	{instruction_t::_and, 6U, 5U, {}, 0U, 1U, 4U},
	{instruction_t::_and, 6U, 6U, {}, 0U, 1U, 4U},
	{instruction_t::_and, 6U, 7U, {}, 0U, 1U, 4U},
	{instruction_t::_and, 6U, 0U, {}, 0U, 1U, 5U},
	{instruction_t::_and, 6U, 1U, {}, 0U, 1U, 5U},
	{instruction_t::_and, 6U, 2U, {}, 0U, 1U, 5U},
	{instruction_t::_and, 6U, 3U, {}, 0U, 1U, 5U},
	{instruction_t::_and, 6U, 4U, {}, 0U, 1U, 5U},
	{instruction_t::_and, 6U, 5U, {}, 0U, 1U, 5U},
	{instruction_t::_and, 6U, 6U, {}, 0U, 1U, 5U},
	{instruction_t::_and, 6U, 7U, {}, 0U, 1U, 5U},
	{instruction_t::_and, 6U, 0U, {}, 0U, 1U, 6U},
	{instruction_t::_and, 6U, 1U, {}, 0U, 1U, 6U},
	{instruction_t::_and, 6U, 2U, {}, 0U, 1U, 6U},
	{instruction_t::_and, 6U, 3U, {}, 0U, 1U, 6U},
	{instruction_t::_and, 6U, 4U, {}, 0U, 1U, 6U},
	{instruction_t::_and, 6U, 5U, {}, 0U, 1U, 6U},
	{instruction_t::_and, 6U, 6U, {}, 0U, 1U, 6U},
	{instruction_t::_and, 6U, 7U, {}, 0U, 1U, 6U},
	{instruction_t::_and, 6U, 0U, {}, 0U, 1U, 7U},
	{instruction_t::_and, 6U, 1U, {}, 0U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::exg, 6U, 0U, {}, 0U, 8U},
	{instruction_t::exg, 6U, 1U, {}, 0U, 8U},
	{instruction_t::exg, 6U, 2U, {}, 0U, 8U},
	{instruction_t::exg, 6U, 3U, {}, 0U, 8U},
	{instruction_t::exg, 6U, 4U, {}, 0U, 8U},
	{instruction_t::exg, 6U, 5U, {}, 0U, 8U},
	{instruction_t::exg, 6U, 6U, {}, 0U, 8U},
	{instruction_t::exg, 6U, 7U, {}, 0U, 8U},
	{instruction_t::exg, 6U, 0U, {}, 0U, 9U},
	{instruction_t::exg, 6U, 1U, {}, 0U, 9U},
	{instruction_t::exg, 6U, 2U, {}, 0U, 9U},
	{instruction_t::exg, 6U, 3U, {}, 0U, 9U},
	{instruction_t::exg, 6U, 4U, {}, 0U, 9U},
	{instruction_t::exg, 6U, 5U, {}, 0U, 9U},
	{instruction_t::exg, 6U, 6U, {}, 0U, 9U},
	{instruction_t::exg, 6U, 7U, {}, 0U, 9U},
	{instruction_t::_and, 6U, 0U, {}, 1U, 1U, 2U},
	{instruction_t::_and, 6U, 1U, {}, 1U, 1U, 2U},
	{instruction_t::_and, 6U, 2U, {}, 1U, 1U, 2U},
	{instruction_t::_and, 6U, 3U, {}, 1U, 1U, 2U},
	{instruction_t::_and, 6U, 4U, {}, 1U, 1U, 2U},
	{instruction_t::_and, 6U, 5U, {}, 1U, 1U, 2U},
	{instruction_t::_and, 6U, 6U, {}, 1U, 1U, 2U},
	{instruction_t::_and, 6U, 7U, {}, 1U, 1U, 2U},
	{instruction_t::_and, 6U, 0U, {}, 1U, 1U, 3U},
	{instruction_t::_and, 6U, 1U, {}, 1U, 1U, 3U},
	{instruction_t::_and, 6U, 2U, {}, 1U, 1U, 3U},
	{instruction_t::_and, 6U, 3U, {}, 1U, 1U, 3U},
	{instruction_t::_and, 6U, 4U, {}, 1U, 1U, 3U},
	{instruction_t::_and, 6U, 5U, {}, 1U, 1U, 3U},
	{instruction_t::_and, 6U, 6U, {}, 1U, 1U, 3U},
	{instruction_t::_and, 6U, 7U, {}, 1U, 1U, 3U},
	{instruction_t::_and, 6U, 0U, {}, 1U, 1U, 4U},
	{instruction_t::_and, 6U, 1U, {}, 1U, 1U, 4U},
	{instruction_t::_and, 6U, 2U, {}, 1U, 1U, 4U},
	{instruction_t::_and, 6U, 3U, {}, 1U, 1U, 4U},
	{instruction_t::_and, 6U, 4U, {}, 1U, 1U, 4U},
	{instruction_t::_and, 6U, 5U, {}, 1U, 1U, 4U},
	{instruction_t::_and, 6U, 6U, {}, 1U, 1U, 4U},
	{instruction_t::_and, 6U, 7U, {}, 1U, 1U, 4U},
	{instruction_t::_and, 6U, 0U, {}, 1U, 1U, 5U},
	{instruction_t::_and, 6U, 1U, {}, 1U, 1U, 5U},
	{instruction_t::_and, 6U, 2U, {}, 1U, 1U, 5U},
	{instruction_t::_and, 6U, 3U, {}, 1U, 1U, 5U},
	{instruction_t::_and, 6U, 4U, {}, 1U, 1U, 5U},
	{instruction_t::_and, 6U, 5U, {}, 1U, 1U, 5U},
	{instruction_t::_and, 6U, 6U, {}, 1U, 1U, 5U},
	{instruction_t::_and, 6U, 7U, {}, 1U, 1U, 5U},
	{instruction_t::_and, 6U, 0U, {}, 1U, 1U, 6U},
	{instruction_t::_and, 6U, 1U, {}, 1U, 1U, 6U},
	{instruction_t::_and, 6U, 2U, {}, 1U, 1U, 6U},
	{instruction_t::_and, 6U, 3U, {}, 1U, 1U, 6U},
	{instruction_t::_and, 6U, 4U, {}, 1U, 1U, 6U},
	{instruction_t::_and, 6U, 5U, {}, 1U, 1U, 6U},
	{instruction_t::_and, 6U, 6U, {}, 1U, 1U, 6U},
	{instruction_t::_and, 6U, 7U, {}, 1U, 1U, 6U},
	{instruction_t::_and, 6U, 0U, {}, 1U, 1U, 7U},
	{instruction_t::_and, 6U, 1U, {}, 1U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::exg, 6U, 0U, {}, 0U, 17U},
	{instruction_t::exg, 6U, 1U, {}, 0U, 17U},
	{instruction_t::exg, 6U, 2U, {}, 0U, 17U},
	{instruction_t::exg, 6U, 3U, {}, 0U, 17U},
	{instruction_t::exg, 6U, 4U, {}, 0U, 17U},
	{instruction_t::exg, 6U, 5U, {}, 0U, 17U},
	{instruction_t::exg, 6U, 6U, {}, 0U, 17U},
	{instruction_t::exg, 6U, 7U, {}, 0U, 17U},
	{instruction_t::_and, 6U, 0U, {}, 2U, 1U, 2U},
	{instruction_t::_and, 6U, 1U, {}, 2U, 1U, 2U},
	{instruction_t::_and, 6U, 2U, {}, 2U, 1U, 2U},
	{instruction_t::_and, 6U, 3U, {}, 2U, 1U, 2U},
	{instruction_t::_and, 6U, 4U, {}, 2U, 1U, 2U},
	{instruction_t::_and, 6U, 5U, {}, 2U, 1U, 2U},
	{instruction_t::_and, 6U, 6U, {}, 2U, 1U, 2U},
	{instruction_t::_and, 6U, 7U, {}, 2U, 1U, 2U},
	{instruction_t::_and, 6U, 0U, {}, 2U, 1U, 3U},
	{instruction_t::_and, 6U, 1U, {}, 2U, 1U, 3U},
	{instruction_t::_and, 6U, 2U, {}, 2U, 1U, 3U},
	{instruction_t::_and, 6U, 3U, {}, 2U, 1U, 3U},
	{instruction_t::_and, 6U, 4U, {}, 2U, 1U, 3U},
	{instruction_t::_and, 6U, 5U, {}, 2U, 1U, 3U},
	{instruction_t::_and, 6U, 6U, {}, 2U, 1U, 3U},
	{instruction_t::_and, 6U, 7U, {}, 2U, 1U, 3U},
	{instruction_t::_and, 6U, 0U, {}, 2U, 1U, 4U},
	{instruction_t::_and, 6U, 1U, {}, 2U, 1U, 4U},
	{instruction_t::_and, 6U, 2U, {}, 2U, 1U, 4U},
	{instruction_t::_and, 6U, 3U, {}, 2U, 1U, 4U},
	{instruction_t::_and, 6U, 4U, {}, 2U, 1U, 4U},
	{instruction_t::_and, 6U, 5U, {}, 2U, 1U, 4U},
	{instruction_t::_and, 6U, 6U, {}, 2U, 1U, 4U},
	{instruction_t::_and, 6U, 7U, {}, 2U, 1U, 4U},
	{instruction_t::_and, 6U, 0U, {}, 2U, 1U, 5U},
	{instruction_t::_and, 6U, 1U, {}, 2U, 1U, 5U},
	{instruction_t::_and, 6U, 2U, {}, 2U, 1U, 5U},
	{instruction_t::_and, 6U, 3U, {}, 2U, 1U, 5U},
	{instruction_t::_and, 6U, 4U, {}, 2U, 1U, 5U},
	{instruction_t::_and, 6U, 5U, {}, 2U, 1U, 5U},
	{instruction_t::_and, 6U, 6U, {}, 2U, 1U, 5U},
	{instruction_t::_and, 6U, 7U, {}, 2U, 1U, 5U},
	{instruction_t::_and, 6U, 0U, {}, 2U, 1U, 6U},
	{instruction_t::_and, 6U, 1U, {}, 2U, 1U, 6U},
	{instruction_t::_and, 6U, 2U, {}, 2U, 1U, 6U},
	{instruction_t::_and, 6U, 3U, {}, 2U, 1U, 6U},
	{instruction_t::_and, 6U, 4U, {}, 2U, 1U, 6U},
	{instruction_t::_and, 6U, 5U, {}, 2U, 1U, 6U},
	{instruction_t::_and, 6U, 6U, {}, 2U, 1U, 6U},
	{instruction_t::_and, 6U, 7U, {}, 2U, 1U, 6U},
	{instruction_t::_and, 6U, 0U, {}, 2U, 1U, 7U},
	{instruction_t::_and, 6U, 1U, {}, 2U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::muls, 6U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::muls, 6U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::muls, 6U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::muls, 6U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::muls, 6U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::muls, 6U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::muls, 6U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::muls, 6U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::muls, 6U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::muls, 6U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::muls, 6U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::muls, 6U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::muls, 6U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::muls, 6U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::muls, 6U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::muls, 6U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::muls, 6U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::muls, 6U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::muls, 6U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::muls, 6U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::muls, 6U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::muls, 6U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::muls, 6U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::muls, 6U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::muls, 6U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::muls, 6U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::muls, 6U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::muls, 6U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::muls, 6U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::muls, 6U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::muls, 6U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::muls, 6U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::muls, 6U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::muls, 6U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::muls, 6U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::muls, 6U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::muls, 6U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::muls, 6U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::muls, 6U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::muls, 6U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::muls, 6U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::muls, 6U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::muls, 6U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::muls, 6U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::muls, 6U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::muls, 6U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::muls, 6U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::muls, 6U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::muls, 6U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::muls, 6U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::muls, 6U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::muls, 6U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::muls, 6U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_and, 7U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::_and, 7U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::_and, 7U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::_and, 7U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::_and, 7U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::_and, 7U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::_and, 7U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::_and, 7U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_and, 7U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::_and, 7U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::_and, 7U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::_and, 7U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::_and, 7U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::_and, 7U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::_and, 7U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::_and, 7U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::_and, 7U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::_and, 7U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::_and, 7U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::_and, 7U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::_and, 7U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::_and, 7U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::_and, 7U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::_and, 7U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::_and, 7U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::_and, 7U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::_and, 7U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::_and, 7U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::_and, 7U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::_and, 7U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::_and, 7U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::_and, 7U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::_and, 7U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::_and, 7U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::_and, 7U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::_and, 7U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::_and, 7U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::_and, 7U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::_and, 7U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::_and, 7U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::_and, 7U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::_and, 7U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::_and, 7U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::_and, 7U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::_and, 7U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::_and, 7U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::_and, 7U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::_and, 7U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::_and, 7U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::_and, 7U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::_and, 7U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::_and, 7U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::_and, 7U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_and, 7U, 0U, {}, 1U, 0U, 0U},
	{instruction_t::_and, 7U, 1U, {}, 1U, 0U, 0U},
	{instruction_t::_and, 7U, 2U, {}, 1U, 0U, 0U},
	{instruction_t::_and, 7U, 3U, {}, 1U, 0U, 0U},
	{instruction_t::_and, 7U, 4U, {}, 1U, 0U, 0U},
	{instruction_t::_and, 7U, 5U, {}, 1U, 0U, 0U},
	{instruction_t::_and, 7U, 6U, {}, 1U, 0U, 0U},
	{instruction_t::_and, 7U, 7U, {}, 1U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_and, 7U, 0U, {}, 1U, 0U, 2U},
	{instruction_t::_and, 7U, 1U, {}, 1U, 0U, 2U},
	{instruction_t::_and, 7U, 2U, {}, 1U, 0U, 2U},
	{instruction_t::_and, 7U, 3U, {}, 1U, 0U, 2U},
	{instruction_t::_and, 7U, 4U, {}, 1U, 0U, 2U},
	{instruction_t::_and, 7U, 5U, {}, 1U, 0U, 2U},
	{instruction_t::_and, 7U, 6U, {}, 1U, 0U, 2U},
	{instruction_t::_and, 7U, 7U, {}, 1U, 0U, 2U},
	{instruction_t::_and, 7U, 0U, {}, 1U, 0U, 3U},
	{instruction_t::_and, 7U, 1U, {}, 1U, 0U, 3U},
	{instruction_t::_and, 7U, 2U, {}, 1U, 0U, 3U},
	{instruction_t::_and, 7U, 3U, {}, 1U, 0U, 3U},
	{instruction_t::_and, 7U, 4U, {}, 1U, 0U, 3U},
	{instruction_t::_and, 7U, 5U, {}, 1U, 0U, 3U},
	{instruction_t::_and, 7U, 6U, {}, 1U, 0U, 3U},
	{instruction_t::_and, 7U, 7U, {}, 1U, 0U, 3U},
	{instruction_t::_and, 7U, 0U, {}, 1U, 0U, 4U},
	{instruction_t::_and, 7U, 1U, {}, 1U, 0U, 4U},
	{instruction_t::_and, 7U, 2U, {}, 1U, 0U, 4U},
	{instruction_t::_and, 7U, 3U, {}, 1U, 0U, 4U},
	{instruction_t::_and, 7U, 4U, {}, 1U, 0U, 4U},
	{instruction_t::_and, 7U, 5U, {}, 1U, 0U, 4U},
	{instruction_t::_and, 7U, 6U, {}, 1U, 0U, 4U},
	{instruction_t::_and, 7U, 7U, {}, 1U, 0U, 4U},
	{instruction_t::_and, 7U, 0U, {}, 1U, 0U, 5U},
	{instruction_t::_and, 7U, 1U, {}, 1U, 0U, 5U},
	{instruction_t::_and, 7U, 2U, {}, 1U, 0U, 5U},
	{instruction_t::_and, 7U, 3U, {}, 1U, 0U, 5U},
	{instruction_t::_and, 7U, 4U, {}, 1U, 0U, 5U},
	{instruction_t::_and, 7U, 5U, {}, 1U, 0U, 5U},
	{instruction_t::_and, 7U, 6U, {}, 1U, 0U, 5U},
	{instruction_t::_and, 7U, 7U, {}, 1U, 0U, 5U},
	{instruction_t::_and, 7U, 0U, {}, 1U, 0U, 6U},
	{instruction_t::_and, 7U, 1U, {}, 1U, 0U, 6U},
	{instruction_t::_and, 7U, 2U, {}, 1U, 0U, 6U},
	{instruction_t::_and, 7U, 3U, {}, 1U, 0U, 6U},
	{instruction_t::_and, 7U, 4U, {}, 1U, 0U, 6U},
	{instruction_t::_and, 7U, 5U, {}, 1U, 0U, 6U},
	{instruction_t::_and, 7U, 6U, {}, 1U, 0U, 6U},
	{instruction_t::_and, 7U, 7U, {}, 1U, 0U, 6U},
	{instruction_t::_and, 7U, 0U, {}, 1U, 0U, 7U},
	{instruction_t::_and, 7U, 1U, {}, 1U, 0U, 7U},
	{instruction_t::_and, 7U, 2U, {}, 1U, 0U, 7U},
	{instruction_t::_and, 7U, 3U, {}, 1U, 0U, 7U},
	{instruction_t::_and, 7U, 4U, {}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_and, 7U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::_and, 7U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::_and, 7U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::_and, 7U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::_and, 7U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::_and, 7U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::_and, 7U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::_and, 7U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::_and, 7U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::_and, 7U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::_and, 7U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::_and, 7U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::_and, 7U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::_and, 7U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::_and, 7U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::_and, 7U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::_and, 7U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::_and, 7U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::_and, 7U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::_and, 7U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::_and, 7U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::_and, 7U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::_and, 7U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::_and, 7U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::_and, 7U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::_and, 7U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::_and, 7U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::_and, 7U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::_and, 7U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::_and, 7U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::_and, 7U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::_and, 7U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::_and, 7U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::_and, 7U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::_and, 7U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::_and, 7U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::_and, 7U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::_and, 7U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::_and, 7U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::_and, 7U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::_and, 7U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::_and, 7U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::_and, 7U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::_and, 7U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::_and, 7U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::_and, 7U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::_and, 7U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::_and, 7U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::_and, 7U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::_and, 7U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::_and, 7U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::_and, 7U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::_and, 7U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::mulu, 7U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::mulu, 7U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::mulu, 7U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::mulu, 7U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::mulu, 7U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::mulu, 7U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::mulu, 7U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::mulu, 7U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::mulu, 7U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::mulu, 7U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::mulu, 7U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::mulu, 7U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::mulu, 7U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::mulu, 7U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::mulu, 7U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::mulu, 7U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::mulu, 7U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::mulu, 7U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::mulu, 7U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::mulu, 7U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::mulu, 7U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::mulu, 7U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::mulu, 7U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::mulu, 7U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::mulu, 7U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::mulu, 7U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::mulu, 7U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::mulu, 7U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::mulu, 7U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::mulu, 7U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::mulu, 7U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::mulu, 7U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::mulu, 7U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::mulu, 7U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::mulu, 7U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::mulu, 7U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::mulu, 7U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::mulu, 7U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::mulu, 7U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::mulu, 7U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::mulu, 7U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::mulu, 7U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::mulu, 7U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::mulu, 7U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::mulu, 7U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::mulu, 7U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::mulu, 7U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::mulu, 7U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::mulu, 7U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::mulu, 7U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::mulu, 7U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::mulu, 7U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::mulu, 7U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::abcd, 7U, 0U, {}},
	{instruction_t::abcd, 7U, 1U, {}},
	{instruction_t::abcd, 7U, 2U, {}},
	{instruction_t::abcd, 7U, 3U, {}},
	{instruction_t::abcd, 7U, 4U, {}},
	{instruction_t::abcd, 7U, 5U, {}},
	{instruction_t::abcd, 7U, 6U, {}},
	{instruction_t::abcd, 7U, 7U, {}},
	{instruction_t::abcd, 7U, 0U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::abcd, 7U, 1U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::abcd, 7U, 2U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::abcd, 7U, 3U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::abcd, 7U, 4U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::abcd, 7U, 5U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::abcd, 7U, 6U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::abcd, 7U, 7U, {operationFlags_t::memoryNotRegister}},
	{instruction_t::_and, 7U, 0U, {}, 0U, 1U, 2U},
	{instruction_t::_and, 7U, 1U, {}, 0U, 1U, 2U},
	{instruction_t::_and, 7U, 2U, {}, 0U, 1U, 2U},
	{instruction_t::_and, 7U, 3U, {}, 0U, 1U, 2U},
	{instruction_t::_and, 7U, 4U, {}, 0U, 1U, 2U},
	{instruction_t::_and, 7U, 5U, {}, 0U, 1U, 2U},
	{instruction_t::_and, 7U, 6U, {}, 0U, 1U, 2U},
	{instruction_t::_and, 7U, 7U, {}, 0U, 1U, 2U},
	{instruction_t::_and, 7U, 0U, {}, 0U, 1U, 3U},
	{instruction_t::_and, 7U, 1U, {}, 0U, 1U, 3U},
	{instruction_t::_and, 7U, 2U, {}, 0U, 1U, 3U},
	{instruction_t::_and, 7U, 3U, {}, 0U, 1U, 3U},
	{instruction_t::_and, 7U, 4U, {}, 0U, 1U, 3U},
	{instruction_t::_and, 7U, 5U, {}, 0U, 1U, 3U},
	{instruction_t::_and, 7U, 6U, {}, 0U, 1U, 3U},
	{instruction_t::_and, 7U, 7U, {}, 0U, 1U, 3U},
	{instruction_t::_and, 7U, 0U, {}, 0U, 1U, 4U},
	{instruction_t::_and, 7U, 1U, {}, 0U, 1U, 4U},
	{instruction_t::_and, 7U, 2U, {}, 0U, 1U, 4U},
	{instruction_t::_and, 7U, 3U, {}, 0U, 1U, 4U},
	{instruction_t::_and, 7U, 4U, {}, 0U, 1U, 4U},
	{instruction_t::_and, 7U, 5U, {}, 0U, 1U, 4U},
	{instruction_t::_and, 7U, 6U, {}, 0U, 1U, 4U},
	{instruction_t::_and, 7U, 7U, {}, 0U, 1U, 4U},
	{instruction_t::_and, 7U, 0U, {}, 0U, 1U, 5U},
	{instruction_t::_and, 7U, 1U, {}, 0U, 1U, 5U},
	{instruction_t::_and, 7U, 2U, {}, 0U, 1U, 5U},
	{instruction_t::_and, 7U, 3U, {}, 0U, 1U, 5U},
	{instruction_t::_and, 7U, 4U, {}, 0U, 1U, 5U},
	{instruction_t::_and, 7U, 5U, {}, 0U, 1U, 5U},
	{instruction_t::_and, 7U, 6U, {}, 0U, 1U, 5U},
	{instruction_t::_and, 7U, 7U, {}, 0U, 1U, 5U},
	{instruction_t::_and, 7U, 0U, {}, 0U, 1U, 6U},
	{instruction_t::_and, 7U, 1U, {}, 0U, 1U, 6U},
	{instruction_t::_and, 7U, 2U, {}, 0U, 1U, 6U},
	{instruction_t::_and, 7U, 3U, {}, 0U, 1U, 6U},
	{instruction_t::_and, 7U, 4U, {}, 0U, 1U, 6U},
	{instruction_t::_and, 7U, 5U, {}, 0U, 1U, 6U},
	{instruction_t::_and, 7U, 6U, {}, 0U, 1U, 6U},
	{instruction_t::_and, 7U, 7U, {}, 0U, 1U, 6U},
	{instruction_t::_and, 7U, 0U, {}, 0U, 1U, 7U},
	{instruction_t::_and, 7U, 1U, {}, 0U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::exg, 7U, 0U, {}, 0U, 8U},
	{instruction_t::exg, 7U, 1U, {}, 0U, 8U},
	{instruction_t::exg, 7U, 2U, {}, 0U, 8U},
	{instruction_t::exg, 7U, 3U, {}, 0U, 8U},
	{instruction_t::exg, 7U, 4U, {}, 0U, 8U},
	{instruction_t::exg, 7U, 5U, {}, 0U, 8U},
	{instruction_t::exg, 7U, 6U, {}, 0U, 8U},
	{instruction_t::exg, 7U, 7U, {}, 0U, 8U},
	{instruction_t::exg, 7U, 0U, {}, 0U, 9U},
	{instruction_t::exg, 7U, 1U, {}, 0U, 9U},
	{instruction_t::exg, 7U, 2U, {}, 0U, 9U},
	{instruction_t::exg, 7U, 3U, {}, 0U, 9U},
	{instruction_t::exg, 7U, 4U, {}, 0U, 9U},
	{instruction_t::exg, 7U, 5U, {}, 0U, 9U},
	{instruction_t::exg, 7U, 6U, {}, 0U, 9U},
	{instruction_t::exg, 7U, 7U, {}, 0U, 9U},
	{instruction_t::_and, 7U, 0U, {}, 1U, 1U, 2U},
	{instruction_t::_and, 7U, 1U, {}, 1U, 1U, 2U},
	{instruction_t::_and, 7U, 2U, {}, 1U, 1U, 2U},
	{instruction_t::_and, 7U, 3U, {}, 1U, 1U, 2U},
	{instruction_t::_and, 7U, 4U, {}, 1U, 1U, 2U},
	{instruction_t::_and, 7U, 5U, {}, 1U, 1U, 2U},
	{instruction_t::_and, 7U, 6U, {}, 1U, 1U, 2U},
	{instruction_t::_and, 7U, 7U, {}, 1U, 1U, 2U},
	{instruction_t::_and, 7U, 0U, {}, 1U, 1U, 3U},
	{instruction_t::_and, 7U, 1U, {}, 1U, 1U, 3U},
	{instruction_t::_and, 7U, 2U, {}, 1U, 1U, 3U},
	{instruction_t::_and, 7U, 3U, {}, 1U, 1U, 3U},
	{instruction_t::_and, 7U, 4U, {}, 1U, 1U, 3U},
	{instruction_t::_and, 7U, 5U, {}, 1U, 1U, 3U},
	{instruction_t::_and, 7U, 6U, {}, 1U, 1U, 3U},
	{instruction_t::_and, 7U, 7U, {}, 1U, 1U, 3U},
	{instruction_t::_and, 7U, 0U, {}, 1U, 1U, 4U},
	{instruction_t::_and, 7U, 1U, {}, 1U, 1U, 4U},
	{instruction_t::_and, 7U, 2U, {}, 1U, 1U, 4U},
	{instruction_t::_and, 7U, 3U, {}, 1U, 1U, 4U},
	{instruction_t::_and, 7U, 4U, {}, 1U, 1U, 4U},
	{instruction_t::_and, 7U, 5U, {}, 1U, 1U, 4U},
	{instruction_t::_and, 7U, 6U, {}, 1U, 1U, 4U},
	{instruction_t::_and, 7U, 7U, {}, 1U, 1U, 4U},
	{instruction_t::_and, 7U, 0U, {}, 1U, 1U, 5U},
	{instruction_t::_and, 7U, 1U, {}, 1U, 1U, 5U},
	{instruction_t::_and, 7U, 2U, {}, 1U, 1U, 5U},
	{instruction_t::_and, 7U, 3U, {}, 1U, 1U, 5U},
	{instruction_t::_and, 7U, 4U, {}, 1U, 1U, 5U},
	{instruction_t::_and, 7U, 5U, {}, 1U, 1U, 5U},
	{instruction_t::_and, 7U, 6U, {}, 1U, 1U, 5U},
	{instruction_t::_and, 7U, 7U, {}, 1U, 1U, 5U},
	{instruction_t::_and, 7U, 0U, {}, 1U, 1U, 6U},
	{instruction_t::_and, 7U, 1U, {}, 1U, 1U, 6U},
	{instruction_t::_and, 7U, 2U, {}, 1U, 1U, 6U},
	{instruction_t::_and, 7U, 3U, {}, 1U, 1U, 6U},
	{instruction_t::_and, 7U, 4U, {}, 1U, 1U, 6U},
	{instruction_t::_and, 7U, 5U, {}, 1U, 1U, 6U},
	{instruction_t::_and, 7U, 6U, {}, 1U, 1U, 6U},
	{instruction_t::_and, 7U, 7U, {}, 1U, 1U, 6U},
	{instruction_t::_and, 7U, 0U, {}, 1U, 1U, 7U},
	{instruction_t::_and, 7U, 1U, {}, 1U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::exg, 7U, 0U, {}, 0U, 17U},
	{instruction_t::exg, 7U, 1U, {}, 0U, 17U},
	{instruction_t::exg, 7U, 2U, {}, 0U, 17U},
	{instruction_t::exg, 7U, 3U, {}, 0U, 17U},
	{instruction_t::exg, 7U, 4U, {}, 0U, 17U},
	{instruction_t::exg, 7U, 5U, {}, 0U, 17U},
	{instruction_t::exg, 7U, 6U, {}, 0U, 17U},
	{instruction_t::exg, 7U, 7U, {}, 0U, 17U},
	{instruction_t::_and, 7U, 0U, {}, 2U, 1U, 2U},
	{instruction_t::_and, 7U, 1U, {}, 2U, 1U, 2U},
	{instruction_t::_and, 7U, 2U, {}, 2U, 1U, 2U},
	{instruction_t::_and, 7U, 3U, {}, 2U, 1U, 2U},
	{instruction_t::_and, 7U, 4U, {}, 2U, 1U, 2U},
	{instruction_t::_and, 7U, 5U, {}, 2U, 1U, 2U},
	{instruction_t::_and, 7U, 6U, {}, 2U, 1U, 2U},
	{instruction_t::_and, 7U, 7U, {}, 2U, 1U, 2U},
	{instruction_t::_and, 7U, 0U, {}, 2U, 1U, 3U},
	{instruction_t::_and, 7U, 1U, {}, 2U, 1U, 3U},
	{instruction_t::_and, 7U, 2U, {}, 2U, 1U, 3U},
	{instruction_t::_and, 7U, 3U, {}, 2U, 1U, 3U},
	{instruction_t::_and, 7U, 4U, {}, 2U, 1U, 3U},
	{instruction_t::_and, 7U, 5U, {}, 2U, 1U, 3U},
	{instruction_t::_and, 7U, 6U, {}, 2U, 1U, 3U},
	{instruction_t::_and, 7U, 7U, {}, 2U, 1U, 3U},
	{instruction_t::_and, 7U, 0U, {}, 2U, 1U, 4U},
	{instruction_t::_and, 7U, 1U, {}, 2U, 1U, 4U},
	{instruction_t::_and, 7U, 2U, {}, 2U, 1U, 4U},
	{instruction_t::_and, 7U, 3U, {}, 2U, 1U, 4U},
	{instruction_t::_and, 7U, 4U, {}, 2U, 1U, 4U},
	{instruction_t::_and, 7U, 5U, {}, 2U, 1U, 4U},
	{instruction_t::_and, 7U, 6U, {}, 2U, 1U, 4U},
	{instruction_t::_and, 7U, 7U, {}, 2U, 1U, 4U},
	{instruction_t::_and, 7U, 0U, {}, 2U, 1U, 5U},
	{instruction_t::_and, 7U, 1U, {}, 2U, 1U, 5U},
	{instruction_t::_and, 7U, 2U, {}, 2U, 1U, 5U},
	{instruction_t::_and, 7U, 3U, {}, 2U, 1U, 5U},
	{instruction_t::_and, 7U, 4U, {}, 2U, 1U, 5U},
	{instruction_t::_and, 7U, 5U, {}, 2U, 1U, 5U},
	{instruction_t::_and, 7U, 6U, {}, 2U, 1U, 5U},
	{instruction_t::_and, 7U, 7U, {}, 2U, 1U, 5U},
	{instruction_t::_and, 7U, 0U, {}, 2U, 1U, 6U},
	{instruction_t::_and, 7U, 1U, {}, 2U, 1U, 6U},
	{instruction_t::_and, 7U, 2U, {}, 2U, 1U, 6U},
	{instruction_t::_and, 7U, 3U, {}, 2U, 1U, 6U},
	{instruction_t::_and, 7U, 4U, {}, 2U, 1U, 6U},
	{instruction_t::_and, 7U, 5U, {}, 2U, 1U, 6U},
	{instruction_t::_and, 7U, 6U, {}, 2U, 1U, 6U},
	{instruction_t::_and, 7U, 7U, {}, 2U, 1U, 6U},
	{instruction_t::_and, 7U, 0U, {}, 2U, 1U, 7U},
	{instruction_t::_and, 7U, 1U, {}, 2U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::muls, 7U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::muls, 7U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::muls, 7U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::muls, 7U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::muls, 7U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::muls, 7U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::muls, 7U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::muls, 7U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::muls, 7U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::muls, 7U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::muls, 7U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::muls, 7U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::muls, 7U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::muls, 7U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::muls, 7U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::muls, 7U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::muls, 7U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::muls, 7U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::muls, 7U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::muls, 7U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::muls, 7U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::muls, 7U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::muls, 7U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::muls, 7U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::muls, 7U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::muls, 7U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::muls, 7U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::muls, 7U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::muls, 7U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::muls, 7U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::muls, 7U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::muls, 7U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::muls, 7U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::muls, 7U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::muls, 7U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::muls, 7U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::muls, 7U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::muls, 7U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::muls, 7U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::muls, 7U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::muls, 7U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::muls, 7U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::muls, 7U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::muls, 7U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::muls, 7U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::muls, 7U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::muls, 7U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::muls, 7U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::muls, 7U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::muls, 7U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::muls, 7U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::muls, 7U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::muls, 7U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::add, 0U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::add, 0U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::add, 0U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::add, 0U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::add, 0U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::add, 0U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::add, 0U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::add, 0U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::add, 0U, 0U, {}, 0U, 0U, 1U},
	{instruction_t::add, 0U, 1U, {}, 0U, 0U, 1U},
	{instruction_t::add, 0U, 2U, {}, 0U, 0U, 1U},
	{instruction_t::add, 0U, 3U, {}, 0U, 0U, 1U},
	{instruction_t::add, 0U, 4U, {}, 0U, 0U, 1U},
	{instruction_t::add, 0U, 5U, {}, 0U, 0U, 1U},
	{instruction_t::add, 0U, 6U, {}, 0U, 0U, 1U},
	{instruction_t::add, 0U, 7U, {}, 0U, 0U, 1U},
	{instruction_t::add, 0U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::add, 0U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::add, 0U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::add, 0U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::add, 0U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::add, 0U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::add, 0U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::add, 0U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::add, 0U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::add, 0U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::add, 0U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::add, 0U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::add, 0U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::add, 0U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::add, 0U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::add, 0U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::add, 0U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::add, 0U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::add, 0U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::add, 0U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::add, 0U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::add, 0U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::add, 0U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::add, 0U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::add, 0U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::add, 0U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::add, 0U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::add, 0U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::add, 0U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::add, 0U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::add, 0U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::add, 0U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::add, 0U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::add, 0U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::add, 0U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::add, 0U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::add, 0U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::add, 0U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::add, 0U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::add, 0U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::add, 0U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::add, 0U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::add, 0U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::add, 0U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::add, 0U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::add, 0U, 0U, {}, 1U, 0U, 0U},
	{instruction_t::add, 0U, 1U, {}, 1U, 0U, 0U},
	{instruction_t::add, 0U, 2U, {}, 1U, 0U, 0U},
	{instruction_t::add, 0U, 3U, {}, 1U, 0U, 0U},
	{instruction_t::add, 0U, 4U, {}, 1U, 0U, 0U},
	{instruction_t::add, 0U, 5U, {}, 1U, 0U, 0U},
	{instruction_t::add, 0U, 6U, {}, 1U, 0U, 0U},
	{instruction_t::add, 0U, 7U, {}, 1U, 0U, 0U},
	{instruction_t::add, 0U, 0U, {}, 1U, 0U, 1U},
	{instruction_t::add, 0U, 1U, {}, 1U, 0U, 1U},
	{instruction_t::add, 0U, 2U, {}, 1U, 0U, 1U},
	{instruction_t::add, 0U, 3U, {}, 1U, 0U, 1U},
	{instruction_t::add, 0U, 4U, {}, 1U, 0U, 1U},
	{instruction_t::add, 0U, 5U, {}, 1U, 0U, 1U},
	{instruction_t::add, 0U, 6U, {}, 1U, 0U, 1U},
	{instruction_t::add, 0U, 7U, {}, 1U, 0U, 1U},
	{instruction_t::add, 0U, 0U, {}, 1U, 0U, 2U},
	{instruction_t::add, 0U, 1U, {}, 1U, 0U, 2U},
	{instruction_t::add, 0U, 2U, {}, 1U, 0U, 2U},
	{instruction_t::add, 0U, 3U, {}, 1U, 0U, 2U},
	{instruction_t::add, 0U, 4U, {}, 1U, 0U, 2U},
	{instruction_t::add, 0U, 5U, {}, 1U, 0U, 2U},
	{instruction_t::add, 0U, 6U, {}, 1U, 0U, 2U},
	{instruction_t::add, 0U, 7U, {}, 1U, 0U, 2U},
	{instruction_t::add, 0U, 0U, {}, 1U, 0U, 3U},
	{instruction_t::add, 0U, 1U, {}, 1U, 0U, 3U},
	{instruction_t::add, 0U, 2U, {}, 1U, 0U, 3U},
	{instruction_t::add, 0U, 3U, {}, 1U, 0U, 3U},
	{instruction_t::add, 0U, 4U, {}, 1U, 0U, 3U},
	{instruction_t::add, 0U, 5U, {}, 1U, 0U, 3U},
	{instruction_t::add, 0U, 6U, {}, 1U, 0U, 3U},
	{instruction_t::add, 0U, 7U, {}, 1U, 0U, 3U},
	{instruction_t::add, 0U, 0U, {}, 1U, 0U, 4U},
	{instruction_t::add, 0U, 1U, {}, 1U, 0U, 4U},
	{instruction_t::add, 0U, 2U, {}, 1U, 0U, 4U},
	{instruction_t::add, 0U, 3U, {}, 1U, 0U, 4U},
	{instruction_t::add, 0U, 4U, {}, 1U, 0U, 4U},
	{instruction_t::add, 0U, 5U, {}, 1U, 0U, 4U},
	{instruction_t::add, 0U, 6U, {}, 1U, 0U, 4U},
	{instruction_t::add, 0U, 7U, {}, 1U, 0U, 4U},
	{instruction_t::add, 0U, 0U, {}, 1U, 0U, 5U},
	{instruction_t::add, 0U, 1U, {}, 1U, 0U, 5U},
	{instruction_t::add, 0U, 2U, {}, 1U, 0U, 5U},
	{instruction_t::add, 0U, 3U, {}, 1U, 0U, 5U},
	{instruction_t::add, 0U, 4U, {}, 1U, 0U, 5U},
	{instruction_t::add, 0U, 5U, {}, 1U, 0U, 5U},
	{instruction_t::add, 0U, 6U, {}, 1U, 0U, 5U},
	{instruction_t::add, 0U, 7U, {}, 1U, 0U, 5U},
	{instruction_t::add, 0U, 0U, {}, 1U, 0U, 6U},
	{instruction_t::add, 0U, 1U, {}, 1U, 0U, 6U},
	{instruction_t::add, 0U, 2U, {}, 1U, 0U, 6U},
	{instruction_t::add, 0U, 3U, {}, 1U, 0U, 6U},
	{instruction_t::add, 0U, 4U, {}, 1U, 0U, 6U},
	{instruction_t::add, 0U, 5U, {}, 1U, 0U, 6U},
	{instruction_t::add, 0U, 6U, {}, 1U, 0U, 6U},
	{instruction_t::add, 0U, 7U, {}, 1U, 0U, 6U},
	{instruction_t::add, 0U, 0U, {}, 1U, 0U, 7U},
	{instruction_t::add, 0U, 1U, {}, 1U, 0U, 7U},
	{instruction_t::add, 0U, 2U, {}, 1U, 0U, 7U},
	{instruction_t::add, 0U, 3U, {}, 1U, 0U, 7U},
	{instruction_t::add, 0U, 4U, {}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::add, 0U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::add, 0U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::add, 0U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::add, 0U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::add, 0U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::add, 0U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::add, 0U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::add, 0U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::add, 0U, 0U, {}, 2U, 0U, 1U},
	{instruction_t::add, 0U, 1U, {}, 2U, 0U, 1U},
	{instruction_t::add, 0U, 2U, {}, 2U, 0U, 1U},
	{instruction_t::add, 0U, 3U, {}, 2U, 0U, 1U},
	{instruction_t::add, 0U, 4U, {}, 2U, 0U, 1U},
	{instruction_t::add, 0U, 5U, {}, 2U, 0U, 1U},
	{instruction_t::add, 0U, 6U, {}, 2U, 0U, 1U},
	{instruction_t::add, 0U, 7U, {}, 2U, 0U, 1U},
	{instruction_t::add, 0U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::add, 0U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::add, 0U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::add, 0U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::add, 0U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::add, 0U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::add, 0U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::add, 0U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::add, 0U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::add, 0U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::add, 0U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::add, 0U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::add, 0U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::add, 0U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::add, 0U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::add, 0U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::add, 0U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::add, 0U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::add, 0U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::add, 0U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::add, 0U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::add, 0U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::add, 0U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::add, 0U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::add, 0U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::add, 0U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::add, 0U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::add, 0U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::add, 0U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::add, 0U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::add, 0U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::add, 0U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::add, 0U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::add, 0U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::add, 0U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::add, 0U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::add, 0U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::add, 0U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::add, 0U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::add, 0U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::add, 0U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::add, 0U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::add, 0U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::add, 0U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::add, 0U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::adda, 0U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::adda, 0U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::adda, 0U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::adda, 0U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::adda, 0U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::adda, 0U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::adda, 0U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::adda, 0U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::adda, 0U, 0U, {}, 2U, 0U, 1U},
	{instruction_t::adda, 0U, 1U, {}, 2U, 0U, 1U},
	{instruction_t::adda, 0U, 2U, {}, 2U, 0U, 1U},
	{instruction_t::adda, 0U, 3U, {}, 2U, 0U, 1U},
	{instruction_t::adda, 0U, 4U, {}, 2U, 0U, 1U},
	{instruction_t::adda, 0U, 5U, {}, 2U, 0U, 1U},
	{instruction_t::adda, 0U, 6U, {}, 2U, 0U, 1U},
	{instruction_t::adda, 0U, 7U, {}, 2U, 0U, 1U},
	{instruction_t::adda, 0U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::adda, 0U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::adda, 0U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::adda, 0U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::adda, 0U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::adda, 0U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::adda, 0U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::adda, 0U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::adda, 0U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::adda, 0U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::adda, 0U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::adda, 0U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::adda, 0U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::adda, 0U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::adda, 0U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::adda, 0U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::adda, 0U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::adda, 0U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::adda, 0U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::adda, 0U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::adda, 0U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::adda, 0U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::adda, 0U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::adda, 0U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::adda, 0U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::adda, 0U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::adda, 0U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::adda, 0U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::adda, 0U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::adda, 0U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::adda, 0U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::adda, 0U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::adda, 0U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::adda, 0U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::adda, 0U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::adda, 0U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::adda, 0U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::adda, 0U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::adda, 0U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::adda, 0U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::adda, 0U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::adda, 0U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::adda, 0U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::adda, 0U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::adda, 0U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::addx, 0U, 0U, {}, 0U},
	{instruction_t::addx, 0U, 1U, {}, 0U},
	{instruction_t::addx, 0U, 2U, {}, 0U},
	{instruction_t::addx, 0U, 3U, {}, 0U},
	{instruction_t::addx, 0U, 4U, {}, 0U},
	{instruction_t::addx, 0U, 5U, {}, 0U},
	{instruction_t::addx, 0U, 6U, {}, 0U},
	{instruction_t::addx, 0U, 7U, {}, 0U},
	{instruction_t::addx, 0U, 0U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::addx, 0U, 1U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::addx, 0U, 2U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::addx, 0U, 3U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::addx, 0U, 4U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::addx, 0U, 5U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::addx, 0U, 6U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::addx, 0U, 7U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::add, 0U, 0U, {}, 0U, 1U, 2U},
	{instruction_t::add, 0U, 1U, {}, 0U, 1U, 2U},
	{instruction_t::add, 0U, 2U, {}, 0U, 1U, 2U},
	{instruction_t::add, 0U, 3U, {}, 0U, 1U, 2U},
	{instruction_t::add, 0U, 4U, {}, 0U, 1U, 2U},
	{instruction_t::add, 0U, 5U, {}, 0U, 1U, 2U},
	{instruction_t::add, 0U, 6U, {}, 0U, 1U, 2U},
	{instruction_t::add, 0U, 7U, {}, 0U, 1U, 2U},
	{instruction_t::add, 0U, 0U, {}, 0U, 1U, 3U},
	{instruction_t::add, 0U, 1U, {}, 0U, 1U, 3U},
	{instruction_t::add, 0U, 2U, {}, 0U, 1U, 3U},
	{instruction_t::add, 0U, 3U, {}, 0U, 1U, 3U},
	{instruction_t::add, 0U, 4U, {}, 0U, 1U, 3U},
	{instruction_t::add, 0U, 5U, {}, 0U, 1U, 3U},
	{instruction_t::add, 0U, 6U, {}, 0U, 1U, 3U},
	{instruction_t::add, 0U, 7U, {}, 0U, 1U, 3U},
	{instruction_t::add, 0U, 0U, {}, 0U, 1U, 4U},
	{instruction_t::add, 0U, 1U, {}, 0U, 1U, 4U},
	{instruction_t::add, 0U, 2U, {}, 0U, 1U, 4U},
	{instruction_t::add, 0U, 3U, {}, 0U, 1U, 4U},
	{instruction_t::add, 0U, 4U, {}, 0U, 1U, 4U},
	{instruction_t::add, 0U, 5U, {}, 0U, 1U, 4U},
	{instruction_t::add, 0U, 6U, {}, 0U, 1U, 4U},
	{instruction_t::add, 0U, 7U, {}, 0U, 1U, 4U},
	{instruction_t::add, 0U, 0U, {}, 0U, 1U, 5U},
	{instruction_t::add, 0U, 1U, {}, 0U, 1U, 5U},
	{instruction_t::add, 0U, 2U, {}, 0U, 1U, 5U},
	{instruction_t::add, 0U, 3U, {}, 0U, 1U, 5U},
	{instruction_t::add, 0U, 4U, {}, 0U, 1U, 5U},
	{instruction_t::add, 0U, 5U, {}, 0U, 1U, 5U},
	{instruction_t::add, 0U, 6U, {}, 0U, 1U, 5U},
	{instruction_t::add, 0U, 7U, {}, 0U, 1U, 5U},
	{instruction_t::add, 0U, 0U, {}, 0U, 1U, 6U},
	{instruction_t::add, 0U, 1U, {}, 0U, 1U, 6U},
	{instruction_t::add, 0U, 2U, {}, 0U, 1U, 6U},
	{instruction_t::add, 0U, 3U, {}, 0U, 1U, 6U},
	{instruction_t::add, 0U, 4U, {}, 0U, 1U, 6U},
	{instruction_t::add, 0U, 5U, {}, 0U, 1U, 6U},
	{instruction_t::add, 0U, 6U, {}, 0U, 1U, 6U},
	{instruction_t::add, 0U, 7U, {}, 0U, 1U, 6U},
	{instruction_t::add, 0U, 0U, {}, 0U, 1U, 7U},
	{instruction_t::add, 0U, 1U, {}, 0U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::addx, 0U, 0U, {}, 1U},
	{instruction_t::addx, 0U, 1U, {}, 1U},
	{instruction_t::addx, 0U, 2U, {}, 1U},
	{instruction_t::addx, 0U, 3U, {}, 1U},
	{instruction_t::addx, 0U, 4U, {}, 1U},
	{instruction_t::addx, 0U, 5U, {}, 1U},
	{instruction_t::addx, 0U, 6U, {}, 1U},
	{instruction_t::addx, 0U, 7U, {}, 1U},
	{instruction_t::addx, 0U, 0U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::addx, 0U, 1U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::addx, 0U, 2U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::addx, 0U, 3U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::addx, 0U, 4U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::addx, 0U, 5U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::addx, 0U, 6U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::addx, 0U, 7U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::add, 0U, 0U, {}, 1U, 1U, 2U},
	{instruction_t::add, 0U, 1U, {}, 1U, 1U, 2U},
	{instruction_t::add, 0U, 2U, {}, 1U, 1U, 2U},
	{instruction_t::add, 0U, 3U, {}, 1U, 1U, 2U},
	{instruction_t::add, 0U, 4U, {}, 1U, 1U, 2U},
	{instruction_t::add, 0U, 5U, {}, 1U, 1U, 2U},
	{instruction_t::add, 0U, 6U, {}, 1U, 1U, 2U},
	{instruction_t::add, 0U, 7U, {}, 1U, 1U, 2U},
	{instruction_t::add, 0U, 0U, {}, 1U, 1U, 3U},
	{instruction_t::add, 0U, 1U, {}, 1U, 1U, 3U},
	{instruction_t::add, 0U, 2U, {}, 1U, 1U, 3U},
	{instruction_t::add, 0U, 3U, {}, 1U, 1U, 3U},
	{instruction_t::add, 0U, 4U, {}, 1U, 1U, 3U},
	{instruction_t::add, 0U, 5U, {}, 1U, 1U, 3U},
	{instruction_t::add, 0U, 6U, {}, 1U, 1U, 3U},
	{instruction_t::add, 0U, 7U, {}, 1U, 1U, 3U},
	{instruction_t::add, 0U, 0U, {}, 1U, 1U, 4U},
	{instruction_t::add, 0U, 1U, {}, 1U, 1U, 4U},
	{instruction_t::add, 0U, 2U, {}, 1U, 1U, 4U},
	{instruction_t::add, 0U, 3U, {}, 1U, 1U, 4U},
	{instruction_t::add, 0U, 4U, {}, 1U, 1U, 4U},
	{instruction_t::add, 0U, 5U, {}, 1U, 1U, 4U},
	{instruction_t::add, 0U, 6U, {}, 1U, 1U, 4U},
	{instruction_t::add, 0U, 7U, {}, 1U, 1U, 4U},
	{instruction_t::add, 0U, 0U, {}, 1U, 1U, 5U},
	{instruction_t::add, 0U, 1U, {}, 1U, 1U, 5U},
	{instruction_t::add, 0U, 2U, {}, 1U, 1U, 5U},
	{instruction_t::add, 0U, 3U, {}, 1U, 1U, 5U},
	{instruction_t::add, 0U, 4U, {}, 1U, 1U, 5U},
	{instruction_t::add, 0U, 5U, {}, 1U, 1U, 5U},
	{instruction_t::add, 0U, 6U, {}, 1U, 1U, 5U},
	{instruction_t::add, 0U, 7U, {}, 1U, 1U, 5U},
	{instruction_t::add, 0U, 0U, {}, 1U, 1U, 6U},
	{instruction_t::add, 0U, 1U, {}, 1U, 1U, 6U},
	{instruction_t::add, 0U, 2U, {}, 1U, 1U, 6U},
	{instruction_t::add, 0U, 3U, {}, 1U, 1U, 6U},
	{instruction_t::add, 0U, 4U, {}, 1U, 1U, 6U},
	{instruction_t::add, 0U, 5U, {}, 1U, 1U, 6U},
	{instruction_t::add, 0U, 6U, {}, 1U, 1U, 6U},
	{instruction_t::add, 0U, 7U, {}, 1U, 1U, 6U},
	{instruction_t::add, 0U, 0U, {}, 1U, 1U, 7U},
	{instruction_t::add, 0U, 1U, {}, 1U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::addx, 0U, 0U, {}, 2U},
	{instruction_t::addx, 0U, 1U, {}, 2U},
	{instruction_t::addx, 0U, 2U, {}, 2U},
	{instruction_t::addx, 0U, 3U, {}, 2U},
	{instruction_t::addx, 0U, 4U, {}, 2U},
	{instruction_t::addx, 0U, 5U, {}, 2U},
	{instruction_t::addx, 0U, 6U, {}, 2U},
	{instruction_t::addx, 0U, 7U, {}, 2U},
	{instruction_t::addx, 0U, 0U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::addx, 0U, 1U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::addx, 0U, 2U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::addx, 0U, 3U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::addx, 0U, 4U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::addx, 0U, 5U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::addx, 0U, 6U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::addx, 0U, 7U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::add, 0U, 0U, {}, 2U, 1U, 2U},
	{instruction_t::add, 0U, 1U, {}, 2U, 1U, 2U},
	{instruction_t::add, 0U, 2U, {}, 2U, 1U, 2U},
	{instruction_t::add, 0U, 3U, {}, 2U, 1U, 2U},
	{instruction_t::add, 0U, 4U, {}, 2U, 1U, 2U},
	{instruction_t::add, 0U, 5U, {}, 2U, 1U, 2U},
	{instruction_t::add, 0U, 6U, {}, 2U, 1U, 2U},
	{instruction_t::add, 0U, 7U, {}, 2U, 1U, 2U},
	{instruction_t::add, 0U, 0U, {}, 2U, 1U, 3U},
	{instruction_t::add, 0U, 1U, {}, 2U, 1U, 3U},
	{instruction_t::add, 0U, 2U, {}, 2U, 1U, 3U},
	{instruction_t::add, 0U, 3U, {}, 2U, 1U, 3U},
	{instruction_t::add, 0U, 4U, {}, 2U, 1U, 3U},
	{instruction_t::add, 0U, 5U, {}, 2U, 1U, 3U},
	{instruction_t::add, 0U, 6U, {}, 2U, 1U, 3U},
	{instruction_t::add, 0U, 7U, {}, 2U, 1U, 3U},
	{instruction_t::add, 0U, 0U, {}, 2U, 1U, 4U},
	{instruction_t::add, 0U, 1U, {}, 2U, 1U, 4U},
	{instruction_t::add, 0U, 2U, {}, 2U, 1U, 4U},
	{instruction_t::add, 0U, 3U, {}, 2U, 1U, 4U},
	{instruction_t::add, 0U, 4U, {}, 2U, 1U, 4U},
	{instruction_t::add, 0U, 5U, {}, 2U, 1U, 4U},
	{instruction_t::add, 0U, 6U, {}, 2U, 1U, 4U},
	{instruction_t::add, 0U, 7U, {}, 2U, 1U, 4U},
	{instruction_t::add, 0U, 0U, {}, 2U, 1U, 5U},
	{instruction_t::add, 0U, 1U, {}, 2U, 1U, 5U},
	{instruction_t::add, 0U, 2U, {}, 2U, 1U, 5U},
	{instruction_t::add, 0U, 3U, {}, 2U, 1U, 5U},
	{instruction_t::add, 0U, 4U, {}, 2U, 1U, 5U},
	{instruction_t::add, 0U, 5U, {}, 2U, 1U, 5U},
	{instruction_t::add, 0U, 6U, {}, 2U, 1U, 5U},
	{instruction_t::add, 0U, 7U, {}, 2U, 1U, 5U},
	{instruction_t::add, 0U, 0U, {}, 2U, 1U, 6U},
	{instruction_t::add, 0U, 1U, {}, 2U, 1U, 6U},
	{instruction_t::add, 0U, 2U, {}, 2U, 1U, 6U},
	{instruction_t::add, 0U, 3U, {}, 2U, 1U, 6U},
	{instruction_t::add, 0U, 4U, {}, 2U, 1U, 6U},
	{instruction_t::add, 0U, 5U, {}, 2U, 1U, 6U},
	{instruction_t::add, 0U, 6U, {}, 2U, 1U, 6U},
	{instruction_t::add, 0U, 7U, {}, 2U, 1U, 6U},
	{instruction_t::add, 0U, 0U, {}, 2U, 1U, 7U},
	{instruction_t::add, 0U, 1U, {}, 2U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::adda, 0U, 0U, {}, 4U, 0U, 0U},
	{instruction_t::adda, 0U, 1U, {}, 4U, 0U, 0U},
	{instruction_t::adda, 0U, 2U, {}, 4U, 0U, 0U},
	{instruction_t::adda, 0U, 3U, {}, 4U, 0U, 0U},
	{instruction_t::adda, 0U, 4U, {}, 4U, 0U, 0U},
	{instruction_t::adda, 0U, 5U, {}, 4U, 0U, 0U},
	{instruction_t::adda, 0U, 6U, {}, 4U, 0U, 0U},
	{instruction_t::adda, 0U, 7U, {}, 4U, 0U, 0U},
	{instruction_t::adda, 0U, 0U, {}, 4U, 0U, 1U},
	{instruction_t::adda, 0U, 1U, {}, 4U, 0U, 1U},
	{instruction_t::adda, 0U, 2U, {}, 4U, 0U, 1U},
	{instruction_t::adda, 0U, 3U, {}, 4U, 0U, 1U},
	{instruction_t::adda, 0U, 4U, {}, 4U, 0U, 1U},
	{instruction_t::adda, 0U, 5U, {}, 4U, 0U, 1U},
	{instruction_t::adda, 0U, 6U, {}, 4U, 0U, 1U},
	{instruction_t::adda, 0U, 7U, {}, 4U, 0U, 1U},
	{instruction_t::adda, 0U, 0U, {}, 4U, 0U, 2U},
	{instruction_t::adda, 0U, 1U, {}, 4U, 0U, 2U},
	{instruction_t::adda, 0U, 2U, {}, 4U, 0U, 2U},
	{instruction_t::adda, 0U, 3U, {}, 4U, 0U, 2U},
	{instruction_t::adda, 0U, 4U, {}, 4U, 0U, 2U},
	{instruction_t::adda, 0U, 5U, {}, 4U, 0U, 2U},
	{instruction_t::adda, 0U, 6U, {}, 4U, 0U, 2U},
	{instruction_t::adda, 0U, 7U, {}, 4U, 0U, 2U},
	{instruction_t::adda, 0U, 0U, {}, 4U, 0U, 3U},
	{instruction_t::adda, 0U, 1U, {}, 4U, 0U, 3U},
	{instruction_t::adda, 0U, 2U, {}, 4U, 0U, 3U},
	{instruction_t::adda, 0U, 3U, {}, 4U, 0U, 3U},
	{instruction_t::adda, 0U, 4U, {}, 4U, 0U, 3U},
	{instruction_t::adda, 0U, 5U, {}, 4U, 0U, 3U},
	{instruction_t::adda, 0U, 6U, {}, 4U, 0U, 3U},
	{instruction_t::adda, 0U, 7U, {}, 4U, 0U, 3U},
	{instruction_t::adda, 0U, 0U, {}, 4U, 0U, 4U},
	{instruction_t::adda, 0U, 1U, {}, 4U, 0U, 4U},
	{instruction_t::adda, 0U, 2U, {}, 4U, 0U, 4U},
	{instruction_t::adda, 0U, 3U, {}, 4U, 0U, 4U},
	{instruction_t::adda, 0U, 4U, {}, 4U, 0U, 4U},
	{instruction_t::adda, 0U, 5U, {}, 4U, 0U, 4U},
	{instruction_t::adda, 0U, 6U, {}, 4U, 0U, 4U},
	{instruction_t::adda, 0U, 7U, {}, 4U, 0U, 4U},
	{instruction_t::adda, 0U, 0U, {}, 4U, 0U, 5U},
	{instruction_t::adda, 0U, 1U, {}, 4U, 0U, 5U},
	{instruction_t::adda, 0U, 2U, {}, 4U, 0U, 5U},
	{instruction_t::adda, 0U, 3U, {}, 4U, 0U, 5U},
	{instruction_t::adda, 0U, 4U, {}, 4U, 0U, 5U},
	{instruction_t::adda, 0U, 5U, {}, 4U, 0U, 5U},
	{instruction_t::adda, 0U, 6U, {}, 4U, 0U, 5U},
	{instruction_t::adda, 0U, 7U, {}, 4U, 0U, 5U},
	{instruction_t::adda, 0U, 0U, {}, 4U, 0U, 6U},
	{instruction_t::adda, 0U, 1U, {}, 4U, 0U, 6U},
	{instruction_t::adda, 0U, 2U, {}, 4U, 0U, 6U},
	{instruction_t::adda, 0U, 3U, {}, 4U, 0U, 6U},
	{instruction_t::adda, 0U, 4U, {}, 4U, 0U, 6U},
	{instruction_t::adda, 0U, 5U, {}, 4U, 0U, 6U},
	{instruction_t::adda, 0U, 6U, {}, 4U, 0U, 6U},
	{instruction_t::adda, 0U, 7U, {}, 4U, 0U, 6U},
	{instruction_t::adda, 0U, 0U, {}, 4U, 0U, 7U},
	{instruction_t::adda, 0U, 1U, {}, 4U, 0U, 7U},
	{instruction_t::adda, 0U, 2U, {}, 4U, 0U, 7U},
	{instruction_t::adda, 0U, 3U, {}, 4U, 0U, 7U},
	{instruction_t::adda, 0U, 4U, {}, 4U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::add, 1U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::add, 1U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::add, 1U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::add, 1U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::add, 1U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::add, 1U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::add, 1U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::add, 1U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::add, 1U, 0U, {}, 0U, 0U, 1U},
	{instruction_t::add, 1U, 1U, {}, 0U, 0U, 1U},
	{instruction_t::add, 1U, 2U, {}, 0U, 0U, 1U},
	{instruction_t::add, 1U, 3U, {}, 0U, 0U, 1U},
	{instruction_t::add, 1U, 4U, {}, 0U, 0U, 1U},
	{instruction_t::add, 1U, 5U, {}, 0U, 0U, 1U},
	{instruction_t::add, 1U, 6U, {}, 0U, 0U, 1U},
	{instruction_t::add, 1U, 7U, {}, 0U, 0U, 1U},
	{instruction_t::add, 1U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::add, 1U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::add, 1U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::add, 1U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::add, 1U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::add, 1U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::add, 1U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::add, 1U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::add, 1U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::add, 1U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::add, 1U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::add, 1U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::add, 1U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::add, 1U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::add, 1U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::add, 1U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::add, 1U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::add, 1U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::add, 1U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::add, 1U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::add, 1U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::add, 1U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::add, 1U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::add, 1U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::add, 1U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::add, 1U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::add, 1U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::add, 1U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::add, 1U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::add, 1U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::add, 1U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::add, 1U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::add, 1U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::add, 1U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::add, 1U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::add, 1U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::add, 1U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::add, 1U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::add, 1U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::add, 1U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::add, 1U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::add, 1U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::add, 1U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::add, 1U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::add, 1U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::add, 1U, 0U, {}, 1U, 0U, 0U},
	{instruction_t::add, 1U, 1U, {}, 1U, 0U, 0U},
	{instruction_t::add, 1U, 2U, {}, 1U, 0U, 0U},
	{instruction_t::add, 1U, 3U, {}, 1U, 0U, 0U},
	{instruction_t::add, 1U, 4U, {}, 1U, 0U, 0U},
	{instruction_t::add, 1U, 5U, {}, 1U, 0U, 0U},
	{instruction_t::add, 1U, 6U, {}, 1U, 0U, 0U},
	{instruction_t::add, 1U, 7U, {}, 1U, 0U, 0U},
	{instruction_t::add, 1U, 0U, {}, 1U, 0U, 1U},
	{instruction_t::add, 1U, 1U, {}, 1U, 0U, 1U},
	{instruction_t::add, 1U, 2U, {}, 1U, 0U, 1U},
	{instruction_t::add, 1U, 3U, {}, 1U, 0U, 1U},
	{instruction_t::add, 1U, 4U, {}, 1U, 0U, 1U},
	{instruction_t::add, 1U, 5U, {}, 1U, 0U, 1U},
	{instruction_t::add, 1U, 6U, {}, 1U, 0U, 1U},
	{instruction_t::add, 1U, 7U, {}, 1U, 0U, 1U},
	{instruction_t::add, 1U, 0U, {}, 1U, 0U, 2U},
	{instruction_t::add, 1U, 1U, {}, 1U, 0U, 2U},
	{instruction_t::add, 1U, 2U, {}, 1U, 0U, 2U},
	{instruction_t::add, 1U, 3U, {}, 1U, 0U, 2U},
	{instruction_t::add, 1U, 4U, {}, 1U, 0U, 2U},
	{instruction_t::add, 1U, 5U, {}, 1U, 0U, 2U},
	{instruction_t::add, 1U, 6U, {}, 1U, 0U, 2U},
	{instruction_t::add, 1U, 7U, {}, 1U, 0U, 2U},
	{instruction_t::add, 1U, 0U, {}, 1U, 0U, 3U},
	{instruction_t::add, 1U, 1U, {}, 1U, 0U, 3U},
	{instruction_t::add, 1U, 2U, {}, 1U, 0U, 3U},
	{instruction_t::add, 1U, 3U, {}, 1U, 0U, 3U},
	{instruction_t::add, 1U, 4U, {}, 1U, 0U, 3U},
	{instruction_t::add, 1U, 5U, {}, 1U, 0U, 3U},
	{instruction_t::add, 1U, 6U, {}, 1U, 0U, 3U},
	{instruction_t::add, 1U, 7U, {}, 1U, 0U, 3U},
	{instruction_t::add, 1U, 0U, {}, 1U, 0U, 4U},
	{instruction_t::add, 1U, 1U, {}, 1U, 0U, 4U},
	{instruction_t::add, 1U, 2U, {}, 1U, 0U, 4U},
	{instruction_t::add, 1U, 3U, {}, 1U, 0U, 4U},
	{instruction_t::add, 1U, 4U, {}, 1U, 0U, 4U},
	{instruction_t::add, 1U, 5U, {}, 1U, 0U, 4U},
	{instruction_t::add, 1U, 6U, {}, 1U, 0U, 4U},
	{instruction_t::add, 1U, 7U, {}, 1U, 0U, 4U},
	{instruction_t::add, 1U, 0U, {}, 1U, 0U, 5U},
	{instruction_t::add, 1U, 1U, {}, 1U, 0U, 5U},
	{instruction_t::add, 1U, 2U, {}, 1U, 0U, 5U},
	{instruction_t::add, 1U, 3U, {}, 1U, 0U, 5U},
	{instruction_t::add, 1U, 4U, {}, 1U, 0U, 5U},
	{instruction_t::add, 1U, 5U, {}, 1U, 0U, 5U},
	{instruction_t::add, 1U, 6U, {}, 1U, 0U, 5U},
	{instruction_t::add, 1U, 7U, {}, 1U, 0U, 5U},
	{instruction_t::add, 1U, 0U, {}, 1U, 0U, 6U},
	{instruction_t::add, 1U, 1U, {}, 1U, 0U, 6U},
	{instruction_t::add, 1U, 2U, {}, 1U, 0U, 6U},
	{instruction_t::add, 1U, 3U, {}, 1U, 0U, 6U},
	{instruction_t::add, 1U, 4U, {}, 1U, 0U, 6U},
	{instruction_t::add, 1U, 5U, {}, 1U, 0U, 6U},
	{instruction_t::add, 1U, 6U, {}, 1U, 0U, 6U},
	{instruction_t::add, 1U, 7U, {}, 1U, 0U, 6U},
	{instruction_t::add, 1U, 0U, {}, 1U, 0U, 7U},
	{instruction_t::add, 1U, 1U, {}, 1U, 0U, 7U},
	{instruction_t::add, 1U, 2U, {}, 1U, 0U, 7U},
	{instruction_t::add, 1U, 3U, {}, 1U, 0U, 7U},
	{instruction_t::add, 1U, 4U, {}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::add, 1U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::add, 1U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::add, 1U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::add, 1U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::add, 1U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::add, 1U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::add, 1U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::add, 1U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::add, 1U, 0U, {}, 2U, 0U, 1U},
	{instruction_t::add, 1U, 1U, {}, 2U, 0U, 1U},
	{instruction_t::add, 1U, 2U, {}, 2U, 0U, 1U},
	{instruction_t::add, 1U, 3U, {}, 2U, 0U, 1U},
	{instruction_t::add, 1U, 4U, {}, 2U, 0U, 1U},
	{instruction_t::add, 1U, 5U, {}, 2U, 0U, 1U},
	{instruction_t::add, 1U, 6U, {}, 2U, 0U, 1U},
	{instruction_t::add, 1U, 7U, {}, 2U, 0U, 1U},
	{instruction_t::add, 1U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::add, 1U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::add, 1U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::add, 1U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::add, 1U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::add, 1U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::add, 1U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::add, 1U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::add, 1U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::add, 1U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::add, 1U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::add, 1U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::add, 1U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::add, 1U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::add, 1U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::add, 1U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::add, 1U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::add, 1U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::add, 1U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::add, 1U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::add, 1U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::add, 1U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::add, 1U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::add, 1U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::add, 1U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::add, 1U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::add, 1U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::add, 1U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::add, 1U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::add, 1U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::add, 1U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::add, 1U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::add, 1U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::add, 1U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::add, 1U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::add, 1U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::add, 1U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::add, 1U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::add, 1U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::add, 1U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::add, 1U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::add, 1U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::add, 1U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::add, 1U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::add, 1U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::adda, 1U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::adda, 1U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::adda, 1U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::adda, 1U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::adda, 1U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::adda, 1U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::adda, 1U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::adda, 1U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::adda, 1U, 0U, {}, 2U, 0U, 1U},
	{instruction_t::adda, 1U, 1U, {}, 2U, 0U, 1U},
	{instruction_t::adda, 1U, 2U, {}, 2U, 0U, 1U},
	{instruction_t::adda, 1U, 3U, {}, 2U, 0U, 1U},
	{instruction_t::adda, 1U, 4U, {}, 2U, 0U, 1U},
	{instruction_t::adda, 1U, 5U, {}, 2U, 0U, 1U},
	{instruction_t::adda, 1U, 6U, {}, 2U, 0U, 1U},
	{instruction_t::adda, 1U, 7U, {}, 2U, 0U, 1U},
	{instruction_t::adda, 1U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::adda, 1U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::adda, 1U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::adda, 1U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::adda, 1U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::adda, 1U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::adda, 1U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::adda, 1U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::adda, 1U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::adda, 1U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::adda, 1U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::adda, 1U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::adda, 1U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::adda, 1U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::adda, 1U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::adda, 1U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::adda, 1U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::adda, 1U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::adda, 1U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::adda, 1U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::adda, 1U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::adda, 1U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::adda, 1U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::adda, 1U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::adda, 1U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::adda, 1U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::adda, 1U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::adda, 1U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::adda, 1U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::adda, 1U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::adda, 1U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::adda, 1U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::adda, 1U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::adda, 1U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::adda, 1U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::adda, 1U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::adda, 1U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::adda, 1U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::adda, 1U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::adda, 1U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::adda, 1U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::adda, 1U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::adda, 1U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::adda, 1U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::adda, 1U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::addx, 1U, 0U, {}, 0U},
	{instruction_t::addx, 1U, 1U, {}, 0U},
	{instruction_t::addx, 1U, 2U, {}, 0U},
	{instruction_t::addx, 1U, 3U, {}, 0U},
	{instruction_t::addx, 1U, 4U, {}, 0U},
	{instruction_t::addx, 1U, 5U, {}, 0U},
	{instruction_t::addx, 1U, 6U, {}, 0U},
	{instruction_t::addx, 1U, 7U, {}, 0U},
	{instruction_t::addx, 1U, 0U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::addx, 1U, 1U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::addx, 1U, 2U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::addx, 1U, 3U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::addx, 1U, 4U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::addx, 1U, 5U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::addx, 1U, 6U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::addx, 1U, 7U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::add, 1U, 0U, {}, 0U, 1U, 2U},
	{instruction_t::add, 1U, 1U, {}, 0U, 1U, 2U},
	{instruction_t::add, 1U, 2U, {}, 0U, 1U, 2U},
	{instruction_t::add, 1U, 3U, {}, 0U, 1U, 2U},
	{instruction_t::add, 1U, 4U, {}, 0U, 1U, 2U},
	{instruction_t::add, 1U, 5U, {}, 0U, 1U, 2U},
	{instruction_t::add, 1U, 6U, {}, 0U, 1U, 2U},
	{instruction_t::add, 1U, 7U, {}, 0U, 1U, 2U},
	{instruction_t::add, 1U, 0U, {}, 0U, 1U, 3U},
	{instruction_t::add, 1U, 1U, {}, 0U, 1U, 3U},
	{instruction_t::add, 1U, 2U, {}, 0U, 1U, 3U},
	{instruction_t::add, 1U, 3U, {}, 0U, 1U, 3U},
	{instruction_t::add, 1U, 4U, {}, 0U, 1U, 3U},
	{instruction_t::add, 1U, 5U, {}, 0U, 1U, 3U},
	{instruction_t::add, 1U, 6U, {}, 0U, 1U, 3U},
	{instruction_t::add, 1U, 7U, {}, 0U, 1U, 3U},
	{instruction_t::add, 1U, 0U, {}, 0U, 1U, 4U},
	{instruction_t::add, 1U, 1U, {}, 0U, 1U, 4U},
	{instruction_t::add, 1U, 2U, {}, 0U, 1U, 4U},
	{instruction_t::add, 1U, 3U, {}, 0U, 1U, 4U},
	{instruction_t::add, 1U, 4U, {}, 0U, 1U, 4U},
	{instruction_t::add, 1U, 5U, {}, 0U, 1U, 4U},
	{instruction_t::add, 1U, 6U, {}, 0U, 1U, 4U},
	{instruction_t::add, 1U, 7U, {}, 0U, 1U, 4U},
	{instruction_t::add, 1U, 0U, {}, 0U, 1U, 5U},
	{instruction_t::add, 1U, 1U, {}, 0U, 1U, 5U},
	{instruction_t::add, 1U, 2U, {}, 0U, 1U, 5U},
	{instruction_t::add, 1U, 3U, {}, 0U, 1U, 5U},
	{instruction_t::add, 1U, 4U, {}, 0U, 1U, 5U},
	{instruction_t::add, 1U, 5U, {}, 0U, 1U, 5U},
	{instruction_t::add, 1U, 6U, {}, 0U, 1U, 5U},
	{instruction_t::add, 1U, 7U, {}, 0U, 1U, 5U},
	{instruction_t::add, 1U, 0U, {}, 0U, 1U, 6U},
	{instruction_t::add, 1U, 1U, {}, 0U, 1U, 6U},
	{instruction_t::add, 1U, 2U, {}, 0U, 1U, 6U},
	{instruction_t::add, 1U, 3U, {}, 0U, 1U, 6U},
	{instruction_t::add, 1U, 4U, {}, 0U, 1U, 6U},
	{instruction_t::add, 1U, 5U, {}, 0U, 1U, 6U},
	{instruction_t::add, 1U, 6U, {}, 0U, 1U, 6U},
	{instruction_t::add, 1U, 7U, {}, 0U, 1U, 6U},
	{instruction_t::add, 1U, 0U, {}, 0U, 1U, 7U},
	{instruction_t::add, 1U, 1U, {}, 0U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::addx, 1U, 0U, {}, 1U},
	{instruction_t::addx, 1U, 1U, {}, 1U},
	{instruction_t::addx, 1U, 2U, {}, 1U},
	{instruction_t::addx, 1U, 3U, {}, 1U},
	{instruction_t::addx, 1U, 4U, {}, 1U},
	{instruction_t::addx, 1U, 5U, {}, 1U},
	{instruction_t::addx, 1U, 6U, {}, 1U},
	{instruction_t::addx, 1U, 7U, {}, 1U},
	{instruction_t::addx, 1U, 0U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::addx, 1U, 1U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::addx, 1U, 2U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::addx, 1U, 3U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::addx, 1U, 4U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::addx, 1U, 5U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::addx, 1U, 6U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::addx, 1U, 7U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::add, 1U, 0U, {}, 1U, 1U, 2U},
	{instruction_t::add, 1U, 1U, {}, 1U, 1U, 2U},
	{instruction_t::add, 1U, 2U, {}, 1U, 1U, 2U},
	{instruction_t::add, 1U, 3U, {}, 1U, 1U, 2U},
	{instruction_t::add, 1U, 4U, {}, 1U, 1U, 2U},
	{instruction_t::add, 1U, 5U, {}, 1U, 1U, 2U},
	{instruction_t::add, 1U, 6U, {}, 1U, 1U, 2U},
	{instruction_t::add, 1U, 7U, {}, 1U, 1U, 2U},
	{instruction_t::add, 1U, 0U, {}, 1U, 1U, 3U},
	{instruction_t::add, 1U, 1U, {}, 1U, 1U, 3U},
	{instruction_t::add, 1U, 2U, {}, 1U, 1U, 3U},
	{instruction_t::add, 1U, 3U, {}, 1U, 1U, 3U},
	{instruction_t::add, 1U, 4U, {}, 1U, 1U, 3U},
	{instruction_t::add, 1U, 5U, {}, 1U, 1U, 3U},
	{instruction_t::add, 1U, 6U, {}, 1U, 1U, 3U},
	{instruction_t::add, 1U, 7U, {}, 1U, 1U, 3U},
	{instruction_t::add, 1U, 0U, {}, 1U, 1U, 4U},
	{instruction_t::add, 1U, 1U, {}, 1U, 1U, 4U},
	{instruction_t::add, 1U, 2U, {}, 1U, 1U, 4U},
	{instruction_t::add, 1U, 3U, {}, 1U, 1U, 4U},
	{instruction_t::add, 1U, 4U, {}, 1U, 1U, 4U},
	{instruction_t::add, 1U, 5U, {}, 1U, 1U, 4U},
	{instruction_t::add, 1U, 6U, {}, 1U, 1U, 4U},
	{instruction_t::add, 1U, 7U, {}, 1U, 1U, 4U},
	{instruction_t::add, 1U, 0U, {}, 1U, 1U, 5U},
	{instruction_t::add, 1U, 1U, {}, 1U, 1U, 5U},
	{instruction_t::add, 1U, 2U, {}, 1U, 1U, 5U},
	{instruction_t::add, 1U, 3U, {}, 1U, 1U, 5U},
	{instruction_t::add, 1U, 4U, {}, 1U, 1U, 5U},
	{instruction_t::add, 1U, 5U, {}, 1U, 1U, 5U},
	{instruction_t::add, 1U, 6U, {}, 1U, 1U, 5U},
	{instruction_t::add, 1U, 7U, {}, 1U, 1U, 5U},
	{instruction_t::add, 1U, 0U, {}, 1U, 1U, 6U},
	{instruction_t::add, 1U, 1U, {}, 1U, 1U, 6U},
	{instruction_t::add, 1U, 2U, {}, 1U, 1U, 6U},
	{instruction_t::add, 1U, 3U, {}, 1U, 1U, 6U},
	{instruction_t::add, 1U, 4U, {}, 1U, 1U, 6U},
	{instruction_t::add, 1U, 5U, {}, 1U, 1U, 6U},
	{instruction_t::add, 1U, 6U, {}, 1U, 1U, 6U},
	{instruction_t::add, 1U, 7U, {}, 1U, 1U, 6U},
	{instruction_t::add, 1U, 0U, {}, 1U, 1U, 7U},
	{instruction_t::add, 1U, 1U, {}, 1U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::addx, 1U, 0U, {}, 2U},
	{instruction_t::addx, 1U, 1U, {}, 2U},
	{instruction_t::addx, 1U, 2U, {}, 2U},
	{instruction_t::addx, 1U, 3U, {}, 2U},
	{instruction_t::addx, 1U, 4U, {}, 2U},
	{instruction_t::addx, 1U, 5U, {}, 2U},
	{instruction_t::addx, 1U, 6U, {}, 2U},
	{instruction_t::addx, 1U, 7U, {}, 2U},
	{instruction_t::addx, 1U, 0U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::addx, 1U, 1U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::addx, 1U, 2U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::addx, 1U, 3U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::addx, 1U, 4U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::addx, 1U, 5U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::addx, 1U, 6U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::addx, 1U, 7U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::add, 1U, 0U, {}, 2U, 1U, 2U},
	{instruction_t::add, 1U, 1U, {}, 2U, 1U, 2U},
	{instruction_t::add, 1U, 2U, {}, 2U, 1U, 2U},
	{instruction_t::add, 1U, 3U, {}, 2U, 1U, 2U},
	{instruction_t::add, 1U, 4U, {}, 2U, 1U, 2U},
	{instruction_t::add, 1U, 5U, {}, 2U, 1U, 2U},
	{instruction_t::add, 1U, 6U, {}, 2U, 1U, 2U},
	{instruction_t::add, 1U, 7U, {}, 2U, 1U, 2U},
	{instruction_t::add, 1U, 0U, {}, 2U, 1U, 3U},
	{instruction_t::add, 1U, 1U, {}, 2U, 1U, 3U},
	{instruction_t::add, 1U, 2U, {}, 2U, 1U, 3U},
	{instruction_t::add, 1U, 3U, {}, 2U, 1U, 3U},
	{instruction_t::add, 1U, 4U, {}, 2U, 1U, 3U},
	{instruction_t::add, 1U, 5U, {}, 2U, 1U, 3U},
	{instruction_t::add, 1U, 6U, {}, 2U, 1U, 3U},
	{instruction_t::add, 1U, 7U, {}, 2U, 1U, 3U},
	{instruction_t::add, 1U, 0U, {}, 2U, 1U, 4U},
	{instruction_t::add, 1U, 1U, {}, 2U, 1U, 4U},
	{instruction_t::add, 1U, 2U, {}, 2U, 1U, 4U},
	{instruction_t::add, 1U, 3U, {}, 2U, 1U, 4U},
	{instruction_t::add, 1U, 4U, {}, 2U, 1U, 4U},
	{instruction_t::add, 1U, 5U, {}, 2U, 1U, 4U},
	{instruction_t::add, 1U, 6U, {}, 2U, 1U, 4U},
	{instruction_t::add, 1U, 7U, {}, 2U, 1U, 4U},
	{instruction_t::add, 1U, 0U, {}, 2U, 1U, 5U},
	{instruction_t::add, 1U, 1U, {}, 2U, 1U, 5U},
	{instruction_t::add, 1U, 2U, {}, 2U, 1U, 5U},
	{instruction_t::add, 1U, 3U, {}, 2U, 1U, 5U},
	{instruction_t::add, 1U, 4U, {}, 2U, 1U, 5U},
	{instruction_t::add, 1U, 5U, {}, 2U, 1U, 5U},
	{instruction_t::add, 1U, 6U, {}, 2U, 1U, 5U},
	{instruction_t::add, 1U, 7U, {}, 2U, 1U, 5U},
	{instruction_t::add, 1U, 0U, {}, 2U, 1U, 6U},
	{instruction_t::add, 1U, 1U, {}, 2U, 1U, 6U},
	{instruction_t::add, 1U, 2U, {}, 2U, 1U, 6U},
	{instruction_t::add, 1U, 3U, {}, 2U, 1U, 6U},
	{instruction_t::add, 1U, 4U, {}, 2U, 1U, 6U},
	{instruction_t::add, 1U, 5U, {}, 2U, 1U, 6U},
	{instruction_t::add, 1U, 6U, {}, 2U, 1U, 6U},
	{instruction_t::add, 1U, 7U, {}, 2U, 1U, 6U},
	{instruction_t::add, 1U, 0U, {}, 2U, 1U, 7U},
	{instruction_t::add, 1U, 1U, {}, 2U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::adda, 1U, 0U, {}, 4U, 0U, 0U},
	{instruction_t::adda, 1U, 1U, {}, 4U, 0U, 0U},
	{instruction_t::adda, 1U, 2U, {}, 4U, 0U, 0U},
	{instruction_t::adda, 1U, 3U, {}, 4U, 0U, 0U},
	{instruction_t::adda, 1U, 4U, {}, 4U, 0U, 0U},
	{instruction_t::adda, 1U, 5U, {}, 4U, 0U, 0U},
	{instruction_t::adda, 1U, 6U, {}, 4U, 0U, 0U},
	{instruction_t::adda, 1U, 7U, {}, 4U, 0U, 0U},
	{instruction_t::adda, 1U, 0U, {}, 4U, 0U, 1U},
	{instruction_t::adda, 1U, 1U, {}, 4U, 0U, 1U},
	{instruction_t::adda, 1U, 2U, {}, 4U, 0U, 1U},
	{instruction_t::adda, 1U, 3U, {}, 4U, 0U, 1U},
	{instruction_t::adda, 1U, 4U, {}, 4U, 0U, 1U},
	{instruction_t::adda, 1U, 5U, {}, 4U, 0U, 1U},
	{instruction_t::adda, 1U, 6U, {}, 4U, 0U, 1U},
	{instruction_t::adda, 1U, 7U, {}, 4U, 0U, 1U},
	{instruction_t::adda, 1U, 0U, {}, 4U, 0U, 2U},
	{instruction_t::adda, 1U, 1U, {}, 4U, 0U, 2U},
	{instruction_t::adda, 1U, 2U, {}, 4U, 0U, 2U},
	{instruction_t::adda, 1U, 3U, {}, 4U, 0U, 2U},
	{instruction_t::adda, 1U, 4U, {}, 4U, 0U, 2U},
	{instruction_t::adda, 1U, 5U, {}, 4U, 0U, 2U},
	{instruction_t::adda, 1U, 6U, {}, 4U, 0U, 2U},
	{instruction_t::adda, 1U, 7U, {}, 4U, 0U, 2U},
	{instruction_t::adda, 1U, 0U, {}, 4U, 0U, 3U},
	{instruction_t::adda, 1U, 1U, {}, 4U, 0U, 3U},
	{instruction_t::adda, 1U, 2U, {}, 4U, 0U, 3U},
	{instruction_t::adda, 1U, 3U, {}, 4U, 0U, 3U},
	{instruction_t::adda, 1U, 4U, {}, 4U, 0U, 3U},
	{instruction_t::adda, 1U, 5U, {}, 4U, 0U, 3U},
	{instruction_t::adda, 1U, 6U, {}, 4U, 0U, 3U},
	{instruction_t::adda, 1U, 7U, {}, 4U, 0U, 3U},
	{instruction_t::adda, 1U, 0U, {}, 4U, 0U, 4U},
	{instruction_t::adda, 1U, 1U, {}, 4U, 0U, 4U},
	{instruction_t::adda, 1U, 2U, {}, 4U, 0U, 4U},
	{instruction_t::adda, 1U, 3U, {}, 4U, 0U, 4U},
	{instruction_t::adda, 1U, 4U, {}, 4U, 0U, 4U},
	{instruction_t::adda, 1U, 5U, {}, 4U, 0U, 4U},
	{instruction_t::adda, 1U, 6U, {}, 4U, 0U, 4U},
	{instruction_t::adda, 1U, 7U, {}, 4U, 0U, 4U},
	{instruction_t::adda, 1U, 0U, {}, 4U, 0U, 5U},
	{instruction_t::adda, 1U, 1U, {}, 4U, 0U, 5U},
	{instruction_t::adda, 1U, 2U, {}, 4U, 0U, 5U},
	{instruction_t::adda, 1U, 3U, {}, 4U, 0U, 5U},
	{instruction_t::adda, 1U, 4U, {}, 4U, 0U, 5U},
	{instruction_t::adda, 1U, 5U, {}, 4U, 0U, 5U},
	{instruction_t::adda, 1U, 6U, {}, 4U, 0U, 5U},
	{instruction_t::adda, 1U, 7U, {}, 4U, 0U, 5U},
	{instruction_t::adda, 1U, 0U, {}, 4U, 0U, 6U},
	{instruction_t::adda, 1U, 1U, {}, 4U, 0U, 6U},
	{instruction_t::adda, 1U, 2U, {}, 4U, 0U, 6U},
	{instruction_t::adda, 1U, 3U, {}, 4U, 0U, 6U},
	{instruction_t::adda, 1U, 4U, {}, 4U, 0U, 6U},
	{instruction_t::adda, 1U, 5U, {}, 4U, 0U, 6U},
	{instruction_t::adda, 1U, 6U, {}, 4U, 0U, 6U},
	{instruction_t::adda, 1U, 7U, {}, 4U, 0U, 6U},
	{instruction_t::adda, 1U, 0U, {}, 4U, 0U, 7U},
	{instruction_t::adda, 1U, 1U, {}, 4U, 0U, 7U},
	{instruction_t::adda, 1U, 2U, {}, 4U, 0U, 7U},
	{instruction_t::adda, 1U, 3U, {}, 4U, 0U, 7U},
	{instruction_t::adda, 1U, 4U, {}, 4U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::add, 2U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::add, 2U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::add, 2U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::add, 2U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::add, 2U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::add, 2U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::add, 2U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::add, 2U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::add, 2U, 0U, {}, 0U, 0U, 1U},
	{instruction_t::add, 2U, 1U, {}, 0U, 0U, 1U},
	{instruction_t::add, 2U, 2U, {}, 0U, 0U, 1U},
	{instruction_t::add, 2U, 3U, {}, 0U, 0U, 1U},
	{instruction_t::add, 2U, 4U, {}, 0U, 0U, 1U},
	{instruction_t::add, 2U, 5U, {}, 0U, 0U, 1U},
	{instruction_t::add, 2U, 6U, {}, 0U, 0U, 1U},
	{instruction_t::add, 2U, 7U, {}, 0U, 0U, 1U},
	{instruction_t::add, 2U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::add, 2U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::add, 2U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::add, 2U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::add, 2U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::add, 2U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::add, 2U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::add, 2U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::add, 2U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::add, 2U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::add, 2U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::add, 2U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::add, 2U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::add, 2U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::add, 2U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::add, 2U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::add, 2U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::add, 2U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::add, 2U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::add, 2U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::add, 2U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::add, 2U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::add, 2U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::add, 2U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::add, 2U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::add, 2U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::add, 2U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::add, 2U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::add, 2U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::add, 2U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::add, 2U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::add, 2U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::add, 2U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::add, 2U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::add, 2U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::add, 2U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::add, 2U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::add, 2U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::add, 2U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::add, 2U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::add, 2U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::add, 2U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::add, 2U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::add, 2U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::add, 2U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::add, 2U, 0U, {}, 1U, 0U, 0U},
	{instruction_t::add, 2U, 1U, {}, 1U, 0U, 0U},
	{instruction_t::add, 2U, 2U, {}, 1U, 0U, 0U},
	{instruction_t::add, 2U, 3U, {}, 1U, 0U, 0U},
	{instruction_t::add, 2U, 4U, {}, 1U, 0U, 0U},
	{instruction_t::add, 2U, 5U, {}, 1U, 0U, 0U},
	{instruction_t::add, 2U, 6U, {}, 1U, 0U, 0U},
	{instruction_t::add, 2U, 7U, {}, 1U, 0U, 0U},
	{instruction_t::add, 2U, 0U, {}, 1U, 0U, 1U},
	{instruction_t::add, 2U, 1U, {}, 1U, 0U, 1U},
	{instruction_t::add, 2U, 2U, {}, 1U, 0U, 1U},
	{instruction_t::add, 2U, 3U, {}, 1U, 0U, 1U},
	{instruction_t::add, 2U, 4U, {}, 1U, 0U, 1U},
	{instruction_t::add, 2U, 5U, {}, 1U, 0U, 1U},
	{instruction_t::add, 2U, 6U, {}, 1U, 0U, 1U},
	{instruction_t::add, 2U, 7U, {}, 1U, 0U, 1U},
	{instruction_t::add, 2U, 0U, {}, 1U, 0U, 2U},
	{instruction_t::add, 2U, 1U, {}, 1U, 0U, 2U},
	{instruction_t::add, 2U, 2U, {}, 1U, 0U, 2U},
	{instruction_t::add, 2U, 3U, {}, 1U, 0U, 2U},
	{instruction_t::add, 2U, 4U, {}, 1U, 0U, 2U},
	{instruction_t::add, 2U, 5U, {}, 1U, 0U, 2U},
	{instruction_t::add, 2U, 6U, {}, 1U, 0U, 2U},
	{instruction_t::add, 2U, 7U, {}, 1U, 0U, 2U},
	{instruction_t::add, 2U, 0U, {}, 1U, 0U, 3U},
	{instruction_t::add, 2U, 1U, {}, 1U, 0U, 3U},
	{instruction_t::add, 2U, 2U, {}, 1U, 0U, 3U},
	{instruction_t::add, 2U, 3U, {}, 1U, 0U, 3U},
	{instruction_t::add, 2U, 4U, {}, 1U, 0U, 3U},
	{instruction_t::add, 2U, 5U, {}, 1U, 0U, 3U},
	{instruction_t::add, 2U, 6U, {}, 1U, 0U, 3U},
	{instruction_t::add, 2U, 7U, {}, 1U, 0U, 3U},
	{instruction_t::add, 2U, 0U, {}, 1U, 0U, 4U},
	{instruction_t::add, 2U, 1U, {}, 1U, 0U, 4U},
	{instruction_t::add, 2U, 2U, {}, 1U, 0U, 4U},
	{instruction_t::add, 2U, 3U, {}, 1U, 0U, 4U},
	{instruction_t::add, 2U, 4U, {}, 1U, 0U, 4U},
	{instruction_t::add, 2U, 5U, {}, 1U, 0U, 4U},
	{instruction_t::add, 2U, 6U, {}, 1U, 0U, 4U},
	{instruction_t::add, 2U, 7U, {}, 1U, 0U, 4U},
	{instruction_t::add, 2U, 0U, {}, 1U, 0U, 5U},
	{instruction_t::add, 2U, 1U, {}, 1U, 0U, 5U},
	{instruction_t::add, 2U, 2U, {}, 1U, 0U, 5U},
	{instruction_t::add, 2U, 3U, {}, 1U, 0U, 5U},
	{instruction_t::add, 2U, 4U, {}, 1U, 0U, 5U},
	{instruction_t::add, 2U, 5U, {}, 1U, 0U, 5U},
	{instruction_t::add, 2U, 6U, {}, 1U, 0U, 5U},
	{instruction_t::add, 2U, 7U, {}, 1U, 0U, 5U},
	{instruction_t::add, 2U, 0U, {}, 1U, 0U, 6U},
	{instruction_t::add, 2U, 1U, {}, 1U, 0U, 6U},
	{instruction_t::add, 2U, 2U, {}, 1U, 0U, 6U},
	{instruction_t::add, 2U, 3U, {}, 1U, 0U, 6U},
	{instruction_t::add, 2U, 4U, {}, 1U, 0U, 6U},
	{instruction_t::add, 2U, 5U, {}, 1U, 0U, 6U},
	{instruction_t::add, 2U, 6U, {}, 1U, 0U, 6U},
	{instruction_t::add, 2U, 7U, {}, 1U, 0U, 6U},
	{instruction_t::add, 2U, 0U, {}, 1U, 0U, 7U},
	{instruction_t::add, 2U, 1U, {}, 1U, 0U, 7U},
	{instruction_t::add, 2U, 2U, {}, 1U, 0U, 7U},
	{instruction_t::add, 2U, 3U, {}, 1U, 0U, 7U},
	{instruction_t::add, 2U, 4U, {}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::add, 2U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::add, 2U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::add, 2U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::add, 2U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::add, 2U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::add, 2U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::add, 2U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::add, 2U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::add, 2U, 0U, {}, 2U, 0U, 1U},
	{instruction_t::add, 2U, 1U, {}, 2U, 0U, 1U},
	{instruction_t::add, 2U, 2U, {}, 2U, 0U, 1U},
	{instruction_t::add, 2U, 3U, {}, 2U, 0U, 1U},
	{instruction_t::add, 2U, 4U, {}, 2U, 0U, 1U},
	{instruction_t::add, 2U, 5U, {}, 2U, 0U, 1U},
	{instruction_t::add, 2U, 6U, {}, 2U, 0U, 1U},
	{instruction_t::add, 2U, 7U, {}, 2U, 0U, 1U},
	{instruction_t::add, 2U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::add, 2U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::add, 2U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::add, 2U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::add, 2U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::add, 2U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::add, 2U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::add, 2U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::add, 2U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::add, 2U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::add, 2U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::add, 2U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::add, 2U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::add, 2U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::add, 2U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::add, 2U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::add, 2U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::add, 2U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::add, 2U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::add, 2U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::add, 2U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::add, 2U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::add, 2U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::add, 2U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::add, 2U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::add, 2U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::add, 2U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::add, 2U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::add, 2U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::add, 2U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::add, 2U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::add, 2U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::add, 2U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::add, 2U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::add, 2U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::add, 2U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::add, 2U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::add, 2U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::add, 2U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::add, 2U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::add, 2U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::add, 2U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::add, 2U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::add, 2U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::add, 2U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::adda, 2U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::adda, 2U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::adda, 2U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::adda, 2U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::adda, 2U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::adda, 2U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::adda, 2U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::adda, 2U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::adda, 2U, 0U, {}, 2U, 0U, 1U},
	{instruction_t::adda, 2U, 1U, {}, 2U, 0U, 1U},
	{instruction_t::adda, 2U, 2U, {}, 2U, 0U, 1U},
	{instruction_t::adda, 2U, 3U, {}, 2U, 0U, 1U},
	{instruction_t::adda, 2U, 4U, {}, 2U, 0U, 1U},
	{instruction_t::adda, 2U, 5U, {}, 2U, 0U, 1U},
	{instruction_t::adda, 2U, 6U, {}, 2U, 0U, 1U},
	{instruction_t::adda, 2U, 7U, {}, 2U, 0U, 1U},
	{instruction_t::adda, 2U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::adda, 2U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::adda, 2U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::adda, 2U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::adda, 2U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::adda, 2U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::adda, 2U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::adda, 2U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::adda, 2U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::adda, 2U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::adda, 2U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::adda, 2U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::adda, 2U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::adda, 2U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::adda, 2U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::adda, 2U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::adda, 2U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::adda, 2U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::adda, 2U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::adda, 2U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::adda, 2U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::adda, 2U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::adda, 2U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::adda, 2U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::adda, 2U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::adda, 2U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::adda, 2U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::adda, 2U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::adda, 2U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::adda, 2U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::adda, 2U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::adda, 2U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::adda, 2U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::adda, 2U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::adda, 2U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::adda, 2U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::adda, 2U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::adda, 2U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::adda, 2U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::adda, 2U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::adda, 2U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::adda, 2U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::adda, 2U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::adda, 2U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::adda, 2U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::addx, 2U, 0U, {}, 0U},
	{instruction_t::addx, 2U, 1U, {}, 0U},
	{instruction_t::addx, 2U, 2U, {}, 0U},
	{instruction_t::addx, 2U, 3U, {}, 0U},
	{instruction_t::addx, 2U, 4U, {}, 0U},
	{instruction_t::addx, 2U, 5U, {}, 0U},
	{instruction_t::addx, 2U, 6U, {}, 0U},
	{instruction_t::addx, 2U, 7U, {}, 0U},
	{instruction_t::addx, 2U, 0U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::addx, 2U, 1U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::addx, 2U, 2U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::addx, 2U, 3U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::addx, 2U, 4U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::addx, 2U, 5U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::addx, 2U, 6U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::addx, 2U, 7U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::add, 2U, 0U, {}, 0U, 1U, 2U},
	{instruction_t::add, 2U, 1U, {}, 0U, 1U, 2U},
	{instruction_t::add, 2U, 2U, {}, 0U, 1U, 2U},
	{instruction_t::add, 2U, 3U, {}, 0U, 1U, 2U},
	{instruction_t::add, 2U, 4U, {}, 0U, 1U, 2U},
	{instruction_t::add, 2U, 5U, {}, 0U, 1U, 2U},
	{instruction_t::add, 2U, 6U, {}, 0U, 1U, 2U},
	{instruction_t::add, 2U, 7U, {}, 0U, 1U, 2U},
	{instruction_t::add, 2U, 0U, {}, 0U, 1U, 3U},
	{instruction_t::add, 2U, 1U, {}, 0U, 1U, 3U},
	{instruction_t::add, 2U, 2U, {}, 0U, 1U, 3U},
	{instruction_t::add, 2U, 3U, {}, 0U, 1U, 3U},
	{instruction_t::add, 2U, 4U, {}, 0U, 1U, 3U},
	{instruction_t::add, 2U, 5U, {}, 0U, 1U, 3U},
	{instruction_t::add, 2U, 6U, {}, 0U, 1U, 3U},
	{instruction_t::add, 2U, 7U, {}, 0U, 1U, 3U},
	{instruction_t::add, 2U, 0U, {}, 0U, 1U, 4U},
	{instruction_t::add, 2U, 1U, {}, 0U, 1U, 4U},
	{instruction_t::add, 2U, 2U, {}, 0U, 1U, 4U},
	{instruction_t::add, 2U, 3U, {}, 0U, 1U, 4U},
	{instruction_t::add, 2U, 4U, {}, 0U, 1U, 4U},
	{instruction_t::add, 2U, 5U, {}, 0U, 1U, 4U},
	{instruction_t::add, 2U, 6U, {}, 0U, 1U, 4U},
	{instruction_t::add, 2U, 7U, {}, 0U, 1U, 4U},
	{instruction_t::add, 2U, 0U, {}, 0U, 1U, 5U},
	{instruction_t::add, 2U, 1U, {}, 0U, 1U, 5U},
	{instruction_t::add, 2U, 2U, {}, 0U, 1U, 5U},
	{instruction_t::add, 2U, 3U, {}, 0U, 1U, 5U},
	{instruction_t::add, 2U, 4U, {}, 0U, 1U, 5U},
	{instruction_t::add, 2U, 5U, {}, 0U, 1U, 5U},
	{instruction_t::add, 2U, 6U, {}, 0U, 1U, 5U},
	{instruction_t::add, 2U, 7U, {}, 0U, 1U, 5U},
	{instruction_t::add, 2U, 0U, {}, 0U, 1U, 6U},
	{instruction_t::add, 2U, 1U, {}, 0U, 1U, 6U},
	{instruction_t::add, 2U, 2U, {}, 0U, 1U, 6U},
	{instruction_t::add, 2U, 3U, {}, 0U, 1U, 6U},
	{instruction_t::add, 2U, 4U, {}, 0U, 1U, 6U},
	{instruction_t::add, 2U, 5U, {}, 0U, 1U, 6U},
	{instruction_t::add, 2U, 6U, {}, 0U, 1U, 6U},
	{instruction_t::add, 2U, 7U, {}, 0U, 1U, 6U},
	{instruction_t::add, 2U, 0U, {}, 0U, 1U, 7U},
	{instruction_t::add, 2U, 1U, {}, 0U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::addx, 2U, 0U, {}, 1U},
	{instruction_t::addx, 2U, 1U, {}, 1U},
	{instruction_t::addx, 2U, 2U, {}, 1U},
	{instruction_t::addx, 2U, 3U, {}, 1U},
	{instruction_t::addx, 2U, 4U, {}, 1U},
	{instruction_t::addx, 2U, 5U, {}, 1U},
	{instruction_t::addx, 2U, 6U, {}, 1U},
	{instruction_t::addx, 2U, 7U, {}, 1U},
	{instruction_t::addx, 2U, 0U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::addx, 2U, 1U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::addx, 2U, 2U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::addx, 2U, 3U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::addx, 2U, 4U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::addx, 2U, 5U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::addx, 2U, 6U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::addx, 2U, 7U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::add, 2U, 0U, {}, 1U, 1U, 2U},
	{instruction_t::add, 2U, 1U, {}, 1U, 1U, 2U},
	{instruction_t::add, 2U, 2U, {}, 1U, 1U, 2U},
	{instruction_t::add, 2U, 3U, {}, 1U, 1U, 2U},
	{instruction_t::add, 2U, 4U, {}, 1U, 1U, 2U},
	{instruction_t::add, 2U, 5U, {}, 1U, 1U, 2U},
	{instruction_t::add, 2U, 6U, {}, 1U, 1U, 2U},
	{instruction_t::add, 2U, 7U, {}, 1U, 1U, 2U},
	{instruction_t::add, 2U, 0U, {}, 1U, 1U, 3U},
	{instruction_t::add, 2U, 1U, {}, 1U, 1U, 3U},
	{instruction_t::add, 2U, 2U, {}, 1U, 1U, 3U},
	{instruction_t::add, 2U, 3U, {}, 1U, 1U, 3U},
	{instruction_t::add, 2U, 4U, {}, 1U, 1U, 3U},
	{instruction_t::add, 2U, 5U, {}, 1U, 1U, 3U},
	{instruction_t::add, 2U, 6U, {}, 1U, 1U, 3U},
	{instruction_t::add, 2U, 7U, {}, 1U, 1U, 3U},
	{instruction_t::add, 2U, 0U, {}, 1U, 1U, 4U},
	{instruction_t::add, 2U, 1U, {}, 1U, 1U, 4U},
	{instruction_t::add, 2U, 2U, {}, 1U, 1U, 4U},
	{instruction_t::add, 2U, 3U, {}, 1U, 1U, 4U},
	{instruction_t::add, 2U, 4U, {}, 1U, 1U, 4U},
	{instruction_t::add, 2U, 5U, {}, 1U, 1U, 4U},
	{instruction_t::add, 2U, 6U, {}, 1U, 1U, 4U},
	{instruction_t::add, 2U, 7U, {}, 1U, 1U, 4U},
	{instruction_t::add, 2U, 0U, {}, 1U, 1U, 5U},
	{instruction_t::add, 2U, 1U, {}, 1U, 1U, 5U},
	{instruction_t::add, 2U, 2U, {}, 1U, 1U, 5U},
	{instruction_t::add, 2U, 3U, {}, 1U, 1U, 5U},
	{instruction_t::add, 2U, 4U, {}, 1U, 1U, 5U},
	{instruction_t::add, 2U, 5U, {}, 1U, 1U, 5U},
	{instruction_t::add, 2U, 6U, {}, 1U, 1U, 5U},
	{instruction_t::add, 2U, 7U, {}, 1U, 1U, 5U},
	{instruction_t::add, 2U, 0U, {}, 1U, 1U, 6U},
	{instruction_t::add, 2U, 1U, {}, 1U, 1U, 6U},
	{instruction_t::add, 2U, 2U, {}, 1U, 1U, 6U},
	{instruction_t::add, 2U, 3U, {}, 1U, 1U, 6U},
	{instruction_t::add, 2U, 4U, {}, 1U, 1U, 6U},
	{instruction_t::add, 2U, 5U, {}, 1U, 1U, 6U},
	{instruction_t::add, 2U, 6U, {}, 1U, 1U, 6U},
	{instruction_t::add, 2U, 7U, {}, 1U, 1U, 6U},
	{instruction_t::add, 2U, 0U, {}, 1U, 1U, 7U},
	{instruction_t::add, 2U, 1U, {}, 1U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::addx, 2U, 0U, {}, 2U},
	{instruction_t::addx, 2U, 1U, {}, 2U},
	{instruction_t::addx, 2U, 2U, {}, 2U},
	{instruction_t::addx, 2U, 3U, {}, 2U},
	{instruction_t::addx, 2U, 4U, {}, 2U},
	{instruction_t::addx, 2U, 5U, {}, 2U},
	{instruction_t::addx, 2U, 6U, {}, 2U},
	{instruction_t::addx, 2U, 7U, {}, 2U},
	{instruction_t::addx, 2U, 0U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::addx, 2U, 1U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::addx, 2U, 2U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::addx, 2U, 3U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::addx, 2U, 4U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::addx, 2U, 5U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::addx, 2U, 6U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::addx, 2U, 7U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::add, 2U, 0U, {}, 2U, 1U, 2U},
	{instruction_t::add, 2U, 1U, {}, 2U, 1U, 2U},
	{instruction_t::add, 2U, 2U, {}, 2U, 1U, 2U},
	{instruction_t::add, 2U, 3U, {}, 2U, 1U, 2U},
	{instruction_t::add, 2U, 4U, {}, 2U, 1U, 2U},
	{instruction_t::add, 2U, 5U, {}, 2U, 1U, 2U},
	{instruction_t::add, 2U, 6U, {}, 2U, 1U, 2U},
	{instruction_t::add, 2U, 7U, {}, 2U, 1U, 2U},
	{instruction_t::add, 2U, 0U, {}, 2U, 1U, 3U},
	{instruction_t::add, 2U, 1U, {}, 2U, 1U, 3U},
	{instruction_t::add, 2U, 2U, {}, 2U, 1U, 3U},
	{instruction_t::add, 2U, 3U, {}, 2U, 1U, 3U},
	{instruction_t::add, 2U, 4U, {}, 2U, 1U, 3U},
	{instruction_t::add, 2U, 5U, {}, 2U, 1U, 3U},
	{instruction_t::add, 2U, 6U, {}, 2U, 1U, 3U},
	{instruction_t::add, 2U, 7U, {}, 2U, 1U, 3U},
	{instruction_t::add, 2U, 0U, {}, 2U, 1U, 4U},
	{instruction_t::add, 2U, 1U, {}, 2U, 1U, 4U},
	{instruction_t::add, 2U, 2U, {}, 2U, 1U, 4U},
	{instruction_t::add, 2U, 3U, {}, 2U, 1U, 4U},
	{instruction_t::add, 2U, 4U, {}, 2U, 1U, 4U},
	{instruction_t::add, 2U, 5U, {}, 2U, 1U, 4U},
	{instruction_t::add, 2U, 6U, {}, 2U, 1U, 4U},
	{instruction_t::add, 2U, 7U, {}, 2U, 1U, 4U},
	{instruction_t::add, 2U, 0U, {}, 2U, 1U, 5U},
	{instruction_t::add, 2U, 1U, {}, 2U, 1U, 5U},
	{instruction_t::add, 2U, 2U, {}, 2U, 1U, 5U},
	{instruction_t::add, 2U, 3U, {}, 2U, 1U, 5U},
	{instruction_t::add, 2U, 4U, {}, 2U, 1U, 5U},
	{instruction_t::add, 2U, 5U, {}, 2U, 1U, 5U},
	{instruction_t::add, 2U, 6U, {}, 2U, 1U, 5U},
	{instruction_t::add, 2U, 7U, {}, 2U, 1U, 5U},
	{instruction_t::add, 2U, 0U, {}, 2U, 1U, 6U},
	{instruction_t::add, 2U, 1U, {}, 2U, 1U, 6U},
	{instruction_t::add, 2U, 2U, {}, 2U, 1U, 6U},
	{instruction_t::add, 2U, 3U, {}, 2U, 1U, 6U},
	{instruction_t::add, 2U, 4U, {}, 2U, 1U, 6U},
	{instruction_t::add, 2U, 5U, {}, 2U, 1U, 6U},
	{instruction_t::add, 2U, 6U, {}, 2U, 1U, 6U},
	{instruction_t::add, 2U, 7U, {}, 2U, 1U, 6U},
	{instruction_t::add, 2U, 0U, {}, 2U, 1U, 7U},
	{instruction_t::add, 2U, 1U, {}, 2U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::adda, 2U, 0U, {}, 4U, 0U, 0U},
	{instruction_t::adda, 2U, 1U, {}, 4U, 0U, 0U},
	{instruction_t::adda, 2U, 2U, {}, 4U, 0U, 0U},
	{instruction_t::adda, 2U, 3U, {}, 4U, 0U, 0U},
	{instruction_t::adda, 2U, 4U, {}, 4U, 0U, 0U},
	{instruction_t::adda, 2U, 5U, {}, 4U, 0U, 0U},
	{instruction_t::adda, 2U, 6U, {}, 4U, 0U, 0U},
	{instruction_t::adda, 2U, 7U, {}, 4U, 0U, 0U},
	{instruction_t::adda, 2U, 0U, {}, 4U, 0U, 1U},
	{instruction_t::adda, 2U, 1U, {}, 4U, 0U, 1U},
	{instruction_t::adda, 2U, 2U, {}, 4U, 0U, 1U},
	{instruction_t::adda, 2U, 3U, {}, 4U, 0U, 1U},
	{instruction_t::adda, 2U, 4U, {}, 4U, 0U, 1U},
	{instruction_t::adda, 2U, 5U, {}, 4U, 0U, 1U},
	{instruction_t::adda, 2U, 6U, {}, 4U, 0U, 1U},
	{instruction_t::adda, 2U, 7U, {}, 4U, 0U, 1U},
	{instruction_t::adda, 2U, 0U, {}, 4U, 0U, 2U},
	{instruction_t::adda, 2U, 1U, {}, 4U, 0U, 2U},
	{instruction_t::adda, 2U, 2U, {}, 4U, 0U, 2U},
	{instruction_t::adda, 2U, 3U, {}, 4U, 0U, 2U},
	{instruction_t::adda, 2U, 4U, {}, 4U, 0U, 2U},
	{instruction_t::adda, 2U, 5U, {}, 4U, 0U, 2U},
	{instruction_t::adda, 2U, 6U, {}, 4U, 0U, 2U},
	{instruction_t::adda, 2U, 7U, {}, 4U, 0U, 2U},
	{instruction_t::adda, 2U, 0U, {}, 4U, 0U, 3U},
	{instruction_t::adda, 2U, 1U, {}, 4U, 0U, 3U},
	{instruction_t::adda, 2U, 2U, {}, 4U, 0U, 3U},
	{instruction_t::adda, 2U, 3U, {}, 4U, 0U, 3U},
	{instruction_t::adda, 2U, 4U, {}, 4U, 0U, 3U},
	{instruction_t::adda, 2U, 5U, {}, 4U, 0U, 3U},
	{instruction_t::adda, 2U, 6U, {}, 4U, 0U, 3U},
	{instruction_t::adda, 2U, 7U, {}, 4U, 0U, 3U},
	{instruction_t::adda, 2U, 0U, {}, 4U, 0U, 4U},
	{instruction_t::adda, 2U, 1U, {}, 4U, 0U, 4U},
	{instruction_t::adda, 2U, 2U, {}, 4U, 0U, 4U},
	{instruction_t::adda, 2U, 3U, {}, 4U, 0U, 4U},
	{instruction_t::adda, 2U, 4U, {}, 4U, 0U, 4U},
	{instruction_t::adda, 2U, 5U, {}, 4U, 0U, 4U},
	{instruction_t::adda, 2U, 6U, {}, 4U, 0U, 4U},
	{instruction_t::adda, 2U, 7U, {}, 4U, 0U, 4U},
	{instruction_t::adda, 2U, 0U, {}, 4U, 0U, 5U},
	{instruction_t::adda, 2U, 1U, {}, 4U, 0U, 5U},
	{instruction_t::adda, 2U, 2U, {}, 4U, 0U, 5U},
	{instruction_t::adda, 2U, 3U, {}, 4U, 0U, 5U},
	{instruction_t::adda, 2U, 4U, {}, 4U, 0U, 5U},
	{instruction_t::adda, 2U, 5U, {}, 4U, 0U, 5U},
	{instruction_t::adda, 2U, 6U, {}, 4U, 0U, 5U},
	{instruction_t::adda, 2U, 7U, {}, 4U, 0U, 5U},
	{instruction_t::adda, 2U, 0U, {}, 4U, 0U, 6U},
	{instruction_t::adda, 2U, 1U, {}, 4U, 0U, 6U},
	{instruction_t::adda, 2U, 2U, {}, 4U, 0U, 6U},
	{instruction_t::adda, 2U, 3U, {}, 4U, 0U, 6U},
	{instruction_t::adda, 2U, 4U, {}, 4U, 0U, 6U},
	{instruction_t::adda, 2U, 5U, {}, 4U, 0U, 6U},
	{instruction_t::adda, 2U, 6U, {}, 4U, 0U, 6U},
	{instruction_t::adda, 2U, 7U, {}, 4U, 0U, 6U},
	{instruction_t::adda, 2U, 0U, {}, 4U, 0U, 7U},
	{instruction_t::adda, 2U, 1U, {}, 4U, 0U, 7U},
	{instruction_t::adda, 2U, 2U, {}, 4U, 0U, 7U},
	{instruction_t::adda, 2U, 3U, {}, 4U, 0U, 7U},
	{instruction_t::adda, 2U, 4U, {}, 4U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::add, 3U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::add, 3U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::add, 3U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::add, 3U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::add, 3U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::add, 3U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::add, 3U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::add, 3U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::add, 3U, 0U, {}, 0U, 0U, 1U},
	{instruction_t::add, 3U, 1U, {}, 0U, 0U, 1U},
	{instruction_t::add, 3U, 2U, {}, 0U, 0U, 1U},
	{instruction_t::add, 3U, 3U, {}, 0U, 0U, 1U},
	{instruction_t::add, 3U, 4U, {}, 0U, 0U, 1U},
	{instruction_t::add, 3U, 5U, {}, 0U, 0U, 1U},
	{instruction_t::add, 3U, 6U, {}, 0U, 0U, 1U},
	{instruction_t::add, 3U, 7U, {}, 0U, 0U, 1U},
	{instruction_t::add, 3U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::add, 3U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::add, 3U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::add, 3U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::add, 3U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::add, 3U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::add, 3U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::add, 3U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::add, 3U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::add, 3U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::add, 3U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::add, 3U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::add, 3U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::add, 3U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::add, 3U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::add, 3U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::add, 3U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::add, 3U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::add, 3U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::add, 3U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::add, 3U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::add, 3U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::add, 3U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::add, 3U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::add, 3U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::add, 3U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::add, 3U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::add, 3U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::add, 3U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::add, 3U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::add, 3U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::add, 3U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::add, 3U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::add, 3U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::add, 3U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::add, 3U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::add, 3U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::add, 3U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::add, 3U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::add, 3U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::add, 3U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::add, 3U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::add, 3U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::add, 3U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::add, 3U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::add, 3U, 0U, {}, 1U, 0U, 0U},
	{instruction_t::add, 3U, 1U, {}, 1U, 0U, 0U},
	{instruction_t::add, 3U, 2U, {}, 1U, 0U, 0U},
	{instruction_t::add, 3U, 3U, {}, 1U, 0U, 0U},
	{instruction_t::add, 3U, 4U, {}, 1U, 0U, 0U},
	{instruction_t::add, 3U, 5U, {}, 1U, 0U, 0U},
	{instruction_t::add, 3U, 6U, {}, 1U, 0U, 0U},
	{instruction_t::add, 3U, 7U, {}, 1U, 0U, 0U},
	{instruction_t::add, 3U, 0U, {}, 1U, 0U, 1U},
	{instruction_t::add, 3U, 1U, {}, 1U, 0U, 1U},
	{instruction_t::add, 3U, 2U, {}, 1U, 0U, 1U},
	{instruction_t::add, 3U, 3U, {}, 1U, 0U, 1U},
	{instruction_t::add, 3U, 4U, {}, 1U, 0U, 1U},
	{instruction_t::add, 3U, 5U, {}, 1U, 0U, 1U},
	{instruction_t::add, 3U, 6U, {}, 1U, 0U, 1U},
	{instruction_t::add, 3U, 7U, {}, 1U, 0U, 1U},
	{instruction_t::add, 3U, 0U, {}, 1U, 0U, 2U},
	{instruction_t::add, 3U, 1U, {}, 1U, 0U, 2U},
	{instruction_t::add, 3U, 2U, {}, 1U, 0U, 2U},
	{instruction_t::add, 3U, 3U, {}, 1U, 0U, 2U},
	{instruction_t::add, 3U, 4U, {}, 1U, 0U, 2U},
	{instruction_t::add, 3U, 5U, {}, 1U, 0U, 2U},
	{instruction_t::add, 3U, 6U, {}, 1U, 0U, 2U},
	{instruction_t::add, 3U, 7U, {}, 1U, 0U, 2U},
	{instruction_t::add, 3U, 0U, {}, 1U, 0U, 3U},
	{instruction_t::add, 3U, 1U, {}, 1U, 0U, 3U},
	{instruction_t::add, 3U, 2U, {}, 1U, 0U, 3U},
	{instruction_t::add, 3U, 3U, {}, 1U, 0U, 3U},
	{instruction_t::add, 3U, 4U, {}, 1U, 0U, 3U},
	{instruction_t::add, 3U, 5U, {}, 1U, 0U, 3U},
	{instruction_t::add, 3U, 6U, {}, 1U, 0U, 3U},
	{instruction_t::add, 3U, 7U, {}, 1U, 0U, 3U},
	{instruction_t::add, 3U, 0U, {}, 1U, 0U, 4U},
	{instruction_t::add, 3U, 1U, {}, 1U, 0U, 4U},
	{instruction_t::add, 3U, 2U, {}, 1U, 0U, 4U},
	{instruction_t::add, 3U, 3U, {}, 1U, 0U, 4U},
	{instruction_t::add, 3U, 4U, {}, 1U, 0U, 4U},
	{instruction_t::add, 3U, 5U, {}, 1U, 0U, 4U},
	{instruction_t::add, 3U, 6U, {}, 1U, 0U, 4U},
	{instruction_t::add, 3U, 7U, {}, 1U, 0U, 4U},
	{instruction_t::add, 3U, 0U, {}, 1U, 0U, 5U},
	{instruction_t::add, 3U, 1U, {}, 1U, 0U, 5U},
	{instruction_t::add, 3U, 2U, {}, 1U, 0U, 5U},
	{instruction_t::add, 3U, 3U, {}, 1U, 0U, 5U},
	{instruction_t::add, 3U, 4U, {}, 1U, 0U, 5U},
	{instruction_t::add, 3U, 5U, {}, 1U, 0U, 5U},
	{instruction_t::add, 3U, 6U, {}, 1U, 0U, 5U},
	{instruction_t::add, 3U, 7U, {}, 1U, 0U, 5U},
	{instruction_t::add, 3U, 0U, {}, 1U, 0U, 6U},
	{instruction_t::add, 3U, 1U, {}, 1U, 0U, 6U},
	{instruction_t::add, 3U, 2U, {}, 1U, 0U, 6U},
	{instruction_t::add, 3U, 3U, {}, 1U, 0U, 6U},
	{instruction_t::add, 3U, 4U, {}, 1U, 0U, 6U},
	{instruction_t::add, 3U, 5U, {}, 1U, 0U, 6U},
	{instruction_t::add, 3U, 6U, {}, 1U, 0U, 6U},
	{instruction_t::add, 3U, 7U, {}, 1U, 0U, 6U},
	{instruction_t::add, 3U, 0U, {}, 1U, 0U, 7U},
	{instruction_t::add, 3U, 1U, {}, 1U, 0U, 7U},
	{instruction_t::add, 3U, 2U, {}, 1U, 0U, 7U},
	{instruction_t::add, 3U, 3U, {}, 1U, 0U, 7U},
	{instruction_t::add, 3U, 4U, {}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::add, 3U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::add, 3U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::add, 3U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::add, 3U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::add, 3U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::add, 3U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::add, 3U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::add, 3U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::add, 3U, 0U, {}, 2U, 0U, 1U},
	{instruction_t::add, 3U, 1U, {}, 2U, 0U, 1U},
	{instruction_t::add, 3U, 2U, {}, 2U, 0U, 1U},
	{instruction_t::add, 3U, 3U, {}, 2U, 0U, 1U},
	{instruction_t::add, 3U, 4U, {}, 2U, 0U, 1U},
	{instruction_t::add, 3U, 5U, {}, 2U, 0U, 1U},
	{instruction_t::add, 3U, 6U, {}, 2U, 0U, 1U},
	{instruction_t::add, 3U, 7U, {}, 2U, 0U, 1U},
	{instruction_t::add, 3U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::add, 3U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::add, 3U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::add, 3U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::add, 3U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::add, 3U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::add, 3U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::add, 3U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::add, 3U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::add, 3U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::add, 3U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::add, 3U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::add, 3U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::add, 3U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::add, 3U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::add, 3U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::add, 3U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::add, 3U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::add, 3U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::add, 3U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::add, 3U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::add, 3U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::add, 3U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::add, 3U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::add, 3U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::add, 3U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::add, 3U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::add, 3U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::add, 3U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::add, 3U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::add, 3U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::add, 3U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::add, 3U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::add, 3U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::add, 3U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::add, 3U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::add, 3U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::add, 3U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::add, 3U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::add, 3U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::add, 3U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::add, 3U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::add, 3U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::add, 3U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::add, 3U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::adda, 3U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::adda, 3U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::adda, 3U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::adda, 3U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::adda, 3U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::adda, 3U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::adda, 3U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::adda, 3U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::adda, 3U, 0U, {}, 2U, 0U, 1U},
	{instruction_t::adda, 3U, 1U, {}, 2U, 0U, 1U},
	{instruction_t::adda, 3U, 2U, {}, 2U, 0U, 1U},
	{instruction_t::adda, 3U, 3U, {}, 2U, 0U, 1U},
	{instruction_t::adda, 3U, 4U, {}, 2U, 0U, 1U},
	{instruction_t::adda, 3U, 5U, {}, 2U, 0U, 1U},
	{instruction_t::adda, 3U, 6U, {}, 2U, 0U, 1U},
	{instruction_t::adda, 3U, 7U, {}, 2U, 0U, 1U},
	{instruction_t::adda, 3U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::adda, 3U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::adda, 3U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::adda, 3U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::adda, 3U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::adda, 3U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::adda, 3U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::adda, 3U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::adda, 3U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::adda, 3U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::adda, 3U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::adda, 3U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::adda, 3U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::adda, 3U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::adda, 3U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::adda, 3U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::adda, 3U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::adda, 3U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::adda, 3U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::adda, 3U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::adda, 3U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::adda, 3U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::adda, 3U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::adda, 3U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::adda, 3U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::adda, 3U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::adda, 3U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::adda, 3U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::adda, 3U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::adda, 3U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::adda, 3U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::adda, 3U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::adda, 3U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::adda, 3U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::adda, 3U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::adda, 3U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::adda, 3U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::adda, 3U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::adda, 3U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::adda, 3U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::adda, 3U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::adda, 3U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::adda, 3U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::adda, 3U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::adda, 3U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::addx, 3U, 0U, {}, 0U},
	{instruction_t::addx, 3U, 1U, {}, 0U},
	{instruction_t::addx, 3U, 2U, {}, 0U},
	{instruction_t::addx, 3U, 3U, {}, 0U},
	{instruction_t::addx, 3U, 4U, {}, 0U},
	{instruction_t::addx, 3U, 5U, {}, 0U},
	{instruction_t::addx, 3U, 6U, {}, 0U},
	{instruction_t::addx, 3U, 7U, {}, 0U},
	{instruction_t::addx, 3U, 0U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::addx, 3U, 1U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::addx, 3U, 2U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::addx, 3U, 3U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::addx, 3U, 4U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::addx, 3U, 5U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::addx, 3U, 6U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::addx, 3U, 7U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::add, 3U, 0U, {}, 0U, 1U, 2U},
	{instruction_t::add, 3U, 1U, {}, 0U, 1U, 2U},
	{instruction_t::add, 3U, 2U, {}, 0U, 1U, 2U},
	{instruction_t::add, 3U, 3U, {}, 0U, 1U, 2U},
	{instruction_t::add, 3U, 4U, {}, 0U, 1U, 2U},
	{instruction_t::add, 3U, 5U, {}, 0U, 1U, 2U},
	{instruction_t::add, 3U, 6U, {}, 0U, 1U, 2U},
	{instruction_t::add, 3U, 7U, {}, 0U, 1U, 2U},
	{instruction_t::add, 3U, 0U, {}, 0U, 1U, 3U},
	{instruction_t::add, 3U, 1U, {}, 0U, 1U, 3U},
	{instruction_t::add, 3U, 2U, {}, 0U, 1U, 3U},
	{instruction_t::add, 3U, 3U, {}, 0U, 1U, 3U},
	{instruction_t::add, 3U, 4U, {}, 0U, 1U, 3U},
	{instruction_t::add, 3U, 5U, {}, 0U, 1U, 3U},
	{instruction_t::add, 3U, 6U, {}, 0U, 1U, 3U},
	{instruction_t::add, 3U, 7U, {}, 0U, 1U, 3U},
	{instruction_t::add, 3U, 0U, {}, 0U, 1U, 4U},
	{instruction_t::add, 3U, 1U, {}, 0U, 1U, 4U},
	{instruction_t::add, 3U, 2U, {}, 0U, 1U, 4U},
	{instruction_t::add, 3U, 3U, {}, 0U, 1U, 4U},
	{instruction_t::add, 3U, 4U, {}, 0U, 1U, 4U},
	{instruction_t::add, 3U, 5U, {}, 0U, 1U, 4U},
	{instruction_t::add, 3U, 6U, {}, 0U, 1U, 4U},
	{instruction_t::add, 3U, 7U, {}, 0U, 1U, 4U},
	{instruction_t::add, 3U, 0U, {}, 0U, 1U, 5U},
	{instruction_t::add, 3U, 1U, {}, 0U, 1U, 5U},
	{instruction_t::add, 3U, 2U, {}, 0U, 1U, 5U},
	{instruction_t::add, 3U, 3U, {}, 0U, 1U, 5U},
	{instruction_t::add, 3U, 4U, {}, 0U, 1U, 5U},
	{instruction_t::add, 3U, 5U, {}, 0U, 1U, 5U},
	{instruction_t::add, 3U, 6U, {}, 0U, 1U, 5U},
	{instruction_t::add, 3U, 7U, {}, 0U, 1U, 5U},
	{instruction_t::add, 3U, 0U, {}, 0U, 1U, 6U},
	{instruction_t::add, 3U, 1U, {}, 0U, 1U, 6U},
	{instruction_t::add, 3U, 2U, {}, 0U, 1U, 6U},
	{instruction_t::add, 3U, 3U, {}, 0U, 1U, 6U},
	{instruction_t::add, 3U, 4U, {}, 0U, 1U, 6U},
	{instruction_t::add, 3U, 5U, {}, 0U, 1U, 6U},
	{instruction_t::add, 3U, 6U, {}, 0U, 1U, 6U},
	{instruction_t::add, 3U, 7U, {}, 0U, 1U, 6U},
	{instruction_t::add, 3U, 0U, {}, 0U, 1U, 7U},
	{instruction_t::add, 3U, 1U, {}, 0U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::addx, 3U, 0U, {}, 1U},
	{instruction_t::addx, 3U, 1U, {}, 1U},
	{instruction_t::addx, 3U, 2U, {}, 1U},
	{instruction_t::addx, 3U, 3U, {}, 1U},
	{instruction_t::addx, 3U, 4U, {}, 1U},
	{instruction_t::addx, 3U, 5U, {}, 1U},
	{instruction_t::addx, 3U, 6U, {}, 1U},
	{instruction_t::addx, 3U, 7U, {}, 1U},
	{instruction_t::addx, 3U, 0U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::addx, 3U, 1U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::addx, 3U, 2U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::addx, 3U, 3U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::addx, 3U, 4U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::addx, 3U, 5U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::addx, 3U, 6U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::addx, 3U, 7U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::add, 3U, 0U, {}, 1U, 1U, 2U},
	{instruction_t::add, 3U, 1U, {}, 1U, 1U, 2U},
	{instruction_t::add, 3U, 2U, {}, 1U, 1U, 2U},
	{instruction_t::add, 3U, 3U, {}, 1U, 1U, 2U},
	{instruction_t::add, 3U, 4U, {}, 1U, 1U, 2U},
	{instruction_t::add, 3U, 5U, {}, 1U, 1U, 2U},
	{instruction_t::add, 3U, 6U, {}, 1U, 1U, 2U},
	{instruction_t::add, 3U, 7U, {}, 1U, 1U, 2U},
	{instruction_t::add, 3U, 0U, {}, 1U, 1U, 3U},
	{instruction_t::add, 3U, 1U, {}, 1U, 1U, 3U},
	{instruction_t::add, 3U, 2U, {}, 1U, 1U, 3U},
	{instruction_t::add, 3U, 3U, {}, 1U, 1U, 3U},
	{instruction_t::add, 3U, 4U, {}, 1U, 1U, 3U},
	{instruction_t::add, 3U, 5U, {}, 1U, 1U, 3U},
	{instruction_t::add, 3U, 6U, {}, 1U, 1U, 3U},
	{instruction_t::add, 3U, 7U, {}, 1U, 1U, 3U},
	{instruction_t::add, 3U, 0U, {}, 1U, 1U, 4U},
	{instruction_t::add, 3U, 1U, {}, 1U, 1U, 4U},
	{instruction_t::add, 3U, 2U, {}, 1U, 1U, 4U},
	{instruction_t::add, 3U, 3U, {}, 1U, 1U, 4U},
	{instruction_t::add, 3U, 4U, {}, 1U, 1U, 4U},
	{instruction_t::add, 3U, 5U, {}, 1U, 1U, 4U},
	{instruction_t::add, 3U, 6U, {}, 1U, 1U, 4U},
	{instruction_t::add, 3U, 7U, {}, 1U, 1U, 4U},
	{instruction_t::add, 3U, 0U, {}, 1U, 1U, 5U},
	{instruction_t::add, 3U, 1U, {}, 1U, 1U, 5U},
	{instruction_t::add, 3U, 2U, {}, 1U, 1U, 5U},
	{instruction_t::add, 3U, 3U, {}, 1U, 1U, 5U},
	{instruction_t::add, 3U, 4U, {}, 1U, 1U, 5U},
	{instruction_t::add, 3U, 5U, {}, 1U, 1U, 5U},
	{instruction_t::add, 3U, 6U, {}, 1U, 1U, 5U},
	{instruction_t::add, 3U, 7U, {}, 1U, 1U, 5U},
	{instruction_t::add, 3U, 0U, {}, 1U, 1U, 6U},
	{instruction_t::add, 3U, 1U, {}, 1U, 1U, 6U},
	{instruction_t::add, 3U, 2U, {}, 1U, 1U, 6U},
	{instruction_t::add, 3U, 3U, {}, 1U, 1U, 6U},
	{instruction_t::add, 3U, 4U, {}, 1U, 1U, 6U},
	{instruction_t::add, 3U, 5U, {}, 1U, 1U, 6U},
	{instruction_t::add, 3U, 6U, {}, 1U, 1U, 6U},
	{instruction_t::add, 3U, 7U, {}, 1U, 1U, 6U},
	{instruction_t::add, 3U, 0U, {}, 1U, 1U, 7U},
	{instruction_t::add, 3U, 1U, {}, 1U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::addx, 3U, 0U, {}, 2U},
	{instruction_t::addx, 3U, 1U, {}, 2U},
	{instruction_t::addx, 3U, 2U, {}, 2U},
	{instruction_t::addx, 3U, 3U, {}, 2U},
	{instruction_t::addx, 3U, 4U, {}, 2U},
	{instruction_t::addx, 3U, 5U, {}, 2U},
	{instruction_t::addx, 3U, 6U, {}, 2U},
	{instruction_t::addx, 3U, 7U, {}, 2U},
	{instruction_t::addx, 3U, 0U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::addx, 3U, 1U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::addx, 3U, 2U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::addx, 3U, 3U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::addx, 3U, 4U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::addx, 3U, 5U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::addx, 3U, 6U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::addx, 3U, 7U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::add, 3U, 0U, {}, 2U, 1U, 2U},
	{instruction_t::add, 3U, 1U, {}, 2U, 1U, 2U},
	{instruction_t::add, 3U, 2U, {}, 2U, 1U, 2U},
	{instruction_t::add, 3U, 3U, {}, 2U, 1U, 2U},
	{instruction_t::add, 3U, 4U, {}, 2U, 1U, 2U},
	{instruction_t::add, 3U, 5U, {}, 2U, 1U, 2U},
	{instruction_t::add, 3U, 6U, {}, 2U, 1U, 2U},
	{instruction_t::add, 3U, 7U, {}, 2U, 1U, 2U},
	{instruction_t::add, 3U, 0U, {}, 2U, 1U, 3U},
	{instruction_t::add, 3U, 1U, {}, 2U, 1U, 3U},
	{instruction_t::add, 3U, 2U, {}, 2U, 1U, 3U},
	{instruction_t::add, 3U, 3U, {}, 2U, 1U, 3U},
	{instruction_t::add, 3U, 4U, {}, 2U, 1U, 3U},
	{instruction_t::add, 3U, 5U, {}, 2U, 1U, 3U},
	{instruction_t::add, 3U, 6U, {}, 2U, 1U, 3U},
	{instruction_t::add, 3U, 7U, {}, 2U, 1U, 3U},
	{instruction_t::add, 3U, 0U, {}, 2U, 1U, 4U},
	{instruction_t::add, 3U, 1U, {}, 2U, 1U, 4U},
	{instruction_t::add, 3U, 2U, {}, 2U, 1U, 4U},
	{instruction_t::add, 3U, 3U, {}, 2U, 1U, 4U},
	{instruction_t::add, 3U, 4U, {}, 2U, 1U, 4U},
	{instruction_t::add, 3U, 5U, {}, 2U, 1U, 4U},
	{instruction_t::add, 3U, 6U, {}, 2U, 1U, 4U},
	{instruction_t::add, 3U, 7U, {}, 2U, 1U, 4U},
	{instruction_t::add, 3U, 0U, {}, 2U, 1U, 5U},
	{instruction_t::add, 3U, 1U, {}, 2U, 1U, 5U},
	{instruction_t::add, 3U, 2U, {}, 2U, 1U, 5U},
	{instruction_t::add, 3U, 3U, {}, 2U, 1U, 5U},
	{instruction_t::add, 3U, 4U, {}, 2U, 1U, 5U},
	{instruction_t::add, 3U, 5U, {}, 2U, 1U, 5U},
	{instruction_t::add, 3U, 6U, {}, 2U, 1U, 5U},
	{instruction_t::add, 3U, 7U, {}, 2U, 1U, 5U},
	{instruction_t::add, 3U, 0U, {}, 2U, 1U, 6U},
	{instruction_t::add, 3U, 1U, {}, 2U, 1U, 6U},
	{instruction_t::add, 3U, 2U, {}, 2U, 1U, 6U},
	{instruction_t::add, 3U, 3U, {}, 2U, 1U, 6U},
	{instruction_t::add, 3U, 4U, {}, 2U, 1U, 6U},
	{instruction_t::add, 3U, 5U, {}, 2U, 1U, 6U},
	{instruction_t::add, 3U, 6U, {}, 2U, 1U, 6U},
	{instruction_t::add, 3U, 7U, {}, 2U, 1U, 6U},
	{instruction_t::add, 3U, 0U, {}, 2U, 1U, 7U},
	{instruction_t::add, 3U, 1U, {}, 2U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::adda, 3U, 0U, {}, 4U, 0U, 0U},
	{instruction_t::adda, 3U, 1U, {}, 4U, 0U, 0U},
	{instruction_t::adda, 3U, 2U, {}, 4U, 0U, 0U},
	{instruction_t::adda, 3U, 3U, {}, 4U, 0U, 0U},
	{instruction_t::adda, 3U, 4U, {}, 4U, 0U, 0U},
	{instruction_t::adda, 3U, 5U, {}, 4U, 0U, 0U},
	{instruction_t::adda, 3U, 6U, {}, 4U, 0U, 0U},
	{instruction_t::adda, 3U, 7U, {}, 4U, 0U, 0U},
	{instruction_t::adda, 3U, 0U, {}, 4U, 0U, 1U},
	{instruction_t::adda, 3U, 1U, {}, 4U, 0U, 1U},
	{instruction_t::adda, 3U, 2U, {}, 4U, 0U, 1U},
	{instruction_t::adda, 3U, 3U, {}, 4U, 0U, 1U},
	{instruction_t::adda, 3U, 4U, {}, 4U, 0U, 1U},
	{instruction_t::adda, 3U, 5U, {}, 4U, 0U, 1U},
	{instruction_t::adda, 3U, 6U, {}, 4U, 0U, 1U},
	{instruction_t::adda, 3U, 7U, {}, 4U, 0U, 1U},
	{instruction_t::adda, 3U, 0U, {}, 4U, 0U, 2U},
	{instruction_t::adda, 3U, 1U, {}, 4U, 0U, 2U},
	{instruction_t::adda, 3U, 2U, {}, 4U, 0U, 2U},
	{instruction_t::adda, 3U, 3U, {}, 4U, 0U, 2U},
	{instruction_t::adda, 3U, 4U, {}, 4U, 0U, 2U},
	{instruction_t::adda, 3U, 5U, {}, 4U, 0U, 2U},
	{instruction_t::adda, 3U, 6U, {}, 4U, 0U, 2U},
	{instruction_t::adda, 3U, 7U, {}, 4U, 0U, 2U},
	{instruction_t::adda, 3U, 0U, {}, 4U, 0U, 3U},
	{instruction_t::adda, 3U, 1U, {}, 4U, 0U, 3U},
	{instruction_t::adda, 3U, 2U, {}, 4U, 0U, 3U},
	{instruction_t::adda, 3U, 3U, {}, 4U, 0U, 3U},
	{instruction_t::adda, 3U, 4U, {}, 4U, 0U, 3U},
	{instruction_t::adda, 3U, 5U, {}, 4U, 0U, 3U},
	{instruction_t::adda, 3U, 6U, {}, 4U, 0U, 3U},
	{instruction_t::adda, 3U, 7U, {}, 4U, 0U, 3U},
	{instruction_t::adda, 3U, 0U, {}, 4U, 0U, 4U},
	{instruction_t::adda, 3U, 1U, {}, 4U, 0U, 4U},
	{instruction_t::adda, 3U, 2U, {}, 4U, 0U, 4U},
	{instruction_t::adda, 3U, 3U, {}, 4U, 0U, 4U},
	{instruction_t::adda, 3U, 4U, {}, 4U, 0U, 4U},
	{instruction_t::adda, 3U, 5U, {}, 4U, 0U, 4U},
	{instruction_t::adda, 3U, 6U, {}, 4U, 0U, 4U},
	{instruction_t::adda, 3U, 7U, {}, 4U, 0U, 4U},
	{instruction_t::adda, 3U, 0U, {}, 4U, 0U, 5U},
	{instruction_t::adda, 3U, 1U, {}, 4U, 0U, 5U},
	{instruction_t::adda, 3U, 2U, {}, 4U, 0U, 5U},
	{instruction_t::adda, 3U, 3U, {}, 4U, 0U, 5U},
	{instruction_t::adda, 3U, 4U, {}, 4U, 0U, 5U},
	{instruction_t::adda, 3U, 5U, {}, 4U, 0U, 5U},
	{instruction_t::adda, 3U, 6U, {}, 4U, 0U, 5U},
	{instruction_t::adda, 3U, 7U, {}, 4U, 0U, 5U},
	{instruction_t::adda, 3U, 0U, {}, 4U, 0U, 6U},
	{instruction_t::adda, 3U, 1U, {}, 4U, 0U, 6U},
	{instruction_t::adda, 3U, 2U, {}, 4U, 0U, 6U},
	{instruction_t::adda, 3U, 3U, {}, 4U, 0U, 6U},
	{instruction_t::adda, 3U, 4U, {}, 4U, 0U, 6U},
	{instruction_t::adda, 3U, 5U, {}, 4U, 0U, 6U},
	{instruction_t::adda, 3U, 6U, {}, 4U, 0U, 6U},
	{instruction_t::adda, 3U, 7U, {}, 4U, 0U, 6U},
	{instruction_t::adda, 3U, 0U, {}, 4U, 0U, 7U},
	{instruction_t::adda, 3U, 1U, {}, 4U, 0U, 7U},
	{instruction_t::adda, 3U, 2U, {}, 4U, 0U, 7U},
	{instruction_t::adda, 3U, 3U, {}, 4U, 0U, 7U},
	{instruction_t::adda, 3U, 4U, {}, 4U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::add, 4U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::add, 4U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::add, 4U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::add, 4U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::add, 4U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::add, 4U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::add, 4U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::add, 4U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::add, 4U, 0U, {}, 0U, 0U, 1U},
	{instruction_t::add, 4U, 1U, {}, 0U, 0U, 1U},
	{instruction_t::add, 4U, 2U, {}, 0U, 0U, 1U},
	{instruction_t::add, 4U, 3U, {}, 0U, 0U, 1U},
	{instruction_t::add, 4U, 4U, {}, 0U, 0U, 1U},
	{instruction_t::add, 4U, 5U, {}, 0U, 0U, 1U},
	{instruction_t::add, 4U, 6U, {}, 0U, 0U, 1U},
	{instruction_t::add, 4U, 7U, {}, 0U, 0U, 1U},
	{instruction_t::add, 4U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::add, 4U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::add, 4U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::add, 4U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::add, 4U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::add, 4U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::add, 4U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::add, 4U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::add, 4U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::add, 4U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::add, 4U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::add, 4U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::add, 4U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::add, 4U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::add, 4U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::add, 4U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::add, 4U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::add, 4U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::add, 4U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::add, 4U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::add, 4U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::add, 4U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::add, 4U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::add, 4U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::add, 4U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::add, 4U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::add, 4U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::add, 4U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::add, 4U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::add, 4U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::add, 4U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::add, 4U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::add, 4U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::add, 4U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::add, 4U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::add, 4U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::add, 4U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::add, 4U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::add, 4U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::add, 4U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::add, 4U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::add, 4U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::add, 4U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::add, 4U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::add, 4U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::add, 4U, 0U, {}, 1U, 0U, 0U},
	{instruction_t::add, 4U, 1U, {}, 1U, 0U, 0U},
	{instruction_t::add, 4U, 2U, {}, 1U, 0U, 0U},
	{instruction_t::add, 4U, 3U, {}, 1U, 0U, 0U},
	{instruction_t::add, 4U, 4U, {}, 1U, 0U, 0U},
	{instruction_t::add, 4U, 5U, {}, 1U, 0U, 0U},
	{instruction_t::add, 4U, 6U, {}, 1U, 0U, 0U},
	{instruction_t::add, 4U, 7U, {}, 1U, 0U, 0U},
	{instruction_t::add, 4U, 0U, {}, 1U, 0U, 1U},
	{instruction_t::add, 4U, 1U, {}, 1U, 0U, 1U},
	{instruction_t::add, 4U, 2U, {}, 1U, 0U, 1U},
	{instruction_t::add, 4U, 3U, {}, 1U, 0U, 1U},
	{instruction_t::add, 4U, 4U, {}, 1U, 0U, 1U},
	{instruction_t::add, 4U, 5U, {}, 1U, 0U, 1U},
	{instruction_t::add, 4U, 6U, {}, 1U, 0U, 1U},
	{instruction_t::add, 4U, 7U, {}, 1U, 0U, 1U},
	{instruction_t::add, 4U, 0U, {}, 1U, 0U, 2U},
	{instruction_t::add, 4U, 1U, {}, 1U, 0U, 2U},
	{instruction_t::add, 4U, 2U, {}, 1U, 0U, 2U},
	{instruction_t::add, 4U, 3U, {}, 1U, 0U, 2U},
	{instruction_t::add, 4U, 4U, {}, 1U, 0U, 2U},
	{instruction_t::add, 4U, 5U, {}, 1U, 0U, 2U},
	{instruction_t::add, 4U, 6U, {}, 1U, 0U, 2U},
	{instruction_t::add, 4U, 7U, {}, 1U, 0U, 2U},
	{instruction_t::add, 4U, 0U, {}, 1U, 0U, 3U},
	{instruction_t::add, 4U, 1U, {}, 1U, 0U, 3U},
	{instruction_t::add, 4U, 2U, {}, 1U, 0U, 3U},
	{instruction_t::add, 4U, 3U, {}, 1U, 0U, 3U},
	{instruction_t::add, 4U, 4U, {}, 1U, 0U, 3U},
	{instruction_t::add, 4U, 5U, {}, 1U, 0U, 3U},
	{instruction_t::add, 4U, 6U, {}, 1U, 0U, 3U},
	{instruction_t::add, 4U, 7U, {}, 1U, 0U, 3U},
	{instruction_t::add, 4U, 0U, {}, 1U, 0U, 4U},
	{instruction_t::add, 4U, 1U, {}, 1U, 0U, 4U},
	{instruction_t::add, 4U, 2U, {}, 1U, 0U, 4U},
	{instruction_t::add, 4U, 3U, {}, 1U, 0U, 4U},
	{instruction_t::add, 4U, 4U, {}, 1U, 0U, 4U},
	{instruction_t::add, 4U, 5U, {}, 1U, 0U, 4U},
	{instruction_t::add, 4U, 6U, {}, 1U, 0U, 4U},
	{instruction_t::add, 4U, 7U, {}, 1U, 0U, 4U},
	{instruction_t::add, 4U, 0U, {}, 1U, 0U, 5U},
	{instruction_t::add, 4U, 1U, {}, 1U, 0U, 5U},
	{instruction_t::add, 4U, 2U, {}, 1U, 0U, 5U},
	{instruction_t::add, 4U, 3U, {}, 1U, 0U, 5U},
	{instruction_t::add, 4U, 4U, {}, 1U, 0U, 5U},
	{instruction_t::add, 4U, 5U, {}, 1U, 0U, 5U},
	{instruction_t::add, 4U, 6U, {}, 1U, 0U, 5U},
	{instruction_t::add, 4U, 7U, {}, 1U, 0U, 5U},
	{instruction_t::add, 4U, 0U, {}, 1U, 0U, 6U},
	{instruction_t::add, 4U, 1U, {}, 1U, 0U, 6U},
	{instruction_t::add, 4U, 2U, {}, 1U, 0U, 6U},
	{instruction_t::add, 4U, 3U, {}, 1U, 0U, 6U},
	{instruction_t::add, 4U, 4U, {}, 1U, 0U, 6U},
	{instruction_t::add, 4U, 5U, {}, 1U, 0U, 6U},
	{instruction_t::add, 4U, 6U, {}, 1U, 0U, 6U},
	{instruction_t::add, 4U, 7U, {}, 1U, 0U, 6U},
	{instruction_t::add, 4U, 0U, {}, 1U, 0U, 7U},
	{instruction_t::add, 4U, 1U, {}, 1U, 0U, 7U},
	{instruction_t::add, 4U, 2U, {}, 1U, 0U, 7U},
	{instruction_t::add, 4U, 3U, {}, 1U, 0U, 7U},
	{instruction_t::add, 4U, 4U, {}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::add, 4U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::add, 4U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::add, 4U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::add, 4U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::add, 4U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::add, 4U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::add, 4U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::add, 4U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::add, 4U, 0U, {}, 2U, 0U, 1U},
	{instruction_t::add, 4U, 1U, {}, 2U, 0U, 1U},
	{instruction_t::add, 4U, 2U, {}, 2U, 0U, 1U},
	{instruction_t::add, 4U, 3U, {}, 2U, 0U, 1U},
	{instruction_t::add, 4U, 4U, {}, 2U, 0U, 1U},
	{instruction_t::add, 4U, 5U, {}, 2U, 0U, 1U},
	{instruction_t::add, 4U, 6U, {}, 2U, 0U, 1U},
	{instruction_t::add, 4U, 7U, {}, 2U, 0U, 1U},
	{instruction_t::add, 4U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::add, 4U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::add, 4U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::add, 4U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::add, 4U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::add, 4U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::add, 4U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::add, 4U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::add, 4U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::add, 4U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::add, 4U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::add, 4U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::add, 4U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::add, 4U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::add, 4U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::add, 4U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::add, 4U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::add, 4U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::add, 4U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::add, 4U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::add, 4U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::add, 4U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::add, 4U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::add, 4U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::add, 4U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::add, 4U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::add, 4U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::add, 4U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::add, 4U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::add, 4U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::add, 4U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::add, 4U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::add, 4U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::add, 4U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::add, 4U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::add, 4U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::add, 4U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::add, 4U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::add, 4U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::add, 4U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::add, 4U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::add, 4U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::add, 4U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::add, 4U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::add, 4U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::adda, 4U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::adda, 4U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::adda, 4U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::adda, 4U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::adda, 4U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::adda, 4U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::adda, 4U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::adda, 4U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::adda, 4U, 0U, {}, 2U, 0U, 1U},
	{instruction_t::adda, 4U, 1U, {}, 2U, 0U, 1U},
	{instruction_t::adda, 4U, 2U, {}, 2U, 0U, 1U},
	{instruction_t::adda, 4U, 3U, {}, 2U, 0U, 1U},
	{instruction_t::adda, 4U, 4U, {}, 2U, 0U, 1U},
	{instruction_t::adda, 4U, 5U, {}, 2U, 0U, 1U},
	{instruction_t::adda, 4U, 6U, {}, 2U, 0U, 1U},
	{instruction_t::adda, 4U, 7U, {}, 2U, 0U, 1U},
	{instruction_t::adda, 4U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::adda, 4U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::adda, 4U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::adda, 4U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::adda, 4U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::adda, 4U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::adda, 4U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::adda, 4U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::adda, 4U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::adda, 4U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::adda, 4U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::adda, 4U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::adda, 4U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::adda, 4U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::adda, 4U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::adda, 4U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::adda, 4U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::adda, 4U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::adda, 4U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::adda, 4U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::adda, 4U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::adda, 4U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::adda, 4U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::adda, 4U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::adda, 4U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::adda, 4U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::adda, 4U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::adda, 4U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::adda, 4U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::adda, 4U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::adda, 4U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::adda, 4U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::adda, 4U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::adda, 4U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::adda, 4U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::adda, 4U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::adda, 4U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::adda, 4U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::adda, 4U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::adda, 4U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::adda, 4U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::adda, 4U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::adda, 4U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::adda, 4U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::adda, 4U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::addx, 4U, 0U, {}, 0U},
	{instruction_t::addx, 4U, 1U, {}, 0U},
	{instruction_t::addx, 4U, 2U, {}, 0U},
	{instruction_t::addx, 4U, 3U, {}, 0U},
	{instruction_t::addx, 4U, 4U, {}, 0U},
	{instruction_t::addx, 4U, 5U, {}, 0U},
	{instruction_t::addx, 4U, 6U, {}, 0U},
	{instruction_t::addx, 4U, 7U, {}, 0U},
	{instruction_t::addx, 4U, 0U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::addx, 4U, 1U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::addx, 4U, 2U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::addx, 4U, 3U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::addx, 4U, 4U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::addx, 4U, 5U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::addx, 4U, 6U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::addx, 4U, 7U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::add, 4U, 0U, {}, 0U, 1U, 2U},
	{instruction_t::add, 4U, 1U, {}, 0U, 1U, 2U},
	{instruction_t::add, 4U, 2U, {}, 0U, 1U, 2U},
	{instruction_t::add, 4U, 3U, {}, 0U, 1U, 2U},
	{instruction_t::add, 4U, 4U, {}, 0U, 1U, 2U},
	{instruction_t::add, 4U, 5U, {}, 0U, 1U, 2U},
	{instruction_t::add, 4U, 6U, {}, 0U, 1U, 2U},
	{instruction_t::add, 4U, 7U, {}, 0U, 1U, 2U},
	{instruction_t::add, 4U, 0U, {}, 0U, 1U, 3U},
	{instruction_t::add, 4U, 1U, {}, 0U, 1U, 3U},
	{instruction_t::add, 4U, 2U, {}, 0U, 1U, 3U},
	{instruction_t::add, 4U, 3U, {}, 0U, 1U, 3U},
	{instruction_t::add, 4U, 4U, {}, 0U, 1U, 3U},
	{instruction_t::add, 4U, 5U, {}, 0U, 1U, 3U},
	{instruction_t::add, 4U, 6U, {}, 0U, 1U, 3U},
	{instruction_t::add, 4U, 7U, {}, 0U, 1U, 3U},
	{instruction_t::add, 4U, 0U, {}, 0U, 1U, 4U},
	{instruction_t::add, 4U, 1U, {}, 0U, 1U, 4U},
	{instruction_t::add, 4U, 2U, {}, 0U, 1U, 4U},
	{instruction_t::add, 4U, 3U, {}, 0U, 1U, 4U},
	{instruction_t::add, 4U, 4U, {}, 0U, 1U, 4U},
	{instruction_t::add, 4U, 5U, {}, 0U, 1U, 4U},
	{instruction_t::add, 4U, 6U, {}, 0U, 1U, 4U},
	{instruction_t::add, 4U, 7U, {}, 0U, 1U, 4U},
	{instruction_t::add, 4U, 0U, {}, 0U, 1U, 5U},
	{instruction_t::add, 4U, 1U, {}, 0U, 1U, 5U},
	{instruction_t::add, 4U, 2U, {}, 0U, 1U, 5U},
	{instruction_t::add, 4U, 3U, {}, 0U, 1U, 5U},
	{instruction_t::add, 4U, 4U, {}, 0U, 1U, 5U},
	{instruction_t::add, 4U, 5U, {}, 0U, 1U, 5U},
	{instruction_t::add, 4U, 6U, {}, 0U, 1U, 5U},
	{instruction_t::add, 4U, 7U, {}, 0U, 1U, 5U},
	{instruction_t::add, 4U, 0U, {}, 0U, 1U, 6U},
	{instruction_t::add, 4U, 1U, {}, 0U, 1U, 6U},
	{instruction_t::add, 4U, 2U, {}, 0U, 1U, 6U},
	{instruction_t::add, 4U, 3U, {}, 0U, 1U, 6U},
	{instruction_t::add, 4U, 4U, {}, 0U, 1U, 6U},
	{instruction_t::add, 4U, 5U, {}, 0U, 1U, 6U},
	{instruction_t::add, 4U, 6U, {}, 0U, 1U, 6U},
	{instruction_t::add, 4U, 7U, {}, 0U, 1U, 6U},
	{instruction_t::add, 4U, 0U, {}, 0U, 1U, 7U},
	{instruction_t::add, 4U, 1U, {}, 0U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::addx, 4U, 0U, {}, 1U},
	{instruction_t::addx, 4U, 1U, {}, 1U},
	{instruction_t::addx, 4U, 2U, {}, 1U},
	{instruction_t::addx, 4U, 3U, {}, 1U},
	{instruction_t::addx, 4U, 4U, {}, 1U},
	{instruction_t::addx, 4U, 5U, {}, 1U},
	{instruction_t::addx, 4U, 6U, {}, 1U},
	{instruction_t::addx, 4U, 7U, {}, 1U},
	{instruction_t::addx, 4U, 0U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::addx, 4U, 1U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::addx, 4U, 2U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::addx, 4U, 3U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::addx, 4U, 4U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::addx, 4U, 5U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::addx, 4U, 6U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::addx, 4U, 7U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::add, 4U, 0U, {}, 1U, 1U, 2U},
	{instruction_t::add, 4U, 1U, {}, 1U, 1U, 2U},
	{instruction_t::add, 4U, 2U, {}, 1U, 1U, 2U},
	{instruction_t::add, 4U, 3U, {}, 1U, 1U, 2U},
	{instruction_t::add, 4U, 4U, {}, 1U, 1U, 2U},
	{instruction_t::add, 4U, 5U, {}, 1U, 1U, 2U},
	{instruction_t::add, 4U, 6U, {}, 1U, 1U, 2U},
	{instruction_t::add, 4U, 7U, {}, 1U, 1U, 2U},
	{instruction_t::add, 4U, 0U, {}, 1U, 1U, 3U},
	{instruction_t::add, 4U, 1U, {}, 1U, 1U, 3U},
	{instruction_t::add, 4U, 2U, {}, 1U, 1U, 3U},
	{instruction_t::add, 4U, 3U, {}, 1U, 1U, 3U},
	{instruction_t::add, 4U, 4U, {}, 1U, 1U, 3U},
	{instruction_t::add, 4U, 5U, {}, 1U, 1U, 3U},
	{instruction_t::add, 4U, 6U, {}, 1U, 1U, 3U},
	{instruction_t::add, 4U, 7U, {}, 1U, 1U, 3U},
	{instruction_t::add, 4U, 0U, {}, 1U, 1U, 4U},
	{instruction_t::add, 4U, 1U, {}, 1U, 1U, 4U},
	{instruction_t::add, 4U, 2U, {}, 1U, 1U, 4U},
	{instruction_t::add, 4U, 3U, {}, 1U, 1U, 4U},
	{instruction_t::add, 4U, 4U, {}, 1U, 1U, 4U},
	{instruction_t::add, 4U, 5U, {}, 1U, 1U, 4U},
	{instruction_t::add, 4U, 6U, {}, 1U, 1U, 4U},
	{instruction_t::add, 4U, 7U, {}, 1U, 1U, 4U},
	{instruction_t::add, 4U, 0U, {}, 1U, 1U, 5U},
	{instruction_t::add, 4U, 1U, {}, 1U, 1U, 5U},
	{instruction_t::add, 4U, 2U, {}, 1U, 1U, 5U},
	{instruction_t::add, 4U, 3U, {}, 1U, 1U, 5U},
	{instruction_t::add, 4U, 4U, {}, 1U, 1U, 5U},
	{instruction_t::add, 4U, 5U, {}, 1U, 1U, 5U},
	{instruction_t::add, 4U, 6U, {}, 1U, 1U, 5U},
	{instruction_t::add, 4U, 7U, {}, 1U, 1U, 5U},
	{instruction_t::add, 4U, 0U, {}, 1U, 1U, 6U},
	{instruction_t::add, 4U, 1U, {}, 1U, 1U, 6U},
	{instruction_t::add, 4U, 2U, {}, 1U, 1U, 6U},
	{instruction_t::add, 4U, 3U, {}, 1U, 1U, 6U},
	{instruction_t::add, 4U, 4U, {}, 1U, 1U, 6U},
	{instruction_t::add, 4U, 5U, {}, 1U, 1U, 6U},
	{instruction_t::add, 4U, 6U, {}, 1U, 1U, 6U},
	{instruction_t::add, 4U, 7U, {}, 1U, 1U, 6U},
	{instruction_t::add, 4U, 0U, {}, 1U, 1U, 7U},
	{instruction_t::add, 4U, 1U, {}, 1U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::addx, 4U, 0U, {}, 2U},
	{instruction_t::addx, 4U, 1U, {}, 2U},
	{instruction_t::addx, 4U, 2U, {}, 2U},
	{instruction_t::addx, 4U, 3U, {}, 2U},
	{instruction_t::addx, 4U, 4U, {}, 2U},
	{instruction_t::addx, 4U, 5U, {}, 2U},
	{instruction_t::addx, 4U, 6U, {}, 2U},
	{instruction_t::addx, 4U, 7U, {}, 2U},
	{instruction_t::addx, 4U, 0U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::addx, 4U, 1U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::addx, 4U, 2U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::addx, 4U, 3U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::addx, 4U, 4U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::addx, 4U, 5U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::addx, 4U, 6U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::addx, 4U, 7U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::add, 4U, 0U, {}, 2U, 1U, 2U},
	{instruction_t::add, 4U, 1U, {}, 2U, 1U, 2U},
	{instruction_t::add, 4U, 2U, {}, 2U, 1U, 2U},
	{instruction_t::add, 4U, 3U, {}, 2U, 1U, 2U},
	{instruction_t::add, 4U, 4U, {}, 2U, 1U, 2U},
	{instruction_t::add, 4U, 5U, {}, 2U, 1U, 2U},
	{instruction_t::add, 4U, 6U, {}, 2U, 1U, 2U},
	{instruction_t::add, 4U, 7U, {}, 2U, 1U, 2U},
	{instruction_t::add, 4U, 0U, {}, 2U, 1U, 3U},
	{instruction_t::add, 4U, 1U, {}, 2U, 1U, 3U},
	{instruction_t::add, 4U, 2U, {}, 2U, 1U, 3U},
	{instruction_t::add, 4U, 3U, {}, 2U, 1U, 3U},
	{instruction_t::add, 4U, 4U, {}, 2U, 1U, 3U},
	{instruction_t::add, 4U, 5U, {}, 2U, 1U, 3U},
	{instruction_t::add, 4U, 6U, {}, 2U, 1U, 3U},
	{instruction_t::add, 4U, 7U, {}, 2U, 1U, 3U},
	{instruction_t::add, 4U, 0U, {}, 2U, 1U, 4U},
	{instruction_t::add, 4U, 1U, {}, 2U, 1U, 4U},
	{instruction_t::add, 4U, 2U, {}, 2U, 1U, 4U},
	{instruction_t::add, 4U, 3U, {}, 2U, 1U, 4U},
	{instruction_t::add, 4U, 4U, {}, 2U, 1U, 4U},
	{instruction_t::add, 4U, 5U, {}, 2U, 1U, 4U},
	{instruction_t::add, 4U, 6U, {}, 2U, 1U, 4U},
	{instruction_t::add, 4U, 7U, {}, 2U, 1U, 4U},
	{instruction_t::add, 4U, 0U, {}, 2U, 1U, 5U},
	{instruction_t::add, 4U, 1U, {}, 2U, 1U, 5U},
	{instruction_t::add, 4U, 2U, {}, 2U, 1U, 5U},
	{instruction_t::add, 4U, 3U, {}, 2U, 1U, 5U},
	{instruction_t::add, 4U, 4U, {}, 2U, 1U, 5U},
	{instruction_t::add, 4U, 5U, {}, 2U, 1U, 5U},
	{instruction_t::add, 4U, 6U, {}, 2U, 1U, 5U},
	{instruction_t::add, 4U, 7U, {}, 2U, 1U, 5U},
	{instruction_t::add, 4U, 0U, {}, 2U, 1U, 6U},
	{instruction_t::add, 4U, 1U, {}, 2U, 1U, 6U},
	{instruction_t::add, 4U, 2U, {}, 2U, 1U, 6U},
	{instruction_t::add, 4U, 3U, {}, 2U, 1U, 6U},
	{instruction_t::add, 4U, 4U, {}, 2U, 1U, 6U},
	{instruction_t::add, 4U, 5U, {}, 2U, 1U, 6U},
	{instruction_t::add, 4U, 6U, {}, 2U, 1U, 6U},
	{instruction_t::add, 4U, 7U, {}, 2U, 1U, 6U},
	{instruction_t::add, 4U, 0U, {}, 2U, 1U, 7U},
	{instruction_t::add, 4U, 1U, {}, 2U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::adda, 4U, 0U, {}, 4U, 0U, 0U},
	{instruction_t::adda, 4U, 1U, {}, 4U, 0U, 0U},
	{instruction_t::adda, 4U, 2U, {}, 4U, 0U, 0U},
	{instruction_t::adda, 4U, 3U, {}, 4U, 0U, 0U},
	{instruction_t::adda, 4U, 4U, {}, 4U, 0U, 0U},
	{instruction_t::adda, 4U, 5U, {}, 4U, 0U, 0U},
	{instruction_t::adda, 4U, 6U, {}, 4U, 0U, 0U},
	{instruction_t::adda, 4U, 7U, {}, 4U, 0U, 0U},
	{instruction_t::adda, 4U, 0U, {}, 4U, 0U, 1U},
	{instruction_t::adda, 4U, 1U, {}, 4U, 0U, 1U},
	{instruction_t::adda, 4U, 2U, {}, 4U, 0U, 1U},
	{instruction_t::adda, 4U, 3U, {}, 4U, 0U, 1U},
	{instruction_t::adda, 4U, 4U, {}, 4U, 0U, 1U},
	{instruction_t::adda, 4U, 5U, {}, 4U, 0U, 1U},
	{instruction_t::adda, 4U, 6U, {}, 4U, 0U, 1U},
	{instruction_t::adda, 4U, 7U, {}, 4U, 0U, 1U},
	{instruction_t::adda, 4U, 0U, {}, 4U, 0U, 2U},
	{instruction_t::adda, 4U, 1U, {}, 4U, 0U, 2U},
	{instruction_t::adda, 4U, 2U, {}, 4U, 0U, 2U},
	{instruction_t::adda, 4U, 3U, {}, 4U, 0U, 2U},
	{instruction_t::adda, 4U, 4U, {}, 4U, 0U, 2U},
	{instruction_t::adda, 4U, 5U, {}, 4U, 0U, 2U},
	{instruction_t::adda, 4U, 6U, {}, 4U, 0U, 2U},
	{instruction_t::adda, 4U, 7U, {}, 4U, 0U, 2U},
	{instruction_t::adda, 4U, 0U, {}, 4U, 0U, 3U},
	{instruction_t::adda, 4U, 1U, {}, 4U, 0U, 3U},
	{instruction_t::adda, 4U, 2U, {}, 4U, 0U, 3U},
	{instruction_t::adda, 4U, 3U, {}, 4U, 0U, 3U},
	{instruction_t::adda, 4U, 4U, {}, 4U, 0U, 3U},
	{instruction_t::adda, 4U, 5U, {}, 4U, 0U, 3U},
	{instruction_t::adda, 4U, 6U, {}, 4U, 0U, 3U},
	{instruction_t::adda, 4U, 7U, {}, 4U, 0U, 3U},
	{instruction_t::adda, 4U, 0U, {}, 4U, 0U, 4U},
	{instruction_t::adda, 4U, 1U, {}, 4U, 0U, 4U},
	{instruction_t::adda, 4U, 2U, {}, 4U, 0U, 4U},
	{instruction_t::adda, 4U, 3U, {}, 4U, 0U, 4U},
	{instruction_t::adda, 4U, 4U, {}, 4U, 0U, 4U},
	{instruction_t::adda, 4U, 5U, {}, 4U, 0U, 4U},
	{instruction_t::adda, 4U, 6U, {}, 4U, 0U, 4U},
	{instruction_t::adda, 4U, 7U, {}, 4U, 0U, 4U},
	{instruction_t::adda, 4U, 0U, {}, 4U, 0U, 5U},
	{instruction_t::adda, 4U, 1U, {}, 4U, 0U, 5U},
	{instruction_t::adda, 4U, 2U, {}, 4U, 0U, 5U},
	{instruction_t::adda, 4U, 3U, {}, 4U, 0U, 5U},
	{instruction_t::adda, 4U, 4U, {}, 4U, 0U, 5U},
	{instruction_t::adda, 4U, 5U, {}, 4U, 0U, 5U},
	{instruction_t::adda, 4U, 6U, {}, 4U, 0U, 5U},
	{instruction_t::adda, 4U, 7U, {}, 4U, 0U, 5U},
	{instruction_t::adda, 4U, 0U, {}, 4U, 0U, 6U},
	{instruction_t::adda, 4U, 1U, {}, 4U, 0U, 6U},
	{instruction_t::adda, 4U, 2U, {}, 4U, 0U, 6U},
	{instruction_t::adda, 4U, 3U, {}, 4U, 0U, 6U},
	{instruction_t::adda, 4U, 4U, {}, 4U, 0U, 6U},
	{instruction_t::adda, 4U, 5U, {}, 4U, 0U, 6U},
	{instruction_t::adda, 4U, 6U, {}, 4U, 0U, 6U},
	{instruction_t::adda, 4U, 7U, {}, 4U, 0U, 6U},
	{instruction_t::adda, 4U, 0U, {}, 4U, 0U, 7U},
	{instruction_t::adda, 4U, 1U, {}, 4U, 0U, 7U},
	{instruction_t::adda, 4U, 2U, {}, 4U, 0U, 7U},
	{instruction_t::adda, 4U, 3U, {}, 4U, 0U, 7U},
	{instruction_t::adda, 4U, 4U, {}, 4U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::add, 5U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::add, 5U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::add, 5U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::add, 5U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::add, 5U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::add, 5U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::add, 5U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::add, 5U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::add, 5U, 0U, {}, 0U, 0U, 1U},
	{instruction_t::add, 5U, 1U, {}, 0U, 0U, 1U},
	{instruction_t::add, 5U, 2U, {}, 0U, 0U, 1U},
	{instruction_t::add, 5U, 3U, {}, 0U, 0U, 1U},
	{instruction_t::add, 5U, 4U, {}, 0U, 0U, 1U},
	{instruction_t::add, 5U, 5U, {}, 0U, 0U, 1U},
	{instruction_t::add, 5U, 6U, {}, 0U, 0U, 1U},
	{instruction_t::add, 5U, 7U, {}, 0U, 0U, 1U},
	{instruction_t::add, 5U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::add, 5U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::add, 5U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::add, 5U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::add, 5U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::add, 5U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::add, 5U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::add, 5U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::add, 5U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::add, 5U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::add, 5U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::add, 5U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::add, 5U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::add, 5U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::add, 5U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::add, 5U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::add, 5U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::add, 5U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::add, 5U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::add, 5U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::add, 5U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::add, 5U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::add, 5U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::add, 5U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::add, 5U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::add, 5U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::add, 5U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::add, 5U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::add, 5U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::add, 5U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::add, 5U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::add, 5U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::add, 5U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::add, 5U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::add, 5U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::add, 5U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::add, 5U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::add, 5U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::add, 5U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::add, 5U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::add, 5U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::add, 5U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::add, 5U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::add, 5U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::add, 5U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::add, 5U, 0U, {}, 1U, 0U, 0U},
	{instruction_t::add, 5U, 1U, {}, 1U, 0U, 0U},
	{instruction_t::add, 5U, 2U, {}, 1U, 0U, 0U},
	{instruction_t::add, 5U, 3U, {}, 1U, 0U, 0U},
	{instruction_t::add, 5U, 4U, {}, 1U, 0U, 0U},
	{instruction_t::add, 5U, 5U, {}, 1U, 0U, 0U},
	{instruction_t::add, 5U, 6U, {}, 1U, 0U, 0U},
	{instruction_t::add, 5U, 7U, {}, 1U, 0U, 0U},
	{instruction_t::add, 5U, 0U, {}, 1U, 0U, 1U},
	{instruction_t::add, 5U, 1U, {}, 1U, 0U, 1U},
	{instruction_t::add, 5U, 2U, {}, 1U, 0U, 1U},
	{instruction_t::add, 5U, 3U, {}, 1U, 0U, 1U},
	{instruction_t::add, 5U, 4U, {}, 1U, 0U, 1U},
	{instruction_t::add, 5U, 5U, {}, 1U, 0U, 1U},
	{instruction_t::add, 5U, 6U, {}, 1U, 0U, 1U},
	{instruction_t::add, 5U, 7U, {}, 1U, 0U, 1U},
	{instruction_t::add, 5U, 0U, {}, 1U, 0U, 2U},
	{instruction_t::add, 5U, 1U, {}, 1U, 0U, 2U},
	{instruction_t::add, 5U, 2U, {}, 1U, 0U, 2U},
	{instruction_t::add, 5U, 3U, {}, 1U, 0U, 2U},
	{instruction_t::add, 5U, 4U, {}, 1U, 0U, 2U},
	{instruction_t::add, 5U, 5U, {}, 1U, 0U, 2U},
	{instruction_t::add, 5U, 6U, {}, 1U, 0U, 2U},
	{instruction_t::add, 5U, 7U, {}, 1U, 0U, 2U},
	{instruction_t::add, 5U, 0U, {}, 1U, 0U, 3U},
	{instruction_t::add, 5U, 1U, {}, 1U, 0U, 3U},
	{instruction_t::add, 5U, 2U, {}, 1U, 0U, 3U},
	{instruction_t::add, 5U, 3U, {}, 1U, 0U, 3U},
	{instruction_t::add, 5U, 4U, {}, 1U, 0U, 3U},
	{instruction_t::add, 5U, 5U, {}, 1U, 0U, 3U},
	{instruction_t::add, 5U, 6U, {}, 1U, 0U, 3U},
	{instruction_t::add, 5U, 7U, {}, 1U, 0U, 3U},
	{instruction_t::add, 5U, 0U, {}, 1U, 0U, 4U},
	{instruction_t::add, 5U, 1U, {}, 1U, 0U, 4U},
	{instruction_t::add, 5U, 2U, {}, 1U, 0U, 4U},
	{instruction_t::add, 5U, 3U, {}, 1U, 0U, 4U},
	{instruction_t::add, 5U, 4U, {}, 1U, 0U, 4U},
	{instruction_t::add, 5U, 5U, {}, 1U, 0U, 4U},
	{instruction_t::add, 5U, 6U, {}, 1U, 0U, 4U},
	{instruction_t::add, 5U, 7U, {}, 1U, 0U, 4U},
	{instruction_t::add, 5U, 0U, {}, 1U, 0U, 5U},
	{instruction_t::add, 5U, 1U, {}, 1U, 0U, 5U},
	{instruction_t::add, 5U, 2U, {}, 1U, 0U, 5U},
	{instruction_t::add, 5U, 3U, {}, 1U, 0U, 5U},
	{instruction_t::add, 5U, 4U, {}, 1U, 0U, 5U},
	{instruction_t::add, 5U, 5U, {}, 1U, 0U, 5U},
	{instruction_t::add, 5U, 6U, {}, 1U, 0U, 5U},
	{instruction_t::add, 5U, 7U, {}, 1U, 0U, 5U},
	{instruction_t::add, 5U, 0U, {}, 1U, 0U, 6U},
	{instruction_t::add, 5U, 1U, {}, 1U, 0U, 6U},
	{instruction_t::add, 5U, 2U, {}, 1U, 0U, 6U},
	{instruction_t::add, 5U, 3U, {}, 1U, 0U, 6U},
	{instruction_t::add, 5U, 4U, {}, 1U, 0U, 6U},
	{instruction_t::add, 5U, 5U, {}, 1U, 0U, 6U},
	{instruction_t::add, 5U, 6U, {}, 1U, 0U, 6U},
	{instruction_t::add, 5U, 7U, {}, 1U, 0U, 6U},
	{instruction_t::add, 5U, 0U, {}, 1U, 0U, 7U},
	{instruction_t::add, 5U, 1U, {}, 1U, 0U, 7U},
	{instruction_t::add, 5U, 2U, {}, 1U, 0U, 7U},
	{instruction_t::add, 5U, 3U, {}, 1U, 0U, 7U},
	{instruction_t::add, 5U, 4U, {}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::add, 5U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::add, 5U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::add, 5U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::add, 5U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::add, 5U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::add, 5U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::add, 5U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::add, 5U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::add, 5U, 0U, {}, 2U, 0U, 1U},
	{instruction_t::add, 5U, 1U, {}, 2U, 0U, 1U},
	{instruction_t::add, 5U, 2U, {}, 2U, 0U, 1U},
	{instruction_t::add, 5U, 3U, {}, 2U, 0U, 1U},
	{instruction_t::add, 5U, 4U, {}, 2U, 0U, 1U},
	{instruction_t::add, 5U, 5U, {}, 2U, 0U, 1U},
	{instruction_t::add, 5U, 6U, {}, 2U, 0U, 1U},
	{instruction_t::add, 5U, 7U, {}, 2U, 0U, 1U},
	{instruction_t::add, 5U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::add, 5U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::add, 5U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::add, 5U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::add, 5U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::add, 5U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::add, 5U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::add, 5U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::add, 5U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::add, 5U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::add, 5U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::add, 5U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::add, 5U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::add, 5U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::add, 5U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::add, 5U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::add, 5U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::add, 5U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::add, 5U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::add, 5U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::add, 5U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::add, 5U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::add, 5U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::add, 5U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::add, 5U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::add, 5U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::add, 5U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::add, 5U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::add, 5U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::add, 5U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::add, 5U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::add, 5U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::add, 5U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::add, 5U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::add, 5U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::add, 5U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::add, 5U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::add, 5U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::add, 5U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::add, 5U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::add, 5U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::add, 5U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::add, 5U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::add, 5U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::add, 5U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::adda, 5U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::adda, 5U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::adda, 5U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::adda, 5U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::adda, 5U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::adda, 5U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::adda, 5U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::adda, 5U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::adda, 5U, 0U, {}, 2U, 0U, 1U},
	{instruction_t::adda, 5U, 1U, {}, 2U, 0U, 1U},
	{instruction_t::adda, 5U, 2U, {}, 2U, 0U, 1U},
	{instruction_t::adda, 5U, 3U, {}, 2U, 0U, 1U},
	{instruction_t::adda, 5U, 4U, {}, 2U, 0U, 1U},
	{instruction_t::adda, 5U, 5U, {}, 2U, 0U, 1U},
	{instruction_t::adda, 5U, 6U, {}, 2U, 0U, 1U},
	{instruction_t::adda, 5U, 7U, {}, 2U, 0U, 1U},
	{instruction_t::adda, 5U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::adda, 5U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::adda, 5U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::adda, 5U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::adda, 5U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::adda, 5U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::adda, 5U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::adda, 5U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::adda, 5U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::adda, 5U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::adda, 5U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::adda, 5U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::adda, 5U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::adda, 5U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::adda, 5U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::adda, 5U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::adda, 5U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::adda, 5U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::adda, 5U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::adda, 5U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::adda, 5U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::adda, 5U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::adda, 5U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::adda, 5U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::adda, 5U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::adda, 5U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::adda, 5U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::adda, 5U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::adda, 5U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::adda, 5U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::adda, 5U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::adda, 5U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::adda, 5U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::adda, 5U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::adda, 5U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::adda, 5U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::adda, 5U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::adda, 5U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::adda, 5U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::adda, 5U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::adda, 5U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::adda, 5U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::adda, 5U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::adda, 5U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::adda, 5U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::addx, 5U, 0U, {}, 0U},
	{instruction_t::addx, 5U, 1U, {}, 0U},
	{instruction_t::addx, 5U, 2U, {}, 0U},
	{instruction_t::addx, 5U, 3U, {}, 0U},
	{instruction_t::addx, 5U, 4U, {}, 0U},
	{instruction_t::addx, 5U, 5U, {}, 0U},
	{instruction_t::addx, 5U, 6U, {}, 0U},
	{instruction_t::addx, 5U, 7U, {}, 0U},
	{instruction_t::addx, 5U, 0U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::addx, 5U, 1U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::addx, 5U, 2U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::addx, 5U, 3U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::addx, 5U, 4U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::addx, 5U, 5U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::addx, 5U, 6U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::addx, 5U, 7U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::add, 5U, 0U, {}, 0U, 1U, 2U},
	{instruction_t::add, 5U, 1U, {}, 0U, 1U, 2U},
	{instruction_t::add, 5U, 2U, {}, 0U, 1U, 2U},
	{instruction_t::add, 5U, 3U, {}, 0U, 1U, 2U},
	{instruction_t::add, 5U, 4U, {}, 0U, 1U, 2U},
	{instruction_t::add, 5U, 5U, {}, 0U, 1U, 2U},
	{instruction_t::add, 5U, 6U, {}, 0U, 1U, 2U},
	{instruction_t::add, 5U, 7U, {}, 0U, 1U, 2U},
	{instruction_t::add, 5U, 0U, {}, 0U, 1U, 3U},
	{instruction_t::add, 5U, 1U, {}, 0U, 1U, 3U},
	{instruction_t::add, 5U, 2U, {}, 0U, 1U, 3U},
	{instruction_t::add, 5U, 3U, {}, 0U, 1U, 3U},
	{instruction_t::add, 5U, 4U, {}, 0U, 1U, 3U},
	{instruction_t::add, 5U, 5U, {}, 0U, 1U, 3U},
	{instruction_t::add, 5U, 6U, {}, 0U, 1U, 3U},
	{instruction_t::add, 5U, 7U, {}, 0U, 1U, 3U},
	{instruction_t::add, 5U, 0U, {}, 0U, 1U, 4U},
	{instruction_t::add, 5U, 1U, {}, 0U, 1U, 4U},
	{instruction_t::add, 5U, 2U, {}, 0U, 1U, 4U},
	{instruction_t::add, 5U, 3U, {}, 0U, 1U, 4U},
	{instruction_t::add, 5U, 4U, {}, 0U, 1U, 4U},
	{instruction_t::add, 5U, 5U, {}, 0U, 1U, 4U},
	{instruction_t::add, 5U, 6U, {}, 0U, 1U, 4U},
	{instruction_t::add, 5U, 7U, {}, 0U, 1U, 4U},
	{instruction_t::add, 5U, 0U, {}, 0U, 1U, 5U},
	{instruction_t::add, 5U, 1U, {}, 0U, 1U, 5U},
	{instruction_t::add, 5U, 2U, {}, 0U, 1U, 5U},
	{instruction_t::add, 5U, 3U, {}, 0U, 1U, 5U},
	{instruction_t::add, 5U, 4U, {}, 0U, 1U, 5U},
	{instruction_t::add, 5U, 5U, {}, 0U, 1U, 5U},
	{instruction_t::add, 5U, 6U, {}, 0U, 1U, 5U},
	{instruction_t::add, 5U, 7U, {}, 0U, 1U, 5U},
	{instruction_t::add, 5U, 0U, {}, 0U, 1U, 6U},
	{instruction_t::add, 5U, 1U, {}, 0U, 1U, 6U},
	{instruction_t::add, 5U, 2U, {}, 0U, 1U, 6U},
	{instruction_t::add, 5U, 3U, {}, 0U, 1U, 6U},
	{instruction_t::add, 5U, 4U, {}, 0U, 1U, 6U},
	{instruction_t::add, 5U, 5U, {}, 0U, 1U, 6U},
	{instruction_t::add, 5U, 6U, {}, 0U, 1U, 6U},
	{instruction_t::add, 5U, 7U, {}, 0U, 1U, 6U},
	{instruction_t::add, 5U, 0U, {}, 0U, 1U, 7U},
	{instruction_t::add, 5U, 1U, {}, 0U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::addx, 5U, 0U, {}, 1U},
	{instruction_t::addx, 5U, 1U, {}, 1U},
	{instruction_t::addx, 5U, 2U, {}, 1U},
	{instruction_t::addx, 5U, 3U, {}, 1U},
	{instruction_t::addx, 5U, 4U, {}, 1U},
	{instruction_t::addx, 5U, 5U, {}, 1U},
	{instruction_t::addx, 5U, 6U, {}, 1U},
	{instruction_t::addx, 5U, 7U, {}, 1U},
	{instruction_t::addx, 5U, 0U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::addx, 5U, 1U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::addx, 5U, 2U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::addx, 5U, 3U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::addx, 5U, 4U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::addx, 5U, 5U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::addx, 5U, 6U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::addx, 5U, 7U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::add, 5U, 0U, {}, 1U, 1U, 2U},
	{instruction_t::add, 5U, 1U, {}, 1U, 1U, 2U},
	{instruction_t::add, 5U, 2U, {}, 1U, 1U, 2U},
	{instruction_t::add, 5U, 3U, {}, 1U, 1U, 2U},
	{instruction_t::add, 5U, 4U, {}, 1U, 1U, 2U},
	{instruction_t::add, 5U, 5U, {}, 1U, 1U, 2U},
	{instruction_t::add, 5U, 6U, {}, 1U, 1U, 2U},
	{instruction_t::add, 5U, 7U, {}, 1U, 1U, 2U},
	{instruction_t::add, 5U, 0U, {}, 1U, 1U, 3U},
	{instruction_t::add, 5U, 1U, {}, 1U, 1U, 3U},
	{instruction_t::add, 5U, 2U, {}, 1U, 1U, 3U},
	{instruction_t::add, 5U, 3U, {}, 1U, 1U, 3U},
	{instruction_t::add, 5U, 4U, {}, 1U, 1U, 3U},
	{instruction_t::add, 5U, 5U, {}, 1U, 1U, 3U},
	{instruction_t::add, 5U, 6U, {}, 1U, 1U, 3U},
	{instruction_t::add, 5U, 7U, {}, 1U, 1U, 3U},
	{instruction_t::add, 5U, 0U, {}, 1U, 1U, 4U},
	{instruction_t::add, 5U, 1U, {}, 1U, 1U, 4U},
	{instruction_t::add, 5U, 2U, {}, 1U, 1U, 4U},
	{instruction_t::add, 5U, 3U, {}, 1U, 1U, 4U},
	{instruction_t::add, 5U, 4U, {}, 1U, 1U, 4U},
	{instruction_t::add, 5U, 5U, {}, 1U, 1U, 4U},
	{instruction_t::add, 5U, 6U, {}, 1U, 1U, 4U},
	{instruction_t::add, 5U, 7U, {}, 1U, 1U, 4U},
	{instruction_t::add, 5U, 0U, {}, 1U, 1U, 5U},
	{instruction_t::add, 5U, 1U, {}, 1U, 1U, 5U},
	{instruction_t::add, 5U, 2U, {}, 1U, 1U, 5U},
	{instruction_t::add, 5U, 3U, {}, 1U, 1U, 5U},
	{instruction_t::add, 5U, 4U, {}, 1U, 1U, 5U},
	{instruction_t::add, 5U, 5U, {}, 1U, 1U, 5U},
	{instruction_t::add, 5U, 6U, {}, 1U, 1U, 5U},
	{instruction_t::add, 5U, 7U, {}, 1U, 1U, 5U},
	{instruction_t::add, 5U, 0U, {}, 1U, 1U, 6U},
	{instruction_t::add, 5U, 1U, {}, 1U, 1U, 6U},
	{instruction_t::add, 5U, 2U, {}, 1U, 1U, 6U},
	{instruction_t::add, 5U, 3U, {}, 1U, 1U, 6U},
	{instruction_t::add, 5U, 4U, {}, 1U, 1U, 6U},
	{instruction_t::add, 5U, 5U, {}, 1U, 1U, 6U},
	{instruction_t::add, 5U, 6U, {}, 1U, 1U, 6U},
	{instruction_t::add, 5U, 7U, {}, 1U, 1U, 6U},
	{instruction_t::add, 5U, 0U, {}, 1U, 1U, 7U},
	{instruction_t::add, 5U, 1U, {}, 1U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::addx, 5U, 0U, {}, 2U},
	{instruction_t::addx, 5U, 1U, {}, 2U},
	{instruction_t::addx, 5U, 2U, {}, 2U},
	{instruction_t::addx, 5U, 3U, {}, 2U},
	{instruction_t::addx, 5U, 4U, {}, 2U},
	{instruction_t::addx, 5U, 5U, {}, 2U},
	{instruction_t::addx, 5U, 6U, {}, 2U},
	{instruction_t::addx, 5U, 7U, {}, 2U},
	{instruction_t::addx, 5U, 0U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::addx, 5U, 1U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::addx, 5U, 2U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::addx, 5U, 3U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::addx, 5U, 4U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::addx, 5U, 5U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::addx, 5U, 6U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::addx, 5U, 7U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::add, 5U, 0U, {}, 2U, 1U, 2U},
	{instruction_t::add, 5U, 1U, {}, 2U, 1U, 2U},
	{instruction_t::add, 5U, 2U, {}, 2U, 1U, 2U},
	{instruction_t::add, 5U, 3U, {}, 2U, 1U, 2U},
	{instruction_t::add, 5U, 4U, {}, 2U, 1U, 2U},
	{instruction_t::add, 5U, 5U, {}, 2U, 1U, 2U},
	{instruction_t::add, 5U, 6U, {}, 2U, 1U, 2U},
	{instruction_t::add, 5U, 7U, {}, 2U, 1U, 2U},
	{instruction_t::add, 5U, 0U, {}, 2U, 1U, 3U},
	{instruction_t::add, 5U, 1U, {}, 2U, 1U, 3U},
	{instruction_t::add, 5U, 2U, {}, 2U, 1U, 3U},
	{instruction_t::add, 5U, 3U, {}, 2U, 1U, 3U},
	{instruction_t::add, 5U, 4U, {}, 2U, 1U, 3U},
	{instruction_t::add, 5U, 5U, {}, 2U, 1U, 3U},
	{instruction_t::add, 5U, 6U, {}, 2U, 1U, 3U},
	{instruction_t::add, 5U, 7U, {}, 2U, 1U, 3U},
	{instruction_t::add, 5U, 0U, {}, 2U, 1U, 4U},
	{instruction_t::add, 5U, 1U, {}, 2U, 1U, 4U},
	{instruction_t::add, 5U, 2U, {}, 2U, 1U, 4U},
	{instruction_t::add, 5U, 3U, {}, 2U, 1U, 4U},
	{instruction_t::add, 5U, 4U, {}, 2U, 1U, 4U},
	{instruction_t::add, 5U, 5U, {}, 2U, 1U, 4U},
	{instruction_t::add, 5U, 6U, {}, 2U, 1U, 4U},
	{instruction_t::add, 5U, 7U, {}, 2U, 1U, 4U},
	{instruction_t::add, 5U, 0U, {}, 2U, 1U, 5U},
	{instruction_t::add, 5U, 1U, {}, 2U, 1U, 5U},
	{instruction_t::add, 5U, 2U, {}, 2U, 1U, 5U},
	{instruction_t::add, 5U, 3U, {}, 2U, 1U, 5U},
	{instruction_t::add, 5U, 4U, {}, 2U, 1U, 5U},
	{instruction_t::add, 5U, 5U, {}, 2U, 1U, 5U},
	{instruction_t::add, 5U, 6U, {}, 2U, 1U, 5U},
	{instruction_t::add, 5U, 7U, {}, 2U, 1U, 5U},
	{instruction_t::add, 5U, 0U, {}, 2U, 1U, 6U},
	{instruction_t::add, 5U, 1U, {}, 2U, 1U, 6U},
	{instruction_t::add, 5U, 2U, {}, 2U, 1U, 6U},
	{instruction_t::add, 5U, 3U, {}, 2U, 1U, 6U},
	{instruction_t::add, 5U, 4U, {}, 2U, 1U, 6U},
	{instruction_t::add, 5U, 5U, {}, 2U, 1U, 6U},
	{instruction_t::add, 5U, 6U, {}, 2U, 1U, 6U},
	{instruction_t::add, 5U, 7U, {}, 2U, 1U, 6U},
	{instruction_t::add, 5U, 0U, {}, 2U, 1U, 7U},
	{instruction_t::add, 5U, 1U, {}, 2U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::adda, 5U, 0U, {}, 4U, 0U, 0U},
	{instruction_t::adda, 5U, 1U, {}, 4U, 0U, 0U},
	{instruction_t::adda, 5U, 2U, {}, 4U, 0U, 0U},
	{instruction_t::adda, 5U, 3U, {}, 4U, 0U, 0U},
	{instruction_t::adda, 5U, 4U, {}, 4U, 0U, 0U},
	{instruction_t::adda, 5U, 5U, {}, 4U, 0U, 0U},
	{instruction_t::adda, 5U, 6U, {}, 4U, 0U, 0U},
	{instruction_t::adda, 5U, 7U, {}, 4U, 0U, 0U},
	{instruction_t::adda, 5U, 0U, {}, 4U, 0U, 1U},
	{instruction_t::adda, 5U, 1U, {}, 4U, 0U, 1U},
	{instruction_t::adda, 5U, 2U, {}, 4U, 0U, 1U},
	{instruction_t::adda, 5U, 3U, {}, 4U, 0U, 1U},
	{instruction_t::adda, 5U, 4U, {}, 4U, 0U, 1U},
	{instruction_t::adda, 5U, 5U, {}, 4U, 0U, 1U},
	{instruction_t::adda, 5U, 6U, {}, 4U, 0U, 1U},
	{instruction_t::adda, 5U, 7U, {}, 4U, 0U, 1U},
	{instruction_t::adda, 5U, 0U, {}, 4U, 0U, 2U},
	{instruction_t::adda, 5U, 1U, {}, 4U, 0U, 2U},
	{instruction_t::adda, 5U, 2U, {}, 4U, 0U, 2U},
	{instruction_t::adda, 5U, 3U, {}, 4U, 0U, 2U},
	{instruction_t::adda, 5U, 4U, {}, 4U, 0U, 2U},
	{instruction_t::adda, 5U, 5U, {}, 4U, 0U, 2U},
	{instruction_t::adda, 5U, 6U, {}, 4U, 0U, 2U},
	{instruction_t::adda, 5U, 7U, {}, 4U, 0U, 2U},
	{instruction_t::adda, 5U, 0U, {}, 4U, 0U, 3U},
	{instruction_t::adda, 5U, 1U, {}, 4U, 0U, 3U},
	{instruction_t::adda, 5U, 2U, {}, 4U, 0U, 3U},
	{instruction_t::adda, 5U, 3U, {}, 4U, 0U, 3U},
	{instruction_t::adda, 5U, 4U, {}, 4U, 0U, 3U},
	{instruction_t::adda, 5U, 5U, {}, 4U, 0U, 3U},
	{instruction_t::adda, 5U, 6U, {}, 4U, 0U, 3U},
	{instruction_t::adda, 5U, 7U, {}, 4U, 0U, 3U},
	{instruction_t::adda, 5U, 0U, {}, 4U, 0U, 4U},
	{instruction_t::adda, 5U, 1U, {}, 4U, 0U, 4U},
	{instruction_t::adda, 5U, 2U, {}, 4U, 0U, 4U},
	{instruction_t::adda, 5U, 3U, {}, 4U, 0U, 4U},
	{instruction_t::adda, 5U, 4U, {}, 4U, 0U, 4U},
	{instruction_t::adda, 5U, 5U, {}, 4U, 0U, 4U},
	{instruction_t::adda, 5U, 6U, {}, 4U, 0U, 4U},
	{instruction_t::adda, 5U, 7U, {}, 4U, 0U, 4U},
	{instruction_t::adda, 5U, 0U, {}, 4U, 0U, 5U},
	{instruction_t::adda, 5U, 1U, {}, 4U, 0U, 5U},
	{instruction_t::adda, 5U, 2U, {}, 4U, 0U, 5U},
	{instruction_t::adda, 5U, 3U, {}, 4U, 0U, 5U},
	{instruction_t::adda, 5U, 4U, {}, 4U, 0U, 5U},
	{instruction_t::adda, 5U, 5U, {}, 4U, 0U, 5U},
	{instruction_t::adda, 5U, 6U, {}, 4U, 0U, 5U},
	{instruction_t::adda, 5U, 7U, {}, 4U, 0U, 5U},
	{instruction_t::adda, 5U, 0U, {}, 4U, 0U, 6U},
	{instruction_t::adda, 5U, 1U, {}, 4U, 0U, 6U},
	{instruction_t::adda, 5U, 2U, {}, 4U, 0U, 6U},
	{instruction_t::adda, 5U, 3U, {}, 4U, 0U, 6U},
	{instruction_t::adda, 5U, 4U, {}, 4U, 0U, 6U},
	{instruction_t::adda, 5U, 5U, {}, 4U, 0U, 6U},
	{instruction_t::adda, 5U, 6U, {}, 4U, 0U, 6U},
	{instruction_t::adda, 5U, 7U, {}, 4U, 0U, 6U},
	{instruction_t::adda, 5U, 0U, {}, 4U, 0U, 7U},
	{instruction_t::adda, 5U, 1U, {}, 4U, 0U, 7U},
	{instruction_t::adda, 5U, 2U, {}, 4U, 0U, 7U},
	{instruction_t::adda, 5U, 3U, {}, 4U, 0U, 7U},
	{instruction_t::adda, 5U, 4U, {}, 4U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::add, 6U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::add, 6U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::add, 6U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::add, 6U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::add, 6U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::add, 6U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::add, 6U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::add, 6U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::add, 6U, 0U, {}, 0U, 0U, 1U},
	{instruction_t::add, 6U, 1U, {}, 0U, 0U, 1U},
	{instruction_t::add, 6U, 2U, {}, 0U, 0U, 1U},
	{instruction_t::add, 6U, 3U, {}, 0U, 0U, 1U},
	{instruction_t::add, 6U, 4U, {}, 0U, 0U, 1U},
	{instruction_t::add, 6U, 5U, {}, 0U, 0U, 1U},
	{instruction_t::add, 6U, 6U, {}, 0U, 0U, 1U},
	{instruction_t::add, 6U, 7U, {}, 0U, 0U, 1U},
	{instruction_t::add, 6U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::add, 6U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::add, 6U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::add, 6U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::add, 6U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::add, 6U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::add, 6U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::add, 6U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::add, 6U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::add, 6U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::add, 6U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::add, 6U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::add, 6U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::add, 6U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::add, 6U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::add, 6U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::add, 6U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::add, 6U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::add, 6U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::add, 6U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::add, 6U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::add, 6U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::add, 6U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::add, 6U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::add, 6U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::add, 6U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::add, 6U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::add, 6U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::add, 6U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::add, 6U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::add, 6U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::add, 6U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::add, 6U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::add, 6U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::add, 6U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::add, 6U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::add, 6U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::add, 6U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::add, 6U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::add, 6U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::add, 6U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::add, 6U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::add, 6U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::add, 6U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::add, 6U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::add, 6U, 0U, {}, 1U, 0U, 0U},
	{instruction_t::add, 6U, 1U, {}, 1U, 0U, 0U},
	{instruction_t::add, 6U, 2U, {}, 1U, 0U, 0U},
	{instruction_t::add, 6U, 3U, {}, 1U, 0U, 0U},
	{instruction_t::add, 6U, 4U, {}, 1U, 0U, 0U},
	{instruction_t::add, 6U, 5U, {}, 1U, 0U, 0U},
	{instruction_t::add, 6U, 6U, {}, 1U, 0U, 0U},
	{instruction_t::add, 6U, 7U, {}, 1U, 0U, 0U},
	{instruction_t::add, 6U, 0U, {}, 1U, 0U, 1U},
	{instruction_t::add, 6U, 1U, {}, 1U, 0U, 1U},
	{instruction_t::add, 6U, 2U, {}, 1U, 0U, 1U},
	{instruction_t::add, 6U, 3U, {}, 1U, 0U, 1U},
	{instruction_t::add, 6U, 4U, {}, 1U, 0U, 1U},
	{instruction_t::add, 6U, 5U, {}, 1U, 0U, 1U},
	{instruction_t::add, 6U, 6U, {}, 1U, 0U, 1U},
	{instruction_t::add, 6U, 7U, {}, 1U, 0U, 1U},
	{instruction_t::add, 6U, 0U, {}, 1U, 0U, 2U},
	{instruction_t::add, 6U, 1U, {}, 1U, 0U, 2U},
	{instruction_t::add, 6U, 2U, {}, 1U, 0U, 2U},
	{instruction_t::add, 6U, 3U, {}, 1U, 0U, 2U},
	{instruction_t::add, 6U, 4U, {}, 1U, 0U, 2U},
	{instruction_t::add, 6U, 5U, {}, 1U, 0U, 2U},
	{instruction_t::add, 6U, 6U, {}, 1U, 0U, 2U},
	{instruction_t::add, 6U, 7U, {}, 1U, 0U, 2U},
	{instruction_t::add, 6U, 0U, {}, 1U, 0U, 3U},
	{instruction_t::add, 6U, 1U, {}, 1U, 0U, 3U},
	{instruction_t::add, 6U, 2U, {}, 1U, 0U, 3U},
	{instruction_t::add, 6U, 3U, {}, 1U, 0U, 3U},
	{instruction_t::add, 6U, 4U, {}, 1U, 0U, 3U},
	{instruction_t::add, 6U, 5U, {}, 1U, 0U, 3U},
	{instruction_t::add, 6U, 6U, {}, 1U, 0U, 3U},
	{instruction_t::add, 6U, 7U, {}, 1U, 0U, 3U},
	{instruction_t::add, 6U, 0U, {}, 1U, 0U, 4U},
	{instruction_t::add, 6U, 1U, {}, 1U, 0U, 4U},
	{instruction_t::add, 6U, 2U, {}, 1U, 0U, 4U},
	{instruction_t::add, 6U, 3U, {}, 1U, 0U, 4U},
	{instruction_t::add, 6U, 4U, {}, 1U, 0U, 4U},
	{instruction_t::add, 6U, 5U, {}, 1U, 0U, 4U},
	{instruction_t::add, 6U, 6U, {}, 1U, 0U, 4U},
	{instruction_t::add, 6U, 7U, {}, 1U, 0U, 4U},
	{instruction_t::add, 6U, 0U, {}, 1U, 0U, 5U},
	{instruction_t::add, 6U, 1U, {}, 1U, 0U, 5U},
	{instruction_t::add, 6U, 2U, {}, 1U, 0U, 5U},
	{instruction_t::add, 6U, 3U, {}, 1U, 0U, 5U},
	{instruction_t::add, 6U, 4U, {}, 1U, 0U, 5U},
	{instruction_t::add, 6U, 5U, {}, 1U, 0U, 5U},
	{instruction_t::add, 6U, 6U, {}, 1U, 0U, 5U},
	{instruction_t::add, 6U, 7U, {}, 1U, 0U, 5U},
	{instruction_t::add, 6U, 0U, {}, 1U, 0U, 6U},
	{instruction_t::add, 6U, 1U, {}, 1U, 0U, 6U},
	{instruction_t::add, 6U, 2U, {}, 1U, 0U, 6U},
	{instruction_t::add, 6U, 3U, {}, 1U, 0U, 6U},
	{instruction_t::add, 6U, 4U, {}, 1U, 0U, 6U},
	{instruction_t::add, 6U, 5U, {}, 1U, 0U, 6U},
	{instruction_t::add, 6U, 6U, {}, 1U, 0U, 6U},
	{instruction_t::add, 6U, 7U, {}, 1U, 0U, 6U},
	{instruction_t::add, 6U, 0U, {}, 1U, 0U, 7U},
	{instruction_t::add, 6U, 1U, {}, 1U, 0U, 7U},
	{instruction_t::add, 6U, 2U, {}, 1U, 0U, 7U},
	{instruction_t::add, 6U, 3U, {}, 1U, 0U, 7U},
	{instruction_t::add, 6U, 4U, {}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::add, 6U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::add, 6U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::add, 6U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::add, 6U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::add, 6U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::add, 6U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::add, 6U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::add, 6U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::add, 6U, 0U, {}, 2U, 0U, 1U},
	{instruction_t::add, 6U, 1U, {}, 2U, 0U, 1U},
	{instruction_t::add, 6U, 2U, {}, 2U, 0U, 1U},
	{instruction_t::add, 6U, 3U, {}, 2U, 0U, 1U},
	{instruction_t::add, 6U, 4U, {}, 2U, 0U, 1U},
	{instruction_t::add, 6U, 5U, {}, 2U, 0U, 1U},
	{instruction_t::add, 6U, 6U, {}, 2U, 0U, 1U},
	{instruction_t::add, 6U, 7U, {}, 2U, 0U, 1U},
	{instruction_t::add, 6U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::add, 6U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::add, 6U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::add, 6U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::add, 6U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::add, 6U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::add, 6U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::add, 6U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::add, 6U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::add, 6U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::add, 6U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::add, 6U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::add, 6U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::add, 6U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::add, 6U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::add, 6U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::add, 6U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::add, 6U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::add, 6U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::add, 6U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::add, 6U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::add, 6U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::add, 6U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::add, 6U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::add, 6U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::add, 6U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::add, 6U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::add, 6U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::add, 6U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::add, 6U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::add, 6U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::add, 6U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::add, 6U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::add, 6U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::add, 6U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::add, 6U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::add, 6U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::add, 6U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::add, 6U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::add, 6U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::add, 6U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::add, 6U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::add, 6U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::add, 6U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::add, 6U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::adda, 6U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::adda, 6U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::adda, 6U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::adda, 6U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::adda, 6U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::adda, 6U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::adda, 6U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::adda, 6U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::adda, 6U, 0U, {}, 2U, 0U, 1U},
	{instruction_t::adda, 6U, 1U, {}, 2U, 0U, 1U},
	{instruction_t::adda, 6U, 2U, {}, 2U, 0U, 1U},
	{instruction_t::adda, 6U, 3U, {}, 2U, 0U, 1U},
	{instruction_t::adda, 6U, 4U, {}, 2U, 0U, 1U},
	{instruction_t::adda, 6U, 5U, {}, 2U, 0U, 1U},
	{instruction_t::adda, 6U, 6U, {}, 2U, 0U, 1U},
	{instruction_t::adda, 6U, 7U, {}, 2U, 0U, 1U},
	{instruction_t::adda, 6U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::adda, 6U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::adda, 6U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::adda, 6U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::adda, 6U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::adda, 6U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::adda, 6U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::adda, 6U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::adda, 6U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::adda, 6U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::adda, 6U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::adda, 6U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::adda, 6U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::adda, 6U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::adda, 6U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::adda, 6U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::adda, 6U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::adda, 6U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::adda, 6U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::adda, 6U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::adda, 6U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::adda, 6U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::adda, 6U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::adda, 6U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::adda, 6U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::adda, 6U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::adda, 6U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::adda, 6U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::adda, 6U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::adda, 6U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::adda, 6U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::adda, 6U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::adda, 6U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::adda, 6U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::adda, 6U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::adda, 6U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::adda, 6U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::adda, 6U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::adda, 6U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::adda, 6U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::adda, 6U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::adda, 6U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::adda, 6U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::adda, 6U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::adda, 6U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::addx, 6U, 0U, {}, 0U},
	{instruction_t::addx, 6U, 1U, {}, 0U},
	{instruction_t::addx, 6U, 2U, {}, 0U},
	{instruction_t::addx, 6U, 3U, {}, 0U},
	{instruction_t::addx, 6U, 4U, {}, 0U},
	{instruction_t::addx, 6U, 5U, {}, 0U},
	{instruction_t::addx, 6U, 6U, {}, 0U},
	{instruction_t::addx, 6U, 7U, {}, 0U},
	{instruction_t::addx, 6U, 0U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::addx, 6U, 1U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::addx, 6U, 2U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::addx, 6U, 3U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::addx, 6U, 4U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::addx, 6U, 5U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::addx, 6U, 6U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::addx, 6U, 7U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::add, 6U, 0U, {}, 0U, 1U, 2U},
	{instruction_t::add, 6U, 1U, {}, 0U, 1U, 2U},
	{instruction_t::add, 6U, 2U, {}, 0U, 1U, 2U},
	{instruction_t::add, 6U, 3U, {}, 0U, 1U, 2U},
	{instruction_t::add, 6U, 4U, {}, 0U, 1U, 2U},
	{instruction_t::add, 6U, 5U, {}, 0U, 1U, 2U},
	{instruction_t::add, 6U, 6U, {}, 0U, 1U, 2U},
	{instruction_t::add, 6U, 7U, {}, 0U, 1U, 2U},
	{instruction_t::add, 6U, 0U, {}, 0U, 1U, 3U},
	{instruction_t::add, 6U, 1U, {}, 0U, 1U, 3U},
	{instruction_t::add, 6U, 2U, {}, 0U, 1U, 3U},
	{instruction_t::add, 6U, 3U, {}, 0U, 1U, 3U},
	{instruction_t::add, 6U, 4U, {}, 0U, 1U, 3U},
	{instruction_t::add, 6U, 5U, {}, 0U, 1U, 3U},
	{instruction_t::add, 6U, 6U, {}, 0U, 1U, 3U},
	{instruction_t::add, 6U, 7U, {}, 0U, 1U, 3U},
	{instruction_t::add, 6U, 0U, {}, 0U, 1U, 4U},
	{instruction_t::add, 6U, 1U, {}, 0U, 1U, 4U},
	{instruction_t::add, 6U, 2U, {}, 0U, 1U, 4U},
	{instruction_t::add, 6U, 3U, {}, 0U, 1U, 4U},
	{instruction_t::add, 6U, 4U, {}, 0U, 1U, 4U},
	{instruction_t::add, 6U, 5U, {}, 0U, 1U, 4U},
	{instruction_t::add, 6U, 6U, {}, 0U, 1U, 4U},
	{instruction_t::add, 6U, 7U, {}, 0U, 1U, 4U},
	{instruction_t::add, 6U, 0U, {}, 0U, 1U, 5U},
	{instruction_t::add, 6U, 1U, {}, 0U, 1U, 5U},
	{instruction_t::add, 6U, 2U, {}, 0U, 1U, 5U},
	{instruction_t::add, 6U, 3U, {}, 0U, 1U, 5U},
	{instruction_t::add, 6U, 4U, {}, 0U, 1U, 5U},
	{instruction_t::add, 6U, 5U, {}, 0U, 1U, 5U},
	{instruction_t::add, 6U, 6U, {}, 0U, 1U, 5U},
	{instruction_t::add, 6U, 7U, {}, 0U, 1U, 5U},
	{instruction_t::add, 6U, 0U, {}, 0U, 1U, 6U},
	{instruction_t::add, 6U, 1U, {}, 0U, 1U, 6U},
	{instruction_t::add, 6U, 2U, {}, 0U, 1U, 6U},
	{instruction_t::add, 6U, 3U, {}, 0U, 1U, 6U},
	{instruction_t::add, 6U, 4U, {}, 0U, 1U, 6U},
	{instruction_t::add, 6U, 5U, {}, 0U, 1U, 6U},
	{instruction_t::add, 6U, 6U, {}, 0U, 1U, 6U},
	{instruction_t::add, 6U, 7U, {}, 0U, 1U, 6U},
	{instruction_t::add, 6U, 0U, {}, 0U, 1U, 7U},
	{instruction_t::add, 6U, 1U, {}, 0U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::addx, 6U, 0U, {}, 1U},
	{instruction_t::addx, 6U, 1U, {}, 1U},
	{instruction_t::addx, 6U, 2U, {}, 1U},
	{instruction_t::addx, 6U, 3U, {}, 1U},
	{instruction_t::addx, 6U, 4U, {}, 1U},
	{instruction_t::addx, 6U, 5U, {}, 1U},
	{instruction_t::addx, 6U, 6U, {}, 1U},
	{instruction_t::addx, 6U, 7U, {}, 1U},
	{instruction_t::addx, 6U, 0U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::addx, 6U, 1U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::addx, 6U, 2U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::addx, 6U, 3U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::addx, 6U, 4U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::addx, 6U, 5U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::addx, 6U, 6U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::addx, 6U, 7U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::add, 6U, 0U, {}, 1U, 1U, 2U},
	{instruction_t::add, 6U, 1U, {}, 1U, 1U, 2U},
	{instruction_t::add, 6U, 2U, {}, 1U, 1U, 2U},
	{instruction_t::add, 6U, 3U, {}, 1U, 1U, 2U},
	{instruction_t::add, 6U, 4U, {}, 1U, 1U, 2U},
	{instruction_t::add, 6U, 5U, {}, 1U, 1U, 2U},
	{instruction_t::add, 6U, 6U, {}, 1U, 1U, 2U},
	{instruction_t::add, 6U, 7U, {}, 1U, 1U, 2U},
	{instruction_t::add, 6U, 0U, {}, 1U, 1U, 3U},
	{instruction_t::add, 6U, 1U, {}, 1U, 1U, 3U},
	{instruction_t::add, 6U, 2U, {}, 1U, 1U, 3U},
	{instruction_t::add, 6U, 3U, {}, 1U, 1U, 3U},
	{instruction_t::add, 6U, 4U, {}, 1U, 1U, 3U},
	{instruction_t::add, 6U, 5U, {}, 1U, 1U, 3U},
	{instruction_t::add, 6U, 6U, {}, 1U, 1U, 3U},
	{instruction_t::add, 6U, 7U, {}, 1U, 1U, 3U},
	{instruction_t::add, 6U, 0U, {}, 1U, 1U, 4U},
	{instruction_t::add, 6U, 1U, {}, 1U, 1U, 4U},
	{instruction_t::add, 6U, 2U, {}, 1U, 1U, 4U},
	{instruction_t::add, 6U, 3U, {}, 1U, 1U, 4U},
	{instruction_t::add, 6U, 4U, {}, 1U, 1U, 4U},
	{instruction_t::add, 6U, 5U, {}, 1U, 1U, 4U},
	{instruction_t::add, 6U, 6U, {}, 1U, 1U, 4U},
	{instruction_t::add, 6U, 7U, {}, 1U, 1U, 4U},
	{instruction_t::add, 6U, 0U, {}, 1U, 1U, 5U},
	{instruction_t::add, 6U, 1U, {}, 1U, 1U, 5U},
	{instruction_t::add, 6U, 2U, {}, 1U, 1U, 5U},
	{instruction_t::add, 6U, 3U, {}, 1U, 1U, 5U},
	{instruction_t::add, 6U, 4U, {}, 1U, 1U, 5U},
	{instruction_t::add, 6U, 5U, {}, 1U, 1U, 5U},
	{instruction_t::add, 6U, 6U, {}, 1U, 1U, 5U},
	{instruction_t::add, 6U, 7U, {}, 1U, 1U, 5U},
	{instruction_t::add, 6U, 0U, {}, 1U, 1U, 6U},
	{instruction_t::add, 6U, 1U, {}, 1U, 1U, 6U},
	{instruction_t::add, 6U, 2U, {}, 1U, 1U, 6U},
	{instruction_t::add, 6U, 3U, {}, 1U, 1U, 6U},
	{instruction_t::add, 6U, 4U, {}, 1U, 1U, 6U},
	{instruction_t::add, 6U, 5U, {}, 1U, 1U, 6U},
	{instruction_t::add, 6U, 6U, {}, 1U, 1U, 6U},
	{instruction_t::add, 6U, 7U, {}, 1U, 1U, 6U},
	{instruction_t::add, 6U, 0U, {}, 1U, 1U, 7U},
	{instruction_t::add, 6U, 1U, {}, 1U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::addx, 6U, 0U, {}, 2U},
	{instruction_t::addx, 6U, 1U, {}, 2U},
	{instruction_t::addx, 6U, 2U, {}, 2U},
	{instruction_t::addx, 6U, 3U, {}, 2U},
	{instruction_t::addx, 6U, 4U, {}, 2U},
	{instruction_t::addx, 6U, 5U, {}, 2U},
	{instruction_t::addx, 6U, 6U, {}, 2U},
	{instruction_t::addx, 6U, 7U, {}, 2U},
	{instruction_t::addx, 6U, 0U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::addx, 6U, 1U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::addx, 6U, 2U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::addx, 6U, 3U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::addx, 6U, 4U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::addx, 6U, 5U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::addx, 6U, 6U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::addx, 6U, 7U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::add, 6U, 0U, {}, 2U, 1U, 2U},
	{instruction_t::add, 6U, 1U, {}, 2U, 1U, 2U},
	{instruction_t::add, 6U, 2U, {}, 2U, 1U, 2U},
	{instruction_t::add, 6U, 3U, {}, 2U, 1U, 2U},
	{instruction_t::add, 6U, 4U, {}, 2U, 1U, 2U},
	{instruction_t::add, 6U, 5U, {}, 2U, 1U, 2U},
	{instruction_t::add, 6U, 6U, {}, 2U, 1U, 2U},
	{instruction_t::add, 6U, 7U, {}, 2U, 1U, 2U},
	{instruction_t::add, 6U, 0U, {}, 2U, 1U, 3U},
	{instruction_t::add, 6U, 1U, {}, 2U, 1U, 3U},
	{instruction_t::add, 6U, 2U, {}, 2U, 1U, 3U},
	{instruction_t::add, 6U, 3U, {}, 2U, 1U, 3U},
	{instruction_t::add, 6U, 4U, {}, 2U, 1U, 3U},
	{instruction_t::add, 6U, 5U, {}, 2U, 1U, 3U},
	{instruction_t::add, 6U, 6U, {}, 2U, 1U, 3U},
	{instruction_t::add, 6U, 7U, {}, 2U, 1U, 3U},
	{instruction_t::add, 6U, 0U, {}, 2U, 1U, 4U},
	{instruction_t::add, 6U, 1U, {}, 2U, 1U, 4U},
	{instruction_t::add, 6U, 2U, {}, 2U, 1U, 4U},
	{instruction_t::add, 6U, 3U, {}, 2U, 1U, 4U},
	{instruction_t::add, 6U, 4U, {}, 2U, 1U, 4U},
	{instruction_t::add, 6U, 5U, {}, 2U, 1U, 4U},
	{instruction_t::add, 6U, 6U, {}, 2U, 1U, 4U},
	{instruction_t::add, 6U, 7U, {}, 2U, 1U, 4U},
	{instruction_t::add, 6U, 0U, {}, 2U, 1U, 5U},
	{instruction_t::add, 6U, 1U, {}, 2U, 1U, 5U},
	{instruction_t::add, 6U, 2U, {}, 2U, 1U, 5U},
	{instruction_t::add, 6U, 3U, {}, 2U, 1U, 5U},
	{instruction_t::add, 6U, 4U, {}, 2U, 1U, 5U},
	{instruction_t::add, 6U, 5U, {}, 2U, 1U, 5U},
	{instruction_t::add, 6U, 6U, {}, 2U, 1U, 5U},
	{instruction_t::add, 6U, 7U, {}, 2U, 1U, 5U},
	{instruction_t::add, 6U, 0U, {}, 2U, 1U, 6U},
	{instruction_t::add, 6U, 1U, {}, 2U, 1U, 6U},
	{instruction_t::add, 6U, 2U, {}, 2U, 1U, 6U},
	{instruction_t::add, 6U, 3U, {}, 2U, 1U, 6U},
	{instruction_t::add, 6U, 4U, {}, 2U, 1U, 6U},
	{instruction_t::add, 6U, 5U, {}, 2U, 1U, 6U},
	{instruction_t::add, 6U, 6U, {}, 2U, 1U, 6U},
	{instruction_t::add, 6U, 7U, {}, 2U, 1U, 6U},
	{instruction_t::add, 6U, 0U, {}, 2U, 1U, 7U},
	{instruction_t::add, 6U, 1U, {}, 2U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::adda, 6U, 0U, {}, 4U, 0U, 0U},
	{instruction_t::adda, 6U, 1U, {}, 4U, 0U, 0U},
	{instruction_t::adda, 6U, 2U, {}, 4U, 0U, 0U},
	{instruction_t::adda, 6U, 3U, {}, 4U, 0U, 0U},
	{instruction_t::adda, 6U, 4U, {}, 4U, 0U, 0U},
	{instruction_t::adda, 6U, 5U, {}, 4U, 0U, 0U},
	{instruction_t::adda, 6U, 6U, {}, 4U, 0U, 0U},
	{instruction_t::adda, 6U, 7U, {}, 4U, 0U, 0U},
	{instruction_t::adda, 6U, 0U, {}, 4U, 0U, 1U},
	{instruction_t::adda, 6U, 1U, {}, 4U, 0U, 1U},
	{instruction_t::adda, 6U, 2U, {}, 4U, 0U, 1U},
	{instruction_t::adda, 6U, 3U, {}, 4U, 0U, 1U},
	{instruction_t::adda, 6U, 4U, {}, 4U, 0U, 1U},
	{instruction_t::adda, 6U, 5U, {}, 4U, 0U, 1U},
	{instruction_t::adda, 6U, 6U, {}, 4U, 0U, 1U},
	{instruction_t::adda, 6U, 7U, {}, 4U, 0U, 1U},
	{instruction_t::adda, 6U, 0U, {}, 4U, 0U, 2U},
	{instruction_t::adda, 6U, 1U, {}, 4U, 0U, 2U},
	{instruction_t::adda, 6U, 2U, {}, 4U, 0U, 2U},
	{instruction_t::adda, 6U, 3U, {}, 4U, 0U, 2U},
	{instruction_t::adda, 6U, 4U, {}, 4U, 0U, 2U},
	{instruction_t::adda, 6U, 5U, {}, 4U, 0U, 2U},
	{instruction_t::adda, 6U, 6U, {}, 4U, 0U, 2U},
	{instruction_t::adda, 6U, 7U, {}, 4U, 0U, 2U},
	{instruction_t::adda, 6U, 0U, {}, 4U, 0U, 3U},
	{instruction_t::adda, 6U, 1U, {}, 4U, 0U, 3U},
	{instruction_t::adda, 6U, 2U, {}, 4U, 0U, 3U},
	{instruction_t::adda, 6U, 3U, {}, 4U, 0U, 3U},
	{instruction_t::adda, 6U, 4U, {}, 4U, 0U, 3U},
	{instruction_t::adda, 6U, 5U, {}, 4U, 0U, 3U},
	{instruction_t::adda, 6U, 6U, {}, 4U, 0U, 3U},
	{instruction_t::adda, 6U, 7U, {}, 4U, 0U, 3U},
	{instruction_t::adda, 6U, 0U, {}, 4U, 0U, 4U},
	{instruction_t::adda, 6U, 1U, {}, 4U, 0U, 4U},
	{instruction_t::adda, 6U, 2U, {}, 4U, 0U, 4U},
	{instruction_t::adda, 6U, 3U, {}, 4U, 0U, 4U},
	{instruction_t::adda, 6U, 4U, {}, 4U, 0U, 4U},
	{instruction_t::adda, 6U, 5U, {}, 4U, 0U, 4U},
	{instruction_t::adda, 6U, 6U, {}, 4U, 0U, 4U},
	{instruction_t::adda, 6U, 7U, {}, 4U, 0U, 4U},
	{instruction_t::adda, 6U, 0U, {}, 4U, 0U, 5U},
	{instruction_t::adda, 6U, 1U, {}, 4U, 0U, 5U},
	{instruction_t::adda, 6U, 2U, {}, 4U, 0U, 5U},
	{instruction_t::adda, 6U, 3U, {}, 4U, 0U, 5U},
	{instruction_t::adda, 6U, 4U, {}, 4U, 0U, 5U},
	{instruction_t::adda, 6U, 5U, {}, 4U, 0U, 5U},
	{instruction_t::adda, 6U, 6U, {}, 4U, 0U, 5U},
	{instruction_t::adda, 6U, 7U, {}, 4U, 0U, 5U},
	{instruction_t::adda, 6U, 0U, {}, 4U, 0U, 6U},
	{instruction_t::adda, 6U, 1U, {}, 4U, 0U, 6U},
	{instruction_t::adda, 6U, 2U, {}, 4U, 0U, 6U},
	{instruction_t::adda, 6U, 3U, {}, 4U, 0U, 6U},
	{instruction_t::adda, 6U, 4U, {}, 4U, 0U, 6U},
	{instruction_t::adda, 6U, 5U, {}, 4U, 0U, 6U},
	{instruction_t::adda, 6U, 6U, {}, 4U, 0U, 6U},
	{instruction_t::adda, 6U, 7U, {}, 4U, 0U, 6U},
	{instruction_t::adda, 6U, 0U, {}, 4U, 0U, 7U},
	{instruction_t::adda, 6U, 1U, {}, 4U, 0U, 7U},
	{instruction_t::adda, 6U, 2U, {}, 4U, 0U, 7U},
	{instruction_t::adda, 6U, 3U, {}, 4U, 0U, 7U},
	{instruction_t::adda, 6U, 4U, {}, 4U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::add, 7U, 0U, {}, 0U, 0U, 0U},
	{instruction_t::add, 7U, 1U, {}, 0U, 0U, 0U},
	{instruction_t::add, 7U, 2U, {}, 0U, 0U, 0U},
	{instruction_t::add, 7U, 3U, {}, 0U, 0U, 0U},
	{instruction_t::add, 7U, 4U, {}, 0U, 0U, 0U},
	{instruction_t::add, 7U, 5U, {}, 0U, 0U, 0U},
	{instruction_t::add, 7U, 6U, {}, 0U, 0U, 0U},
	{instruction_t::add, 7U, 7U, {}, 0U, 0U, 0U},
	{instruction_t::add, 7U, 0U, {}, 0U, 0U, 1U},
	{instruction_t::add, 7U, 1U, {}, 0U, 0U, 1U},
	{instruction_t::add, 7U, 2U, {}, 0U, 0U, 1U},
	{instruction_t::add, 7U, 3U, {}, 0U, 0U, 1U},
	{instruction_t::add, 7U, 4U, {}, 0U, 0U, 1U},
	{instruction_t::add, 7U, 5U, {}, 0U, 0U, 1U},
	{instruction_t::add, 7U, 6U, {}, 0U, 0U, 1U},
	{instruction_t::add, 7U, 7U, {}, 0U, 0U, 1U},
	{instruction_t::add, 7U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::add, 7U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::add, 7U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::add, 7U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::add, 7U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::add, 7U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::add, 7U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::add, 7U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::add, 7U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::add, 7U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::add, 7U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::add, 7U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::add, 7U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::add, 7U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::add, 7U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::add, 7U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::add, 7U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::add, 7U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::add, 7U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::add, 7U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::add, 7U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::add, 7U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::add, 7U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::add, 7U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::add, 7U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::add, 7U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::add, 7U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::add, 7U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::add, 7U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::add, 7U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::add, 7U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::add, 7U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::add, 7U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::add, 7U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::add, 7U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::add, 7U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::add, 7U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::add, 7U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::add, 7U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::add, 7U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::add, 7U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::add, 7U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::add, 7U, 2U, {}, 0U, 0U, 7U},
	{instruction_t::add, 7U, 3U, {}, 0U, 0U, 7U},
	{instruction_t::add, 7U, 4U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::add, 7U, 0U, {}, 1U, 0U, 0U},
	{instruction_t::add, 7U, 1U, {}, 1U, 0U, 0U},
	{instruction_t::add, 7U, 2U, {}, 1U, 0U, 0U},
	{instruction_t::add, 7U, 3U, {}, 1U, 0U, 0U},
	{instruction_t::add, 7U, 4U, {}, 1U, 0U, 0U},
	{instruction_t::add, 7U, 5U, {}, 1U, 0U, 0U},
	{instruction_t::add, 7U, 6U, {}, 1U, 0U, 0U},
	{instruction_t::add, 7U, 7U, {}, 1U, 0U, 0U},
	{instruction_t::add, 7U, 0U, {}, 1U, 0U, 1U},
	{instruction_t::add, 7U, 1U, {}, 1U, 0U, 1U},
	{instruction_t::add, 7U, 2U, {}, 1U, 0U, 1U},
	{instruction_t::add, 7U, 3U, {}, 1U, 0U, 1U},
	{instruction_t::add, 7U, 4U, {}, 1U, 0U, 1U},
	{instruction_t::add, 7U, 5U, {}, 1U, 0U, 1U},
	{instruction_t::add, 7U, 6U, {}, 1U, 0U, 1U},
	{instruction_t::add, 7U, 7U, {}, 1U, 0U, 1U},
	{instruction_t::add, 7U, 0U, {}, 1U, 0U, 2U},
	{instruction_t::add, 7U, 1U, {}, 1U, 0U, 2U},
	{instruction_t::add, 7U, 2U, {}, 1U, 0U, 2U},
	{instruction_t::add, 7U, 3U, {}, 1U, 0U, 2U},
	{instruction_t::add, 7U, 4U, {}, 1U, 0U, 2U},
	{instruction_t::add, 7U, 5U, {}, 1U, 0U, 2U},
	{instruction_t::add, 7U, 6U, {}, 1U, 0U, 2U},
	{instruction_t::add, 7U, 7U, {}, 1U, 0U, 2U},
	{instruction_t::add, 7U, 0U, {}, 1U, 0U, 3U},
	{instruction_t::add, 7U, 1U, {}, 1U, 0U, 3U},
	{instruction_t::add, 7U, 2U, {}, 1U, 0U, 3U},
	{instruction_t::add, 7U, 3U, {}, 1U, 0U, 3U},
	{instruction_t::add, 7U, 4U, {}, 1U, 0U, 3U},
	{instruction_t::add, 7U, 5U, {}, 1U, 0U, 3U},
	{instruction_t::add, 7U, 6U, {}, 1U, 0U, 3U},
	{instruction_t::add, 7U, 7U, {}, 1U, 0U, 3U},
	{instruction_t::add, 7U, 0U, {}, 1U, 0U, 4U},
	{instruction_t::add, 7U, 1U, {}, 1U, 0U, 4U},
	{instruction_t::add, 7U, 2U, {}, 1U, 0U, 4U},
	{instruction_t::add, 7U, 3U, {}, 1U, 0U, 4U},
	{instruction_t::add, 7U, 4U, {}, 1U, 0U, 4U},
	{instruction_t::add, 7U, 5U, {}, 1U, 0U, 4U},
	{instruction_t::add, 7U, 6U, {}, 1U, 0U, 4U},
	{instruction_t::add, 7U, 7U, {}, 1U, 0U, 4U},
	{instruction_t::add, 7U, 0U, {}, 1U, 0U, 5U},
	{instruction_t::add, 7U, 1U, {}, 1U, 0U, 5U},
	{instruction_t::add, 7U, 2U, {}, 1U, 0U, 5U},
	{instruction_t::add, 7U, 3U, {}, 1U, 0U, 5U},
	{instruction_t::add, 7U, 4U, {}, 1U, 0U, 5U},
	{instruction_t::add, 7U, 5U, {}, 1U, 0U, 5U},
	{instruction_t::add, 7U, 6U, {}, 1U, 0U, 5U},
	{instruction_t::add, 7U, 7U, {}, 1U, 0U, 5U},
	{instruction_t::add, 7U, 0U, {}, 1U, 0U, 6U},
	{instruction_t::add, 7U, 1U, {}, 1U, 0U, 6U},
	{instruction_t::add, 7U, 2U, {}, 1U, 0U, 6U},
	{instruction_t::add, 7U, 3U, {}, 1U, 0U, 6U},
	{instruction_t::add, 7U, 4U, {}, 1U, 0U, 6U},
	{instruction_t::add, 7U, 5U, {}, 1U, 0U, 6U},
	{instruction_t::add, 7U, 6U, {}, 1U, 0U, 6U},
	{instruction_t::add, 7U, 7U, {}, 1U, 0U, 6U},
	{instruction_t::add, 7U, 0U, {}, 1U, 0U, 7U},
	{instruction_t::add, 7U, 1U, {}, 1U, 0U, 7U},
	{instruction_t::add, 7U, 2U, {}, 1U, 0U, 7U},
	{instruction_t::add, 7U, 3U, {}, 1U, 0U, 7U},
	{instruction_t::add, 7U, 4U, {}, 1U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::add, 7U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::add, 7U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::add, 7U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::add, 7U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::add, 7U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::add, 7U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::add, 7U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::add, 7U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::add, 7U, 0U, {}, 2U, 0U, 1U},
	{instruction_t::add, 7U, 1U, {}, 2U, 0U, 1U},
	{instruction_t::add, 7U, 2U, {}, 2U, 0U, 1U},
	{instruction_t::add, 7U, 3U, {}, 2U, 0U, 1U},
	{instruction_t::add, 7U, 4U, {}, 2U, 0U, 1U},
	{instruction_t::add, 7U, 5U, {}, 2U, 0U, 1U},
	{instruction_t::add, 7U, 6U, {}, 2U, 0U, 1U},
	{instruction_t::add, 7U, 7U, {}, 2U, 0U, 1U},
	{instruction_t::add, 7U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::add, 7U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::add, 7U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::add, 7U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::add, 7U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::add, 7U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::add, 7U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::add, 7U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::add, 7U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::add, 7U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::add, 7U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::add, 7U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::add, 7U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::add, 7U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::add, 7U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::add, 7U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::add, 7U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::add, 7U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::add, 7U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::add, 7U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::add, 7U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::add, 7U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::add, 7U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::add, 7U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::add, 7U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::add, 7U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::add, 7U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::add, 7U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::add, 7U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::add, 7U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::add, 7U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::add, 7U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::add, 7U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::add, 7U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::add, 7U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::add, 7U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::add, 7U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::add, 7U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::add, 7U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::add, 7U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::add, 7U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::add, 7U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::add, 7U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::add, 7U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::add, 7U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::adda, 7U, 0U, {}, 2U, 0U, 0U},
	{instruction_t::adda, 7U, 1U, {}, 2U, 0U, 0U},
	{instruction_t::adda, 7U, 2U, {}, 2U, 0U, 0U},
	{instruction_t::adda, 7U, 3U, {}, 2U, 0U, 0U},
	{instruction_t::adda, 7U, 4U, {}, 2U, 0U, 0U},
	{instruction_t::adda, 7U, 5U, {}, 2U, 0U, 0U},
	{instruction_t::adda, 7U, 6U, {}, 2U, 0U, 0U},
	{instruction_t::adda, 7U, 7U, {}, 2U, 0U, 0U},
	{instruction_t::adda, 7U, 0U, {}, 2U, 0U, 1U},
	{instruction_t::adda, 7U, 1U, {}, 2U, 0U, 1U},
	{instruction_t::adda, 7U, 2U, {}, 2U, 0U, 1U},
	{instruction_t::adda, 7U, 3U, {}, 2U, 0U, 1U},
	{instruction_t::adda, 7U, 4U, {}, 2U, 0U, 1U},
	{instruction_t::adda, 7U, 5U, {}, 2U, 0U, 1U},
	{instruction_t::adda, 7U, 6U, {}, 2U, 0U, 1U},
	{instruction_t::adda, 7U, 7U, {}, 2U, 0U, 1U},
	{instruction_t::adda, 7U, 0U, {}, 2U, 0U, 2U},
	{instruction_t::adda, 7U, 1U, {}, 2U, 0U, 2U},
	{instruction_t::adda, 7U, 2U, {}, 2U, 0U, 2U},
	{instruction_t::adda, 7U, 3U, {}, 2U, 0U, 2U},
	{instruction_t::adda, 7U, 4U, {}, 2U, 0U, 2U},
	{instruction_t::adda, 7U, 5U, {}, 2U, 0U, 2U},
	{instruction_t::adda, 7U, 6U, {}, 2U, 0U, 2U},
	{instruction_t::adda, 7U, 7U, {}, 2U, 0U, 2U},
	{instruction_t::adda, 7U, 0U, {}, 2U, 0U, 3U},
	{instruction_t::adda, 7U, 1U, {}, 2U, 0U, 3U},
	{instruction_t::adda, 7U, 2U, {}, 2U, 0U, 3U},
	{instruction_t::adda, 7U, 3U, {}, 2U, 0U, 3U},
	{instruction_t::adda, 7U, 4U, {}, 2U, 0U, 3U},
	{instruction_t::adda, 7U, 5U, {}, 2U, 0U, 3U},
	{instruction_t::adda, 7U, 6U, {}, 2U, 0U, 3U},
	{instruction_t::adda, 7U, 7U, {}, 2U, 0U, 3U},
	{instruction_t::adda, 7U, 0U, {}, 2U, 0U, 4U},
	{instruction_t::adda, 7U, 1U, {}, 2U, 0U, 4U},
	{instruction_t::adda, 7U, 2U, {}, 2U, 0U, 4U},
	{instruction_t::adda, 7U, 3U, {}, 2U, 0U, 4U},
	{instruction_t::adda, 7U, 4U, {}, 2U, 0U, 4U},
	{instruction_t::adda, 7U, 5U, {}, 2U, 0U, 4U},
	{instruction_t::adda, 7U, 6U, {}, 2U, 0U, 4U},
	{instruction_t::adda, 7U, 7U, {}, 2U, 0U, 4U},
	{instruction_t::adda, 7U, 0U, {}, 2U, 0U, 5U},
	{instruction_t::adda, 7U, 1U, {}, 2U, 0U, 5U},
	{instruction_t::adda, 7U, 2U, {}, 2U, 0U, 5U},
	{instruction_t::adda, 7U, 3U, {}, 2U, 0U, 5U},
	{instruction_t::adda, 7U, 4U, {}, 2U, 0U, 5U},
	{instruction_t::adda, 7U, 5U, {}, 2U, 0U, 5U},
	{instruction_t::adda, 7U, 6U, {}, 2U, 0U, 5U},
	{instruction_t::adda, 7U, 7U, {}, 2U, 0U, 5U},
	{instruction_t::adda, 7U, 0U, {}, 2U, 0U, 6U},
	{instruction_t::adda, 7U, 1U, {}, 2U, 0U, 6U},
	{instruction_t::adda, 7U, 2U, {}, 2U, 0U, 6U},
	{instruction_t::adda, 7U, 3U, {}, 2U, 0U, 6U},
	{instruction_t::adda, 7U, 4U, {}, 2U, 0U, 6U},
	{instruction_t::adda, 7U, 5U, {}, 2U, 0U, 6U},
	{instruction_t::adda, 7U, 6U, {}, 2U, 0U, 6U},
	{instruction_t::adda, 7U, 7U, {}, 2U, 0U, 6U},
	{instruction_t::adda, 7U, 0U, {}, 2U, 0U, 7U},
	{instruction_t::adda, 7U, 1U, {}, 2U, 0U, 7U},
	{instruction_t::adda, 7U, 2U, {}, 2U, 0U, 7U},
	{instruction_t::adda, 7U, 3U, {}, 2U, 0U, 7U},
	{instruction_t::adda, 7U, 4U, {}, 2U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::addx, 7U, 0U, {}, 0U},
	{instruction_t::addx, 7U, 1U, {}, 0U},
	{instruction_t::addx, 7U, 2U, {}, 0U},
	{instruction_t::addx, 7U, 3U, {}, 0U},
	{instruction_t::addx, 7U, 4U, {}, 0U},
	{instruction_t::addx, 7U, 5U, {}, 0U},
	{instruction_t::addx, 7U, 6U, {}, 0U},
	{instruction_t::addx, 7U, 7U, {}, 0U},
	{instruction_t::addx, 7U, 0U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::addx, 7U, 1U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::addx, 7U, 2U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::addx, 7U, 3U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::addx, 7U, 4U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::addx, 7U, 5U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::addx, 7U, 6U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::addx, 7U, 7U, {operationFlags_t::memoryNotRegister}, 0U},
	{instruction_t::add, 7U, 0U, {}, 0U, 1U, 2U},
	{instruction_t::add, 7U, 1U, {}, 0U, 1U, 2U},
	{instruction_t::add, 7U, 2U, {}, 0U, 1U, 2U},
	{instruction_t::add, 7U, 3U, {}, 0U, 1U, 2U},
	{instruction_t::add, 7U, 4U, {}, 0U, 1U, 2U},
	{instruction_t::add, 7U, 5U, {}, 0U, 1U, 2U},
	{instruction_t::add, 7U, 6U, {}, 0U, 1U, 2U},
	{instruction_t::add, 7U, 7U, {}, 0U, 1U, 2U},
	{instruction_t::add, 7U, 0U, {}, 0U, 1U, 3U},
	{instruction_t::add, 7U, 1U, {}, 0U, 1U, 3U},
	{instruction_t::add, 7U, 2U, {}, 0U, 1U, 3U},
	{instruction_t::add, 7U, 3U, {}, 0U, 1U, 3U},
	{instruction_t::add, 7U, 4U, {}, 0U, 1U, 3U},
	{instruction_t::add, 7U, 5U, {}, 0U, 1U, 3U},
	{instruction_t::add, 7U, 6U, {}, 0U, 1U, 3U},
	{instruction_t::add, 7U, 7U, {}, 0U, 1U, 3U},
	{instruction_t::add, 7U, 0U, {}, 0U, 1U, 4U},
	{instruction_t::add, 7U, 1U, {}, 0U, 1U, 4U},
	{instruction_t::add, 7U, 2U, {}, 0U, 1U, 4U},
	{instruction_t::add, 7U, 3U, {}, 0U, 1U, 4U},
	{instruction_t::add, 7U, 4U, {}, 0U, 1U, 4U},
	{instruction_t::add, 7U, 5U, {}, 0U, 1U, 4U},
	{instruction_t::add, 7U, 6U, {}, 0U, 1U, 4U},
	{instruction_t::add, 7U, 7U, {}, 0U, 1U, 4U},
	{instruction_t::add, 7U, 0U, {}, 0U, 1U, 5U},
	{instruction_t::add, 7U, 1U, {}, 0U, 1U, 5U},
	{instruction_t::add, 7U, 2U, {}, 0U, 1U, 5U},
	{instruction_t::add, 7U, 3U, {}, 0U, 1U, 5U},
	{instruction_t::add, 7U, 4U, {}, 0U, 1U, 5U},
	{instruction_t::add, 7U, 5U, {}, 0U, 1U, 5U},
	{instruction_t::add, 7U, 6U, {}, 0U, 1U, 5U},
	{instruction_t::add, 7U, 7U, {}, 0U, 1U, 5U},
	{instruction_t::add, 7U, 0U, {}, 0U, 1U, 6U},
	{instruction_t::add, 7U, 1U, {}, 0U, 1U, 6U},
	{instruction_t::add, 7U, 2U, {}, 0U, 1U, 6U},
	{instruction_t::add, 7U, 3U, {}, 0U, 1U, 6U},
	{instruction_t::add, 7U, 4U, {}, 0U, 1U, 6U},
	{instruction_t::add, 7U, 5U, {}, 0U, 1U, 6U},
	{instruction_t::add, 7U, 6U, {}, 0U, 1U, 6U},
	{instruction_t::add, 7U, 7U, {}, 0U, 1U, 6U},
	{instruction_t::add, 7U, 0U, {}, 0U, 1U, 7U},
	{instruction_t::add, 7U, 1U, {}, 0U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::addx, 7U, 0U, {}, 1U},
	{instruction_t::addx, 7U, 1U, {}, 1U},
	{instruction_t::addx, 7U, 2U, {}, 1U},
	{instruction_t::addx, 7U, 3U, {}, 1U},
	{instruction_t::addx, 7U, 4U, {}, 1U},
	{instruction_t::addx, 7U, 5U, {}, 1U},
	{instruction_t::addx, 7U, 6U, {}, 1U},
	{instruction_t::addx, 7U, 7U, {}, 1U},
	{instruction_t::addx, 7U, 0U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::addx, 7U, 1U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::addx, 7U, 2U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::addx, 7U, 3U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::addx, 7U, 4U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::addx, 7U, 5U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::addx, 7U, 6U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::addx, 7U, 7U, {operationFlags_t::memoryNotRegister}, 1U},
	{instruction_t::add, 7U, 0U, {}, 1U, 1U, 2U},
	{instruction_t::add, 7U, 1U, {}, 1U, 1U, 2U},
	{instruction_t::add, 7U, 2U, {}, 1U, 1U, 2U},
	{instruction_t::add, 7U, 3U, {}, 1U, 1U, 2U},
	{instruction_t::add, 7U, 4U, {}, 1U, 1U, 2U},
	{instruction_t::add, 7U, 5U, {}, 1U, 1U, 2U},
	{instruction_t::add, 7U, 6U, {}, 1U, 1U, 2U},
	{instruction_t::add, 7U, 7U, {}, 1U, 1U, 2U},
	{instruction_t::add, 7U, 0U, {}, 1U, 1U, 3U},
	{instruction_t::add, 7U, 1U, {}, 1U, 1U, 3U},
	{instruction_t::add, 7U, 2U, {}, 1U, 1U, 3U},
	{instruction_t::add, 7U, 3U, {}, 1U, 1U, 3U},
	{instruction_t::add, 7U, 4U, {}, 1U, 1U, 3U},
	{instruction_t::add, 7U, 5U, {}, 1U, 1U, 3U},
	{instruction_t::add, 7U, 6U, {}, 1U, 1U, 3U},
	{instruction_t::add, 7U, 7U, {}, 1U, 1U, 3U},
	{instruction_t::add, 7U, 0U, {}, 1U, 1U, 4U},
	{instruction_t::add, 7U, 1U, {}, 1U, 1U, 4U},
	{instruction_t::add, 7U, 2U, {}, 1U, 1U, 4U},
	{instruction_t::add, 7U, 3U, {}, 1U, 1U, 4U},
	{instruction_t::add, 7U, 4U, {}, 1U, 1U, 4U},
	{instruction_t::add, 7U, 5U, {}, 1U, 1U, 4U},
	{instruction_t::add, 7U, 6U, {}, 1U, 1U, 4U},
	{instruction_t::add, 7U, 7U, {}, 1U, 1U, 4U},
	{instruction_t::add, 7U, 0U, {}, 1U, 1U, 5U},
	{instruction_t::add, 7U, 1U, {}, 1U, 1U, 5U},
	{instruction_t::add, 7U, 2U, {}, 1U, 1U, 5U},
	{instruction_t::add, 7U, 3U, {}, 1U, 1U, 5U},
	{instruction_t::add, 7U, 4U, {}, 1U, 1U, 5U},
	{instruction_t::add, 7U, 5U, {}, 1U, 1U, 5U},
	{instruction_t::add, 7U, 6U, {}, 1U, 1U, 5U},
	{instruction_t::add, 7U, 7U, {}, 1U, 1U, 5U},
	{instruction_t::add, 7U, 0U, {}, 1U, 1U, 6U},
	{instruction_t::add, 7U, 1U, {}, 1U, 1U, 6U},
	{instruction_t::add, 7U, 2U, {}, 1U, 1U, 6U},
	{instruction_t::add, 7U, 3U, {}, 1U, 1U, 6U},
	{instruction_t::add, 7U, 4U, {}, 1U, 1U, 6U},
	{instruction_t::add, 7U, 5U, {}, 1U, 1U, 6U},
	{instruction_t::add, 7U, 6U, {}, 1U, 1U, 6U},
	{instruction_t::add, 7U, 7U, {}, 1U, 1U, 6U},
	{instruction_t::add, 7U, 0U, {}, 1U, 1U, 7U},
	{instruction_t::add, 7U, 1U, {}, 1U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::addx, 7U, 0U, {}, 2U},
	{instruction_t::addx, 7U, 1U, {}, 2U},
	{instruction_t::addx, 7U, 2U, {}, 2U},
	{instruction_t::addx, 7U, 3U, {}, 2U},
	{instruction_t::addx, 7U, 4U, {}, 2U},
	{instruction_t::addx, 7U, 5U, {}, 2U},
	{instruction_t::addx, 7U, 6U, {}, 2U},
	{instruction_t::addx, 7U, 7U, {}, 2U},
	{instruction_t::addx, 7U, 0U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::addx, 7U, 1U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::addx, 7U, 2U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::addx, 7U, 3U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::addx, 7U, 4U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::addx, 7U, 5U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::addx, 7U, 6U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::addx, 7U, 7U, {operationFlags_t::memoryNotRegister}, 2U},
	{instruction_t::add, 7U, 0U, {}, 2U, 1U, 2U},
	{instruction_t::add, 7U, 1U, {}, 2U, 1U, 2U},
	{instruction_t::add, 7U, 2U, {}, 2U, 1U, 2U},
	{instruction_t::add, 7U, 3U, {}, 2U, 1U, 2U},
	{instruction_t::add, 7U, 4U, {}, 2U, 1U, 2U},
	{instruction_t::add, 7U, 5U, {}, 2U, 1U, 2U},
	{instruction_t::add, 7U, 6U, {}, 2U, 1U, 2U},
	{instruction_t::add, 7U, 7U, {}, 2U, 1U, 2U},
	{instruction_t::add, 7U, 0U, {}, 2U, 1U, 3U},
	{instruction_t::add, 7U, 1U, {}, 2U, 1U, 3U},
	{instruction_t::add, 7U, 2U, {}, 2U, 1U, 3U},
	{instruction_t::add, 7U, 3U, {}, 2U, 1U, 3U},
	{instruction_t::add, 7U, 4U, {}, 2U, 1U, 3U},
	{instruction_t::add, 7U, 5U, {}, 2U, 1U, 3U},
	{instruction_t::add, 7U, 6U, {}, 2U, 1U, 3U},
	{instruction_t::add, 7U, 7U, {}, 2U, 1U, 3U},
	{instruction_t::add, 7U, 0U, {}, 2U, 1U, 4U},
	{instruction_t::add, 7U, 1U, {}, 2U, 1U, 4U},
	{instruction_t::add, 7U, 2U, {}, 2U, 1U, 4U},
	{instruction_t::add, 7U, 3U, {}, 2U, 1U, 4U},
	{instruction_t::add, 7U, 4U, {}, 2U, 1U, 4U},
	{instruction_t::add, 7U, 5U, {}, 2U, 1U, 4U},
	{instruction_t::add, 7U, 6U, {}, 2U, 1U, 4U},
	{instruction_t::add, 7U, 7U, {}, 2U, 1U, 4U},
	{instruction_t::add, 7U, 0U, {}, 2U, 1U, 5U},
	{instruction_t::add, 7U, 1U, {}, 2U, 1U, 5U},
	{instruction_t::add, 7U, 2U, {}, 2U, 1U, 5U},
	{instruction_t::add, 7U, 3U, {}, 2U, 1U, 5U},
	{instruction_t::add, 7U, 4U, {}, 2U, 1U, 5U},
	{instruction_t::add, 7U, 5U, {}, 2U, 1U, 5U},
	{instruction_t::add, 7U, 6U, {}, 2U, 1U, 5U},
	{instruction_t::add, 7U, 7U, {}, 2U, 1U, 5U},
	{instruction_t::add, 7U, 0U, {}, 2U, 1U, 6U},
	{instruction_t::add, 7U, 1U, {}, 2U, 1U, 6U},
	{instruction_t::add, 7U, 2U, {}, 2U, 1U, 6U},
	{instruction_t::add, 7U, 3U, {}, 2U, 1U, 6U},
	{instruction_t::add, 7U, 4U, {}, 2U, 1U, 6U},
	{instruction_t::add, 7U, 5U, {}, 2U, 1U, 6U},
	{instruction_t::add, 7U, 6U, {}, 2U, 1U, 6U},
	{instruction_t::add, 7U, 7U, {}, 2U, 1U, 6U},
	{instruction_t::add, 7U, 0U, {}, 2U, 1U, 7U},
	{instruction_t::add, 7U, 1U, {}, 2U, 1U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::adda, 7U, 0U, {}, 4U, 0U, 0U},
	{instruction_t::adda, 7U, 1U, {}, 4U, 0U, 0U},
	{instruction_t::adda, 7U, 2U, {}, 4U, 0U, 0U},
	{instruction_t::adda, 7U, 3U, {}, 4U, 0U, 0U},
	{instruction_t::adda, 7U, 4U, {}, 4U, 0U, 0U},
	{instruction_t::adda, 7U, 5U, {}, 4U, 0U, 0U},
	{instruction_t::adda, 7U, 6U, {}, 4U, 0U, 0U},
	{instruction_t::adda, 7U, 7U, {}, 4U, 0U, 0U},
	{instruction_t::adda, 7U, 0U, {}, 4U, 0U, 1U},
	{instruction_t::adda, 7U, 1U, {}, 4U, 0U, 1U},
	{instruction_t::adda, 7U, 2U, {}, 4U, 0U, 1U},
	{instruction_t::adda, 7U, 3U, {}, 4U, 0U, 1U},
	{instruction_t::adda, 7U, 4U, {}, 4U, 0U, 1U},
	{instruction_t::adda, 7U, 5U, {}, 4U, 0U, 1U},
	{instruction_t::adda, 7U, 6U, {}, 4U, 0U, 1U},
	{instruction_t::adda, 7U, 7U, {}, 4U, 0U, 1U},
	{instruction_t::adda, 7U, 0U, {}, 4U, 0U, 2U},
	{instruction_t::adda, 7U, 1U, {}, 4U, 0U, 2U},
	{instruction_t::adda, 7U, 2U, {}, 4U, 0U, 2U},
	{instruction_t::adda, 7U, 3U, {}, 4U, 0U, 2U},
	{instruction_t::adda, 7U, 4U, {}, 4U, 0U, 2U},
	{instruction_t::adda, 7U, 5U, {}, 4U, 0U, 2U},
	{instruction_t::adda, 7U, 6U, {}, 4U, 0U, 2U},
	{instruction_t::adda, 7U, 7U, {}, 4U, 0U, 2U},
	{instruction_t::adda, 7U, 0U, {}, 4U, 0U, 3U},
	{instruction_t::adda, 7U, 1U, {}, 4U, 0U, 3U},
	{instruction_t::adda, 7U, 2U, {}, 4U, 0U, 3U},
	{instruction_t::adda, 7U, 3U, {}, 4U, 0U, 3U},
	{instruction_t::adda, 7U, 4U, {}, 4U, 0U, 3U},
	{instruction_t::adda, 7U, 5U, {}, 4U, 0U, 3U},
	{instruction_t::adda, 7U, 6U, {}, 4U, 0U, 3U},
	{instruction_t::adda, 7U, 7U, {}, 4U, 0U, 3U},
	{instruction_t::adda, 7U, 0U, {}, 4U, 0U, 4U},
	{instruction_t::adda, 7U, 1U, {}, 4U, 0U, 4U},
	{instruction_t::adda, 7U, 2U, {}, 4U, 0U, 4U},
	{instruction_t::adda, 7U, 3U, {}, 4U, 0U, 4U},
	{instruction_t::adda, 7U, 4U, {}, 4U, 0U, 4U},
	{instruction_t::adda, 7U, 5U, {}, 4U, 0U, 4U},
	{instruction_t::adda, 7U, 6U, {}, 4U, 0U, 4U},
	{instruction_t::adda, 7U, 7U, {}, 4U, 0U, 4U},
	{instruction_t::adda, 7U, 0U, {}, 4U, 0U, 5U},
	{instruction_t::adda, 7U, 1U, {}, 4U, 0U, 5U},
	{instruction_t::adda, 7U, 2U, {}, 4U, 0U, 5U},
	{instruction_t::adda, 7U, 3U, {}, 4U, 0U, 5U},
	{instruction_t::adda, 7U, 4U, {}, 4U, 0U, 5U},
	{instruction_t::adda, 7U, 5U, {}, 4U, 0U, 5U},
	{instruction_t::adda, 7U, 6U, {}, 4U, 0U, 5U},
	{instruction_t::adda, 7U, 7U, {}, 4U, 0U, 5U},
	{instruction_t::adda, 7U, 0U, {}, 4U, 0U, 6U},
	{instruction_t::adda, 7U, 1U, {}, 4U, 0U, 6U},
	{instruction_t::adda, 7U, 2U, {}, 4U, 0U, 6U},
	{instruction_t::adda, 7U, 3U, {}, 4U, 0U, 6U},
	{instruction_t::adda, 7U, 4U, {}, 4U, 0U, 6U},
	{instruction_t::adda, 7U, 5U, {}, 4U, 0U, 6U},
	{instruction_t::adda, 7U, 6U, {}, 4U, 0U, 6U},
	{instruction_t::adda, 7U, 7U, {}, 4U, 0U, 6U},
	{instruction_t::adda, 7U, 0U, {}, 4U, 0U, 7U},
	{instruction_t::adda, 7U, 1U, {}, 4U, 0U, 7U},
	{instruction_t::adda, 7U, 2U, {}, 4U, 0U, 7U},
	{instruction_t::adda, 7U, 3U, {}, 4U, 0U, 7U},
	{instruction_t::adda, 7U, 4U, {}, 4U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::asr, 0U, 0U, {}, 0U},
	{instruction_t::asr, 0U, 1U, {}, 0U},
	{instruction_t::asr, 0U, 2U, {}, 0U},
	{instruction_t::asr, 0U, 3U, {}, 0U},
	{instruction_t::asr, 0U, 4U, {}, 0U},
	{instruction_t::asr, 0U, 5U, {}, 0U},
	{instruction_t::asr, 0U, 6U, {}, 0U},
	{instruction_t::asr, 0U, 7U, {}, 0U},
	{instruction_t::lsr, 0U, 0U, {}, 0U},
	{instruction_t::lsr, 0U, 1U, {}, 0U},
	{instruction_t::lsr, 0U, 2U, {}, 0U},
	{instruction_t::lsr, 0U, 3U, {}, 0U},
	{instruction_t::lsr, 0U, 4U, {}, 0U},
	{instruction_t::lsr, 0U, 5U, {}, 0U},
	{instruction_t::lsr, 0U, 6U, {}, 0U},
	{instruction_t::lsr, 0U, 7U, {}, 0U},
	{instruction_t::roxr, 0U, 0U, {}, 0U},
	{instruction_t::roxr, 0U, 1U, {}, 0U},
	{instruction_t::roxr, 0U, 2U, {}, 0U},
	{instruction_t::roxr, 0U, 3U, {}, 0U},
	{instruction_t::roxr, 0U, 4U, {}, 0U},
	{instruction_t::roxr, 0U, 5U, {}, 0U},
	{instruction_t::roxr, 0U, 6U, {}, 0U},
	{instruction_t::roxr, 0U, 7U, {}, 0U},
	{instruction_t::ror, 0U, 0U, {}, 0U},
	{instruction_t::ror, 0U, 1U, {}, 0U},
	{instruction_t::ror, 0U, 2U, {}, 0U},
	{instruction_t::ror, 0U, 3U, {}, 0U},
	{instruction_t::ror, 0U, 4U, {}, 0U},
	{instruction_t::ror, 0U, 5U, {}, 0U},
	{instruction_t::ror, 0U, 6U, {}, 0U},
	{instruction_t::ror, 0U, 7U, {}, 0U},
	{instruction_t::asr, 0U, 0U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::asr, 0U, 1U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::asr, 0U, 2U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::asr, 0U, 3U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::asr, 0U, 4U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::asr, 0U, 5U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::asr, 0U, 6U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::asr, 0U, 7U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::lsr, 0U, 0U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::lsr, 0U, 1U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::lsr, 0U, 2U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::lsr, 0U, 3U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::lsr, 0U, 4U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::lsr, 0U, 5U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::lsr, 0U, 6U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::lsr, 0U, 7U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::roxr, 0U, 0U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::roxr, 0U, 1U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::roxr, 0U, 2U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::roxr, 0U, 3U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::roxr, 0U, 4U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::roxr, 0U, 5U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::roxr, 0U, 6U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::roxr, 0U, 7U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::ror, 0U, 0U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::ror, 0U, 1U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::ror, 0U, 2U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::ror, 0U, 3U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::ror, 0U, 4U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::ror, 0U, 5U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::ror, 0U, 6U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::ror, 0U, 7U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::asr, 0U, 0U, {}, 1U},
	{instruction_t::asr, 0U, 1U, {}, 1U},
	{instruction_t::asr, 0U, 2U, {}, 1U},
	{instruction_t::asr, 0U, 3U, {}, 1U},
	{instruction_t::asr, 0U, 4U, {}, 1U},
	{instruction_t::asr, 0U, 5U, {}, 1U},
	{instruction_t::asr, 0U, 6U, {}, 1U},
	{instruction_t::asr, 0U, 7U, {}, 1U},
	{instruction_t::lsr, 0U, 0U, {}, 1U},
	{instruction_t::lsr, 0U, 1U, {}, 1U},
	{instruction_t::lsr, 0U, 2U, {}, 1U},
	{instruction_t::lsr, 0U, 3U, {}, 1U},
	{instruction_t::lsr, 0U, 4U, {}, 1U},
	{instruction_t::lsr, 0U, 5U, {}, 1U},
	{instruction_t::lsr, 0U, 6U, {}, 1U},
	{instruction_t::lsr, 0U, 7U, {}, 1U},
	{instruction_t::roxr, 0U, 0U, {}, 1U},
	{instruction_t::roxr, 0U, 1U, {}, 1U},
	{instruction_t::roxr, 0U, 2U, {}, 1U},
	{instruction_t::roxr, 0U, 3U, {}, 1U},
	{instruction_t::roxr, 0U, 4U, {}, 1U},
	{instruction_t::roxr, 0U, 5U, {}, 1U},
	{instruction_t::roxr, 0U, 6U, {}, 1U},
	{instruction_t::roxr, 0U, 7U, {}, 1U},
	{instruction_t::ror, 0U, 0U, {}, 1U},
	{instruction_t::ror, 0U, 1U, {}, 1U},
	{instruction_t::ror, 0U, 2U, {}, 1U},
	{instruction_t::ror, 0U, 3U, {}, 1U},
	{instruction_t::ror, 0U, 4U, {}, 1U},
	{instruction_t::ror, 0U, 5U, {}, 1U},
	{instruction_t::ror, 0U, 6U, {}, 1U},
	{instruction_t::ror, 0U, 7U, {}, 1U},
	{instruction_t::asr, 0U, 0U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::asr, 0U, 1U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::asr, 0U, 2U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::asr, 0U, 3U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::asr, 0U, 4U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::asr, 0U, 5U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::asr, 0U, 6U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::asr, 0U, 7U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::lsr, 0U, 0U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::lsr, 0U, 1U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::lsr, 0U, 2U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::lsr, 0U, 3U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::lsr, 0U, 4U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::lsr, 0U, 5U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::lsr, 0U, 6U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::lsr, 0U, 7U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::roxr, 0U, 0U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::roxr, 0U, 1U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::roxr, 0U, 2U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::roxr, 0U, 3U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::roxr, 0U, 4U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::roxr, 0U, 5U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::roxr, 0U, 6U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::roxr, 0U, 7U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::ror, 0U, 0U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::ror, 0U, 1U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::ror, 0U, 2U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::ror, 0U, 3U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::ror, 0U, 4U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::ror, 0U, 5U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::ror, 0U, 6U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::ror, 0U, 7U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::asr, 0U, 0U, {}, 2U},
	{instruction_t::asr, 0U, 1U, {}, 2U},
	{instruction_t::asr, 0U, 2U, {}, 2U},
	{instruction_t::asr, 0U, 3U, {}, 2U},
	{instruction_t::asr, 0U, 4U, {}, 2U},
	{instruction_t::asr, 0U, 5U, {}, 2U},
	{instruction_t::asr, 0U, 6U, {}, 2U},
	{instruction_t::asr, 0U, 7U, {}, 2U},
	{instruction_t::lsr, 0U, 0U, {}, 2U},
	{instruction_t::lsr, 0U, 1U, {}, 2U},
	{instruction_t::lsr, 0U, 2U, {}, 2U},
	{instruction_t::lsr, 0U, 3U, {}, 2U},
	{instruction_t::lsr, 0U, 4U, {}, 2U},
	{instruction_t::lsr, 0U, 5U, {}, 2U},
	{instruction_t::lsr, 0U, 6U, {}, 2U},
	{instruction_t::lsr, 0U, 7U, {}, 2U},
	{instruction_t::roxr, 0U, 0U, {}, 2U},
	{instruction_t::roxr, 0U, 1U, {}, 2U},
	{instruction_t::roxr, 0U, 2U, {}, 2U},
	{instruction_t::roxr, 0U, 3U, {}, 2U},
	{instruction_t::roxr, 0U, 4U, {}, 2U},
	{instruction_t::roxr, 0U, 5U, {}, 2U},
	{instruction_t::roxr, 0U, 6U, {}, 2U},
	{instruction_t::roxr, 0U, 7U, {}, 2U},
	{instruction_t::ror, 0U, 0U, {}, 2U},
	{instruction_t::ror, 0U, 1U, {}, 2U},
	{instruction_t::ror, 0U, 2U, {}, 2U},
	{instruction_t::ror, 0U, 3U, {}, 2U},
	{instruction_t::ror, 0U, 4U, {}, 2U},
	{instruction_t::ror, 0U, 5U, {}, 2U},
	{instruction_t::ror, 0U, 6U, {}, 2U},
	{instruction_t::ror, 0U, 7U, {}, 2U},
	{instruction_t::asr, 0U, 0U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::asr, 0U, 1U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::asr, 0U, 2U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::asr, 0U, 3U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::asr, 0U, 4U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::asr, 0U, 5U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::asr, 0U, 6U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::asr, 0U, 7U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::lsr, 0U, 0U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::lsr, 0U, 1U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::lsr, 0U, 2U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::lsr, 0U, 3U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::lsr, 0U, 4U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::lsr, 0U, 5U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::lsr, 0U, 6U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::lsr, 0U, 7U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::roxr, 0U, 0U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::roxr, 0U, 1U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::roxr, 0U, 2U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::roxr, 0U, 3U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::roxr, 0U, 4U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::roxr, 0U, 5U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::roxr, 0U, 6U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::roxr, 0U, 7U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::ror, 0U, 0U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::ror, 0U, 1U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::ror, 0U, 2U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::ror, 0U, 3U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::ror, 0U, 4U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::ror, 0U, 5U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::ror, 0U, 6U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::ror, 0U, 7U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::asr, 0U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::asr, 0U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::asr, 0U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::asr, 0U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::asr, 0U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::asr, 0U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::asr, 0U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::asr, 0U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::asr, 0U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::asr, 0U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::asr, 0U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::asr, 0U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::asr, 0U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::asr, 0U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::asr, 0U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::asr, 0U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::asr, 0U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::asr, 0U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::asr, 0U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::asr, 0U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::asr, 0U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::asr, 0U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::asr, 0U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::asr, 0U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::asr, 0U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::asr, 0U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::asr, 0U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::asr, 0U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::asr, 0U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::asr, 0U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::asr, 0U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::asr, 0U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::asr, 0U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::asr, 0U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::asr, 0U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::asr, 0U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::asr, 0U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::asr, 0U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::asr, 0U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::asr, 0U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::asr, 0U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::asr, 0U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::asl, 0U, 0U, {}, 0U},
	{instruction_t::asl, 0U, 1U, {}, 0U},
	{instruction_t::asl, 0U, 2U, {}, 0U},
	{instruction_t::asl, 0U, 3U, {}, 0U},
	{instruction_t::asl, 0U, 4U, {}, 0U},
	{instruction_t::asl, 0U, 5U, {}, 0U},
	{instruction_t::asl, 0U, 6U, {}, 0U},
	{instruction_t::asl, 0U, 7U, {}, 0U},
	{instruction_t::lsl, 0U, 0U, {}, 0U},
	{instruction_t::lsl, 0U, 1U, {}, 0U},
	{instruction_t::lsl, 0U, 2U, {}, 0U},
	{instruction_t::lsl, 0U, 3U, {}, 0U},
	{instruction_t::lsl, 0U, 4U, {}, 0U},
	{instruction_t::lsl, 0U, 5U, {}, 0U},
	{instruction_t::lsl, 0U, 6U, {}, 0U},
	{instruction_t::lsl, 0U, 7U, {}, 0U},
	{instruction_t::roxl, 0U, 0U, {}, 0U},
	{instruction_t::roxl, 0U, 1U, {}, 0U},
	{instruction_t::roxl, 0U, 2U, {}, 0U},
	{instruction_t::roxl, 0U, 3U, {}, 0U},
	{instruction_t::roxl, 0U, 4U, {}, 0U},
	{instruction_t::roxl, 0U, 5U, {}, 0U},
	{instruction_t::roxl, 0U, 6U, {}, 0U},
	{instruction_t::roxl, 0U, 7U, {}, 0U},
	{instruction_t::rol, 0U, 0U, {}, 0U},
	{instruction_t::rol, 0U, 1U, {}, 0U},
	{instruction_t::rol, 0U, 2U, {}, 0U},
	{instruction_t::rol, 0U, 3U, {}, 0U},
	{instruction_t::rol, 0U, 4U, {}, 0U},
	{instruction_t::rol, 0U, 5U, {}, 0U},
	{instruction_t::rol, 0U, 6U, {}, 0U},
	{instruction_t::rol, 0U, 7U, {}, 0U},
	{instruction_t::asl, 0U, 0U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::asl, 0U, 1U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::asl, 0U, 2U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::asl, 0U, 3U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::asl, 0U, 4U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::asl, 0U, 5U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::asl, 0U, 6U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::asl, 0U, 7U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::lsl, 0U, 0U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::lsl, 0U, 1U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::lsl, 0U, 2U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::lsl, 0U, 3U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::lsl, 0U, 4U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::lsl, 0U, 5U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::lsl, 0U, 6U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::lsl, 0U, 7U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::roxl, 0U, 0U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::roxl, 0U, 1U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::roxl, 0U, 2U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::roxl, 0U, 3U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::roxl, 0U, 4U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::roxl, 0U, 5U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::roxl, 0U, 6U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::roxl, 0U, 7U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::rol, 0U, 0U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::rol, 0U, 1U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::rol, 0U, 2U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::rol, 0U, 3U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::rol, 0U, 4U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::rol, 0U, 5U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::rol, 0U, 6U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::rol, 0U, 7U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::asl, 0U, 0U, {}, 1U},
	{instruction_t::asl, 0U, 1U, {}, 1U},
	{instruction_t::asl, 0U, 2U, {}, 1U},
	{instruction_t::asl, 0U, 3U, {}, 1U},
	{instruction_t::asl, 0U, 4U, {}, 1U},
	{instruction_t::asl, 0U, 5U, {}, 1U},
	{instruction_t::asl, 0U, 6U, {}, 1U},
	{instruction_t::asl, 0U, 7U, {}, 1U},
	{instruction_t::lsl, 0U, 0U, {}, 1U},
	{instruction_t::lsl, 0U, 1U, {}, 1U},
	{instruction_t::lsl, 0U, 2U, {}, 1U},
	{instruction_t::lsl, 0U, 3U, {}, 1U},
	{instruction_t::lsl, 0U, 4U, {}, 1U},
	{instruction_t::lsl, 0U, 5U, {}, 1U},
	{instruction_t::lsl, 0U, 6U, {}, 1U},
	{instruction_t::lsl, 0U, 7U, {}, 1U},
	{instruction_t::roxl, 0U, 0U, {}, 1U},
	{instruction_t::roxl, 0U, 1U, {}, 1U},
	{instruction_t::roxl, 0U, 2U, {}, 1U},
	{instruction_t::roxl, 0U, 3U, {}, 1U},
	{instruction_t::roxl, 0U, 4U, {}, 1U},
	{instruction_t::roxl, 0U, 5U, {}, 1U},
	{instruction_t::roxl, 0U, 6U, {}, 1U},
	{instruction_t::roxl, 0U, 7U, {}, 1U},
	{instruction_t::rol, 0U, 0U, {}, 1U},
	{instruction_t::rol, 0U, 1U, {}, 1U},
	{instruction_t::rol, 0U, 2U, {}, 1U},
	{instruction_t::rol, 0U, 3U, {}, 1U},
	{instruction_t::rol, 0U, 4U, {}, 1U},
	{instruction_t::rol, 0U, 5U, {}, 1U},
	{instruction_t::rol, 0U, 6U, {}, 1U},
	{instruction_t::rol, 0U, 7U, {}, 1U},
	{instruction_t::asl, 0U, 0U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::asl, 0U, 1U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::asl, 0U, 2U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::asl, 0U, 3U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::asl, 0U, 4U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::asl, 0U, 5U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::asl, 0U, 6U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::asl, 0U, 7U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::lsl, 0U, 0U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::lsl, 0U, 1U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::lsl, 0U, 2U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::lsl, 0U, 3U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::lsl, 0U, 4U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::lsl, 0U, 5U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::lsl, 0U, 6U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::lsl, 0U, 7U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::roxl, 0U, 0U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::roxl, 0U, 1U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::roxl, 0U, 2U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::roxl, 0U, 3U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::roxl, 0U, 4U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::roxl, 0U, 5U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::roxl, 0U, 6U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::roxl, 0U, 7U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::rol, 0U, 0U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::rol, 0U, 1U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::rol, 0U, 2U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::rol, 0U, 3U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::rol, 0U, 4U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::rol, 0U, 5U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::rol, 0U, 6U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::rol, 0U, 7U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::asl, 0U, 0U, {}, 2U},
	{instruction_t::asl, 0U, 1U, {}, 2U},
	{instruction_t::asl, 0U, 2U, {}, 2U},
	{instruction_t::asl, 0U, 3U, {}, 2U},
	{instruction_t::asl, 0U, 4U, {}, 2U},
	{instruction_t::asl, 0U, 5U, {}, 2U},
	{instruction_t::asl, 0U, 6U, {}, 2U},
	{instruction_t::asl, 0U, 7U, {}, 2U},
	{instruction_t::lsl, 0U, 0U, {}, 2U},
	{instruction_t::lsl, 0U, 1U, {}, 2U},
	{instruction_t::lsl, 0U, 2U, {}, 2U},
	{instruction_t::lsl, 0U, 3U, {}, 2U},
	{instruction_t::lsl, 0U, 4U, {}, 2U},
	{instruction_t::lsl, 0U, 5U, {}, 2U},
	{instruction_t::lsl, 0U, 6U, {}, 2U},
	{instruction_t::lsl, 0U, 7U, {}, 2U},
	{instruction_t::roxl, 0U, 0U, {}, 2U},
	{instruction_t::roxl, 0U, 1U, {}, 2U},
	{instruction_t::roxl, 0U, 2U, {}, 2U},
	{instruction_t::roxl, 0U, 3U, {}, 2U},
	{instruction_t::roxl, 0U, 4U, {}, 2U},
	{instruction_t::roxl, 0U, 5U, {}, 2U},
	{instruction_t::roxl, 0U, 6U, {}, 2U},
	{instruction_t::roxl, 0U, 7U, {}, 2U},
	{instruction_t::rol, 0U, 0U, {}, 2U},
	{instruction_t::rol, 0U, 1U, {}, 2U},
	{instruction_t::rol, 0U, 2U, {}, 2U},
	{instruction_t::rol, 0U, 3U, {}, 2U},
	{instruction_t::rol, 0U, 4U, {}, 2U},
	{instruction_t::rol, 0U, 5U, {}, 2U},
	{instruction_t::rol, 0U, 6U, {}, 2U},
	{instruction_t::rol, 0U, 7U, {}, 2U},
	{instruction_t::asl, 0U, 0U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::asl, 0U, 1U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::asl, 0U, 2U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::asl, 0U, 3U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::asl, 0U, 4U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::asl, 0U, 5U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::asl, 0U, 6U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::asl, 0U, 7U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::lsl, 0U, 0U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::lsl, 0U, 1U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::lsl, 0U, 2U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::lsl, 0U, 3U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::lsl, 0U, 4U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::lsl, 0U, 5U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::lsl, 0U, 6U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::lsl, 0U, 7U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::roxl, 0U, 0U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::roxl, 0U, 1U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::roxl, 0U, 2U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::roxl, 0U, 3U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::roxl, 0U, 4U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::roxl, 0U, 5U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::roxl, 0U, 6U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::roxl, 0U, 7U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::rol, 0U, 0U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::rol, 0U, 1U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::rol, 0U, 2U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::rol, 0U, 3U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::rol, 0U, 4U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::rol, 0U, 5U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::rol, 0U, 6U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::rol, 0U, 7U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::asl, 0U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::asl, 0U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::asl, 0U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::asl, 0U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::asl, 0U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::asl, 0U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::asl, 0U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::asl, 0U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::asl, 0U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::asl, 0U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::asl, 0U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::asl, 0U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::asl, 0U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::asl, 0U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::asl, 0U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::asl, 0U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::asl, 0U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::asl, 0U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::asl, 0U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::asl, 0U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::asl, 0U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::asl, 0U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::asl, 0U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::asl, 0U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::asl, 0U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::asl, 0U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::asl, 0U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::asl, 0U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::asl, 0U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::asl, 0U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::asl, 0U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::asl, 0U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::asl, 0U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::asl, 0U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::asl, 0U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::asl, 0U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::asl, 0U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::asl, 0U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::asl, 0U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::asl, 0U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::asl, 0U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::asl, 0U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::asr, 1U, 0U, {}, 0U},
	{instruction_t::asr, 1U, 1U, {}, 0U},
	{instruction_t::asr, 1U, 2U, {}, 0U},
	{instruction_t::asr, 1U, 3U, {}, 0U},
	{instruction_t::asr, 1U, 4U, {}, 0U},
	{instruction_t::asr, 1U, 5U, {}, 0U},
	{instruction_t::asr, 1U, 6U, {}, 0U},
	{instruction_t::asr, 1U, 7U, {}, 0U},
	{instruction_t::lsr, 1U, 0U, {}, 0U},
	{instruction_t::lsr, 1U, 1U, {}, 0U},
	{instruction_t::lsr, 1U, 2U, {}, 0U},
	{instruction_t::lsr, 1U, 3U, {}, 0U},
	{instruction_t::lsr, 1U, 4U, {}, 0U},
	{instruction_t::lsr, 1U, 5U, {}, 0U},
	{instruction_t::lsr, 1U, 6U, {}, 0U},
	{instruction_t::lsr, 1U, 7U, {}, 0U},
	{instruction_t::roxr, 1U, 0U, {}, 0U},
	{instruction_t::roxr, 1U, 1U, {}, 0U},
	{instruction_t::roxr, 1U, 2U, {}, 0U},
	{instruction_t::roxr, 1U, 3U, {}, 0U},
	{instruction_t::roxr, 1U, 4U, {}, 0U},
	{instruction_t::roxr, 1U, 5U, {}, 0U},
	{instruction_t::roxr, 1U, 6U, {}, 0U},
	{instruction_t::roxr, 1U, 7U, {}, 0U},
	{instruction_t::ror, 1U, 0U, {}, 0U},
	{instruction_t::ror, 1U, 1U, {}, 0U},
	{instruction_t::ror, 1U, 2U, {}, 0U},
	{instruction_t::ror, 1U, 3U, {}, 0U},
	{instruction_t::ror, 1U, 4U, {}, 0U},
	{instruction_t::ror, 1U, 5U, {}, 0U},
	{instruction_t::ror, 1U, 6U, {}, 0U},
	{instruction_t::ror, 1U, 7U, {}, 0U},
	{instruction_t::asr, 1U, 0U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::asr, 1U, 1U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::asr, 1U, 2U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::asr, 1U, 3U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::asr, 1U, 4U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::asr, 1U, 5U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::asr, 1U, 6U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::asr, 1U, 7U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::lsr, 1U, 0U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::lsr, 1U, 1U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::lsr, 1U, 2U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::lsr, 1U, 3U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::lsr, 1U, 4U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::lsr, 1U, 5U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::lsr, 1U, 6U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::lsr, 1U, 7U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::roxr, 1U, 0U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::roxr, 1U, 1U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::roxr, 1U, 2U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::roxr, 1U, 3U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::roxr, 1U, 4U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::roxr, 1U, 5U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::roxr, 1U, 6U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::roxr, 1U, 7U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::ror, 1U, 0U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::ror, 1U, 1U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::ror, 1U, 2U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::ror, 1U, 3U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::ror, 1U, 4U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::ror, 1U, 5U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::ror, 1U, 6U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::ror, 1U, 7U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::asr, 1U, 0U, {}, 1U},
	{instruction_t::asr, 1U, 1U, {}, 1U},
	{instruction_t::asr, 1U, 2U, {}, 1U},
	{instruction_t::asr, 1U, 3U, {}, 1U},
	{instruction_t::asr, 1U, 4U, {}, 1U},
	{instruction_t::asr, 1U, 5U, {}, 1U},
	{instruction_t::asr, 1U, 6U, {}, 1U},
	{instruction_t::asr, 1U, 7U, {}, 1U},
	{instruction_t::lsr, 1U, 0U, {}, 1U},
	{instruction_t::lsr, 1U, 1U, {}, 1U},
	{instruction_t::lsr, 1U, 2U, {}, 1U},
	{instruction_t::lsr, 1U, 3U, {}, 1U},
	{instruction_t::lsr, 1U, 4U, {}, 1U},
	{instruction_t::lsr, 1U, 5U, {}, 1U},
	{instruction_t::lsr, 1U, 6U, {}, 1U},
	{instruction_t::lsr, 1U, 7U, {}, 1U},
	{instruction_t::roxr, 1U, 0U, {}, 1U},
	{instruction_t::roxr, 1U, 1U, {}, 1U},
	{instruction_t::roxr, 1U, 2U, {}, 1U},
	{instruction_t::roxr, 1U, 3U, {}, 1U},
	{instruction_t::roxr, 1U, 4U, {}, 1U},
	{instruction_t::roxr, 1U, 5U, {}, 1U},
	{instruction_t::roxr, 1U, 6U, {}, 1U},
	{instruction_t::roxr, 1U, 7U, {}, 1U},
	{instruction_t::ror, 1U, 0U, {}, 1U},
	{instruction_t::ror, 1U, 1U, {}, 1U},
	{instruction_t::ror, 1U, 2U, {}, 1U},
	{instruction_t::ror, 1U, 3U, {}, 1U},
	{instruction_t::ror, 1U, 4U, {}, 1U},
	{instruction_t::ror, 1U, 5U, {}, 1U},
	{instruction_t::ror, 1U, 6U, {}, 1U},
	{instruction_t::ror, 1U, 7U, {}, 1U},
	{instruction_t::asr, 1U, 0U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::asr, 1U, 1U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::asr, 1U, 2U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::asr, 1U, 3U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::asr, 1U, 4U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::asr, 1U, 5U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::asr, 1U, 6U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::asr, 1U, 7U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::lsr, 1U, 0U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::lsr, 1U, 1U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::lsr, 1U, 2U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::lsr, 1U, 3U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::lsr, 1U, 4U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::lsr, 1U, 5U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::lsr, 1U, 6U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::lsr, 1U, 7U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::roxr, 1U, 0U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::roxr, 1U, 1U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::roxr, 1U, 2U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::roxr, 1U, 3U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::roxr, 1U, 4U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::roxr, 1U, 5U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::roxr, 1U, 6U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::roxr, 1U, 7U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::ror, 1U, 0U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::ror, 1U, 1U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::ror, 1U, 2U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::ror, 1U, 3U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::ror, 1U, 4U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::ror, 1U, 5U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::ror, 1U, 6U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::ror, 1U, 7U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::asr, 1U, 0U, {}, 2U},
	{instruction_t::asr, 1U, 1U, {}, 2U},
	{instruction_t::asr, 1U, 2U, {}, 2U},
	{instruction_t::asr, 1U, 3U, {}, 2U},
	{instruction_t::asr, 1U, 4U, {}, 2U},
	{instruction_t::asr, 1U, 5U, {}, 2U},
	{instruction_t::asr, 1U, 6U, {}, 2U},
	{instruction_t::asr, 1U, 7U, {}, 2U},
	{instruction_t::lsr, 1U, 0U, {}, 2U},
	{instruction_t::lsr, 1U, 1U, {}, 2U},
	{instruction_t::lsr, 1U, 2U, {}, 2U},
	{instruction_t::lsr, 1U, 3U, {}, 2U},
	{instruction_t::lsr, 1U, 4U, {}, 2U},
	{instruction_t::lsr, 1U, 5U, {}, 2U},
	{instruction_t::lsr, 1U, 6U, {}, 2U},
	{instruction_t::lsr, 1U, 7U, {}, 2U},
	{instruction_t::roxr, 1U, 0U, {}, 2U},
	{instruction_t::roxr, 1U, 1U, {}, 2U},
	{instruction_t::roxr, 1U, 2U, {}, 2U},
	{instruction_t::roxr, 1U, 3U, {}, 2U},
	{instruction_t::roxr, 1U, 4U, {}, 2U},
	{instruction_t::roxr, 1U, 5U, {}, 2U},
	{instruction_t::roxr, 1U, 6U, {}, 2U},
	{instruction_t::roxr, 1U, 7U, {}, 2U},
	{instruction_t::ror, 1U, 0U, {}, 2U},
	{instruction_t::ror, 1U, 1U, {}, 2U},
	{instruction_t::ror, 1U, 2U, {}, 2U},
	{instruction_t::ror, 1U, 3U, {}, 2U},
	{instruction_t::ror, 1U, 4U, {}, 2U},
	{instruction_t::ror, 1U, 5U, {}, 2U},
	{instruction_t::ror, 1U, 6U, {}, 2U},
	{instruction_t::ror, 1U, 7U, {}, 2U},
	{instruction_t::asr, 1U, 0U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::asr, 1U, 1U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::asr, 1U, 2U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::asr, 1U, 3U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::asr, 1U, 4U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::asr, 1U, 5U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::asr, 1U, 6U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::asr, 1U, 7U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::lsr, 1U, 0U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::lsr, 1U, 1U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::lsr, 1U, 2U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::lsr, 1U, 3U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::lsr, 1U, 4U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::lsr, 1U, 5U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::lsr, 1U, 6U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::lsr, 1U, 7U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::roxr, 1U, 0U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::roxr, 1U, 1U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::roxr, 1U, 2U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::roxr, 1U, 3U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::roxr, 1U, 4U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::roxr, 1U, 5U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::roxr, 1U, 6U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::roxr, 1U, 7U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::ror, 1U, 0U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::ror, 1U, 1U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::ror, 1U, 2U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::ror, 1U, 3U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::ror, 1U, 4U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::ror, 1U, 5U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::ror, 1U, 6U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::ror, 1U, 7U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::lsr, 0U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::lsr, 0U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::lsr, 0U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::lsr, 0U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::lsr, 0U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::lsr, 0U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::lsr, 0U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::lsr, 0U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::lsr, 0U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::lsr, 0U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::lsr, 0U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::lsr, 0U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::lsr, 0U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::lsr, 0U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::lsr, 0U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::lsr, 0U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::lsr, 0U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::lsr, 0U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::lsr, 0U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::lsr, 0U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::lsr, 0U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::lsr, 0U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::lsr, 0U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::lsr, 0U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::lsr, 0U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::lsr, 0U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::lsr, 0U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::lsr, 0U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::lsr, 0U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::lsr, 0U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::lsr, 0U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::lsr, 0U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::lsr, 0U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::lsr, 0U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::lsr, 0U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::lsr, 0U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::lsr, 0U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::lsr, 0U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::lsr, 0U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::lsr, 0U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::lsr, 0U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::lsr, 0U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::asl, 1U, 0U, {}, 0U},
	{instruction_t::asl, 1U, 1U, {}, 0U},
	{instruction_t::asl, 1U, 2U, {}, 0U},
	{instruction_t::asl, 1U, 3U, {}, 0U},
	{instruction_t::asl, 1U, 4U, {}, 0U},
	{instruction_t::asl, 1U, 5U, {}, 0U},
	{instruction_t::asl, 1U, 6U, {}, 0U},
	{instruction_t::asl, 1U, 7U, {}, 0U},
	{instruction_t::lsl, 1U, 0U, {}, 0U},
	{instruction_t::lsl, 1U, 1U, {}, 0U},
	{instruction_t::lsl, 1U, 2U, {}, 0U},
	{instruction_t::lsl, 1U, 3U, {}, 0U},
	{instruction_t::lsl, 1U, 4U, {}, 0U},
	{instruction_t::lsl, 1U, 5U, {}, 0U},
	{instruction_t::lsl, 1U, 6U, {}, 0U},
	{instruction_t::lsl, 1U, 7U, {}, 0U},
	{instruction_t::roxl, 1U, 0U, {}, 0U},
	{instruction_t::roxl, 1U, 1U, {}, 0U},
	{instruction_t::roxl, 1U, 2U, {}, 0U},
	{instruction_t::roxl, 1U, 3U, {}, 0U},
	{instruction_t::roxl, 1U, 4U, {}, 0U},
	{instruction_t::roxl, 1U, 5U, {}, 0U},
	{instruction_t::roxl, 1U, 6U, {}, 0U},
	{instruction_t::roxl, 1U, 7U, {}, 0U},
	{instruction_t::rol, 1U, 0U, {}, 0U},
	{instruction_t::rol, 1U, 1U, {}, 0U},
	{instruction_t::rol, 1U, 2U, {}, 0U},
	{instruction_t::rol, 1U, 3U, {}, 0U},
	{instruction_t::rol, 1U, 4U, {}, 0U},
	{instruction_t::rol, 1U, 5U, {}, 0U},
	{instruction_t::rol, 1U, 6U, {}, 0U},
	{instruction_t::rol, 1U, 7U, {}, 0U},
	{instruction_t::asl, 1U, 0U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::asl, 1U, 1U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::asl, 1U, 2U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::asl, 1U, 3U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::asl, 1U, 4U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::asl, 1U, 5U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::asl, 1U, 6U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::asl, 1U, 7U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::lsl, 1U, 0U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::lsl, 1U, 1U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::lsl, 1U, 2U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::lsl, 1U, 3U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::lsl, 1U, 4U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::lsl, 1U, 5U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::lsl, 1U, 6U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::lsl, 1U, 7U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::roxl, 1U, 0U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::roxl, 1U, 1U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::roxl, 1U, 2U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::roxl, 1U, 3U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::roxl, 1U, 4U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::roxl, 1U, 5U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::roxl, 1U, 6U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::roxl, 1U, 7U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::rol, 1U, 0U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::rol, 1U, 1U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::rol, 1U, 2U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::rol, 1U, 3U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::rol, 1U, 4U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::rol, 1U, 5U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::rol, 1U, 6U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::rol, 1U, 7U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::asl, 1U, 0U, {}, 1U},
	{instruction_t::asl, 1U, 1U, {}, 1U},
	{instruction_t::asl, 1U, 2U, {}, 1U},
	{instruction_t::asl, 1U, 3U, {}, 1U},
	{instruction_t::asl, 1U, 4U, {}, 1U},
	{instruction_t::asl, 1U, 5U, {}, 1U},
	{instruction_t::asl, 1U, 6U, {}, 1U},
	{instruction_t::asl, 1U, 7U, {}, 1U},
	{instruction_t::lsl, 1U, 0U, {}, 1U},
	{instruction_t::lsl, 1U, 1U, {}, 1U},
	{instruction_t::lsl, 1U, 2U, {}, 1U},
	{instruction_t::lsl, 1U, 3U, {}, 1U},
	{instruction_t::lsl, 1U, 4U, {}, 1U},
	{instruction_t::lsl, 1U, 5U, {}, 1U},
	{instruction_t::lsl, 1U, 6U, {}, 1U},
	{instruction_t::lsl, 1U, 7U, {}, 1U},
	{instruction_t::roxl, 1U, 0U, {}, 1U},
	{instruction_t::roxl, 1U, 1U, {}, 1U},
	{instruction_t::roxl, 1U, 2U, {}, 1U},
	{instruction_t::roxl, 1U, 3U, {}, 1U},
	{instruction_t::roxl, 1U, 4U, {}, 1U},
	{instruction_t::roxl, 1U, 5U, {}, 1U},
	{instruction_t::roxl, 1U, 6U, {}, 1U},
	{instruction_t::roxl, 1U, 7U, {}, 1U},
	{instruction_t::rol, 1U, 0U, {}, 1U},
	{instruction_t::rol, 1U, 1U, {}, 1U},
	{instruction_t::rol, 1U, 2U, {}, 1U},
	{instruction_t::rol, 1U, 3U, {}, 1U},
	{instruction_t::rol, 1U, 4U, {}, 1U},
	{instruction_t::rol, 1U, 5U, {}, 1U},
	{instruction_t::rol, 1U, 6U, {}, 1U},
	{instruction_t::rol, 1U, 7U, {}, 1U},
	{instruction_t::asl, 1U, 0U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::asl, 1U, 1U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::asl, 1U, 2U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::asl, 1U, 3U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::asl, 1U, 4U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::asl, 1U, 5U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::asl, 1U, 6U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::asl, 1U, 7U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::lsl, 1U, 0U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::lsl, 1U, 1U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::lsl, 1U, 2U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::lsl, 1U, 3U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::lsl, 1U, 4U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::lsl, 1U, 5U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::lsl, 1U, 6U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::lsl, 1U, 7U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::roxl, 1U, 0U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::roxl, 1U, 1U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::roxl, 1U, 2U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::roxl, 1U, 3U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::roxl, 1U, 4U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::roxl, 1U, 5U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::roxl, 1U, 6U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::roxl, 1U, 7U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::rol, 1U, 0U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::rol, 1U, 1U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::rol, 1U, 2U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::rol, 1U, 3U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::rol, 1U, 4U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::rol, 1U, 5U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::rol, 1U, 6U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::rol, 1U, 7U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::asl, 1U, 0U, {}, 2U},
	{instruction_t::asl, 1U, 1U, {}, 2U},
	{instruction_t::asl, 1U, 2U, {}, 2U},
	{instruction_t::asl, 1U, 3U, {}, 2U},
	{instruction_t::asl, 1U, 4U, {}, 2U},
	{instruction_t::asl, 1U, 5U, {}, 2U},
	{instruction_t::asl, 1U, 6U, {}, 2U},
	{instruction_t::asl, 1U, 7U, {}, 2U},
	{instruction_t::lsl, 1U, 0U, {}, 2U},
	{instruction_t::lsl, 1U, 1U, {}, 2U},
	{instruction_t::lsl, 1U, 2U, {}, 2U},
	{instruction_t::lsl, 1U, 3U, {}, 2U},
	{instruction_t::lsl, 1U, 4U, {}, 2U},
	{instruction_t::lsl, 1U, 5U, {}, 2U},
	{instruction_t::lsl, 1U, 6U, {}, 2U},
	{instruction_t::lsl, 1U, 7U, {}, 2U},
	{instruction_t::roxl, 1U, 0U, {}, 2U},
	{instruction_t::roxl, 1U, 1U, {}, 2U},
	{instruction_t::roxl, 1U, 2U, {}, 2U},
	{instruction_t::roxl, 1U, 3U, {}, 2U},
	{instruction_t::roxl, 1U, 4U, {}, 2U},
	{instruction_t::roxl, 1U, 5U, {}, 2U},
	{instruction_t::roxl, 1U, 6U, {}, 2U},
	{instruction_t::roxl, 1U, 7U, {}, 2U},
	{instruction_t::rol, 1U, 0U, {}, 2U},
	{instruction_t::rol, 1U, 1U, {}, 2U},
	{instruction_t::rol, 1U, 2U, {}, 2U},
	{instruction_t::rol, 1U, 3U, {}, 2U},
	{instruction_t::rol, 1U, 4U, {}, 2U},
	{instruction_t::rol, 1U, 5U, {}, 2U},
	{instruction_t::rol, 1U, 6U, {}, 2U},
	{instruction_t::rol, 1U, 7U, {}, 2U},
	{instruction_t::asl, 1U, 0U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::asl, 1U, 1U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::asl, 1U, 2U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::asl, 1U, 3U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::asl, 1U, 4U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::asl, 1U, 5U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::asl, 1U, 6U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::asl, 1U, 7U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::lsl, 1U, 0U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::lsl, 1U, 1U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::lsl, 1U, 2U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::lsl, 1U, 3U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::lsl, 1U, 4U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::lsl, 1U, 5U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::lsl, 1U, 6U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::lsl, 1U, 7U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::roxl, 1U, 0U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::roxl, 1U, 1U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::roxl, 1U, 2U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::roxl, 1U, 3U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::roxl, 1U, 4U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::roxl, 1U, 5U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::roxl, 1U, 6U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::roxl, 1U, 7U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::rol, 1U, 0U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::rol, 1U, 1U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::rol, 1U, 2U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::rol, 1U, 3U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::rol, 1U, 4U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::rol, 1U, 5U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::rol, 1U, 6U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::rol, 1U, 7U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::lsl, 0U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::lsl, 0U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::lsl, 0U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::lsl, 0U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::lsl, 0U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::lsl, 0U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::lsl, 0U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::lsl, 0U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::lsl, 0U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::lsl, 0U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::lsl, 0U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::lsl, 0U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::lsl, 0U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::lsl, 0U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::lsl, 0U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::lsl, 0U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::lsl, 0U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::lsl, 0U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::lsl, 0U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::lsl, 0U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::lsl, 0U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::lsl, 0U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::lsl, 0U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::lsl, 0U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::lsl, 0U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::lsl, 0U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::lsl, 0U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::lsl, 0U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::lsl, 0U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::lsl, 0U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::lsl, 0U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::lsl, 0U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::lsl, 0U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::lsl, 0U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::lsl, 0U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::lsl, 0U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::lsl, 0U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::lsl, 0U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::lsl, 0U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::lsl, 0U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::lsl, 0U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::lsl, 0U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::asr, 2U, 0U, {}, 0U},
	{instruction_t::asr, 2U, 1U, {}, 0U},
	{instruction_t::asr, 2U, 2U, {}, 0U},
	{instruction_t::asr, 2U, 3U, {}, 0U},
	{instruction_t::asr, 2U, 4U, {}, 0U},
	{instruction_t::asr, 2U, 5U, {}, 0U},
	{instruction_t::asr, 2U, 6U, {}, 0U},
	{instruction_t::asr, 2U, 7U, {}, 0U},
	{instruction_t::lsr, 2U, 0U, {}, 0U},
	{instruction_t::lsr, 2U, 1U, {}, 0U},
	{instruction_t::lsr, 2U, 2U, {}, 0U},
	{instruction_t::lsr, 2U, 3U, {}, 0U},
	{instruction_t::lsr, 2U, 4U, {}, 0U},
	{instruction_t::lsr, 2U, 5U, {}, 0U},
	{instruction_t::lsr, 2U, 6U, {}, 0U},
	{instruction_t::lsr, 2U, 7U, {}, 0U},
	{instruction_t::roxr, 2U, 0U, {}, 0U},
	{instruction_t::roxr, 2U, 1U, {}, 0U},
	{instruction_t::roxr, 2U, 2U, {}, 0U},
	{instruction_t::roxr, 2U, 3U, {}, 0U},
	{instruction_t::roxr, 2U, 4U, {}, 0U},
	{instruction_t::roxr, 2U, 5U, {}, 0U},
	{instruction_t::roxr, 2U, 6U, {}, 0U},
	{instruction_t::roxr, 2U, 7U, {}, 0U},
	{instruction_t::ror, 2U, 0U, {}, 0U},
	{instruction_t::ror, 2U, 1U, {}, 0U},
	{instruction_t::ror, 2U, 2U, {}, 0U},
	{instruction_t::ror, 2U, 3U, {}, 0U},
	{instruction_t::ror, 2U, 4U, {}, 0U},
	{instruction_t::ror, 2U, 5U, {}, 0U},
	{instruction_t::ror, 2U, 6U, {}, 0U},
	{instruction_t::ror, 2U, 7U, {}, 0U},
	{instruction_t::asr, 2U, 0U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::asr, 2U, 1U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::asr, 2U, 2U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::asr, 2U, 3U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::asr, 2U, 4U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::asr, 2U, 5U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::asr, 2U, 6U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::asr, 2U, 7U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::lsr, 2U, 0U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::lsr, 2U, 1U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::lsr, 2U, 2U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::lsr, 2U, 3U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::lsr, 2U, 4U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::lsr, 2U, 5U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::lsr, 2U, 6U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::lsr, 2U, 7U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::roxr, 2U, 0U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::roxr, 2U, 1U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::roxr, 2U, 2U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::roxr, 2U, 3U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::roxr, 2U, 4U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::roxr, 2U, 5U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::roxr, 2U, 6U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::roxr, 2U, 7U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::ror, 2U, 0U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::ror, 2U, 1U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::ror, 2U, 2U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::ror, 2U, 3U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::ror, 2U, 4U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::ror, 2U, 5U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::ror, 2U, 6U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::ror, 2U, 7U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::asr, 2U, 0U, {}, 1U},
	{instruction_t::asr, 2U, 1U, {}, 1U},
	{instruction_t::asr, 2U, 2U, {}, 1U},
	{instruction_t::asr, 2U, 3U, {}, 1U},
	{instruction_t::asr, 2U, 4U, {}, 1U},
	{instruction_t::asr, 2U, 5U, {}, 1U},
	{instruction_t::asr, 2U, 6U, {}, 1U},
	{instruction_t::asr, 2U, 7U, {}, 1U},
	{instruction_t::lsr, 2U, 0U, {}, 1U},
	{instruction_t::lsr, 2U, 1U, {}, 1U},
	{instruction_t::lsr, 2U, 2U, {}, 1U},
	{instruction_t::lsr, 2U, 3U, {}, 1U},
	{instruction_t::lsr, 2U, 4U, {}, 1U},
	{instruction_t::lsr, 2U, 5U, {}, 1U},
	{instruction_t::lsr, 2U, 6U, {}, 1U},
	{instruction_t::lsr, 2U, 7U, {}, 1U},
	{instruction_t::roxr, 2U, 0U, {}, 1U},
	{instruction_t::roxr, 2U, 1U, {}, 1U},
	{instruction_t::roxr, 2U, 2U, {}, 1U},
	{instruction_t::roxr, 2U, 3U, {}, 1U},
	{instruction_t::roxr, 2U, 4U, {}, 1U},
	{instruction_t::roxr, 2U, 5U, {}, 1U},
	{instruction_t::roxr, 2U, 6U, {}, 1U},
	{instruction_t::roxr, 2U, 7U, {}, 1U},
	{instruction_t::ror, 2U, 0U, {}, 1U},
	{instruction_t::ror, 2U, 1U, {}, 1U},
	{instruction_t::ror, 2U, 2U, {}, 1U},
	{instruction_t::ror, 2U, 3U, {}, 1U},
	{instruction_t::ror, 2U, 4U, {}, 1U},
	{instruction_t::ror, 2U, 5U, {}, 1U},
	{instruction_t::ror, 2U, 6U, {}, 1U},
	{instruction_t::ror, 2U, 7U, {}, 1U},
	{instruction_t::asr, 2U, 0U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::asr, 2U, 1U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::asr, 2U, 2U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::asr, 2U, 3U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::asr, 2U, 4U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::asr, 2U, 5U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::asr, 2U, 6U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::asr, 2U, 7U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::lsr, 2U, 0U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::lsr, 2U, 1U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::lsr, 2U, 2U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::lsr, 2U, 3U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::lsr, 2U, 4U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::lsr, 2U, 5U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::lsr, 2U, 6U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::lsr, 2U, 7U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::roxr, 2U, 0U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::roxr, 2U, 1U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::roxr, 2U, 2U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::roxr, 2U, 3U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::roxr, 2U, 4U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::roxr, 2U, 5U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::roxr, 2U, 6U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::roxr, 2U, 7U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::ror, 2U, 0U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::ror, 2U, 1U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::ror, 2U, 2U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::ror, 2U, 3U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::ror, 2U, 4U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::ror, 2U, 5U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::ror, 2U, 6U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::ror, 2U, 7U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::asr, 2U, 0U, {}, 2U},
	{instruction_t::asr, 2U, 1U, {}, 2U},
	{instruction_t::asr, 2U, 2U, {}, 2U},
	{instruction_t::asr, 2U, 3U, {}, 2U},
	{instruction_t::asr, 2U, 4U, {}, 2U},
	{instruction_t::asr, 2U, 5U, {}, 2U},
	{instruction_t::asr, 2U, 6U, {}, 2U},
	{instruction_t::asr, 2U, 7U, {}, 2U},
	{instruction_t::lsr, 2U, 0U, {}, 2U},
	{instruction_t::lsr, 2U, 1U, {}, 2U},
	{instruction_t::lsr, 2U, 2U, {}, 2U},
	{instruction_t::lsr, 2U, 3U, {}, 2U},
	{instruction_t::lsr, 2U, 4U, {}, 2U},
	{instruction_t::lsr, 2U, 5U, {}, 2U},
	{instruction_t::lsr, 2U, 6U, {}, 2U},
	{instruction_t::lsr, 2U, 7U, {}, 2U},
	{instruction_t::roxr, 2U, 0U, {}, 2U},
	{instruction_t::roxr, 2U, 1U, {}, 2U},
	{instruction_t::roxr, 2U, 2U, {}, 2U},
	{instruction_t::roxr, 2U, 3U, {}, 2U},
	{instruction_t::roxr, 2U, 4U, {}, 2U},
	{instruction_t::roxr, 2U, 5U, {}, 2U},
	{instruction_t::roxr, 2U, 6U, {}, 2U},
	{instruction_t::roxr, 2U, 7U, {}, 2U},
	{instruction_t::ror, 2U, 0U, {}, 2U},
	{instruction_t::ror, 2U, 1U, {}, 2U},
	{instruction_t::ror, 2U, 2U, {}, 2U},
	{instruction_t::ror, 2U, 3U, {}, 2U},
	{instruction_t::ror, 2U, 4U, {}, 2U},
	{instruction_t::ror, 2U, 5U, {}, 2U},
	{instruction_t::ror, 2U, 6U, {}, 2U},
	{instruction_t::ror, 2U, 7U, {}, 2U},
	{instruction_t::asr, 2U, 0U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::asr, 2U, 1U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::asr, 2U, 2U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::asr, 2U, 3U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::asr, 2U, 4U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::asr, 2U, 5U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::asr, 2U, 6U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::asr, 2U, 7U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::lsr, 2U, 0U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::lsr, 2U, 1U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::lsr, 2U, 2U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::lsr, 2U, 3U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::lsr, 2U, 4U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::lsr, 2U, 5U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::lsr, 2U, 6U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::lsr, 2U, 7U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::roxr, 2U, 0U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::roxr, 2U, 1U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::roxr, 2U, 2U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::roxr, 2U, 3U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::roxr, 2U, 4U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::roxr, 2U, 5U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::roxr, 2U, 6U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::roxr, 2U, 7U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::ror, 2U, 0U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::ror, 2U, 1U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::ror, 2U, 2U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::ror, 2U, 3U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::ror, 2U, 4U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::ror, 2U, 5U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::ror, 2U, 6U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::ror, 2U, 7U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::roxr, 0U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::roxr, 0U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::roxr, 0U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::roxr, 0U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::roxr, 0U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::roxr, 0U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::roxr, 0U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::roxr, 0U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::roxr, 0U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::roxr, 0U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::roxr, 0U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::roxr, 0U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::roxr, 0U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::roxr, 0U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::roxr, 0U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::roxr, 0U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::roxr, 0U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::roxr, 0U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::roxr, 0U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::roxr, 0U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::roxr, 0U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::roxr, 0U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::roxr, 0U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::roxr, 0U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::roxr, 0U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::roxr, 0U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::roxr, 0U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::roxr, 0U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::roxr, 0U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::roxr, 0U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::roxr, 0U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::roxr, 0U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::roxr, 0U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::roxr, 0U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::roxr, 0U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::roxr, 0U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::roxr, 0U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::roxr, 0U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::roxr, 0U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::roxr, 0U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::roxr, 0U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::roxr, 0U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::asl, 2U, 0U, {}, 0U},
	{instruction_t::asl, 2U, 1U, {}, 0U},
	{instruction_t::asl, 2U, 2U, {}, 0U},
	{instruction_t::asl, 2U, 3U, {}, 0U},
	{instruction_t::asl, 2U, 4U, {}, 0U},
	{instruction_t::asl, 2U, 5U, {}, 0U},
	{instruction_t::asl, 2U, 6U, {}, 0U},
	{instruction_t::asl, 2U, 7U, {}, 0U},
	{instruction_t::lsl, 2U, 0U, {}, 0U},
	{instruction_t::lsl, 2U, 1U, {}, 0U},
	{instruction_t::lsl, 2U, 2U, {}, 0U},
	{instruction_t::lsl, 2U, 3U, {}, 0U},
	{instruction_t::lsl, 2U, 4U, {}, 0U},
	{instruction_t::lsl, 2U, 5U, {}, 0U},
	{instruction_t::lsl, 2U, 6U, {}, 0U},
	{instruction_t::lsl, 2U, 7U, {}, 0U},
	{instruction_t::roxl, 2U, 0U, {}, 0U},
	{instruction_t::roxl, 2U, 1U, {}, 0U},
	{instruction_t::roxl, 2U, 2U, {}, 0U},
	{instruction_t::roxl, 2U, 3U, {}, 0U},
	{instruction_t::roxl, 2U, 4U, {}, 0U},
	{instruction_t::roxl, 2U, 5U, {}, 0U},
	{instruction_t::roxl, 2U, 6U, {}, 0U},
	{instruction_t::roxl, 2U, 7U, {}, 0U},
	{instruction_t::rol, 2U, 0U, {}, 0U},
	{instruction_t::rol, 2U, 1U, {}, 0U},
	{instruction_t::rol, 2U, 2U, {}, 0U},
	{instruction_t::rol, 2U, 3U, {}, 0U},
	{instruction_t::rol, 2U, 4U, {}, 0U},
	{instruction_t::rol, 2U, 5U, {}, 0U},
	{instruction_t::rol, 2U, 6U, {}, 0U},
	{instruction_t::rol, 2U, 7U, {}, 0U},
	{instruction_t::asl, 2U, 0U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::asl, 2U, 1U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::asl, 2U, 2U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::asl, 2U, 3U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::asl, 2U, 4U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::asl, 2U, 5U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::asl, 2U, 6U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::asl, 2U, 7U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::lsl, 2U, 0U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::lsl, 2U, 1U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::lsl, 2U, 2U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::lsl, 2U, 3U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::lsl, 2U, 4U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::lsl, 2U, 5U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::lsl, 2U, 6U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::lsl, 2U, 7U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::roxl, 2U, 0U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::roxl, 2U, 1U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::roxl, 2U, 2U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::roxl, 2U, 3U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::roxl, 2U, 4U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::roxl, 2U, 5U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::roxl, 2U, 6U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::roxl, 2U, 7U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::rol, 2U, 0U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::rol, 2U, 1U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::rol, 2U, 2U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::rol, 2U, 3U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::rol, 2U, 4U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::rol, 2U, 5U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::rol, 2U, 6U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::rol, 2U, 7U, {operationFlags_t::immediateNotRegister}, 0U},
	{instruction_t::asl, 2U, 0U, {}, 1U},
	{instruction_t::asl, 2U, 1U, {}, 1U},
	{instruction_t::asl, 2U, 2U, {}, 1U},
	{instruction_t::asl, 2U, 3U, {}, 1U},
	{instruction_t::asl, 2U, 4U, {}, 1U},
	{instruction_t::asl, 2U, 5U, {}, 1U},
	{instruction_t::asl, 2U, 6U, {}, 1U},
	{instruction_t::asl, 2U, 7U, {}, 1U},
	{instruction_t::lsl, 2U, 0U, {}, 1U},
	{instruction_t::lsl, 2U, 1U, {}, 1U},
	{instruction_t::lsl, 2U, 2U, {}, 1U},
	{instruction_t::lsl, 2U, 3U, {}, 1U},
	{instruction_t::lsl, 2U, 4U, {}, 1U},
	{instruction_t::lsl, 2U, 5U, {}, 1U},
	{instruction_t::lsl, 2U, 6U, {}, 1U},
	{instruction_t::lsl, 2U, 7U, {}, 1U},
	{instruction_t::roxl, 2U, 0U, {}, 1U},
	{instruction_t::roxl, 2U, 1U, {}, 1U},
	{instruction_t::roxl, 2U, 2U, {}, 1U},
	{instruction_t::roxl, 2U, 3U, {}, 1U},
	{instruction_t::roxl, 2U, 4U, {}, 1U},
	{instruction_t::roxl, 2U, 5U, {}, 1U},
	{instruction_t::roxl, 2U, 6U, {}, 1U},
	{instruction_t::roxl, 2U, 7U, {}, 1U},
	{instruction_t::rol, 2U, 0U, {}, 1U},
	{instruction_t::rol, 2U, 1U, {}, 1U},
	{instruction_t::rol, 2U, 2U, {}, 1U},
	{instruction_t::rol, 2U, 3U, {}, 1U},
	{instruction_t::rol, 2U, 4U, {}, 1U},
	{instruction_t::rol, 2U, 5U, {}, 1U},
	{instruction_t::rol, 2U, 6U, {}, 1U},
	{instruction_t::rol, 2U, 7U, {}, 1U},
	{instruction_t::asl, 2U, 0U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::asl, 2U, 1U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::asl, 2U, 2U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::asl, 2U, 3U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::asl, 2U, 4U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::asl, 2U, 5U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::asl, 2U, 6U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::asl, 2U, 7U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::lsl, 2U, 0U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::lsl, 2U, 1U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::lsl, 2U, 2U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::lsl, 2U, 3U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::lsl, 2U, 4U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::lsl, 2U, 5U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::lsl, 2U, 6U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::lsl, 2U, 7U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::roxl, 2U, 0U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::roxl, 2U, 1U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::roxl, 2U, 2U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::roxl, 2U, 3U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::roxl, 2U, 4U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::roxl, 2U, 5U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::roxl, 2U, 6U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::roxl, 2U, 7U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::rol, 2U, 0U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::rol, 2U, 1U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::rol, 2U, 2U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::rol, 2U, 3U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::rol, 2U, 4U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::rol, 2U, 5U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::rol, 2U, 6U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::rol, 2U, 7U, {operationFlags_t::immediateNotRegister}, 1U},
	{instruction_t::asl, 2U, 0U, {}, 2U},
	{instruction_t::asl, 2U, 1U, {}, 2U},
	{instruction_t::asl, 2U, 2U, {}, 2U},
	{instruction_t::asl, 2U, 3U, {}, 2U},
	{instruction_t::asl, 2U, 4U, {}, 2U},
	{instruction_t::asl, 2U, 5U, {}, 2U},
	{instruction_t::asl, 2U, 6U, {}, 2U},
	{instruction_t::asl, 2U, 7U, {}, 2U},
	{instruction_t::lsl, 2U, 0U, {}, 2U},
	{instruction_t::lsl, 2U, 1U, {}, 2U},
	{instruction_t::lsl, 2U, 2U, {}, 2U},
	{instruction_t::lsl, 2U, 3U, {}, 2U},
	{instruction_t::lsl, 2U, 4U, {}, 2U},
	{instruction_t::lsl, 2U, 5U, {}, 2U},
	{instruction_t::lsl, 2U, 6U, {}, 2U},
	{instruction_t::lsl, 2U, 7U, {}, 2U},
	{instruction_t::roxl, 2U, 0U, {}, 2U},
	{instruction_t::roxl, 2U, 1U, {}, 2U},
	{instruction_t::roxl, 2U, 2U, {}, 2U},
	{instruction_t::roxl, 2U, 3U, {}, 2U},
	{instruction_t::roxl, 2U, 4U, {}, 2U},
	{instruction_t::roxl, 2U, 5U, {}, 2U},
	{instruction_t::roxl, 2U, 6U, {}, 2U},
	{instruction_t::roxl, 2U, 7U, {}, 2U},
	{instruction_t::rol, 2U, 0U, {}, 2U},
	{instruction_t::rol, 2U, 1U, {}, 2U},
	{instruction_t::rol, 2U, 2U, {}, 2U},
	{instruction_t::rol, 2U, 3U, {}, 2U},
	{instruction_t::rol, 2U, 4U, {}, 2U},
	{instruction_t::rol, 2U, 5U, {}, 2U},
	{instruction_t::rol, 2U, 6U, {}, 2U},
	{instruction_t::rol, 2U, 7U, {}, 2U},
	{instruction_t::asl, 2U, 0U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::asl, 2U, 1U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::asl, 2U, 2U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::asl, 2U, 3U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::asl, 2U, 4U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::asl, 2U, 5U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::asl, 2U, 6U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::asl, 2U, 7U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::lsl, 2U, 0U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::lsl, 2U, 1U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::lsl, 2U, 2U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::lsl, 2U, 3U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::lsl, 2U, 4U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::lsl, 2U, 5U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::lsl, 2U, 6U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::lsl, 2U, 7U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::roxl, 2U, 0U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::roxl, 2U, 1U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::roxl, 2U, 2U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::roxl, 2U, 3U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::roxl, 2U, 4U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::roxl, 2U, 5U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::roxl, 2U, 6U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::roxl, 2U, 7U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::rol, 2U, 0U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::rol, 2U, 1U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::rol, 2U, 2U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::rol, 2U, 3U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::rol, 2U, 4U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::rol, 2U, 5U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::rol, 2U, 6U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::rol, 2U, 7U, {operationFlags_t::immediateNotRegister}, 2U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::roxl, 0U, 0U, {}, 0U, 0U, 2U},
	{instruction_t::roxl, 0U, 1U, {}, 0U, 0U, 2U},
	{instruction_t::roxl, 0U, 2U, {}, 0U, 0U, 2U},
	{instruction_t::roxl, 0U, 3U, {}, 0U, 0U, 2U},
	{instruction_t::roxl, 0U, 4U, {}, 0U, 0U, 2U},
	{instruction_t::roxl, 0U, 5U, {}, 0U, 0U, 2U},
	{instruction_t::roxl, 0U, 6U, {}, 0U, 0U, 2U},
	{instruction_t::roxl, 0U, 7U, {}, 0U, 0U, 2U},
	{instruction_t::roxl, 0U, 0U, {}, 0U, 0U, 3U},
	{instruction_t::roxl, 0U, 1U, {}, 0U, 0U, 3U},
	{instruction_t::roxl, 0U, 2U, {}, 0U, 0U, 3U},
	{instruction_t::roxl, 0U, 3U, {}, 0U, 0U, 3U},
	{instruction_t::roxl, 0U, 4U, {}, 0U, 0U, 3U},
	{instruction_t::roxl, 0U, 5U, {}, 0U, 0U, 3U},
	{instruction_t::roxl, 0U, 6U, {}, 0U, 0U, 3U},
	{instruction_t::roxl, 0U, 7U, {}, 0U, 0U, 3U},
	{instruction_t::roxl, 0U, 0U, {}, 0U, 0U, 4U},
	{instruction_t::roxl, 0U, 1U, {}, 0U, 0U, 4U},
	{instruction_t::roxl, 0U, 2U, {}, 0U, 0U, 4U},
	{instruction_t::roxl, 0U, 3U, {}, 0U, 0U, 4U},
	{instruction_t::roxl, 0U, 4U, {}, 0U, 0U, 4U},
	{instruction_t::roxl, 0U, 5U, {}, 0U, 0U, 4U},
	{instruction_t::roxl, 0U, 6U, {}, 0U, 0U, 4U},
	{instruction_t::roxl, 0U, 7U, {}, 0U, 0U, 4U},
	{instruction_t::roxl, 0U, 0U, {}, 0U, 0U, 5U},
	{instruction_t::roxl, 0U, 1U, {}, 0U, 0U, 5U},
	{instruction_t::roxl, 0U, 2U, {}, 0U, 0U, 5U},
	{instruction_t::roxl, 0U, 3U, {}, 0U, 0U, 5U},
	{instruction_t::roxl, 0U, 4U, {}, 0U, 0U, 5U},
	{instruction_t::roxl, 0U, 5U, {}, 0U, 0U, 5U},
	{instruction_t::roxl, 0U, 6U, {}, 0U, 0U, 5U},
	{instruction_t::roxl, 0U, 7U, {}, 0U, 0U, 5U},
	{instruction_t::roxl, 0U, 0U, {}, 0U, 0U, 6U},
	{instruction_t::roxl, 0U, 1U, {}, 0U, 0U, 6U},
	{instruction_t::roxl, 0U, 2U, {}, 0U, 0U, 6U},
	{instruction_t::roxl, 0U, 3U, {}, 0U, 0U, 6U},
	{instruction_t::roxl, 0U, 4U, {}, 0U, 0U, 6U},
	{instruction_t::roxl, 0U, 5U, {}, 0U, 0U, 6U},
	{instruction_t::roxl, 0U, 6U, {}, 0U, 0U, 6U},
	{instruction_t::roxl, 0U, 7U, {}, 0U, 0U, 6U},
	{instruction_t::roxl, 0U, 0U, {}, 0U, 0U, 7U},
	{instruction_t::roxl, 0U, 1U, {}, 0U, 0U, 7U},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
	{instruction_t::illegal},
}};

class testM68k final : public testsuite, memoryMap_t<uint32_t>
{
private:
	motorola68000_t cpu{*this, 8_MHz};

	void testDecode()
	{
		// Run through all 65536 possible instruction values and check they decode properly.
		for (const auto &[insn, decodedOperation] : substrate::indexedIterator_t{instructionMap})
		{
			if (insn == 58880U)
				break;
			assertTrue(cpu.decodeInstruction(insn) == decodedOperation);
		}
	}

public:
	CRUNCH_VIS testM68k() noexcept : testsuite{}, memoryMap_t<uint32_t>{}
	{
		//addressMap[{0x000000, 0x080000}] = std::make_unique<ram_t<uint32_t, 512_KiB>>();
	}

	void registerTests() final
	{
		CXX_TEST(testDecode)
	}
};

CRUNCH_API void registerCXXTests() noexcept;
void registerCXXTests() noexcept
{
	registerTestClasses<testM68k>();
}
