###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       172947   # Number of WRITE/WRITEP commands
num_reads_done                 =       989048   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       790948   # Number of read row buffer hits
num_read_cmds                  =       989047   # Number of READ/READP commands
num_writes_done                =       172969   # Number of read requests issued
num_write_row_hits             =       112363   # Number of write row buffer hits
num_act_cmds                   =       260276   # Number of ACT commands
num_pre_cmds                   =       260245   # Number of PRE commands
num_ondemand_pres              =       235217   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9481255   # Cyles of rank active rank.0
rank_active_cycles.1           =      9256411   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       518745   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       743589   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1105193   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        15479   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         9033   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1688   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1287   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1697   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1436   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1575   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2369   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          875   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21418   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           20   # Write cmd latency (cycles)
write_latency[20-39]           =           98   # Write cmd latency (cycles)
write_latency[40-59]           =          104   # Write cmd latency (cycles)
write_latency[60-79]           =          220   # Write cmd latency (cycles)
write_latency[80-99]           =          481   # Write cmd latency (cycles)
write_latency[100-119]         =          860   # Write cmd latency (cycles)
write_latency[120-139]         =         1501   # Write cmd latency (cycles)
write_latency[140-159]         =         2206   # Write cmd latency (cycles)
write_latency[160-179]         =         3172   # Write cmd latency (cycles)
write_latency[180-199]         =         4126   # Write cmd latency (cycles)
write_latency[200-]            =       160159   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            6   # Read request latency (cycles)
read_latency[20-39]            =       318249   # Read request latency (cycles)
read_latency[40-59]            =       113962   # Read request latency (cycles)
read_latency[60-79]            =       119662   # Read request latency (cycles)
read_latency[80-99]            =        67422   # Read request latency (cycles)
read_latency[100-119]          =        51836   # Read request latency (cycles)
read_latency[120-139]          =        41800   # Read request latency (cycles)
read_latency[140-159]          =        30893   # Read request latency (cycles)
read_latency[160-179]          =        25637   # Read request latency (cycles)
read_latency[180-199]          =        21374   # Read request latency (cycles)
read_latency[200-]             =       198207   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  8.63351e+08   # Write energy
read_energy                    =  3.98784e+09   # Read energy
act_energy                     =  7.12115e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.48998e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.56923e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.9163e+09   # Active standby energy rank.0
act_stb_energy.1               =    5.776e+09   # Active standby energy rank.1
average_read_latency           =      148.677   # Average read request latency (cycles)
average_interarrival           =      8.60545   # Average request interarrival latency (cycles)
total_energy                   =  1.85662e+10   # Total energy (pJ)
average_power                  =      1856.62   # Average power (mW)
average_bandwidth              =      9.91588   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       164219   # Number of WRITE/WRITEP commands
num_reads_done                 =       988524   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       764705   # Number of read row buffer hits
num_read_cmds                  =       988526   # Number of READ/READP commands
num_writes_done                =       164242   # Number of read requests issued
num_write_row_hits             =       107814   # Number of write row buffer hits
num_act_cmds                   =       281692   # Number of ACT commands
num_pre_cmds                   =       281663   # Number of PRE commands
num_ondemand_pres              =       257187   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9376300   # Cyles of rank active rank.0
rank_active_cycles.1           =      9388547   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       623700   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       611453   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1094471   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        16927   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         9051   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1714   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1273   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1695   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1457   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1572   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2380   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          876   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21378   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            7   # Write cmd latency (cycles)
write_latency[20-39]           =           98   # Write cmd latency (cycles)
write_latency[40-59]           =          107   # Write cmd latency (cycles)
write_latency[60-79]           =          207   # Write cmd latency (cycles)
write_latency[80-99]           =          425   # Write cmd latency (cycles)
write_latency[100-119]         =          742   # Write cmd latency (cycles)
write_latency[120-139]         =         1438   # Write cmd latency (cycles)
write_latency[140-159]         =         2145   # Write cmd latency (cycles)
write_latency[160-179]         =         3084   # Write cmd latency (cycles)
write_latency[180-199]         =         4059   # Write cmd latency (cycles)
write_latency[200-]            =       151907   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       307832   # Read request latency (cycles)
read_latency[40-59]            =       111059   # Read request latency (cycles)
read_latency[60-79]            =       128532   # Read request latency (cycles)
read_latency[80-99]            =        70460   # Read request latency (cycles)
read_latency[100-119]          =        54297   # Read request latency (cycles)
read_latency[120-139]          =        44444   # Read request latency (cycles)
read_latency[140-159]          =        32256   # Read request latency (cycles)
read_latency[160-179]          =        25977   # Read request latency (cycles)
read_latency[180-199]          =        21409   # Read request latency (cycles)
read_latency[200-]             =       192256   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  8.19781e+08   # Write energy
read_energy                    =  3.98574e+09   # Read energy
act_energy                     =  7.70709e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.99376e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.93497e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.85081e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.85845e+09   # Active standby energy rank.1
average_read_latency           =      147.012   # Average read request latency (cycles)
average_interarrival           =      8.67455   # Average request interarrival latency (cycles)
total_energy                   =   1.8583e+10   # Total energy (pJ)
average_power                  =       1858.3   # Average power (mW)
average_bandwidth              =      9.83694   # Average bandwidth
