==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'kmeans/kmeans.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 372.898 ; gain = 0.293 ; free physical = 341 ; free virtual = 2867
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 372.898 ; gain = 0.293 ; free physical = 341 ; free virtual = 2867
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 503.676 ; gain = 131.070 ; free physical = 295 ; free virtual = 2830
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'doKmean' (kmeans/kmeans.cpp:24) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 503.676 ; gain = 131.070 ; free physical = 272 ; free virtual = 2810
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'doKmean' (kmeans/kmeans.cpp:24) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 564.605 ; gain = 192.000 ; free physical = 219 ; free virtual = 2762
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 564.605 ; gain = 192.000 ; free physical = 213 ; free virtual = 2756
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'doKmean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'doKmean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.55 seconds; current allocated memory: 157.623 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 158.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'doKmean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/gain' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'doKmean' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'valref_keep_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_strb_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_user_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_id_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_dest_V' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return' and 'gain' to AXI-Lite port CRTL_BUS.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'kmeans/kmeans.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 372.898 ; gain = 0.293 ; free physical = 388 ; free virtual = 2621
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 372.898 ; gain = 0.293 ; free physical = 389 ; free virtual = 2621
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 503.676 ; gain = 131.070 ; free physical = 333 ; free virtual = 2574
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'doKmean' (kmeans/kmeans.cpp:42) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 503.676 ; gain = 131.070 ; free physical = 310 ; free virtual = 2554
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'doKmean' (kmeans/kmeans.cpp:42) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 567.102 ; gain = 194.496 ; free physical = 257 ; free virtual = 2505
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 567.102 ; gain = 194.496 ; free physical = 251 ; free virtual = 2499
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'doKmean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'doKmean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.81 seconds; current allocated memory: 158.402 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 158.952 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'doKmean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/gain' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'doKmean' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'valref_keep_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_strb_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_user_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_id_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_dest_V' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return' and 'gain' to AXI-Lite port CRTL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'doKmean'.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'kmeans/kmeans.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 372.895 ; gain = 0.293 ; free physical = 339 ; free virtual = 1860
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 372.895 ; gain = 0.293 ; free physical = 339 ; free virtual = 1860
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 503.672 ; gain = 131.070 ; free physical = 285 ; free virtual = 1815
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'doKmean' (kmeans/kmeans.cpp:43) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 503.672 ; gain = 131.070 ; free physical = 264 ; free virtual = 1795
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'doKmean' (kmeans/kmeans.cpp:43) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 567.098 ; gain = 194.496 ; free physical = 211 ; free virtual = 1747
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 567.098 ; gain = 194.496 ; free physical = 205 ; free virtual = 1741
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'doKmean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'doKmean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.15 seconds; current allocated memory: 158.229 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 158.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'doKmean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/gain' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'doKmean' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'valref_keep_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_strb_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_user_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_id_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_dest_V' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return' and 'gain' to AXI-Lite port CRTL_BUS.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'kmeans/kmeans.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 372.895 ; gain = 0.293 ; free physical = 374 ; free virtual = 1715
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 372.895 ; gain = 0.293 ; free physical = 374 ; free virtual = 1715
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 372.906 ; gain = 0.305 ; free physical = 359 ; free virtual = 1708
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'get_cluster' into 'doKmean' (kmeans/kmeans.cpp:47) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 372.906 ; gain = 0.305 ; free physical = 353 ; free virtual = 1702
INFO: [XFORM 203-602] Inlining function 'get_cluster' into 'doKmean' (kmeans/kmeans.cpp:47) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 500.602 ; gain = 128.000 ; free physical = 326 ; free virtual = 1677
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 500.602 ; gain = 128.000 ; free physical = 318 ; free virtual = 1671
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'doKmean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'doKmean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.37 seconds; current allocated memory: 83.363 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 12 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 84.544 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'doKmean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/gain' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'doKmean' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'points' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'valref_keep_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_strb_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_user_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_id_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_dest_V' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'centroids' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'doKmean_new_centroids' to 'doKmean_new_centrbkb' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return' and 'gain' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'doKmean_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'doKmean_faddfsub_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fsub_32ns_32ns_32_5_full_dsp_1' to 'doKmean_fsub_32nsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fmul_32ns_32ns_32_4_max_dsp_1' to 'doKmean_fmul_32nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fdiv_32ns_32ns_32_16_1' to 'doKmean_fdiv_32nsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_sitofp_32ns_32_6_1' to 'doKmean_sitofp_32g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fcmp_32ns_32ns_1_1_1' to 'doKmean_fcmp_32nshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fsqrt_32ns_32ns_32_12_1' to 'doKmean_fsqrt_32nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_mul_mul_7ns_11s_11_1_1' to 'doKmean_mul_mul_7jbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'doKmean_faddfsub_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fcmp_32nshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fdiv_32nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fmul_32nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fsqrt_32nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fsub_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_mul_mul_7jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_sitofp_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'doKmean'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 87.583 MB.
INFO: [RTMG 210-278] Implementing memory 'doKmean_points_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'doKmean_centroids_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'doKmean_results_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'doKmean_np_cluster_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'doKmean_new_centrbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 500.602 ; gain = 128.000 ; free physical = 260 ; free virtual = 1656
INFO: [SYSC 207-301] Generating SystemC RTL for doKmean.
INFO: [VHDL 208-304] Generating VHDL RTL for doKmean.
INFO: [VLOG 209-307] Generating Verilog RTL for doKmean.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'kmeans/kmeans.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 372.895 ; gain = 0.293 ; free physical = 1284 ; free virtual = 3763
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 372.895 ; gain = 0.293 ; free physical = 1284 ; free virtual = 3763
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 372.910 ; gain = 0.309 ; free physical = 1269 ; free virtual = 3755
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'get_cluster' into 'doKmean' (kmeans/kmeans.cpp:51) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 372.910 ; gain = 0.309 ; free physical = 1263 ; free virtual = 3750
INFO: [XFORM 203-602] Inlining function 'get_cluster' into 'doKmean' (kmeans/kmeans.cpp:51) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 500.602 ; gain = 128.000 ; free physical = 1238 ; free virtual = 3725
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 500.602 ; gain = 128.000 ; free physical = 1236 ; free virtual = 3724
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'doKmean' ...
WARNING: [SYN 201-107] Renaming port name 'doKmean/end' to 'doKmean/end_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'doKmean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.61 seconds; current allocated memory: 84.130 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 13 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 85.392 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'doKmean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/gain' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'doKmean' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'points' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'valref_keep_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_strb_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_user_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_id_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_dest_V' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'centroids' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'end_r' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'doKmean_new_centroids' to 'doKmean_new_centrbkb' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return' and 'gain' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'doKmean_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'doKmean_faddfsub_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fsub_32ns_32ns_32_5_full_dsp_1' to 'doKmean_fsub_32nsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fmul_32ns_32ns_32_4_max_dsp_1' to 'doKmean_fmul_32nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fdiv_32ns_32ns_32_16_1' to 'doKmean_fdiv_32nsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_sitofp_32ns_32_6_1' to 'doKmean_sitofp_32g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fcmp_32ns_32ns_1_1_1' to 'doKmean_fcmp_32nshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fsqrt_32ns_32ns_32_12_1' to 'doKmean_fsqrt_32nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_mac_muladd_7ns_11s_6ns_11_1_1' to 'doKmean_mac_muladjbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'doKmean_faddfsub_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fcmp_32nshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fdiv_32nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fmul_32nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fsqrt_32nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fsub_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_mac_muladjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_sitofp_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'doKmean'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 88.663 MB.
INFO: [RTMG 210-278] Implementing memory 'doKmean_points_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'doKmean_centroids_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'doKmean_results_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'doKmean_np_cluster_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'doKmean_new_centrbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 500.602 ; gain = 128.000 ; free physical = 1211 ; free virtual = 3710
INFO: [SYSC 207-301]==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'kmeans/kmeans.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 372.895 ; gain = 0.293 ; free physical = 363 ; free virtual = 2579
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 372.895 ; gain = 0.293 ; free physical = 363 ; free virtual = 2579
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 503.680 ; gain = 131.078 ; free physical = 303 ; free virtual = 2533
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function 'get_cluster' into 'doKmean' (kmeans/kmeans.cpp:51) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 503.680 ; gain = 131.078 ; free physical = 280 ; free virtual = 2513
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function 'get_cluster' into 'doKmean' (kmeans/kmeans.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'doKmean' (kmeans/kmeans.cpp:94) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 567.105 ; gain = 194.504 ; free physical = 227 ; free virtual = 2465
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 567.105 ; gain = 194.504 ; free physical = 212 ; free virtual = 2451
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'doKmean' ...
WARNING: [SYN 201-107] Renaming port name 'doKmean/end' to 'doKmean/end_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'doKmean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.04 seconds; current allocated memory: 166.540 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 17 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 168.187 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'doKmean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/gain' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'doKmean' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'points' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'valref_keep_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_strb_V' is power-on initialization.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'kmeans/kmeans.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 372.895 ; gain = 0.293 ; free physical = 330 ; free virtual = 2498
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 372.895 ; gain = 0.293 ; free physical = 330 ; free virtual = 2498
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 372.910 ; gain = 0.309 ; free physical = 314 ; free virtual = 2489
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'get_cluster' into 'doKmean' (kmeans/kmeans.cpp:51) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 372.910 ; gain = 0.309 ; free physical = 308 ; free virtual = 2484
INFO: [XFORM 203-602] Inlining function 'get_cluster' into 'doKmean' (kmeans/kmeans.cpp:51) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 500.602 ; gain = 128.000 ; free physical = 283 ; free virtual = 2460
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 500.602 ; gain = 128.000 ; free physical = 280 ; free virtual = 2458
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'doKmean' ...
WARNING: [SYN 201-107] Renaming port name 'doKmean/end' to 'doKmean/end_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'doKmean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.27 seconds; current allocated memory: 85.122 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 17 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 86.622 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'doKmean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/gain' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'doKmean' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'points' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'valref_keep_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_strb_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_user_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_id_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_dest_V' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'centroids' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'end_r' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'doKmean_new_centroids' to 'doKmean_new_centrbkb' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return' and 'gain' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'doKmean_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'doKmean_faddfsub_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fsub_32ns_32ns_32_5_full_dsp_1' to 'doKmean_fsub_32nsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fmul_32ns_32ns_32_4_max_dsp_1' to 'doKmean_fmul_32nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fdiv_32ns_32ns_32_16_1' to 'doKmean_fdiv_32nsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_sitofp_32ns_32_6_1' to 'doKmean_sitofp_32g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fcmp_32ns_32ns_1_1_1' to 'doKmean_fcmp_32nshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fsqrt_32ns_32ns_32_12_1' to 'doKmean_fsqrt_32nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_mac_muladd_7ns_11s_6ns_11_1_1' to 'doKmean_mac_muladjbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'doKmean_faddfsub_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fcmp_32nshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fdiv_32nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fmul_32nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fsqrt_32nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fsub_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_mac_muladjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_sitofp_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'doKmean'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 90.204 MB.
INFO: [RTMG 210-278] Implementing memory 'doKmean_points_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'doKmean_centroids_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'doKmean_results_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'doKmean_np_cluster_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'doKmean_new_centrbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 500.602 ; gain = 128.000 ; free physical = 253 ; free virtual = 2443
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'kmeans/kmeans.cpp' ... 
WARNING: [HLS 200-40] In file included from kmeans/kmeans.cpp:1:
kmeans/kmeans.cpp:64:2: warning: array index 20 is past the end of the array (which contains 20 elements) [-Warray-bounds]
 results[20] = end;
 ^       ~~
kmeans/kmeans.cpp:7:1: note: array 'results' declared here
volatile int results[20];
^
1 warning generated.\n
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 372.891 ; gain = 0.293 ; free physical = 331 ; free virtual = 2073
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 372.891 ; gain = 0.293 ; free physical = 331 ; free virtual = 2073
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 372.906 ; gain = 0.309 ; free physical = 316 ; free virtual = 2066
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'get_cluster' into 'doKmean' (kmeans/kmeans.cpp:51) automatically.
WARNING: [SYNCHK 200-62] warning: out of bound array access on variable 'results'.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 372.906 ; gain = 0.309 ; free physical = 310 ; free virtual = 2061
INFO: [XFORM 203-602] Inlining function 'get_cluster' into 'doKmean' (kmeans/kmeans.cpp:51) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 500.598 ; gain = 128.000 ; free physical = 282 ; free virtual = 2034
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 500.598 ; gain = 128.000 ; free physical = 280 ; free virtual = 2033
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'doKmean' ...
WARNING: [SYN 201-107] Renaming port name 'doKmean/end' to 'doKmean/end_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'doKmean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.2 seconds; current allocated memory: 84.427 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 13 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 85.700 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'doKmean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/gain' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'doKmean' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'points' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'valref_keep_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_strb_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_user_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_id_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_dest_V' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'centroids' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'end_r' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'doKmean_new_centroids' to 'doKmean_new_centrbkb' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return' and 'gain' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'doKmean_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'doKmean_faddfsub_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fsub_32ns_32ns_32_5_full_dsp_1' to 'doKmean_fsub_32nsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fmul_32ns_32ns_32_4_max_dsp_1' to 'doKmean_fmul_32nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fdiv_32ns_32ns_32_16_1' to 'doKmean_fdiv_32nsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_sitofp_32ns_32_6_1' to 'doKmean_sitofp_32g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fcmp_32ns_32ns_1_1_1' to 'doKmean_fcmp_32nshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fsqrt_32ns_32ns_32_12_1' to 'doKmean_fsqrt_32nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_mac_muladd_7ns_11s_6ns_11_1_1' to 'doKmean_mac_muladjbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'doKmean_faddfsub_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fcmp_32nshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fdiv_32nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fmul_32nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fsqrt_32nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fsub_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_mac_muladjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_sitofp_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'doKmean'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 88.969 MB.
INFO: [RTMG 210-278] Implementing memory 'doKmean_points_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'doKmean_centroids_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'doKmean_results_ram (RAM)' using distributed RAMs with power-on initialization.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'kmeans/kmeans.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 372.898 ; gain = 0.293 ; free physical = 339 ; free virtual = 2026
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 372.898 ; gain = 0.293 ; free physical = 339 ; free virtual = 2026
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 372.914 ; gain = 0.309 ; free physical = 335 ; free virtual = 2023
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'get_cluster' into 'doKmean' (kmeans/kmeans.cpp:52) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 372.914 ; gain = 0.309 ; free physical = 330 ; free virtual = 2018
INFO: [XFORM 203-602] Inlining function 'get_cluster' into 'doKmean' (kmeans/kmeans.cpp:52) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 304 ; free virtual = 1993
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 303 ; free virtual = 1992
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'doKmean' ...
WARNING: [SYN 201-107] Renaming port name 'doKmean/end' to 'doKmean/end_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'doKmean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.03 seconds; current allocated memory: 84.388 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 13 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 85.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'doKmean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/gain' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'doKmean' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'points' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'valref_keep_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_strb_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_user_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_id_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_dest_V' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'centroids' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'end_r' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'doKmean_new_centroids' to 'doKmean_new_centrbkb' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return' and 'gain' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'doKmean_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'doKmean_faddfsub_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fsub_32ns_32ns_32_5_full_dsp_1' to 'doKmean_fsub_32nsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fmul_32ns_32ns_32_4_max_dsp_1' to 'doKmean_fmul_32nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fdiv_32ns_32ns_32_16_1' to 'doKmean_fdiv_32nsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_sitofp_32ns_32_6_1' to 'doKmean_sitofp_32g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fcmp_32ns_32ns_1_1_1' to 'doKmean_fcmp_32nshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fsqrt_32ns_32ns_32_12_1' to 'doKmean_fsqrt_32nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_mac_muladd_7ns_11s_6ns_11_1_1' to 'doKmean_mac_muladjbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'doKmean_faddfsub_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fcmp_32nshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fdiv_32nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fmul_32nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fsqrt_32nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fsub_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_mac_muladjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_sitofp_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'doKmean'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 88.957 MB.
INFO: [RTMG 210-278] Implementing memory 'doKmean_points_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'doKmean_centroids_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'doKmean_results_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'doKmean_new_centrbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 283 ; free virtual = 1978
INFO: [SYSC 207-301] Generating SystemC RTL for doKmean.
INFO: [VHDL 208-304] Generating VHDL RTL for doKmean.
INFO: [VLOG 209-307] Generating Verilog RTL for doKmean.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'kmeans/kmeans.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 372.895 ; gain = 0.293 ; free physical = 363 ; free virtual = 2013
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 372.895 ; gain = 0.293 ; free physical = 363 ; free virtual = 2013
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 372.910 ; gain = 0.309 ; free physical = 353 ; free virtual = 2005
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'get_cluster' into 'doKmean' (kmeans/kmeans.cpp:52) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 372.910 ; gain = 0.309 ; free physical = 347 ; free virtual = 2000
INFO: [XFORM 203-602] Inlining function 'get_cluster' into 'doKmean' (kmeans/kmeans.cpp:52) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 500.602 ; gain = 128.000 ; free physical = 322 ; free virtual = 1975
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 500.602 ; gain = 128.000 ; free physical = 320 ; free virtual = 1974
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'doKmean' ...
WARNING: [SYN 201-107] Renaming port name 'doKmean/end' to 'doKmean/end_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'doKmean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.59 seconds; current allocated memory: 84.387 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 13 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 85.674 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'doKmean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/gain' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'doKmean' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'points' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'valref_keep_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_strb_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_user_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_id_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_dest_V' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'centroids' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'end_r' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'doKmean_new_centroids' to 'doKmean_new_centrbkb' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return' and 'gain' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'doKmean_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'doKmean_faddfsub_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fsub_32ns_32ns_32_5_full_dsp_1' to 'doKmean_fsub_32nsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fmul_32ns_32ns_32_4_max_dsp_1' to 'doKmean_fmul_32nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fdiv_32ns_32ns_32_16_1' to 'doKmean_fdiv_32nsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_sitofp_32ns_32_6_1' to 'doKmean_sitofp_32g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fcmp_32ns_32ns_1_1_1' to 'doKmean_fcmp_32nshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fsqrt_32ns_32ns_32_12_1' to 'doKmean_fsqrt_32nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_mac_muladd_7ns_11s_6ns_11_1_1' to 'doKmean_mac_muladjbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'doKmean_faddfsub_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fcmp_32nshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fdiv_32nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fmul_32nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fsqrt_32nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fsub_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_mac_muladjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_sitofp_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'doKmean'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 88.953 MB.
INFO: [RTMG 210-278] Implementing memory 'doKmean_points_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'doKmean_centroids_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'doKmean_results_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'doKmean_new_centrbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 500.602 ; gain = 128.000 ; free physical = 296 ; free virtual = 1954
INFO: [SYSC 207-301] Generating SystemC RTL for doKmean.
INFO: [VHDL 208-304]==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'kmeans/kmeans.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 372.891 ; gain = 0.293 ; free physical = 321 ; free virtual = 1971
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 372.891 ; gain = 0.293 ; free physical = 321 ; free virtual = 1971
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 372.906 ; gain = 0.309 ; free physical = 305 ; free virtual = 1962
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'get_cluster' into 'doKmean' (kmeans/kmeans.cpp:52) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 372.906 ; gain = 0.309 ; free physical = 299 ; free virtual = 1957
INFO: [XFORM 203-602] Inlining function 'get_cluster' into 'doKmean' (kmeans/kmeans.cpp:52) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 500.598 ; gain = 128.000 ; free physical = 273 ; free virtual = 1932
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 500.598 ; gain = 128.000 ; free physical = 272 ; free virtual = 1931
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'doKmean' ...
WARNING: [SYN 201-107] Renaming port name 'doKmean/end' to 'doKmean/end_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'doKmean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.93 seconds; current allocated memory: 84.385 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 13 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 85.692 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'doKmean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/gain' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'doKmean' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'points' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'valref_keep_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_strb_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_user_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_id_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_dest_V' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'centroids' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'end_r' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'doKmean_new_centroids' to 'doKmean_new_centrbkb' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return' and 'gain' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'doKmean_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'doKmean_faddfsub_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fsub_32ns_32ns_32_5_full_dsp_1' to 'doKmean_fsub_32nsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fmul_32ns_32ns_32_4_max_dsp_1' to 'doKmean_fmul_32nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fdiv_32ns_32ns_32_16_1' to 'doKmean_fdiv_32nsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_sitofp_32ns_32_6_1' to 'doKmean_sitofp_32g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fcmp_32ns_32ns_1_1_1' to 'doKmean_fcmp_32nshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fsqrt_32ns_32ns_32_12_1' to 'doKmean_fsqrt_32nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_mac_muladd_7ns_11s_6ns_11_1_1' to 'doKmean_mac_muladjbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'doKmean_faddfsub_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fcmp_32nshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fdiv_32nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fmul_32nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fsqrt_32nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fsub_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_mac_muladjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_sitofp_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'doKmean'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 88.964 MB.
INFO: [RTMG 210-278] Implementing memory 'doKmean_points_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'doKmean_centroids_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'doKmean_results_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'doKmean_new_centrbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 500.598 ; gain = 128.000 ; free physical = 244 ; free virtual = 1919
INFO: [SYSC 207-301] Generating SystemC RTL for doKmean.
INFO: [VHDL 208-304]==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'kmeans/kmeans.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 372.898 ; gain = 0.293 ; free physical = 1258 ; free virtual = 2778
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 372.898 ; gain = 0.293 ; free physical = 1258 ; free virtual = 2778
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 372.898 ; gain = 0.293 ; free physical = 1243 ; free virtual = 2770
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'get_cluster' into 'doKmean' (kmeans/kmeans.cpp:49) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 372.906 ; gain = 0.301 ; free physical = 1238 ; free virtual = 2765
INFO: [XFORM 203-602] Inlining function 'get_cluster' into 'doKmean' (kmeans/kmeans.cpp:49) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 1212 ; free virtual = 2740
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 1211 ; free virtual = 2739
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'doKmean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'doKmean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.72 seconds; current allocated memory: 84.165 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 13 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 85.460 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'doKmean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/gain' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'doKmean' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'points' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'valref_keep_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_strb_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_user_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_id_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_dest_V' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'centroids' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'doKmean_new_centroids' to 'doKmean_new_centrbkb' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return' and 'gain' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'doKmean_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'doKmean_faddfsub_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fsub_32ns_32ns_32_5_full_dsp_1' to 'doKmean_fsub_32nsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fmul_32ns_32ns_32_4_max_dsp_1' to 'doKmean_fmul_32nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fdiv_32ns_32ns_32_16_1' to 'doKmean_fdiv_32nsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_sitofp_32ns_32_6_1' to 'doKmean_sitofp_32g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fcmp_32ns_32ns_1_1_1' to 'doKmean_fcmp_32nshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fsqrt_32ns_32ns_32_12_1' to 'doKmean_fsqrt_32nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_mac_muladd_7ns_11s_6ns_11_1_1' to 'doKmean_mac_muladjbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'doKmean_faddfsub_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fcmp_32nshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fdiv_32nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fmul_32nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fsqrt_32nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fsub_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_mac_muladjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_sitofp_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'doKmean'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 88.706 MB.
INFO: [RTMG 210-278] Implementing memory 'doKmean_points_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'doKmean_centroids_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'doKmean_results_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'doKmean_new_centrbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 1185 ; free virtual = 2725
INFO: [SYSC 207-301] Generating SystemC RTL for doKmean.
INFO: [VHDL 208-304] Generating VHDL RTL for doKmean.
INFO: [VLOG 209-307] Generating Verilog RTL for doKmean.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-112] Total elapsed time: 1202.63 seconds; peak allocated memory: 88.706 MB.
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov 29 22:34:36 2018...
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'kmeans/kmeans.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 372.902 ; gain = 0.293 ; free physical = 2328 ; free virtual = 4304
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 372.902 ; gain = 0.293 ; free physical = 2328 ; free virtual = 4304
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 372.918 ; gain = 0.309 ; free physical = 2316 ; free virtual = 4296
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'get_cluster' into 'doKmean' (kmeans/kmeans.cpp:50) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 372.918 ; gain = 0.309 ; free physical = 2312 ; free virtual = 4292
INFO: [XFORM 203-602] Inlining function 'get_cluster' into 'doKmean' (kmeans/kmeans.cpp:50) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 500.609 ; gain = 128.000 ; free physical = 2286 ; free virtual = 4267
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 500.609 ; gain = 128.000 ; free physical = 2285 ; free virtual = 4266
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'doKmean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'doKmean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.61 seconds; current allocated memory: 84.217 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 13 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 85.487 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'doKmean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/gain' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/smt_changed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'doKmean' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'points' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'valref_keep_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_strb_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_user_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_id_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_dest_V' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'centroids' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'doKmean_new_centroids' to 'doKmean_new_centrbkb' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return', 'gain' and 'smt_changed' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'doKmean_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'doKmean_faddfsub_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fsub_32ns_32ns_32_5_full_dsp_1' to 'doKmean_fsub_32nsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fmul_32ns_32ns_32_4_max_dsp_1' to 'doKmean_fmul_32nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fdiv_32ns_32ns_32_16_1' to 'doKmean_fdiv_32nsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_sitofp_32ns_32_6_1' to 'doKmean_sitofp_32g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fcmp_32ns_32ns_1_1_1' to 'doKmean_fcmp_32nshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fsqrt_32ns_32ns_32_12_1' to 'doKmean_fsqrt_32nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_mac_muladd_7ns_11s_6ns_11_1_1' to 'doKmean_mac_muladjbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'doKmean_faddfsub_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fcmp_32nshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fdiv_32nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fmul_32nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fsqrt_32nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fsub_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_mac_muladjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_sitofp_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'doKmean'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 88.752 MB.
INFO: [RTMG 210-278] Implementing memory 'doKmean_points_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'doKmean_centroids_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'doKmean_results_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'doKmean_new_centrbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 500.609 ; gain = 128.000 ; free physical = 2256 ; free virtual = 4248
INFO: [SYSC 207-301] Generating SystemC RTL for doKmean.
INFO: [VHDL 208-304] Generating VHDL RTL for doKmean.
INFO: [VLOG 209-307] Generating Verilog RTL for doKmean.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-112]==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'kmeans/kmeans.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 372.898 ; gain = 0.293 ; free physical = 1525 ; free virtual = 4069
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 372.898 ; gain = 0.293 ; free physical = 1525 ; free virtual = 4069
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 372.914 ; gain = 0.309 ; free physical = 1515 ; free virtual = 4061
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'get_cluster' into 'doKmean' (kmeans/kmeans.cpp:49) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 372.914 ; gain = 0.309 ; free physical = 1507 ; free virtual = 4053
INFO: [XFORM 203-602] Inlining function 'get_cluster' into 'doKmean' (kmeans/kmeans.cpp:49) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 1481 ; free virtual = 4028
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 1480 ; free virtual = 4027
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'doKmean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'doKmean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.57 seconds; current allocated memory: 84.204 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 13 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 85.507 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'doKmean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/gain' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'doKmean' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'points' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'valref_keep_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_strb_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_user_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_id_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_dest_V' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'centroids' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'doKmean_new_centroids' to 'doKmean_new_centrbkb' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return' and 'gain' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'doKmean_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'doKmean_faddfsub_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fsub_32ns_32ns_32_5_full_dsp_1' to 'doKmean_fsub_32nsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fmul_32ns_32ns_32_4_max_dsp_1' to 'doKmean_fmul_32nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fdiv_32ns_32ns_32_16_1' to 'doKmean_fdiv_32nsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_sitofp_32ns_32_6_1' to 'doKmean_sitofp_32g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fcmp_32ns_32ns_1_1_1' to 'doKmean_fcmp_32nshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fsqrt_32ns_32ns_32_12_1' to 'doKmean_fsqrt_32nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_mac_muladd_7ns_11s_6ns_11_1_1' to 'doKmean_mac_muladjbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'doKmean_faddfsub_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fcmp_32nshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fdiv_32nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fmul_32nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fsqrt_32nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fsub_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_mac_muladjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_sitofp_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'doKmean'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 88.762 MB.
INFO: [RTMG 210-278] Implementing memory 'doKmean_points_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'doKmean_centroids_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'doKmean_results_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'doKmean_np_cluster_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'doKmean_new_centrbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 1457 ; free virtual = 4012
INFO: [SYSC 207-301] Generating SystemC RTL for doKmean.
INFO: [VHDL 208-304] Generating VHDL RTL for doKmean.
INFO: [VLOG 209-307] Generating Verilog RTL for doKmean.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'kmeans/kmeans.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 372.898 ; gain = 0.293 ; free physical = 345 ; free virtual = 2747
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 372.898 ; gain = 0.293 ; free physical = 345 ; free virtual = 2747
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 372.914 ; gain = 0.309 ; free physical = 333 ; free virtual = 2738
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'get_cluster' into 'doKmean' (kmeans/kmeans.cpp:49) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 372.914 ; gain = 0.309 ; free physical = 328 ; free virtual = 2733
INFO: [XFORM 203-602] Inlining function 'get_cluster' into 'doKmean' (kmeans/kmeans.cpp:49) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 302 ; free virtual = 2708
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 300 ; free virtual = 2707
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'doKmean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'doKmean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_28', kmeans/kmeans.cpp:59) (3.36 ns)
	'add' operation ('tmp_30', kmeans/kmeans.cpp:59) (3.02 ns)
	'getelementptr' operation ('new_centroids_addr', kmeans/kmeans.cpp:59) (0 ns)
	'load' operation ('new_centroids_load', kmeans/kmeans.cpp:59) on array 'new_centroids' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.02 seconds; current allocated memory: 84.186 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 13 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 85.495 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'doKmean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/gain' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'doKmean' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'points' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'valref_keep_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_strb_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_user_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_id_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_dest_V' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'centroids' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'doKmean_new_centroids' to 'doKmean_new_centrbkb' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return' and 'gain' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'doKmean_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'doKmean_faddfsub_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fsub_32ns_32ns_32_5_full_dsp_1' to 'doKmean_fsub_32nsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fmul_32ns_32ns_32_4_max_dsp_1' to 'doKmean_fmul_32nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fdiv_32ns_32ns_32_16_1' to 'doKmean_fdiv_32nsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_sitofp_32ns_32_6_1' to 'doKmean_sitofp_32g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fcmp_32ns_32ns_1_1_1' to 'doKmean_fcmp_32nshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fsqrt_32ns_32ns_32_12_1' to 'doKmean_fsqrt_32nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_mac_muladd_7ns_11s_6ns_11_1_1' to 'doKmean_mac_muladjbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'doKmean_faddfsub_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fcmp_32nshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fdiv_32nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fmul_32nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fsqrt_32nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fsub_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_mac_muladjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_sitofp_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'doKmean'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 88.738 MB.
INFO: [RTMG 210-278] Implementing memory 'doKmean_points_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'doKmean_centroids_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'doKmean_results_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'doKmean_np_cluster_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278]==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'kmeans/kmeans.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 372.891 ; gain = 0.293 ; free physical = 341 ; free virtual = 2743
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 372.891 ; gain = 0.293 ; free physical = 341 ; free virtual = 2743
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 372.906 ; gain = 0.309 ; free physical = 333 ; free virtual = 2735
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'get_cluster' into 'doKmean' (kmeans/kmeans.cpp:49) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 372.906 ; gain = 0.309 ; free physical = 327 ; free virtual = 2730
INFO: [XFORM 203-602] Inlining function 'get_cluster' into 'doKmean' (kmeans/kmeans.cpp:49) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 500.598 ; gain = 128.000 ; free physical = 302 ; free virtual = 2706
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 500.598 ; gain = 128.000 ; free physical = 300 ; free virtual = 2704
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'doKmean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'doKmean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_28', kmeans/kmeans.cpp:59) (3.36 ns)
	'add' operation ('tmp_30', kmeans/kmeans.cpp:59) (3.02 ns)
	'getelementptr' operation ('new_centroids_addr', kmeans/kmeans.cpp:59) (0 ns)
	'load' operation ('new_centroids_load', kmeans/kmeans.cpp:59) on array 'new_centroids' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.95 seconds; current allocated memory: 84.187 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 13 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 85.497 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'doKmean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/gain' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'doKmean' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'points' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'valref_keep_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_strb_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_user_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_id_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_dest_V' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'centroids' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'doKmean_new_centroids' to 'doKmean_new_centrbkb' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return' and 'gain' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'doKmean_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'doKmean_faddfsub_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fsub_32ns_32ns_32_5_full_dsp_1' to 'doKmean_fsub_32nsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fmul_32ns_32ns_32_4_max_dsp_1' to 'doKmean_fmul_32nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fdiv_32ns_32ns_32_16_1' to 'doKmean_fdiv_32nsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_sitofp_32ns_32_6_1' to 'doKmean_sitofp_32g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fcmp_32ns_32ns_1_1_1' to 'doKmean_fcmp_32nshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fsqrt_32ns_32ns_32_12_1' to 'doKmean_fsqrt_32nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_mac_muladd_7ns_11s_6ns_11_1_1' to 'doKmean_mac_muladjbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'doKmean_faddfsub_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fcmp_32nshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fdiv_32nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fmul_32nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fsqrt_32nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fsub_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_mac_muladjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_sitofp_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'doKmean'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 88.742 MB.
INFO: [RTMG 210-278] Implementing memory 'doKmean_points_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'doKmean_centroids_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'doKmean_results_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'doKmean_np_cluster_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278]==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'kmeans/kmeans.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 372.902 ; gain = 0.293 ; free physical = 352 ; free virtual = 3626
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 372.902 ; gain = 0.293 ; free physical = 352 ; free virtual = 3626
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 372.918 ; gain = 0.309 ; free physical = 336 ; free virtual = 3617
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'get_cluster' into 'doKmean' (kmeans/kmeans.cpp:49) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 372.918 ; gain = 0.309 ; free physical = 331 ; free virtual = 3613
INFO: [XFORM 203-602] Inlining function 'get_cluster' into 'doKmean' (kmeans/kmeans.cpp:49) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 500.609 ; gain = 128.000 ; free physical = 306 ; free virtual = 3588
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 500.609 ; gain = 128.000 ; free physical = 304 ; free virtual = 3587
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'doKmean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'doKmean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.58 seconds; current allocated memory: 84.147 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 13 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 85.447 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'doKmean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/gain' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'doKmean' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'points' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'valref_keep_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_strb_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_user_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_id_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_dest_V' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'centroids' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'doKmean_new_centroids' to 'doKmean_new_centrbkb' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return' and 'gain' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'doKmean_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'doKmean_faddfsub_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fsub_32ns_32ns_32_5_full_dsp_1' to 'doKmean_fsub_32nsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fmul_32ns_32ns_32_4_max_dsp_1' to 'doKmean_fmul_32nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fdiv_32ns_32ns_32_16_1' to 'doKmean_fdiv_32nsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_sitofp_32ns_32_6_1' to 'doKmean_sitofp_32g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fcmp_32ns_32ns_1_1_1' to 'doKmean_fcmp_32nshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fsqrt_32ns_32ns_32_12_1' to 'doKmean_fsqrt_32nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_mac_muladd_7ns_11s_6ns_11_1_1' to 'doKmean_mac_muladjbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'doKmean_faddfsub_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fcmp_32nshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fdiv_32nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fmul_32nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fsqrt_32nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fsub_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_mac_muladjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_sitofp_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'doKmean'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 88.729 MB.
INFO: [RTMG 210-278] Implementing memory 'doKmean_points_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'doKmean_centroids_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'doKmean_results_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'doKmean_np_cluster_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'doKmean_new_centrbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 500.609 ; gain = 128.000 ; free physical = 278 ; free virtual = 3572
INFO: [SYSC 207-301] Generating SystemC RTL for doKmean.
INFO: [VHDL 208-304] Generating VHDL RTL for doKmean.
INFO: [VLOG 209-307] Generating Verilog RTL for doKmean.
INFO: [HLS 200-112] Total elapsed time: 16.03 seconds; peak allocated memory: 88.729 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'kmeans/kmeans.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 372.898 ; gain = 0.293 ; free physical = 359 ; free virtual = 2783
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 372.898 ; gain = 0.293 ; free physical = 359 ; free virtual = 2783
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 372.914 ; gain = 0.309 ; free physical = 344 ; free virtual = 2774
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'get_cluster' into 'doKmean' (kmeans/kmeans.cpp:50) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 372.914 ; gain = 0.309 ; free physical = 338 ; free virtual = 2770
INFO: [XFORM 203-602] Inlining function 'get_cluster' into 'doKmean' (kmeans/kmeans.cpp:50) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'endip' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'endip' in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 312 ; free virtual = 2744
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 310 ; free virtual = 2743
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'doKmean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'doKmean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.49 seconds; current allocated memory: 84.638 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 14 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 85.966 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'doKmean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/gain' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'doKmean' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'points' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'valref_keep_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_strb_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_user_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_id_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_dest_V' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'centroids' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'doKmean_new_centroids' to 'doKmean_new_centrbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'endip_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'endip_1' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return' and 'gain' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'doKmean_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'doKmean_faddfsub_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fsub_32ns_32ns_32_5_full_dsp_1' to 'doKmean_fsub_32nsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fmul_32ns_32ns_32_4_max_dsp_1' to 'doKmean_fmul_32nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fdiv_32ns_32ns_32_16_1' to 'doKmean_fdiv_32nsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_sitofp_32ns_32_6_1' to 'doKmean_sitofp_32g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fcmp_32ns_32ns_1_1_1' to 'doKmean_fcmp_32nshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fsqrt_32ns_32ns_32_12_1' to 'doKmean_fsqrt_32nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_mac_muladd_7ns_11s_6ns_11_1_1' to 'doKmean_mac_muladjbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'doKmean_faddfsub_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fcmp_32nshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fdiv_32nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fmul_32nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fsqrt_32nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fsub_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_mac_muladjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_sitofp_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'doKmean'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 89.340 MB.
INFO: [RTMG 210-278] Implementing memory 'doKmean_points_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'doKmean_centroids_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'doKmean_results_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'doKmean_new_centrbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 282 ; free virtual = 2729
INFO: [SYSC 207-301] Generating SystemC RTL for doKmean.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'kmeans/kmeans.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 372.906 ; gain = 0.293 ; free physical = 354 ; free virtual = 3110
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 372.906 ; gain = 0.293 ; free physical = 354 ; free virtual = 3110
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 372.922 ; gain = 0.309 ; free physical = 339 ; free virtual = 3102
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'get_cluster' into 'doKmean' (kmeans/kmeans.cpp:51) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 372.922 ; gain = 0.309 ; free physical = 333 ; free virtual = 3097
INFO: [XFORM 203-602] Inlining function 'get_cluster' into 'doKmean' (kmeans/kmeans.cpp:51) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'endip' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'endip' in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 500.613 ; gain = 128.000 ; free physical = 306 ; free virtual = 3071
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 500.613 ; gain = 128.000 ; free physical = 305 ; free virtual = 3071
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'doKmean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'doKmean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.68 seconds; current allocated memory: 85.314 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 16 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 86.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'doKmean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/gain' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'doKmean' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'points' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'valref_keep_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_strb_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_user_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_id_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_dest_V' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'centroids' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'endip_0' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'doKmean_new_centroids' to 'doKmean_new_centrbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'endip_1' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return' and 'gain' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'doKmean_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'doKmean_faddfsub_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fsub_32ns_32ns_32_5_full_dsp_1' to 'doKmean_fsub_32nsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fmul_32ns_32ns_32_4_max_dsp_1' to 'doKmean_fmul_32nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fdiv_32ns_32ns_32_16_1' to 'doKmean_fdiv_32nsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_sitofp_32ns_32_6_1' to 'doKmean_sitofp_32g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fcmp_32ns_32ns_1_1_1' to 'doKmean_fcmp_32nshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fsqrt_32ns_32ns_32_12_1' to 'doKmean_fsqrt_32nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_mac_muladd_7ns_11s_6ns_11_1_1' to 'doKmean_mac_muladjbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'doKmean_faddfsub_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fcmp_32nshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fdiv_32nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fmul_32nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fsqrt_32nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fsub_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_mac_muladjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_sitofp_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'doKmean'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 90.295 MB.
INFO: [RTMG 210-278] Implementing memory 'doKmean_points_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'doKmean_centroids_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'doKmean_results_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'doKmean_new_centrbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 500.613 ; gain = 128.000 ; free physical = 277 ; free virtual = 3055
INFO: [SYSC 207-301] Generating SystemC RTL for doKmean.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'kmeans/kmeans.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 372.902 ; gain = 0.293 ; free physical = 336 ; free virtual = 3506
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 372.902 ; gain = 0.293 ; free physical = 336 ; free virtual = 3506
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 372.918 ; gain = 0.309 ; free physical = 320 ; free virtual = 3498
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'get_cluster' into 'doKmean' (kmeans/kmeans.cpp:51) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 372.918 ; gain = 0.309 ; free physical = 315 ; free virtual = 3493
INFO: [XFORM 203-602] Inlining function 'get_cluster' into 'doKmean' (kmeans/kmeans.cpp:51) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'endip' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'endip' in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 500.609 ; gain = 128.000 ; free physical = 288 ; free virtual = 3468
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 500.609 ; gain = 128.000 ; free physical = 286 ; free virtual = 3467
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'doKmean' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'doKmean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_33', kmeans/kmeans.cpp:61) (3.36 ns)
	'add' operation ('tmp_34', kmeans/kmeans.cpp:61) (3.02 ns)
	'getelementptr' operation ('new_centroids_addr', kmeans/kmeans.cpp:61) (0 ns)
	'load' operation ('new_centroids_load', kmeans/kmeans.cpp:61) on array 'new_centroids' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.13 seconds; current allocated memory: 85.283 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 16 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 86.761 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'doKmean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/inStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/outStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'doKmean/gain' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'doKmean' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'points' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'valref_keep_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_strb_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_user_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_id_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'valref_dest_V' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'centroids' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'endip_0' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'doKmean_new_centroids' to 'doKmean_new_centrbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'endip_1' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return' and 'gain' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'doKmean_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'doKmean_faddfsub_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fsub_32ns_32ns_32_5_full_dsp_1' to 'doKmean_fsub_32nsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fmul_32ns_32ns_32_4_max_dsp_1' to 'doKmean_fmul_32nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fdiv_32ns_32ns_32_16_1' to 'doKmean_fdiv_32nsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_sitofp_32ns_32_6_1' to 'doKmean_sitofp_32g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fcmp_32ns_32ns_1_1_1' to 'doKmean_fcmp_32nshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_fsqrt_32ns_32ns_32_12_1' to 'doKmean_fsqrt_32nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'doKmean_mac_muladd_7ns_11s_6ns_11_1_1' to 'doKmean_mac_muladjbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'doKmean_faddfsub_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fcmp_32nshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fdiv_32nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fmul_32nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fsqrt_32nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_fsub_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_mac_muladjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'doKmean_sitofp_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'doKmean'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 90.329 MB.
INFO: [RTMG 210-278] Implementing memory 'doKmean_points_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'doKmean_centroids_ram (RAM)' using block RAMs with power-on initialization.
