

================================================================
== Vitis HLS Report for 'PE_wrapper_8_1_x2'
================================================================
* Date:           Sat Sep  3 20:03:38 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.342 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  4232386|  4232386|  14.107 ms|  14.107 ms|  4232386|  4232386|     none|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- PE_wrapper_8_1_x2_loop_1       |     1152|     1152|        18|          -|          -|    64|        no|
        | + PE_wrapper_8_1_x2_loop_2      |       16|       16|         1|          -|          -|    16|        no|
        |- PE_wrapper_8_1_x2_loop_3       |  4231232|  4231232|    132226|          -|          -|    32|        no|
        | + PE_wrapper_8_1_x2_loop_4      |   132224|   132224|      2066|          -|          -|    64|        no|
        |  ++ PE_wrapper_8_1_x2_loop_5    |     2064|     2064|       129|          -|          -|    16|        no|
        |   +++ PE_wrapper_8_1_x2_loop_6  |        8|        8|         1|          -|          -|     8|        no|
        |   +++ PE_wrapper_8_1_x2_loop_7  |        8|        8|         1|          -|          -|     8|        no|
        |   +++ PE_wrapper_8_1_x2_loop_8  |      104|      104|        13|          -|          -|     8|        no|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 3 2 
4 --> 5 
5 --> 6 4 
6 --> 7 5 
7 --> 7 8 
8 --> 9 8 
9 --> 10 
10 --> 11 23 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 10 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_C_drain_PE_8_1_x2104, void @empty_649, i32 0, i32 0, void @empty_1225, i32 0, i32 0, void @empty_1225, void @empty_1225, void @empty_1225, i32 0, i32 0, i32 0, i32 0, void @empty_1225, void @empty_1225"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_PE_9_1_x278, void @empty_649, i32 0, i32 0, void @empty_1225, i32 0, i32 0, void @empty_1225, void @empty_1225, void @empty_1225, i32 0, i32 0, i32 0, i32 0, void @empty_1225, void @empty_1225"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_PE_8_1_x277, void @empty_649, i32 0, i32 0, void @empty_1225, i32 0, i32 0, void @empty_1225, void @empty_1225, void @empty_1225, i32 0, i32 0, i32 0, i32 0, void @empty_1225, void @empty_1225"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_8_2_x242, void @empty_649, i32 0, i32 0, void @empty_1225, i32 0, i32 0, void @empty_1225, void @empty_1225, void @empty_1225, i32 0, i32 0, i32 0, i32 0, void @empty_1225, void @empty_1225"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_8_1_x241, void @empty_649, i32 0, i32 0, void @empty_1225, i32 0, i32 0, void @empty_1225, void @empty_1225, void @empty_1225, i32 0, i32 0, i32 0, i32 0, void @empty_1225, void @empty_1225"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%local_A_0 = alloca i64 1" [./dut.cpp:14493]   --->   Operation 32 'alloca' 'local_A_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%local_B_0 = alloca i64 1" [./dut.cpp:14494]   --->   Operation 33 'alloca' 'local_B_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%local_C = alloca i64 1" [./dut.cpp:14495]   --->   Operation 34 'alloca' 'local_C' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln14495 = specmemcore void @_ssdm_op_SpecMemCore, i32 %local_C, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:14495]   --->   Operation 35 'specmemcore' 'specmemcore_ln14495' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.38ns)   --->   "%br_ln14503 = br void" [./dut.cpp:14503]   --->   Operation 36 'br' 'br_ln14503' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.70>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%c6_V = phi i7 %add_ln691, void, i7 0, void"   --->   Operation 37 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.70ns)   --->   "%add_ln691 = add i7 %c6_V, i7 1"   --->   Operation 38 'add' 'add_ln691' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln890 = zext i7 %c6_V"   --->   Operation 39 'zext' 'zext_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.59ns)   --->   "%icmp_ln890 = icmp_eq  i7 %c6_V, i7 64"   --->   Operation 40 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln14503 = br i1 %icmp_ln890, void %.split42, void" [./dut.cpp:14503]   --->   Operation 42 'br' 'br_ln14503' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln14503 = specloopname void @_ssdm_op_SpecLoopName, void @empty_207" [./dut.cpp:14503]   --->   Operation 43 'specloopname' 'specloopname_ln14503' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.38ns)   --->   "%br_ln14505 = br void" [./dut.cpp:14505]   --->   Operation 44 'br' 'br_ln14505' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%local_B_0_addr = getelementptr i32 %local_B_0, i64 0, i64 7"   --->   Operation 45 'getelementptr' 'local_B_0_addr' <Predicate = (icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%local_B_0_addr_55 = getelementptr i32 %local_B_0, i64 0, i64 6"   --->   Operation 46 'getelementptr' 'local_B_0_addr_55' <Predicate = (icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%local_B_0_addr_56 = getelementptr i32 %local_B_0, i64 0, i64 5"   --->   Operation 47 'getelementptr' 'local_B_0_addr_56' <Predicate = (icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%local_B_0_addr_57 = getelementptr i32 %local_B_0, i64 0, i64 4"   --->   Operation 48 'getelementptr' 'local_B_0_addr_57' <Predicate = (icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%local_B_0_addr_58 = getelementptr i32 %local_B_0, i64 0, i64 3"   --->   Operation 49 'getelementptr' 'local_B_0_addr_58' <Predicate = (icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%local_B_0_addr_59 = getelementptr i32 %local_B_0, i64 0, i64 2"   --->   Operation 50 'getelementptr' 'local_B_0_addr_59' <Predicate = (icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%local_B_0_addr_60 = getelementptr i32 %local_B_0, i64 0, i64 1"   --->   Operation 51 'getelementptr' 'local_B_0_addr_60' <Predicate = (icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%local_B_0_addr_61 = getelementptr i32 %local_B_0, i64 0, i64 0"   --->   Operation 52 'getelementptr' 'local_B_0_addr_61' <Predicate = (icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%local_A_0_addr = getelementptr i32 %local_A_0, i64 0, i64 7"   --->   Operation 53 'getelementptr' 'local_A_0_addr' <Predicate = (icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%local_A_0_addr_55 = getelementptr i32 %local_A_0, i64 0, i64 6"   --->   Operation 54 'getelementptr' 'local_A_0_addr_55' <Predicate = (icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%local_A_0_addr_56 = getelementptr i32 %local_A_0, i64 0, i64 5"   --->   Operation 55 'getelementptr' 'local_A_0_addr_56' <Predicate = (icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%local_A_0_addr_57 = getelementptr i32 %local_A_0, i64 0, i64 4"   --->   Operation 56 'getelementptr' 'local_A_0_addr_57' <Predicate = (icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%local_A_0_addr_58 = getelementptr i32 %local_A_0, i64 0, i64 3"   --->   Operation 57 'getelementptr' 'local_A_0_addr_58' <Predicate = (icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%local_A_0_addr_59 = getelementptr i32 %local_A_0, i64 0, i64 2"   --->   Operation 58 'getelementptr' 'local_A_0_addr_59' <Predicate = (icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%local_A_0_addr_60 = getelementptr i32 %local_A_0, i64 0, i64 1"   --->   Operation 59 'getelementptr' 'local_A_0_addr_60' <Predicate = (icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%local_A_0_addr_61 = getelementptr i32 %local_A_0, i64 0, i64 0"   --->   Operation 60 'getelementptr' 'local_A_0_addr_61' <Predicate = (icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.38ns)   --->   "%br_ln14513 = br void" [./dut.cpp:14513]   --->   Operation 61 'br' 'br_ln14513' <Predicate = (icmp_ln890)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 1.92>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%c7_V = phi i5 %add_ln691_45, void %.split40, i5 0, void %.split42"   --->   Operation 62 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.70ns)   --->   "%add_ln691_45 = add i5 %c7_V, i5 1"   --->   Operation 63 'add' 'add_ln691_45' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln14508 = trunc i5 %c7_V" [./dut.cpp:14508]   --->   Operation 64 'trunc' 'trunc_ln14508' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_39_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %trunc_ln14508, i6 0" [./dut.cpp:14508]   --->   Operation 65 'bitconcatenate' 'tmp_39_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.72ns)   --->   "%add_ln14508 = add i10 %tmp_39_cast, i10 %zext_ln890" [./dut.cpp:14508]   --->   Operation 66 'add' 'add_ln14508' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln14508 = zext i10 %add_ln14508" [./dut.cpp:14508]   --->   Operation 67 'zext' 'zext_ln14508' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%local_C_addr = getelementptr i32 %local_C, i64 0, i64 %zext_ln14508" [./dut.cpp:14508]   --->   Operation 68 'getelementptr' 'local_C_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.63ns)   --->   "%icmp_ln890_32 = icmp_eq  i5 %c7_V, i5 16"   --->   Operation 69 'icmp' 'icmp_ln890_32' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 70 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln14505 = br i1 %icmp_ln890_32, void %.split40, void" [./dut.cpp:14505]   --->   Operation 71 'br' 'br_ln14505' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%specloopname_ln14505 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1376" [./dut.cpp:14505]   --->   Operation 72 'specloopname' 'specloopname_ln14505' <Predicate = (!icmp_ln890_32)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (1.20ns)   --->   "%store_ln14508 = store i32 0, i10 %local_C_addr" [./dut.cpp:14508]   --->   Operation 73 'store' 'store_ln14508' <Predicate = (!icmp_ln890_32)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 74 'br' 'br_ln0' <Predicate = (!icmp_ln890_32)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 75 'br' 'br_ln0' <Predicate = (icmp_ln890_32)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.70>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%c5_V = phi i6 %add_ln691_46, void, i6 0, void"   --->   Operation 76 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.70ns)   --->   "%add_ln691_46 = add i6 %c5_V, i6 1"   --->   Operation 77 'add' 'add_ln691_46' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.61ns)   --->   "%icmp_ln890_31 = icmp_eq  i6 %c5_V, i6 32"   --->   Operation 78 'icmp' 'icmp_ln890_31' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 79 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln14513 = br i1 %icmp_ln890_31, void %.split38, void" [./dut.cpp:14513]   --->   Operation 80 'br' 'br_ln14513' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%specloopname_ln14513 = specloopname void @_ssdm_op_SpecLoopName, void @empty_271" [./dut.cpp:14513]   --->   Operation 81 'specloopname' 'specloopname_ln14513' <Predicate = (!icmp_ln890_31)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.61ns)   --->   "%cmp_i_i = icmp_eq  i6 %c5_V, i6 31"   --->   Operation 82 'icmp' 'cmp_i_i' <Predicate = (!icmp_ln890_31)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.38ns)   --->   "%br_ln14515 = br void" [./dut.cpp:14515]   --->   Operation 83 'br' 'br_ln14515' <Predicate = (!icmp_ln890_31)> <Delay = 0.38>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%ret_ln14590 = ret" [./dut.cpp:14590]   --->   Operation 84 'ret' 'ret_ln14590' <Predicate = (icmp_ln890_31)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.70>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%c6_V_7 = phi i7 %add_ln691_47, void, i7 0, void %.split38"   --->   Operation 85 'phi' 'c6_V_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.70ns)   --->   "%add_ln691_47 = add i7 %c6_V_7, i7 1"   --->   Operation 86 'add' 'add_ln691_47' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln890_13 = zext i7 %c6_V_7"   --->   Operation 87 'zext' 'zext_ln890_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.59ns)   --->   "%icmp_ln890_33 = icmp_eq  i7 %c6_V_7, i7 64"   --->   Operation 88 'icmp' 'icmp_ln890_33' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 89 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln14515 = br i1 %icmp_ln890_33, void %.split36, void" [./dut.cpp:14515]   --->   Operation 90 'br' 'br_ln14515' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%specloopname_ln14515 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1420" [./dut.cpp:14515]   --->   Operation 91 'specloopname' 'specloopname_ln14515' <Predicate = (!icmp_ln890_33)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.38ns)   --->   "%br_ln14517 = br void" [./dut.cpp:14517]   --->   Operation 92 'br' 'br_ln14517' <Predicate = (!icmp_ln890_33)> <Delay = 0.38>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 93 'br' 'br_ln0' <Predicate = (icmp_ln890_33)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 1.85>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%c7_V_7 = phi i5 %add_ln691_51, void %._crit_edge, i5 0, void %.split36"   --->   Operation 94 'phi' 'c7_V_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.70ns)   --->   "%add_ln691_51 = add i5 %c7_V_7, i5 1"   --->   Operation 95 'add' 'add_ln691_51' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%empty = trunc i5 %c7_V_7"   --->   Operation 96 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_40_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %empty, i6 0"   --->   Operation 97 'bitconcatenate' 'tmp_40_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.72ns)   --->   "%empty_2080 = add i10 %tmp_40_cast, i10 %zext_ln890_13"   --->   Operation 98 'add' 'empty_2080' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%p_cast = zext i10 %empty_2080"   --->   Operation 99 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%local_C_addr_7 = getelementptr i32 %local_C, i64 0, i64 %p_cast"   --->   Operation 100 'getelementptr' 'local_C_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.63ns)   --->   "%icmp_ln890_34 = icmp_eq  i5 %c7_V_7, i5 16"   --->   Operation 101 'icmp' 'icmp_ln890_34' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 102 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln14517 = br i1 %icmp_ln890_34, void %.split34, void" [./dut.cpp:14517]   --->   Operation 103 'br' 'br_ln14517' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_208" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 104 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_34)> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (1.21ns)   --->   "%tmp = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_8_1_x241" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 105 'read' 'tmp' <Predicate = (!icmp_ln890_34)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_6 : Operation 106 [1/1] (0.38ns)   --->   "%br_ln14522 = br void" [./dut.cpp:14522]   --->   Operation 106 'br' 'br_ln14522' <Predicate = (!icmp_ln890_34)> <Delay = 0.38>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 107 'br' 'br_ln0' <Predicate = (icmp_ln890_34)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 1.87>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%n_V = phi i4 %add_ln691_48, void %.split, i4 0, void %.split34"   --->   Operation 108 'phi' 'n_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i256 %zext_ln1497, void %.split, i256 %tmp, void %.split34"   --->   Operation 109 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.70ns)   --->   "%add_ln691_48 = add i4 %n_V, i4 1"   --->   Operation 110 'add' 'add_ln691_48' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln878 = zext i4 %n_V"   --->   Operation 111 'zext' 'zext_ln878' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.65ns)   --->   "%icmp_ln878 = icmp_eq  i4 %n_V, i4 8"   --->   Operation 112 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 113 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln14522 = br i1 %icmp_ln878, void %.split, void" [./dut.cpp:14522]   --->   Operation 114 'br' 'br_ln14522' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%specloopname_ln708 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1382"   --->   Operation 115 'specloopname' 'specloopname_ln708' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%u = trunc i256 %p_Val2_s"   --->   Operation 116 'trunc' 'u' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%bitcast_ln14528 = bitcast i32 %u" [./dut.cpp:14528]   --->   Operation 117 'bitcast' 'bitcast_ln14528' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%local_A_0_addr_62 = getelementptr i32 %local_A_0, i64 0, i64 %zext_ln878" [./dut.cpp:14528]   --->   Operation 118 'getelementptr' 'local_A_0_addr_62' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.69ns)   --->   "%store_ln14528 = store i32 %bitcast_ln14528, i3 %local_A_0_addr_62" [./dut.cpp:14528]   --->   Operation 119 'store' 'store_ln14528' <Predicate = (!icmp_ln878)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%r = partselect i224 @_ssdm_op_PartSelect.i224.i256.i32.i32, i256 %p_Val2_s, i32 32, i32 255"   --->   Operation 120 'partselect' 'r' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln1497 = zext i224 %r"   --->   Operation 121 'zext' 'zext_ln1497' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 122 'br' 'br_ln0' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (1.21ns)   --->   "%tmp_7 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_B_PE_8_1_x277" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 123 'read' 'tmp_7' <Predicate = (icmp_ln878)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_7 : Operation 124 [1/1] (0.38ns)   --->   "%br_ln14535 = br void" [./dut.cpp:14535]   --->   Operation 124 'br' 'br_ln14535' <Predicate = (icmp_ln878)> <Delay = 0.38>

State 8 <SV = 6> <Delay = 1.35>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%n_V_7 = phi i4 %add_ln691_49, void %.split30, i4 0, void"   --->   Operation 125 'phi' 'n_V_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%p_Val2_7 = phi i256 %zext_ln1497_7, void %.split30, i256 %tmp_7, void"   --->   Operation 126 'phi' 'p_Val2_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.70ns)   --->   "%add_ln691_49 = add i4 %n_V_7, i4 1"   --->   Operation 127 'add' 'add_ln691_49' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln878_7 = zext i4 %n_V_7"   --->   Operation 128 'zext' 'zext_ln878_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (0.65ns)   --->   "%icmp_ln878_7 = icmp_eq  i4 %n_V_7, i4 8"   --->   Operation 129 'icmp' 'icmp_ln878_7' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 130 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln14535 = br i1 %icmp_ln878_7, void %.split30, void" [./dut.cpp:14535]   --->   Operation 131 'br' 'br_ln14535' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%specloopname_ln708 = specloopname void @_ssdm_op_SpecLoopName, void @empty_329"   --->   Operation 132 'specloopname' 'specloopname_ln708' <Predicate = (!icmp_ln878_7)> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%u_7 = trunc i256 %p_Val2_7"   --->   Operation 133 'trunc' 'u_7' <Predicate = (!icmp_ln878_7)> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%bitcast_ln14541 = bitcast i32 %u_7" [./dut.cpp:14541]   --->   Operation 134 'bitcast' 'bitcast_ln14541' <Predicate = (!icmp_ln878_7)> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%local_B_0_addr_62 = getelementptr i32 %local_B_0, i64 0, i64 %zext_ln878_7" [./dut.cpp:14541]   --->   Operation 135 'getelementptr' 'local_B_0_addr_62' <Predicate = (!icmp_ln878_7)> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (0.69ns)   --->   "%store_ln14541 = store i32 %bitcast_ln14541, i3 %local_B_0_addr_62" [./dut.cpp:14541]   --->   Operation 136 'store' 'store_ln14541' <Predicate = (!icmp_ln878_7)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%r_7 = partselect i224 @_ssdm_op_PartSelect.i224.i256.i32.i32, i256 %p_Val2_7, i32 32, i32 255"   --->   Operation 137 'partselect' 'r_7' <Predicate = (!icmp_ln878_7)> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln1497_7 = zext i224 %r_7"   --->   Operation 138 'zext' 'zext_ln1497_7' <Predicate = (!icmp_ln878_7)> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 139 'br' 'br_ln0' <Predicate = (!icmp_ln878_7)> <Delay = 0.00>
ST_8 : Operation 140 [2/2] (1.20ns)   --->   "%local_C_load = load i10 %local_C_addr_7" [./dut.cpp:14547]   --->   Operation 140 'load' 'local_C_load' <Predicate = (icmp_ln878_7)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 9 <SV = 7> <Delay = 1.20>
ST_9 : Operation 141 [1/2] (1.20ns)   --->   "%local_C_load = load i10 %local_C_addr_7" [./dut.cpp:14547]   --->   Operation 141 'load' 'local_C_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 142 [1/1] (0.38ns)   --->   "%br_ln14546 = br void" [./dut.cpp:14546]   --->   Operation 142 'br' 'br_ln14546' <Predicate = true> <Delay = 0.38>

State 10 <SV = 8> <Delay = 1.87>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "%c8_V = phi i4 %add_ln691_50, void %.split32, i4 0, void"   --->   Operation 143 'phi' 'c8_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%empty_2081 = phi i32 %add, void %.split32, i32 %local_C_load, void" [./dut.cpp:14547]   --->   Operation 144 'phi' 'empty_2081' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 145 [1/1] (0.70ns)   --->   "%add_ln691_50 = add i4 %c8_V, i4 1"   --->   Operation 145 'add' 'add_ln691_50' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln890_14 = zext i4 %c8_V"   --->   Operation 146 'zext' 'zext_ln890_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 147 [1/1] (0.65ns)   --->   "%icmp_ln890_35 = icmp_eq  i4 %c8_V, i4 8"   --->   Operation 147 'icmp' 'icmp_ln890_35' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 148 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln14546 = br i1 %icmp_ln890_35, void %.split32, void" [./dut.cpp:14546]   --->   Operation 149 'br' 'br_ln14546' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "%local_A_0_addr_63 = getelementptr i32 %local_A_0, i64 0, i64 %zext_ln890_14" [./dut.cpp:14547]   --->   Operation 150 'getelementptr' 'local_A_0_addr_63' <Predicate = (!icmp_ln890_35)> <Delay = 0.00>
ST_10 : Operation 151 [2/2] (0.69ns)   --->   "%local_A_0_load = load i3 %local_A_0_addr_63" [./dut.cpp:14547]   --->   Operation 151 'load' 'local_A_0_load' <Predicate = (!icmp_ln890_35)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%local_B_0_addr_63 = getelementptr i32 %local_B_0, i64 0, i64 %zext_ln890_14" [./dut.cpp:14547]   --->   Operation 152 'getelementptr' 'local_B_0_addr_63' <Predicate = (!icmp_ln890_35)> <Delay = 0.00>
ST_10 : Operation 153 [2/2] (0.69ns)   --->   "%local_B_0_load = load i3 %local_B_0_addr_63" [./dut.cpp:14547]   --->   Operation 153 'load' 'local_B_0_load' <Predicate = (!icmp_ln890_35)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 154 [1/1] (1.20ns)   --->   "%store_ln14547 = store i32 %empty_2081, i10 %local_C_addr_7" [./dut.cpp:14547]   --->   Operation 154 'store' 'store_ln14547' <Predicate = (icmp_ln890_35)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln14549 = br i1 %cmp_i_i, void %._crit_edge, void" [./dut.cpp:14549]   --->   Operation 155 'br' 'br_ln14549' <Predicate = (icmp_ln890_35)> <Delay = 0.00>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "%bitcast_ln174 = bitcast i32 %empty_2081" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 156 'bitcast' 'bitcast_ln174' <Predicate = (icmp_ln890_35 & cmp_i_i)> <Delay = 0.00>
ST_10 : Operation 157 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_C_drain_PE_8_1_x2104, i32 %bitcast_ln174" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 157 'write' 'write_ln174' <Predicate = (icmp_ln890_35 & cmp_i_i)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_10 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln14550 = br void %._crit_edge" [./dut.cpp:14550]   --->   Operation 158 'br' 'br_ln14550' <Predicate = (icmp_ln890_35 & cmp_i_i)> <Delay = 0.00>
ST_10 : Operation 159 [2/2] (0.69ns)   --->   "%u7 = load i3 %local_B_0_addr" [./dut.cpp:14557]   --->   Operation 159 'load' 'u7' <Predicate = (icmp_ln890_35)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 160 [2/2] (0.69ns)   --->   "%u6 = load i3 %local_B_0_addr_55" [./dut.cpp:14558]   --->   Operation 160 'load' 'u6' <Predicate = (icmp_ln890_35)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 161 [2/2] (0.69ns)   --->   "%u7_7 = load i3 %local_A_0_addr" [./dut.cpp:14574]   --->   Operation 161 'load' 'u7_7' <Predicate = (icmp_ln890_35)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 162 [2/2] (0.69ns)   --->   "%u6_7 = load i3 %local_A_0_addr_55" [./dut.cpp:14575]   --->   Operation 162 'load' 'u6_7' <Predicate = (icmp_ln890_35)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 11 <SV = 9> <Delay = 0.69>
ST_11 : Operation 163 [1/2] (0.69ns)   --->   "%local_A_0_load = load i3 %local_A_0_addr_63" [./dut.cpp:14547]   --->   Operation 163 'load' 'local_A_0_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_11 : Operation 164 [1/2] (0.69ns)   --->   "%local_B_0_load = load i3 %local_B_0_addr_63" [./dut.cpp:14547]   --->   Operation 164 'load' 'local_B_0_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 12 <SV = 10> <Delay = 2.32>
ST_12 : Operation 165 [4/4] (2.32ns)   --->   "%mul = fmul i32 %local_A_0_load, i32 %local_B_0_load" [./dut.cpp:14547]   --->   Operation 165 'fmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 11> <Delay = 2.32>
ST_13 : Operation 166 [3/4] (2.32ns)   --->   "%mul = fmul i32 %local_A_0_load, i32 %local_B_0_load" [./dut.cpp:14547]   --->   Operation 166 'fmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 12> <Delay = 2.32>
ST_14 : Operation 167 [2/4] (2.32ns)   --->   "%mul = fmul i32 %local_A_0_load, i32 %local_B_0_load" [./dut.cpp:14547]   --->   Operation 167 'fmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 13> <Delay = 2.32>
ST_15 : Operation 168 [1/4] (2.32ns)   --->   "%mul = fmul i32 %local_A_0_load, i32 %local_B_0_load" [./dut.cpp:14547]   --->   Operation 168 'fmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 14> <Delay = 2.34>
ST_16 : Operation 169 [7/7] (2.34ns)   --->   "%add = fadd i32 %empty_2081, i32 %mul" [./dut.cpp:14547]   --->   Operation 169 'fadd' 'add' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 15> <Delay = 2.34>
ST_17 : Operation 170 [6/7] (2.34ns)   --->   "%add = fadd i32 %empty_2081, i32 %mul" [./dut.cpp:14547]   --->   Operation 170 'fadd' 'add' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 16> <Delay = 2.34>
ST_18 : Operation 171 [5/7] (2.34ns)   --->   "%add = fadd i32 %empty_2081, i32 %mul" [./dut.cpp:14547]   --->   Operation 171 'fadd' 'add' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 17> <Delay = 2.34>
ST_19 : Operation 172 [4/7] (2.34ns)   --->   "%add = fadd i32 %empty_2081, i32 %mul" [./dut.cpp:14547]   --->   Operation 172 'fadd' 'add' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 18> <Delay = 2.34>
ST_20 : Operation 173 [3/7] (2.34ns)   --->   "%add = fadd i32 %empty_2081, i32 %mul" [./dut.cpp:14547]   --->   Operation 173 'fadd' 'add' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 19> <Delay = 2.34>
ST_21 : Operation 174 [2/7] (2.34ns)   --->   "%add = fadd i32 %empty_2081, i32 %mul" [./dut.cpp:14547]   --->   Operation 174 'fadd' 'add' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 20> <Delay = 2.34>
ST_22 : Operation 175 [1/1] (0.00ns)   --->   "%specloopname_ln14546 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [./dut.cpp:14546]   --->   Operation 175 'specloopname' 'specloopname_ln14546' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 176 [1/7] (2.34ns)   --->   "%add = fadd i32 %empty_2081, i32 %mul" [./dut.cpp:14547]   --->   Operation 176 'fadd' 'add' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 177 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 23 <SV = 9> <Delay = 0.69>
ST_23 : Operation 178 [1/2] (0.69ns)   --->   "%u7 = load i3 %local_B_0_addr" [./dut.cpp:14557]   --->   Operation 178 'load' 'u7' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_23 : Operation 179 [1/2] (0.69ns)   --->   "%u6 = load i3 %local_B_0_addr_55" [./dut.cpp:14558]   --->   Operation 179 'load' 'u6' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_23 : Operation 180 [2/2] (0.69ns)   --->   "%u5 = load i3 %local_B_0_addr_56" [./dut.cpp:14559]   --->   Operation 180 'load' 'u5' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_23 : Operation 181 [2/2] (0.69ns)   --->   "%u4 = load i3 %local_B_0_addr_57" [./dut.cpp:14560]   --->   Operation 181 'load' 'u4' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_23 : Operation 182 [1/2] (0.69ns)   --->   "%u7_7 = load i3 %local_A_0_addr" [./dut.cpp:14574]   --->   Operation 182 'load' 'u7_7' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_23 : Operation 183 [1/2] (0.69ns)   --->   "%u6_7 = load i3 %local_A_0_addr_55" [./dut.cpp:14575]   --->   Operation 183 'load' 'u6_7' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_23 : Operation 184 [2/2] (0.69ns)   --->   "%u5_7 = load i3 %local_A_0_addr_56" [./dut.cpp:14576]   --->   Operation 184 'load' 'u5_7' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_23 : Operation 185 [2/2] (0.69ns)   --->   "%u4_7 = load i3 %local_A_0_addr_57" [./dut.cpp:14577]   --->   Operation 185 'load' 'u4_7' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 24 <SV = 10> <Delay = 0.69>
ST_24 : Operation 186 [1/2] (0.69ns)   --->   "%u5 = load i3 %local_B_0_addr_56" [./dut.cpp:14559]   --->   Operation 186 'load' 'u5' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_24 : Operation 187 [1/2] (0.69ns)   --->   "%u4 = load i3 %local_B_0_addr_57" [./dut.cpp:14560]   --->   Operation 187 'load' 'u4' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_24 : Operation 188 [2/2] (0.69ns)   --->   "%u3 = load i3 %local_B_0_addr_58" [./dut.cpp:14561]   --->   Operation 188 'load' 'u3' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_24 : Operation 189 [2/2] (0.69ns)   --->   "%u2 = load i3 %local_B_0_addr_59" [./dut.cpp:14562]   --->   Operation 189 'load' 'u2' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_24 : Operation 190 [1/2] (0.69ns)   --->   "%u5_7 = load i3 %local_A_0_addr_56" [./dut.cpp:14576]   --->   Operation 190 'load' 'u5_7' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_24 : Operation 191 [1/2] (0.69ns)   --->   "%u4_7 = load i3 %local_A_0_addr_57" [./dut.cpp:14577]   --->   Operation 191 'load' 'u4_7' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_24 : Operation 192 [2/2] (0.69ns)   --->   "%u3_7 = load i3 %local_A_0_addr_58" [./dut.cpp:14578]   --->   Operation 192 'load' 'u3_7' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_24 : Operation 193 [2/2] (0.69ns)   --->   "%u2_7 = load i3 %local_A_0_addr_59" [./dut.cpp:14579]   --->   Operation 193 'load' 'u2_7' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 25 <SV = 11> <Delay = 0.69>
ST_25 : Operation 194 [1/2] (0.69ns)   --->   "%u3 = load i3 %local_B_0_addr_58" [./dut.cpp:14561]   --->   Operation 194 'load' 'u3' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_25 : Operation 195 [1/2] (0.69ns)   --->   "%u2 = load i3 %local_B_0_addr_59" [./dut.cpp:14562]   --->   Operation 195 'load' 'u2' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_25 : Operation 196 [2/2] (0.69ns)   --->   "%u1 = load i3 %local_B_0_addr_60" [./dut.cpp:14563]   --->   Operation 196 'load' 'u1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_25 : Operation 197 [2/2] (0.69ns)   --->   "%u0 = load i3 %local_B_0_addr_61" [./dut.cpp:14564]   --->   Operation 197 'load' 'u0' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_25 : Operation 198 [1/2] (0.69ns)   --->   "%u3_7 = load i3 %local_A_0_addr_58" [./dut.cpp:14578]   --->   Operation 198 'load' 'u3_7' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_25 : Operation 199 [1/2] (0.69ns)   --->   "%u2_7 = load i3 %local_A_0_addr_59" [./dut.cpp:14579]   --->   Operation 199 'load' 'u2_7' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_25 : Operation 200 [2/2] (0.69ns)   --->   "%u1_7 = load i3 %local_A_0_addr_60" [./dut.cpp:14580]   --->   Operation 200 'load' 'u1_7' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_25 : Operation 201 [2/2] (0.69ns)   --->   "%u0_7 = load i3 %local_A_0_addr_61" [./dut.cpp:14581]   --->   Operation 201 'load' 'u0_7' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 26 <SV = 12> <Delay = 1.91>
ST_26 : Operation 202 [1/2] (0.69ns)   --->   "%u1 = load i3 %local_B_0_addr_60" [./dut.cpp:14563]   --->   Operation 202 'load' 'u1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_26 : Operation 203 [1/2] (0.69ns)   --->   "%u0 = load i3 %local_B_0_addr_61" [./dut.cpp:14564]   --->   Operation 203 'load' 'u0' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_26 : Operation 204 [1/1] (0.00ns)   --->   "%v1_V = bitcast i32 %u7" [./dut.cpp:14565]   --->   Operation 204 'bitcast' 'v1_V' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 205 [1/1] (0.00ns)   --->   "%v2_V_168 = bitcast i32 %u6" [./dut.cpp:14565]   --->   Operation 205 'bitcast' 'v2_V_168' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 206 [1/1] (0.00ns)   --->   "%v2_V_167 = bitcast i32 %u5" [./dut.cpp:14565]   --->   Operation 206 'bitcast' 'v2_V_167' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 207 [1/1] (0.00ns)   --->   "%v2_V_166 = bitcast i32 %u4" [./dut.cpp:14565]   --->   Operation 207 'bitcast' 'v2_V_166' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 208 [1/1] (0.00ns)   --->   "%v2_V_165 = bitcast i32 %u3" [./dut.cpp:14565]   --->   Operation 208 'bitcast' 'v2_V_165' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 209 [1/1] (0.00ns)   --->   "%v2_V_164 = bitcast i32 %u2" [./dut.cpp:14565]   --->   Operation 209 'bitcast' 'v2_V_164' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 210 [1/1] (0.00ns)   --->   "%v2_V_163 = bitcast i32 %u1" [./dut.cpp:14565]   --->   Operation 210 'bitcast' 'v2_V_163' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 211 [1/1] (0.00ns)   --->   "%v2_V = bitcast i32 %u0" [./dut.cpp:14565]   --->   Operation 211 'bitcast' 'v2_V' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 212 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32, i32 %v1_V, i32 %v2_V_168, i32 %v2_V_167, i32 %v2_V_166, i32 %v2_V_165, i32 %v2_V_164, i32 %v2_V_163, i32 %v2_V"   --->   Operation 212 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 213 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_B_PE_9_1_x278, i256 %p_Result_s" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 213 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_26 : Operation 214 [1/2] (0.69ns)   --->   "%u1_7 = load i3 %local_A_0_addr_60" [./dut.cpp:14580]   --->   Operation 214 'load' 'u1_7' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_26 : Operation 215 [1/2] (0.69ns)   --->   "%u0_7 = load i3 %local_A_0_addr_61" [./dut.cpp:14581]   --->   Operation 215 'load' 'u0_7' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_26 : Operation 216 [1/1] (0.00ns)   --->   "%v1_V_7 = bitcast i32 %u7_7" [./dut.cpp:14582]   --->   Operation 216 'bitcast' 'v1_V_7' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 217 [1/1] (0.00ns)   --->   "%v2_V_175 = bitcast i32 %u6_7" [./dut.cpp:14582]   --->   Operation 217 'bitcast' 'v2_V_175' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 218 [1/1] (0.00ns)   --->   "%v2_V_174 = bitcast i32 %u5_7" [./dut.cpp:14582]   --->   Operation 218 'bitcast' 'v2_V_174' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 219 [1/1] (0.00ns)   --->   "%v2_V_173 = bitcast i32 %u4_7" [./dut.cpp:14582]   --->   Operation 219 'bitcast' 'v2_V_173' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 220 [1/1] (0.00ns)   --->   "%v2_V_172 = bitcast i32 %u3_7" [./dut.cpp:14582]   --->   Operation 220 'bitcast' 'v2_V_172' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 221 [1/1] (0.00ns)   --->   "%v2_V_171 = bitcast i32 %u2_7" [./dut.cpp:14582]   --->   Operation 221 'bitcast' 'v2_V_171' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 222 [1/1] (0.00ns)   --->   "%v2_V_170 = bitcast i32 %u1_7" [./dut.cpp:14582]   --->   Operation 222 'bitcast' 'v2_V_170' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 223 [1/1] (0.00ns)   --->   "%v2_V_169 = bitcast i32 %u0_7" [./dut.cpp:14582]   --->   Operation 223 'bitcast' 'v2_V_169' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 224 [1/1] (0.00ns)   --->   "%p_Result_7 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32, i32 %v1_V_7, i32 %v2_V_175, i32 %v2_V_174, i32 %v2_V_173, i32 %v2_V_172, i32 %v2_V_171, i32 %v2_V_170, i32 %v2_V_169"   --->   Operation 224 'bitconcatenate' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 225 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_8_2_x242, i256 %p_Result_7" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 225 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_26 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 226 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c6.V') with incoming values : ('add_ln691') [17]  (0.387 ns)

 <State 2>: 0.706ns
The critical path consists of the following:
	'phi' operation ('c6.V') with incoming values : ('add_ln691') [17]  (0 ns)
	'add' operation ('add_ln691') [18]  (0.706 ns)

 <State 3>: 1.92ns
The critical path consists of the following:
	'phi' operation ('c7.V') with incoming values : ('add_ln691_45') [27]  (0 ns)
	'add' operation ('add_ln14508', ./dut.cpp:14508) [31]  (0.725 ns)
	'getelementptr' operation ('local_C_addr', ./dut.cpp:14508) [33]  (0 ns)
	'store' operation ('store_ln14508', ./dut.cpp:14508) of constant 0 on array 'local_C', ./dut.cpp:14495 [39]  (1.2 ns)

 <State 4>: 0.706ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_46') [62]  (0 ns)
	'add' operation ('add_ln691_46') [63]  (0.706 ns)

 <State 5>: 0.706ns
The critical path consists of the following:
	'phi' operation ('c6.V') with incoming values : ('add_ln691_47') [72]  (0 ns)
	'add' operation ('add_ln691_47') [73]  (0.706 ns)

 <State 6>: 1.85ns
The critical path consists of the following:
	fifo read on port 'fifo_A_PE_8_1_x241' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [94]  (1.22 ns)
	blocking operation 0.637 ns on control path)

 <State 7>: 1.87ns
The critical path consists of the following:
	fifo read on port 'fifo_B_PE_8_1_x277' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [114]  (1.22 ns)
	blocking operation 0.656 ns on control path)

 <State 8>: 1.35ns
The critical path consists of the following:
	'load' operation ('local_C_load', ./dut.cpp:14547) on array 'local_C', ./dut.cpp:14495 [134]  (1.2 ns)
	blocking operation 0.155 ns on control path)

 <State 9>: 1.2ns
The critical path consists of the following:
	'load' operation ('local_C_load', ./dut.cpp:14547) on array 'local_C', ./dut.cpp:14495 [134]  (1.2 ns)

 <State 10>: 1.87ns
The critical path consists of the following:
	'phi' operation ('empty_2081', ./dut.cpp:14547) with incoming values : ('local_C_load', ./dut.cpp:14547) ('add', ./dut.cpp:14547) [138]  (0 ns)
	fifo write on port 'fifo_C_drain_PE_8_1_x2104' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [158]  (1.22 ns)
	blocking operation 0.656 ns on control path)

 <State 11>: 0.699ns
The critical path consists of the following:
	'load' operation ('local_A_0_load', ./dut.cpp:14547) on array 'local_A[0]', ./dut.cpp:14493 [147]  (0.699 ns)

 <State 12>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul', ./dut.cpp:14547) [150]  (2.32 ns)

 <State 13>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul', ./dut.cpp:14547) [150]  (2.32 ns)

 <State 14>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul', ./dut.cpp:14547) [150]  (2.32 ns)

 <State 15>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul', ./dut.cpp:14547) [150]  (2.32 ns)

 <State 16>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add', ./dut.cpp:14547) [151]  (2.34 ns)

 <State 17>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add', ./dut.cpp:14547) [151]  (2.34 ns)

 <State 18>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add', ./dut.cpp:14547) [151]  (2.34 ns)

 <State 19>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add', ./dut.cpp:14547) [151]  (2.34 ns)

 <State 20>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add', ./dut.cpp:14547) [151]  (2.34 ns)

 <State 21>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add', ./dut.cpp:14547) [151]  (2.34 ns)

 <State 22>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add', ./dut.cpp:14547) [151]  (2.34 ns)

 <State 23>: 0.699ns
The critical path consists of the following:
	'load' operation ('u7', ./dut.cpp:14557) on array 'local_B[0]', ./dut.cpp:14494 [161]  (0.699 ns)

 <State 24>: 0.699ns
The critical path consists of the following:
	'load' operation ('u5', ./dut.cpp:14559) on array 'local_B[0]', ./dut.cpp:14494 [163]  (0.699 ns)

 <State 25>: 0.699ns
The critical path consists of the following:
	'load' operation ('u3', ./dut.cpp:14561) on array 'local_B[0]', ./dut.cpp:14494 [165]  (0.699 ns)

 <State 26>: 1.92ns
The critical path consists of the following:
	'load' operation ('u1', ./dut.cpp:14563) on array 'local_B[0]', ./dut.cpp:14494 [167]  (0.699 ns)
	fifo write on port 'fifo_B_PE_9_1_x278' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [178]  (1.22 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
