$date
	Mon Sep 01 11:46:04 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Dff_tb $end
$var wire 1 ! qbar $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ d $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 1 $ d $end
$var wire 1 ! qbar $end
$var reg 1 " q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
x"
x!
$end
#5000
1!
0"
1#
#10000
0#
1$
#15000
0!
1"
1#
#20000
0#
0$
#25000
1!
0"
1#
#30000
0#
1$
#35000
0!
1"
1#
#40000
0#
