ARM GAS  /tmp/ccSkDRYy.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"spi.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_SPI2_Init,"ax",%progbits
  20              		.align	1
  21              		.global	MX_SPI2_Init
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_SPI2_Init:
  27              	.LFB134:
  28              		.file 1 "Core/Src/spi.c"
   1:Core/Src/spi.c **** /* USER CODE BEGIN Header */
   2:Core/Src/spi.c **** /**
   3:Core/Src/spi.c ****   ******************************************************************************
   4:Core/Src/spi.c ****   * @file    spi.c
   5:Core/Src/spi.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/spi.c ****   *          of the SPI instances.
   7:Core/Src/spi.c ****   ******************************************************************************
   8:Core/Src/spi.c ****   * @attention
   9:Core/Src/spi.c ****   *
  10:Core/Src/spi.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/spi.c ****   * All rights reserved.
  12:Core/Src/spi.c ****   *
  13:Core/Src/spi.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/spi.c ****   * in the root directory of this software component.
  15:Core/Src/spi.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/spi.c ****   *
  17:Core/Src/spi.c ****   ******************************************************************************
  18:Core/Src/spi.c ****   */
  19:Core/Src/spi.c **** /* USER CODE END Header */
  20:Core/Src/spi.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/spi.c **** #include "spi.h"
  22:Core/Src/spi.c **** 
  23:Core/Src/spi.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/spi.c **** 
  25:Core/Src/spi.c **** /* USER CODE END 0 */
  26:Core/Src/spi.c **** 
  27:Core/Src/spi.c **** SPI_HandleTypeDef hspi2;
  28:Core/Src/spi.c **** 
  29:Core/Src/spi.c **** /* SPI2 init function */
  30:Core/Src/spi.c **** void MX_SPI2_Init(void)
ARM GAS  /tmp/ccSkDRYy.s 			page 2


  31:Core/Src/spi.c **** {
  29              		.loc 1 31 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 3, -8
  36              		.cfi_offset 14, -4
  32:Core/Src/spi.c **** 
  33:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_Init 0 */
  34:Core/Src/spi.c **** 
  35:Core/Src/spi.c ****   /* USER CODE END SPI2_Init 0 */
  36:Core/Src/spi.c **** 
  37:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_Init 1 */
  38:Core/Src/spi.c **** 
  39:Core/Src/spi.c ****   /* USER CODE END SPI2_Init 1 */
  40:Core/Src/spi.c ****   hspi2.Instance = SPI2;
  37              		.loc 1 40 3 view .LVU1
  38              		.loc 1 40 18 is_stmt 0 view .LVU2
  39 0002 0B48     		ldr	r0, .L5
  40 0004 0B4B     		ldr	r3, .L5+4
  41 0006 0360     		str	r3, [r0]
  41:Core/Src/spi.c ****   hspi2.Init.Mode = SPI_MODE_SLAVE;
  42              		.loc 1 41 3 is_stmt 1 view .LVU3
  43              		.loc 1 41 19 is_stmt 0 view .LVU4
  44 0008 0023     		movs	r3, #0
  45 000a 4360     		str	r3, [r0, #4]
  42:Core/Src/spi.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
  46              		.loc 1 42 3 is_stmt 1 view .LVU5
  47              		.loc 1 42 24 is_stmt 0 view .LVU6
  48 000c 8360     		str	r3, [r0, #8]
  43:Core/Src/spi.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
  49              		.loc 1 43 3 is_stmt 1 view .LVU7
  50              		.loc 1 43 23 is_stmt 0 view .LVU8
  51 000e C360     		str	r3, [r0, #12]
  44:Core/Src/spi.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
  52              		.loc 1 44 3 is_stmt 1 view .LVU9
  53              		.loc 1 44 26 is_stmt 0 view .LVU10
  54 0010 0361     		str	r3, [r0, #16]
  45:Core/Src/spi.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
  55              		.loc 1 45 3 is_stmt 1 view .LVU11
  56              		.loc 1 45 23 is_stmt 0 view .LVU12
  57 0012 4361     		str	r3, [r0, #20]
  46:Core/Src/spi.c ****   hspi2.Init.NSS = SPI_NSS_HARD_INPUT;
  58              		.loc 1 46 3 is_stmt 1 view .LVU13
  59              		.loc 1 46 18 is_stmt 0 view .LVU14
  60 0014 8361     		str	r3, [r0, #24]
  47:Core/Src/spi.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
  61              		.loc 1 47 3 is_stmt 1 view .LVU15
  62              		.loc 1 47 23 is_stmt 0 view .LVU16
  63 0016 0362     		str	r3, [r0, #32]
  48:Core/Src/spi.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
  64              		.loc 1 48 3 is_stmt 1 view .LVU17
  65              		.loc 1 48 21 is_stmt 0 view .LVU18
  66 0018 4362     		str	r3, [r0, #36]
  49:Core/Src/spi.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
ARM GAS  /tmp/ccSkDRYy.s 			page 3


  67              		.loc 1 49 3 is_stmt 1 view .LVU19
  68              		.loc 1 49 29 is_stmt 0 view .LVU20
  69 001a 8362     		str	r3, [r0, #40]
  50:Core/Src/spi.c ****   hspi2.Init.CRCPolynomial = 10;
  70              		.loc 1 50 3 is_stmt 1 view .LVU21
  71              		.loc 1 50 28 is_stmt 0 view .LVU22
  72 001c 0A23     		movs	r3, #10
  73 001e C362     		str	r3, [r0, #44]
  51:Core/Src/spi.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
  74              		.loc 1 51 3 is_stmt 1 view .LVU23
  75              		.loc 1 51 7 is_stmt 0 view .LVU24
  76 0020 FFF7FEFF 		bl	HAL_SPI_Init
  77              	.LVL0:
  78              		.loc 1 51 6 view .LVU25
  79 0024 00B9     		cbnz	r0, .L4
  80              	.L1:
  52:Core/Src/spi.c ****   {
  53:Core/Src/spi.c ****     Error_Handler();
  54:Core/Src/spi.c ****   }
  55:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_Init 2 */
  56:Core/Src/spi.c **** 
  57:Core/Src/spi.c ****   /* USER CODE END SPI2_Init 2 */
  58:Core/Src/spi.c **** 
  59:Core/Src/spi.c **** }
  81              		.loc 1 59 1 view .LVU26
  82 0026 08BD     		pop	{r3, pc}
  83              	.L4:
  53:Core/Src/spi.c ****   }
  84              		.loc 1 53 5 is_stmt 1 view .LVU27
  85 0028 FFF7FEFF 		bl	Error_Handler
  86              	.LVL1:
  87              		.loc 1 59 1 is_stmt 0 view .LVU28
  88 002c FBE7     		b	.L1
  89              	.L6:
  90 002e 00BF     		.align	2
  91              	.L5:
  92 0030 00000000 		.word	.LANCHOR0
  93 0034 00380040 		.word	1073756160
  94              		.cfi_endproc
  95              	.LFE134:
  97              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
  98              		.align	1
  99              		.global	HAL_SPI_MspInit
 100              		.syntax unified
 101              		.thumb
 102              		.thumb_func
 104              	HAL_SPI_MspInit:
 105              	.LVL2:
 106              	.LFB135:
  60:Core/Src/spi.c **** 
  61:Core/Src/spi.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
  62:Core/Src/spi.c **** {
 107              		.loc 1 62 1 is_stmt 1 view -0
 108              		.cfi_startproc
 109              		@ args = 0, pretend = 0, frame = 32
 110              		@ frame_needed = 0, uses_anonymous_args = 0
 111              		.loc 1 62 1 is_stmt 0 view .LVU30
ARM GAS  /tmp/ccSkDRYy.s 			page 4


 112 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 113              		.cfi_def_cfa_offset 20
 114              		.cfi_offset 4, -20
 115              		.cfi_offset 5, -16
 116              		.cfi_offset 6, -12
 117              		.cfi_offset 7, -8
 118              		.cfi_offset 14, -4
 119 0002 89B0     		sub	sp, sp, #36
 120              		.cfi_def_cfa_offset 56
  63:Core/Src/spi.c **** 
  64:Core/Src/spi.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 121              		.loc 1 64 3 is_stmt 1 view .LVU31
 122              		.loc 1 64 20 is_stmt 0 view .LVU32
 123 0004 0023     		movs	r3, #0
 124 0006 0393     		str	r3, [sp, #12]
 125 0008 0493     		str	r3, [sp, #16]
 126 000a 0593     		str	r3, [sp, #20]
 127 000c 0693     		str	r3, [sp, #24]
 128 000e 0793     		str	r3, [sp, #28]
  65:Core/Src/spi.c ****   if(spiHandle->Instance==SPI2)
 129              		.loc 1 65 3 is_stmt 1 view .LVU33
 130              		.loc 1 65 15 is_stmt 0 view .LVU34
 131 0010 0268     		ldr	r2, [r0]
 132              		.loc 1 65 5 view .LVU35
 133 0012 1F4B     		ldr	r3, .L11
 134 0014 9A42     		cmp	r2, r3
 135 0016 01D0     		beq	.L10
 136              	.LVL3:
 137              	.L7:
  66:Core/Src/spi.c ****   {
  67:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspInit 0 */
  68:Core/Src/spi.c **** 
  69:Core/Src/spi.c ****   /* USER CODE END SPI2_MspInit 0 */
  70:Core/Src/spi.c ****     /* SPI2 clock enable */
  71:Core/Src/spi.c ****     __HAL_RCC_SPI2_CLK_ENABLE();
  72:Core/Src/spi.c **** 
  73:Core/Src/spi.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
  74:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
  75:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
  76:Core/Src/spi.c ****     PC2     ------> SPI2_MISO
  77:Core/Src/spi.c ****     PC3     ------> SPI2_MOSI
  78:Core/Src/spi.c ****     PB12     ------> SPI2_NSS
  79:Core/Src/spi.c ****     PB13     ------> SPI2_SCK
  80:Core/Src/spi.c ****     */
  81:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
  82:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  83:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
  84:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  85:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
  86:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
  87:Core/Src/spi.c **** 
  88:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
  89:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  90:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
  91:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  92:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
  93:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
ARM GAS  /tmp/ccSkDRYy.s 			page 5


  94:Core/Src/spi.c **** 
  95:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspInit 1 */
  96:Core/Src/spi.c **** 
  97:Core/Src/spi.c ****   /* USER CODE END SPI2_MspInit 1 */
  98:Core/Src/spi.c ****   }
  99:Core/Src/spi.c **** }
 138              		.loc 1 99 1 view .LVU36
 139 0018 09B0     		add	sp, sp, #36
 140              		.cfi_remember_state
 141              		.cfi_def_cfa_offset 20
 142              		@ sp needed
 143 001a F0BD     		pop	{r4, r5, r6, r7, pc}
 144              	.LVL4:
 145              	.L10:
 146              		.cfi_restore_state
  71:Core/Src/spi.c **** 
 147              		.loc 1 71 5 is_stmt 1 view .LVU37
 148              	.LBB2:
  71:Core/Src/spi.c **** 
 149              		.loc 1 71 5 view .LVU38
 150 001c 0024     		movs	r4, #0
 151 001e 0094     		str	r4, [sp]
  71:Core/Src/spi.c **** 
 152              		.loc 1 71 5 view .LVU39
 153 0020 03F50033 		add	r3, r3, #131072
 154 0024 1A6C     		ldr	r2, [r3, #64]
 155 0026 42F48042 		orr	r2, r2, #16384
 156 002a 1A64     		str	r2, [r3, #64]
  71:Core/Src/spi.c **** 
 157              		.loc 1 71 5 view .LVU40
 158 002c 1A6C     		ldr	r2, [r3, #64]
 159 002e 02F48042 		and	r2, r2, #16384
 160 0032 0092     		str	r2, [sp]
  71:Core/Src/spi.c **** 
 161              		.loc 1 71 5 view .LVU41
 162 0034 009A     		ldr	r2, [sp]
 163              	.LBE2:
  71:Core/Src/spi.c **** 
 164              		.loc 1 71 5 view .LVU42
  73:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 165              		.loc 1 73 5 view .LVU43
 166              	.LBB3:
  73:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 167              		.loc 1 73 5 view .LVU44
 168 0036 0194     		str	r4, [sp, #4]
  73:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 169              		.loc 1 73 5 view .LVU45
 170 0038 1A6B     		ldr	r2, [r3, #48]
 171 003a 42F00402 		orr	r2, r2, #4
 172 003e 1A63     		str	r2, [r3, #48]
  73:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 173              		.loc 1 73 5 view .LVU46
 174 0040 1A6B     		ldr	r2, [r3, #48]
 175 0042 02F00402 		and	r2, r2, #4
 176 0046 0192     		str	r2, [sp, #4]
  73:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 177              		.loc 1 73 5 view .LVU47
ARM GAS  /tmp/ccSkDRYy.s 			page 6


 178 0048 019A     		ldr	r2, [sp, #4]
 179              	.LBE3:
  73:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 180              		.loc 1 73 5 view .LVU48
  74:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 181              		.loc 1 74 5 view .LVU49
 182              	.LBB4:
  74:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 183              		.loc 1 74 5 view .LVU50
 184 004a 0294     		str	r4, [sp, #8]
  74:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 185              		.loc 1 74 5 view .LVU51
 186 004c 1A6B     		ldr	r2, [r3, #48]
 187 004e 42F00202 		orr	r2, r2, #2
 188 0052 1A63     		str	r2, [r3, #48]
  74:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 189              		.loc 1 74 5 view .LVU52
 190 0054 1B6B     		ldr	r3, [r3, #48]
 191 0056 03F00203 		and	r3, r3, #2
 192 005a 0293     		str	r3, [sp, #8]
  74:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 193              		.loc 1 74 5 view .LVU53
 194 005c 029B     		ldr	r3, [sp, #8]
 195              	.LBE4:
  74:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 196              		.loc 1 74 5 view .LVU54
  81:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 197              		.loc 1 81 5 view .LVU55
  81:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 198              		.loc 1 81 25 is_stmt 0 view .LVU56
 199 005e 0C23     		movs	r3, #12
 200 0060 0393     		str	r3, [sp, #12]
  82:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 201              		.loc 1 82 5 is_stmt 1 view .LVU57
  82:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 202              		.loc 1 82 26 is_stmt 0 view .LVU58
 203 0062 0227     		movs	r7, #2
 204 0064 0497     		str	r7, [sp, #16]
  83:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 205              		.loc 1 83 5 is_stmt 1 view .LVU59
  84:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 206              		.loc 1 84 5 view .LVU60
  84:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 207              		.loc 1 84 27 is_stmt 0 view .LVU61
 208 0066 0326     		movs	r6, #3
 209 0068 0696     		str	r6, [sp, #24]
  85:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 210              		.loc 1 85 5 is_stmt 1 view .LVU62
  85:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 211              		.loc 1 85 31 is_stmt 0 view .LVU63
 212 006a 0525     		movs	r5, #5
 213 006c 0795     		str	r5, [sp, #28]
  86:Core/Src/spi.c **** 
 214              		.loc 1 86 5 is_stmt 1 view .LVU64
 215 006e 0DEB0301 		add	r1, sp, r3
 216 0072 0848     		ldr	r0, .L11+4
 217              	.LVL5:
ARM GAS  /tmp/ccSkDRYy.s 			page 7


  86:Core/Src/spi.c **** 
 218              		.loc 1 86 5 is_stmt 0 view .LVU65
 219 0074 FFF7FEFF 		bl	HAL_GPIO_Init
 220              	.LVL6:
  88:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 221              		.loc 1 88 5 is_stmt 1 view .LVU66
  88:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 222              		.loc 1 88 25 is_stmt 0 view .LVU67
 223 0078 4FF44053 		mov	r3, #12288
 224 007c 0393     		str	r3, [sp, #12]
  89:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 225              		.loc 1 89 5 is_stmt 1 view .LVU68
  89:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 226              		.loc 1 89 26 is_stmt 0 view .LVU69
 227 007e 0497     		str	r7, [sp, #16]
  90:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 228              		.loc 1 90 5 is_stmt 1 view .LVU70
  90:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 229              		.loc 1 90 26 is_stmt 0 view .LVU71
 230 0080 0594     		str	r4, [sp, #20]
  91:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 231              		.loc 1 91 5 is_stmt 1 view .LVU72
  91:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 232              		.loc 1 91 27 is_stmt 0 view .LVU73
 233 0082 0696     		str	r6, [sp, #24]
  92:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 234              		.loc 1 92 5 is_stmt 1 view .LVU74
  92:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 235              		.loc 1 92 31 is_stmt 0 view .LVU75
 236 0084 0795     		str	r5, [sp, #28]
  93:Core/Src/spi.c **** 
 237              		.loc 1 93 5 is_stmt 1 view .LVU76
 238 0086 03A9     		add	r1, sp, #12
 239 0088 0348     		ldr	r0, .L11+8
 240 008a FFF7FEFF 		bl	HAL_GPIO_Init
 241              	.LVL7:
 242              		.loc 1 99 1 is_stmt 0 view .LVU77
 243 008e C3E7     		b	.L7
 244              	.L12:
 245              		.align	2
 246              	.L11:
 247 0090 00380040 		.word	1073756160
 248 0094 00080240 		.word	1073874944
 249 0098 00040240 		.word	1073873920
 250              		.cfi_endproc
 251              	.LFE135:
 253              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 254              		.align	1
 255              		.global	HAL_SPI_MspDeInit
 256              		.syntax unified
 257              		.thumb
 258              		.thumb_func
 260              	HAL_SPI_MspDeInit:
 261              	.LVL8:
 262              	.LFB136:
 100:Core/Src/spi.c **** 
 101:Core/Src/spi.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
ARM GAS  /tmp/ccSkDRYy.s 			page 8


 102:Core/Src/spi.c **** {
 263              		.loc 1 102 1 is_stmt 1 view -0
 264              		.cfi_startproc
 265              		@ args = 0, pretend = 0, frame = 0
 266              		@ frame_needed = 0, uses_anonymous_args = 0
 267              		.loc 1 102 1 is_stmt 0 view .LVU79
 268 0000 08B5     		push	{r3, lr}
 269              		.cfi_def_cfa_offset 8
 270              		.cfi_offset 3, -8
 271              		.cfi_offset 14, -4
 103:Core/Src/spi.c **** 
 104:Core/Src/spi.c ****   if(spiHandle->Instance==SPI2)
 272              		.loc 1 104 3 is_stmt 1 view .LVU80
 273              		.loc 1 104 15 is_stmt 0 view .LVU81
 274 0002 0268     		ldr	r2, [r0]
 275              		.loc 1 104 5 view .LVU82
 276 0004 094B     		ldr	r3, .L17
 277 0006 9A42     		cmp	r2, r3
 278 0008 00D0     		beq	.L16
 279              	.LVL9:
 280              	.L13:
 105:Core/Src/spi.c ****   {
 106:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspDeInit 0 */
 107:Core/Src/spi.c **** 
 108:Core/Src/spi.c ****   /* USER CODE END SPI2_MspDeInit 0 */
 109:Core/Src/spi.c ****     /* Peripheral clock disable */
 110:Core/Src/spi.c ****     __HAL_RCC_SPI2_CLK_DISABLE();
 111:Core/Src/spi.c **** 
 112:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 113:Core/Src/spi.c ****     PC2     ------> SPI2_MISO
 114:Core/Src/spi.c ****     PC3     ------> SPI2_MOSI
 115:Core/Src/spi.c ****     PB12     ------> SPI2_NSS
 116:Core/Src/spi.c ****     PB13     ------> SPI2_SCK
 117:Core/Src/spi.c ****     */
 118:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_2|GPIO_PIN_3);
 119:Core/Src/spi.c **** 
 120:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_12|GPIO_PIN_13);
 121:Core/Src/spi.c **** 
 122:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspDeInit 1 */
 123:Core/Src/spi.c **** 
 124:Core/Src/spi.c ****   /* USER CODE END SPI2_MspDeInit 1 */
 125:Core/Src/spi.c ****   }
 126:Core/Src/spi.c **** }
 281              		.loc 1 126 1 view .LVU83
 282 000a 08BD     		pop	{r3, pc}
 283              	.LVL10:
 284              	.L16:
 110:Core/Src/spi.c **** 
 285              		.loc 1 110 5 is_stmt 1 view .LVU84
 286 000c 084A     		ldr	r2, .L17+4
 287 000e 136C     		ldr	r3, [r2, #64]
 288 0010 23F48043 		bic	r3, r3, #16384
 289 0014 1364     		str	r3, [r2, #64]
 118:Core/Src/spi.c **** 
 290              		.loc 1 118 5 view .LVU85
 291 0016 0C21     		movs	r1, #12
 292 0018 0648     		ldr	r0, .L17+8
ARM GAS  /tmp/ccSkDRYy.s 			page 9


 293              	.LVL11:
 118:Core/Src/spi.c **** 
 294              		.loc 1 118 5 is_stmt 0 view .LVU86
 295 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 296              	.LVL12:
 120:Core/Src/spi.c **** 
 297              		.loc 1 120 5 is_stmt 1 view .LVU87
 298 001e 4FF44051 		mov	r1, #12288
 299 0022 0548     		ldr	r0, .L17+12
 300 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 301              	.LVL13:
 302              		.loc 1 126 1 is_stmt 0 view .LVU88
 303 0028 EFE7     		b	.L13
 304              	.L18:
 305 002a 00BF     		.align	2
 306              	.L17:
 307 002c 00380040 		.word	1073756160
 308 0030 00380240 		.word	1073887232
 309 0034 00080240 		.word	1073874944
 310 0038 00040240 		.word	1073873920
 311              		.cfi_endproc
 312              	.LFE136:
 314              		.global	hspi2
 315              		.section	.bss.hspi2,"aw",%nobits
 316              		.align	2
 317              		.set	.LANCHOR0,. + 0
 320              	hspi2:
 321 0000 00000000 		.space	88
 321      00000000 
 321      00000000 
 321      00000000 
 321      00000000 
 322              		.text
 323              	.Letext0:
 324              		.file 2 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_types.h"
 325              		.file 3 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 326              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f405xx.h"
 327              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 328              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 329              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 330              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 331              		.file 9 "Core/Inc/main.h"
 332              		.file 10 "Core/Inc/spi.h"
ARM GAS  /tmp/ccSkDRYy.s 			page 10


DEFINED SYMBOLS
                            *ABS*:0000000000000000 spi.c
     /tmp/ccSkDRYy.s:20     .text.MX_SPI2_Init:0000000000000000 $t
     /tmp/ccSkDRYy.s:26     .text.MX_SPI2_Init:0000000000000000 MX_SPI2_Init
     /tmp/ccSkDRYy.s:92     .text.MX_SPI2_Init:0000000000000030 $d
     /tmp/ccSkDRYy.s:98     .text.HAL_SPI_MspInit:0000000000000000 $t
     /tmp/ccSkDRYy.s:104    .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
     /tmp/ccSkDRYy.s:247    .text.HAL_SPI_MspInit:0000000000000090 $d
     /tmp/ccSkDRYy.s:254    .text.HAL_SPI_MspDeInit:0000000000000000 $t
     /tmp/ccSkDRYy.s:260    .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
     /tmp/ccSkDRYy.s:307    .text.HAL_SPI_MspDeInit:000000000000002c $d
     /tmp/ccSkDRYy.s:320    .bss.hspi2:0000000000000000 hspi2
     /tmp/ccSkDRYy.s:316    .bss.hspi2:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_SPI_Init
Error_Handler
HAL_GPIO_Init
HAL_GPIO_DeInit
