#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1fe21a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1fe2330 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1fefd10 .functor NOT 1, L_0x201be60, C4<0>, C4<0>, C4<0>;
L_0x201bbc0 .functor XOR 1, L_0x201ba60, L_0x201bb20, C4<0>, C4<0>;
L_0x201bd50 .functor XOR 1, L_0x201bbc0, L_0x201bc80, C4<0>, C4<0>;
v0x2017020_0 .net *"_ivl_10", 0 0, L_0x201bc80;  1 drivers
v0x2017120_0 .net *"_ivl_12", 0 0, L_0x201bd50;  1 drivers
v0x2017200_0 .net *"_ivl_2", 0 0, L_0x2019020;  1 drivers
v0x20172c0_0 .net *"_ivl_4", 0 0, L_0x201ba60;  1 drivers
v0x20173a0_0 .net *"_ivl_6", 0 0, L_0x201bb20;  1 drivers
v0x20174d0_0 .net *"_ivl_8", 0 0, L_0x201bbc0;  1 drivers
v0x20175b0_0 .net "a", 0 0, v0x2013620_0;  1 drivers
v0x2017650_0 .net "b", 0 0, v0x20136c0_0;  1 drivers
v0x20176f0_0 .net "c", 0 0, v0x2013760_0;  1 drivers
v0x2017790_0 .var "clk", 0 0;
v0x2017830_0 .net "d", 0 0, v0x20138a0_0;  1 drivers
v0x20178d0_0 .net "q_dut", 0 0, L_0x201b900;  1 drivers
v0x2017970_0 .net "q_ref", 0 0, L_0x2018010;  1 drivers
v0x2017a10_0 .var/2u "stats1", 159 0;
v0x2017ab0_0 .var/2u "strobe", 0 0;
v0x2017b50_0 .net "tb_match", 0 0, L_0x201be60;  1 drivers
v0x2017c10_0 .net "tb_mismatch", 0 0, L_0x1fefd10;  1 drivers
v0x2017cd0_0 .net "wavedrom_enable", 0 0, v0x2013990_0;  1 drivers
v0x2017d70_0 .net "wavedrom_title", 511 0, v0x2013a30_0;  1 drivers
L_0x2019020 .concat [ 1 0 0 0], L_0x2018010;
L_0x201ba60 .concat [ 1 0 0 0], L_0x2018010;
L_0x201bb20 .concat [ 1 0 0 0], L_0x201b900;
L_0x201bc80 .concat [ 1 0 0 0], L_0x2018010;
L_0x201be60 .cmp/eeq 1, L_0x2019020, L_0x201bd50;
S_0x1fe24c0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1fe2330;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1fcdea0 .functor NOT 1, v0x2013620_0, C4<0>, C4<0>, C4<0>;
L_0x1fe2c20 .functor XOR 1, L_0x1fcdea0, v0x20136c0_0, C4<0>, C4<0>;
L_0x1fefd80 .functor XOR 1, L_0x1fe2c20, v0x2013760_0, C4<0>, C4<0>;
L_0x2018010 .functor XOR 1, L_0x1fefd80, v0x20138a0_0, C4<0>, C4<0>;
v0x1feff80_0 .net *"_ivl_0", 0 0, L_0x1fcdea0;  1 drivers
v0x1ff0020_0 .net *"_ivl_2", 0 0, L_0x1fe2c20;  1 drivers
v0x1fcdff0_0 .net *"_ivl_4", 0 0, L_0x1fefd80;  1 drivers
v0x1fce090_0 .net "a", 0 0, v0x2013620_0;  alias, 1 drivers
v0x20129e0_0 .net "b", 0 0, v0x20136c0_0;  alias, 1 drivers
v0x2012af0_0 .net "c", 0 0, v0x2013760_0;  alias, 1 drivers
v0x2012bb0_0 .net "d", 0 0, v0x20138a0_0;  alias, 1 drivers
v0x2012c70_0 .net "q", 0 0, L_0x2018010;  alias, 1 drivers
S_0x2012dd0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1fe2330;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x2013620_0 .var "a", 0 0;
v0x20136c0_0 .var "b", 0 0;
v0x2013760_0 .var "c", 0 0;
v0x2013800_0 .net "clk", 0 0, v0x2017790_0;  1 drivers
v0x20138a0_0 .var "d", 0 0;
v0x2013990_0 .var "wavedrom_enable", 0 0;
v0x2013a30_0 .var "wavedrom_title", 511 0;
E_0x1fdd100/0 .event negedge, v0x2013800_0;
E_0x1fdd100/1 .event posedge, v0x2013800_0;
E_0x1fdd100 .event/or E_0x1fdd100/0, E_0x1fdd100/1;
E_0x1fdd350 .event posedge, v0x2013800_0;
E_0x1fc69f0 .event negedge, v0x2013800_0;
S_0x2013120 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x2012dd0;
 .timescale -12 -12;
v0x2013320_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2013420 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x2012dd0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2013b90 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1fe2330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x2018140 .functor NOT 1, v0x2013620_0, C4<0>, C4<0>, C4<0>;
L_0x20181b0 .functor NOT 1, v0x20136c0_0, C4<0>, C4<0>, C4<0>;
L_0x2018240 .functor AND 1, L_0x2018140, L_0x20181b0, C4<1>, C4<1>;
L_0x2018300 .functor NOT 1, v0x2013760_0, C4<0>, C4<0>, C4<0>;
L_0x20183a0 .functor AND 1, L_0x2018240, L_0x2018300, C4<1>, C4<1>;
L_0x20184b0 .functor AND 1, L_0x20183a0, v0x20138a0_0, C4<1>, C4<1>;
L_0x20185b0 .functor NOT 1, v0x2013620_0, C4<0>, C4<0>, C4<0>;
L_0x2018620 .functor NOT 1, v0x20136c0_0, C4<0>, C4<0>, C4<0>;
L_0x20186e0 .functor AND 1, L_0x20185b0, L_0x2018620, C4<1>, C4<1>;
L_0x20187f0 .functor AND 1, L_0x20186e0, v0x2013760_0, C4<1>, C4<1>;
L_0x2018910 .functor AND 1, L_0x20187f0, v0x20138a0_0, C4<1>, C4<1>;
L_0x2018980 .functor OR 1, L_0x20184b0, L_0x2018910, C4<0>, C4<0>;
L_0x2018b00 .functor NOT 1, v0x2013620_0, C4<0>, C4<0>, C4<0>;
L_0x2018b70 .functor AND 1, L_0x2018b00, v0x20136c0_0, C4<1>, C4<1>;
L_0x2018a90 .functor NOT 1, v0x2013760_0, C4<0>, C4<0>, C4<0>;
L_0x2018cb0 .functor AND 1, L_0x2018b70, L_0x2018a90, C4<1>, C4<1>;
L_0x2018e50 .functor AND 1, L_0x2018cb0, v0x20138a0_0, C4<1>, C4<1>;
L_0x2018f10 .functor OR 1, L_0x2018980, L_0x2018e50, C4<0>, C4<0>;
L_0x20190c0 .functor NOT 1, v0x2013620_0, C4<0>, C4<0>, C4<0>;
L_0x2019240 .functor AND 1, L_0x20190c0, v0x20136c0_0, C4<1>, C4<1>;
L_0x20194c0 .functor AND 1, L_0x2019240, v0x2013760_0, C4<1>, C4<1>;
L_0x2019690 .functor NOT 1, v0x20138a0_0, C4<0>, C4<0>, C4<0>;
L_0x20198d0 .functor AND 1, L_0x20194c0, L_0x2019690, C4<1>, C4<1>;
L_0x20199e0 .functor OR 1, L_0x2018f10, L_0x20198d0, C4<0>, C4<0>;
L_0x2019bc0 .functor NOT 1, v0x20136c0_0, C4<0>, C4<0>, C4<0>;
L_0x2019c30 .functor AND 1, v0x2013620_0, L_0x2019bc0, C4<1>, C4<1>;
L_0x2019dd0 .functor NOT 1, v0x2013760_0, C4<0>, C4<0>, C4<0>;
L_0x2019e40 .functor AND 1, L_0x2019c30, L_0x2019dd0, C4<1>, C4<1>;
L_0x201a040 .functor NOT 1, v0x20138a0_0, C4<0>, C4<0>, C4<0>;
L_0x201a0b0 .functor AND 1, L_0x2019e40, L_0x201a040, C4<1>, C4<1>;
L_0x201a2c0 .functor OR 1, L_0x20199e0, L_0x201a0b0, C4<0>, C4<0>;
L_0x201a3d0 .functor NOT 1, v0x20136c0_0, C4<0>, C4<0>, C4<0>;
L_0x201a550 .functor AND 1, v0x2013620_0, L_0x201a3d0, C4<1>, C4<1>;
L_0x201a610 .functor AND 1, L_0x201a550, v0x2013760_0, C4<1>, C4<1>;
L_0x201a7f0 .functor NOT 1, v0x20138a0_0, C4<0>, C4<0>, C4<0>;
L_0x201a860 .functor AND 1, L_0x201a610, L_0x201a7f0, C4<1>, C4<1>;
L_0x201aaa0 .functor OR 1, L_0x201a2c0, L_0x201a860, C4<0>, C4<0>;
L_0x201abb0 .functor AND 1, v0x2013620_0, v0x20136c0_0, C4<1>, C4<1>;
L_0x201ad60 .functor NOT 1, v0x2013760_0, C4<0>, C4<0>, C4<0>;
L_0x201add0 .functor AND 1, L_0x201abb0, L_0x201ad60, C4<1>, C4<1>;
L_0x201b030 .functor NOT 1, v0x20138a0_0, C4<0>, C4<0>, C4<0>;
L_0x201b0a0 .functor AND 1, L_0x201add0, L_0x201b030, C4<1>, C4<1>;
L_0x201b310 .functor OR 1, L_0x201aaa0, L_0x201b0a0, C4<0>, C4<0>;
L_0x201b420 .functor AND 1, v0x2013620_0, v0x20136c0_0, C4<1>, C4<1>;
L_0x201b600 .functor AND 1, L_0x201b420, v0x2013760_0, C4<1>, C4<1>;
L_0x201b6c0 .functor AND 1, L_0x201b600, v0x20138a0_0, C4<1>, C4<1>;
L_0x201b900 .functor OR 1, L_0x201b310, L_0x201b6c0, C4<0>, C4<0>;
v0x2013e80_0 .net *"_ivl_0", 0 0, L_0x2018140;  1 drivers
v0x2013f60_0 .net *"_ivl_10", 0 0, L_0x20184b0;  1 drivers
v0x2014040_0 .net *"_ivl_12", 0 0, L_0x20185b0;  1 drivers
v0x2014130_0 .net *"_ivl_14", 0 0, L_0x2018620;  1 drivers
v0x2014210_0 .net *"_ivl_16", 0 0, L_0x20186e0;  1 drivers
v0x2014340_0 .net *"_ivl_18", 0 0, L_0x20187f0;  1 drivers
v0x2014420_0 .net *"_ivl_2", 0 0, L_0x20181b0;  1 drivers
v0x2014500_0 .net *"_ivl_20", 0 0, L_0x2018910;  1 drivers
v0x20145e0_0 .net *"_ivl_22", 0 0, L_0x2018980;  1 drivers
v0x20146c0_0 .net *"_ivl_24", 0 0, L_0x2018b00;  1 drivers
v0x20147a0_0 .net *"_ivl_26", 0 0, L_0x2018b70;  1 drivers
v0x2014880_0 .net *"_ivl_28", 0 0, L_0x2018a90;  1 drivers
v0x2014960_0 .net *"_ivl_30", 0 0, L_0x2018cb0;  1 drivers
v0x2014a40_0 .net *"_ivl_32", 0 0, L_0x2018e50;  1 drivers
v0x2014b20_0 .net *"_ivl_34", 0 0, L_0x2018f10;  1 drivers
v0x2014c00_0 .net *"_ivl_36", 0 0, L_0x20190c0;  1 drivers
v0x2014ce0_0 .net *"_ivl_38", 0 0, L_0x2019240;  1 drivers
v0x2014dc0_0 .net *"_ivl_4", 0 0, L_0x2018240;  1 drivers
v0x2014ea0_0 .net *"_ivl_40", 0 0, L_0x20194c0;  1 drivers
v0x2014f80_0 .net *"_ivl_42", 0 0, L_0x2019690;  1 drivers
v0x2015060_0 .net *"_ivl_44", 0 0, L_0x20198d0;  1 drivers
v0x2015140_0 .net *"_ivl_46", 0 0, L_0x20199e0;  1 drivers
v0x2015220_0 .net *"_ivl_48", 0 0, L_0x2019bc0;  1 drivers
v0x2015300_0 .net *"_ivl_50", 0 0, L_0x2019c30;  1 drivers
v0x20153e0_0 .net *"_ivl_52", 0 0, L_0x2019dd0;  1 drivers
v0x20154c0_0 .net *"_ivl_54", 0 0, L_0x2019e40;  1 drivers
v0x20155a0_0 .net *"_ivl_56", 0 0, L_0x201a040;  1 drivers
v0x2015680_0 .net *"_ivl_58", 0 0, L_0x201a0b0;  1 drivers
v0x2015760_0 .net *"_ivl_6", 0 0, L_0x2018300;  1 drivers
v0x2015840_0 .net *"_ivl_60", 0 0, L_0x201a2c0;  1 drivers
v0x2015920_0 .net *"_ivl_62", 0 0, L_0x201a3d0;  1 drivers
v0x2015a00_0 .net *"_ivl_64", 0 0, L_0x201a550;  1 drivers
v0x2015ae0_0 .net *"_ivl_66", 0 0, L_0x201a610;  1 drivers
v0x2015dd0_0 .net *"_ivl_68", 0 0, L_0x201a7f0;  1 drivers
v0x2015eb0_0 .net *"_ivl_70", 0 0, L_0x201a860;  1 drivers
v0x2015f90_0 .net *"_ivl_72", 0 0, L_0x201aaa0;  1 drivers
v0x2016070_0 .net *"_ivl_74", 0 0, L_0x201abb0;  1 drivers
v0x2016150_0 .net *"_ivl_76", 0 0, L_0x201ad60;  1 drivers
v0x2016230_0 .net *"_ivl_78", 0 0, L_0x201add0;  1 drivers
v0x2016310_0 .net *"_ivl_8", 0 0, L_0x20183a0;  1 drivers
v0x20163f0_0 .net *"_ivl_80", 0 0, L_0x201b030;  1 drivers
v0x20164d0_0 .net *"_ivl_82", 0 0, L_0x201b0a0;  1 drivers
v0x20165b0_0 .net *"_ivl_84", 0 0, L_0x201b310;  1 drivers
v0x2016690_0 .net *"_ivl_86", 0 0, L_0x201b420;  1 drivers
v0x2016770_0 .net *"_ivl_88", 0 0, L_0x201b600;  1 drivers
v0x2016850_0 .net *"_ivl_90", 0 0, L_0x201b6c0;  1 drivers
v0x2016930_0 .net "a", 0 0, v0x2013620_0;  alias, 1 drivers
v0x20169d0_0 .net "b", 0 0, v0x20136c0_0;  alias, 1 drivers
v0x2016ac0_0 .net "c", 0 0, v0x2013760_0;  alias, 1 drivers
v0x2016bb0_0 .net "d", 0 0, v0x20138a0_0;  alias, 1 drivers
v0x2016ca0_0 .net "q", 0 0, L_0x201b900;  alias, 1 drivers
S_0x2016e00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1fe2330;
 .timescale -12 -12;
E_0x1fdcea0 .event anyedge, v0x2017ab0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2017ab0_0;
    %nor/r;
    %assign/vec4 v0x2017ab0_0, 0;
    %wait E_0x1fdcea0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2012dd0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20138a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2013760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20136c0_0, 0;
    %assign/vec4 v0x2013620_0, 0;
    %wait E_0x1fc69f0;
    %wait E_0x1fdd350;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20138a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2013760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20136c0_0, 0;
    %assign/vec4 v0x2013620_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1fdd100;
    %load/vec4 v0x2013620_0;
    %load/vec4 v0x20136c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x2013760_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x20138a0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20138a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2013760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20136c0_0, 0;
    %assign/vec4 v0x2013620_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2013420;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1fdd100;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x20138a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2013760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20136c0_0, 0;
    %assign/vec4 v0x2013620_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1fe2330;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2017790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2017ab0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1fe2330;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x2017790_0;
    %inv;
    %store/vec4 v0x2017790_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1fe2330;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2013800_0, v0x2017c10_0, v0x20175b0_0, v0x2017650_0, v0x20176f0_0, v0x2017830_0, v0x2017970_0, v0x20178d0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1fe2330;
T_7 ;
    %load/vec4 v0x2017a10_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x2017a10_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2017a10_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x2017a10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2017a10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2017a10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2017a10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1fe2330;
T_8 ;
    %wait E_0x1fdd100;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2017a10_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2017a10_0, 4, 32;
    %load/vec4 v0x2017b50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x2017a10_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2017a10_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2017a10_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2017a10_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x2017970_0;
    %load/vec4 v0x2017970_0;
    %load/vec4 v0x20178d0_0;
    %xor;
    %load/vec4 v0x2017970_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x2017a10_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2017a10_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x2017a10_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2017a10_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/circuit2/iter6/response3/top_module.sv";
