<stg><name>kernel</name>


<trans_list>

<trans id="358" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="509" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="511" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="512" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="514" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="515" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="72" to="76">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="72" to="73">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="75" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="77" to="79">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="77" to="78">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="78" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="79" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_int, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_int

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C4_int, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C4_int

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_int, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %sum_int

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
:8 %br_ln8 = br void

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten8 = phi i9 0, void, i9 %add_ln8_1, void

]]></Node>
<StgValue><ssdm name="indvar_flatten8"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1 %r = phi i5 0, void, i5 %select_ln8_1, void

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:2 %q = phi i5 0, void, i5 %add_ln10, void

]]></Node>
<StgValue><ssdm name="q"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3 %add_ln8_1 = add i9 %indvar_flatten8, i9 1

]]></Node>
<StgValue><ssdm name="add_ln8_1"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4 %icmp_ln8 = icmp_eq  i9 %indvar_flatten8, i9 500

]]></Node>
<StgValue><ssdm name="icmp_ln8"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln8 = br i1 %icmp_ln8, void %.split8, void

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split8:0 %add_ln8 = add i5 %r, i5 1

]]></Node>
<StgValue><ssdm name="add_ln8"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split8:3 %icmp_ln10 = icmp_eq  i5 %q, i5 20

]]></Node>
<StgValue><ssdm name="icmp_ln10"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split8:4 %select_ln8 = select i1 %icmp_ln10, i5 0, i5 %q

]]></Node>
<StgValue><ssdm name="select_ln8"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split8:5 %select_ln8_1 = select i1 %icmp_ln10, i5 %add_ln8, i5 %r

]]></Node>
<StgValue><ssdm name="select_ln8_1"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="5">
<![CDATA[
.split8:11 %zext_ln8 = zext i5 %select_ln8_1

]]></Node>
<StgValue><ssdm name="zext_ln8"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8:12 %mul_ln8 = mul i16 %zext_ln8, i16 2400

]]></Node>
<StgValue><ssdm name="mul_ln8"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0">
<![CDATA[
:0 %ret_ln32 = ret

]]></Node>
<StgValue><ssdm name="ret_ln32"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="102" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8:12 %mul_ln8 = mul i16 %zext_ln8, i16 2400

]]></Node>
<StgValue><ssdm name="mul_ln8"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="103" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8:12 %mul_ln8 = mul i16 %zext_ln8, i16 2400

]]></Node>
<StgValue><ssdm name="mul_ln8"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split8:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop0_loop1_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split8:2 %empty_15 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 500, i64 500, i64 500

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.split8:6 %tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %select_ln8_1, i4 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="9">
<![CDATA[
.split8:7 %zext_ln28 = zext i9 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.split8:8 %tmp_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %select_ln8_1, i2 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="10" op_0_bw="7">
<![CDATA[
.split8:9 %zext_ln28_1 = zext i7 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln28_1"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8:10 %add_ln28 = add i10 %zext_ln28, i10 %zext_ln28_1

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8:12 %mul_ln8 = mul i16 %zext_ln8, i16 2400

]]></Node>
<StgValue><ssdm name="mul_ln8"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="5">
<![CDATA[
.split8:13 %zext_ln28_2 = zext i5 %select_ln8

]]></Node>
<StgValue><ssdm name="zext_ln28_2"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8:14 %add_ln28_1 = add i10 %add_ln28, i10 %zext_ln28_2

]]></Node>
<StgValue><ssdm name="add_ln28_1"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="9" op_0_bw="10">
<![CDATA[
.split8:15 %trunc_ln28 = trunc i10 %add_ln28_1

]]></Node>
<StgValue><ssdm name="trunc_ln28"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="14" op_0_bw="14" op_1_bw="9" op_2_bw="5">
<![CDATA[
.split8:16 %p_shl_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %trunc_ln28, i5 0

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
.split8:17 %tmp_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln28_1, i1 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="14" op_0_bw="11">
<![CDATA[
.split8:18 %zext_ln28_3 = zext i11 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln28_3"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8:19 %sub_ln28 = sub i14 %p_shl_cast, i14 %zext_ln28_3

]]></Node>
<StgValue><ssdm name="sub_ln28"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split8:20 %specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln10"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="7">
<![CDATA[
.split8:21 %shl_ln215_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 %select_ln8, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln215_1"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="13" op_0_bw="12">
<![CDATA[
.split8:22 %zext_ln215 = zext i12 %shl_ln215_1

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.split8:23 %shl_ln215_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %select_ln8, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln215_2"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="13" op_0_bw="8">
<![CDATA[
.split8:24 %zext_ln215_1 = zext i8 %shl_ln215_2

]]></Node>
<StgValue><ssdm name="zext_ln215_1"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8:25 %sub_ln215 = sub i13 %zext_ln215, i13 %zext_ln215_1

]]></Node>
<StgValue><ssdm name="sub_ln215"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="17" op_0_bw="13">
<![CDATA[
.split8:26 %sext_ln12 = sext i13 %sub_ln215

]]></Node>
<StgValue><ssdm name="sext_ln12"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
.split8:27 %br_ln12 = br void

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten = phi i10 0, void %.split8, i10 %add_ln12_1, void %ifFalse

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:2 %s = phi i5 0, void %.split8, i5 %add_ln16, void %ifFalse

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4 %add_ln12_1 = add i10 %indvar_flatten, i10 1

]]></Node>
<StgValue><ssdm name="add_ln12_1"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5 %icmp_ln12 = icmp_eq  i10 %indvar_flatten, i10 900

]]></Node>
<StgValue><ssdm name="icmp_ln12"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln12 = br i1 %icmp_ln12, void %.split2, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split2:3 %icmp_ln16 = icmp_eq  i5 %s, i5 30

]]></Node>
<StgValue><ssdm name="icmp_ln16"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split2:4 %select_ln12 = select i1 %icmp_ln16, i5 0, i5 %s

]]></Node>
<StgValue><ssdm name="select_ln12"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split2:66 %add_ln16 = add i5 %select_ln12, i5 1

]]></Node>
<StgValue><ssdm name="add_ln16"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split2:67 %icmp_ln16_1 = icmp_eq  i5 %add_ln16, i5 30

]]></Node>
<StgValue><ssdm name="icmp_ln16_1"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split2:68 %br_ln16 = br i1 %icmp_ln16_1, void %ifFalse, void %ifTrue

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
ifFalse:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="138" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.split2:13 %shl_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %select_ln12, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="7">
<![CDATA[
.split2:14 %zext_ln215_2 = zext i7 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln215_2"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split2:15 %add_ln215 = add i16 %mul_ln8, i16 %zext_ln215_2

]]></Node>
<StgValue><ssdm name="add_ln215"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="17" op_0_bw="16">
<![CDATA[
.split2:16 %zext_ln215_3 = zext i16 %add_ln215

]]></Node>
<StgValue><ssdm name="zext_ln215_3"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.split2:17 %add_ln215_1 = add i17 %zext_ln215_3, i17 %sext_ln12

]]></Node>
<StgValue><ssdm name="add_ln215_1"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="15" op_0_bw="15" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:37 %trunc_ln215_1 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %add_ln215_1, i32 2, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln215_1"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="62" op_0_bw="15">
<![CDATA[
.split2:38 %sext_ln215_1 = sext i15 %trunc_ln215_1

]]></Node>
<StgValue><ssdm name="sext_ln215_1"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="66" lat="66">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:39 %urem_ln215_1 = urem i62 %sext_ln215_1, i62 30

]]></Node>
<StgValue><ssdm name="urem_ln215_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="146" st_id="8" stage="65" lat="66">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:39 %urem_ln215_1 = urem i62 %sext_ln215_1, i62 30

]]></Node>
<StgValue><ssdm name="urem_ln215_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="147" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="17">
<![CDATA[
.split2:18 %sext_ln215 = sext i17 %add_ln215_1

]]></Node>
<StgValue><ssdm name="sext_ln215"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="129" op_0_bw="64">
<![CDATA[
.split2:19 %zext_ln215_4 = zext i64 %sext_ln215

]]></Node>
<StgValue><ssdm name="zext_ln215_4"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="129" op_0_bw="129" op_1_bw="129">
<![CDATA[
.split2:20 %mul_ln215 = mul i129 %zext_ln215_4, i129 31482443219130968092

]]></Node>
<StgValue><ssdm name="mul_ln215"/></StgValue>
</operation>

<operation id="150" st_id="9" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="129" op_0_bw="129" op_1_bw="129">
<![CDATA[
.split2:27 %mul_ln215_1 = mul i129 %zext_ln215_4, i129 19676527011956855058

]]></Node>
<StgValue><ssdm name="mul_ln215_1"/></StgValue>
</operation>

<operation id="151" st_id="9" stage="64" lat="66">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:39 %urem_ln215_1 = urem i62 %sext_ln215_1, i62 30

]]></Node>
<StgValue><ssdm name="urem_ln215_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="152" st_id="10" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="129" op_0_bw="129" op_1_bw="129">
<![CDATA[
.split2:20 %mul_ln215 = mul i129 %zext_ln215_4, i129 31482443219130968092

]]></Node>
<StgValue><ssdm name="mul_ln215"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="53" op_0_bw="53" op_1_bw="129" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:21 %tmp_3 = partselect i53 @_ssdm_op_PartSelect.i53.i129.i32.i32, i129 %mul_ln215, i32 76, i32 128

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="129" op_0_bw="129" op_1_bw="129">
<![CDATA[
.split2:27 %mul_ln215_1 = mul i129 %zext_ln215_4, i129 19676527011956855058

]]></Node>
<StgValue><ssdm name="mul_ln215_1"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="58" op_0_bw="58" op_1_bw="129" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:28 %trunc_ln = partselect i58 @_ssdm_op_PartSelect.i58.i129.i32.i32, i129 %mul_ln215_1, i32 71, i32 128

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="63" lat="66">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:39 %urem_ln215_1 = urem i62 %sext_ln215_1, i62 30

]]></Node>
<StgValue><ssdm name="urem_ln215_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="157" st_id="11" stage="62" lat="62">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
.split2:29 %urem_ln215 = urem i58 %trunc_ln, i58 20

]]></Node>
<StgValue><ssdm name="urem_ln215"/></StgValue>
</operation>

<operation id="158" st_id="11" stage="62" lat="66">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:39 %urem_ln215_1 = urem i62 %sext_ln215_1, i62 30

]]></Node>
<StgValue><ssdm name="urem_ln215_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="159" st_id="12" stage="61" lat="62">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
.split2:29 %urem_ln215 = urem i58 %trunc_ln, i58 20

]]></Node>
<StgValue><ssdm name="urem_ln215"/></StgValue>
</operation>

<operation id="160" st_id="12" stage="61" lat="66">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:39 %urem_ln215_1 = urem i62 %sext_ln215_1, i62 30

]]></Node>
<StgValue><ssdm name="urem_ln215_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="161" st_id="13" stage="60" lat="62">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
.split2:29 %urem_ln215 = urem i58 %trunc_ln, i58 20

]]></Node>
<StgValue><ssdm name="urem_ln215"/></StgValue>
</operation>

<operation id="162" st_id="13" stage="60" lat="66">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:39 %urem_ln215_1 = urem i62 %sext_ln215_1, i62 30

]]></Node>
<StgValue><ssdm name="urem_ln215_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="163" st_id="14" stage="59" lat="62">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
.split2:29 %urem_ln215 = urem i58 %trunc_ln, i58 20

]]></Node>
<StgValue><ssdm name="urem_ln215"/></StgValue>
</operation>

<operation id="164" st_id="14" stage="59" lat="66">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:39 %urem_ln215_1 = urem i62 %sext_ln215_1, i62 30

]]></Node>
<StgValue><ssdm name="urem_ln215_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="165" st_id="15" stage="58" lat="62">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
.split2:29 %urem_ln215 = urem i58 %trunc_ln, i58 20

]]></Node>
<StgValue><ssdm name="urem_ln215"/></StgValue>
</operation>

<operation id="166" st_id="15" stage="58" lat="66">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:39 %urem_ln215_1 = urem i62 %sext_ln215_1, i62 30

]]></Node>
<StgValue><ssdm name="urem_ln215_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="167" st_id="16" stage="57" lat="62">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
.split2:29 %urem_ln215 = urem i58 %trunc_ln, i58 20

]]></Node>
<StgValue><ssdm name="urem_ln215"/></StgValue>
</operation>

<operation id="168" st_id="16" stage="57" lat="66">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:39 %urem_ln215_1 = urem i62 %sext_ln215_1, i62 30

]]></Node>
<StgValue><ssdm name="urem_ln215_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="169" st_id="17" stage="56" lat="62">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
.split2:29 %urem_ln215 = urem i58 %trunc_ln, i58 20

]]></Node>
<StgValue><ssdm name="urem_ln215"/></StgValue>
</operation>

<operation id="170" st_id="17" stage="56" lat="66">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:39 %urem_ln215_1 = urem i62 %sext_ln215_1, i62 30

]]></Node>
<StgValue><ssdm name="urem_ln215_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="171" st_id="18" stage="55" lat="62">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
.split2:29 %urem_ln215 = urem i58 %trunc_ln, i58 20

]]></Node>
<StgValue><ssdm name="urem_ln215"/></StgValue>
</operation>

<operation id="172" st_id="18" stage="55" lat="66">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:39 %urem_ln215_1 = urem i62 %sext_ln215_1, i62 30

]]></Node>
<StgValue><ssdm name="urem_ln215_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="173" st_id="19" stage="54" lat="62">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
.split2:29 %urem_ln215 = urem i58 %trunc_ln, i58 20

]]></Node>
<StgValue><ssdm name="urem_ln215"/></StgValue>
</operation>

<operation id="174" st_id="19" stage="54" lat="66">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:39 %urem_ln215_1 = urem i62 %sext_ln215_1, i62 30

]]></Node>
<StgValue><ssdm name="urem_ln215_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="175" st_id="20" stage="53" lat="62">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
.split2:29 %urem_ln215 = urem i58 %trunc_ln, i58 20

]]></Node>
<StgValue><ssdm name="urem_ln215"/></StgValue>
</operation>

<operation id="176" st_id="20" stage="53" lat="66">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:39 %urem_ln215_1 = urem i62 %sext_ln215_1, i62 30

]]></Node>
<StgValue><ssdm name="urem_ln215_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="177" st_id="21" stage="52" lat="62">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
.split2:29 %urem_ln215 = urem i58 %trunc_ln, i58 20

]]></Node>
<StgValue><ssdm name="urem_ln215"/></StgValue>
</operation>

<operation id="178" st_id="21" stage="52" lat="66">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:39 %urem_ln215_1 = urem i62 %sext_ln215_1, i62 30

]]></Node>
<StgValue><ssdm name="urem_ln215_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="179" st_id="22" stage="51" lat="62">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
.split2:29 %urem_ln215 = urem i58 %trunc_ln, i58 20

]]></Node>
<StgValue><ssdm name="urem_ln215"/></StgValue>
</operation>

<operation id="180" st_id="22" stage="51" lat="66">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:39 %urem_ln215_1 = urem i62 %sext_ln215_1, i62 30

]]></Node>
<StgValue><ssdm name="urem_ln215_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="181" st_id="23" stage="50" lat="62">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
.split2:29 %urem_ln215 = urem i58 %trunc_ln, i58 20

]]></Node>
<StgValue><ssdm name="urem_ln215"/></StgValue>
</operation>

<operation id="182" st_id="23" stage="50" lat="66">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:39 %urem_ln215_1 = urem i62 %sext_ln215_1, i62 30

]]></Node>
<StgValue><ssdm name="urem_ln215_1"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="183" st_id="24" stage="49" lat="62">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
.split2:29 %urem_ln215 = urem i58 %trunc_ln, i58 20

]]></Node>
<StgValue><ssdm name="urem_ln215"/></StgValue>
</operation>

<operation id="184" st_id="24" stage="49" lat="66">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:39 %urem_ln215_1 = urem i62 %sext_ln215_1, i62 30

]]></Node>
<StgValue><ssdm name="urem_ln215_1"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="185" st_id="25" stage="48" lat="62">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
.split2:29 %urem_ln215 = urem i58 %trunc_ln, i58 20

]]></Node>
<StgValue><ssdm name="urem_ln215"/></StgValue>
</operation>

<operation id="186" st_id="25" stage="48" lat="66">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:39 %urem_ln215_1 = urem i62 %sext_ln215_1, i62 30

]]></Node>
<StgValue><ssdm name="urem_ln215_1"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="187" st_id="26" stage="47" lat="62">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
.split2:29 %urem_ln215 = urem i58 %trunc_ln, i58 20

]]></Node>
<StgValue><ssdm name="urem_ln215"/></StgValue>
</operation>

<operation id="188" st_id="26" stage="47" lat="66">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:39 %urem_ln215_1 = urem i62 %sext_ln215_1, i62 30

]]></Node>
<StgValue><ssdm name="urem_ln215_1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="189" st_id="27" stage="46" lat="62">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
.split2:29 %urem_ln215 = urem i58 %trunc_ln, i58 20

]]></Node>
<StgValue><ssdm name="urem_ln215"/></StgValue>
</operation>

<operation id="190" st_id="27" stage="46" lat="66">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:39 %urem_ln215_1 = urem i62 %sext_ln215_1, i62 30

]]></Node>
<StgValue><ssdm name="urem_ln215_1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="191" st_id="28" stage="45" lat="62">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
.split2:29 %urem_ln215 = urem i58 %trunc_ln, i58 20

]]></Node>
<StgValue><ssdm name="urem_ln215"/></StgValue>
</operation>

<operation id="192" st_id="28" stage="45" lat="66">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:39 %urem_ln215_1 = urem i62 %sext_ln215_1, i62 30

]]></Node>
<StgValue><ssdm name="urem_ln215_1"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="193" st_id="29" stage="44" lat="62">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
.split2:29 %urem_ln215 = urem i58 %trunc_ln, i58 20

]]></Node>
<StgValue><ssdm name="urem_ln215"/></StgValue>
</operation>

<operation id="194" st_id="29" stage="44" lat="66">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:39 %urem_ln215_1 = urem i62 %sext_ln215_1, i62 30

]]></Node>
<StgValue><ssdm name="urem_ln215_1"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="195" st_id="30" stage="43" lat="62">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
.split2:29 %urem_ln215 = urem i58 %trunc_ln, i58 20

]]></Node>
<StgValue><ssdm name="urem_ln215"/></StgValue>
</operation>

<operation id="196" st_id="30" stage="43" lat="66">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:39 %urem_ln215_1 = urem i62 %sext_ln215_1, i62 30

]]></Node>
<StgValue><ssdm name="urem_ln215_1"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="197" st_id="31" stage="42" lat="62">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
.split2:29 %urem_ln215 = urem i58 %trunc_ln, i58 20

]]></Node>
<StgValue><ssdm name="urem_ln215"/></StgValue>
</operation>

<operation id="198" st_id="31" stage="42" lat="66">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:39 %urem_ln215_1 = urem i62 %sext_ln215_1, i62 30

]]></Node>
<StgValue><ssdm name="urem_ln215_1"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="199" st_id="32" stage="41" lat="62">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
.split2:29 %urem_ln215 = urem i58 %trunc_ln, i58 20

]]></Node>
<StgValue><ssdm name="urem_ln215"/></StgValue>
</operation>

<operation id="200" st_id="32" stage="41" lat="66">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:39 %urem_ln215_1 = urem i62 %sext_ln215_1, i62 30

]]></Node>
<StgValue><ssdm name="urem_ln215_1"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="201" st_id="33" stage="40" lat="62">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
.split2:29 %urem_ln215 = urem i58 %trunc_ln, i58 20

]]></Node>
<StgValue><ssdm name="urem_ln215"/></StgValue>
</operation>

<operation id="202" st_id="33" stage="40" lat="66">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:39 %urem_ln215_1 = urem i62 %sext_ln215_1, i62 30

]]></Node>
<StgValue><ssdm name="urem_ln215_1"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="203" st_id="34" stage="39" lat="62">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
.split2:29 %urem_ln215 = urem i58 %trunc_ln, i58 20

]]></Node>
<StgValue><ssdm name="urem_ln215"/></StgValue>
</operation>

<operation id="204" st_id="34" stage="39" lat="66">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:39 %urem_ln215_1 = urem i62 %sext_ln215_1, i62 30

]]></Node>
<StgValue><ssdm name="urem_ln215_1"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="205" st_id="35" stage="38" lat="62">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
.split2:29 %urem_ln215 = urem i58 %trunc_ln, i58 20

]]></Node>
<StgValue><ssdm name="urem_ln215"/></StgValue>
</operation>

<operation id="206" st_id="35" stage="38" lat="66">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:39 %urem_ln215_1 = urem i62 %sext_ln215_1, i62 30

]]></Node>
<StgValue><ssdm name="urem_ln215_1"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="207" st_id="36" stage="37" lat="62">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
.split2:29 %urem_ln215 = urem i58 %trunc_ln, i58 20

]]></Node>
<StgValue><ssdm name="urem_ln215"/></StgValue>
</operation>

<operation id="208" st_id="36" stage="37" lat="66">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:39 %urem_ln215_1 = urem i62 %sext_ln215_1, i62 30

]]></Node>
<StgValue><ssdm name="urem_ln215_1"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="209" st_id="37" stage="36" lat="62">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
.split2:29 %urem_ln215 = urem i58 %trunc_ln, i58 20

]]></Node>
<StgValue><ssdm name="urem_ln215"/></StgValue>
</operation>

<operation id="210" st_id="37" stage="36" lat="66">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:39 %urem_ln215_1 = urem i62 %sext_ln215_1, i62 30

]]></Node>
<StgValue><ssdm name="urem_ln215_1"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="211" st_id="38" stage="35" lat="62">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
.split2:29 %urem_ln215 = urem i58 %trunc_ln, i58 20

]]></Node>
<StgValue><ssdm name="urem_ln215"/></StgValue>
</operation>

<operation id="212" st_id="38" stage="35" lat="66">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:39 %urem_ln215_1 = urem i62 %sext_ln215_1, i62 30

]]></Node>
<StgValue><ssdm name="urem_ln215_1"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="213" st_id="39" stage="34" lat="62">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
.split2:29 %urem_ln215 = urem i58 %trunc_ln, i58 20

]]></Node>
<StgValue><ssdm name="urem_ln215"/></StgValue>
</operation>

<operation id="214" st_id="39" stage="34" lat="66">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:39 %urem_ln215_1 = urem i62 %sext_ln215_1, i62 30

]]></Node>
<StgValue><ssdm name="urem_ln215_1"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="215" st_id="40" stage="33" lat="62">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
.split2:29 %urem_ln215 = urem i58 %trunc_ln, i58 20

]]></Node>
<StgValue><ssdm name="urem_ln215"/></StgValue>
</operation>

<operation id="216" st_id="40" stage="33" lat="66">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:39 %urem_ln215_1 = urem i62 %sext_ln215_1, i62 30

]]></Node>
<StgValue><ssdm name="urem_ln215_1"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="217" st_id="41" stage="32" lat="62">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
.split2:29 %urem_ln215 = urem i58 %trunc_ln, i58 20

]]></Node>
<StgValue><ssdm name="urem_ln215"/></StgValue>
</operation>

<operation id="218" st_id="41" stage="32" lat="66">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:39 %urem_ln215_1 = urem i62 %sext_ln215_1, i62 30

]]></Node>
<StgValue><ssdm name="urem_ln215_1"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="219" st_id="42" stage="31" lat="62">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
.split2:29 %urem_ln215 = urem i58 %trunc_ln, i58 20

]]></Node>
<StgValue><ssdm name="urem_ln215"/></StgValue>
</operation>

<operation id="220" st_id="42" stage="31" lat="66">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:39 %urem_ln215_1 = urem i62 %sext_ln215_1, i62 30

]]></Node>
<StgValue><ssdm name="urem_ln215_1"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="221" st_id="43" stage="30" lat="62">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
.split2:29 %urem_ln215 = urem i58 %trunc_ln, i58 20

]]></Node>
<StgValue><ssdm name="urem_ln215"/></StgValue>
</operation>

<operation id="222" st_id="43" stage="30" lat="66">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:39 %urem_ln215_1 = urem i62 %sext_ln215_1, i62 30

]]></Node>
<StgValue><ssdm name="urem_ln215_1"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="223" st_id="44" stage="29" lat="62">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
.split2:29 %urem_ln215 = urem i58 %trunc_ln, i58 20

]]></Node>
<StgValue><ssdm name="urem_ln215"/></StgValue>
</operation>

<operation id="224" st_id="44" stage="29" lat="66">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:39 %urem_ln215_1 = urem i62 %sext_ln215_1, i62 30

]]></Node>
<StgValue><ssdm name="urem_ln215_1"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="225" st_id="45" stage="28" lat="62">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
.split2:29 %urem_ln215 = urem i58 %trunc_ln, i58 20

]]></Node>
<StgValue><ssdm name="urem_ln215"/></StgValue>
</operation>

<operation id="226" st_id="45" stage="28" lat="66">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:39 %urem_ln215_1 = urem i62 %sext_ln215_1, i62 30

]]></Node>
<StgValue><ssdm name="urem_ln215_1"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="227" st_id="46" stage="27" lat="62">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
.split2:29 %urem_ln215 = urem i58 %trunc_ln, i58 20

]]></Node>
<StgValue><ssdm name="urem_ln215"/></StgValue>
</operation>

<operation id="228" st_id="46" stage="27" lat="66">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:39 %urem_ln215_1 = urem i62 %sext_ln215_1, i62 30

]]></Node>
<StgValue><ssdm name="urem_ln215_1"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="229" st_id="47" stage="26" lat="62">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
.split2:29 %urem_ln215 = urem i58 %trunc_ln, i58 20

]]></Node>
<StgValue><ssdm name="urem_ln215"/></StgValue>
</operation>

<operation id="230" st_id="47" stage="26" lat="66">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:39 %urem_ln215_1 = urem i62 %sext_ln215_1, i62 30

]]></Node>
<StgValue><ssdm name="urem_ln215_1"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="231" st_id="48" stage="25" lat="62">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
.split2:29 %urem_ln215 = urem i58 %trunc_ln, i58 20

]]></Node>
<StgValue><ssdm name="urem_ln215"/></StgValue>
</operation>

<operation id="232" st_id="48" stage="25" lat="66">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:39 %urem_ln215_1 = urem i62 %sext_ln215_1, i62 30

]]></Node>
<StgValue><ssdm name="urem_ln215_1"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="233" st_id="49" stage="24" lat="62">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
.split2:29 %urem_ln215 = urem i58 %trunc_ln, i58 20

]]></Node>
<StgValue><ssdm name="urem_ln215"/></StgValue>
</operation>

<operation id="234" st_id="49" stage="24" lat="66">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:39 %urem_ln215_1 = urem i62 %sext_ln215_1, i62 30

]]></Node>
<StgValue><ssdm name="urem_ln215_1"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="235" st_id="50" stage="23" lat="62">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
.split2:29 %urem_ln215 = urem i58 %trunc_ln, i58 20

]]></Node>
<StgValue><ssdm name="urem_ln215"/></StgValue>
</operation>

<operation id="236" st_id="50" stage="23" lat="66">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:39 %urem_ln215_1 = urem i62 %sext_ln215_1, i62 30

]]></Node>
<StgValue><ssdm name="urem_ln215_1"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="237" st_id="51" stage="22" lat="62">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
.split2:29 %urem_ln215 = urem i58 %trunc_ln, i58 20

]]></Node>
<StgValue><ssdm name="urem_ln215"/></StgValue>
</operation>

<operation id="238" st_id="51" stage="22" lat="66">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:39 %urem_ln215_1 = urem i62 %sext_ln215_1, i62 30

]]></Node>
<StgValue><ssdm name="urem_ln215_1"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="239" st_id="52" stage="21" lat="62">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
.split2:29 %urem_ln215 = urem i58 %trunc_ln, i58 20

]]></Node>
<StgValue><ssdm name="urem_ln215"/></StgValue>
</operation>

<operation id="240" st_id="52" stage="21" lat="66">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:39 %urem_ln215_1 = urem i62 %sext_ln215_1, i62 30

]]></Node>
<StgValue><ssdm name="urem_ln215_1"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="241" st_id="53" stage="20" lat="62">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
.split2:29 %urem_ln215 = urem i58 %trunc_ln, i58 20

]]></Node>
<StgValue><ssdm name="urem_ln215"/></StgValue>
</operation>

<operation id="242" st_id="53" stage="20" lat="66">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:39 %urem_ln215_1 = urem i62 %sext_ln215_1, i62 30

]]></Node>
<StgValue><ssdm name="urem_ln215_1"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="243" st_id="54" stage="19" lat="62">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
.split2:29 %urem_ln215 = urem i58 %trunc_ln, i58 20

]]></Node>
<StgValue><ssdm name="urem_ln215"/></StgValue>
</operation>

<operation id="244" st_id="54" stage="19" lat="66">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:39 %urem_ln215_1 = urem i62 %sext_ln215_1, i62 30

]]></Node>
<StgValue><ssdm name="urem_ln215_1"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="245" st_id="55" stage="18" lat="62">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
.split2:29 %urem_ln215 = urem i58 %trunc_ln, i58 20

]]></Node>
<StgValue><ssdm name="urem_ln215"/></StgValue>
</operation>

<operation id="246" st_id="55" stage="18" lat="66">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:39 %urem_ln215_1 = urem i62 %sext_ln215_1, i62 30

]]></Node>
<StgValue><ssdm name="urem_ln215_1"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="247" st_id="56" stage="17" lat="62">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
.split2:29 %urem_ln215 = urem i58 %trunc_ln, i58 20

]]></Node>
<StgValue><ssdm name="urem_ln215"/></StgValue>
</operation>

<operation id="248" st_id="56" stage="17" lat="66">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:39 %urem_ln215_1 = urem i62 %sext_ln215_1, i62 30

]]></Node>
<StgValue><ssdm name="urem_ln215_1"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="249" st_id="57" stage="16" lat="62">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
.split2:29 %urem_ln215 = urem i58 %trunc_ln, i58 20

]]></Node>
<StgValue><ssdm name="urem_ln215"/></StgValue>
</operation>

<operation id="250" st_id="57" stage="16" lat="66">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:39 %urem_ln215_1 = urem i62 %sext_ln215_1, i62 30

]]></Node>
<StgValue><ssdm name="urem_ln215_1"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="251" st_id="58" stage="15" lat="62">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
.split2:29 %urem_ln215 = urem i58 %trunc_ln, i58 20

]]></Node>
<StgValue><ssdm name="urem_ln215"/></StgValue>
</operation>

<operation id="252" st_id="58" stage="15" lat="66">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:39 %urem_ln215_1 = urem i62 %sext_ln215_1, i62 30

]]></Node>
<StgValue><ssdm name="urem_ln215_1"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="253" st_id="59" stage="14" lat="62">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
.split2:29 %urem_ln215 = urem i58 %trunc_ln, i58 20

]]></Node>
<StgValue><ssdm name="urem_ln215"/></StgValue>
</operation>

<operation id="254" st_id="59" stage="14" lat="66">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:39 %urem_ln215_1 = urem i62 %sext_ln215_1, i62 30

]]></Node>
<StgValue><ssdm name="urem_ln215_1"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="255" st_id="60" stage="13" lat="62">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
.split2:29 %urem_ln215 = urem i58 %trunc_ln, i58 20

]]></Node>
<StgValue><ssdm name="urem_ln215"/></StgValue>
</operation>

<operation id="256" st_id="60" stage="13" lat="66">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:39 %urem_ln215_1 = urem i62 %sext_ln215_1, i62 30

]]></Node>
<StgValue><ssdm name="urem_ln215_1"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="257" st_id="61" stage="12" lat="62">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
.split2:29 %urem_ln215 = urem i58 %trunc_ln, i58 20

]]></Node>
<StgValue><ssdm name="urem_ln215"/></StgValue>
</operation>

<operation id="258" st_id="61" stage="12" lat="66">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:39 %urem_ln215_1 = urem i62 %sext_ln215_1, i62 30

]]></Node>
<StgValue><ssdm name="urem_ln215_1"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="259" st_id="62" stage="11" lat="62">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
.split2:29 %urem_ln215 = urem i58 %trunc_ln, i58 20

]]></Node>
<StgValue><ssdm name="urem_ln215"/></StgValue>
</operation>

<operation id="260" st_id="62" stage="11" lat="66">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:39 %urem_ln215_1 = urem i62 %sext_ln215_1, i62 30

]]></Node>
<StgValue><ssdm name="urem_ln215_1"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="261" st_id="63" stage="10" lat="62">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
.split2:29 %urem_ln215 = urem i58 %trunc_ln, i58 20

]]></Node>
<StgValue><ssdm name="urem_ln215"/></StgValue>
</operation>

<operation id="262" st_id="63" stage="10" lat="66">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:39 %urem_ln215_1 = urem i62 %sext_ln215_1, i62 30

]]></Node>
<StgValue><ssdm name="urem_ln215_1"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="263" st_id="64" stage="9" lat="62">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
.split2:29 %urem_ln215 = urem i58 %trunc_ln, i58 20

]]></Node>
<StgValue><ssdm name="urem_ln215"/></StgValue>
</operation>

<operation id="264" st_id="64" stage="9" lat="66">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:39 %urem_ln215_1 = urem i62 %sext_ln215_1, i62 30

]]></Node>
<StgValue><ssdm name="urem_ln215_1"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="265" st_id="65" stage="8" lat="62">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
.split2:29 %urem_ln215 = urem i58 %trunc_ln, i58 20

]]></Node>
<StgValue><ssdm name="urem_ln215"/></StgValue>
</operation>

<operation id="266" st_id="65" stage="8" lat="66">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:39 %urem_ln215_1 = urem i62 %sext_ln215_1, i62 30

]]></Node>
<StgValue><ssdm name="urem_ln215_1"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="267" st_id="66" stage="7" lat="62">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
.split2:29 %urem_ln215 = urem i58 %trunc_ln, i58 20

]]></Node>
<StgValue><ssdm name="urem_ln215"/></StgValue>
</operation>

<operation id="268" st_id="66" stage="7" lat="66">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:39 %urem_ln215_1 = urem i62 %sext_ln215_1, i62 30

]]></Node>
<StgValue><ssdm name="urem_ln215_1"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="269" st_id="67" stage="6" lat="62">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
.split2:29 %urem_ln215 = urem i58 %trunc_ln, i58 20

]]></Node>
<StgValue><ssdm name="urem_ln215"/></StgValue>
</operation>

<operation id="270" st_id="67" stage="6" lat="66">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:39 %urem_ln215_1 = urem i62 %sext_ln215_1, i62 30

]]></Node>
<StgValue><ssdm name="urem_ln215_1"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="271" st_id="68" stage="5" lat="62">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
.split2:29 %urem_ln215 = urem i58 %trunc_ln, i58 20

]]></Node>
<StgValue><ssdm name="urem_ln215"/></StgValue>
</operation>

<operation id="272" st_id="68" stage="5" lat="66">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:39 %urem_ln215_1 = urem i62 %sext_ln215_1, i62 30

]]></Node>
<StgValue><ssdm name="urem_ln215_1"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="273" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1 %p = phi i5 0, void %.split8, i5 %select_ln12_2, void %ifFalse

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="274" st_id="69" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
<literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split2:0 %add_ln12 = add i5 %p, i5 1

]]></Node>
<StgValue><ssdm name="add_ln12"/></StgValue>
</operation>

<operation id="275" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split2:6 %select_ln12_2 = select i1 %icmp_ln16, i5 %add_ln12, i5 %p

]]></Node>
<StgValue><ssdm name="select_ln12_2"/></StgValue>
</operation>

<operation id="276" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.split2:9 %zext_ln16_mid2_v = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %select_ln12_2, i2 0

]]></Node>
<StgValue><ssdm name="zext_ln16_mid2_v"/></StgValue>
</operation>

<operation id="277" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="13" op_0_bw="7">
<![CDATA[
.split2:10 %zext_ln12_1 = zext i7 %zext_ln16_mid2_v

]]></Node>
<StgValue><ssdm name="zext_ln12_1"/></StgValue>
</operation>

<operation id="278" st_id="69" stage="4" lat="62">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
.split2:29 %urem_ln215 = urem i58 %trunc_ln, i58 20

]]></Node>
<StgValue><ssdm name="urem_ln215"/></StgValue>
</operation>

<operation id="279" st_id="69" stage="4" lat="66">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:39 %urem_ln215_1 = urem i62 %sext_ln215_1, i62 30

]]></Node>
<StgValue><ssdm name="urem_ln215_1"/></StgValue>
</operation>

<operation id="280" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="7">
<![CDATA[
.split2:46 %shl_ln215_4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 %select_ln12, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln215_4"/></StgValue>
</operation>

<operation id="281" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="13" op_0_bw="12">
<![CDATA[
.split2:47 %zext_ln215_6 = zext i12 %shl_ln215_4

]]></Node>
<StgValue><ssdm name="zext_ln215_6"/></StgValue>
</operation>

<operation id="282" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.split2:48 %shl_ln215_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %select_ln12, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln215_5"/></StgValue>
</operation>

<operation id="283" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="13" op_0_bw="8">
<![CDATA[
.split2:49 %zext_ln215_7 = zext i8 %shl_ln215_5

]]></Node>
<StgValue><ssdm name="zext_ln215_7"/></StgValue>
</operation>

<operation id="284" st_id="69" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split2:50 %sub_ln215_1 = sub i13 %zext_ln215_6, i13 %zext_ln215_7

]]></Node>
<StgValue><ssdm name="sub_ln215_1"/></StgValue>
</operation>

<operation id="285" st_id="69" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split2:51 %add_ln215_2 = add i13 %sub_ln215_1, i13 %zext_ln12_1

]]></Node>
<StgValue><ssdm name="add_ln215_2"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="286" st_id="70" stage="3" lat="62">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
.split2:29 %urem_ln215 = urem i58 %trunc_ln, i58 20

]]></Node>
<StgValue><ssdm name="urem_ln215"/></StgValue>
</operation>

<operation id="287" st_id="70" stage="3" lat="66">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:39 %urem_ln215_1 = urem i62 %sext_ln215_1, i62 30

]]></Node>
<StgValue><ssdm name="urem_ln215_1"/></StgValue>
</operation>

<operation id="288" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="13">
<![CDATA[
.split2:52 %sext_ln215_2 = sext i13 %add_ln215_2

]]></Node>
<StgValue><ssdm name="sext_ln215_2"/></StgValue>
</operation>

<operation id="289" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="129" op_0_bw="64">
<![CDATA[
.split2:53 %zext_ln215_12 = zext i64 %sext_ln215_2

]]></Node>
<StgValue><ssdm name="zext_ln215_12"/></StgValue>
</operation>

<operation id="290" st_id="70" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="129" op_0_bw="129" op_1_bw="129">
<![CDATA[
.split2:54 %mul_ln215_2 = mul i129 %zext_ln215_12, i129 19676527011956855058

]]></Node>
<StgValue><ssdm name="mul_ln215_2"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="291" st_id="71" stage="2" lat="62">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
.split2:29 %urem_ln215 = urem i58 %trunc_ln, i58 20

]]></Node>
<StgValue><ssdm name="urem_ln215"/></StgValue>
</operation>

<operation id="292" st_id="71" stage="2" lat="66">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:39 %urem_ln215_1 = urem i62 %sext_ln215_1, i62 30

]]></Node>
<StgValue><ssdm name="urem_ln215_1"/></StgValue>
</operation>

<operation id="293" st_id="71" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="129" op_0_bw="129" op_1_bw="129">
<![CDATA[
.split2:54 %mul_ln215_2 = mul i129 %zext_ln215_12, i129 19676527011956855058

]]></Node>
<StgValue><ssdm name="mul_ln215_2"/></StgValue>
</operation>

<operation id="294" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="5" op_0_bw="5" op_1_bw="129" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:55 %tmp_6 = partselect i5 @_ssdm_op_PartSelect.i5.i129.i32.i32, i129 %mul_ln215_2, i32 71, i32 75

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="295" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="9" op_0_bw="9" op_1_bw="129" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:57 %tmp_7 = partselect i9 @_ssdm_op_PartSelect.i9.i129.i32.i32, i129 %mul_ln215_2, i32 71, i32 79

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="296" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3 %empty = phi i32 0, void %.split8, i32 %add_ln691, void %ifFalse

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="297" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="5">
<![CDATA[
.split2:8 %zext_ln12_2 = zext i5 %select_ln12_2

]]></Node>
<StgValue><ssdm name="zext_ln12_2"/></StgValue>
</operation>

<operation id="298" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="57" op_0_bw="57" op_1_bw="53" op_2_bw="4">
<![CDATA[
.split2:22 %tmp_4 = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i53.i4, i53 %tmp_3, i4 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="299" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="63" op_0_bw="57">
<![CDATA[
.split2:23 %zext_ln215_5 = zext i57 %tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln215_5"/></StgValue>
</operation>

<operation id="300" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="55" op_0_bw="55" op_1_bw="53" op_2_bw="2">
<![CDATA[
.split2:24 %tmp_5 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i53.i2, i53 %tmp_3, i2 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="301" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="63" op_0_bw="55">
<![CDATA[
.split2:25 %zext_ln215_8 = zext i55 %tmp_5

]]></Node>
<StgValue><ssdm name="zext_ln215_8"/></StgValue>
</operation>

<operation id="302" st_id="72" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
.split2:26 %add_ln215_3 = add i63 %zext_ln215_5, i63 %zext_ln215_8

]]></Node>
<StgValue><ssdm name="add_ln215_3"/></StgValue>
</operation>

<operation id="303" st_id="72" stage="1" lat="62">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
.split2:29 %urem_ln215 = urem i58 %trunc_ln, i58 20

]]></Node>
<StgValue><ssdm name="urem_ln215"/></StgValue>
</operation>

<operation id="304" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="63" op_0_bw="58">
<![CDATA[
.split2:30 %zext_ln215_9 = zext i58 %urem_ln215

]]></Node>
<StgValue><ssdm name="zext_ln215_9"/></StgValue>
</operation>

<operation id="305" st_id="72" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
.split2:31 %add_ln215_4 = add i63 %add_ln215_3, i63 %zext_ln215_9

]]></Node>
<StgValue><ssdm name="add_ln215_4"/></StgValue>
</operation>

<operation id="306" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="63">
<![CDATA[
.split2:32 %trunc_ln215 = trunc i63 %add_ln215_4

]]></Node>
<StgValue><ssdm name="trunc_ln215"/></StgValue>
</operation>

<operation id="307" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="14" op_0_bw="14" op_1_bw="9" op_2_bw="5">
<![CDATA[
.split2:33 %p_shl6_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %trunc_ln215, i5 0

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="308" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="13" op_0_bw="63">
<![CDATA[
.split2:34 %trunc_ln215_2 = trunc i63 %add_ln215_4

]]></Node>
<StgValue><ssdm name="trunc_ln215_2"/></StgValue>
</operation>

<operation id="309" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="14" op_0_bw="14" op_1_bw="13" op_2_bw="1">
<![CDATA[
.split2:35 %p_shl7_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i13.i1, i13 %trunc_ln215_2, i1 0

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="310" st_id="72" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split2:36 %sub_ln215_2 = sub i14 %p_shl6_cast, i14 %p_shl7_cast

]]></Node>
<StgValue><ssdm name="sub_ln215_2"/></StgValue>
</operation>

<operation id="311" st_id="72" stage="1" lat="66">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:39 %urem_ln215_1 = urem i62 %sext_ln215_1, i62 30

]]></Node>
<StgValue><ssdm name="urem_ln215_1"/></StgValue>
</operation>

<operation id="312" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="5" op_0_bw="5">
<![CDATA[
.split2:40 %trunc_ln215_3 = trunc i5 %urem_ln215_1

]]></Node>
<StgValue><ssdm name="trunc_ln215_3"/></StgValue>
</operation>

<operation id="313" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="14" op_0_bw="5">
<![CDATA[
.split2:41 %zext_ln215_10 = zext i5 %trunc_ln215_3

]]></Node>
<StgValue><ssdm name="zext_ln215_10"/></StgValue>
</operation>

<operation id="314" st_id="72" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split2:42 %add_ln215_5 = add i14 %sub_ln215_2, i14 %zext_ln215_10

]]></Node>
<StgValue><ssdm name="add_ln215_5"/></StgValue>
</operation>

<operation id="315" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="14">
<![CDATA[
.split2:43 %zext_ln215_11 = zext i14 %add_ln215_5

]]></Node>
<StgValue><ssdm name="zext_ln215_11"/></StgValue>
</operation>

<operation id="316" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:44 %A_int_addr_1 = getelementptr i32 %A_int, i64 0, i64 %zext_ln215_11

]]></Node>
<StgValue><ssdm name="A_int_addr_1"/></StgValue>
</operation>

<operation id="317" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="14">
<![CDATA[
.split2:45 %A_int_load = load i14 %A_int_addr_1

]]></Node>
<StgValue><ssdm name="A_int_load"/></StgValue>
</operation>

<operation id="318" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split2:56 %p_shl4_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %tmp_6, i5 0

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="319" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.split2:58 %p_shl5_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %tmp_7, i1 0

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="320" st_id="72" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split2:59 %sub_ln215_3 = sub i10 %p_shl4_cast, i10 %p_shl5_cast

]]></Node>
<StgValue><ssdm name="sub_ln215_3"/></StgValue>
</operation>

<operation id="321" st_id="72" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split2:60 %add_ln215_6 = add i10 %sub_ln215_3, i10 %zext_ln12_2

]]></Node>
<StgValue><ssdm name="add_ln215_6"/></StgValue>
</operation>

<operation id="322" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="10">
<![CDATA[
.split2:61 %zext_ln215_13 = zext i10 %add_ln215_6

]]></Node>
<StgValue><ssdm name="zext_ln215_13"/></StgValue>
</operation>

<operation id="323" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:62 %C4_int_addr = getelementptr i32 %C4_int, i64 0, i64 %zext_ln215_13

]]></Node>
<StgValue><ssdm name="C4_int_addr"/></StgValue>
</operation>

<operation id="324" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="10">
<![CDATA[
.split2:63 %C4_int_load = load i10 %C4_int_addr

]]></Node>
<StgValue><ssdm name="C4_int_load"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="325" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="14">
<![CDATA[
.split2:45 %A_int_load = load i14 %A_int_addr_1

]]></Node>
<StgValue><ssdm name="A_int_load"/></StgValue>
</operation>

<operation id="326" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="10">
<![CDATA[
.split2:63 %C4_int_load = load i10 %C4_int_addr

]]></Node>
<StgValue><ssdm name="C4_int_load"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="327" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split2:5 %select_ln12_1 = select i1 %icmp_ln16, i32 0, i32 %empty

]]></Node>
<StgValue><ssdm name="select_ln12_1"/></StgValue>
</operation>

<operation id="328" st_id="74" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:64 %v = mul i32 %C4_int_load, i32 %A_int_load

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="329" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:65 %add_ln691 = add i32 %v, i32 %select_ln12_1

]]></Node>
<StgValue><ssdm name="add_ln691"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="330" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop2_loop3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="331" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split2:2 %empty_13 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 900, i64 900, i64 900

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="332" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="5">
<![CDATA[
.split2:7 %zext_ln12 = zext i5 %select_ln12_2

]]></Node>
<StgValue><ssdm name="zext_ln12"/></StgValue>
</operation>

<operation id="333" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split2:11 %specpipeline_ln16 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln16"/></StgValue>
</operation>

<operation id="334" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2:12 %specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln16"/></StgValue>
</operation>

<operation id="335" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ifTrue:0 %sum_int_addr = getelementptr i32 %sum_int, i64 0, i64 %zext_ln12

]]></Node>
<StgValue><ssdm name="sum_int_addr"/></StgValue>
</operation>

<operation id="336" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
ifTrue:1 %store_ln691 = store i32 %add_ln691, i5 %sum_int_addr

]]></Node>
<StgValue><ssdm name="store_ln691"/></StgValue>
</operation>

<operation id="337" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
ifTrue:2 %br_ln0 = br void %ifFalse

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="338" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0 %br_ln25 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="339" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader:0 %p_1 = phi i5 %add_ln25, void %.split4, i5 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="340" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:1 %add_ln25 = add i5 %p_1, i5 1

]]></Node>
<StgValue><ssdm name="add_ln25"/></StgValue>
</operation>

<operation id="341" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:2 %icmp_ln25 = icmp_eq  i5 %p_1, i5 30

]]></Node>
<StgValue><ssdm name="icmp_ln25"/></StgValue>
</operation>

<operation id="342" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3 %empty_14 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 30, i64 30, i64 30

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="343" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4 %br_ln25 = br i1 %icmp_ln25, void %.split4, void

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="344" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="5">
<![CDATA[
.split4:0 %zext_ln25 = zext i5 %p_1

]]></Node>
<StgValue><ssdm name="zext_ln25"/></StgValue>
</operation>

<operation id="345" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:7 %sum_int_addr_1 = getelementptr i32 %sum_int, i64 0, i64 %zext_ln25

]]></Node>
<StgValue><ssdm name="sum_int_addr_1"/></StgValue>
</operation>

<operation id="346" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="5">
<![CDATA[
.split4:8 %sum_int_load = load i5 %sum_int_addr_1

]]></Node>
<StgValue><ssdm name="sum_int_load"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="347" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="14" op_0_bw="5">
<![CDATA[
.split4:1 %zext_ln28_4 = zext i5 %p_1

]]></Node>
<StgValue><ssdm name="zext_ln28_4"/></StgValue>
</operation>

<operation id="348" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split4:2 %add_ln28_2 = add i14 %sub_ln28, i14 %zext_ln28_4

]]></Node>
<StgValue><ssdm name="add_ln28_2"/></StgValue>
</operation>

<operation id="349" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="14">
<![CDATA[
.split4:3 %zext_ln28_5 = zext i14 %add_ln28_2

]]></Node>
<StgValue><ssdm name="zext_ln28_5"/></StgValue>
</operation>

<operation id="350" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:4 %A_int_addr = getelementptr i32 %A_int, i64 0, i64 %zext_ln28_5

]]></Node>
<StgValue><ssdm name="A_int_addr"/></StgValue>
</operation>

<operation id="351" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split4:5 %specpipeline_ln25 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln25"/></StgValue>
</operation>

<operation id="352" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:6 %specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="353" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="5">
<![CDATA[
.split4:8 %sum_int_load = load i5 %sum_int_addr_1

]]></Node>
<StgValue><ssdm name="sum_int_load"/></StgValue>
</operation>

<operation id="354" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.split4:9 %store_ln28 = store i32 %sum_int_load, i14 %A_int_addr

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="355" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
.split4:10 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="356" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0 %add_ln10 = add i5 %select_ln8, i5 1

]]></Node>
<StgValue><ssdm name="add_ln10"/></StgValue>
</operation>

<operation id="357" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
