{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649974103115 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649974103116 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 15 01:08:22 2022 " "Processing started: Fri Apr 15 01:08:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649974103116 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974103116 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Module5_Sample_HW -c Module5_Sample_HW " "Command: quartus_map --read_settings_files=on --write_settings_files=off Module5_Sample_HW -c Module5_Sample_HW" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974103116 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "software_nios2/RFS_SENSOR/mem_init/meminit.qip " "Tcl Script File software_nios2/RFS_SENSOR/mem_init/meminit.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE software_nios2/RFS_SENSOR/mem_init/meminit.qip " "set_global_assignment -name QIP_FILE software_nios2/RFS_SENSOR/mem_init/meminit.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1649974108072 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1649974108072 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649974116687 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649974116687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/edge_detect/altera_edge_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/edge_detect/altera_edge_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_edge_detector " "Found entity 1: altera_edge_detector" {  } { { "ip/edge_detect/altera_edge_detector.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/ip/edge_detect/altera_edge_detector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/debounce/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/debounce/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "ip/debounce/debounce.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/ip/debounce/debounce.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/altsource_probe/hps_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/altsource_probe/hps_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_reset " "Found entity 1: hps_reset" {  } { { "ip/altsource_probe/hps_reset.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/ip/altsource_probe/hps_reset.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/top_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/top_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys " "Found entity 1: top_qsys" {  } { { "top_qsys/synthesis/top_qsys.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/top_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_nios_system.v 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/top_qsys_nios_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_nios_system " "Found entity 1: top_qsys_nios_system" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "top_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "top_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_nios_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/top_qsys_nios_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_nios_system_irq_mapper " "Found entity 1: top_qsys_nios_system_irq_mapper" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_irq_mapper.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_nios_system_mm_interconnect_0 " "Found entity 1: top_qsys_nios_system_mm_interconnect_0" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_hps_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: top_qsys_hps_system_mm_interconnect_0_avalon_st_adapter" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_hps_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: top_qsys_hps_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_nios_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: top_qsys_nios_system_mm_interconnect_0_rsp_mux_001" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file top_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "top_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125653 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "top_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_nios_system_mm_interconnect_0_rsp_mux " "Found entity 1: top_qsys_nios_system_mm_interconnect_0_rsp_mux" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_rsp_demux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_rsp_demux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_nios_system_mm_interconnect_0_rsp_demux_007 " "Found entity 1: top_qsys_nios_system_mm_interconnect_0_rsp_demux_007" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_rsp_demux_007.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_rsp_demux_007.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_nios_system_mm_interconnect_0_rsp_demux " "Found entity 1: top_qsys_nios_system_mm_interconnect_0_rsp_demux" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_cmd_mux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_cmd_mux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_nios_system_mm_interconnect_0_cmd_mux_007 " "Found entity 1: top_qsys_nios_system_mm_interconnect_0_cmd_mux_007" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_cmd_mux_007.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_cmd_mux_007.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_cmd_mux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_cmd_mux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_nios_system_mm_interconnect_0_cmd_mux_006 " "Found entity 1: top_qsys_nios_system_mm_interconnect_0_cmd_mux_006" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_cmd_mux_006.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_cmd_mux_006.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_nios_system_mm_interconnect_0_cmd_mux " "Found entity 1: top_qsys_nios_system_mm_interconnect_0_cmd_mux" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_nios_system_mm_interconnect_0_cmd_demux_002 " "Found entity 1: top_qsys_nios_system_mm_interconnect_0_cmd_demux_002" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_nios_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: top_qsys_nios_system_mm_interconnect_0_cmd_demux_001" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_nios_system_mm_interconnect_0_cmd_demux " "Found entity 1: top_qsys_nios_system_mm_interconnect_0_cmd_demux" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "top_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file top_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "top_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125679 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "top_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "top_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "top_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125685 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_qsys_nios_system_mm_interconnect_0_router_017.sv(48) " "Verilog HDL Declaration information at top_qsys_nios_system_mm_interconnect_0_router_017.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router_017.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router_017.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649974125686 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_qsys_nios_system_mm_interconnect_0_router_017.sv(49) " "Verilog HDL Declaration information at top_qsys_nios_system_mm_interconnect_0_router_017.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router_017.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router_017.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649974125687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router_017.sv 2 2 " "Found 2 design units, including 2 entities, in source file top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router_017.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_nios_system_mm_interconnect_0_router_017_default_decode " "Found entity 1: top_qsys_nios_system_mm_interconnect_0_router_017_default_decode" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router_017.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router_017.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125687 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_qsys_nios_system_mm_interconnect_0_router_017 " "Found entity 2: top_qsys_nios_system_mm_interconnect_0_router_017" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router_017.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router_017.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125687 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_qsys_nios_system_mm_interconnect_0_router_010.sv(48) " "Verilog HDL Declaration information at top_qsys_nios_system_mm_interconnect_0_router_010.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router_010.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649974125689 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_qsys_nios_system_mm_interconnect_0_router_010.sv(49) " "Verilog HDL Declaration information at top_qsys_nios_system_mm_interconnect_0_router_010.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router_010.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649974125689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router_010.sv 2 2 " "Found 2 design units, including 2 entities, in source file top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_nios_system_mm_interconnect_0_router_010_default_decode " "Found entity 1: top_qsys_nios_system_mm_interconnect_0_router_010_default_decode" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router_010.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125690 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_qsys_nios_system_mm_interconnect_0_router_010 " "Found entity 2: top_qsys_nios_system_mm_interconnect_0_router_010" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router_010.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125690 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_qsys_nios_system_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at top_qsys_nios_system_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649974125691 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_qsys_nios_system_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at top_qsys_nios_system_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649974125692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_nios_system_mm_interconnect_0_router_009_default_decode " "Found entity 1: top_qsys_nios_system_mm_interconnect_0_router_009_default_decode" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125693 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_qsys_nios_system_mm_interconnect_0_router_009 " "Found entity 2: top_qsys_nios_system_mm_interconnect_0_router_009" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125693 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_qsys_nios_system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at top_qsys_nios_system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649974125694 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_qsys_nios_system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at top_qsys_nios_system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649974125695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_nios_system_mm_interconnect_0_router_003_default_decode " "Found entity 1: top_qsys_nios_system_mm_interconnect_0_router_003_default_decode" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125696 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_qsys_nios_system_mm_interconnect_0_router_003 " "Found entity 2: top_qsys_nios_system_mm_interconnect_0_router_003" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125696 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_qsys_nios_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at top_qsys_nios_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649974125697 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_qsys_nios_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at top_qsys_nios_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649974125697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_nios_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: top_qsys_nios_system_mm_interconnect_0_router_002_default_decode" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125698 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_qsys_nios_system_mm_interconnect_0_router_002 " "Found entity 2: top_qsys_nios_system_mm_interconnect_0_router_002" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125698 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_qsys_nios_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at top_qsys_nios_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649974125700 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_qsys_nios_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at top_qsys_nios_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649974125700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_nios_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: top_qsys_nios_system_mm_interconnect_0_router_001_default_decode" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125701 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_qsys_nios_system_mm_interconnect_0_router_001 " "Found entity 2: top_qsys_nios_system_mm_interconnect_0_router_001" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125701 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_qsys_nios_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at top_qsys_nios_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649974125702 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_qsys_nios_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at top_qsys_nios_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649974125702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_nios_system_mm_interconnect_0_router_default_decode " "Found entity 1: top_qsys_nios_system_mm_interconnect_0_router_default_decode" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125703 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_qsys_nios_system_mm_interconnect_0_router " "Found entity 2: top_qsys_nios_system_mm_interconnect_0_router" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "top_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "top_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "top_qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "top_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "top_qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_nios_system_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/top_qsys_nios_system_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_nios_system_timer " "Found entity 1: top_qsys_nios_system_timer" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_timer.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_nios_system_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/top_qsys_nios_system_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_nios_system_sysid_qsys " "Found entity 1: top_qsys_nios_system_sysid_qsys" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_sysid_qsys.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_sysid_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_nios_system_shared_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/top_qsys_nios_system_shared_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_nios_system_shared_memory " "Found entity 1: top_qsys_nios_system_shared_memory" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_shared_memory.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_shared_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_nios_system_rh_temp_drdy_n.v 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/top_qsys_nios_system_rh_temp_drdy_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_nios_system_rh_temp_drdy_n " "Found entity 1: top_qsys_nios_system_rh_temp_drdy_n" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_rh_temp_drdy_n.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_rh_temp_drdy_n.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_nios_system_onchip_memory2.v 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/top_qsys_nios_system_onchip_memory2.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_nios_system_onchip_memory2 " "Found entity 1: top_qsys_nios_system_onchip_memory2" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_onchip_memory2.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_onchip_memory2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2.v 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_nios_system_nios2_gen2 " "Found entity 1: top_qsys_nios_system_nios2_gen2" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_nios_system_nios2_gen2_cpu_register_bank_a_module " "Found entity 1: top_qsys_nios_system_nios2_gen2_cpu_register_bank_a_module" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125756 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_qsys_nios_system_nios2_gen2_cpu_register_bank_b_module " "Found entity 2: top_qsys_nios_system_nios2_gen2_cpu_register_bank_b_module" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125756 ""} { "Info" "ISGN_ENTITY_NAME" "3 top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_debug " "Found entity 3: top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_debug" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125756 ""} { "Info" "ISGN_ENTITY_NAME" "4 top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_break " "Found entity 4: top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_break" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125756 ""} { "Info" "ISGN_ENTITY_NAME" "5 top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_xbrk " "Found entity 5: top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_xbrk" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125756 ""} { "Info" "ISGN_ENTITY_NAME" "6 top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_dbrk " "Found entity 6: top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_dbrk" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125756 ""} { "Info" "ISGN_ENTITY_NAME" "7 top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_itrace " "Found entity 7: top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_itrace" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125756 ""} { "Info" "ISGN_ENTITY_NAME" "8 top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_td_mode " "Found entity 8: top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_td_mode" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125756 ""} { "Info" "ISGN_ENTITY_NAME" "9 top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_dtrace " "Found entity 9: top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_dtrace" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125756 ""} { "Info" "ISGN_ENTITY_NAME" "10 top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125756 ""} { "Info" "ISGN_ENTITY_NAME" "11 top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125756 ""} { "Info" "ISGN_ENTITY_NAME" "12 top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125756 ""} { "Info" "ISGN_ENTITY_NAME" "13 top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_fifo " "Found entity 13: top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_fifo" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125756 ""} { "Info" "ISGN_ENTITY_NAME" "14 top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_pib " "Found entity 14: top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_pib" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125756 ""} { "Info" "ISGN_ENTITY_NAME" "15 top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_im " "Found entity 15: top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_im" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125756 ""} { "Info" "ISGN_ENTITY_NAME" "16 top_qsys_nios_system_nios2_gen2_cpu_nios2_performance_monitors " "Found entity 16: top_qsys_nios_system_nios2_gen2_cpu_nios2_performance_monitors" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125756 ""} { "Info" "ISGN_ENTITY_NAME" "17 top_qsys_nios_system_nios2_gen2_cpu_nios2_avalon_reg " "Found entity 17: top_qsys_nios_system_nios2_gen2_cpu_nios2_avalon_reg" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125756 ""} { "Info" "ISGN_ENTITY_NAME" "18 top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram_module " "Found entity 18: top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram_module" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125756 ""} { "Info" "ISGN_ENTITY_NAME" "19 top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem " "Found entity 19: top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125756 ""} { "Info" "ISGN_ENTITY_NAME" "20 top_qsys_nios_system_nios2_gen2_cpu_nios2_oci " "Found entity 20: top_qsys_nios_system_nios2_gen2_cpu_nios2_oci" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125756 ""} { "Info" "ISGN_ENTITY_NAME" "21 top_qsys_nios_system_nios2_gen2_cpu " "Found entity 21: top_qsys_nios_system_nios2_gen2_cpu" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_nios_system_nios2_gen2_cpu_debug_slave_sysclk " "Found entity 1: top_qsys_nios_system_nios2_gen2_cpu_debug_slave_sysclk" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_nios_system_nios2_gen2_cpu_debug_slave_tck " "Found entity 1: top_qsys_nios_system_nios2_gen2_cpu_debug_slave_tck" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu_debug_slave_tck.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper " "Found entity 1: top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_nios_system_nios2_gen2_cpu_test_bench " "Found entity 1: top_qsys_nios_system_nios2_gen2_cpu_test_bench" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu_test_bench.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "top_qsys/synthesis/submodules/altera_avalon_mm_bridge.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_nios_system_light_int.v 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/top_qsys_nios_system_light_int.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_nios_system_light_int " "Found entity 1: top_qsys_nios_system_light_int" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_light_int.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_light_int.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/i2c_opencores.v 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/i2c_opencores.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_opencores " "Found entity 1: i2c_opencores" {  } { { "top_qsys/synthesis/submodules/i2c_opencores.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/i2c_opencores.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/i2c_master_top.v 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/i2c_master_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_top " "Found entity 1: i2c_master_top" {  } { { "top_qsys/synthesis/submodules/i2c_master_top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/i2c_master_top.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/i2c_master_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file top_qsys/synthesis/submodules/i2c_master_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/i2c_master_byte_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/i2c_master_byte_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_byte_ctrl " "Found entity 1: i2c_master_byte_ctrl" {  } { { "top_qsys/synthesis/submodules/i2c_master_byte_ctrl.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/i2c_master_byte_ctrl.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/i2c_master_bit_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/i2c_master_bit_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_bit_ctrl " "Found entity 1: i2c_master_bit_ctrl" {  } { { "top_qsys/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/i2c_master_bit_ctrl.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_nios_system_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/top_qsys_nios_system_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_nios_system_led_pio " "Found entity 1: top_qsys_nios_system_led_pio" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_led_pio.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_led_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_nios_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file top_qsys/synthesis/submodules/top_qsys_nios_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_nios_system_jtag_uart_sim_scfifo_w " "Found entity 1: top_qsys_nios_system_jtag_uart_sim_scfifo_w" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_jtag_uart.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125797 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_qsys_nios_system_jtag_uart_scfifo_w " "Found entity 2: top_qsys_nios_system_jtag_uart_scfifo_w" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_jtag_uart.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125797 ""} { "Info" "ISGN_ENTITY_NAME" "3 top_qsys_nios_system_jtag_uart_sim_scfifo_r " "Found entity 3: top_qsys_nios_system_jtag_uart_sim_scfifo_r" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_jtag_uart.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125797 ""} { "Info" "ISGN_ENTITY_NAME" "4 top_qsys_nios_system_jtag_uart_scfifo_r " "Found entity 4: top_qsys_nios_system_jtag_uart_scfifo_r" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_jtag_uart.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125797 ""} { "Info" "ISGN_ENTITY_NAME" "5 top_qsys_nios_system_jtag_uart " "Found entity 5: top_qsys_nios_system_jtag_uart" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_jtag_uart.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_hps_system.v 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/top_qsys_hps_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_hps_system " "Found entity 1: top_qsys_hps_system" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_hps_system_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/top_qsys_hps_system_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_hps_system_irq_mapper_001 " "Found entity 1: top_qsys_hps_system_irq_mapper_001" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_irq_mapper_001.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_hps_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/top_qsys_hps_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_hps_system_irq_mapper " "Found entity 1: top_qsys_hps_system_irq_mapper" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_irq_mapper.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_3.v 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_hps_system_mm_interconnect_3 " "Found entity 1: top_qsys_hps_system_mm_interconnect_3" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_3.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_3.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_3_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_3_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_hps_system_mm_interconnect_3_avalon_st_adapter " "Found entity 1: top_qsys_hps_system_mm_interconnect_3_avalon_st_adapter" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_3_avalon_st_adapter.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_3_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_hps_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0 " "Found entity 1: top_qsys_hps_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "top_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "top_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_3_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_3_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_hps_system_mm_interconnect_3_rsp_mux " "Found entity 1: top_qsys_hps_system_mm_interconnect_3_rsp_mux" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_3_rsp_mux.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_3_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_3_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_3_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_hps_system_mm_interconnect_3_cmd_mux " "Found entity 1: top_qsys_hps_system_mm_interconnect_3_cmd_mux" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_3_cmd_mux.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_3_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_3_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_3_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_hps_system_mm_interconnect_3_cmd_demux " "Found entity 1: top_qsys_hps_system_mm_interconnect_3_cmd_demux" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_3_cmd_demux.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_3_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125829 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_qsys_hps_system_mm_interconnect_3_router_001.sv(48) " "Verilog HDL Declaration information at top_qsys_hps_system_mm_interconnect_3_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_3_router_001.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_3_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649974125830 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_qsys_hps_system_mm_interconnect_3_router_001.sv(49) " "Verilog HDL Declaration information at top_qsys_hps_system_mm_interconnect_3_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_3_router_001.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_3_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649974125831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_3_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_3_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_hps_system_mm_interconnect_3_router_001_default_decode " "Found entity 1: top_qsys_hps_system_mm_interconnect_3_router_001_default_decode" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_3_router_001.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_3_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125832 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_qsys_hps_system_mm_interconnect_3_router_001 " "Found entity 2: top_qsys_hps_system_mm_interconnect_3_router_001" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_3_router_001.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_3_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125832 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_qsys_hps_system_mm_interconnect_3_router.sv(48) " "Verilog HDL Declaration information at top_qsys_hps_system_mm_interconnect_3_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_3_router.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_3_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649974125833 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_qsys_hps_system_mm_interconnect_3_router.sv(49) " "Verilog HDL Declaration information at top_qsys_hps_system_mm_interconnect_3_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_3_router.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_3_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649974125833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_3_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_3_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_hps_system_mm_interconnect_3_router_default_decode " "Found entity 1: top_qsys_hps_system_mm_interconnect_3_router_default_decode" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_3_router.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_3_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125834 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_qsys_hps_system_mm_interconnect_3_router " "Found entity 2: top_qsys_hps_system_mm_interconnect_3_router" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_3_router.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_3_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_hps_system_mm_interconnect_2 " "Found entity 1: top_qsys_hps_system_mm_interconnect_2" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_2.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_2_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_2_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_hps_system_mm_interconnect_2_rsp_mux " "Found entity 1: top_qsys_hps_system_mm_interconnect_2_rsp_mux" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_2_rsp_mux.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_2_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_2_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_2_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_hps_system_mm_interconnect_2_rsp_demux " "Found entity 1: top_qsys_hps_system_mm_interconnect_2_rsp_demux" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_2_rsp_demux.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_2_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_2_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_2_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_hps_system_mm_interconnect_2_cmd_mux " "Found entity 1: top_qsys_hps_system_mm_interconnect_2_cmd_mux" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_2_cmd_mux.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_2_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_2_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_2_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_hps_system_mm_interconnect_2_cmd_demux " "Found entity 1: top_qsys_hps_system_mm_interconnect_2_cmd_demux" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_2_cmd_demux.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_2_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125853 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_qsys_hps_system_mm_interconnect_2_router_001.sv(48) " "Verilog HDL Declaration information at top_qsys_hps_system_mm_interconnect_2_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_2_router_001.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_2_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649974125855 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_qsys_hps_system_mm_interconnect_2_router_001.sv(49) " "Verilog HDL Declaration information at top_qsys_hps_system_mm_interconnect_2_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_2_router_001.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_2_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649974125855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_2_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_2_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_hps_system_mm_interconnect_2_router_001_default_decode " "Found entity 1: top_qsys_hps_system_mm_interconnect_2_router_001_default_decode" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_2_router_001.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_2_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125857 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_qsys_hps_system_mm_interconnect_2_router_001 " "Found entity 2: top_qsys_hps_system_mm_interconnect_2_router_001" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_2_router_001.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_2_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125857 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_qsys_hps_system_mm_interconnect_2_router.sv(48) " "Verilog HDL Declaration information at top_qsys_hps_system_mm_interconnect_2_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_2_router.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_2_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649974125859 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_qsys_hps_system_mm_interconnect_2_router.sv(49) " "Verilog HDL Declaration information at top_qsys_hps_system_mm_interconnect_2_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_2_router.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_2_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649974125860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_2_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_2_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_hps_system_mm_interconnect_2_router_default_decode " "Found entity 1: top_qsys_hps_system_mm_interconnect_2_router_default_decode" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_2_router.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_2_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125861 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_qsys_hps_system_mm_interconnect_2_router " "Found entity 2: top_qsys_hps_system_mm_interconnect_2_router" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_2_router.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_2_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "top_qsys/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_hps_system_mm_interconnect_1 " "Found entity 1: top_qsys_hps_system_mm_interconnect_1" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_hps_system_mm_interconnect_1_rsp_mux " "Found entity 1: top_qsys_hps_system_mm_interconnect_1_rsp_mux" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_hps_system_mm_interconnect_1_rsp_demux " "Found entity 1: top_qsys_hps_system_mm_interconnect_1_rsp_demux" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_hps_system_mm_interconnect_1_cmd_mux " "Found entity 1: top_qsys_hps_system_mm_interconnect_1_cmd_mux" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_hps_system_mm_interconnect_1_cmd_demux " "Found entity 1: top_qsys_hps_system_mm_interconnect_1_cmd_demux" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125886 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_qsys_hps_system_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at top_qsys_hps_system_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649974125888 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_qsys_hps_system_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at top_qsys_hps_system_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649974125888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_hps_system_mm_interconnect_1_router_001_default_decode " "Found entity 1: top_qsys_hps_system_mm_interconnect_1_router_001_default_decode" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125889 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_qsys_hps_system_mm_interconnect_1_router_001 " "Found entity 2: top_qsys_hps_system_mm_interconnect_1_router_001" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125889 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_qsys_hps_system_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at top_qsys_hps_system_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1_router.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649974125891 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_qsys_hps_system_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at top_qsys_hps_system_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1_router.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649974125891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_hps_system_mm_interconnect_1_router_default_decode " "Found entity 1: top_qsys_hps_system_mm_interconnect_1_router_default_decode" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1_router.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125892 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_qsys_hps_system_mm_interconnect_1_router " "Found entity 2: top_qsys_hps_system_mm_interconnect_1_router" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1_router.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_hps_system_mm_interconnect_0 " "Found entity 1: top_qsys_hps_system_mm_interconnect_0" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_hps_system_mm_interconnect_0_rsp_mux " "Found entity 1: top_qsys_hps_system_mm_interconnect_0_rsp_mux" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_hps_system_mm_interconnect_0_rsp_demux " "Found entity 1: top_qsys_hps_system_mm_interconnect_0_rsp_demux" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_hps_system_mm_interconnect_0_cmd_mux " "Found entity 1: top_qsys_hps_system_mm_interconnect_0_cmd_mux" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_hps_system_mm_interconnect_0_cmd_demux " "Found entity 1: top_qsys_hps_system_mm_interconnect_0_cmd_demux" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "top_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "top_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file top_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "top_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125920 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "top_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125920 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "top_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125920 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "top_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125920 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "top_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125920 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "top_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649974125927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "top_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "top_qsys/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125931 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "top_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649974125933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "top_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "top_qsys/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "top_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125938 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_qsys_hps_system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at top_qsys_hps_system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649974125940 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_qsys_hps_system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at top_qsys_hps_system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649974125940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_hps_system_mm_interconnect_0_router_003_default_decode " "Found entity 1: top_qsys_hps_system_mm_interconnect_0_router_003_default_decode" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125941 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_qsys_hps_system_mm_interconnect_0_router_003 " "Found entity 2: top_qsys_hps_system_mm_interconnect_0_router_003" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125941 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel top_qsys_hps_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at top_qsys_hps_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649974125942 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel top_qsys_hps_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at top_qsys_hps_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649974125942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_hps_system_mm_interconnect_0_router_default_decode " "Found entity 1: top_qsys_hps_system_mm_interconnect_0_router_default_decode" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125943 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_qsys_hps_system_mm_interconnect_0_router " "Found entity 2: top_qsys_hps_system_mm_interconnect_0_router" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "top_qsys/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_hps_system_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/top_qsys_hps_system_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_hps_system_sysid_qsys " "Found entity 1: top_qsys_hps_system_sysid_qsys" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_sysid_qsys.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_sysid_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_hps_system_nios2_resettaken_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/top_qsys_hps_system_nios2_resettaken_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_hps_system_nios2_resettaken_pio " "Found entity 1: top_qsys_hps_system_nios2_resettaken_pio" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_nios2_resettaken_pio.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_nios2_resettaken_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_hps_system_nios2_resetreq_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/top_qsys_hps_system_nios2_resetreq_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_hps_system_nios2_resetreq_pio " "Found entity 1: top_qsys_hps_system_nios2_resetreq_pio" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_nios2_resetreq_pio.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_nios2_resetreq_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_hps_system_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/top_qsys_hps_system_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_hps_system_led_pio " "Found entity 1: top_qsys_hps_system_led_pio" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_led_pio.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_led_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_hps_system_hps_0 " "Found entity 1: top_qsys_hps_system_hps_0" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_hps_system_hps_0_hps_io " "Found entity 1: top_qsys_hps_system_hps_0_hps_io" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "top_qsys/synthesis/submodules/hps_sdram.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "top_qsys/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "top_qsys/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "top_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "top_qsys/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "top_qsys/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "top_qsys/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974125999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974125999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "top_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974126002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974126002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "top_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974126005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974126005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "top_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974126010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974126010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "top_qsys/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974126012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974126012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "top_qsys/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974126015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974126015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "top_qsys/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974126070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974126070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "top_qsys/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974126073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974126073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "top_qsys/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974126075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974126075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "top_qsys/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974126078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974126078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "top_qsys/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974126081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974126081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "top_qsys/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974126084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974126084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "top_qsys/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974126086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974126086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_hps_system_hps_0_hps_io_border " "Found entity 1: top_qsys_hps_system_hps_0_hps_io_border" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974126089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974126089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_hps_system_hps_0_fpga_interfaces " "Found entity 1: top_qsys_hps_system_hps_0_fpga_interfaces" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_fpga_interfaces.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974126092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974126092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_hps_system_f2sdram_only_master.v 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/top_qsys_hps_system_f2sdram_only_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_hps_system_f2sdram_only_master " "Found entity 1: top_qsys_hps_system_f2sdram_only_master" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_f2sdram_only_master.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_f2sdram_only_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974126095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974126095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_hps_system_f2sdram_only_master_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/top_qsys_hps_system_f2sdram_only_master_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_hps_system_f2sdram_only_master_p2b_adapter " "Found entity 1: top_qsys_hps_system_f2sdram_only_master_p2b_adapter" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_f2sdram_only_master_p2b_adapter.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_f2sdram_only_master_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974126097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974126097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_hps_system_f2sdram_only_master_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/top_qsys_hps_system_f2sdram_only_master_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_hps_system_f2sdram_only_master_b2p_adapter " "Found entity 1: top_qsys_hps_system_f2sdram_only_master_b2p_adapter" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_f2sdram_only_master_b2p_adapter.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_f2sdram_only_master_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974126099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974126099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file top_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "top_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974126107 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "top_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974126107 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "top_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974126107 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "top_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974126107 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "top_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974126107 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "top_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974126107 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "top_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974126107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974126107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "top_qsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974126110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974126110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "top_qsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974126113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974126113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_hps_system_f2sdram_only_master_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/top_qsys_hps_system_f2sdram_only_master_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_hps_system_f2sdram_only_master_timing_adt " "Found entity 1: top_qsys_hps_system_f2sdram_only_master_timing_adt" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_f2sdram_only_master_timing_adt.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_f2sdram_only_master_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974126115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974126115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "top_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974126118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974126118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file top_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "top_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974126121 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "top_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974126121 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "top_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974126121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974126121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "top_qsys/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974126124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974126124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "top_qsys/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974126127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974126127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "top_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974126131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974126131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "top_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974126133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974126133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "top_qsys/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974126137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974126137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "top_qsys/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974126139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974126139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_hps_system_dipsw_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/top_qsys_hps_system_dipsw_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_hps_system_dipsw_pio " "Found entity 1: top_qsys_hps_system_dipsw_pio" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_dipsw_pio.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_dipsw_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974126141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974126141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys/synthesis/submodules/top_qsys_hps_system_button_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys/synthesis/submodules/top_qsys_hps_system_button_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_qsys_hps_system_button_pio " "Found entity 1: top_qsys_hps_system_button_pio" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_button_pio.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_button_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974126145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974126145 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_qual_n altera_edge_detector.v(21) " "Verilog HDL Implicit Net warning at altera_edge_detector.v(21): created implicit net for \"reset_qual_n\"" {  } { { "ip/edge_detect/altera_edge_detector.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/ip/edge_detect/altera_edge_detector.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1649974126145 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "top_qsys/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1649974126146 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "top.v(292) " "Verilog HDL Module Instantiation warning at top.v(292): ignored dangling comma in List of Port Connections" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 292 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1649974126597 ""}
{ "Warning" "WSGN_SEARCH_FILE" "top.v 1 1 " "Using design file top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974126598 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1649974126598 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649974126606 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HDMI_TX_D top.v(36) " "Output port \"HDMI_TX_D\" at top.v(36) has no driver" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649974126611 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HDMI_TX_CLK top.v(35) " "Output port \"HDMI_TX_CLK\" at top.v(35) has no driver" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649974126611 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HDMI_TX_DE top.v(37) " "Output port \"HDMI_TX_DE\" at top.v(37) has no driver" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649974126611 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HDMI_TX_HS top.v(38) " "Output port \"HDMI_TX_HS\" at top.v(38) has no driver" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649974126611 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HDMI_TX_VS top.v(40) " "Output port \"HDMI_TX_VS\" at top.v(40) has no driver" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649974126611 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "BT_UART_TX top.v(117) " "Output port \"BT_UART_TX\" at top.v(117) has no driver" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 117 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649974126611 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART2USB_RTS top.v(120) " "Output port \"UART2USB_RTS\" at top.v(120) has no driver" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 120 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649974126611 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART2USB_TX top.v(122) " "Output port \"UART2USB_TX\" at top.v(122) has no driver" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 122 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649974126611 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "WIFI_EN top.v(123) " "Output port \"WIFI_EN\" at top.v(123) has no driver" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 123 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649974126611 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "WIFI_RST_n top.v(124) " "Output port \"WIFI_RST_n\" at top.v(124) has no driver" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 124 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649974126611 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "WIFI_UART0_RTS top.v(126) " "Output port \"WIFI_UART0_RTS\" at top.v(126) has no driver" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 126 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649974126612 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "WIFI_UART0_TX top.v(128) " "Output port \"WIFI_UART0_TX\" at top.v(128) has no driver" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 128 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649974126612 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys top_qsys:u0 " "Elaborating entity \"top_qsys\" for hierarchy \"top_qsys:u0\"" {  } { { "top.v" "u0" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974126635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_hps_system top_qsys:u0\|top_qsys_hps_system:hps_system " "Elaborating entity \"top_qsys_hps_system\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\"" {  } { { "top_qsys/synthesis/top_qsys.v" "hps_system" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/top_qsys.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974126656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_hps_system_button_pio top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_button_pio:button_pio " "Elaborating entity \"top_qsys_hps_system_button_pio\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_button_pio:button_pio\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system.v" "button_pio" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974126764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_hps_system_dipsw_pio top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_dipsw_pio:dipsw_pio " "Elaborating entity \"top_qsys_hps_system_dipsw_pio\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_dipsw_pio:dipsw_pio\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system.v" "dipsw_pio" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974126783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_hps_system_f2sdram_only_master top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master " "Elaborating entity \"top_qsys_hps_system_f2sdram_only_master\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system.v" "f2sdram_only_master" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974126804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_f2sdram_only_master.v" "jtag_phy_embedded_in_jtag_master" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_f2sdram_only_master.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974126835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "top_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974126854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "top_qsys/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974126881 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "top_qsys/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974126889 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974126890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974126890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974126890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974126890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974126890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974126890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974126890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974126890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974126890 ""}  } { { "top_qsys/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649974126890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974126893 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "top_qsys/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974126903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974127745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974127925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "top_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974128013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "top_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974128044 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "top_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974128054 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974128054 ""}  } { { "top_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649974128054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "top_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974128066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "top_qsys/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974128160 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "top_qsys/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974128173 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974128173 ""}  } { { "top_qsys/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649974128173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "top_qsys/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974128181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "top_qsys/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974128195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "top_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974128210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "top_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974128227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "top_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974128241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "top_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974128259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "top_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974128276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "top_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974128294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_hps_system_f2sdram_only_master_timing_adt top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|top_qsys_hps_system_f2sdram_only_master_timing_adt:timing_adt " "Elaborating entity \"top_qsys_hps_system_f2sdram_only_master_timing_adt\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|top_qsys_hps_system_f2sdram_only_master_timing_adt:timing_adt\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_f2sdram_only_master.v" "timing_adt" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_f2sdram_only_master.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974128311 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready top_qsys_hps_system_f2sdram_only_master_timing_adt.sv(82) " "Verilog HDL or VHDL warning at top_qsys_hps_system_f2sdram_only_master_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_f2sdram_only_master_timing_adt.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_f2sdram_only_master_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649974128311 "|top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|top_qsys_hps_system_f2sdram_only_master_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_sc_fifo:fifo\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_f2sdram_only_master.v" "fifo" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_f2sdram_only_master.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974128323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_f2sdram_only_master.v" "b2p" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_f2sdram_only_master.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974128354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_f2sdram_only_master.v" "p2b" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_f2sdram_only_master.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974128374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_packets_to_master:transacto\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_f2sdram_only_master.v" "transacto" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_f2sdram_only_master.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974128399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "top_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974128417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_hps_system_f2sdram_only_master_b2p_adapter top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|top_qsys_hps_system_f2sdram_only_master_b2p_adapter:b2p_adapter " "Elaborating entity \"top_qsys_hps_system_f2sdram_only_master_b2p_adapter\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|top_qsys_hps_system_f2sdram_only_master_b2p_adapter:b2p_adapter\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_f2sdram_only_master.v" "b2p_adapter" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_f2sdram_only_master.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974128495 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel top_qsys_hps_system_f2sdram_only_master_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at top_qsys_hps_system_f2sdram_only_master_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_f2sdram_only_master_b2p_adapter.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_f2sdram_only_master_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649974128496 "|top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|top_qsys_hps_system_f2sdram_only_master_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 top_qsys_hps_system_f2sdram_only_master_b2p_adapter.sv(90) " "Verilog HDL assignment warning at top_qsys_hps_system_f2sdram_only_master_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_f2sdram_only_master_b2p_adapter.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_f2sdram_only_master_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649974128496 "|top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|top_qsys_hps_system_f2sdram_only_master_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_hps_system_f2sdram_only_master_p2b_adapter top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|top_qsys_hps_system_f2sdram_only_master_p2b_adapter:p2b_adapter " "Elaborating entity \"top_qsys_hps_system_f2sdram_only_master_p2b_adapter\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|top_qsys_hps_system_f2sdram_only_master_p2b_adapter:p2b_adapter\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_f2sdram_only_master.v" "p2b_adapter" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_f2sdram_only_master.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974128511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|altera_reset_controller:rst_controller\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_f2sdram_only_master.v" "rst_controller" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_f2sdram_only_master.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974128525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "top_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974128540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "top_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974128554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_hps_system_hps_0 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0 " "Elaborating entity \"top_qsys_hps_system_hps_0\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system.v" "hps_0" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system.v" 524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974128755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_hps_system_hps_0_fpga_interfaces top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"top_qsys_hps_system_hps_0_fpga_interfaces\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0.v" "fpga_interfaces" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974128863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_hps_system_hps_0_hps_io top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io " "Elaborating entity \"top_qsys_hps_system_hps_0_hps_io\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0.v" "hps_io" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0.v" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974128944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_hps_system_hps_0_hps_io_border top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border " "Elaborating entity \"top_qsys_hps_system_hps_0_hps_io_border\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io.v" "border" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974128963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sv" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974128993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "top_qsys/synthesis/submodules/hps_sdram.v" "pll" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974129063 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "top_qsys/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649974129064 "|top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "top_qsys/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649974129065 "|top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "top_qsys/synthesis/submodules/hps_sdram.v" "p0" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974129080 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "top_qsys/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974129084 "|top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "top_qsys/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974129155 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "top_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1649974129161 "|top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "top_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649974129163 "|top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "top_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1649974129173 "|top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "top_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649974129174 "|top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "top_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974129274 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "top_qsys/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649974129275 "|top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "top_qsys/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649974129275 "|top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "top_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974129290 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "top_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649974129303 "|top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "top_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649974129303 "|top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "top_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649974129303 "|top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "top_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649974129303 "|top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "top_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974129333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "top_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974129559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "top_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974129616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "top_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974129650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "top_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974129703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "top_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974129764 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "top_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974129778 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974129778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974129778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974129778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974129778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974129778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974129778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974129778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974129778 ""}  } { { "top_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649974129778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974129841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974129841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974129843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "top_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974129859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "top_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974129876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "top_qsys/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974129897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "top_qsys/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974130204 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "top_qsys/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1649974130206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "top_qsys/synthesis/submodules/hps_sdram.v" "c0" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974130226 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "top_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649974130296 "|top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "top_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649974130296 "|top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "top_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649974130296 "|top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "top_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649974130296 "|top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "top_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649974130296 "|top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "top_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649974130297 "|top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "top_qsys/synthesis/submodules/hps_sdram.v" "oct" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974130874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "top_qsys/synthesis/submodules/hps_sdram.v" "dll" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974130890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_hps_system_led_pio top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_led_pio:led_pio " "Elaborating entity \"top_qsys_hps_system_led_pio\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_led_pio:led_pio\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system.v" "led_pio" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system.v" 553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974131051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge top_qsys:u0\|top_qsys_hps_system:hps_system\|altera_avalon_mm_bridge:mm_bridge_0 " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|altera_avalon_mm_bridge:mm_bridge_0\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system.v" "mm_bridge_0" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system.v" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974131092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_hps_system_nios2_resetreq_pio top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_nios2_resetreq_pio:nios2_resetreq_pio " "Elaborating entity \"top_qsys_hps_system_nios2_resetreq_pio\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_nios2_resetreq_pio:nios2_resetreq_pio\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system.v" "nios2_resetreq_pio" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system.v" 598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974131118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_hps_system_nios2_resettaken_pio top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_nios2_resettaken_pio:nios2_resettaken_pio " "Elaborating entity \"top_qsys_hps_system_nios2_resettaken_pio\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_nios2_resettaken_pio:nios2_resettaken_pio\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system.v" "nios2_resettaken_pio" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system.v" 609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974131131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge top_qsys:u0\|top_qsys_hps_system:hps_system\|altera_avalon_mm_bridge:shared_mem_bridge " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|altera_avalon_mm_bridge:shared_mem_bridge\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system.v" "shared_mem_bridge" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system.v" 643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974131144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_hps_system_sysid_qsys top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_sysid_qsys:sysid_qsys " "Elaborating entity \"top_qsys_hps_system_sysid_qsys\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_sysid_qsys:sysid_qsys\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system.v" "sysid_qsys" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system.v" 650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974131160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_hps_system_mm_interconnect_0 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"top_qsys_hps_system_mm_interconnect_0\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system.v" "mm_interconnect_0" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system.v" 711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974131173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:fpga_only_master_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:fpga_only_master_master_translator\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0.v" "fpga_only_master_master_translator" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974131291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm_bridge_0_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm_bridge_0_s0_translator\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0.v" "mm_bridge_0_s0_translator" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974131312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_agent" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0.v" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974131336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "top_qsys/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974131367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:fpga_only_master_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:fpga_only_master_master_agent\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0.v" "fpga_only_master_master_agent" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974131388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mm_bridge_0_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mm_bridge_0_s0_agent\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0.v" "mm_bridge_0_s0_agent" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0.v" 638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974131405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mm_bridge_0_s0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mm_bridge_0_s0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "top_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974131428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0.v" "mm_bridge_0_s0_agent_rsp_fifo" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0.v" 679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974131450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0.v" "mm_bridge_0_s0_agent_rdata_fifo" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0.v" 720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974131518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_hps_system_mm_interconnect_0_router top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_hps_system_mm_interconnect_0_router:router " "Elaborating entity \"top_qsys_hps_system_mm_interconnect_0_router\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_hps_system_mm_interconnect_0_router:router\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0.v" "router" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0.v" 736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974131541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_hps_system_mm_interconnect_0_router_default_decode top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_hps_system_mm_interconnect_0_router:router\|top_qsys_hps_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"top_qsys_hps_system_mm_interconnect_0_router_default_decode\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_hps_system_mm_interconnect_0_router:router\|top_qsys_hps_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974131561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_hps_system_mm_interconnect_0_router_003 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_hps_system_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"top_qsys_hps_system_mm_interconnect_0_router_003\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_hps_system_mm_interconnect_0_router_003:router_003\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0.v" "router_003" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0.v" 784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974131584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_hps_system_mm_interconnect_0_router_003_default_decode top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_hps_system_mm_interconnect_0_router_003:router_003\|top_qsys_hps_system_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"top_qsys_hps_system_mm_interconnect_0_router_003_default_decode\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_hps_system_mm_interconnect_0_router_003:router_003\|top_qsys_hps_system_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0_router_003.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974131596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0.v" "mm_bridge_0_s0_burst_adapter" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0.v" 834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974131604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "top_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974131621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "top_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974131673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "top_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974131686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "top_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974131695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "top_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974131707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "top_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974131716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_hps_system_mm_interconnect_0_cmd_demux top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_hps_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"top_qsys_hps_system_mm_interconnect_0_cmd_demux\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_hps_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0.v" 851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974131771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_hps_system_mm_interconnect_0_cmd_mux top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_hps_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"top_qsys_hps_system_mm_interconnect_0_cmd_mux\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_hps_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0.v" 914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974131788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_hps_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_hps_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0_cmd_mux.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974131810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_hps_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_hps_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "top_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974131818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_hps_system_mm_interconnect_0_rsp_demux top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_hps_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"top_qsys_hps_system_mm_interconnect_0_rsp_demux\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_hps_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0.v" 943 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974131827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_hps_system_mm_interconnect_0_rsp_mux top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_hps_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"top_qsys_hps_system_mm_interconnect_0_rsp_mux\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_hps_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0.v" 960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974131842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_hps_system_mm_interconnect_0_avalon_st_adapter top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_hps_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"top_qsys_hps_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_hps_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974131859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_hps_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_hps_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|top_qsys_hps_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"top_qsys_hps_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_hps_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|top_qsys_hps_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974131870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_hps_system_mm_interconnect_1 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"top_qsys_hps_system_mm_interconnect_1\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system.v" "mm_interconnect_1" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system.v" 763 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974131880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:mm_bridge_0_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:mm_bridge_0_m0_translator\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1.v" "mm_bridge_0_m0_translator" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1.v" 559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974132062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1.v" "sysid_qsys_control_slave_translator" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1.v" 623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974132079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:shared_mem_bridge_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:shared_mem_bridge_s0_translator\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1.v" "shared_mem_bridge_s0_translator" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1.v" 687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974132101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:led_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:led_pio_s1_translator\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1.v" "led_pio_s1_translator" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1.v" 751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974132121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:mm_bridge_0_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:mm_bridge_0_m0_agent\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1.v" "mm_bridge_0_m0_agent" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1.v" 1088 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974132153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sysid_qsys_control_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sysid_qsys_control_slave_agent\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1.v" "sysid_qsys_control_slave_agent" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1.v" 1172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974132168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sysid_qsys_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sysid_qsys_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "top_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974132187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1.v" "sysid_qsys_control_slave_agent_rsp_fifo" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1.v" 1213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974132204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:shared_mem_bridge_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:shared_mem_bridge_s0_agent_rsp_fifo\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1.v" "shared_mem_bridge_s0_agent_rsp_fifo" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1.v" 1338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974132242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_hps_system_mm_interconnect_1_router top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1\|top_qsys_hps_system_mm_interconnect_1_router:router " "Elaborating entity \"top_qsys_hps_system_mm_interconnect_1_router\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1\|top_qsys_hps_system_mm_interconnect_1_router:router\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1.v" "router" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1.v" 1979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974132377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_hps_system_mm_interconnect_1_router_default_decode top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1\|top_qsys_hps_system_mm_interconnect_1_router:router\|top_qsys_hps_system_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"top_qsys_hps_system_mm_interconnect_1_router_default_decode\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1\|top_qsys_hps_system_mm_interconnect_1_router:router\|top_qsys_hps_system_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1_router.sv" "the_default_decode" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974132399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_hps_system_mm_interconnect_1_router_001 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1\|top_qsys_hps_system_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"top_qsys_hps_system_mm_interconnect_1_router_001\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1\|top_qsys_hps_system_mm_interconnect_1_router_001:router_001\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1.v" "router_001" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1.v" 1995 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974132407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_hps_system_mm_interconnect_1_router_001_default_decode top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1\|top_qsys_hps_system_mm_interconnect_1_router_001:router_001\|top_qsys_hps_system_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"top_qsys_hps_system_mm_interconnect_1_router_001_default_decode\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1\|top_qsys_hps_system_mm_interconnect_1_router_001:router_001\|top_qsys_hps_system_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974132417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1.v" "mm_bridge_0_m0_limiter" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1.v" 2141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974132464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_hps_system_mm_interconnect_1_cmd_demux top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1\|top_qsys_hps_system_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"top_qsys_hps_system_mm_interconnect_1_cmd_demux\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1\|top_qsys_hps_system_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1.v" "cmd_demux" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1.v" 2194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974132482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_hps_system_mm_interconnect_1_cmd_mux top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1\|top_qsys_hps_system_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"top_qsys_hps_system_mm_interconnect_1_cmd_mux\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1\|top_qsys_hps_system_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1.v" "cmd_mux" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1.v" 2211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974132498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_hps_system_mm_interconnect_1_rsp_demux top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1\|top_qsys_hps_system_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"top_qsys_hps_system_mm_interconnect_1_rsp_demux\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1\|top_qsys_hps_system_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1.v" "rsp_demux" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1.v" 2330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974132528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_hps_system_mm_interconnect_1_rsp_mux top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1\|top_qsys_hps_system_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"top_qsys_hps_system_mm_interconnect_1_rsp_mux\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1\|top_qsys_hps_system_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1.v" "rsp_mux" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1.v" 2485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974132559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1\|top_qsys_hps_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1\|top_qsys_hps_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1_rsp_mux.sv" "arb" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_1_rsp_mux.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974132591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1\|top_qsys_hps_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_1:mm_interconnect_1\|top_qsys_hps_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "top_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974132599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_hps_system_mm_interconnect_2 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"top_qsys_hps_system_mm_interconnect_2\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system.v" "mm_interconnect_2" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system.v" 816 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974132654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:hps_only_master_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:hps_only_master_master_agent\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_2.v" "hps_only_master_master_agent" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_2.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974132752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_slave_ni top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent " "Elaborating entity \"altera_merlin_axi_slave_ni\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_2.v" "hps_0_f2h_axi_slave_agent" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_2.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974132768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "top_qsys/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "check_and_align_address_to_size" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974132809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor\"" {  } { { "top_qsys/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "read_burst_uncompressor" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974132824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo\"" {  } { { "top_qsys/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "write_rsp_fifo" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974132846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_hps_system_mm_interconnect_2_router top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2\|top_qsys_hps_system_mm_interconnect_2_router:router " "Elaborating entity \"top_qsys_hps_system_mm_interconnect_2_router\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2\|top_qsys_hps_system_mm_interconnect_2_router:router\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_2.v" "router" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_2.v" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974133060 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address top_qsys_hps_system_mm_interconnect_2_router.sv(154) " "Verilog HDL or VHDL warning at top_qsys_hps_system_mm_interconnect_2_router.sv(154): object \"address\" assigned a value but never read" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_2_router.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_2_router.sv" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649974133078 "|top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2|top_qsys_hps_system_mm_interconnect_2_router:router"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_hps_system_mm_interconnect_2_router_default_decode top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2\|top_qsys_hps_system_mm_interconnect_2_router:router\|top_qsys_hps_system_mm_interconnect_2_router_default_decode:the_default_decode " "Elaborating entity \"top_qsys_hps_system_mm_interconnect_2_router_default_decode\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2\|top_qsys_hps_system_mm_interconnect_2_router:router\|top_qsys_hps_system_mm_interconnect_2_router_default_decode:the_default_decode\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_2_router.sv" "the_default_decode" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_2_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974133089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_hps_system_mm_interconnect_2_router_001 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2\|top_qsys_hps_system_mm_interconnect_2_router_001:router_001 " "Elaborating entity \"top_qsys_hps_system_mm_interconnect_2_router_001\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2\|top_qsys_hps_system_mm_interconnect_2_router_001:router_001\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_2.v" "router_001" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_2.v" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974133098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_hps_system_mm_interconnect_2_router_001_default_decode top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2\|top_qsys_hps_system_mm_interconnect_2_router_001:router_001\|top_qsys_hps_system_mm_interconnect_2_router_001_default_decode:the_default_decode " "Elaborating entity \"top_qsys_hps_system_mm_interconnect_2_router_001_default_decode\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2\|top_qsys_hps_system_mm_interconnect_2_router_001:router_001\|top_qsys_hps_system_mm_interconnect_2_router_001_default_decode:the_default_decode\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_2_router_001.sv" "the_default_decode" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_2_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974133112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:hps_only_master_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:hps_only_master_master_limiter\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_2.v" "hps_only_master_master_limiter" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_2.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974133126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_hps_system_mm_interconnect_2_cmd_demux top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2\|top_qsys_hps_system_mm_interconnect_2_cmd_demux:cmd_demux " "Elaborating entity \"top_qsys_hps_system_mm_interconnect_2_cmd_demux\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2\|top_qsys_hps_system_mm_interconnect_2_cmd_demux:cmd_demux\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_2.v" "cmd_demux" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_2.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974133146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_hps_system_mm_interconnect_2_cmd_mux top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2\|top_qsys_hps_system_mm_interconnect_2_cmd_mux:cmd_mux " "Elaborating entity \"top_qsys_hps_system_mm_interconnect_2_cmd_mux\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2\|top_qsys_hps_system_mm_interconnect_2_cmd_mux:cmd_mux\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_2.v" "cmd_mux" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_2.v" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974133158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_hps_system_mm_interconnect_2_rsp_demux top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2\|top_qsys_hps_system_mm_interconnect_2_rsp_demux:rsp_demux " "Elaborating entity \"top_qsys_hps_system_mm_interconnect_2_rsp_demux\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2\|top_qsys_hps_system_mm_interconnect_2_rsp_demux:rsp_demux\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_2.v" "rsp_demux" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_2.v" 615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974133172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_hps_system_mm_interconnect_2_rsp_mux top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2\|top_qsys_hps_system_mm_interconnect_2_rsp_mux:rsp_mux " "Elaborating entity \"top_qsys_hps_system_mm_interconnect_2_rsp_mux\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2\|top_qsys_hps_system_mm_interconnect_2_rsp_mux:rsp_mux\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_2.v" "rsp_mux" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_2.v" 655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974133189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2\|top_qsys_hps_system_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2\|top_qsys_hps_system_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_2_rsp_mux.sv" "arb" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_2_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974133208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2\|top_qsys_hps_system_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2\|top_qsys_hps_system_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "top_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974133216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_2.v" "hps_0_f2h_axi_slave_wr_cmd_width_adapter" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_2.v" 721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974133225 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "top_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649974133234 "|top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "top_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649974133235 "|top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "top_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649974133235 "|top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "top_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974133268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_2.v" "hps_0_f2h_axi_slave_wr_rsp_width_adapter" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_2.v" 853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974133295 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "top_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1649974133309 "|top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "top_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1649974133309 "|top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_hps_system_mm_interconnect_3 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_3:mm_interconnect_3 " "Elaborating entity \"top_qsys_hps_system_mm_interconnect_3\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_3:mm_interconnect_3\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system.v" "mm_interconnect_3" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system.v" 840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974133333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_3.v" "hps_0_f2h_sdram0_data_translator" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_3.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974133488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_agent:f2sdram_only_master_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_agent:f2sdram_only_master_master_agent\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_3.v" "f2sdram_only_master_master_agent" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_3.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974133519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_3.v" "hps_0_f2h_sdram0_data_agent" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_3.v" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974133534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "top_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974133574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_3:mm_interconnect_3\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_3:mm_interconnect_3\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_3.v" "hps_0_f2h_sdram0_data_agent_rsp_fifo" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_3.v" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974133593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_hps_system_mm_interconnect_3_router top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_3:mm_interconnect_3\|top_qsys_hps_system_mm_interconnect_3_router:router " "Elaborating entity \"top_qsys_hps_system_mm_interconnect_3_router\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_3:mm_interconnect_3\|top_qsys_hps_system_mm_interconnect_3_router:router\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_3.v" "router" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_3.v" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974134170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_hps_system_mm_interconnect_3_router_default_decode top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_3:mm_interconnect_3\|top_qsys_hps_system_mm_interconnect_3_router:router\|top_qsys_hps_system_mm_interconnect_3_router_default_decode:the_default_decode " "Elaborating entity \"top_qsys_hps_system_mm_interconnect_3_router_default_decode\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_3:mm_interconnect_3\|top_qsys_hps_system_mm_interconnect_3_router:router\|top_qsys_hps_system_mm_interconnect_3_router_default_decode:the_default_decode\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_3_router.sv" "the_default_decode" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_3_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974134194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_hps_system_mm_interconnect_3_router_001 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_3:mm_interconnect_3\|top_qsys_hps_system_mm_interconnect_3_router_001:router_001 " "Elaborating entity \"top_qsys_hps_system_mm_interconnect_3_router_001\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_3:mm_interconnect_3\|top_qsys_hps_system_mm_interconnect_3_router_001:router_001\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_3.v" "router_001" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_3.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974134202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_hps_system_mm_interconnect_3_router_001_default_decode top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_3:mm_interconnect_3\|top_qsys_hps_system_mm_interconnect_3_router_001:router_001\|top_qsys_hps_system_mm_interconnect_3_router_001_default_decode:the_default_decode " "Elaborating entity \"top_qsys_hps_system_mm_interconnect_3_router_001_default_decode\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_3:mm_interconnect_3\|top_qsys_hps_system_mm_interconnect_3_router_001:router_001\|top_qsys_hps_system_mm_interconnect_3_router_001_default_decode:the_default_decode\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_3_router_001.sv" "the_default_decode" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_3_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974134217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_hps_system_mm_interconnect_3_cmd_demux top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_3:mm_interconnect_3\|top_qsys_hps_system_mm_interconnect_3_cmd_demux:cmd_demux " "Elaborating entity \"top_qsys_hps_system_mm_interconnect_3_cmd_demux\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_3:mm_interconnect_3\|top_qsys_hps_system_mm_interconnect_3_cmd_demux:cmd_demux\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_3.v" "cmd_demux" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_3.v" 508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974134225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_hps_system_mm_interconnect_3_cmd_mux top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_3:mm_interconnect_3\|top_qsys_hps_system_mm_interconnect_3_cmd_mux:cmd_mux " "Elaborating entity \"top_qsys_hps_system_mm_interconnect_3_cmd_mux\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_3:mm_interconnect_3\|top_qsys_hps_system_mm_interconnect_3_cmd_mux:cmd_mux\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_3.v" "cmd_mux" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_3.v" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974134235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_hps_system_mm_interconnect_3_rsp_mux top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_3:mm_interconnect_3\|top_qsys_hps_system_mm_interconnect_3_rsp_mux:rsp_mux " "Elaborating entity \"top_qsys_hps_system_mm_interconnect_3_rsp_mux\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_3:mm_interconnect_3\|top_qsys_hps_system_mm_interconnect_3_rsp_mux:rsp_mux\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_3.v" "rsp_mux" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_3.v" 559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974134249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_3.v" "hps_0_f2h_sdram0_data_cmd_width_adapter" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_3.v" 625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974134260 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "top_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649974134270 "|top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "top_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974134356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_rsp_width_adapter\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_3.v" "hps_0_f2h_sdram0_data_rsp_width_adapter" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_3.v" 691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974134378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_hps_system_mm_interconnect_3_avalon_st_adapter top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_3:mm_interconnect_3\|top_qsys_hps_system_mm_interconnect_3_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"top_qsys_hps_system_mm_interconnect_3_avalon_st_adapter\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_3:mm_interconnect_3\|top_qsys_hps_system_mm_interconnect_3_avalon_st_adapter:avalon_st_adapter\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_3.v" "avalon_st_adapter" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_3.v" 720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974134432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_hps_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_3:mm_interconnect_3\|top_qsys_hps_system_mm_interconnect_3_avalon_st_adapter:avalon_st_adapter\|top_qsys_hps_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"top_qsys_hps_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_3:mm_interconnect_3\|top_qsys_hps_system_mm_interconnect_3_avalon_st_adapter:avalon_st_adapter\|top_qsys_hps_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_3_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_mm_interconnect_3_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974134453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_hps_system_irq_mapper top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_irq_mapper:irq_mapper " "Elaborating entity \"top_qsys_hps_system_irq_mapper\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_irq_mapper:irq_mapper\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system.v" "irq_mapper" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system.v" 848 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974134465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_hps_system_irq_mapper_001 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_irq_mapper_001:irq_mapper_001 " "Elaborating entity \"top_qsys_hps_system_irq_mapper_001\" for hierarchy \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_irq_mapper_001:irq_mapper_001\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_hps_system.v" "irq_mapper_001" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system.v" 854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974134476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_nios_system top_qsys:u0\|top_qsys_nios_system:nios_system " "Elaborating entity \"top_qsys_nios_system\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\"" {  } { { "top_qsys/synthesis/top_qsys.v" "nios_system" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/top_qsys.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974134510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_nios_system_jtag_uart top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_jtag_uart:jtag_uart " "Elaborating entity \"top_qsys_nios_system_jtag_uart\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_jtag_uart:jtag_uart\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system.v" "jtag_uart" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974134549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_nios_system_jtag_uart_scfifo_w top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_jtag_uart:jtag_uart\|top_qsys_nios_system_jtag_uart_scfifo_w:the_top_qsys_nios_system_jtag_uart_scfifo_w " "Elaborating entity \"top_qsys_nios_system_jtag_uart_scfifo_w\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_jtag_uart:jtag_uart\|top_qsys_nios_system_jtag_uart_scfifo_w:the_top_qsys_nios_system_jtag_uart_scfifo_w\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_jtag_uart.v" "the_top_qsys_nios_system_jtag_uart_scfifo_w" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974134563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_jtag_uart:jtag_uart\|top_qsys_nios_system_jtag_uart_scfifo_w:the_top_qsys_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_jtag_uart:jtag_uart\|top_qsys_nios_system_jtag_uart_scfifo_w:the_top_qsys_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_jtag_uart.v" "wfifo" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974134730 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_jtag_uart:jtag_uart\|top_qsys_nios_system_jtag_uart_scfifo_w:the_top_qsys_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_jtag_uart:jtag_uart\|top_qsys_nios_system_jtag_uart_scfifo_w:the_top_qsys_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_jtag_uart.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974134736 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_jtag_uart:jtag_uart\|top_qsys_nios_system_jtag_uart_scfifo_w:the_top_qsys_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_jtag_uart:jtag_uart\|top_qsys_nios_system_jtag_uart_scfifo_w:the_top_qsys_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974134736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974134736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974134736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974134736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974134736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974134736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974134736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974134736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974134736 ""}  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_jtag_uart.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649974134736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974134776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974134776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_jtag_uart:jtag_uart\|top_qsys_nios_system_jtag_uart_scfifo_w:the_top_qsys_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_jtag_uart:jtag_uart\|top_qsys_nios_system_jtag_uart_scfifo_w:the_top_qsys_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974134777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974134791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974134791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_jtag_uart:jtag_uart\|top_qsys_nios_system_jtag_uart_scfifo_w:the_top_qsys_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_jtag_uart:jtag_uart\|top_qsys_nios_system_jtag_uart_scfifo_w:the_top_qsys_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/kedic/Desktop/em023_mucilage/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974134792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974134806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974134806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_jtag_uart:jtag_uart\|top_qsys_nios_system_jtag_uart_scfifo_w:the_top_qsys_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_jtag_uart:jtag_uart\|top_qsys_nios_system_jtag_uart_scfifo_w:the_top_qsys_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/kedic/Desktop/em023_mucilage/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974134807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974134853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974134853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_jtag_uart:jtag_uart\|top_qsys_nios_system_jtag_uart_scfifo_w:the_top_qsys_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_jtag_uart:jtag_uart\|top_qsys_nios_system_jtag_uart_scfifo_w:the_top_qsys_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/kedic/Desktop/em023_mucilage/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974134855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974134902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974134902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_jtag_uart:jtag_uart\|top_qsys_nios_system_jtag_uart_scfifo_w:the_top_qsys_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_jtag_uart:jtag_uart\|top_qsys_nios_system_jtag_uart_scfifo_w:the_top_qsys_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/kedic/Desktop/em023_mucilage/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974134904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974134995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974134995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_jtag_uart:jtag_uart\|top_qsys_nios_system_jtag_uart_scfifo_w:the_top_qsys_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_jtag_uart:jtag_uart\|top_qsys_nios_system_jtag_uart_scfifo_w:the_top_qsys_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/kedic/Desktop/em023_mucilage/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974134997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_nios_system_jtag_uart_scfifo_r top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_jtag_uart:jtag_uart\|top_qsys_nios_system_jtag_uart_scfifo_r:the_top_qsys_nios_system_jtag_uart_scfifo_r " "Elaborating entity \"top_qsys_nios_system_jtag_uart_scfifo_r\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_jtag_uart:jtag_uart\|top_qsys_nios_system_jtag_uart_scfifo_r:the_top_qsys_nios_system_jtag_uart_scfifo_r\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_jtag_uart.v" "the_top_qsys_nios_system_jtag_uart_scfifo_r" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974135011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:top_qsys_nios_system_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:top_qsys_nios_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_jtag_uart.v" "top_qsys_nios_system_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974135310 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:top_qsys_nios_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:top_qsys_nios_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_jtag_uart.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974135369 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:top_qsys_nios_system_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:top_qsys_nios_system_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974135370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974135370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974135370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974135370 ""}  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_jtag_uart.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649974135370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:top_qsys_nios_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:top_qsys_nios_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974135407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:top_qsys_nios_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:top_qsys_nios_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974135417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_nios_system_led_pio top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_led_pio:led_pio " "Elaborating entity \"top_qsys_nios_system_led_pio\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_led_pio:led_pio\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system.v" "led_pio" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974135430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_opencores top_qsys:u0\|top_qsys_nios_system:nios_system\|i2c_opencores:light_i2c_opencores " "Elaborating entity \"i2c_opencores\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|i2c_opencores:light_i2c_opencores\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system.v" "light_i2c_opencores" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974135441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_top top_qsys:u0\|top_qsys_nios_system:nios_system\|i2c_opencores:light_i2c_opencores\|i2c_master_top:i2c_master_top_inst " "Elaborating entity \"i2c_master_top\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|i2c_opencores:light_i2c_opencores\|i2c_master_top:i2c_master_top_inst\"" {  } { { "top_qsys/synthesis/submodules/i2c_opencores.v" "i2c_master_top_inst" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/i2c_opencores.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974135450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_byte_ctrl top_qsys:u0\|top_qsys_nios_system:nios_system\|i2c_opencores:light_i2c_opencores\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller " "Elaborating entity \"i2c_master_byte_ctrl\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|i2c_opencores:light_i2c_opencores\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\"" {  } { { "top_qsys/synthesis/submodules/i2c_master_top.v" "byte_controller" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/i2c_master_top.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974135468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_bit_ctrl top_qsys:u0\|top_qsys_nios_system:nios_system\|i2c_opencores:light_i2c_opencores\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller " "Elaborating entity \"i2c_master_bit_ctrl\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|i2c_opencores:light_i2c_opencores\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\"" {  } { { "top_qsys/synthesis/submodules/i2c_master_byte_ctrl.v" "bit_controller" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/i2c_master_byte_ctrl.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974135484 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_master_bit_ctrl.v(361) " "Verilog HDL Case Statement information at i2c_master_bit_ctrl.v(361): all case item expressions in this case statement are onehot" {  } { { "top_qsys/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/i2c_master_bit_ctrl.v" 361 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1649974135486 "|top|top_qsys:u0|top_qsys_nios_system:nios_system|i2c_opencores:light_i2c_opencores|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_nios_system_light_int top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_light_int:light_int " "Elaborating entity \"top_qsys_nios_system_light_int\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_light_int:light_int\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system.v" "light_int" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974135505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge top_qsys:u0\|top_qsys_nios_system:nios_system\|altera_avalon_mm_bridge:mm_bridge_for_hps " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|altera_avalon_mm_bridge:mm_bridge_for_hps\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system.v" "mm_bridge_for_hps" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974135523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_nios_system_nios2_gen2 top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2 " "Elaborating entity \"top_qsys_nios_system_nios2_gen2\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system.v" "nios2_gen2" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974135570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_nios_system_nios2_gen2_cpu top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu " "Elaborating entity \"top_qsys_nios_system_nios2_gen2_cpu\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2.v" "cpu" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974135584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_nios_system_nios2_gen2_cpu_test_bench top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_test_bench:the_top_qsys_nios_system_nios2_gen2_cpu_test_bench " "Elaborating entity \"top_qsys_nios_system_nios2_gen2_cpu_test_bench\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_test_bench:the_top_qsys_nios_system_nios2_gen2_cpu_test_bench\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" "the_top_qsys_nios_system_nios2_gen2_cpu_test_bench" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" 3551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974135678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_nios_system_nios2_gen2_cpu_register_bank_a_module top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_register_bank_a_module:top_qsys_nios_system_nios2_gen2_cpu_register_bank_a " "Elaborating entity \"top_qsys_nios_system_nios2_gen2_cpu_register_bank_a_module\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_register_bank_a_module:top_qsys_nios_system_nios2_gen2_cpu_register_bank_a\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" "top_qsys_nios_system_nios2_gen2_cpu_register_bank_a" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974135694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_register_bank_a_module:top_qsys_nios_system_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_register_bank_a_module:top_qsys_nios_system_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" "the_altsyncram" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974135729 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_register_bank_a_module:top_qsys_nios_system_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_register_bank_a_module:top_qsys_nios_system_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974135740 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_register_bank_a_module:top_qsys_nios_system_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_register_bank_a_module:top_qsys_nios_system_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974135740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974135740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974135740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974135740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974135740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974135740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974135740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974135740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974135740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974135740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974135740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974135740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974135740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974135740 ""}  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649974135740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/db/altsyncram_msi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974135783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974135783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_register_bank_a_module:top_qsys_nios_system_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_register_bank_a_module:top_qsys_nios_system_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974135784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_nios_system_nios2_gen2_cpu_register_bank_b_module top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_register_bank_b_module:top_qsys_nios_system_nios2_gen2_cpu_register_bank_b " "Elaborating entity \"top_qsys_nios_system_nios2_gen2_cpu_register_bank_b_module\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_register_bank_b_module:top_qsys_nios_system_nios2_gen2_cpu_register_bank_b\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" "top_qsys_nios_system_nios2_gen2_cpu_register_bank_b" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" 4097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974135803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_nios_system_nios2_gen2_cpu_nios2_oci top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci " "Elaborating entity \"top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" "the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" 4593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974135824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_debug top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_debug:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_debug " "Elaborating entity \"top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_debug\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_debug:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_debug\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" "the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_debug" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974135851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_debug:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_debug:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974135860 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_debug:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_debug:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974135866 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_debug:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_debug:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974135866 ""}  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649974135866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_break top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_break:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_break " "Elaborating entity \"top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_break\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_break:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_break\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" "the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_break" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974135870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_xbrk top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_xbrk:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_xbrk " "Elaborating entity \"top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_xbrk\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_xbrk:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_xbrk\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" "the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_xbrk" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974135911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_dbrk top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_dbrk:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_dbrk " "Elaborating entity \"top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_dbrk\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_dbrk:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_dbrk\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" "the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_dbrk" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974135923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_itrace top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_itrace:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_itrace " "Elaborating entity \"top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_itrace\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_itrace:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_itrace\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" "the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_itrace" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974135937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_dtrace top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_dtrace:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_dtrace " "Elaborating entity \"top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_dtrace\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_dtrace:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_dtrace\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" "the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_dtrace" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974135949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_td_mode top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_dtrace:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_dtrace\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_td_mode:top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_td_mode\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_dtrace:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_dtrace\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_td_mode:top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" "top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974136000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_fifo top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_fifo:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_fifo " "Elaborating entity \"top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_fifo\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_fifo:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_fifo\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" "the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_fifo" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974136009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_fifo:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_fifo\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_fifo:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_fifo\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" "the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974136049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_fifo:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_fifo\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_fifo:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_fifo\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" "the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974136057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_fifo:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_fifo\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_fifo:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_fifo\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" "the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974136066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_pib top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_pib:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_pib " "Elaborating entity \"top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_pib\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_pib:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_pib\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" "the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_pib" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974136074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_im top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_im:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_im " "Elaborating entity \"top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_im\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_im:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_im\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" "the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci_im" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974136082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_nios_system_nios2_gen2_cpu_nios2_avalon_reg top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_nios2_avalon_reg:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_avalon_reg " "Elaborating entity \"top_qsys_nios_system_nios2_gen2_cpu_nios2_avalon_reg\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_nios2_avalon_reg:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_avalon_reg\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" "the_top_qsys_nios_system_nios2_gen2_cpu_nios2_avalon_reg" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974136095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem " "Elaborating entity \"top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" "the_top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974136108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram_module top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem\|top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram_module:top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram " "Elaborating entity \"top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram_module\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem\|top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram_module:top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" "top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974136147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem\|top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram_module:top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem\|top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram_module:top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" "the_altsyncram" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974136162 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem\|top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram_module:top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem\|top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram_module:top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974136174 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem\|top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram_module:top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem\|top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram_module:top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974136174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974136174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974136174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974136174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974136174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974136174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974136174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974136174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974136174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974136174 ""}  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649974136174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/db/altsyncram_qid1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974136220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974136220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem\|top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram_module:top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem\|top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram_module:top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974136221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper:the_top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper " "Elaborating entity \"top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper:the_top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" "the_top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974136241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_nios_system_nios2_gen2_cpu_debug_slave_tck top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper:the_top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper\|top_qsys_nios_system_nios2_gen2_cpu_debug_slave_tck:the_top_qsys_nios_system_nios2_gen2_cpu_debug_slave_tck " "Elaborating entity \"top_qsys_nios_system_nios2_gen2_cpu_debug_slave_tck\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper:the_top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper\|top_qsys_nios_system_nios2_gen2_cpu_debug_slave_tck:the_top_qsys_nios_system_nios2_gen2_cpu_debug_slave_tck\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper.v" "the_top_qsys_nios_system_nios2_gen2_cpu_debug_slave_tck" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974136256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_nios_system_nios2_gen2_cpu_debug_slave_sysclk top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper:the_top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper\|top_qsys_nios_system_nios2_gen2_cpu_debug_slave_sysclk:the_top_qsys_nios_system_nios2_gen2_cpu_debug_slave_sysclk " "Elaborating entity \"top_qsys_nios_system_nios2_gen2_cpu_debug_slave_sysclk\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper:the_top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper\|top_qsys_nios_system_nios2_gen2_cpu_debug_slave_sysclk:the_top_qsys_nios_system_nios2_gen2_cpu_debug_slave_sysclk\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper.v" "the_top_qsys_nios_system_nios2_gen2_cpu_debug_slave_sysclk" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974136297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper:the_top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:top_qsys_nios_system_nios2_gen2_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper:the_top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:top_qsys_nios_system_nios2_gen2_cpu_debug_slave_phy\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper.v" "top_qsys_nios_system_nios2_gen2_cpu_debug_slave_phy" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974136332 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper:the_top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:top_qsys_nios_system_nios2_gen2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper:the_top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:top_qsys_nios_system_nios2_gen2_cpu_debug_slave_phy\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974136337 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper:the_top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:top_qsys_nios_system_nios2_gen2_cpu_debug_slave_phy " "Instantiated megafunction \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper:the_top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:top_qsys_nios_system_nios2_gen2_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974136337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974136337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974136337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974136337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974136337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974136337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974136337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974136337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974136337 ""}  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649974136337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper:the_top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:top_qsys_nios_system_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper:the_top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:top_qsys_nios_system_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974136340 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper:the_top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:top_qsys_nios_system_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper:the_top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:top_qsys_nios_system_nios2_gen2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper:the_top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:top_qsys_nios_system_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper:the_top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:top_qsys_nios_system_nios2_gen2_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974136348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper:the_top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:top_qsys_nios_system_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper:the_top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:top_qsys_nios_system_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974136351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper:the_top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:top_qsys_nios_system_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper:the_top_qsys_nios_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:top_qsys_nios_system_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974136361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_nios_system_onchip_memory2 top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_onchip_memory2:onchip_memory2 " "Elaborating entity \"top_qsys_nios_system_onchip_memory2\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_onchip_memory2:onchip_memory2\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system.v" "onchip_memory2" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974136376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_onchip_memory2.v" "the_altsyncram" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_onchip_memory2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974136389 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_onchip_memory2.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_onchip_memory2.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974136401 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Instantiated megafunction \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974136401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file top_qsys_nios_system_onchip_memory2.hex " "Parameter \"init_file\" = \"top_qsys_nios_system_onchip_memory2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974136401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974136401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32768 " "Parameter \"maximum_depth\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974136401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974136401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974136401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974136401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974136401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974136401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974136401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974136401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974136401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974136401 ""}  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_onchip_memory2.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_onchip_memory2.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649974136401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_goo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_goo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_goo1 " "Found entity 1: altsyncram_goo1" {  } { { "db/altsyncram_goo1.tdf" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/db/altsyncram_goo1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974136460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974136460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_goo1 top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_goo1:auto_generated " "Elaborating entity \"altsyncram_goo1\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_goo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974136461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/db/decode_8la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974137171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974137171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_goo1:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_goo1:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_goo1.tdf" "decode3" { Text "C:/Users/kedic/Desktop/em023_mucilage/db/altsyncram_goo1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974137173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/db/mux_5hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974137218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974137218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_goo1:auto_generated\|mux_5hb:mux2 " "Elaborating entity \"mux_5hb\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_goo1:auto_generated\|mux_5hb:mux2\"" {  } { { "db/altsyncram_goo1.tdf" "mux2" { Text "C:/Users/kedic/Desktop/em023_mucilage/db/altsyncram_goo1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974137220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_nios_system_rh_temp_drdy_n top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_rh_temp_drdy_n:rh_temp_drdy_n " "Elaborating entity \"top_qsys_nios_system_rh_temp_drdy_n\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_rh_temp_drdy_n:rh_temp_drdy_n\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system.v" "rh_temp_drdy_n" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974137337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_nios_system_shared_memory top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_shared_memory:shared_memory " "Elaborating entity \"top_qsys_nios_system_shared_memory\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_shared_memory:shared_memory\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system.v" "shared_memory" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974137400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_shared_memory:shared_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_shared_memory:shared_memory\|altsyncram:the_altsyncram\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_shared_memory.v" "the_altsyncram" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_shared_memory.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974137414 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_shared_memory:shared_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_shared_memory:shared_memory\|altsyncram:the_altsyncram\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_shared_memory.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_shared_memory.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974137426 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_shared_memory:shared_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_shared_memory:shared_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974137426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974137426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974137426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974137426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974137426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974137426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974137426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974137426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974137426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974137426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974137426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974137426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974137426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974137426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974137426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974137426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974137426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974137426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974137426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974137426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974137426 ""}  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_shared_memory.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_shared_memory.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649974137426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m872.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m872.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m872 " "Found entity 1: altsyncram_m872" {  } { { "db/altsyncram_m872.tdf" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/db/altsyncram_m872.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974137480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974137480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m872 top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_shared_memory:shared_memory\|altsyncram:the_altsyncram\|altsyncram_m872:auto_generated " "Elaborating entity \"altsyncram_m872\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_shared_memory:shared_memory\|altsyncram:the_altsyncram\|altsyncram_m872:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974137482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_nios_system_sysid_qsys top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_sysid_qsys:sysid_qsys " "Elaborating entity \"top_qsys_nios_system_sysid_qsys\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_sysid_qsys:sysid_qsys\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system.v" "sysid_qsys" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974137505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_nios_system_timer top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_timer:timer " "Elaborating entity \"top_qsys_nios_system_timer\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_timer:timer\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system.v" "timer" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system.v" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974137515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_nios_system_mm_interconnect_0 top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"top_qsys_nios_system_mm_interconnect_0\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system.v" "mm_interconnect_0" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system.v" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974137556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_data_master_translator\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0.v" "nios2_gen2_data_master_translator" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0.v" 1167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974138023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_instruction_master_translator\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0.v" "nios2_gen2_instruction_master_translator" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0.v" 1227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974138039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:mm_bridge_for_hps_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:mm_bridge_for_hps_m0_translator\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0.v" "mm_bridge_for_hps_m0_translator" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0.v" 1287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974138055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0.v" 1351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974138070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mpu_i2c_opencores_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mpu_i2c_opencores_avalon_slave_0_translator\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0.v" "mpu_i2c_opencores_avalon_slave_0_translator" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0.v" 1415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974138088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0.v" "nios2_gen2_debug_mem_slave_translator" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0.v" 1735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974138123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_s1_translator\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0.v" "onchip_memory2_s1_translator" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0.v" 1799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974138153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0.v" "timer_s1_translator" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0.v" 1863 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974138187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:shared_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:shared_memory_s1_translator\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0.v" "shared_memory_s1_translator" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0.v" 2183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974138239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_data_master_agent\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0.v" "nios2_gen2_data_master_agent" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0.v" 2328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974138260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_instruction_master_agent\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0.v" "nios2_gen2_instruction_master_agent" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0.v" 2409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974138276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:mm_bridge_for_hps_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:mm_bridge_for_hps_m0_agent\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0.v" "mm_bridge_for_hps_m0_agent" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0.v" 2490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974138290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0.v" 2574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974138304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "top_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974138323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0.v" 2615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974138341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_nios_system_mm_interconnect_0_router top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_nios_system_mm_interconnect_0_router:router " "Elaborating entity \"top_qsys_nios_system_mm_interconnect_0_router\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_nios_system_mm_interconnect_0_router:router\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0.v" "router" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0.v" 4381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974138526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_nios_system_mm_interconnect_0_router_default_decode top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_nios_system_mm_interconnect_0_router:router\|top_qsys_nios_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"top_qsys_nios_system_mm_interconnect_0_router_default_decode\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_nios_system_mm_interconnect_0_router:router\|top_qsys_nios_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974138561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_nios_system_mm_interconnect_0_router_001 top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_nios_system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"top_qsys_nios_system_mm_interconnect_0_router_001\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_nios_system_mm_interconnect_0_router_001:router_001\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0.v" "router_001" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0.v" 4397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974138572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_nios_system_mm_interconnect_0_router_001_default_decode top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_nios_system_mm_interconnect_0_router_001:router_001\|top_qsys_nios_system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"top_qsys_nios_system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_nios_system_mm_interconnect_0_router_001:router_001\|top_qsys_nios_system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974138593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_nios_system_mm_interconnect_0_router_002 top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_nios_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"top_qsys_nios_system_mm_interconnect_0_router_002\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_nios_system_mm_interconnect_0_router_002:router_002\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0.v" "router_002" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0.v" 4413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974138604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_nios_system_mm_interconnect_0_router_002_default_decode top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_nios_system_mm_interconnect_0_router_002:router_002\|top_qsys_nios_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"top_qsys_nios_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_nios_system_mm_interconnect_0_router_002:router_002\|top_qsys_nios_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router_002.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974138623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_nios_system_mm_interconnect_0_router_003 top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_nios_system_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"top_qsys_nios_system_mm_interconnect_0_router_003\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_nios_system_mm_interconnect_0_router_003:router_003\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0.v" "router_003" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0.v" 4429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974138632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_nios_system_mm_interconnect_0_router_003_default_decode top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_nios_system_mm_interconnect_0_router_003:router_003\|top_qsys_nios_system_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"top_qsys_nios_system_mm_interconnect_0_router_003_default_decode\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_nios_system_mm_interconnect_0_router_003:router_003\|top_qsys_nios_system_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974138644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_nios_system_mm_interconnect_0_router_009 top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_nios_system_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"top_qsys_nios_system_mm_interconnect_0_router_009\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_nios_system_mm_interconnect_0_router_009:router_009\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0.v" "router_009" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0.v" 4525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974138687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_nios_system_mm_interconnect_0_router_009_default_decode top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_nios_system_mm_interconnect_0_router_009:router_009\|top_qsys_nios_system_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"top_qsys_nios_system_mm_interconnect_0_router_009_default_decode\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_nios_system_mm_interconnect_0_router_009:router_009\|top_qsys_nios_system_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router_009.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974138699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_nios_system_mm_interconnect_0_router_010 top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_nios_system_mm_interconnect_0_router_010:router_010 " "Elaborating entity \"top_qsys_nios_system_mm_interconnect_0_router_010\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_nios_system_mm_interconnect_0_router_010:router_010\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0.v" "router_010" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0.v" 4541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974138708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_nios_system_mm_interconnect_0_router_010_default_decode top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_nios_system_mm_interconnect_0_router_010:router_010\|top_qsys_nios_system_mm_interconnect_0_router_010_default_decode:the_default_decode " "Elaborating entity \"top_qsys_nios_system_mm_interconnect_0_router_010_default_decode\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_nios_system_mm_interconnect_0_router_010:router_010\|top_qsys_nios_system_mm_interconnect_0_router_010_default_decode:the_default_decode\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router_010.sv" "the_default_decode" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router_010.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974138722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_nios_system_mm_interconnect_0_router_017 top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_nios_system_mm_interconnect_0_router_017:router_017 " "Elaborating entity \"top_qsys_nios_system_mm_interconnect_0_router_017\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_nios_system_mm_interconnect_0_router_017:router_017\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0.v" "router_017" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0.v" 4653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974138803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_nios_system_mm_interconnect_0_router_017_default_decode top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_nios_system_mm_interconnect_0_router_017:router_017\|top_qsys_nios_system_mm_interconnect_0_router_017_default_decode:the_default_decode " "Elaborating entity \"top_qsys_nios_system_mm_interconnect_0_router_017_default_decode\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_nios_system_mm_interconnect_0_router_017:router_017\|top_qsys_nios_system_mm_interconnect_0_router_017_default_decode:the_default_decode\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router_017.sv" "the_default_decode" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_router_017.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974138817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:mm_bridge_for_hps_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:mm_bridge_for_hps_m0_limiter\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0.v" "mm_bridge_for_hps_m0_limiter" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0.v" 4703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974138827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_nios_system_mm_interconnect_0_cmd_demux top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_nios_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"top_qsys_nios_system_mm_interconnect_0_cmd_demux\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_nios_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0.v" 4798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974138845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_nios_system_mm_interconnect_0_cmd_demux_001 top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"top_qsys_nios_system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0.v" 4821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974138872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_nios_system_mm_interconnect_0_cmd_demux_002 top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_nios_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"top_qsys_nios_system_mm_interconnect_0_cmd_demux_002\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_nios_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0.v" 4844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974138885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_nios_system_mm_interconnect_0_cmd_mux top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_nios_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"top_qsys_nios_system_mm_interconnect_0_cmd_mux\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_nios_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0.v" 4861 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974138898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_nios_system_mm_interconnect_0_cmd_mux_006 top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_nios_system_mm_interconnect_0_cmd_mux_006:cmd_mux_006 " "Elaborating entity \"top_qsys_nios_system_mm_interconnect_0_cmd_mux_006\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_nios_system_mm_interconnect_0_cmd_mux_006:cmd_mux_006\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0.v" "cmd_mux_006" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0.v" 4969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974138923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_nios_system_mm_interconnect_0_cmd_mux_006:cmd_mux_006\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_nios_system_mm_interconnect_0_cmd_mux_006:cmd_mux_006\|altera_merlin_arbitrator:arb\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_cmd_mux_006.sv" "arb" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_cmd_mux_006.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974138941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_nios_system_mm_interconnect_0_cmd_mux_007 top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_nios_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007 " "Elaborating entity \"top_qsys_nios_system_mm_interconnect_0_cmd_mux_007\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_nios_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0.v" "cmd_mux_007" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0.v" 4998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974138955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_nios_system_mm_interconnect_0_rsp_demux top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_nios_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"top_qsys_nios_system_mm_interconnect_0_rsp_demux\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_nios_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0.v" 5134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974139006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_nios_system_mm_interconnect_0_rsp_demux_007 top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_nios_system_mm_interconnect_0_rsp_demux_007:rsp_demux_007 " "Elaborating entity \"top_qsys_nios_system_mm_interconnect_0_rsp_demux_007\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_nios_system_mm_interconnect_0_rsp_demux_007:rsp_demux_007\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0.v" "rsp_demux_007" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0.v" 5271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974139034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_nios_system_mm_interconnect_0_rsp_mux top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_nios_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"top_qsys_nios_system_mm_interconnect_0_rsp_mux\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_nios_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0.v" 5485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974139071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_nios_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_nios_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0_rsp_mux.sv" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974139137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_nios_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_nios_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "top_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974139147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_nios_system_mm_interconnect_0_rsp_mux_001 top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_nios_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"top_qsys_nios_system_mm_interconnect_0_rsp_mux_001\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_mm_interconnect_0:mm_interconnect_0\|top_qsys_nios_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system_mm_interconnect_0.v" 5508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974139155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_qsys_nios_system_irq_mapper top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_irq_mapper:irq_mapper " "Elaborating entity \"top_qsys_nios_system_irq_mapper\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_irq_mapper:irq_mapper\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system.v" "irq_mapper" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974139289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller top_qsys:u0\|top_qsys_nios_system:nios_system\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|altera_reset_controller:rst_controller\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system.v" "rst_controller" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system.v" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974139297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller top_qsys:u0\|top_qsys_nios_system:nios_system\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"top_qsys:u0\|top_qsys_nios_system:nios_system\|altera_reset_controller:rst_controller_001\"" {  } { { "top_qsys/synthesis/submodules/top_qsys_nios_system.v" "rst_controller_001" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_nios_system.v" 636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974139314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:debounce_inst " "Elaborating entity \"debounce\" for hierarchy \"debounce:debounce_inst\"" {  } { { "top.v" "debounce_inst" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974139331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_reset hps_reset:hps_reset_inst " "Elaborating entity \"hps_reset\" for hierarchy \"hps_reset:hps_reset_inst\"" {  } { { "top.v" "hps_reset_inst" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974139347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component " "Elaborating entity \"altsource_probe\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\"" {  } { { "ip/altsource_probe/hps_reset.v" "altsource_probe_component" { Text "C:/Users/kedic/Desktop/em023_mucilage/ip/altsource_probe/hps_reset.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974139363 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component " "Elaborated megafunction instantiation \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\"" {  } { { "ip/altsource_probe/hps_reset.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/ip/altsource_probe/hps_reset.v" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974139369 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component " "Instantiated megafunction \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability YES " "Parameter \"enable_metastability\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974139369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id RST " "Parameter \"instance_id\" = \"RST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974139369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 0 " "Parameter \"probe_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974139369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974139369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974139369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value  0 " "Parameter \"source_initial_value\" = \" 0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974139369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 3 " "Parameter \"source_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974139369 ""}  } { { "ip/altsource_probe/hps_reset.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/ip/altsource_probe/hps_reset.v" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649974139369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "altsource_probe.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsource_probe.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974139371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974139380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsource_probe.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974139400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_source_gen:wider_source_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974139409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst " "Elaborating entity \"sld_rom_sr\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst\"" {  } { { "altsource_probe_body.vhd" "\\instance_id_gen:rom_info_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974139516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_edge_detector altera_edge_detector:pulse_cold_reset " "Elaborating entity \"altera_edge_detector\" for hierarchy \"altera_edge_detector:pulse_cold_reset\"" {  } { { "top.v" "pulse_cold_reset" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974139557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_edge_detector altera_edge_detector:pulse_warm_reset " "Elaborating entity \"altera_edge_detector\" for hierarchy \"altera_edge_detector:pulse_warm_reset\"" {  } { { "top.v" "pulse_warm_reset" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974139563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_edge_detector altera_edge_detector:pulse_debug_reset " "Elaborating entity \"altera_edge_detector\" for hierarchy \"altera_edge_detector:pulse_debug_reset\"" {  } { { "top.v" "pulse_debug_reset" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974139569 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "probe altsource_probe_component 1 2 " "Port \"probe\" on the entity instantiation of \"altsource_probe_component\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND." {  } { { "ip/altsource_probe/hps_reset.v" "altsource_probe_component" { Text "C:/Users/kedic/Desktop/em023_mucilage/ip/altsource_probe/hps_reset.v" 75 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1649974142668 "|top|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ir_out node 1 3 " "Port \"ir_out\" on the entity instantiation of \"node\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "top_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1649974143352 "|top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ir_out node 1 3 " "Port \"ir_out\" on the entity instantiation of \"node\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "top_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1649974143515 "|top|top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1649974145108 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.04.15.01:09:08 Progress: Loading sld3a31abec/alt_sld_fab_wrapper_hw.tcl " "2022.04.15.01:09:08 Progress: Loading sld3a31abec/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974148409 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974150539 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974150680 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974153422 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974153518 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974153628 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974153747 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974153751 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974153751 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1649974154454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3a31abec/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3a31abec/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld3a31abec/alt_sld_fab.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/db/ip/sld3a31abec/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974154751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974154751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3a31abec/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3a31abec/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld3a31abec/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/db/ip/sld3a31abec/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974154932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974154932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3a31abec/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3a31abec/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld3a31abec/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/db/ip/sld3a31abec/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974154948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974154948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3a31abec/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3a31abec/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld3a31abec/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/db/ip/sld3a31abec/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974155032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974155032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3a31abec/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld3a31abec/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld3a31abec/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/db/ip/sld3a31abec/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 302 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974155162 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld3a31abec/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/db/ip/sld3a31abec/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974155162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974155162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3a31abec/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3a31abec/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld3a31abec/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/db/ip/sld3a31abec/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974155266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974155266 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "software_nios2/RFS_SENSOR/mem_init/meminit.qip " "Tcl Script File software_nios2/RFS_SENSOR/mem_init/meminit.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE software_nios2/RFS_SENSOR/mem_init/meminit.qip " "set_global_assignment -name QIP_FILE software_nios2/RFS_SENSOR/mem_init/meminit.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 1 1649974184563 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 1 1649974184563 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "software_nios2/RFS_SENSOR/mem_init/meminit.qip " "Tcl Script File software_nios2/RFS_SENSOR/mem_init/meminit.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE software_nios2/RFS_SENSOR/mem_init/meminit.qip " "set_global_assignment -name QIP_FILE software_nios2/RFS_SENSOR/mem_init/meminit.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 9 1649974184633 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 9 1649974184633 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "software_nios2/RFS_SENSOR/mem_init/meminit.qip " "Tcl Script File software_nios2/RFS_SENSOR/mem_init/meminit.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE software_nios2/RFS_SENSOR/mem_init/meminit.qip " "set_global_assignment -name QIP_FILE software_nios2/RFS_SENSOR/mem_init/meminit.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 0 1649974185053 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 0 1649974185053 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "software_nios2/RFS_SENSOR/mem_init/meminit.qip " "Tcl Script File software_nios2/RFS_SENSOR/mem_init/meminit.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE software_nios2/RFS_SENSOR/mem_init/meminit.qip " "set_global_assignment -name QIP_FILE software_nios2/RFS_SENSOR/mem_init/meminit.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 7 1649974185099 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 7 1649974185099 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "software_nios2/RFS_SENSOR/mem_init/meminit.qip " "Tcl Script File software_nios2/RFS_SENSOR/mem_init/meminit.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE software_nios2/RFS_SENSOR/mem_init/meminit.qip " "set_global_assignment -name QIP_FILE software_nios2/RFS_SENSOR/mem_init/meminit.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 12 1649974185141 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 12 1649974185141 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "software_nios2/RFS_SENSOR/mem_init/meminit.qip " "Tcl Script File software_nios2/RFS_SENSOR/mem_init/meminit.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE software_nios2/RFS_SENSOR/mem_init/meminit.qip " "set_global_assignment -name QIP_FILE software_nios2/RFS_SENSOR/mem_init/meminit.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 4 1649974185178 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 4 1649974185178 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "software_nios2/RFS_SENSOR/mem_init/meminit.qip " "Tcl Script File software_nios2/RFS_SENSOR/mem_init/meminit.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE software_nios2/RFS_SENSOR/mem_init/meminit.qip " "set_global_assignment -name QIP_FILE software_nios2/RFS_SENSOR/mem_init/meminit.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 6 1649974185236 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 6 1649974185236 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "software_nios2/RFS_SENSOR/mem_init/meminit.qip " "Tcl Script File software_nios2/RFS_SENSOR/mem_init/meminit.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE software_nios2/RFS_SENSOR/mem_init/meminit.qip " "set_global_assignment -name QIP_FILE software_nios2/RFS_SENSOR/mem_init/meminit.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 8 1649974185273 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 8 1649974185273 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "software_nios2/RFS_SENSOR/mem_init/meminit.qip " "Tcl Script File software_nios2/RFS_SENSOR/mem_init/meminit.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE software_nios2/RFS_SENSOR/mem_init/meminit.qip " "set_global_assignment -name QIP_FILE software_nios2/RFS_SENSOR/mem_init/meminit.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 14 1649974185290 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 14 1649974185290 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "software_nios2/RFS_SENSOR/mem_init/meminit.qip " "Tcl Script File software_nios2/RFS_SENSOR/mem_init/meminit.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE software_nios2/RFS_SENSOR/mem_init/meminit.qip " "set_global_assignment -name QIP_FILE software_nios2/RFS_SENSOR/mem_init/meminit.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 5 1649974185506 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 5 1649974185506 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "software_nios2/RFS_SENSOR/mem_init/meminit.qip " "Tcl Script File software_nios2/RFS_SENSOR/mem_init/meminit.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE software_nios2/RFS_SENSOR/mem_init/meminit.qip " "set_global_assignment -name QIP_FILE software_nios2/RFS_SENSOR/mem_init/meminit.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 13 1649974185516 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 13 1649974185516 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "software_nios2/RFS_SENSOR/mem_init/meminit.qip " "Tcl Script File software_nios2/RFS_SENSOR/mem_init/meminit.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE software_nios2/RFS_SENSOR/mem_init/meminit.qip " "set_global_assignment -name QIP_FILE software_nios2/RFS_SENSOR/mem_init/meminit.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 2 1649974185552 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 2 1649974185552 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "software_nios2/RFS_SENSOR/mem_init/meminit.qip " "Tcl Script File software_nios2/RFS_SENSOR/mem_init/meminit.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE software_nios2/RFS_SENSOR/mem_init/meminit.qip " "set_global_assignment -name QIP_FILE software_nios2/RFS_SENSOR/mem_init/meminit.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 10 1649974185592 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 10 1649974185592 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "software_nios2/RFS_SENSOR/mem_init/meminit.qip " "Tcl Script File software_nios2/RFS_SENSOR/mem_init/meminit.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE software_nios2/RFS_SENSOR/mem_init/meminit.qip " "set_global_assignment -name QIP_FILE software_nios2/RFS_SENSOR/mem_init/meminit.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 11 1649974185667 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 11 1649974185667 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "software_nios2/RFS_SENSOR/mem_init/meminit.qip " "Tcl Script File software_nios2/RFS_SENSOR/mem_init/meminit.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE software_nios2/RFS_SENSOR/mem_init/meminit.qip " "set_global_assignment -name QIP_FILE software_nios2/RFS_SENSOR/mem_init/meminit.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 15 1649974185792 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 15 1649974185792 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "software_nios2/RFS_SENSOR/mem_init/meminit.qip " "Tcl Script File software_nios2/RFS_SENSOR/mem_init/meminit.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE software_nios2/RFS_SENSOR/mem_init/meminit.qip " "set_global_assignment -name QIP_FILE software_nios2/RFS_SENSOR/mem_init/meminit.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 3 1649974185819 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 3 1649974185819 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649974188166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649974188166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649974188166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649974188166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649974188166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649974188166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649974188166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649974188166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649974188166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649974188166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649974188166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649974188166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649974188166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649974188166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649974188166 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1649974188166 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:hps_only_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:hps_only_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649974188166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649974188166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649974188166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649974188166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649974188166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649974188166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649974188166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649974188166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649974188166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649974188166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649974188166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649974188166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649974188166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649974188166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649974188166 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1649974188166 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:fpga_only_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:fpga_only_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649974188166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649974188166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649974188166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649974188166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649974188166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649974188166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649974188166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649974188166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649974188166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649974188166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649974188166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649974188166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649974188166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649974188166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649974188166 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1649974188166 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649974188166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649974188166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649974188166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649974188166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649974188166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649974188166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649974188166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649974188166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649974188166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649974188166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649974188166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649974188166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649974188166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649974188166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649974188166 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1649974188166 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1649974188166 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:hps_only_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:hps_only_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974188210 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:hps_only_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_f2sdram_only_master:hps_only_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974188210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974188210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974188210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974188210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974188210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974188210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974188210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974188210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974188210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974188210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974188210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974188210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974188210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974188210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974188210 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649974188210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0n1 " "Found entity 1: altsyncram_g0n1" {  } { { "db/altsyncram_g0n1.tdf" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/db/altsyncram_g0n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974188257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974188257 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974188287 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974188287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974188287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974188287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974188287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974188287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974188287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974188287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974188287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974188287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974188287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974188287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974188287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974188287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974188287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649974188287 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649974188287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_00n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_00n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_00n1 " "Found entity 1: altsyncram_00n1" {  } { { "db/altsyncram_00n1.tdf" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/db/altsyncram_00n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649974188337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974188337 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "41 " "41 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1649974189030 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "software_nios2/RFS_SENSOR/mem_init/meminit.qip " "Tcl Script File software_nios2/RFS_SENSOR/mem_init/meminit.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE software_nios2/RFS_SENSOR/mem_init/meminit.qip " "set_global_assignment -name QIP_FILE software_nios2/RFS_SENSOR/mem_init/meminit.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 6 1649974213094 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 6 1649974213094 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "software_nios2/RFS_SENSOR/mem_init/meminit.qip " "Tcl Script File software_nios2/RFS_SENSOR/mem_init/meminit.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE software_nios2/RFS_SENSOR/mem_init/meminit.qip " "set_global_assignment -name QIP_FILE software_nios2/RFS_SENSOR/mem_init/meminit.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 0 1649974213498 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 0 1649974213498 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "software_nios2/RFS_SENSOR/mem_init/meminit.qip " "Tcl Script File software_nios2/RFS_SENSOR/mem_init/meminit.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE software_nios2/RFS_SENSOR/mem_init/meminit.qip " "set_global_assignment -name QIP_FILE software_nios2/RFS_SENSOR/mem_init/meminit.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 9 1649974213481 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 9 1649974213481 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "software_nios2/RFS_SENSOR/mem_init/meminit.qip " "Tcl Script File software_nios2/RFS_SENSOR/mem_init/meminit.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE software_nios2/RFS_SENSOR/mem_init/meminit.qip " "set_global_assignment -name QIP_FILE software_nios2/RFS_SENSOR/mem_init/meminit.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 4 1649974213524 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 4 1649974213524 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "software_nios2/RFS_SENSOR/mem_init/meminit.qip " "Tcl Script File software_nios2/RFS_SENSOR/mem_init/meminit.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE software_nios2/RFS_SENSOR/mem_init/meminit.qip " "set_global_assignment -name QIP_FILE software_nios2/RFS_SENSOR/mem_init/meminit.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 13 1649974213685 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 13 1649974213685 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "software_nios2/RFS_SENSOR/mem_init/meminit.qip " "Tcl Script File software_nios2/RFS_SENSOR/mem_init/meminit.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE software_nios2/RFS_SENSOR/mem_init/meminit.qip " "set_global_assignment -name QIP_FILE software_nios2/RFS_SENSOR/mem_init/meminit.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 2 1649974213756 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 2 1649974213756 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "software_nios2/RFS_SENSOR/mem_init/meminit.qip " "Tcl Script File software_nios2/RFS_SENSOR/mem_init/meminit.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE software_nios2/RFS_SENSOR/mem_init/meminit.qip " "set_global_assignment -name QIP_FILE software_nios2/RFS_SENSOR/mem_init/meminit.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 5 1649974213972 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 5 1649974213971 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "software_nios2/RFS_SENSOR/mem_init/meminit.qip " "Tcl Script File software_nios2/RFS_SENSOR/mem_init/meminit.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE software_nios2/RFS_SENSOR/mem_init/meminit.qip " "set_global_assignment -name QIP_FILE software_nios2/RFS_SENSOR/mem_init/meminit.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 15 1649974213988 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 15 1649974213988 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "software_nios2/RFS_SENSOR/mem_init/meminit.qip " "Tcl Script File software_nios2/RFS_SENSOR/mem_init/meminit.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE software_nios2/RFS_SENSOR/mem_init/meminit.qip " "set_global_assignment -name QIP_FILE software_nios2/RFS_SENSOR/mem_init/meminit.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 11 1649974214023 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 11 1649974214023 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "software_nios2/RFS_SENSOR/mem_init/meminit.qip " "Tcl Script File software_nios2/RFS_SENSOR/mem_init/meminit.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE software_nios2/RFS_SENSOR/mem_init/meminit.qip " "set_global_assignment -name QIP_FILE software_nios2/RFS_SENSOR/mem_init/meminit.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 10 1649974214067 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 10 1649974214067 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "software_nios2/RFS_SENSOR/mem_init/meminit.qip " "Tcl Script File software_nios2/RFS_SENSOR/mem_init/meminit.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE software_nios2/RFS_SENSOR/mem_init/meminit.qip " "set_global_assignment -name QIP_FILE software_nios2/RFS_SENSOR/mem_init/meminit.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 1 1649974214118 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 1 1649974214117 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "software_nios2/RFS_SENSOR/mem_init/meminit.qip " "Tcl Script File software_nios2/RFS_SENSOR/mem_init/meminit.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE software_nios2/RFS_SENSOR/mem_init/meminit.qip " "set_global_assignment -name QIP_FILE software_nios2/RFS_SENSOR/mem_init/meminit.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 7 1649974214244 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 7 1649974214244 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "software_nios2/RFS_SENSOR/mem_init/meminit.qip " "Tcl Script File software_nios2/RFS_SENSOR/mem_init/meminit.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE software_nios2/RFS_SENSOR/mem_init/meminit.qip " "set_global_assignment -name QIP_FILE software_nios2/RFS_SENSOR/mem_init/meminit.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 8 1649974214244 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 8 1649974214244 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "software_nios2/RFS_SENSOR/mem_init/meminit.qip " "Tcl Script File software_nios2/RFS_SENSOR/mem_init/meminit.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE software_nios2/RFS_SENSOR/mem_init/meminit.qip " "set_global_assignment -name QIP_FILE software_nios2/RFS_SENSOR/mem_init/meminit.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 14 1649974214278 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 14 1649974214277 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "software_nios2/RFS_SENSOR/mem_init/meminit.qip " "Tcl Script File software_nios2/RFS_SENSOR/mem_init/meminit.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE software_nios2/RFS_SENSOR/mem_init/meminit.qip " "set_global_assignment -name QIP_FILE software_nios2/RFS_SENSOR/mem_init/meminit.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 12 1649974214367 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 12 1649974214367 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "software_nios2/RFS_SENSOR/mem_init/meminit.qip " "Tcl Script File software_nios2/RFS_SENSOR/mem_init/meminit.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE software_nios2/RFS_SENSOR/mem_init/meminit.qip " "set_global_assignment -name QIP_FILE software_nios2/RFS_SENSOR/mem_init/meminit.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 3 1649974214439 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 3 1649974214439 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HDMI_I2C_SCL " "bidirectional pin \"HDMI_I2C_SCL\" has no driver" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 14 1649974214927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HDMI_I2C_SDA " "bidirectional pin \"HDMI_I2C_SDA\" has no driver" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 14 1649974214927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HDMI_I2S " "bidirectional pin \"HDMI_I2S\" has no driver" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 14 1649974214927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HDMI_LRCLK " "bidirectional pin \"HDMI_LRCLK\" has no driver" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 32 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 14 1649974214927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HDMI_MCLK " "bidirectional pin \"HDMI_MCLK\" has no driver" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 14 1649974214927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HDMI_SCLK " "bidirectional pin \"HDMI_SCLK\" has no driver" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 14 1649974214927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BT_KEY " "bidirectional pin \"BT_KEY\" has no driver" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 14 1649974214927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TMD_D\[0\] " "bidirectional pin \"TMD_D\[0\]\" has no driver" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 14 1649974214927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TMD_D\[1\] " "bidirectional pin \"TMD_D\[1\]\" has no driver" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 14 1649974214927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TMD_D\[2\] " "bidirectional pin \"TMD_D\[2\]\" has no driver" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 14 1649974214927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TMD_D\[3\] " "bidirectional pin \"TMD_D\[3\]\" has no driver" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 14 1649974214927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TMD_D\[4\] " "bidirectional pin \"TMD_D\[4\]\" has no driver" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 14 1649974214927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TMD_D\[5\] " "bidirectional pin \"TMD_D\[5\]\" has no driver" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 14 1649974214927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TMD_D\[6\] " "bidirectional pin \"TMD_D\[6\]\" has no driver" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 14 1649974214927 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TMD_D\[7\] " "bidirectional pin \"TMD_D\[7\]\" has no driver" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 14 1649974214927 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 14 1649974214927 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "MPU_AD0_SDO GND pin " "The pin \"MPU_AD0_SDO\" is fed by GND" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 105 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 14 1649974214928 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 14 1649974214928 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_CONV_USB_N~synth " "Node \"HPS_CONV_USB_N~synth\"" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 43 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974216468 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974216468 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974216468 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974216468 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974216468 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974216468 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974216468 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974216468 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974216468 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974216468 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974216468 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974216468 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974216468 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974216468 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974216468 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974216468 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974216468 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974216468 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974216468 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974216468 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974216468 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974216468 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974216468 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974216468 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974216468 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974216468 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974216468 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974216468 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974216468 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974216468 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974216468 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974216468 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974216468 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974216468 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974216468 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974216468 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974216468 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974216468 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974216468 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974216468 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974216468 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_INT_N~synth " "Node \"HPS_ENET_INT_N~synth\"" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974216468 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974216468 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GSENSOR_INT~synth " "Node \"HPS_GSENSOR_INT~synth\"" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974216468 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C0_SCLK~synth " "Node \"HPS_I2C0_SCLK~synth\"" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974216468 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C0_SDAT~synth " "Node \"HPS_I2C0_SDAT~synth\"" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 71 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974216468 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SCLK~synth " "Node \"HPS_I2C1_SCLK~synth\"" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974216468 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SDAT~synth " "Node \"HPS_I2C1_SDAT~synth\"" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974216468 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_KEY~synth " "Node \"HPS_KEY~synth\"" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 74 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974216468 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LED~synth " "Node \"HPS_LED~synth\"" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974216468 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LTC_GPIO~synth " "Node \"HPS_LTC_GPIO~synth\"" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 76 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974216468 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974216468 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974216468 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974216468 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974216468 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974216468 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SPIM_SS~synth " "Node \"HPS_SPIM_SS~synth\"" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974216468 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974216468 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974216468 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974216468 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974216468 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974216468 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974216468 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974216468 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974216468 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649974216468 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_CLK GND " "Pin \"HDMI_TX_CLK\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649974216471 "|top|HDMI_TX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[0\] GND " "Pin \"HDMI_TX_D\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649974216471 "|top|HDMI_TX_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[1\] GND " "Pin \"HDMI_TX_D\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649974216471 "|top|HDMI_TX_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[2\] GND " "Pin \"HDMI_TX_D\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649974216471 "|top|HDMI_TX_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[3\] GND " "Pin \"HDMI_TX_D\[3\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649974216471 "|top|HDMI_TX_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[4\] GND " "Pin \"HDMI_TX_D\[4\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649974216471 "|top|HDMI_TX_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[5\] GND " "Pin \"HDMI_TX_D\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649974216471 "|top|HDMI_TX_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[6\] GND " "Pin \"HDMI_TX_D\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649974216471 "|top|HDMI_TX_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[7\] GND " "Pin \"HDMI_TX_D\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649974216471 "|top|HDMI_TX_D[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[8\] GND " "Pin \"HDMI_TX_D\[8\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649974216471 "|top|HDMI_TX_D[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[9\] GND " "Pin \"HDMI_TX_D\[9\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649974216471 "|top|HDMI_TX_D[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[10\] GND " "Pin \"HDMI_TX_D\[10\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649974216471 "|top|HDMI_TX_D[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[11\] GND " "Pin \"HDMI_TX_D\[11\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649974216471 "|top|HDMI_TX_D[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[12\] GND " "Pin \"HDMI_TX_D\[12\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649974216471 "|top|HDMI_TX_D[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[13\] GND " "Pin \"HDMI_TX_D\[13\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649974216471 "|top|HDMI_TX_D[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[14\] GND " "Pin \"HDMI_TX_D\[14\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649974216471 "|top|HDMI_TX_D[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[15\] GND " "Pin \"HDMI_TX_D\[15\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649974216471 "|top|HDMI_TX_D[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[16\] GND " "Pin \"HDMI_TX_D\[16\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649974216471 "|top|HDMI_TX_D[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[17\] GND " "Pin \"HDMI_TX_D\[17\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649974216471 "|top|HDMI_TX_D[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[18\] GND " "Pin \"HDMI_TX_D\[18\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649974216471 "|top|HDMI_TX_D[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[19\] GND " "Pin \"HDMI_TX_D\[19\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649974216471 "|top|HDMI_TX_D[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[20\] GND " "Pin \"HDMI_TX_D\[20\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649974216471 "|top|HDMI_TX_D[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[21\] GND " "Pin \"HDMI_TX_D\[21\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649974216471 "|top|HDMI_TX_D[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[22\] GND " "Pin \"HDMI_TX_D\[22\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649974216471 "|top|HDMI_TX_D[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[23\] GND " "Pin \"HDMI_TX_D\[23\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649974216471 "|top|HDMI_TX_D[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_DE GND " "Pin \"HDMI_TX_DE\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649974216471 "|top|HDMI_TX_DE"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_HS GND " "Pin \"HDMI_TX_HS\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649974216471 "|top|HDMI_TX_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_VS GND " "Pin \"HDMI_TX_VS\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649974216471 "|top|HDMI_TX_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "MPU_CS_n VCC " "Pin \"MPU_CS_n\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649974216471 "|top|MPU_CS_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "MPU_FSYNC GND " "Pin \"MPU_FSYNC\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649974216471 "|top|MPU_FSYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "BT_UART_TX GND " "Pin \"BT_UART_TX\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649974216471 "|top|BT_UART_TX"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART2USB_RTS GND " "Pin \"UART2USB_RTS\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649974216471 "|top|UART2USB_RTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART2USB_TX GND " "Pin \"UART2USB_TX\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 122 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649974216471 "|top|UART2USB_TX"} { "Warning" "WMLS_MLS_STUCK_PIN" "WIFI_EN GND " "Pin \"WIFI_EN\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649974216471 "|top|WIFI_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "WIFI_RST_n GND " "Pin \"WIFI_RST_n\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 124 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649974216471 "|top|WIFI_RST_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "WIFI_UART0_RTS GND " "Pin \"WIFI_UART0_RTS\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649974216471 "|top|WIFI_UART0_RTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "WIFI_UART0_TX GND " "Pin \"WIFI_UART0_TX\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649974216471 "|top|WIFI_UART0_TX"} { "Warning" "WMLS_MLS_STUCK_PIN" "water_cs_pin GND " "Pin \"water_cs_pin\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649974216471 "|top|water_cs_pin"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1649974216471 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974217228 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "615 " "615 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1649974222775 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "top_qsys:u0\|top_qsys_nios_system:nios_system\|i2c_opencores:light_i2c_opencores\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|scl_o " "Logic cell \"top_qsys:u0\|top_qsys_nios_system:nios_system\|i2c_opencores:light_i2c_opencores\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|scl_o\"" {  } { { "top_qsys/synthesis/submodules/i2c_master_bit_ctrl.v" "scl_o" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/i2c_master_bit_ctrl.v" 159 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974222844 ""} { "Info" "ISCL_SCL_CELL_NAME" "top_qsys:u0\|top_qsys_nios_system:nios_system\|i2c_opencores:light_i2c_opencores\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sda_o " "Logic cell \"top_qsys:u0\|top_qsys_nios_system:nios_system\|i2c_opencores:light_i2c_opencores\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sda_o\"" {  } { { "top_qsys/synthesis/submodules/i2c_master_bit_ctrl.v" "sda_o" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/i2c_master_bit_ctrl.v" 163 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974222844 ""} { "Info" "ISCL_SCL_CELL_NAME" "top_qsys:u0\|top_qsys_nios_system:nios_system\|i2c_opencores:rh_temp_i2c_opencores\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|scl_o " "Logic cell \"top_qsys:u0\|top_qsys_nios_system:nios_system\|i2c_opencores:rh_temp_i2c_opencores\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|scl_o\"" {  } { { "top_qsys/synthesis/submodules/i2c_master_bit_ctrl.v" "scl_o" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/i2c_master_bit_ctrl.v" 159 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974222844 ""} { "Info" "ISCL_SCL_CELL_NAME" "top_qsys:u0\|top_qsys_nios_system:nios_system\|i2c_opencores:rh_temp_i2c_opencores\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sda_o " "Logic cell \"top_qsys:u0\|top_qsys_nios_system:nios_system\|i2c_opencores:rh_temp_i2c_opencores\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sda_o\"" {  } { { "top_qsys/synthesis/submodules/i2c_master_bit_ctrl.v" "sda_o" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/i2c_master_bit_ctrl.v" 163 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974222844 ""} { "Info" "ISCL_SCL_CELL_NAME" "top_qsys:u0\|top_qsys_nios_system:nios_system\|i2c_opencores:mpu_i2c_opencores\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|scl_o " "Logic cell \"top_qsys:u0\|top_qsys_nios_system:nios_system\|i2c_opencores:mpu_i2c_opencores\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|scl_o\"" {  } { { "top_qsys/synthesis/submodules/i2c_master_bit_ctrl.v" "scl_o" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/i2c_master_bit_ctrl.v" 159 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974222844 ""} { "Info" "ISCL_SCL_CELL_NAME" "top_qsys:u0\|top_qsys_nios_system:nios_system\|i2c_opencores:mpu_i2c_opencores\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sda_o " "Logic cell \"top_qsys:u0\|top_qsys_nios_system:nios_system\|i2c_opencores:mpu_i2c_opencores\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sda_o\"" {  } { { "top_qsys/synthesis/submodules/i2c_master_bit_ctrl.v" "sda_o" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/i2c_master_bit_ctrl.v" 163 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974222844 ""} { "Info" "ISCL_SCL_CELL_NAME" "top_qsys:u0\|top_qsys_nios_system:nios_system\|i2c_opencores:water_i2c\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sda_o " "Logic cell \"top_qsys:u0\|top_qsys_nios_system:nios_system\|i2c_opencores:water_i2c\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sda_o\"" {  } { { "top_qsys/synthesis/submodules/i2c_master_bit_ctrl.v" "sda_o" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/i2c_master_bit_ctrl.v" 163 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974222844 ""} { "Info" "ISCL_SCL_CELL_NAME" "top_qsys:u0\|top_qsys_nios_system:nios_system\|i2c_opencores:water_i2c\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|scl_o " "Logic cell \"top_qsys:u0\|top_qsys_nios_system:nios_system\|i2c_opencores:water_i2c\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|scl_o\"" {  } { { "top_qsys/synthesis/submodules/i2c_master_bit_ctrl.v" "scl_o" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/i2c_master_bit_ctrl.v" 159 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974222844 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1649974222844 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "top_qsys_hps_system_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"top_qsys_hps_system_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974223381 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kedic/Desktop/em023_mucilage/output_files/Module5_Sample_HW.map.smsg " "Generated suppressed messages file C:/Users/kedic/Desktop/em023_mucilage/output_files/Module5_Sample_HW.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974225765 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "29 0 0 0 0 " "Adding 29 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1649974415392 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649974415392 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK2_50 " "No output dependent on input pin \"FPGA_CLK2_50\"" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974416646 "|top|FPGA_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK3_50 " "No output dependent on input pin \"FPGA_CLK3_50\"" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974416646 "|top|FPGA_CLK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HDMI_TX_INT " "No output dependent on input pin \"HDMI_TX_INT\"" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974416646 "|top|HDMI_TX_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BT_UART_RX " "No output dependent on input pin \"BT_UART_RX\"" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 116 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974416646 "|top|BT_UART_RX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART2USB_CTS " "No output dependent on input pin \"UART2USB_CTS\"" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 119 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974416646 "|top|UART2USB_CTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART2USB_RX " "No output dependent on input pin \"UART2USB_RX\"" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 121 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974416646 "|top|UART2USB_RX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WIFI_UART0_CTS " "No output dependent on input pin \"WIFI_UART0_CTS\"" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 125 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974416646 "|top|WIFI_UART0_CTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WIFI_UART0_RX " "No output dependent on input pin \"WIFI_UART0_RX\"" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 127 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974416646 "|top|WIFI_UART0_RX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WIFI_UART1_RX " "No output dependent on input pin \"WIFI_UART1_RX\"" {  } { { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 129 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649974416646 "|top|WIFI_UART1_RX"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1649974416646 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9883 " "Implemented 9883 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1649974416686 ""} { "Info" "ICUT_CUT_TM_OPINS" "90 " "Implemented 90 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1649974416686 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "89 " "Implemented 89 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1649974416686 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8690 " "Implemented 8690 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1649974416686 ""} { "Info" "ICUT_CUT_TM_RAMS" "328 " "Implemented 328 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1649974416686 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1649974416686 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1649974416686 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 214 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 214 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5448 " "Peak virtual memory: 5448 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649974416906 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 15 01:13:36 2022 " "Processing ended: Fri Apr 15 01:13:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649974416906 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:14 " "Elapsed time: 00:05:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649974416906 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:17:19 " "Total CPU time (on all processors): 00:17:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649974416906 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649974416906 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "software_nios2/RFS_SENSOR/mem_init/meminit.qip " "Tcl Script File software_nios2/RFS_SENSOR/mem_init/meminit.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE software_nios2/RFS_SENSOR/mem_init/meminit.qip " "set_global_assignment -name QIP_FILE software_nios2/RFS_SENSOR/mem_init/meminit.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1649974422010 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1649974422010 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1649974422091 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649974422093 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 15 01:13:38 2022 " "Processing started: Fri Apr 15 01:13:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649974422093 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1649974422093 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Module5_Sample_HW -c Module5_Sample_HW " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Module5_Sample_HW -c Module5_Sample_HW" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1649974422093 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1649974422214 ""}
{ "Info" "0" "" "Project  = Module5_Sample_HW" {  } {  } 0 0 "Project  = Module5_Sample_HW" 0 0 "Fitter" 0 0 1649974422215 ""}
{ "Info" "0" "" "Revision = Module5_Sample_HW" {  } {  } 0 0 "Revision = Module5_Sample_HW" 0 0 "Fitter" 0 0 1649974422216 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1649974422548 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1649974422549 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Module5_Sample_HW 5CSEBA6U23I7 " "Selected device 5CSEBA6U23I7 for design \"Module5_Sample_HW\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1649974422651 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1649974422695 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1649974422695 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1649974423407 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1649974423480 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1649974429444 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1649974429895 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "72 209 " "No exact pin location assignment(s) for 72 pins of 209 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1649974430569 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_RZQ " "RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_RZQ } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RZQ" } } } } { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kedic/Desktop/em023_mucilage/" { { 0 { 0 ""} 0 936 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Design Software" 0 -1 1649974430609 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1649974430609 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1649974448931 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 87 global CLKCTRL_G10 " "top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 87 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1649974451014 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1649974451014 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "FPGA_CLK1_50~inputCLKENA0 4749 global CLKCTRL_G6 " "FPGA_CLK1_50~inputCLKENA0 with 4749 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1649974451015 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1649974451015 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:02 " "Fitter periphery placement operations ending: elapsed time is 00:00:02" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649974451017 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649974457222 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649974457222 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649974457222 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649974457222 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649974457222 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649974457222 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649974457222 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649974457222 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649974457222 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649974457222 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649974457222 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649974457222 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649974457222 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649974457222 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649974457222 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649974457222 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649974457222 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649974457222 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649974457222 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649974457222 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649974457222 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649974457222 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649974457222 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649974457222 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649974457222 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649974457222 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1649974457222 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649974457222 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1649974457222 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649974457222 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649974457222 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649974457222 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1649974457222 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1649974457222 ""}
{ "Info" "ISTA_SDC_FOUND" "top.sdc " "Reading SDC File: 'top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1649974457382 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1649974457384 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1649974457384 ""}
{ "Info" "ISTA_SDC_FOUND" "top_qsys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'top_qsys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1649974457387 ""}
{ "Info" "ISTA_SDC_FOUND" "top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.sdc " "Reading SDC File: 'top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1649974457414 ""}
{ "Info" "ISTA_SDC_FOUND" "top_qsys/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'top_qsys/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1649974457425 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1649974457432 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1649974458285 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974458287 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649974458287 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1649974458290 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974458290 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649974458290 ""}
{ "Info" "ISTA_SDC_FOUND" "top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc " "Reading SDC File: 'top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1649974458296 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1649974458297 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974458298 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649974458298 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1649974458298 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974458298 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649974458298 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1649974458299 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974458299 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649974458299 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1649974458299 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974458299 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649974458299 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1649974458299 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974458300 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649974458300 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1649974458300 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974458300 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649974458300 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1649974458301 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974458301 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649974458301 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974458301 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649974458301 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1649974458301 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974458302 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649974458302 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1649974458302 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974458302 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649974458302 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1649974458302 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974458302 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649974458302 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1649974458303 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974458303 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649974458303 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1649974458303 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974458303 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649974458303 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1649974458303 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974458304 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649974458304 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1649974458304 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974458304 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649974458304 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 16 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(16): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1649974458304 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974458304 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649974458304 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974458305 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649974458305 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 18 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(18): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1649974458305 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974458305 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649974458305 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974458305 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649974458305 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 20 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(20): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1649974458305 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974458306 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649974458306 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974458306 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649974458306 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 22 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(22): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1649974458306 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 22 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(22): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974458306 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649974458306 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 23 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(23): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1649974458306 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974458307 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649974458307 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974458307 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649974458307 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 25 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(25): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1649974458308 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 25 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(25): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974458308 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649974458308 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 26 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(26): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974458308 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649974458308 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 27 hps_io_hps_io_usb1_inst_D0 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(27): hps_io_hps_io_usb1_inst_D0 could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1649974458309 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974458309 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649974458309 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 28 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(28): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974458309 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649974458309 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 29 hps_io_hps_io_usb1_inst_D1 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(29): hps_io_hps_io_usb1_inst_D1 could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1649974458309 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 29 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(29): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974458310 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649974458310 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 30 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(30): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974458310 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649974458310 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 31 hps_io_hps_io_usb1_inst_D2 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(31): hps_io_hps_io_usb1_inst_D2 could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1649974458310 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 31 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(31): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974458310 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649974458310 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974458311 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649974458311 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 33 hps_io_hps_io_usb1_inst_D3 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(33): hps_io_hps_io_usb1_inst_D3 could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1649974458311 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974458311 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649974458311 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974458312 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649974458312 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 35 hps_io_hps_io_usb1_inst_D4 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(35): hps_io_hps_io_usb1_inst_D4 could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1649974458312 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974458312 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649974458312 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974458312 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649974458312 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 37 hps_io_hps_io_usb1_inst_D5 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D5 could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1649974458313 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974458313 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649974458313 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974458313 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649974458313 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 39 hps_io_hps_io_usb1_inst_D6 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D6 could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1649974458313 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974458314 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649974458314 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974458314 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649974458314 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 41 hps_io_hps_io_usb1_inst_D7 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D7 could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1649974458314 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974458314 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649974458314 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974458315 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649974458315 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 43 hps_io_hps_io_usb1_inst_CLK port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_CLK could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1649974458315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974458315 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649974458315 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 44 hps_io_hps_io_usb1_inst_STP port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(44): hps_io_hps_io_usb1_inst_STP could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1649974458316 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974458316 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649974458316 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 45 hps_io_hps_io_usb1_inst_DIR port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_DIR could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1649974458316 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974458317 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649974458317 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 46 hps_io_hps_io_usb1_inst_NXT port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(46): hps_io_hps_io_usb1_inst_NXT could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1649974458317 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974458317 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649974458317 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 47 hps_io_hps_io_spim1_inst_CLK port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(47): hps_io_hps_io_spim1_inst_CLK could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1649974458317 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(47): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974458317 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649974458317 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 48 hps_io_hps_io_spim1_inst_MOSI port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(48): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1649974458318 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974458318 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649974458318 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 49 hps_io_hps_io_spim1_inst_MISO port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(49): hps_io_hps_io_spim1_inst_MISO could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1649974458318 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to *" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974458318 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649974458318 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 50 hps_io_hps_io_spim1_inst_SS0 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(50): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1649974458319 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974458319 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649974458319 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 51 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(51): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1649974458319 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974458319 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649974458319 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 52 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(52): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1649974458320 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974458320 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649974458320 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 53 hps_io_hps_io_i2c0_inst_SDA port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(53): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1649974458320 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to *" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974458320 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649974458320 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974458320 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649974458320 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 55 hps_io_hps_io_i2c0_inst_SCL port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(55): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1649974458321 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to *" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974458321 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649974458321 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 56 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(56): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974458321 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649974458321 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 57 hps_io_hps_io_i2c1_inst_SDA port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(57): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1649974458321 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 57 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(57): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to *" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974458322 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649974458322 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974458322 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649974458322 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 59 hps_io_hps_io_i2c1_inst_SCL port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(59): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1649974458322 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to *" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974458322 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649974458322 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974458323 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649974458323 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 61 hps_io_hps_io_gpio_inst_GPIO09 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(61): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1649974458323 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to *" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974458323 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649974458323 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974458323 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649974458323 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 63 hps_io_hps_io_gpio_inst_GPIO35 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(63): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1649974458324 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to *" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974458324 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649974458324 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974458324 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649974458324 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 65 hps_io_hps_io_gpio_inst_GPIO40 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(65): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1649974458324 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to *" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974458325 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649974458325 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974458325 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649974458325 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 67 hps_io_hps_io_gpio_inst_GPIO53 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(67): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1649974458325 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974458325 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649974458325 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974458326 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649974458326 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 69 hps_io_hps_io_gpio_inst_GPIO54 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(69): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1649974458326 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 69 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(69): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to *" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974458326 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649974458326 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974458326 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649974458326 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 71 hps_io_hps_io_gpio_inst_GPIO61 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(71): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1649974458327 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 71 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(71): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to *" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974458327 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649974458327 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974458327 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1649974458327 ""}
{ "Info" "ISTA_SDC_FOUND" "top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_fpga_interfaces.sdc " "Reading SDC File: 'top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_fpga_interfaces.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1649974458330 ""}
{ "Info" "ISTA_SDC_FOUND" "top_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'top_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1649974458356 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1649974458439 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1649974458439 "|top|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C0_SCLK " "Node: HPS_I2C0_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C0_SCLK " "Register top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C0_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1649974458439 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1649974458439 "|top|HPS_I2C0_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C1_SCLK " "Register top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1649974458439 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1649974458439 "|top|HPS_I2C1_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974458489 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974458489 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_1  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_1  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974458489 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_2  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_2  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974458489 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_3  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_3  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974458489 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974458489 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_1  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_1  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974458489 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_2  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_2  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974458489 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_3  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_0 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_3  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974458489 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974458489 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974458489 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974458489 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974458489 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974458489 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974458489 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974458489 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974458489 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974458489 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974458489 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974458489 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974458489 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974458489 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974458489 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974458489 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974458489 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974458489 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974458489 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974458489 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1649974458489 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1649974458885 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1649974458886 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974458922 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974458922 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974458922 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974458922 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974458922 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974458922 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974458922 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974458922 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974458922 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974458922 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974458922 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974458922 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974458922 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974458922 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974458922 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974458922 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974458922 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974458922 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974458922 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974458922 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974458922 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974458922 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974458922 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974458922 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974458922 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974458922 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974458922 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974458922 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974458922 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974458922 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974458922 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974458922 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974458922 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974458922 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974458922 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974458922 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974458922 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974458922 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974458922 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974458922 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974458922 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974458922 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974458922 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974458922 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974458922 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974458922 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974458922 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974458922 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974458922 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974458922 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974458922 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974458922 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974458922 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974458922 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974458922 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974458922 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974458922 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974458922 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974458922 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974458922 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974458922 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974458922 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974458922 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974458922 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1649974458922 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1649974458927 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 21 clocks " "Found 21 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649974458929 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649974458929 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 altera_reserved_tck " "  40.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649974458929 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 FPGA_CLK1_50 " "  20.000 FPGA_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649974458929 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 FPGA_CLK2_50 " "  20.000 FPGA_CLK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649974458929 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 FPGA_CLK3_50 " "  20.000 FPGA_CLK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649974458929 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_N " "   2.500 HPS_DDR3_CK_N" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649974458929 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_P " "   2.500 HPS_DDR3_CK_P" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649974458929 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[0\]_OUT " "   2.500 HPS_DDR3_DQS_N\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649974458929 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[1\]_OUT " "   2.500 HPS_DDR3_DQS_N\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649974458929 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[2\]_OUT " "   2.500 HPS_DDR3_DQS_N\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649974458929 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[3\]_OUT " "   2.500 HPS_DDR3_DQS_N\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649974458929 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_IN " "   2.500 HPS_DDR3_DQS_P\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649974458929 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_OUT " "   2.500 HPS_DDR3_DQS_P\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649974458929 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_IN " "   2.500 HPS_DDR3_DQS_P\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649974458929 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_OUT " "   2.500 HPS_DDR3_DQS_P\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649974458929 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_IN " "   2.500 HPS_DDR3_DQS_P\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649974458929 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_OUT " "   2.500 HPS_DDR3_DQS_P\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649974458929 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_IN " "   2.500 HPS_DDR3_DQS_P\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649974458929 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_OUT " "   2.500 HPS_DDR3_DQS_P\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649974458929 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   2.500 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649974458929 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   2.500 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649974458929 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   2.500 u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649974458929 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1649974458929 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1649974459679 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1649974459681 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1649974459686 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1649974459710 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1649974459781 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1649974459831 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1649974459831 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1649974459857 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1649974461218 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Block RAM " "Packed 64 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1649974461247 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1649974461247 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:33 " "Fitter preparation operations ending: elapsed time is 00:00:33" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649974462838 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1649974469402 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1649974473391 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:48 " "Fitter placement preparation operations ending: elapsed time is 00:00:48" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649974517475 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1649974578204 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1649974591625 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:14 " "Fitter placement operations ending: elapsed time is 00:00:14" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649974591625 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1649974598412 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "C:/Users/kedic/Desktop/em023_mucilage/" { { 1 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1649974617066 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1649974617066 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1649974630455 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1649974630455 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:29 " "Fitter routing operations ending: elapsed time is 00:00:29" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649974630463 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 29.93 " "Total time spent on timing analysis during the Fitter is 29.93 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1649974642160 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1649974642407 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1649974645801 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1649974645809 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1649974651592 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:35 " "Fitter post-fit operations ending: elapsed time is 00:00:35" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649974677904 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1649974678875 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "17 " "Following 17 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_SPIM_SS a permanently enabled " "Pin HPS_SPIM_SS has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HPS_SPIM_SS } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_SS" } } } } { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 83 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kedic/Desktop/em023_mucilage/" { { 0 { 0 ""} 0 958 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649974678984 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MPU_AD0_SDO a permanently enabled " "Pin MPU_AD0_SDO has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { MPU_AD0_SDO } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MPU_AD0_SDO" } } } } { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kedic/Desktop/em023_mucilage/" { { 0 { 0 ""} 0 968 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649974678984 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_I2C_SCL a permanently disabled " "Pin HDMI_I2C_SCL has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HDMI_I2C_SCL } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_I2C_SCL" } } } } { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kedic/Desktop/em023_mucilage/" { { 0 { 0 ""} 0 916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649974678984 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_I2C_SDA a permanently disabled " "Pin HDMI_I2C_SDA has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HDMI_I2C_SDA } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_I2C_SDA" } } } } { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kedic/Desktop/em023_mucilage/" { { 0 { 0 ""} 0 917 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649974678984 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_I2S a permanently disabled " "Pin HDMI_I2S has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HDMI_I2S } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_I2S" } } } } { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kedic/Desktop/em023_mucilage/" { { 0 { 0 ""} 0 918 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649974678984 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_LRCLK a permanently disabled " "Pin HDMI_LRCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HDMI_LRCLK } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_LRCLK" } } } } { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kedic/Desktop/em023_mucilage/" { { 0 { 0 ""} 0 919 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649974678984 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_MCLK a permanently disabled " "Pin HDMI_MCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HDMI_MCLK } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_MCLK" } } } } { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kedic/Desktop/em023_mucilage/" { { 0 { 0 ""} 0 920 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649974678984 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_SCLK a permanently disabled " "Pin HDMI_SCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HDMI_SCLK } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_SCLK" } } } } { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kedic/Desktop/em023_mucilage/" { { 0 { 0 ""} 0 921 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649974678984 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BT_KEY a permanently disabled " "Pin BT_KEY has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { BT_KEY } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BT_KEY" } } } } { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kedic/Desktop/em023_mucilage/" { { 0 { 0 ""} 0 977 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649974678984 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TMD_D\[0\] a permanently disabled " "Pin TMD_D\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { TMD_D[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TMD_D\[0\]" } } } } { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kedic/Desktop/em023_mucilage/" { { 0 { 0 ""} 0 903 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649974678984 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TMD_D\[1\] a permanently disabled " "Pin TMD_D\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { TMD_D[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TMD_D\[1\]" } } } } { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kedic/Desktop/em023_mucilage/" { { 0 { 0 ""} 0 904 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649974678984 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TMD_D\[2\] a permanently disabled " "Pin TMD_D\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { TMD_D[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TMD_D\[2\]" } } } } { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kedic/Desktop/em023_mucilage/" { { 0 { 0 ""} 0 905 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649974678984 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TMD_D\[3\] a permanently disabled " "Pin TMD_D\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { TMD_D[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TMD_D\[3\]" } } } } { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kedic/Desktop/em023_mucilage/" { { 0 { 0 ""} 0 906 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649974678984 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TMD_D\[4\] a permanently disabled " "Pin TMD_D\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { TMD_D[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TMD_D\[4\]" } } } } { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kedic/Desktop/em023_mucilage/" { { 0 { 0 ""} 0 907 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649974678984 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TMD_D\[5\] a permanently disabled " "Pin TMD_D\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { TMD_D[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TMD_D\[5\]" } } } } { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kedic/Desktop/em023_mucilage/" { { 0 { 0 ""} 0 908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649974678984 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TMD_D\[6\] a permanently disabled " "Pin TMD_D\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { TMD_D[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TMD_D\[6\]" } } } } { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kedic/Desktop/em023_mucilage/" { { 0 { 0 ""} 0 909 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649974678984 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TMD_D\[7\] a permanently disabled " "Pin TMD_D\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { TMD_D[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TMD_D\[7\]" } } } } { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kedic/Desktop/em023_mucilage/" { { 0 { 0 ""} 0 910 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1649974678984 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1649974678984 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[8\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[8\]" } } } } { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kedic/Desktop/em023_mucilage/" { { 0 { 0 ""} 0 837 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649974678985 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649974678985 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[0\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } } { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kedic/Desktop/em023_mucilage/" { { 0 { 0 ""} 0 829 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649974678985 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649974678985 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[1\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } } { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kedic/Desktop/em023_mucilage/" { { 0 { 0 ""} 0 830 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649974678985 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649974678985 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[2\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } } { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kedic/Desktop/em023_mucilage/" { { 0 { 0 ""} 0 831 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649974678985 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649974678985 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[3\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } } { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kedic/Desktop/em023_mucilage/" { { 0 { 0 ""} 0 832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649974678985 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649974678985 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[4\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } } { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kedic/Desktop/em023_mucilage/" { { 0 { 0 ""} 0 833 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649974678985 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649974678985 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[5\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } } { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kedic/Desktop/em023_mucilage/" { { 0 { 0 ""} 0 834 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649974678985 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649974678985 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[6\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } } { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kedic/Desktop/em023_mucilage/" { { 0 { 0 ""} 0 835 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649974678985 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649974678985 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[7\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } } { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kedic/Desktop/em023_mucilage/" { { 0 { 0 ""} 0 836 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649974678985 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649974678985 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[9\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[9\]" } } } } { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kedic/Desktop/em023_mucilage/" { { 0 { 0 ""} 0 838 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649974678985 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649974678985 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[10\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[10\]" } } } } { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kedic/Desktop/em023_mucilage/" { { 0 { 0 ""} 0 839 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649974678985 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649974678985 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[11\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[11\]" } } } } { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kedic/Desktop/em023_mucilage/" { { 0 { 0 ""} 0 840 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649974678985 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649974678985 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[12\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[12\]" } } } } { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kedic/Desktop/em023_mucilage/" { { 0 { 0 ""} 0 841 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649974678985 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649974678985 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[13\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[13\]" } } } } { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kedic/Desktop/em023_mucilage/" { { 0 { 0 ""} 0 842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649974678985 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649974678985 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[14\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[14\]" } } } } { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kedic/Desktop/em023_mucilage/" { { 0 { 0 ""} 0 843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649974678985 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649974678985 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[15\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[15\]" } } } } { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kedic/Desktop/em023_mucilage/" { { 0 { 0 ""} 0 844 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649974678985 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649974678985 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[16\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[16\]" } } } } { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kedic/Desktop/em023_mucilage/" { { 0 { 0 ""} 0 845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649974678985 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649974678985 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[17\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[17\]" } } } } { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kedic/Desktop/em023_mucilage/" { { 0 { 0 ""} 0 846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649974678985 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649974678985 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[18\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[18\]" } } } } { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kedic/Desktop/em023_mucilage/" { { 0 { 0 ""} 0 847 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649974678985 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649974678985 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[19\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[19\]" } } } } { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kedic/Desktop/em023_mucilage/" { { 0 { 0 ""} 0 848 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649974678985 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649974678985 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[20\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[20\]" } } } } { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kedic/Desktop/em023_mucilage/" { { 0 { 0 ""} 0 849 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649974678985 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649974678985 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[21\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[21\]" } } } } { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kedic/Desktop/em023_mucilage/" { { 0 { 0 ""} 0 850 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649974678985 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649974678985 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[22\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[22\]" } } } } { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kedic/Desktop/em023_mucilage/" { { 0 { 0 ""} 0 851 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649974678985 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649974678985 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[23\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[23\]" } } } } { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kedic/Desktop/em023_mucilage/" { { 0 { 0 ""} 0 852 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649974678985 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649974678985 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[24\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[24\]" } } } } { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kedic/Desktop/em023_mucilage/" { { 0 { 0 ""} 0 853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649974678985 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649974678985 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[25\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[25\]" } } } } { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kedic/Desktop/em023_mucilage/" { { 0 { 0 ""} 0 854 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649974678985 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649974678985 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[26\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[26\]" } } } } { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kedic/Desktop/em023_mucilage/" { { 0 { 0 ""} 0 855 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649974678985 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649974678985 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[27\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[27\]" } } } } { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kedic/Desktop/em023_mucilage/" { { 0 { 0 ""} 0 856 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649974678985 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649974678985 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[28\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[28\]" } } } } { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kedic/Desktop/em023_mucilage/" { { 0 { 0 ""} 0 857 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649974678985 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649974678985 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[29\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[29\]" } } } } { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kedic/Desktop/em023_mucilage/" { { 0 { 0 ""} 0 858 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649974678985 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649974678985 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[30\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[30\]" } } } } { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kedic/Desktop/em023_mucilage/" { { 0 { 0 ""} 0 859 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649974678985 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649974678985 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[31\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[31\]" } } } } { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kedic/Desktop/em023_mucilage/" { { 0 { 0 ""} 0 860 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649974678985 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649974678985 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[0\]" } } } } { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kedic/Desktop/em023_mucilage/" { { 0 { 0 ""} 0 861 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649974678985 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649974678985 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[1\]" } } } } { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kedic/Desktop/em023_mucilage/" { { 0 { 0 ""} 0 862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649974678985 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649974678985 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[2\]" } } } } { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kedic/Desktop/em023_mucilage/" { { 0 { 0 ""} 0 863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649974678985 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649974678985 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[3\]" } } } } { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kedic/Desktop/em023_mucilage/" { { 0 { 0 ""} 0 864 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649974678985 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649974678985 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[0\]" } } } } { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kedic/Desktop/em023_mucilage/" { { 0 { 0 ""} 0 865 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649974678985 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649974678985 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[1\]" } } } } { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kedic/Desktop/em023_mucilage/" { { 0 { 0 ""} 0 866 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649974678985 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649974678985 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[2\]" } } } } { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kedic/Desktop/em023_mucilage/" { { 0 { 0 ""} 0 867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649974678985 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649974678985 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[3\]" } } } } { "top.v" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kedic/Desktop/em023_mucilage/" { { 0 { 0 ""} 0 868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1649974678985 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1649974678985 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1649974678985 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kedic/Desktop/em023_mucilage/output_files/Module5_Sample_HW.fit.smsg " "Generated suppressed messages file C:/Users/kedic/Desktop/em023_mucilage/output_files/Module5_Sample_HW.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1649974679884 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 136 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 136 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "8707 " "Peak virtual memory: 8707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649974683870 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 15 01:18:03 2022 " "Processing ended: Fri Apr 15 01:18:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649974683870 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:25 " "Elapsed time: 00:04:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649974683870 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:19:01 " "Total CPU time (on all processors): 00:19:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649974683870 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1649974683870 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1649974685954 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649974685955 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 15 01:18:05 2022 " "Processing started: Fri Apr 15 01:18:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649974685955 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1649974685955 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Module5_Sample_HW -c Module5_Sample_HW " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Module5_Sample_HW -c Module5_Sample_HW" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1649974685956 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "software_nios2/RFS_SENSOR/mem_init/meminit.qip " "Tcl Script File software_nios2/RFS_SENSOR/mem_init/meminit.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE software_nios2/RFS_SENSOR/mem_init/meminit.qip " "set_global_assignment -name QIP_FILE software_nios2/RFS_SENSOR/mem_init/meminit.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1649974690600 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1649974690600 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1649974691956 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1649974701446 ""}
{ "Info" "IPGMIO_NO_ISW_UPDATE" "" "Hard Processor Subsystem configuration has not changed and a Preloader software update is not required" {  } {  } 0 11878 "Hard Processor Subsystem configuration has not changed and a Preloader software update is not required" 0 0 "Assembler" 0 -1 1649974703062 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4977 " "Peak virtual memory: 4977 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649974703272 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 15 01:18:23 2022 " "Processing ended: Fri Apr 15 01:18:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649974703272 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649974703272 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649974703272 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1649974703272 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1649974704309 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "software_nios2/RFS_SENSOR/mem_init/meminit.qip " "Tcl Script File software_nios2/RFS_SENSOR/mem_init/meminit.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE software_nios2/RFS_SENSOR/mem_init/meminit.qip " "set_global_assignment -name QIP_FILE software_nios2/RFS_SENSOR/mem_init/meminit.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1649974709891 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1649974709891 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1649974709920 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649974709921 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 15 01:18:24 2022 " "Processing started: Fri Apr 15 01:18:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649974709921 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1649974709921 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Module5_Sample_HW -c Module5_Sample_HW " "Command: quartus_sta Module5_Sample_HW -c Module5_Sample_HW" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1649974709921 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1649974710013 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1649974711865 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1649974711865 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649974711902 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649974711902 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649974713604 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649974713604 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649974713604 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649974713604 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649974713604 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649974713604 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649974713604 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649974713604 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649974713604 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649974713604 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649974713604 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649974713604 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649974713604 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649974713604 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649974713604 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649974713604 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649974713604 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649974713604 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649974713604 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649974713604 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649974713604 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649974713604 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649974713604 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649974713604 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649974713604 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649974713604 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1649974713604 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649974713604 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1649974713604 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649974713604 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649974713604 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649974713604 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1649974713604 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1649974713604 ""}
{ "Info" "ISTA_SDC_FOUND" "top.sdc " "Reading SDC File: 'top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1649974713706 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1649974713706 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1649974713707 ""}
{ "Info" "ISTA_SDC_FOUND" "top_qsys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'top_qsys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1649974713747 ""}
{ "Info" "ISTA_SDC_FOUND" "top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.sdc " "Reading SDC File: 'top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1649974713773 ""}
{ "Info" "ISTA_SDC_FOUND" "top_qsys/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'top_qsys/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1649974713787 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1649974713816 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1649974713816 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1649974714413 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714515 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974714516 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714516 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714518 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974714518 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714518 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "Timing Analyzer" 0 0 1649974714521 ""}
{ "Info" "ISTA_SDC_FOUND" "top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc " "Reading SDC File: 'top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1649974714562 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714563 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974714563 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714563 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714564 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974714564 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714564 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714564 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974714564 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714564 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714565 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974714565 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714565 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714565 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974714565 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714565 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714565 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974714565 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714565 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714566 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974714566 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714566 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974714566 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714566 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714566 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974714566 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714566 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714566 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974714566 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714566 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714567 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974714567 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714567 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714567 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974714567 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714567 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714567 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974714567 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714567 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714567 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974714567 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714567 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714568 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974714568 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714568 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 16 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(16): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714568 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974714568 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714568 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974714568 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714568 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 18 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(18): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714568 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974714568 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714568 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974714568 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714568 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 20 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(20): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974714569 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974714569 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714569 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 22 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(22): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 22 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(22): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974714569 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714569 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 23 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(23): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974714569 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974714569 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714569 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 25 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(25): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 25 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(25): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974714570 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714570 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 26 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(26): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974714570 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714570 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 27 hps_io_hps_io_usb1_inst_D0 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(27): hps_io_hps_io_usb1_inst_D0 could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714570 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974714570 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714570 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 28 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(28): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974714570 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714570 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 29 hps_io_hps_io_usb1_inst_D1 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(29): hps_io_hps_io_usb1_inst_D1 could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714571 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 29 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(29): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974714571 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714571 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 30 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(30): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974714571 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714571 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 31 hps_io_hps_io_usb1_inst_D2 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(31): hps_io_hps_io_usb1_inst_D2 could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714571 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 31 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(31): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974714571 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714571 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974714571 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714571 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 33 hps_io_hps_io_usb1_inst_D3 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(33): hps_io_hps_io_usb1_inst_D3 could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714571 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974714572 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714572 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974714572 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714572 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 35 hps_io_hps_io_usb1_inst_D4 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(35): hps_io_hps_io_usb1_inst_D4 could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714572 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974714572 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714572 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974714572 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714572 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 37 hps_io_hps_io_usb1_inst_D5 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D5 could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714572 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974714573 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714573 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974714573 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714573 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 39 hps_io_hps_io_usb1_inst_D6 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D6 could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714573 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974714573 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714573 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974714573 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714573 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 41 hps_io_hps_io_usb1_inst_D7 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D7 could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714573 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974714573 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714573 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974714574 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714574 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 43 hps_io_hps_io_usb1_inst_CLK port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_CLK could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714574 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974714574 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714574 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 44 hps_io_hps_io_usb1_inst_STP port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(44): hps_io_hps_io_usb1_inst_STP could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714574 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974714574 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714574 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 45 hps_io_hps_io_usb1_inst_DIR port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_DIR could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714574 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974714574 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714574 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 46 hps_io_hps_io_usb1_inst_NXT port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(46): hps_io_hps_io_usb1_inst_NXT could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974714575 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714575 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 47 hps_io_hps_io_spim1_inst_CLK port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(47): hps_io_hps_io_spim1_inst_CLK could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(47): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974714575 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714575 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 48 hps_io_hps_io_spim1_inst_MOSI port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(48): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974714575 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714575 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 49 hps_io_hps_io_spim1_inst_MISO port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(49): hps_io_hps_io_spim1_inst_MISO could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to *" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974714575 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714575 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 50 hps_io_hps_io_spim1_inst_SS0 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(50): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714576 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974714576 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714576 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 51 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(51): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714576 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974714576 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714576 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 52 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(52): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714576 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974714576 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714576 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 53 hps_io_hps_io_i2c0_inst_SDA port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(53): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714576 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to *" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974714576 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714576 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974714577 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714577 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 55 hps_io_hps_io_i2c0_inst_SCL port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(55): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714577 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to *" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974714577 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714577 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 56 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(56): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974714577 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714577 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 57 hps_io_hps_io_i2c1_inst_SDA port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(57): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714577 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 57 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(57): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to *" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974714577 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714577 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974714577 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714577 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 59 hps_io_hps_io_i2c1_inst_SCL port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(59): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714577 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to *" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974714578 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714578 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974714578 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714578 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 61 hps_io_hps_io_gpio_inst_GPIO09 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(61): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714578 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to *" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974714578 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714578 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974714578 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714578 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 63 hps_io_hps_io_gpio_inst_GPIO35 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(63): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714578 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to *" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974714578 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714578 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974714578 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714578 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 65 hps_io_hps_io_gpio_inst_GPIO40 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(65): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714579 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to *" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974714579 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714579 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974714579 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714579 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 67 hps_io_hps_io_gpio_inst_GPIO53 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(67): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714579 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974714579 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714579 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974714579 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714579 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 69 hps_io_hps_io_gpio_inst_GPIO54 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(69): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714580 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 69 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(69): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to *" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974714580 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714580 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974714580 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714580 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 71 hps_io_hps_io_gpio_inst_GPIO61 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(71): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714580 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 71 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(71): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to *" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974714580 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714580 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\]" {  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649974714580 ""}  } { { "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/kedic/Desktop/em023_mucilage/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649974714580 ""}
{ "Info" "ISTA_SDC_FOUND" "top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_fpga_interfaces.sdc " "Reading SDC File: 'top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_fpga_interfaces.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1649974714582 ""}
{ "Info" "ISTA_SDC_FOUND" "top_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'top_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1649974714597 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1649974714655 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1649974714655 "|top|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C0_SCLK " "Node: HPS_I2C0_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C0_SCLK " "Register top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C0_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1649974714655 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1649974714655 "|top|HPS_I2C0_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C1_SCLK " "Register top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1649974714655 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1649974714655 "|top|HPS_I2C1_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974714693 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974714693 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_1  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_1  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974714693 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_2  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_2  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974714693 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_3  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_3  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974714693 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974714693 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_1  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_1  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974714693 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_2  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_2  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974714693 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_3  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_0 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_3  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974714693 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974714693 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974714693 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974714693 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974714693 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974714693 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974714693 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974714693 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974714693 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974714693 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974714693 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974714693 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974714693 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974714693 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974714693 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974714693 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974714693 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974714693 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974714693 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974714693 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios_system\|nios2_gen2\|cpu\|the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|the_top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem\|top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem\|top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram_module:top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|nios_system\|nios2_gen2\|cpu\|the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|the_top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem\|top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem\|top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram_module:top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974714693 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1649974714693 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649974718673 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1649974718712 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974718734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974718734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974718734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974718734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974718734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974718734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974718734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974718734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974718734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974718734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974718734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974718734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974718734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974718734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974718734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974718734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974718734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974718734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974718734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974718734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974718734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974718734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974718734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974718734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974718734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974718734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974718734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974718734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974718734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974718734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974718734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974718734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974718734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974718734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974718734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974718734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974718734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974718734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974718734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974718734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974718734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974718734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974718734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974718734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974718734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974718734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974718734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974718734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974718734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974718734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974718734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974718734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974718734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974718734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974718734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974718734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974718734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974718734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974718734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974718734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974718734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974718734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974718734 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974718734 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1649974718734 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1649974718739 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1649974718773 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.574 " "Worst-case setup slack is 1.574" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974719263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974719263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.574               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.574               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974719263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.279               0.000 FPGA_CLK1_50  " "    7.279               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974719263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.588               0.000 altera_reserved_tck  " "    9.588               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974719263 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649974719263 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.164 " "Worst-case hold slack is 0.164" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974719354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974719354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.164               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974719354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.259               0.000 FPGA_CLK1_50  " "    0.259               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974719354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.326               0.000 altera_reserved_tck  " "    0.326               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974719354 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649974719354 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.040 " "Worst-case recovery slack is 3.040" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974719380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974719380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.040               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.040               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974719380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.690               0.000 FPGA_CLK1_50  " "   13.690               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974719380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.707               0.000 altera_reserved_tck  " "   17.707               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974719380 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649974719380 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.465 " "Worst-case removal slack is 0.465" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974719408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974719408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.465               0.000 FPGA_CLK1_50  " "    0.465               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974719408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.562               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.562               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974719408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.099               0.000 altera_reserved_tck  " "    1.099               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974719408 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649974719408 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.523 " "Worst-case minimum pulse width slack is 0.523" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974719416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974719416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.523               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.523               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974719416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.540               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.540               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974719416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.823               0.000 FPGA_CLK1_50  " "    8.823               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974719416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.696               0.000 altera_reserved_tck  " "   18.696               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974719416 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649974719416 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 73 synchronizer chains. " "Report Metastability: Found 73 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649974719530 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649974719530 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 73 " "Number of Synchronizer Chains Found: 73" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649974719530 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649974719530 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.562 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.562" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649974719530 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 14.320 ns " "Worst Case Available Settling Time: 14.320 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649974719530 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649974719530 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649974719530 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 8.0 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 8.0" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649974719530 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649974719530 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649974719530 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649974719530 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1649974719659 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1649974720218 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.574 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.574" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974721597 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974721597 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974721597 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974721597 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974721597 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649974721597 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.164 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.164" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974721638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974721638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974721638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974721638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974721638 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649974721638 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.040 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.040" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974721676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974721676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974721676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974721676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974721676 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649974721676 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.562 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.562" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974721716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974721716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974721716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974721716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974721716 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649974721716 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1649974721781 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1649974721782 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 100C Model)              \|  0.537  0.503" {  } {  } 0 0 "Address Command (Slow 1100mV 100C Model)              \|  0.537  0.503" 0 0 "Timing Analyzer" 0 0 1649974721782 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 100C Model)          \|  2.043     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 100C Model)          \|  2.043     --" 0 0 "Timing Analyzer" 0 0 1649974721782 ""}
{ "Info" "0" "" "Core (Slow 1100mV 100C Model)                         \|  1.574  0.164" {  } {  } 0 0 "Core (Slow 1100mV 100C Model)                         \|  1.574  0.164" 0 0 "Timing Analyzer" 0 0 1649974721782 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 100C Model)        \|   3.04  0.562" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 100C Model)        \|   3.04  0.562" 0 0 "Timing Analyzer" 0 0 1649974721782 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 100C Model)                    \|  0.475  0.409" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 100C Model)                    \|  0.475  0.409" 0 0 "Timing Analyzer" 0 0 1649974721782 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 100C Model)                    \|  0.371  0.371" {  } {  } 0 0 "Postamble (Slow 1100mV 100C Model)                    \|  0.371  0.371" 0 0 "Timing Analyzer" 0 0 1649974721782 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 100C Model)                 \|   0.18  0.133" {  } {  } 0 0 "Read Capture (Slow 1100mV 100C Model)                 \|   0.18  0.133" 0 0 "Timing Analyzer" 0 0 1649974721782 ""}
{ "Info" "0" "" "Write (Slow 1100mV 100C Model)                        \|  0.165   0.17" {  } {  } 0 0 "Write (Slow 1100mV 100C Model)                        \|  0.165   0.17" 0 0 "Timing Analyzer" 0 0 1649974721782 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1649974721933 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1649974722011 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1649974731365 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1649974732369 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1649974732369 "|top|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C0_SCLK " "Node: HPS_I2C0_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C0_SCLK " "Register top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C0_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1649974732369 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1649974732369 "|top|HPS_I2C0_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C1_SCLK " "Register top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1649974732369 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1649974732369 "|top|HPS_I2C1_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974732419 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974732419 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_1  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_1  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974732419 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_2  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_2  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974732419 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_3  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_3  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974732419 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974732419 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_1  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_1  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974732419 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_2  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_2  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974732419 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_3  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_0 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_3  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974732419 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974732419 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974732419 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974732419 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974732419 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974732419 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974732419 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974732419 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974732419 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974732419 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974732419 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974732419 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974732419 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974732419 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974732419 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974732419 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974732419 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974732419 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974732419 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974732419 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios_system\|nios2_gen2\|cpu\|the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|the_top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem\|top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem\|top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram_module:top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|nios_system\|nios2_gen2\|cpu\|the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|the_top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem\|top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem\|top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram_module:top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974732419 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1649974732419 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649974735981 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1649974735981 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974736000 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974736000 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974736000 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974736000 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974736000 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974736000 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974736000 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974736000 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974736000 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974736000 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974736000 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974736000 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974736000 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974736000 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974736000 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974736000 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974736000 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974736000 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974736000 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974736000 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974736000 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974736000 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974736000 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974736000 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974736000 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974736000 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974736000 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974736000 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974736000 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974736000 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974736000 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974736000 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974736000 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974736000 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974736000 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974736000 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974736000 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974736000 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974736000 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974736000 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974736000 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974736000 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974736000 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974736000 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974736000 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974736000 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974736000 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974736000 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974736000 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974736000 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974736000 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974736000 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974736000 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974736000 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974736000 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974736000 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974736000 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974736000 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974736000 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974736000 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974736000 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974736000 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974736000 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974736000 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1649974736000 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.573 " "Worst-case setup slack is 1.573" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974736325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974736325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.573               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.573               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974736325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.871               0.000 FPGA_CLK1_50  " "    7.871               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974736325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.721               0.000 altera_reserved_tck  " "    9.721               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974736325 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649974736325 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.216 " "Worst-case hold slack is 0.216" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974736426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974736426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.216               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.216               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974736426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.248               0.000 FPGA_CLK1_50  " "    0.248               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974736426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.329               0.000 altera_reserved_tck  " "    0.329               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974736426 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649974736426 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.130 " "Worst-case recovery slack is 3.130" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974736470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974736470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.130               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.130               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974736470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.072               0.000 FPGA_CLK1_50  " "   14.072               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974736470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.917               0.000 altera_reserved_tck  " "   17.917               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974736470 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649974736470 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.390 " "Worst-case removal slack is 0.390" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974736515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974736515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 FPGA_CLK1_50  " "    0.390               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974736515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.590               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.590               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974736515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.003               0.000 altera_reserved_tck  " "    1.003               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974736515 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649974736515 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.525 " "Worst-case minimum pulse width slack is 0.525" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974736543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974736543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.525               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.525               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974736543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.546               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.546               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974736543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.786               0.000 FPGA_CLK1_50  " "    8.786               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974736543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.685               0.000 altera_reserved_tck  " "   18.685               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974736543 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649974736543 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 73 synchronizer chains. " "Report Metastability: Found 73 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649974736658 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649974736658 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 73 " "Number of Synchronizer Chains Found: 73" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649974736658 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649974736658 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.562 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.562" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649974736658 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 14.666 ns " "Worst Case Available Settling Time: 14.666 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649974736658 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649974736658 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649974736658 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.7 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649974736658 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649974736658 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649974736658 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649974736658 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1649974736874 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1649974737395 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.573 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.573" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974738619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974738619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974738619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974738619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974738619 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649974738619 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.216 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.216" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974738730 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974738730 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974738730 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974738730 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974738730 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649974738730 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.130 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.130" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974738800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974738800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974738800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974738800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974738800 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649974738800 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.590 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.590" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974738868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974738868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974738868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974738868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974738868 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649974738868 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1649974738956 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1649974738957 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV -40C Model)              \|  0.538  0.512" {  } {  } 0 0 "Address Command (Slow 1100mV -40C Model)              \|  0.538  0.512" 0 0 "Timing Analyzer" 0 0 1649974738957 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV -40C Model)          \|  2.111     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV -40C Model)          \|  2.111     --" 0 0 "Timing Analyzer" 0 0 1649974738957 ""}
{ "Info" "0" "" "Core (Slow 1100mV -40C Model)                         \|  1.573  0.216" {  } {  } 0 0 "Core (Slow 1100mV -40C Model)                         \|  1.573  0.216" 0 0 "Timing Analyzer" 0 0 1649974738957 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV -40C Model)        \|   3.13   0.59" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV -40C Model)        \|   3.13   0.59" 0 0 "Timing Analyzer" 0 0 1649974738957 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV -40C Model)                    \|  0.534  0.457" {  } {  } 0 0 "DQS vs CK (Slow 1100mV -40C Model)                    \|  0.534  0.457" 0 0 "Timing Analyzer" 0 0 1649974738957 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV -40C Model)                    \|  0.341  0.341" {  } {  } 0 0 "Postamble (Slow 1100mV -40C Model)                    \|  0.341  0.341" 0 0 "Timing Analyzer" 0 0 1649974738957 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV -40C Model)                 \|  0.222  0.175" {  } {  } 0 0 "Read Capture (Slow 1100mV -40C Model)                 \|  0.222  0.175" 0 0 "Timing Analyzer" 0 0 1649974738957 ""}
{ "Info" "0" "" "Write (Slow 1100mV -40C Model)                        \|   0.22  0.229" {  } {  } 0 0 "Write (Slow 1100mV -40C Model)                        \|   0.22  0.229" 0 0 "Timing Analyzer" 0 0 1649974738957 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 100C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1649974739188 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1649974739684 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1649974745686 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1649974746631 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1649974746631 "|top|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C0_SCLK " "Node: HPS_I2C0_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C0_SCLK " "Register top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C0_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1649974746631 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1649974746631 "|top|HPS_I2C0_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C1_SCLK " "Register top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1649974746632 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1649974746632 "|top|HPS_I2C1_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974746700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974746700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_1  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_1  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974746700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_2  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_2  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974746700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_3  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_3  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974746700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974746700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_1  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_1  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974746700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_2  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_2  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974746700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_3  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_0 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_3  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974746700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974746700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974746700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974746700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974746700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974746700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974746700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974746700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974746700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974746700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974746700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974746700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974746700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974746700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974746700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974746700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974746700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974746700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974746700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974746700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios_system\|nios2_gen2\|cpu\|the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|the_top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem\|top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem\|top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram_module:top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|nios_system\|nios2_gen2\|cpu\|the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|the_top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem\|top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem\|top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram_module:top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974746700 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1649974746700 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649974750405 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1649974750405 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974750427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974750427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974750427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974750427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974750427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974750427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974750427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974750427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974750427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974750427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974750427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974750427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974750427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974750427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974750427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974750427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974750427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974750427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974750427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974750427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974750427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974750427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974750427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974750427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974750427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974750427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974750427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974750427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974750427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974750427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974750427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974750427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974750427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974750427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974750427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974750427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974750427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974750427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974750427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974750427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974750427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974750427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974750427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974750427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974750427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974750427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974750427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974750427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974750427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974750427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974750427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974750427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974750427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974750427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974750427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974750427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974750427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974750427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974750427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974750427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974750427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974750427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974750427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974750427 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1649974750427 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.113 " "Worst-case setup slack is 2.113" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974750597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974750597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.113               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.113               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974750597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.990               0.000 FPGA_CLK1_50  " "   11.990               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974750597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.295               0.000 altera_reserved_tck  " "   12.295               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974750597 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649974750597 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.083 " "Worst-case hold slack is 0.083" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974750764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974750764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.083               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.083               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974750764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.100               0.000 altera_reserved_tck  " "    0.100               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974750764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 FPGA_CLK1_50  " "    0.143               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974750764 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649974750764 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.731 " "Worst-case recovery slack is 3.731" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974750838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974750838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.731               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.731               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974750838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.902               0.000 FPGA_CLK1_50  " "   15.902               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974750838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.263               0.000 altera_reserved_tck  " "   19.263               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974750838 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649974750838 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.206 " "Worst-case removal slack is 0.206" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974750912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974750912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206               0.000 FPGA_CLK1_50  " "    0.206               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974750912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.486               0.000 altera_reserved_tck  " "    0.486               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974750912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.497               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974750912 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649974750912 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.883 " "Worst-case minimum pulse width slack is 0.883" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974750976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974750976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.883               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.883               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974750976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.891               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.891               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974750976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.491               0.000 FPGA_CLK1_50  " "    8.491               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974750976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.638               0.000 altera_reserved_tck  " "   18.638               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974750976 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649974750976 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 73 synchronizer chains. " "Report Metastability: Found 73 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649974751116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649974751116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 73 " "Number of Synchronizer Chains Found: 73" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649974751116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649974751116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.562 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.562" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649974751116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 16.454 ns " "Worst Case Available Settling Time: 16.454 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649974751116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649974751116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649974751116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 8.0 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 8.0" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649974751116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649974751116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649974751116 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649974751116 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1649974751441 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1649974751986 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.113 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.113" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974753629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974753629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974753629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974753629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974753629 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649974753629 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.083 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.083" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974753717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974753717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974753717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974753717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974753717 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649974753717 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.731 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.731" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974753812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974753812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974753812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974753812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974753812 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649974753812 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974753919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974753919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974753919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974753919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974753919 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649974753919 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1649974754030 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1649974754030 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 100C Model)              \|  0.607  0.569" {  } {  } 0 0 "Address Command (Fast 1100mV 100C Model)              \|  0.607  0.569" 0 0 "Timing Analyzer" 0 0 1649974754030 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 100C Model)          \|  2.244     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 100C Model)          \|  2.244     --" 0 0 "Timing Analyzer" 0 0 1649974754030 ""}
{ "Info" "0" "" "Core (Fast 1100mV 100C Model)                         \|  2.113  0.083" {  } {  } 0 0 "Core (Fast 1100mV 100C Model)                         \|  2.113  0.083" 0 0 "Timing Analyzer" 0 0 1649974754030 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 100C Model)        \|  3.731  0.497" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 100C Model)        \|  3.731  0.497" 0 0 "Timing Analyzer" 0 0 1649974754030 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 100C Model)                    \|    0.6   0.59" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 100C Model)                    \|    0.6   0.59" 0 0 "Timing Analyzer" 0 0 1649974754030 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 100C Model)                    \|  0.513  0.513" {  } {  } 0 0 "Postamble (Fast 1100mV 100C Model)                    \|  0.513  0.513" 0 0 "Timing Analyzer" 0 0 1649974754030 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 100C Model)                 \|   0.37  0.322" {  } {  } 0 0 "Read Capture (Fast 1100mV 100C Model)                 \|   0.37  0.322" 0 0 "Timing Analyzer" 0 0 1649974754030 ""}
{ "Info" "0" "" "Write (Fast 1100mV 100C Model)                        \|  0.287  0.287" {  } {  } 0 0 "Write (Fast 1100mV 100C Model)                        \|  0.287  0.287" 0 0 "Timing Analyzer" 0 0 1649974754030 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1649974754333 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1649974755195 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1649974755195 "|top|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C0_SCLK " "Node: HPS_I2C0_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C0_SCLK " "Register top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C0_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1649974755195 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1649974755195 "|top|HPS_I2C0_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C1_SCLK " "Register top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1649974755195 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1649974755195 "|top|HPS_I2C1_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974755236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974755236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_1  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_1  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974755236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_2  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_2  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974755236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_3  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_3  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974755236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974755236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_1  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_1  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974755236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_2  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_2  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974755236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_3  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_0 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_3  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974755236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974755236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974755236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974755236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974755236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974755236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974755236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974755236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974755236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974755236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974755236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974755236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974755236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974755236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974755236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974755236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974755236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974755236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974755236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974755236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios_system\|nios2_gen2\|cpu\|the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|the_top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem\|top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem\|top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram_module:top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|nios_system\|nios2_gen2\|cpu\|the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|the_top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem\|top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem\|top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram_module:top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649974755236 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1649974755236 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649974758638 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1649974758639 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974758656 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974758656 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974758656 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974758656 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974758656 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974758656 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974758656 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974758656 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974758656 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974758656 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974758656 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974758656 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974758656 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974758656 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974758656 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974758656 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974758656 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974758656 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974758656 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974758656 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974758656 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974758656 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974758656 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974758656 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974758656 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974758656 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974758656 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974758656 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974758656 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974758656 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974758656 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974758656 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974758656 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974758656 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974758656 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974758656 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974758656 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974758656 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974758656 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974758656 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974758656 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974758656 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974758656 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974758656 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974758656 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974758656 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974758656 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974758656 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974758656 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974758656 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974758656 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974758656 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974758656 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974758656 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974758656 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974758656 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974758656 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974758656 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974758656 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974758656 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974758656 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974758656 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974758656 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1649974758656 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1649974758656 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.113 " "Worst-case setup slack is 2.113" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974758856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974758856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.113               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.113               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974758856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.676               0.000 altera_reserved_tck  " "   12.676               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974758856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.526               0.000 FPGA_CLK1_50  " "   13.526               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974758856 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649974758856 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.075 " "Worst-case hold slack is 0.075" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974759045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974759045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.075               0.000 altera_reserved_tck  " "    0.075               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974759045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.076               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.076               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974759045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.124               0.000 FPGA_CLK1_50  " "    0.124               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974759045 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649974759045 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.843 " "Worst-case recovery slack is 3.843" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974759134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974759134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.843               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.843               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974759134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.692               0.000 FPGA_CLK1_50  " "   16.692               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974759134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.494               0.000 altera_reserved_tck  " "   19.494               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974759134 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649974759134 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.114 " "Worst-case removal slack is 0.114" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974759223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974759223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.114               0.000 FPGA_CLK1_50  " "    0.114               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974759223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 altera_reserved_tck  " "    0.400               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974759223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.463               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.463               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974759223 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649974759223 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.887 " "Worst-case minimum pulse width slack is 0.887" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974759300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974759300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.887               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.887               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974759300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.895               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.895               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974759300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.420               0.000 FPGA_CLK1_50  " "    8.420               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974759300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.667               0.000 altera_reserved_tck  " "   18.667               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649974759300 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649974759300 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 73 synchronizer chains. " "Report Metastability: Found 73 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649974759416 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649974759416 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 73 " "Number of Synchronizer Chains Found: 73" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649974759416 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649974759416 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.562 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.562" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649974759416 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 17.078 ns " "Worst Case Available Settling Time: 17.078 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649974759416 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649974759416 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649974759416 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.7 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649974759416 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649974759416 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649974759416 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649974759416 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1649974759909 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1649974760437 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.113 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.113" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974762523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974762523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974762523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974762523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974762523 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649974762523 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.076 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.076" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974762635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974762635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974762635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974762635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974762635 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649974762635 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.843 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.843" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974762742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974762742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974762742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974762742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974762742 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649974762742 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.463 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.463" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974762860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974762860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974762860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974762860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1649974762860 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649974762860 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1649974763004 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1649974763004 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV -40C Model)              \|  0.587  0.589" {  } {  } 0 0 "Address Command (Fast 1100mV -40C Model)              \|  0.587  0.589" 0 0 "Timing Analyzer" 0 0 1649974763004 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV -40C Model)          \|  2.256     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV -40C Model)          \|  2.256     --" 0 0 "Timing Analyzer" 0 0 1649974763004 ""}
{ "Info" "0" "" "Core (Fast 1100mV -40C Model)                         \|  2.113  0.076" {  } {  } 0 0 "Core (Fast 1100mV -40C Model)                         \|  2.113  0.076" 0 0 "Timing Analyzer" 0 0 1649974763005 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV -40C Model)        \|  3.843  0.463" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV -40C Model)        \|  3.843  0.463" 0 0 "Timing Analyzer" 0 0 1649974763005 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV -40C Model)                    \|   0.59  0.628" {  } {  } 0 0 "DQS vs CK (Fast 1100mV -40C Model)                    \|   0.59  0.628" 0 0 "Timing Analyzer" 0 0 1649974763005 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV -40C Model)                    \|  0.527  0.527" {  } {  } 0 0 "Postamble (Fast 1100mV -40C Model)                    \|  0.527  0.527" 0 0 "Timing Analyzer" 0 0 1649974763005 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV -40C Model)                 \|   0.37  0.323" {  } {  } 0 0 "Read Capture (Fast 1100mV -40C Model)                 \|   0.37  0.323" 0 0 "Timing Analyzer" 0 0 1649974763005 ""}
{ "Info" "0" "" "Write (Fast 1100mV -40C Model)                        \|    0.3    0.3" {  } {  } 0 0 "Write (Fast 1100mV -40C Model)                        \|    0.3    0.3" 0 0 "Timing Analyzer" 0 0 1649974763005 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1649974767167 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1649974767170 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 139 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 139 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6221 " "Peak virtual memory: 6221 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649974768175 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 15 01:19:28 2022 " "Processing ended: Fri Apr 15 01:19:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649974768175 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:04 " "Elapsed time: 00:01:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649974768175 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:47 " "Total CPU time (on all processors): 00:01:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649974768175 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1649974768175 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 491 s " "Quartus Prime Full Compilation was successful. 0 errors, 491 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1649974770554 ""}
