#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Sep 25 16:48:35 2023
# Process ID: 6672
# Current directory: F:/project/VGA/colorbar
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21324 F:\project\VGA\colorbar\colorbar.xpr
# Log file: F:/project/VGA/colorbar/vivado.log
# Journal file: F:/project/VGA/colorbar\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/project/VGA/colorbar/colorbar.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {25.175} CONFIG.MMCM_DIVCLK_DIVIDE {3} CONFIG.MMCM_CLKFBOUT_MULT_F {37} CONFIG.MMCM_CLKOUT0_DIVIDE_F {49} CONFIG.CLKOUT1_JITTER {199.839} CONFIG.CLKOUT1_PHASE_ERROR {173.631}] [get_ips pll_108]
generate_target all [get_files  F:/project/VGA/colorbar/colorbar.srcs/sources_1/ip/pll_108/pll_108.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pll_108'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pll_108'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pll_108'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'pll_108'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pll_108'...
catch { config_ip_cache -export [get_ips -all pll_108] }
export_ip_user_files -of_objects [get_files F:/project/VGA/colorbar/colorbar.srcs/sources_1/ip/pll_108/pll_108.xci] -no_script -sync -force -quiet
reset_run pll_108_synth_1
launch_runs -jobs 10 pll_108_synth_1
[Mon Sep 25 16:49:16 2023] Launched pll_108_synth_1...
Run output will be captured here: F:/project/VGA/colorbar/colorbar.runs/pll_108_synth_1/runme.log
export_simulation -of_objects [get_files F:/project/VGA/colorbar/colorbar.srcs/sources_1/ip/pll_108/pll_108.xci] -directory F:/project/VGA/colorbar/colorbar.ip_user_files/sim_scripts -ip_user_files_dir F:/project/VGA/colorbar/colorbar.ip_user_files -ipstatic_source_dir F:/project/VGA/colorbar/colorbar.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/project/VGA/colorbar/colorbar.cache/compile_simlib/modelsim} {questa=F:/project/VGA/colorbar/colorbar.cache/compile_simlib/questa} {riviera=F:/project/VGA/colorbar/colorbar.cache/compile_simlib/riviera} {activehdl=F:/project/VGA/colorbar/colorbar.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 10
[Mon Sep 25 16:50:14 2023] Launched synth_1...
Run output will be captured here: F:/project/VGA/colorbar/colorbar.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Mon Sep 25 16:57:51 2023] Launched impl_1...
Run output will be captured here: F:/project/VGA/colorbar/colorbar.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Mon Sep 25 17:07:55 2023] Launched impl_1...
Run output will be captured here: F:/project/VGA/colorbar/colorbar.runs/impl_1/runme.log
open_hw_manager
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1302.688 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1960.418 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1960.418 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1960.418 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2114.430 ; gain = 960.867
close_design
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2114.430 ; gain = 0.000
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {F:/project/VGA/colorbar/colorbar.runs/impl_1/vag_colorbar.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/project/VGA/colorbar/colorbar.runs/impl_1/vag_colorbar.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
exit
INFO: [Common 17-206] Exiting Vivado at Mon Sep 25 17:11:12 2023...
