module asyn_flip_flop(
 input wire sys_clk ,//clock input.
 input wire sys_rst_n, //Reset button 
 input wire key_in , //Input button 
 output reg led_out //Output
 );
always@(posedge sys_clk or negedge sys_rst_n) 
if(sys_rst_n == 1'b0) led_out <= 1'b0; 
else led_out <= key_in;
endmodule


module syn_flip_flop(
input wire sys_clk ,//clock input. 
input wire sys_rst_n, //Reset button 
input wire key_in ,//Input button 
output reg led_out //output
);
always@(posedge sys_clk) 
if(sys_rst_n == 1'b0) led_out <= 1'b0; else
led_out <= key_in; 
endmodule
