{"schemaVersion":{"minor":3,"patch":0,"major":0},"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ArchitectureHead"]]},"sections":[],"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ArchitectureHead\/init(statements:)"},"kind":"symbol","metadata":{"title":"init(statements:)","symbolKind":"init","role":"symbol","externalID":"s:11VHDLParsing16ArchitectureHeadV10statementsACSayAA0C9StatementOG_tcfc","modules":[{"name":"VHDLParsing"}],"fragments":[{"kind":"identifier","text":"init"},{"kind":"text","text":"("},{"kind":"externalParam","text":"statements"},{"kind":"text","text":": ["},{"preciseIdentifier":"s:11VHDLParsing13HeadStatementO","kind":"typeIdentifier","text":"HeadStatement"},{"kind":"text","text":"])"}],"roleHeading":"Initializer"},"variants":[{"paths":["\/documentation\/vhdlparsing\/architecturehead\/init(statements:)"],"traits":[{"interfaceLanguage":"swift"}]}],"abstract":[{"text":"Creates a new ","type":"text"},{"code":"ArchitectureHead","type":"codeVoice"},{"text":" with the given statements.","type":"text"}],"primaryContentSections":[{"kind":"declarations","declarations":[{"tokens":[{"text":"init","kind":"keyword"},{"text":"(","kind":"text"},{"text":"statements","kind":"externalParam"},{"text":": [","kind":"text"},{"text":"HeadStatement","preciseIdentifier":"s:11VHDLParsing13HeadStatementO","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/HeadStatement","kind":"typeIdentifier"},{"text":"])","kind":"text"}],"languages":["swift"],"platforms":["Linux"]}]},{"parameters":[{"content":[{"type":"paragraph","inlineContent":[{"text":"The statements in the architecture that define the signals and variables.","type":"text"}]}],"name":"statements"}],"kind":"parameters"}],"references":{"doc://VHDLParsing/documentation/VHDLParsing/ArchitectureHead":{"url":"\/documentation\/vhdlparsing\/architecturehead","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"ArchitectureHead"}],"type":"topic","title":"ArchitectureHead","kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"ArchitectureHead"}],"abstract":[{"text":"A type representing the statements in the architectures head.","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ArchitectureHead","role":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing/ArchitectureHead/init(statements:)":{"role":"symbol","url":"\/documentation\/vhdlparsing\/architecturehead\/init(statements:)","abstract":[{"text":"Creates a new ","type":"text"},{"code":"ArchitectureHead","type":"codeVoice"},{"text":" with the given statements.","type":"text"}],"kind":"symbol","title":"init(statements:)","fragments":[{"kind":"identifier","text":"init"},{"kind":"text","text":"("},{"kind":"externalParam","text":"statements"},{"kind":"text","text":": ["},{"kind":"typeIdentifier","text":"HeadStatement","preciseIdentifier":"s:11VHDLParsing13HeadStatementO"},{"kind":"text","text":"])"}],"type":"topic","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ArchitectureHead\/init(statements:)"},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/HeadStatement":{"fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"HeadStatement","kind":"identifier"}],"kind":"symbol","navigatorTitle":[{"text":"HeadStatement","kind":"identifier"}],"type":"topic","title":"HeadStatement","role":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/HeadStatement","abstract":[{"text":"A statement that appears in an ","type":"text"},{"isActive":true,"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ArchitectureHead","type":"reference"},{"text":".","type":"text"}],"url":"\/documentation\/vhdlparsing\/headstatement"}}}